
sinking-clock_master.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005f08  080000bc  080000bc  000010bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000dc  08005fc4  08005fc4  00006fc4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080060a0  080060a0  00008054  2**0
                  CONTENTS
  4 .ARM          00000000  080060a0  080060a0  00008054  2**0
                  CONTENTS
  5 .preinit_array 00000000  080060a0  080060a0  00008054  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080060a0  080060a0  000070a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080060a4  080060a4  000070a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000054  20000000  080060a8  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001d8  20000054  080060fc  00008054  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000022c  080060fc  0000822c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00008054  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013bcf  00000000  00000000  0000807c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002da3  00000000  00000000  0001bc4b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001408  00000000  00000000  0001e9f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f94  00000000  00000000  0001fdf8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000194f1  00000000  00000000  00020d8c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00018411  00000000  00000000  0003a27d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a2089  00000000  00000000  0005268e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f4717  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000048e8  00000000  00000000  000f475c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000061  00000000  00000000  000f9044  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	@ (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	@ (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	@ (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	20000054 	.word	0x20000054
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08005fac 	.word	0x08005fac

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	@ (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	@ (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	@ (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			@ (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000058 	.word	0x20000058
 8000100:	08005fac 	.word	0x08005fac

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	@ 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f806 	bl	8000218 <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			@ (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__aeabi_idiv0>:
 8000218:	4770      	bx	lr
 800021a:	46c0      	nop			@ (mov r8, r8)

0800021c <capTouch_Init>:
 */

#include "AT42QT1070.h"


uint8_t capTouch_Init(QT1070 *capTouch, I2C_HandleTypeDef *hi2c, uint8_t keyEnFlags) {
 800021c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800021e:	b087      	sub	sp, #28
 8000220:	af00      	add	r7, sp, #0
 8000222:	60f8      	str	r0, [r7, #12]
 8000224:	60b9      	str	r1, [r7, #8]
 8000226:	1dfb      	adds	r3, r7, #7
 8000228:	701a      	strb	r2, [r3, #0]

	HAL_StatusTypeDef halRet = HAL_OK;
 800022a:	2517      	movs	r5, #23
 800022c:	197b      	adds	r3, r7, r5
 800022e:	2200      	movs	r2, #0
 8000230:	701a      	strb	r2, [r3, #0]

	capTouch->hi2c = hi2c;
 8000232:	68fb      	ldr	r3, [r7, #12]
 8000234:	68ba      	ldr	r2, [r7, #8]
 8000236:	601a      	str	r2, [r3, #0]

	// Verify device ID
	uint8_t deviceIDRet = 0x00;
 8000238:	2616      	movs	r6, #22
 800023a:	19bb      	adds	r3, r7, r6
 800023c:	2200      	movs	r2, #0
 800023e:	701a      	strb	r2, [r3, #0]
	halRet = capTouch_ReadDeviceID(capTouch, &deviceIDRet);
 8000240:	197c      	adds	r4, r7, r5
 8000242:	19ba      	adds	r2, r7, r6
 8000244:	68fb      	ldr	r3, [r7, #12]
 8000246:	0011      	movs	r1, r2
 8000248:	0018      	movs	r0, r3
 800024a:	f000 f855 	bl	80002f8 <capTouch_ReadDeviceID>
 800024e:	0003      	movs	r3, r0
 8000250:	7023      	strb	r3, [r4, #0]

	if(deviceIDRet != DEVICE_ID || halRet != HAL_OK) {
 8000252:	19bb      	adds	r3, r7, r6
 8000254:	781b      	ldrb	r3, [r3, #0]
 8000256:	2b2e      	cmp	r3, #46	@ 0x2e
 8000258:	d103      	bne.n	8000262 <capTouch_Init+0x46>
 800025a:	197b      	adds	r3, r7, r5
 800025c:	781b      	ldrb	r3, [r3, #0]
 800025e:	2b00      	cmp	r3, #0
 8000260:	d001      	beq.n	8000266 <capTouch_Init+0x4a>
		return 1;
 8000262:	2301      	movs	r3, #1
 8000264:	e043      	b.n	80002ee <capTouch_Init+0xd2>
	}

	capTouch->deviceID = deviceIDRet;
 8000266:	2316      	movs	r3, #22
 8000268:	18fb      	adds	r3, r7, r3
 800026a:	781a      	ldrb	r2, [r3, #0]
 800026c:	68fb      	ldr	r3, [r7, #12]
 800026e:	711a      	strb	r2, [r3, #4]

	// Force Device Recalibration
	halRet = capTouch_Recalibrate(capTouch);
 8000270:	2517      	movs	r5, #23
 8000272:	197c      	adds	r4, r7, r5
 8000274:	68fb      	ldr	r3, [r7, #12]
 8000276:	0018      	movs	r0, r3
 8000278:	f000 f876 	bl	8000368 <capTouch_Recalibrate>
 800027c:	0003      	movs	r3, r0
 800027e:	7023      	strb	r3, [r4, #0]
	if(halRet != HAL_OK) {
 8000280:	197b      	adds	r3, r7, r5
 8000282:	781b      	ldrb	r3, [r3, #0]
 8000284:	2b00      	cmp	r3, #0
 8000286:	d001      	beq.n	800028c <capTouch_Init+0x70>
		return 2;
 8000288:	2302      	movs	r3, #2
 800028a:	e030      	b.n	80002ee <capTouch_Init+0xd2>
	}

	// Wait until calibration sequence completes
	while(capTouch_checkCal(capTouch)) {}
 800028c:	46c0      	nop			@ (mov r8, r8)
 800028e:	68fb      	ldr	r3, [r7, #12]
 8000290:	0018      	movs	r0, r3
 8000292:	f000 f88b 	bl	80003ac <capTouch_checkCal>
 8000296:	1e03      	subs	r3, r0, #0
 8000298:	d1f9      	bne.n	800028e <capTouch_Init+0x72>

	// Get initial reading of channels
	uint8_t keyStatus = 0x00;
 800029a:	2115      	movs	r1, #21
 800029c:	187b      	adds	r3, r7, r1
 800029e:	2200      	movs	r2, #0
 80002a0:	701a      	strb	r2, [r3, #0]
	halRet = capTouch_readChannels(capTouch, &keyStatus);
 80002a2:	2517      	movs	r5, #23
 80002a4:	197c      	adds	r4, r7, r5
 80002a6:	187a      	adds	r2, r7, r1
 80002a8:	68fb      	ldr	r3, [r7, #12]
 80002aa:	0011      	movs	r1, r2
 80002ac:	0018      	movs	r0, r3
 80002ae:	f000 f8b9 	bl	8000424 <capTouch_readChannels>
 80002b2:	0003      	movs	r3, r0
 80002b4:	7023      	strb	r3, [r4, #0]
	if(halRet != HAL_OK) {
 80002b6:	197b      	adds	r3, r7, r5
 80002b8:	781b      	ldrb	r3, [r3, #0]
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	d001      	beq.n	80002c2 <capTouch_Init+0xa6>
		return 3;
 80002be:	2303      	movs	r3, #3
 80002c0:	e015      	b.n	80002ee <capTouch_Init+0xd2>
	}

	halRet = capTouch_enableKeys(capTouch, keyEnFlags);
 80002c2:	2517      	movs	r5, #23
 80002c4:	197c      	adds	r4, r7, r5
 80002c6:	1dfb      	adds	r3, r7, #7
 80002c8:	781a      	ldrb	r2, [r3, #0]
 80002ca:	68fb      	ldr	r3, [r7, #12]
 80002cc:	0011      	movs	r1, r2
 80002ce:	0018      	movs	r0, r3
 80002d0:	f000 f8e8 	bl	80004a4 <capTouch_enableKeys>
 80002d4:	0003      	movs	r3, r0
 80002d6:	7023      	strb	r3, [r4, #0]
	if(halRet != HAL_OK) {
 80002d8:	197b      	adds	r3, r7, r5
 80002da:	781b      	ldrb	r3, [r3, #0]
 80002dc:	2b00      	cmp	r3, #0
 80002de:	d001      	beq.n	80002e4 <capTouch_Init+0xc8>
		return 4;
 80002e0:	2304      	movs	r3, #4
 80002e2:	e004      	b.n	80002ee <capTouch_Init+0xd2>
	}
	capTouch->keys = keyEnFlags;
 80002e4:	68fb      	ldr	r3, [r7, #12]
 80002e6:	1dfa      	adds	r2, r7, #7
 80002e8:	7812      	ldrb	r2, [r2, #0]
 80002ea:	715a      	strb	r2, [r3, #5]

	return 0;
 80002ec:	2300      	movs	r3, #0

}
 80002ee:	0018      	movs	r0, r3
 80002f0:	46bd      	mov	sp, r7
 80002f2:	b007      	add	sp, #28
 80002f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

080002f8 <capTouch_ReadDeviceID>:

HAL_StatusTypeDef capTouch_ReadDeviceID(QT1070 *capTouch, uint8_t *dataBuff) {
 80002f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002fa:	b087      	sub	sp, #28
 80002fc:	af02      	add	r7, sp, #8
 80002fe:	6078      	str	r0, [r7, #4]
 8000300:	6039      	str	r1, [r7, #0]

	uint8_t deviceIDRet_I2C = 0x00;
 8000302:	260e      	movs	r6, #14
 8000304:	19bb      	adds	r3, r7, r6
 8000306:	2200      	movs	r2, #0
 8000308:	701a      	strb	r2, [r3, #0]

	HAL_StatusTypeDef halRet = HAL_OK;
 800030a:	250f      	movs	r5, #15
 800030c:	197b      	adds	r3, r7, r5
 800030e:	2200      	movs	r2, #0
 8000310:	701a      	strb	r2, [r3, #0]

	uint8_t capTouch_DeviceIDReg_TX[1] = {capTouch_DeviceIDReg};
 8000312:	210c      	movs	r1, #12
 8000314:	187b      	adds	r3, r7, r1
 8000316:	4a13      	ldr	r2, [pc, #76]	@ (8000364 <capTouch_ReadDeviceID+0x6c>)
 8000318:	7812      	ldrb	r2, [r2, #0]
 800031a:	701a      	strb	r2, [r3, #0]

	halRet = HAL_I2C_Master_Transmit(capTouch->hi2c, DEVICE_ADDRESS,
 800031c:	687b      	ldr	r3, [r7, #4]
 800031e:	6818      	ldr	r0, [r3, #0]
 8000320:	197c      	adds	r4, r7, r5
 8000322:	187a      	adds	r2, r7, r1
 8000324:	2301      	movs	r3, #1
 8000326:	425b      	negs	r3, r3
 8000328:	9300      	str	r3, [sp, #0]
 800032a:	2301      	movs	r3, #1
 800032c:	2136      	movs	r1, #54	@ 0x36
 800032e:	f002 fe15 	bl	8002f5c <HAL_I2C_Master_Transmit>
 8000332:	0003      	movs	r3, r0
 8000334:	7023      	strb	r3, [r4, #0]
										&(capTouch_DeviceIDReg_TX[0]), 1, HAL_MAX_DELAY);
	halRet = HAL_I2C_Master_Receive(capTouch->hi2c, DEVICE_ADDRESS, &deviceIDRet_I2C, 1, HAL_MAX_DELAY);
 8000336:	687b      	ldr	r3, [r7, #4]
 8000338:	6818      	ldr	r0, [r3, #0]
 800033a:	197c      	adds	r4, r7, r5
 800033c:	19ba      	adds	r2, r7, r6
 800033e:	2301      	movs	r3, #1
 8000340:	425b      	negs	r3, r3
 8000342:	9300      	str	r3, [sp, #0]
 8000344:	2301      	movs	r3, #1
 8000346:	2136      	movs	r1, #54	@ 0x36
 8000348:	f002 ff32 	bl	80031b0 <HAL_I2C_Master_Receive>
 800034c:	0003      	movs	r3, r0
 800034e:	7023      	strb	r3, [r4, #0]

	*dataBuff = deviceIDRet_I2C;
 8000350:	19bb      	adds	r3, r7, r6
 8000352:	781a      	ldrb	r2, [r3, #0]
 8000354:	683b      	ldr	r3, [r7, #0]
 8000356:	701a      	strb	r2, [r3, #0]

	return halRet;
 8000358:	197b      	adds	r3, r7, r5
 800035a:	781b      	ldrb	r3, [r3, #0]

}
 800035c:	0018      	movs	r0, r3
 800035e:	46bd      	mov	sp, r7
 8000360:	b005      	add	sp, #20
 8000362:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000364:	08005fc4 	.word	0x08005fc4

08000368 <capTouch_Recalibrate>:

HAL_StatusTypeDef capTouch_Recalibrate(QT1070 *capTouch) {
 8000368:	b5f0      	push	{r4, r5, r6, r7, lr}
 800036a:	b087      	sub	sp, #28
 800036c:	af02      	add	r7, sp, #8
 800036e:	6078      	str	r0, [r7, #4]

	HAL_StatusTypeDef halRet = HAL_OK;
 8000370:	210f      	movs	r1, #15
 8000372:	187b      	adds	r3, r7, r1
 8000374:	2200      	movs	r2, #0
 8000376:	701a      	strb	r2, [r3, #0]
	/*
	 * Writing any non-zero value to the calibrate register
	 * will enter a recalibration mode
	 */

	uint8_t deviceCal[2] = {capTouch_CalibrateReg, 0xFF};
 8000378:	260c      	movs	r6, #12
 800037a:	19bb      	adds	r3, r7, r6
 800037c:	22c8      	movs	r2, #200	@ 0xc8
 800037e:	4252      	negs	r2, r2
 8000380:	801a      	strh	r2, [r3, #0]
	halRet = HAL_I2C_Master_Transmit(capTouch->hi2c, DEVICE_ADDRESS,
 8000382:	687b      	ldr	r3, [r7, #4]
 8000384:	6818      	ldr	r0, [r3, #0]
 8000386:	000d      	movs	r5, r1
 8000388:	187c      	adds	r4, r7, r1
 800038a:	19ba      	adds	r2, r7, r6
 800038c:	2301      	movs	r3, #1
 800038e:	425b      	negs	r3, r3
 8000390:	9300      	str	r3, [sp, #0]
 8000392:	2302      	movs	r3, #2
 8000394:	2136      	movs	r1, #54	@ 0x36
 8000396:	f002 fde1 	bl	8002f5c <HAL_I2C_Master_Transmit>
 800039a:	0003      	movs	r3, r0
 800039c:	7023      	strb	r3, [r4, #0]
									deviceCal, 2, HAL_MAX_DELAY);

	return halRet;
 800039e:	197b      	adds	r3, r7, r5
 80003a0:	781b      	ldrb	r3, [r3, #0]

}
 80003a2:	0018      	movs	r0, r3
 80003a4:	46bd      	mov	sp, r7
 80003a6:	b005      	add	sp, #20
 80003a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

080003ac <capTouch_checkCal>:

uint8_t capTouch_checkCal(QT1070 *capTouch) {
 80003ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80003ae:	b087      	sub	sp, #28
 80003b0:	af02      	add	r7, sp, #8
 80003b2:	6078      	str	r0, [r7, #4]

	HAL_StatusTypeDef halRet = HAL_OK;
 80003b4:	210f      	movs	r1, #15
 80003b6:	187b      	adds	r3, r7, r1
 80003b8:	2200      	movs	r2, #0
 80003ba:	701a      	strb	r2, [r3, #0]

	uint8_t detectionStatusRet = 0x00;
 80003bc:	260d      	movs	r6, #13
 80003be:	19bb      	adds	r3, r7, r6
 80003c0:	2200      	movs	r2, #0
 80003c2:	701a      	strb	r2, [r3, #0]
	uint8_t calibrationFlag;

	uint8_t capTouch_DetectionStatusReg_I2C[1] = {capTouch_DetectionStatusReg};
 80003c4:	230c      	movs	r3, #12
 80003c6:	18fb      	adds	r3, r7, r3
 80003c8:	4a15      	ldr	r2, [pc, #84]	@ (8000420 <capTouch_checkCal+0x74>)
 80003ca:	7812      	ldrb	r2, [r2, #0]
 80003cc:	701a      	strb	r2, [r3, #0]

	halRet = HAL_I2C_Master_Transmit(capTouch->hi2c, DEVICE_ADDRESS,
 80003ce:	687b      	ldr	r3, [r7, #4]
 80003d0:	6818      	ldr	r0, [r3, #0]
 80003d2:	000d      	movs	r5, r1
 80003d4:	187c      	adds	r4, r7, r1
 80003d6:	230c      	movs	r3, #12
 80003d8:	18fa      	adds	r2, r7, r3
 80003da:	2301      	movs	r3, #1
 80003dc:	425b      	negs	r3, r3
 80003de:	9300      	str	r3, [sp, #0]
 80003e0:	2301      	movs	r3, #1
 80003e2:	2136      	movs	r1, #54	@ 0x36
 80003e4:	f002 fdba 	bl	8002f5c <HAL_I2C_Master_Transmit>
 80003e8:	0003      	movs	r3, r0
 80003ea:	7023      	strb	r3, [r4, #0]
									&(capTouch_DetectionStatusReg_I2C[0]), 1, HAL_MAX_DELAY);
	halRet = HAL_I2C_Master_Receive(capTouch->hi2c, DEVICE_ADDRESS, &detectionStatusRet, 1, HAL_MAX_DELAY);
 80003ec:	687b      	ldr	r3, [r7, #4]
 80003ee:	6818      	ldr	r0, [r3, #0]
 80003f0:	197c      	adds	r4, r7, r5
 80003f2:	19ba      	adds	r2, r7, r6
 80003f4:	2301      	movs	r3, #1
 80003f6:	425b      	negs	r3, r3
 80003f8:	9300      	str	r3, [sp, #0]
 80003fa:	2301      	movs	r3, #1
 80003fc:	2136      	movs	r1, #54	@ 0x36
 80003fe:	f002 fed7 	bl	80031b0 <HAL_I2C_Master_Receive>
 8000402:	0003      	movs	r3, r0
 8000404:	7023      	strb	r3, [r4, #0]

	calibrationFlag = (detectionStatusRet & 0b10000000) >> 7;
 8000406:	19bb      	adds	r3, r7, r6
 8000408:	781a      	ldrb	r2, [r3, #0]
 800040a:	210e      	movs	r1, #14
 800040c:	187b      	adds	r3, r7, r1
 800040e:	09d2      	lsrs	r2, r2, #7
 8000410:	701a      	strb	r2, [r3, #0]

	return calibrationFlag;
 8000412:	187b      	adds	r3, r7, r1
 8000414:	781b      	ldrb	r3, [r3, #0]

}
 8000416:	0018      	movs	r0, r3
 8000418:	46bd      	mov	sp, r7
 800041a:	b005      	add	sp, #20
 800041c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800041e:	46c0      	nop			@ (mov r8, r8)
 8000420:	08005fc8 	.word	0x08005fc8

08000424 <capTouch_readChannels>:

HAL_StatusTypeDef capTouch_readChannels(QT1070 *capTouch, uint8_t *dataBuff) {
 8000424:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000426:	b087      	sub	sp, #28
 8000428:	af02      	add	r7, sp, #8
 800042a:	6078      	str	r0, [r7, #4]
 800042c:	6039      	str	r1, [r7, #0]

	HAL_StatusTypeDef halRet = HAL_OK;
 800042e:	260f      	movs	r6, #15
 8000430:	19bb      	adds	r3, r7, r6
 8000432:	2200      	movs	r2, #0
 8000434:	701a      	strb	r2, [r3, #0]

	uint8_t keyStatusRet = 0x00;
 8000436:	250e      	movs	r5, #14
 8000438:	197b      	adds	r3, r7, r5
 800043a:	2200      	movs	r2, #0
 800043c:	701a      	strb	r2, [r3, #0]

	uint8_t keyStatReg[1] = {capTouch_KeyStatusReg};
 800043e:	210c      	movs	r1, #12
 8000440:	187b      	adds	r3, r7, r1
 8000442:	4a17      	ldr	r2, [pc, #92]	@ (80004a0 <capTouch_readChannels+0x7c>)
 8000444:	7812      	ldrb	r2, [r2, #0]
 8000446:	701a      	strb	r2, [r3, #0]

	halRet = HAL_I2C_Master_Transmit(capTouch->hi2c, DEVICE_ADDRESS,
 8000448:	687b      	ldr	r3, [r7, #4]
 800044a:	6818      	ldr	r0, [r3, #0]
 800044c:	19bc      	adds	r4, r7, r6
 800044e:	187a      	adds	r2, r7, r1
 8000450:	2301      	movs	r3, #1
 8000452:	425b      	negs	r3, r3
 8000454:	9300      	str	r3, [sp, #0]
 8000456:	2301      	movs	r3, #1
 8000458:	2136      	movs	r1, #54	@ 0x36
 800045a:	f002 fd7f 	bl	8002f5c <HAL_I2C_Master_Transmit>
 800045e:	0003      	movs	r3, r0
 8000460:	7023      	strb	r3, [r4, #0]
									&(keyStatReg[0]), 1, HAL_MAX_DELAY);
	halRet = HAL_I2C_Master_Receive(capTouch->hi2c, DEVICE_ADDRESS, &keyStatusRet, 1, HAL_MAX_DELAY);
 8000462:	687b      	ldr	r3, [r7, #4]
 8000464:	6818      	ldr	r0, [r3, #0]
 8000466:	19bc      	adds	r4, r7, r6
 8000468:	197a      	adds	r2, r7, r5
 800046a:	2301      	movs	r3, #1
 800046c:	425b      	negs	r3, r3
 800046e:	9300      	str	r3, [sp, #0]
 8000470:	2301      	movs	r3, #1
 8000472:	2136      	movs	r1, #54	@ 0x36
 8000474:	f002 fe9c 	bl	80031b0 <HAL_I2C_Master_Receive>
 8000478:	0003      	movs	r3, r0
 800047a:	7023      	strb	r3, [r4, #0]

	keyStatusRet = keyStatusRet & 0b01111111;
 800047c:	197b      	adds	r3, r7, r5
 800047e:	781b      	ldrb	r3, [r3, #0]
 8000480:	227f      	movs	r2, #127	@ 0x7f
 8000482:	4013      	ands	r3, r2
 8000484:	b2da      	uxtb	r2, r3
 8000486:	197b      	adds	r3, r7, r5
 8000488:	701a      	strb	r2, [r3, #0]

	*dataBuff = keyStatusRet;
 800048a:	197b      	adds	r3, r7, r5
 800048c:	781a      	ldrb	r2, [r3, #0]
 800048e:	683b      	ldr	r3, [r7, #0]
 8000490:	701a      	strb	r2, [r3, #0]

	return halRet;
 8000492:	19bb      	adds	r3, r7, r6
 8000494:	781b      	ldrb	r3, [r3, #0]

}
 8000496:	0018      	movs	r0, r3
 8000498:	46bd      	mov	sp, r7
 800049a:	b005      	add	sp, #20
 800049c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800049e:	46c0      	nop			@ (mov r8, r8)
 80004a0:	08005fcc 	.word	0x08005fcc

080004a4 <capTouch_enableKeys>:

HAL_StatusTypeDef capTouch_enableKeys(QT1070 *capTouch, uint8_t dataBuff) {
 80004a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004a6:	b08b      	sub	sp, #44	@ 0x2c
 80004a8:	af02      	add	r7, sp, #8
 80004aa:	6078      	str	r0, [r7, #4]
 80004ac:	000a      	movs	r2, r1
 80004ae:	1cfb      	adds	r3, r7, #3
 80004b0:	701a      	strb	r2, [r3, #0]

	HAL_StatusTypeDef halRet = HAL_OK;
 80004b2:	241b      	movs	r4, #27
 80004b4:	193b      	adds	r3, r7, r4
 80004b6:	2200      	movs	r2, #0
 80004b8:	701a      	strb	r2, [r3, #0]
	/*
	 *  Read in current averaging values for each key
	 *  The device will automatically increment register addressing for subsequent reads,
	 *  so only one Master Transmit call is required.
	 */
	uint8_t avgRet[7] = {0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00};
 80004ba:	2614      	movs	r6, #20
 80004bc:	19bb      	adds	r3, r7, r6
 80004be:	4a2e      	ldr	r2, [pc, #184]	@ (8000578 <capTouch_enableKeys+0xd4>)
 80004c0:	6811      	ldr	r1, [r2, #0]
 80004c2:	6019      	str	r1, [r3, #0]
 80004c4:	8891      	ldrh	r1, [r2, #4]
 80004c6:	8099      	strh	r1, [r3, #4]
 80004c8:	7992      	ldrb	r2, [r2, #6]
 80004ca:	719a      	strb	r2, [r3, #6]

	uint8_t avgRegs[7] = {capTouch_AvgFactor0Reg, capTouch_AvgFactor1Reg, capTouch_AvgFactor2Reg,
 80004cc:	230c      	movs	r3, #12
 80004ce:	18fb      	adds	r3, r7, r3
 80004d0:	4a2a      	ldr	r2, [pc, #168]	@ (800057c <capTouch_enableKeys+0xd8>)
 80004d2:	6811      	ldr	r1, [r2, #0]
 80004d4:	6019      	str	r1, [r3, #0]
 80004d6:	8891      	ldrh	r1, [r2, #4]
 80004d8:	8099      	strh	r1, [r3, #4]
 80004da:	7992      	ldrb	r2, [r2, #6]
 80004dc:	719a      	strb	r2, [r3, #6]
			capTouch_AvgFactor3Reg, capTouch_AvgFactor4Reg, capTouch_AvgFactor5Reg, capTouch_AvgFactor6Reg};

	halRet = HAL_I2C_Master_Transmit(capTouch->hi2c, DEVICE_ADDRESS,
 80004de:	687b      	ldr	r3, [r7, #4]
 80004e0:	6818      	ldr	r0, [r3, #0]
 80004e2:	0025      	movs	r5, r4
 80004e4:	193c      	adds	r4, r7, r4
 80004e6:	230c      	movs	r3, #12
 80004e8:	18fa      	adds	r2, r7, r3
 80004ea:	2301      	movs	r3, #1
 80004ec:	425b      	negs	r3, r3
 80004ee:	9300      	str	r3, [sp, #0]
 80004f0:	2301      	movs	r3, #1
 80004f2:	2136      	movs	r1, #54	@ 0x36
 80004f4:	f002 fd32 	bl	8002f5c <HAL_I2C_Master_Transmit>
 80004f8:	0003      	movs	r3, r0
 80004fa:	7023      	strb	r3, [r4, #0]
								&(avgRegs[0]), 1, HAL_MAX_DELAY);
	halRet = HAL_I2C_Master_Receive(capTouch->hi2c, DEVICE_ADDRESS, avgRet, 7, HAL_MAX_DELAY);
 80004fc:	687b      	ldr	r3, [r7, #4]
 80004fe:	6818      	ldr	r0, [r3, #0]
 8000500:	197c      	adds	r4, r7, r5
 8000502:	19ba      	adds	r2, r7, r6
 8000504:	2301      	movs	r3, #1
 8000506:	425b      	negs	r3, r3
 8000508:	9300      	str	r3, [sp, #0]
 800050a:	2307      	movs	r3, #7
 800050c:	2136      	movs	r1, #54	@ 0x36
 800050e:	f002 fe4f 	bl	80031b0 <HAL_I2C_Master_Receive>
 8000512:	0003      	movs	r3, r0
 8000514:	7023      	strb	r3, [r4, #0]

	int i; //temp;

	for(i = 0; i <= 6; i++) {
 8000516:	2300      	movs	r3, #0
 8000518:	61fb      	str	r3, [r7, #28]
 800051a:	e019      	b.n	8000550 <capTouch_enableKeys+0xac>
		// If bit i of dataBuff = 0, set these bits to 0, else leave them.

		// Extract bits 2-6 and multiply by 0 or 1
//		temp = (avgRet[i] >> 2) * ((dataBuff >> i) & 0b00000001);
//		avgRet[i] = (avgRet[i] & 0b00000011) | (temp << 2);
		avgRet[i] = (avgRet[i] >> 2) * ((dataBuff >> i) & 0b00000001);
 800051c:	2014      	movs	r0, #20
 800051e:	183a      	adds	r2, r7, r0
 8000520:	69fb      	ldr	r3, [r7, #28]
 8000522:	18d3      	adds	r3, r2, r3
 8000524:	781b      	ldrb	r3, [r3, #0]
 8000526:	089b      	lsrs	r3, r3, #2
 8000528:	b2db      	uxtb	r3, r3
 800052a:	1cfa      	adds	r2, r7, #3
 800052c:	7811      	ldrb	r1, [r2, #0]
 800052e:	69fa      	ldr	r2, [r7, #28]
 8000530:	4111      	asrs	r1, r2
 8000532:	000a      	movs	r2, r1
 8000534:	b2d2      	uxtb	r2, r2
 8000536:	2101      	movs	r1, #1
 8000538:	400a      	ands	r2, r1
 800053a:	b2d2      	uxtb	r2, r2
 800053c:	4353      	muls	r3, r2
 800053e:	b2d9      	uxtb	r1, r3
 8000540:	183a      	adds	r2, r7, r0
 8000542:	69fb      	ldr	r3, [r7, #28]
 8000544:	18d3      	adds	r3, r2, r3
 8000546:	1c0a      	adds	r2, r1, #0
 8000548:	701a      	strb	r2, [r3, #0]
	for(i = 0; i <= 6; i++) {
 800054a:	69fb      	ldr	r3, [r7, #28]
 800054c:	3301      	adds	r3, #1
 800054e:	61fb      	str	r3, [r7, #28]
 8000550:	69fb      	ldr	r3, [r7, #28]
 8000552:	2b06      	cmp	r3, #6
 8000554:	dde2      	ble.n	800051c <capTouch_enableKeys+0x78>

	}

	halRet = capTouch_SetAveragingFactor(capTouch, avgRet);
 8000556:	251b      	movs	r5, #27
 8000558:	197c      	adds	r4, r7, r5
 800055a:	2314      	movs	r3, #20
 800055c:	18fa      	adds	r2, r7, r3
 800055e:	687b      	ldr	r3, [r7, #4]
 8000560:	0011      	movs	r1, r2
 8000562:	0018      	movs	r0, r3
 8000564:	f000 f80c 	bl	8000580 <capTouch_SetAveragingFactor>
 8000568:	0003      	movs	r3, r0
 800056a:	7023      	strb	r3, [r4, #0]


	return halRet;
 800056c:	197b      	adds	r3, r7, r5
 800056e:	781b      	ldrb	r3, [r3, #0]

}
 8000570:	0018      	movs	r0, r3
 8000572:	46bd      	mov	sp, r7
 8000574:	b009      	add	sp, #36	@ 0x24
 8000576:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000578:	08005fd0 	.word	0x08005fd0
 800057c:	08005fd8 	.word	0x08005fd8

08000580 <capTouch_SetAveragingFactor>:

HAL_StatusTypeDef capTouch_SetAveragingFactor(QT1070 *capTouch, uint8_t *dataBuff) {
 8000580:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000582:	b08b      	sub	sp, #44	@ 0x2c
 8000584:	af02      	add	r7, sp, #8
 8000586:	6078      	str	r0, [r7, #4]
 8000588:	6039      	str	r1, [r7, #0]

	HAL_StatusTypeDef halRet = HAL_OK;
 800058a:	241e      	movs	r4, #30
 800058c:	193b      	adds	r3, r7, r4
 800058e:	2200      	movs	r2, #0
 8000590:	701a      	strb	r2, [r3, #0]
	/*
	 *  Read in current averaging values for each key
	 *  The device will automatically increment register addressing for subsequent reads,
	 *  so only one Master Transmit call is required.
	 */
	uint8_t avgRet[7] = {0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00};
 8000592:	2614      	movs	r6, #20
 8000594:	19bb      	adds	r3, r7, r6
 8000596:	4a4d      	ldr	r2, [pc, #308]	@ (80006cc <capTouch_SetAveragingFactor+0x14c>)
 8000598:	6811      	ldr	r1, [r2, #0]
 800059a:	6019      	str	r1, [r3, #0]
 800059c:	8891      	ldrh	r1, [r2, #4]
 800059e:	8099      	strh	r1, [r3, #4]
 80005a0:	7992      	ldrb	r2, [r2, #6]
 80005a2:	719a      	strb	r2, [r3, #6]

	uint8_t avgRegs[7] = {capTouch_AvgFactor0Reg, capTouch_AvgFactor1Reg, capTouch_AvgFactor2Reg,
 80005a4:	230c      	movs	r3, #12
 80005a6:	18fb      	adds	r3, r7, r3
 80005a8:	4a49      	ldr	r2, [pc, #292]	@ (80006d0 <capTouch_SetAveragingFactor+0x150>)
 80005aa:	6811      	ldr	r1, [r2, #0]
 80005ac:	6019      	str	r1, [r3, #0]
 80005ae:	8891      	ldrh	r1, [r2, #4]
 80005b0:	8099      	strh	r1, [r3, #4]
 80005b2:	7992      	ldrb	r2, [r2, #6]
 80005b4:	719a      	strb	r2, [r3, #6]
			capTouch_AvgFactor3Reg, capTouch_AvgFactor4Reg, capTouch_AvgFactor5Reg, capTouch_AvgFactor6Reg};

	halRet = HAL_I2C_Master_Transmit(capTouch->hi2c, DEVICE_ADDRESS,
 80005b6:	687b      	ldr	r3, [r7, #4]
 80005b8:	6818      	ldr	r0, [r3, #0]
 80005ba:	0025      	movs	r5, r4
 80005bc:	193c      	adds	r4, r7, r4
 80005be:	230c      	movs	r3, #12
 80005c0:	18fa      	adds	r2, r7, r3
 80005c2:	2301      	movs	r3, #1
 80005c4:	425b      	negs	r3, r3
 80005c6:	9300      	str	r3, [sp, #0]
 80005c8:	2301      	movs	r3, #1
 80005ca:	2136      	movs	r1, #54	@ 0x36
 80005cc:	f002 fcc6 	bl	8002f5c <HAL_I2C_Master_Transmit>
 80005d0:	0003      	movs	r3, r0
 80005d2:	7023      	strb	r3, [r4, #0]
								&(avgRegs[0]), 1, HAL_MAX_DELAY);
	halRet = HAL_I2C_Master_Receive(capTouch->hi2c, DEVICE_ADDRESS, avgRet, 7, HAL_MAX_DELAY);
 80005d4:	687b      	ldr	r3, [r7, #4]
 80005d6:	6818      	ldr	r0, [r3, #0]
 80005d8:	197c      	adds	r4, r7, r5
 80005da:	19ba      	adds	r2, r7, r6
 80005dc:	2301      	movs	r3, #1
 80005de:	425b      	negs	r3, r3
 80005e0:	9300      	str	r3, [sp, #0]
 80005e2:	2307      	movs	r3, #7
 80005e4:	2136      	movs	r1, #54	@ 0x36
 80005e6:	f002 fde3 	bl	80031b0 <HAL_I2C_Master_Receive>
 80005ea:	0003      	movs	r3, r0
 80005ec:	7023      	strb	r3, [r4, #0]


	// 2-byte buffer to specify register address and new averaging factor
	uint8_t avgRegNew[2] = {0x00, 0x00};
 80005ee:	2308      	movs	r3, #8
 80005f0:	18fb      	adds	r3, r7, r3
 80005f2:	2200      	movs	r2, #0
 80005f4:	801a      	strh	r2, [r3, #0]
	uint8_t avgNew = 0x00;
 80005f6:	231d      	movs	r3, #29
 80005f8:	18fb      	adds	r3, r7, r3
 80005fa:	2200      	movs	r2, #0
 80005fc:	701a      	strb	r2, [r3, #0]
	uint8_t i;

	for(i = 0; i <= 6; i++) {
 80005fe:	231f      	movs	r3, #31
 8000600:	18fb      	adds	r3, r7, r3
 8000602:	2200      	movs	r2, #0
 8000604:	701a      	strb	r2, [r3, #0]
 8000606:	e039      	b.n	800067c <capTouch_SetAveragingFactor+0xfc>
		 * Bits 0-1 contain adjacent key suppression information,
		 * which is independent of the averaging factor.
		 */

		// Clear bits 2-6
		avgNew = avgRet[i] & 0b00000011;
 8000608:	251f      	movs	r5, #31
 800060a:	197b      	adds	r3, r7, r5
 800060c:	781b      	ldrb	r3, [r3, #0]
 800060e:	2214      	movs	r2, #20
 8000610:	18ba      	adds	r2, r7, r2
 8000612:	5cd2      	ldrb	r2, [r2, r3]
 8000614:	201d      	movs	r0, #29
 8000616:	183b      	adds	r3, r7, r0
 8000618:	2103      	movs	r1, #3
 800061a:	400a      	ands	r2, r1
 800061c:	701a      	strb	r2, [r3, #0]
		// Set bits 2-6 with new averaging factor
		uint8_t avgMask = ((dataBuff[i]) << 2);
 800061e:	197b      	adds	r3, r7, r5
 8000620:	781b      	ldrb	r3, [r3, #0]
 8000622:	683a      	ldr	r2, [r7, #0]
 8000624:	18d3      	adds	r3, r2, r3
 8000626:	781a      	ldrb	r2, [r3, #0]
 8000628:	241c      	movs	r4, #28
 800062a:	193b      	adds	r3, r7, r4
 800062c:	0092      	lsls	r2, r2, #2
 800062e:	701a      	strb	r2, [r3, #0]
		avgNew = avgNew | avgMask;
 8000630:	183b      	adds	r3, r7, r0
 8000632:	1839      	adds	r1, r7, r0
 8000634:	193a      	adds	r2, r7, r4
 8000636:	7809      	ldrb	r1, [r1, #0]
 8000638:	7812      	ldrb	r2, [r2, #0]
 800063a:	430a      	orrs	r2, r1
 800063c:	701a      	strb	r2, [r3, #0]
//			halRet = HAL_ERROR;
//			return halRet;
//		}
		// ^^ Kills memory

		avgRegNew[0] = avgRegs[i];
 800063e:	197b      	adds	r3, r7, r5
 8000640:	781b      	ldrb	r3, [r3, #0]
 8000642:	220c      	movs	r2, #12
 8000644:	18ba      	adds	r2, r7, r2
 8000646:	5cd2      	ldrb	r2, [r2, r3]
 8000648:	2108      	movs	r1, #8
 800064a:	187b      	adds	r3, r7, r1
 800064c:	701a      	strb	r2, [r3, #0]
		avgRegNew[1] = avgNew;
 800064e:	187b      	adds	r3, r7, r1
 8000650:	183a      	adds	r2, r7, r0
 8000652:	7812      	ldrb	r2, [r2, #0]
 8000654:	705a      	strb	r2, [r3, #1]

		halRet = HAL_I2C_Master_Transmit(capTouch->hi2c, DEVICE_ADDRESS,
 8000656:	687b      	ldr	r3, [r7, #4]
 8000658:	6818      	ldr	r0, [r3, #0]
 800065a:	231e      	movs	r3, #30
 800065c:	18fc      	adds	r4, r7, r3
 800065e:	187a      	adds	r2, r7, r1
 8000660:	2301      	movs	r3, #1
 8000662:	425b      	negs	r3, r3
 8000664:	9300      	str	r3, [sp, #0]
 8000666:	2302      	movs	r3, #2
 8000668:	2136      	movs	r1, #54	@ 0x36
 800066a:	f002 fc77 	bl	8002f5c <HAL_I2C_Master_Transmit>
 800066e:	0003      	movs	r3, r0
 8000670:	7023      	strb	r3, [r4, #0]
	for(i = 0; i <= 6; i++) {
 8000672:	197b      	adds	r3, r7, r5
 8000674:	781a      	ldrb	r2, [r3, #0]
 8000676:	197b      	adds	r3, r7, r5
 8000678:	3201      	adds	r2, #1
 800067a:	701a      	strb	r2, [r3, #0]
 800067c:	231f      	movs	r3, #31
 800067e:	18fb      	adds	r3, r7, r3
 8000680:	781b      	ldrb	r3, [r3, #0]
 8000682:	2b06      	cmp	r3, #6
 8000684:	d9c0      	bls.n	8000608 <capTouch_SetAveragingFactor+0x88>
									avgRegNew, 2, HAL_MAX_DELAY);

	}

	// Debug check that avg register values have been set successfully
	halRet = HAL_I2C_Master_Transmit(capTouch->hi2c, DEVICE_ADDRESS,
 8000686:	687b      	ldr	r3, [r7, #4]
 8000688:	6818      	ldr	r0, [r3, #0]
 800068a:	251e      	movs	r5, #30
 800068c:	197c      	adds	r4, r7, r5
 800068e:	230c      	movs	r3, #12
 8000690:	18fa      	adds	r2, r7, r3
 8000692:	2301      	movs	r3, #1
 8000694:	425b      	negs	r3, r3
 8000696:	9300      	str	r3, [sp, #0]
 8000698:	2301      	movs	r3, #1
 800069a:	2136      	movs	r1, #54	@ 0x36
 800069c:	f002 fc5e 	bl	8002f5c <HAL_I2C_Master_Transmit>
 80006a0:	0003      	movs	r3, r0
 80006a2:	7023      	strb	r3, [r4, #0]
									&(avgRegs[0]), 1, HAL_MAX_DELAY);
	halRet = HAL_I2C_Master_Receive(capTouch->hi2c, DEVICE_ADDRESS, avgRet, 7, HAL_MAX_DELAY);
 80006a4:	687b      	ldr	r3, [r7, #4]
 80006a6:	6818      	ldr	r0, [r3, #0]
 80006a8:	197c      	adds	r4, r7, r5
 80006aa:	2314      	movs	r3, #20
 80006ac:	18fa      	adds	r2, r7, r3
 80006ae:	2301      	movs	r3, #1
 80006b0:	425b      	negs	r3, r3
 80006b2:	9300      	str	r3, [sp, #0]
 80006b4:	2307      	movs	r3, #7
 80006b6:	2136      	movs	r1, #54	@ 0x36
 80006b8:	f002 fd7a 	bl	80031b0 <HAL_I2C_Master_Receive>
 80006bc:	0003      	movs	r3, r0
 80006be:	7023      	strb	r3, [r4, #0]

	return halRet;
 80006c0:	197b      	adds	r3, r7, r5
 80006c2:	781b      	ldrb	r3, [r3, #0]

}
 80006c4:	0018      	movs	r0, r3
 80006c6:	46bd      	mov	sp, r7
 80006c8:	b009      	add	sp, #36	@ 0x24
 80006ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80006cc:	08005fd0 	.word	0x08005fd0
 80006d0:	08005fd8 	.word	0x08005fd8

080006d4 <capTouch_SetDetectionIntegrator>:

HAL_StatusTypeDef capTouch_SetDetectionIntegrator(QT1070 *capTouch, uint8_t *dataBuff) {
 80006d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80006d6:	b08b      	sub	sp, #44	@ 0x2c
 80006d8:	af02      	add	r7, sp, #8
 80006da:	6078      	str	r0, [r7, #4]
 80006dc:	6039      	str	r1, [r7, #0]

	HAL_StatusTypeDef halRet = HAL_OK;
 80006de:	231e      	movs	r3, #30
 80006e0:	18fb      	adds	r3, r7, r3
 80006e2:	2200      	movs	r2, #0
 80006e4:	701a      	strb	r2, [r3, #0]

	uint8_t detIntRegs[7] = {capTouch_DetInteg0Reg, capTouch_DetInteg1Reg, capTouch_DetInteg2Reg,
 80006e6:	2314      	movs	r3, #20
 80006e8:	18fb      	adds	r3, r7, r3
 80006ea:	4a31      	ldr	r2, [pc, #196]	@ (80007b0 <capTouch_SetDetectionIntegrator+0xdc>)
 80006ec:	6811      	ldr	r1, [r2, #0]
 80006ee:	6019      	str	r1, [r3, #0]
 80006f0:	8891      	ldrh	r1, [r2, #4]
 80006f2:	8099      	strh	r1, [r3, #4]
 80006f4:	7992      	ldrb	r2, [r2, #6]
 80006f6:	719a      	strb	r2, [r3, #6]
						capTouch_DetInteg3Reg, capTouch_DetInteg4Reg, capTouch_DetInteg5Reg, capTouch_DetInteg6Reg};

	// 2-byte buffer to specify register address and new averaging factor
	uint8_t detIntRegNew[2] = {0x00, 0x00};
 80006f8:	2310      	movs	r3, #16
 80006fa:	18fb      	adds	r3, r7, r3
 80006fc:	2200      	movs	r2, #0
 80006fe:	801a      	strh	r2, [r3, #0]
	uint8_t i;

	for(i = 0; i <= 6; i++) {
 8000700:	231f      	movs	r3, #31
 8000702:	18fb      	adds	r3, r7, r3
 8000704:	2200      	movs	r2, #0
 8000706:	701a      	strb	r2, [r3, #0]
 8000708:	e022      	b.n	8000750 <capTouch_SetDetectionIntegrator+0x7c>

		detIntRegNew[0] = detIntRegs[i];
 800070a:	251f      	movs	r5, #31
 800070c:	197b      	adds	r3, r7, r5
 800070e:	781b      	ldrb	r3, [r3, #0]
 8000710:	2214      	movs	r2, #20
 8000712:	18ba      	adds	r2, r7, r2
 8000714:	5cd2      	ldrb	r2, [r2, r3]
 8000716:	2110      	movs	r1, #16
 8000718:	187b      	adds	r3, r7, r1
 800071a:	701a      	strb	r2, [r3, #0]
		detIntRegNew[1] = dataBuff[i];
 800071c:	197b      	adds	r3, r7, r5
 800071e:	781b      	ldrb	r3, [r3, #0]
 8000720:	683a      	ldr	r2, [r7, #0]
 8000722:	18d3      	adds	r3, r2, r3
 8000724:	781a      	ldrb	r2, [r3, #0]
 8000726:	187b      	adds	r3, r7, r1
 8000728:	705a      	strb	r2, [r3, #1]

		halRet = HAL_I2C_Master_Transmit(capTouch->hi2c, DEVICE_ADDRESS,
 800072a:	687b      	ldr	r3, [r7, #4]
 800072c:	6818      	ldr	r0, [r3, #0]
 800072e:	231e      	movs	r3, #30
 8000730:	18fc      	adds	r4, r7, r3
 8000732:	187a      	adds	r2, r7, r1
 8000734:	2301      	movs	r3, #1
 8000736:	425b      	negs	r3, r3
 8000738:	9300      	str	r3, [sp, #0]
 800073a:	2302      	movs	r3, #2
 800073c:	2136      	movs	r1, #54	@ 0x36
 800073e:	f002 fc0d 	bl	8002f5c <HAL_I2C_Master_Transmit>
 8000742:	0003      	movs	r3, r0
 8000744:	7023      	strb	r3, [r4, #0]
	for(i = 0; i <= 6; i++) {
 8000746:	197b      	adds	r3, r7, r5
 8000748:	781a      	ldrb	r2, [r3, #0]
 800074a:	197b      	adds	r3, r7, r5
 800074c:	3201      	adds	r2, #1
 800074e:	701a      	strb	r2, [r3, #0]
 8000750:	231f      	movs	r3, #31
 8000752:	18fb      	adds	r3, r7, r3
 8000754:	781b      	ldrb	r3, [r3, #0]
 8000756:	2b06      	cmp	r3, #6
 8000758:	d9d7      	bls.n	800070a <capTouch_SetDetectionIntegrator+0x36>
										detIntRegNew, 2, HAL_MAX_DELAY);

	}

	// Debug check that avg register values have been set successfully
	uint8_t detIntRet[7] = {0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00};
 800075a:	2608      	movs	r6, #8
 800075c:	19bb      	adds	r3, r7, r6
 800075e:	4a15      	ldr	r2, [pc, #84]	@ (80007b4 <capTouch_SetDetectionIntegrator+0xe0>)
 8000760:	6811      	ldr	r1, [r2, #0]
 8000762:	6019      	str	r1, [r3, #0]
 8000764:	8891      	ldrh	r1, [r2, #4]
 8000766:	8099      	strh	r1, [r3, #4]
 8000768:	7992      	ldrb	r2, [r2, #6]
 800076a:	719a      	strb	r2, [r3, #6]
	halRet = HAL_I2C_Master_Transmit(capTouch->hi2c, DEVICE_ADDRESS,
 800076c:	687b      	ldr	r3, [r7, #4]
 800076e:	6818      	ldr	r0, [r3, #0]
 8000770:	251e      	movs	r5, #30
 8000772:	197c      	adds	r4, r7, r5
 8000774:	2314      	movs	r3, #20
 8000776:	18fa      	adds	r2, r7, r3
 8000778:	2301      	movs	r3, #1
 800077a:	425b      	negs	r3, r3
 800077c:	9300      	str	r3, [sp, #0]
 800077e:	2301      	movs	r3, #1
 8000780:	2136      	movs	r1, #54	@ 0x36
 8000782:	f002 fbeb 	bl	8002f5c <HAL_I2C_Master_Transmit>
 8000786:	0003      	movs	r3, r0
 8000788:	7023      	strb	r3, [r4, #0]
									&(detIntRegs[0]), 1, HAL_MAX_DELAY);
	halRet = HAL_I2C_Master_Receive(capTouch->hi2c, DEVICE_ADDRESS, detIntRet, 7, HAL_MAX_DELAY);
 800078a:	687b      	ldr	r3, [r7, #4]
 800078c:	6818      	ldr	r0, [r3, #0]
 800078e:	197c      	adds	r4, r7, r5
 8000790:	19ba      	adds	r2, r7, r6
 8000792:	2301      	movs	r3, #1
 8000794:	425b      	negs	r3, r3
 8000796:	9300      	str	r3, [sp, #0]
 8000798:	2307      	movs	r3, #7
 800079a:	2136      	movs	r1, #54	@ 0x36
 800079c:	f002 fd08 	bl	80031b0 <HAL_I2C_Master_Receive>
 80007a0:	0003      	movs	r3, r0
 80007a2:	7023      	strb	r3, [r4, #0]

	return halRet;
 80007a4:	197b      	adds	r3, r7, r5
 80007a6:	781b      	ldrb	r3, [r3, #0]

}
 80007a8:	0018      	movs	r0, r3
 80007aa:	46bd      	mov	sp, r7
 80007ac:	b009      	add	sp, #36	@ 0x24
 80007ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80007b0:	08005fe0 	.word	0x08005fe0
 80007b4:	08005fd0 	.word	0x08005fd0

080007b8 <getRTCTime>:
				internalAlarm_initTest.AlarmTime.Minutes, internalAlarm_initTest.AlarmTime.Seconds);
	}

}

void getRTCTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *currTime, RTC_DateTypeDef *currDate) {
 80007b8:	b580      	push	{r7, lr}
 80007ba:	b084      	sub	sp, #16
 80007bc:	af00      	add	r7, sp, #0
 80007be:	60f8      	str	r0, [r7, #12]
 80007c0:	60b9      	str	r1, [r7, #8]
 80007c2:	607a      	str	r2, [r7, #4]

	// Store both current time and current date in time and date pointers.
	HAL_RTC_GetTime(hrtc, currTime, RTCTimeFormat);
 80007c4:	68b9      	ldr	r1, [r7, #8]
 80007c6:	68fb      	ldr	r3, [r7, #12]
 80007c8:	2200      	movs	r2, #0
 80007ca:	0018      	movs	r0, r3
 80007cc:	f004 f91a 	bl	8004a04 <HAL_RTC_GetTime>
	HAL_RTC_GetDate(hrtc, currDate, RTCTimeFormat);
 80007d0:	6879      	ldr	r1, [r7, #4]
 80007d2:	68fb      	ldr	r3, [r7, #12]
 80007d4:	2200      	movs	r2, #0
 80007d6:	0018      	movs	r0, r3
 80007d8:	f004 fa02 	bl	8004be0 <HAL_RTC_GetDate>

}
 80007dc:	46c0      	nop			@ (mov r8, r8)
 80007de:	46bd      	mov	sp, r7
 80007e0:	b004      	add	sp, #16
 80007e2:	bd80      	pop	{r7, pc}

080007e4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80007e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80007e6:	b08f      	sub	sp, #60	@ 0x3c
 80007e8:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80007ea:	f001 fb41 	bl	8001e70 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80007ee:	f000 f89f 	bl	8000930 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80007f2:	f000 faef 	bl	8000dd4 <MX_GPIO_Init>
  MX_ADC1_Init();
 80007f6:	f000 f907 	bl	8000a08 <MX_ADC1_Init>
  MX_RTC_Init();
 80007fa:	f000 f9b1 	bl	8000b60 <MX_RTC_Init>
  MX_I2C1_Init();
 80007fe:	f000 f96f 	bl	8000ae0 <MX_I2C1_Init>
  MX_TIM14_Init();
 8000802:	f000 fac1 	bl	8000d88 <MX_TIM14_Init>
  MX_TIM2_Init();
 8000806:	f000 fa5f 	bl	8000cc8 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  // Initialize all GPIOs to be used with 7 segment display
    sevSeg_Init(shiftDataPin, shiftDataClockPin, shiftStoreClockPin,
 800080a:	2380      	movs	r3, #128	@ 0x80
 800080c:	009c      	lsls	r4, r3, #2
 800080e:	2380      	movs	r3, #128	@ 0x80
 8000810:	00dd      	lsls	r5, r3, #3
 8000812:	2680      	movs	r6, #128	@ 0x80
 8000814:	2340      	movs	r3, #64	@ 0x40
 8000816:	469c      	mov	ip, r3
 8000818:	2380      	movs	r3, #128	@ 0x80
 800081a:	011a      	lsls	r2, r3, #4
 800081c:	4b3a      	ldr	r3, [pc, #232]	@ (8000908 <main+0x124>)
 800081e:	6819      	ldr	r1, [r3, #0]
 8000820:	4b3a      	ldr	r3, [pc, #232]	@ (800090c <main+0x128>)
 8000822:	6818      	ldr	r0, [r3, #0]
 8000824:	4b3a      	ldr	r3, [pc, #232]	@ (8000910 <main+0x12c>)
 8000826:	681b      	ldr	r3, [r3, #0]
 8000828:	9304      	str	r3, [sp, #16]
 800082a:	9003      	str	r0, [sp, #12]
 800082c:	9102      	str	r1, [sp, #8]
 800082e:	4b39      	ldr	r3, [pc, #228]	@ (8000914 <main+0x130>)
 8000830:	9301      	str	r3, [sp, #4]
 8000832:	9200      	str	r2, [sp, #0]
 8000834:	4663      	mov	r3, ip
 8000836:	0032      	movs	r2, r6
 8000838:	0029      	movs	r1, r5
 800083a:	0020      	movs	r0, r4
 800083c:	f000 ff10 	bl	8001660 <sevSeg_Init>
				shiftOutputEnablePin, shiftMCLRPin,
				GPIOPortArray, timerDelay, timerPWM, tim_PWM_CHANNEL);

	HAL_StatusTypeDef halRet = updateAndDisplayTime();
 8000840:	251d      	movs	r5, #29
 8000842:	197c      	adds	r4, r7, r5
 8000844:	f000 fb98 	bl	8000f78 <updateAndDisplayTime>
 8000848:	0003      	movs	r3, r0
 800084a:	7023      	strb	r3, [r4, #0]

    /*
     * Initialize capacitive touch sensor
     */
    QT1070 capTouch;
    halRet = capTouch_Init(&capTouch, &hi2c1, 0b00001111);
 800084c:	197c      	adds	r4, r7, r5
 800084e:	4932      	ldr	r1, [pc, #200]	@ (8000918 <main+0x134>)
 8000850:	2614      	movs	r6, #20
 8000852:	19bb      	adds	r3, r7, r6
 8000854:	220f      	movs	r2, #15
 8000856:	0018      	movs	r0, r3
 8000858:	f7ff fce0 	bl	800021c <capTouch_Init>
 800085c:	0003      	movs	r3, r0
 800085e:	7023      	strb	r3, [r4, #0]

    // Max. out averaging factor
    uint8_t avgFactors_New[7] = {32, 32, 32, 32, 0, 0, 0};
 8000860:	200c      	movs	r0, #12
 8000862:	183b      	adds	r3, r7, r0
 8000864:	4a2d      	ldr	r2, [pc, #180]	@ (800091c <main+0x138>)
 8000866:	6811      	ldr	r1, [r2, #0]
 8000868:	6019      	str	r1, [r3, #0]
 800086a:	8891      	ldrh	r1, [r2, #4]
 800086c:	8099      	strh	r1, [r3, #4]
 800086e:	7992      	ldrb	r2, [r2, #6]
 8000870:	719a      	strb	r2, [r3, #6]
    halRet = capTouch_SetAveragingFactor(&capTouch, avgFactors_New);
 8000872:	197c      	adds	r4, r7, r5
 8000874:	183a      	adds	r2, r7, r0
 8000876:	19bb      	adds	r3, r7, r6
 8000878:	0011      	movs	r1, r2
 800087a:	0018      	movs	r0, r3
 800087c:	f7ff fe80 	bl	8000580 <capTouch_SetAveragingFactor>
 8000880:	0003      	movs	r3, r0
 8000882:	7023      	strb	r3, [r4, #0]

    // Set detection integration factors
    uint8_t detIntFactors_New[7] = {0x04, 0x04, 0x04, 0x04, 0x04, 0x04, 0x04};
 8000884:	1d3b      	adds	r3, r7, #4
 8000886:	4a26      	ldr	r2, [pc, #152]	@ (8000920 <main+0x13c>)
 8000888:	6811      	ldr	r1, [r2, #0]
 800088a:	6019      	str	r1, [r3, #0]
 800088c:	8891      	ldrh	r1, [r2, #4]
 800088e:	8099      	strh	r1, [r3, #4]
 8000890:	7992      	ldrb	r2, [r2, #6]
 8000892:	719a      	strb	r2, [r3, #6]
    halRet = capTouch_SetDetectionIntegrator(&capTouch, detIntFactors_New);
 8000894:	197c      	adds	r4, r7, r5
 8000896:	1d3a      	adds	r2, r7, #4
 8000898:	19bb      	adds	r3, r7, r6
 800089a:	0011      	movs	r1, r2
 800089c:	0018      	movs	r0, r3
 800089e:	f7ff ff19 	bl	80006d4 <capTouch_SetDetectionIntegrator>
 80008a2:	0003      	movs	r3, r0
 80008a4:	7023      	strb	r3, [r4, #0]

	userAlarmToggle = false;			//Default to off
 80008a6:	4b1f      	ldr	r3, [pc, #124]	@ (8000924 <main+0x140>)
 80008a8:	2200      	movs	r2, #0
 80008aa:	701a      	strb	r2, [r3, #0]

    // User alarm default value
    userAlarmTime.Hours = 1;
 80008ac:	4b1e      	ldr	r3, [pc, #120]	@ (8000928 <main+0x144>)
 80008ae:	2201      	movs	r2, #1
 80008b0:	701a      	strb	r2, [r3, #0]
    userAlarmTime.Minutes = 1;
 80008b2:	4b1d      	ldr	r3, [pc, #116]	@ (8000928 <main+0x144>)
 80008b4:	2201      	movs	r2, #1
 80008b6:	705a      	strb	r2, [r3, #1]
    userAlarmTime.TimeFormat = RTC_HOURFORMAT12_AM;
 80008b8:	4b1b      	ldr	r3, [pc, #108]	@ (8000928 <main+0x144>)
 80008ba:	2200      	movs	r2, #0
 80008bc:	70da      	strb	r2, [r3, #3]

    uint16_t count = 0;
 80008be:	231e      	movs	r3, #30
 80008c0:	18fb      	adds	r3, r7, r3
 80008c2:	2200      	movs	r2, #0
 80008c4:	801a      	strh	r2, [r3, #0]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1) {

	  uint8_t channelTest = 0x00;
 80008c6:	1cfb      	adds	r3, r7, #3
 80008c8:	2200      	movs	r2, #0
 80008ca:	701a      	strb	r2, [r3, #0]
	  halRet = capTouch_readChannels(&capTouch, &channelTest);
 80008cc:	231d      	movs	r3, #29
 80008ce:	18fc      	adds	r4, r7, r3
 80008d0:	1cfa      	adds	r2, r7, #3
 80008d2:	2314      	movs	r3, #20
 80008d4:	18fb      	adds	r3, r7, r3
 80008d6:	0011      	movs	r1, r2
 80008d8:	0018      	movs	r0, r3
 80008da:	f7ff fda3 	bl	8000424 <capTouch_readChannels>
 80008de:	0003      	movs	r3, r0
 80008e0:	7023      	strb	r3, [r4, #0]
	  if(channelTest != 0x00) {
 80008e2:	1cfb      	adds	r3, r7, #3
 80008e4:	781b      	ldrb	r3, [r3, #0]
 80008e6:	2b00      	cmp	r3, #0
 80008e8:	d0ed      	beq.n	80008c6 <main+0xe2>
		  HAL_GPIO_TogglePin(debugLEDPort, debugLEDPin);
 80008ea:	4b10      	ldr	r3, [pc, #64]	@ (800092c <main+0x148>)
 80008ec:	681b      	ldr	r3, [r3, #0]
 80008ee:	2201      	movs	r2, #1
 80008f0:	0011      	movs	r1, r2
 80008f2:	0018      	movs	r0, r3
 80008f4:	f002 fa3c 	bl	8002d70 <HAL_GPIO_TogglePin>
		  count++;
 80008f8:	211e      	movs	r1, #30
 80008fa:	187b      	adds	r3, r7, r1
 80008fc:	881a      	ldrh	r2, [r3, #0]
 80008fe:	187b      	adds	r3, r7, r1
 8000900:	3201      	adds	r2, #1
 8000902:	801a      	strh	r2, [r3, #0]
  while (1) {
 8000904:	e7df      	b.n	80008c6 <main+0xe2>
 8000906:	46c0      	nop			@ (mov r8, r8)
 8000908:	20000024 	.word	0x20000024
 800090c:	20000028 	.word	0x20000028
 8000910:	2000002c 	.word	0x2000002c
 8000914:	2000000c 	.word	0x2000000c
 8000918:	200000d8 	.word	0x200000d8
 800091c:	08005fe8 	.word	0x08005fe8
 8000920:	08005ff0 	.word	0x08005ff0
 8000924:	20000071 	.word	0x20000071
 8000928:	20000208 	.word	0x20000208
 800092c:	20000020 	.word	0x20000020

08000930 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000930:	b590      	push	{r4, r7, lr}
 8000932:	b093      	sub	sp, #76	@ 0x4c
 8000934:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000936:	2410      	movs	r4, #16
 8000938:	193b      	adds	r3, r7, r4
 800093a:	0018      	movs	r0, r3
 800093c:	2338      	movs	r3, #56	@ 0x38
 800093e:	001a      	movs	r2, r3
 8000940:	2100      	movs	r1, #0
 8000942:	f005 fb07 	bl	8005f54 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000946:	003b      	movs	r3, r7
 8000948:	0018      	movs	r0, r3
 800094a:	2310      	movs	r3, #16
 800094c:	001a      	movs	r2, r3
 800094e:	2100      	movs	r1, #0
 8000950:	f005 fb00 	bl	8005f54 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000954:	2380      	movs	r3, #128	@ 0x80
 8000956:	009b      	lsls	r3, r3, #2
 8000958:	0018      	movs	r0, r3
 800095a:	f003 f8ab 	bl	8003ab4 <HAL_PWREx_ControlVoltageScaling>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 800095e:	f003 f89b 	bl	8003a98 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8000962:	4b28      	ldr	r3, [pc, #160]	@ (8000a04 <SystemClock_Config+0xd4>)
 8000964:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8000966:	4b27      	ldr	r3, [pc, #156]	@ (8000a04 <SystemClock_Config+0xd4>)
 8000968:	2118      	movs	r1, #24
 800096a:	438a      	bics	r2, r1
 800096c:	65da      	str	r2, [r3, #92]	@ 0x5c

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 800096e:	193b      	adds	r3, r7, r4
 8000970:	2206      	movs	r2, #6
 8000972:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000974:	193b      	adds	r3, r7, r4
 8000976:	2201      	movs	r2, #1
 8000978:	609a      	str	r2, [r3, #8]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800097a:	193b      	adds	r3, r7, r4
 800097c:	2280      	movs	r2, #128	@ 0x80
 800097e:	0052      	lsls	r2, r2, #1
 8000980:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000982:	0021      	movs	r1, r4
 8000984:	187b      	adds	r3, r7, r1
 8000986:	2200      	movs	r2, #0
 8000988:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800098a:	187b      	adds	r3, r7, r1
 800098c:	2240      	movs	r2, #64	@ 0x40
 800098e:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000990:	187b      	adds	r3, r7, r1
 8000992:	2202      	movs	r2, #2
 8000994:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000996:	187b      	adds	r3, r7, r1
 8000998:	2202      	movs	r2, #2
 800099a:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 800099c:	187b      	adds	r3, r7, r1
 800099e:	2200      	movs	r2, #0
 80009a0:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLN = 8;
 80009a2:	187b      	adds	r3, r7, r1
 80009a4:	2208      	movs	r2, #8
 80009a6:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80009a8:	187b      	adds	r3, r7, r1
 80009aa:	2280      	movs	r2, #128	@ 0x80
 80009ac:	0292      	lsls	r2, r2, #10
 80009ae:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80009b0:	187b      	adds	r3, r7, r1
 80009b2:	2280      	movs	r2, #128	@ 0x80
 80009b4:	0492      	lsls	r2, r2, #18
 80009b6:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80009b8:	187b      	adds	r3, r7, r1
 80009ba:	2280      	movs	r2, #128	@ 0x80
 80009bc:	0592      	lsls	r2, r2, #22
 80009be:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80009c0:	187b      	adds	r3, r7, r1
 80009c2:	0018      	movs	r0, r3
 80009c4:	f003 f8b6 	bl	8003b34 <HAL_RCC_OscConfig>
 80009c8:	1e03      	subs	r3, r0, #0
 80009ca:	d001      	beq.n	80009d0 <SystemClock_Config+0xa0>
  {
    Error_Handler();
 80009cc:	f000 fe42 	bl	8001654 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80009d0:	003b      	movs	r3, r7
 80009d2:	2207      	movs	r2, #7
 80009d4:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80009d6:	003b      	movs	r3, r7
 80009d8:	2202      	movs	r2, #2
 80009da:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80009dc:	003b      	movs	r3, r7
 80009de:	2200      	movs	r2, #0
 80009e0:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80009e2:	003b      	movs	r3, r7
 80009e4:	2200      	movs	r2, #0
 80009e6:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80009e8:	003b      	movs	r3, r7
 80009ea:	2102      	movs	r1, #2
 80009ec:	0018      	movs	r0, r3
 80009ee:	f003 fbbb 	bl	8004168 <HAL_RCC_ClockConfig>
 80009f2:	1e03      	subs	r3, r0, #0
 80009f4:	d001      	beq.n	80009fa <SystemClock_Config+0xca>
  {
    Error_Handler();
 80009f6:	f000 fe2d 	bl	8001654 <Error_Handler>
  }
}
 80009fa:	46c0      	nop			@ (mov r8, r8)
 80009fc:	46bd      	mov	sp, r7
 80009fe:	b013      	add	sp, #76	@ 0x4c
 8000a00:	bd90      	pop	{r4, r7, pc}
 8000a02:	46c0      	nop			@ (mov r8, r8)
 8000a04:	40021000 	.word	0x40021000

08000a08 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	b084      	sub	sp, #16
 8000a0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000a0e:	1d3b      	adds	r3, r7, #4
 8000a10:	0018      	movs	r0, r3
 8000a12:	230c      	movs	r3, #12
 8000a14:	001a      	movs	r2, r3
 8000a16:	2100      	movs	r1, #0
 8000a18:	f005 fa9c 	bl	8005f54 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000a1c:	4b2d      	ldr	r3, [pc, #180]	@ (8000ad4 <MX_ADC1_Init+0xcc>)
 8000a1e:	4a2e      	ldr	r2, [pc, #184]	@ (8000ad8 <MX_ADC1_Init+0xd0>)
 8000a20:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000a22:	4b2c      	ldr	r3, [pc, #176]	@ (8000ad4 <MX_ADC1_Init+0xcc>)
 8000a24:	2280      	movs	r2, #128	@ 0x80
 8000a26:	05d2      	lsls	r2, r2, #23
 8000a28:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000a2a:	4b2a      	ldr	r3, [pc, #168]	@ (8000ad4 <MX_ADC1_Init+0xcc>)
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000a30:	4b28      	ldr	r3, [pc, #160]	@ (8000ad4 <MX_ADC1_Init+0xcc>)
 8000a32:	2200      	movs	r2, #0
 8000a34:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000a36:	4b27      	ldr	r3, [pc, #156]	@ (8000ad4 <MX_ADC1_Init+0xcc>)
 8000a38:	2200      	movs	r2, #0
 8000a3a:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000a3c:	4b25      	ldr	r3, [pc, #148]	@ (8000ad4 <MX_ADC1_Init+0xcc>)
 8000a3e:	2204      	movs	r2, #4
 8000a40:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000a42:	4b24      	ldr	r3, [pc, #144]	@ (8000ad4 <MX_ADC1_Init+0xcc>)
 8000a44:	2200      	movs	r2, #0
 8000a46:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 8000a48:	4b22      	ldr	r3, [pc, #136]	@ (8000ad4 <MX_ADC1_Init+0xcc>)
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000a4e:	4b21      	ldr	r3, [pc, #132]	@ (8000ad4 <MX_ADC1_Init+0xcc>)
 8000a50:	2200      	movs	r2, #0
 8000a52:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 1;
 8000a54:	4b1f      	ldr	r3, [pc, #124]	@ (8000ad4 <MX_ADC1_Init+0xcc>)
 8000a56:	2201      	movs	r2, #1
 8000a58:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000a5a:	4b1e      	ldr	r3, [pc, #120]	@ (8000ad4 <MX_ADC1_Init+0xcc>)
 8000a5c:	2220      	movs	r2, #32
 8000a5e:	2100      	movs	r1, #0
 8000a60:	5499      	strb	r1, [r3, r2]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000a62:	4b1c      	ldr	r3, [pc, #112]	@ (8000ad4 <MX_ADC1_Init+0xcc>)
 8000a64:	2200      	movs	r2, #0
 8000a66:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000a68:	4b1a      	ldr	r3, [pc, #104]	@ (8000ad4 <MX_ADC1_Init+0xcc>)
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000a6e:	4b19      	ldr	r3, [pc, #100]	@ (8000ad4 <MX_ADC1_Init+0xcc>)
 8000a70:	222c      	movs	r2, #44	@ 0x2c
 8000a72:	2100      	movs	r1, #0
 8000a74:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000a76:	4b17      	ldr	r3, [pc, #92]	@ (8000ad4 <MX_ADC1_Init+0xcc>)
 8000a78:	2200      	movs	r2, #0
 8000a7a:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
 8000a7c:	4b15      	ldr	r3, [pc, #84]	@ (8000ad4 <MX_ADC1_Init+0xcc>)
 8000a7e:	2200      	movs	r2, #0
 8000a80:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_1CYCLE_5;
 8000a82:	4b14      	ldr	r3, [pc, #80]	@ (8000ad4 <MX_ADC1_Init+0xcc>)
 8000a84:	2200      	movs	r2, #0
 8000a86:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 8000a88:	4b12      	ldr	r3, [pc, #72]	@ (8000ad4 <MX_ADC1_Init+0xcc>)
 8000a8a:	223c      	movs	r2, #60	@ 0x3c
 8000a8c:	2100      	movs	r1, #0
 8000a8e:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8000a90:	4b10      	ldr	r3, [pc, #64]	@ (8000ad4 <MX_ADC1_Init+0xcc>)
 8000a92:	2200      	movs	r2, #0
 8000a94:	64da      	str	r2, [r3, #76]	@ 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000a96:	4b0f      	ldr	r3, [pc, #60]	@ (8000ad4 <MX_ADC1_Init+0xcc>)
 8000a98:	0018      	movs	r0, r3
 8000a9a:	f001 fb6d 	bl	8002178 <HAL_ADC_Init>
 8000a9e:	1e03      	subs	r3, r0, #0
 8000aa0:	d001      	beq.n	8000aa6 <MX_ADC1_Init+0x9e>
  {
    Error_Handler();
 8000aa2:	f000 fdd7 	bl	8001654 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8000aa6:	1d3b      	adds	r3, r7, #4
 8000aa8:	4a0c      	ldr	r2, [pc, #48]	@ (8000adc <MX_ADC1_Init+0xd4>)
 8000aaa:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000aac:	1d3b      	adds	r3, r7, #4
 8000aae:	2200      	movs	r2, #0
 8000ab0:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 8000ab2:	1d3b      	adds	r3, r7, #4
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000ab8:	1d3a      	adds	r2, r7, #4
 8000aba:	4b06      	ldr	r3, [pc, #24]	@ (8000ad4 <MX_ADC1_Init+0xcc>)
 8000abc:	0011      	movs	r1, r2
 8000abe:	0018      	movs	r0, r3
 8000ac0:	f001 fd02 	bl	80024c8 <HAL_ADC_ConfigChannel>
 8000ac4:	1e03      	subs	r3, r0, #0
 8000ac6:	d001      	beq.n	8000acc <MX_ADC1_Init+0xc4>
  {
    Error_Handler();
 8000ac8:	f000 fdc4 	bl	8001654 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000acc:	46c0      	nop			@ (mov r8, r8)
 8000ace:	46bd      	mov	sp, r7
 8000ad0:	b004      	add	sp, #16
 8000ad2:	bd80      	pop	{r7, pc}
 8000ad4:	20000074 	.word	0x20000074
 8000ad8:	40012400 	.word	0x40012400
 8000adc:	08000004 	.word	0x08000004

08000ae0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000ae4:	4b1b      	ldr	r3, [pc, #108]	@ (8000b54 <MX_I2C1_Init+0x74>)
 8000ae6:	4a1c      	ldr	r2, [pc, #112]	@ (8000b58 <MX_I2C1_Init+0x78>)
 8000ae8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00602173;
 8000aea:	4b1a      	ldr	r3, [pc, #104]	@ (8000b54 <MX_I2C1_Init+0x74>)
 8000aec:	4a1b      	ldr	r2, [pc, #108]	@ (8000b5c <MX_I2C1_Init+0x7c>)
 8000aee:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000af0:	4b18      	ldr	r3, [pc, #96]	@ (8000b54 <MX_I2C1_Init+0x74>)
 8000af2:	2200      	movs	r2, #0
 8000af4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000af6:	4b17      	ldr	r3, [pc, #92]	@ (8000b54 <MX_I2C1_Init+0x74>)
 8000af8:	2201      	movs	r2, #1
 8000afa:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000afc:	4b15      	ldr	r3, [pc, #84]	@ (8000b54 <MX_I2C1_Init+0x74>)
 8000afe:	2200      	movs	r2, #0
 8000b00:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000b02:	4b14      	ldr	r3, [pc, #80]	@ (8000b54 <MX_I2C1_Init+0x74>)
 8000b04:	2200      	movs	r2, #0
 8000b06:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000b08:	4b12      	ldr	r3, [pc, #72]	@ (8000b54 <MX_I2C1_Init+0x74>)
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000b0e:	4b11      	ldr	r3, [pc, #68]	@ (8000b54 <MX_I2C1_Init+0x74>)
 8000b10:	2200      	movs	r2, #0
 8000b12:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000b14:	4b0f      	ldr	r3, [pc, #60]	@ (8000b54 <MX_I2C1_Init+0x74>)
 8000b16:	2200      	movs	r2, #0
 8000b18:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000b1a:	4b0e      	ldr	r3, [pc, #56]	@ (8000b54 <MX_I2C1_Init+0x74>)
 8000b1c:	0018      	movs	r0, r3
 8000b1e:	f002 f977 	bl	8002e10 <HAL_I2C_Init>
 8000b22:	1e03      	subs	r3, r0, #0
 8000b24:	d001      	beq.n	8000b2a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000b26:	f000 fd95 	bl	8001654 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000b2a:	4b0a      	ldr	r3, [pc, #40]	@ (8000b54 <MX_I2C1_Init+0x74>)
 8000b2c:	2100      	movs	r1, #0
 8000b2e:	0018      	movs	r0, r3
 8000b30:	f002 ff1a 	bl	8003968 <HAL_I2CEx_ConfigAnalogFilter>
 8000b34:	1e03      	subs	r3, r0, #0
 8000b36:	d001      	beq.n	8000b3c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000b38:	f000 fd8c 	bl	8001654 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000b3c:	4b05      	ldr	r3, [pc, #20]	@ (8000b54 <MX_I2C1_Init+0x74>)
 8000b3e:	2100      	movs	r1, #0
 8000b40:	0018      	movs	r0, r3
 8000b42:	f002 ff5d 	bl	8003a00 <HAL_I2CEx_ConfigDigitalFilter>
 8000b46:	1e03      	subs	r3, r0, #0
 8000b48:	d001      	beq.n	8000b4e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000b4a:	f000 fd83 	bl	8001654 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000b4e:	46c0      	nop			@ (mov r8, r8)
 8000b50:	46bd      	mov	sp, r7
 8000b52:	bd80      	pop	{r7, pc}
 8000b54:	200000d8 	.word	0x200000d8
 8000b58:	40005400 	.word	0x40005400
 8000b5c:	00602173 	.word	0x00602173

08000b60 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000b60:	b580      	push	{r7, lr}
 8000b62:	b090      	sub	sp, #64	@ 0x40
 8000b64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8000b66:	232c      	movs	r3, #44	@ 0x2c
 8000b68:	18fb      	adds	r3, r7, r3
 8000b6a:	0018      	movs	r0, r3
 8000b6c:	2314      	movs	r3, #20
 8000b6e:	001a      	movs	r2, r3
 8000b70:	2100      	movs	r1, #0
 8000b72:	f005 f9ef 	bl	8005f54 <memset>
  RTC_DateTypeDef sDate = {0};
 8000b76:	2328      	movs	r3, #40	@ 0x28
 8000b78:	18fb      	adds	r3, r7, r3
 8000b7a:	2200      	movs	r2, #0
 8000b7c:	601a      	str	r2, [r3, #0]
  RTC_AlarmTypeDef sAlarm = {0};
 8000b7e:	003b      	movs	r3, r7
 8000b80:	0018      	movs	r0, r3
 8000b82:	2328      	movs	r3, #40	@ 0x28
 8000b84:	001a      	movs	r2, r3
 8000b86:	2100      	movs	r1, #0
 8000b88:	f005 f9e4 	bl	8005f54 <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000b8c:	4b4b      	ldr	r3, [pc, #300]	@ (8000cbc <MX_RTC_Init+0x15c>)
 8000b8e:	4a4c      	ldr	r2, [pc, #304]	@ (8000cc0 <MX_RTC_Init+0x160>)
 8000b90:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_12;
 8000b92:	4b4a      	ldr	r3, [pc, #296]	@ (8000cbc <MX_RTC_Init+0x15c>)
 8000b94:	2240      	movs	r2, #64	@ 0x40
 8000b96:	609a      	str	r2, [r3, #8]
  hrtc.Init.AsynchPrediv = 127;
 8000b98:	4b48      	ldr	r3, [pc, #288]	@ (8000cbc <MX_RTC_Init+0x15c>)
 8000b9a:	227f      	movs	r2, #127	@ 0x7f
 8000b9c:	60da      	str	r2, [r3, #12]
  hrtc.Init.SynchPrediv = 255;
 8000b9e:	4b47      	ldr	r3, [pc, #284]	@ (8000cbc <MX_RTC_Init+0x15c>)
 8000ba0:	22ff      	movs	r2, #255	@ 0xff
 8000ba2:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000ba4:	4b45      	ldr	r3, [pc, #276]	@ (8000cbc <MX_RTC_Init+0x15c>)
 8000ba6:	2200      	movs	r2, #0
 8000ba8:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8000baa:	4b44      	ldr	r3, [pc, #272]	@ (8000cbc <MX_RTC_Init+0x15c>)
 8000bac:	2200      	movs	r2, #0
 8000bae:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000bb0:	4b42      	ldr	r3, [pc, #264]	@ (8000cbc <MX_RTC_Init+0x15c>)
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000bb6:	4b41      	ldr	r3, [pc, #260]	@ (8000cbc <MX_RTC_Init+0x15c>)
 8000bb8:	2280      	movs	r2, #128	@ 0x80
 8000bba:	05d2      	lsls	r2, r2, #23
 8000bbc:	621a      	str	r2, [r3, #32]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 8000bbe:	4b3f      	ldr	r3, [pc, #252]	@ (8000cbc <MX_RTC_Init+0x15c>)
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000bc4:	4b3d      	ldr	r3, [pc, #244]	@ (8000cbc <MX_RTC_Init+0x15c>)
 8000bc6:	0018      	movs	r0, r3
 8000bc8:	f003 fdd2 	bl	8004770 <HAL_RTC_Init>
 8000bcc:	1e03      	subs	r3, r0, #0
 8000bce:	d001      	beq.n	8000bd4 <MX_RTC_Init+0x74>
  {
    Error_Handler();
 8000bd0:	f000 fd40 	bl	8001654 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x1;
 8000bd4:	212c      	movs	r1, #44	@ 0x2c
 8000bd6:	187b      	adds	r3, r7, r1
 8000bd8:	2201      	movs	r2, #1
 8000bda:	701a      	strb	r2, [r3, #0]
  sTime.Minutes = 0x0;
 8000bdc:	187b      	adds	r3, r7, r1
 8000bde:	2200      	movs	r2, #0
 8000be0:	705a      	strb	r2, [r3, #1]
  sTime.Seconds = 0x0;
 8000be2:	187b      	adds	r3, r7, r1
 8000be4:	2200      	movs	r2, #0
 8000be6:	709a      	strb	r2, [r3, #2]
  sTime.SubSeconds = 0x0;
 8000be8:	187b      	adds	r3, r7, r1
 8000bea:	2200      	movs	r2, #0
 8000bec:	605a      	str	r2, [r3, #4]
  sTime.TimeFormat = RTC_HOURFORMAT12_AM;
 8000bee:	187b      	adds	r3, r7, r1
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	70da      	strb	r2, [r3, #3]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000bf4:	187b      	adds	r3, r7, r1
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	60da      	str	r2, [r3, #12]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000bfa:	187b      	adds	r3, r7, r1
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	611a      	str	r2, [r3, #16]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8000c00:	1879      	adds	r1, r7, r1
 8000c02:	4b2e      	ldr	r3, [pc, #184]	@ (8000cbc <MX_RTC_Init+0x15c>)
 8000c04:	2201      	movs	r2, #1
 8000c06:	0018      	movs	r0, r3
 8000c08:	f003 fe54 	bl	80048b4 <HAL_RTC_SetTime>
 8000c0c:	1e03      	subs	r3, r0, #0
 8000c0e:	d001      	beq.n	8000c14 <MX_RTC_Init+0xb4>
  {
    Error_Handler();
 8000c10:	f000 fd20 	bl	8001654 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8000c14:	2128      	movs	r1, #40	@ 0x28
 8000c16:	187b      	adds	r3, r7, r1
 8000c18:	2201      	movs	r2, #1
 8000c1a:	701a      	strb	r2, [r3, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8000c1c:	187b      	adds	r3, r7, r1
 8000c1e:	2201      	movs	r2, #1
 8000c20:	705a      	strb	r2, [r3, #1]
  sDate.Date = 0x1;
 8000c22:	187b      	adds	r3, r7, r1
 8000c24:	2201      	movs	r2, #1
 8000c26:	709a      	strb	r2, [r3, #2]
  sDate.Year = 0x0;
 8000c28:	187b      	adds	r3, r7, r1
 8000c2a:	2200      	movs	r2, #0
 8000c2c:	70da      	strb	r2, [r3, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8000c2e:	1879      	adds	r1, r7, r1
 8000c30:	4b22      	ldr	r3, [pc, #136]	@ (8000cbc <MX_RTC_Init+0x15c>)
 8000c32:	2201      	movs	r2, #1
 8000c34:	0018      	movs	r0, r3
 8000c36:	f003 ff41 	bl	8004abc <HAL_RTC_SetDate>
 8000c3a:	1e03      	subs	r3, r0, #0
 8000c3c:	d001      	beq.n	8000c42 <MX_RTC_Init+0xe2>
  {
    Error_Handler();
 8000c3e:	f000 fd09 	bl	8001654 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x1;
 8000c42:	003b      	movs	r3, r7
 8000c44:	2201      	movs	r2, #1
 8000c46:	701a      	strb	r2, [r3, #0]
  sAlarm.AlarmTime.Minutes = 0x1;
 8000c48:	003b      	movs	r3, r7
 8000c4a:	2201      	movs	r2, #1
 8000c4c:	705a      	strb	r2, [r3, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 8000c4e:	003b      	movs	r3, r7
 8000c50:	2200      	movs	r2, #0
 8000c52:	709a      	strb	r2, [r3, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8000c54:	003b      	movs	r3, r7
 8000c56:	2200      	movs	r2, #0
 8000c58:	605a      	str	r2, [r3, #4]
  sAlarm.AlarmTime.TimeFormat = RTC_HOURFORMAT12_AM;
 8000c5a:	003b      	movs	r3, r7
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	70da      	strb	r2, [r3, #3]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000c60:	003b      	movs	r3, r7
 8000c62:	2200      	movs	r2, #0
 8000c64:	60da      	str	r2, [r3, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000c66:	003b      	movs	r3, r7
 8000c68:	2200      	movs	r2, #0
 8000c6a:	611a      	str	r2, [r3, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_DATEWEEKDAY|RTC_ALARMMASK_HOURS
 8000c6c:	003b      	movs	r3, r7
 8000c6e:	4a15      	ldr	r2, [pc, #84]	@ (8000cc4 <MX_RTC_Init+0x164>)
 8000c70:	615a      	str	r2, [r3, #20]
                              |RTC_ALARMMASK_SECONDS;
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8000c72:	003b      	movs	r3, r7
 8000c74:	2200      	movs	r2, #0
 8000c76:	619a      	str	r2, [r3, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8000c78:	003b      	movs	r3, r7
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	61da      	str	r2, [r3, #28]
  sAlarm.AlarmDateWeekDay = 0x1;
 8000c7e:	003b      	movs	r3, r7
 8000c80:	2220      	movs	r2, #32
 8000c82:	2101      	movs	r1, #1
 8000c84:	5499      	strb	r1, [r3, r2]
  sAlarm.Alarm = RTC_ALARM_A;
 8000c86:	003b      	movs	r3, r7
 8000c88:	2280      	movs	r2, #128	@ 0x80
 8000c8a:	0052      	lsls	r2, r2, #1
 8000c8c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8000c8e:	0039      	movs	r1, r7
 8000c90:	4b0a      	ldr	r3, [pc, #40]	@ (8000cbc <MX_RTC_Init+0x15c>)
 8000c92:	2201      	movs	r2, #1
 8000c94:	0018      	movs	r0, r3
 8000c96:	f003 fff1 	bl	8004c7c <HAL_RTC_SetAlarm_IT>
 8000c9a:	1e03      	subs	r3, r0, #0
 8000c9c:	d001      	beq.n	8000ca2 <MX_RTC_Init+0x142>
  {
    Error_Handler();
 8000c9e:	f000 fcd9 	bl	8001654 <Error_Handler>
  }

  /** Enable Calibration
  */
  if (HAL_RTCEx_SetCalibrationOutPut(&hrtc, RTC_CALIBOUTPUT_512HZ) != HAL_OK)
 8000ca2:	4b06      	ldr	r3, [pc, #24]	@ (8000cbc <MX_RTC_Init+0x15c>)
 8000ca4:	2100      	movs	r1, #0
 8000ca6:	0018      	movs	r0, r3
 8000ca8:	f004 fa58 	bl	800515c <HAL_RTCEx_SetCalibrationOutPut>
 8000cac:	1e03      	subs	r3, r0, #0
 8000cae:	d001      	beq.n	8000cb4 <MX_RTC_Init+0x154>
  {
    Error_Handler();
 8000cb0:	f000 fcd0 	bl	8001654 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000cb4:	46c0      	nop			@ (mov r8, r8)
 8000cb6:	46bd      	mov	sp, r7
 8000cb8:	b010      	add	sp, #64	@ 0x40
 8000cba:	bd80      	pop	{r7, pc}
 8000cbc:	2000012c 	.word	0x2000012c
 8000cc0:	40002800 	.word	0x40002800
 8000cc4:	80800080 	.word	0x80800080

08000cc8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	b08a      	sub	sp, #40	@ 0x28
 8000ccc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000cce:	231c      	movs	r3, #28
 8000cd0:	18fb      	adds	r3, r7, r3
 8000cd2:	0018      	movs	r0, r3
 8000cd4:	230c      	movs	r3, #12
 8000cd6:	001a      	movs	r2, r3
 8000cd8:	2100      	movs	r1, #0
 8000cda:	f005 f93b 	bl	8005f54 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000cde:	003b      	movs	r3, r7
 8000ce0:	0018      	movs	r0, r3
 8000ce2:	231c      	movs	r3, #28
 8000ce4:	001a      	movs	r2, r3
 8000ce6:	2100      	movs	r1, #0
 8000ce8:	f005 f934 	bl	8005f54 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000cec:	4b24      	ldr	r3, [pc, #144]	@ (8000d80 <MX_TIM2_Init+0xb8>)
 8000cee:	2280      	movs	r2, #128	@ 0x80
 8000cf0:	05d2      	lsls	r2, r2, #23
 8000cf2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 800-1;
 8000cf4:	4b22      	ldr	r3, [pc, #136]	@ (8000d80 <MX_TIM2_Init+0xb8>)
 8000cf6:	4a23      	ldr	r2, [pc, #140]	@ (8000d84 <MX_TIM2_Init+0xbc>)
 8000cf8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000cfa:	4b21      	ldr	r3, [pc, #132]	@ (8000d80 <MX_TIM2_Init+0xb8>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 8000d00:	4b1f      	ldr	r3, [pc, #124]	@ (8000d80 <MX_TIM2_Init+0xb8>)
 8000d02:	2263      	movs	r2, #99	@ 0x63
 8000d04:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d06:	4b1e      	ldr	r3, [pc, #120]	@ (8000d80 <MX_TIM2_Init+0xb8>)
 8000d08:	2200      	movs	r2, #0
 8000d0a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d0c:	4b1c      	ldr	r3, [pc, #112]	@ (8000d80 <MX_TIM2_Init+0xb8>)
 8000d0e:	2200      	movs	r2, #0
 8000d10:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000d12:	4b1b      	ldr	r3, [pc, #108]	@ (8000d80 <MX_TIM2_Init+0xb8>)
 8000d14:	0018      	movs	r0, r3
 8000d16:	f004 fb3b 	bl	8005390 <HAL_TIM_PWM_Init>
 8000d1a:	1e03      	subs	r3, r0, #0
 8000d1c:	d001      	beq.n	8000d22 <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8000d1e:	f000 fc99 	bl	8001654 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d22:	211c      	movs	r1, #28
 8000d24:	187b      	adds	r3, r7, r1
 8000d26:	2200      	movs	r2, #0
 8000d28:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d2a:	187b      	adds	r3, r7, r1
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000d30:	187a      	adds	r2, r7, r1
 8000d32:	4b13      	ldr	r3, [pc, #76]	@ (8000d80 <MX_TIM2_Init+0xb8>)
 8000d34:	0011      	movs	r1, r2
 8000d36:	0018      	movs	r0, r3
 8000d38:	f005 f8a4 	bl	8005e84 <HAL_TIMEx_MasterConfigSynchronization>
 8000d3c:	1e03      	subs	r3, r0, #0
 8000d3e:	d001      	beq.n	8000d44 <MX_TIM2_Init+0x7c>
  {
    Error_Handler();
 8000d40:	f000 fc88 	bl	8001654 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000d44:	003b      	movs	r3, r7
 8000d46:	2260      	movs	r2, #96	@ 0x60
 8000d48:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8000d4a:	003b      	movs	r3, r7
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000d50:	003b      	movs	r3, r7
 8000d52:	2200      	movs	r2, #0
 8000d54:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000d56:	003b      	movs	r3, r7
 8000d58:	2200      	movs	r2, #0
 8000d5a:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000d5c:	0039      	movs	r1, r7
 8000d5e:	4b08      	ldr	r3, [pc, #32]	@ (8000d80 <MX_TIM2_Init+0xb8>)
 8000d60:	2208      	movs	r2, #8
 8000d62:	0018      	movs	r0, r3
 8000d64:	f004 fc4a 	bl	80055fc <HAL_TIM_PWM_ConfigChannel>
 8000d68:	1e03      	subs	r3, r0, #0
 8000d6a:	d001      	beq.n	8000d70 <MX_TIM2_Init+0xa8>
  {
    Error_Handler();
 8000d6c:	f000 fc72 	bl	8001654 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000d70:	4b03      	ldr	r3, [pc, #12]	@ (8000d80 <MX_TIM2_Init+0xb8>)
 8000d72:	0018      	movs	r0, r3
 8000d74:	f000 ffca 	bl	8001d0c <HAL_TIM_MspPostInit>

}
 8000d78:	46c0      	nop			@ (mov r8, r8)
 8000d7a:	46bd      	mov	sp, r7
 8000d7c:	b00a      	add	sp, #40	@ 0x28
 8000d7e:	bd80      	pop	{r7, pc}
 8000d80:	20000158 	.word	0x20000158
 8000d84:	0000031f 	.word	0x0000031f

08000d88 <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8000d8c:	4b0e      	ldr	r3, [pc, #56]	@ (8000dc8 <MX_TIM14_Init+0x40>)
 8000d8e:	4a0f      	ldr	r2, [pc, #60]	@ (8000dcc <MX_TIM14_Init+0x44>)
 8000d90:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 244*4;
 8000d92:	4b0d      	ldr	r3, [pc, #52]	@ (8000dc8 <MX_TIM14_Init+0x40>)
 8000d94:	22f4      	movs	r2, #244	@ 0xf4
 8000d96:	0092      	lsls	r2, r2, #2
 8000d98:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d9a:	4b0b      	ldr	r3, [pc, #44]	@ (8000dc8 <MX_TIM14_Init+0x40>)
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 65535;
 8000da0:	4b09      	ldr	r3, [pc, #36]	@ (8000dc8 <MX_TIM14_Init+0x40>)
 8000da2:	4a0b      	ldr	r2, [pc, #44]	@ (8000dd0 <MX_TIM14_Init+0x48>)
 8000da4:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000da6:	4b08      	ldr	r3, [pc, #32]	@ (8000dc8 <MX_TIM14_Init+0x40>)
 8000da8:	2200      	movs	r2, #0
 8000daa:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000dac:	4b06      	ldr	r3, [pc, #24]	@ (8000dc8 <MX_TIM14_Init+0x40>)
 8000dae:	2200      	movs	r2, #0
 8000db0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8000db2:	4b05      	ldr	r3, [pc, #20]	@ (8000dc8 <MX_TIM14_Init+0x40>)
 8000db4:	0018      	movs	r0, r3
 8000db6:	f004 fa21 	bl	80051fc <HAL_TIM_Base_Init>
 8000dba:	1e03      	subs	r3, r0, #0
 8000dbc:	d001      	beq.n	8000dc2 <MX_TIM14_Init+0x3a>
  {
    Error_Handler();
 8000dbe:	f000 fc49 	bl	8001654 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 8000dc2:	46c0      	nop			@ (mov r8, r8)
 8000dc4:	46bd      	mov	sp, r7
 8000dc6:	bd80      	pop	{r7, pc}
 8000dc8:	200001a4 	.word	0x200001a4
 8000dcc:	40002000 	.word	0x40002000
 8000dd0:	0000ffff 	.word	0x0000ffff

08000dd4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000dd4:	b590      	push	{r4, r7, lr}
 8000dd6:	b08b      	sub	sp, #44	@ 0x2c
 8000dd8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dda:	2414      	movs	r4, #20
 8000ddc:	193b      	adds	r3, r7, r4
 8000dde:	0018      	movs	r0, r3
 8000de0:	2314      	movs	r3, #20
 8000de2:	001a      	movs	r2, r3
 8000de4:	2100      	movs	r1, #0
 8000de6:	f005 f8b5 	bl	8005f54 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000dea:	4b5e      	ldr	r3, [pc, #376]	@ (8000f64 <MX_GPIO_Init+0x190>)
 8000dec:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000dee:	4b5d      	ldr	r3, [pc, #372]	@ (8000f64 <MX_GPIO_Init+0x190>)
 8000df0:	2104      	movs	r1, #4
 8000df2:	430a      	orrs	r2, r1
 8000df4:	635a      	str	r2, [r3, #52]	@ 0x34
 8000df6:	4b5b      	ldr	r3, [pc, #364]	@ (8000f64 <MX_GPIO_Init+0x190>)
 8000df8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000dfa:	2204      	movs	r2, #4
 8000dfc:	4013      	ands	r3, r2
 8000dfe:	613b      	str	r3, [r7, #16]
 8000e00:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e02:	4b58      	ldr	r3, [pc, #352]	@ (8000f64 <MX_GPIO_Init+0x190>)
 8000e04:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000e06:	4b57      	ldr	r3, [pc, #348]	@ (8000f64 <MX_GPIO_Init+0x190>)
 8000e08:	2101      	movs	r1, #1
 8000e0a:	430a      	orrs	r2, r1
 8000e0c:	635a      	str	r2, [r3, #52]	@ 0x34
 8000e0e:	4b55      	ldr	r3, [pc, #340]	@ (8000f64 <MX_GPIO_Init+0x190>)
 8000e10:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000e12:	2201      	movs	r2, #1
 8000e14:	4013      	ands	r3, r2
 8000e16:	60fb      	str	r3, [r7, #12]
 8000e18:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e1a:	4b52      	ldr	r3, [pc, #328]	@ (8000f64 <MX_GPIO_Init+0x190>)
 8000e1c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000e1e:	4b51      	ldr	r3, [pc, #324]	@ (8000f64 <MX_GPIO_Init+0x190>)
 8000e20:	2108      	movs	r1, #8
 8000e22:	430a      	orrs	r2, r1
 8000e24:	635a      	str	r2, [r3, #52]	@ 0x34
 8000e26:	4b4f      	ldr	r3, [pc, #316]	@ (8000f64 <MX_GPIO_Init+0x190>)
 8000e28:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000e2a:	2208      	movs	r2, #8
 8000e2c:	4013      	ands	r3, r2
 8000e2e:	60bb      	str	r3, [r7, #8]
 8000e30:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e32:	4b4c      	ldr	r3, [pc, #304]	@ (8000f64 <MX_GPIO_Init+0x190>)
 8000e34:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000e36:	4b4b      	ldr	r3, [pc, #300]	@ (8000f64 <MX_GPIO_Init+0x190>)
 8000e38:	2102      	movs	r1, #2
 8000e3a:	430a      	orrs	r2, r1
 8000e3c:	635a      	str	r2, [r3, #52]	@ 0x34
 8000e3e:	4b49      	ldr	r3, [pc, #292]	@ (8000f64 <MX_GPIO_Init+0x190>)
 8000e40:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000e42:	2202      	movs	r2, #2
 8000e44:	4013      	ands	r3, r2
 8000e46:	607b      	str	r3, [r7, #4]
 8000e48:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DEBUG_LED_Pin|BUZZER_OUT_Pin|SHIFT_DATA_IN_Pin|SHIFT_DATA_CLK_Pin
 8000e4a:	4947      	ldr	r1, [pc, #284]	@ (8000f68 <MX_GPIO_Init+0x194>)
 8000e4c:	23a0      	movs	r3, #160	@ 0xa0
 8000e4e:	05db      	lsls	r3, r3, #23
 8000e50:	2200      	movs	r2, #0
 8000e52:	0018      	movs	r0, r3
 8000e54:	f001 ff6f 	bl	8002d36 <HAL_GPIO_WritePin>
                          |SHIFT_MCLR_Pin|ALARM_LED_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SHIFT_STORE_CLK_GPIO_Port, SHIFT_STORE_CLK_Pin, GPIO_PIN_RESET);
 8000e58:	4b44      	ldr	r3, [pc, #272]	@ (8000f6c <MX_GPIO_Init+0x198>)
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	2180      	movs	r1, #128	@ 0x80
 8000e5e:	0018      	movs	r0, r3
 8000e60:	f001 ff69 	bl	8002d36 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CTOUCH_EN_GPIO_Port, CTOUCH_EN_Pin, GPIO_PIN_RESET);
 8000e64:	2380      	movs	r3, #128	@ 0x80
 8000e66:	009b      	lsls	r3, r3, #2
 8000e68:	4841      	ldr	r0, [pc, #260]	@ (8000f70 <MX_GPIO_Init+0x19c>)
 8000e6a:	2200      	movs	r2, #0
 8000e6c:	0019      	movs	r1, r3
 8000e6e:	f001 ff62 	bl	8002d36 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : DEBUG_LED_Pin BUZZER_OUT_Pin SHIFT_DATA_IN_Pin SHIFT_DATA_CLK_Pin
                           SHIFT_MCLR_Pin ALARM_LED_Pin */
  GPIO_InitStruct.Pin = DEBUG_LED_Pin|BUZZER_OUT_Pin|SHIFT_DATA_IN_Pin|SHIFT_DATA_CLK_Pin
 8000e72:	193b      	adds	r3, r7, r4
 8000e74:	4a3c      	ldr	r2, [pc, #240]	@ (8000f68 <MX_GPIO_Init+0x194>)
 8000e76:	601a      	str	r2, [r3, #0]
                          |SHIFT_MCLR_Pin|ALARM_LED_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e78:	193b      	adds	r3, r7, r4
 8000e7a:	2201      	movs	r2, #1
 8000e7c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e7e:	193b      	adds	r3, r7, r4
 8000e80:	2200      	movs	r2, #0
 8000e82:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e84:	193b      	adds	r3, r7, r4
 8000e86:	2200      	movs	r2, #0
 8000e88:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e8a:	193a      	adds	r2, r7, r4
 8000e8c:	23a0      	movs	r3, #160	@ 0xa0
 8000e8e:	05db      	lsls	r3, r3, #23
 8000e90:	0011      	movs	r1, r2
 8000e92:	0018      	movs	r0, r3
 8000e94:	f001 fdce 	bl	8002a34 <HAL_GPIO_Init>

  /*Configure GPIO pin : SHIFT_STORE_CLK_Pin */
  GPIO_InitStruct.Pin = SHIFT_STORE_CLK_Pin;
 8000e98:	193b      	adds	r3, r7, r4
 8000e9a:	2280      	movs	r2, #128	@ 0x80
 8000e9c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e9e:	193b      	adds	r3, r7, r4
 8000ea0:	2201      	movs	r2, #1
 8000ea2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ea4:	193b      	adds	r3, r7, r4
 8000ea6:	2200      	movs	r2, #0
 8000ea8:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eaa:	193b      	adds	r3, r7, r4
 8000eac:	2200      	movs	r2, #0
 8000eae:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(SHIFT_STORE_CLK_GPIO_Port, &GPIO_InitStruct);
 8000eb0:	193b      	adds	r3, r7, r4
 8000eb2:	4a2e      	ldr	r2, [pc, #184]	@ (8000f6c <MX_GPIO_Init+0x198>)
 8000eb4:	0019      	movs	r1, r3
 8000eb6:	0010      	movs	r0, r2
 8000eb8:	f001 fdbc 	bl	8002a34 <HAL_GPIO_Init>

  /*Configure GPIO pin : MINUTE_SET_BUTTON_Pin */
  GPIO_InitStruct.Pin = MINUTE_SET_BUTTON_Pin;
 8000ebc:	193b      	adds	r3, r7, r4
 8000ebe:	2280      	movs	r2, #128	@ 0x80
 8000ec0:	0212      	lsls	r2, r2, #8
 8000ec2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000ec4:	193b      	adds	r3, r7, r4
 8000ec6:	2284      	movs	r2, #132	@ 0x84
 8000ec8:	0392      	lsls	r2, r2, #14
 8000eca:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000ecc:	193b      	adds	r3, r7, r4
 8000ece:	2201      	movs	r2, #1
 8000ed0:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(MINUTE_SET_BUTTON_GPIO_Port, &GPIO_InitStruct);
 8000ed2:	193a      	adds	r2, r7, r4
 8000ed4:	23a0      	movs	r3, #160	@ 0xa0
 8000ed6:	05db      	lsls	r3, r3, #23
 8000ed8:	0011      	movs	r1, r2
 8000eda:	0018      	movs	r0, r3
 8000edc:	f001 fdaa 	bl	8002a34 <HAL_GPIO_Init>

  /*Configure GPIO pins : HOUR_SET_BUTTON_Pin ALARM_SET_BUTTON_Pin ALARM_EN_BUTTON_Pin DISPLAY_BUTTON_Pin */
  GPIO_InitStruct.Pin = HOUR_SET_BUTTON_Pin|ALARM_SET_BUTTON_Pin|ALARM_EN_BUTTON_Pin|DISPLAY_BUTTON_Pin;
 8000ee0:	0021      	movs	r1, r4
 8000ee2:	187b      	adds	r3, r7, r1
 8000ee4:	220f      	movs	r2, #15
 8000ee6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000ee8:	187b      	adds	r3, r7, r1
 8000eea:	2284      	movs	r2, #132	@ 0x84
 8000eec:	0392      	lsls	r2, r2, #14
 8000eee:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000ef0:	187b      	adds	r3, r7, r1
 8000ef2:	2201      	movs	r2, #1
 8000ef4:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000ef6:	000c      	movs	r4, r1
 8000ef8:	187b      	adds	r3, r7, r1
 8000efa:	4a1e      	ldr	r2, [pc, #120]	@ (8000f74 <MX_GPIO_Init+0x1a0>)
 8000efc:	0019      	movs	r1, r3
 8000efe:	0010      	movs	r0, r2
 8000f00:	f001 fd98 	bl	8002a34 <HAL_GPIO_Init>

  /*Configure GPIO pin : CTOUCH_EN_Pin */
  GPIO_InitStruct.Pin = CTOUCH_EN_Pin;
 8000f04:	0021      	movs	r1, r4
 8000f06:	187b      	adds	r3, r7, r1
 8000f08:	2280      	movs	r2, #128	@ 0x80
 8000f0a:	0092      	lsls	r2, r2, #2
 8000f0c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f0e:	187b      	adds	r3, r7, r1
 8000f10:	2201      	movs	r2, #1
 8000f12:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f14:	187b      	adds	r3, r7, r1
 8000f16:	2200      	movs	r2, #0
 8000f18:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f1a:	187b      	adds	r3, r7, r1
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(CTOUCH_EN_GPIO_Port, &GPIO_InitStruct);
 8000f20:	187b      	adds	r3, r7, r1
 8000f22:	4a13      	ldr	r2, [pc, #76]	@ (8000f70 <MX_GPIO_Init+0x19c>)
 8000f24:	0019      	movs	r1, r3
 8000f26:	0010      	movs	r0, r2
 8000f28:	f001 fd84 	bl	8002a34 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_1_IRQn, 0, 0);
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	2100      	movs	r1, #0
 8000f30:	2005      	movs	r0, #5
 8000f32:	f001 fd4d 	bl	80029d0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 8000f36:	2005      	movs	r0, #5
 8000f38:	f001 fd5f 	bl	80029fa <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_3_IRQn, 0, 0);
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	2100      	movs	r1, #0
 8000f40:	2006      	movs	r0, #6
 8000f42:	f001 fd45 	bl	80029d0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_3_IRQn);
 8000f46:	2006      	movs	r0, #6
 8000f48:	f001 fd57 	bl	80029fa <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 1, 0);
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	2101      	movs	r1, #1
 8000f50:	2007      	movs	r0, #7
 8000f52:	f001 fd3d 	bl	80029d0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8000f56:	2007      	movs	r0, #7
 8000f58:	f001 fd4f 	bl	80029fa <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000f5c:	46c0      	nop			@ (mov r8, r8)
 8000f5e:	46bd      	mov	sp, r7
 8000f60:	b00b      	add	sp, #44	@ 0x2c
 8000f62:	bd90      	pop	{r4, r7, pc}
 8000f64:	40021000 	.word	0x40021000
 8000f68:	00001f01 	.word	0x00001f01
 8000f6c:	50000800 	.word	0x50000800
 8000f70:	50000400 	.word	0x50000400
 8000f74:	50000c00 	.word	0x50000c00

08000f78 <updateAndDisplayTime>:

/* USER CODE BEGIN 4 */

HAL_StatusTypeDef updateAndDisplayTime(void) {
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b082      	sub	sp, #8
 8000f7c:	af00      	add	r7, sp, #0

	HAL_StatusTypeDef halRet = HAL_OK;
 8000f7e:	1dfb      	adds	r3, r7, #7
 8000f80:	2200      	movs	r2, #0
 8000f82:	701a      	strb	r2, [r3, #0]

	getRTCTime(&hrtc, &currTime, &currDate);
 8000f84:	4a07      	ldr	r2, [pc, #28]	@ (8000fa4 <updateAndDisplayTime+0x2c>)
 8000f86:	4908      	ldr	r1, [pc, #32]	@ (8000fa8 <updateAndDisplayTime+0x30>)
 8000f88:	4b08      	ldr	r3, [pc, #32]	@ (8000fac <updateAndDisplayTime+0x34>)
 8000f8a:	0018      	movs	r0, r3
 8000f8c:	f7ff fc14 	bl	80007b8 <getRTCTime>
	sevSeg_updateDigits(&currTime);
 8000f90:	4b05      	ldr	r3, [pc, #20]	@ (8000fa8 <updateAndDisplayTime+0x30>)
 8000f92:	0018      	movs	r0, r3
 8000f94:	f000 fc78 	bl	8001888 <sevSeg_updateDigits>

	return halRet;
 8000f98:	1dfb      	adds	r3, r7, #7
 8000f9a:	781b      	ldrb	r3, [r3, #0]

}
 8000f9c:	0018      	movs	r0, r3
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	b002      	add	sp, #8
 8000fa2:	bd80      	pop	{r7, pc}
 8000fa4:	20000204 	.word	0x20000204
 8000fa8:	200001f0 	.word	0x200001f0
 8000fac:	2000012c 	.word	0x2000012c

08000fb0 <updateAndDisplayAlarm>:

HAL_StatusTypeDef updateAndDisplayAlarm(void) {
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b082      	sub	sp, #8
 8000fb4:	af00      	add	r7, sp, #0

	HAL_StatusTypeDef halRet = HAL_OK;
 8000fb6:	1dfb      	adds	r3, r7, #7
 8000fb8:	2200      	movs	r2, #0
 8000fba:	701a      	strb	r2, [r3, #0]

	sevSeg_updateDigits(&userAlarmTime);
 8000fbc:	4b04      	ldr	r3, [pc, #16]	@ (8000fd0 <updateAndDisplayAlarm+0x20>)
 8000fbe:	0018      	movs	r0, r3
 8000fc0:	f000 fc62 	bl	8001888 <sevSeg_updateDigits>

	return halRet;
 8000fc4:	1dfb      	adds	r3, r7, #7
 8000fc6:	781b      	ldrb	r3, [r3, #0]

}
 8000fc8:	0018      	movs	r0, r3
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	b002      	add	sp, #8
 8000fce:	bd80      	pop	{r7, pc}
 8000fd0:	20000208 	.word	0x20000208

08000fd4 <HAL_RTC_AlarmAEventCallback>:

void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc) {
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	b08c      	sub	sp, #48	@ 0x30
 8000fd8:	af00      	add	r7, sp, #0
 8000fda:	6078      	str	r0, [r7, #4]

	  //printf("Enter current time minute increment interrupt\n\r");

	  RTC_AlarmTypeDef sAlarm;
	  getRTCTime(hrtc, &currTime, &currDate);
 8000fdc:	4a1e      	ldr	r2, [pc, #120]	@ (8001058 <HAL_RTC_AlarmAEventCallback+0x84>)
 8000fde:	491f      	ldr	r1, [pc, #124]	@ (800105c <HAL_RTC_AlarmAEventCallback+0x88>)
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	0018      	movs	r0, r3
 8000fe4:	f7ff fbe8 	bl	80007b8 <getRTCTime>

	  if(sAlarm.AlarmTime.Minutes>58) {
 8000fe8:	2208      	movs	r2, #8
 8000fea:	18bb      	adds	r3, r7, r2
 8000fec:	785b      	ldrb	r3, [r3, #1]
 8000fee:	2b3a      	cmp	r3, #58	@ 0x3a
 8000ff0:	d903      	bls.n	8000ffa <HAL_RTC_AlarmAEventCallback+0x26>
		sAlarm.AlarmTime.Minutes=0;
 8000ff2:	18bb      	adds	r3, r7, r2
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	705a      	strb	r2, [r3, #1]
 8000ff8:	e006      	b.n	8001008 <HAL_RTC_AlarmAEventCallback+0x34>
		//printf("Reset alarm time\n\r");
	  } else {
		sAlarm.AlarmTime.Minutes=sAlarm.AlarmTime.Minutes+1;
 8000ffa:	2108      	movs	r1, #8
 8000ffc:	187b      	adds	r3, r7, r1
 8000ffe:	785b      	ldrb	r3, [r3, #1]
 8001000:	3301      	adds	r3, #1
 8001002:	b2da      	uxtb	r2, r3
 8001004:	187b      	adds	r3, r7, r1
 8001006:	705a      	strb	r2, [r3, #1]
	  }
		while(HAL_RTC_SetAlarm_IT(hrtc, &sAlarm, FORMAT_BIN)!=HAL_OK){}
 8001008:	46c0      	nop			@ (mov r8, r8)
 800100a:	2308      	movs	r3, #8
 800100c:	18f9      	adds	r1, r7, r3
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	2200      	movs	r2, #0
 8001012:	0018      	movs	r0, r3
 8001014:	f003 fe32 	bl	8004c7c <HAL_RTC_SetAlarm_IT>
 8001018:	1e03      	subs	r3, r0, #0
 800101a:	d1f6      	bne.n	800100a <HAL_RTC_AlarmAEventCallback+0x36>

	  updateAndDisplayTime();
 800101c:	f7ff ffac 	bl	8000f78 <updateAndDisplayTime>

	  //printf("Current time: %u : %u : %u\n\r", currTime.Hours, currTime.Minutes, currTime.Seconds);

	  // If alarm is enabled and current time matches user alarm time, set off the alarm.
	  if(userAlarmToggle && userAlarmTime.Hours == currTime.Hours
 8001020:	4b0f      	ldr	r3, [pc, #60]	@ (8001060 <HAL_RTC_AlarmAEventCallback+0x8c>)
 8001022:	781b      	ldrb	r3, [r3, #0]
 8001024:	2b00      	cmp	r3, #0
 8001026:	d013      	beq.n	8001050 <HAL_RTC_AlarmAEventCallback+0x7c>
 8001028:	4b0e      	ldr	r3, [pc, #56]	@ (8001064 <HAL_RTC_AlarmAEventCallback+0x90>)
 800102a:	781a      	ldrb	r2, [r3, #0]
 800102c:	4b0b      	ldr	r3, [pc, #44]	@ (800105c <HAL_RTC_AlarmAEventCallback+0x88>)
 800102e:	781b      	ldrb	r3, [r3, #0]
 8001030:	429a      	cmp	r2, r3
 8001032:	d10d      	bne.n	8001050 <HAL_RTC_AlarmAEventCallback+0x7c>
			  && userAlarmTime.Minutes == currTime.Minutes && userAlarmTime.TimeFormat == currTime.TimeFormat) {
 8001034:	4b0b      	ldr	r3, [pc, #44]	@ (8001064 <HAL_RTC_AlarmAEventCallback+0x90>)
 8001036:	785a      	ldrb	r2, [r3, #1]
 8001038:	4b08      	ldr	r3, [pc, #32]	@ (800105c <HAL_RTC_AlarmAEventCallback+0x88>)
 800103a:	785b      	ldrb	r3, [r3, #1]
 800103c:	429a      	cmp	r2, r3
 800103e:	d107      	bne.n	8001050 <HAL_RTC_AlarmAEventCallback+0x7c>
 8001040:	4b08      	ldr	r3, [pc, #32]	@ (8001064 <HAL_RTC_AlarmAEventCallback+0x90>)
 8001042:	78da      	ldrb	r2, [r3, #3]
 8001044:	4b05      	ldr	r3, [pc, #20]	@ (800105c <HAL_RTC_AlarmAEventCallback+0x88>)
 8001046:	78db      	ldrb	r3, [r3, #3]
 8001048:	429a      	cmp	r2, r3
 800104a:	d101      	bne.n	8001050 <HAL_RTC_AlarmAEventCallback+0x7c>
		  userAlarmBeep();
 800104c:	f000 f80c 	bl	8001068 <userAlarmBeep>
	  }

}
 8001050:	46c0      	nop			@ (mov r8, r8)
 8001052:	46bd      	mov	sp, r7
 8001054:	b00c      	add	sp, #48	@ 0x30
 8001056:	bd80      	pop	{r7, pc}
 8001058:	20000204 	.word	0x20000204
 800105c:	200001f0 	.word	0x200001f0
 8001060:	20000071 	.word	0x20000071
 8001064:	20000208 	.word	0x20000208

08001068 <userAlarmBeep>:

void userAlarmBeep() {
 8001068:	b580      	push	{r7, lr}
 800106a:	b082      	sub	sp, #8
 800106c:	af00      	add	r7, sp, #0

	HAL_TIM_Base_Stop(timerDelay);
 800106e:	4b2c      	ldr	r3, [pc, #176]	@ (8001120 <userAlarmBeep+0xb8>)
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	0018      	movs	r0, r3
 8001074:	f004 f966 	bl	8005344 <HAL_TIM_Base_Stop>
	HAL_TIM_Base_Start(timerDelay);						// Begin timer 16 counting (to 500 ms)
 8001078:	4b29      	ldr	r3, [pc, #164]	@ (8001120 <userAlarmBeep+0xb8>)
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	0018      	movs	r0, r3
 800107e:	f004 f915 	bl	80052ac <HAL_TIM_Base_Start>
	uint32_t timerVal = __HAL_TIM_GET_COUNTER(timerDelay);	// Get initial timer value to compare to
 8001082:	4b27      	ldr	r3, [pc, #156]	@ (8001120 <userAlarmBeep+0xb8>)
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800108a:	607b      	str	r3, [r7, #4]
	bool displayBlink = false;
 800108c:	1cfb      	adds	r3, r7, #3
 800108e:	2200      	movs	r2, #0
 8001090:	701a      	strb	r2, [r3, #0]

	uint8_t i = 0;
 8001092:	1cbb      	adds	r3, r7, #2
 8001094:	2200      	movs	r2, #0
 8001096:	701a      	strb	r2, [r3, #0]

	do {						// Beep buzzer and blink display until snooze button is pressed

		updateAndDisplayTime();				// Update to current time and display
 8001098:	f7ff ff6e 	bl	8000f78 <updateAndDisplayTime>

		if(__HAL_TIM_GET_COUNTER(timerDelay) - timerVal >= (65535 / 2)) {		// Use hardware timer to blink/beep display
 800109c:	4b20      	ldr	r3, [pc, #128]	@ (8001120 <userAlarmBeep+0xb8>)
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	1ad3      	subs	r3, r2, r3
 80010a8:	4a1e      	ldr	r2, [pc, #120]	@ (8001124 <userAlarmBeep+0xbc>)
 80010aa:	4293      	cmp	r3, r2
 80010ac:	d926      	bls.n	80010fc <userAlarmBeep+0x94>

			sevSeg_setIntensity(timerPWM, tim_PWM_CHANNEL, sevSeg_intensityDuty[displayBlink]);	// Toggle 0% to 50% duty cycle
 80010ae:	4b1e      	ldr	r3, [pc, #120]	@ (8001128 <userAlarmBeep+0xc0>)
 80010b0:	6818      	ldr	r0, [r3, #0]
 80010b2:	4b1e      	ldr	r3, [pc, #120]	@ (800112c <userAlarmBeep+0xc4>)
 80010b4:	6819      	ldr	r1, [r3, #0]
 80010b6:	1cfb      	adds	r3, r7, #3
 80010b8:	781b      	ldrb	r3, [r3, #0]
 80010ba:	4a1d      	ldr	r2, [pc, #116]	@ (8001130 <userAlarmBeep+0xc8>)
 80010bc:	5cd3      	ldrb	r3, [r2, r3]
 80010be:	001a      	movs	r2, r3
 80010c0:	f000 fc94 	bl	80019ec <sevSeg_setIntensity>

			HAL_GPIO_TogglePin(buzzerPort, buzzerPin);					// Toggle Buzzer
 80010c4:	4b1b      	ldr	r3, [pc, #108]	@ (8001134 <userAlarmBeep+0xcc>)
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	2280      	movs	r2, #128	@ 0x80
 80010ca:	0052      	lsls	r2, r2, #1
 80010cc:	0011      	movs	r1, r2
 80010ce:	0018      	movs	r0, r3
 80010d0:	f001 fe4e 	bl	8002d70 <HAL_GPIO_TogglePin>

			timerVal = __HAL_TIM_GET_COUNTER(timerDelay);				// Update timer value
 80010d4:	4b12      	ldr	r3, [pc, #72]	@ (8001120 <userAlarmBeep+0xb8>)
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010dc:	607b      	str	r3, [r7, #4]

			displayBlink = !displayBlink;							// Toggle display blink counter
 80010de:	1cfb      	adds	r3, r7, #3
 80010e0:	781b      	ldrb	r3, [r3, #0]
 80010e2:	1e5a      	subs	r2, r3, #1
 80010e4:	4193      	sbcs	r3, r2
 80010e6:	b2db      	uxtb	r3, r3
 80010e8:	2201      	movs	r2, #1
 80010ea:	4053      	eors	r3, r2
 80010ec:	b2db      	uxtb	r3, r3
 80010ee:	001a      	movs	r2, r3
 80010f0:	1cfb      	adds	r3, r7, #3
 80010f2:	701a      	strb	r2, [r3, #0]
 80010f4:	781a      	ldrb	r2, [r3, #0]
 80010f6:	2101      	movs	r1, #1
 80010f8:	400a      	ands	r2, r1
 80010fa:	701a      	strb	r2, [r3, #0]

			//printf("Display Blink = %u\n\r", displayBlink);

		}

		i++;		// Get rid of. This is just for testing.
 80010fc:	1cbb      	adds	r3, r7, #2
 80010fe:	781a      	ldrb	r2, [r3, #0]
 8001100:	1cbb      	adds	r3, r7, #2
 8001102:	3201      	adds	r2, #1
 8001104:	701a      	strb	r2, [r3, #0]

//	} while(capTouchTrigger(snoozeButtonPin));
	} while(i < 5);
 8001106:	1cbb      	adds	r3, r7, #2
 8001108:	781b      	ldrb	r3, [r3, #0]
 800110a:	2b04      	cmp	r3, #4
 800110c:	d9c4      	bls.n	8001098 <userAlarmBeep+0x30>

	HAL_TIM_Base_Stop(timerDelay);
 800110e:	4b04      	ldr	r3, [pc, #16]	@ (8001120 <userAlarmBeep+0xb8>)
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	0018      	movs	r0, r3
 8001114:	f004 f916 	bl	8005344 <HAL_TIM_Base_Stop>

}
 8001118:	46c0      	nop			@ (mov r8, r8)
 800111a:	46bd      	mov	sp, r7
 800111c:	b002      	add	sp, #8
 800111e:	bd80      	pop	{r7, pc}
 8001120:	20000024 	.word	0x20000024
 8001124:	00007ffe 	.word	0x00007ffe
 8001128:	20000028 	.word	0x20000028
 800112c:	2000002c 	.word	0x2000002c
 8001130:	08005ff8 	.word	0x08005ff8
 8001134:	20000008 	.word	0x20000008

08001138 <HAL_GPIO_EXTI_Falling_Callback>:

void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin) {
 8001138:	b590      	push	{r4, r7, lr}
 800113a:	b085      	sub	sp, #20
 800113c:	af00      	add	r7, sp, #0
 800113e:	0002      	movs	r2, r0
 8001140:	1dbb      	adds	r3, r7, #6
 8001142:	801a      	strh	r2, [r3, #0]

	HAL_StatusTypeDef halRet;					// Flag for printing interrupt status

	if(GPIO_Pin == displayButtonPin) {
 8001144:	2208      	movs	r2, #8
 8001146:	1dbb      	adds	r3, r7, #6
 8001148:	881b      	ldrh	r3, [r3, #0]
 800114a:	4293      	cmp	r3, r2
 800114c:	d106      	bne.n	800115c <HAL_GPIO_EXTI_Falling_Callback+0x24>
		halRet = displayButtonISR();
 800114e:	230f      	movs	r3, #15
 8001150:	18fc      	adds	r4, r7, r3
 8001152:	f000 f839 	bl	80011c8 <displayButtonISR>
 8001156:	0003      	movs	r3, r0
 8001158:	7023      	strb	r3, [r4, #0]
	}
	else {			//Code should never reach here, but do nothing if it does.
		__NOP();
	}

}
 800115a:	e031      	b.n	80011c0 <HAL_GPIO_EXTI_Falling_Callback+0x88>
	else if(GPIO_Pin == alarmEnableButtonPin) {
 800115c:	2204      	movs	r2, #4
 800115e:	1dbb      	adds	r3, r7, #6
 8001160:	881b      	ldrh	r3, [r3, #0]
 8001162:	4293      	cmp	r3, r2
 8001164:	d106      	bne.n	8001174 <HAL_GPIO_EXTI_Falling_Callback+0x3c>
		halRet = alarmEnableISR();
 8001166:	230f      	movs	r3, #15
 8001168:	18fc      	adds	r4, r7, r3
 800116a:	f000 f85d 	bl	8001228 <alarmEnableISR>
 800116e:	0003      	movs	r3, r0
 8001170:	7023      	strb	r3, [r4, #0]
}
 8001172:	e025      	b.n	80011c0 <HAL_GPIO_EXTI_Falling_Callback+0x88>
	else if(GPIO_Pin == alarmSetButtonPin) {
 8001174:	2380      	movs	r3, #128	@ 0x80
 8001176:	021b      	lsls	r3, r3, #8
 8001178:	1dba      	adds	r2, r7, #6
 800117a:	8812      	ldrh	r2, [r2, #0]
 800117c:	429a      	cmp	r2, r3
 800117e:	d106      	bne.n	800118e <HAL_GPIO_EXTI_Falling_Callback+0x56>
		halRet = alarmSetISR();
 8001180:	230f      	movs	r3, #15
 8001182:	18fc      	adds	r4, r7, r3
 8001184:	f000 f884 	bl	8001290 <alarmSetISR>
 8001188:	0003      	movs	r3, r0
 800118a:	7023      	strb	r3, [r4, #0]
}
 800118c:	e018      	b.n	80011c0 <HAL_GPIO_EXTI_Falling_Callback+0x88>
	else if(GPIO_Pin == hourSetButtonPin) {
 800118e:	2201      	movs	r2, #1
 8001190:	1dbb      	adds	r3, r7, #6
 8001192:	881b      	ldrh	r3, [r3, #0]
 8001194:	4293      	cmp	r3, r2
 8001196:	d106      	bne.n	80011a6 <HAL_GPIO_EXTI_Falling_Callback+0x6e>
		halRet = hourSetISR();
 8001198:	230f      	movs	r3, #15
 800119a:	18fc      	adds	r4, r7, r3
 800119c:	f000 f954 	bl	8001448 <hourSetISR>
 80011a0:	0003      	movs	r3, r0
 80011a2:	7023      	strb	r3, [r4, #0]
}
 80011a4:	e00c      	b.n	80011c0 <HAL_GPIO_EXTI_Falling_Callback+0x88>
	else if(GPIO_Pin == minuteSetButtonPin) {
 80011a6:	2202      	movs	r2, #2
 80011a8:	1dbb      	adds	r3, r7, #6
 80011aa:	881b      	ldrh	r3, [r3, #0]
 80011ac:	4293      	cmp	r3, r2
 80011ae:	d106      	bne.n	80011be <HAL_GPIO_EXTI_Falling_Callback+0x86>
		halRet = minuteSetISR();
 80011b0:	230f      	movs	r3, #15
 80011b2:	18fc      	adds	r4, r7, r3
 80011b4:	f000 f974 	bl	80014a0 <minuteSetISR>
 80011b8:	0003      	movs	r3, r0
 80011ba:	7023      	strb	r3, [r4, #0]
}
 80011bc:	e000      	b.n	80011c0 <HAL_GPIO_EXTI_Falling_Callback+0x88>
		__NOP();
 80011be:	46c0      	nop			@ (mov r8, r8)
}
 80011c0:	46c0      	nop			@ (mov r8, r8)
 80011c2:	46bd      	mov	sp, r7
 80011c4:	b005      	add	sp, #20
 80011c6:	bd90      	pop	{r4, r7, pc}

080011c8 <displayButtonISR>:

HAL_StatusTypeDef displayButtonISR(void) {
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b082      	sub	sp, #8
 80011cc:	af00      	add	r7, sp, #0

	//printf("Entered display toggle ISR\n\r");
	HAL_StatusTypeDef halRet = HAL_OK;
 80011ce:	1dfb      	adds	r3, r7, #7
 80011d0:	2200      	movs	r2, #0
 80011d2:	701a      	strb	r2, [r3, #0]

	updateAndDisplayTime();
 80011d4:	f7ff fed0 	bl	8000f78 <updateAndDisplayTime>

	sevSeg_setIntensity(timerPWM, tim_PWM_CHANNEL, sevSeg_intensityDuty[displayToggle]);		//Turn display to proper duty cycle
 80011d8:	4b0f      	ldr	r3, [pc, #60]	@ (8001218 <displayButtonISR+0x50>)
 80011da:	6818      	ldr	r0, [r3, #0]
 80011dc:	4b0f      	ldr	r3, [pc, #60]	@ (800121c <displayButtonISR+0x54>)
 80011de:	6819      	ldr	r1, [r3, #0]
 80011e0:	4b0f      	ldr	r3, [pc, #60]	@ (8001220 <displayButtonISR+0x58>)
 80011e2:	781b      	ldrb	r3, [r3, #0]
 80011e4:	001a      	movs	r2, r3
 80011e6:	4b0f      	ldr	r3, [pc, #60]	@ (8001224 <displayButtonISR+0x5c>)
 80011e8:	5c9b      	ldrb	r3, [r3, r2]
 80011ea:	001a      	movs	r2, r3
 80011ec:	f000 fbfe 	bl	80019ec <sevSeg_setIntensity>

	if(displayToggle >= 2) {			// Increment display toggle or reset back down to 0;
 80011f0:	4b0b      	ldr	r3, [pc, #44]	@ (8001220 <displayButtonISR+0x58>)
 80011f2:	781b      	ldrb	r3, [r3, #0]
 80011f4:	2b01      	cmp	r3, #1
 80011f6:	d903      	bls.n	8001200 <displayButtonISR+0x38>
		displayToggle = 0;
 80011f8:	4b09      	ldr	r3, [pc, #36]	@ (8001220 <displayButtonISR+0x58>)
 80011fa:	2200      	movs	r2, #0
 80011fc:	701a      	strb	r2, [r3, #0]
 80011fe:	e005      	b.n	800120c <displayButtonISR+0x44>
//		HAL_GPIO_WritePin(GPIOB, PMLED, GPIO_PIN_RESET);		// If display is off, turn off AM/PM LED
	} else {
		displayToggle++;
 8001200:	4b07      	ldr	r3, [pc, #28]	@ (8001220 <displayButtonISR+0x58>)
 8001202:	781b      	ldrb	r3, [r3, #0]
 8001204:	3301      	adds	r3, #1
 8001206:	b2da      	uxtb	r2, r3
 8001208:	4b05      	ldr	r3, [pc, #20]	@ (8001220 <displayButtonISR+0x58>)
 800120a:	701a      	strb	r2, [r3, #0]
	}

	return halRet;				// Return HAL status
 800120c:	1dfb      	adds	r3, r7, #7
 800120e:	781b      	ldrb	r3, [r3, #0]

}
 8001210:	0018      	movs	r0, r3
 8001212:	46bd      	mov	sp, r7
 8001214:	b002      	add	sp, #8
 8001216:	bd80      	pop	{r7, pc}
 8001218:	20000028 	.word	0x20000028
 800121c:	2000002c 	.word	0x2000002c
 8001220:	20000070 	.word	0x20000070
 8001224:	08005ff8 	.word	0x08005ff8

08001228 <alarmEnableISR>:

HAL_StatusTypeDef alarmEnableISR(void) {
 8001228:	b580      	push	{r7, lr}
 800122a:	b082      	sub	sp, #8
 800122c:	af00      	add	r7, sp, #0

	//printf("Entered alarm toggle ISR\n\r");
	HAL_StatusTypeDef halRet = HAL_OK;
 800122e:	1dfb      	adds	r3, r7, #7
 8001230:	2200      	movs	r2, #0
 8001232:	701a      	strb	r2, [r3, #0]

	if(!userAlarmToggle) {					// If alarm is disabled, enable it.
 8001234:	4b14      	ldr	r3, [pc, #80]	@ (8001288 <alarmEnableISR+0x60>)
 8001236:	781b      	ldrb	r3, [r3, #0]
 8001238:	2201      	movs	r2, #1
 800123a:	4053      	eors	r3, r2
 800123c:	b2db      	uxtb	r3, r3
 800123e:	2b00      	cmp	r3, #0
 8001240:	d00b      	beq.n	800125a <alarmEnableISR+0x32>

		HAL_GPIO_WritePin(alarmLEDPort, alarmLEDPin, GPIO_PIN_SET);			// Turn on alarm LED
 8001242:	4b12      	ldr	r3, [pc, #72]	@ (800128c <alarmEnableISR+0x64>)
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	2280      	movs	r2, #128	@ 0x80
 8001248:	0151      	lsls	r1, r2, #5
 800124a:	2201      	movs	r2, #1
 800124c:	0018      	movs	r0, r3
 800124e:	f001 fd72 	bl	8002d36 <HAL_GPIO_WritePin>
		userAlarmToggle = true;								// Toggle internal flag to true
 8001252:	4b0d      	ldr	r3, [pc, #52]	@ (8001288 <alarmEnableISR+0x60>)
 8001254:	2201      	movs	r2, #1
 8001256:	701a      	strb	r2, [r3, #0]
 8001258:	e010      	b.n	800127c <alarmEnableISR+0x54>

		//printf("User alarm set to: %u:%u:%u.\n\r", userAlarmTime.Hours,
								//userAlarmTime.Minutes, userAlarmTime.Seconds);

	}
	else if (userAlarmToggle) {				// If alarm is enabled, disable it.
 800125a:	4b0b      	ldr	r3, [pc, #44]	@ (8001288 <alarmEnableISR+0x60>)
 800125c:	781b      	ldrb	r3, [r3, #0]
 800125e:	2b00      	cmp	r3, #0
 8001260:	d00b      	beq.n	800127a <alarmEnableISR+0x52>

		HAL_GPIO_WritePin(alarmLEDPort, alarmLEDPin, GPIO_PIN_RESET);			// Turn off alarm LED
 8001262:	4b0a      	ldr	r3, [pc, #40]	@ (800128c <alarmEnableISR+0x64>)
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	2280      	movs	r2, #128	@ 0x80
 8001268:	0151      	lsls	r1, r2, #5
 800126a:	2200      	movs	r2, #0
 800126c:	0018      	movs	r0, r3
 800126e:	f001 fd62 	bl	8002d36 <HAL_GPIO_WritePin>
		userAlarmToggle = false;							// Toggle internal flag to false
 8001272:	4b05      	ldr	r3, [pc, #20]	@ (8001288 <alarmEnableISR+0x60>)
 8001274:	2200      	movs	r2, #0
 8001276:	701a      	strb	r2, [r3, #0]
 8001278:	e000      	b.n	800127c <alarmEnableISR+0x54>

		//printf("User alarm disabled.\n\r");
	}
	else {
		__NOP();							//Code should never reach here.
 800127a:	46c0      	nop			@ (mov r8, r8)
	}

	return halRet;
 800127c:	1dfb      	adds	r3, r7, #7
 800127e:	781b      	ldrb	r3, [r3, #0]

}
 8001280:	0018      	movs	r0, r3
 8001282:	46bd      	mov	sp, r7
 8001284:	b002      	add	sp, #8
 8001286:	bd80      	pop	{r7, pc}
 8001288:	20000071 	.word	0x20000071
 800128c:	20000004 	.word	0x20000004

08001290 <alarmSetISR>:

HAL_StatusTypeDef alarmSetISR(void) {
 8001290:	b580      	push	{r7, lr}
 8001292:	b082      	sub	sp, #8
 8001294:	af00      	add	r7, sp, #0
	//printf("Enter user alarm set ISR.\n\r");

	//printf("User alarm currently set to %u:%u:%u.\n\r", userAlarmTime.Hours,
			//userAlarmTime.Minutes, userAlarmTime.Seconds);

	HAL_StatusTypeDef halRet = HAL_OK;
 8001296:	1cbb      	adds	r3, r7, #2
 8001298:	2200      	movs	r2, #0
 800129a:	701a      	strb	r2, [r3, #0]
	/*
	 * Wait for switch debounce
	 */

	// First wait for button to deactivate again
	while(HAL_GPIO_ReadPin(alarmSetButtonPort, alarmSetButtonPin) != GPIO_PIN_SET);
 800129c:	46c0      	nop			@ (mov r8, r8)
 800129e:	4b64      	ldr	r3, [pc, #400]	@ (8001430 <alarmSetISR+0x1a0>)
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	2280      	movs	r2, #128	@ 0x80
 80012a4:	0212      	lsls	r2, r2, #8
 80012a6:	0011      	movs	r1, r2
 80012a8:	0018      	movs	r0, r3
 80012aa:	f001 fd27 	bl	8002cfc <HAL_GPIO_ReadPin>
 80012ae:	0003      	movs	r3, r0
 80012b0:	2b01      	cmp	r3, #1
 80012b2:	d1f4      	bne.n	800129e <alarmSetISR+0xe>

	// Go through debounce
	HAL_TIM_Base_Stop(timerDelay);
 80012b4:	4b5f      	ldr	r3, [pc, #380]	@ (8001434 <alarmSetISR+0x1a4>)
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	0018      	movs	r0, r3
 80012ba:	f004 f843 	bl	8005344 <HAL_TIM_Base_Stop>
	HAL_TIM_Base_Start(timerDelay);						// Begin timer 16 counting (to 1 s)
 80012be:	4b5d      	ldr	r3, [pc, #372]	@ (8001434 <alarmSetISR+0x1a4>)
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	0018      	movs	r0, r3
 80012c4:	f003 fff2 	bl	80052ac <HAL_TIM_Base_Start>
	uint32_t timerVal = __HAL_TIM_GET_COUNTER(timerDelay);	// Get initial timer value to compare to
 80012c8:	4b5a      	ldr	r3, [pc, #360]	@ (8001434 <alarmSetISR+0x1a4>)
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80012d0:	607b      	str	r3, [r7, #4]

	do {

	}while(__HAL_TIM_GET_COUNTER(timerDelay) - timerVal <= (65536 / 8));
 80012d2:	4b58      	ldr	r3, [pc, #352]	@ (8001434 <alarmSetISR+0x1a4>)
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	1ad2      	subs	r2, r2, r3
 80012de:	2380      	movs	r3, #128	@ 0x80
 80012e0:	019b      	lsls	r3, r3, #6
 80012e2:	429a      	cmp	r2, r3
 80012e4:	d9f5      	bls.n	80012d2 <alarmSetISR+0x42>


	/*
	 *  Poll for 1 second to see if the alarm set button is pressed again
	 */
	HAL_TIM_Base_Stop(timerDelay);
 80012e6:	4b53      	ldr	r3, [pc, #332]	@ (8001434 <alarmSetISR+0x1a4>)
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	0018      	movs	r0, r3
 80012ec:	f004 f82a 	bl	8005344 <HAL_TIM_Base_Stop>
	HAL_TIM_Base_Start(timerDelay);						// Begin timer 16 counting (to 1 s)
 80012f0:	4b50      	ldr	r3, [pc, #320]	@ (8001434 <alarmSetISR+0x1a4>)
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	0018      	movs	r0, r3
 80012f6:	f003 ffd9 	bl	80052ac <HAL_TIM_Base_Start>
	timerVal = __HAL_TIM_GET_COUNTER(timerDelay);	// Get initial timer value to compare to
 80012fa:	4b4e      	ldr	r3, [pc, #312]	@ (8001434 <alarmSetISR+0x1a4>)
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001302:	607b      	str	r3, [r7, #4]

	while(__HAL_TIM_GET_COUNTER(timerDelay) - timerVal <= (65536)) {
 8001304:	e00d      	b.n	8001322 <alarmSetISR+0x92>

		if(HAL_GPIO_ReadPin(alarmSetButtonPort, alarmSetButtonPin) == GPIO_PIN_RESET) {
 8001306:	4b4a      	ldr	r3, [pc, #296]	@ (8001430 <alarmSetISR+0x1a0>)
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	2280      	movs	r2, #128	@ 0x80
 800130c:	0212      	lsls	r2, r2, #8
 800130e:	0011      	movs	r1, r2
 8001310:	0018      	movs	r0, r3
 8001312:	f001 fcf3 	bl	8002cfc <HAL_GPIO_ReadPin>
 8001316:	1e03      	subs	r3, r0, #0
 8001318:	d103      	bne.n	8001322 <alarmSetISR+0x92>
			alarmSetMode = true;
 800131a:	4b47      	ldr	r3, [pc, #284]	@ (8001438 <alarmSetISR+0x1a8>)
 800131c:	2201      	movs	r2, #1
 800131e:	701a      	strb	r2, [r3, #0]
//			HAL_GPIO_WritePin(debugLEDPort, debugLEDPin, GPIO_PIN_SET);
			break;
 8001320:	e009      	b.n	8001336 <alarmSetISR+0xa6>
	while(__HAL_TIM_GET_COUNTER(timerDelay) - timerVal <= (65536)) {
 8001322:	4b44      	ldr	r3, [pc, #272]	@ (8001434 <alarmSetISR+0x1a4>)
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	1ad2      	subs	r2, r2, r3
 800132e:	2380      	movs	r3, #128	@ 0x80
 8001330:	025b      	lsls	r3, r3, #9
 8001332:	429a      	cmp	r2, r3
 8001334:	d9e7      	bls.n	8001306 <alarmSetISR+0x76>
		}

	}

	// Go through debounce once again
	HAL_TIM_Base_Stop(timerDelay);
 8001336:	4b3f      	ldr	r3, [pc, #252]	@ (8001434 <alarmSetISR+0x1a4>)
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	0018      	movs	r0, r3
 800133c:	f004 f802 	bl	8005344 <HAL_TIM_Base_Stop>
	HAL_TIM_Base_Start(timerDelay);						// Begin timer 16 counting (to 1 s)
 8001340:	4b3c      	ldr	r3, [pc, #240]	@ (8001434 <alarmSetISR+0x1a4>)
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	0018      	movs	r0, r3
 8001346:	f003 ffb1 	bl	80052ac <HAL_TIM_Base_Start>
	timerVal = __HAL_TIM_GET_COUNTER(timerDelay);	// Get initial timer value to compare to
 800134a:	4b3a      	ldr	r3, [pc, #232]	@ (8001434 <alarmSetISR+0x1a4>)
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001352:	607b      	str	r3, [r7, #4]

	do {

	}while(__HAL_TIM_GET_COUNTER(timerDelay) - timerVal <= (65536 / 4));
 8001354:	4b37      	ldr	r3, [pc, #220]	@ (8001434 <alarmSetISR+0x1a4>)
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	1ad2      	subs	r2, r2, r3
 8001360:	2380      	movs	r3, #128	@ 0x80
 8001362:	01db      	lsls	r3, r3, #7
 8001364:	429a      	cmp	r2, r3
 8001366:	d9f5      	bls.n	8001354 <alarmSetISR+0xc4>
	/*
	 * Then, if we are in alarm set mode, go through the
	 * alarm set process until the button is pressed again
	 */

	HAL_TIM_Base_Stop(timerDelay);
 8001368:	4b32      	ldr	r3, [pc, #200]	@ (8001434 <alarmSetISR+0x1a4>)
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	0018      	movs	r0, r3
 800136e:	f003 ffe9 	bl	8005344 <HAL_TIM_Base_Stop>
	HAL_TIM_Base_Start(timerDelay);						// Begin timer 16 counting (to 1 s)
 8001372:	4b30      	ldr	r3, [pc, #192]	@ (8001434 <alarmSetISR+0x1a4>)
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	0018      	movs	r0, r3
 8001378:	f003 ff98 	bl	80052ac <HAL_TIM_Base_Start>
	timerVal = __HAL_TIM_GET_COUNTER(timerDelay);	// Get initial timer value to compare to
 800137c:	4b2d      	ldr	r3, [pc, #180]	@ (8001434 <alarmSetISR+0x1a4>)
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001384:	607b      	str	r3, [r7, #4]

	if(alarmSetMode) {
 8001386:	4b2c      	ldr	r3, [pc, #176]	@ (8001438 <alarmSetISR+0x1a8>)
 8001388:	781b      	ldrb	r3, [r3, #0]
 800138a:	2b00      	cmp	r3, #0
 800138c:	d046      	beq.n	800141c <alarmSetISR+0x18c>

		bool displayBlink = false;
 800138e:	1cfb      	adds	r3, r7, #3
 8001390:	2200      	movs	r2, #0
 8001392:	701a      	strb	r2, [r3, #0]

		do {											// while the alarm set button is not held down, blink display.

			updateAndDisplayAlarm();
 8001394:	f7ff fe0c 	bl	8000fb0 <updateAndDisplayAlarm>

			if(__HAL_TIM_GET_COUNTER(timerDelay) - timerVal >= (65536 / 2)) {
 8001398:	4b26      	ldr	r3, [pc, #152]	@ (8001434 <alarmSetISR+0x1a4>)
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	1ad2      	subs	r2, r2, r3
 80013a4:	2380      	movs	r3, #128	@ 0x80
 80013a6:	021b      	lsls	r3, r3, #8
 80013a8:	429a      	cmp	r2, r3
 80013aa:	d31e      	bcc.n	80013ea <alarmSetISR+0x15a>

//				HAL_GPIO_TogglePin(debugLEDPort, debugLEDPin);

				sevSeg_setIntensity(timerPWM, tim_PWM_CHANNEL, sevSeg_intensityDuty[displayBlink]);		// Initialize to whatever duty cycle
 80013ac:	4b23      	ldr	r3, [pc, #140]	@ (800143c <alarmSetISR+0x1ac>)
 80013ae:	6818      	ldr	r0, [r3, #0]
 80013b0:	4b23      	ldr	r3, [pc, #140]	@ (8001440 <alarmSetISR+0x1b0>)
 80013b2:	6819      	ldr	r1, [r3, #0]
 80013b4:	1cfb      	adds	r3, r7, #3
 80013b6:	781b      	ldrb	r3, [r3, #0]
 80013b8:	4a22      	ldr	r2, [pc, #136]	@ (8001444 <alarmSetISR+0x1b4>)
 80013ba:	5cd3      	ldrb	r3, [r2, r3]
 80013bc:	001a      	movs	r2, r3
 80013be:	f000 fb15 	bl	80019ec <sevSeg_setIntensity>

				timerVal = __HAL_TIM_GET_COUNTER(timerDelay);
 80013c2:	4b1c      	ldr	r3, [pc, #112]	@ (8001434 <alarmSetISR+0x1a4>)
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80013ca:	607b      	str	r3, [r7, #4]
				displayBlink = !displayBlink;
 80013cc:	1cfb      	adds	r3, r7, #3
 80013ce:	781b      	ldrb	r3, [r3, #0]
 80013d0:	1e5a      	subs	r2, r3, #1
 80013d2:	4193      	sbcs	r3, r2
 80013d4:	b2db      	uxtb	r3, r3
 80013d6:	2201      	movs	r2, #1
 80013d8:	4053      	eors	r3, r2
 80013da:	b2db      	uxtb	r3, r3
 80013dc:	001a      	movs	r2, r3
 80013de:	1cfb      	adds	r3, r7, #3
 80013e0:	701a      	strb	r2, [r3, #0]
 80013e2:	781a      	ldrb	r2, [r3, #0]
 80013e4:	2101      	movs	r1, #1
 80013e6:	400a      	ands	r2, r1
 80013e8:	701a      	strb	r2, [r3, #0]

			}

		}while(HAL_GPIO_ReadPin(alarmSetButtonPort, alarmSetButtonPin) != GPIO_PIN_RESET);
 80013ea:	4b11      	ldr	r3, [pc, #68]	@ (8001430 <alarmSetISR+0x1a0>)
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	2280      	movs	r2, #128	@ 0x80
 80013f0:	0212      	lsls	r2, r2, #8
 80013f2:	0011      	movs	r1, r2
 80013f4:	0018      	movs	r0, r3
 80013f6:	f001 fc81 	bl	8002cfc <HAL_GPIO_ReadPin>
 80013fa:	1e03      	subs	r3, r0, #0
 80013fc:	d1ca      	bne.n	8001394 <alarmSetISR+0x104>

//		HAL_GPIO_WritePin(debugLEDPort, debugLEDPin, GPIO_PIN_RESET);

		sevSeg_setIntensity(timerPWM, tim_PWM_CHANNEL, sevSeg_intensityDuty[1]);			// Turn display back to 50% intensity
 80013fe:	4b0f      	ldr	r3, [pc, #60]	@ (800143c <alarmSetISR+0x1ac>)
 8001400:	6818      	ldr	r0, [r3, #0]
 8001402:	4b0f      	ldr	r3, [pc, #60]	@ (8001440 <alarmSetISR+0x1b0>)
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	225a      	movs	r2, #90	@ 0x5a
 8001408:	0019      	movs	r1, r3
 800140a:	f000 faef 	bl	80019ec <sevSeg_setIntensity>

		HAL_TIM_Base_Stop(timerDelay);
 800140e:	4b09      	ldr	r3, [pc, #36]	@ (8001434 <alarmSetISR+0x1a4>)
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	0018      	movs	r0, r3
 8001414:	f003 ff96 	bl	8005344 <HAL_TIM_Base_Stop>

		updateAndDisplayTime();
 8001418:	f7ff fdae 	bl	8000f78 <updateAndDisplayTime>

	}

	alarmSetMode = false;		// We have exited alarm set mode
 800141c:	4b06      	ldr	r3, [pc, #24]	@ (8001438 <alarmSetISR+0x1a8>)
 800141e:	2200      	movs	r2, #0
 8001420:	701a      	strb	r2, [r3, #0]

	//printf("Current time back to %u:%u:%u.\n\r", currTime.Hours, currTime.Minutes, currTime.Seconds);

	return halRet;
 8001422:	1cbb      	adds	r3, r7, #2
 8001424:	781b      	ldrb	r3, [r3, #0]

}
 8001426:	0018      	movs	r0, r3
 8001428:	46bd      	mov	sp, r7
 800142a:	b002      	add	sp, #8
 800142c:	bd80      	pop	{r7, pc}
 800142e:	46c0      	nop			@ (mov r8, r8)
 8001430:	20000000 	.word	0x20000000
 8001434:	20000024 	.word	0x20000024
 8001438:	2000021c 	.word	0x2000021c
 800143c:	20000028 	.word	0x20000028
 8001440:	2000002c 	.word	0x2000002c
 8001444:	08005ff8 	.word	0x08005ff8

08001448 <hourSetISR>:

HAL_StatusTypeDef hourSetISR(void) {
 8001448:	b580      	push	{r7, lr}
 800144a:	b082      	sub	sp, #8
 800144c:	af00      	add	r7, sp, #0

//	printf("Entered hour set ISR.\n\r");
//	HAL_GPIO_TogglePin(debugLEDPort, debugLEDPin);


	HAL_StatusTypeDef halRet = HAL_OK;
 800144e:	1dfb      	adds	r3, r7, #7
 8001450:	2200      	movs	r2, #0
 8001452:	701a      	strb	r2, [r3, #0]

	if(alarmSetMode) {	// If the clock is in alarm set mode, change user alarm time hour
 8001454:	4b0e      	ldr	r3, [pc, #56]	@ (8001490 <hourSetISR+0x48>)
 8001456:	781b      	ldrb	r3, [r3, #0]
 8001458:	2b00      	cmp	r3, #0
 800145a:	d002      	beq.n	8001462 <hourSetISR+0x1a>

		alarmHourInc();
 800145c:	f000 f84c 	bl	80014f8 <alarmHourInc>
 8001460:	e00f      	b.n	8001482 <hourSetISR+0x3a>
				//userAlarmTime.Minutes, userAlarmTime.Seconds);

	}
	else {									// Otherwise, change current time hour.

		currHourInc();
 8001462:	f000 f877 	bl	8001554 <currHourInc>

		HAL_RTC_SetTime(&hrtc, &currTime, RTCTimeFormat);
 8001466:	490b      	ldr	r1, [pc, #44]	@ (8001494 <hourSetISR+0x4c>)
 8001468:	4b0b      	ldr	r3, [pc, #44]	@ (8001498 <hourSetISR+0x50>)
 800146a:	2200      	movs	r2, #0
 800146c:	0018      	movs	r0, r3
 800146e:	f003 fa21 	bl	80048b4 <HAL_RTC_SetTime>

		updateAndDisplayTime();
 8001472:	f7ff fd81 	bl	8000f78 <updateAndDisplayTime>

		getRTCTime(&hrtc, &currTime, &currDate);
 8001476:	4a09      	ldr	r2, [pc, #36]	@ (800149c <hourSetISR+0x54>)
 8001478:	4906      	ldr	r1, [pc, #24]	@ (8001494 <hourSetISR+0x4c>)
 800147a:	4b07      	ldr	r3, [pc, #28]	@ (8001498 <hourSetISR+0x50>)
 800147c:	0018      	movs	r0, r3
 800147e:	f7ff f99b 	bl	80007b8 <getRTCTime>

		//printf("Current time hour incremented to %u:%u:%u.\n\r", currTime.Hours,
				//currTime.Minutes, currTime.Seconds);
	}

	return halRet;
 8001482:	1dfb      	adds	r3, r7, #7
 8001484:	781b      	ldrb	r3, [r3, #0]

}
 8001486:	0018      	movs	r0, r3
 8001488:	46bd      	mov	sp, r7
 800148a:	b002      	add	sp, #8
 800148c:	bd80      	pop	{r7, pc}
 800148e:	46c0      	nop			@ (mov r8, r8)
 8001490:	2000021c 	.word	0x2000021c
 8001494:	200001f0 	.word	0x200001f0
 8001498:	2000012c 	.word	0x2000012c
 800149c:	20000204 	.word	0x20000204

080014a0 <minuteSetISR>:

HAL_StatusTypeDef minuteSetISR(void) {
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b082      	sub	sp, #8
 80014a4:	af00      	add	r7, sp, #0

//	printf("Entered minute set ISR.\n\r");
//	HAL_GPIO_TogglePin(debugLEDPort, debugLEDPin);

	HAL_StatusTypeDef halRet = HAL_OK;
 80014a6:	1dfb      	adds	r3, r7, #7
 80014a8:	2200      	movs	r2, #0
 80014aa:	701a      	strb	r2, [r3, #0]

	if(alarmSetMode) {	// If the clock is in alarm set mode, change user alarm time hour
 80014ac:	4b0e      	ldr	r3, [pc, #56]	@ (80014e8 <minuteSetISR+0x48>)
 80014ae:	781b      	ldrb	r3, [r3, #0]
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d002      	beq.n	80014ba <minuteSetISR+0x1a>

		alarmMinuteInc();
 80014b4:	f000 f888 	bl	80015c8 <alarmMinuteInc>
 80014b8:	e00f      	b.n	80014da <minuteSetISR+0x3a>
				//userAlarmTime.Minutes, userAlarmTime.Seconds);

	}
	else {									// Otherwise, change current time hour.

		currMinuteInc();
 80014ba:	f000 f8a3 	bl	8001604 <currMinuteInc>

		HAL_RTC_SetTime(&hrtc, &currTime, RTCTimeFormat);
 80014be:	490b      	ldr	r1, [pc, #44]	@ (80014ec <minuteSetISR+0x4c>)
 80014c0:	4b0b      	ldr	r3, [pc, #44]	@ (80014f0 <minuteSetISR+0x50>)
 80014c2:	2200      	movs	r2, #0
 80014c4:	0018      	movs	r0, r3
 80014c6:	f003 f9f5 	bl	80048b4 <HAL_RTC_SetTime>

		updateAndDisplayTime();
 80014ca:	f7ff fd55 	bl	8000f78 <updateAndDisplayTime>

		getRTCTime(&hrtc, &currTime, &currDate);
 80014ce:	4a09      	ldr	r2, [pc, #36]	@ (80014f4 <minuteSetISR+0x54>)
 80014d0:	4906      	ldr	r1, [pc, #24]	@ (80014ec <minuteSetISR+0x4c>)
 80014d2:	4b07      	ldr	r3, [pc, #28]	@ (80014f0 <minuteSetISR+0x50>)
 80014d4:	0018      	movs	r0, r3
 80014d6:	f7ff f96f 	bl	80007b8 <getRTCTime>

		//printf("Current time minute incremented to %u:%u:%u.\n\r", currTime.Hours,
				//currTime.Minutes, currTime.Seconds);
	}

	return halRet;
 80014da:	1dfb      	adds	r3, r7, #7
 80014dc:	781b      	ldrb	r3, [r3, #0]
}
 80014de:	0018      	movs	r0, r3
 80014e0:	46bd      	mov	sp, r7
 80014e2:	b002      	add	sp, #8
 80014e4:	bd80      	pop	{r7, pc}
 80014e6:	46c0      	nop			@ (mov r8, r8)
 80014e8:	2000021c 	.word	0x2000021c
 80014ec:	200001f0 	.word	0x200001f0
 80014f0:	2000012c 	.word	0x2000012c
 80014f4:	20000204 	.word	0x20000204

080014f8 <alarmHourInc>:

void alarmHourInc(void) {
 80014f8:	b580      	push	{r7, lr}
 80014fa:	af00      	add	r7, sp, #0

	if(userAlarmTime.Hours >= 12) {
 80014fc:	4b14      	ldr	r3, [pc, #80]	@ (8001550 <alarmHourInc+0x58>)
 80014fe:	781b      	ldrb	r3, [r3, #0]
 8001500:	2b0b      	cmp	r3, #11
 8001502:	d903      	bls.n	800150c <alarmHourInc+0x14>
		userAlarmTime.Hours = 1;
 8001504:	4b12      	ldr	r3, [pc, #72]	@ (8001550 <alarmHourInc+0x58>)
 8001506:	2201      	movs	r2, #1
 8001508:	701a      	strb	r2, [r3, #0]
	}
	else {
		__NOP();
	}

}
 800150a:	e01e      	b.n	800154a <alarmHourInc+0x52>
	else if(userAlarmTime.Hours == 11) {
 800150c:	4b10      	ldr	r3, [pc, #64]	@ (8001550 <alarmHourInc+0x58>)
 800150e:	781b      	ldrb	r3, [r3, #0]
 8001510:	2b0b      	cmp	r3, #11
 8001512:	d10e      	bne.n	8001532 <alarmHourInc+0x3a>
		if(userAlarmTime.TimeFormat == RTC_HOURFORMAT12_AM) {
 8001514:	4b0e      	ldr	r3, [pc, #56]	@ (8001550 <alarmHourInc+0x58>)
 8001516:	78db      	ldrb	r3, [r3, #3]
 8001518:	2b00      	cmp	r3, #0
 800151a:	d103      	bne.n	8001524 <alarmHourInc+0x2c>
			userAlarmTime.TimeFormat = RTC_HOURFORMAT12_PM;
 800151c:	4b0c      	ldr	r3, [pc, #48]	@ (8001550 <alarmHourInc+0x58>)
 800151e:	2201      	movs	r2, #1
 8001520:	70da      	strb	r2, [r3, #3]
 8001522:	e002      	b.n	800152a <alarmHourInc+0x32>
			userAlarmTime.TimeFormat = RTC_HOURFORMAT12_AM;
 8001524:	4b0a      	ldr	r3, [pc, #40]	@ (8001550 <alarmHourInc+0x58>)
 8001526:	2200      	movs	r2, #0
 8001528:	70da      	strb	r2, [r3, #3]
		userAlarmTime.Hours = 12;
 800152a:	4b09      	ldr	r3, [pc, #36]	@ (8001550 <alarmHourInc+0x58>)
 800152c:	220c      	movs	r2, #12
 800152e:	701a      	strb	r2, [r3, #0]
}
 8001530:	e00b      	b.n	800154a <alarmHourInc+0x52>
	else if(userAlarmTime.Hours < 11) {
 8001532:	4b07      	ldr	r3, [pc, #28]	@ (8001550 <alarmHourInc+0x58>)
 8001534:	781b      	ldrb	r3, [r3, #0]
 8001536:	2b0a      	cmp	r3, #10
 8001538:	d806      	bhi.n	8001548 <alarmHourInc+0x50>
		userAlarmTime.Hours = userAlarmTime.Hours + 1;
 800153a:	4b05      	ldr	r3, [pc, #20]	@ (8001550 <alarmHourInc+0x58>)
 800153c:	781b      	ldrb	r3, [r3, #0]
 800153e:	3301      	adds	r3, #1
 8001540:	b2da      	uxtb	r2, r3
 8001542:	4b03      	ldr	r3, [pc, #12]	@ (8001550 <alarmHourInc+0x58>)
 8001544:	701a      	strb	r2, [r3, #0]
}
 8001546:	e000      	b.n	800154a <alarmHourInc+0x52>
		__NOP();
 8001548:	46c0      	nop			@ (mov r8, r8)
}
 800154a:	46c0      	nop			@ (mov r8, r8)
 800154c:	46bd      	mov	sp, r7
 800154e:	bd80      	pop	{r7, pc}
 8001550:	20000208 	.word	0x20000208

08001554 <currHourInc>:

void currHourInc(void) {
 8001554:	b580      	push	{r7, lr}
 8001556:	af00      	add	r7, sp, #0

	getRTCTime(&hrtc, &currTime, &currDate);
 8001558:	4a17      	ldr	r2, [pc, #92]	@ (80015b8 <currHourInc+0x64>)
 800155a:	4918      	ldr	r1, [pc, #96]	@ (80015bc <currHourInc+0x68>)
 800155c:	4b18      	ldr	r3, [pc, #96]	@ (80015c0 <currHourInc+0x6c>)
 800155e:	0018      	movs	r0, r3
 8001560:	f7ff f92a 	bl	80007b8 <getRTCTime>

	if(currTime.Hours >= 12) {
 8001564:	4b15      	ldr	r3, [pc, #84]	@ (80015bc <currHourInc+0x68>)
 8001566:	781b      	ldrb	r3, [r3, #0]
 8001568:	2b0b      	cmp	r3, #11
 800156a:	d903      	bls.n	8001574 <currHourInc+0x20>
		currTime.Hours = 1;
 800156c:	4b13      	ldr	r3, [pc, #76]	@ (80015bc <currHourInc+0x68>)
 800156e:	2201      	movs	r2, #1
 8001570:	701a      	strb	r2, [r3, #0]
	}
	else {
		__NOP();
	}

}
 8001572:	e01e      	b.n	80015b2 <currHourInc+0x5e>
	else if(currTime.Hours == 11) {
 8001574:	4b11      	ldr	r3, [pc, #68]	@ (80015bc <currHourInc+0x68>)
 8001576:	781b      	ldrb	r3, [r3, #0]
 8001578:	2b0b      	cmp	r3, #11
 800157a:	d10e      	bne.n	800159a <currHourInc+0x46>
		if(currTime.TimeFormat == RTC_HOURFORMAT12_AM) {
 800157c:	4b0f      	ldr	r3, [pc, #60]	@ (80015bc <currHourInc+0x68>)
 800157e:	78db      	ldrb	r3, [r3, #3]
 8001580:	2b00      	cmp	r3, #0
 8001582:	d103      	bne.n	800158c <currHourInc+0x38>
			currTime.TimeFormat = RTC_HOURFORMAT12_PM;
 8001584:	4b0d      	ldr	r3, [pc, #52]	@ (80015bc <currHourInc+0x68>)
 8001586:	2201      	movs	r2, #1
 8001588:	70da      	strb	r2, [r3, #3]
 800158a:	e002      	b.n	8001592 <currHourInc+0x3e>
			currTime.TimeFormat = RTC_HOURFORMAT12_AM;
 800158c:	4b0b      	ldr	r3, [pc, #44]	@ (80015bc <currHourInc+0x68>)
 800158e:	2200      	movs	r2, #0
 8001590:	70da      	strb	r2, [r3, #3]
		currTime.Hours = 12;
 8001592:	4b0a      	ldr	r3, [pc, #40]	@ (80015bc <currHourInc+0x68>)
 8001594:	220c      	movs	r2, #12
 8001596:	701a      	strb	r2, [r3, #0]
}
 8001598:	e00b      	b.n	80015b2 <currHourInc+0x5e>
	else if(userAlarmTime.Hours < 11) {
 800159a:	4b0a      	ldr	r3, [pc, #40]	@ (80015c4 <currHourInc+0x70>)
 800159c:	781b      	ldrb	r3, [r3, #0]
 800159e:	2b0a      	cmp	r3, #10
 80015a0:	d806      	bhi.n	80015b0 <currHourInc+0x5c>
		currTime.Hours = currTime.Hours + 1;
 80015a2:	4b06      	ldr	r3, [pc, #24]	@ (80015bc <currHourInc+0x68>)
 80015a4:	781b      	ldrb	r3, [r3, #0]
 80015a6:	3301      	adds	r3, #1
 80015a8:	b2da      	uxtb	r2, r3
 80015aa:	4b04      	ldr	r3, [pc, #16]	@ (80015bc <currHourInc+0x68>)
 80015ac:	701a      	strb	r2, [r3, #0]
}
 80015ae:	e000      	b.n	80015b2 <currHourInc+0x5e>
		__NOP();
 80015b0:	46c0      	nop			@ (mov r8, r8)
}
 80015b2:	46c0      	nop			@ (mov r8, r8)
 80015b4:	46bd      	mov	sp, r7
 80015b6:	bd80      	pop	{r7, pc}
 80015b8:	20000204 	.word	0x20000204
 80015bc:	200001f0 	.word	0x200001f0
 80015c0:	2000012c 	.word	0x2000012c
 80015c4:	20000208 	.word	0x20000208

080015c8 <alarmMinuteInc>:

void alarmMinuteInc(void) {
 80015c8:	b580      	push	{r7, lr}
 80015ca:	af00      	add	r7, sp, #0

	if(userAlarmTime.Minutes >= 59) {
 80015cc:	4b0c      	ldr	r3, [pc, #48]	@ (8001600 <alarmMinuteInc+0x38>)
 80015ce:	785b      	ldrb	r3, [r3, #1]
 80015d0:	2b3a      	cmp	r3, #58	@ 0x3a
 80015d2:	d905      	bls.n	80015e0 <alarmMinuteInc+0x18>
		alarmHourInc();
 80015d4:	f7ff ff90 	bl	80014f8 <alarmHourInc>
		userAlarmTime.Minutes = 0;
 80015d8:	4b09      	ldr	r3, [pc, #36]	@ (8001600 <alarmMinuteInc+0x38>)
 80015da:	2200      	movs	r2, #0
 80015dc:	705a      	strb	r2, [r3, #1]
	}
	else {
		__NOP();
	}

}
 80015de:	e00b      	b.n	80015f8 <alarmMinuteInc+0x30>
	else if(userAlarmTime.Minutes < 59) {
 80015e0:	4b07      	ldr	r3, [pc, #28]	@ (8001600 <alarmMinuteInc+0x38>)
 80015e2:	785b      	ldrb	r3, [r3, #1]
 80015e4:	2b3a      	cmp	r3, #58	@ 0x3a
 80015e6:	d806      	bhi.n	80015f6 <alarmMinuteInc+0x2e>
		userAlarmTime.Minutes = userAlarmTime.Minutes + 1;
 80015e8:	4b05      	ldr	r3, [pc, #20]	@ (8001600 <alarmMinuteInc+0x38>)
 80015ea:	785b      	ldrb	r3, [r3, #1]
 80015ec:	3301      	adds	r3, #1
 80015ee:	b2da      	uxtb	r2, r3
 80015f0:	4b03      	ldr	r3, [pc, #12]	@ (8001600 <alarmMinuteInc+0x38>)
 80015f2:	705a      	strb	r2, [r3, #1]
}
 80015f4:	e000      	b.n	80015f8 <alarmMinuteInc+0x30>
		__NOP();
 80015f6:	46c0      	nop			@ (mov r8, r8)
}
 80015f8:	46c0      	nop			@ (mov r8, r8)
 80015fa:	46bd      	mov	sp, r7
 80015fc:	bd80      	pop	{r7, pc}
 80015fe:	46c0      	nop			@ (mov r8, r8)
 8001600:	20000208 	.word	0x20000208

08001604 <currMinuteInc>:

void currMinuteInc(void) {
 8001604:	b580      	push	{r7, lr}
 8001606:	af00      	add	r7, sp, #0

	getRTCTime(&hrtc, &currTime, &currDate);
 8001608:	4a0f      	ldr	r2, [pc, #60]	@ (8001648 <currMinuteInc+0x44>)
 800160a:	4910      	ldr	r1, [pc, #64]	@ (800164c <currMinuteInc+0x48>)
 800160c:	4b10      	ldr	r3, [pc, #64]	@ (8001650 <currMinuteInc+0x4c>)
 800160e:	0018      	movs	r0, r3
 8001610:	f7ff f8d2 	bl	80007b8 <getRTCTime>

	if(currTime.Minutes >= 59) {
 8001614:	4b0d      	ldr	r3, [pc, #52]	@ (800164c <currMinuteInc+0x48>)
 8001616:	785b      	ldrb	r3, [r3, #1]
 8001618:	2b3a      	cmp	r3, #58	@ 0x3a
 800161a:	d905      	bls.n	8001628 <currMinuteInc+0x24>
		currHourInc();
 800161c:	f7ff ff9a 	bl	8001554 <currHourInc>
		currTime.Minutes = 0;
 8001620:	4b0a      	ldr	r3, [pc, #40]	@ (800164c <currMinuteInc+0x48>)
 8001622:	2200      	movs	r2, #0
 8001624:	705a      	strb	r2, [r3, #1]
	}
	else {
		__NOP();
	}

}
 8001626:	e00b      	b.n	8001640 <currMinuteInc+0x3c>
	else if(currTime.Minutes < 59) {
 8001628:	4b08      	ldr	r3, [pc, #32]	@ (800164c <currMinuteInc+0x48>)
 800162a:	785b      	ldrb	r3, [r3, #1]
 800162c:	2b3a      	cmp	r3, #58	@ 0x3a
 800162e:	d806      	bhi.n	800163e <currMinuteInc+0x3a>
		currTime.Minutes = currTime.Minutes + 1;
 8001630:	4b06      	ldr	r3, [pc, #24]	@ (800164c <currMinuteInc+0x48>)
 8001632:	785b      	ldrb	r3, [r3, #1]
 8001634:	3301      	adds	r3, #1
 8001636:	b2da      	uxtb	r2, r3
 8001638:	4b04      	ldr	r3, [pc, #16]	@ (800164c <currMinuteInc+0x48>)
 800163a:	705a      	strb	r2, [r3, #1]
}
 800163c:	e000      	b.n	8001640 <currMinuteInc+0x3c>
		__NOP();
 800163e:	46c0      	nop			@ (mov r8, r8)
}
 8001640:	46c0      	nop			@ (mov r8, r8)
 8001642:	46bd      	mov	sp, r7
 8001644:	bd80      	pop	{r7, pc}
 8001646:	46c0      	nop			@ (mov r8, r8)
 8001648:	20000204 	.word	0x20000204
 800164c:	200001f0 	.word	0x200001f0
 8001650:	2000012c 	.word	0x2000012c

08001654 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001658:	b672      	cpsid	i
}
 800165a:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800165c:	46c0      	nop			@ (mov r8, r8)
 800165e:	e7fd      	b.n	800165c <Error_Handler+0x8>

08001660 <sevSeg_Init>:


void sevSeg_Init(uint16_t shiftDataPin, uint16_t shiftDataClockPin, uint16_t shiftStoreClockPin,
					uint16_t shiftOutputEnablePin, uint16_t shiftMCLRPin,
					GPIO_TypeDef **GPIOPortArray, TIM_HandleTypeDef *htim, TIM_HandleTypeDef *htim_PWM,
					uint32_t tim_PWM_CHANNEL) {
 8001660:	b5b0      	push	{r4, r5, r7, lr}
 8001662:	b088      	sub	sp, #32
 8001664:	af00      	add	r7, sp, #0
 8001666:	0005      	movs	r5, r0
 8001668:	000c      	movs	r4, r1
 800166a:	0010      	movs	r0, r2
 800166c:	0019      	movs	r1, r3
 800166e:	1dbb      	adds	r3, r7, #6
 8001670:	1c2a      	adds	r2, r5, #0
 8001672:	801a      	strh	r2, [r3, #0]
 8001674:	1d3b      	adds	r3, r7, #4
 8001676:	1c22      	adds	r2, r4, #0
 8001678:	801a      	strh	r2, [r3, #0]
 800167a:	1cbb      	adds	r3, r7, #2
 800167c:	1c02      	adds	r2, r0, #0
 800167e:	801a      	strh	r2, [r3, #0]
 8001680:	003b      	movs	r3, r7
 8001682:	1c0a      	adds	r2, r1, #0
 8001684:	801a      	strh	r2, [r3, #0]

	shiftData = shiftDataPin;
 8001686:	4b78      	ldr	r3, [pc, #480]	@ (8001868 <sevSeg_Init+0x208>)
 8001688:	1dba      	adds	r2, r7, #6
 800168a:	8812      	ldrh	r2, [r2, #0]
 800168c:	801a      	strh	r2, [r3, #0]
	shiftDataClock = shiftDataClockPin;
 800168e:	4b77      	ldr	r3, [pc, #476]	@ (800186c <sevSeg_Init+0x20c>)
 8001690:	1d3a      	adds	r2, r7, #4
 8001692:	8812      	ldrh	r2, [r2, #0]
 8001694:	801a      	strh	r2, [r3, #0]
	shiftStoreClock = shiftStoreClockPin;
 8001696:	4b76      	ldr	r3, [pc, #472]	@ (8001870 <sevSeg_Init+0x210>)
 8001698:	1cba      	adds	r2, r7, #2
 800169a:	8812      	ldrh	r2, [r2, #0]
 800169c:	801a      	strh	r2, [r3, #0]
	shiftOutputEnable = shiftOutputEnablePin;
 800169e:	4b75      	ldr	r3, [pc, #468]	@ (8001874 <sevSeg_Init+0x214>)
 80016a0:	003a      	movs	r2, r7
 80016a2:	8812      	ldrh	r2, [r2, #0]
 80016a4:	801a      	strh	r2, [r3, #0]
	shiftMCLR = shiftMCLRPin;
 80016a6:	4a74      	ldr	r2, [pc, #464]	@ (8001878 <sevSeg_Init+0x218>)
 80016a8:	2330      	movs	r3, #48	@ 0x30
 80016aa:	18fb      	adds	r3, r7, r3
 80016ac:	881b      	ldrh	r3, [r3, #0]
 80016ae:	8013      	strh	r3, [r2, #0]

	for(int i = 0; i < 5; i++) {
 80016b0:	2300      	movs	r3, #0
 80016b2:	61fb      	str	r3, [r7, #28]
 80016b4:	e00b      	b.n	80016ce <sevSeg_Init+0x6e>
		portArray[i] = GPIOPortArray[i];
 80016b6:	69fb      	ldr	r3, [r7, #28]
 80016b8:	009b      	lsls	r3, r3, #2
 80016ba:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80016bc:	18d3      	adds	r3, r2, r3
 80016be:	6819      	ldr	r1, [r3, #0]
 80016c0:	4b6e      	ldr	r3, [pc, #440]	@ (800187c <sevSeg_Init+0x21c>)
 80016c2:	69fa      	ldr	r2, [r7, #28]
 80016c4:	0092      	lsls	r2, r2, #2
 80016c6:	50d1      	str	r1, [r2, r3]
	for(int i = 0; i < 5; i++) {
 80016c8:	69fb      	ldr	r3, [r7, #28]
 80016ca:	3301      	adds	r3, #1
 80016cc:	61fb      	str	r3, [r7, #28]
 80016ce:	69fb      	ldr	r3, [r7, #28]
 80016d0:	2b04      	cmp	r3, #4
 80016d2:	ddf0      	ble.n	80016b6 <sevSeg_Init+0x56>
	}

	// Clear any existing shift register data
	HAL_GPIO_WritePin(portArray[4], shiftMCLR, GPIOPinSet[0]);
 80016d4:	4b69      	ldr	r3, [pc, #420]	@ (800187c <sevSeg_Init+0x21c>)
 80016d6:	6918      	ldr	r0, [r3, #16]
 80016d8:	4b67      	ldr	r3, [pc, #412]	@ (8001878 <sevSeg_Init+0x218>)
 80016da:	8819      	ldrh	r1, [r3, #0]
 80016dc:	4b68      	ldr	r3, [pc, #416]	@ (8001880 <sevSeg_Init+0x220>)
 80016de:	781b      	ldrb	r3, [r3, #0]
 80016e0:	001a      	movs	r2, r3
 80016e2:	f001 fb28 	bl	8002d36 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(portArray[4], shiftMCLR, GPIOPinSet[1]);
 80016e6:	4b65      	ldr	r3, [pc, #404]	@ (800187c <sevSeg_Init+0x21c>)
 80016e8:	6918      	ldr	r0, [r3, #16]
 80016ea:	4b63      	ldr	r3, [pc, #396]	@ (8001878 <sevSeg_Init+0x218>)
 80016ec:	8819      	ldrh	r1, [r3, #0]
 80016ee:	4b64      	ldr	r3, [pc, #400]	@ (8001880 <sevSeg_Init+0x220>)
 80016f0:	785b      	ldrb	r3, [r3, #1]
 80016f2:	001a      	movs	r2, r3
 80016f4:	f001 fb1f 	bl	8002d36 <HAL_GPIO_WritePin>

	// Store cleared data and Enable output
	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[1]);
 80016f8:	4b60      	ldr	r3, [pc, #384]	@ (800187c <sevSeg_Init+0x21c>)
 80016fa:	6898      	ldr	r0, [r3, #8]
 80016fc:	4b5c      	ldr	r3, [pc, #368]	@ (8001870 <sevSeg_Init+0x210>)
 80016fe:	8819      	ldrh	r1, [r3, #0]
 8001700:	4b5f      	ldr	r3, [pc, #380]	@ (8001880 <sevSeg_Init+0x220>)
 8001702:	785b      	ldrb	r3, [r3, #1]
 8001704:	001a      	movs	r2, r3
 8001706:	f001 fb16 	bl	8002d36 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[0]);
 800170a:	4b5c      	ldr	r3, [pc, #368]	@ (800187c <sevSeg_Init+0x21c>)
 800170c:	6898      	ldr	r0, [r3, #8]
 800170e:	4b58      	ldr	r3, [pc, #352]	@ (8001870 <sevSeg_Init+0x210>)
 8001710:	8819      	ldrh	r1, [r3, #0]
 8001712:	4b5b      	ldr	r3, [pc, #364]	@ (8001880 <sevSeg_Init+0x220>)
 8001714:	781b      	ldrb	r3, [r3, #0]
 8001716:	001a      	movs	r2, r3
 8001718:	f001 fb0d 	bl	8002d36 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(portArray[3], shiftOutputEnable, GPIOPinSet[0]);
 800171c:	4b57      	ldr	r3, [pc, #348]	@ (800187c <sevSeg_Init+0x21c>)
 800171e:	68d8      	ldr	r0, [r3, #12]
 8001720:	4b54      	ldr	r3, [pc, #336]	@ (8001874 <sevSeg_Init+0x214>)
 8001722:	8819      	ldrh	r1, [r3, #0]
 8001724:	4b56      	ldr	r3, [pc, #344]	@ (8001880 <sevSeg_Init+0x220>)
 8001726:	781b      	ldrb	r3, [r3, #0]
 8001728:	001a      	movs	r2, r3
 800172a:	f001 fb04 	bl	8002d36 <HAL_GPIO_WritePin>

	// Set duty cycle to 50%

	sevSeg_setIntensity(htim_PWM, tim_PWM_CHANNEL, 50);
 800172e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8001730:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001732:	2232      	movs	r2, #50	@ 0x32
 8001734:	0018      	movs	r0, r3
 8001736:	f000 f959 	bl	80019ec <sevSeg_setIntensity>

	//Flash an initializing "Hof" symbol
	uint8_t hofSymb[4] = {0b00000000, 0b00110111, 0b00011101, 0b01000111};
 800173a:	2308      	movs	r3, #8
 800173c:	18fb      	adds	r3, r7, r3
 800173e:	4a51      	ldr	r2, [pc, #324]	@ (8001884 <sevSeg_Init+0x224>)
 8001740:	601a      	str	r2, [r3, #0]

	uint8_t sendByte;					// To be used to shift bits

	for(int i = 0; i <= 3; i++) {
 8001742:	2300      	movs	r3, #0
 8001744:	617b      	str	r3, [r7, #20]
 8001746:	e038      	b.n	80017ba <sevSeg_Init+0x15a>

		sendByte = hofSymb[i];
 8001748:	231b      	movs	r3, #27
 800174a:	18fb      	adds	r3, r7, r3
 800174c:	2208      	movs	r2, #8
 800174e:	18b9      	adds	r1, r7, r2
 8001750:	697a      	ldr	r2, [r7, #20]
 8001752:	188a      	adds	r2, r1, r2
 8001754:	7812      	ldrb	r2, [r2, #0]
 8001756:	701a      	strb	r2, [r3, #0]

		for(int j = 0; j < 8; j++) {
 8001758:	2300      	movs	r3, #0
 800175a:	613b      	str	r3, [r7, #16]
 800175c:	e027      	b.n	80017ae <sevSeg_Init+0x14e>

			// Write data pin with LSB of data
			HAL_GPIO_WritePin(portArray[0], shiftData, GPIOPinSet[sendByte & 1]);
 800175e:	4b47      	ldr	r3, [pc, #284]	@ (800187c <sevSeg_Init+0x21c>)
 8001760:	6818      	ldr	r0, [r3, #0]
 8001762:	4b41      	ldr	r3, [pc, #260]	@ (8001868 <sevSeg_Init+0x208>)
 8001764:	8819      	ldrh	r1, [r3, #0]
 8001766:	241b      	movs	r4, #27
 8001768:	193b      	adds	r3, r7, r4
 800176a:	781b      	ldrb	r3, [r3, #0]
 800176c:	2201      	movs	r2, #1
 800176e:	4013      	ands	r3, r2
 8001770:	4a43      	ldr	r2, [pc, #268]	@ (8001880 <sevSeg_Init+0x220>)
 8001772:	5cd3      	ldrb	r3, [r2, r3]
 8001774:	001a      	movs	r2, r3
 8001776:	f001 fade 	bl	8002d36 <HAL_GPIO_WritePin>

			// Toggle clock GPIO to shift bit into register
			HAL_GPIO_WritePin(portArray[1], shiftDataClock, GPIOPinSet[1]);
 800177a:	4b40      	ldr	r3, [pc, #256]	@ (800187c <sevSeg_Init+0x21c>)
 800177c:	6858      	ldr	r0, [r3, #4]
 800177e:	4b3b      	ldr	r3, [pc, #236]	@ (800186c <sevSeg_Init+0x20c>)
 8001780:	8819      	ldrh	r1, [r3, #0]
 8001782:	4b3f      	ldr	r3, [pc, #252]	@ (8001880 <sevSeg_Init+0x220>)
 8001784:	785b      	ldrb	r3, [r3, #1]
 8001786:	001a      	movs	r2, r3
 8001788:	f001 fad5 	bl	8002d36 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(portArray[1], shiftDataClock, GPIOPinSet[0]);
 800178c:	4b3b      	ldr	r3, [pc, #236]	@ (800187c <sevSeg_Init+0x21c>)
 800178e:	6858      	ldr	r0, [r3, #4]
 8001790:	4b36      	ldr	r3, [pc, #216]	@ (800186c <sevSeg_Init+0x20c>)
 8001792:	8819      	ldrh	r1, [r3, #0]
 8001794:	4b3a      	ldr	r3, [pc, #232]	@ (8001880 <sevSeg_Init+0x220>)
 8001796:	781b      	ldrb	r3, [r3, #0]
 8001798:	001a      	movs	r2, r3
 800179a:	f001 facc 	bl	8002d36 <HAL_GPIO_WritePin>

			// Once data pin has been written and shifted out, shift data right by one bit.
			sendByte >>= 1;
 800179e:	193b      	adds	r3, r7, r4
 80017a0:	193a      	adds	r2, r7, r4
 80017a2:	7812      	ldrb	r2, [r2, #0]
 80017a4:	0852      	lsrs	r2, r2, #1
 80017a6:	701a      	strb	r2, [r3, #0]
		for(int j = 0; j < 8; j++) {
 80017a8:	693b      	ldr	r3, [r7, #16]
 80017aa:	3301      	adds	r3, #1
 80017ac:	613b      	str	r3, [r7, #16]
 80017ae:	693b      	ldr	r3, [r7, #16]
 80017b0:	2b07      	cmp	r3, #7
 80017b2:	ddd4      	ble.n	800175e <sevSeg_Init+0xfe>
	for(int i = 0; i <= 3; i++) {
 80017b4:	697b      	ldr	r3, [r7, #20]
 80017b6:	3301      	adds	r3, #1
 80017b8:	617b      	str	r3, [r7, #20]
 80017ba:	697b      	ldr	r3, [r7, #20]
 80017bc:	2b03      	cmp	r3, #3
 80017be:	ddc3      	ble.n	8001748 <sevSeg_Init+0xe8>

		}
	}

	// Once all data has been shifted out, toggle store clock register to display data.
	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[1]);
 80017c0:	4b2e      	ldr	r3, [pc, #184]	@ (800187c <sevSeg_Init+0x21c>)
 80017c2:	6898      	ldr	r0, [r3, #8]
 80017c4:	4b2a      	ldr	r3, [pc, #168]	@ (8001870 <sevSeg_Init+0x210>)
 80017c6:	8819      	ldrh	r1, [r3, #0]
 80017c8:	4b2d      	ldr	r3, [pc, #180]	@ (8001880 <sevSeg_Init+0x220>)
 80017ca:	785b      	ldrb	r3, [r3, #1]
 80017cc:	001a      	movs	r2, r3
 80017ce:	f001 fab2 	bl	8002d36 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[0]);
 80017d2:	4b2a      	ldr	r3, [pc, #168]	@ (800187c <sevSeg_Init+0x21c>)
 80017d4:	6898      	ldr	r0, [r3, #8]
 80017d6:	4b26      	ldr	r3, [pc, #152]	@ (8001870 <sevSeg_Init+0x210>)
 80017d8:	8819      	ldrh	r1, [r3, #0]
 80017da:	4b29      	ldr	r3, [pc, #164]	@ (8001880 <sevSeg_Init+0x220>)
 80017dc:	781b      	ldrb	r3, [r3, #0]
 80017de:	001a      	movs	r2, r3
 80017e0:	f001 faa9 	bl	8002d36 <HAL_GPIO_WritePin>

	// Delay for 500 ms using hardware timer
	HAL_TIM_Base_Stop(htim);
 80017e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80017e6:	0018      	movs	r0, r3
 80017e8:	f003 fdac 	bl	8005344 <HAL_TIM_Base_Stop>
	HAL_TIM_Base_Start(htim);							// Begin timer counting
 80017ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80017ee:	0018      	movs	r0, r3
 80017f0:	f003 fd5c 	bl	80052ac <HAL_TIM_Base_Start>
	uint32_t timerVal = __HAL_TIM_GET_COUNTER(htim);	// Get initial timer value to compare to
 80017f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017fa:	60fb      	str	r3, [r7, #12]

	//Hang in dead loop until 500 ms
	while(__HAL_TIM_GET_COUNTER(htim) - timerVal <= (65535 / 4)){
 80017fc:	46c0      	nop			@ (mov r8, r8)
 80017fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001804:	68fb      	ldr	r3, [r7, #12]
 8001806:	1ad2      	subs	r2, r2, r3
 8001808:	2380      	movs	r3, #128	@ 0x80
 800180a:	01db      	lsls	r3, r3, #7
 800180c:	429a      	cmp	r2, r3
 800180e:	d3f6      	bcc.n	80017fe <sevSeg_Init+0x19e>
//		timerVal = __HAL_TIM_GET_COUNTER(htim);
	}

	HAL_TIM_Base_Stop(htim);
 8001810:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001812:	0018      	movs	r0, r3
 8001814:	f003 fd96 	bl	8005344 <HAL_TIM_Base_Stop>

	// Clear any existing shift register data
	HAL_GPIO_WritePin(portArray[4], shiftMCLR, GPIOPinSet[0]);
 8001818:	4b18      	ldr	r3, [pc, #96]	@ (800187c <sevSeg_Init+0x21c>)
 800181a:	6918      	ldr	r0, [r3, #16]
 800181c:	4b16      	ldr	r3, [pc, #88]	@ (8001878 <sevSeg_Init+0x218>)
 800181e:	8819      	ldrh	r1, [r3, #0]
 8001820:	4b17      	ldr	r3, [pc, #92]	@ (8001880 <sevSeg_Init+0x220>)
 8001822:	781b      	ldrb	r3, [r3, #0]
 8001824:	001a      	movs	r2, r3
 8001826:	f001 fa86 	bl	8002d36 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(portArray[4], shiftMCLR, GPIOPinSet[1]);
 800182a:	4b14      	ldr	r3, [pc, #80]	@ (800187c <sevSeg_Init+0x21c>)
 800182c:	6918      	ldr	r0, [r3, #16]
 800182e:	4b12      	ldr	r3, [pc, #72]	@ (8001878 <sevSeg_Init+0x218>)
 8001830:	8819      	ldrh	r1, [r3, #0]
 8001832:	4b13      	ldr	r3, [pc, #76]	@ (8001880 <sevSeg_Init+0x220>)
 8001834:	785b      	ldrb	r3, [r3, #1]
 8001836:	001a      	movs	r2, r3
 8001838:	f001 fa7d 	bl	8002d36 <HAL_GPIO_WritePin>

	// Store cleared data and Enable output
	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[1]);
 800183c:	4b0f      	ldr	r3, [pc, #60]	@ (800187c <sevSeg_Init+0x21c>)
 800183e:	6898      	ldr	r0, [r3, #8]
 8001840:	4b0b      	ldr	r3, [pc, #44]	@ (8001870 <sevSeg_Init+0x210>)
 8001842:	8819      	ldrh	r1, [r3, #0]
 8001844:	4b0e      	ldr	r3, [pc, #56]	@ (8001880 <sevSeg_Init+0x220>)
 8001846:	785b      	ldrb	r3, [r3, #1]
 8001848:	001a      	movs	r2, r3
 800184a:	f001 fa74 	bl	8002d36 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[0]);
 800184e:	4b0b      	ldr	r3, [pc, #44]	@ (800187c <sevSeg_Init+0x21c>)
 8001850:	6898      	ldr	r0, [r3, #8]
 8001852:	4b07      	ldr	r3, [pc, #28]	@ (8001870 <sevSeg_Init+0x210>)
 8001854:	8819      	ldrh	r1, [r3, #0]
 8001856:	4b0a      	ldr	r3, [pc, #40]	@ (8001880 <sevSeg_Init+0x220>)
 8001858:	781b      	ldrb	r3, [r3, #0]
 800185a:	001a      	movs	r2, r3
 800185c:	f001 fa6b 	bl	8002d36 <HAL_GPIO_WritePin>

}
 8001860:	46c0      	nop			@ (mov r8, r8)
 8001862:	46bd      	mov	sp, r7
 8001864:	b008      	add	sp, #32
 8001866:	bdb0      	pop	{r4, r5, r7, pc}
 8001868:	2000021e 	.word	0x2000021e
 800186c:	20000220 	.word	0x20000220
 8001870:	20000222 	.word	0x20000222
 8001874:	20000224 	.word	0x20000224
 8001878:	20000226 	.word	0x20000226
 800187c:	20000030 	.word	0x20000030
 8001880:	20000044 	.word	0x20000044
 8001884:	471d3700 	.word	0x471d3700

08001888 <sevSeg_updateDigits>:

void sevSeg_updateDigits(RTC_TimeTypeDef *updateTime) {
 8001888:	b590      	push	{r4, r7, lr}
 800188a:	b087      	sub	sp, #28
 800188c:	af00      	add	r7, sp, #0
 800188e:	6078      	str	r0, [r7, #4]
	/*
	 * Determine what time to send to shift registers
	 * digit 3 is a special case - the colons are always on, but the one can be on/off.
	 * Therefore, use array indexing to decide what to send.
	 */
	uint8_t sendTime[4] = {updateTime->Hours / 10, updateTime->Hours % 10,
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	781b      	ldrb	r3, [r3, #0]
 8001894:	210a      	movs	r1, #10
 8001896:	0018      	movs	r0, r3
 8001898:	f7fe fc34 	bl	8000104 <__udivsi3>
 800189c:	0003      	movs	r3, r0
 800189e:	b2da      	uxtb	r2, r3
 80018a0:	2408      	movs	r4, #8
 80018a2:	193b      	adds	r3, r7, r4
 80018a4:	701a      	strb	r2, [r3, #0]
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	781b      	ldrb	r3, [r3, #0]
 80018aa:	210a      	movs	r1, #10
 80018ac:	0018      	movs	r0, r3
 80018ae:	f7fe fcaf 	bl	8000210 <__aeabi_uidivmod>
 80018b2:	000b      	movs	r3, r1
 80018b4:	b2da      	uxtb	r2, r3
 80018b6:	193b      	adds	r3, r7, r4
 80018b8:	705a      	strb	r2, [r3, #1]
							updateTime->Minutes / 10, updateTime->Minutes % 10};
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	785b      	ldrb	r3, [r3, #1]
	uint8_t sendTime[4] = {updateTime->Hours / 10, updateTime->Hours % 10,
 80018be:	210a      	movs	r1, #10
 80018c0:	0018      	movs	r0, r3
 80018c2:	f7fe fc1f 	bl	8000104 <__udivsi3>
 80018c6:	0003      	movs	r3, r0
 80018c8:	b2da      	uxtb	r2, r3
 80018ca:	193b      	adds	r3, r7, r4
 80018cc:	709a      	strb	r2, [r3, #2]
							updateTime->Minutes / 10, updateTime->Minutes % 10};
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	785b      	ldrb	r3, [r3, #1]
	uint8_t sendTime[4] = {updateTime->Hours / 10, updateTime->Hours % 10,
 80018d2:	210a      	movs	r1, #10
 80018d4:	0018      	movs	r0, r3
 80018d6:	f7fe fc9b 	bl	8000210 <__aeabi_uidivmod>
 80018da:	000b      	movs	r3, r1
 80018dc:	b2da      	uxtb	r2, r3
 80018de:	193b      	adds	r3, r7, r4
 80018e0:	70da      	strb	r2, [r3, #3]

	/*
	 * If we are in PM, we should reflect this in the PM LED.
	 * This offset will update the digit 3 shift register value with the correct sequence.
	 */
	uint8_t dig3Offset = 0;
 80018e2:	2116      	movs	r1, #22
 80018e4:	187b      	adds	r3, r7, r1
 80018e6:	2200      	movs	r2, #0
 80018e8:	701a      	strb	r2, [r3, #0]

	if(updateTime->TimeFormat == RTC_HOURFORMAT12_PM) {
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	78db      	ldrb	r3, [r3, #3]
 80018ee:	2b01      	cmp	r3, #1
 80018f0:	d102      	bne.n	80018f8 <sevSeg_updateDigits+0x70>
		dig3Offset = 2;
 80018f2:	187b      	adds	r3, r7, r1
 80018f4:	2202      	movs	r2, #2
 80018f6:	701a      	strb	r2, [r3, #0]
	}

	for(int i = 0; i < 4; i++) {
 80018f8:	2300      	movs	r3, #0
 80018fa:	613b      	str	r3, [r7, #16]
 80018fc:	e04f      	b.n	800199e <sevSeg_updateDigits+0x116>

		sendByte = dispDigits[sendTime[i]];
 80018fe:	2308      	movs	r3, #8
 8001900:	18fa      	adds	r2, r7, r3
 8001902:	693b      	ldr	r3, [r7, #16]
 8001904:	18d3      	adds	r3, r2, r3
 8001906:	781b      	ldrb	r3, [r3, #0]
 8001908:	0019      	movs	r1, r3
 800190a:	2417      	movs	r4, #23
 800190c:	193b      	adds	r3, r7, r4
 800190e:	4a30      	ldr	r2, [pc, #192]	@ (80019d0 <sevSeg_updateDigits+0x148>)
 8001910:	5c52      	ldrb	r2, [r2, r1]
 8001912:	701a      	strb	r2, [r3, #0]

		if(i == 0) {		// If tenth's place of hour, use special values
 8001914:	693b      	ldr	r3, [r7, #16]
 8001916:	2b00      	cmp	r3, #0
 8001918:	d110      	bne.n	800193c <sevSeg_updateDigits+0xb4>
			sendByte = dig3Seg[(updateTime->Hours / 10) + dig3Offset];
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	781b      	ldrb	r3, [r3, #0]
 800191e:	210a      	movs	r1, #10
 8001920:	0018      	movs	r0, r3
 8001922:	f7fe fbef 	bl	8000104 <__udivsi3>
 8001926:	0003      	movs	r3, r0
 8001928:	b2db      	uxtb	r3, r3
 800192a:	001a      	movs	r2, r3
 800192c:	2316      	movs	r3, #22
 800192e:	18fb      	adds	r3, r7, r3
 8001930:	781b      	ldrb	r3, [r3, #0]
 8001932:	18d2      	adds	r2, r2, r3
 8001934:	193b      	adds	r3, r7, r4
 8001936:	4927      	ldr	r1, [pc, #156]	@ (80019d4 <sevSeg_updateDigits+0x14c>)
 8001938:	5c8a      	ldrb	r2, [r1, r2]
 800193a:	701a      	strb	r2, [r3, #0]
		}

		for(int j = 0; j < 8; j++) {
 800193c:	2300      	movs	r3, #0
 800193e:	60fb      	str	r3, [r7, #12]
 8001940:	e027      	b.n	8001992 <sevSeg_updateDigits+0x10a>

			// Write data pin with LSB of data
			HAL_GPIO_WritePin(portArray[0], shiftData, GPIOPinSet[sendByte & 1]);
 8001942:	4b25      	ldr	r3, [pc, #148]	@ (80019d8 <sevSeg_updateDigits+0x150>)
 8001944:	6818      	ldr	r0, [r3, #0]
 8001946:	4b25      	ldr	r3, [pc, #148]	@ (80019dc <sevSeg_updateDigits+0x154>)
 8001948:	8819      	ldrh	r1, [r3, #0]
 800194a:	2417      	movs	r4, #23
 800194c:	193b      	adds	r3, r7, r4
 800194e:	781b      	ldrb	r3, [r3, #0]
 8001950:	2201      	movs	r2, #1
 8001952:	4013      	ands	r3, r2
 8001954:	4a22      	ldr	r2, [pc, #136]	@ (80019e0 <sevSeg_updateDigits+0x158>)
 8001956:	5cd3      	ldrb	r3, [r2, r3]
 8001958:	001a      	movs	r2, r3
 800195a:	f001 f9ec 	bl	8002d36 <HAL_GPIO_WritePin>

			// Toggle clock GPIO to shift bit into register
			HAL_GPIO_WritePin(portArray[1], shiftDataClock, GPIOPinSet[1]);
 800195e:	4b1e      	ldr	r3, [pc, #120]	@ (80019d8 <sevSeg_updateDigits+0x150>)
 8001960:	6858      	ldr	r0, [r3, #4]
 8001962:	4b20      	ldr	r3, [pc, #128]	@ (80019e4 <sevSeg_updateDigits+0x15c>)
 8001964:	8819      	ldrh	r1, [r3, #0]
 8001966:	4b1e      	ldr	r3, [pc, #120]	@ (80019e0 <sevSeg_updateDigits+0x158>)
 8001968:	785b      	ldrb	r3, [r3, #1]
 800196a:	001a      	movs	r2, r3
 800196c:	f001 f9e3 	bl	8002d36 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(portArray[1], shiftDataClock, GPIOPinSet[0]);
 8001970:	4b19      	ldr	r3, [pc, #100]	@ (80019d8 <sevSeg_updateDigits+0x150>)
 8001972:	6858      	ldr	r0, [r3, #4]
 8001974:	4b1b      	ldr	r3, [pc, #108]	@ (80019e4 <sevSeg_updateDigits+0x15c>)
 8001976:	8819      	ldrh	r1, [r3, #0]
 8001978:	4b19      	ldr	r3, [pc, #100]	@ (80019e0 <sevSeg_updateDigits+0x158>)
 800197a:	781b      	ldrb	r3, [r3, #0]
 800197c:	001a      	movs	r2, r3
 800197e:	f001 f9da 	bl	8002d36 <HAL_GPIO_WritePin>

			// Once data pin has been written and shifted out, shift data right by one bit.
			sendByte >>= 1;
 8001982:	193b      	adds	r3, r7, r4
 8001984:	193a      	adds	r2, r7, r4
 8001986:	7812      	ldrb	r2, [r2, #0]
 8001988:	0852      	lsrs	r2, r2, #1
 800198a:	701a      	strb	r2, [r3, #0]
		for(int j = 0; j < 8; j++) {
 800198c:	68fb      	ldr	r3, [r7, #12]
 800198e:	3301      	adds	r3, #1
 8001990:	60fb      	str	r3, [r7, #12]
 8001992:	68fb      	ldr	r3, [r7, #12]
 8001994:	2b07      	cmp	r3, #7
 8001996:	ddd4      	ble.n	8001942 <sevSeg_updateDigits+0xba>
	for(int i = 0; i < 4; i++) {
 8001998:	693b      	ldr	r3, [r7, #16]
 800199a:	3301      	adds	r3, #1
 800199c:	613b      	str	r3, [r7, #16]
 800199e:	693b      	ldr	r3, [r7, #16]
 80019a0:	2b03      	cmp	r3, #3
 80019a2:	ddac      	ble.n	80018fe <sevSeg_updateDigits+0x76>
		}
	}

	// Once all data has been shifted out, toggle store clock register to display data.

	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[1]);
 80019a4:	4b0c      	ldr	r3, [pc, #48]	@ (80019d8 <sevSeg_updateDigits+0x150>)
 80019a6:	6898      	ldr	r0, [r3, #8]
 80019a8:	4b0f      	ldr	r3, [pc, #60]	@ (80019e8 <sevSeg_updateDigits+0x160>)
 80019aa:	8819      	ldrh	r1, [r3, #0]
 80019ac:	4b0c      	ldr	r3, [pc, #48]	@ (80019e0 <sevSeg_updateDigits+0x158>)
 80019ae:	785b      	ldrb	r3, [r3, #1]
 80019b0:	001a      	movs	r2, r3
 80019b2:	f001 f9c0 	bl	8002d36 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[0]);
 80019b6:	4b08      	ldr	r3, [pc, #32]	@ (80019d8 <sevSeg_updateDigits+0x150>)
 80019b8:	6898      	ldr	r0, [r3, #8]
 80019ba:	4b0b      	ldr	r3, [pc, #44]	@ (80019e8 <sevSeg_updateDigits+0x160>)
 80019bc:	8819      	ldrh	r1, [r3, #0]
 80019be:	4b08      	ldr	r3, [pc, #32]	@ (80019e0 <sevSeg_updateDigits+0x158>)
 80019c0:	781b      	ldrb	r3, [r3, #0]
 80019c2:	001a      	movs	r2, r3
 80019c4:	f001 f9b7 	bl	8002d36 <HAL_GPIO_WritePin>

	return;
 80019c8:	46c0      	nop			@ (mov r8, r8)

}
 80019ca:	46bd      	mov	sp, r7
 80019cc:	b007      	add	sp, #28
 80019ce:	bd90      	pop	{r4, r7, pc}
 80019d0:	08005ffc 	.word	0x08005ffc
 80019d4:	08006008 	.word	0x08006008
 80019d8:	20000030 	.word	0x20000030
 80019dc:	2000021e 	.word	0x2000021e
 80019e0:	20000044 	.word	0x20000044
 80019e4:	20000220 	.word	0x20000220
 80019e8:	20000222 	.word	0x20000222

080019ec <sevSeg_setIntensity>:

void sevSeg_setIntensity(TIM_HandleTypeDef *htim_PWM, uint32_t tim_PWM_CHANNEL, uint16_t dutyCycle) {
 80019ec:	b580      	push	{r7, lr}
 80019ee:	b084      	sub	sp, #16
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	60f8      	str	r0, [r7, #12]
 80019f4:	60b9      	str	r1, [r7, #8]
 80019f6:	1dbb      	adds	r3, r7, #6
 80019f8:	801a      	strh	r2, [r3, #0]

	__HAL_TIM_SET_COMPARE(htim_PWM, tim_PWM_CHANNEL, dutyCycle);
 80019fa:	68bb      	ldr	r3, [r7, #8]
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d105      	bne.n	8001a0c <sevSeg_setIntensity+0x20>
 8001a00:	68fb      	ldr	r3, [r7, #12]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	1dba      	adds	r2, r7, #6
 8001a06:	8812      	ldrh	r2, [r2, #0]
 8001a08:	635a      	str	r2, [r3, #52]	@ 0x34
 8001a0a:	e028      	b.n	8001a5e <sevSeg_setIntensity+0x72>
 8001a0c:	68bb      	ldr	r3, [r7, #8]
 8001a0e:	2b04      	cmp	r3, #4
 8001a10:	d105      	bne.n	8001a1e <sevSeg_setIntensity+0x32>
 8001a12:	68fb      	ldr	r3, [r7, #12]
 8001a14:	681a      	ldr	r2, [r3, #0]
 8001a16:	1dbb      	adds	r3, r7, #6
 8001a18:	881b      	ldrh	r3, [r3, #0]
 8001a1a:	6393      	str	r3, [r2, #56]	@ 0x38
 8001a1c:	e01f      	b.n	8001a5e <sevSeg_setIntensity+0x72>
 8001a1e:	68bb      	ldr	r3, [r7, #8]
 8001a20:	2b08      	cmp	r3, #8
 8001a22:	d105      	bne.n	8001a30 <sevSeg_setIntensity+0x44>
 8001a24:	68fb      	ldr	r3, [r7, #12]
 8001a26:	681a      	ldr	r2, [r3, #0]
 8001a28:	1dbb      	adds	r3, r7, #6
 8001a2a:	881b      	ldrh	r3, [r3, #0]
 8001a2c:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8001a2e:	e016      	b.n	8001a5e <sevSeg_setIntensity+0x72>
 8001a30:	68bb      	ldr	r3, [r7, #8]
 8001a32:	2b0c      	cmp	r3, #12
 8001a34:	d105      	bne.n	8001a42 <sevSeg_setIntensity+0x56>
 8001a36:	68fb      	ldr	r3, [r7, #12]
 8001a38:	681a      	ldr	r2, [r3, #0]
 8001a3a:	1dbb      	adds	r3, r7, #6
 8001a3c:	881b      	ldrh	r3, [r3, #0]
 8001a3e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a40:	e00d      	b.n	8001a5e <sevSeg_setIntensity+0x72>
 8001a42:	68bb      	ldr	r3, [r7, #8]
 8001a44:	2b10      	cmp	r3, #16
 8001a46:	d105      	bne.n	8001a54 <sevSeg_setIntensity+0x68>
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	681a      	ldr	r2, [r3, #0]
 8001a4c:	1dbb      	adds	r3, r7, #6
 8001a4e:	881b      	ldrh	r3, [r3, #0]
 8001a50:	6593      	str	r3, [r2, #88]	@ 0x58
 8001a52:	e004      	b.n	8001a5e <sevSeg_setIntensity+0x72>
 8001a54:	68fb      	ldr	r3, [r7, #12]
 8001a56:	681a      	ldr	r2, [r3, #0]
 8001a58:	1dbb      	adds	r3, r7, #6
 8001a5a:	881b      	ldrh	r3, [r3, #0]
 8001a5c:	65d3      	str	r3, [r2, #92]	@ 0x5c
	HAL_TIM_PWM_Start(htim_PWM, tim_PWM_CHANNEL);
 8001a5e:	68ba      	ldr	r2, [r7, #8]
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	0011      	movs	r1, r2
 8001a64:	0018      	movs	r0, r3
 8001a66:	f003 fceb 	bl	8005440 <HAL_TIM_PWM_Start>

}
 8001a6a:	46c0      	nop			@ (mov r8, r8)
 8001a6c:	46bd      	mov	sp, r7
 8001a6e:	b004      	add	sp, #16
 8001a70:	bd80      	pop	{r7, pc}
	...

08001a74 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a74:	b580      	push	{r7, lr}
 8001a76:	b082      	sub	sp, #8
 8001a78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a7a:	4b0f      	ldr	r3, [pc, #60]	@ (8001ab8 <HAL_MspInit+0x44>)
 8001a7c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001a7e:	4b0e      	ldr	r3, [pc, #56]	@ (8001ab8 <HAL_MspInit+0x44>)
 8001a80:	2101      	movs	r1, #1
 8001a82:	430a      	orrs	r2, r1
 8001a84:	641a      	str	r2, [r3, #64]	@ 0x40
 8001a86:	4b0c      	ldr	r3, [pc, #48]	@ (8001ab8 <HAL_MspInit+0x44>)
 8001a88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a8a:	2201      	movs	r2, #1
 8001a8c:	4013      	ands	r3, r2
 8001a8e:	607b      	str	r3, [r7, #4]
 8001a90:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a92:	4b09      	ldr	r3, [pc, #36]	@ (8001ab8 <HAL_MspInit+0x44>)
 8001a94:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001a96:	4b08      	ldr	r3, [pc, #32]	@ (8001ab8 <HAL_MspInit+0x44>)
 8001a98:	2180      	movs	r1, #128	@ 0x80
 8001a9a:	0549      	lsls	r1, r1, #21
 8001a9c:	430a      	orrs	r2, r1
 8001a9e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001aa0:	4b05      	ldr	r3, [pc, #20]	@ (8001ab8 <HAL_MspInit+0x44>)
 8001aa2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001aa4:	2380      	movs	r3, #128	@ 0x80
 8001aa6:	055b      	lsls	r3, r3, #21
 8001aa8:	4013      	ands	r3, r2
 8001aaa:	603b      	str	r3, [r7, #0]
 8001aac:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001aae:	46c0      	nop			@ (mov r8, r8)
 8001ab0:	46bd      	mov	sp, r7
 8001ab2:	b002      	add	sp, #8
 8001ab4:	bd80      	pop	{r7, pc}
 8001ab6:	46c0      	nop			@ (mov r8, r8)
 8001ab8:	40021000 	.word	0x40021000

08001abc <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001abc:	b590      	push	{r4, r7, lr}
 8001abe:	b08b      	sub	sp, #44	@ 0x2c
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ac4:	2414      	movs	r4, #20
 8001ac6:	193b      	adds	r3, r7, r4
 8001ac8:	0018      	movs	r0, r3
 8001aca:	2314      	movs	r3, #20
 8001acc:	001a      	movs	r2, r3
 8001ace:	2100      	movs	r1, #0
 8001ad0:	f004 fa40 	bl	8005f54 <memset>
  if(hadc->Instance==ADC1)
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	4a18      	ldr	r2, [pc, #96]	@ (8001b3c <HAL_ADC_MspInit+0x80>)
 8001ada:	4293      	cmp	r3, r2
 8001adc:	d129      	bne.n	8001b32 <HAL_ADC_MspInit+0x76>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8001ade:	4b18      	ldr	r3, [pc, #96]	@ (8001b40 <HAL_ADC_MspInit+0x84>)
 8001ae0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001ae2:	4b17      	ldr	r3, [pc, #92]	@ (8001b40 <HAL_ADC_MspInit+0x84>)
 8001ae4:	2180      	movs	r1, #128	@ 0x80
 8001ae6:	0349      	lsls	r1, r1, #13
 8001ae8:	430a      	orrs	r2, r1
 8001aea:	641a      	str	r2, [r3, #64]	@ 0x40
 8001aec:	4b14      	ldr	r3, [pc, #80]	@ (8001b40 <HAL_ADC_MspInit+0x84>)
 8001aee:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001af0:	2380      	movs	r3, #128	@ 0x80
 8001af2:	035b      	lsls	r3, r3, #13
 8001af4:	4013      	ands	r3, r2
 8001af6:	613b      	str	r3, [r7, #16]
 8001af8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001afa:	4b11      	ldr	r3, [pc, #68]	@ (8001b40 <HAL_ADC_MspInit+0x84>)
 8001afc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001afe:	4b10      	ldr	r3, [pc, #64]	@ (8001b40 <HAL_ADC_MspInit+0x84>)
 8001b00:	2101      	movs	r1, #1
 8001b02:	430a      	orrs	r2, r1
 8001b04:	635a      	str	r2, [r3, #52]	@ 0x34
 8001b06:	4b0e      	ldr	r3, [pc, #56]	@ (8001b40 <HAL_ADC_MspInit+0x84>)
 8001b08:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001b0a:	2201      	movs	r2, #1
 8001b0c:	4013      	ands	r3, r2
 8001b0e:	60fb      	str	r3, [r7, #12]
 8001b10:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA2     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001b12:	193b      	adds	r3, r7, r4
 8001b14:	2204      	movs	r2, #4
 8001b16:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001b18:	193b      	adds	r3, r7, r4
 8001b1a:	2203      	movs	r2, #3
 8001b1c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b1e:	193b      	adds	r3, r7, r4
 8001b20:	2200      	movs	r2, #0
 8001b22:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b24:	193a      	adds	r2, r7, r4
 8001b26:	23a0      	movs	r3, #160	@ 0xa0
 8001b28:	05db      	lsls	r3, r3, #23
 8001b2a:	0011      	movs	r1, r2
 8001b2c:	0018      	movs	r0, r3
 8001b2e:	f000 ff81 	bl	8002a34 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001b32:	46c0      	nop			@ (mov r8, r8)
 8001b34:	46bd      	mov	sp, r7
 8001b36:	b00b      	add	sp, #44	@ 0x2c
 8001b38:	bd90      	pop	{r4, r7, pc}
 8001b3a:	46c0      	nop			@ (mov r8, r8)
 8001b3c:	40012400 	.word	0x40012400
 8001b40:	40021000 	.word	0x40021000

08001b44 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001b44:	b590      	push	{r4, r7, lr}
 8001b46:	b095      	sub	sp, #84	@ 0x54
 8001b48:	af00      	add	r7, sp, #0
 8001b4a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b4c:	233c      	movs	r3, #60	@ 0x3c
 8001b4e:	18fb      	adds	r3, r7, r3
 8001b50:	0018      	movs	r0, r3
 8001b52:	2314      	movs	r3, #20
 8001b54:	001a      	movs	r2, r3
 8001b56:	2100      	movs	r1, #0
 8001b58:	f004 f9fc 	bl	8005f54 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001b5c:	2414      	movs	r4, #20
 8001b5e:	193b      	adds	r3, r7, r4
 8001b60:	0018      	movs	r0, r3
 8001b62:	2328      	movs	r3, #40	@ 0x28
 8001b64:	001a      	movs	r2, r3
 8001b66:	2100      	movs	r1, #0
 8001b68:	f004 f9f4 	bl	8005f54 <memset>
  if(hi2c->Instance==I2C1)
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	4a22      	ldr	r2, [pc, #136]	@ (8001bfc <HAL_I2C_MspInit+0xb8>)
 8001b72:	4293      	cmp	r3, r2
 8001b74:	d13d      	bne.n	8001bf2 <HAL_I2C_MspInit+0xae>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001b76:	193b      	adds	r3, r7, r4
 8001b78:	2220      	movs	r2, #32
 8001b7a:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001b7c:	193b      	adds	r3, r7, r4
 8001b7e:	2200      	movs	r2, #0
 8001b80:	60da      	str	r2, [r3, #12]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001b82:	193b      	adds	r3, r7, r4
 8001b84:	0018      	movs	r0, r3
 8001b86:	f002 fc79 	bl	800447c <HAL_RCCEx_PeriphCLKConfig>
 8001b8a:	1e03      	subs	r3, r0, #0
 8001b8c:	d001      	beq.n	8001b92 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8001b8e:	f7ff fd61 	bl	8001654 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b92:	4b1b      	ldr	r3, [pc, #108]	@ (8001c00 <HAL_I2C_MspInit+0xbc>)
 8001b94:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001b96:	4b1a      	ldr	r3, [pc, #104]	@ (8001c00 <HAL_I2C_MspInit+0xbc>)
 8001b98:	2102      	movs	r1, #2
 8001b9a:	430a      	orrs	r2, r1
 8001b9c:	635a      	str	r2, [r3, #52]	@ 0x34
 8001b9e:	4b18      	ldr	r3, [pc, #96]	@ (8001c00 <HAL_I2C_MspInit+0xbc>)
 8001ba0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001ba2:	2202      	movs	r2, #2
 8001ba4:	4013      	ands	r3, r2
 8001ba6:	613b      	str	r3, [r7, #16]
 8001ba8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001baa:	213c      	movs	r1, #60	@ 0x3c
 8001bac:	187b      	adds	r3, r7, r1
 8001bae:	22c0      	movs	r2, #192	@ 0xc0
 8001bb0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001bb2:	187b      	adds	r3, r7, r1
 8001bb4:	2212      	movs	r2, #18
 8001bb6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bb8:	187b      	adds	r3, r7, r1
 8001bba:	2200      	movs	r2, #0
 8001bbc:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bbe:	187b      	adds	r3, r7, r1
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 8001bc4:	187b      	adds	r3, r7, r1
 8001bc6:	2206      	movs	r2, #6
 8001bc8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bca:	187b      	adds	r3, r7, r1
 8001bcc:	4a0d      	ldr	r2, [pc, #52]	@ (8001c04 <HAL_I2C_MspInit+0xc0>)
 8001bce:	0019      	movs	r1, r3
 8001bd0:	0010      	movs	r0, r2
 8001bd2:	f000 ff2f 	bl	8002a34 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001bd6:	4b0a      	ldr	r3, [pc, #40]	@ (8001c00 <HAL_I2C_MspInit+0xbc>)
 8001bd8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001bda:	4b09      	ldr	r3, [pc, #36]	@ (8001c00 <HAL_I2C_MspInit+0xbc>)
 8001bdc:	2180      	movs	r1, #128	@ 0x80
 8001bde:	0389      	lsls	r1, r1, #14
 8001be0:	430a      	orrs	r2, r1
 8001be2:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001be4:	4b06      	ldr	r3, [pc, #24]	@ (8001c00 <HAL_I2C_MspInit+0xbc>)
 8001be6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001be8:	2380      	movs	r3, #128	@ 0x80
 8001bea:	039b      	lsls	r3, r3, #14
 8001bec:	4013      	ands	r3, r2
 8001bee:	60fb      	str	r3, [r7, #12]
 8001bf0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001bf2:	46c0      	nop			@ (mov r8, r8)
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	b015      	add	sp, #84	@ 0x54
 8001bf8:	bd90      	pop	{r4, r7, pc}
 8001bfa:	46c0      	nop			@ (mov r8, r8)
 8001bfc:	40005400 	.word	0x40005400
 8001c00:	40021000 	.word	0x40021000
 8001c04:	50000400 	.word	0x50000400

08001c08 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8001c08:	b590      	push	{r4, r7, lr}
 8001c0a:	b08f      	sub	sp, #60	@ 0x3c
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001c10:	2410      	movs	r4, #16
 8001c12:	193b      	adds	r3, r7, r4
 8001c14:	0018      	movs	r0, r3
 8001c16:	2328      	movs	r3, #40	@ 0x28
 8001c18:	001a      	movs	r2, r3
 8001c1a:	2100      	movs	r1, #0
 8001c1c:	f004 f99a 	bl	8005f54 <memset>
  if(hrtc->Instance==RTC)
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	4a19      	ldr	r2, [pc, #100]	@ (8001c8c <HAL_RTC_MspInit+0x84>)
 8001c26:	4293      	cmp	r3, r2
 8001c28:	d12c      	bne.n	8001c84 <HAL_RTC_MspInit+0x7c>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001c2a:	193b      	adds	r3, r7, r4
 8001c2c:	2280      	movs	r2, #128	@ 0x80
 8001c2e:	0292      	lsls	r2, r2, #10
 8001c30:	601a      	str	r2, [r3, #0]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8001c32:	193b      	adds	r3, r7, r4
 8001c34:	2280      	movs	r2, #128	@ 0x80
 8001c36:	0052      	lsls	r2, r2, #1
 8001c38:	625a      	str	r2, [r3, #36]	@ 0x24

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001c3a:	193b      	adds	r3, r7, r4
 8001c3c:	0018      	movs	r0, r3
 8001c3e:	f002 fc1d 	bl	800447c <HAL_RCCEx_PeriphCLKConfig>
 8001c42:	1e03      	subs	r3, r0, #0
 8001c44:	d001      	beq.n	8001c4a <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8001c46:	f7ff fd05 	bl	8001654 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001c4a:	4b11      	ldr	r3, [pc, #68]	@ (8001c90 <HAL_RTC_MspInit+0x88>)
 8001c4c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001c4e:	4b10      	ldr	r3, [pc, #64]	@ (8001c90 <HAL_RTC_MspInit+0x88>)
 8001c50:	2180      	movs	r1, #128	@ 0x80
 8001c52:	0209      	lsls	r1, r1, #8
 8001c54:	430a      	orrs	r2, r1
 8001c56:	65da      	str	r2, [r3, #92]	@ 0x5c
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8001c58:	4b0d      	ldr	r3, [pc, #52]	@ (8001c90 <HAL_RTC_MspInit+0x88>)
 8001c5a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001c5c:	4b0c      	ldr	r3, [pc, #48]	@ (8001c90 <HAL_RTC_MspInit+0x88>)
 8001c5e:	2180      	movs	r1, #128	@ 0x80
 8001c60:	00c9      	lsls	r1, r1, #3
 8001c62:	430a      	orrs	r2, r1
 8001c64:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001c66:	4b0a      	ldr	r3, [pc, #40]	@ (8001c90 <HAL_RTC_MspInit+0x88>)
 8001c68:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001c6a:	2380      	movs	r3, #128	@ 0x80
 8001c6c:	00db      	lsls	r3, r3, #3
 8001c6e:	4013      	ands	r3, r2
 8001c70:	60fb      	str	r3, [r7, #12]
 8001c72:	68fb      	ldr	r3, [r7, #12]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_TAMP_IRQn, 0, 0);
 8001c74:	2200      	movs	r2, #0
 8001c76:	2100      	movs	r1, #0
 8001c78:	2002      	movs	r0, #2
 8001c7a:	f000 fea9 	bl	80029d0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_TAMP_IRQn);
 8001c7e:	2002      	movs	r0, #2
 8001c80:	f000 febb 	bl	80029fa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8001c84:	46c0      	nop			@ (mov r8, r8)
 8001c86:	46bd      	mov	sp, r7
 8001c88:	b00f      	add	sp, #60	@ 0x3c
 8001c8a:	bd90      	pop	{r4, r7, pc}
 8001c8c:	40002800 	.word	0x40002800
 8001c90:	40021000 	.word	0x40021000

08001c94 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001c94:	b580      	push	{r7, lr}
 8001c96:	b084      	sub	sp, #16
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	681a      	ldr	r2, [r3, #0]
 8001ca0:	2380      	movs	r3, #128	@ 0x80
 8001ca2:	05db      	lsls	r3, r3, #23
 8001ca4:	429a      	cmp	r2, r3
 8001ca6:	d10b      	bne.n	8001cc0 <HAL_TIM_PWM_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001ca8:	4b07      	ldr	r3, [pc, #28]	@ (8001cc8 <HAL_TIM_PWM_MspInit+0x34>)
 8001caa:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001cac:	4b06      	ldr	r3, [pc, #24]	@ (8001cc8 <HAL_TIM_PWM_MspInit+0x34>)
 8001cae:	2101      	movs	r1, #1
 8001cb0:	430a      	orrs	r2, r1
 8001cb2:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001cb4:	4b04      	ldr	r3, [pc, #16]	@ (8001cc8 <HAL_TIM_PWM_MspInit+0x34>)
 8001cb6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001cb8:	2201      	movs	r2, #1
 8001cba:	4013      	ands	r3, r2
 8001cbc:	60fb      	str	r3, [r7, #12]
 8001cbe:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001cc0:	46c0      	nop			@ (mov r8, r8)
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	b004      	add	sp, #16
 8001cc6:	bd80      	pop	{r7, pc}
 8001cc8:	40021000 	.word	0x40021000

08001ccc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001ccc:	b580      	push	{r7, lr}
 8001cce:	b084      	sub	sp, #16
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM14)
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	4a0a      	ldr	r2, [pc, #40]	@ (8001d04 <HAL_TIM_Base_MspInit+0x38>)
 8001cda:	4293      	cmp	r3, r2
 8001cdc:	d10d      	bne.n	8001cfa <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM14_MspInit 0 */

  /* USER CODE END TIM14_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM14_CLK_ENABLE();
 8001cde:	4b0a      	ldr	r3, [pc, #40]	@ (8001d08 <HAL_TIM_Base_MspInit+0x3c>)
 8001ce0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001ce2:	4b09      	ldr	r3, [pc, #36]	@ (8001d08 <HAL_TIM_Base_MspInit+0x3c>)
 8001ce4:	2180      	movs	r1, #128	@ 0x80
 8001ce6:	0209      	lsls	r1, r1, #8
 8001ce8:	430a      	orrs	r2, r1
 8001cea:	641a      	str	r2, [r3, #64]	@ 0x40
 8001cec:	4b06      	ldr	r3, [pc, #24]	@ (8001d08 <HAL_TIM_Base_MspInit+0x3c>)
 8001cee:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001cf0:	2380      	movs	r3, #128	@ 0x80
 8001cf2:	021b      	lsls	r3, r3, #8
 8001cf4:	4013      	ands	r3, r2
 8001cf6:	60fb      	str	r3, [r7, #12]
 8001cf8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }

}
 8001cfa:	46c0      	nop			@ (mov r8, r8)
 8001cfc:	46bd      	mov	sp, r7
 8001cfe:	b004      	add	sp, #16
 8001d00:	bd80      	pop	{r7, pc}
 8001d02:	46c0      	nop			@ (mov r8, r8)
 8001d04:	40002000 	.word	0x40002000
 8001d08:	40021000 	.word	0x40021000

08001d0c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001d0c:	b590      	push	{r4, r7, lr}
 8001d0e:	b089      	sub	sp, #36	@ 0x24
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d14:	240c      	movs	r4, #12
 8001d16:	193b      	adds	r3, r7, r4
 8001d18:	0018      	movs	r0, r3
 8001d1a:	2314      	movs	r3, #20
 8001d1c:	001a      	movs	r2, r3
 8001d1e:	2100      	movs	r1, #0
 8001d20:	f004 f918 	bl	8005f54 <memset>
  if(htim->Instance==TIM2)
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681a      	ldr	r2, [r3, #0]
 8001d28:	2380      	movs	r3, #128	@ 0x80
 8001d2a:	05db      	lsls	r3, r3, #23
 8001d2c:	429a      	cmp	r2, r3
 8001d2e:	d121      	bne.n	8001d74 <HAL_TIM_MspPostInit+0x68>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d30:	4b12      	ldr	r3, [pc, #72]	@ (8001d7c <HAL_TIM_MspPostInit+0x70>)
 8001d32:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001d34:	4b11      	ldr	r3, [pc, #68]	@ (8001d7c <HAL_TIM_MspPostInit+0x70>)
 8001d36:	2104      	movs	r1, #4
 8001d38:	430a      	orrs	r2, r1
 8001d3a:	635a      	str	r2, [r3, #52]	@ 0x34
 8001d3c:	4b0f      	ldr	r3, [pc, #60]	@ (8001d7c <HAL_TIM_MspPostInit+0x70>)
 8001d3e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001d40:	2204      	movs	r2, #4
 8001d42:	4013      	ands	r3, r2
 8001d44:	60bb      	str	r3, [r7, #8]
 8001d46:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PC6     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = SHIFT_OUTPUT_EN_PWM_Pin;
 8001d48:	0021      	movs	r1, r4
 8001d4a:	187b      	adds	r3, r7, r1
 8001d4c:	2240      	movs	r2, #64	@ 0x40
 8001d4e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d50:	187b      	adds	r3, r7, r1
 8001d52:	2202      	movs	r2, #2
 8001d54:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d56:	187b      	adds	r3, r7, r1
 8001d58:	2200      	movs	r2, #0
 8001d5a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d5c:	187b      	adds	r3, r7, r1
 8001d5e:	2200      	movs	r2, #0
 8001d60:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 8001d62:	187b      	adds	r3, r7, r1
 8001d64:	2202      	movs	r2, #2
 8001d66:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(SHIFT_OUTPUT_EN_PWM_GPIO_Port, &GPIO_InitStruct);
 8001d68:	187b      	adds	r3, r7, r1
 8001d6a:	4a05      	ldr	r2, [pc, #20]	@ (8001d80 <HAL_TIM_MspPostInit+0x74>)
 8001d6c:	0019      	movs	r1, r3
 8001d6e:	0010      	movs	r0, r2
 8001d70:	f000 fe60 	bl	8002a34 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001d74:	46c0      	nop			@ (mov r8, r8)
 8001d76:	46bd      	mov	sp, r7
 8001d78:	b009      	add	sp, #36	@ 0x24
 8001d7a:	bd90      	pop	{r4, r7, pc}
 8001d7c:	40021000 	.word	0x40021000
 8001d80:	50000800 	.word	0x50000800

08001d84 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d84:	b580      	push	{r7, lr}
 8001d86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001d88:	46c0      	nop			@ (mov r8, r8)
 8001d8a:	e7fd      	b.n	8001d88 <NMI_Handler+0x4>

08001d8c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d90:	46c0      	nop			@ (mov r8, r8)
 8001d92:	e7fd      	b.n	8001d90 <HardFault_Handler+0x4>

08001d94 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001d98:	46c0      	nop			@ (mov r8, r8)
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	bd80      	pop	{r7, pc}

08001d9e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001d9e:	b580      	push	{r7, lr}
 8001da0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001da2:	46c0      	nop			@ (mov r8, r8)
 8001da4:	46bd      	mov	sp, r7
 8001da6:	bd80      	pop	{r7, pc}

08001da8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001dac:	f000 f8ca 	bl	8001f44 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001db0:	46c0      	nop			@ (mov r8, r8)
 8001db2:	46bd      	mov	sp, r7
 8001db4:	bd80      	pop	{r7, pc}
	...

08001db8 <RTC_TAMP_IRQHandler>:

/**
  * @brief This function handles RTC and TAMP interrupts through EXTI lines 19 and 21.
  */
void RTC_TAMP_IRQHandler(void)
{
 8001db8:	b580      	push	{r7, lr}
 8001dba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_TAMP_IRQn 0 */

  /* USER CODE END RTC_TAMP_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8001dbc:	4b03      	ldr	r3, [pc, #12]	@ (8001dcc <RTC_TAMP_IRQHandler+0x14>)
 8001dbe:	0018      	movs	r0, r3
 8001dc0:	f003 f89c 	bl	8004efc <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_TAMP_IRQn 1 */

  /* USER CODE END RTC_TAMP_IRQn 1 */
}
 8001dc4:	46c0      	nop			@ (mov r8, r8)
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	bd80      	pop	{r7, pc}
 8001dca:	46c0      	nop			@ (mov r8, r8)
 8001dcc:	2000012c 	.word	0x2000012c

08001dd0 <EXTI0_1_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 and line 1 interrupts.
  */
void EXTI0_1_IRQHandler(void)
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_1_IRQn 0 */

  /* USER CODE END EXTI0_1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(HOUR_SET_BUTTON_Pin);
 8001dd4:	2001      	movs	r0, #1
 8001dd6:	f000 ffe7 	bl	8002da8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ALARM_SET_BUTTON_Pin);
 8001dda:	2002      	movs	r0, #2
 8001ddc:	f000 ffe4 	bl	8002da8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_1_IRQn 1 */

  /* USER CODE END EXTI0_1_IRQn 1 */
}
 8001de0:	46c0      	nop			@ (mov r8, r8)
 8001de2:	46bd      	mov	sp, r7
 8001de4:	bd80      	pop	{r7, pc}

08001de6 <EXTI2_3_IRQHandler>:

/**
  * @brief This function handles EXTI line 2 and line 3 interrupts.
  */
void EXTI2_3_IRQHandler(void)
{
 8001de6:	b580      	push	{r7, lr}
 8001de8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_3_IRQn 0 */

  /* USER CODE END EXTI2_3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ALARM_EN_BUTTON_Pin);
 8001dea:	2004      	movs	r0, #4
 8001dec:	f000 ffdc 	bl	8002da8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(DISPLAY_BUTTON_Pin);
 8001df0:	2008      	movs	r0, #8
 8001df2:	f000 ffd9 	bl	8002da8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_3_IRQn 1 */

  /* USER CODE END EXTI2_3_IRQn 1 */
}
 8001df6:	46c0      	nop			@ (mov r8, r8)
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	bd80      	pop	{r7, pc}

08001dfc <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(MINUTE_SET_BUTTON_Pin);
 8001e00:	2380      	movs	r3, #128	@ 0x80
 8001e02:	021b      	lsls	r3, r3, #8
 8001e04:	0018      	movs	r0, r3
 8001e06:	f000 ffcf 	bl	8002da8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8001e0a:	46c0      	nop			@ (mov r8, r8)
 8001e0c:	46bd      	mov	sp, r7
 8001e0e:	bd80      	pop	{r7, pc}

08001e10 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001e10:	b580      	push	{r7, lr}
 8001e12:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001e14:	46c0      	nop			@ (mov r8, r8)
 8001e16:	46bd      	mov	sp, r7
 8001e18:	bd80      	pop	{r7, pc}
	...

08001e1c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001e1c:	480d      	ldr	r0, [pc, #52]	@ (8001e54 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001e1e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001e20:	f7ff fff6 	bl	8001e10 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001e24:	480c      	ldr	r0, [pc, #48]	@ (8001e58 <LoopForever+0x6>)
  ldr r1, =_edata
 8001e26:	490d      	ldr	r1, [pc, #52]	@ (8001e5c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001e28:	4a0d      	ldr	r2, [pc, #52]	@ (8001e60 <LoopForever+0xe>)
  movs r3, #0
 8001e2a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001e2c:	e002      	b.n	8001e34 <LoopCopyDataInit>

08001e2e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001e2e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001e30:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001e32:	3304      	adds	r3, #4

08001e34 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001e34:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001e36:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001e38:	d3f9      	bcc.n	8001e2e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001e3a:	4a0a      	ldr	r2, [pc, #40]	@ (8001e64 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001e3c:	4c0a      	ldr	r4, [pc, #40]	@ (8001e68 <LoopForever+0x16>)
  movs r3, #0
 8001e3e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001e40:	e001      	b.n	8001e46 <LoopFillZerobss>

08001e42 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001e42:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001e44:	3204      	adds	r2, #4

08001e46 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001e46:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001e48:	d3fb      	bcc.n	8001e42 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001e4a:	f004 f88b 	bl	8005f64 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8001e4e:	f7fe fcc9 	bl	80007e4 <main>

08001e52 <LoopForever>:

LoopForever:
  b LoopForever
 8001e52:	e7fe      	b.n	8001e52 <LoopForever>
  ldr   r0, =_estack
 8001e54:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8001e58:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001e5c:	20000054 	.word	0x20000054
  ldr r2, =_sidata
 8001e60:	080060a8 	.word	0x080060a8
  ldr r2, =_sbss
 8001e64:	20000054 	.word	0x20000054
  ldr r4, =_ebss
 8001e68:	2000022c 	.word	0x2000022c

08001e6c <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001e6c:	e7fe      	b.n	8001e6c <ADC1_IRQHandler>
	...

08001e70 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001e70:	b580      	push	{r7, lr}
 8001e72:	b082      	sub	sp, #8
 8001e74:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001e76:	1dfb      	adds	r3, r7, #7
 8001e78:	2200      	movs	r2, #0
 8001e7a:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001e7c:	4b0b      	ldr	r3, [pc, #44]	@ (8001eac <HAL_Init+0x3c>)
 8001e7e:	681a      	ldr	r2, [r3, #0]
 8001e80:	4b0a      	ldr	r3, [pc, #40]	@ (8001eac <HAL_Init+0x3c>)
 8001e82:	2180      	movs	r1, #128	@ 0x80
 8001e84:	0049      	lsls	r1, r1, #1
 8001e86:	430a      	orrs	r2, r1
 8001e88:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001e8a:	2003      	movs	r0, #3
 8001e8c:	f000 f810 	bl	8001eb0 <HAL_InitTick>
 8001e90:	1e03      	subs	r3, r0, #0
 8001e92:	d003      	beq.n	8001e9c <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8001e94:	1dfb      	adds	r3, r7, #7
 8001e96:	2201      	movs	r2, #1
 8001e98:	701a      	strb	r2, [r3, #0]
 8001e9a:	e001      	b.n	8001ea0 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8001e9c:	f7ff fdea 	bl	8001a74 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001ea0:	1dfb      	adds	r3, r7, #7
 8001ea2:	781b      	ldrb	r3, [r3, #0]
}
 8001ea4:	0018      	movs	r0, r3
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	b002      	add	sp, #8
 8001eaa:	bd80      	pop	{r7, pc}
 8001eac:	40022000 	.word	0x40022000

08001eb0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001eb0:	b590      	push	{r4, r7, lr}
 8001eb2:	b085      	sub	sp, #20
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001eb8:	230f      	movs	r3, #15
 8001eba:	18fb      	adds	r3, r7, r3
 8001ebc:	2200      	movs	r2, #0
 8001ebe:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8001ec0:	4b1d      	ldr	r3, [pc, #116]	@ (8001f38 <HAL_InitTick+0x88>)
 8001ec2:	781b      	ldrb	r3, [r3, #0]
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d02b      	beq.n	8001f20 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8001ec8:	4b1c      	ldr	r3, [pc, #112]	@ (8001f3c <HAL_InitTick+0x8c>)
 8001eca:	681c      	ldr	r4, [r3, #0]
 8001ecc:	4b1a      	ldr	r3, [pc, #104]	@ (8001f38 <HAL_InitTick+0x88>)
 8001ece:	781b      	ldrb	r3, [r3, #0]
 8001ed0:	0019      	movs	r1, r3
 8001ed2:	23fa      	movs	r3, #250	@ 0xfa
 8001ed4:	0098      	lsls	r0, r3, #2
 8001ed6:	f7fe f915 	bl	8000104 <__udivsi3>
 8001eda:	0003      	movs	r3, r0
 8001edc:	0019      	movs	r1, r3
 8001ede:	0020      	movs	r0, r4
 8001ee0:	f7fe f910 	bl	8000104 <__udivsi3>
 8001ee4:	0003      	movs	r3, r0
 8001ee6:	0018      	movs	r0, r3
 8001ee8:	f000 fd97 	bl	8002a1a <HAL_SYSTICK_Config>
 8001eec:	1e03      	subs	r3, r0, #0
 8001eee:	d112      	bne.n	8001f16 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	2b03      	cmp	r3, #3
 8001ef4:	d80a      	bhi.n	8001f0c <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001ef6:	6879      	ldr	r1, [r7, #4]
 8001ef8:	2301      	movs	r3, #1
 8001efa:	425b      	negs	r3, r3
 8001efc:	2200      	movs	r2, #0
 8001efe:	0018      	movs	r0, r3
 8001f00:	f000 fd66 	bl	80029d0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001f04:	4b0e      	ldr	r3, [pc, #56]	@ (8001f40 <HAL_InitTick+0x90>)
 8001f06:	687a      	ldr	r2, [r7, #4]
 8001f08:	601a      	str	r2, [r3, #0]
 8001f0a:	e00d      	b.n	8001f28 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8001f0c:	230f      	movs	r3, #15
 8001f0e:	18fb      	adds	r3, r7, r3
 8001f10:	2201      	movs	r2, #1
 8001f12:	701a      	strb	r2, [r3, #0]
 8001f14:	e008      	b.n	8001f28 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001f16:	230f      	movs	r3, #15
 8001f18:	18fb      	adds	r3, r7, r3
 8001f1a:	2201      	movs	r2, #1
 8001f1c:	701a      	strb	r2, [r3, #0]
 8001f1e:	e003      	b.n	8001f28 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001f20:	230f      	movs	r3, #15
 8001f22:	18fb      	adds	r3, r7, r3
 8001f24:	2201      	movs	r2, #1
 8001f26:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8001f28:	230f      	movs	r3, #15
 8001f2a:	18fb      	adds	r3, r7, r3
 8001f2c:	781b      	ldrb	r3, [r3, #0]
}
 8001f2e:	0018      	movs	r0, r3
 8001f30:	46bd      	mov	sp, r7
 8001f32:	b005      	add	sp, #20
 8001f34:	bd90      	pop	{r4, r7, pc}
 8001f36:	46c0      	nop			@ (mov r8, r8)
 8001f38:	20000050 	.word	0x20000050
 8001f3c:	20000048 	.word	0x20000048
 8001f40:	2000004c 	.word	0x2000004c

08001f44 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f44:	b580      	push	{r7, lr}
 8001f46:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001f48:	4b05      	ldr	r3, [pc, #20]	@ (8001f60 <HAL_IncTick+0x1c>)
 8001f4a:	781b      	ldrb	r3, [r3, #0]
 8001f4c:	001a      	movs	r2, r3
 8001f4e:	4b05      	ldr	r3, [pc, #20]	@ (8001f64 <HAL_IncTick+0x20>)
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	18d2      	adds	r2, r2, r3
 8001f54:	4b03      	ldr	r3, [pc, #12]	@ (8001f64 <HAL_IncTick+0x20>)
 8001f56:	601a      	str	r2, [r3, #0]
}
 8001f58:	46c0      	nop			@ (mov r8, r8)
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	bd80      	pop	{r7, pc}
 8001f5e:	46c0      	nop			@ (mov r8, r8)
 8001f60:	20000050 	.word	0x20000050
 8001f64:	20000228 	.word	0x20000228

08001f68 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	af00      	add	r7, sp, #0
  return uwTick;
 8001f6c:	4b02      	ldr	r3, [pc, #8]	@ (8001f78 <HAL_GetTick+0x10>)
 8001f6e:	681b      	ldr	r3, [r3, #0]
}
 8001f70:	0018      	movs	r0, r3
 8001f72:	46bd      	mov	sp, r7
 8001f74:	bd80      	pop	{r7, pc}
 8001f76:	46c0      	nop			@ (mov r8, r8)
 8001f78:	20000228 	.word	0x20000228

08001f7c <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001f7c:	b580      	push	{r7, lr}
 8001f7e:	b082      	sub	sp, #8
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	6078      	str	r0, [r7, #4]
 8001f84:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	4a05      	ldr	r2, [pc, #20]	@ (8001fa0 <LL_ADC_SetCommonPathInternalCh+0x24>)
 8001f8c:	401a      	ands	r2, r3
 8001f8e:	683b      	ldr	r3, [r7, #0]
 8001f90:	431a      	orrs	r2, r3
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	601a      	str	r2, [r3, #0]
}
 8001f96:	46c0      	nop			@ (mov r8, r8)
 8001f98:	46bd      	mov	sp, r7
 8001f9a:	b002      	add	sp, #8
 8001f9c:	bd80      	pop	{r7, pc}
 8001f9e:	46c0      	nop			@ (mov r8, r8)
 8001fa0:	fe3fffff 	.word	0xfe3fffff

08001fa4 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	b082      	sub	sp, #8
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681a      	ldr	r2, [r3, #0]
 8001fb0:	23e0      	movs	r3, #224	@ 0xe0
 8001fb2:	045b      	lsls	r3, r3, #17
 8001fb4:	4013      	ands	r3, r2
}
 8001fb6:	0018      	movs	r0, r3
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	b002      	add	sp, #8
 8001fbc:	bd80      	pop	{r7, pc}

08001fbe <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 8001fbe:	b580      	push	{r7, lr}
 8001fc0:	b084      	sub	sp, #16
 8001fc2:	af00      	add	r7, sp, #0
 8001fc4:	60f8      	str	r0, [r7, #12]
 8001fc6:	60b9      	str	r1, [r7, #8]
 8001fc8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	695b      	ldr	r3, [r3, #20]
 8001fce:	68ba      	ldr	r2, [r7, #8]
 8001fd0:	2104      	movs	r1, #4
 8001fd2:	400a      	ands	r2, r1
 8001fd4:	2107      	movs	r1, #7
 8001fd6:	4091      	lsls	r1, r2
 8001fd8:	000a      	movs	r2, r1
 8001fda:	43d2      	mvns	r2, r2
 8001fdc:	401a      	ands	r2, r3
 8001fde:	68bb      	ldr	r3, [r7, #8]
 8001fe0:	2104      	movs	r1, #4
 8001fe2:	400b      	ands	r3, r1
 8001fe4:	6879      	ldr	r1, [r7, #4]
 8001fe6:	4099      	lsls	r1, r3
 8001fe8:	000b      	movs	r3, r1
 8001fea:	431a      	orrs	r2, r3
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8001ff0:	46c0      	nop			@ (mov r8, r8)
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	b004      	add	sp, #16
 8001ff6:	bd80      	pop	{r7, pc}

08001ff8 <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(const ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	b082      	sub	sp, #8
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]
 8002000:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	695b      	ldr	r3, [r3, #20]
 8002006:	683a      	ldr	r2, [r7, #0]
 8002008:	2104      	movs	r1, #4
 800200a:	400a      	ands	r2, r1
 800200c:	2107      	movs	r1, #7
 800200e:	4091      	lsls	r1, r2
 8002010:	000a      	movs	r2, r1
 8002012:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 8002014:	683b      	ldr	r3, [r7, #0]
 8002016:	2104      	movs	r1, #4
 8002018:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 800201a:	40da      	lsrs	r2, r3
 800201c:	0013      	movs	r3, r2
}
 800201e:	0018      	movs	r0, r3
 8002020:	46bd      	mov	sp, r7
 8002022:	b002      	add	sp, #8
 8002024:	bd80      	pop	{r7, pc}

08002026 <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002026:	b580      	push	{r7, lr}
 8002028:	b084      	sub	sp, #16
 800202a:	af00      	add	r7, sp, #0
 800202c:	60f8      	str	r0, [r7, #12]
 800202e:	60b9      	str	r1, [r7, #8]
 8002030:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002036:	68ba      	ldr	r2, [r7, #8]
 8002038:	211f      	movs	r1, #31
 800203a:	400a      	ands	r2, r1
 800203c:	210f      	movs	r1, #15
 800203e:	4091      	lsls	r1, r2
 8002040:	000a      	movs	r2, r1
 8002042:	43d2      	mvns	r2, r2
 8002044:	401a      	ands	r2, r3
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	0e9b      	lsrs	r3, r3, #26
 800204a:	210f      	movs	r1, #15
 800204c:	4019      	ands	r1, r3
 800204e:	68bb      	ldr	r3, [r7, #8]
 8002050:	201f      	movs	r0, #31
 8002052:	4003      	ands	r3, r0
 8002054:	4099      	lsls	r1, r3
 8002056:	000b      	movs	r3, r1
 8002058:	431a      	orrs	r2, r3
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	629a      	str	r2, [r3, #40]	@ 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800205e:	46c0      	nop			@ (mov r8, r8)
 8002060:	46bd      	mov	sp, r7
 8002062:	b004      	add	sp, #16
 8002064:	bd80      	pop	{r7, pc}

08002066 <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8002066:	b580      	push	{r7, lr}
 8002068:	b082      	sub	sp, #8
 800206a:	af00      	add	r7, sp, #0
 800206c:	6078      	str	r0, [r7, #4]
 800206e:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002074:	683b      	ldr	r3, [r7, #0]
 8002076:	035b      	lsls	r3, r3, #13
 8002078:	0b5b      	lsrs	r3, r3, #13
 800207a:	431a      	orrs	r2, r3
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002080:	46c0      	nop			@ (mov r8, r8)
 8002082:	46bd      	mov	sp, r7
 8002084:	b002      	add	sp, #8
 8002086:	bd80      	pop	{r7, pc}

08002088 <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8002088:	b580      	push	{r7, lr}
 800208a:	b082      	sub	sp, #8
 800208c:	af00      	add	r7, sp, #0
 800208e:	6078      	str	r0, [r7, #4]
 8002090:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002096:	683a      	ldr	r2, [r7, #0]
 8002098:	0352      	lsls	r2, r2, #13
 800209a:	0b52      	lsrs	r2, r2, #13
 800209c:	43d2      	mvns	r2, r2
 800209e:	401a      	ands	r2, r3
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80020a4:	46c0      	nop			@ (mov r8, r8)
 80020a6:	46bd      	mov	sp, r7
 80020a8:	b002      	add	sp, #8
 80020aa:	bd80      	pop	{r7, pc}

080020ac <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 80020ac:	b580      	push	{r7, lr}
 80020ae:	b084      	sub	sp, #16
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	60f8      	str	r0, [r7, #12]
 80020b4:	60b9      	str	r1, [r7, #8]
 80020b6:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	695b      	ldr	r3, [r3, #20]
 80020bc:	68ba      	ldr	r2, [r7, #8]
 80020be:	0212      	lsls	r2, r2, #8
 80020c0:	43d2      	mvns	r2, r2
 80020c2:	401a      	ands	r2, r3
 80020c4:	68bb      	ldr	r3, [r7, #8]
 80020c6:	021b      	lsls	r3, r3, #8
 80020c8:	6879      	ldr	r1, [r7, #4]
 80020ca:	400b      	ands	r3, r1
 80020cc:	4904      	ldr	r1, [pc, #16]	@ (80020e0 <LL_ADC_SetChannelSamplingTime+0x34>)
 80020ce:	400b      	ands	r3, r1
 80020d0:	431a      	orrs	r2, r3
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 80020d6:	46c0      	nop			@ (mov r8, r8)
 80020d8:	46bd      	mov	sp, r7
 80020da:	b004      	add	sp, #16
 80020dc:	bd80      	pop	{r7, pc}
 80020de:	46c0      	nop			@ (mov r8, r8)
 80020e0:	07ffff00 	.word	0x07ffff00

080020e4 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80020e4:	b580      	push	{r7, lr}
 80020e6:	b082      	sub	sp, #8
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	689b      	ldr	r3, [r3, #8]
 80020f0:	4a05      	ldr	r2, [pc, #20]	@ (8002108 <LL_ADC_EnableInternalRegulator+0x24>)
 80020f2:	4013      	ands	r3, r2
 80020f4:	2280      	movs	r2, #128	@ 0x80
 80020f6:	0552      	lsls	r2, r2, #21
 80020f8:	431a      	orrs	r2, r3
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80020fe:	46c0      	nop			@ (mov r8, r8)
 8002100:	46bd      	mov	sp, r7
 8002102:	b002      	add	sp, #8
 8002104:	bd80      	pop	{r7, pc}
 8002106:	46c0      	nop			@ (mov r8, r8)
 8002108:	6fffffe8 	.word	0x6fffffe8

0800210c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 800210c:	b580      	push	{r7, lr}
 800210e:	b082      	sub	sp, #8
 8002110:	af00      	add	r7, sp, #0
 8002112:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	689a      	ldr	r2, [r3, #8]
 8002118:	2380      	movs	r3, #128	@ 0x80
 800211a:	055b      	lsls	r3, r3, #21
 800211c:	401a      	ands	r2, r3
 800211e:	2380      	movs	r3, #128	@ 0x80
 8002120:	055b      	lsls	r3, r3, #21
 8002122:	429a      	cmp	r2, r3
 8002124:	d101      	bne.n	800212a <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 8002126:	2301      	movs	r3, #1
 8002128:	e000      	b.n	800212c <LL_ADC_IsInternalRegulatorEnabled+0x20>
 800212a:	2300      	movs	r3, #0
}
 800212c:	0018      	movs	r0, r3
 800212e:	46bd      	mov	sp, r7
 8002130:	b002      	add	sp, #8
 8002132:	bd80      	pop	{r7, pc}

08002134 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002134:	b580      	push	{r7, lr}
 8002136:	b082      	sub	sp, #8
 8002138:	af00      	add	r7, sp, #0
 800213a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	689b      	ldr	r3, [r3, #8]
 8002140:	2201      	movs	r2, #1
 8002142:	4013      	ands	r3, r2
 8002144:	2b01      	cmp	r3, #1
 8002146:	d101      	bne.n	800214c <LL_ADC_IsEnabled+0x18>
 8002148:	2301      	movs	r3, #1
 800214a:	e000      	b.n	800214e <LL_ADC_IsEnabled+0x1a>
 800214c:	2300      	movs	r3, #0
}
 800214e:	0018      	movs	r0, r3
 8002150:	46bd      	mov	sp, r7
 8002152:	b002      	add	sp, #8
 8002154:	bd80      	pop	{r7, pc}

08002156 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002156:	b580      	push	{r7, lr}
 8002158:	b082      	sub	sp, #8
 800215a:	af00      	add	r7, sp, #0
 800215c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	689b      	ldr	r3, [r3, #8]
 8002162:	2204      	movs	r2, #4
 8002164:	4013      	ands	r3, r2
 8002166:	2b04      	cmp	r3, #4
 8002168:	d101      	bne.n	800216e <LL_ADC_REG_IsConversionOngoing+0x18>
 800216a:	2301      	movs	r3, #1
 800216c:	e000      	b.n	8002170 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800216e:	2300      	movs	r3, #0
}
 8002170:	0018      	movs	r0, r3
 8002172:	46bd      	mov	sp, r7
 8002174:	b002      	add	sp, #8
 8002176:	bd80      	pop	{r7, pc}

08002178 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002178:	b580      	push	{r7, lr}
 800217a:	b088      	sub	sp, #32
 800217c:	af00      	add	r7, sp, #0
 800217e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002180:	231f      	movs	r3, #31
 8002182:	18fb      	adds	r3, r7, r3
 8002184:	2200      	movs	r2, #0
 8002186:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_cfgr1 = 0UL;
 8002188:	2300      	movs	r3, #0
 800218a:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_cfgr2 = 0UL;
 800218c:	2300      	movs	r3, #0
 800218e:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8002190:	2300      	movs	r3, #0
 8002192:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	2b00      	cmp	r3, #0
 8002198:	d101      	bne.n	800219e <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 800219a:	2301      	movs	r3, #1
 800219c:	e17f      	b.n	800249e <HAL_ADC_Init+0x326>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d10a      	bne.n	80021bc <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	0018      	movs	r0, r3
 80021aa:	f7ff fc87 	bl	8001abc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	2200      	movs	r2, #0
 80021b2:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	2254      	movs	r2, #84	@ 0x54
 80021b8:	2100      	movs	r1, #0
 80021ba:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	0018      	movs	r0, r3
 80021c2:	f7ff ffa3 	bl	800210c <LL_ADC_IsInternalRegulatorEnabled>
 80021c6:	1e03      	subs	r3, r0, #0
 80021c8:	d115      	bne.n	80021f6 <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	0018      	movs	r0, r3
 80021d0:	f7ff ff88 	bl	80020e4 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80021d4:	4bb4      	ldr	r3, [pc, #720]	@ (80024a8 <HAL_ADC_Init+0x330>)
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	49b4      	ldr	r1, [pc, #720]	@ (80024ac <HAL_ADC_Init+0x334>)
 80021da:	0018      	movs	r0, r3
 80021dc:	f7fd ff92 	bl	8000104 <__udivsi3>
 80021e0:	0003      	movs	r3, r0
 80021e2:	3301      	adds	r3, #1
 80021e4:	005b      	lsls	r3, r3, #1
 80021e6:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80021e8:	e002      	b.n	80021f0 <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	3b01      	subs	r3, #1
 80021ee:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d1f9      	bne.n	80021ea <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	0018      	movs	r0, r3
 80021fc:	f7ff ff86 	bl	800210c <LL_ADC_IsInternalRegulatorEnabled>
 8002200:	1e03      	subs	r3, r0, #0
 8002202:	d10f      	bne.n	8002224 <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002208:	2210      	movs	r2, #16
 800220a:	431a      	orrs	r2, r3
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002214:	2201      	movs	r2, #1
 8002216:	431a      	orrs	r2, r3
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800221c:	231f      	movs	r3, #31
 800221e:	18fb      	adds	r3, r7, r3
 8002220:	2201      	movs	r2, #1
 8002222:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	0018      	movs	r0, r3
 800222a:	f7ff ff94 	bl	8002156 <LL_ADC_REG_IsConversionOngoing>
 800222e:	0003      	movs	r3, r0
 8002230:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002236:	2210      	movs	r2, #16
 8002238:	4013      	ands	r3, r2
 800223a:	d000      	beq.n	800223e <HAL_ADC_Init+0xc6>
 800223c:	e122      	b.n	8002484 <HAL_ADC_Init+0x30c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800223e:	693b      	ldr	r3, [r7, #16]
 8002240:	2b00      	cmp	r3, #0
 8002242:	d000      	beq.n	8002246 <HAL_ADC_Init+0xce>
 8002244:	e11e      	b.n	8002484 <HAL_ADC_Init+0x30c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800224a:	4a99      	ldr	r2, [pc, #612]	@ (80024b0 <HAL_ADC_Init+0x338>)
 800224c:	4013      	ands	r3, r2
 800224e:	2202      	movs	r2, #2
 8002250:	431a      	orrs	r2, r3
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	659a      	str	r2, [r3, #88]	@ 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	0018      	movs	r0, r3
 800225c:	f7ff ff6a 	bl	8002134 <LL_ADC_IsEnabled>
 8002260:	1e03      	subs	r3, r0, #0
 8002262:	d000      	beq.n	8002266 <HAL_ADC_Init+0xee>
 8002264:	e0ad      	b.n	80023c2 <HAL_ADC_Init+0x24a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	689a      	ldr	r2, [r3, #8]
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	7e1b      	ldrb	r3, [r3, #24]
 800226e:	039b      	lsls	r3, r3, #14
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8002270:	431a      	orrs	r2, r3
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	7e5b      	ldrb	r3, [r3, #25]
 8002276:	03db      	lsls	r3, r3, #15
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8002278:	431a      	orrs	r2, r3
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	7e9b      	ldrb	r3, [r3, #26]
 800227e:	035b      	lsls	r3, r3, #13
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8002280:	431a      	orrs	r2, r3
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002286:	2b00      	cmp	r3, #0
 8002288:	d002      	beq.n	8002290 <HAL_ADC_Init+0x118>
 800228a:	2380      	movs	r3, #128	@ 0x80
 800228c:	015b      	lsls	r3, r3, #5
 800228e:	e000      	b.n	8002292 <HAL_ADC_Init+0x11a>
 8002290:	2300      	movs	r3, #0
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8002292:	431a      	orrs	r2, r3
                    hadc->Init.DataAlign                                           |
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	68db      	ldr	r3, [r3, #12]
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8002298:	431a      	orrs	r2, r3
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	691b      	ldr	r3, [r3, #16]
 800229e:	2b00      	cmp	r3, #0
 80022a0:	da04      	bge.n	80022ac <HAL_ADC_Init+0x134>
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	691b      	ldr	r3, [r3, #16]
 80022a6:	005b      	lsls	r3, r3, #1
 80022a8:	085b      	lsrs	r3, r3, #1
 80022aa:	e001      	b.n	80022b0 <HAL_ADC_Init+0x138>
 80022ac:	2380      	movs	r3, #128	@ 0x80
 80022ae:	039b      	lsls	r3, r3, #14
                    hadc->Init.DataAlign                                           |
 80022b0:	431a      	orrs	r2, r3
                    ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	212c      	movs	r1, #44	@ 0x2c
 80022b6:	5c5b      	ldrb	r3, [r3, r1]
 80022b8:	005b      	lsls	r3, r3, #1
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80022ba:	4313      	orrs	r3, r2
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 80022bc:	69ba      	ldr	r2, [r7, #24]
 80022be:	4313      	orrs	r3, r2
 80022c0:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	2220      	movs	r2, #32
 80022c6:	5c9b      	ldrb	r3, [r3, r2]
 80022c8:	2b01      	cmp	r3, #1
 80022ca:	d115      	bne.n	80022f8 <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	7e9b      	ldrb	r3, [r3, #26]
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d105      	bne.n	80022e0 <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmp_cfgr1 |= ADC_CFGR1_DISCEN;
 80022d4:	69bb      	ldr	r3, [r7, #24]
 80022d6:	2280      	movs	r2, #128	@ 0x80
 80022d8:	0252      	lsls	r2, r2, #9
 80022da:	4313      	orrs	r3, r2
 80022dc:	61bb      	str	r3, [r7, #24]
 80022de:	e00b      	b.n	80022f8 <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022e4:	2220      	movs	r2, #32
 80022e6:	431a      	orrs	r2, r3
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022f0:	2201      	movs	r2, #1
 80022f2:	431a      	orrs	r2, r3
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d00a      	beq.n	8002316 <HAL_ADC_Init+0x19e>
      {
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002304:	23e0      	movs	r3, #224	@ 0xe0
 8002306:	005b      	lsls	r3, r3, #1
 8002308:	401a      	ands	r2, r3
                      hadc->Init.ExternalTrigConvEdge);
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 800230e:	4313      	orrs	r3, r2
 8002310:	69ba      	ldr	r2, [r7, #24]
 8002312:	4313      	orrs	r3, r2
 8002314:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	68db      	ldr	r3, [r3, #12]
 800231c:	4a65      	ldr	r2, [pc, #404]	@ (80024b4 <HAL_ADC_Init+0x33c>)
 800231e:	4013      	ands	r3, r2
 8002320:	0019      	movs	r1, r3
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	69ba      	ldr	r2, [r7, #24]
 8002328:	430a      	orrs	r2, r1
 800232a:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN     |
                 ADC_CFGR1_SCANDIR   |
                 ADC_CFGR1_DMACFG,
                 tmp_cfgr1);

      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	685b      	ldr	r3, [r3, #4]
 8002330:	0f9b      	lsrs	r3, r3, #30
 8002332:	079a      	lsls	r2, r3, #30
                    hadc->Init.TriggerFrequencyMode
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8002338:	4313      	orrs	r3, r2
 800233a:	697a      	ldr	r2, [r7, #20]
 800233c:	4313      	orrs	r3, r2
 800233e:	617b      	str	r3, [r7, #20]
                   );

      if (hadc->Init.OversamplingMode == ENABLE)
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	223c      	movs	r2, #60	@ 0x3c
 8002344:	5c9b      	ldrb	r3, [r3, r2]
 8002346:	2b01      	cmp	r3, #1
 8002348:	d111      	bne.n	800236e <HAL_ADC_Init+0x1f6>
      {
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	685b      	ldr	r3, [r3, #4]
 800234e:	0f9b      	lsrs	r3, r3, #30
 8002350:	079a      	lsls	r2, r3, #30
                      hadc->Init.Oversampling.Ratio         |
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8002356:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.RightBitShift |
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                      hadc->Init.Oversampling.Ratio         |
 800235c:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.TriggeredMode
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                      hadc->Init.Oversampling.RightBitShift |
 8002362:	431a      	orrs	r2, r3
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
 8002364:	697b      	ldr	r3, [r7, #20]
 8002366:	4313      	orrs	r3, r2
 8002368:	2201      	movs	r2, #1
 800236a:	4313      	orrs	r3, r2
 800236c:	617b      	str	r3, [r7, #20]
                     );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	691b      	ldr	r3, [r3, #16]
 8002374:	4a50      	ldr	r2, [pc, #320]	@ (80024b8 <HAL_ADC_Init+0x340>)
 8002376:	4013      	ands	r3, r2
 8002378:	0019      	movs	r1, r3
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	697a      	ldr	r2, [r7, #20]
 8002380:	430a      	orrs	r2, r1
 8002382:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmp_cfgr2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	685a      	ldr	r2, [r3, #4]
 8002388:	23c0      	movs	r3, #192	@ 0xc0
 800238a:	061b      	lsls	r3, r3, #24
 800238c:	429a      	cmp	r2, r3
 800238e:	d018      	beq.n	80023c2 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8002394:	2380      	movs	r3, #128	@ 0x80
 8002396:	05db      	lsls	r3, r3, #23
 8002398:	429a      	cmp	r2, r3
 800239a:	d012      	beq.n	80023c2 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 80023a0:	2380      	movs	r3, #128	@ 0x80
 80023a2:	061b      	lsls	r3, r3, #24
 80023a4:	429a      	cmp	r2, r3
 80023a6:	d00c      	beq.n	80023c2 <HAL_ADC_Init+0x24a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 80023a8:	4b44      	ldr	r3, [pc, #272]	@ (80024bc <HAL_ADC_Init+0x344>)
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	4a44      	ldr	r2, [pc, #272]	@ (80024c0 <HAL_ADC_Init+0x348>)
 80023ae:	4013      	ands	r3, r2
 80023b0:	0019      	movs	r1, r3
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	685a      	ldr	r2, [r3, #4]
 80023b6:	23f0      	movs	r3, #240	@ 0xf0
 80023b8:	039b      	lsls	r3, r3, #14
 80023ba:	401a      	ands	r2, r3
 80023bc:	4b3f      	ldr	r3, [pc, #252]	@ (80024bc <HAL_ADC_Init+0x344>)
 80023be:	430a      	orrs	r2, r1
 80023c0:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	6818      	ldr	r0, [r3, #0]
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80023ca:	001a      	movs	r2, r3
 80023cc:	2100      	movs	r1, #0
 80023ce:	f7ff fdf6 	bl	8001fbe <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	6818      	ldr	r0, [r3, #0]
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80023da:	493a      	ldr	r1, [pc, #232]	@ (80024c4 <HAL_ADC_Init+0x34c>)
 80023dc:	001a      	movs	r2, r3
 80023de:	f7ff fdee 	bl	8001fbe <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	691b      	ldr	r3, [r3, #16]
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d109      	bne.n	80023fe <HAL_ADC_Init+0x286>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	2110      	movs	r1, #16
 80023f6:	4249      	negs	r1, r1
 80023f8:	430a      	orrs	r2, r1
 80023fa:	629a      	str	r2, [r3, #40]	@ 0x28
 80023fc:	e018      	b.n	8002430 <HAL_ADC_Init+0x2b8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	691a      	ldr	r2, [r3, #16]
 8002402:	2380      	movs	r3, #128	@ 0x80
 8002404:	039b      	lsls	r3, r3, #14
 8002406:	429a      	cmp	r2, r3
 8002408:	d112      	bne.n	8002430 <HAL_ADC_Init+0x2b8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	69db      	ldr	r3, [r3, #28]
 8002414:	3b01      	subs	r3, #1
 8002416:	009b      	lsls	r3, r3, #2
 8002418:	221c      	movs	r2, #28
 800241a:	4013      	ands	r3, r2
 800241c:	2210      	movs	r2, #16
 800241e:	4252      	negs	r2, r2
 8002420:	409a      	lsls	r2, r3
 8002422:	0011      	movs	r1, r2
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	430a      	orrs	r2, r1
 800242e:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Nothing to do */
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	2100      	movs	r1, #0
 8002436:	0018      	movs	r0, r3
 8002438:	f7ff fdde 	bl	8001ff8 <LL_ADC_GetSamplingTimeCommonChannels>
 800243c:	0002      	movs	r2, r0
        == hadc->Init.SamplingTimeCommon1)
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8002442:	429a      	cmp	r2, r3
 8002444:	d10b      	bne.n	800245e <HAL_ADC_Init+0x2e6>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	2200      	movs	r2, #0
 800244a:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002450:	2203      	movs	r2, #3
 8002452:	4393      	bics	r3, r2
 8002454:	2201      	movs	r2, #1
 8002456:	431a      	orrs	r2, r3
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	659a      	str	r2, [r3, #88]	@ 0x58
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800245c:	e01c      	b.n	8002498 <HAL_ADC_Init+0x320>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002462:	2212      	movs	r2, #18
 8002464:	4393      	bics	r3, r2
 8002466:	2210      	movs	r2, #16
 8002468:	431a      	orrs	r2, r3
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002472:	2201      	movs	r2, #1
 8002474:	431a      	orrs	r2, r3
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	65da      	str	r2, [r3, #92]	@ 0x5c

      tmp_hal_status = HAL_ERROR;
 800247a:	231f      	movs	r3, #31
 800247c:	18fb      	adds	r3, r7, r3
 800247e:	2201      	movs	r2, #1
 8002480:	701a      	strb	r2, [r3, #0]
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8002482:	e009      	b.n	8002498 <HAL_ADC_Init+0x320>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002488:	2210      	movs	r2, #16
 800248a:	431a      	orrs	r2, r3
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8002490:	231f      	movs	r3, #31
 8002492:	18fb      	adds	r3, r7, r3
 8002494:	2201      	movs	r2, #1
 8002496:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 8002498:	231f      	movs	r3, #31
 800249a:	18fb      	adds	r3, r7, r3
 800249c:	781b      	ldrb	r3, [r3, #0]
}
 800249e:	0018      	movs	r0, r3
 80024a0:	46bd      	mov	sp, r7
 80024a2:	b008      	add	sp, #32
 80024a4:	bd80      	pop	{r7, pc}
 80024a6:	46c0      	nop			@ (mov r8, r8)
 80024a8:	20000048 	.word	0x20000048
 80024ac:	00030d40 	.word	0x00030d40
 80024b0:	fffffefd 	.word	0xfffffefd
 80024b4:	ffde0201 	.word	0xffde0201
 80024b8:	1ffffc02 	.word	0x1ffffc02
 80024bc:	40012708 	.word	0x40012708
 80024c0:	ffc3ffff 	.word	0xffc3ffff
 80024c4:	07ffff04 	.word	0x07ffff04

080024c8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80024c8:	b580      	push	{r7, lr}
 80024ca:	b086      	sub	sp, #24
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	6078      	str	r0, [r7, #4]
 80024d0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80024d2:	2317      	movs	r3, #23
 80024d4:	18fb      	adds	r3, r7, r3
 80024d6:	2200      	movs	r2, #0
 80024d8:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80024da:	2300      	movs	r3, #0
 80024dc:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	2254      	movs	r2, #84	@ 0x54
 80024e2:	5c9b      	ldrb	r3, [r3, r2]
 80024e4:	2b01      	cmp	r3, #1
 80024e6:	d101      	bne.n	80024ec <HAL_ADC_ConfigChannel+0x24>
 80024e8:	2302      	movs	r3, #2
 80024ea:	e1c0      	b.n	800286e <HAL_ADC_ConfigChannel+0x3a6>
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	2254      	movs	r2, #84	@ 0x54
 80024f0:	2101      	movs	r1, #1
 80024f2:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	0018      	movs	r0, r3
 80024fa:	f7ff fe2c 	bl	8002156 <LL_ADC_REG_IsConversionOngoing>
 80024fe:	1e03      	subs	r3, r0, #0
 8002500:	d000      	beq.n	8002504 <HAL_ADC_ConfigChannel+0x3c>
 8002502:	e1a3      	b.n	800284c <HAL_ADC_ConfigChannel+0x384>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 8002504:	683b      	ldr	r3, [r7, #0]
 8002506:	685b      	ldr	r3, [r3, #4]
 8002508:	2b02      	cmp	r3, #2
 800250a:	d100      	bne.n	800250e <HAL_ADC_ConfigChannel+0x46>
 800250c:	e143      	b.n	8002796 <HAL_ADC_ConfigChannel+0x2ce>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	691a      	ldr	r2, [r3, #16]
 8002512:	2380      	movs	r3, #128	@ 0x80
 8002514:	061b      	lsls	r3, r3, #24
 8002516:	429a      	cmp	r2, r3
 8002518:	d004      	beq.n	8002524 <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800251e:	4ac1      	ldr	r2, [pc, #772]	@ (8002824 <HAL_ADC_ConfigChannel+0x35c>)
 8002520:	4293      	cmp	r3, r2
 8002522:	d108      	bne.n	8002536 <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681a      	ldr	r2, [r3, #0]
 8002528:	683b      	ldr	r3, [r7, #0]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	0019      	movs	r1, r3
 800252e:	0010      	movs	r0, r2
 8002530:	f7ff fd99 	bl	8002066 <LL_ADC_REG_SetSequencerChAdd>
 8002534:	e0c9      	b.n	80026ca <HAL_ADC_ConfigChannel+0x202>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800253a:	683b      	ldr	r3, [r7, #0]
 800253c:	685b      	ldr	r3, [r3, #4]
 800253e:	211f      	movs	r1, #31
 8002540:	400b      	ands	r3, r1
 8002542:	210f      	movs	r1, #15
 8002544:	4099      	lsls	r1, r3
 8002546:	000b      	movs	r3, r1
 8002548:	43db      	mvns	r3, r3
 800254a:	4013      	ands	r3, r2
 800254c:	0019      	movs	r1, r3
 800254e:	683b      	ldr	r3, [r7, #0]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	035b      	lsls	r3, r3, #13
 8002554:	0b5b      	lsrs	r3, r3, #13
 8002556:	d105      	bne.n	8002564 <HAL_ADC_ConfigChannel+0x9c>
 8002558:	683b      	ldr	r3, [r7, #0]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	0e9b      	lsrs	r3, r3, #26
 800255e:	221f      	movs	r2, #31
 8002560:	4013      	ands	r3, r2
 8002562:	e098      	b.n	8002696 <HAL_ADC_ConfigChannel+0x1ce>
 8002564:	683b      	ldr	r3, [r7, #0]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	2201      	movs	r2, #1
 800256a:	4013      	ands	r3, r2
 800256c:	d000      	beq.n	8002570 <HAL_ADC_ConfigChannel+0xa8>
 800256e:	e091      	b.n	8002694 <HAL_ADC_ConfigChannel+0x1cc>
 8002570:	683b      	ldr	r3, [r7, #0]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	2202      	movs	r2, #2
 8002576:	4013      	ands	r3, r2
 8002578:	d000      	beq.n	800257c <HAL_ADC_ConfigChannel+0xb4>
 800257a:	e089      	b.n	8002690 <HAL_ADC_ConfigChannel+0x1c8>
 800257c:	683b      	ldr	r3, [r7, #0]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	2204      	movs	r2, #4
 8002582:	4013      	ands	r3, r2
 8002584:	d000      	beq.n	8002588 <HAL_ADC_ConfigChannel+0xc0>
 8002586:	e081      	b.n	800268c <HAL_ADC_ConfigChannel+0x1c4>
 8002588:	683b      	ldr	r3, [r7, #0]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	2208      	movs	r2, #8
 800258e:	4013      	ands	r3, r2
 8002590:	d000      	beq.n	8002594 <HAL_ADC_ConfigChannel+0xcc>
 8002592:	e079      	b.n	8002688 <HAL_ADC_ConfigChannel+0x1c0>
 8002594:	683b      	ldr	r3, [r7, #0]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	2210      	movs	r2, #16
 800259a:	4013      	ands	r3, r2
 800259c:	d000      	beq.n	80025a0 <HAL_ADC_ConfigChannel+0xd8>
 800259e:	e071      	b.n	8002684 <HAL_ADC_ConfigChannel+0x1bc>
 80025a0:	683b      	ldr	r3, [r7, #0]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	2220      	movs	r2, #32
 80025a6:	4013      	ands	r3, r2
 80025a8:	d000      	beq.n	80025ac <HAL_ADC_ConfigChannel+0xe4>
 80025aa:	e069      	b.n	8002680 <HAL_ADC_ConfigChannel+0x1b8>
 80025ac:	683b      	ldr	r3, [r7, #0]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	2240      	movs	r2, #64	@ 0x40
 80025b2:	4013      	ands	r3, r2
 80025b4:	d000      	beq.n	80025b8 <HAL_ADC_ConfigChannel+0xf0>
 80025b6:	e061      	b.n	800267c <HAL_ADC_ConfigChannel+0x1b4>
 80025b8:	683b      	ldr	r3, [r7, #0]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	2280      	movs	r2, #128	@ 0x80
 80025be:	4013      	ands	r3, r2
 80025c0:	d000      	beq.n	80025c4 <HAL_ADC_ConfigChannel+0xfc>
 80025c2:	e059      	b.n	8002678 <HAL_ADC_ConfigChannel+0x1b0>
 80025c4:	683b      	ldr	r3, [r7, #0]
 80025c6:	681a      	ldr	r2, [r3, #0]
 80025c8:	2380      	movs	r3, #128	@ 0x80
 80025ca:	005b      	lsls	r3, r3, #1
 80025cc:	4013      	ands	r3, r2
 80025ce:	d151      	bne.n	8002674 <HAL_ADC_ConfigChannel+0x1ac>
 80025d0:	683b      	ldr	r3, [r7, #0]
 80025d2:	681a      	ldr	r2, [r3, #0]
 80025d4:	2380      	movs	r3, #128	@ 0x80
 80025d6:	009b      	lsls	r3, r3, #2
 80025d8:	4013      	ands	r3, r2
 80025da:	d149      	bne.n	8002670 <HAL_ADC_ConfigChannel+0x1a8>
 80025dc:	683b      	ldr	r3, [r7, #0]
 80025de:	681a      	ldr	r2, [r3, #0]
 80025e0:	2380      	movs	r3, #128	@ 0x80
 80025e2:	00db      	lsls	r3, r3, #3
 80025e4:	4013      	ands	r3, r2
 80025e6:	d141      	bne.n	800266c <HAL_ADC_ConfigChannel+0x1a4>
 80025e8:	683b      	ldr	r3, [r7, #0]
 80025ea:	681a      	ldr	r2, [r3, #0]
 80025ec:	2380      	movs	r3, #128	@ 0x80
 80025ee:	011b      	lsls	r3, r3, #4
 80025f0:	4013      	ands	r3, r2
 80025f2:	d139      	bne.n	8002668 <HAL_ADC_ConfigChannel+0x1a0>
 80025f4:	683b      	ldr	r3, [r7, #0]
 80025f6:	681a      	ldr	r2, [r3, #0]
 80025f8:	2380      	movs	r3, #128	@ 0x80
 80025fa:	015b      	lsls	r3, r3, #5
 80025fc:	4013      	ands	r3, r2
 80025fe:	d131      	bne.n	8002664 <HAL_ADC_ConfigChannel+0x19c>
 8002600:	683b      	ldr	r3, [r7, #0]
 8002602:	681a      	ldr	r2, [r3, #0]
 8002604:	2380      	movs	r3, #128	@ 0x80
 8002606:	019b      	lsls	r3, r3, #6
 8002608:	4013      	ands	r3, r2
 800260a:	d129      	bne.n	8002660 <HAL_ADC_ConfigChannel+0x198>
 800260c:	683b      	ldr	r3, [r7, #0]
 800260e:	681a      	ldr	r2, [r3, #0]
 8002610:	2380      	movs	r3, #128	@ 0x80
 8002612:	01db      	lsls	r3, r3, #7
 8002614:	4013      	ands	r3, r2
 8002616:	d121      	bne.n	800265c <HAL_ADC_ConfigChannel+0x194>
 8002618:	683b      	ldr	r3, [r7, #0]
 800261a:	681a      	ldr	r2, [r3, #0]
 800261c:	2380      	movs	r3, #128	@ 0x80
 800261e:	021b      	lsls	r3, r3, #8
 8002620:	4013      	ands	r3, r2
 8002622:	d119      	bne.n	8002658 <HAL_ADC_ConfigChannel+0x190>
 8002624:	683b      	ldr	r3, [r7, #0]
 8002626:	681a      	ldr	r2, [r3, #0]
 8002628:	2380      	movs	r3, #128	@ 0x80
 800262a:	025b      	lsls	r3, r3, #9
 800262c:	4013      	ands	r3, r2
 800262e:	d111      	bne.n	8002654 <HAL_ADC_ConfigChannel+0x18c>
 8002630:	683b      	ldr	r3, [r7, #0]
 8002632:	681a      	ldr	r2, [r3, #0]
 8002634:	2380      	movs	r3, #128	@ 0x80
 8002636:	029b      	lsls	r3, r3, #10
 8002638:	4013      	ands	r3, r2
 800263a:	d109      	bne.n	8002650 <HAL_ADC_ConfigChannel+0x188>
 800263c:	683b      	ldr	r3, [r7, #0]
 800263e:	681a      	ldr	r2, [r3, #0]
 8002640:	2380      	movs	r3, #128	@ 0x80
 8002642:	02db      	lsls	r3, r3, #11
 8002644:	4013      	ands	r3, r2
 8002646:	d001      	beq.n	800264c <HAL_ADC_ConfigChannel+0x184>
 8002648:	2312      	movs	r3, #18
 800264a:	e024      	b.n	8002696 <HAL_ADC_ConfigChannel+0x1ce>
 800264c:	2300      	movs	r3, #0
 800264e:	e022      	b.n	8002696 <HAL_ADC_ConfigChannel+0x1ce>
 8002650:	2311      	movs	r3, #17
 8002652:	e020      	b.n	8002696 <HAL_ADC_ConfigChannel+0x1ce>
 8002654:	2310      	movs	r3, #16
 8002656:	e01e      	b.n	8002696 <HAL_ADC_ConfigChannel+0x1ce>
 8002658:	230f      	movs	r3, #15
 800265a:	e01c      	b.n	8002696 <HAL_ADC_ConfigChannel+0x1ce>
 800265c:	230e      	movs	r3, #14
 800265e:	e01a      	b.n	8002696 <HAL_ADC_ConfigChannel+0x1ce>
 8002660:	230d      	movs	r3, #13
 8002662:	e018      	b.n	8002696 <HAL_ADC_ConfigChannel+0x1ce>
 8002664:	230c      	movs	r3, #12
 8002666:	e016      	b.n	8002696 <HAL_ADC_ConfigChannel+0x1ce>
 8002668:	230b      	movs	r3, #11
 800266a:	e014      	b.n	8002696 <HAL_ADC_ConfigChannel+0x1ce>
 800266c:	230a      	movs	r3, #10
 800266e:	e012      	b.n	8002696 <HAL_ADC_ConfigChannel+0x1ce>
 8002670:	2309      	movs	r3, #9
 8002672:	e010      	b.n	8002696 <HAL_ADC_ConfigChannel+0x1ce>
 8002674:	2308      	movs	r3, #8
 8002676:	e00e      	b.n	8002696 <HAL_ADC_ConfigChannel+0x1ce>
 8002678:	2307      	movs	r3, #7
 800267a:	e00c      	b.n	8002696 <HAL_ADC_ConfigChannel+0x1ce>
 800267c:	2306      	movs	r3, #6
 800267e:	e00a      	b.n	8002696 <HAL_ADC_ConfigChannel+0x1ce>
 8002680:	2305      	movs	r3, #5
 8002682:	e008      	b.n	8002696 <HAL_ADC_ConfigChannel+0x1ce>
 8002684:	2304      	movs	r3, #4
 8002686:	e006      	b.n	8002696 <HAL_ADC_ConfigChannel+0x1ce>
 8002688:	2303      	movs	r3, #3
 800268a:	e004      	b.n	8002696 <HAL_ADC_ConfigChannel+0x1ce>
 800268c:	2302      	movs	r3, #2
 800268e:	e002      	b.n	8002696 <HAL_ADC_ConfigChannel+0x1ce>
 8002690:	2301      	movs	r3, #1
 8002692:	e000      	b.n	8002696 <HAL_ADC_ConfigChannel+0x1ce>
 8002694:	2300      	movs	r3, #0
 8002696:	683a      	ldr	r2, [r7, #0]
 8002698:	6852      	ldr	r2, [r2, #4]
 800269a:	201f      	movs	r0, #31
 800269c:	4002      	ands	r2, r0
 800269e:	4093      	lsls	r3, r2
 80026a0:	000a      	movs	r2, r1
 80026a2:	431a      	orrs	r2, r3
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	661a      	str	r2, [r3, #96]	@ 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 80026a8:	683b      	ldr	r3, [r7, #0]
 80026aa:	685b      	ldr	r3, [r3, #4]
 80026ac:	089b      	lsrs	r3, r3, #2
 80026ae:	1c5a      	adds	r2, r3, #1
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	69db      	ldr	r3, [r3, #28]
 80026b4:	429a      	cmp	r2, r3
 80026b6:	d808      	bhi.n	80026ca <HAL_ADC_ConfigChannel+0x202>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	6818      	ldr	r0, [r3, #0]
 80026bc:	683b      	ldr	r3, [r7, #0]
 80026be:	6859      	ldr	r1, [r3, #4]
 80026c0:	683b      	ldr	r3, [r7, #0]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	001a      	movs	r2, r3
 80026c6:	f7ff fcae 	bl	8002026 <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	6818      	ldr	r0, [r3, #0]
 80026ce:	683b      	ldr	r3, [r7, #0]
 80026d0:	6819      	ldr	r1, [r3, #0]
 80026d2:	683b      	ldr	r3, [r7, #0]
 80026d4:	689b      	ldr	r3, [r3, #8]
 80026d6:	001a      	movs	r2, r3
 80026d8:	f7ff fce8 	bl	80020ac <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80026dc:	683b      	ldr	r3, [r7, #0]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	db00      	blt.n	80026e6 <HAL_ADC_ConfigChannel+0x21e>
 80026e4:	e0bc      	b.n	8002860 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80026e6:	4b50      	ldr	r3, [pc, #320]	@ (8002828 <HAL_ADC_ConfigChannel+0x360>)
 80026e8:	0018      	movs	r0, r3
 80026ea:	f7ff fc5b 	bl	8001fa4 <LL_ADC_GetCommonPathInternalCh>
 80026ee:	0003      	movs	r3, r0
 80026f0:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80026f2:	683b      	ldr	r3, [r7, #0]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	4a4d      	ldr	r2, [pc, #308]	@ (800282c <HAL_ADC_ConfigChannel+0x364>)
 80026f8:	4293      	cmp	r3, r2
 80026fa:	d122      	bne.n	8002742 <HAL_ADC_ConfigChannel+0x27a>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80026fc:	693a      	ldr	r2, [r7, #16]
 80026fe:	2380      	movs	r3, #128	@ 0x80
 8002700:	041b      	lsls	r3, r3, #16
 8002702:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002704:	d11d      	bne.n	8002742 <HAL_ADC_ConfigChannel+0x27a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002706:	693b      	ldr	r3, [r7, #16]
 8002708:	2280      	movs	r2, #128	@ 0x80
 800270a:	0412      	lsls	r2, r2, #16
 800270c:	4313      	orrs	r3, r2
 800270e:	4a46      	ldr	r2, [pc, #280]	@ (8002828 <HAL_ADC_ConfigChannel+0x360>)
 8002710:	0019      	movs	r1, r3
 8002712:	0010      	movs	r0, r2
 8002714:	f7ff fc32 	bl	8001f7c <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002718:	4b45      	ldr	r3, [pc, #276]	@ (8002830 <HAL_ADC_ConfigChannel+0x368>)
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	4945      	ldr	r1, [pc, #276]	@ (8002834 <HAL_ADC_ConfigChannel+0x36c>)
 800271e:	0018      	movs	r0, r3
 8002720:	f7fd fcf0 	bl	8000104 <__udivsi3>
 8002724:	0003      	movs	r3, r0
 8002726:	1c5a      	adds	r2, r3, #1
 8002728:	0013      	movs	r3, r2
 800272a:	005b      	lsls	r3, r3, #1
 800272c:	189b      	adds	r3, r3, r2
 800272e:	009b      	lsls	r3, r3, #2
 8002730:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002732:	e002      	b.n	800273a <HAL_ADC_ConfigChannel+0x272>
          {
            wait_loop_index--;
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	3b01      	subs	r3, #1
 8002738:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	2b00      	cmp	r3, #0
 800273e:	d1f9      	bne.n	8002734 <HAL_ADC_ConfigChannel+0x26c>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002740:	e08e      	b.n	8002860 <HAL_ADC_ConfigChannel+0x398>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8002742:	683b      	ldr	r3, [r7, #0]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	4a3c      	ldr	r2, [pc, #240]	@ (8002838 <HAL_ADC_ConfigChannel+0x370>)
 8002748:	4293      	cmp	r3, r2
 800274a:	d10e      	bne.n	800276a <HAL_ADC_ConfigChannel+0x2a2>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800274c:	693a      	ldr	r2, [r7, #16]
 800274e:	2380      	movs	r3, #128	@ 0x80
 8002750:	045b      	lsls	r3, r3, #17
 8002752:	4013      	ands	r3, r2
 8002754:	d109      	bne.n	800276a <HAL_ADC_ConfigChannel+0x2a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002756:	693b      	ldr	r3, [r7, #16]
 8002758:	2280      	movs	r2, #128	@ 0x80
 800275a:	0452      	lsls	r2, r2, #17
 800275c:	4313      	orrs	r3, r2
 800275e:	4a32      	ldr	r2, [pc, #200]	@ (8002828 <HAL_ADC_ConfigChannel+0x360>)
 8002760:	0019      	movs	r1, r3
 8002762:	0010      	movs	r0, r2
 8002764:	f7ff fc0a 	bl	8001f7c <LL_ADC_SetCommonPathInternalCh>
 8002768:	e07a      	b.n	8002860 <HAL_ADC_ConfigChannel+0x398>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 800276a:	683b      	ldr	r3, [r7, #0]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	4a33      	ldr	r2, [pc, #204]	@ (800283c <HAL_ADC_ConfigChannel+0x374>)
 8002770:	4293      	cmp	r3, r2
 8002772:	d000      	beq.n	8002776 <HAL_ADC_ConfigChannel+0x2ae>
 8002774:	e074      	b.n	8002860 <HAL_ADC_ConfigChannel+0x398>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002776:	693a      	ldr	r2, [r7, #16]
 8002778:	2380      	movs	r3, #128	@ 0x80
 800277a:	03db      	lsls	r3, r3, #15
 800277c:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 800277e:	d000      	beq.n	8002782 <HAL_ADC_ConfigChannel+0x2ba>
 8002780:	e06e      	b.n	8002860 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002782:	693b      	ldr	r3, [r7, #16]
 8002784:	2280      	movs	r2, #128	@ 0x80
 8002786:	03d2      	lsls	r2, r2, #15
 8002788:	4313      	orrs	r3, r2
 800278a:	4a27      	ldr	r2, [pc, #156]	@ (8002828 <HAL_ADC_ConfigChannel+0x360>)
 800278c:	0019      	movs	r1, r3
 800278e:	0010      	movs	r0, r2
 8002790:	f7ff fbf4 	bl	8001f7c <LL_ADC_SetCommonPathInternalCh>
 8002794:	e064      	b.n	8002860 <HAL_ADC_ConfigChannel+0x398>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	691a      	ldr	r2, [r3, #16]
 800279a:	2380      	movs	r3, #128	@ 0x80
 800279c:	061b      	lsls	r3, r3, #24
 800279e:	429a      	cmp	r2, r3
 80027a0:	d004      	beq.n	80027ac <HAL_ADC_ConfigChannel+0x2e4>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80027a6:	4a1f      	ldr	r2, [pc, #124]	@ (8002824 <HAL_ADC_ConfigChannel+0x35c>)
 80027a8:	4293      	cmp	r3, r2
 80027aa:	d107      	bne.n	80027bc <HAL_ADC_ConfigChannel+0x2f4>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681a      	ldr	r2, [r3, #0]
 80027b0:	683b      	ldr	r3, [r7, #0]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	0019      	movs	r1, r3
 80027b6:	0010      	movs	r0, r2
 80027b8:	f7ff fc66 	bl	8002088 <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80027bc:	683b      	ldr	r3, [r7, #0]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	da4d      	bge.n	8002860 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80027c4:	4b18      	ldr	r3, [pc, #96]	@ (8002828 <HAL_ADC_ConfigChannel+0x360>)
 80027c6:	0018      	movs	r0, r3
 80027c8:	f7ff fbec 	bl	8001fa4 <LL_ADC_GetCommonPathInternalCh>
 80027cc:	0003      	movs	r3, r0
 80027ce:	613b      	str	r3, [r7, #16]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80027d0:	683b      	ldr	r3, [r7, #0]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	4a15      	ldr	r2, [pc, #84]	@ (800282c <HAL_ADC_ConfigChannel+0x364>)
 80027d6:	4293      	cmp	r3, r2
 80027d8:	d108      	bne.n	80027ec <HAL_ADC_ConfigChannel+0x324>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80027da:	693b      	ldr	r3, [r7, #16]
 80027dc:	4a18      	ldr	r2, [pc, #96]	@ (8002840 <HAL_ADC_ConfigChannel+0x378>)
 80027de:	4013      	ands	r3, r2
 80027e0:	4a11      	ldr	r2, [pc, #68]	@ (8002828 <HAL_ADC_ConfigChannel+0x360>)
 80027e2:	0019      	movs	r1, r3
 80027e4:	0010      	movs	r0, r2
 80027e6:	f7ff fbc9 	bl	8001f7c <LL_ADC_SetCommonPathInternalCh>
 80027ea:	e039      	b.n	8002860 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 80027ec:	683b      	ldr	r3, [r7, #0]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	4a11      	ldr	r2, [pc, #68]	@ (8002838 <HAL_ADC_ConfigChannel+0x370>)
 80027f2:	4293      	cmp	r3, r2
 80027f4:	d108      	bne.n	8002808 <HAL_ADC_ConfigChannel+0x340>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80027f6:	693b      	ldr	r3, [r7, #16]
 80027f8:	4a12      	ldr	r2, [pc, #72]	@ (8002844 <HAL_ADC_ConfigChannel+0x37c>)
 80027fa:	4013      	ands	r3, r2
 80027fc:	4a0a      	ldr	r2, [pc, #40]	@ (8002828 <HAL_ADC_ConfigChannel+0x360>)
 80027fe:	0019      	movs	r1, r3
 8002800:	0010      	movs	r0, r2
 8002802:	f7ff fbbb 	bl	8001f7c <LL_ADC_SetCommonPathInternalCh>
 8002806:	e02b      	b.n	8002860 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 8002808:	683b      	ldr	r3, [r7, #0]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	4a0b      	ldr	r2, [pc, #44]	@ (800283c <HAL_ADC_ConfigChannel+0x374>)
 800280e:	4293      	cmp	r3, r2
 8002810:	d126      	bne.n	8002860 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002812:	693b      	ldr	r3, [r7, #16]
 8002814:	4a0c      	ldr	r2, [pc, #48]	@ (8002848 <HAL_ADC_ConfigChannel+0x380>)
 8002816:	4013      	ands	r3, r2
 8002818:	4a03      	ldr	r2, [pc, #12]	@ (8002828 <HAL_ADC_ConfigChannel+0x360>)
 800281a:	0019      	movs	r1, r3
 800281c:	0010      	movs	r0, r2
 800281e:	f7ff fbad 	bl	8001f7c <LL_ADC_SetCommonPathInternalCh>
 8002822:	e01d      	b.n	8002860 <HAL_ADC_ConfigChannel+0x398>
 8002824:	80000004 	.word	0x80000004
 8002828:	40012708 	.word	0x40012708
 800282c:	b0001000 	.word	0xb0001000
 8002830:	20000048 	.word	0x20000048
 8002834:	00030d40 	.word	0x00030d40
 8002838:	b8004000 	.word	0xb8004000
 800283c:	b4002000 	.word	0xb4002000
 8002840:	ff7fffff 	.word	0xff7fffff
 8002844:	feffffff 	.word	0xfeffffff
 8002848:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002850:	2220      	movs	r2, #32
 8002852:	431a      	orrs	r2, r3
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8002858:	2317      	movs	r3, #23
 800285a:	18fb      	adds	r3, r7, r3
 800285c:	2201      	movs	r2, #1
 800285e:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	2254      	movs	r2, #84	@ 0x54
 8002864:	2100      	movs	r1, #0
 8002866:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 8002868:	2317      	movs	r3, #23
 800286a:	18fb      	adds	r3, r7, r3
 800286c:	781b      	ldrb	r3, [r3, #0]
}
 800286e:	0018      	movs	r0, r3
 8002870:	46bd      	mov	sp, r7
 8002872:	b006      	add	sp, #24
 8002874:	bd80      	pop	{r7, pc}
 8002876:	46c0      	nop			@ (mov r8, r8)

08002878 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002878:	b580      	push	{r7, lr}
 800287a:	b082      	sub	sp, #8
 800287c:	af00      	add	r7, sp, #0
 800287e:	0002      	movs	r2, r0
 8002880:	1dfb      	adds	r3, r7, #7
 8002882:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002884:	1dfb      	adds	r3, r7, #7
 8002886:	781b      	ldrb	r3, [r3, #0]
 8002888:	2b7f      	cmp	r3, #127	@ 0x7f
 800288a:	d809      	bhi.n	80028a0 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800288c:	1dfb      	adds	r3, r7, #7
 800288e:	781b      	ldrb	r3, [r3, #0]
 8002890:	001a      	movs	r2, r3
 8002892:	231f      	movs	r3, #31
 8002894:	401a      	ands	r2, r3
 8002896:	4b04      	ldr	r3, [pc, #16]	@ (80028a8 <__NVIC_EnableIRQ+0x30>)
 8002898:	2101      	movs	r1, #1
 800289a:	4091      	lsls	r1, r2
 800289c:	000a      	movs	r2, r1
 800289e:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 80028a0:	46c0      	nop			@ (mov r8, r8)
 80028a2:	46bd      	mov	sp, r7
 80028a4:	b002      	add	sp, #8
 80028a6:	bd80      	pop	{r7, pc}
 80028a8:	e000e100 	.word	0xe000e100

080028ac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80028ac:	b590      	push	{r4, r7, lr}
 80028ae:	b083      	sub	sp, #12
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	0002      	movs	r2, r0
 80028b4:	6039      	str	r1, [r7, #0]
 80028b6:	1dfb      	adds	r3, r7, #7
 80028b8:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80028ba:	1dfb      	adds	r3, r7, #7
 80028bc:	781b      	ldrb	r3, [r3, #0]
 80028be:	2b7f      	cmp	r3, #127	@ 0x7f
 80028c0:	d828      	bhi.n	8002914 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80028c2:	4a2f      	ldr	r2, [pc, #188]	@ (8002980 <__NVIC_SetPriority+0xd4>)
 80028c4:	1dfb      	adds	r3, r7, #7
 80028c6:	781b      	ldrb	r3, [r3, #0]
 80028c8:	b25b      	sxtb	r3, r3
 80028ca:	089b      	lsrs	r3, r3, #2
 80028cc:	33c0      	adds	r3, #192	@ 0xc0
 80028ce:	009b      	lsls	r3, r3, #2
 80028d0:	589b      	ldr	r3, [r3, r2]
 80028d2:	1dfa      	adds	r2, r7, #7
 80028d4:	7812      	ldrb	r2, [r2, #0]
 80028d6:	0011      	movs	r1, r2
 80028d8:	2203      	movs	r2, #3
 80028da:	400a      	ands	r2, r1
 80028dc:	00d2      	lsls	r2, r2, #3
 80028de:	21ff      	movs	r1, #255	@ 0xff
 80028e0:	4091      	lsls	r1, r2
 80028e2:	000a      	movs	r2, r1
 80028e4:	43d2      	mvns	r2, r2
 80028e6:	401a      	ands	r2, r3
 80028e8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80028ea:	683b      	ldr	r3, [r7, #0]
 80028ec:	019b      	lsls	r3, r3, #6
 80028ee:	22ff      	movs	r2, #255	@ 0xff
 80028f0:	401a      	ands	r2, r3
 80028f2:	1dfb      	adds	r3, r7, #7
 80028f4:	781b      	ldrb	r3, [r3, #0]
 80028f6:	0018      	movs	r0, r3
 80028f8:	2303      	movs	r3, #3
 80028fa:	4003      	ands	r3, r0
 80028fc:	00db      	lsls	r3, r3, #3
 80028fe:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002900:	481f      	ldr	r0, [pc, #124]	@ (8002980 <__NVIC_SetPriority+0xd4>)
 8002902:	1dfb      	adds	r3, r7, #7
 8002904:	781b      	ldrb	r3, [r3, #0]
 8002906:	b25b      	sxtb	r3, r3
 8002908:	089b      	lsrs	r3, r3, #2
 800290a:	430a      	orrs	r2, r1
 800290c:	33c0      	adds	r3, #192	@ 0xc0
 800290e:	009b      	lsls	r3, r3, #2
 8002910:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8002912:	e031      	b.n	8002978 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002914:	4a1b      	ldr	r2, [pc, #108]	@ (8002984 <__NVIC_SetPriority+0xd8>)
 8002916:	1dfb      	adds	r3, r7, #7
 8002918:	781b      	ldrb	r3, [r3, #0]
 800291a:	0019      	movs	r1, r3
 800291c:	230f      	movs	r3, #15
 800291e:	400b      	ands	r3, r1
 8002920:	3b08      	subs	r3, #8
 8002922:	089b      	lsrs	r3, r3, #2
 8002924:	3306      	adds	r3, #6
 8002926:	009b      	lsls	r3, r3, #2
 8002928:	18d3      	adds	r3, r2, r3
 800292a:	3304      	adds	r3, #4
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	1dfa      	adds	r2, r7, #7
 8002930:	7812      	ldrb	r2, [r2, #0]
 8002932:	0011      	movs	r1, r2
 8002934:	2203      	movs	r2, #3
 8002936:	400a      	ands	r2, r1
 8002938:	00d2      	lsls	r2, r2, #3
 800293a:	21ff      	movs	r1, #255	@ 0xff
 800293c:	4091      	lsls	r1, r2
 800293e:	000a      	movs	r2, r1
 8002940:	43d2      	mvns	r2, r2
 8002942:	401a      	ands	r2, r3
 8002944:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002946:	683b      	ldr	r3, [r7, #0]
 8002948:	019b      	lsls	r3, r3, #6
 800294a:	22ff      	movs	r2, #255	@ 0xff
 800294c:	401a      	ands	r2, r3
 800294e:	1dfb      	adds	r3, r7, #7
 8002950:	781b      	ldrb	r3, [r3, #0]
 8002952:	0018      	movs	r0, r3
 8002954:	2303      	movs	r3, #3
 8002956:	4003      	ands	r3, r0
 8002958:	00db      	lsls	r3, r3, #3
 800295a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800295c:	4809      	ldr	r0, [pc, #36]	@ (8002984 <__NVIC_SetPriority+0xd8>)
 800295e:	1dfb      	adds	r3, r7, #7
 8002960:	781b      	ldrb	r3, [r3, #0]
 8002962:	001c      	movs	r4, r3
 8002964:	230f      	movs	r3, #15
 8002966:	4023      	ands	r3, r4
 8002968:	3b08      	subs	r3, #8
 800296a:	089b      	lsrs	r3, r3, #2
 800296c:	430a      	orrs	r2, r1
 800296e:	3306      	adds	r3, #6
 8002970:	009b      	lsls	r3, r3, #2
 8002972:	18c3      	adds	r3, r0, r3
 8002974:	3304      	adds	r3, #4
 8002976:	601a      	str	r2, [r3, #0]
}
 8002978:	46c0      	nop			@ (mov r8, r8)
 800297a:	46bd      	mov	sp, r7
 800297c:	b003      	add	sp, #12
 800297e:	bd90      	pop	{r4, r7, pc}
 8002980:	e000e100 	.word	0xe000e100
 8002984:	e000ed00 	.word	0xe000ed00

08002988 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002988:	b580      	push	{r7, lr}
 800298a:	b082      	sub	sp, #8
 800298c:	af00      	add	r7, sp, #0
 800298e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	1e5a      	subs	r2, r3, #1
 8002994:	2380      	movs	r3, #128	@ 0x80
 8002996:	045b      	lsls	r3, r3, #17
 8002998:	429a      	cmp	r2, r3
 800299a:	d301      	bcc.n	80029a0 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 800299c:	2301      	movs	r3, #1
 800299e:	e010      	b.n	80029c2 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80029a0:	4b0a      	ldr	r3, [pc, #40]	@ (80029cc <SysTick_Config+0x44>)
 80029a2:	687a      	ldr	r2, [r7, #4]
 80029a4:	3a01      	subs	r2, #1
 80029a6:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80029a8:	2301      	movs	r3, #1
 80029aa:	425b      	negs	r3, r3
 80029ac:	2103      	movs	r1, #3
 80029ae:	0018      	movs	r0, r3
 80029b0:	f7ff ff7c 	bl	80028ac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80029b4:	4b05      	ldr	r3, [pc, #20]	@ (80029cc <SysTick_Config+0x44>)
 80029b6:	2200      	movs	r2, #0
 80029b8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80029ba:	4b04      	ldr	r3, [pc, #16]	@ (80029cc <SysTick_Config+0x44>)
 80029bc:	2207      	movs	r2, #7
 80029be:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80029c0:	2300      	movs	r3, #0
}
 80029c2:	0018      	movs	r0, r3
 80029c4:	46bd      	mov	sp, r7
 80029c6:	b002      	add	sp, #8
 80029c8:	bd80      	pop	{r7, pc}
 80029ca:	46c0      	nop			@ (mov r8, r8)
 80029cc:	e000e010 	.word	0xe000e010

080029d0 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80029d0:	b580      	push	{r7, lr}
 80029d2:	b084      	sub	sp, #16
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	60b9      	str	r1, [r7, #8]
 80029d8:	607a      	str	r2, [r7, #4]
 80029da:	210f      	movs	r1, #15
 80029dc:	187b      	adds	r3, r7, r1
 80029de:	1c02      	adds	r2, r0, #0
 80029e0:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 80029e2:	68ba      	ldr	r2, [r7, #8]
 80029e4:	187b      	adds	r3, r7, r1
 80029e6:	781b      	ldrb	r3, [r3, #0]
 80029e8:	b25b      	sxtb	r3, r3
 80029ea:	0011      	movs	r1, r2
 80029ec:	0018      	movs	r0, r3
 80029ee:	f7ff ff5d 	bl	80028ac <__NVIC_SetPriority>
}
 80029f2:	46c0      	nop			@ (mov r8, r8)
 80029f4:	46bd      	mov	sp, r7
 80029f6:	b004      	add	sp, #16
 80029f8:	bd80      	pop	{r7, pc}

080029fa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80029fa:	b580      	push	{r7, lr}
 80029fc:	b082      	sub	sp, #8
 80029fe:	af00      	add	r7, sp, #0
 8002a00:	0002      	movs	r2, r0
 8002a02:	1dfb      	adds	r3, r7, #7
 8002a04:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002a06:	1dfb      	adds	r3, r7, #7
 8002a08:	781b      	ldrb	r3, [r3, #0]
 8002a0a:	b25b      	sxtb	r3, r3
 8002a0c:	0018      	movs	r0, r3
 8002a0e:	f7ff ff33 	bl	8002878 <__NVIC_EnableIRQ>
}
 8002a12:	46c0      	nop			@ (mov r8, r8)
 8002a14:	46bd      	mov	sp, r7
 8002a16:	b002      	add	sp, #8
 8002a18:	bd80      	pop	{r7, pc}

08002a1a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002a1a:	b580      	push	{r7, lr}
 8002a1c:	b082      	sub	sp, #8
 8002a1e:	af00      	add	r7, sp, #0
 8002a20:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	0018      	movs	r0, r3
 8002a26:	f7ff ffaf 	bl	8002988 <SysTick_Config>
 8002a2a:	0003      	movs	r3, r0
}
 8002a2c:	0018      	movs	r0, r3
 8002a2e:	46bd      	mov	sp, r7
 8002a30:	b002      	add	sp, #8
 8002a32:	bd80      	pop	{r7, pc}

08002a34 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002a34:	b580      	push	{r7, lr}
 8002a36:	b086      	sub	sp, #24
 8002a38:	af00      	add	r7, sp, #0
 8002a3a:	6078      	str	r0, [r7, #4]
 8002a3c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002a3e:	2300      	movs	r3, #0
 8002a40:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002a42:	e147      	b.n	8002cd4 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002a44:	683b      	ldr	r3, [r7, #0]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	2101      	movs	r1, #1
 8002a4a:	697a      	ldr	r2, [r7, #20]
 8002a4c:	4091      	lsls	r1, r2
 8002a4e:	000a      	movs	r2, r1
 8002a50:	4013      	ands	r3, r2
 8002a52:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d100      	bne.n	8002a5c <HAL_GPIO_Init+0x28>
 8002a5a:	e138      	b.n	8002cce <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002a5c:	683b      	ldr	r3, [r7, #0]
 8002a5e:	685b      	ldr	r3, [r3, #4]
 8002a60:	2203      	movs	r2, #3
 8002a62:	4013      	ands	r3, r2
 8002a64:	2b01      	cmp	r3, #1
 8002a66:	d005      	beq.n	8002a74 <HAL_GPIO_Init+0x40>
 8002a68:	683b      	ldr	r3, [r7, #0]
 8002a6a:	685b      	ldr	r3, [r3, #4]
 8002a6c:	2203      	movs	r2, #3
 8002a6e:	4013      	ands	r3, r2
 8002a70:	2b02      	cmp	r3, #2
 8002a72:	d130      	bne.n	8002ad6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	689b      	ldr	r3, [r3, #8]
 8002a78:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002a7a:	697b      	ldr	r3, [r7, #20]
 8002a7c:	005b      	lsls	r3, r3, #1
 8002a7e:	2203      	movs	r2, #3
 8002a80:	409a      	lsls	r2, r3
 8002a82:	0013      	movs	r3, r2
 8002a84:	43da      	mvns	r2, r3
 8002a86:	693b      	ldr	r3, [r7, #16]
 8002a88:	4013      	ands	r3, r2
 8002a8a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002a8c:	683b      	ldr	r3, [r7, #0]
 8002a8e:	68da      	ldr	r2, [r3, #12]
 8002a90:	697b      	ldr	r3, [r7, #20]
 8002a92:	005b      	lsls	r3, r3, #1
 8002a94:	409a      	lsls	r2, r3
 8002a96:	0013      	movs	r3, r2
 8002a98:	693a      	ldr	r2, [r7, #16]
 8002a9a:	4313      	orrs	r3, r2
 8002a9c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	693a      	ldr	r2, [r7, #16]
 8002aa2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	685b      	ldr	r3, [r3, #4]
 8002aa8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002aaa:	2201      	movs	r2, #1
 8002aac:	697b      	ldr	r3, [r7, #20]
 8002aae:	409a      	lsls	r2, r3
 8002ab0:	0013      	movs	r3, r2
 8002ab2:	43da      	mvns	r2, r3
 8002ab4:	693b      	ldr	r3, [r7, #16]
 8002ab6:	4013      	ands	r3, r2
 8002ab8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002aba:	683b      	ldr	r3, [r7, #0]
 8002abc:	685b      	ldr	r3, [r3, #4]
 8002abe:	091b      	lsrs	r3, r3, #4
 8002ac0:	2201      	movs	r2, #1
 8002ac2:	401a      	ands	r2, r3
 8002ac4:	697b      	ldr	r3, [r7, #20]
 8002ac6:	409a      	lsls	r2, r3
 8002ac8:	0013      	movs	r3, r2
 8002aca:	693a      	ldr	r2, [r7, #16]
 8002acc:	4313      	orrs	r3, r2
 8002ace:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	693a      	ldr	r2, [r7, #16]
 8002ad4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002ad6:	683b      	ldr	r3, [r7, #0]
 8002ad8:	685b      	ldr	r3, [r3, #4]
 8002ada:	2203      	movs	r2, #3
 8002adc:	4013      	ands	r3, r2
 8002ade:	2b03      	cmp	r3, #3
 8002ae0:	d017      	beq.n	8002b12 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	68db      	ldr	r3, [r3, #12]
 8002ae6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8002ae8:	697b      	ldr	r3, [r7, #20]
 8002aea:	005b      	lsls	r3, r3, #1
 8002aec:	2203      	movs	r2, #3
 8002aee:	409a      	lsls	r2, r3
 8002af0:	0013      	movs	r3, r2
 8002af2:	43da      	mvns	r2, r3
 8002af4:	693b      	ldr	r3, [r7, #16]
 8002af6:	4013      	ands	r3, r2
 8002af8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002afa:	683b      	ldr	r3, [r7, #0]
 8002afc:	689a      	ldr	r2, [r3, #8]
 8002afe:	697b      	ldr	r3, [r7, #20]
 8002b00:	005b      	lsls	r3, r3, #1
 8002b02:	409a      	lsls	r2, r3
 8002b04:	0013      	movs	r3, r2
 8002b06:	693a      	ldr	r2, [r7, #16]
 8002b08:	4313      	orrs	r3, r2
 8002b0a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	693a      	ldr	r2, [r7, #16]
 8002b10:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002b12:	683b      	ldr	r3, [r7, #0]
 8002b14:	685b      	ldr	r3, [r3, #4]
 8002b16:	2203      	movs	r2, #3
 8002b18:	4013      	ands	r3, r2
 8002b1a:	2b02      	cmp	r3, #2
 8002b1c:	d123      	bne.n	8002b66 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002b1e:	697b      	ldr	r3, [r7, #20]
 8002b20:	08da      	lsrs	r2, r3, #3
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	3208      	adds	r2, #8
 8002b26:	0092      	lsls	r2, r2, #2
 8002b28:	58d3      	ldr	r3, [r2, r3]
 8002b2a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002b2c:	697b      	ldr	r3, [r7, #20]
 8002b2e:	2207      	movs	r2, #7
 8002b30:	4013      	ands	r3, r2
 8002b32:	009b      	lsls	r3, r3, #2
 8002b34:	220f      	movs	r2, #15
 8002b36:	409a      	lsls	r2, r3
 8002b38:	0013      	movs	r3, r2
 8002b3a:	43da      	mvns	r2, r3
 8002b3c:	693b      	ldr	r3, [r7, #16]
 8002b3e:	4013      	ands	r3, r2
 8002b40:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002b42:	683b      	ldr	r3, [r7, #0]
 8002b44:	691a      	ldr	r2, [r3, #16]
 8002b46:	697b      	ldr	r3, [r7, #20]
 8002b48:	2107      	movs	r1, #7
 8002b4a:	400b      	ands	r3, r1
 8002b4c:	009b      	lsls	r3, r3, #2
 8002b4e:	409a      	lsls	r2, r3
 8002b50:	0013      	movs	r3, r2
 8002b52:	693a      	ldr	r2, [r7, #16]
 8002b54:	4313      	orrs	r3, r2
 8002b56:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002b58:	697b      	ldr	r3, [r7, #20]
 8002b5a:	08da      	lsrs	r2, r3, #3
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	3208      	adds	r2, #8
 8002b60:	0092      	lsls	r2, r2, #2
 8002b62:	6939      	ldr	r1, [r7, #16]
 8002b64:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002b6c:	697b      	ldr	r3, [r7, #20]
 8002b6e:	005b      	lsls	r3, r3, #1
 8002b70:	2203      	movs	r2, #3
 8002b72:	409a      	lsls	r2, r3
 8002b74:	0013      	movs	r3, r2
 8002b76:	43da      	mvns	r2, r3
 8002b78:	693b      	ldr	r3, [r7, #16]
 8002b7a:	4013      	ands	r3, r2
 8002b7c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002b7e:	683b      	ldr	r3, [r7, #0]
 8002b80:	685b      	ldr	r3, [r3, #4]
 8002b82:	2203      	movs	r2, #3
 8002b84:	401a      	ands	r2, r3
 8002b86:	697b      	ldr	r3, [r7, #20]
 8002b88:	005b      	lsls	r3, r3, #1
 8002b8a:	409a      	lsls	r2, r3
 8002b8c:	0013      	movs	r3, r2
 8002b8e:	693a      	ldr	r2, [r7, #16]
 8002b90:	4313      	orrs	r3, r2
 8002b92:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	693a      	ldr	r2, [r7, #16]
 8002b98:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002b9a:	683b      	ldr	r3, [r7, #0]
 8002b9c:	685a      	ldr	r2, [r3, #4]
 8002b9e:	23c0      	movs	r3, #192	@ 0xc0
 8002ba0:	029b      	lsls	r3, r3, #10
 8002ba2:	4013      	ands	r3, r2
 8002ba4:	d100      	bne.n	8002ba8 <HAL_GPIO_Init+0x174>
 8002ba6:	e092      	b.n	8002cce <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8002ba8:	4a50      	ldr	r2, [pc, #320]	@ (8002cec <HAL_GPIO_Init+0x2b8>)
 8002baa:	697b      	ldr	r3, [r7, #20]
 8002bac:	089b      	lsrs	r3, r3, #2
 8002bae:	3318      	adds	r3, #24
 8002bb0:	009b      	lsls	r3, r3, #2
 8002bb2:	589b      	ldr	r3, [r3, r2]
 8002bb4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8002bb6:	697b      	ldr	r3, [r7, #20]
 8002bb8:	2203      	movs	r2, #3
 8002bba:	4013      	ands	r3, r2
 8002bbc:	00db      	lsls	r3, r3, #3
 8002bbe:	220f      	movs	r2, #15
 8002bc0:	409a      	lsls	r2, r3
 8002bc2:	0013      	movs	r3, r2
 8002bc4:	43da      	mvns	r2, r3
 8002bc6:	693b      	ldr	r3, [r7, #16]
 8002bc8:	4013      	ands	r3, r2
 8002bca:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8002bcc:	687a      	ldr	r2, [r7, #4]
 8002bce:	23a0      	movs	r3, #160	@ 0xa0
 8002bd0:	05db      	lsls	r3, r3, #23
 8002bd2:	429a      	cmp	r2, r3
 8002bd4:	d013      	beq.n	8002bfe <HAL_GPIO_Init+0x1ca>
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	4a45      	ldr	r2, [pc, #276]	@ (8002cf0 <HAL_GPIO_Init+0x2bc>)
 8002bda:	4293      	cmp	r3, r2
 8002bdc:	d00d      	beq.n	8002bfa <HAL_GPIO_Init+0x1c6>
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	4a44      	ldr	r2, [pc, #272]	@ (8002cf4 <HAL_GPIO_Init+0x2c0>)
 8002be2:	4293      	cmp	r3, r2
 8002be4:	d007      	beq.n	8002bf6 <HAL_GPIO_Init+0x1c2>
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	4a43      	ldr	r2, [pc, #268]	@ (8002cf8 <HAL_GPIO_Init+0x2c4>)
 8002bea:	4293      	cmp	r3, r2
 8002bec:	d101      	bne.n	8002bf2 <HAL_GPIO_Init+0x1be>
 8002bee:	2303      	movs	r3, #3
 8002bf0:	e006      	b.n	8002c00 <HAL_GPIO_Init+0x1cc>
 8002bf2:	2305      	movs	r3, #5
 8002bf4:	e004      	b.n	8002c00 <HAL_GPIO_Init+0x1cc>
 8002bf6:	2302      	movs	r3, #2
 8002bf8:	e002      	b.n	8002c00 <HAL_GPIO_Init+0x1cc>
 8002bfa:	2301      	movs	r3, #1
 8002bfc:	e000      	b.n	8002c00 <HAL_GPIO_Init+0x1cc>
 8002bfe:	2300      	movs	r3, #0
 8002c00:	697a      	ldr	r2, [r7, #20]
 8002c02:	2103      	movs	r1, #3
 8002c04:	400a      	ands	r2, r1
 8002c06:	00d2      	lsls	r2, r2, #3
 8002c08:	4093      	lsls	r3, r2
 8002c0a:	693a      	ldr	r2, [r7, #16]
 8002c0c:	4313      	orrs	r3, r2
 8002c0e:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8002c10:	4936      	ldr	r1, [pc, #216]	@ (8002cec <HAL_GPIO_Init+0x2b8>)
 8002c12:	697b      	ldr	r3, [r7, #20]
 8002c14:	089b      	lsrs	r3, r3, #2
 8002c16:	3318      	adds	r3, #24
 8002c18:	009b      	lsls	r3, r3, #2
 8002c1a:	693a      	ldr	r2, [r7, #16]
 8002c1c:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002c1e:	4b33      	ldr	r3, [pc, #204]	@ (8002cec <HAL_GPIO_Init+0x2b8>)
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	43da      	mvns	r2, r3
 8002c28:	693b      	ldr	r3, [r7, #16]
 8002c2a:	4013      	ands	r3, r2
 8002c2c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002c2e:	683b      	ldr	r3, [r7, #0]
 8002c30:	685a      	ldr	r2, [r3, #4]
 8002c32:	2380      	movs	r3, #128	@ 0x80
 8002c34:	035b      	lsls	r3, r3, #13
 8002c36:	4013      	ands	r3, r2
 8002c38:	d003      	beq.n	8002c42 <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8002c3a:	693a      	ldr	r2, [r7, #16]
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	4313      	orrs	r3, r2
 8002c40:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002c42:	4b2a      	ldr	r3, [pc, #168]	@ (8002cec <HAL_GPIO_Init+0x2b8>)
 8002c44:	693a      	ldr	r2, [r7, #16]
 8002c46:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8002c48:	4b28      	ldr	r3, [pc, #160]	@ (8002cec <HAL_GPIO_Init+0x2b8>)
 8002c4a:	685b      	ldr	r3, [r3, #4]
 8002c4c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	43da      	mvns	r2, r3
 8002c52:	693b      	ldr	r3, [r7, #16]
 8002c54:	4013      	ands	r3, r2
 8002c56:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002c58:	683b      	ldr	r3, [r7, #0]
 8002c5a:	685a      	ldr	r2, [r3, #4]
 8002c5c:	2380      	movs	r3, #128	@ 0x80
 8002c5e:	039b      	lsls	r3, r3, #14
 8002c60:	4013      	ands	r3, r2
 8002c62:	d003      	beq.n	8002c6c <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8002c64:	693a      	ldr	r2, [r7, #16]
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	4313      	orrs	r3, r2
 8002c6a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002c6c:	4b1f      	ldr	r3, [pc, #124]	@ (8002cec <HAL_GPIO_Init+0x2b8>)
 8002c6e:	693a      	ldr	r2, [r7, #16]
 8002c70:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002c72:	4a1e      	ldr	r2, [pc, #120]	@ (8002cec <HAL_GPIO_Init+0x2b8>)
 8002c74:	2384      	movs	r3, #132	@ 0x84
 8002c76:	58d3      	ldr	r3, [r2, r3]
 8002c78:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	43da      	mvns	r2, r3
 8002c7e:	693b      	ldr	r3, [r7, #16]
 8002c80:	4013      	ands	r3, r2
 8002c82:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002c84:	683b      	ldr	r3, [r7, #0]
 8002c86:	685a      	ldr	r2, [r3, #4]
 8002c88:	2380      	movs	r3, #128	@ 0x80
 8002c8a:	029b      	lsls	r3, r3, #10
 8002c8c:	4013      	ands	r3, r2
 8002c8e:	d003      	beq.n	8002c98 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8002c90:	693a      	ldr	r2, [r7, #16]
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	4313      	orrs	r3, r2
 8002c96:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002c98:	4914      	ldr	r1, [pc, #80]	@ (8002cec <HAL_GPIO_Init+0x2b8>)
 8002c9a:	2284      	movs	r2, #132	@ 0x84
 8002c9c:	693b      	ldr	r3, [r7, #16]
 8002c9e:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8002ca0:	4a12      	ldr	r2, [pc, #72]	@ (8002cec <HAL_GPIO_Init+0x2b8>)
 8002ca2:	2380      	movs	r3, #128	@ 0x80
 8002ca4:	58d3      	ldr	r3, [r2, r3]
 8002ca6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	43da      	mvns	r2, r3
 8002cac:	693b      	ldr	r3, [r7, #16]
 8002cae:	4013      	ands	r3, r2
 8002cb0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002cb2:	683b      	ldr	r3, [r7, #0]
 8002cb4:	685a      	ldr	r2, [r3, #4]
 8002cb6:	2380      	movs	r3, #128	@ 0x80
 8002cb8:	025b      	lsls	r3, r3, #9
 8002cba:	4013      	ands	r3, r2
 8002cbc:	d003      	beq.n	8002cc6 <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8002cbe:	693a      	ldr	r2, [r7, #16]
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	4313      	orrs	r3, r2
 8002cc4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002cc6:	4909      	ldr	r1, [pc, #36]	@ (8002cec <HAL_GPIO_Init+0x2b8>)
 8002cc8:	2280      	movs	r2, #128	@ 0x80
 8002cca:	693b      	ldr	r3, [r7, #16]
 8002ccc:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8002cce:	697b      	ldr	r3, [r7, #20]
 8002cd0:	3301      	adds	r3, #1
 8002cd2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002cd4:	683b      	ldr	r3, [r7, #0]
 8002cd6:	681a      	ldr	r2, [r3, #0]
 8002cd8:	697b      	ldr	r3, [r7, #20]
 8002cda:	40da      	lsrs	r2, r3
 8002cdc:	1e13      	subs	r3, r2, #0
 8002cde:	d000      	beq.n	8002ce2 <HAL_GPIO_Init+0x2ae>
 8002ce0:	e6b0      	b.n	8002a44 <HAL_GPIO_Init+0x10>
  }
}
 8002ce2:	46c0      	nop			@ (mov r8, r8)
 8002ce4:	46c0      	nop			@ (mov r8, r8)
 8002ce6:	46bd      	mov	sp, r7
 8002ce8:	b006      	add	sp, #24
 8002cea:	bd80      	pop	{r7, pc}
 8002cec:	40021800 	.word	0x40021800
 8002cf0:	50000400 	.word	0x50000400
 8002cf4:	50000800 	.word	0x50000800
 8002cf8:	50000c00 	.word	0x50000c00

08002cfc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002cfc:	b580      	push	{r7, lr}
 8002cfe:	b084      	sub	sp, #16
 8002d00:	af00      	add	r7, sp, #0
 8002d02:	6078      	str	r0, [r7, #4]
 8002d04:	000a      	movs	r2, r1
 8002d06:	1cbb      	adds	r3, r7, #2
 8002d08:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	691b      	ldr	r3, [r3, #16]
 8002d0e:	1cba      	adds	r2, r7, #2
 8002d10:	8812      	ldrh	r2, [r2, #0]
 8002d12:	4013      	ands	r3, r2
 8002d14:	d004      	beq.n	8002d20 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8002d16:	230f      	movs	r3, #15
 8002d18:	18fb      	adds	r3, r7, r3
 8002d1a:	2201      	movs	r2, #1
 8002d1c:	701a      	strb	r2, [r3, #0]
 8002d1e:	e003      	b.n	8002d28 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002d20:	230f      	movs	r3, #15
 8002d22:	18fb      	adds	r3, r7, r3
 8002d24:	2200      	movs	r2, #0
 8002d26:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8002d28:	230f      	movs	r3, #15
 8002d2a:	18fb      	adds	r3, r7, r3
 8002d2c:	781b      	ldrb	r3, [r3, #0]
}
 8002d2e:	0018      	movs	r0, r3
 8002d30:	46bd      	mov	sp, r7
 8002d32:	b004      	add	sp, #16
 8002d34:	bd80      	pop	{r7, pc}

08002d36 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002d36:	b580      	push	{r7, lr}
 8002d38:	b082      	sub	sp, #8
 8002d3a:	af00      	add	r7, sp, #0
 8002d3c:	6078      	str	r0, [r7, #4]
 8002d3e:	0008      	movs	r0, r1
 8002d40:	0011      	movs	r1, r2
 8002d42:	1cbb      	adds	r3, r7, #2
 8002d44:	1c02      	adds	r2, r0, #0
 8002d46:	801a      	strh	r2, [r3, #0]
 8002d48:	1c7b      	adds	r3, r7, #1
 8002d4a:	1c0a      	adds	r2, r1, #0
 8002d4c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002d4e:	1c7b      	adds	r3, r7, #1
 8002d50:	781b      	ldrb	r3, [r3, #0]
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d004      	beq.n	8002d60 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002d56:	1cbb      	adds	r3, r7, #2
 8002d58:	881a      	ldrh	r2, [r3, #0]
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002d5e:	e003      	b.n	8002d68 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002d60:	1cbb      	adds	r3, r7, #2
 8002d62:	881a      	ldrh	r2, [r3, #0]
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002d68:	46c0      	nop			@ (mov r8, r8)
 8002d6a:	46bd      	mov	sp, r7
 8002d6c:	b002      	add	sp, #8
 8002d6e:	bd80      	pop	{r7, pc}

08002d70 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002d70:	b580      	push	{r7, lr}
 8002d72:	b084      	sub	sp, #16
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	6078      	str	r0, [r7, #4]
 8002d78:	000a      	movs	r2, r1
 8002d7a:	1cbb      	adds	r3, r7, #2
 8002d7c:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	695b      	ldr	r3, [r3, #20]
 8002d82:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002d84:	1cbb      	adds	r3, r7, #2
 8002d86:	881b      	ldrh	r3, [r3, #0]
 8002d88:	68fa      	ldr	r2, [r7, #12]
 8002d8a:	4013      	ands	r3, r2
 8002d8c:	041a      	lsls	r2, r3, #16
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	43db      	mvns	r3, r3
 8002d92:	1cb9      	adds	r1, r7, #2
 8002d94:	8809      	ldrh	r1, [r1, #0]
 8002d96:	400b      	ands	r3, r1
 8002d98:	431a      	orrs	r2, r3
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	619a      	str	r2, [r3, #24]
}
 8002d9e:	46c0      	nop			@ (mov r8, r8)
 8002da0:	46bd      	mov	sp, r7
 8002da2:	b004      	add	sp, #16
 8002da4:	bd80      	pop	{r7, pc}
	...

08002da8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002da8:	b580      	push	{r7, lr}
 8002daa:	b082      	sub	sp, #8
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	0002      	movs	r2, r0
 8002db0:	1dbb      	adds	r3, r7, #6
 8002db2:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0x00u)
 8002db4:	4b10      	ldr	r3, [pc, #64]	@ (8002df8 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8002db6:	68db      	ldr	r3, [r3, #12]
 8002db8:	1dba      	adds	r2, r7, #6
 8002dba:	8812      	ldrh	r2, [r2, #0]
 8002dbc:	4013      	ands	r3, r2
 8002dbe:	d008      	beq.n	8002dd2 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 8002dc0:	4b0d      	ldr	r3, [pc, #52]	@ (8002df8 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8002dc2:	1dba      	adds	r2, r7, #6
 8002dc4:	8812      	ldrh	r2, [r2, #0]
 8002dc6:	60da      	str	r2, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 8002dc8:	1dbb      	adds	r3, r7, #6
 8002dca:	881b      	ldrh	r3, [r3, #0]
 8002dcc:	0018      	movs	r0, r3
 8002dce:	f000 f815 	bl	8002dfc <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0x00u)
 8002dd2:	4b09      	ldr	r3, [pc, #36]	@ (8002df8 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8002dd4:	691b      	ldr	r3, [r3, #16]
 8002dd6:	1dba      	adds	r2, r7, #6
 8002dd8:	8812      	ldrh	r2, [r2, #0]
 8002dda:	4013      	ands	r3, r2
 8002ddc:	d008      	beq.n	8002df0 <HAL_GPIO_EXTI_IRQHandler+0x48>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 8002dde:	4b06      	ldr	r3, [pc, #24]	@ (8002df8 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8002de0:	1dba      	adds	r2, r7, #6
 8002de2:	8812      	ldrh	r2, [r2, #0]
 8002de4:	611a      	str	r2, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 8002de6:	1dbb      	adds	r3, r7, #6
 8002de8:	881b      	ldrh	r3, [r3, #0]
 8002dea:	0018      	movs	r0, r3
 8002dec:	f7fe f9a4 	bl	8001138 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 8002df0:	46c0      	nop			@ (mov r8, r8)
 8002df2:	46bd      	mov	sp, r7
 8002df4:	b002      	add	sp, #8
 8002df6:	bd80      	pop	{r7, pc}
 8002df8:	40021800 	.word	0x40021800

08002dfc <HAL_GPIO_EXTI_Rising_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 8002dfc:	b580      	push	{r7, lr}
 8002dfe:	b082      	sub	sp, #8
 8002e00:	af00      	add	r7, sp, #0
 8002e02:	0002      	movs	r2, r0
 8002e04:	1dbb      	adds	r3, r7, #6
 8002e06:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Rising_Callback could be implemented in the user file
   */
}
 8002e08:	46c0      	nop			@ (mov r8, r8)
 8002e0a:	46bd      	mov	sp, r7
 8002e0c:	b002      	add	sp, #8
 8002e0e:	bd80      	pop	{r7, pc}

08002e10 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002e10:	b580      	push	{r7, lr}
 8002e12:	b082      	sub	sp, #8
 8002e14:	af00      	add	r7, sp, #0
 8002e16:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d101      	bne.n	8002e22 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002e1e:	2301      	movs	r3, #1
 8002e20:	e08f      	b.n	8002f42 <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	2241      	movs	r2, #65	@ 0x41
 8002e26:	5c9b      	ldrb	r3, [r3, r2]
 8002e28:	b2db      	uxtb	r3, r3
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d107      	bne.n	8002e3e <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	2240      	movs	r2, #64	@ 0x40
 8002e32:	2100      	movs	r1, #0
 8002e34:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	0018      	movs	r0, r3
 8002e3a:	f7fe fe83 	bl	8001b44 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	2241      	movs	r2, #65	@ 0x41
 8002e42:	2124      	movs	r1, #36	@ 0x24
 8002e44:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	681a      	ldr	r2, [r3, #0]
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	2101      	movs	r1, #1
 8002e52:	438a      	bics	r2, r1
 8002e54:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	685a      	ldr	r2, [r3, #4]
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	493b      	ldr	r1, [pc, #236]	@ (8002f4c <HAL_I2C_Init+0x13c>)
 8002e60:	400a      	ands	r2, r1
 8002e62:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	689a      	ldr	r2, [r3, #8]
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	4938      	ldr	r1, [pc, #224]	@ (8002f50 <HAL_I2C_Init+0x140>)
 8002e70:	400a      	ands	r2, r1
 8002e72:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	68db      	ldr	r3, [r3, #12]
 8002e78:	2b01      	cmp	r3, #1
 8002e7a:	d108      	bne.n	8002e8e <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	689a      	ldr	r2, [r3, #8]
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	2180      	movs	r1, #128	@ 0x80
 8002e86:	0209      	lsls	r1, r1, #8
 8002e88:	430a      	orrs	r2, r1
 8002e8a:	609a      	str	r2, [r3, #8]
 8002e8c:	e007      	b.n	8002e9e <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	689a      	ldr	r2, [r3, #8]
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	2184      	movs	r1, #132	@ 0x84
 8002e98:	0209      	lsls	r1, r1, #8
 8002e9a:	430a      	orrs	r2, r1
 8002e9c:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	68db      	ldr	r3, [r3, #12]
 8002ea2:	2b02      	cmp	r3, #2
 8002ea4:	d109      	bne.n	8002eba <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	685a      	ldr	r2, [r3, #4]
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	2180      	movs	r1, #128	@ 0x80
 8002eb2:	0109      	lsls	r1, r1, #4
 8002eb4:	430a      	orrs	r2, r1
 8002eb6:	605a      	str	r2, [r3, #4]
 8002eb8:	e007      	b.n	8002eca <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	685a      	ldr	r2, [r3, #4]
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	4923      	ldr	r1, [pc, #140]	@ (8002f54 <HAL_I2C_Init+0x144>)
 8002ec6:	400a      	ands	r2, r1
 8002ec8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	685a      	ldr	r2, [r3, #4]
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	4920      	ldr	r1, [pc, #128]	@ (8002f58 <HAL_I2C_Init+0x148>)
 8002ed6:	430a      	orrs	r2, r1
 8002ed8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	68da      	ldr	r2, [r3, #12]
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	491a      	ldr	r1, [pc, #104]	@ (8002f50 <HAL_I2C_Init+0x140>)
 8002ee6:	400a      	ands	r2, r1
 8002ee8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	691a      	ldr	r2, [r3, #16]
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	695b      	ldr	r3, [r3, #20]
 8002ef2:	431a      	orrs	r2, r3
 8002ef4:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	699b      	ldr	r3, [r3, #24]
 8002efa:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	430a      	orrs	r2, r1
 8002f02:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	69d9      	ldr	r1, [r3, #28]
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	6a1a      	ldr	r2, [r3, #32]
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	430a      	orrs	r2, r1
 8002f12:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	681a      	ldr	r2, [r3, #0]
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	2101      	movs	r1, #1
 8002f20:	430a      	orrs	r2, r1
 8002f22:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	2200      	movs	r2, #0
 8002f28:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	2241      	movs	r2, #65	@ 0x41
 8002f2e:	2120      	movs	r1, #32
 8002f30:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	2200      	movs	r2, #0
 8002f36:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	2242      	movs	r2, #66	@ 0x42
 8002f3c:	2100      	movs	r1, #0
 8002f3e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002f40:	2300      	movs	r3, #0
}
 8002f42:	0018      	movs	r0, r3
 8002f44:	46bd      	mov	sp, r7
 8002f46:	b002      	add	sp, #8
 8002f48:	bd80      	pop	{r7, pc}
 8002f4a:	46c0      	nop			@ (mov r8, r8)
 8002f4c:	f0ffffff 	.word	0xf0ffffff
 8002f50:	ffff7fff 	.word	0xffff7fff
 8002f54:	fffff7ff 	.word	0xfffff7ff
 8002f58:	02008000 	.word	0x02008000

08002f5c <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8002f5c:	b590      	push	{r4, r7, lr}
 8002f5e:	b089      	sub	sp, #36	@ 0x24
 8002f60:	af02      	add	r7, sp, #8
 8002f62:	60f8      	str	r0, [r7, #12]
 8002f64:	0008      	movs	r0, r1
 8002f66:	607a      	str	r2, [r7, #4]
 8002f68:	0019      	movs	r1, r3
 8002f6a:	230a      	movs	r3, #10
 8002f6c:	18fb      	adds	r3, r7, r3
 8002f6e:	1c02      	adds	r2, r0, #0
 8002f70:	801a      	strh	r2, [r3, #0]
 8002f72:	2308      	movs	r3, #8
 8002f74:	18fb      	adds	r3, r7, r3
 8002f76:	1c0a      	adds	r2, r1, #0
 8002f78:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	2241      	movs	r2, #65	@ 0x41
 8002f7e:	5c9b      	ldrb	r3, [r3, r2]
 8002f80:	b2db      	uxtb	r3, r3
 8002f82:	2b20      	cmp	r3, #32
 8002f84:	d000      	beq.n	8002f88 <HAL_I2C_Master_Transmit+0x2c>
 8002f86:	e10a      	b.n	800319e <HAL_I2C_Master_Transmit+0x242>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	2240      	movs	r2, #64	@ 0x40
 8002f8c:	5c9b      	ldrb	r3, [r3, r2]
 8002f8e:	2b01      	cmp	r3, #1
 8002f90:	d101      	bne.n	8002f96 <HAL_I2C_Master_Transmit+0x3a>
 8002f92:	2302      	movs	r3, #2
 8002f94:	e104      	b.n	80031a0 <HAL_I2C_Master_Transmit+0x244>
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	2240      	movs	r2, #64	@ 0x40
 8002f9a:	2101      	movs	r1, #1
 8002f9c:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002f9e:	f7fe ffe3 	bl	8001f68 <HAL_GetTick>
 8002fa2:	0003      	movs	r3, r0
 8002fa4:	613b      	str	r3, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002fa6:	2380      	movs	r3, #128	@ 0x80
 8002fa8:	0219      	lsls	r1, r3, #8
 8002faa:	68f8      	ldr	r0, [r7, #12]
 8002fac:	693b      	ldr	r3, [r7, #16]
 8002fae:	9300      	str	r3, [sp, #0]
 8002fb0:	2319      	movs	r3, #25
 8002fb2:	2201      	movs	r2, #1
 8002fb4:	f000 fa26 	bl	8003404 <I2C_WaitOnFlagUntilTimeout>
 8002fb8:	1e03      	subs	r3, r0, #0
 8002fba:	d001      	beq.n	8002fc0 <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 8002fbc:	2301      	movs	r3, #1
 8002fbe:	e0ef      	b.n	80031a0 <HAL_I2C_Master_Transmit+0x244>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	2241      	movs	r2, #65	@ 0x41
 8002fc4:	2121      	movs	r1, #33	@ 0x21
 8002fc6:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	2242      	movs	r2, #66	@ 0x42
 8002fcc:	2110      	movs	r1, #16
 8002fce:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	2200      	movs	r2, #0
 8002fd4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	687a      	ldr	r2, [r7, #4]
 8002fda:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	2208      	movs	r2, #8
 8002fe0:	18ba      	adds	r2, r7, r2
 8002fe2:	8812      	ldrh	r2, [r2, #0]
 8002fe4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	2200      	movs	r2, #0
 8002fea:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ff0:	b29b      	uxth	r3, r3
 8002ff2:	2bff      	cmp	r3, #255	@ 0xff
 8002ff4:	d906      	bls.n	8003004 <HAL_I2C_Master_Transmit+0xa8>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	22ff      	movs	r2, #255	@ 0xff
 8002ffa:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8002ffc:	2380      	movs	r3, #128	@ 0x80
 8002ffe:	045b      	lsls	r3, r3, #17
 8003000:	617b      	str	r3, [r7, #20]
 8003002:	e007      	b.n	8003014 <HAL_I2C_Master_Transmit+0xb8>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003008:	b29a      	uxth	r2, r3
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 800300e:	2380      	movs	r3, #128	@ 0x80
 8003010:	049b      	lsls	r3, r3, #18
 8003012:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003018:	2b00      	cmp	r3, #0
 800301a:	d027      	beq.n	800306c <HAL_I2C_Master_Transmit+0x110>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003020:	781a      	ldrb	r2, [r3, #0]
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800302c:	1c5a      	adds	r2, r3, #1
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003036:	b29b      	uxth	r3, r3
 8003038:	3b01      	subs	r3, #1
 800303a:	b29a      	uxth	r2, r3
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003044:	3b01      	subs	r3, #1
 8003046:	b29a      	uxth	r2, r3
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003050:	b2db      	uxtb	r3, r3
 8003052:	3301      	adds	r3, #1
 8003054:	b2da      	uxtb	r2, r3
 8003056:	697c      	ldr	r4, [r7, #20]
 8003058:	230a      	movs	r3, #10
 800305a:	18fb      	adds	r3, r7, r3
 800305c:	8819      	ldrh	r1, [r3, #0]
 800305e:	68f8      	ldr	r0, [r7, #12]
 8003060:	4b51      	ldr	r3, [pc, #324]	@ (80031a8 <HAL_I2C_Master_Transmit+0x24c>)
 8003062:	9300      	str	r3, [sp, #0]
 8003064:	0023      	movs	r3, r4
 8003066:	f000 fc45 	bl	80038f4 <I2C_TransferConfig>
 800306a:	e06f      	b.n	800314c <HAL_I2C_Master_Transmit+0x1f0>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003070:	b2da      	uxtb	r2, r3
 8003072:	697c      	ldr	r4, [r7, #20]
 8003074:	230a      	movs	r3, #10
 8003076:	18fb      	adds	r3, r7, r3
 8003078:	8819      	ldrh	r1, [r3, #0]
 800307a:	68f8      	ldr	r0, [r7, #12]
 800307c:	4b4a      	ldr	r3, [pc, #296]	@ (80031a8 <HAL_I2C_Master_Transmit+0x24c>)
 800307e:	9300      	str	r3, [sp, #0]
 8003080:	0023      	movs	r3, r4
 8003082:	f000 fc37 	bl	80038f4 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8003086:	e061      	b.n	800314c <HAL_I2C_Master_Transmit+0x1f0>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003088:	693a      	ldr	r2, [r7, #16]
 800308a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	0018      	movs	r0, r3
 8003090:	f000 fa10 	bl	80034b4 <I2C_WaitOnTXISFlagUntilTimeout>
 8003094:	1e03      	subs	r3, r0, #0
 8003096:	d001      	beq.n	800309c <HAL_I2C_Master_Transmit+0x140>
      {
        return HAL_ERROR;
 8003098:	2301      	movs	r3, #1
 800309a:	e081      	b.n	80031a0 <HAL_I2C_Master_Transmit+0x244>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030a0:	781a      	ldrb	r2, [r3, #0]
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030ac:	1c5a      	adds	r2, r3, #1
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80030b6:	b29b      	uxth	r3, r3
 80030b8:	3b01      	subs	r3, #1
 80030ba:	b29a      	uxth	r2, r3
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80030c4:	3b01      	subs	r3, #1
 80030c6:	b29a      	uxth	r2, r3
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80030d0:	b29b      	uxth	r3, r3
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d03a      	beq.n	800314c <HAL_I2C_Master_Transmit+0x1f0>
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d136      	bne.n	800314c <HAL_I2C_Master_Transmit+0x1f0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80030de:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80030e0:	68f8      	ldr	r0, [r7, #12]
 80030e2:	693b      	ldr	r3, [r7, #16]
 80030e4:	9300      	str	r3, [sp, #0]
 80030e6:	0013      	movs	r3, r2
 80030e8:	2200      	movs	r2, #0
 80030ea:	2180      	movs	r1, #128	@ 0x80
 80030ec:	f000 f98a 	bl	8003404 <I2C_WaitOnFlagUntilTimeout>
 80030f0:	1e03      	subs	r3, r0, #0
 80030f2:	d001      	beq.n	80030f8 <HAL_I2C_Master_Transmit+0x19c>
        {
          return HAL_ERROR;
 80030f4:	2301      	movs	r3, #1
 80030f6:	e053      	b.n	80031a0 <HAL_I2C_Master_Transmit+0x244>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80030fc:	b29b      	uxth	r3, r3
 80030fe:	2bff      	cmp	r3, #255	@ 0xff
 8003100:	d911      	bls.n	8003126 <HAL_I2C_Master_Transmit+0x1ca>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	22ff      	movs	r2, #255	@ 0xff
 8003106:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800310c:	b2da      	uxtb	r2, r3
 800310e:	2380      	movs	r3, #128	@ 0x80
 8003110:	045c      	lsls	r4, r3, #17
 8003112:	230a      	movs	r3, #10
 8003114:	18fb      	adds	r3, r7, r3
 8003116:	8819      	ldrh	r1, [r3, #0]
 8003118:	68f8      	ldr	r0, [r7, #12]
 800311a:	2300      	movs	r3, #0
 800311c:	9300      	str	r3, [sp, #0]
 800311e:	0023      	movs	r3, r4
 8003120:	f000 fbe8 	bl	80038f4 <I2C_TransferConfig>
 8003124:	e012      	b.n	800314c <HAL_I2C_Master_Transmit+0x1f0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800312a:	b29a      	uxth	r2, r3
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003134:	b2da      	uxtb	r2, r3
 8003136:	2380      	movs	r3, #128	@ 0x80
 8003138:	049c      	lsls	r4, r3, #18
 800313a:	230a      	movs	r3, #10
 800313c:	18fb      	adds	r3, r7, r3
 800313e:	8819      	ldrh	r1, [r3, #0]
 8003140:	68f8      	ldr	r0, [r7, #12]
 8003142:	2300      	movs	r3, #0
 8003144:	9300      	str	r3, [sp, #0]
 8003146:	0023      	movs	r3, r4
 8003148:	f000 fbd4 	bl	80038f4 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003150:	b29b      	uxth	r3, r3
 8003152:	2b00      	cmp	r3, #0
 8003154:	d198      	bne.n	8003088 <HAL_I2C_Master_Transmit+0x12c>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003156:	693a      	ldr	r2, [r7, #16]
 8003158:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	0018      	movs	r0, r3
 800315e:	f000 f9ef 	bl	8003540 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003162:	1e03      	subs	r3, r0, #0
 8003164:	d001      	beq.n	800316a <HAL_I2C_Master_Transmit+0x20e>
    {
      return HAL_ERROR;
 8003166:	2301      	movs	r3, #1
 8003168:	e01a      	b.n	80031a0 <HAL_I2C_Master_Transmit+0x244>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	2220      	movs	r2, #32
 8003170:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	685a      	ldr	r2, [r3, #4]
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	490b      	ldr	r1, [pc, #44]	@ (80031ac <HAL_I2C_Master_Transmit+0x250>)
 800317e:	400a      	ands	r2, r1
 8003180:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	2241      	movs	r2, #65	@ 0x41
 8003186:	2120      	movs	r1, #32
 8003188:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	2242      	movs	r2, #66	@ 0x42
 800318e:	2100      	movs	r1, #0
 8003190:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	2240      	movs	r2, #64	@ 0x40
 8003196:	2100      	movs	r1, #0
 8003198:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800319a:	2300      	movs	r3, #0
 800319c:	e000      	b.n	80031a0 <HAL_I2C_Master_Transmit+0x244>
  }
  else
  {
    return HAL_BUSY;
 800319e:	2302      	movs	r3, #2
  }
}
 80031a0:	0018      	movs	r0, r3
 80031a2:	46bd      	mov	sp, r7
 80031a4:	b007      	add	sp, #28
 80031a6:	bd90      	pop	{r4, r7, pc}
 80031a8:	80002000 	.word	0x80002000
 80031ac:	fe00e800 	.word	0xfe00e800

080031b0 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 80031b0:	b590      	push	{r4, r7, lr}
 80031b2:	b089      	sub	sp, #36	@ 0x24
 80031b4:	af02      	add	r7, sp, #8
 80031b6:	60f8      	str	r0, [r7, #12]
 80031b8:	0008      	movs	r0, r1
 80031ba:	607a      	str	r2, [r7, #4]
 80031bc:	0019      	movs	r1, r3
 80031be:	230a      	movs	r3, #10
 80031c0:	18fb      	adds	r3, r7, r3
 80031c2:	1c02      	adds	r2, r0, #0
 80031c4:	801a      	strh	r2, [r3, #0]
 80031c6:	2308      	movs	r3, #8
 80031c8:	18fb      	adds	r3, r7, r3
 80031ca:	1c0a      	adds	r2, r1, #0
 80031cc:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	2241      	movs	r2, #65	@ 0x41
 80031d2:	5c9b      	ldrb	r3, [r3, r2]
 80031d4:	b2db      	uxtb	r3, r3
 80031d6:	2b20      	cmp	r3, #32
 80031d8:	d000      	beq.n	80031dc <HAL_I2C_Master_Receive+0x2c>
 80031da:	e0e8      	b.n	80033ae <HAL_I2C_Master_Receive+0x1fe>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	2240      	movs	r2, #64	@ 0x40
 80031e0:	5c9b      	ldrb	r3, [r3, r2]
 80031e2:	2b01      	cmp	r3, #1
 80031e4:	d101      	bne.n	80031ea <HAL_I2C_Master_Receive+0x3a>
 80031e6:	2302      	movs	r3, #2
 80031e8:	e0e2      	b.n	80033b0 <HAL_I2C_Master_Receive+0x200>
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	2240      	movs	r2, #64	@ 0x40
 80031ee:	2101      	movs	r1, #1
 80031f0:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80031f2:	f7fe feb9 	bl	8001f68 <HAL_GetTick>
 80031f6:	0003      	movs	r3, r0
 80031f8:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80031fa:	2380      	movs	r3, #128	@ 0x80
 80031fc:	0219      	lsls	r1, r3, #8
 80031fe:	68f8      	ldr	r0, [r7, #12]
 8003200:	697b      	ldr	r3, [r7, #20]
 8003202:	9300      	str	r3, [sp, #0]
 8003204:	2319      	movs	r3, #25
 8003206:	2201      	movs	r2, #1
 8003208:	f000 f8fc 	bl	8003404 <I2C_WaitOnFlagUntilTimeout>
 800320c:	1e03      	subs	r3, r0, #0
 800320e:	d001      	beq.n	8003214 <HAL_I2C_Master_Receive+0x64>
    {
      return HAL_ERROR;
 8003210:	2301      	movs	r3, #1
 8003212:	e0cd      	b.n	80033b0 <HAL_I2C_Master_Receive+0x200>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	2241      	movs	r2, #65	@ 0x41
 8003218:	2122      	movs	r1, #34	@ 0x22
 800321a:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	2242      	movs	r2, #66	@ 0x42
 8003220:	2110      	movs	r1, #16
 8003222:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	2200      	movs	r2, #0
 8003228:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	687a      	ldr	r2, [r7, #4]
 800322e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	2208      	movs	r2, #8
 8003234:	18ba      	adds	r2, r7, r2
 8003236:	8812      	ldrh	r2, [r2, #0]
 8003238:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	2200      	movs	r2, #0
 800323e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003244:	b29b      	uxth	r3, r3
 8003246:	2bff      	cmp	r3, #255	@ 0xff
 8003248:	d911      	bls.n	800326e <HAL_I2C_Master_Receive+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	22ff      	movs	r2, #255	@ 0xff
 800324e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003254:	b2da      	uxtb	r2, r3
 8003256:	2380      	movs	r3, #128	@ 0x80
 8003258:	045c      	lsls	r4, r3, #17
 800325a:	230a      	movs	r3, #10
 800325c:	18fb      	adds	r3, r7, r3
 800325e:	8819      	ldrh	r1, [r3, #0]
 8003260:	68f8      	ldr	r0, [r7, #12]
 8003262:	4b55      	ldr	r3, [pc, #340]	@ (80033b8 <HAL_I2C_Master_Receive+0x208>)
 8003264:	9300      	str	r3, [sp, #0]
 8003266:	0023      	movs	r3, r4
 8003268:	f000 fb44 	bl	80038f4 <I2C_TransferConfig>
 800326c:	e076      	b.n	800335c <HAL_I2C_Master_Receive+0x1ac>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003272:	b29a      	uxth	r2, r3
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800327c:	b2da      	uxtb	r2, r3
 800327e:	2380      	movs	r3, #128	@ 0x80
 8003280:	049c      	lsls	r4, r3, #18
 8003282:	230a      	movs	r3, #10
 8003284:	18fb      	adds	r3, r7, r3
 8003286:	8819      	ldrh	r1, [r3, #0]
 8003288:	68f8      	ldr	r0, [r7, #12]
 800328a:	4b4b      	ldr	r3, [pc, #300]	@ (80033b8 <HAL_I2C_Master_Receive+0x208>)
 800328c:	9300      	str	r3, [sp, #0]
 800328e:	0023      	movs	r3, r4
 8003290:	f000 fb30 	bl	80038f4 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8003294:	e062      	b.n	800335c <HAL_I2C_Master_Receive+0x1ac>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003296:	697a      	ldr	r2, [r7, #20]
 8003298:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	0018      	movs	r0, r3
 800329e:	f000 f993 	bl	80035c8 <I2C_WaitOnRXNEFlagUntilTimeout>
 80032a2:	1e03      	subs	r3, r0, #0
 80032a4:	d001      	beq.n	80032aa <HAL_I2C_Master_Receive+0xfa>
      {
        return HAL_ERROR;
 80032a6:	2301      	movs	r3, #1
 80032a8:	e082      	b.n	80033b0 <HAL_I2C_Master_Receive+0x200>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032b4:	b2d2      	uxtb	r2, r2
 80032b6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032bc:	1c5a      	adds	r2, r3, #1
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032c6:	3b01      	subs	r3, #1
 80032c8:	b29a      	uxth	r2, r3
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032d2:	b29b      	uxth	r3, r3
 80032d4:	3b01      	subs	r3, #1
 80032d6:	b29a      	uxth	r2, r3
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032e0:	b29b      	uxth	r3, r3
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d03a      	beq.n	800335c <HAL_I2C_Master_Receive+0x1ac>
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d136      	bne.n	800335c <HAL_I2C_Master_Receive+0x1ac>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80032ee:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80032f0:	68f8      	ldr	r0, [r7, #12]
 80032f2:	697b      	ldr	r3, [r7, #20]
 80032f4:	9300      	str	r3, [sp, #0]
 80032f6:	0013      	movs	r3, r2
 80032f8:	2200      	movs	r2, #0
 80032fa:	2180      	movs	r1, #128	@ 0x80
 80032fc:	f000 f882 	bl	8003404 <I2C_WaitOnFlagUntilTimeout>
 8003300:	1e03      	subs	r3, r0, #0
 8003302:	d001      	beq.n	8003308 <HAL_I2C_Master_Receive+0x158>
        {
          return HAL_ERROR;
 8003304:	2301      	movs	r3, #1
 8003306:	e053      	b.n	80033b0 <HAL_I2C_Master_Receive+0x200>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800330c:	b29b      	uxth	r3, r3
 800330e:	2bff      	cmp	r3, #255	@ 0xff
 8003310:	d911      	bls.n	8003336 <HAL_I2C_Master_Receive+0x186>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	22ff      	movs	r2, #255	@ 0xff
 8003316:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800331c:	b2da      	uxtb	r2, r3
 800331e:	2380      	movs	r3, #128	@ 0x80
 8003320:	045c      	lsls	r4, r3, #17
 8003322:	230a      	movs	r3, #10
 8003324:	18fb      	adds	r3, r7, r3
 8003326:	8819      	ldrh	r1, [r3, #0]
 8003328:	68f8      	ldr	r0, [r7, #12]
 800332a:	2300      	movs	r3, #0
 800332c:	9300      	str	r3, [sp, #0]
 800332e:	0023      	movs	r3, r4
 8003330:	f000 fae0 	bl	80038f4 <I2C_TransferConfig>
 8003334:	e012      	b.n	800335c <HAL_I2C_Master_Receive+0x1ac>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800333a:	b29a      	uxth	r2, r3
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003344:	b2da      	uxtb	r2, r3
 8003346:	2380      	movs	r3, #128	@ 0x80
 8003348:	049c      	lsls	r4, r3, #18
 800334a:	230a      	movs	r3, #10
 800334c:	18fb      	adds	r3, r7, r3
 800334e:	8819      	ldrh	r1, [r3, #0]
 8003350:	68f8      	ldr	r0, [r7, #12]
 8003352:	2300      	movs	r3, #0
 8003354:	9300      	str	r3, [sp, #0]
 8003356:	0023      	movs	r3, r4
 8003358:	f000 facc 	bl	80038f4 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003360:	b29b      	uxth	r3, r3
 8003362:	2b00      	cmp	r3, #0
 8003364:	d197      	bne.n	8003296 <HAL_I2C_Master_Receive+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003366:	697a      	ldr	r2, [r7, #20]
 8003368:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	0018      	movs	r0, r3
 800336e:	f000 f8e7 	bl	8003540 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003372:	1e03      	subs	r3, r0, #0
 8003374:	d001      	beq.n	800337a <HAL_I2C_Master_Receive+0x1ca>
    {
      return HAL_ERROR;
 8003376:	2301      	movs	r3, #1
 8003378:	e01a      	b.n	80033b0 <HAL_I2C_Master_Receive+0x200>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	2220      	movs	r2, #32
 8003380:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	685a      	ldr	r2, [r3, #4]
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	490b      	ldr	r1, [pc, #44]	@ (80033bc <HAL_I2C_Master_Receive+0x20c>)
 800338e:	400a      	ands	r2, r1
 8003390:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	2241      	movs	r2, #65	@ 0x41
 8003396:	2120      	movs	r1, #32
 8003398:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	2242      	movs	r2, #66	@ 0x42
 800339e:	2100      	movs	r1, #0
 80033a0:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	2240      	movs	r2, #64	@ 0x40
 80033a6:	2100      	movs	r1, #0
 80033a8:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80033aa:	2300      	movs	r3, #0
 80033ac:	e000      	b.n	80033b0 <HAL_I2C_Master_Receive+0x200>
  }
  else
  {
    return HAL_BUSY;
 80033ae:	2302      	movs	r3, #2
  }
}
 80033b0:	0018      	movs	r0, r3
 80033b2:	46bd      	mov	sp, r7
 80033b4:	b007      	add	sp, #28
 80033b6:	bd90      	pop	{r4, r7, pc}
 80033b8:	80002400 	.word	0x80002400
 80033bc:	fe00e800 	.word	0xfe00e800

080033c0 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80033c0:	b580      	push	{r7, lr}
 80033c2:	b082      	sub	sp, #8
 80033c4:	af00      	add	r7, sp, #0
 80033c6:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	699b      	ldr	r3, [r3, #24]
 80033ce:	2202      	movs	r2, #2
 80033d0:	4013      	ands	r3, r2
 80033d2:	2b02      	cmp	r3, #2
 80033d4:	d103      	bne.n	80033de <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	2200      	movs	r2, #0
 80033dc:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	699b      	ldr	r3, [r3, #24]
 80033e4:	2201      	movs	r2, #1
 80033e6:	4013      	ands	r3, r2
 80033e8:	2b01      	cmp	r3, #1
 80033ea:	d007      	beq.n	80033fc <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	699a      	ldr	r2, [r3, #24]
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	2101      	movs	r1, #1
 80033f8:	430a      	orrs	r2, r1
 80033fa:	619a      	str	r2, [r3, #24]
  }
}
 80033fc:	46c0      	nop			@ (mov r8, r8)
 80033fe:	46bd      	mov	sp, r7
 8003400:	b002      	add	sp, #8
 8003402:	bd80      	pop	{r7, pc}

08003404 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003404:	b580      	push	{r7, lr}
 8003406:	b084      	sub	sp, #16
 8003408:	af00      	add	r7, sp, #0
 800340a:	60f8      	str	r0, [r7, #12]
 800340c:	60b9      	str	r1, [r7, #8]
 800340e:	603b      	str	r3, [r7, #0]
 8003410:	1dfb      	adds	r3, r7, #7
 8003412:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003414:	e03a      	b.n	800348c <I2C_WaitOnFlagUntilTimeout+0x88>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003416:	69ba      	ldr	r2, [r7, #24]
 8003418:	6839      	ldr	r1, [r7, #0]
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	0018      	movs	r0, r3
 800341e:	f000 f971 	bl	8003704 <I2C_IsErrorOccurred>
 8003422:	1e03      	subs	r3, r0, #0
 8003424:	d001      	beq.n	800342a <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8003426:	2301      	movs	r3, #1
 8003428:	e040      	b.n	80034ac <I2C_WaitOnFlagUntilTimeout+0xa8>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800342a:	683b      	ldr	r3, [r7, #0]
 800342c:	3301      	adds	r3, #1
 800342e:	d02d      	beq.n	800348c <I2C_WaitOnFlagUntilTimeout+0x88>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003430:	f7fe fd9a 	bl	8001f68 <HAL_GetTick>
 8003434:	0002      	movs	r2, r0
 8003436:	69bb      	ldr	r3, [r7, #24]
 8003438:	1ad3      	subs	r3, r2, r3
 800343a:	683a      	ldr	r2, [r7, #0]
 800343c:	429a      	cmp	r2, r3
 800343e:	d302      	bcc.n	8003446 <I2C_WaitOnFlagUntilTimeout+0x42>
 8003440:	683b      	ldr	r3, [r7, #0]
 8003442:	2b00      	cmp	r3, #0
 8003444:	d122      	bne.n	800348c <I2C_WaitOnFlagUntilTimeout+0x88>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	699b      	ldr	r3, [r3, #24]
 800344c:	68ba      	ldr	r2, [r7, #8]
 800344e:	4013      	ands	r3, r2
 8003450:	68ba      	ldr	r2, [r7, #8]
 8003452:	1ad3      	subs	r3, r2, r3
 8003454:	425a      	negs	r2, r3
 8003456:	4153      	adcs	r3, r2
 8003458:	b2db      	uxtb	r3, r3
 800345a:	001a      	movs	r2, r3
 800345c:	1dfb      	adds	r3, r7, #7
 800345e:	781b      	ldrb	r3, [r3, #0]
 8003460:	429a      	cmp	r2, r3
 8003462:	d113      	bne.n	800348c <I2C_WaitOnFlagUntilTimeout+0x88>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003468:	2220      	movs	r2, #32
 800346a:	431a      	orrs	r2, r3
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	2241      	movs	r2, #65	@ 0x41
 8003474:	2120      	movs	r1, #32
 8003476:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	2242      	movs	r2, #66	@ 0x42
 800347c:	2100      	movs	r1, #0
 800347e:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	2240      	movs	r2, #64	@ 0x40
 8003484:	2100      	movs	r1, #0
 8003486:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 8003488:	2301      	movs	r3, #1
 800348a:	e00f      	b.n	80034ac <I2C_WaitOnFlagUntilTimeout+0xa8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	699b      	ldr	r3, [r3, #24]
 8003492:	68ba      	ldr	r2, [r7, #8]
 8003494:	4013      	ands	r3, r2
 8003496:	68ba      	ldr	r2, [r7, #8]
 8003498:	1ad3      	subs	r3, r2, r3
 800349a:	425a      	negs	r2, r3
 800349c:	4153      	adcs	r3, r2
 800349e:	b2db      	uxtb	r3, r3
 80034a0:	001a      	movs	r2, r3
 80034a2:	1dfb      	adds	r3, r7, #7
 80034a4:	781b      	ldrb	r3, [r3, #0]
 80034a6:	429a      	cmp	r2, r3
 80034a8:	d0b5      	beq.n	8003416 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80034aa:	2300      	movs	r3, #0
}
 80034ac:	0018      	movs	r0, r3
 80034ae:	46bd      	mov	sp, r7
 80034b0:	b004      	add	sp, #16
 80034b2:	bd80      	pop	{r7, pc}

080034b4 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80034b4:	b580      	push	{r7, lr}
 80034b6:	b084      	sub	sp, #16
 80034b8:	af00      	add	r7, sp, #0
 80034ba:	60f8      	str	r0, [r7, #12]
 80034bc:	60b9      	str	r1, [r7, #8]
 80034be:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80034c0:	e032      	b.n	8003528 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80034c2:	687a      	ldr	r2, [r7, #4]
 80034c4:	68b9      	ldr	r1, [r7, #8]
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	0018      	movs	r0, r3
 80034ca:	f000 f91b 	bl	8003704 <I2C_IsErrorOccurred>
 80034ce:	1e03      	subs	r3, r0, #0
 80034d0:	d001      	beq.n	80034d6 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80034d2:	2301      	movs	r3, #1
 80034d4:	e030      	b.n	8003538 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80034d6:	68bb      	ldr	r3, [r7, #8]
 80034d8:	3301      	adds	r3, #1
 80034da:	d025      	beq.n	8003528 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80034dc:	f7fe fd44 	bl	8001f68 <HAL_GetTick>
 80034e0:	0002      	movs	r2, r0
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	1ad3      	subs	r3, r2, r3
 80034e6:	68ba      	ldr	r2, [r7, #8]
 80034e8:	429a      	cmp	r2, r3
 80034ea:	d302      	bcc.n	80034f2 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 80034ec:	68bb      	ldr	r3, [r7, #8]
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d11a      	bne.n	8003528 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	699b      	ldr	r3, [r3, #24]
 80034f8:	2202      	movs	r2, #2
 80034fa:	4013      	ands	r3, r2
 80034fc:	2b02      	cmp	r3, #2
 80034fe:	d013      	beq.n	8003528 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003504:	2220      	movs	r2, #32
 8003506:	431a      	orrs	r2, r3
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	2241      	movs	r2, #65	@ 0x41
 8003510:	2120      	movs	r1, #32
 8003512:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	2242      	movs	r2, #66	@ 0x42
 8003518:	2100      	movs	r1, #0
 800351a:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	2240      	movs	r2, #64	@ 0x40
 8003520:	2100      	movs	r1, #0
 8003522:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8003524:	2301      	movs	r3, #1
 8003526:	e007      	b.n	8003538 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	699b      	ldr	r3, [r3, #24]
 800352e:	2202      	movs	r2, #2
 8003530:	4013      	ands	r3, r2
 8003532:	2b02      	cmp	r3, #2
 8003534:	d1c5      	bne.n	80034c2 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003536:	2300      	movs	r3, #0
}
 8003538:	0018      	movs	r0, r3
 800353a:	46bd      	mov	sp, r7
 800353c:	b004      	add	sp, #16
 800353e:	bd80      	pop	{r7, pc}

08003540 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003540:	b580      	push	{r7, lr}
 8003542:	b084      	sub	sp, #16
 8003544:	af00      	add	r7, sp, #0
 8003546:	60f8      	str	r0, [r7, #12]
 8003548:	60b9      	str	r1, [r7, #8]
 800354a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800354c:	e02f      	b.n	80035ae <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800354e:	687a      	ldr	r2, [r7, #4]
 8003550:	68b9      	ldr	r1, [r7, #8]
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	0018      	movs	r0, r3
 8003556:	f000 f8d5 	bl	8003704 <I2C_IsErrorOccurred>
 800355a:	1e03      	subs	r3, r0, #0
 800355c:	d001      	beq.n	8003562 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800355e:	2301      	movs	r3, #1
 8003560:	e02d      	b.n	80035be <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003562:	f7fe fd01 	bl	8001f68 <HAL_GetTick>
 8003566:	0002      	movs	r2, r0
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	1ad3      	subs	r3, r2, r3
 800356c:	68ba      	ldr	r2, [r7, #8]
 800356e:	429a      	cmp	r2, r3
 8003570:	d302      	bcc.n	8003578 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003572:	68bb      	ldr	r3, [r7, #8]
 8003574:	2b00      	cmp	r3, #0
 8003576:	d11a      	bne.n	80035ae <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	699b      	ldr	r3, [r3, #24]
 800357e:	2220      	movs	r2, #32
 8003580:	4013      	ands	r3, r2
 8003582:	2b20      	cmp	r3, #32
 8003584:	d013      	beq.n	80035ae <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800358a:	2220      	movs	r2, #32
 800358c:	431a      	orrs	r2, r3
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	2241      	movs	r2, #65	@ 0x41
 8003596:	2120      	movs	r1, #32
 8003598:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	2242      	movs	r2, #66	@ 0x42
 800359e:	2100      	movs	r1, #0
 80035a0:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	2240      	movs	r2, #64	@ 0x40
 80035a6:	2100      	movs	r1, #0
 80035a8:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 80035aa:	2301      	movs	r3, #1
 80035ac:	e007      	b.n	80035be <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	699b      	ldr	r3, [r3, #24]
 80035b4:	2220      	movs	r2, #32
 80035b6:	4013      	ands	r3, r2
 80035b8:	2b20      	cmp	r3, #32
 80035ba:	d1c8      	bne.n	800354e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80035bc:	2300      	movs	r3, #0
}
 80035be:	0018      	movs	r0, r3
 80035c0:	46bd      	mov	sp, r7
 80035c2:	b004      	add	sp, #16
 80035c4:	bd80      	pop	{r7, pc}
	...

080035c8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80035c8:	b580      	push	{r7, lr}
 80035ca:	b086      	sub	sp, #24
 80035cc:	af00      	add	r7, sp, #0
 80035ce:	60f8      	str	r0, [r7, #12]
 80035d0:	60b9      	str	r1, [r7, #8]
 80035d2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80035d4:	2317      	movs	r3, #23
 80035d6:	18fb      	adds	r3, r7, r3
 80035d8:	2200      	movs	r2, #0
 80035da:	701a      	strb	r2, [r3, #0]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 80035dc:	e07b      	b.n	80036d6 <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80035de:	687a      	ldr	r2, [r7, #4]
 80035e0:	68b9      	ldr	r1, [r7, #8]
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	0018      	movs	r0, r3
 80035e6:	f000 f88d 	bl	8003704 <I2C_IsErrorOccurred>
 80035ea:	1e03      	subs	r3, r0, #0
 80035ec:	d003      	beq.n	80035f6 <I2C_WaitOnRXNEFlagUntilTimeout+0x2e>
    {
      status = HAL_ERROR;
 80035ee:	2317      	movs	r3, #23
 80035f0:	18fb      	adds	r3, r7, r3
 80035f2:	2201      	movs	r2, #1
 80035f4:	701a      	strb	r2, [r3, #0]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	699b      	ldr	r3, [r3, #24]
 80035fc:	2220      	movs	r2, #32
 80035fe:	4013      	ands	r3, r2
 8003600:	2b20      	cmp	r3, #32
 8003602:	d140      	bne.n	8003686 <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
 8003604:	2117      	movs	r1, #23
 8003606:	187b      	adds	r3, r7, r1
 8003608:	781b      	ldrb	r3, [r3, #0]
 800360a:	2b00      	cmp	r3, #0
 800360c:	d13b      	bne.n	8003686 <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	699b      	ldr	r3, [r3, #24]
 8003614:	2204      	movs	r2, #4
 8003616:	4013      	ands	r3, r2
 8003618:	2b04      	cmp	r3, #4
 800361a:	d106      	bne.n	800362a <I2C_WaitOnRXNEFlagUntilTimeout+0x62>
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003620:	2b00      	cmp	r3, #0
 8003622:	d002      	beq.n	800362a <I2C_WaitOnRXNEFlagUntilTimeout+0x62>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8003624:	187b      	adds	r3, r7, r1
 8003626:	2200      	movs	r2, #0
 8003628:	701a      	strb	r2, [r3, #0]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	699b      	ldr	r3, [r3, #24]
 8003630:	2210      	movs	r2, #16
 8003632:	4013      	ands	r3, r2
 8003634:	2b10      	cmp	r3, #16
 8003636:	d123      	bne.n	8003680 <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	2210      	movs	r2, #16
 800363e:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	2204      	movs	r2, #4
 8003644:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	2220      	movs	r2, #32
 800364c:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	685a      	ldr	r2, [r3, #4]
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	4929      	ldr	r1, [pc, #164]	@ (8003700 <I2C_WaitOnRXNEFlagUntilTimeout+0x138>)
 800365a:	400a      	ands	r2, r1
 800365c:	605a      	str	r2, [r3, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	2241      	movs	r2, #65	@ 0x41
 8003662:	2120      	movs	r1, #32
 8003664:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	2242      	movs	r2, #66	@ 0x42
 800366a:	2100      	movs	r1, #0
 800366c:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	2240      	movs	r2, #64	@ 0x40
 8003672:	2100      	movs	r1, #0
 8003674:	5499      	strb	r1, [r3, r2]

        status = HAL_ERROR;
 8003676:	2317      	movs	r3, #23
 8003678:	18fb      	adds	r3, r7, r3
 800367a:	2201      	movs	r2, #1
 800367c:	701a      	strb	r2, [r3, #0]
 800367e:	e002      	b.n	8003686 <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	2200      	movs	r2, #0
 8003684:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 8003686:	f7fe fc6f 	bl	8001f68 <HAL_GetTick>
 800368a:	0002      	movs	r2, r0
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	1ad3      	subs	r3, r2, r3
 8003690:	68ba      	ldr	r2, [r7, #8]
 8003692:	429a      	cmp	r2, r3
 8003694:	d302      	bcc.n	800369c <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>
 8003696:	68bb      	ldr	r3, [r7, #8]
 8003698:	2b00      	cmp	r3, #0
 800369a:	d11c      	bne.n	80036d6 <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
 800369c:	2017      	movs	r0, #23
 800369e:	183b      	adds	r3, r7, r0
 80036a0:	781b      	ldrb	r3, [r3, #0]
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d117      	bne.n	80036d6 <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	699b      	ldr	r3, [r3, #24]
 80036ac:	2204      	movs	r2, #4
 80036ae:	4013      	ands	r3, r2
 80036b0:	2b04      	cmp	r3, #4
 80036b2:	d010      	beq.n	80036d6 <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036b8:	2220      	movs	r2, #32
 80036ba:	431a      	orrs	r2, r3
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	2241      	movs	r2, #65	@ 0x41
 80036c4:	2120      	movs	r1, #32
 80036c6:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	2240      	movs	r2, #64	@ 0x40
 80036cc:	2100      	movs	r1, #0
 80036ce:	5499      	strb	r1, [r3, r2]

        status = HAL_ERROR;
 80036d0:	183b      	adds	r3, r7, r0
 80036d2:	2201      	movs	r2, #1
 80036d4:	701a      	strb	r2, [r3, #0]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	699b      	ldr	r3, [r3, #24]
 80036dc:	2204      	movs	r2, #4
 80036de:	4013      	ands	r3, r2
 80036e0:	2b04      	cmp	r3, #4
 80036e2:	d005      	beq.n	80036f0 <I2C_WaitOnRXNEFlagUntilTimeout+0x128>
 80036e4:	2317      	movs	r3, #23
 80036e6:	18fb      	adds	r3, r7, r3
 80036e8:	781b      	ldrb	r3, [r3, #0]
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d100      	bne.n	80036f0 <I2C_WaitOnRXNEFlagUntilTimeout+0x128>
 80036ee:	e776      	b.n	80035de <I2C_WaitOnRXNEFlagUntilTimeout+0x16>
      }
    }
  }
  return status;
 80036f0:	2317      	movs	r3, #23
 80036f2:	18fb      	adds	r3, r7, r3
 80036f4:	781b      	ldrb	r3, [r3, #0]
}
 80036f6:	0018      	movs	r0, r3
 80036f8:	46bd      	mov	sp, r7
 80036fa:	b006      	add	sp, #24
 80036fc:	bd80      	pop	{r7, pc}
 80036fe:	46c0      	nop			@ (mov r8, r8)
 8003700:	fe00e800 	.word	0xfe00e800

08003704 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003704:	b580      	push	{r7, lr}
 8003706:	b08a      	sub	sp, #40	@ 0x28
 8003708:	af00      	add	r7, sp, #0
 800370a:	60f8      	str	r0, [r7, #12]
 800370c:	60b9      	str	r1, [r7, #8]
 800370e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003710:	2327      	movs	r3, #39	@ 0x27
 8003712:	18fb      	adds	r3, r7, r3
 8003714:	2200      	movs	r2, #0
 8003716:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	699b      	ldr	r3, [r3, #24]
 800371e:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8003720:	2300      	movs	r3, #0
 8003722:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8003728:	69bb      	ldr	r3, [r7, #24]
 800372a:	2210      	movs	r2, #16
 800372c:	4013      	ands	r3, r2
 800372e:	d100      	bne.n	8003732 <I2C_IsErrorOccurred+0x2e>
 8003730:	e079      	b.n	8003826 <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	2210      	movs	r2, #16
 8003738:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800373a:	e057      	b.n	80037ec <I2C_IsErrorOccurred+0xe8>
 800373c:	2227      	movs	r2, #39	@ 0x27
 800373e:	18bb      	adds	r3, r7, r2
 8003740:	18ba      	adds	r2, r7, r2
 8003742:	7812      	ldrb	r2, [r2, #0]
 8003744:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003746:	68bb      	ldr	r3, [r7, #8]
 8003748:	3301      	adds	r3, #1
 800374a:	d04f      	beq.n	80037ec <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800374c:	f7fe fc0c 	bl	8001f68 <HAL_GetTick>
 8003750:	0002      	movs	r2, r0
 8003752:	69fb      	ldr	r3, [r7, #28]
 8003754:	1ad3      	subs	r3, r2, r3
 8003756:	68ba      	ldr	r2, [r7, #8]
 8003758:	429a      	cmp	r2, r3
 800375a:	d302      	bcc.n	8003762 <I2C_IsErrorOccurred+0x5e>
 800375c:	68bb      	ldr	r3, [r7, #8]
 800375e:	2b00      	cmp	r3, #0
 8003760:	d144      	bne.n	80037ec <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	685a      	ldr	r2, [r3, #4]
 8003768:	2380      	movs	r3, #128	@ 0x80
 800376a:	01db      	lsls	r3, r3, #7
 800376c:	4013      	ands	r3, r2
 800376e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8003770:	2013      	movs	r0, #19
 8003772:	183b      	adds	r3, r7, r0
 8003774:	68fa      	ldr	r2, [r7, #12]
 8003776:	2142      	movs	r1, #66	@ 0x42
 8003778:	5c52      	ldrb	r2, [r2, r1]
 800377a:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	699a      	ldr	r2, [r3, #24]
 8003782:	2380      	movs	r3, #128	@ 0x80
 8003784:	021b      	lsls	r3, r3, #8
 8003786:	401a      	ands	r2, r3
 8003788:	2380      	movs	r3, #128	@ 0x80
 800378a:	021b      	lsls	r3, r3, #8
 800378c:	429a      	cmp	r2, r3
 800378e:	d126      	bne.n	80037de <I2C_IsErrorOccurred+0xda>
 8003790:	697a      	ldr	r2, [r7, #20]
 8003792:	2380      	movs	r3, #128	@ 0x80
 8003794:	01db      	lsls	r3, r3, #7
 8003796:	429a      	cmp	r2, r3
 8003798:	d021      	beq.n	80037de <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
 800379a:	183b      	adds	r3, r7, r0
 800379c:	781b      	ldrb	r3, [r3, #0]
 800379e:	2b20      	cmp	r3, #32
 80037a0:	d01d      	beq.n	80037de <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	685a      	ldr	r2, [r3, #4]
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	2180      	movs	r1, #128	@ 0x80
 80037ae:	01c9      	lsls	r1, r1, #7
 80037b0:	430a      	orrs	r2, r1
 80037b2:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80037b4:	f7fe fbd8 	bl	8001f68 <HAL_GetTick>
 80037b8:	0003      	movs	r3, r0
 80037ba:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80037bc:	e00f      	b.n	80037de <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80037be:	f7fe fbd3 	bl	8001f68 <HAL_GetTick>
 80037c2:	0002      	movs	r2, r0
 80037c4:	69fb      	ldr	r3, [r7, #28]
 80037c6:	1ad3      	subs	r3, r2, r3
 80037c8:	2b19      	cmp	r3, #25
 80037ca:	d908      	bls.n	80037de <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80037cc:	6a3b      	ldr	r3, [r7, #32]
 80037ce:	2220      	movs	r2, #32
 80037d0:	4313      	orrs	r3, r2
 80037d2:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80037d4:	2327      	movs	r3, #39	@ 0x27
 80037d6:	18fb      	adds	r3, r7, r3
 80037d8:	2201      	movs	r2, #1
 80037da:	701a      	strb	r2, [r3, #0]

              break;
 80037dc:	e006      	b.n	80037ec <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	699b      	ldr	r3, [r3, #24]
 80037e4:	2220      	movs	r2, #32
 80037e6:	4013      	ands	r3, r2
 80037e8:	2b20      	cmp	r3, #32
 80037ea:	d1e8      	bne.n	80037be <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	699b      	ldr	r3, [r3, #24]
 80037f2:	2220      	movs	r2, #32
 80037f4:	4013      	ands	r3, r2
 80037f6:	2b20      	cmp	r3, #32
 80037f8:	d004      	beq.n	8003804 <I2C_IsErrorOccurred+0x100>
 80037fa:	2327      	movs	r3, #39	@ 0x27
 80037fc:	18fb      	adds	r3, r7, r3
 80037fe:	781b      	ldrb	r3, [r3, #0]
 8003800:	2b00      	cmp	r3, #0
 8003802:	d09b      	beq.n	800373c <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8003804:	2327      	movs	r3, #39	@ 0x27
 8003806:	18fb      	adds	r3, r7, r3
 8003808:	781b      	ldrb	r3, [r3, #0]
 800380a:	2b00      	cmp	r3, #0
 800380c:	d103      	bne.n	8003816 <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	2220      	movs	r2, #32
 8003814:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8003816:	6a3b      	ldr	r3, [r7, #32]
 8003818:	2204      	movs	r2, #4
 800381a:	4313      	orrs	r3, r2
 800381c:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800381e:	2327      	movs	r3, #39	@ 0x27
 8003820:	18fb      	adds	r3, r7, r3
 8003822:	2201      	movs	r2, #1
 8003824:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	699b      	ldr	r3, [r3, #24]
 800382c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800382e:	69ba      	ldr	r2, [r7, #24]
 8003830:	2380      	movs	r3, #128	@ 0x80
 8003832:	005b      	lsls	r3, r3, #1
 8003834:	4013      	ands	r3, r2
 8003836:	d00c      	beq.n	8003852 <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8003838:	6a3b      	ldr	r3, [r7, #32]
 800383a:	2201      	movs	r2, #1
 800383c:	4313      	orrs	r3, r2
 800383e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	2280      	movs	r2, #128	@ 0x80
 8003846:	0052      	lsls	r2, r2, #1
 8003848:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800384a:	2327      	movs	r3, #39	@ 0x27
 800384c:	18fb      	adds	r3, r7, r3
 800384e:	2201      	movs	r2, #1
 8003850:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003852:	69ba      	ldr	r2, [r7, #24]
 8003854:	2380      	movs	r3, #128	@ 0x80
 8003856:	00db      	lsls	r3, r3, #3
 8003858:	4013      	ands	r3, r2
 800385a:	d00c      	beq.n	8003876 <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800385c:	6a3b      	ldr	r3, [r7, #32]
 800385e:	2208      	movs	r2, #8
 8003860:	4313      	orrs	r3, r2
 8003862:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	2280      	movs	r2, #128	@ 0x80
 800386a:	00d2      	lsls	r2, r2, #3
 800386c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800386e:	2327      	movs	r3, #39	@ 0x27
 8003870:	18fb      	adds	r3, r7, r3
 8003872:	2201      	movs	r2, #1
 8003874:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003876:	69ba      	ldr	r2, [r7, #24]
 8003878:	2380      	movs	r3, #128	@ 0x80
 800387a:	009b      	lsls	r3, r3, #2
 800387c:	4013      	ands	r3, r2
 800387e:	d00c      	beq.n	800389a <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8003880:	6a3b      	ldr	r3, [r7, #32]
 8003882:	2202      	movs	r2, #2
 8003884:	4313      	orrs	r3, r2
 8003886:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	2280      	movs	r2, #128	@ 0x80
 800388e:	0092      	lsls	r2, r2, #2
 8003890:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003892:	2327      	movs	r3, #39	@ 0x27
 8003894:	18fb      	adds	r3, r7, r3
 8003896:	2201      	movs	r2, #1
 8003898:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 800389a:	2327      	movs	r3, #39	@ 0x27
 800389c:	18fb      	adds	r3, r7, r3
 800389e:	781b      	ldrb	r3, [r3, #0]
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d01d      	beq.n	80038e0 <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	0018      	movs	r0, r3
 80038a8:	f7ff fd8a 	bl	80033c0 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	685a      	ldr	r2, [r3, #4]
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	490e      	ldr	r1, [pc, #56]	@ (80038f0 <I2C_IsErrorOccurred+0x1ec>)
 80038b8:	400a      	ands	r2, r1
 80038ba:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80038c0:	6a3b      	ldr	r3, [r7, #32]
 80038c2:	431a      	orrs	r2, r3
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	2241      	movs	r2, #65	@ 0x41
 80038cc:	2120      	movs	r1, #32
 80038ce:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	2242      	movs	r2, #66	@ 0x42
 80038d4:	2100      	movs	r1, #0
 80038d6:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	2240      	movs	r2, #64	@ 0x40
 80038dc:	2100      	movs	r1, #0
 80038de:	5499      	strb	r1, [r3, r2]
  }

  return status;
 80038e0:	2327      	movs	r3, #39	@ 0x27
 80038e2:	18fb      	adds	r3, r7, r3
 80038e4:	781b      	ldrb	r3, [r3, #0]
}
 80038e6:	0018      	movs	r0, r3
 80038e8:	46bd      	mov	sp, r7
 80038ea:	b00a      	add	sp, #40	@ 0x28
 80038ec:	bd80      	pop	{r7, pc}
 80038ee:	46c0      	nop			@ (mov r8, r8)
 80038f0:	fe00e800 	.word	0xfe00e800

080038f4 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80038f4:	b590      	push	{r4, r7, lr}
 80038f6:	b087      	sub	sp, #28
 80038f8:	af00      	add	r7, sp, #0
 80038fa:	60f8      	str	r0, [r7, #12]
 80038fc:	0008      	movs	r0, r1
 80038fe:	0011      	movs	r1, r2
 8003900:	607b      	str	r3, [r7, #4]
 8003902:	240a      	movs	r4, #10
 8003904:	193b      	adds	r3, r7, r4
 8003906:	1c02      	adds	r2, r0, #0
 8003908:	801a      	strh	r2, [r3, #0]
 800390a:	2009      	movs	r0, #9
 800390c:	183b      	adds	r3, r7, r0
 800390e:	1c0a      	adds	r2, r1, #0
 8003910:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003912:	193b      	adds	r3, r7, r4
 8003914:	881b      	ldrh	r3, [r3, #0]
 8003916:	059b      	lsls	r3, r3, #22
 8003918:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800391a:	183b      	adds	r3, r7, r0
 800391c:	781b      	ldrb	r3, [r3, #0]
 800391e:	0419      	lsls	r1, r3, #16
 8003920:	23ff      	movs	r3, #255	@ 0xff
 8003922:	041b      	lsls	r3, r3, #16
 8003924:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003926:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800392c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800392e:	4313      	orrs	r3, r2
 8003930:	005b      	lsls	r3, r3, #1
 8003932:	085b      	lsrs	r3, r3, #1
 8003934:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	685b      	ldr	r3, [r3, #4]
 800393c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800393e:	0d51      	lsrs	r1, r2, #21
 8003940:	2280      	movs	r2, #128	@ 0x80
 8003942:	00d2      	lsls	r2, r2, #3
 8003944:	400a      	ands	r2, r1
 8003946:	4907      	ldr	r1, [pc, #28]	@ (8003964 <I2C_TransferConfig+0x70>)
 8003948:	430a      	orrs	r2, r1
 800394a:	43d2      	mvns	r2, r2
 800394c:	401a      	ands	r2, r3
 800394e:	0011      	movs	r1, r2
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	697a      	ldr	r2, [r7, #20]
 8003956:	430a      	orrs	r2, r1
 8003958:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800395a:	46c0      	nop			@ (mov r8, r8)
 800395c:	46bd      	mov	sp, r7
 800395e:	b007      	add	sp, #28
 8003960:	bd90      	pop	{r4, r7, pc}
 8003962:	46c0      	nop			@ (mov r8, r8)
 8003964:	03ff63ff 	.word	0x03ff63ff

08003968 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003968:	b580      	push	{r7, lr}
 800396a:	b082      	sub	sp, #8
 800396c:	af00      	add	r7, sp, #0
 800396e:	6078      	str	r0, [r7, #4]
 8003970:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	2241      	movs	r2, #65	@ 0x41
 8003976:	5c9b      	ldrb	r3, [r3, r2]
 8003978:	b2db      	uxtb	r3, r3
 800397a:	2b20      	cmp	r3, #32
 800397c:	d138      	bne.n	80039f0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	2240      	movs	r2, #64	@ 0x40
 8003982:	5c9b      	ldrb	r3, [r3, r2]
 8003984:	2b01      	cmp	r3, #1
 8003986:	d101      	bne.n	800398c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003988:	2302      	movs	r3, #2
 800398a:	e032      	b.n	80039f2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	2240      	movs	r2, #64	@ 0x40
 8003990:	2101      	movs	r1, #1
 8003992:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	2241      	movs	r2, #65	@ 0x41
 8003998:	2124      	movs	r1, #36	@ 0x24
 800399a:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	681a      	ldr	r2, [r3, #0]
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	2101      	movs	r1, #1
 80039a8:	438a      	bics	r2, r1
 80039aa:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	681a      	ldr	r2, [r3, #0]
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	4911      	ldr	r1, [pc, #68]	@ (80039fc <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 80039b8:	400a      	ands	r2, r1
 80039ba:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	6819      	ldr	r1, [r3, #0]
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	683a      	ldr	r2, [r7, #0]
 80039c8:	430a      	orrs	r2, r1
 80039ca:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	681a      	ldr	r2, [r3, #0]
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	2101      	movs	r1, #1
 80039d8:	430a      	orrs	r2, r1
 80039da:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	2241      	movs	r2, #65	@ 0x41
 80039e0:	2120      	movs	r1, #32
 80039e2:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	2240      	movs	r2, #64	@ 0x40
 80039e8:	2100      	movs	r1, #0
 80039ea:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80039ec:	2300      	movs	r3, #0
 80039ee:	e000      	b.n	80039f2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80039f0:	2302      	movs	r3, #2
  }
}
 80039f2:	0018      	movs	r0, r3
 80039f4:	46bd      	mov	sp, r7
 80039f6:	b002      	add	sp, #8
 80039f8:	bd80      	pop	{r7, pc}
 80039fa:	46c0      	nop			@ (mov r8, r8)
 80039fc:	ffffefff 	.word	0xffffefff

08003a00 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003a00:	b580      	push	{r7, lr}
 8003a02:	b084      	sub	sp, #16
 8003a04:	af00      	add	r7, sp, #0
 8003a06:	6078      	str	r0, [r7, #4]
 8003a08:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	2241      	movs	r2, #65	@ 0x41
 8003a0e:	5c9b      	ldrb	r3, [r3, r2]
 8003a10:	b2db      	uxtb	r3, r3
 8003a12:	2b20      	cmp	r3, #32
 8003a14:	d139      	bne.n	8003a8a <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	2240      	movs	r2, #64	@ 0x40
 8003a1a:	5c9b      	ldrb	r3, [r3, r2]
 8003a1c:	2b01      	cmp	r3, #1
 8003a1e:	d101      	bne.n	8003a24 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003a20:	2302      	movs	r3, #2
 8003a22:	e033      	b.n	8003a8c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	2240      	movs	r2, #64	@ 0x40
 8003a28:	2101      	movs	r1, #1
 8003a2a:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	2241      	movs	r2, #65	@ 0x41
 8003a30:	2124      	movs	r1, #36	@ 0x24
 8003a32:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	681a      	ldr	r2, [r3, #0]
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	2101      	movs	r1, #1
 8003a40:	438a      	bics	r2, r1
 8003a42:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	4a11      	ldr	r2, [pc, #68]	@ (8003a94 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8003a50:	4013      	ands	r3, r2
 8003a52:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003a54:	683b      	ldr	r3, [r7, #0]
 8003a56:	021b      	lsls	r3, r3, #8
 8003a58:	68fa      	ldr	r2, [r7, #12]
 8003a5a:	4313      	orrs	r3, r2
 8003a5c:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	68fa      	ldr	r2, [r7, #12]
 8003a64:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	681a      	ldr	r2, [r3, #0]
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	2101      	movs	r1, #1
 8003a72:	430a      	orrs	r2, r1
 8003a74:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	2241      	movs	r2, #65	@ 0x41
 8003a7a:	2120      	movs	r1, #32
 8003a7c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	2240      	movs	r2, #64	@ 0x40
 8003a82:	2100      	movs	r1, #0
 8003a84:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003a86:	2300      	movs	r3, #0
 8003a88:	e000      	b.n	8003a8c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003a8a:	2302      	movs	r3, #2
  }
}
 8003a8c:	0018      	movs	r0, r3
 8003a8e:	46bd      	mov	sp, r7
 8003a90:	b004      	add	sp, #16
 8003a92:	bd80      	pop	{r7, pc}
 8003a94:	fffff0ff 	.word	0xfffff0ff

08003a98 <HAL_PWR_EnableBkUpAccess>:
  *         possible unwanted write accesses. All RTC & TAMP registers (backup
  *         registers included) and RCC BDCR register are concerned.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003a98:	b580      	push	{r7, lr}
 8003a9a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003a9c:	4b04      	ldr	r3, [pc, #16]	@ (8003ab0 <HAL_PWR_EnableBkUpAccess+0x18>)
 8003a9e:	681a      	ldr	r2, [r3, #0]
 8003aa0:	4b03      	ldr	r3, [pc, #12]	@ (8003ab0 <HAL_PWR_EnableBkUpAccess+0x18>)
 8003aa2:	2180      	movs	r1, #128	@ 0x80
 8003aa4:	0049      	lsls	r1, r1, #1
 8003aa6:	430a      	orrs	r2, r1
 8003aa8:	601a      	str	r2, [r3, #0]
}
 8003aaa:	46c0      	nop			@ (mov r8, r8)
 8003aac:	46bd      	mov	sp, r7
 8003aae:	bd80      	pop	{r7, pc}
 8003ab0:	40007000 	.word	0x40007000

08003ab4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003ab4:	b580      	push	{r7, lr}
 8003ab6:	b084      	sub	sp, #16
 8003ab8:	af00      	add	r7, sp, #0
 8003aba:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8003abc:	4b19      	ldr	r3, [pc, #100]	@ (8003b24 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	4a19      	ldr	r2, [pc, #100]	@ (8003b28 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8003ac2:	4013      	ands	r3, r2
 8003ac4:	0019      	movs	r1, r3
 8003ac6:	4b17      	ldr	r3, [pc, #92]	@ (8003b24 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8003ac8:	687a      	ldr	r2, [r7, #4]
 8003aca:	430a      	orrs	r2, r1
 8003acc:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003ace:	687a      	ldr	r2, [r7, #4]
 8003ad0:	2380      	movs	r3, #128	@ 0x80
 8003ad2:	009b      	lsls	r3, r3, #2
 8003ad4:	429a      	cmp	r2, r3
 8003ad6:	d11f      	bne.n	8003b18 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8003ad8:	4b14      	ldr	r3, [pc, #80]	@ (8003b2c <HAL_PWREx_ControlVoltageScaling+0x78>)
 8003ada:	681a      	ldr	r2, [r3, #0]
 8003adc:	0013      	movs	r3, r2
 8003ade:	005b      	lsls	r3, r3, #1
 8003ae0:	189b      	adds	r3, r3, r2
 8003ae2:	005b      	lsls	r3, r3, #1
 8003ae4:	4912      	ldr	r1, [pc, #72]	@ (8003b30 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8003ae6:	0018      	movs	r0, r3
 8003ae8:	f7fc fb0c 	bl	8000104 <__udivsi3>
 8003aec:	0003      	movs	r3, r0
 8003aee:	3301      	adds	r3, #1
 8003af0:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003af2:	e008      	b.n	8003b06 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d003      	beq.n	8003b02 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	3b01      	subs	r3, #1
 8003afe:	60fb      	str	r3, [r7, #12]
 8003b00:	e001      	b.n	8003b06 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8003b02:	2303      	movs	r3, #3
 8003b04:	e009      	b.n	8003b1a <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003b06:	4b07      	ldr	r3, [pc, #28]	@ (8003b24 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8003b08:	695a      	ldr	r2, [r3, #20]
 8003b0a:	2380      	movs	r3, #128	@ 0x80
 8003b0c:	00db      	lsls	r3, r3, #3
 8003b0e:	401a      	ands	r2, r3
 8003b10:	2380      	movs	r3, #128	@ 0x80
 8003b12:	00db      	lsls	r3, r3, #3
 8003b14:	429a      	cmp	r2, r3
 8003b16:	d0ed      	beq.n	8003af4 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8003b18:	2300      	movs	r3, #0
}
 8003b1a:	0018      	movs	r0, r3
 8003b1c:	46bd      	mov	sp, r7
 8003b1e:	b004      	add	sp, #16
 8003b20:	bd80      	pop	{r7, pc}
 8003b22:	46c0      	nop			@ (mov r8, r8)
 8003b24:	40007000 	.word	0x40007000
 8003b28:	fffff9ff 	.word	0xfffff9ff
 8003b2c:	20000048 	.word	0x20000048
 8003b30:	000f4240 	.word	0x000f4240

08003b34 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003b34:	b580      	push	{r7, lr}
 8003b36:	b088      	sub	sp, #32
 8003b38:	af00      	add	r7, sp, #0
 8003b3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d101      	bne.n	8003b46 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003b42:	2301      	movs	r3, #1
 8003b44:	e2fe      	b.n	8004144 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	2201      	movs	r2, #1
 8003b4c:	4013      	ands	r3, r2
 8003b4e:	d100      	bne.n	8003b52 <HAL_RCC_OscConfig+0x1e>
 8003b50:	e07c      	b.n	8003c4c <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003b52:	4bc3      	ldr	r3, [pc, #780]	@ (8003e60 <HAL_RCC_OscConfig+0x32c>)
 8003b54:	689b      	ldr	r3, [r3, #8]
 8003b56:	2238      	movs	r2, #56	@ 0x38
 8003b58:	4013      	ands	r3, r2
 8003b5a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003b5c:	4bc0      	ldr	r3, [pc, #768]	@ (8003e60 <HAL_RCC_OscConfig+0x32c>)
 8003b5e:	68db      	ldr	r3, [r3, #12]
 8003b60:	2203      	movs	r2, #3
 8003b62:	4013      	ands	r3, r2
 8003b64:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8003b66:	69bb      	ldr	r3, [r7, #24]
 8003b68:	2b10      	cmp	r3, #16
 8003b6a:	d102      	bne.n	8003b72 <HAL_RCC_OscConfig+0x3e>
 8003b6c:	697b      	ldr	r3, [r7, #20]
 8003b6e:	2b03      	cmp	r3, #3
 8003b70:	d002      	beq.n	8003b78 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8003b72:	69bb      	ldr	r3, [r7, #24]
 8003b74:	2b08      	cmp	r3, #8
 8003b76:	d10b      	bne.n	8003b90 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b78:	4bb9      	ldr	r3, [pc, #740]	@ (8003e60 <HAL_RCC_OscConfig+0x32c>)
 8003b7a:	681a      	ldr	r2, [r3, #0]
 8003b7c:	2380      	movs	r3, #128	@ 0x80
 8003b7e:	029b      	lsls	r3, r3, #10
 8003b80:	4013      	ands	r3, r2
 8003b82:	d062      	beq.n	8003c4a <HAL_RCC_OscConfig+0x116>
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	685b      	ldr	r3, [r3, #4]
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d15e      	bne.n	8003c4a <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8003b8c:	2301      	movs	r3, #1
 8003b8e:	e2d9      	b.n	8004144 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	685a      	ldr	r2, [r3, #4]
 8003b94:	2380      	movs	r3, #128	@ 0x80
 8003b96:	025b      	lsls	r3, r3, #9
 8003b98:	429a      	cmp	r2, r3
 8003b9a:	d107      	bne.n	8003bac <HAL_RCC_OscConfig+0x78>
 8003b9c:	4bb0      	ldr	r3, [pc, #704]	@ (8003e60 <HAL_RCC_OscConfig+0x32c>)
 8003b9e:	681a      	ldr	r2, [r3, #0]
 8003ba0:	4baf      	ldr	r3, [pc, #700]	@ (8003e60 <HAL_RCC_OscConfig+0x32c>)
 8003ba2:	2180      	movs	r1, #128	@ 0x80
 8003ba4:	0249      	lsls	r1, r1, #9
 8003ba6:	430a      	orrs	r2, r1
 8003ba8:	601a      	str	r2, [r3, #0]
 8003baa:	e020      	b.n	8003bee <HAL_RCC_OscConfig+0xba>
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	685a      	ldr	r2, [r3, #4]
 8003bb0:	23a0      	movs	r3, #160	@ 0xa0
 8003bb2:	02db      	lsls	r3, r3, #11
 8003bb4:	429a      	cmp	r2, r3
 8003bb6:	d10e      	bne.n	8003bd6 <HAL_RCC_OscConfig+0xa2>
 8003bb8:	4ba9      	ldr	r3, [pc, #676]	@ (8003e60 <HAL_RCC_OscConfig+0x32c>)
 8003bba:	681a      	ldr	r2, [r3, #0]
 8003bbc:	4ba8      	ldr	r3, [pc, #672]	@ (8003e60 <HAL_RCC_OscConfig+0x32c>)
 8003bbe:	2180      	movs	r1, #128	@ 0x80
 8003bc0:	02c9      	lsls	r1, r1, #11
 8003bc2:	430a      	orrs	r2, r1
 8003bc4:	601a      	str	r2, [r3, #0]
 8003bc6:	4ba6      	ldr	r3, [pc, #664]	@ (8003e60 <HAL_RCC_OscConfig+0x32c>)
 8003bc8:	681a      	ldr	r2, [r3, #0]
 8003bca:	4ba5      	ldr	r3, [pc, #660]	@ (8003e60 <HAL_RCC_OscConfig+0x32c>)
 8003bcc:	2180      	movs	r1, #128	@ 0x80
 8003bce:	0249      	lsls	r1, r1, #9
 8003bd0:	430a      	orrs	r2, r1
 8003bd2:	601a      	str	r2, [r3, #0]
 8003bd4:	e00b      	b.n	8003bee <HAL_RCC_OscConfig+0xba>
 8003bd6:	4ba2      	ldr	r3, [pc, #648]	@ (8003e60 <HAL_RCC_OscConfig+0x32c>)
 8003bd8:	681a      	ldr	r2, [r3, #0]
 8003bda:	4ba1      	ldr	r3, [pc, #644]	@ (8003e60 <HAL_RCC_OscConfig+0x32c>)
 8003bdc:	49a1      	ldr	r1, [pc, #644]	@ (8003e64 <HAL_RCC_OscConfig+0x330>)
 8003bde:	400a      	ands	r2, r1
 8003be0:	601a      	str	r2, [r3, #0]
 8003be2:	4b9f      	ldr	r3, [pc, #636]	@ (8003e60 <HAL_RCC_OscConfig+0x32c>)
 8003be4:	681a      	ldr	r2, [r3, #0]
 8003be6:	4b9e      	ldr	r3, [pc, #632]	@ (8003e60 <HAL_RCC_OscConfig+0x32c>)
 8003be8:	499f      	ldr	r1, [pc, #636]	@ (8003e68 <HAL_RCC_OscConfig+0x334>)
 8003bea:	400a      	ands	r2, r1
 8003bec:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	685b      	ldr	r3, [r3, #4]
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d014      	beq.n	8003c20 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bf6:	f7fe f9b7 	bl	8001f68 <HAL_GetTick>
 8003bfa:	0003      	movs	r3, r0
 8003bfc:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003bfe:	e008      	b.n	8003c12 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c00:	f7fe f9b2 	bl	8001f68 <HAL_GetTick>
 8003c04:	0002      	movs	r2, r0
 8003c06:	693b      	ldr	r3, [r7, #16]
 8003c08:	1ad3      	subs	r3, r2, r3
 8003c0a:	2b64      	cmp	r3, #100	@ 0x64
 8003c0c:	d901      	bls.n	8003c12 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8003c0e:	2303      	movs	r3, #3
 8003c10:	e298      	b.n	8004144 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003c12:	4b93      	ldr	r3, [pc, #588]	@ (8003e60 <HAL_RCC_OscConfig+0x32c>)
 8003c14:	681a      	ldr	r2, [r3, #0]
 8003c16:	2380      	movs	r3, #128	@ 0x80
 8003c18:	029b      	lsls	r3, r3, #10
 8003c1a:	4013      	ands	r3, r2
 8003c1c:	d0f0      	beq.n	8003c00 <HAL_RCC_OscConfig+0xcc>
 8003c1e:	e015      	b.n	8003c4c <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c20:	f7fe f9a2 	bl	8001f68 <HAL_GetTick>
 8003c24:	0003      	movs	r3, r0
 8003c26:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003c28:	e008      	b.n	8003c3c <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c2a:	f7fe f99d 	bl	8001f68 <HAL_GetTick>
 8003c2e:	0002      	movs	r2, r0
 8003c30:	693b      	ldr	r3, [r7, #16]
 8003c32:	1ad3      	subs	r3, r2, r3
 8003c34:	2b64      	cmp	r3, #100	@ 0x64
 8003c36:	d901      	bls.n	8003c3c <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8003c38:	2303      	movs	r3, #3
 8003c3a:	e283      	b.n	8004144 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003c3c:	4b88      	ldr	r3, [pc, #544]	@ (8003e60 <HAL_RCC_OscConfig+0x32c>)
 8003c3e:	681a      	ldr	r2, [r3, #0]
 8003c40:	2380      	movs	r3, #128	@ 0x80
 8003c42:	029b      	lsls	r3, r3, #10
 8003c44:	4013      	ands	r3, r2
 8003c46:	d1f0      	bne.n	8003c2a <HAL_RCC_OscConfig+0xf6>
 8003c48:	e000      	b.n	8003c4c <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c4a:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	2202      	movs	r2, #2
 8003c52:	4013      	ands	r3, r2
 8003c54:	d100      	bne.n	8003c58 <HAL_RCC_OscConfig+0x124>
 8003c56:	e099      	b.n	8003d8c <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003c58:	4b81      	ldr	r3, [pc, #516]	@ (8003e60 <HAL_RCC_OscConfig+0x32c>)
 8003c5a:	689b      	ldr	r3, [r3, #8]
 8003c5c:	2238      	movs	r2, #56	@ 0x38
 8003c5e:	4013      	ands	r3, r2
 8003c60:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003c62:	4b7f      	ldr	r3, [pc, #508]	@ (8003e60 <HAL_RCC_OscConfig+0x32c>)
 8003c64:	68db      	ldr	r3, [r3, #12]
 8003c66:	2203      	movs	r2, #3
 8003c68:	4013      	ands	r3, r2
 8003c6a:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8003c6c:	69bb      	ldr	r3, [r7, #24]
 8003c6e:	2b10      	cmp	r3, #16
 8003c70:	d102      	bne.n	8003c78 <HAL_RCC_OscConfig+0x144>
 8003c72:	697b      	ldr	r3, [r7, #20]
 8003c74:	2b02      	cmp	r3, #2
 8003c76:	d002      	beq.n	8003c7e <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8003c78:	69bb      	ldr	r3, [r7, #24]
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d135      	bne.n	8003cea <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003c7e:	4b78      	ldr	r3, [pc, #480]	@ (8003e60 <HAL_RCC_OscConfig+0x32c>)
 8003c80:	681a      	ldr	r2, [r3, #0]
 8003c82:	2380      	movs	r3, #128	@ 0x80
 8003c84:	00db      	lsls	r3, r3, #3
 8003c86:	4013      	ands	r3, r2
 8003c88:	d005      	beq.n	8003c96 <HAL_RCC_OscConfig+0x162>
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	68db      	ldr	r3, [r3, #12]
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d101      	bne.n	8003c96 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8003c92:	2301      	movs	r3, #1
 8003c94:	e256      	b.n	8004144 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c96:	4b72      	ldr	r3, [pc, #456]	@ (8003e60 <HAL_RCC_OscConfig+0x32c>)
 8003c98:	685b      	ldr	r3, [r3, #4]
 8003c9a:	4a74      	ldr	r2, [pc, #464]	@ (8003e6c <HAL_RCC_OscConfig+0x338>)
 8003c9c:	4013      	ands	r3, r2
 8003c9e:	0019      	movs	r1, r3
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	695b      	ldr	r3, [r3, #20]
 8003ca4:	021a      	lsls	r2, r3, #8
 8003ca6:	4b6e      	ldr	r3, [pc, #440]	@ (8003e60 <HAL_RCC_OscConfig+0x32c>)
 8003ca8:	430a      	orrs	r2, r1
 8003caa:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003cac:	69bb      	ldr	r3, [r7, #24]
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d112      	bne.n	8003cd8 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8003cb2:	4b6b      	ldr	r3, [pc, #428]	@ (8003e60 <HAL_RCC_OscConfig+0x32c>)
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	4a6e      	ldr	r2, [pc, #440]	@ (8003e70 <HAL_RCC_OscConfig+0x33c>)
 8003cb8:	4013      	ands	r3, r2
 8003cba:	0019      	movs	r1, r3
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	691a      	ldr	r2, [r3, #16]
 8003cc0:	4b67      	ldr	r3, [pc, #412]	@ (8003e60 <HAL_RCC_OscConfig+0x32c>)
 8003cc2:	430a      	orrs	r2, r1
 8003cc4:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8003cc6:	4b66      	ldr	r3, [pc, #408]	@ (8003e60 <HAL_RCC_OscConfig+0x32c>)
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	0adb      	lsrs	r3, r3, #11
 8003ccc:	2207      	movs	r2, #7
 8003cce:	4013      	ands	r3, r2
 8003cd0:	4a68      	ldr	r2, [pc, #416]	@ (8003e74 <HAL_RCC_OscConfig+0x340>)
 8003cd2:	40da      	lsrs	r2, r3
 8003cd4:	4b68      	ldr	r3, [pc, #416]	@ (8003e78 <HAL_RCC_OscConfig+0x344>)
 8003cd6:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003cd8:	4b68      	ldr	r3, [pc, #416]	@ (8003e7c <HAL_RCC_OscConfig+0x348>)
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	0018      	movs	r0, r3
 8003cde:	f7fe f8e7 	bl	8001eb0 <HAL_InitTick>
 8003ce2:	1e03      	subs	r3, r0, #0
 8003ce4:	d051      	beq.n	8003d8a <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8003ce6:	2301      	movs	r3, #1
 8003ce8:	e22c      	b.n	8004144 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	68db      	ldr	r3, [r3, #12]
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d030      	beq.n	8003d54 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8003cf2:	4b5b      	ldr	r3, [pc, #364]	@ (8003e60 <HAL_RCC_OscConfig+0x32c>)
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	4a5e      	ldr	r2, [pc, #376]	@ (8003e70 <HAL_RCC_OscConfig+0x33c>)
 8003cf8:	4013      	ands	r3, r2
 8003cfa:	0019      	movs	r1, r3
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	691a      	ldr	r2, [r3, #16]
 8003d00:	4b57      	ldr	r3, [pc, #348]	@ (8003e60 <HAL_RCC_OscConfig+0x32c>)
 8003d02:	430a      	orrs	r2, r1
 8003d04:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8003d06:	4b56      	ldr	r3, [pc, #344]	@ (8003e60 <HAL_RCC_OscConfig+0x32c>)
 8003d08:	681a      	ldr	r2, [r3, #0]
 8003d0a:	4b55      	ldr	r3, [pc, #340]	@ (8003e60 <HAL_RCC_OscConfig+0x32c>)
 8003d0c:	2180      	movs	r1, #128	@ 0x80
 8003d0e:	0049      	lsls	r1, r1, #1
 8003d10:	430a      	orrs	r2, r1
 8003d12:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d14:	f7fe f928 	bl	8001f68 <HAL_GetTick>
 8003d18:	0003      	movs	r3, r0
 8003d1a:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003d1c:	e008      	b.n	8003d30 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003d1e:	f7fe f923 	bl	8001f68 <HAL_GetTick>
 8003d22:	0002      	movs	r2, r0
 8003d24:	693b      	ldr	r3, [r7, #16]
 8003d26:	1ad3      	subs	r3, r2, r3
 8003d28:	2b02      	cmp	r3, #2
 8003d2a:	d901      	bls.n	8003d30 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8003d2c:	2303      	movs	r3, #3
 8003d2e:	e209      	b.n	8004144 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003d30:	4b4b      	ldr	r3, [pc, #300]	@ (8003e60 <HAL_RCC_OscConfig+0x32c>)
 8003d32:	681a      	ldr	r2, [r3, #0]
 8003d34:	2380      	movs	r3, #128	@ 0x80
 8003d36:	00db      	lsls	r3, r3, #3
 8003d38:	4013      	ands	r3, r2
 8003d3a:	d0f0      	beq.n	8003d1e <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d3c:	4b48      	ldr	r3, [pc, #288]	@ (8003e60 <HAL_RCC_OscConfig+0x32c>)
 8003d3e:	685b      	ldr	r3, [r3, #4]
 8003d40:	4a4a      	ldr	r2, [pc, #296]	@ (8003e6c <HAL_RCC_OscConfig+0x338>)
 8003d42:	4013      	ands	r3, r2
 8003d44:	0019      	movs	r1, r3
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	695b      	ldr	r3, [r3, #20]
 8003d4a:	021a      	lsls	r2, r3, #8
 8003d4c:	4b44      	ldr	r3, [pc, #272]	@ (8003e60 <HAL_RCC_OscConfig+0x32c>)
 8003d4e:	430a      	orrs	r2, r1
 8003d50:	605a      	str	r2, [r3, #4]
 8003d52:	e01b      	b.n	8003d8c <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8003d54:	4b42      	ldr	r3, [pc, #264]	@ (8003e60 <HAL_RCC_OscConfig+0x32c>)
 8003d56:	681a      	ldr	r2, [r3, #0]
 8003d58:	4b41      	ldr	r3, [pc, #260]	@ (8003e60 <HAL_RCC_OscConfig+0x32c>)
 8003d5a:	4949      	ldr	r1, [pc, #292]	@ (8003e80 <HAL_RCC_OscConfig+0x34c>)
 8003d5c:	400a      	ands	r2, r1
 8003d5e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d60:	f7fe f902 	bl	8001f68 <HAL_GetTick>
 8003d64:	0003      	movs	r3, r0
 8003d66:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003d68:	e008      	b.n	8003d7c <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003d6a:	f7fe f8fd 	bl	8001f68 <HAL_GetTick>
 8003d6e:	0002      	movs	r2, r0
 8003d70:	693b      	ldr	r3, [r7, #16]
 8003d72:	1ad3      	subs	r3, r2, r3
 8003d74:	2b02      	cmp	r3, #2
 8003d76:	d901      	bls.n	8003d7c <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8003d78:	2303      	movs	r3, #3
 8003d7a:	e1e3      	b.n	8004144 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003d7c:	4b38      	ldr	r3, [pc, #224]	@ (8003e60 <HAL_RCC_OscConfig+0x32c>)
 8003d7e:	681a      	ldr	r2, [r3, #0]
 8003d80:	2380      	movs	r3, #128	@ 0x80
 8003d82:	00db      	lsls	r3, r3, #3
 8003d84:	4013      	ands	r3, r2
 8003d86:	d1f0      	bne.n	8003d6a <HAL_RCC_OscConfig+0x236>
 8003d88:	e000      	b.n	8003d8c <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003d8a:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	2208      	movs	r2, #8
 8003d92:	4013      	ands	r3, r2
 8003d94:	d047      	beq.n	8003e26 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8003d96:	4b32      	ldr	r3, [pc, #200]	@ (8003e60 <HAL_RCC_OscConfig+0x32c>)
 8003d98:	689b      	ldr	r3, [r3, #8]
 8003d9a:	2238      	movs	r2, #56	@ 0x38
 8003d9c:	4013      	ands	r3, r2
 8003d9e:	2b18      	cmp	r3, #24
 8003da0:	d10a      	bne.n	8003db8 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8003da2:	4b2f      	ldr	r3, [pc, #188]	@ (8003e60 <HAL_RCC_OscConfig+0x32c>)
 8003da4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003da6:	2202      	movs	r2, #2
 8003da8:	4013      	ands	r3, r2
 8003daa:	d03c      	beq.n	8003e26 <HAL_RCC_OscConfig+0x2f2>
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	699b      	ldr	r3, [r3, #24]
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d138      	bne.n	8003e26 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8003db4:	2301      	movs	r3, #1
 8003db6:	e1c5      	b.n	8004144 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	699b      	ldr	r3, [r3, #24]
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d019      	beq.n	8003df4 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8003dc0:	4b27      	ldr	r3, [pc, #156]	@ (8003e60 <HAL_RCC_OscConfig+0x32c>)
 8003dc2:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003dc4:	4b26      	ldr	r3, [pc, #152]	@ (8003e60 <HAL_RCC_OscConfig+0x32c>)
 8003dc6:	2101      	movs	r1, #1
 8003dc8:	430a      	orrs	r2, r1
 8003dca:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003dcc:	f7fe f8cc 	bl	8001f68 <HAL_GetTick>
 8003dd0:	0003      	movs	r3, r0
 8003dd2:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003dd4:	e008      	b.n	8003de8 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003dd6:	f7fe f8c7 	bl	8001f68 <HAL_GetTick>
 8003dda:	0002      	movs	r2, r0
 8003ddc:	693b      	ldr	r3, [r7, #16]
 8003dde:	1ad3      	subs	r3, r2, r3
 8003de0:	2b02      	cmp	r3, #2
 8003de2:	d901      	bls.n	8003de8 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8003de4:	2303      	movs	r3, #3
 8003de6:	e1ad      	b.n	8004144 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003de8:	4b1d      	ldr	r3, [pc, #116]	@ (8003e60 <HAL_RCC_OscConfig+0x32c>)
 8003dea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003dec:	2202      	movs	r2, #2
 8003dee:	4013      	ands	r3, r2
 8003df0:	d0f1      	beq.n	8003dd6 <HAL_RCC_OscConfig+0x2a2>
 8003df2:	e018      	b.n	8003e26 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8003df4:	4b1a      	ldr	r3, [pc, #104]	@ (8003e60 <HAL_RCC_OscConfig+0x32c>)
 8003df6:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003df8:	4b19      	ldr	r3, [pc, #100]	@ (8003e60 <HAL_RCC_OscConfig+0x32c>)
 8003dfa:	2101      	movs	r1, #1
 8003dfc:	438a      	bics	r2, r1
 8003dfe:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e00:	f7fe f8b2 	bl	8001f68 <HAL_GetTick>
 8003e04:	0003      	movs	r3, r0
 8003e06:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003e08:	e008      	b.n	8003e1c <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003e0a:	f7fe f8ad 	bl	8001f68 <HAL_GetTick>
 8003e0e:	0002      	movs	r2, r0
 8003e10:	693b      	ldr	r3, [r7, #16]
 8003e12:	1ad3      	subs	r3, r2, r3
 8003e14:	2b02      	cmp	r3, #2
 8003e16:	d901      	bls.n	8003e1c <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8003e18:	2303      	movs	r3, #3
 8003e1a:	e193      	b.n	8004144 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003e1c:	4b10      	ldr	r3, [pc, #64]	@ (8003e60 <HAL_RCC_OscConfig+0x32c>)
 8003e1e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003e20:	2202      	movs	r2, #2
 8003e22:	4013      	ands	r3, r2
 8003e24:	d1f1      	bne.n	8003e0a <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	2204      	movs	r2, #4
 8003e2c:	4013      	ands	r3, r2
 8003e2e:	d100      	bne.n	8003e32 <HAL_RCC_OscConfig+0x2fe>
 8003e30:	e0c6      	b.n	8003fc0 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003e32:	231f      	movs	r3, #31
 8003e34:	18fb      	adds	r3, r7, r3
 8003e36:	2200      	movs	r2, #0
 8003e38:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8003e3a:	4b09      	ldr	r3, [pc, #36]	@ (8003e60 <HAL_RCC_OscConfig+0x32c>)
 8003e3c:	689b      	ldr	r3, [r3, #8]
 8003e3e:	2238      	movs	r2, #56	@ 0x38
 8003e40:	4013      	ands	r3, r2
 8003e42:	2b20      	cmp	r3, #32
 8003e44:	d11e      	bne.n	8003e84 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8003e46:	4b06      	ldr	r3, [pc, #24]	@ (8003e60 <HAL_RCC_OscConfig+0x32c>)
 8003e48:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e4a:	2202      	movs	r2, #2
 8003e4c:	4013      	ands	r3, r2
 8003e4e:	d100      	bne.n	8003e52 <HAL_RCC_OscConfig+0x31e>
 8003e50:	e0b6      	b.n	8003fc0 <HAL_RCC_OscConfig+0x48c>
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	689b      	ldr	r3, [r3, #8]
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d000      	beq.n	8003e5c <HAL_RCC_OscConfig+0x328>
 8003e5a:	e0b1      	b.n	8003fc0 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8003e5c:	2301      	movs	r3, #1
 8003e5e:	e171      	b.n	8004144 <HAL_RCC_OscConfig+0x610>
 8003e60:	40021000 	.word	0x40021000
 8003e64:	fffeffff 	.word	0xfffeffff
 8003e68:	fffbffff 	.word	0xfffbffff
 8003e6c:	ffff80ff 	.word	0xffff80ff
 8003e70:	ffffc7ff 	.word	0xffffc7ff
 8003e74:	00f42400 	.word	0x00f42400
 8003e78:	20000048 	.word	0x20000048
 8003e7c:	2000004c 	.word	0x2000004c
 8003e80:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003e84:	4bb1      	ldr	r3, [pc, #708]	@ (800414c <HAL_RCC_OscConfig+0x618>)
 8003e86:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003e88:	2380      	movs	r3, #128	@ 0x80
 8003e8a:	055b      	lsls	r3, r3, #21
 8003e8c:	4013      	ands	r3, r2
 8003e8e:	d101      	bne.n	8003e94 <HAL_RCC_OscConfig+0x360>
 8003e90:	2301      	movs	r3, #1
 8003e92:	e000      	b.n	8003e96 <HAL_RCC_OscConfig+0x362>
 8003e94:	2300      	movs	r3, #0
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d011      	beq.n	8003ebe <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8003e9a:	4bac      	ldr	r3, [pc, #688]	@ (800414c <HAL_RCC_OscConfig+0x618>)
 8003e9c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003e9e:	4bab      	ldr	r3, [pc, #684]	@ (800414c <HAL_RCC_OscConfig+0x618>)
 8003ea0:	2180      	movs	r1, #128	@ 0x80
 8003ea2:	0549      	lsls	r1, r1, #21
 8003ea4:	430a      	orrs	r2, r1
 8003ea6:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003ea8:	4ba8      	ldr	r3, [pc, #672]	@ (800414c <HAL_RCC_OscConfig+0x618>)
 8003eaa:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003eac:	2380      	movs	r3, #128	@ 0x80
 8003eae:	055b      	lsls	r3, r3, #21
 8003eb0:	4013      	ands	r3, r2
 8003eb2:	60fb      	str	r3, [r7, #12]
 8003eb4:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8003eb6:	231f      	movs	r3, #31
 8003eb8:	18fb      	adds	r3, r7, r3
 8003eba:	2201      	movs	r2, #1
 8003ebc:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003ebe:	4ba4      	ldr	r3, [pc, #656]	@ (8004150 <HAL_RCC_OscConfig+0x61c>)
 8003ec0:	681a      	ldr	r2, [r3, #0]
 8003ec2:	2380      	movs	r3, #128	@ 0x80
 8003ec4:	005b      	lsls	r3, r3, #1
 8003ec6:	4013      	ands	r3, r2
 8003ec8:	d11a      	bne.n	8003f00 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003eca:	4ba1      	ldr	r3, [pc, #644]	@ (8004150 <HAL_RCC_OscConfig+0x61c>)
 8003ecc:	681a      	ldr	r2, [r3, #0]
 8003ece:	4ba0      	ldr	r3, [pc, #640]	@ (8004150 <HAL_RCC_OscConfig+0x61c>)
 8003ed0:	2180      	movs	r1, #128	@ 0x80
 8003ed2:	0049      	lsls	r1, r1, #1
 8003ed4:	430a      	orrs	r2, r1
 8003ed6:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8003ed8:	f7fe f846 	bl	8001f68 <HAL_GetTick>
 8003edc:	0003      	movs	r3, r0
 8003ede:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003ee0:	e008      	b.n	8003ef4 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003ee2:	f7fe f841 	bl	8001f68 <HAL_GetTick>
 8003ee6:	0002      	movs	r2, r0
 8003ee8:	693b      	ldr	r3, [r7, #16]
 8003eea:	1ad3      	subs	r3, r2, r3
 8003eec:	2b02      	cmp	r3, #2
 8003eee:	d901      	bls.n	8003ef4 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8003ef0:	2303      	movs	r3, #3
 8003ef2:	e127      	b.n	8004144 <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003ef4:	4b96      	ldr	r3, [pc, #600]	@ (8004150 <HAL_RCC_OscConfig+0x61c>)
 8003ef6:	681a      	ldr	r2, [r3, #0]
 8003ef8:	2380      	movs	r3, #128	@ 0x80
 8003efa:	005b      	lsls	r3, r3, #1
 8003efc:	4013      	ands	r3, r2
 8003efe:	d0f0      	beq.n	8003ee2 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	689b      	ldr	r3, [r3, #8]
 8003f04:	2b01      	cmp	r3, #1
 8003f06:	d106      	bne.n	8003f16 <HAL_RCC_OscConfig+0x3e2>
 8003f08:	4b90      	ldr	r3, [pc, #576]	@ (800414c <HAL_RCC_OscConfig+0x618>)
 8003f0a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003f0c:	4b8f      	ldr	r3, [pc, #572]	@ (800414c <HAL_RCC_OscConfig+0x618>)
 8003f0e:	2101      	movs	r1, #1
 8003f10:	430a      	orrs	r2, r1
 8003f12:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003f14:	e01c      	b.n	8003f50 <HAL_RCC_OscConfig+0x41c>
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	689b      	ldr	r3, [r3, #8]
 8003f1a:	2b05      	cmp	r3, #5
 8003f1c:	d10c      	bne.n	8003f38 <HAL_RCC_OscConfig+0x404>
 8003f1e:	4b8b      	ldr	r3, [pc, #556]	@ (800414c <HAL_RCC_OscConfig+0x618>)
 8003f20:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003f22:	4b8a      	ldr	r3, [pc, #552]	@ (800414c <HAL_RCC_OscConfig+0x618>)
 8003f24:	2104      	movs	r1, #4
 8003f26:	430a      	orrs	r2, r1
 8003f28:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003f2a:	4b88      	ldr	r3, [pc, #544]	@ (800414c <HAL_RCC_OscConfig+0x618>)
 8003f2c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003f2e:	4b87      	ldr	r3, [pc, #540]	@ (800414c <HAL_RCC_OscConfig+0x618>)
 8003f30:	2101      	movs	r1, #1
 8003f32:	430a      	orrs	r2, r1
 8003f34:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003f36:	e00b      	b.n	8003f50 <HAL_RCC_OscConfig+0x41c>
 8003f38:	4b84      	ldr	r3, [pc, #528]	@ (800414c <HAL_RCC_OscConfig+0x618>)
 8003f3a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003f3c:	4b83      	ldr	r3, [pc, #524]	@ (800414c <HAL_RCC_OscConfig+0x618>)
 8003f3e:	2101      	movs	r1, #1
 8003f40:	438a      	bics	r2, r1
 8003f42:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003f44:	4b81      	ldr	r3, [pc, #516]	@ (800414c <HAL_RCC_OscConfig+0x618>)
 8003f46:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003f48:	4b80      	ldr	r3, [pc, #512]	@ (800414c <HAL_RCC_OscConfig+0x618>)
 8003f4a:	2104      	movs	r1, #4
 8003f4c:	438a      	bics	r2, r1
 8003f4e:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	689b      	ldr	r3, [r3, #8]
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d014      	beq.n	8003f82 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f58:	f7fe f806 	bl	8001f68 <HAL_GetTick>
 8003f5c:	0003      	movs	r3, r0
 8003f5e:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003f60:	e009      	b.n	8003f76 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f62:	f7fe f801 	bl	8001f68 <HAL_GetTick>
 8003f66:	0002      	movs	r2, r0
 8003f68:	693b      	ldr	r3, [r7, #16]
 8003f6a:	1ad3      	subs	r3, r2, r3
 8003f6c:	4a79      	ldr	r2, [pc, #484]	@ (8004154 <HAL_RCC_OscConfig+0x620>)
 8003f6e:	4293      	cmp	r3, r2
 8003f70:	d901      	bls.n	8003f76 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8003f72:	2303      	movs	r3, #3
 8003f74:	e0e6      	b.n	8004144 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003f76:	4b75      	ldr	r3, [pc, #468]	@ (800414c <HAL_RCC_OscConfig+0x618>)
 8003f78:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f7a:	2202      	movs	r2, #2
 8003f7c:	4013      	ands	r3, r2
 8003f7e:	d0f0      	beq.n	8003f62 <HAL_RCC_OscConfig+0x42e>
 8003f80:	e013      	b.n	8003faa <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f82:	f7fd fff1 	bl	8001f68 <HAL_GetTick>
 8003f86:	0003      	movs	r3, r0
 8003f88:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003f8a:	e009      	b.n	8003fa0 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f8c:	f7fd ffec 	bl	8001f68 <HAL_GetTick>
 8003f90:	0002      	movs	r2, r0
 8003f92:	693b      	ldr	r3, [r7, #16]
 8003f94:	1ad3      	subs	r3, r2, r3
 8003f96:	4a6f      	ldr	r2, [pc, #444]	@ (8004154 <HAL_RCC_OscConfig+0x620>)
 8003f98:	4293      	cmp	r3, r2
 8003f9a:	d901      	bls.n	8003fa0 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8003f9c:	2303      	movs	r3, #3
 8003f9e:	e0d1      	b.n	8004144 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003fa0:	4b6a      	ldr	r3, [pc, #424]	@ (800414c <HAL_RCC_OscConfig+0x618>)
 8003fa2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003fa4:	2202      	movs	r2, #2
 8003fa6:	4013      	ands	r3, r2
 8003fa8:	d1f0      	bne.n	8003f8c <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8003faa:	231f      	movs	r3, #31
 8003fac:	18fb      	adds	r3, r7, r3
 8003fae:	781b      	ldrb	r3, [r3, #0]
 8003fb0:	2b01      	cmp	r3, #1
 8003fb2:	d105      	bne.n	8003fc0 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8003fb4:	4b65      	ldr	r3, [pc, #404]	@ (800414c <HAL_RCC_OscConfig+0x618>)
 8003fb6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003fb8:	4b64      	ldr	r3, [pc, #400]	@ (800414c <HAL_RCC_OscConfig+0x618>)
 8003fba:	4967      	ldr	r1, [pc, #412]	@ (8004158 <HAL_RCC_OscConfig+0x624>)
 8003fbc:	400a      	ands	r2, r1
 8003fbe:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	69db      	ldr	r3, [r3, #28]
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d100      	bne.n	8003fca <HAL_RCC_OscConfig+0x496>
 8003fc8:	e0bb      	b.n	8004142 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003fca:	4b60      	ldr	r3, [pc, #384]	@ (800414c <HAL_RCC_OscConfig+0x618>)
 8003fcc:	689b      	ldr	r3, [r3, #8]
 8003fce:	2238      	movs	r2, #56	@ 0x38
 8003fd0:	4013      	ands	r3, r2
 8003fd2:	2b10      	cmp	r3, #16
 8003fd4:	d100      	bne.n	8003fd8 <HAL_RCC_OscConfig+0x4a4>
 8003fd6:	e07b      	b.n	80040d0 <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	69db      	ldr	r3, [r3, #28]
 8003fdc:	2b02      	cmp	r3, #2
 8003fde:	d156      	bne.n	800408e <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003fe0:	4b5a      	ldr	r3, [pc, #360]	@ (800414c <HAL_RCC_OscConfig+0x618>)
 8003fe2:	681a      	ldr	r2, [r3, #0]
 8003fe4:	4b59      	ldr	r3, [pc, #356]	@ (800414c <HAL_RCC_OscConfig+0x618>)
 8003fe6:	495d      	ldr	r1, [pc, #372]	@ (800415c <HAL_RCC_OscConfig+0x628>)
 8003fe8:	400a      	ands	r2, r1
 8003fea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fec:	f7fd ffbc 	bl	8001f68 <HAL_GetTick>
 8003ff0:	0003      	movs	r3, r0
 8003ff2:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003ff4:	e008      	b.n	8004008 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ff6:	f7fd ffb7 	bl	8001f68 <HAL_GetTick>
 8003ffa:	0002      	movs	r2, r0
 8003ffc:	693b      	ldr	r3, [r7, #16]
 8003ffe:	1ad3      	subs	r3, r2, r3
 8004000:	2b02      	cmp	r3, #2
 8004002:	d901      	bls.n	8004008 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8004004:	2303      	movs	r3, #3
 8004006:	e09d      	b.n	8004144 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004008:	4b50      	ldr	r3, [pc, #320]	@ (800414c <HAL_RCC_OscConfig+0x618>)
 800400a:	681a      	ldr	r2, [r3, #0]
 800400c:	2380      	movs	r3, #128	@ 0x80
 800400e:	049b      	lsls	r3, r3, #18
 8004010:	4013      	ands	r3, r2
 8004012:	d1f0      	bne.n	8003ff6 <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004014:	4b4d      	ldr	r3, [pc, #308]	@ (800414c <HAL_RCC_OscConfig+0x618>)
 8004016:	68db      	ldr	r3, [r3, #12]
 8004018:	4a51      	ldr	r2, [pc, #324]	@ (8004160 <HAL_RCC_OscConfig+0x62c>)
 800401a:	4013      	ands	r3, r2
 800401c:	0019      	movs	r1, r3
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	6a1a      	ldr	r2, [r3, #32]
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004026:	431a      	orrs	r2, r3
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800402c:	021b      	lsls	r3, r3, #8
 800402e:	431a      	orrs	r2, r3
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004034:	431a      	orrs	r2, r3
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800403a:	431a      	orrs	r2, r3
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004040:	431a      	orrs	r2, r3
 8004042:	4b42      	ldr	r3, [pc, #264]	@ (800414c <HAL_RCC_OscConfig+0x618>)
 8004044:	430a      	orrs	r2, r1
 8004046:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004048:	4b40      	ldr	r3, [pc, #256]	@ (800414c <HAL_RCC_OscConfig+0x618>)
 800404a:	681a      	ldr	r2, [r3, #0]
 800404c:	4b3f      	ldr	r3, [pc, #252]	@ (800414c <HAL_RCC_OscConfig+0x618>)
 800404e:	2180      	movs	r1, #128	@ 0x80
 8004050:	0449      	lsls	r1, r1, #17
 8004052:	430a      	orrs	r2, r1
 8004054:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8004056:	4b3d      	ldr	r3, [pc, #244]	@ (800414c <HAL_RCC_OscConfig+0x618>)
 8004058:	68da      	ldr	r2, [r3, #12]
 800405a:	4b3c      	ldr	r3, [pc, #240]	@ (800414c <HAL_RCC_OscConfig+0x618>)
 800405c:	2180      	movs	r1, #128	@ 0x80
 800405e:	0549      	lsls	r1, r1, #21
 8004060:	430a      	orrs	r2, r1
 8004062:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004064:	f7fd ff80 	bl	8001f68 <HAL_GetTick>
 8004068:	0003      	movs	r3, r0
 800406a:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800406c:	e008      	b.n	8004080 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800406e:	f7fd ff7b 	bl	8001f68 <HAL_GetTick>
 8004072:	0002      	movs	r2, r0
 8004074:	693b      	ldr	r3, [r7, #16]
 8004076:	1ad3      	subs	r3, r2, r3
 8004078:	2b02      	cmp	r3, #2
 800407a:	d901      	bls.n	8004080 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 800407c:	2303      	movs	r3, #3
 800407e:	e061      	b.n	8004144 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004080:	4b32      	ldr	r3, [pc, #200]	@ (800414c <HAL_RCC_OscConfig+0x618>)
 8004082:	681a      	ldr	r2, [r3, #0]
 8004084:	2380      	movs	r3, #128	@ 0x80
 8004086:	049b      	lsls	r3, r3, #18
 8004088:	4013      	ands	r3, r2
 800408a:	d0f0      	beq.n	800406e <HAL_RCC_OscConfig+0x53a>
 800408c:	e059      	b.n	8004142 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800408e:	4b2f      	ldr	r3, [pc, #188]	@ (800414c <HAL_RCC_OscConfig+0x618>)
 8004090:	681a      	ldr	r2, [r3, #0]
 8004092:	4b2e      	ldr	r3, [pc, #184]	@ (800414c <HAL_RCC_OscConfig+0x618>)
 8004094:	4931      	ldr	r1, [pc, #196]	@ (800415c <HAL_RCC_OscConfig+0x628>)
 8004096:	400a      	ands	r2, r1
 8004098:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800409a:	f7fd ff65 	bl	8001f68 <HAL_GetTick>
 800409e:	0003      	movs	r3, r0
 80040a0:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80040a2:	e008      	b.n	80040b6 <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80040a4:	f7fd ff60 	bl	8001f68 <HAL_GetTick>
 80040a8:	0002      	movs	r2, r0
 80040aa:	693b      	ldr	r3, [r7, #16]
 80040ac:	1ad3      	subs	r3, r2, r3
 80040ae:	2b02      	cmp	r3, #2
 80040b0:	d901      	bls.n	80040b6 <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 80040b2:	2303      	movs	r3, #3
 80040b4:	e046      	b.n	8004144 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80040b6:	4b25      	ldr	r3, [pc, #148]	@ (800414c <HAL_RCC_OscConfig+0x618>)
 80040b8:	681a      	ldr	r2, [r3, #0]
 80040ba:	2380      	movs	r3, #128	@ 0x80
 80040bc:	049b      	lsls	r3, r3, #18
 80040be:	4013      	ands	r3, r2
 80040c0:	d1f0      	bne.n	80040a4 <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 80040c2:	4b22      	ldr	r3, [pc, #136]	@ (800414c <HAL_RCC_OscConfig+0x618>)
 80040c4:	68da      	ldr	r2, [r3, #12]
 80040c6:	4b21      	ldr	r3, [pc, #132]	@ (800414c <HAL_RCC_OscConfig+0x618>)
 80040c8:	4926      	ldr	r1, [pc, #152]	@ (8004164 <HAL_RCC_OscConfig+0x630>)
 80040ca:	400a      	ands	r2, r1
 80040cc:	60da      	str	r2, [r3, #12]
 80040ce:	e038      	b.n	8004142 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	69db      	ldr	r3, [r3, #28]
 80040d4:	2b01      	cmp	r3, #1
 80040d6:	d101      	bne.n	80040dc <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 80040d8:	2301      	movs	r3, #1
 80040da:	e033      	b.n	8004144 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 80040dc:	4b1b      	ldr	r3, [pc, #108]	@ (800414c <HAL_RCC_OscConfig+0x618>)
 80040de:	68db      	ldr	r3, [r3, #12]
 80040e0:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80040e2:	697b      	ldr	r3, [r7, #20]
 80040e4:	2203      	movs	r2, #3
 80040e6:	401a      	ands	r2, r3
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	6a1b      	ldr	r3, [r3, #32]
 80040ec:	429a      	cmp	r2, r3
 80040ee:	d126      	bne.n	800413e <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80040f0:	697b      	ldr	r3, [r7, #20]
 80040f2:	2270      	movs	r2, #112	@ 0x70
 80040f4:	401a      	ands	r2, r3
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80040fa:	429a      	cmp	r2, r3
 80040fc:	d11f      	bne.n	800413e <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80040fe:	697a      	ldr	r2, [r7, #20]
 8004100:	23fe      	movs	r3, #254	@ 0xfe
 8004102:	01db      	lsls	r3, r3, #7
 8004104:	401a      	ands	r2, r3
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800410a:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800410c:	429a      	cmp	r2, r3
 800410e:	d116      	bne.n	800413e <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004110:	697a      	ldr	r2, [r7, #20]
 8004112:	23f8      	movs	r3, #248	@ 0xf8
 8004114:	039b      	lsls	r3, r3, #14
 8004116:	401a      	ands	r2, r3
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800411c:	429a      	cmp	r2, r3
 800411e:	d10e      	bne.n	800413e <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8004120:	697a      	ldr	r2, [r7, #20]
 8004122:	23e0      	movs	r3, #224	@ 0xe0
 8004124:	051b      	lsls	r3, r3, #20
 8004126:	401a      	ands	r2, r3
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800412c:	429a      	cmp	r2, r3
 800412e:	d106      	bne.n	800413e <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8004130:	697b      	ldr	r3, [r7, #20]
 8004132:	0f5b      	lsrs	r3, r3, #29
 8004134:	075a      	lsls	r2, r3, #29
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800413a:	429a      	cmp	r2, r3
 800413c:	d001      	beq.n	8004142 <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 800413e:	2301      	movs	r3, #1
 8004140:	e000      	b.n	8004144 <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 8004142:	2300      	movs	r3, #0
}
 8004144:	0018      	movs	r0, r3
 8004146:	46bd      	mov	sp, r7
 8004148:	b008      	add	sp, #32
 800414a:	bd80      	pop	{r7, pc}
 800414c:	40021000 	.word	0x40021000
 8004150:	40007000 	.word	0x40007000
 8004154:	00001388 	.word	0x00001388
 8004158:	efffffff 	.word	0xefffffff
 800415c:	feffffff 	.word	0xfeffffff
 8004160:	11c1808c 	.word	0x11c1808c
 8004164:	eefefffc 	.word	0xeefefffc

08004168 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004168:	b580      	push	{r7, lr}
 800416a:	b084      	sub	sp, #16
 800416c:	af00      	add	r7, sp, #0
 800416e:	6078      	str	r0, [r7, #4]
 8004170:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	2b00      	cmp	r3, #0
 8004176:	d101      	bne.n	800417c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004178:	2301      	movs	r3, #1
 800417a:	e0e9      	b.n	8004350 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800417c:	4b76      	ldr	r3, [pc, #472]	@ (8004358 <HAL_RCC_ClockConfig+0x1f0>)
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	2207      	movs	r2, #7
 8004182:	4013      	ands	r3, r2
 8004184:	683a      	ldr	r2, [r7, #0]
 8004186:	429a      	cmp	r2, r3
 8004188:	d91e      	bls.n	80041c8 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800418a:	4b73      	ldr	r3, [pc, #460]	@ (8004358 <HAL_RCC_ClockConfig+0x1f0>)
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	2207      	movs	r2, #7
 8004190:	4393      	bics	r3, r2
 8004192:	0019      	movs	r1, r3
 8004194:	4b70      	ldr	r3, [pc, #448]	@ (8004358 <HAL_RCC_ClockConfig+0x1f0>)
 8004196:	683a      	ldr	r2, [r7, #0]
 8004198:	430a      	orrs	r2, r1
 800419a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800419c:	f7fd fee4 	bl	8001f68 <HAL_GetTick>
 80041a0:	0003      	movs	r3, r0
 80041a2:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80041a4:	e009      	b.n	80041ba <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80041a6:	f7fd fedf 	bl	8001f68 <HAL_GetTick>
 80041aa:	0002      	movs	r2, r0
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	1ad3      	subs	r3, r2, r3
 80041b0:	4a6a      	ldr	r2, [pc, #424]	@ (800435c <HAL_RCC_ClockConfig+0x1f4>)
 80041b2:	4293      	cmp	r3, r2
 80041b4:	d901      	bls.n	80041ba <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80041b6:	2303      	movs	r3, #3
 80041b8:	e0ca      	b.n	8004350 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80041ba:	4b67      	ldr	r3, [pc, #412]	@ (8004358 <HAL_RCC_ClockConfig+0x1f0>)
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	2207      	movs	r2, #7
 80041c0:	4013      	ands	r3, r2
 80041c2:	683a      	ldr	r2, [r7, #0]
 80041c4:	429a      	cmp	r2, r3
 80041c6:	d1ee      	bne.n	80041a6 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	2202      	movs	r2, #2
 80041ce:	4013      	ands	r3, r2
 80041d0:	d015      	beq.n	80041fe <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	2204      	movs	r2, #4
 80041d8:	4013      	ands	r3, r2
 80041da:	d006      	beq.n	80041ea <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80041dc:	4b60      	ldr	r3, [pc, #384]	@ (8004360 <HAL_RCC_ClockConfig+0x1f8>)
 80041de:	689a      	ldr	r2, [r3, #8]
 80041e0:	4b5f      	ldr	r3, [pc, #380]	@ (8004360 <HAL_RCC_ClockConfig+0x1f8>)
 80041e2:	21e0      	movs	r1, #224	@ 0xe0
 80041e4:	01c9      	lsls	r1, r1, #7
 80041e6:	430a      	orrs	r2, r1
 80041e8:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80041ea:	4b5d      	ldr	r3, [pc, #372]	@ (8004360 <HAL_RCC_ClockConfig+0x1f8>)
 80041ec:	689b      	ldr	r3, [r3, #8]
 80041ee:	4a5d      	ldr	r2, [pc, #372]	@ (8004364 <HAL_RCC_ClockConfig+0x1fc>)
 80041f0:	4013      	ands	r3, r2
 80041f2:	0019      	movs	r1, r3
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	689a      	ldr	r2, [r3, #8]
 80041f8:	4b59      	ldr	r3, [pc, #356]	@ (8004360 <HAL_RCC_ClockConfig+0x1f8>)
 80041fa:	430a      	orrs	r2, r1
 80041fc:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	2201      	movs	r2, #1
 8004204:	4013      	ands	r3, r2
 8004206:	d057      	beq.n	80042b8 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	685b      	ldr	r3, [r3, #4]
 800420c:	2b01      	cmp	r3, #1
 800420e:	d107      	bne.n	8004220 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004210:	4b53      	ldr	r3, [pc, #332]	@ (8004360 <HAL_RCC_ClockConfig+0x1f8>)
 8004212:	681a      	ldr	r2, [r3, #0]
 8004214:	2380      	movs	r3, #128	@ 0x80
 8004216:	029b      	lsls	r3, r3, #10
 8004218:	4013      	ands	r3, r2
 800421a:	d12b      	bne.n	8004274 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800421c:	2301      	movs	r3, #1
 800421e:	e097      	b.n	8004350 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	685b      	ldr	r3, [r3, #4]
 8004224:	2b02      	cmp	r3, #2
 8004226:	d107      	bne.n	8004238 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004228:	4b4d      	ldr	r3, [pc, #308]	@ (8004360 <HAL_RCC_ClockConfig+0x1f8>)
 800422a:	681a      	ldr	r2, [r3, #0]
 800422c:	2380      	movs	r3, #128	@ 0x80
 800422e:	049b      	lsls	r3, r3, #18
 8004230:	4013      	ands	r3, r2
 8004232:	d11f      	bne.n	8004274 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004234:	2301      	movs	r3, #1
 8004236:	e08b      	b.n	8004350 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	685b      	ldr	r3, [r3, #4]
 800423c:	2b00      	cmp	r3, #0
 800423e:	d107      	bne.n	8004250 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004240:	4b47      	ldr	r3, [pc, #284]	@ (8004360 <HAL_RCC_ClockConfig+0x1f8>)
 8004242:	681a      	ldr	r2, [r3, #0]
 8004244:	2380      	movs	r3, #128	@ 0x80
 8004246:	00db      	lsls	r3, r3, #3
 8004248:	4013      	ands	r3, r2
 800424a:	d113      	bne.n	8004274 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800424c:	2301      	movs	r3, #1
 800424e:	e07f      	b.n	8004350 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	685b      	ldr	r3, [r3, #4]
 8004254:	2b03      	cmp	r3, #3
 8004256:	d106      	bne.n	8004266 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004258:	4b41      	ldr	r3, [pc, #260]	@ (8004360 <HAL_RCC_ClockConfig+0x1f8>)
 800425a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800425c:	2202      	movs	r2, #2
 800425e:	4013      	ands	r3, r2
 8004260:	d108      	bne.n	8004274 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004262:	2301      	movs	r3, #1
 8004264:	e074      	b.n	8004350 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004266:	4b3e      	ldr	r3, [pc, #248]	@ (8004360 <HAL_RCC_ClockConfig+0x1f8>)
 8004268:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800426a:	2202      	movs	r2, #2
 800426c:	4013      	ands	r3, r2
 800426e:	d101      	bne.n	8004274 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004270:	2301      	movs	r3, #1
 8004272:	e06d      	b.n	8004350 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004274:	4b3a      	ldr	r3, [pc, #232]	@ (8004360 <HAL_RCC_ClockConfig+0x1f8>)
 8004276:	689b      	ldr	r3, [r3, #8]
 8004278:	2207      	movs	r2, #7
 800427a:	4393      	bics	r3, r2
 800427c:	0019      	movs	r1, r3
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	685a      	ldr	r2, [r3, #4]
 8004282:	4b37      	ldr	r3, [pc, #220]	@ (8004360 <HAL_RCC_ClockConfig+0x1f8>)
 8004284:	430a      	orrs	r2, r1
 8004286:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004288:	f7fd fe6e 	bl	8001f68 <HAL_GetTick>
 800428c:	0003      	movs	r3, r0
 800428e:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004290:	e009      	b.n	80042a6 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004292:	f7fd fe69 	bl	8001f68 <HAL_GetTick>
 8004296:	0002      	movs	r2, r0
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	1ad3      	subs	r3, r2, r3
 800429c:	4a2f      	ldr	r2, [pc, #188]	@ (800435c <HAL_RCC_ClockConfig+0x1f4>)
 800429e:	4293      	cmp	r3, r2
 80042a0:	d901      	bls.n	80042a6 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 80042a2:	2303      	movs	r3, #3
 80042a4:	e054      	b.n	8004350 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80042a6:	4b2e      	ldr	r3, [pc, #184]	@ (8004360 <HAL_RCC_ClockConfig+0x1f8>)
 80042a8:	689b      	ldr	r3, [r3, #8]
 80042aa:	2238      	movs	r2, #56	@ 0x38
 80042ac:	401a      	ands	r2, r3
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	685b      	ldr	r3, [r3, #4]
 80042b2:	00db      	lsls	r3, r3, #3
 80042b4:	429a      	cmp	r2, r3
 80042b6:	d1ec      	bne.n	8004292 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80042b8:	4b27      	ldr	r3, [pc, #156]	@ (8004358 <HAL_RCC_ClockConfig+0x1f0>)
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	2207      	movs	r2, #7
 80042be:	4013      	ands	r3, r2
 80042c0:	683a      	ldr	r2, [r7, #0]
 80042c2:	429a      	cmp	r2, r3
 80042c4:	d21e      	bcs.n	8004304 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80042c6:	4b24      	ldr	r3, [pc, #144]	@ (8004358 <HAL_RCC_ClockConfig+0x1f0>)
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	2207      	movs	r2, #7
 80042cc:	4393      	bics	r3, r2
 80042ce:	0019      	movs	r1, r3
 80042d0:	4b21      	ldr	r3, [pc, #132]	@ (8004358 <HAL_RCC_ClockConfig+0x1f0>)
 80042d2:	683a      	ldr	r2, [r7, #0]
 80042d4:	430a      	orrs	r2, r1
 80042d6:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80042d8:	f7fd fe46 	bl	8001f68 <HAL_GetTick>
 80042dc:	0003      	movs	r3, r0
 80042de:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80042e0:	e009      	b.n	80042f6 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80042e2:	f7fd fe41 	bl	8001f68 <HAL_GetTick>
 80042e6:	0002      	movs	r2, r0
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	1ad3      	subs	r3, r2, r3
 80042ec:	4a1b      	ldr	r2, [pc, #108]	@ (800435c <HAL_RCC_ClockConfig+0x1f4>)
 80042ee:	4293      	cmp	r3, r2
 80042f0:	d901      	bls.n	80042f6 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 80042f2:	2303      	movs	r3, #3
 80042f4:	e02c      	b.n	8004350 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80042f6:	4b18      	ldr	r3, [pc, #96]	@ (8004358 <HAL_RCC_ClockConfig+0x1f0>)
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	2207      	movs	r2, #7
 80042fc:	4013      	ands	r3, r2
 80042fe:	683a      	ldr	r2, [r7, #0]
 8004300:	429a      	cmp	r2, r3
 8004302:	d1ee      	bne.n	80042e2 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	2204      	movs	r2, #4
 800430a:	4013      	ands	r3, r2
 800430c:	d009      	beq.n	8004322 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800430e:	4b14      	ldr	r3, [pc, #80]	@ (8004360 <HAL_RCC_ClockConfig+0x1f8>)
 8004310:	689b      	ldr	r3, [r3, #8]
 8004312:	4a15      	ldr	r2, [pc, #84]	@ (8004368 <HAL_RCC_ClockConfig+0x200>)
 8004314:	4013      	ands	r3, r2
 8004316:	0019      	movs	r1, r3
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	68da      	ldr	r2, [r3, #12]
 800431c:	4b10      	ldr	r3, [pc, #64]	@ (8004360 <HAL_RCC_ClockConfig+0x1f8>)
 800431e:	430a      	orrs	r2, r1
 8004320:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8004322:	f000 f829 	bl	8004378 <HAL_RCC_GetSysClockFreq>
 8004326:	0001      	movs	r1, r0
 8004328:	4b0d      	ldr	r3, [pc, #52]	@ (8004360 <HAL_RCC_ClockConfig+0x1f8>)
 800432a:	689b      	ldr	r3, [r3, #8]
 800432c:	0a1b      	lsrs	r3, r3, #8
 800432e:	220f      	movs	r2, #15
 8004330:	401a      	ands	r2, r3
 8004332:	4b0e      	ldr	r3, [pc, #56]	@ (800436c <HAL_RCC_ClockConfig+0x204>)
 8004334:	0092      	lsls	r2, r2, #2
 8004336:	58d3      	ldr	r3, [r2, r3]
 8004338:	221f      	movs	r2, #31
 800433a:	4013      	ands	r3, r2
 800433c:	000a      	movs	r2, r1
 800433e:	40da      	lsrs	r2, r3
 8004340:	4b0b      	ldr	r3, [pc, #44]	@ (8004370 <HAL_RCC_ClockConfig+0x208>)
 8004342:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8004344:	4b0b      	ldr	r3, [pc, #44]	@ (8004374 <HAL_RCC_ClockConfig+0x20c>)
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	0018      	movs	r0, r3
 800434a:	f7fd fdb1 	bl	8001eb0 <HAL_InitTick>
 800434e:	0003      	movs	r3, r0
}
 8004350:	0018      	movs	r0, r3
 8004352:	46bd      	mov	sp, r7
 8004354:	b004      	add	sp, #16
 8004356:	bd80      	pop	{r7, pc}
 8004358:	40022000 	.word	0x40022000
 800435c:	00001388 	.word	0x00001388
 8004360:	40021000 	.word	0x40021000
 8004364:	fffff0ff 	.word	0xfffff0ff
 8004368:	ffff8fff 	.word	0xffff8fff
 800436c:	0800600c 	.word	0x0800600c
 8004370:	20000048 	.word	0x20000048
 8004374:	2000004c 	.word	0x2000004c

08004378 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004378:	b580      	push	{r7, lr}
 800437a:	b086      	sub	sp, #24
 800437c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800437e:	4b3c      	ldr	r3, [pc, #240]	@ (8004470 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004380:	689b      	ldr	r3, [r3, #8]
 8004382:	2238      	movs	r2, #56	@ 0x38
 8004384:	4013      	ands	r3, r2
 8004386:	d10f      	bne.n	80043a8 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8004388:	4b39      	ldr	r3, [pc, #228]	@ (8004470 <HAL_RCC_GetSysClockFreq+0xf8>)
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	0adb      	lsrs	r3, r3, #11
 800438e:	2207      	movs	r2, #7
 8004390:	4013      	ands	r3, r2
 8004392:	2201      	movs	r2, #1
 8004394:	409a      	lsls	r2, r3
 8004396:	0013      	movs	r3, r2
 8004398:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 800439a:	6839      	ldr	r1, [r7, #0]
 800439c:	4835      	ldr	r0, [pc, #212]	@ (8004474 <HAL_RCC_GetSysClockFreq+0xfc>)
 800439e:	f7fb feb1 	bl	8000104 <__udivsi3>
 80043a2:	0003      	movs	r3, r0
 80043a4:	613b      	str	r3, [r7, #16]
 80043a6:	e05d      	b.n	8004464 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80043a8:	4b31      	ldr	r3, [pc, #196]	@ (8004470 <HAL_RCC_GetSysClockFreq+0xf8>)
 80043aa:	689b      	ldr	r3, [r3, #8]
 80043ac:	2238      	movs	r2, #56	@ 0x38
 80043ae:	4013      	ands	r3, r2
 80043b0:	2b08      	cmp	r3, #8
 80043b2:	d102      	bne.n	80043ba <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80043b4:	4b30      	ldr	r3, [pc, #192]	@ (8004478 <HAL_RCC_GetSysClockFreq+0x100>)
 80043b6:	613b      	str	r3, [r7, #16]
 80043b8:	e054      	b.n	8004464 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80043ba:	4b2d      	ldr	r3, [pc, #180]	@ (8004470 <HAL_RCC_GetSysClockFreq+0xf8>)
 80043bc:	689b      	ldr	r3, [r3, #8]
 80043be:	2238      	movs	r2, #56	@ 0x38
 80043c0:	4013      	ands	r3, r2
 80043c2:	2b10      	cmp	r3, #16
 80043c4:	d138      	bne.n	8004438 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 80043c6:	4b2a      	ldr	r3, [pc, #168]	@ (8004470 <HAL_RCC_GetSysClockFreq+0xf8>)
 80043c8:	68db      	ldr	r3, [r3, #12]
 80043ca:	2203      	movs	r2, #3
 80043cc:	4013      	ands	r3, r2
 80043ce:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80043d0:	4b27      	ldr	r3, [pc, #156]	@ (8004470 <HAL_RCC_GetSysClockFreq+0xf8>)
 80043d2:	68db      	ldr	r3, [r3, #12]
 80043d4:	091b      	lsrs	r3, r3, #4
 80043d6:	2207      	movs	r2, #7
 80043d8:	4013      	ands	r3, r2
 80043da:	3301      	adds	r3, #1
 80043dc:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	2b03      	cmp	r3, #3
 80043e2:	d10d      	bne.n	8004400 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80043e4:	68b9      	ldr	r1, [r7, #8]
 80043e6:	4824      	ldr	r0, [pc, #144]	@ (8004478 <HAL_RCC_GetSysClockFreq+0x100>)
 80043e8:	f7fb fe8c 	bl	8000104 <__udivsi3>
 80043ec:	0003      	movs	r3, r0
 80043ee:	0019      	movs	r1, r3
 80043f0:	4b1f      	ldr	r3, [pc, #124]	@ (8004470 <HAL_RCC_GetSysClockFreq+0xf8>)
 80043f2:	68db      	ldr	r3, [r3, #12]
 80043f4:	0a1b      	lsrs	r3, r3, #8
 80043f6:	227f      	movs	r2, #127	@ 0x7f
 80043f8:	4013      	ands	r3, r2
 80043fa:	434b      	muls	r3, r1
 80043fc:	617b      	str	r3, [r7, #20]
        break;
 80043fe:	e00d      	b.n	800441c <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8004400:	68b9      	ldr	r1, [r7, #8]
 8004402:	481c      	ldr	r0, [pc, #112]	@ (8004474 <HAL_RCC_GetSysClockFreq+0xfc>)
 8004404:	f7fb fe7e 	bl	8000104 <__udivsi3>
 8004408:	0003      	movs	r3, r0
 800440a:	0019      	movs	r1, r3
 800440c:	4b18      	ldr	r3, [pc, #96]	@ (8004470 <HAL_RCC_GetSysClockFreq+0xf8>)
 800440e:	68db      	ldr	r3, [r3, #12]
 8004410:	0a1b      	lsrs	r3, r3, #8
 8004412:	227f      	movs	r2, #127	@ 0x7f
 8004414:	4013      	ands	r3, r2
 8004416:	434b      	muls	r3, r1
 8004418:	617b      	str	r3, [r7, #20]
        break;
 800441a:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 800441c:	4b14      	ldr	r3, [pc, #80]	@ (8004470 <HAL_RCC_GetSysClockFreq+0xf8>)
 800441e:	68db      	ldr	r3, [r3, #12]
 8004420:	0f5b      	lsrs	r3, r3, #29
 8004422:	2207      	movs	r2, #7
 8004424:	4013      	ands	r3, r2
 8004426:	3301      	adds	r3, #1
 8004428:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 800442a:	6879      	ldr	r1, [r7, #4]
 800442c:	6978      	ldr	r0, [r7, #20]
 800442e:	f7fb fe69 	bl	8000104 <__udivsi3>
 8004432:	0003      	movs	r3, r0
 8004434:	613b      	str	r3, [r7, #16]
 8004436:	e015      	b.n	8004464 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8004438:	4b0d      	ldr	r3, [pc, #52]	@ (8004470 <HAL_RCC_GetSysClockFreq+0xf8>)
 800443a:	689b      	ldr	r3, [r3, #8]
 800443c:	2238      	movs	r2, #56	@ 0x38
 800443e:	4013      	ands	r3, r2
 8004440:	2b20      	cmp	r3, #32
 8004442:	d103      	bne.n	800444c <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8004444:	2380      	movs	r3, #128	@ 0x80
 8004446:	021b      	lsls	r3, r3, #8
 8004448:	613b      	str	r3, [r7, #16]
 800444a:	e00b      	b.n	8004464 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800444c:	4b08      	ldr	r3, [pc, #32]	@ (8004470 <HAL_RCC_GetSysClockFreq+0xf8>)
 800444e:	689b      	ldr	r3, [r3, #8]
 8004450:	2238      	movs	r2, #56	@ 0x38
 8004452:	4013      	ands	r3, r2
 8004454:	2b18      	cmp	r3, #24
 8004456:	d103      	bne.n	8004460 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8004458:	23fa      	movs	r3, #250	@ 0xfa
 800445a:	01db      	lsls	r3, r3, #7
 800445c:	613b      	str	r3, [r7, #16]
 800445e:	e001      	b.n	8004464 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8004460:	2300      	movs	r3, #0
 8004462:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8004464:	693b      	ldr	r3, [r7, #16]
}
 8004466:	0018      	movs	r0, r3
 8004468:	46bd      	mov	sp, r7
 800446a:	b006      	add	sp, #24
 800446c:	bd80      	pop	{r7, pc}
 800446e:	46c0      	nop			@ (mov r8, r8)
 8004470:	40021000 	.word	0x40021000
 8004474:	00f42400 	.word	0x00f42400
 8004478:	007a1200 	.word	0x007a1200

0800447c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800447c:	b580      	push	{r7, lr}
 800447e:	b086      	sub	sp, #24
 8004480:	af00      	add	r7, sp, #0
 8004482:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8004484:	2313      	movs	r3, #19
 8004486:	18fb      	adds	r3, r7, r3
 8004488:	2200      	movs	r2, #0
 800448a:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800448c:	2312      	movs	r3, #18
 800448e:	18fb      	adds	r3, r7, r3
 8004490:	2200      	movs	r2, #0
 8004492:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681a      	ldr	r2, [r3, #0]
 8004498:	2380      	movs	r3, #128	@ 0x80
 800449a:	029b      	lsls	r3, r3, #10
 800449c:	4013      	ands	r3, r2
 800449e:	d100      	bne.n	80044a2 <HAL_RCCEx_PeriphCLKConfig+0x26>
 80044a0:	e0a3      	b.n	80045ea <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80044a2:	2011      	movs	r0, #17
 80044a4:	183b      	adds	r3, r7, r0
 80044a6:	2200      	movs	r2, #0
 80044a8:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80044aa:	4ba5      	ldr	r3, [pc, #660]	@ (8004740 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80044ac:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80044ae:	2380      	movs	r3, #128	@ 0x80
 80044b0:	055b      	lsls	r3, r3, #21
 80044b2:	4013      	ands	r3, r2
 80044b4:	d110      	bne.n	80044d8 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80044b6:	4ba2      	ldr	r3, [pc, #648]	@ (8004740 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80044b8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80044ba:	4ba1      	ldr	r3, [pc, #644]	@ (8004740 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80044bc:	2180      	movs	r1, #128	@ 0x80
 80044be:	0549      	lsls	r1, r1, #21
 80044c0:	430a      	orrs	r2, r1
 80044c2:	63da      	str	r2, [r3, #60]	@ 0x3c
 80044c4:	4b9e      	ldr	r3, [pc, #632]	@ (8004740 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80044c6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80044c8:	2380      	movs	r3, #128	@ 0x80
 80044ca:	055b      	lsls	r3, r3, #21
 80044cc:	4013      	ands	r3, r2
 80044ce:	60bb      	str	r3, [r7, #8]
 80044d0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80044d2:	183b      	adds	r3, r7, r0
 80044d4:	2201      	movs	r2, #1
 80044d6:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80044d8:	4b9a      	ldr	r3, [pc, #616]	@ (8004744 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 80044da:	681a      	ldr	r2, [r3, #0]
 80044dc:	4b99      	ldr	r3, [pc, #612]	@ (8004744 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 80044de:	2180      	movs	r1, #128	@ 0x80
 80044e0:	0049      	lsls	r1, r1, #1
 80044e2:	430a      	orrs	r2, r1
 80044e4:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80044e6:	f7fd fd3f 	bl	8001f68 <HAL_GetTick>
 80044ea:	0003      	movs	r3, r0
 80044ec:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80044ee:	e00b      	b.n	8004508 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80044f0:	f7fd fd3a 	bl	8001f68 <HAL_GetTick>
 80044f4:	0002      	movs	r2, r0
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	1ad3      	subs	r3, r2, r3
 80044fa:	2b02      	cmp	r3, #2
 80044fc:	d904      	bls.n	8004508 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 80044fe:	2313      	movs	r3, #19
 8004500:	18fb      	adds	r3, r7, r3
 8004502:	2203      	movs	r2, #3
 8004504:	701a      	strb	r2, [r3, #0]
        break;
 8004506:	e005      	b.n	8004514 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004508:	4b8e      	ldr	r3, [pc, #568]	@ (8004744 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 800450a:	681a      	ldr	r2, [r3, #0]
 800450c:	2380      	movs	r3, #128	@ 0x80
 800450e:	005b      	lsls	r3, r3, #1
 8004510:	4013      	ands	r3, r2
 8004512:	d0ed      	beq.n	80044f0 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8004514:	2313      	movs	r3, #19
 8004516:	18fb      	adds	r3, r7, r3
 8004518:	781b      	ldrb	r3, [r3, #0]
 800451a:	2b00      	cmp	r3, #0
 800451c:	d154      	bne.n	80045c8 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800451e:	4b88      	ldr	r3, [pc, #544]	@ (8004740 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004520:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004522:	23c0      	movs	r3, #192	@ 0xc0
 8004524:	009b      	lsls	r3, r3, #2
 8004526:	4013      	ands	r3, r2
 8004528:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800452a:	697b      	ldr	r3, [r7, #20]
 800452c:	2b00      	cmp	r3, #0
 800452e:	d019      	beq.n	8004564 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004534:	697a      	ldr	r2, [r7, #20]
 8004536:	429a      	cmp	r2, r3
 8004538:	d014      	beq.n	8004564 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800453a:	4b81      	ldr	r3, [pc, #516]	@ (8004740 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800453c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800453e:	4a82      	ldr	r2, [pc, #520]	@ (8004748 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8004540:	4013      	ands	r3, r2
 8004542:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004544:	4b7e      	ldr	r3, [pc, #504]	@ (8004740 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004546:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004548:	4b7d      	ldr	r3, [pc, #500]	@ (8004740 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800454a:	2180      	movs	r1, #128	@ 0x80
 800454c:	0249      	lsls	r1, r1, #9
 800454e:	430a      	orrs	r2, r1
 8004550:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004552:	4b7b      	ldr	r3, [pc, #492]	@ (8004740 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004554:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004556:	4b7a      	ldr	r3, [pc, #488]	@ (8004740 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004558:	497c      	ldr	r1, [pc, #496]	@ (800474c <HAL_RCCEx_PeriphCLKConfig+0x2d0>)
 800455a:	400a      	ands	r2, r1
 800455c:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800455e:	4b78      	ldr	r3, [pc, #480]	@ (8004740 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004560:	697a      	ldr	r2, [r7, #20]
 8004562:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004564:	697b      	ldr	r3, [r7, #20]
 8004566:	2201      	movs	r2, #1
 8004568:	4013      	ands	r3, r2
 800456a:	d016      	beq.n	800459a <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800456c:	f7fd fcfc 	bl	8001f68 <HAL_GetTick>
 8004570:	0003      	movs	r3, r0
 8004572:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004574:	e00c      	b.n	8004590 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004576:	f7fd fcf7 	bl	8001f68 <HAL_GetTick>
 800457a:	0002      	movs	r2, r0
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	1ad3      	subs	r3, r2, r3
 8004580:	4a73      	ldr	r2, [pc, #460]	@ (8004750 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8004582:	4293      	cmp	r3, r2
 8004584:	d904      	bls.n	8004590 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8004586:	2313      	movs	r3, #19
 8004588:	18fb      	adds	r3, r7, r3
 800458a:	2203      	movs	r2, #3
 800458c:	701a      	strb	r2, [r3, #0]
            break;
 800458e:	e004      	b.n	800459a <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004590:	4b6b      	ldr	r3, [pc, #428]	@ (8004740 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004592:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004594:	2202      	movs	r2, #2
 8004596:	4013      	ands	r3, r2
 8004598:	d0ed      	beq.n	8004576 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 800459a:	2313      	movs	r3, #19
 800459c:	18fb      	adds	r3, r7, r3
 800459e:	781b      	ldrb	r3, [r3, #0]
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d10a      	bne.n	80045ba <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80045a4:	4b66      	ldr	r3, [pc, #408]	@ (8004740 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80045a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80045a8:	4a67      	ldr	r2, [pc, #412]	@ (8004748 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 80045aa:	4013      	ands	r3, r2
 80045ac:	0019      	movs	r1, r3
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80045b2:	4b63      	ldr	r3, [pc, #396]	@ (8004740 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80045b4:	430a      	orrs	r2, r1
 80045b6:	65da      	str	r2, [r3, #92]	@ 0x5c
 80045b8:	e00c      	b.n	80045d4 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80045ba:	2312      	movs	r3, #18
 80045bc:	18fb      	adds	r3, r7, r3
 80045be:	2213      	movs	r2, #19
 80045c0:	18ba      	adds	r2, r7, r2
 80045c2:	7812      	ldrb	r2, [r2, #0]
 80045c4:	701a      	strb	r2, [r3, #0]
 80045c6:	e005      	b.n	80045d4 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80045c8:	2312      	movs	r3, #18
 80045ca:	18fb      	adds	r3, r7, r3
 80045cc:	2213      	movs	r2, #19
 80045ce:	18ba      	adds	r2, r7, r2
 80045d0:	7812      	ldrb	r2, [r2, #0]
 80045d2:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80045d4:	2311      	movs	r3, #17
 80045d6:	18fb      	adds	r3, r7, r3
 80045d8:	781b      	ldrb	r3, [r3, #0]
 80045da:	2b01      	cmp	r3, #1
 80045dc:	d105      	bne.n	80045ea <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80045de:	4b58      	ldr	r3, [pc, #352]	@ (8004740 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80045e0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80045e2:	4b57      	ldr	r3, [pc, #348]	@ (8004740 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80045e4:	495b      	ldr	r1, [pc, #364]	@ (8004754 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 80045e6:	400a      	ands	r2, r1
 80045e8:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	2201      	movs	r2, #1
 80045f0:	4013      	ands	r3, r2
 80045f2:	d009      	beq.n	8004608 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80045f4:	4b52      	ldr	r3, [pc, #328]	@ (8004740 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80045f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80045f8:	2203      	movs	r2, #3
 80045fa:	4393      	bics	r3, r2
 80045fc:	0019      	movs	r1, r3
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	685a      	ldr	r2, [r3, #4]
 8004602:	4b4f      	ldr	r3, [pc, #316]	@ (8004740 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004604:	430a      	orrs	r2, r1
 8004606:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	2210      	movs	r2, #16
 800460e:	4013      	ands	r3, r2
 8004610:	d009      	beq.n	8004626 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004612:	4b4b      	ldr	r3, [pc, #300]	@ (8004740 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004614:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004616:	4a50      	ldr	r2, [pc, #320]	@ (8004758 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 8004618:	4013      	ands	r3, r2
 800461a:	0019      	movs	r1, r3
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	689a      	ldr	r2, [r3, #8]
 8004620:	4b47      	ldr	r3, [pc, #284]	@ (8004740 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004622:	430a      	orrs	r2, r1
 8004624:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681a      	ldr	r2, [r3, #0]
 800462a:	2380      	movs	r3, #128	@ 0x80
 800462c:	009b      	lsls	r3, r3, #2
 800462e:	4013      	ands	r3, r2
 8004630:	d009      	beq.n	8004646 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004632:	4b43      	ldr	r3, [pc, #268]	@ (8004740 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004634:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004636:	4a49      	ldr	r2, [pc, #292]	@ (800475c <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8004638:	4013      	ands	r3, r2
 800463a:	0019      	movs	r1, r3
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	695a      	ldr	r2, [r3, #20]
 8004640:	4b3f      	ldr	r3, [pc, #252]	@ (8004740 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004642:	430a      	orrs	r2, r1
 8004644:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681a      	ldr	r2, [r3, #0]
 800464a:	2380      	movs	r3, #128	@ 0x80
 800464c:	00db      	lsls	r3, r3, #3
 800464e:	4013      	ands	r3, r2
 8004650:	d009      	beq.n	8004666 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004652:	4b3b      	ldr	r3, [pc, #236]	@ (8004740 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004654:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004656:	4a42      	ldr	r2, [pc, #264]	@ (8004760 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004658:	4013      	ands	r3, r2
 800465a:	0019      	movs	r1, r3
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	699a      	ldr	r2, [r3, #24]
 8004660:	4b37      	ldr	r3, [pc, #220]	@ (8004740 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004662:	430a      	orrs	r2, r1
 8004664:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	2220      	movs	r2, #32
 800466c:	4013      	ands	r3, r2
 800466e:	d009      	beq.n	8004684 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004670:	4b33      	ldr	r3, [pc, #204]	@ (8004740 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004672:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004674:	4a3b      	ldr	r2, [pc, #236]	@ (8004764 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8004676:	4013      	ands	r3, r2
 8004678:	0019      	movs	r1, r3
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	68da      	ldr	r2, [r3, #12]
 800467e:	4b30      	ldr	r3, [pc, #192]	@ (8004740 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004680:	430a      	orrs	r2, r1
 8004682:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681a      	ldr	r2, [r3, #0]
 8004688:	2380      	movs	r3, #128	@ 0x80
 800468a:	01db      	lsls	r3, r3, #7
 800468c:	4013      	ands	r3, r2
 800468e:	d015      	beq.n	80046bc <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004690:	4b2b      	ldr	r3, [pc, #172]	@ (8004740 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004692:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004694:	009b      	lsls	r3, r3, #2
 8004696:	0899      	lsrs	r1, r3, #2
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	69da      	ldr	r2, [r3, #28]
 800469c:	4b28      	ldr	r3, [pc, #160]	@ (8004740 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800469e:	430a      	orrs	r2, r1
 80046a0:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	69da      	ldr	r2, [r3, #28]
 80046a6:	2380      	movs	r3, #128	@ 0x80
 80046a8:	05db      	lsls	r3, r3, #23
 80046aa:	429a      	cmp	r2, r3
 80046ac:	d106      	bne.n	80046bc <HAL_RCCEx_PeriphCLKConfig+0x240>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80046ae:	4b24      	ldr	r3, [pc, #144]	@ (8004740 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80046b0:	68da      	ldr	r2, [r3, #12]
 80046b2:	4b23      	ldr	r3, [pc, #140]	@ (8004740 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80046b4:	2180      	movs	r1, #128	@ 0x80
 80046b6:	0249      	lsls	r1, r1, #9
 80046b8:	430a      	orrs	r2, r1
 80046ba:	60da      	str	r2, [r3, #12]
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681a      	ldr	r2, [r3, #0]
 80046c0:	2380      	movs	r3, #128	@ 0x80
 80046c2:	039b      	lsls	r3, r3, #14
 80046c4:	4013      	ands	r3, r2
 80046c6:	d016      	beq.n	80046f6 <HAL_RCCEx_PeriphCLKConfig+0x27a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80046c8:	4b1d      	ldr	r3, [pc, #116]	@ (8004740 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80046ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80046cc:	4a26      	ldr	r2, [pc, #152]	@ (8004768 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 80046ce:	4013      	ands	r3, r2
 80046d0:	0019      	movs	r1, r3
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	6a1a      	ldr	r2, [r3, #32]
 80046d6:	4b1a      	ldr	r3, [pc, #104]	@ (8004740 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80046d8:	430a      	orrs	r2, r1
 80046da:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	6a1a      	ldr	r2, [r3, #32]
 80046e0:	2380      	movs	r3, #128	@ 0x80
 80046e2:	03db      	lsls	r3, r3, #15
 80046e4:	429a      	cmp	r2, r3
 80046e6:	d106      	bne.n	80046f6 <HAL_RCCEx_PeriphCLKConfig+0x27a>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80046e8:	4b15      	ldr	r3, [pc, #84]	@ (8004740 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80046ea:	68da      	ldr	r2, [r3, #12]
 80046ec:	4b14      	ldr	r3, [pc, #80]	@ (8004740 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80046ee:	2180      	movs	r1, #128	@ 0x80
 80046f0:	0449      	lsls	r1, r1, #17
 80046f2:	430a      	orrs	r2, r1
 80046f4:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681a      	ldr	r2, [r3, #0]
 80046fa:	2380      	movs	r3, #128	@ 0x80
 80046fc:	011b      	lsls	r3, r3, #4
 80046fe:	4013      	ands	r3, r2
 8004700:	d016      	beq.n	8004730 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8004702:	4b0f      	ldr	r3, [pc, #60]	@ (8004740 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004704:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004706:	4a19      	ldr	r2, [pc, #100]	@ (800476c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004708:	4013      	ands	r3, r2
 800470a:	0019      	movs	r1, r3
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	691a      	ldr	r2, [r3, #16]
 8004710:	4b0b      	ldr	r3, [pc, #44]	@ (8004740 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004712:	430a      	orrs	r2, r1
 8004714:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	691a      	ldr	r2, [r3, #16]
 800471a:	2380      	movs	r3, #128	@ 0x80
 800471c:	01db      	lsls	r3, r3, #7
 800471e:	429a      	cmp	r2, r3
 8004720:	d106      	bne.n	8004730 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8004722:	4b07      	ldr	r3, [pc, #28]	@ (8004740 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004724:	68da      	ldr	r2, [r3, #12]
 8004726:	4b06      	ldr	r3, [pc, #24]	@ (8004740 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004728:	2180      	movs	r1, #128	@ 0x80
 800472a:	0249      	lsls	r1, r1, #9
 800472c:	430a      	orrs	r2, r1
 800472e:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8004730:	2312      	movs	r3, #18
 8004732:	18fb      	adds	r3, r7, r3
 8004734:	781b      	ldrb	r3, [r3, #0]
}
 8004736:	0018      	movs	r0, r3
 8004738:	46bd      	mov	sp, r7
 800473a:	b006      	add	sp, #24
 800473c:	bd80      	pop	{r7, pc}
 800473e:	46c0      	nop			@ (mov r8, r8)
 8004740:	40021000 	.word	0x40021000
 8004744:	40007000 	.word	0x40007000
 8004748:	fffffcff 	.word	0xfffffcff
 800474c:	fffeffff 	.word	0xfffeffff
 8004750:	00001388 	.word	0x00001388
 8004754:	efffffff 	.word	0xefffffff
 8004758:	fffff3ff 	.word	0xfffff3ff
 800475c:	fff3ffff 	.word	0xfff3ffff
 8004760:	ffcfffff 	.word	0xffcfffff
 8004764:	ffffcfff 	.word	0xffffcfff
 8004768:	ffbfffff 	.word	0xffbfffff
 800476c:	ffff3fff 	.word	0xffff3fff

08004770 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8004770:	b5b0      	push	{r4, r5, r7, lr}
 8004772:	b084      	sub	sp, #16
 8004774:	af00      	add	r7, sp, #0
 8004776:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8004778:	230f      	movs	r3, #15
 800477a:	18fb      	adds	r3, r7, r3
 800477c:	2201      	movs	r2, #1
 800477e:	701a      	strb	r2, [r3, #0]

  /* Check the RTC peripheral state */
  if(hrtc != NULL)
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	2b00      	cmp	r3, #0
 8004784:	d100      	bne.n	8004788 <HAL_RTC_Init+0x18>
 8004786:	e08c      	b.n	80048a2 <HAL_RTC_Init+0x132>
    assert_param(IS_RTC_OUTPUT_REMAP(hrtc->Init.OutPutRemap));
    assert_param(IS_RTC_OUTPUT_POL(hrtc->Init.OutPutPolarity));
    assert_param(IS_RTC_OUTPUT_TYPE(hrtc->Init.OutPutType));
    assert_param(IS_RTC_OUTPUT_PULLUP(hrtc->Init.OutPutPullUp));

    if(hrtc->State == HAL_RTC_STATE_RESET)
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	2229      	movs	r2, #41	@ 0x29
 800478c:	5c9b      	ldrb	r3, [r3, r2]
 800478e:	b2db      	uxtb	r3, r3
 8004790:	2b00      	cmp	r3, #0
 8004792:	d10b      	bne.n	80047ac <HAL_RTC_Init+0x3c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	2228      	movs	r2, #40	@ 0x28
 8004798:	2100      	movs	r1, #0
 800479a:	5499      	strb	r1, [r3, r2]

      /* Process TAMP peripheral offset from RTC one */
      hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	2288      	movs	r2, #136	@ 0x88
 80047a0:	0212      	lsls	r2, r2, #8
 80047a2:	605a      	str	r2, [r3, #4]
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
#else
      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	0018      	movs	r0, r3
 80047a8:	f7fd fa2e 	bl	8001c08 <HAL_RTC_MspInit>
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */
    }

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	2229      	movs	r2, #41	@ 0x29
 80047b0:	2102      	movs	r1, #2
 80047b2:	5499      	strb	r1, [r3, r2]

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	68db      	ldr	r3, [r3, #12]
 80047ba:	2210      	movs	r2, #16
 80047bc:	4013      	ands	r3, r2
 80047be:	2b10      	cmp	r3, #16
 80047c0:	d062      	beq.n	8004888 <HAL_RTC_Init+0x118>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	22ca      	movs	r2, #202	@ 0xca
 80047c8:	625a      	str	r2, [r3, #36]	@ 0x24
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	2253      	movs	r2, #83	@ 0x53
 80047d0:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 80047d2:	250f      	movs	r5, #15
 80047d4:	197c      	adds	r4, r7, r5
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	0018      	movs	r0, r3
 80047da:	f000 fbf3 	bl	8004fc4 <RTC_EnterInitMode>
 80047de:	0003      	movs	r3, r0
 80047e0:	7023      	strb	r3, [r4, #0]

      if(status == HAL_OK)
 80047e2:	0028      	movs	r0, r5
 80047e4:	183b      	adds	r3, r7, r0
 80047e6:	781b      	ldrb	r3, [r3, #0]
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d12c      	bne.n	8004846 <HAL_RTC_Init+0xd6>
      {
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	699a      	ldr	r2, [r3, #24]
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	492e      	ldr	r1, [pc, #184]	@ (80048b0 <HAL_RTC_Init+0x140>)
 80047f8:	400a      	ands	r2, r1
 80047fa:	619a      	str	r2, [r3, #24]
        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	6999      	ldr	r1, [r3, #24]
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	689a      	ldr	r2, [r3, #8]
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	695b      	ldr	r3, [r3, #20]
 800480a:	431a      	orrs	r2, r3
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	69db      	ldr	r3, [r3, #28]
 8004810:	431a      	orrs	r2, r3
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	430a      	orrs	r2, r1
 8004818:	619a      	str	r2, [r3, #24]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	687a      	ldr	r2, [r7, #4]
 8004820:	6912      	ldr	r2, [r2, #16]
 8004822:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	6919      	ldr	r1, [r3, #16]
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	68db      	ldr	r3, [r3, #12]
 800482e:	041a      	lsls	r2, r3, #16
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	430a      	orrs	r2, r1
 8004836:	611a      	str	r2, [r3, #16]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 8004838:	183c      	adds	r4, r7, r0
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	0018      	movs	r0, r3
 800483e:	f000 fc03 	bl	8005048 <RTC_ExitInitMode>
 8004842:	0003      	movs	r3, r0
 8004844:	7023      	strb	r3, [r4, #0]
      }

      if (status == HAL_OK)
 8004846:	230f      	movs	r3, #15
 8004848:	18fb      	adds	r3, r7, r3
 800484a:	781b      	ldrb	r3, [r3, #0]
 800484c:	2b00      	cmp	r3, #0
 800484e:	d116      	bne.n	800487e <HAL_RTC_Init+0x10e>
      {
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU |RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	699a      	ldr	r2, [r3, #24]
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	00d2      	lsls	r2, r2, #3
 800485c:	08d2      	lsrs	r2, r2, #3
 800485e:	619a      	str	r2, [r3, #24]
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	6999      	ldr	r1, [r3, #24]
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	6a1b      	ldr	r3, [r3, #32]
 800486e:	431a      	orrs	r2, r3
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	699b      	ldr	r3, [r3, #24]
 8004874:	431a      	orrs	r2, r3
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	430a      	orrs	r2, r1
 800487c:	619a      	str	r2, [r3, #24]
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	22ff      	movs	r2, #255	@ 0xff
 8004884:	625a      	str	r2, [r3, #36]	@ 0x24
 8004886:	e003      	b.n	8004890 <HAL_RTC_Init+0x120>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 8004888:	230f      	movs	r3, #15
 800488a:	18fb      	adds	r3, r7, r3
 800488c:	2200      	movs	r2, #0
 800488e:	701a      	strb	r2, [r3, #0]
    }

    if (status == HAL_OK)
 8004890:	230f      	movs	r3, #15
 8004892:	18fb      	adds	r3, r7, r3
 8004894:	781b      	ldrb	r3, [r3, #0]
 8004896:	2b00      	cmp	r3, #0
 8004898:	d103      	bne.n	80048a2 <HAL_RTC_Init+0x132>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	2229      	movs	r2, #41	@ 0x29
 800489e:	2101      	movs	r1, #1
 80048a0:	5499      	strb	r1, [r3, r2]
    }
  }

  return status;
 80048a2:	230f      	movs	r3, #15
 80048a4:	18fb      	adds	r3, r7, r3
 80048a6:	781b      	ldrb	r3, [r3, #0]
}
 80048a8:	0018      	movs	r0, r3
 80048aa:	46bd      	mov	sp, r7
 80048ac:	b004      	add	sp, #16
 80048ae:	bdb0      	pop	{r4, r5, r7, pc}
 80048b0:	fb8fffbf 	.word	0xfb8fffbf

080048b4 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80048b4:	b5b0      	push	{r4, r5, r7, lr}
 80048b6:	b086      	sub	sp, #24
 80048b8:	af00      	add	r7, sp, #0
 80048ba:	60f8      	str	r0, [r7, #12]
 80048bc:	60b9      	str	r1, [r7, #8]
 80048be:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	2228      	movs	r2, #40	@ 0x28
 80048c4:	5c9b      	ldrb	r3, [r3, r2]
 80048c6:	2b01      	cmp	r3, #1
 80048c8:	d101      	bne.n	80048ce <HAL_RTC_SetTime+0x1a>
 80048ca:	2302      	movs	r3, #2
 80048cc:	e092      	b.n	80049f4 <HAL_RTC_SetTime+0x140>
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	2228      	movs	r2, #40	@ 0x28
 80048d2:	2101      	movs	r1, #1
 80048d4:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	2229      	movs	r2, #41	@ 0x29
 80048da:	2102      	movs	r1, #2
 80048dc:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	22ca      	movs	r2, #202	@ 0xca
 80048e4:	625a      	str	r2, [r3, #36]	@ 0x24
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	2253      	movs	r2, #83	@ 0x53
 80048ec:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80048ee:	2513      	movs	r5, #19
 80048f0:	197c      	adds	r4, r7, r5
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	0018      	movs	r0, r3
 80048f6:	f000 fb65 	bl	8004fc4 <RTC_EnterInitMode>
 80048fa:	0003      	movs	r3, r0
 80048fc:	7023      	strb	r3, [r4, #0]
  if(status == HAL_OK)
 80048fe:	197b      	adds	r3, r7, r5
 8004900:	781b      	ldrb	r3, [r3, #0]
 8004902:	2b00      	cmp	r3, #0
 8004904:	d162      	bne.n	80049cc <HAL_RTC_SetTime+0x118>
  {
    if(Format == RTC_FORMAT_BIN)
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	2b00      	cmp	r3, #0
 800490a:	d125      	bne.n	8004958 <HAL_RTC_SetTime+0xa4>
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	699b      	ldr	r3, [r3, #24]
 8004912:	2240      	movs	r2, #64	@ 0x40
 8004914:	4013      	ands	r3, r2
 8004916:	d102      	bne.n	800491e <HAL_RTC_SetTime+0x6a>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8004918:	68bb      	ldr	r3, [r7, #8]
 800491a:	2200      	movs	r2, #0
 800491c:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800491e:	68bb      	ldr	r3, [r7, #8]
 8004920:	781b      	ldrb	r3, [r3, #0]
 8004922:	0018      	movs	r0, r3
 8004924:	f000 fbd4 	bl	80050d0 <RTC_ByteToBcd2>
 8004928:	0003      	movs	r3, r0
 800492a:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800492c:	68bb      	ldr	r3, [r7, #8]
 800492e:	785b      	ldrb	r3, [r3, #1]
 8004930:	0018      	movs	r0, r3
 8004932:	f000 fbcd 	bl	80050d0 <RTC_ByteToBcd2>
 8004936:	0003      	movs	r3, r0
 8004938:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800493a:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 800493c:	68bb      	ldr	r3, [r7, #8]
 800493e:	789b      	ldrb	r3, [r3, #2]
 8004940:	0018      	movs	r0, r3
 8004942:	f000 fbc5 	bl	80050d0 <RTC_ByteToBcd2>
 8004946:	0003      	movs	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8004948:	0022      	movs	r2, r4
 800494a:	431a      	orrs	r2, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 800494c:	68bb      	ldr	r3, [r7, #8]
 800494e:	78db      	ldrb	r3, [r3, #3]
 8004950:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8004952:	4313      	orrs	r3, r2
 8004954:	617b      	str	r3, [r7, #20]
 8004956:	e017      	b.n	8004988 <HAL_RTC_SetTime+0xd4>
    }
    else
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	699b      	ldr	r3, [r3, #24]
 800495e:	2240      	movs	r2, #64	@ 0x40
 8004960:	4013      	ands	r3, r2
 8004962:	d102      	bne.n	800496a <HAL_RTC_SetTime+0xb6>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8004964:	68bb      	ldr	r3, [r7, #8]
 8004966:	2200      	movs	r2, #0
 8004968:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 800496a:	68bb      	ldr	r3, [r7, #8]
 800496c:	781b      	ldrb	r3, [r3, #0]
 800496e:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8004970:	68bb      	ldr	r3, [r7, #8]
 8004972:	785b      	ldrb	r3, [r3, #1]
 8004974:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8004976:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8004978:	68ba      	ldr	r2, [r7, #8]
 800497a:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800497c:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 800497e:	68bb      	ldr	r3, [r7, #8]
 8004980:	78db      	ldrb	r3, [r3, #3]
 8004982:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8004984:	4313      	orrs	r3, r2
 8004986:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	697a      	ldr	r2, [r7, #20]
 800498e:	491b      	ldr	r1, [pc, #108]	@ (80049fc <HAL_RTC_SetTime+0x148>)
 8004990:	400a      	ands	r2, r1
 8004992:	601a      	str	r2, [r3, #0]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	699a      	ldr	r2, [r3, #24]
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	4918      	ldr	r1, [pc, #96]	@ (8004a00 <HAL_RTC_SetTime+0x14c>)
 80049a0:	400a      	ands	r2, r1
 80049a2:	619a      	str	r2, [r3, #24]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	6999      	ldr	r1, [r3, #24]
 80049aa:	68bb      	ldr	r3, [r7, #8]
 80049ac:	68da      	ldr	r2, [r3, #12]
 80049ae:	68bb      	ldr	r3, [r7, #8]
 80049b0:	691b      	ldr	r3, [r3, #16]
 80049b2:	431a      	orrs	r2, r3
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	430a      	orrs	r2, r1
 80049ba:	619a      	str	r2, [r3, #24]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80049bc:	2313      	movs	r3, #19
 80049be:	18fc      	adds	r4, r7, r3
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	0018      	movs	r0, r3
 80049c4:	f000 fb40 	bl	8005048 <RTC_ExitInitMode>
 80049c8:	0003      	movs	r3, r0
 80049ca:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	22ff      	movs	r2, #255	@ 0xff
 80049d2:	625a      	str	r2, [r3, #36]	@ 0x24
  
  if (status == HAL_OK)
 80049d4:	2313      	movs	r3, #19
 80049d6:	18fb      	adds	r3, r7, r3
 80049d8:	781b      	ldrb	r3, [r3, #0]
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d103      	bne.n	80049e6 <HAL_RTC_SetTime+0x132>
  {
   hrtc->State = HAL_RTC_STATE_READY;
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	2229      	movs	r2, #41	@ 0x29
 80049e2:	2101      	movs	r1, #1
 80049e4:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	2228      	movs	r2, #40	@ 0x28
 80049ea:	2100      	movs	r1, #0
 80049ec:	5499      	strb	r1, [r3, r2]

  return status;
 80049ee:	2313      	movs	r3, #19
 80049f0:	18fb      	adds	r3, r7, r3
 80049f2:	781b      	ldrb	r3, [r3, #0]
}
 80049f4:	0018      	movs	r0, r3
 80049f6:	46bd      	mov	sp, r7
 80049f8:	b006      	add	sp, #24
 80049fa:	bdb0      	pop	{r4, r5, r7, pc}
 80049fc:	007f7f7f 	.word	0x007f7f7f
 8004a00:	fffbffff 	.word	0xfffbffff

08004a04 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8004a04:	b580      	push	{r7, lr}
 8004a06:	b086      	sub	sp, #24
 8004a08:	af00      	add	r7, sp, #0
 8004a0a:	60f8      	str	r0, [r7, #12]
 8004a0c:	60b9      	str	r1, [r7, #8]
 8004a0e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	689a      	ldr	r2, [r3, #8]
 8004a16:	68bb      	ldr	r3, [r7, #8]
 8004a18:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	691b      	ldr	r3, [r3, #16]
 8004a20:	045b      	lsls	r3, r3, #17
 8004a22:	0c5a      	lsrs	r2, r3, #17
 8004a24:	68bb      	ldr	r3, [r7, #8]
 8004a26:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	4a22      	ldr	r2, [pc, #136]	@ (8004ab8 <HAL_RTC_GetTime+0xb4>)
 8004a30:	4013      	ands	r3, r2
 8004a32:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 8004a34:	697b      	ldr	r3, [r7, #20]
 8004a36:	0c1b      	lsrs	r3, r3, #16
 8004a38:	b2db      	uxtb	r3, r3
 8004a3a:	223f      	movs	r2, #63	@ 0x3f
 8004a3c:	4013      	ands	r3, r2
 8004a3e:	b2da      	uxtb	r2, r3
 8004a40:	68bb      	ldr	r3, [r7, #8]
 8004a42:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8004a44:	697b      	ldr	r3, [r7, #20]
 8004a46:	0a1b      	lsrs	r3, r3, #8
 8004a48:	b2db      	uxtb	r3, r3
 8004a4a:	227f      	movs	r2, #127	@ 0x7f
 8004a4c:	4013      	ands	r3, r2
 8004a4e:	b2da      	uxtb	r2, r3
 8004a50:	68bb      	ldr	r3, [r7, #8]
 8004a52:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 8004a54:	697b      	ldr	r3, [r7, #20]
 8004a56:	b2db      	uxtb	r3, r3
 8004a58:	227f      	movs	r2, #127	@ 0x7f
 8004a5a:	4013      	ands	r3, r2
 8004a5c:	b2da      	uxtb	r2, r3
 8004a5e:	68bb      	ldr	r3, [r7, #8]
 8004a60:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 8004a62:	697b      	ldr	r3, [r7, #20]
 8004a64:	0d9b      	lsrs	r3, r3, #22
 8004a66:	b2db      	uxtb	r3, r3
 8004a68:	2201      	movs	r2, #1
 8004a6a:	4013      	ands	r3, r2
 8004a6c:	b2da      	uxtb	r2, r3
 8004a6e:	68bb      	ldr	r3, [r7, #8]
 8004a70:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d11a      	bne.n	8004aae <HAL_RTC_GetTime+0xaa>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8004a78:	68bb      	ldr	r3, [r7, #8]
 8004a7a:	781b      	ldrb	r3, [r3, #0]
 8004a7c:	0018      	movs	r0, r3
 8004a7e:	f000 fb4f 	bl	8005120 <RTC_Bcd2ToByte>
 8004a82:	0003      	movs	r3, r0
 8004a84:	001a      	movs	r2, r3
 8004a86:	68bb      	ldr	r3, [r7, #8]
 8004a88:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8004a8a:	68bb      	ldr	r3, [r7, #8]
 8004a8c:	785b      	ldrb	r3, [r3, #1]
 8004a8e:	0018      	movs	r0, r3
 8004a90:	f000 fb46 	bl	8005120 <RTC_Bcd2ToByte>
 8004a94:	0003      	movs	r3, r0
 8004a96:	001a      	movs	r2, r3
 8004a98:	68bb      	ldr	r3, [r7, #8]
 8004a9a:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8004a9c:	68bb      	ldr	r3, [r7, #8]
 8004a9e:	789b      	ldrb	r3, [r3, #2]
 8004aa0:	0018      	movs	r0, r3
 8004aa2:	f000 fb3d 	bl	8005120 <RTC_Bcd2ToByte>
 8004aa6:	0003      	movs	r3, r0
 8004aa8:	001a      	movs	r2, r3
 8004aaa:	68bb      	ldr	r3, [r7, #8]
 8004aac:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8004aae:	2300      	movs	r3, #0
}
 8004ab0:	0018      	movs	r0, r3
 8004ab2:	46bd      	mov	sp, r7
 8004ab4:	b006      	add	sp, #24
 8004ab6:	bd80      	pop	{r7, pc}
 8004ab8:	007f7f7f 	.word	0x007f7f7f

08004abc <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8004abc:	b5b0      	push	{r4, r5, r7, lr}
 8004abe:	b086      	sub	sp, #24
 8004ac0:	af00      	add	r7, sp, #0
 8004ac2:	60f8      	str	r0, [r7, #12]
 8004ac4:	60b9      	str	r1, [r7, #8]
 8004ac6:	607a      	str	r2, [r7, #4]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	2228      	movs	r2, #40	@ 0x28
 8004acc:	5c9b      	ldrb	r3, [r3, r2]
 8004ace:	2b01      	cmp	r3, #1
 8004ad0:	d101      	bne.n	8004ad6 <HAL_RTC_SetDate+0x1a>
 8004ad2:	2302      	movs	r3, #2
 8004ad4:	e07e      	b.n	8004bd4 <HAL_RTC_SetDate+0x118>
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	2228      	movs	r2, #40	@ 0x28
 8004ada:	2101      	movs	r1, #1
 8004adc:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	2229      	movs	r2, #41	@ 0x29
 8004ae2:	2102      	movs	r1, #2
 8004ae4:	5499      	strb	r1, [r3, r2]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d10e      	bne.n	8004b0a <HAL_RTC_SetDate+0x4e>
 8004aec:	68bb      	ldr	r3, [r7, #8]
 8004aee:	785b      	ldrb	r3, [r3, #1]
 8004af0:	001a      	movs	r2, r3
 8004af2:	2310      	movs	r3, #16
 8004af4:	4013      	ands	r3, r2
 8004af6:	d008      	beq.n	8004b0a <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8004af8:	68bb      	ldr	r3, [r7, #8]
 8004afa:	785b      	ldrb	r3, [r3, #1]
 8004afc:	2210      	movs	r2, #16
 8004afe:	4393      	bics	r3, r2
 8004b00:	b2db      	uxtb	r3, r3
 8004b02:	330a      	adds	r3, #10
 8004b04:	b2da      	uxtb	r2, r3
 8004b06:	68bb      	ldr	r3, [r7, #8]
 8004b08:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d11c      	bne.n	8004b4a <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8004b10:	68bb      	ldr	r3, [r7, #8]
 8004b12:	78db      	ldrb	r3, [r3, #3]
 8004b14:	0018      	movs	r0, r3
 8004b16:	f000 fadb 	bl	80050d0 <RTC_ByteToBcd2>
 8004b1a:	0003      	movs	r3, r0
 8004b1c:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8004b1e:	68bb      	ldr	r3, [r7, #8]
 8004b20:	785b      	ldrb	r3, [r3, #1]
 8004b22:	0018      	movs	r0, r3
 8004b24:	f000 fad4 	bl	80050d0 <RTC_ByteToBcd2>
 8004b28:	0003      	movs	r3, r0
 8004b2a:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8004b2c:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)  << RTC_DR_DU_Pos) | \
 8004b2e:	68bb      	ldr	r3, [r7, #8]
 8004b30:	789b      	ldrb	r3, [r3, #2]
 8004b32:	0018      	movs	r0, r3
 8004b34:	f000 facc 	bl	80050d0 <RTC_ByteToBcd2>
 8004b38:	0003      	movs	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8004b3a:	0022      	movs	r2, r4
 8004b3c:	431a      	orrs	r2, r3
                 ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 8004b3e:	68bb      	ldr	r3, [r7, #8]
 8004b40:	781b      	ldrb	r3, [r3, #0]
 8004b42:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8004b44:	4313      	orrs	r3, r2
 8004b46:	617b      	str	r3, [r7, #20]
 8004b48:	e00e      	b.n	8004b68 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8004b4a:	68bb      	ldr	r3, [r7, #8]
 8004b4c:	78db      	ldrb	r3, [r3, #3]
 8004b4e:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8004b50:	68bb      	ldr	r3, [r7, #8]
 8004b52:	785b      	ldrb	r3, [r3, #1]
 8004b54:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8004b56:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos)| \
 8004b58:	68ba      	ldr	r2, [r7, #8]
 8004b5a:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8004b5c:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8004b5e:	68bb      	ldr	r3, [r7, #8]
 8004b60:	781b      	ldrb	r3, [r3, #0]
 8004b62:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8004b64:	4313      	orrs	r3, r2
 8004b66:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	22ca      	movs	r2, #202	@ 0xca
 8004b6e:	625a      	str	r2, [r3, #36]	@ 0x24
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	2253      	movs	r2, #83	@ 0x53
 8004b76:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8004b78:	2513      	movs	r5, #19
 8004b7a:	197c      	adds	r4, r7, r5
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	0018      	movs	r0, r3
 8004b80:	f000 fa20 	bl	8004fc4 <RTC_EnterInitMode>
 8004b84:	0003      	movs	r3, r0
 8004b86:	7023      	strb	r3, [r4, #0]
  if(status == HAL_OK)
 8004b88:	0028      	movs	r0, r5
 8004b8a:	183b      	adds	r3, r7, r0
 8004b8c:	781b      	ldrb	r3, [r3, #0]
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d10c      	bne.n	8004bac <HAL_RTC_SetDate+0xf0>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	697a      	ldr	r2, [r7, #20]
 8004b98:	4910      	ldr	r1, [pc, #64]	@ (8004bdc <HAL_RTC_SetDate+0x120>)
 8004b9a:	400a      	ands	r2, r1
 8004b9c:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8004b9e:	183c      	adds	r4, r7, r0
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	0018      	movs	r0, r3
 8004ba4:	f000 fa50 	bl	8005048 <RTC_ExitInitMode>
 8004ba8:	0003      	movs	r3, r0
 8004baa:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	22ff      	movs	r2, #255	@ 0xff
 8004bb2:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 8004bb4:	2313      	movs	r3, #19
 8004bb6:	18fb      	adds	r3, r7, r3
 8004bb8:	781b      	ldrb	r3, [r3, #0]
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d103      	bne.n	8004bc6 <HAL_RTC_SetDate+0x10a>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	2229      	movs	r2, #41	@ 0x29
 8004bc2:	2101      	movs	r1, #1
 8004bc4:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	2228      	movs	r2, #40	@ 0x28
 8004bca:	2100      	movs	r1, #0
 8004bcc:	5499      	strb	r1, [r3, r2]

  return status;
 8004bce:	2313      	movs	r3, #19
 8004bd0:	18fb      	adds	r3, r7, r3
 8004bd2:	781b      	ldrb	r3, [r3, #0]
}
 8004bd4:	0018      	movs	r0, r3
 8004bd6:	46bd      	mov	sp, r7
 8004bd8:	b006      	add	sp, #24
 8004bda:	bdb0      	pop	{r4, r5, r7, pc}
 8004bdc:	00ffff3f 	.word	0x00ffff3f

08004be0 <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8004be0:	b580      	push	{r7, lr}
 8004be2:	b086      	sub	sp, #24
 8004be4:	af00      	add	r7, sp, #0
 8004be6:	60f8      	str	r0, [r7, #12]
 8004be8:	60b9      	str	r1, [r7, #8]
 8004bea:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	685b      	ldr	r3, [r3, #4]
 8004bf2:	4a21      	ldr	r2, [pc, #132]	@ (8004c78 <HAL_RTC_GetDate+0x98>)
 8004bf4:	4013      	ands	r3, r2
 8004bf6:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8004bf8:	697b      	ldr	r3, [r7, #20]
 8004bfa:	0c1b      	lsrs	r3, r3, #16
 8004bfc:	b2da      	uxtb	r2, r3
 8004bfe:	68bb      	ldr	r3, [r7, #8]
 8004c00:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8004c02:	697b      	ldr	r3, [r7, #20]
 8004c04:	0a1b      	lsrs	r3, r3, #8
 8004c06:	b2db      	uxtb	r3, r3
 8004c08:	221f      	movs	r2, #31
 8004c0a:	4013      	ands	r3, r2
 8004c0c:	b2da      	uxtb	r2, r3
 8004c0e:	68bb      	ldr	r3, [r7, #8]
 8004c10:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 8004c12:	697b      	ldr	r3, [r7, #20]
 8004c14:	b2db      	uxtb	r3, r3
 8004c16:	223f      	movs	r2, #63	@ 0x3f
 8004c18:	4013      	ands	r3, r2
 8004c1a:	b2da      	uxtb	r2, r3
 8004c1c:	68bb      	ldr	r3, [r7, #8]
 8004c1e:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos);
 8004c20:	697b      	ldr	r3, [r7, #20]
 8004c22:	0b5b      	lsrs	r3, r3, #13
 8004c24:	b2db      	uxtb	r3, r3
 8004c26:	2207      	movs	r2, #7
 8004c28:	4013      	ands	r3, r2
 8004c2a:	b2da      	uxtb	r2, r3
 8004c2c:	68bb      	ldr	r3, [r7, #8]
 8004c2e:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d11a      	bne.n	8004c6c <HAL_RTC_GetDate+0x8c>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8004c36:	68bb      	ldr	r3, [r7, #8]
 8004c38:	78db      	ldrb	r3, [r3, #3]
 8004c3a:	0018      	movs	r0, r3
 8004c3c:	f000 fa70 	bl	8005120 <RTC_Bcd2ToByte>
 8004c40:	0003      	movs	r3, r0
 8004c42:	001a      	movs	r2, r3
 8004c44:	68bb      	ldr	r3, [r7, #8]
 8004c46:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8004c48:	68bb      	ldr	r3, [r7, #8]
 8004c4a:	785b      	ldrb	r3, [r3, #1]
 8004c4c:	0018      	movs	r0, r3
 8004c4e:	f000 fa67 	bl	8005120 <RTC_Bcd2ToByte>
 8004c52:	0003      	movs	r3, r0
 8004c54:	001a      	movs	r2, r3
 8004c56:	68bb      	ldr	r3, [r7, #8]
 8004c58:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8004c5a:	68bb      	ldr	r3, [r7, #8]
 8004c5c:	789b      	ldrb	r3, [r3, #2]
 8004c5e:	0018      	movs	r0, r3
 8004c60:	f000 fa5e 	bl	8005120 <RTC_Bcd2ToByte>
 8004c64:	0003      	movs	r3, r0
 8004c66:	001a      	movs	r2, r3
 8004c68:	68bb      	ldr	r3, [r7, #8]
 8004c6a:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8004c6c:	2300      	movs	r3, #0
}
 8004c6e:	0018      	movs	r0, r3
 8004c70:	46bd      	mov	sp, r7
 8004c72:	b006      	add	sp, #24
 8004c74:	bd80      	pop	{r7, pc}
 8004c76:	46c0      	nop			@ (mov r8, r8)
 8004c78:	00ffff3f 	.word	0x00ffff3f

08004c7c <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8004c7c:	b590      	push	{r4, r7, lr}
 8004c7e:	b089      	sub	sp, #36	@ 0x24
 8004c80:	af00      	add	r7, sp, #0
 8004c82:	60f8      	str	r0, [r7, #12]
 8004c84:	60b9      	str	r1, [r7, #8]
 8004c86:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	2228      	movs	r2, #40	@ 0x28
 8004c8c:	5c9b      	ldrb	r3, [r3, r2]
 8004c8e:	2b01      	cmp	r3, #1
 8004c90:	d101      	bne.n	8004c96 <HAL_RTC_SetAlarm_IT+0x1a>
 8004c92:	2302      	movs	r3, #2
 8004c94:	e127      	b.n	8004ee6 <HAL_RTC_SetAlarm_IT+0x26a>
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	2228      	movs	r2, #40	@ 0x28
 8004c9a:	2101      	movs	r1, #1
 8004c9c:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	2229      	movs	r2, #41	@ 0x29
 8004ca2:	2102      	movs	r1, #2
 8004ca4:	5499      	strb	r1, [r3, r2]

  if(Format == RTC_FORMAT_BIN)
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d136      	bne.n	8004d1a <HAL_RTC_SetAlarm_IT+0x9e>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	699b      	ldr	r3, [r3, #24]
 8004cb2:	2240      	movs	r2, #64	@ 0x40
 8004cb4:	4013      	ands	r3, r2
 8004cb6:	d102      	bne.n	8004cbe <HAL_RTC_SetAlarm_IT+0x42>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8004cb8:	68bb      	ldr	r3, [r7, #8]
 8004cba:	2200      	movs	r2, #0
 8004cbc:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8004cbe:	68bb      	ldr	r3, [r7, #8]
 8004cc0:	781b      	ldrb	r3, [r3, #0]
 8004cc2:	0018      	movs	r0, r3
 8004cc4:	f000 fa04 	bl	80050d0 <RTC_ByteToBcd2>
 8004cc8:	0003      	movs	r3, r0
 8004cca:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8004ccc:	68bb      	ldr	r3, [r7, #8]
 8004cce:	785b      	ldrb	r3, [r3, #1]
 8004cd0:	0018      	movs	r0, r3
 8004cd2:	f000 f9fd 	bl	80050d0 <RTC_ByteToBcd2>
 8004cd6:	0003      	movs	r3, r0
 8004cd8:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8004cda:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8004cdc:	68bb      	ldr	r3, [r7, #8]
 8004cde:	789b      	ldrb	r3, [r3, #2]
 8004ce0:	0018      	movs	r0, r3
 8004ce2:	f000 f9f5 	bl	80050d0 <RTC_ByteToBcd2>
 8004ce6:	0003      	movs	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8004ce8:	0022      	movs	r2, r4
 8004cea:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8004cec:	68bb      	ldr	r3, [r7, #8]
 8004cee:	78db      	ldrb	r3, [r3, #3]
 8004cf0:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8004cf2:	431a      	orrs	r2, r3
 8004cf4:	0014      	movs	r4, r2
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8004cf6:	68bb      	ldr	r3, [r7, #8]
 8004cf8:	2220      	movs	r2, #32
 8004cfa:	5c9b      	ldrb	r3, [r3, r2]
 8004cfc:	0018      	movs	r0, r3
 8004cfe:	f000 f9e7 	bl	80050d0 <RTC_ByteToBcd2>
 8004d02:	0003      	movs	r3, r0
 8004d04:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8004d06:	0022      	movs	r2, r4
 8004d08:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8004d0a:	68bb      	ldr	r3, [r7, #8]
 8004d0c:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8004d0e:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8004d10:	68bb      	ldr	r3, [r7, #8]
 8004d12:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8004d14:	4313      	orrs	r3, r2
 8004d16:	61fb      	str	r3, [r7, #28]
 8004d18:	e022      	b.n	8004d60 <HAL_RTC_SetAlarm_IT+0xe4>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	699b      	ldr	r3, [r3, #24]
 8004d20:	2240      	movs	r2, #64	@ 0x40
 8004d22:	4013      	ands	r3, r2
 8004d24:	d102      	bne.n	8004d2c <HAL_RTC_SetAlarm_IT+0xb0>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8004d26:	68bb      	ldr	r3, [r7, #8]
 8004d28:	2200      	movs	r2, #0
 8004d2a:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8004d2c:	68bb      	ldr	r3, [r7, #8]
 8004d2e:	781b      	ldrb	r3, [r3, #0]
 8004d30:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8004d32:	68bb      	ldr	r3, [r7, #8]
 8004d34:	785b      	ldrb	r3, [r3, #1]
 8004d36:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8004d38:	4313      	orrs	r3, r2
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8004d3a:	68ba      	ldr	r2, [r7, #8]
 8004d3c:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8004d3e:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8004d40:	68bb      	ldr	r3, [r7, #8]
 8004d42:	78db      	ldrb	r3, [r3, #3]
 8004d44:	059b      	lsls	r3, r3, #22
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8004d46:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8004d48:	68bb      	ldr	r3, [r7, #8]
 8004d4a:	2120      	movs	r1, #32
 8004d4c:	5c5b      	ldrb	r3, [r3, r1]
 8004d4e:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8004d50:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8004d52:	68bb      	ldr	r3, [r7, #8]
 8004d54:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8004d56:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8004d58:	68bb      	ldr	r3, [r7, #8]
 8004d5a:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8004d5c:	4313      	orrs	r3, r2
 8004d5e:	61fb      	str	r3, [r7, #28]
  }
  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 8004d60:	68bb      	ldr	r3, [r7, #8]
 8004d62:	685a      	ldr	r2, [r3, #4]
 8004d64:	68bb      	ldr	r3, [r7, #8]
 8004d66:	699b      	ldr	r3, [r3, #24]
 8004d68:	4313      	orrs	r3, r2
 8004d6a:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	22ca      	movs	r2, #202	@ 0xca
 8004d72:	625a      	str	r2, [r3, #36]	@ 0x24
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	2253      	movs	r2, #83	@ 0x53
 8004d7a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Configure the Alarm register */
  if(sAlarm->Alarm == RTC_ALARM_A)
 8004d7c:	68bb      	ldr	r3, [r7, #8]
 8004d7e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004d80:	2380      	movs	r3, #128	@ 0x80
 8004d82:	005b      	lsls	r3, r3, #1
 8004d84:	429a      	cmp	r2, r3
 8004d86:	d14c      	bne.n	8004e22 <HAL_RTC_SetAlarm_IT+0x1a6>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	699a      	ldr	r2, [r3, #24]
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	4957      	ldr	r1, [pc, #348]	@ (8004ef0 <HAL_RTC_SetAlarm_IT+0x274>)
 8004d94:	400a      	ands	r2, r1
 8004d96:	619a      	str	r2, [r3, #24]

    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	2101      	movs	r1, #1
 8004da4:	430a      	orrs	r2, r1
 8004da6:	65da      	str	r2, [r3, #92]	@ 0x5c

    tickstart = HAL_GetTick();
 8004da8:	f7fd f8de 	bl	8001f68 <HAL_GetTick>
 8004dac:	0003      	movs	r3, r0
 8004dae:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8004db0:	e016      	b.n	8004de0 <HAL_RTC_SetAlarm_IT+0x164>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8004db2:	f7fd f8d9 	bl	8001f68 <HAL_GetTick>
 8004db6:	0002      	movs	r2, r0
 8004db8:	697b      	ldr	r3, [r7, #20]
 8004dba:	1ad2      	subs	r2, r2, r3
 8004dbc:	23fa      	movs	r3, #250	@ 0xfa
 8004dbe:	009b      	lsls	r3, r3, #2
 8004dc0:	429a      	cmp	r2, r3
 8004dc2:	d90d      	bls.n	8004de0 <HAL_RTC_SetAlarm_IT+0x164>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	22ff      	movs	r2, #255	@ 0xff
 8004dca:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	2229      	movs	r2, #41	@ 0x29
 8004dd0:	2103      	movs	r1, #3
 8004dd2:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	2228      	movs	r2, #40	@ 0x28
 8004dd8:	2100      	movs	r1, #0
 8004dda:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8004ddc:	2303      	movs	r3, #3
 8004dde:	e082      	b.n	8004ee6 <HAL_RTC_SetAlarm_IT+0x26a>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	68db      	ldr	r3, [r3, #12]
 8004de6:	2201      	movs	r2, #1
 8004de8:	4013      	ands	r3, r2
 8004dea:	d0e2      	beq.n	8004db2 <HAL_RTC_SetAlarm_IT+0x136>
      }
    }

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	69fa      	ldr	r2, [r7, #28]
 8004df2:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	69ba      	ldr	r2, [r7, #24]
 8004dfa:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	699a      	ldr	r2, [r3, #24]
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	2180      	movs	r1, #128	@ 0x80
 8004e08:	0049      	lsls	r1, r1, #1
 8004e0a:	430a      	orrs	r2, r1
 8004e0c:	619a      	str	r2, [r3, #24]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc,RTC_IT_ALRA);
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	699a      	ldr	r2, [r3, #24]
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	2180      	movs	r1, #128	@ 0x80
 8004e1a:	0149      	lsls	r1, r1, #5
 8004e1c:	430a      	orrs	r2, r1
 8004e1e:	619a      	str	r2, [r3, #24]
 8004e20:	e04b      	b.n	8004eba <HAL_RTC_SetAlarm_IT+0x23e>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	699a      	ldr	r2, [r3, #24]
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	4931      	ldr	r1, [pc, #196]	@ (8004ef4 <HAL_RTC_SetAlarm_IT+0x278>)
 8004e2e:	400a      	ands	r2, r1
 8004e30:	619a      	str	r2, [r3, #24]

    /* Clear flag alarm B */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_CLEAR_ALRBF);
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	2102      	movs	r1, #2
 8004e3e:	430a      	orrs	r2, r1
 8004e40:	65da      	str	r2, [r3, #92]	@ 0x5c

    tickstart = HAL_GetTick();
 8004e42:	f7fd f891 	bl	8001f68 <HAL_GetTick>
 8004e46:	0003      	movs	r3, r0
 8004e48:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8004e4a:	e016      	b.n	8004e7a <HAL_RTC_SetAlarm_IT+0x1fe>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8004e4c:	f7fd f88c 	bl	8001f68 <HAL_GetTick>
 8004e50:	0002      	movs	r2, r0
 8004e52:	697b      	ldr	r3, [r7, #20]
 8004e54:	1ad2      	subs	r2, r2, r3
 8004e56:	23fa      	movs	r3, #250	@ 0xfa
 8004e58:	009b      	lsls	r3, r3, #2
 8004e5a:	429a      	cmp	r2, r3
 8004e5c:	d90d      	bls.n	8004e7a <HAL_RTC_SetAlarm_IT+0x1fe>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	22ff      	movs	r2, #255	@ 0xff
 8004e64:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	2229      	movs	r2, #41	@ 0x29
 8004e6a:	2103      	movs	r1, #3
 8004e6c:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	2228      	movs	r2, #40	@ 0x28
 8004e72:	2100      	movs	r1, #0
 8004e74:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8004e76:	2303      	movs	r3, #3
 8004e78:	e035      	b.n	8004ee6 <HAL_RTC_SetAlarm_IT+0x26a>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	68db      	ldr	r3, [r3, #12]
 8004e80:	2202      	movs	r2, #2
 8004e82:	4013      	ands	r3, r2
 8004e84:	d0e2      	beq.n	8004e4c <HAL_RTC_SetAlarm_IT+0x1d0>
      }
    }

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	69fa      	ldr	r2, [r7, #28]
 8004e8c:	649a      	str	r2, [r3, #72]	@ 0x48
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	69ba      	ldr	r2, [r7, #24]
 8004e94:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	699a      	ldr	r2, [r3, #24]
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	2180      	movs	r1, #128	@ 0x80
 8004ea2:	0089      	lsls	r1, r1, #2
 8004ea4:	430a      	orrs	r2, r1
 8004ea6:	619a      	str	r2, [r3, #24]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	699a      	ldr	r2, [r3, #24]
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	2180      	movs	r1, #128	@ 0x80
 8004eb4:	0189      	lsls	r1, r1, #6
 8004eb6:	430a      	orrs	r2, r1
 8004eb8:	619a      	str	r2, [r3, #24]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8004eba:	4a0f      	ldr	r2, [pc, #60]	@ (8004ef8 <HAL_RTC_SetAlarm_IT+0x27c>)
 8004ebc:	2380      	movs	r3, #128	@ 0x80
 8004ebe:	58d3      	ldr	r3, [r2, r3]
 8004ec0:	490d      	ldr	r1, [pc, #52]	@ (8004ef8 <HAL_RTC_SetAlarm_IT+0x27c>)
 8004ec2:	2280      	movs	r2, #128	@ 0x80
 8004ec4:	0312      	lsls	r2, r2, #12
 8004ec6:	4313      	orrs	r3, r2
 8004ec8:	2280      	movs	r2, #128	@ 0x80
 8004eca:	508b      	str	r3, [r1, r2]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	22ff      	movs	r2, #255	@ 0xff
 8004ed2:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	2229      	movs	r2, #41	@ 0x29
 8004ed8:	2101      	movs	r1, #1
 8004eda:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	2228      	movs	r2, #40	@ 0x28
 8004ee0:	2100      	movs	r1, #0
 8004ee2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004ee4:	2300      	movs	r3, #0
}
 8004ee6:	0018      	movs	r0, r3
 8004ee8:	46bd      	mov	sp, r7
 8004eea:	b009      	add	sp, #36	@ 0x24
 8004eec:	bd90      	pop	{r4, r7, pc}
 8004eee:	46c0      	nop			@ (mov r8, r8)
 8004ef0:	fffffeff 	.word	0xfffffeff
 8004ef4:	fffffdff 	.word	0xfffffdff
 8004ef8:	40021800 	.word	0x40021800

08004efc <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef* hrtc)
{
 8004efc:	b580      	push	{r7, lr}
 8004efe:	b082      	sub	sp, #8
 8004f00:	af00      	add	r7, sp, #0
 8004f02:	6078      	str	r0, [r7, #4]
  /* Get the AlarmA interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	699a      	ldr	r2, [r3, #24]
 8004f0a:	2380      	movs	r3, #128	@ 0x80
 8004f0c:	015b      	lsls	r3, r3, #5
 8004f0e:	4013      	ands	r3, r2
 8004f10:	d011      	beq.n	8004f36 <HAL_RTC_AlarmIRQHandler+0x3a>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004f18:	2201      	movs	r2, #1
 8004f1a:	4013      	ands	r3, r2
 8004f1c:	d00b      	beq.n	8004f36 <HAL_RTC_AlarmIRQHandler+0x3a>
    {
      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	2101      	movs	r1, #1
 8004f2a:	430a      	orrs	r2, r1
 8004f2c:	65da      	str	r2, [r3, #92]	@ 0x5c
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      /* Call Compare Match registered Callback */
      hrtc->AlarmAEventCallback(hrtc);
#else
      /* AlarmA callback */
      HAL_RTC_AlarmAEventCallback(hrtc);
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	0018      	movs	r0, r3
 8004f32:	f7fc f84f 	bl	8000fd4 <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Get the AlarmB interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	699a      	ldr	r2, [r3, #24]
 8004f3c:	2380      	movs	r3, #128	@ 0x80
 8004f3e:	019b      	lsls	r3, r3, #6
 8004f40:	4013      	ands	r3, r2
 8004f42:	d011      	beq.n	8004f68 <HAL_RTC_AlarmIRQHandler+0x6c>
  {
    /* Get the pending status of the AlarmB Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004f4a:	2202      	movs	r2, #2
 8004f4c:	4013      	ands	r3, r2
 8004f4e:	d00b      	beq.n	8004f68 <HAL_RTC_AlarmIRQHandler+0x6c>
    {
      /* Clear the AlarmB interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_CLEAR_ALRBF);
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	2102      	movs	r1, #2
 8004f5c:	430a      	orrs	r2, r1
 8004f5e:	65da      	str	r2, [r3, #92]	@ 0x5c
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      /* Call Compare Match registered Callback */
      hrtc->AlarmBEventCallback(hrtc);
#else
      /* AlarmB callback */
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	0018      	movs	r0, r3
 8004f64:	f000 f942 	bl	80051ec <HAL_RTCEx_AlarmBEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	2229      	movs	r2, #41	@ 0x29
 8004f6c:	2101      	movs	r1, #1
 8004f6e:	5499      	strb	r1, [r3, r2]
}
 8004f70:	46c0      	nop			@ (mov r8, r8)
 8004f72:	46bd      	mov	sp, r7
 8004f74:	b002      	add	sp, #8
 8004f76:	bd80      	pop	{r7, pc}

08004f78 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8004f78:	b580      	push	{r7, lr}
 8004f7a:	b084      	sub	sp, #16
 8004f7c:	af00      	add	r7, sp, #0
 8004f7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ICSR = ((uint32_t)(RTC_RSF_MASK & RTC_ICSR_RESERVED_MASK));
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	4a0e      	ldr	r2, [pc, #56]	@ (8004fc0 <HAL_RTC_WaitForSynchro+0x48>)
 8004f86:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8004f88:	f7fc ffee 	bl	8001f68 <HAL_GetTick>
 8004f8c:	0003      	movs	r3, r0
 8004f8e:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 8004f90:	e00a      	b.n	8004fa8 <HAL_RTC_WaitForSynchro+0x30>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8004f92:	f7fc ffe9 	bl	8001f68 <HAL_GetTick>
 8004f96:	0002      	movs	r2, r0
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	1ad2      	subs	r2, r2, r3
 8004f9c:	23fa      	movs	r3, #250	@ 0xfa
 8004f9e:	009b      	lsls	r3, r3, #2
 8004fa0:	429a      	cmp	r2, r3
 8004fa2:	d901      	bls.n	8004fa8 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8004fa4:	2303      	movs	r3, #3
 8004fa6:	e006      	b.n	8004fb6 <HAL_RTC_WaitForSynchro+0x3e>
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	68db      	ldr	r3, [r3, #12]
 8004fae:	2220      	movs	r2, #32
 8004fb0:	4013      	ands	r3, r2
 8004fb2:	d0ee      	beq.n	8004f92 <HAL_RTC_WaitForSynchro+0x1a>
    }
  }

  return HAL_OK;
 8004fb4:	2300      	movs	r3, #0
}
 8004fb6:	0018      	movs	r0, r3
 8004fb8:	46bd      	mov	sp, r7
 8004fba:	b004      	add	sp, #16
 8004fbc:	bd80      	pop	{r7, pc}
 8004fbe:	46c0      	nop			@ (mov r8, r8)
 8004fc0:	0001005f 	.word	0x0001005f

08004fc4 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8004fc4:	b580      	push	{r7, lr}
 8004fc6:	b084      	sub	sp, #16
 8004fc8:	af00      	add	r7, sp, #0
 8004fca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;  
 8004fcc:	230f      	movs	r3, #15
 8004fce:	18fb      	adds	r3, r7, r3
 8004fd0:	2200      	movs	r2, #0
 8004fd2:	701a      	strb	r2, [r3, #0]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U)
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	68db      	ldr	r3, [r3, #12]
 8004fda:	2240      	movs	r2, #64	@ 0x40
 8004fdc:	4013      	ands	r3, r2
 8004fde:	d12c      	bne.n	800503a <RTC_EnterInitMode+0x76>
  {
    /* Set the Initialization mode */
    SET_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	68da      	ldr	r2, [r3, #12]
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	2180      	movs	r1, #128	@ 0x80
 8004fec:	430a      	orrs	r2, r1
 8004fee:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8004ff0:	f7fc ffba 	bl	8001f68 <HAL_GetTick>
 8004ff4:	0003      	movs	r3, r0
 8004ff6:	60bb      	str	r3, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8004ff8:	e014      	b.n	8005024 <RTC_EnterInitMode+0x60>
    {
      if((HAL_GetTick()  - tickstart ) > RTC_TIMEOUT_VALUE)
 8004ffa:	f7fc ffb5 	bl	8001f68 <HAL_GetTick>
 8004ffe:	0002      	movs	r2, r0
 8005000:	68bb      	ldr	r3, [r7, #8]
 8005002:	1ad2      	subs	r2, r2, r3
 8005004:	200f      	movs	r0, #15
 8005006:	183b      	adds	r3, r7, r0
 8005008:	1839      	adds	r1, r7, r0
 800500a:	7809      	ldrb	r1, [r1, #0]
 800500c:	7019      	strb	r1, [r3, #0]
 800500e:	23fa      	movs	r3, #250	@ 0xfa
 8005010:	009b      	lsls	r3, r3, #2
 8005012:	429a      	cmp	r2, r3
 8005014:	d906      	bls.n	8005024 <RTC_EnterInitMode+0x60>
      {
        status = HAL_TIMEOUT;
 8005016:	183b      	adds	r3, r7, r0
 8005018:	2203      	movs	r2, #3
 800501a:	701a      	strb	r2, [r3, #0]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	2229      	movs	r2, #41	@ 0x29
 8005020:	2103      	movs	r1, #3
 8005022:	5499      	strb	r1, [r3, r2]
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	68db      	ldr	r3, [r3, #12]
 800502a:	2240      	movs	r2, #64	@ 0x40
 800502c:	4013      	ands	r3, r2
 800502e:	d104      	bne.n	800503a <RTC_EnterInitMode+0x76>
 8005030:	230f      	movs	r3, #15
 8005032:	18fb      	adds	r3, r7, r3
 8005034:	781b      	ldrb	r3, [r3, #0]
 8005036:	2b03      	cmp	r3, #3
 8005038:	d1df      	bne.n	8004ffa <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 800503a:	230f      	movs	r3, #15
 800503c:	18fb      	adds	r3, r7, r3
 800503e:	781b      	ldrb	r3, [r3, #0]
}
 8005040:	0018      	movs	r0, r3
 8005042:	46bd      	mov	sp, r7
 8005044:	b004      	add	sp, #16
 8005046:	bd80      	pop	{r7, pc}

08005048 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8005048:	b590      	push	{r4, r7, lr}
 800504a:	b085      	sub	sp, #20
 800504c:	af00      	add	r7, sp, #0
 800504e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005050:	240f      	movs	r4, #15
 8005052:	193b      	adds	r3, r7, r4
 8005054:	2200      	movs	r2, #0
 8005056:	701a      	strb	r2, [r3, #0]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8005058:	4b1c      	ldr	r3, [pc, #112]	@ (80050cc <RTC_ExitInitMode+0x84>)
 800505a:	68da      	ldr	r2, [r3, #12]
 800505c:	4b1b      	ldr	r3, [pc, #108]	@ (80050cc <RTC_ExitInitMode+0x84>)
 800505e:	2180      	movs	r1, #128	@ 0x80
 8005060:	438a      	bics	r2, r1
 8005062:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8005064:	4b19      	ldr	r3, [pc, #100]	@ (80050cc <RTC_ExitInitMode+0x84>)
 8005066:	699b      	ldr	r3, [r3, #24]
 8005068:	2220      	movs	r2, #32
 800506a:	4013      	ands	r3, r2
 800506c:	d10d      	bne.n	800508a <RTC_ExitInitMode+0x42>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	0018      	movs	r0, r3
 8005072:	f7ff ff81 	bl	8004f78 <HAL_RTC_WaitForSynchro>
 8005076:	1e03      	subs	r3, r0, #0
 8005078:	d021      	beq.n	80050be <RTC_ExitInitMode+0x76>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	2229      	movs	r2, #41	@ 0x29
 800507e:	2103      	movs	r1, #3
 8005080:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 8005082:	193b      	adds	r3, r7, r4
 8005084:	2203      	movs	r2, #3
 8005086:	701a      	strb	r2, [r3, #0]
 8005088:	e019      	b.n	80050be <RTC_ExitInitMode+0x76>
  }
  else /* WA 2.7.1 Calendar initialization may fail in case of consecutive INIT mode entry.
          Please look at STM32G0 Errata sheet on the internet for details. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800508a:	4b10      	ldr	r3, [pc, #64]	@ (80050cc <RTC_ExitInitMode+0x84>)
 800508c:	699a      	ldr	r2, [r3, #24]
 800508e:	4b0f      	ldr	r3, [pc, #60]	@ (80050cc <RTC_ExitInitMode+0x84>)
 8005090:	2120      	movs	r1, #32
 8005092:	438a      	bics	r2, r1
 8005094:	619a      	str	r2, [r3, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	0018      	movs	r0, r3
 800509a:	f7ff ff6d 	bl	8004f78 <HAL_RTC_WaitForSynchro>
 800509e:	1e03      	subs	r3, r0, #0
 80050a0:	d007      	beq.n	80050b2 <RTC_ExitInitMode+0x6a>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	2229      	movs	r2, #41	@ 0x29
 80050a6:	2103      	movs	r1, #3
 80050a8:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 80050aa:	230f      	movs	r3, #15
 80050ac:	18fb      	adds	r3, r7, r3
 80050ae:	2203      	movs	r2, #3
 80050b0:	701a      	strb	r2, [r3, #0]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80050b2:	4b06      	ldr	r3, [pc, #24]	@ (80050cc <RTC_ExitInitMode+0x84>)
 80050b4:	699a      	ldr	r2, [r3, #24]
 80050b6:	4b05      	ldr	r3, [pc, #20]	@ (80050cc <RTC_ExitInitMode+0x84>)
 80050b8:	2120      	movs	r1, #32
 80050ba:	430a      	orrs	r2, r1
 80050bc:	619a      	str	r2, [r3, #24]
  }

  return status;
 80050be:	230f      	movs	r3, #15
 80050c0:	18fb      	adds	r3, r7, r3
 80050c2:	781b      	ldrb	r3, [r3, #0]
}
 80050c4:	0018      	movs	r0, r3
 80050c6:	46bd      	mov	sp, r7
 80050c8:	b005      	add	sp, #20
 80050ca:	bd90      	pop	{r4, r7, pc}
 80050cc:	40002800 	.word	0x40002800

080050d0 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 80050d0:	b580      	push	{r7, lr}
 80050d2:	b084      	sub	sp, #16
 80050d4:	af00      	add	r7, sp, #0
 80050d6:	0002      	movs	r2, r0
 80050d8:	1dfb      	adds	r3, r7, #7
 80050da:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 80050dc:	2300      	movs	r3, #0
 80050de:	60fb      	str	r3, [r7, #12]
  uint8_t Param = Value;
 80050e0:	230b      	movs	r3, #11
 80050e2:	18fb      	adds	r3, r7, r3
 80050e4:	1dfa      	adds	r2, r7, #7
 80050e6:	7812      	ldrb	r2, [r2, #0]
 80050e8:	701a      	strb	r2, [r3, #0]

  while(Param >= 10U)
 80050ea:	e008      	b.n	80050fe <RTC_ByteToBcd2+0x2e>
  {
    bcdhigh++;
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	3301      	adds	r3, #1
 80050f0:	60fb      	str	r3, [r7, #12]
    Param -= 10U;
 80050f2:	220b      	movs	r2, #11
 80050f4:	18bb      	adds	r3, r7, r2
 80050f6:	18ba      	adds	r2, r7, r2
 80050f8:	7812      	ldrb	r2, [r2, #0]
 80050fa:	3a0a      	subs	r2, #10
 80050fc:	701a      	strb	r2, [r3, #0]
  while(Param >= 10U)
 80050fe:	210b      	movs	r1, #11
 8005100:	187b      	adds	r3, r7, r1
 8005102:	781b      	ldrb	r3, [r3, #0]
 8005104:	2b09      	cmp	r3, #9
 8005106:	d8f1      	bhi.n	80050ec <RTC_ByteToBcd2+0x1c>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Param);
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	b2db      	uxtb	r3, r3
 800510c:	011b      	lsls	r3, r3, #4
 800510e:	b2da      	uxtb	r2, r3
 8005110:	187b      	adds	r3, r7, r1
 8005112:	781b      	ldrb	r3, [r3, #0]
 8005114:	4313      	orrs	r3, r2
 8005116:	b2db      	uxtb	r3, r3
}
 8005118:	0018      	movs	r0, r3
 800511a:	46bd      	mov	sp, r7
 800511c:	b004      	add	sp, #16
 800511e:	bd80      	pop	{r7, pc}

08005120 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8005120:	b580      	push	{r7, lr}
 8005122:	b084      	sub	sp, #16
 8005124:	af00      	add	r7, sp, #0
 8005126:	0002      	movs	r2, r0
 8005128:	1dfb      	adds	r3, r7, #7
 800512a:	701a      	strb	r2, [r3, #0]
  uint32_t tmp;
  tmp = (((uint32_t)Value & 0xF0U) >> 4U) * 10U;
 800512c:	1dfb      	adds	r3, r7, #7
 800512e:	781b      	ldrb	r3, [r3, #0]
 8005130:	091b      	lsrs	r3, r3, #4
 8005132:	b2db      	uxtb	r3, r3
 8005134:	001a      	movs	r2, r3
 8005136:	0013      	movs	r3, r2
 8005138:	009b      	lsls	r3, r3, #2
 800513a:	189b      	adds	r3, r3, r2
 800513c:	005b      	lsls	r3, r3, #1
 800513e:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tmp + ((uint32_t)Value & 0x0FU));
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	b2da      	uxtb	r2, r3
 8005144:	1dfb      	adds	r3, r7, #7
 8005146:	781b      	ldrb	r3, [r3, #0]
 8005148:	210f      	movs	r1, #15
 800514a:	400b      	ands	r3, r1
 800514c:	b2db      	uxtb	r3, r3
 800514e:	18d3      	adds	r3, r2, r3
 8005150:	b2db      	uxtb	r3, r3
}
 8005152:	0018      	movs	r0, r3
 8005154:	46bd      	mov	sp, r7
 8005156:	b004      	add	sp, #16
 8005158:	bd80      	pop	{r7, pc}
	...

0800515c <HAL_RTCEx_SetCalibrationOutPut>:
  *             @arg RTC_CALIBOUTPUT_512HZ: A signal has a regular waveform at 512Hz.
  *             @arg RTC_CALIBOUTPUT_1HZ: A signal has a regular waveform at 1Hz.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetCalibrationOutPut(RTC_HandleTypeDef* hrtc, uint32_t CalibOutput)
{
 800515c:	b580      	push	{r7, lr}
 800515e:	b082      	sub	sp, #8
 8005160:	af00      	add	r7, sp, #0
 8005162:	6078      	str	r0, [r7, #4]
 8005164:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_RTC_CALIB_OUTPUT(CalibOutput));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	2228      	movs	r2, #40	@ 0x28
 800516a:	5c9b      	ldrb	r3, [r3, r2]
 800516c:	2b01      	cmp	r3, #1
 800516e:	d101      	bne.n	8005174 <HAL_RTCEx_SetCalibrationOutPut+0x18>
 8005170:	2302      	movs	r3, #2
 8005172:	e035      	b.n	80051e0 <HAL_RTCEx_SetCalibrationOutPut+0x84>
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	2228      	movs	r2, #40	@ 0x28
 8005178:	2101      	movs	r1, #1
 800517a:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	2229      	movs	r2, #41	@ 0x29
 8005180:	2102      	movs	r1, #2
 8005182:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	22ca      	movs	r2, #202	@ 0xca
 800518a:	625a      	str	r2, [r3, #36]	@ 0x24
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	2253      	movs	r2, #83	@ 0x53
 8005192:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Clear flags before config */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_COSEL;
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	699a      	ldr	r2, [r3, #24]
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	4912      	ldr	r1, [pc, #72]	@ (80051e8 <HAL_RTCEx_SetCalibrationOutPut+0x8c>)
 80051a0:	400a      	ands	r2, r1
 80051a2:	619a      	str	r2, [r3, #24]

  /* Configure the RTC_CR register */
  hrtc->Instance->CR |= (uint32_t)CalibOutput;
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	6999      	ldr	r1, [r3, #24]
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	683a      	ldr	r2, [r7, #0]
 80051b0:	430a      	orrs	r2, r1
 80051b2:	619a      	str	r2, [r3, #24]

  __HAL_RTC_CALIBRATION_OUTPUT_ENABLE(hrtc);
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	699a      	ldr	r2, [r3, #24]
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	2180      	movs	r1, #128	@ 0x80
 80051c0:	0409      	lsls	r1, r1, #16
 80051c2:	430a      	orrs	r2, r1
 80051c4:	619a      	str	r2, [r3, #24]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	22ff      	movs	r2, #255	@ 0xff
 80051cc:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	2229      	movs	r2, #41	@ 0x29
 80051d2:	2101      	movs	r1, #1
 80051d4:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	2228      	movs	r2, #40	@ 0x28
 80051da:	2100      	movs	r1, #0
 80051dc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80051de:	2300      	movs	r3, #0
}
 80051e0:	0018      	movs	r0, r3
 80051e2:	46bd      	mov	sp, r7
 80051e4:	b002      	add	sp, #8
 80051e6:	bd80      	pop	{r7, pc}
 80051e8:	fff7ffff 	.word	0xfff7ffff

080051ec <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 80051ec:	b580      	push	{r7, lr}
 80051ee:	b082      	sub	sp, #8
 80051f0:	af00      	add	r7, sp, #0
 80051f2:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 80051f4:	46c0      	nop			@ (mov r8, r8)
 80051f6:	46bd      	mov	sp, r7
 80051f8:	b002      	add	sp, #8
 80051fa:	bd80      	pop	{r7, pc}

080051fc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80051fc:	b580      	push	{r7, lr}
 80051fe:	b082      	sub	sp, #8
 8005200:	af00      	add	r7, sp, #0
 8005202:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	2b00      	cmp	r3, #0
 8005208:	d101      	bne.n	800520e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800520a:	2301      	movs	r3, #1
 800520c:	e04a      	b.n	80052a4 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	223d      	movs	r2, #61	@ 0x3d
 8005212:	5c9b      	ldrb	r3, [r3, r2]
 8005214:	b2db      	uxtb	r3, r3
 8005216:	2b00      	cmp	r3, #0
 8005218:	d107      	bne.n	800522a <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	223c      	movs	r2, #60	@ 0x3c
 800521e:	2100      	movs	r1, #0
 8005220:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	0018      	movs	r0, r3
 8005226:	f7fc fd51 	bl	8001ccc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	223d      	movs	r2, #61	@ 0x3d
 800522e:	2102      	movs	r1, #2
 8005230:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681a      	ldr	r2, [r3, #0]
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	3304      	adds	r3, #4
 800523a:	0019      	movs	r1, r3
 800523c:	0010      	movs	r0, r2
 800523e:	f000 fadd 	bl	80057fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	2248      	movs	r2, #72	@ 0x48
 8005246:	2101      	movs	r1, #1
 8005248:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	223e      	movs	r2, #62	@ 0x3e
 800524e:	2101      	movs	r1, #1
 8005250:	5499      	strb	r1, [r3, r2]
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	223f      	movs	r2, #63	@ 0x3f
 8005256:	2101      	movs	r1, #1
 8005258:	5499      	strb	r1, [r3, r2]
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	2240      	movs	r2, #64	@ 0x40
 800525e:	2101      	movs	r1, #1
 8005260:	5499      	strb	r1, [r3, r2]
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	2241      	movs	r2, #65	@ 0x41
 8005266:	2101      	movs	r1, #1
 8005268:	5499      	strb	r1, [r3, r2]
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	2242      	movs	r2, #66	@ 0x42
 800526e:	2101      	movs	r1, #1
 8005270:	5499      	strb	r1, [r3, r2]
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	2243      	movs	r2, #67	@ 0x43
 8005276:	2101      	movs	r1, #1
 8005278:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	2244      	movs	r2, #68	@ 0x44
 800527e:	2101      	movs	r1, #1
 8005280:	5499      	strb	r1, [r3, r2]
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	2245      	movs	r2, #69	@ 0x45
 8005286:	2101      	movs	r1, #1
 8005288:	5499      	strb	r1, [r3, r2]
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	2246      	movs	r2, #70	@ 0x46
 800528e:	2101      	movs	r1, #1
 8005290:	5499      	strb	r1, [r3, r2]
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	2247      	movs	r2, #71	@ 0x47
 8005296:	2101      	movs	r1, #1
 8005298:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	223d      	movs	r2, #61	@ 0x3d
 800529e:	2101      	movs	r1, #1
 80052a0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80052a2:	2300      	movs	r3, #0
}
 80052a4:	0018      	movs	r0, r3
 80052a6:	46bd      	mov	sp, r7
 80052a8:	b002      	add	sp, #8
 80052aa:	bd80      	pop	{r7, pc}

080052ac <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80052ac:	b580      	push	{r7, lr}
 80052ae:	b084      	sub	sp, #16
 80052b0:	af00      	add	r7, sp, #0
 80052b2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	223d      	movs	r2, #61	@ 0x3d
 80052b8:	5c9b      	ldrb	r3, [r3, r2]
 80052ba:	b2db      	uxtb	r3, r3
 80052bc:	2b01      	cmp	r3, #1
 80052be:	d001      	beq.n	80052c4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80052c0:	2301      	movs	r3, #1
 80052c2:	e035      	b.n	8005330 <HAL_TIM_Base_Start+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	223d      	movs	r2, #61	@ 0x3d
 80052c8:	2102      	movs	r1, #2
 80052ca:	5499      	strb	r1, [r3, r2]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	4a19      	ldr	r2, [pc, #100]	@ (8005338 <HAL_TIM_Base_Start+0x8c>)
 80052d2:	4293      	cmp	r3, r2
 80052d4:	d00a      	beq.n	80052ec <HAL_TIM_Base_Start+0x40>
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681a      	ldr	r2, [r3, #0]
 80052da:	2380      	movs	r3, #128	@ 0x80
 80052dc:	05db      	lsls	r3, r3, #23
 80052de:	429a      	cmp	r2, r3
 80052e0:	d004      	beq.n	80052ec <HAL_TIM_Base_Start+0x40>
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	4a15      	ldr	r2, [pc, #84]	@ (800533c <HAL_TIM_Base_Start+0x90>)
 80052e8:	4293      	cmp	r3, r2
 80052ea:	d116      	bne.n	800531a <HAL_TIM_Base_Start+0x6e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	689b      	ldr	r3, [r3, #8]
 80052f2:	4a13      	ldr	r2, [pc, #76]	@ (8005340 <HAL_TIM_Base_Start+0x94>)
 80052f4:	4013      	ands	r3, r2
 80052f6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	2b06      	cmp	r3, #6
 80052fc:	d016      	beq.n	800532c <HAL_TIM_Base_Start+0x80>
 80052fe:	68fa      	ldr	r2, [r7, #12]
 8005300:	2380      	movs	r3, #128	@ 0x80
 8005302:	025b      	lsls	r3, r3, #9
 8005304:	429a      	cmp	r2, r3
 8005306:	d011      	beq.n	800532c <HAL_TIM_Base_Start+0x80>
    {
      __HAL_TIM_ENABLE(htim);
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	681a      	ldr	r2, [r3, #0]
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	2101      	movs	r1, #1
 8005314:	430a      	orrs	r2, r1
 8005316:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005318:	e008      	b.n	800532c <HAL_TIM_Base_Start+0x80>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	681a      	ldr	r2, [r3, #0]
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	2101      	movs	r1, #1
 8005326:	430a      	orrs	r2, r1
 8005328:	601a      	str	r2, [r3, #0]
 800532a:	e000      	b.n	800532e <HAL_TIM_Base_Start+0x82>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800532c:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 800532e:	2300      	movs	r3, #0
}
 8005330:	0018      	movs	r0, r3
 8005332:	46bd      	mov	sp, r7
 8005334:	b004      	add	sp, #16
 8005336:	bd80      	pop	{r7, pc}
 8005338:	40012c00 	.word	0x40012c00
 800533c:	40000400 	.word	0x40000400
 8005340:	00010007 	.word	0x00010007

08005344 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8005344:	b580      	push	{r7, lr}
 8005346:	b082      	sub	sp, #8
 8005348:	af00      	add	r7, sp, #0
 800534a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	6a1b      	ldr	r3, [r3, #32]
 8005352:	4a0d      	ldr	r2, [pc, #52]	@ (8005388 <HAL_TIM_Base_Stop+0x44>)
 8005354:	4013      	ands	r3, r2
 8005356:	d10d      	bne.n	8005374 <HAL_TIM_Base_Stop+0x30>
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	6a1b      	ldr	r3, [r3, #32]
 800535e:	4a0b      	ldr	r2, [pc, #44]	@ (800538c <HAL_TIM_Base_Stop+0x48>)
 8005360:	4013      	ands	r3, r2
 8005362:	d107      	bne.n	8005374 <HAL_TIM_Base_Stop+0x30>
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	681a      	ldr	r2, [r3, #0]
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	2101      	movs	r1, #1
 8005370:	438a      	bics	r2, r1
 8005372:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	223d      	movs	r2, #61	@ 0x3d
 8005378:	2101      	movs	r1, #1
 800537a:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 800537c:	2300      	movs	r3, #0
}
 800537e:	0018      	movs	r0, r3
 8005380:	46bd      	mov	sp, r7
 8005382:	b002      	add	sp, #8
 8005384:	bd80      	pop	{r7, pc}
 8005386:	46c0      	nop			@ (mov r8, r8)
 8005388:	00001111 	.word	0x00001111
 800538c:	00000444 	.word	0x00000444

08005390 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005390:	b580      	push	{r7, lr}
 8005392:	b082      	sub	sp, #8
 8005394:	af00      	add	r7, sp, #0
 8005396:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	2b00      	cmp	r3, #0
 800539c:	d101      	bne.n	80053a2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800539e:	2301      	movs	r3, #1
 80053a0:	e04a      	b.n	8005438 <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	223d      	movs	r2, #61	@ 0x3d
 80053a6:	5c9b      	ldrb	r3, [r3, r2]
 80053a8:	b2db      	uxtb	r3, r3
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d107      	bne.n	80053be <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	223c      	movs	r2, #60	@ 0x3c
 80053b2:	2100      	movs	r1, #0
 80053b4:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	0018      	movs	r0, r3
 80053ba:	f7fc fc6b 	bl	8001c94 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	223d      	movs	r2, #61	@ 0x3d
 80053c2:	2102      	movs	r1, #2
 80053c4:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681a      	ldr	r2, [r3, #0]
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	3304      	adds	r3, #4
 80053ce:	0019      	movs	r1, r3
 80053d0:	0010      	movs	r0, r2
 80053d2:	f000 fa13 	bl	80057fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	2248      	movs	r2, #72	@ 0x48
 80053da:	2101      	movs	r1, #1
 80053dc:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	223e      	movs	r2, #62	@ 0x3e
 80053e2:	2101      	movs	r1, #1
 80053e4:	5499      	strb	r1, [r3, r2]
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	223f      	movs	r2, #63	@ 0x3f
 80053ea:	2101      	movs	r1, #1
 80053ec:	5499      	strb	r1, [r3, r2]
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	2240      	movs	r2, #64	@ 0x40
 80053f2:	2101      	movs	r1, #1
 80053f4:	5499      	strb	r1, [r3, r2]
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	2241      	movs	r2, #65	@ 0x41
 80053fa:	2101      	movs	r1, #1
 80053fc:	5499      	strb	r1, [r3, r2]
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	2242      	movs	r2, #66	@ 0x42
 8005402:	2101      	movs	r1, #1
 8005404:	5499      	strb	r1, [r3, r2]
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	2243      	movs	r2, #67	@ 0x43
 800540a:	2101      	movs	r1, #1
 800540c:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	2244      	movs	r2, #68	@ 0x44
 8005412:	2101      	movs	r1, #1
 8005414:	5499      	strb	r1, [r3, r2]
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	2245      	movs	r2, #69	@ 0x45
 800541a:	2101      	movs	r1, #1
 800541c:	5499      	strb	r1, [r3, r2]
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	2246      	movs	r2, #70	@ 0x46
 8005422:	2101      	movs	r1, #1
 8005424:	5499      	strb	r1, [r3, r2]
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	2247      	movs	r2, #71	@ 0x47
 800542a:	2101      	movs	r1, #1
 800542c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	223d      	movs	r2, #61	@ 0x3d
 8005432:	2101      	movs	r1, #1
 8005434:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005436:	2300      	movs	r3, #0
}
 8005438:	0018      	movs	r0, r3
 800543a:	46bd      	mov	sp, r7
 800543c:	b002      	add	sp, #8
 800543e:	bd80      	pop	{r7, pc}

08005440 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005440:	b580      	push	{r7, lr}
 8005442:	b084      	sub	sp, #16
 8005444:	af00      	add	r7, sp, #0
 8005446:	6078      	str	r0, [r7, #4]
 8005448:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800544a:	683b      	ldr	r3, [r7, #0]
 800544c:	2b00      	cmp	r3, #0
 800544e:	d108      	bne.n	8005462 <HAL_TIM_PWM_Start+0x22>
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	223e      	movs	r2, #62	@ 0x3e
 8005454:	5c9b      	ldrb	r3, [r3, r2]
 8005456:	b2db      	uxtb	r3, r3
 8005458:	3b01      	subs	r3, #1
 800545a:	1e5a      	subs	r2, r3, #1
 800545c:	4193      	sbcs	r3, r2
 800545e:	b2db      	uxtb	r3, r3
 8005460:	e037      	b.n	80054d2 <HAL_TIM_PWM_Start+0x92>
 8005462:	683b      	ldr	r3, [r7, #0]
 8005464:	2b04      	cmp	r3, #4
 8005466:	d108      	bne.n	800547a <HAL_TIM_PWM_Start+0x3a>
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	223f      	movs	r2, #63	@ 0x3f
 800546c:	5c9b      	ldrb	r3, [r3, r2]
 800546e:	b2db      	uxtb	r3, r3
 8005470:	3b01      	subs	r3, #1
 8005472:	1e5a      	subs	r2, r3, #1
 8005474:	4193      	sbcs	r3, r2
 8005476:	b2db      	uxtb	r3, r3
 8005478:	e02b      	b.n	80054d2 <HAL_TIM_PWM_Start+0x92>
 800547a:	683b      	ldr	r3, [r7, #0]
 800547c:	2b08      	cmp	r3, #8
 800547e:	d108      	bne.n	8005492 <HAL_TIM_PWM_Start+0x52>
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	2240      	movs	r2, #64	@ 0x40
 8005484:	5c9b      	ldrb	r3, [r3, r2]
 8005486:	b2db      	uxtb	r3, r3
 8005488:	3b01      	subs	r3, #1
 800548a:	1e5a      	subs	r2, r3, #1
 800548c:	4193      	sbcs	r3, r2
 800548e:	b2db      	uxtb	r3, r3
 8005490:	e01f      	b.n	80054d2 <HAL_TIM_PWM_Start+0x92>
 8005492:	683b      	ldr	r3, [r7, #0]
 8005494:	2b0c      	cmp	r3, #12
 8005496:	d108      	bne.n	80054aa <HAL_TIM_PWM_Start+0x6a>
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	2241      	movs	r2, #65	@ 0x41
 800549c:	5c9b      	ldrb	r3, [r3, r2]
 800549e:	b2db      	uxtb	r3, r3
 80054a0:	3b01      	subs	r3, #1
 80054a2:	1e5a      	subs	r2, r3, #1
 80054a4:	4193      	sbcs	r3, r2
 80054a6:	b2db      	uxtb	r3, r3
 80054a8:	e013      	b.n	80054d2 <HAL_TIM_PWM_Start+0x92>
 80054aa:	683b      	ldr	r3, [r7, #0]
 80054ac:	2b10      	cmp	r3, #16
 80054ae:	d108      	bne.n	80054c2 <HAL_TIM_PWM_Start+0x82>
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	2242      	movs	r2, #66	@ 0x42
 80054b4:	5c9b      	ldrb	r3, [r3, r2]
 80054b6:	b2db      	uxtb	r3, r3
 80054b8:	3b01      	subs	r3, #1
 80054ba:	1e5a      	subs	r2, r3, #1
 80054bc:	4193      	sbcs	r3, r2
 80054be:	b2db      	uxtb	r3, r3
 80054c0:	e007      	b.n	80054d2 <HAL_TIM_PWM_Start+0x92>
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	2243      	movs	r2, #67	@ 0x43
 80054c6:	5c9b      	ldrb	r3, [r3, r2]
 80054c8:	b2db      	uxtb	r3, r3
 80054ca:	3b01      	subs	r3, #1
 80054cc:	1e5a      	subs	r2, r3, #1
 80054ce:	4193      	sbcs	r3, r2
 80054d0:	b2db      	uxtb	r3, r3
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d001      	beq.n	80054da <HAL_TIM_PWM_Start+0x9a>
  {
    return HAL_ERROR;
 80054d6:	2301      	movs	r3, #1
 80054d8:	e081      	b.n	80055de <HAL_TIM_PWM_Start+0x19e>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80054da:	683b      	ldr	r3, [r7, #0]
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d104      	bne.n	80054ea <HAL_TIM_PWM_Start+0xaa>
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	223e      	movs	r2, #62	@ 0x3e
 80054e4:	2102      	movs	r1, #2
 80054e6:	5499      	strb	r1, [r3, r2]
 80054e8:	e023      	b.n	8005532 <HAL_TIM_PWM_Start+0xf2>
 80054ea:	683b      	ldr	r3, [r7, #0]
 80054ec:	2b04      	cmp	r3, #4
 80054ee:	d104      	bne.n	80054fa <HAL_TIM_PWM_Start+0xba>
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	223f      	movs	r2, #63	@ 0x3f
 80054f4:	2102      	movs	r1, #2
 80054f6:	5499      	strb	r1, [r3, r2]
 80054f8:	e01b      	b.n	8005532 <HAL_TIM_PWM_Start+0xf2>
 80054fa:	683b      	ldr	r3, [r7, #0]
 80054fc:	2b08      	cmp	r3, #8
 80054fe:	d104      	bne.n	800550a <HAL_TIM_PWM_Start+0xca>
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	2240      	movs	r2, #64	@ 0x40
 8005504:	2102      	movs	r1, #2
 8005506:	5499      	strb	r1, [r3, r2]
 8005508:	e013      	b.n	8005532 <HAL_TIM_PWM_Start+0xf2>
 800550a:	683b      	ldr	r3, [r7, #0]
 800550c:	2b0c      	cmp	r3, #12
 800550e:	d104      	bne.n	800551a <HAL_TIM_PWM_Start+0xda>
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	2241      	movs	r2, #65	@ 0x41
 8005514:	2102      	movs	r1, #2
 8005516:	5499      	strb	r1, [r3, r2]
 8005518:	e00b      	b.n	8005532 <HAL_TIM_PWM_Start+0xf2>
 800551a:	683b      	ldr	r3, [r7, #0]
 800551c:	2b10      	cmp	r3, #16
 800551e:	d104      	bne.n	800552a <HAL_TIM_PWM_Start+0xea>
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	2242      	movs	r2, #66	@ 0x42
 8005524:	2102      	movs	r1, #2
 8005526:	5499      	strb	r1, [r3, r2]
 8005528:	e003      	b.n	8005532 <HAL_TIM_PWM_Start+0xf2>
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	2243      	movs	r2, #67	@ 0x43
 800552e:	2102      	movs	r1, #2
 8005530:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	6839      	ldr	r1, [r7, #0]
 8005538:	2201      	movs	r2, #1
 800553a:	0018      	movs	r0, r3
 800553c:	f000 fc7e 	bl	8005e3c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	4a28      	ldr	r2, [pc, #160]	@ (80055e8 <HAL_TIM_PWM_Start+0x1a8>)
 8005546:	4293      	cmp	r3, r2
 8005548:	d009      	beq.n	800555e <HAL_TIM_PWM_Start+0x11e>
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	4a27      	ldr	r2, [pc, #156]	@ (80055ec <HAL_TIM_PWM_Start+0x1ac>)
 8005550:	4293      	cmp	r3, r2
 8005552:	d004      	beq.n	800555e <HAL_TIM_PWM_Start+0x11e>
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	4a25      	ldr	r2, [pc, #148]	@ (80055f0 <HAL_TIM_PWM_Start+0x1b0>)
 800555a:	4293      	cmp	r3, r2
 800555c:	d101      	bne.n	8005562 <HAL_TIM_PWM_Start+0x122>
 800555e:	2301      	movs	r3, #1
 8005560:	e000      	b.n	8005564 <HAL_TIM_PWM_Start+0x124>
 8005562:	2300      	movs	r3, #0
 8005564:	2b00      	cmp	r3, #0
 8005566:	d008      	beq.n	800557a <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	2180      	movs	r1, #128	@ 0x80
 8005574:	0209      	lsls	r1, r1, #8
 8005576:	430a      	orrs	r2, r1
 8005578:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	4a1a      	ldr	r2, [pc, #104]	@ (80055e8 <HAL_TIM_PWM_Start+0x1a8>)
 8005580:	4293      	cmp	r3, r2
 8005582:	d00a      	beq.n	800559a <HAL_TIM_PWM_Start+0x15a>
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681a      	ldr	r2, [r3, #0]
 8005588:	2380      	movs	r3, #128	@ 0x80
 800558a:	05db      	lsls	r3, r3, #23
 800558c:	429a      	cmp	r2, r3
 800558e:	d004      	beq.n	800559a <HAL_TIM_PWM_Start+0x15a>
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	4a17      	ldr	r2, [pc, #92]	@ (80055f4 <HAL_TIM_PWM_Start+0x1b4>)
 8005596:	4293      	cmp	r3, r2
 8005598:	d116      	bne.n	80055c8 <HAL_TIM_PWM_Start+0x188>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	689b      	ldr	r3, [r3, #8]
 80055a0:	4a15      	ldr	r2, [pc, #84]	@ (80055f8 <HAL_TIM_PWM_Start+0x1b8>)
 80055a2:	4013      	ands	r3, r2
 80055a4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	2b06      	cmp	r3, #6
 80055aa:	d016      	beq.n	80055da <HAL_TIM_PWM_Start+0x19a>
 80055ac:	68fa      	ldr	r2, [r7, #12]
 80055ae:	2380      	movs	r3, #128	@ 0x80
 80055b0:	025b      	lsls	r3, r3, #9
 80055b2:	429a      	cmp	r2, r3
 80055b4:	d011      	beq.n	80055da <HAL_TIM_PWM_Start+0x19a>
    {
      __HAL_TIM_ENABLE(htim);
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	681a      	ldr	r2, [r3, #0]
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	2101      	movs	r1, #1
 80055c2:	430a      	orrs	r2, r1
 80055c4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80055c6:	e008      	b.n	80055da <HAL_TIM_PWM_Start+0x19a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	681a      	ldr	r2, [r3, #0]
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	2101      	movs	r1, #1
 80055d4:	430a      	orrs	r2, r1
 80055d6:	601a      	str	r2, [r3, #0]
 80055d8:	e000      	b.n	80055dc <HAL_TIM_PWM_Start+0x19c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80055da:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 80055dc:	2300      	movs	r3, #0
}
 80055de:	0018      	movs	r0, r3
 80055e0:	46bd      	mov	sp, r7
 80055e2:	b004      	add	sp, #16
 80055e4:	bd80      	pop	{r7, pc}
 80055e6:	46c0      	nop			@ (mov r8, r8)
 80055e8:	40012c00 	.word	0x40012c00
 80055ec:	40014400 	.word	0x40014400
 80055f0:	40014800 	.word	0x40014800
 80055f4:	40000400 	.word	0x40000400
 80055f8:	00010007 	.word	0x00010007

080055fc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80055fc:	b580      	push	{r7, lr}
 80055fe:	b086      	sub	sp, #24
 8005600:	af00      	add	r7, sp, #0
 8005602:	60f8      	str	r0, [r7, #12]
 8005604:	60b9      	str	r1, [r7, #8]
 8005606:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005608:	2317      	movs	r3, #23
 800560a:	18fb      	adds	r3, r7, r3
 800560c:	2200      	movs	r2, #0
 800560e:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	223c      	movs	r2, #60	@ 0x3c
 8005614:	5c9b      	ldrb	r3, [r3, r2]
 8005616:	2b01      	cmp	r3, #1
 8005618:	d101      	bne.n	800561e <HAL_TIM_PWM_ConfigChannel+0x22>
 800561a:	2302      	movs	r3, #2
 800561c:	e0e5      	b.n	80057ea <HAL_TIM_PWM_ConfigChannel+0x1ee>
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	223c      	movs	r2, #60	@ 0x3c
 8005622:	2101      	movs	r1, #1
 8005624:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	2b14      	cmp	r3, #20
 800562a:	d900      	bls.n	800562e <HAL_TIM_PWM_ConfigChannel+0x32>
 800562c:	e0d1      	b.n	80057d2 <HAL_TIM_PWM_ConfigChannel+0x1d6>
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	009a      	lsls	r2, r3, #2
 8005632:	4b70      	ldr	r3, [pc, #448]	@ (80057f4 <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 8005634:	18d3      	adds	r3, r2, r3
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	68ba      	ldr	r2, [r7, #8]
 8005640:	0011      	movs	r1, r2
 8005642:	0018      	movs	r0, r3
 8005644:	f000 f95e 	bl	8005904 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	699a      	ldr	r2, [r3, #24]
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	2108      	movs	r1, #8
 8005654:	430a      	orrs	r2, r1
 8005656:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	699a      	ldr	r2, [r3, #24]
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	2104      	movs	r1, #4
 8005664:	438a      	bics	r2, r1
 8005666:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	6999      	ldr	r1, [r3, #24]
 800566e:	68bb      	ldr	r3, [r7, #8]
 8005670:	691a      	ldr	r2, [r3, #16]
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	430a      	orrs	r2, r1
 8005678:	619a      	str	r2, [r3, #24]
      break;
 800567a:	e0af      	b.n	80057dc <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	68ba      	ldr	r2, [r7, #8]
 8005682:	0011      	movs	r1, r2
 8005684:	0018      	movs	r0, r3
 8005686:	f000 f9bd 	bl	8005a04 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	699a      	ldr	r2, [r3, #24]
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	2180      	movs	r1, #128	@ 0x80
 8005696:	0109      	lsls	r1, r1, #4
 8005698:	430a      	orrs	r2, r1
 800569a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	699a      	ldr	r2, [r3, #24]
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	4954      	ldr	r1, [pc, #336]	@ (80057f8 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 80056a8:	400a      	ands	r2, r1
 80056aa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	6999      	ldr	r1, [r3, #24]
 80056b2:	68bb      	ldr	r3, [r7, #8]
 80056b4:	691b      	ldr	r3, [r3, #16]
 80056b6:	021a      	lsls	r2, r3, #8
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	430a      	orrs	r2, r1
 80056be:	619a      	str	r2, [r3, #24]
      break;
 80056c0:	e08c      	b.n	80057dc <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	68ba      	ldr	r2, [r7, #8]
 80056c8:	0011      	movs	r1, r2
 80056ca:	0018      	movs	r0, r3
 80056cc:	f000 fa18 	bl	8005b00 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	69da      	ldr	r2, [r3, #28]
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	2108      	movs	r1, #8
 80056dc:	430a      	orrs	r2, r1
 80056de:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	69da      	ldr	r2, [r3, #28]
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	2104      	movs	r1, #4
 80056ec:	438a      	bics	r2, r1
 80056ee:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	69d9      	ldr	r1, [r3, #28]
 80056f6:	68bb      	ldr	r3, [r7, #8]
 80056f8:	691a      	ldr	r2, [r3, #16]
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	430a      	orrs	r2, r1
 8005700:	61da      	str	r2, [r3, #28]
      break;
 8005702:	e06b      	b.n	80057dc <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	68ba      	ldr	r2, [r7, #8]
 800570a:	0011      	movs	r1, r2
 800570c:	0018      	movs	r0, r3
 800570e:	f000 fa79 	bl	8005c04 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	69da      	ldr	r2, [r3, #28]
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	2180      	movs	r1, #128	@ 0x80
 800571e:	0109      	lsls	r1, r1, #4
 8005720:	430a      	orrs	r2, r1
 8005722:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	69da      	ldr	r2, [r3, #28]
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	4932      	ldr	r1, [pc, #200]	@ (80057f8 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8005730:	400a      	ands	r2, r1
 8005732:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	69d9      	ldr	r1, [r3, #28]
 800573a:	68bb      	ldr	r3, [r7, #8]
 800573c:	691b      	ldr	r3, [r3, #16]
 800573e:	021a      	lsls	r2, r3, #8
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	430a      	orrs	r2, r1
 8005746:	61da      	str	r2, [r3, #28]
      break;
 8005748:	e048      	b.n	80057dc <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	68ba      	ldr	r2, [r7, #8]
 8005750:	0011      	movs	r1, r2
 8005752:	0018      	movs	r0, r3
 8005754:	f000 faba 	bl	8005ccc <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	2108      	movs	r1, #8
 8005764:	430a      	orrs	r2, r1
 8005766:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	2104      	movs	r1, #4
 8005774:	438a      	bics	r2, r1
 8005776:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800577e:	68bb      	ldr	r3, [r7, #8]
 8005780:	691a      	ldr	r2, [r3, #16]
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	430a      	orrs	r2, r1
 8005788:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800578a:	e027      	b.n	80057dc <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	68ba      	ldr	r2, [r7, #8]
 8005792:	0011      	movs	r1, r2
 8005794:	0018      	movs	r0, r3
 8005796:	f000 faf3 	bl	8005d80 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	2180      	movs	r1, #128	@ 0x80
 80057a6:	0109      	lsls	r1, r1, #4
 80057a8:	430a      	orrs	r2, r1
 80057aa:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	4910      	ldr	r1, [pc, #64]	@ (80057f8 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 80057b8:	400a      	ands	r2, r1
 80057ba:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80057c2:	68bb      	ldr	r3, [r7, #8]
 80057c4:	691b      	ldr	r3, [r3, #16]
 80057c6:	021a      	lsls	r2, r3, #8
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	430a      	orrs	r2, r1
 80057ce:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80057d0:	e004      	b.n	80057dc <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 80057d2:	2317      	movs	r3, #23
 80057d4:	18fb      	adds	r3, r7, r3
 80057d6:	2201      	movs	r2, #1
 80057d8:	701a      	strb	r2, [r3, #0]
      break;
 80057da:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	223c      	movs	r2, #60	@ 0x3c
 80057e0:	2100      	movs	r1, #0
 80057e2:	5499      	strb	r1, [r3, r2]

  return status;
 80057e4:	2317      	movs	r3, #23
 80057e6:	18fb      	adds	r3, r7, r3
 80057e8:	781b      	ldrb	r3, [r3, #0]
}
 80057ea:	0018      	movs	r0, r3
 80057ec:	46bd      	mov	sp, r7
 80057ee:	b006      	add	sp, #24
 80057f0:	bd80      	pop	{r7, pc}
 80057f2:	46c0      	nop			@ (mov r8, r8)
 80057f4:	0800604c 	.word	0x0800604c
 80057f8:	fffffbff 	.word	0xfffffbff

080057fc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80057fc:	b580      	push	{r7, lr}
 80057fe:	b084      	sub	sp, #16
 8005800:	af00      	add	r7, sp, #0
 8005802:	6078      	str	r0, [r7, #4]
 8005804:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	4a37      	ldr	r2, [pc, #220]	@ (80058ec <TIM_Base_SetConfig+0xf0>)
 8005810:	4293      	cmp	r3, r2
 8005812:	d008      	beq.n	8005826 <TIM_Base_SetConfig+0x2a>
 8005814:	687a      	ldr	r2, [r7, #4]
 8005816:	2380      	movs	r3, #128	@ 0x80
 8005818:	05db      	lsls	r3, r3, #23
 800581a:	429a      	cmp	r2, r3
 800581c:	d003      	beq.n	8005826 <TIM_Base_SetConfig+0x2a>
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	4a33      	ldr	r2, [pc, #204]	@ (80058f0 <TIM_Base_SetConfig+0xf4>)
 8005822:	4293      	cmp	r3, r2
 8005824:	d108      	bne.n	8005838 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	2270      	movs	r2, #112	@ 0x70
 800582a:	4393      	bics	r3, r2
 800582c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800582e:	683b      	ldr	r3, [r7, #0]
 8005830:	685b      	ldr	r3, [r3, #4]
 8005832:	68fa      	ldr	r2, [r7, #12]
 8005834:	4313      	orrs	r3, r2
 8005836:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	4a2c      	ldr	r2, [pc, #176]	@ (80058ec <TIM_Base_SetConfig+0xf0>)
 800583c:	4293      	cmp	r3, r2
 800583e:	d014      	beq.n	800586a <TIM_Base_SetConfig+0x6e>
 8005840:	687a      	ldr	r2, [r7, #4]
 8005842:	2380      	movs	r3, #128	@ 0x80
 8005844:	05db      	lsls	r3, r3, #23
 8005846:	429a      	cmp	r2, r3
 8005848:	d00f      	beq.n	800586a <TIM_Base_SetConfig+0x6e>
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	4a28      	ldr	r2, [pc, #160]	@ (80058f0 <TIM_Base_SetConfig+0xf4>)
 800584e:	4293      	cmp	r3, r2
 8005850:	d00b      	beq.n	800586a <TIM_Base_SetConfig+0x6e>
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	4a27      	ldr	r2, [pc, #156]	@ (80058f4 <TIM_Base_SetConfig+0xf8>)
 8005856:	4293      	cmp	r3, r2
 8005858:	d007      	beq.n	800586a <TIM_Base_SetConfig+0x6e>
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	4a26      	ldr	r2, [pc, #152]	@ (80058f8 <TIM_Base_SetConfig+0xfc>)
 800585e:	4293      	cmp	r3, r2
 8005860:	d003      	beq.n	800586a <TIM_Base_SetConfig+0x6e>
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	4a25      	ldr	r2, [pc, #148]	@ (80058fc <TIM_Base_SetConfig+0x100>)
 8005866:	4293      	cmp	r3, r2
 8005868:	d108      	bne.n	800587c <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	4a24      	ldr	r2, [pc, #144]	@ (8005900 <TIM_Base_SetConfig+0x104>)
 800586e:	4013      	ands	r3, r2
 8005870:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005872:	683b      	ldr	r3, [r7, #0]
 8005874:	68db      	ldr	r3, [r3, #12]
 8005876:	68fa      	ldr	r2, [r7, #12]
 8005878:	4313      	orrs	r3, r2
 800587a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	2280      	movs	r2, #128	@ 0x80
 8005880:	4393      	bics	r3, r2
 8005882:	001a      	movs	r2, r3
 8005884:	683b      	ldr	r3, [r7, #0]
 8005886:	695b      	ldr	r3, [r3, #20]
 8005888:	4313      	orrs	r3, r2
 800588a:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	68fa      	ldr	r2, [r7, #12]
 8005890:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005892:	683b      	ldr	r3, [r7, #0]
 8005894:	689a      	ldr	r2, [r3, #8]
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800589a:	683b      	ldr	r3, [r7, #0]
 800589c:	681a      	ldr	r2, [r3, #0]
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	4a11      	ldr	r2, [pc, #68]	@ (80058ec <TIM_Base_SetConfig+0xf0>)
 80058a6:	4293      	cmp	r3, r2
 80058a8:	d007      	beq.n	80058ba <TIM_Base_SetConfig+0xbe>
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	4a12      	ldr	r2, [pc, #72]	@ (80058f8 <TIM_Base_SetConfig+0xfc>)
 80058ae:	4293      	cmp	r3, r2
 80058b0:	d003      	beq.n	80058ba <TIM_Base_SetConfig+0xbe>
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	4a11      	ldr	r2, [pc, #68]	@ (80058fc <TIM_Base_SetConfig+0x100>)
 80058b6:	4293      	cmp	r3, r2
 80058b8:	d103      	bne.n	80058c2 <TIM_Base_SetConfig+0xc6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80058ba:	683b      	ldr	r3, [r7, #0]
 80058bc:	691a      	ldr	r2, [r3, #16]
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	2201      	movs	r2, #1
 80058c6:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	691b      	ldr	r3, [r3, #16]
 80058cc:	2201      	movs	r2, #1
 80058ce:	4013      	ands	r3, r2
 80058d0:	2b01      	cmp	r3, #1
 80058d2:	d106      	bne.n	80058e2 <TIM_Base_SetConfig+0xe6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	691b      	ldr	r3, [r3, #16]
 80058d8:	2201      	movs	r2, #1
 80058da:	4393      	bics	r3, r2
 80058dc:	001a      	movs	r2, r3
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	611a      	str	r2, [r3, #16]
  }
}
 80058e2:	46c0      	nop			@ (mov r8, r8)
 80058e4:	46bd      	mov	sp, r7
 80058e6:	b004      	add	sp, #16
 80058e8:	bd80      	pop	{r7, pc}
 80058ea:	46c0      	nop			@ (mov r8, r8)
 80058ec:	40012c00 	.word	0x40012c00
 80058f0:	40000400 	.word	0x40000400
 80058f4:	40002000 	.word	0x40002000
 80058f8:	40014400 	.word	0x40014400
 80058fc:	40014800 	.word	0x40014800
 8005900:	fffffcff 	.word	0xfffffcff

08005904 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005904:	b580      	push	{r7, lr}
 8005906:	b086      	sub	sp, #24
 8005908:	af00      	add	r7, sp, #0
 800590a:	6078      	str	r0, [r7, #4]
 800590c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	6a1b      	ldr	r3, [r3, #32]
 8005912:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	6a1b      	ldr	r3, [r3, #32]
 8005918:	2201      	movs	r2, #1
 800591a:	4393      	bics	r3, r2
 800591c:	001a      	movs	r2, r3
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	685b      	ldr	r3, [r3, #4]
 8005926:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	699b      	ldr	r3, [r3, #24]
 800592c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	4a2e      	ldr	r2, [pc, #184]	@ (80059ec <TIM_OC1_SetConfig+0xe8>)
 8005932:	4013      	ands	r3, r2
 8005934:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	2203      	movs	r2, #3
 800593a:	4393      	bics	r3, r2
 800593c:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800593e:	683b      	ldr	r3, [r7, #0]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	68fa      	ldr	r2, [r7, #12]
 8005944:	4313      	orrs	r3, r2
 8005946:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005948:	697b      	ldr	r3, [r7, #20]
 800594a:	2202      	movs	r2, #2
 800594c:	4393      	bics	r3, r2
 800594e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005950:	683b      	ldr	r3, [r7, #0]
 8005952:	689b      	ldr	r3, [r3, #8]
 8005954:	697a      	ldr	r2, [r7, #20]
 8005956:	4313      	orrs	r3, r2
 8005958:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	4a24      	ldr	r2, [pc, #144]	@ (80059f0 <TIM_OC1_SetConfig+0xec>)
 800595e:	4293      	cmp	r3, r2
 8005960:	d007      	beq.n	8005972 <TIM_OC1_SetConfig+0x6e>
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	4a23      	ldr	r2, [pc, #140]	@ (80059f4 <TIM_OC1_SetConfig+0xf0>)
 8005966:	4293      	cmp	r3, r2
 8005968:	d003      	beq.n	8005972 <TIM_OC1_SetConfig+0x6e>
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	4a22      	ldr	r2, [pc, #136]	@ (80059f8 <TIM_OC1_SetConfig+0xf4>)
 800596e:	4293      	cmp	r3, r2
 8005970:	d10c      	bne.n	800598c <TIM_OC1_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005972:	697b      	ldr	r3, [r7, #20]
 8005974:	2208      	movs	r2, #8
 8005976:	4393      	bics	r3, r2
 8005978:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800597a:	683b      	ldr	r3, [r7, #0]
 800597c:	68db      	ldr	r3, [r3, #12]
 800597e:	697a      	ldr	r2, [r7, #20]
 8005980:	4313      	orrs	r3, r2
 8005982:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005984:	697b      	ldr	r3, [r7, #20]
 8005986:	2204      	movs	r2, #4
 8005988:	4393      	bics	r3, r2
 800598a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	4a18      	ldr	r2, [pc, #96]	@ (80059f0 <TIM_OC1_SetConfig+0xec>)
 8005990:	4293      	cmp	r3, r2
 8005992:	d007      	beq.n	80059a4 <TIM_OC1_SetConfig+0xa0>
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	4a17      	ldr	r2, [pc, #92]	@ (80059f4 <TIM_OC1_SetConfig+0xf0>)
 8005998:	4293      	cmp	r3, r2
 800599a:	d003      	beq.n	80059a4 <TIM_OC1_SetConfig+0xa0>
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	4a16      	ldr	r2, [pc, #88]	@ (80059f8 <TIM_OC1_SetConfig+0xf4>)
 80059a0:	4293      	cmp	r3, r2
 80059a2:	d111      	bne.n	80059c8 <TIM_OC1_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80059a4:	693b      	ldr	r3, [r7, #16]
 80059a6:	4a15      	ldr	r2, [pc, #84]	@ (80059fc <TIM_OC1_SetConfig+0xf8>)
 80059a8:	4013      	ands	r3, r2
 80059aa:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80059ac:	693b      	ldr	r3, [r7, #16]
 80059ae:	4a14      	ldr	r2, [pc, #80]	@ (8005a00 <TIM_OC1_SetConfig+0xfc>)
 80059b0:	4013      	ands	r3, r2
 80059b2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80059b4:	683b      	ldr	r3, [r7, #0]
 80059b6:	695b      	ldr	r3, [r3, #20]
 80059b8:	693a      	ldr	r2, [r7, #16]
 80059ba:	4313      	orrs	r3, r2
 80059bc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80059be:	683b      	ldr	r3, [r7, #0]
 80059c0:	699b      	ldr	r3, [r3, #24]
 80059c2:	693a      	ldr	r2, [r7, #16]
 80059c4:	4313      	orrs	r3, r2
 80059c6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	693a      	ldr	r2, [r7, #16]
 80059cc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	68fa      	ldr	r2, [r7, #12]
 80059d2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80059d4:	683b      	ldr	r3, [r7, #0]
 80059d6:	685a      	ldr	r2, [r3, #4]
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	697a      	ldr	r2, [r7, #20]
 80059e0:	621a      	str	r2, [r3, #32]
}
 80059e2:	46c0      	nop			@ (mov r8, r8)
 80059e4:	46bd      	mov	sp, r7
 80059e6:	b006      	add	sp, #24
 80059e8:	bd80      	pop	{r7, pc}
 80059ea:	46c0      	nop			@ (mov r8, r8)
 80059ec:	fffeff8f 	.word	0xfffeff8f
 80059f0:	40012c00 	.word	0x40012c00
 80059f4:	40014400 	.word	0x40014400
 80059f8:	40014800 	.word	0x40014800
 80059fc:	fffffeff 	.word	0xfffffeff
 8005a00:	fffffdff 	.word	0xfffffdff

08005a04 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005a04:	b580      	push	{r7, lr}
 8005a06:	b086      	sub	sp, #24
 8005a08:	af00      	add	r7, sp, #0
 8005a0a:	6078      	str	r0, [r7, #4]
 8005a0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	6a1b      	ldr	r3, [r3, #32]
 8005a12:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	6a1b      	ldr	r3, [r3, #32]
 8005a18:	2210      	movs	r2, #16
 8005a1a:	4393      	bics	r3, r2
 8005a1c:	001a      	movs	r2, r3
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	685b      	ldr	r3, [r3, #4]
 8005a26:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	699b      	ldr	r3, [r3, #24]
 8005a2c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	4a2c      	ldr	r2, [pc, #176]	@ (8005ae4 <TIM_OC2_SetConfig+0xe0>)
 8005a32:	4013      	ands	r3, r2
 8005a34:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	4a2b      	ldr	r2, [pc, #172]	@ (8005ae8 <TIM_OC2_SetConfig+0xe4>)
 8005a3a:	4013      	ands	r3, r2
 8005a3c:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005a3e:	683b      	ldr	r3, [r7, #0]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	021b      	lsls	r3, r3, #8
 8005a44:	68fa      	ldr	r2, [r7, #12]
 8005a46:	4313      	orrs	r3, r2
 8005a48:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005a4a:	697b      	ldr	r3, [r7, #20]
 8005a4c:	2220      	movs	r2, #32
 8005a4e:	4393      	bics	r3, r2
 8005a50:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005a52:	683b      	ldr	r3, [r7, #0]
 8005a54:	689b      	ldr	r3, [r3, #8]
 8005a56:	011b      	lsls	r3, r3, #4
 8005a58:	697a      	ldr	r2, [r7, #20]
 8005a5a:	4313      	orrs	r3, r2
 8005a5c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	4a22      	ldr	r2, [pc, #136]	@ (8005aec <TIM_OC2_SetConfig+0xe8>)
 8005a62:	4293      	cmp	r3, r2
 8005a64:	d10d      	bne.n	8005a82 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005a66:	697b      	ldr	r3, [r7, #20]
 8005a68:	2280      	movs	r2, #128	@ 0x80
 8005a6a:	4393      	bics	r3, r2
 8005a6c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005a6e:	683b      	ldr	r3, [r7, #0]
 8005a70:	68db      	ldr	r3, [r3, #12]
 8005a72:	011b      	lsls	r3, r3, #4
 8005a74:	697a      	ldr	r2, [r7, #20]
 8005a76:	4313      	orrs	r3, r2
 8005a78:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005a7a:	697b      	ldr	r3, [r7, #20]
 8005a7c:	2240      	movs	r2, #64	@ 0x40
 8005a7e:	4393      	bics	r3, r2
 8005a80:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	4a19      	ldr	r2, [pc, #100]	@ (8005aec <TIM_OC2_SetConfig+0xe8>)
 8005a86:	4293      	cmp	r3, r2
 8005a88:	d007      	beq.n	8005a9a <TIM_OC2_SetConfig+0x96>
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	4a18      	ldr	r2, [pc, #96]	@ (8005af0 <TIM_OC2_SetConfig+0xec>)
 8005a8e:	4293      	cmp	r3, r2
 8005a90:	d003      	beq.n	8005a9a <TIM_OC2_SetConfig+0x96>
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	4a17      	ldr	r2, [pc, #92]	@ (8005af4 <TIM_OC2_SetConfig+0xf0>)
 8005a96:	4293      	cmp	r3, r2
 8005a98:	d113      	bne.n	8005ac2 <TIM_OC2_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005a9a:	693b      	ldr	r3, [r7, #16]
 8005a9c:	4a16      	ldr	r2, [pc, #88]	@ (8005af8 <TIM_OC2_SetConfig+0xf4>)
 8005a9e:	4013      	ands	r3, r2
 8005aa0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005aa2:	693b      	ldr	r3, [r7, #16]
 8005aa4:	4a15      	ldr	r2, [pc, #84]	@ (8005afc <TIM_OC2_SetConfig+0xf8>)
 8005aa6:	4013      	ands	r3, r2
 8005aa8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005aaa:	683b      	ldr	r3, [r7, #0]
 8005aac:	695b      	ldr	r3, [r3, #20]
 8005aae:	009b      	lsls	r3, r3, #2
 8005ab0:	693a      	ldr	r2, [r7, #16]
 8005ab2:	4313      	orrs	r3, r2
 8005ab4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005ab6:	683b      	ldr	r3, [r7, #0]
 8005ab8:	699b      	ldr	r3, [r3, #24]
 8005aba:	009b      	lsls	r3, r3, #2
 8005abc:	693a      	ldr	r2, [r7, #16]
 8005abe:	4313      	orrs	r3, r2
 8005ac0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	693a      	ldr	r2, [r7, #16]
 8005ac6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	68fa      	ldr	r2, [r7, #12]
 8005acc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005ace:	683b      	ldr	r3, [r7, #0]
 8005ad0:	685a      	ldr	r2, [r3, #4]
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	697a      	ldr	r2, [r7, #20]
 8005ada:	621a      	str	r2, [r3, #32]
}
 8005adc:	46c0      	nop			@ (mov r8, r8)
 8005ade:	46bd      	mov	sp, r7
 8005ae0:	b006      	add	sp, #24
 8005ae2:	bd80      	pop	{r7, pc}
 8005ae4:	feff8fff 	.word	0xfeff8fff
 8005ae8:	fffffcff 	.word	0xfffffcff
 8005aec:	40012c00 	.word	0x40012c00
 8005af0:	40014400 	.word	0x40014400
 8005af4:	40014800 	.word	0x40014800
 8005af8:	fffffbff 	.word	0xfffffbff
 8005afc:	fffff7ff 	.word	0xfffff7ff

08005b00 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005b00:	b580      	push	{r7, lr}
 8005b02:	b086      	sub	sp, #24
 8005b04:	af00      	add	r7, sp, #0
 8005b06:	6078      	str	r0, [r7, #4]
 8005b08:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	6a1b      	ldr	r3, [r3, #32]
 8005b0e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	6a1b      	ldr	r3, [r3, #32]
 8005b14:	4a31      	ldr	r2, [pc, #196]	@ (8005bdc <TIM_OC3_SetConfig+0xdc>)
 8005b16:	401a      	ands	r2, r3
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	685b      	ldr	r3, [r3, #4]
 8005b20:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	69db      	ldr	r3, [r3, #28]
 8005b26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	4a2d      	ldr	r2, [pc, #180]	@ (8005be0 <TIM_OC3_SetConfig+0xe0>)
 8005b2c:	4013      	ands	r3, r2
 8005b2e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	2203      	movs	r2, #3
 8005b34:	4393      	bics	r3, r2
 8005b36:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005b38:	683b      	ldr	r3, [r7, #0]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	68fa      	ldr	r2, [r7, #12]
 8005b3e:	4313      	orrs	r3, r2
 8005b40:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005b42:	697b      	ldr	r3, [r7, #20]
 8005b44:	4a27      	ldr	r2, [pc, #156]	@ (8005be4 <TIM_OC3_SetConfig+0xe4>)
 8005b46:	4013      	ands	r3, r2
 8005b48:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005b4a:	683b      	ldr	r3, [r7, #0]
 8005b4c:	689b      	ldr	r3, [r3, #8]
 8005b4e:	021b      	lsls	r3, r3, #8
 8005b50:	697a      	ldr	r2, [r7, #20]
 8005b52:	4313      	orrs	r3, r2
 8005b54:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	4a23      	ldr	r2, [pc, #140]	@ (8005be8 <TIM_OC3_SetConfig+0xe8>)
 8005b5a:	4293      	cmp	r3, r2
 8005b5c:	d10d      	bne.n	8005b7a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005b5e:	697b      	ldr	r3, [r7, #20]
 8005b60:	4a22      	ldr	r2, [pc, #136]	@ (8005bec <TIM_OC3_SetConfig+0xec>)
 8005b62:	4013      	ands	r3, r2
 8005b64:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005b66:	683b      	ldr	r3, [r7, #0]
 8005b68:	68db      	ldr	r3, [r3, #12]
 8005b6a:	021b      	lsls	r3, r3, #8
 8005b6c:	697a      	ldr	r2, [r7, #20]
 8005b6e:	4313      	orrs	r3, r2
 8005b70:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005b72:	697b      	ldr	r3, [r7, #20]
 8005b74:	4a1e      	ldr	r2, [pc, #120]	@ (8005bf0 <TIM_OC3_SetConfig+0xf0>)
 8005b76:	4013      	ands	r3, r2
 8005b78:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	4a1a      	ldr	r2, [pc, #104]	@ (8005be8 <TIM_OC3_SetConfig+0xe8>)
 8005b7e:	4293      	cmp	r3, r2
 8005b80:	d007      	beq.n	8005b92 <TIM_OC3_SetConfig+0x92>
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	4a1b      	ldr	r2, [pc, #108]	@ (8005bf4 <TIM_OC3_SetConfig+0xf4>)
 8005b86:	4293      	cmp	r3, r2
 8005b88:	d003      	beq.n	8005b92 <TIM_OC3_SetConfig+0x92>
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	4a1a      	ldr	r2, [pc, #104]	@ (8005bf8 <TIM_OC3_SetConfig+0xf8>)
 8005b8e:	4293      	cmp	r3, r2
 8005b90:	d113      	bne.n	8005bba <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005b92:	693b      	ldr	r3, [r7, #16]
 8005b94:	4a19      	ldr	r2, [pc, #100]	@ (8005bfc <TIM_OC3_SetConfig+0xfc>)
 8005b96:	4013      	ands	r3, r2
 8005b98:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005b9a:	693b      	ldr	r3, [r7, #16]
 8005b9c:	4a18      	ldr	r2, [pc, #96]	@ (8005c00 <TIM_OC3_SetConfig+0x100>)
 8005b9e:	4013      	ands	r3, r2
 8005ba0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005ba2:	683b      	ldr	r3, [r7, #0]
 8005ba4:	695b      	ldr	r3, [r3, #20]
 8005ba6:	011b      	lsls	r3, r3, #4
 8005ba8:	693a      	ldr	r2, [r7, #16]
 8005baa:	4313      	orrs	r3, r2
 8005bac:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005bae:	683b      	ldr	r3, [r7, #0]
 8005bb0:	699b      	ldr	r3, [r3, #24]
 8005bb2:	011b      	lsls	r3, r3, #4
 8005bb4:	693a      	ldr	r2, [r7, #16]
 8005bb6:	4313      	orrs	r3, r2
 8005bb8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	693a      	ldr	r2, [r7, #16]
 8005bbe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	68fa      	ldr	r2, [r7, #12]
 8005bc4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005bc6:	683b      	ldr	r3, [r7, #0]
 8005bc8:	685a      	ldr	r2, [r3, #4]
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	697a      	ldr	r2, [r7, #20]
 8005bd2:	621a      	str	r2, [r3, #32]
}
 8005bd4:	46c0      	nop			@ (mov r8, r8)
 8005bd6:	46bd      	mov	sp, r7
 8005bd8:	b006      	add	sp, #24
 8005bda:	bd80      	pop	{r7, pc}
 8005bdc:	fffffeff 	.word	0xfffffeff
 8005be0:	fffeff8f 	.word	0xfffeff8f
 8005be4:	fffffdff 	.word	0xfffffdff
 8005be8:	40012c00 	.word	0x40012c00
 8005bec:	fffff7ff 	.word	0xfffff7ff
 8005bf0:	fffffbff 	.word	0xfffffbff
 8005bf4:	40014400 	.word	0x40014400
 8005bf8:	40014800 	.word	0x40014800
 8005bfc:	ffffefff 	.word	0xffffefff
 8005c00:	ffffdfff 	.word	0xffffdfff

08005c04 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005c04:	b580      	push	{r7, lr}
 8005c06:	b086      	sub	sp, #24
 8005c08:	af00      	add	r7, sp, #0
 8005c0a:	6078      	str	r0, [r7, #4]
 8005c0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	6a1b      	ldr	r3, [r3, #32]
 8005c12:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	6a1b      	ldr	r3, [r3, #32]
 8005c18:	4a24      	ldr	r2, [pc, #144]	@ (8005cac <TIM_OC4_SetConfig+0xa8>)
 8005c1a:	401a      	ands	r2, r3
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	685b      	ldr	r3, [r3, #4]
 8005c24:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	69db      	ldr	r3, [r3, #28]
 8005c2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	4a20      	ldr	r2, [pc, #128]	@ (8005cb0 <TIM_OC4_SetConfig+0xac>)
 8005c30:	4013      	ands	r3, r2
 8005c32:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	4a1f      	ldr	r2, [pc, #124]	@ (8005cb4 <TIM_OC4_SetConfig+0xb0>)
 8005c38:	4013      	ands	r3, r2
 8005c3a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005c3c:	683b      	ldr	r3, [r7, #0]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	021b      	lsls	r3, r3, #8
 8005c42:	68fa      	ldr	r2, [r7, #12]
 8005c44:	4313      	orrs	r3, r2
 8005c46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005c48:	693b      	ldr	r3, [r7, #16]
 8005c4a:	4a1b      	ldr	r2, [pc, #108]	@ (8005cb8 <TIM_OC4_SetConfig+0xb4>)
 8005c4c:	4013      	ands	r3, r2
 8005c4e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005c50:	683b      	ldr	r3, [r7, #0]
 8005c52:	689b      	ldr	r3, [r3, #8]
 8005c54:	031b      	lsls	r3, r3, #12
 8005c56:	693a      	ldr	r2, [r7, #16]
 8005c58:	4313      	orrs	r3, r2
 8005c5a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	4a17      	ldr	r2, [pc, #92]	@ (8005cbc <TIM_OC4_SetConfig+0xb8>)
 8005c60:	4293      	cmp	r3, r2
 8005c62:	d007      	beq.n	8005c74 <TIM_OC4_SetConfig+0x70>
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	4a16      	ldr	r2, [pc, #88]	@ (8005cc0 <TIM_OC4_SetConfig+0xbc>)
 8005c68:	4293      	cmp	r3, r2
 8005c6a:	d003      	beq.n	8005c74 <TIM_OC4_SetConfig+0x70>
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	4a15      	ldr	r2, [pc, #84]	@ (8005cc4 <TIM_OC4_SetConfig+0xc0>)
 8005c70:	4293      	cmp	r3, r2
 8005c72:	d109      	bne.n	8005c88 <TIM_OC4_SetConfig+0x84>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005c74:	697b      	ldr	r3, [r7, #20]
 8005c76:	4a14      	ldr	r2, [pc, #80]	@ (8005cc8 <TIM_OC4_SetConfig+0xc4>)
 8005c78:	4013      	ands	r3, r2
 8005c7a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005c7c:	683b      	ldr	r3, [r7, #0]
 8005c7e:	695b      	ldr	r3, [r3, #20]
 8005c80:	019b      	lsls	r3, r3, #6
 8005c82:	697a      	ldr	r2, [r7, #20]
 8005c84:	4313      	orrs	r3, r2
 8005c86:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	697a      	ldr	r2, [r7, #20]
 8005c8c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	68fa      	ldr	r2, [r7, #12]
 8005c92:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005c94:	683b      	ldr	r3, [r7, #0]
 8005c96:	685a      	ldr	r2, [r3, #4]
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	693a      	ldr	r2, [r7, #16]
 8005ca0:	621a      	str	r2, [r3, #32]
}
 8005ca2:	46c0      	nop			@ (mov r8, r8)
 8005ca4:	46bd      	mov	sp, r7
 8005ca6:	b006      	add	sp, #24
 8005ca8:	bd80      	pop	{r7, pc}
 8005caa:	46c0      	nop			@ (mov r8, r8)
 8005cac:	ffffefff 	.word	0xffffefff
 8005cb0:	feff8fff 	.word	0xfeff8fff
 8005cb4:	fffffcff 	.word	0xfffffcff
 8005cb8:	ffffdfff 	.word	0xffffdfff
 8005cbc:	40012c00 	.word	0x40012c00
 8005cc0:	40014400 	.word	0x40014400
 8005cc4:	40014800 	.word	0x40014800
 8005cc8:	ffffbfff 	.word	0xffffbfff

08005ccc <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005ccc:	b580      	push	{r7, lr}
 8005cce:	b086      	sub	sp, #24
 8005cd0:	af00      	add	r7, sp, #0
 8005cd2:	6078      	str	r0, [r7, #4]
 8005cd4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	6a1b      	ldr	r3, [r3, #32]
 8005cda:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	6a1b      	ldr	r3, [r3, #32]
 8005ce0:	4a21      	ldr	r2, [pc, #132]	@ (8005d68 <TIM_OC5_SetConfig+0x9c>)
 8005ce2:	401a      	ands	r2, r3
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	685b      	ldr	r3, [r3, #4]
 8005cec:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005cf2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	4a1d      	ldr	r2, [pc, #116]	@ (8005d6c <TIM_OC5_SetConfig+0xa0>)
 8005cf8:	4013      	ands	r3, r2
 8005cfa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005cfc:	683b      	ldr	r3, [r7, #0]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	68fa      	ldr	r2, [r7, #12]
 8005d02:	4313      	orrs	r3, r2
 8005d04:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005d06:	693b      	ldr	r3, [r7, #16]
 8005d08:	4a19      	ldr	r2, [pc, #100]	@ (8005d70 <TIM_OC5_SetConfig+0xa4>)
 8005d0a:	4013      	ands	r3, r2
 8005d0c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005d0e:	683b      	ldr	r3, [r7, #0]
 8005d10:	689b      	ldr	r3, [r3, #8]
 8005d12:	041b      	lsls	r3, r3, #16
 8005d14:	693a      	ldr	r2, [r7, #16]
 8005d16:	4313      	orrs	r3, r2
 8005d18:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	4a15      	ldr	r2, [pc, #84]	@ (8005d74 <TIM_OC5_SetConfig+0xa8>)
 8005d1e:	4293      	cmp	r3, r2
 8005d20:	d007      	beq.n	8005d32 <TIM_OC5_SetConfig+0x66>
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	4a14      	ldr	r2, [pc, #80]	@ (8005d78 <TIM_OC5_SetConfig+0xac>)
 8005d26:	4293      	cmp	r3, r2
 8005d28:	d003      	beq.n	8005d32 <TIM_OC5_SetConfig+0x66>
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	4a13      	ldr	r2, [pc, #76]	@ (8005d7c <TIM_OC5_SetConfig+0xb0>)
 8005d2e:	4293      	cmp	r3, r2
 8005d30:	d109      	bne.n	8005d46 <TIM_OC5_SetConfig+0x7a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005d32:	697b      	ldr	r3, [r7, #20]
 8005d34:	4a0c      	ldr	r2, [pc, #48]	@ (8005d68 <TIM_OC5_SetConfig+0x9c>)
 8005d36:	4013      	ands	r3, r2
 8005d38:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005d3a:	683b      	ldr	r3, [r7, #0]
 8005d3c:	695b      	ldr	r3, [r3, #20]
 8005d3e:	021b      	lsls	r3, r3, #8
 8005d40:	697a      	ldr	r2, [r7, #20]
 8005d42:	4313      	orrs	r3, r2
 8005d44:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	697a      	ldr	r2, [r7, #20]
 8005d4a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	68fa      	ldr	r2, [r7, #12]
 8005d50:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005d52:	683b      	ldr	r3, [r7, #0]
 8005d54:	685a      	ldr	r2, [r3, #4]
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	693a      	ldr	r2, [r7, #16]
 8005d5e:	621a      	str	r2, [r3, #32]
}
 8005d60:	46c0      	nop			@ (mov r8, r8)
 8005d62:	46bd      	mov	sp, r7
 8005d64:	b006      	add	sp, #24
 8005d66:	bd80      	pop	{r7, pc}
 8005d68:	fffeffff 	.word	0xfffeffff
 8005d6c:	fffeff8f 	.word	0xfffeff8f
 8005d70:	fffdffff 	.word	0xfffdffff
 8005d74:	40012c00 	.word	0x40012c00
 8005d78:	40014400 	.word	0x40014400
 8005d7c:	40014800 	.word	0x40014800

08005d80 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005d80:	b580      	push	{r7, lr}
 8005d82:	b086      	sub	sp, #24
 8005d84:	af00      	add	r7, sp, #0
 8005d86:	6078      	str	r0, [r7, #4]
 8005d88:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	6a1b      	ldr	r3, [r3, #32]
 8005d8e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	6a1b      	ldr	r3, [r3, #32]
 8005d94:	4a22      	ldr	r2, [pc, #136]	@ (8005e20 <TIM_OC6_SetConfig+0xa0>)
 8005d96:	401a      	ands	r2, r3
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	685b      	ldr	r3, [r3, #4]
 8005da0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005da6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	4a1e      	ldr	r2, [pc, #120]	@ (8005e24 <TIM_OC6_SetConfig+0xa4>)
 8005dac:	4013      	ands	r3, r2
 8005dae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005db0:	683b      	ldr	r3, [r7, #0]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	021b      	lsls	r3, r3, #8
 8005db6:	68fa      	ldr	r2, [r7, #12]
 8005db8:	4313      	orrs	r3, r2
 8005dba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005dbc:	693b      	ldr	r3, [r7, #16]
 8005dbe:	4a1a      	ldr	r2, [pc, #104]	@ (8005e28 <TIM_OC6_SetConfig+0xa8>)
 8005dc0:	4013      	ands	r3, r2
 8005dc2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005dc4:	683b      	ldr	r3, [r7, #0]
 8005dc6:	689b      	ldr	r3, [r3, #8]
 8005dc8:	051b      	lsls	r3, r3, #20
 8005dca:	693a      	ldr	r2, [r7, #16]
 8005dcc:	4313      	orrs	r3, r2
 8005dce:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	4a16      	ldr	r2, [pc, #88]	@ (8005e2c <TIM_OC6_SetConfig+0xac>)
 8005dd4:	4293      	cmp	r3, r2
 8005dd6:	d007      	beq.n	8005de8 <TIM_OC6_SetConfig+0x68>
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	4a15      	ldr	r2, [pc, #84]	@ (8005e30 <TIM_OC6_SetConfig+0xb0>)
 8005ddc:	4293      	cmp	r3, r2
 8005dde:	d003      	beq.n	8005de8 <TIM_OC6_SetConfig+0x68>
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	4a14      	ldr	r2, [pc, #80]	@ (8005e34 <TIM_OC6_SetConfig+0xb4>)
 8005de4:	4293      	cmp	r3, r2
 8005de6:	d109      	bne.n	8005dfc <TIM_OC6_SetConfig+0x7c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005de8:	697b      	ldr	r3, [r7, #20]
 8005dea:	4a13      	ldr	r2, [pc, #76]	@ (8005e38 <TIM_OC6_SetConfig+0xb8>)
 8005dec:	4013      	ands	r3, r2
 8005dee:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005df0:	683b      	ldr	r3, [r7, #0]
 8005df2:	695b      	ldr	r3, [r3, #20]
 8005df4:	029b      	lsls	r3, r3, #10
 8005df6:	697a      	ldr	r2, [r7, #20]
 8005df8:	4313      	orrs	r3, r2
 8005dfa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	697a      	ldr	r2, [r7, #20]
 8005e00:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	68fa      	ldr	r2, [r7, #12]
 8005e06:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005e08:	683b      	ldr	r3, [r7, #0]
 8005e0a:	685a      	ldr	r2, [r3, #4]
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	693a      	ldr	r2, [r7, #16]
 8005e14:	621a      	str	r2, [r3, #32]
}
 8005e16:	46c0      	nop			@ (mov r8, r8)
 8005e18:	46bd      	mov	sp, r7
 8005e1a:	b006      	add	sp, #24
 8005e1c:	bd80      	pop	{r7, pc}
 8005e1e:	46c0      	nop			@ (mov r8, r8)
 8005e20:	ffefffff 	.word	0xffefffff
 8005e24:	feff8fff 	.word	0xfeff8fff
 8005e28:	ffdfffff 	.word	0xffdfffff
 8005e2c:	40012c00 	.word	0x40012c00
 8005e30:	40014400 	.word	0x40014400
 8005e34:	40014800 	.word	0x40014800
 8005e38:	fffbffff 	.word	0xfffbffff

08005e3c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005e3c:	b580      	push	{r7, lr}
 8005e3e:	b086      	sub	sp, #24
 8005e40:	af00      	add	r7, sp, #0
 8005e42:	60f8      	str	r0, [r7, #12]
 8005e44:	60b9      	str	r1, [r7, #8]
 8005e46:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005e48:	68bb      	ldr	r3, [r7, #8]
 8005e4a:	221f      	movs	r2, #31
 8005e4c:	4013      	ands	r3, r2
 8005e4e:	2201      	movs	r2, #1
 8005e50:	409a      	lsls	r2, r3
 8005e52:	0013      	movs	r3, r2
 8005e54:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	6a1b      	ldr	r3, [r3, #32]
 8005e5a:	697a      	ldr	r2, [r7, #20]
 8005e5c:	43d2      	mvns	r2, r2
 8005e5e:	401a      	ands	r2, r3
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	6a1a      	ldr	r2, [r3, #32]
 8005e68:	68bb      	ldr	r3, [r7, #8]
 8005e6a:	211f      	movs	r1, #31
 8005e6c:	400b      	ands	r3, r1
 8005e6e:	6879      	ldr	r1, [r7, #4]
 8005e70:	4099      	lsls	r1, r3
 8005e72:	000b      	movs	r3, r1
 8005e74:	431a      	orrs	r2, r3
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	621a      	str	r2, [r3, #32]
}
 8005e7a:	46c0      	nop			@ (mov r8, r8)
 8005e7c:	46bd      	mov	sp, r7
 8005e7e:	b006      	add	sp, #24
 8005e80:	bd80      	pop	{r7, pc}
	...

08005e84 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005e84:	b580      	push	{r7, lr}
 8005e86:	b084      	sub	sp, #16
 8005e88:	af00      	add	r7, sp, #0
 8005e8a:	6078      	str	r0, [r7, #4]
 8005e8c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	223c      	movs	r2, #60	@ 0x3c
 8005e92:	5c9b      	ldrb	r3, [r3, r2]
 8005e94:	2b01      	cmp	r3, #1
 8005e96:	d101      	bne.n	8005e9c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005e98:	2302      	movs	r3, #2
 8005e9a:	e050      	b.n	8005f3e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	223c      	movs	r2, #60	@ 0x3c
 8005ea0:	2101      	movs	r1, #1
 8005ea2:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	223d      	movs	r2, #61	@ 0x3d
 8005ea8:	2102      	movs	r1, #2
 8005eaa:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	685b      	ldr	r3, [r3, #4]
 8005eb2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	689b      	ldr	r3, [r3, #8]
 8005eba:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	4a21      	ldr	r2, [pc, #132]	@ (8005f48 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8005ec2:	4293      	cmp	r3, r2
 8005ec4:	d108      	bne.n	8005ed8 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	4a20      	ldr	r2, [pc, #128]	@ (8005f4c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005eca:	4013      	ands	r3, r2
 8005ecc:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005ece:	683b      	ldr	r3, [r7, #0]
 8005ed0:	685b      	ldr	r3, [r3, #4]
 8005ed2:	68fa      	ldr	r2, [r7, #12]
 8005ed4:	4313      	orrs	r3, r2
 8005ed6:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	2270      	movs	r2, #112	@ 0x70
 8005edc:	4393      	bics	r3, r2
 8005ede:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005ee0:	683b      	ldr	r3, [r7, #0]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	68fa      	ldr	r2, [r7, #12]
 8005ee6:	4313      	orrs	r3, r2
 8005ee8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	68fa      	ldr	r2, [r7, #12]
 8005ef0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	4a14      	ldr	r2, [pc, #80]	@ (8005f48 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8005ef8:	4293      	cmp	r3, r2
 8005efa:	d00a      	beq.n	8005f12 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681a      	ldr	r2, [r3, #0]
 8005f00:	2380      	movs	r3, #128	@ 0x80
 8005f02:	05db      	lsls	r3, r3, #23
 8005f04:	429a      	cmp	r2, r3
 8005f06:	d004      	beq.n	8005f12 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	4a10      	ldr	r2, [pc, #64]	@ (8005f50 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8005f0e:	4293      	cmp	r3, r2
 8005f10:	d10c      	bne.n	8005f2c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005f12:	68bb      	ldr	r3, [r7, #8]
 8005f14:	2280      	movs	r2, #128	@ 0x80
 8005f16:	4393      	bics	r3, r2
 8005f18:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005f1a:	683b      	ldr	r3, [r7, #0]
 8005f1c:	689b      	ldr	r3, [r3, #8]
 8005f1e:	68ba      	ldr	r2, [r7, #8]
 8005f20:	4313      	orrs	r3, r2
 8005f22:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	68ba      	ldr	r2, [r7, #8]
 8005f2a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	223d      	movs	r2, #61	@ 0x3d
 8005f30:	2101      	movs	r1, #1
 8005f32:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	223c      	movs	r2, #60	@ 0x3c
 8005f38:	2100      	movs	r1, #0
 8005f3a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005f3c:	2300      	movs	r3, #0
}
 8005f3e:	0018      	movs	r0, r3
 8005f40:	46bd      	mov	sp, r7
 8005f42:	b004      	add	sp, #16
 8005f44:	bd80      	pop	{r7, pc}
 8005f46:	46c0      	nop			@ (mov r8, r8)
 8005f48:	40012c00 	.word	0x40012c00
 8005f4c:	ff0fffff 	.word	0xff0fffff
 8005f50:	40000400 	.word	0x40000400

08005f54 <memset>:
 8005f54:	0003      	movs	r3, r0
 8005f56:	1882      	adds	r2, r0, r2
 8005f58:	4293      	cmp	r3, r2
 8005f5a:	d100      	bne.n	8005f5e <memset+0xa>
 8005f5c:	4770      	bx	lr
 8005f5e:	7019      	strb	r1, [r3, #0]
 8005f60:	3301      	adds	r3, #1
 8005f62:	e7f9      	b.n	8005f58 <memset+0x4>

08005f64 <__libc_init_array>:
 8005f64:	b570      	push	{r4, r5, r6, lr}
 8005f66:	2600      	movs	r6, #0
 8005f68:	4c0c      	ldr	r4, [pc, #48]	@ (8005f9c <__libc_init_array+0x38>)
 8005f6a:	4d0d      	ldr	r5, [pc, #52]	@ (8005fa0 <__libc_init_array+0x3c>)
 8005f6c:	1b64      	subs	r4, r4, r5
 8005f6e:	10a4      	asrs	r4, r4, #2
 8005f70:	42a6      	cmp	r6, r4
 8005f72:	d109      	bne.n	8005f88 <__libc_init_array+0x24>
 8005f74:	2600      	movs	r6, #0
 8005f76:	f000 f819 	bl	8005fac <_init>
 8005f7a:	4c0a      	ldr	r4, [pc, #40]	@ (8005fa4 <__libc_init_array+0x40>)
 8005f7c:	4d0a      	ldr	r5, [pc, #40]	@ (8005fa8 <__libc_init_array+0x44>)
 8005f7e:	1b64      	subs	r4, r4, r5
 8005f80:	10a4      	asrs	r4, r4, #2
 8005f82:	42a6      	cmp	r6, r4
 8005f84:	d105      	bne.n	8005f92 <__libc_init_array+0x2e>
 8005f86:	bd70      	pop	{r4, r5, r6, pc}
 8005f88:	00b3      	lsls	r3, r6, #2
 8005f8a:	58eb      	ldr	r3, [r5, r3]
 8005f8c:	4798      	blx	r3
 8005f8e:	3601      	adds	r6, #1
 8005f90:	e7ee      	b.n	8005f70 <__libc_init_array+0xc>
 8005f92:	00b3      	lsls	r3, r6, #2
 8005f94:	58eb      	ldr	r3, [r5, r3]
 8005f96:	4798      	blx	r3
 8005f98:	3601      	adds	r6, #1
 8005f9a:	e7f2      	b.n	8005f82 <__libc_init_array+0x1e>
 8005f9c:	080060a0 	.word	0x080060a0
 8005fa0:	080060a0 	.word	0x080060a0
 8005fa4:	080060a4 	.word	0x080060a4
 8005fa8:	080060a0 	.word	0x080060a0

08005fac <_init>:
 8005fac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005fae:	46c0      	nop			@ (mov r8, r8)
 8005fb0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005fb2:	bc08      	pop	{r3}
 8005fb4:	469e      	mov	lr, r3
 8005fb6:	4770      	bx	lr

08005fb8 <_fini>:
 8005fb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005fba:	46c0      	nop			@ (mov r8, r8)
 8005fbc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005fbe:	bc08      	pop	{r3}
 8005fc0:	469e      	mov	lr, r3
 8005fc2:	4770      	bx	lr
