#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5559346c3100 .scope module, "ALU" "ALU" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 3 "ALUOp";
    .port_info 3 /OUTPUT 32 "ALUResult";
    .port_info 4 /OUTPUT 1 "Zero";
P_0x555934686c40 .param/l "ADD" 1 2 11, C4<0010>;
P_0x555934686c80 .param/l "AND" 1 2 12, C4<0000>;
P_0x555934686cc0 .param/l "BNE" 1 2 15, C4<0110>;
P_0x555934686d00 .param/l "LB" 1 2 9, C4<0010>;
P_0x555934686d40 .param/l "ORI" 1 2 13, C4<0001>;
P_0x555934686d80 .param/l "SB" 1 2 10, C4<0010>;
P_0x555934686dc0 .param/l "SLL" 1 2 14, C4<1000>;
o0x70e167879018 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x5559346d7e20_0 .net "ALUOp", 2 0, o0x70e167879018;  0 drivers
v0x5559346d7b90_0 .var "ALUResult", 31 0;
v0x5559346e9d40_0 .var "Zero", 0 0;
o0x70e1678790a8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5559346e9030_0 .net "a", 31 0, o0x70e1678790a8;  0 drivers
o0x70e1678790d8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55593470e8c0_0 .net "b", 31 0, o0x70e1678790d8;  0 drivers
E_0x5559346bf260 .event edge, v0x5559346d7e20_0, v0x5559346e9030_0, v0x55593470e8c0_0, v0x5559346d7b90_0;
S_0x555934684cf0 .scope module, "ALUControl" "ALUControl" 3 1;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "Instruction";
    .port_info 1 /INPUT 3 "ALUOp";
    .port_info 2 /OUTPUT 4 "ALUControl";
v0x55593470ea80_0 .var "ALUControl", 3 0;
o0x70e167879228 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x55593470eb80_0 .net "ALUOp", 2 0, o0x70e167879228;  0 drivers
o0x70e167879258 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x55593470ec60_0 .net "Instruction", 2 0, o0x70e167879258;  0 drivers
E_0x5559346a8a70 .event edge, v0x55593470eb80_0, v0x55593470ec60_0;
S_0x555934684e80 .scope module, "Add" "Add" 4 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "sum";
o0x70e167879318 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55593470eda0_0 .net "a", 31 0, o0x70e167879318;  0 drivers
o0x70e167879348 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55593470ee80_0 .net "b", 31 0, o0x70e167879348;  0 drivers
v0x55593470ef60_0 .net "sum", 31 0, L_0x555934713a50;  1 drivers
L_0x555934713a50 .arith/sum 32, o0x70e167879318, o0x70e167879348;
S_0x5559346bdf50 .scope module, "Add_TB" "Add_TB" 4 10;
 .timescale 0 0;
S_0x5559346be0e0 .scope module, "Control" "Control" 5 1;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "Instruction";
    .port_info 1 /OUTPUT 1 "Branch";
    .port_info 2 /OUTPUT 1 "MemRead";
    .port_info 3 /OUTPUT 1 "MemtoReg";
    .port_info 4 /OUTPUT 3 "ALUOp";
    .port_info 5 /OUTPUT 1 "MemWrite";
    .port_info 6 /OUTPUT 1 "ALUSrc";
    .port_info 7 /OUTPUT 1 "RegWrite";
v0x55593470f0c0_0 .var "ALUOp", 2 0;
v0x55593470f1c0_0 .var "ALUSrc", 0 0;
v0x55593470f280_0 .var "Branch", 0 0;
o0x70e1678794c8 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v0x55593470f320_0 .net "Instruction", 6 0, o0x70e1678794c8;  0 drivers
v0x55593470f400_0 .var "MemRead", 0 0;
v0x55593470f510_0 .var "MemWrite", 0 0;
v0x55593470f5d0_0 .var "MemtoReg", 0 0;
v0x55593470f690_0 .var "RegWrite", 0 0;
E_0x5559346f1760 .event edge, v0x55593470f320_0;
S_0x5559346c5d60 .scope module, "Datapath_Testbench" "Datapath_Testbench" 6 1;
 .timescale 0 0;
v0x555934712d90_0 .var "clk", 0 0;
v0x555934712e30_0 .var "reset", 0 0;
S_0x55593470f8a0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 6 14, 6 14 0, S_0x5559346c5d60;
 .timescale 0 0;
v0x55593470fa50_0 .var/i "i", 31 0;
S_0x55593470fb50 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 6 19, 6 19 0, S_0x5559346c5d60;
 .timescale 0 0;
v0x55593470fd50_0 .var/i "i", 31 0;
S_0x55593470fe30 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 6 24, 6 24 0, S_0x5559346c5d60;
 .timescale 0 0;
v0x555934710010_0 .var/i "i", 31 0;
S_0x5559347100f0 .scope module, "datapath" "Datapath" 6 4, 6 40 0, S_0x5559346c5d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
v0x555934712b90_0 .net "clk", 0 0, v0x555934712d90_0;  1 drivers
v0x555934712c70_0 .net "reset", 0 0, v0x555934712e30_0;  1 drivers
S_0x5559347102f0 .scope module, "datamemory" "DataMemory" 6 45, 7 1 0, S_0x5559347100f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "MemWrite";
    .port_info 1 /INPUT 1 "MemRead";
    .port_info 2 /INPUT 32 "address";
    .port_info 3 /INPUT 32 "writeData";
    .port_info 4 /OUTPUT 32 "readData";
o0x70e1678797c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555934710640_0 .net "MemRead", 0 0, o0x70e1678797c8;  0 drivers
o0x70e1678797f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555934710720_0 .net "MemWrite", 0 0, o0x70e1678797f8;  0 drivers
o0x70e167879828 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5559347107e0_0 .net "address", 31 0, o0x70e167879828;  0 drivers
v0x5559347108a0 .array "memory", 31 0, 31 0;
v0x555934710d60_0 .var "readData", 31 0;
o0x70e167879e88 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x555934710e90_0 .net "writeData", 31 0, o0x70e167879e88;  0 drivers
v0x5559347108a0_0 .array/port v0x5559347108a0, 0;
v0x5559347108a0_1 .array/port v0x5559347108a0, 1;
E_0x5559346f2420/0 .event edge, v0x555934710640_0, v0x5559347107e0_0, v0x5559347108a0_0, v0x5559347108a0_1;
v0x5559347108a0_2 .array/port v0x5559347108a0, 2;
v0x5559347108a0_3 .array/port v0x5559347108a0, 3;
v0x5559347108a0_4 .array/port v0x5559347108a0, 4;
v0x5559347108a0_5 .array/port v0x5559347108a0, 5;
E_0x5559346f2420/1 .event edge, v0x5559347108a0_2, v0x5559347108a0_3, v0x5559347108a0_4, v0x5559347108a0_5;
v0x5559347108a0_6 .array/port v0x5559347108a0, 6;
v0x5559347108a0_7 .array/port v0x5559347108a0, 7;
v0x5559347108a0_8 .array/port v0x5559347108a0, 8;
v0x5559347108a0_9 .array/port v0x5559347108a0, 9;
E_0x5559346f2420/2 .event edge, v0x5559347108a0_6, v0x5559347108a0_7, v0x5559347108a0_8, v0x5559347108a0_9;
v0x5559347108a0_10 .array/port v0x5559347108a0, 10;
v0x5559347108a0_11 .array/port v0x5559347108a0, 11;
v0x5559347108a0_12 .array/port v0x5559347108a0, 12;
v0x5559347108a0_13 .array/port v0x5559347108a0, 13;
E_0x5559346f2420/3 .event edge, v0x5559347108a0_10, v0x5559347108a0_11, v0x5559347108a0_12, v0x5559347108a0_13;
v0x5559347108a0_14 .array/port v0x5559347108a0, 14;
v0x5559347108a0_15 .array/port v0x5559347108a0, 15;
v0x5559347108a0_16 .array/port v0x5559347108a0, 16;
v0x5559347108a0_17 .array/port v0x5559347108a0, 17;
E_0x5559346f2420/4 .event edge, v0x5559347108a0_14, v0x5559347108a0_15, v0x5559347108a0_16, v0x5559347108a0_17;
v0x5559347108a0_18 .array/port v0x5559347108a0, 18;
v0x5559347108a0_19 .array/port v0x5559347108a0, 19;
v0x5559347108a0_20 .array/port v0x5559347108a0, 20;
v0x5559347108a0_21 .array/port v0x5559347108a0, 21;
E_0x5559346f2420/5 .event edge, v0x5559347108a0_18, v0x5559347108a0_19, v0x5559347108a0_20, v0x5559347108a0_21;
v0x5559347108a0_22 .array/port v0x5559347108a0, 22;
v0x5559347108a0_23 .array/port v0x5559347108a0, 23;
v0x5559347108a0_24 .array/port v0x5559347108a0, 24;
v0x5559347108a0_25 .array/port v0x5559347108a0, 25;
E_0x5559346f2420/6 .event edge, v0x5559347108a0_22, v0x5559347108a0_23, v0x5559347108a0_24, v0x5559347108a0_25;
v0x5559347108a0_26 .array/port v0x5559347108a0, 26;
v0x5559347108a0_27 .array/port v0x5559347108a0, 27;
v0x5559347108a0_28 .array/port v0x5559347108a0, 28;
v0x5559347108a0_29 .array/port v0x5559347108a0, 29;
E_0x5559346f2420/7 .event edge, v0x5559347108a0_26, v0x5559347108a0_27, v0x5559347108a0_28, v0x5559347108a0_29;
v0x5559347108a0_30 .array/port v0x5559347108a0, 30;
v0x5559347108a0_31 .array/port v0x5559347108a0, 31;
E_0x5559346f2420/8 .event edge, v0x5559347108a0_30, v0x5559347108a0_31, v0x555934710720_0, v0x555934710e90_0;
E_0x5559346f2420 .event/or E_0x5559346f2420/0, E_0x5559346f2420/1, E_0x5559346f2420/2, E_0x5559346f2420/3, E_0x5559346f2420/4, E_0x5559346f2420/5, E_0x5559346f2420/6, E_0x5559346f2420/7, E_0x5559346f2420/8;
S_0x555934711010 .scope module, "instructionmemory" "InstructionMemory" 6 44, 8 1 0, S_0x5559347100f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ReadAddress";
    .port_info 1 /OUTPUT 32 "Instruction";
v0x5559347113c0_0 .var "Instruction", 31 0;
o0x70e167879fd8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5559347114c0_0 .net "ReadAddress", 31 0, o0x70e167879fd8;  0 drivers
v0x5559347115a0 .array "memory", 31 0, 31 0;
v0x5559347115a0_0 .array/port v0x5559347115a0, 0;
v0x5559347115a0_1 .array/port v0x5559347115a0, 1;
v0x5559347115a0_2 .array/port v0x5559347115a0, 2;
E_0x555934711250/0 .event edge, v0x5559347114c0_0, v0x5559347115a0_0, v0x5559347115a0_1, v0x5559347115a0_2;
v0x5559347115a0_3 .array/port v0x5559347115a0, 3;
v0x5559347115a0_4 .array/port v0x5559347115a0, 4;
v0x5559347115a0_5 .array/port v0x5559347115a0, 5;
v0x5559347115a0_6 .array/port v0x5559347115a0, 6;
E_0x555934711250/1 .event edge, v0x5559347115a0_3, v0x5559347115a0_4, v0x5559347115a0_5, v0x5559347115a0_6;
v0x5559347115a0_7 .array/port v0x5559347115a0, 7;
v0x5559347115a0_8 .array/port v0x5559347115a0, 8;
v0x5559347115a0_9 .array/port v0x5559347115a0, 9;
v0x5559347115a0_10 .array/port v0x5559347115a0, 10;
E_0x555934711250/2 .event edge, v0x5559347115a0_7, v0x5559347115a0_8, v0x5559347115a0_9, v0x5559347115a0_10;
v0x5559347115a0_11 .array/port v0x5559347115a0, 11;
v0x5559347115a0_12 .array/port v0x5559347115a0, 12;
v0x5559347115a0_13 .array/port v0x5559347115a0, 13;
v0x5559347115a0_14 .array/port v0x5559347115a0, 14;
E_0x555934711250/3 .event edge, v0x5559347115a0_11, v0x5559347115a0_12, v0x5559347115a0_13, v0x5559347115a0_14;
v0x5559347115a0_15 .array/port v0x5559347115a0, 15;
v0x5559347115a0_16 .array/port v0x5559347115a0, 16;
v0x5559347115a0_17 .array/port v0x5559347115a0, 17;
v0x5559347115a0_18 .array/port v0x5559347115a0, 18;
E_0x555934711250/4 .event edge, v0x5559347115a0_15, v0x5559347115a0_16, v0x5559347115a0_17, v0x5559347115a0_18;
v0x5559347115a0_19 .array/port v0x5559347115a0, 19;
v0x5559347115a0_20 .array/port v0x5559347115a0, 20;
v0x5559347115a0_21 .array/port v0x5559347115a0, 21;
v0x5559347115a0_22 .array/port v0x5559347115a0, 22;
E_0x555934711250/5 .event edge, v0x5559347115a0_19, v0x5559347115a0_20, v0x5559347115a0_21, v0x5559347115a0_22;
v0x5559347115a0_23 .array/port v0x5559347115a0, 23;
v0x5559347115a0_24 .array/port v0x5559347115a0, 24;
v0x5559347115a0_25 .array/port v0x5559347115a0, 25;
v0x5559347115a0_26 .array/port v0x5559347115a0, 26;
E_0x555934711250/6 .event edge, v0x5559347115a0_23, v0x5559347115a0_24, v0x5559347115a0_25, v0x5559347115a0_26;
v0x5559347115a0_27 .array/port v0x5559347115a0, 27;
v0x5559347115a0_28 .array/port v0x5559347115a0, 28;
v0x5559347115a0_29 .array/port v0x5559347115a0, 29;
v0x5559347115a0_30 .array/port v0x5559347115a0, 30;
E_0x555934711250/7 .event edge, v0x5559347115a0_27, v0x5559347115a0_28, v0x5559347115a0_29, v0x5559347115a0_30;
v0x5559347115a0_31 .array/port v0x5559347115a0, 31;
E_0x555934711250/8 .event edge, v0x5559347115a0_31;
E_0x555934711250 .event/or E_0x555934711250/0, E_0x555934711250/1, E_0x555934711250/2, E_0x555934711250/3, E_0x555934711250/4, E_0x555934711250/5, E_0x555934711250/6, E_0x555934711250/7, E_0x555934711250/8;
S_0x555934711bb0 .scope module, "registers" "Registers" 6 46, 9 1 0, S_0x5559347100f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "RegWrite";
    .port_info 1 /INPUT 5 "readReg1";
    .port_info 2 /INPUT 5 "readReg2";
    .port_info 3 /INPUT 5 "writeReg";
    .port_info 4 /INPUT 32 "writeData";
    .port_info 5 /OUTPUT 32 "readData1";
    .port_info 6 /OUTPUT 32 "readData2";
o0x70e16787a668 .functor BUFZ 1, C4<z>; HiZ drive
v0x555934711fd0_0 .net "RegWrite", 0 0, o0x70e16787a668;  0 drivers
v0x555934712090_0 .net *"_ivl_11", 31 0, L_0x555934713cc0;  1 drivers
L_0x70e167830060 .functor BUFT 1, C4<00zzzzz>, C4<0>, C4<0>, C4<0>;
v0x555934712170_0 .net *"_ivl_13", 6 0, L_0x70e167830060;  1 drivers
v0x555934712260_0 .net *"_ivl_2", 31 0, L_0x555934713bc0;  1 drivers
L_0x70e167830018 .functor BUFT 1, C4<00zzzzz>, C4<0>, C4<0>, C4<0>;
v0x555934712340_0 .net *"_ivl_4", 6 0, L_0x70e167830018;  1 drivers
v0x555934712470_0 .var "readData1", 31 0;
v0x555934712550_0 .var "readData2", 31 0;
o0x70e16787a7b8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x555934712630_0 .net "readReg1", 4 0, o0x70e16787a7b8;  0 drivers
o0x70e16787a7e8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x555934712710_0 .net "readReg2", 4 0, o0x70e16787a7e8;  0 drivers
v0x5559347127f0 .array "registers", 31 0, 31 0;
o0x70e16787a818 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5559347128b0_0 .net "writeData", 31 0, o0x70e16787a818;  0 drivers
o0x70e16787a848 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x555934712990_0 .net "writeReg", 4 0, o0x70e16787a848;  0 drivers
E_0x555934711eb0 .event edge, v0x555934711fd0_0, v0x5559347128b0_0, v0x555934712990_0;
E_0x555934711f10 .event edge, L_0x555934713cc0, v0x555934712710_0;
E_0x555934711f70 .event edge, L_0x555934713bc0, v0x555934712630_0;
L_0x555934713bc0 .array/port v0x5559347127f0, L_0x70e167830018;
L_0x555934713cc0 .array/port v0x5559347127f0, L_0x70e167830060;
S_0x5559346c5ef0 .scope module, "ImmGen" "ImmGen" 10 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Instruction";
    .port_info 1 /OUTPUT 32 "Immediate";
P_0x5559346bbb80 .param/l "TYPE_I" 1 10 6, C4<0000011>;
P_0x5559346bbbc0 .param/l "TYPE_Ii" 1 10 7, C4<0010011>;
P_0x5559346bbc00 .param/l "TYPE_S" 1 10 8, C4<0100011>;
P_0x5559346bbc40 .param/l "TYPE_SB" 1 10 9, C4<1100111>;
v0x555934712f20_0 .var "Immediate", 31 0;
o0x70e16787aab8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x555934713000_0 .net "Instruction", 31 0, o0x70e16787aab8;  0 drivers
E_0x555934711dc0 .event edge, v0x555934713000_0;
S_0x5559346ce1b0 .scope module, "Mux" "Mux" 11 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Control";
    .port_info 1 /INPUT 32 "in0";
    .port_info 2 /INPUT 32 "in1";
    .port_info 3 /OUTPUT 32 "out";
o0x70e16787ab48 .functor BUFZ 1, C4<z>; HiZ drive
v0x5559347131a0_0 .net "Control", 0 0, o0x70e16787ab48;  0 drivers
o0x70e16787ab78 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x555934713280_0 .net "in0", 31 0, o0x70e16787ab78;  0 drivers
o0x70e16787aba8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x555934713360_0 .net "in1", 31 0, o0x70e16787aba8;  0 drivers
v0x555934713450_0 .var "out", 31 0;
E_0x555934713140 .event edge, v0x5559347131a0_0, v0x555934713360_0, v0x555934713280_0;
S_0x5559346ce340 .scope module, "PC" "PC" 12 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "PCIn";
    .port_info 3 /OUTPUT 32 "PCOut";
o0x70e16787acc8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x555934713660_0 .net "PCIn", 31 0, o0x70e16787acc8;  0 drivers
v0x555934713760_0 .var "PCOut", 31 0;
o0x70e16787ad28 .functor BUFZ 1, C4<z>; HiZ drive
v0x555934713840_0 .net "clk", 0 0, o0x70e16787ad28;  0 drivers
o0x70e16787ad58 .functor BUFZ 1, C4<z>; HiZ drive
v0x5559347138e0_0 .net "reset", 0 0, o0x70e16787ad58;  0 drivers
E_0x5559347135e0 .event posedge, v0x555934713840_0;
    .scope S_0x5559346c3100;
T_0 ;
    %wait E_0x5559346bf260;
    %load/vec4 v0x5559346d7e20_0;
    %pad/u 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5559346d7b90_0, 0, 32;
    %jmp T_0.8;
T_0.0 ;
    %load/vec4 v0x5559346e9030_0;
    %load/vec4 v0x55593470e8c0_0;
    %add;
    %store/vec4 v0x5559346d7b90_0, 0, 32;
    %jmp T_0.8;
T_0.1 ;
    %load/vec4 v0x5559346e9030_0;
    %load/vec4 v0x55593470e8c0_0;
    %add;
    %store/vec4 v0x5559346d7b90_0, 0, 32;
    %jmp T_0.8;
T_0.2 ;
    %load/vec4 v0x5559346e9030_0;
    %load/vec4 v0x55593470e8c0_0;
    %add;
    %store/vec4 v0x5559346d7b90_0, 0, 32;
    %jmp T_0.8;
T_0.3 ;
    %load/vec4 v0x5559346e9030_0;
    %load/vec4 v0x55593470e8c0_0;
    %and;
    %store/vec4 v0x5559346d7b90_0, 0, 32;
    %jmp T_0.8;
T_0.4 ;
    %load/vec4 v0x5559346e9030_0;
    %load/vec4 v0x55593470e8c0_0;
    %or;
    %store/vec4 v0x5559346d7b90_0, 0, 32;
    %jmp T_0.8;
T_0.5 ;
    %load/vec4 v0x5559346e9030_0;
    %ix/getv 4, v0x55593470e8c0_0;
    %shiftl 4;
    %store/vec4 v0x5559346d7b90_0, 0, 32;
    %jmp T_0.8;
T_0.6 ;
    %load/vec4 v0x5559346e9030_0;
    %load/vec4 v0x55593470e8c0_0;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_0.9, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.10, 8;
T_0.9 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.10, 8;
 ; End of false expr.
    %blend;
T_0.10;
    %store/vec4 v0x5559346d7b90_0, 0, 32;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
    %load/vec4 v0x5559346d7b90_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.11, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_0.12, 8;
T_0.11 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_0.12, 8;
 ; End of false expr.
    %blend;
T_0.12;
    %store/vec4 v0x5559346e9d40_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x555934684cf0;
T_1 ;
    %wait E_0x5559346a8a70;
    %load/vec4 v0x55593470eb80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55593470ea80_0, 0, 4;
    %jmp T_1.5;
T_1.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55593470ea80_0, 0, 4;
    %jmp T_1.5;
T_1.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55593470ea80_0, 0, 4;
    %jmp T_1.5;
T_1.2 ;
    %load/vec4 v0x55593470ec60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55593470ea80_0, 0, 4;
    %jmp T_1.10;
T_1.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55593470ea80_0, 0, 4;
    %jmp T_1.10;
T_1.7 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55593470ea80_0, 0, 4;
    %jmp T_1.10;
T_1.8 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55593470ea80_0, 0, 4;
    %jmp T_1.10;
T_1.10 ;
    %pop/vec4 1;
    %jmp T_1.5;
T_1.3 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55593470ea80_0, 0, 4;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5559346be0e0;
T_2 ;
    %wait E_0x5559346f1760;
    %load/vec4 v0x55593470f320_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55593470f280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55593470f400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55593470f5d0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55593470f0c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55593470f510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55593470f1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55593470f690_0, 0, 1;
    %jmp T_2.6;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55593470f280_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55593470f400_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55593470f5d0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55593470f0c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55593470f510_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55593470f1c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55593470f690_0, 0, 1;
    %jmp T_2.6;
T_2.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55593470f280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55593470f400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55593470f5d0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55593470f0c0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55593470f510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55593470f1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55593470f690_0, 0, 1;
    %jmp T_2.6;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55593470f280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55593470f400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55593470f5d0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55593470f0c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55593470f510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55593470f1c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55593470f690_0, 0, 1;
    %jmp T_2.6;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55593470f280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55593470f400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55593470f5d0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55593470f0c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55593470f510_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55593470f1c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55593470f690_0, 0, 1;
    %jmp T_2.6;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55593470f280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55593470f400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55593470f5d0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55593470f0c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55593470f510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55593470f1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55593470f690_0, 0, 1;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x555934711010;
T_3 ;
    %wait E_0x555934711250;
    %load/vec4 v0x5559347114c0_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %ix/vec4 4;
    %load/vec4a v0x5559347115a0, 4;
    %store/vec4 v0x5559347113c0_0, 0, 32;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5559347102f0;
T_4 ;
    %wait E_0x5559346f2420;
    %load/vec4 v0x555934710640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %ix/getv 4, v0x5559347107e0_0;
    %load/vec4a v0x5559347108a0, 4;
    %store/vec4 v0x555934710d60_0, 0, 32;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x555934710720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x555934710e90_0;
    %ix/getv 4, v0x5559347107e0_0;
    %store/vec4a v0x5559347108a0, 4, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x555934711bb0;
T_5 ;
    %wait E_0x555934711f70;
    %load/vec4 v0x555934712630_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5559347127f0, 4;
    %assign/vec4 v0x555934712470_0, 0;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x555934711bb0;
T_6 ;
    %wait E_0x555934711f10;
    %load/vec4 v0x555934712710_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5559347127f0, 4;
    %assign/vec4 v0x555934712550_0, 0;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x555934711bb0;
T_7 ;
    %wait E_0x555934711eb0;
    %load/vec4 v0x555934711fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x5559347128b0_0;
    %load/vec4 v0x555934712990_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5559347127f0, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5559346c5d60;
T_8 ;
    %vpi_call 6 8 "$readmemb", "Verilog/Input/InstructionMemory.mem", v0x5559347115a0 {0 0 0};
    %vpi_call 6 9 "$readmemb", "Verilog/Input/DataMemory.mem", v0x5559347108a0 {0 0 0};
    %vpi_call 6 10 "$readmemb", "Verilog/Input/Registers.mem", v0x5559347127f0 {0 0 0};
    %vpi_call 6 13 "$display", "Instruction Memory Contents:" {0 0 0};
    %fork t_1, S_0x55593470f8a0;
    %jmp t_0;
    .scope S_0x55593470f8a0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55593470fa50_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x55593470fa50_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_8.1, 5;
    %vpi_call 6 15 "$display", "instructionmemory[%0d] = %h", v0x55593470fa50_0, &A<v0x5559347115a0, v0x55593470fa50_0 > {0 0 0};
    %load/vec4 v0x55593470fa50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55593470fa50_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .scope S_0x5559346c5d60;
t_0 %join;
    %vpi_call 6 18 "$display", "Data Memory Contents:" {0 0 0};
    %fork t_3, S_0x55593470fb50;
    %jmp t_2;
    .scope S_0x55593470fb50;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55593470fd50_0, 0, 32;
T_8.2 ;
    %load/vec4 v0x55593470fd50_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_8.3, 5;
    %vpi_call 6 20 "$display", "datamemory[%0d] = %h", v0x55593470fd50_0, &A<v0x5559347108a0, v0x55593470fd50_0 > {0 0 0};
    %load/vec4 v0x55593470fd50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55593470fd50_0, 0, 32;
    %jmp T_8.2;
T_8.3 ;
    %end;
    .scope S_0x5559346c5d60;
t_2 %join;
    %vpi_call 6 23 "$display", "Registers Contents:" {0 0 0};
    %fork t_5, S_0x55593470fe30;
    %jmp t_4;
    .scope S_0x55593470fe30;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555934710010_0, 0, 32;
T_8.4 ;
    %load/vec4 v0x555934710010_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_8.5, 5;
    %vpi_call 6 25 "$display", "registers[%0d] = %h", v0x555934710010_0, &A<v0x5559347127f0, v0x555934710010_0 > {0 0 0};
    %load/vec4 v0x555934710010_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555934710010_0, 0, 32;
    %jmp T_8.4;
T_8.5 ;
    %end;
    .scope S_0x5559346c5d60;
t_4 %join;
    %end;
    .thread T_8;
    .scope S_0x5559346c5d60;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555934712d90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555934712e30_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555934712e30_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0x5559346c5d60;
T_10 ;
    %delay 5, 0;
    %load/vec4 v0x555934712d90_0;
    %inv;
    %store/vec4 v0x555934712d90_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5559346c5ef0;
T_11 ;
    %wait E_0x555934711dc0;
    %load/vec4 v0x555934713000_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555934712f20_0, 0, 32;
    %jmp T_11.5;
T_11.0 ;
    %load/vec4 v0x555934713000_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x555934713000_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555934712f20_0, 0, 32;
    %jmp T_11.5;
T_11.1 ;
    %load/vec4 v0x555934713000_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x555934713000_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555934712f20_0, 0, 32;
    %jmp T_11.5;
T_11.2 ;
    %load/vec4 v0x555934713000_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x555934713000_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555934713000_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555934712f20_0, 0, 32;
    %jmp T_11.5;
T_11.3 ;
    %load/vec4 v0x555934713000_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v0x555934713000_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555934713000_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555934713000_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555934713000_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x555934712f20_0, 0, 32;
    %jmp T_11.5;
T_11.5 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x5559346ce1b0;
T_12 ;
    %wait E_0x555934713140;
    %load/vec4 v0x5559347131a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x555934713360_0;
    %store/vec4 v0x555934713450_0, 0, 32;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x555934713280_0;
    %store/vec4 v0x555934713450_0, 0, 32;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x5559346ce340;
T_13 ;
    %wait E_0x5559347135e0;
    %load/vec4 v0x5559347138e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555934713760_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x555934713660_0;
    %assign/vec4 v0x555934713760_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "Verilog/ALU.v";
    "Verilog/ALUControl.v";
    "Verilog/Add.v";
    "Verilog/Control.v";
    "Verilog/Datapath.v";
    "Verilog/DataMemory.v";
    "Verilog/InstructionMemory.v";
    "Verilog/Registers.v";
    "Verilog/ImmGen.v";
    "Verilog/Mux.v";
    "Verilog/PC.v";
