[2025-09-17 07:20:47] START suite=qualcomm_srv trace=srv534_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv534_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000000 cycles: 2638299 heartbeat IPC: 3.79 cumulative IPC: 3.79 (Simulation time: 00 hr 00 min 38 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 5070210 heartbeat IPC: 4.112 cumulative IPC: 3.945 (Simulation time: 00 hr 01 min 14 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 5070210 cumulative IPC: 3.945 (Simulation time: 00 hr 01 min 14 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 5070210 cumulative IPC: 3.945 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 13804722 heartbeat IPC: 1.145 cumulative IPC: 1.145 (Simulation time: 00 hr 02 min 26 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 22535643 heartbeat IPC: 1.145 cumulative IPC: 1.145 (Simulation time: 00 hr 03 min 39 sec)
Heartbeat CPU 0 instructions: 50000008 cycles: 31373791 heartbeat IPC: 1.131 cumulative IPC: 1.141 (Simulation time: 00 hr 04 min 46 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 39977223 heartbeat IPC: 1.162 cumulative IPC: 1.146 (Simulation time: 00 hr 05 min 48 sec)
Heartbeat CPU 0 instructions: 70000011 cycles: 48836039 heartbeat IPC: 1.129 cumulative IPC: 1.142 (Simulation time: 00 hr 06 min 51 sec)
Heartbeat CPU 0 instructions: 80000015 cycles: 57530989 heartbeat IPC: 1.15 cumulative IPC: 1.144 (Simulation time: 00 hr 08 min 00 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv534_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000015 cycles: 66246452 heartbeat IPC: 1.147 cumulative IPC: 1.144 (Simulation time: 00 hr 09 min 11 sec)
Heartbeat CPU 0 instructions: 100000018 cycles: 74963187 heartbeat IPC: 1.147 cumulative IPC: 1.145 (Simulation time: 00 hr 10 min 18 sec)
Heartbeat CPU 0 instructions: 110000021 cycles: 83608648 heartbeat IPC: 1.157 cumulative IPC: 1.146 (Simulation time: 00 hr 11 min 26 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 87242878 cumulative IPC: 1.146 (Simulation time: 00 hr 12 min 28 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 87242878 cumulative IPC: 1.146 (Simulation time: 00 hr 12 min 28 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv534_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.146 instructions: 100000001 cycles: 87242878
CPU 0 Branch Prediction Accuracy: 92.49% MPKI: 13.51 Average ROB Occupancy at Mispredict: 28.43
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.143
BRANCH_INDIRECT: 0.3587
BRANCH_CONDITIONAL: 11.56
BRANCH_DIRECT_CALL: 0.5066
BRANCH_INDIRECT_CALL: 0.5138
BRANCH_RETURN: 0.4328


====Backend Stall Breakdown====
ROB_STALL: 132638
LQ_STALL: 0
SQ_STALL: 378577


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 67.47159
REPLAY_LOAD: 34.119133
NON_REPLAY_LOAD: 6.7569485

== Total ==
ADDR_TRANS: 11875
REPLAY_LOAD: 18902
NON_REPLAY_LOAD: 101861

== Counts ==
ADDR_TRANS: 176
REPLAY_LOAD: 554
NON_REPLAY_LOAD: 15075

cpu0->cpu0_STLB TOTAL        ACCESS:    2045524 HIT:    2031666 MISS:      13858 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2045524 HIT:    2031666 MISS:      13858 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 83.46 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9667783 HIT:    8622587 MISS:    1045196 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7895224 HIT:    6950182 MISS:     945042 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     595156 HIT:     511661 MISS:      83495 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1154264 HIT:    1149699 MISS:       4565 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      23139 HIT:      11045 MISS:      12094 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 32.55 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15690359 HIT:    8236265 MISS:    7454094 MSHR_MERGE:    1799312
cpu0->cpu0_L1I LOAD         ACCESS:   15690359 HIT:    8236265 MISS:    7454094 MSHR_MERGE:    1799312
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.57 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29703136 HIT:   25200926 MISS:    4502210 MSHR_MERGE:    1643472
cpu0->cpu0_L1D LOAD         ACCESS:   16586404 HIT:   13872972 MISS:    2713432 MSHR_MERGE:     472989
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13088755 HIT:   11323243 MISS:    1765512 MSHR_MERGE:    1170356
cpu0->cpu0_L1D TRANSLATION  ACCESS:      27977 HIT:       4711 MISS:      23266 MSHR_MERGE:        127
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 17.56 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12789560 HIT:   10722011 MISS:    2067549 MSHR_MERGE:    1031116
cpu0->cpu0_ITLB LOAD         ACCESS:   12789560 HIT:   10722011 MISS:    2067549 MSHR_MERGE:    1031116
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.343 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28236951 HIT:   26867188 MISS:    1369763 MSHR_MERGE:     360672
cpu0->cpu0_DTLB LOAD         ACCESS:   28236951 HIT:   26867188 MISS:    1369763 MSHR_MERGE:     360672
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.775 cycles
cpu0->LLC TOTAL        ACCESS:    1180657 HIT:    1153192 MISS:      27465 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     945042 HIT:     926583 MISS:      18459 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      83495 HIT:      77501 MISS:       5994 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     140026 HIT:     139939 MISS:         87 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      12094 HIT:       9169 MISS:       2925 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 106.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1006
  ROW_BUFFER_MISS:      26372
  AVG DBUS CONGESTED CYCLE: 3.212
Channel 0 WQ ROW_BUFFER_HIT:        143
  ROW_BUFFER_MISS:       2624
  FULL:          0
Channel 0 REFRESHES ISSUED:       7270

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       500936       548308       108258         2161
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           46         2236         1083          245
  STLB miss resolved @ L2C                0         1400         1702         1287          142
  STLB miss resolved @ LLC                0         1119         2166         3375          712
  STLB miss resolved @ MEM                0            0          731         2079         1249

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             179731        47682      1368521       152963          217
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            2         1037          614           32
  STLB miss resolved @ L2C                0         1214         7086         1794            1
  STLB miss resolved @ LLC                0          148         2963         1441           27
  STLB miss resolved @ MEM                0            0           68          112          116
[2025-09-17 07:33:15] END   suite=qualcomm_srv trace=srv534_ap (rc=0)
