// Seed: 3152478720
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wor   id_5 = id_3, id_6 = 1;
  logic id_7;
  ;
  assign id_1 = id_3;
  wire id_8;
endmodule
module module_1 (
    output logic id_0,
    output wand id_1,
    input tri0 id_2
    , id_13,
    input tri0 id_3,
    input supply0 void id_4,
    input uwire id_5,
    input supply1 id_6,
    input tri id_7,
    output logic id_8,
    input supply1 id_9,
    output tri id_10,
    input supply0 id_11
);
  always id_8 = 1;
  wire id_14;
  assign id_10 = -1;
  parameter id_15 = 1;
  logic id_16;
  wire  id_17;
  ;
  module_0 modCall_1 (
      id_14,
      id_17,
      id_14,
      id_17
  );
  assign id_0  = ~id_16;
  assign id_0  = ~id_17;
  assign id_14 = id_5;
  logic id_18 = 1, id_19;
  always @(posedge 1, negedge 1) id_0 = 1 - id_13;
  logic [1 : 1] id_20;
endmodule
