============================================================
  Generated by:           Genus(TM) Synthesis Solution 16.13-s036_1
  Generated on:           Jun 15 2023  12:23:39 pm
  Module:                 TOP
  Technology libraries:   slow_vdd1v0 1.0
                          fast_vdd1v0 1.0
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

path   1:

        Pin              Type      Fanout Load Slew Delay Arrival   Location    
                                          (fF) (ps)  (ps)   (ps)       (x,   y) 
--------------------------------------------------------------------------------
(clock func_clk)        launch                                  0 R             
(TOP.sdc_line_17_2_1)   ext delay                    +400     400 F             
A[1]                    in port         4  1.3    0    +0     400 F             
alu_inst/A[1] 
  g3755/A                                              +0     400               
  g3755/Y               INVX1           9  3.2   73   +45     445 R             
  g3743/B                                              +0     445               
  g3743/Y               NAND2X1         2  0.6   72   +87     532 F             
  g3729/AN                                             +0     532               
  g3729/Y               NOR2BX1         3  1.1   52   +97     629 F             
  g3687/B                                              +0     629               
  g3687/Y               XNOR2X1         3  1.2   43  +180     809 R             
  g3666/A1                                             +0     809               
  g3666/Y               OAI222X1        2  0.6  207  +216    1025 F             
  g3649/A1                                             +0    1025               
  g3649/Y               OAI22X1         1  0.4   99  +166    1191 R             
  g3643/B0                                             +0    1191               
  g3643/Y               OAI2BB1X1       1  0.3   59  +104    1295 F             
  g3630/C0                                             +0    1295               
  g3630/Y               OAI221X1        2  0.8  120   +56    1352 R             
  g3626/C                                              +0    1352               
  g3626/Y               NAND3X1         1  0.3  103  +130    1482 F             
  g3622/B1                                             +0    1482               
  g3622/Y               AOI22X1         2  0.8   90  +109    1592 R             
  g3618/B                                              +0    1592               
  g3618/Y               NAND2X1         1  0.3   61   +88    1679 F             
  g3616/C0                                             +0    1679               
  g3616/Y               OAI211X1        1  0.3   79   +52    1731 R             
  Cout_reg/D            DFFRHQX1                       +0    1731               
  Cout_reg/CK           setup                     0  +147    1879 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock func_clk)        capture                              5000 R             
--------------------------------------------------------------------------------
Cost Group   : 'func_clk' (path_group 'func_clk')
Timing slack :    3121ps 
Start-point  : A[1]
End-point    : alu_inst/Cout_reg/D

path   2:

        Pin              Type      Fanout Load Slew Delay Arrival   Location    
                                          (fF) (ps)  (ps)   (ps)       (x,   y) 
--------------------------------------------------------------------------------
(clock func_clk)        launch                                  0 R             
(TOP.sdc_line_17_2_1)   ext delay                    +400     400 F             
A[1]                    in port         4  1.3    0    +0     400 F             
alu_inst/A[1] 
  g3755/A                                              +0     400               
  g3755/Y               INVX1           9  3.2   73   +45     445 R             
  g3743/B                                              +0     445               
  g3743/Y               NAND2X1         2  0.6   72   +87     532 F             
  g3729/AN                                             +0     532               
  g3729/Y               NOR2BX1         3  1.1   52   +97     629 F             
  g3699/B                                              +0     629               
  g3699/Y               XNOR2X1         2  0.8   35  +176     804 R             
  g3672/A1                                             +0     804               
  g3672/Y               OAI22X1         2  0.5  103  +101     905 F             
  g3662/B                                              +0     905               
  g3662/Y               NOR2X1          3  1.0   79  +101    1006 R             
  g3644/B                                              +0    1006               
  g3644/Y               NAND2X1         2  0.7   78   +93    1100 F             
  g3627/B                                              +0    1100               
  g3627/Y               XNOR2X1         1  0.4   28  +140    1239 F             
  g3621/B1                                             +0    1239               
  g3621/Y               AOI221X1        1  0.4  107  +110    1349 R             
  g3619/C0                                             +0    1349               
  g3619/Y               OAI211X1        1  0.3  125  +153    1502 F             
  F_reg[3]/D            DFFRHQX1                       +0    1502               
  F_reg[3]/CK           setup                     0  +106    1608 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock func_clk)        capture                              5000 R             
--------------------------------------------------------------------------------
Cost Group   : 'func_clk' (path_group 'func_clk')
Timing slack :    3392ps 
Start-point  : A[1]
End-point    : alu_inst/F_reg[3]/D

path   3:

      Pin            Type      Fanout Load Slew Delay Arrival   Location    
                                      (fF) (ps)  (ps)   (ps)       (x,   y) 
----------------------------------------------------------------------------
(clock func_clk)    launch                                  0 R             
(TOP.sdc_line_20)   ext delay                    +400     400 F             
Cin                 in port         3  0.9    0    +0     400 F             
alu_inst/Cin 
  g3737/A                                          +0     400               
  g3737/Y           OR2X1           4  1.5   54  +116     516 F             
  g3719/A                                          +0     516               
  g3719/Y           NOR2X1          8  3.2  172  +139     655 R             
  g3711/A                                          +0     655               
  g3711/Y           INVX1           7  2.7  106  +149     804 F             
  g3679/A1                                         +0     804               
  g3679/Y           OAI22X1         3  1.0  115  +127     931 R             
  g3662/A                                          +0     931               
  g3662/Y           NOR2X1          3  0.9   61  +101    1032 F             
  g3644/B                                          +0    1032               
  g3644/Y           NAND2X1         2  0.8   53   +55    1087 R             
  g3638/B0                                         +0    1087               
  g3638/Y           OAI21X1         1  0.2   65   +82    1169 F             
  g3625/A1                                         +0    1169               
  g3625/Y           AOI211XL        1  0.4  112  +133    1302 R             
  g3623/C0                                         +0    1302               
  g3623/Y           OAI211X1        1  0.3  126  +155    1457 F             
  F_reg[2]/D        DFFRHQX1                       +0    1457               
  F_reg[2]/CK       setup                     0  +106    1563 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock func_clk)    capture                              5000 R             
----------------------------------------------------------------------------
Cost Group   : 'func_clk' (path_group 'func_clk')
Timing slack :    3437ps 
Start-point  : Cin
End-point    : alu_inst/F_reg[2]/D

path   4:

      Pin            Type      Fanout Load Slew Delay Arrival   Location    
                                      (fF) (ps)  (ps)   (ps)       (x,   y) 
----------------------------------------------------------------------------
(clock func_clk)    launch                                  0 R             
(TOP.sdc_line_20)   ext delay                    +400     400 F             
Cin                 in port         3  0.9    0    +0     400 F             
alu_inst/Cin 
  g3737/A                                          +0     400               
  g3737/Y           OR2X1           4  1.5   54  +116     516 F             
  g3719/A                                          +0     516               
  g3719/Y           NOR2X1          8  3.2  172  +139     655 R             
  g3711/A                                          +0     655               
  g3711/Y           INVX1           7  2.7  106  +149     804 F             
  g3679/A1                                         +0     804               
  g3679/Y           OAI22X1         3  1.0  115  +127     931 R             
  g3662/A                                          +0     931               
  g3662/Y           NOR2X1          3  0.9   61  +101    1032 F             
  g3656/B0                                         +0    1032               
  g3656/Y           AO21XL          1  0.2   26  +111    1143 F             
  g3637/A1                                         +0    1143               
  g3637/Y           AOI211XL        1  0.4  112  +113    1256 R             
  g3632/C0                                         +0    1256               
  g3632/Y           OAI211X1        1  0.3  126  +155    1412 F             
  F_reg[1]/D        DFFRHQX1                       +0    1412               
  F_reg[1]/CK       setup                     0  +106    1518 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock func_clk)    capture                              5000 R             
----------------------------------------------------------------------------
Cost Group   : 'func_clk' (path_group 'func_clk')
Timing slack :    3482ps 
Start-point  : Cin
End-point    : alu_inst/F_reg[1]/D

path   5:

      Pin            Type      Fanout Load Slew Delay Arrival   Location    
                                      (fF) (ps)  (ps)   (ps)       (x,   y) 
----------------------------------------------------------------------------
(clock func_clk)    launch                                  0 R             
(TOP.sdc_line_20)   ext delay                    +400     400 F             
Cin                 in port         3  0.9    0    +0     400 F             
alu_inst/Cin 
  g3737/A                                          +0     400               
  g3737/Y           OR2X1           4  1.5   54  +116     516 F             
  g3719/A                                          +0     516               
  g3719/Y           NOR2X1          8  3.2  172  +139     655 R             
  g3711/A                                          +0     655               
  g3711/Y           INVX1           7  2.7  106  +149     804 F             
  g3679/A1                                         +0     804               
  g3679/Y           OAI22X1         3  1.0  115  +127     931 R             
  g3674/A                                          +0     931               
  g3674/Y           INVX1           1  0.4   39   +84    1015 F             
  g3658/B1                                         +0    1015               
  g3658/Y           AOI221X1        1  0.4  108  +116    1131 R             
  g3647/C0                                         +0    1131               
  g3647/Y           OAI221X1        1  0.3  149  +181    1312 F             
  F_reg[0]/D        DFFRHQX1                       +0    1312               
  F_reg[0]/CK       setup                     0  +117    1429 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock func_clk)    capture                              5000 R             
----------------------------------------------------------------------------
Cost Group   : 'func_clk' (path_group 'func_clk')
Timing slack :    3571ps 
Start-point  : Cin
End-point    : alu_inst/F_reg[0]/D

path   6:

         Pin              Type      Fanout Load Slew Delay Arrival   Location    
                                           (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------------------
(clock func_clk)         launch                                  0 R             
(TOP.sdc_line_21)        ext delay                    +400     400 F             
H[1]                     in port         4  1.2    0    +0     400 F             
shifter_inst/H[1] 
  g258/A                                                +0     400               
  g258/Y                 INVX1           4  1.6   40   +26     426 R             
  g255/B                                                +0     426               
  g255/Y                 NAND2X1         3  0.8   79   +75     501 F             
  g250/AN                                               +0     501               
  g250/Y                 NAND2BX1        1  0.4   60  +114     615 F             
  g249/B0                                               +0     615               
  g249/Y                 OAI2BB1X1       1  0.0   25   +48     664 R             
shifter_inst/O[0] 
O[0]                     out port                       +0     664 R             
(TOP.sdc_line_24_12_1)   ext delay                    +600    1264 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock func_clk)         capture                              5000 R             
---------------------------------------------------------------------------------
Cost Group   : 'func_clk' (path_group 'func_clk')
Timing slack :    3736ps 
Start-point  : H[1]
End-point    : O[0]

path   7:

         Pin              Type      Fanout Load Slew Delay Arrival   Location    
                                           (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------------------
(clock func_clk)         launch                                  0 R             
(TOP.sdc_line_21)        ext delay                    +400     400 F             
H[1]                     in port         4  1.2    0    +0     400 F             
shifter_inst/H[1] 
  g258/A                                                +0     400               
  g258/Y                 INVX1           4  1.6   40   +26     426 R             
  g251/A1                                               +0     426               
  g251/Y                 AOI22X1         1  0.4  103  +104     530 F             
  g247/A1                                               +0     530               
  g247/Y                 OAI22X1         1  0.0   71  +100     630 R             
shifter_inst/O[1] 
O[1]                     out port                       +0     630 R             
(TOP.sdc_line_24_11_1)   ext delay                    +600    1230 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock func_clk)         capture                              5000 R             
---------------------------------------------------------------------------------
Cost Group   : 'func_clk' (path_group 'func_clk')
Timing slack :    3770ps 
Start-point  : H[1]
End-point    : O[1]

path   8:

         Pin              Type      Fanout Load Slew Delay Arrival   Location    
                                           (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------------------
(clock func_clk)         launch                                  0 R             
(TOP.sdc_line_21)        ext delay                    +400     400 F             
H[1]                     in port         4  1.2    0    +0     400 F             
shifter_inst/H[1] 
  g258/A                                                +0     400               
  g258/Y                 INVX1           4  1.6   40   +26     426 R             
  g252/A1                                               +0     426               
  g252/Y                 AOI22X1         1  0.4  103  +104     530 F             
  g246/A1                                               +0     530               
  g246/Y                 OAI22X1         1  0.0   71  +100     630 R             
shifter_inst/O[2] 
O[2]                     out port                       +0     630 R             
(TOP.sdc_line_24_10_1)   ext delay                    +600    1230 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock func_clk)         capture                              5000 R             
---------------------------------------------------------------------------------
Cost Group   : 'func_clk' (path_group 'func_clk')
Timing slack :    3770ps 
Start-point  : H[1]
End-point    : O[2]

path   9:

        Pin              Type      Fanout Load Slew Delay Arrival   Location    
                                          (fF) (ps)  (ps)   (ps)       (x,   y) 
--------------------------------------------------------------------------------
(clock func_clk)        launch                                  0 R             
(TOP.sdc_line_21_9_1)   ext delay                    +400     400 R             
H[0]                    in port         5  2.0    0    +0     400 R             
shifter_inst/H[0] 
  g254/A                                               +0     400               
  g254/Y                NOR2X1          2  0.5   31   +26     426 F             
  g253/A                                               +0     426               
  g253/Y                INVX1           1  0.4   21   +30     456 R             
  g248/B1                                              +0     456               
  g248/Y                OAI32X1         1  0.0   85   +77     533 F             
shifter_inst/O[3] 
O[3]                    out port                       +0     533 F             
(TOP.sdc_line_24)       ext delay                    +600    1133 F             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock func_clk)        capture                              5000 R             
--------------------------------------------------------------------------------
Cost Group   : 'func_clk' (path_group 'func_clk')
Timing slack :    3867ps 
Start-point  : H[0]
End-point    : O[3]

path  10:

      Pin            Type      Fanout Load Slew Delay Arrival   Location    
                                      (fF) (ps)  (ps)   (ps)       (x,   y) 
----------------------------------------------------------------------------
(clock func_clk)    launch                                  0 R             
alu_inst
  Cout_reg/CK                                 0             0 R             
  Cout_reg/Q        DFFRHQX1        1  0.0   14  +227     227 R             
alu_inst/Cout 
Cout                out port                       +0     227 R             
(TOP.sdc_line_23)   ext delay                    +600     827 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock func_clk)    capture                              5000 R             
----------------------------------------------------------------------------
Cost Group   : 'func_clk' (path_group 'func_clk')
Timing slack :    4173ps 
Start-point  : alu_inst/Cout_reg/CK
End-point    : Cout

path  11:

    Pin             Type     Fanout Load Slew Delay Arrival   Location    
                                    (fF) (ps)  (ps)   (ps)       (x,   y) 
--------------------------------------------------------------------------
reset         (a)  in port        1  0.0    0    +0       0 R             
alu_inst/reset 
  g3752/A                                        +0       0               
  g3752/Y     (a)  INVX1          5  0.0    0   +10      10 F             
  F_reg[0]/RN      DFFRHQX1                      +0      10               
--------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : reset
End-point    : alu_inst/F_reg[0]/RN

(a) : Net has asynchronous load pins which are being considered ideal.

path  12:

    Pin             Type     Fanout Load Slew Delay Arrival   Location    
                                    (fF) (ps)  (ps)   (ps)       (x,   y) 
--------------------------------------------------------------------------
reset         (a)  in port        1  0.0    0    +0       0 R             
alu_inst/reset 
  g3752/A                                        +0       0               
  g3752/Y     (a)  INVX1          5  0.0    0   +10      10 F             
  F_reg[1]/RN      DFFRHQX1                      +0      10               
--------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : reset
End-point    : alu_inst/F_reg[1]/RN

(a) : Net has asynchronous load pins which are being considered ideal.

path  13:

    Pin             Type     Fanout Load Slew Delay Arrival   Location    
                                    (fF) (ps)  (ps)   (ps)       (x,   y) 
--------------------------------------------------------------------------
reset         (a)  in port        1  0.0    0    +0       0 R             
alu_inst/reset 
  g3752/A                                        +0       0               
  g3752/Y     (a)  INVX1          5  0.0    0   +10      10 F             
  F_reg[2]/RN      DFFRHQX1                      +0      10               
--------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : reset
End-point    : alu_inst/F_reg[2]/RN

(a) : Net has asynchronous load pins which are being considered ideal.

path  14:

    Pin             Type     Fanout Load Slew Delay Arrival   Location    
                                    (fF) (ps)  (ps)   (ps)       (x,   y) 
--------------------------------------------------------------------------
reset         (a)  in port        1  0.0    0    +0       0 R             
alu_inst/reset 
  g3752/A                                        +0       0               
  g3752/Y     (a)  INVX1          5  0.0    0   +10      10 F             
  F_reg[3]/RN      DFFRHQX1                      +0      10               
--------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : reset
End-point    : alu_inst/F_reg[3]/RN

(a) : Net has asynchronous load pins which are being considered ideal.

path  15:

    Pin             Type     Fanout Load Slew Delay Arrival   Location    
                                    (fF) (ps)  (ps)   (ps)       (x,   y) 
--------------------------------------------------------------------------
reset         (a)  in port        1  0.0    0    +0       0 R             
alu_inst/reset 
  g3752/A                                        +0       0               
  g3752/Y     (a)  INVX1          5  0.0    0   +10      10 F             
  Cout_reg/RN      DFFRHQX1                      +0      10               
--------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : reset
End-point    : alu_inst/Cout_reg/RN

(a) : Net has asynchronous load pins which are being considered ideal.

path  16:

                   Pin                           Type      Fanout Load Slew Delay Arrival   Location    
                                                                  (fF) (ps)  (ps)   (ps)       (x,   y) 
--------------------------------------------------------------------------------------------------------
(clock func_clk)                                launch                                  0 R             
(create_clock_delay_domain_1_func_clk_R_0)      ext delay                      +0       0 R             
clk                                        (i)  in port         5  0.0    0    +0       0 R             
alu_inst/clk (i)
  F_reg[0]/CK                                   DFFRHQX1                       +0       0               
--------------------------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : clk
End-point    : alu_inst/F_reg[0]/CK

(i) : Net is ideal.

path  17:

                   Pin                           Type      Fanout Load Slew Delay Arrival   Location    
                                                                  (fF) (ps)  (ps)   (ps)       (x,   y) 
--------------------------------------------------------------------------------------------------------
(clock func_clk)                                launch                                  0 R             
(create_clock_delay_domain_1_func_clk_R_0)      ext delay                      +0       0 R             
clk                                        (i)  in port         5  0.0    0    +0       0 R             
alu_inst/clk (i)
  F_reg[1]/CK                                   DFFRHQX1                       +0       0               
--------------------------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : clk
End-point    : alu_inst/F_reg[1]/CK

(i) : Net is ideal.

path  18:

                   Pin                           Type      Fanout Load Slew Delay Arrival   Location    
                                                                  (fF) (ps)  (ps)   (ps)       (x,   y) 
--------------------------------------------------------------------------------------------------------
(clock func_clk)                                launch                                  0 R             
(create_clock_delay_domain_1_func_clk_R_0)      ext delay                      +0       0 R             
clk                                        (i)  in port         5  0.0    0    +0       0 R             
alu_inst/clk (i)
  F_reg[2]/CK                                   DFFRHQX1                       +0       0               
--------------------------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : clk
End-point    : alu_inst/F_reg[2]/CK

(i) : Net is ideal.

path  19:

                   Pin                           Type      Fanout Load Slew Delay Arrival   Location    
                                                                  (fF) (ps)  (ps)   (ps)       (x,   y) 
--------------------------------------------------------------------------------------------------------
(clock func_clk)                                launch                                  0 R             
(create_clock_delay_domain_1_func_clk_R_0)      ext delay                      +0       0 R             
clk                                        (i)  in port         5  0.0    0    +0       0 R             
alu_inst/clk (i)
  F_reg[3]/CK                                   DFFRHQX1                       +0       0               
--------------------------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : clk
End-point    : alu_inst/F_reg[3]/CK

(i) : Net is ideal.

path  20:

                   Pin                           Type      Fanout Load Slew Delay Arrival   Location    
                                                                  (fF) (ps)  (ps)   (ps)       (x,   y) 
--------------------------------------------------------------------------------------------------------
(clock func_clk)                                launch                                  0 R             
(create_clock_delay_domain_1_func_clk_R_0)      ext delay                      +0       0 R             
clk                                        (i)  in port         5  0.0    0    +0       0 R             
alu_inst/clk (i)
  Cout_reg/CK                                   DFFRHQX1                       +0       0               
--------------------------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : clk
End-point    : alu_inst/Cout_reg/CK

(i) : Net is ideal.
