# 50-Days-Verilog-Challenge
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
1. Basic Gates : this contains all the basic gate on diffrent modelling types.
2. Adders : This contains half, full, ripple carry, carry lookahead adders.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
