Simulator report for hw2
Sun Apr 20 15:48:54 2025
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 180 nodes    ;
; Simulation Coverage         ;      88.51 % ;
; Total Number of Transitions ; 2914         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Stratix II   ;
; Device                      ; EP2S15F484C3 ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Timing     ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off        ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      88.51 % ;
; Total nodes checked                                 ; 180          ;
; Total output ports checked                          ; 261          ;
; Total output ports with complete 1/0-value coverage ; 231          ;
; Total output ports with no 1/0-value coverage       ; 25           ;
; Total output ports with no 1-value coverage         ; 26           ;
; Total output ports with no 0-value coverage         ; 29           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                                        ; Output Port Name                                                                                                                                 ; Output Port Type ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |My_ckt_2|D_FF:DFF_Y|Q[0]                                                                                                                        ; |My_ckt_2|D_FF:DFF_Y|Q[0]                                                                                                                        ; regout           ;
; |My_ckt_2|D_FF:DFF_Y|Q[1]                                                                                                                        ; |My_ckt_2|D_FF:DFF_Y|Q[1]                                                                                                                        ; regout           ;
; |My_ckt_2|D_FF:DFF_Y|Q[2]                                                                                                                        ; |My_ckt_2|D_FF:DFF_Y|Q[2]                                                                                                                        ; regout           ;
; |My_ckt_2|D_FF:DFF_Y|Q[3]                                                                                                                        ; |My_ckt_2|D_FF:DFF_Y|Q[3]                                                                                                                        ; regout           ;
; |My_ckt_2|D_FF:DFF_Y|Q[4]                                                                                                                        ; |My_ckt_2|D_FF:DFF_Y|Q[4]                                                                                                                        ; regout           ;
; |My_ckt_2|D_FF:DFF_Y|Q[5]                                                                                                                        ; |My_ckt_2|D_FF:DFF_Y|Q[5]                                                                                                                        ; regout           ;
; |My_ckt_2|D_FF:DFF_Y|Q[6]                                                                                                                        ; |My_ckt_2|D_FF:DFF_Y|Q[6]                                                                                                                        ; regout           ;
; |My_ckt_2|D_FF:DFF_Y|Q[7]                                                                                                                        ; |My_ckt_2|D_FF:DFF_Y|Q[7]                                                                                                                        ; regout           ;
; |My_ckt_2|D_FF:DFF_Y|Q[9]                                                                                                                        ; |My_ckt_2|D_FF:DFF_Y|Q[9]                                                                                                                        ; regout           ;
; |My_ckt_2|D_FF:DFF_Y|Q[11]                                                                                                                       ; |My_ckt_2|D_FF:DFF_Y|Q[11]                                                                                                                       ; regout           ;
; |My_ckt_2|D_FF:DFF_Y|Q[12]                                                                                                                       ; |My_ckt_2|D_FF:DFF_Y|Q[12]                                                                                                                       ; regout           ;
; |My_ckt_2|My_ckt_1:U1|Add0~1                                                                                                                     ; |My_ckt_2|My_ckt_1:U1|Add0~1                                                                                                                     ; sumout           ;
; |My_ckt_2|My_ckt_1:U1|Add0~1                                                                                                                     ; |My_ckt_2|My_ckt_1:U1|Add0~2                                                                                                                     ; cout             ;
; |My_ckt_2|My_ckt_1:U1|lpm_mult:Mult0|mult_et01:auto_generated|mac_out1                                                                           ; |My_ckt_2|My_ckt_1:U1|lpm_mult:Mult0|mult_et01:auto_generated|mac_out1                                                                           ; dataout2         ;
; |My_ckt_2|My_ckt_1:U1|lpm_mult:Mult0|mult_et01:auto_generated|mac_out1                                                                           ; |My_ckt_2|My_ckt_1:U1|lpm_mult:Mult0|mult_et01:auto_generated|mac_out1~DATAOUT1                                                                  ; dataout3         ;
; |My_ckt_2|My_ckt_1:U1|lpm_mult:Mult0|mult_et01:auto_generated|mac_out1                                                                           ; |My_ckt_2|My_ckt_1:U1|lpm_mult:Mult0|mult_et01:auto_generated|mac_out1~DATAOUT2                                                                  ; dataout4         ;
; |My_ckt_2|My_ckt_1:U1|lpm_mult:Mult0|mult_et01:auto_generated|mac_out1                                                                           ; |My_ckt_2|My_ckt_1:U1|lpm_mult:Mult0|mult_et01:auto_generated|mac_out1~DATAOUT3                                                                  ; dataout5         ;
; |My_ckt_2|My_ckt_1:U1|lpm_mult:Mult0|mult_et01:auto_generated|mac_out1                                                                           ; |My_ckt_2|My_ckt_1:U1|lpm_mult:Mult0|mult_et01:auto_generated|mac_out1~DATAOUT4                                                                  ; dataout6         ;
; |My_ckt_2|My_ckt_1:U1|lpm_mult:Mult0|mult_et01:auto_generated|mac_out1                                                                           ; |My_ckt_2|My_ckt_1:U1|lpm_mult:Mult0|mult_et01:auto_generated|mac_out1~DATAOUT5                                                                  ; dataout7         ;
; |My_ckt_2|My_ckt_1:U1|lpm_mult:Mult0|mult_et01:auto_generated|mac_out1                                                                           ; |My_ckt_2|My_ckt_1:U1|lpm_mult:Mult0|mult_et01:auto_generated|mac_out1~DATAOUT6                                                                  ; dataout8         ;
; |My_ckt_2|My_ckt_1:U1|lpm_mult:Mult0|mult_et01:auto_generated|mac_out1                                                                           ; |My_ckt_2|My_ckt_1:U1|lpm_mult:Mult0|mult_et01:auto_generated|mac_out1~DATAOUT7                                                                  ; dataout9         ;
; |My_ckt_2|My_ckt_1:U1|lpm_mult:Mult0|mult_et01:auto_generated|mac_out1                                                                           ; |My_ckt_2|My_ckt_1:U1|lpm_mult:Mult0|mult_et01:auto_generated|mac_out1~DATAOUT8                                                                  ; dataout10        ;
; |My_ckt_2|My_ckt_1:U1|lpm_mult:Mult0|mult_et01:auto_generated|mac_out1                                                                           ; |My_ckt_2|My_ckt_1:U1|lpm_mult:Mult0|mult_et01:auto_generated|mac_out1~DATAOUT9                                                                  ; dataout11        ;
; |My_ckt_2|My_ckt_1:U1|lpm_mult:Mult0|mult_et01:auto_generated|mac_out1                                                                           ; |My_ckt_2|My_ckt_1:U1|lpm_mult:Mult0|mult_et01:auto_generated|mac_out1~DATAOUT10                                                                 ; dataout12        ;
; |My_ckt_2|My_ckt_1:U1|lpm_mult:Mult0|mult_et01:auto_generated|mac_out1                                                                           ; |My_ckt_2|My_ckt_1:U1|lpm_mult:Mult0|mult_et01:auto_generated|mac_out1~DATAOUT11                                                                 ; dataout13        ;
; |My_ckt_2|My_ckt_1:U1|lpm_mult:Mult0|mult_et01:auto_generated|mac_out1                                                                           ; |My_ckt_2|My_ckt_1:U1|lpm_mult:Mult0|mult_et01:auto_generated|mac_out1~DATAOUT12                                                                 ; dataout14        ;
; |My_ckt_2|My_ckt_1:U1|lpm_mult:Mult0|mult_et01:auto_generated|mac_out1                                                                           ; |My_ckt_2|My_ckt_1:U1|lpm_mult:Mult0|mult_et01:auto_generated|mac_out1~DATAOUT13                                                                 ; dataout15        ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_8~5                     ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_8~5                     ; sumout           ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_8~5                     ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_8~6                     ; cout             ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|add_sub_0_result_int[0]~1  ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|add_sub_0_result_int[0]~1  ; sumout           ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|add_sub_0_result_int[0]~1  ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|add_sub_0_result_int[0]~3  ; shareout         ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|add_sub_0_result_int[1]~5  ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|add_sub_0_result_int[1]~5  ; sumout           ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|add_sub_1_result_int[0]~1  ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|add_sub_1_result_int[0]~1  ; sumout           ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|add_sub_1_result_int[0]~1  ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|add_sub_1_result_int[0]~3  ; shareout         ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|add_sub_1_result_int[1]~5  ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|add_sub_1_result_int[1]~5  ; sumout           ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|add_sub_1_result_int[1]~5  ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|add_sub_1_result_int[1]~6  ; cout             ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|add_sub_1_result_int[1]~5  ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|add_sub_1_result_int[1]~7  ; shareout         ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|add_sub_1_result_int[2]~9  ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|add_sub_1_result_int[2]~9  ; sumout           ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|add_sub_2_result_int[0]~1  ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|add_sub_2_result_int[0]~1  ; sumout           ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|add_sub_2_result_int[0]~1  ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|add_sub_2_result_int[0]~3  ; shareout         ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|add_sub_2_result_int[1]~5  ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|add_sub_2_result_int[1]~5  ; sumout           ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|add_sub_2_result_int[1]~5  ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|add_sub_2_result_int[1]~6  ; cout             ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|add_sub_2_result_int[1]~5  ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|add_sub_2_result_int[1]~7  ; shareout         ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|add_sub_2_result_int[2]~9  ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|add_sub_2_result_int[2]~9  ; sumout           ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|add_sub_2_result_int[2]~9  ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|add_sub_2_result_int[2]~10 ; cout             ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|add_sub_2_result_int[2]~9  ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|add_sub_2_result_int[2]~11 ; shareout         ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|add_sub_2_result_int[3]~13 ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|add_sub_2_result_int[3]~13 ; sumout           ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_4~5                     ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_4~5                     ; sumout           ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_4~5                     ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_4~6                     ; cout             ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_4~9                     ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_4~9                     ; sumout           ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_4~9                     ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_4~10                    ; cout             ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_4~13                    ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_4~13                    ; sumout           ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_4~13                    ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_4~14                    ; cout             ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_4~17                    ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_4~17                    ; sumout           ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_4~17                    ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_4~18                    ; cout             ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_4~21                    ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_4~21                    ; sumout           ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_5~5                     ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_5~5                     ; sumout           ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_5~5                     ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_5~6                     ; cout             ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_5~9                     ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_5~9                     ; sumout           ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_5~9                     ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_5~10                    ; cout             ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_5~13                    ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_5~13                    ; sumout           ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_5~13                    ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_5~14                    ; cout             ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_5~17                    ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_5~17                    ; sumout           ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_5~17                    ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_5~18                    ; cout             ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_5~21                    ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_5~21                    ; sumout           ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_5~21                    ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_5~22                    ; cout             ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_5~25                    ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_5~25                    ; sumout           ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~5                     ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~5                     ; sumout           ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~5                     ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~6                     ; cout             ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~9                     ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~9                     ; sumout           ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~9                     ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~10                    ; cout             ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~13                    ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~13                    ; sumout           ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~13                    ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~14                    ; cout             ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~17                    ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~17                    ; sumout           ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~17                    ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~18                    ; cout             ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~21                    ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~21                    ; sumout           ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~21                    ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~22                    ; cout             ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~25                    ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~25                    ; sumout           ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~25                    ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~26                    ; cout             ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~29                    ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~29                    ; sumout           ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_7~5                     ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_7~5                     ; sumout           ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_7~5                     ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_7~6                     ; cout             ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_7~9                     ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_7~9                     ; sumout           ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_7~9                     ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_7~10                    ; cout             ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_7~13                    ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_7~13                    ; sumout           ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_7~13                    ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_7~14                    ; cout             ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_7~17                    ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_7~17                    ; sumout           ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_7~17                    ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_7~18                    ; cout             ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_7~21                    ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_7~21                    ; sumout           ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_7~21                    ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_7~22                    ; cout             ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_7~25                    ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_7~25                    ; sumout           ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_7~25                    ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_7~26                    ; cout             ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_7~29                    ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_7~29                    ; sumout           ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_7~29                    ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_7~30                    ; cout             ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_7~33                    ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_7~33                    ; sumout           ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_8~9                     ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_8~9                     ; sumout           ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_8~9                     ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_8~10                    ; cout             ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_8~13                    ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_8~13                    ; sumout           ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_8~13                    ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_8~14                    ; cout             ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_8~17                    ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_8~17                    ; sumout           ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_8~17                    ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_8~18                    ; cout             ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_8~21                    ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_8~21                    ; sumout           ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_8~21                    ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_8~22                    ; cout             ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_8~25                    ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_8~25                    ; sumout           ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_8~25                    ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_8~26                    ; cout             ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_8~29                    ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_8~29                    ; sumout           ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_8~29                    ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_8~30                    ; cout             ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_8~33                    ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_8~33                    ; sumout           ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_8~33                    ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_8~34                    ; cout             ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_8~37                    ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_8~37                    ; sumout           ;
; |My_ckt_2|My_ckt_1:U1|Add0~5                                                                                                                     ; |My_ckt_2|My_ckt_1:U1|Add0~5                                                                                                                     ; sumout           ;
; |My_ckt_2|My_ckt_1:U1|Add0~5                                                                                                                     ; |My_ckt_2|My_ckt_1:U1|Add0~6                                                                                                                     ; cout             ;
; |My_ckt_2|My_ckt_1:U1|Add0~9                                                                                                                     ; |My_ckt_2|My_ckt_1:U1|Add0~9                                                                                                                     ; sumout           ;
; |My_ckt_2|My_ckt_1:U1|Add0~9                                                                                                                     ; |My_ckt_2|My_ckt_1:U1|Add0~10                                                                                                                    ; cout             ;
; |My_ckt_2|My_ckt_1:U1|Add0~13                                                                                                                    ; |My_ckt_2|My_ckt_1:U1|Add0~13                                                                                                                    ; sumout           ;
; |My_ckt_2|My_ckt_1:U1|Add0~13                                                                                                                    ; |My_ckt_2|My_ckt_1:U1|Add0~14                                                                                                                    ; cout             ;
; |My_ckt_2|My_ckt_1:U1|Add0~17                                                                                                                    ; |My_ckt_2|My_ckt_1:U1|Add0~17                                                                                                                    ; sumout           ;
; |My_ckt_2|My_ckt_1:U1|Add0~17                                                                                                                    ; |My_ckt_2|My_ckt_1:U1|Add0~18                                                                                                                    ; cout             ;
; |My_ckt_2|My_ckt_1:U1|Add0~21                                                                                                                    ; |My_ckt_2|My_ckt_1:U1|Add0~21                                                                                                                    ; sumout           ;
; |My_ckt_2|My_ckt_1:U1|Add0~21                                                                                                                    ; |My_ckt_2|My_ckt_1:U1|Add0~22                                                                                                                    ; cout             ;
; |My_ckt_2|My_ckt_1:U1|Add0~25                                                                                                                    ; |My_ckt_2|My_ckt_1:U1|Add0~25                                                                                                                    ; sumout           ;
; |My_ckt_2|My_ckt_1:U1|Add0~25                                                                                                                    ; |My_ckt_2|My_ckt_1:U1|Add0~26                                                                                                                    ; cout             ;
; |My_ckt_2|My_ckt_1:U1|Add0~29                                                                                                                    ; |My_ckt_2|My_ckt_1:U1|Add0~29                                                                                                                    ; sumout           ;
; |My_ckt_2|My_ckt_1:U1|lpm_mult:Mult0|mult_et01:auto_generated|mac_mult2                                                                          ; |My_ckt_2|My_ckt_1:U1|lpm_mult:Mult0|mult_et01:auto_generated|mac_mult2                                                                          ; dataout2         ;
; |My_ckt_2|My_ckt_1:U1|lpm_mult:Mult0|mult_et01:auto_generated|mac_mult2                                                                          ; |My_ckt_2|My_ckt_1:U1|lpm_mult:Mult0|mult_et01:auto_generated|mac_mult2~DATAOUT1                                                                 ; dataout3         ;
; |My_ckt_2|My_ckt_1:U1|lpm_mult:Mult0|mult_et01:auto_generated|mac_mult2                                                                          ; |My_ckt_2|My_ckt_1:U1|lpm_mult:Mult0|mult_et01:auto_generated|mac_mult2~DATAOUT2                                                                 ; dataout4         ;
; |My_ckt_2|My_ckt_1:U1|lpm_mult:Mult0|mult_et01:auto_generated|mac_mult2                                                                          ; |My_ckt_2|My_ckt_1:U1|lpm_mult:Mult0|mult_et01:auto_generated|mac_mult2~DATAOUT3                                                                 ; dataout5         ;
; |My_ckt_2|My_ckt_1:U1|lpm_mult:Mult0|mult_et01:auto_generated|mac_mult2                                                                          ; |My_ckt_2|My_ckt_1:U1|lpm_mult:Mult0|mult_et01:auto_generated|mac_mult2~DATAOUT4                                                                 ; dataout6         ;
; |My_ckt_2|My_ckt_1:U1|lpm_mult:Mult0|mult_et01:auto_generated|mac_mult2                                                                          ; |My_ckt_2|My_ckt_1:U1|lpm_mult:Mult0|mult_et01:auto_generated|mac_mult2~DATAOUT5                                                                 ; dataout7         ;
; |My_ckt_2|My_ckt_1:U1|lpm_mult:Mult0|mult_et01:auto_generated|mac_mult2                                                                          ; |My_ckt_2|My_ckt_1:U1|lpm_mult:Mult0|mult_et01:auto_generated|mac_mult2~DATAOUT6                                                                 ; dataout8         ;
; |My_ckt_2|My_ckt_1:U1|lpm_mult:Mult0|mult_et01:auto_generated|mac_mult2                                                                          ; |My_ckt_2|My_ckt_1:U1|lpm_mult:Mult0|mult_et01:auto_generated|mac_mult2~DATAOUT7                                                                 ; dataout9         ;
; |My_ckt_2|My_ckt_1:U1|lpm_mult:Mult0|mult_et01:auto_generated|mac_mult2                                                                          ; |My_ckt_2|My_ckt_1:U1|lpm_mult:Mult0|mult_et01:auto_generated|mac_mult2~DATAOUT8                                                                 ; dataout10        ;
; |My_ckt_2|My_ckt_1:U1|lpm_mult:Mult0|mult_et01:auto_generated|mac_mult2                                                                          ; |My_ckt_2|My_ckt_1:U1|lpm_mult:Mult0|mult_et01:auto_generated|mac_mult2~DATAOUT9                                                                 ; dataout11        ;
; |My_ckt_2|My_ckt_1:U1|lpm_mult:Mult0|mult_et01:auto_generated|mac_mult2                                                                          ; |My_ckt_2|My_ckt_1:U1|lpm_mult:Mult0|mult_et01:auto_generated|mac_mult2~DATAOUT10                                                                ; dataout12        ;
; |My_ckt_2|My_ckt_1:U1|lpm_mult:Mult0|mult_et01:auto_generated|mac_mult2                                                                          ; |My_ckt_2|My_ckt_1:U1|lpm_mult:Mult0|mult_et01:auto_generated|mac_mult2~DATAOUT11                                                                ; dataout13        ;
; |My_ckt_2|My_ckt_1:U1|lpm_mult:Mult0|mult_et01:auto_generated|mac_mult2                                                                          ; |My_ckt_2|My_ckt_1:U1|lpm_mult:Mult0|mult_et01:auto_generated|mac_mult2~DATAOUT12                                                                ; dataout14        ;
; |My_ckt_2|My_ckt_1:U1|lpm_mult:Mult0|mult_et01:auto_generated|mac_mult2                                                                          ; |My_ckt_2|My_ckt_1:U1|lpm_mult:Mult0|mult_et01:auto_generated|mac_mult2~DATAOUT13                                                                ; dataout15        ;
; |My_ckt_2|My_ckt_1:U1|Mux8~0                                                                                                                     ; |My_ckt_2|My_ckt_1:U1|Mux8~0                                                                                                                     ; combout          ;
; |My_ckt_2|My_ckt_1:U1|Mux9~0                                                                                                                     ; |My_ckt_2|My_ckt_1:U1|Mux9~0                                                                                                                     ; combout          ;
; |My_ckt_2|My_ckt_1:U1|Mux10~0                                                                                                                    ; |My_ckt_2|My_ckt_1:U1|Mux10~0                                                                                                                    ; combout          ;
; |My_ckt_2|My_ckt_1:U1|Mux11~0                                                                                                                    ; |My_ckt_2|My_ckt_1:U1|Mux11~0                                                                                                                    ; combout          ;
; |My_ckt_2|My_ckt_1:U1|Mux12~0                                                                                                                    ; |My_ckt_2|My_ckt_1:U1|Mux12~0                                                                                                                    ; combout          ;
; |My_ckt_2|My_ckt_1:U1|Mux13~0                                                                                                                    ; |My_ckt_2|My_ckt_1:U1|Mux13~0                                                                                                                    ; combout          ;
; |My_ckt_2|My_ckt_1:U1|Mux14~0                                                                                                                    ; |My_ckt_2|My_ckt_1:U1|Mux14~0                                                                                                                    ; combout          ;
; |My_ckt_2|My_ckt_1:U1|Mux15~0                                                                                                                    ; |My_ckt_2|My_ckt_1:U1|Mux15~0                                                                                                                    ; combout          ;
; |My_ckt_2|D_FF:DFF_B|Q[0]~_Duplicate_1                                                                                                           ; |My_ckt_2|D_FF:DFF_B|Q[0]~_Duplicate_1                                                                                                           ; regout           ;
; |My_ckt_2|D_FF:DFF_A|Q[0]~_Duplicate_1                                                                                                           ; |My_ckt_2|D_FF:DFF_A|Q[0]~_Duplicate_1                                                                                                           ; regout           ;
; |My_ckt_2|D_FF:DFF_A|Q[7]~_Duplicate_1                                                                                                           ; |My_ckt_2|D_FF:DFF_A|Q[7]~_Duplicate_1                                                                                                           ; regout           ;
; |My_ckt_2|D_FF:DFF_B|Q[1]~_Duplicate_1                                                                                                           ; |My_ckt_2|D_FF:DFF_B|Q[1]~_Duplicate_1                                                                                                           ; regout           ;
; |My_ckt_2|D_FF:DFF_B|Q[2]~_Duplicate_1                                                                                                           ; |My_ckt_2|D_FF:DFF_B|Q[2]~_Duplicate_1                                                                                                           ; regout           ;
; |My_ckt_2|D_FF:DFF_B|Q[7]~_Duplicate_1                                                                                                           ; |My_ckt_2|D_FF:DFF_B|Q[7]~_Duplicate_1                                                                                                           ; regout           ;
; |My_ckt_2|D_FF:DFF_B|Q[6]~_Duplicate_1                                                                                                           ; |My_ckt_2|D_FF:DFF_B|Q[6]~_Duplicate_1                                                                                                           ; regout           ;
; |My_ckt_2|D_FF:DFF_B|Q[4]~_Duplicate_1                                                                                                           ; |My_ckt_2|D_FF:DFF_B|Q[4]~_Duplicate_1                                                                                                           ; regout           ;
; |My_ckt_2|D_FF:DFF_B|Q[5]~_Duplicate_1                                                                                                           ; |My_ckt_2|D_FF:DFF_B|Q[5]~_Duplicate_1                                                                                                           ; regout           ;
; |My_ckt_2|D_FF:DFF_B|Q[3]~_Duplicate_1                                                                                                           ; |My_ckt_2|D_FF:DFF_B|Q[3]~_Duplicate_1                                                                                                           ; regout           ;
; |My_ckt_2|D_FF:DFF_Y|Q[0]~0                                                                                                                      ; |My_ckt_2|D_FF:DFF_Y|Q[0]~0                                                                                                                      ; combout          ;
; |My_ckt_2|D_FF:DFF_A|Q[6]~_Duplicate_1                                                                                                           ; |My_ckt_2|D_FF:DFF_A|Q[6]~_Duplicate_1                                                                                                           ; regout           ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[0]~128            ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[0]~128            ; combout          ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[9]~129            ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[9]~129            ; combout          ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[8]~130            ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[8]~130            ; combout          ;
; |My_ckt_2|D_FF:DFF_A|Q[4]~_Duplicate_1                                                                                                           ; |My_ckt_2|D_FF:DFF_A|Q[4]~_Duplicate_1                                                                                                           ; regout           ;
; |My_ckt_2|D_FF:DFF_Y|Q[0]~1                                                                                                                      ; |My_ckt_2|D_FF:DFF_Y|Q[0]~1                                                                                                                      ; combout          ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|selnose[27]                ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|selnose[27]                ; combout          ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[18]~131           ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[18]~131           ; combout          ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[27]~132           ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[27]~132           ; combout          ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[26]~133           ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[26]~133           ; combout          ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[16]~134           ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[16]~134           ; combout          ;
; |My_ckt_2|D_FF:DFF_A|Q[3]~_Duplicate_1                                                                                                           ; |My_ckt_2|D_FF:DFF_A|Q[3]~_Duplicate_1                                                                                                           ; regout           ;
; |My_ckt_2|D_FF:DFF_Y|Q[0]~2                                                                                                                      ; |My_ckt_2|D_FF:DFF_Y|Q[0]~2                                                                                                                      ; combout          ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[34]~135           ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[34]~135           ; combout          ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[24]~136           ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[24]~136           ; combout          ;
; |My_ckt_2|D_FF:DFF_A|Q[2]~_Duplicate_1                                                                                                           ; |My_ckt_2|D_FF:DFF_A|Q[2]~_Duplicate_1                                                                                                           ; regout           ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|selnose[45]                ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|selnose[45]                ; combout          ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|selnose[36]                ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|selnose[36]                ; combout          ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[36]~137           ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[36]~137           ; combout          ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[45]~138           ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[45]~138           ; combout          ;
; |My_ckt_2|D_FF:DFF_Y|Q[0]~3                                                                                                                      ; |My_ckt_2|D_FF:DFF_Y|Q[0]~3                                                                                                                      ; combout          ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[44]~139           ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[44]~139           ; combout          ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[42]~140           ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[42]~140           ; combout          ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[32]~141           ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[32]~141           ; combout          ;
; |My_ckt_2|D_FF:DFF_A|Q[1]~_Duplicate_1                                                                                                           ; |My_ckt_2|D_FF:DFF_A|Q[1]~_Duplicate_1                                                                                                           ; regout           ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|selnose[54]                ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|selnose[54]                ; combout          ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[52]~142           ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[52]~142           ; combout          ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[50]~143           ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[50]~143           ; combout          ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[40]~144           ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[40]~144           ; combout          ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[56]~145           ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[56]~145           ; combout          ;
; |My_ckt_2|D_FF:DFF_S|Q[0]                                                                                                                        ; |My_ckt_2|D_FF:DFF_S|Q[0]                                                                                                                        ; regout           ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[57]~146           ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[57]~146           ; combout          ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[58]~147           ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[58]~147           ; combout          ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[59]~148           ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[59]~148           ; combout          ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[60]~149           ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[60]~149           ; combout          ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[61]~150           ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[61]~150           ; combout          ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[62]~151           ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[62]~151           ; combout          ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[63]~152           ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[63]~152           ; combout          ;
; |My_ckt_2|My_ckt_1:U1|Mux7~0                                                                                                                     ; |My_ckt_2|My_ckt_1:U1|Mux7~0                                                                                                                     ; combout          ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[42]~153           ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[42]~153           ; combout          ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[44]~154           ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[44]~154           ; combout          ;
; |My_ckt_2|Y[0]                                                                                                                                   ; |My_ckt_2|Y[0]                                                                                                                                   ; padio            ;
; |My_ckt_2|Y[1]                                                                                                                                   ; |My_ckt_2|Y[1]                                                                                                                                   ; padio            ;
; |My_ckt_2|Y[2]                                                                                                                                   ; |My_ckt_2|Y[2]                                                                                                                                   ; padio            ;
; |My_ckt_2|Y[3]                                                                                                                                   ; |My_ckt_2|Y[3]                                                                                                                                   ; padio            ;
; |My_ckt_2|Y[4]                                                                                                                                   ; |My_ckt_2|Y[4]                                                                                                                                   ; padio            ;
; |My_ckt_2|Y[5]                                                                                                                                   ; |My_ckt_2|Y[5]                                                                                                                                   ; padio            ;
; |My_ckt_2|Y[6]                                                                                                                                   ; |My_ckt_2|Y[6]                                                                                                                                   ; padio            ;
; |My_ckt_2|Y[7]                                                                                                                                   ; |My_ckt_2|Y[7]                                                                                                                                   ; padio            ;
; |My_ckt_2|Y[9]                                                                                                                                   ; |My_ckt_2|Y[9]                                                                                                                                   ; padio            ;
; |My_ckt_2|Y[11]                                                                                                                                  ; |My_ckt_2|Y[11]                                                                                                                                  ; padio            ;
; |My_ckt_2|Y[12]                                                                                                                                  ; |My_ckt_2|Y[12]                                                                                                                                  ; padio            ;
; |My_ckt_2|clk                                                                                                                                    ; |My_ckt_2|clk~corein                                                                                                                             ; combout          ;
; |My_ckt_2|B[0]                                                                                                                                   ; |My_ckt_2|B[0]~corein                                                                                                                            ; combout          ;
; |My_ckt_2|A[0]                                                                                                                                   ; |My_ckt_2|A[0]~corein                                                                                                                            ; combout          ;
; |My_ckt_2|A[7]                                                                                                                                   ; |My_ckt_2|A[7]~corein                                                                                                                            ; combout          ;
; |My_ckt_2|B[1]                                                                                                                                   ; |My_ckt_2|B[1]~corein                                                                                                                            ; combout          ;
; |My_ckt_2|B[2]                                                                                                                                   ; |My_ckt_2|B[2]~corein                                                                                                                            ; combout          ;
; |My_ckt_2|B[7]                                                                                                                                   ; |My_ckt_2|B[7]~corein                                                                                                                            ; combout          ;
; |My_ckt_2|B[6]                                                                                                                                   ; |My_ckt_2|B[6]~corein                                                                                                                            ; combout          ;
; |My_ckt_2|B[4]                                                                                                                                   ; |My_ckt_2|B[4]~corein                                                                                                                            ; combout          ;
; |My_ckt_2|B[5]                                                                                                                                   ; |My_ckt_2|B[5]~corein                                                                                                                            ; combout          ;
; |My_ckt_2|B[3]                                                                                                                                   ; |My_ckt_2|B[3]~corein                                                                                                                            ; combout          ;
; |My_ckt_2|A[6]                                                                                                                                   ; |My_ckt_2|A[6]~corein                                                                                                                            ; combout          ;
; |My_ckt_2|A[5]                                                                                                                                   ; |My_ckt_2|A[5]~corein                                                                                                                            ; combout          ;
; |My_ckt_2|A[4]                                                                                                                                   ; |My_ckt_2|A[4]~corein                                                                                                                            ; combout          ;
; |My_ckt_2|A[3]                                                                                                                                   ; |My_ckt_2|A[3]~corein                                                                                                                            ; combout          ;
; |My_ckt_2|A[2]                                                                                                                                   ; |My_ckt_2|A[2]~corein                                                                                                                            ; combout          ;
; |My_ckt_2|A[1]                                                                                                                                   ; |My_ckt_2|A[1]~corein                                                                                                                            ; combout          ;
; |My_ckt_2|S[1]                                                                                                                                   ; |My_ckt_2|S[1]~corein                                                                                                                            ; combout          ;
; |My_ckt_2|S[0]                                                                                                                                   ; |My_ckt_2|S[0]~corein                                                                                                                            ; combout          ;
; |My_ckt_2|clk~clkctrl                                                                                                                            ; |My_ckt_2|clk~clkctrl                                                                                                                            ; outclk           ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[8]~130DUPLICATE   ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[8]~130DUPLICATE   ; combout          ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|selnose[27]~DUPLICATE      ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|selnose[27]~DUPLICATE      ; combout          ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[50]~143DUPLICATE  ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[50]~143DUPLICATE  ; combout          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                                       ; Output Port Name                                                                                                                                ; Output Port Type ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |My_ckt_2|D_FF:DFF_Y|Q[8]                                                                                                                       ; |My_ckt_2|D_FF:DFF_Y|Q[8]                                                                                                                       ; regout           ;
; |My_ckt_2|D_FF:DFF_Y|Q[10]                                                                                                                      ; |My_ckt_2|D_FF:DFF_Y|Q[10]                                                                                                                      ; regout           ;
; |My_ckt_2|D_FF:DFF_Y|Q[13]                                                                                                                      ; |My_ckt_2|D_FF:DFF_Y|Q[13]                                                                                                                      ; regout           ;
; |My_ckt_2|D_FF:DFF_Y|Q[14]                                                                                                                      ; |My_ckt_2|D_FF:DFF_Y|Q[14]                                                                                                                      ; regout           ;
; |My_ckt_2|D_FF:DFF_Y|Q[15]                                                                                                                      ; |My_ckt_2|D_FF:DFF_Y|Q[15]                                                                                                                      ; regout           ;
; |My_ckt_2|My_ckt_1:U1|lpm_mult:Mult0|mult_et01:auto_generated|mac_out1                                                                          ; |My_ckt_2|My_ckt_1:U1|lpm_mult:Mult0|mult_et01:auto_generated|mac_out1~DATAOUT14                                                                ; dataout16        ;
; |My_ckt_2|My_ckt_1:U1|lpm_mult:Mult0|mult_et01:auto_generated|mac_out1                                                                          ; |My_ckt_2|My_ckt_1:U1|lpm_mult:Mult0|mult_et01:auto_generated|mac_out1~DATAOUT15                                                                ; dataout17        ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_8~2                    ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_8~2                    ; cout             ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|add_sub_0_result_int[0]~1 ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|add_sub_0_result_int[0]~2 ; cout             ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|add_sub_1_result_int[0]~1 ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|add_sub_1_result_int[0]~2 ; cout             ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|add_sub_2_result_int[0]~1 ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|add_sub_2_result_int[0]~2 ; cout             ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_4~2                    ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_4~2                    ; cout             ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_5~2                    ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_5~2                    ; cout             ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~2                    ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~2                    ; cout             ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_7~2                    ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_7~2                    ; cout             ;
; |My_ckt_2|My_ckt_1:U1|lpm_mult:Mult0|mult_et01:auto_generated|mac_mult2                                                                         ; |My_ckt_2|My_ckt_1:U1|lpm_mult:Mult0|mult_et01:auto_generated|mac_mult2~2                                                                       ; dataout0         ;
; |My_ckt_2|My_ckt_1:U1|lpm_mult:Mult0|mult_et01:auto_generated|mac_mult2                                                                         ; |My_ckt_2|My_ckt_1:U1|lpm_mult:Mult0|mult_et01:auto_generated|mac_mult2~3                                                                       ; dataout1         ;
; |My_ckt_2|My_ckt_1:U1|lpm_mult:Mult0|mult_et01:auto_generated|mac_mult2                                                                         ; |My_ckt_2|My_ckt_1:U1|lpm_mult:Mult0|mult_et01:auto_generated|mac_mult2~DATAOUT14                                                               ; dataout16        ;
; |My_ckt_2|My_ckt_1:U1|lpm_mult:Mult0|mult_et01:auto_generated|mac_mult2                                                                         ; |My_ckt_2|My_ckt_1:U1|lpm_mult:Mult0|mult_et01:auto_generated|mac_mult2~DATAOUT15                                                               ; dataout17        ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|selnose[18]               ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|selnose[18]               ; combout          ;
; |My_ckt_2|D_FF:DFF_Y|Q[0]~4                                                                                                                     ; |My_ckt_2|D_FF:DFF_Y|Q[0]~4                                                                                                                     ; combout          ;
; |My_ckt_2|Y[8]                                                                                                                                  ; |My_ckt_2|Y[8]                                                                                                                                  ; padio            ;
; |My_ckt_2|Y[10]                                                                                                                                 ; |My_ckt_2|Y[10]                                                                                                                                 ; padio            ;
; |My_ckt_2|Y[13]                                                                                                                                 ; |My_ckt_2|Y[13]                                                                                                                                 ; padio            ;
; |My_ckt_2|Y[14]                                                                                                                                 ; |My_ckt_2|Y[14]                                                                                                                                 ; padio            ;
; |My_ckt_2|Y[15]                                                                                                                                 ; |My_ckt_2|Y[15]                                                                                                                                 ; padio            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                                       ; Output Port Name                                                                                                                                ; Output Port Type ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |My_ckt_2|D_FF:DFF_Y|Q[8]                                                                                                                       ; |My_ckt_2|D_FF:DFF_Y|Q[8]                                                                                                                       ; regout           ;
; |My_ckt_2|D_FF:DFF_Y|Q[10]                                                                                                                      ; |My_ckt_2|D_FF:DFF_Y|Q[10]                                                                                                                      ; regout           ;
; |My_ckt_2|D_FF:DFF_Y|Q[13]                                                                                                                      ; |My_ckt_2|D_FF:DFF_Y|Q[13]                                                                                                                      ; regout           ;
; |My_ckt_2|D_FF:DFF_Y|Q[14]                                                                                                                      ; |My_ckt_2|D_FF:DFF_Y|Q[14]                                                                                                                      ; regout           ;
; |My_ckt_2|D_FF:DFF_Y|Q[15]                                                                                                                      ; |My_ckt_2|D_FF:DFF_Y|Q[15]                                                                                                                      ; regout           ;
; |My_ckt_2|My_ckt_1:U1|lpm_mult:Mult0|mult_et01:auto_generated|mac_out1                                                                          ; |My_ckt_2|My_ckt_1:U1|lpm_mult:Mult0|mult_et01:auto_generated|mac_out1~DATAOUT14                                                                ; dataout16        ;
; |My_ckt_2|My_ckt_1:U1|lpm_mult:Mult0|mult_et01:auto_generated|mac_out1                                                                          ; |My_ckt_2|My_ckt_1:U1|lpm_mult:Mult0|mult_et01:auto_generated|mac_out1~DATAOUT15                                                                ; dataout17        ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_8~2                    ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_8~2                    ; cout             ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|add_sub_0_result_int[0]~1 ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|add_sub_0_result_int[0]~2 ; cout             ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|add_sub_1_result_int[0]~1 ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|add_sub_1_result_int[0]~2 ; cout             ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|add_sub_2_result_int[0]~1 ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|add_sub_2_result_int[0]~2 ; cout             ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_4~2                    ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_4~2                    ; cout             ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_5~2                    ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_5~2                    ; cout             ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~2                    ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~2                    ; cout             ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_7~2                    ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_7~2                    ; cout             ;
; |My_ckt_2|My_ckt_1:U1|lpm_mult:Mult0|mult_et01:auto_generated|mac_mult2                                                                         ; |My_ckt_2|My_ckt_1:U1|lpm_mult:Mult0|mult_et01:auto_generated|mac_mult2~2                                                                       ; dataout0         ;
; |My_ckt_2|My_ckt_1:U1|lpm_mult:Mult0|mult_et01:auto_generated|mac_mult2                                                                         ; |My_ckt_2|My_ckt_1:U1|lpm_mult:Mult0|mult_et01:auto_generated|mac_mult2~3                                                                       ; dataout1         ;
; |My_ckt_2|My_ckt_1:U1|lpm_mult:Mult0|mult_et01:auto_generated|mac_mult2                                                                         ; |My_ckt_2|My_ckt_1:U1|lpm_mult:Mult0|mult_et01:auto_generated|mac_mult2~DATAOUT14                                                               ; dataout16        ;
; |My_ckt_2|My_ckt_1:U1|lpm_mult:Mult0|mult_et01:auto_generated|mac_mult2                                                                         ; |My_ckt_2|My_ckt_1:U1|lpm_mult:Mult0|mult_et01:auto_generated|mac_mult2~DATAOUT15                                                               ; dataout17        ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|selnose[0]                ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|selnose[0]                ; combout          ;
; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|selnose[9]                ; |My_ckt_2|My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|selnose[9]                ; combout          ;
; |My_ckt_2|D_FF:DFF_A|Q[5]~_Duplicate_1                                                                                                          ; |My_ckt_2|D_FF:DFF_A|Q[5]~_Duplicate_1                                                                                                          ; regout           ;
; |My_ckt_2|D_FF:DFF_S|Q[1]                                                                                                                       ; |My_ckt_2|D_FF:DFF_S|Q[1]                                                                                                                       ; regout           ;
; |My_ckt_2|D_FF:DFF_Y|Q[0]~4                                                                                                                     ; |My_ckt_2|D_FF:DFF_Y|Q[0]~4                                                                                                                     ; combout          ;
; |My_ckt_2|Y[8]                                                                                                                                  ; |My_ckt_2|Y[8]                                                                                                                                  ; padio            ;
; |My_ckt_2|Y[10]                                                                                                                                 ; |My_ckt_2|Y[10]                                                                                                                                 ; padio            ;
; |My_ckt_2|Y[13]                                                                                                                                 ; |My_ckt_2|Y[13]                                                                                                                                 ; padio            ;
; |My_ckt_2|Y[14]                                                                                                                                 ; |My_ckt_2|Y[14]                                                                                                                                 ; padio            ;
; |My_ckt_2|Y[15]                                                                                                                                 ; |My_ckt_2|Y[15]                                                                                                                                 ; padio            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Sun Apr 20 15:48:53 2025
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off hw2 -c hw2
Info: Using vector source file "D:/00 A-l/VLSI/hw2/hw2.vwf"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      88.51 %
Info: Number of transitions in simulation is 2914
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 173 megabytes
    Info: Processing ended: Sun Apr 20 15:48:54 2025
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


