#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Jul 27 20:08:05 2020
# Process ID: 13200
# Current directory: E:/Xilinx/projects/Chapter17/Color_Track_Demo/Color_Track_Demo/Color_Track_Demo.runs/impl_1
# Command line: vivado.exe -log Color_Track_Demo.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source Color_Track_Demo.tcl -notrace
# Log file: E:/Xilinx/projects/Chapter17/Color_Track_Demo/Color_Track_Demo/Color_Track_Demo.runs/impl_1/Color_Track_Demo.vdi
# Journal file: E:/Xilinx/projects/Chapter17/Color_Track_Demo/Color_Track_Demo/Color_Track_Demo.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source Color_Track_Demo.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Xilinx/projects/Chapter17/Color_Track_Demo/Color_Track_Demo/IP_Core'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is E:/Xilinx/projects/Chapter17/Color_Track_Demo/Color_Track_Demo/Color_Track_Demo.cache/ip 
Command: link_design -top Color_Track_Demo -part xc7s15ftgb196-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'e:/Xilinx/projects/Chapter17/Color_Track_Demo/Color_Track_Demo/Color_Track_Demo.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.dcp' for cell 'Mini_HDMI_Driver'
INFO: [Project 1-454] Reading design checkpoint 'e:/Xilinx/projects/Chapter17/Color_Track_Demo/Color_Track_Demo/Color_Track_Demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_10'
INFO: [Project 1-454] Reading design checkpoint 'e:/Xilinx/projects/Chapter17/Color_Track_Demo/Color_Track_Demo/Color_Track_Demo.srcs/sources_1/ip/Word_Rom/Word_Rom.dcp' for cell 'Image_Process_0/Menu_0/Res_Show/Rom_Word'
INFO: [Project 1-454] Reading design checkpoint 'e:/Xilinx/projects/Chapter17/Color_Track_Demo/Color_Track_Demo/Color_Track_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/csi2_d_phy_rx_0.dcp' for cell 'MIPI_Trans_Driver/Data_Read'
INFO: [Project 1-454] Reading design checkpoint 'e:/Xilinx/projects/Chapter17/Color_Track_Demo/Color_Track_Demo/Color_Track_Demo.srcs/sources_1/ip/csi_to_axis_0/csi_to_axis_0.dcp' for cell 'MIPI_Trans_Driver/Data_To_Csi'
INFO: [Project 1-454] Reading design checkpoint 'e:/Xilinx/projects/Chapter17/Color_Track_Demo/Color_Track_Demo/Color_Track_Demo.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.dcp' for cell 'MIPI_Trans_Driver/camera_clock'
INFO: [Project 1-454] Reading design checkpoint 'e:/Xilinx/projects/Chapter17/Color_Track_Demo/Color_Track_Demo/Color_Track_Demo.srcs/sources_1/ip/RAM_Line/RAM_Line.dcp' for cell 'MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff0'
INFO: [Project 1-454] Reading design checkpoint 'e:/Xilinx/projects/Chapter17/Color_Track_Demo/Color_Track_Demo/Color_Track_Demo.srcs/sources_1/ip/AXIS_Data_RAM/AXIS_Data_RAM.dcp' for cell 'MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS'
INFO: [Netlist 29-17] Analyzing 110 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7s15ftgb196-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. MIPI_Trans_Driver/camera_clock/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'MIPI_Trans_Driver/camera_clock/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [e:/Xilinx/projects/Chapter17/Color_Track_Demo/Color_Track_Demo/Color_Track_Demo.srcs/sources_1/ip/rgb2dvi_0/src/rgb2dvi.xdc] for cell 'Mini_HDMI_Driver/U0'
Finished Parsing XDC File [e:/Xilinx/projects/Chapter17/Color_Track_Demo/Color_Track_Demo/Color_Track_Demo.srcs/sources_1/ip/rgb2dvi_0/src/rgb2dvi.xdc] for cell 'Mini_HDMI_Driver/U0'
Parsing XDC File [e:/Xilinx/projects/Chapter17/Color_Track_Demo/Color_Track_Demo/Color_Track_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.xdc] for cell 'MIPI_Trans_Driver/Data_Read/U0'
Finished Parsing XDC File [e:/Xilinx/projects/Chapter17/Color_Track_Demo/Color_Track_Demo/Color_Track_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.xdc] for cell 'MIPI_Trans_Driver/Data_Read/U0'
Parsing XDC File [e:/Xilinx/projects/Chapter17/Color_Track_Demo/Color_Track_Demo/Color_Track_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis.xdc] for cell 'MIPI_Trans_Driver/Data_To_Csi/U0'
Finished Parsing XDC File [e:/Xilinx/projects/Chapter17/Color_Track_Demo/Color_Track_Demo/Color_Track_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis.xdc] for cell 'MIPI_Trans_Driver/Data_To_Csi/U0'
Parsing XDC File [e:/Xilinx/projects/Chapter17/Color_Track_Demo/Color_Track_Demo/Color_Track_Demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_10/inst'
Finished Parsing XDC File [e:/Xilinx/projects/Chapter17/Color_Track_Demo/Color_Track_Demo/Color_Track_Demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_10/inst'
Parsing XDC File [e:/Xilinx/projects/Chapter17/Color_Track_Demo/Color_Track_Demo/Color_Track_Demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_10/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [e:/Xilinx/projects/Chapter17/Color_Track_Demo/Color_Track_Demo/Color_Track_Demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [e:/Xilinx/projects/Chapter17/Color_Track_Demo/Color_Track_Demo/Color_Track_Demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1064.430 ; gain = 460.719
Finished Parsing XDC File [e:/Xilinx/projects/Chapter17/Color_Track_Demo/Color_Track_Demo/Color_Track_Demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_10/inst'
Parsing XDC File [e:/Xilinx/projects/Chapter17/Color_Track_Demo/Color_Track_Demo/Color_Track_Demo.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_board.xdc] for cell 'MIPI_Trans_Driver/camera_clock/inst'
Finished Parsing XDC File [e:/Xilinx/projects/Chapter17/Color_Track_Demo/Color_Track_Demo/Color_Track_Demo.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_board.xdc] for cell 'MIPI_Trans_Driver/camera_clock/inst'
Parsing XDC File [e:/Xilinx/projects/Chapter17/Color_Track_Demo/Color_Track_Demo/Color_Track_Demo.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xdc] for cell 'MIPI_Trans_Driver/camera_clock/inst'
INFO: [Timing 38-2] Deriving generated clocks [e:/Xilinx/projects/Chapter17/Color_Track_Demo/Color_Track_Demo/Color_Track_Demo.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xdc:57]
Finished Parsing XDC File [e:/Xilinx/projects/Chapter17/Color_Track_Demo/Color_Track_Demo/Color_Track_Demo.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xdc] for cell 'MIPI_Trans_Driver/camera_clock/inst'
Parsing XDC File [E:/Xilinx/projects/Chapter17/Color_Track_Demo/Color_Track_Demo/Color_Track_Demo.srcs/constrs_1/new/system.xdc]
Finished Parsing XDC File [E:/Xilinx/projects/Chapter17/Color_Track_Demo/Color_Track_Demo/Color_Track_Demo.srcs/constrs_1/new/system.xdc]
Parsing XDC File [e:/Xilinx/projects/Chapter17/Color_Track_Demo/Color_Track_Demo/Color_Track_Demo.srcs/sources_1/ip/rgb2dvi_0/src/rgb2dvi_clocks.xdc] for cell 'Mini_HDMI_Driver/U0'
Finished Parsing XDC File [e:/Xilinx/projects/Chapter17/Color_Track_Demo/Color_Track_Demo/Color_Track_Demo.srcs/sources_1/ip/rgb2dvi_0/src/rgb2dvi_clocks.xdc] for cell 'Mini_HDMI_Driver/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1064.656 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

21 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1064.656 ; gain = 773.414
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s15'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s15'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1064.656 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 15fb67c7a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.169 . Memory (MB): peak = 1077.746 ; gain = 13.090

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1dbabcab6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.132 . Memory (MB): peak = 1165.355 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 6 cells and removed 15 cells
INFO: [Opt 31-1021] In phase Retarget, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 8 inverter(s) to 25 load pin(s).
Phase 2 Constant propagation | Checksum: 20aeb0965

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.265 . Memory (MB): peak = 1165.355 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 21 cells and removed 279 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 104546b48

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.666 . Memory (MB): peak = 1165.355 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 904 cells

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst to drive 8 load(s) on clock net Mini_HDMI_Driver/U0/PixelClkIO
INFO: [Opt 31-194] Inserted BUFG Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst to drive 8 load(s) on clock net Mini_HDMI_Driver/U0/SerialClkIO
INFO: [Opt 31-194] Inserted BUFG clk_10/inst/clk_out1_clk_wiz_0_BUFG_inst to drive 0 load(s) on clock net clk_10/inst/clk_out1_clk_wiz_0_BUFG
INFO: [Opt 31-194] Inserted BUFG clk_10/inst/clk_out2_clk_wiz_0_BUFG_inst to drive 0 load(s) on clock net clk_10/inst/clk_out2_clk_wiz_0_BUFG
INFO: [Opt 31-194] Inserted BUFG MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1_BUFG_inst to drive 0 load(s) on clock net MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1_BUFG
INFO: [Opt 31-193] Inserted 5 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 179b14961

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.688 . Memory (MB): peak = 1165.355 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 2 cells of which 2 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1d89568cb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.765 . Memory (MB): peak = 1165.355 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1ffd1cbad

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.773 . Memory (MB): peak = 1165.355 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               6  |              15  |                                              2  |
|  Constant propagation         |              21  |             279  |                                              0  |
|  Sweep                        |               0  |             904  |                                              0  |
|  BUFG optimization            |               2  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1165.355 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 17289521a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.779 . Memory (MB): peak = 1165.355 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 17289521a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1165.355 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 17289521a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1165.355 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1165.355 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 17289521a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1165.355 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1165.355 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1165.355 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1165.355 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Xilinx/projects/Chapter17/Color_Track_Demo/Color_Track_Demo/Color_Track_Demo.runs/impl_1/Color_Track_Demo_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Color_Track_Demo_drc_opted.rpt -pb Color_Track_Demo_drc_opted.pb -rpx Color_Track_Demo_drc_opted.rpx
Command: report_drc -file Color_Track_Demo_drc_opted.rpt -pb Color_Track_Demo_drc_opted.pb -rpx Color_Track_Demo_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/Xilinx/projects/Chapter17/Color_Track_Demo/Color_Track_Demo/Color_Track_Demo.runs/impl_1/Color_Track_Demo_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s15'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s15'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1165.355 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 12c68cca7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1165.355 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1165.355 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e242ecd3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.437 . Memory (MB): peak = 1165.355 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1ce089532

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.707 . Memory (MB): peak = 1165.355 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1ce089532

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.711 . Memory (MB): peak = 1165.355 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1ce089532

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.714 . Memory (MB): peak = 1165.355 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1ba6fb405

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.806 . Memory (MB): peak = 1165.355 ; gain = 0.000

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1165.355 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 17835e4e8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1165.355 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1409c3184

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1165.355 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1409c3184

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1165.355 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 15696ac3b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1165.355 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: d1692a44

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1165.355 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: d30f2277

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1165.355 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 180076dd7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1165.355 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 18142c225

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1165.355 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1366ed099

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1165.355 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1366ed099

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1165.355 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 25958456e

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 25958456e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1165.355 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.772. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 225ca902b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1165.355 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 225ca902b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1165.355 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 225ca902b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1165.355 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 225ca902b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1165.355 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1165.355 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 1a66249ab

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1165.355 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1a66249ab

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1165.355 ; gain = 0.000
Ending Placer Task | Checksum: 109292379

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1165.355 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
72 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1165.355 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1165.355 ; gain = 0.000
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.132 . Memory (MB): peak = 1165.355 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Xilinx/projects/Chapter17/Color_Track_Demo/Color_Track_Demo/Color_Track_Demo.runs/impl_1/Color_Track_Demo_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Color_Track_Demo_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 1165.355 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file Color_Track_Demo_utilization_placed.rpt -pb Color_Track_Demo_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Color_Track_Demo_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1165.355 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s15'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s15'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: bf73528d ConstDB: 0 ShapeSum: 49b5d0ec RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: b2706360

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1203.133 ; gain = 37.777
Post Restoration Checksum: NetGraph: 6384b9ea NumContArr: 4eeba976 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: b2706360

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1235.414 ; gain = 70.059

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: b2706360

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1241.441 ; gain = 76.086

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: b2706360

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1241.441 ; gain = 76.086
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 16268f211

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1242.449 ; gain = 77.094
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.784  | TNS=0.000  | WHS=-2.056 | THS=-38.847|

Phase 2 Router Initialization | Checksum: 1421d5a5d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1242.449 ; gain = 77.094

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 289b16154

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1242.449 ; gain = 77.094

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 154
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.720  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1ccbf5abb

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1242.449 ; gain = 77.094
Phase 4 Rip-up And Reroute | Checksum: 1ccbf5abb

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1242.449 ; gain = 77.094

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1e13b35e6

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1242.449 ; gain = 77.094
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.800  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1e13b35e6

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1242.449 ; gain = 77.094

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1e13b35e6

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1242.449 ; gain = 77.094
Phase 5 Delay and Skew Optimization | Checksum: 1e13b35e6

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1242.449 ; gain = 77.094

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2210ef98c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1242.449 ; gain = 77.094
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.800  | TNS=0.000  | WHS=0.068  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1d73ea892

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1242.449 ; gain = 77.094
Phase 6 Post Hold Fix | Checksum: 1d73ea892

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1242.449 ; gain = 77.094

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.533462 %
  Global Horizontal Routing Utilization  = 0.653887 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1df66ad75

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1242.449 ; gain = 77.094

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1df66ad75

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1244.309 ; gain = 78.953

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1e19384ad

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1244.309 ; gain = 78.953

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.800  | TNS=0.000  | WHS=0.068  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1e19384ad

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1244.309 ; gain = 78.953
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1244.309 ; gain = 78.953

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
90 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1244.309 ; gain = 78.953
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1244.309 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1248.031 ; gain = 0.000
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.154 . Memory (MB): peak = 1248.902 ; gain = 4.594
INFO: [Common 17-1381] The checkpoint 'E:/Xilinx/projects/Chapter17/Color_Track_Demo/Color_Track_Demo/Color_Track_Demo.runs/impl_1/Color_Track_Demo_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Color_Track_Demo_drc_routed.rpt -pb Color_Track_Demo_drc_routed.pb -rpx Color_Track_Demo_drc_routed.rpx
Command: report_drc -file Color_Track_Demo_drc_routed.rpt -pb Color_Track_Demo_drc_routed.pb -rpx Color_Track_Demo_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/Xilinx/projects/Chapter17/Color_Track_Demo/Color_Track_Demo/Color_Track_Demo.runs/impl_1/Color_Track_Demo_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Color_Track_Demo_methodology_drc_routed.rpt -pb Color_Track_Demo_methodology_drc_routed.pb -rpx Color_Track_Demo_methodology_drc_routed.rpx
Command: report_methodology -file Color_Track_Demo_methodology_drc_routed.rpt -pb Color_Track_Demo_methodology_drc_routed.pb -rpx Color_Track_Demo_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file E:/Xilinx/projects/Chapter17/Color_Track_Demo/Color_Track_Demo/Color_Track_Demo.runs/impl_1/Color_Track_Demo_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Color_Track_Demo_power_routed.rpt -pb Color_Track_Demo_power_summary_routed.pb -rpx Color_Track_Demo_power_routed.rpx
Command: report_power -file Color_Track_Demo_power_routed.rpt -pb Color_Track_Demo_power_summary_routed.pb -rpx Color_Track_Demo_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
102 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Color_Track_Demo_route_status.rpt -pb Color_Track_Demo_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file Color_Track_Demo_timing_summary_routed.rpt -pb Color_Track_Demo_timing_summary_routed.pb -rpx Color_Track_Demo_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file Color_Track_Demo_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file Color_Track_Demo_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Color_Track_Demo_bus_skew_routed.rpt -pb Color_Track_Demo_bus_skew_routed.pb -rpx Color_Track_Demo_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Jul 27 20:08:50 2020...
