Coverage Report by instance with details

=================================================================================
=== Instance: /tb_FPU_unit/DUT/EXP_SWAP_UNIT/COMP_LESS_UNIT/u_high/u_high
=== Design Unit: work.COMP_2bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      4         3         1    75.00%

================================Expression Details================================

Expression Coverage for instance /tb_FPU_unit/DUT/EXP_SWAP_UNIT/COMP_LESS_UNIT/u_high/u_high --

  File /home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/COMP_2bit.sv
----------------Focused Expression View-----------------
Line       9 Item    1  ((((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) | ((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0])) | (~w_exponent_a[1] & w_exponent_b[1]))
Expression totals: 3 of 4 input terms covered = 75.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  w_exponent_a[1]         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  w_exponent_a[1]_0     (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0]) && w_exponent_b[0] && ~w_exponent_a[0]), (~(((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) | ((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0])) && w_exponent_b[1])
  Row   2:          5  w_exponent_a[1]_1     (~((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0]) && w_exponent_b[0] && ~w_exponent_a[0]), (~(((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) | ((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0])) && w_exponent_b[1])
  Row   3:          3  w_exponent_a[0]_0     (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0]) && w_exponent_b[0] && ~w_exponent_a[1]), (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) && w_exponent_b[0] && w_exponent_b[1])
  Row   4:          5  w_exponent_a[0]_1     (~(~w_exponent_a[1] & w_exponent_b[1]) && w_exponent_b[0] && ~w_exponent_a[1]), (~(~w_exponent_a[1] & w_exponent_b[1]) && w_exponent_b[0] && w_exponent_b[1])
  Row   5:          5  w_exponent_b[0]_0     (~(~w_exponent_a[1] & w_exponent_b[1]) && (w_exponent_a[1] ~| w_exponent_a[0])), (~(~w_exponent_a[1] & w_exponent_b[1]) && (~w_exponent_a[0] & w_exponent_b[1]))
  Row   6:          3  w_exponent_b[0]_1     (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0]) && (w_exponent_a[1] ~| w_exponent_a[0])), (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) && (~w_exponent_a[0] & w_exponent_b[1]))
  Row   7:          5  w_exponent_b[1]_0     (~((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) && w_exponent_b[0] && ~w_exponent_a[0]), (~(((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) | ((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0])) && ~w_exponent_a[1])
  Row   8:          3  w_exponent_b[1]_1     (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) && w_exponent_b[0] && ~w_exponent_a[0]), (~(((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) | ((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0])) && ~w_exponent_a[1])



=================================================================================
=== Instance: /tb_FPU_unit/DUT/EXP_SWAP_UNIT/COMP_LESS_UNIT/u_high
=== Design Unit: work.COMP_4bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      5         3         2    60.00%

================================Expression Details================================

Expression Coverage for instance /tb_FPU_unit/DUT/EXP_SWAP_UNIT/COMP_LESS_UNIT/u_high --

  File /home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/COMP_4bit.sv
----------------Focused Expression View-----------------
Line       24 Item    1  (w_less_high | (w_equal_high & w_less_low))
Expression totals: 2 of 3 input terms covered = 66.66%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  w_equal_high         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          5  w_less_high_0         ~(w_equal_high & w_less_low)  
  Row   2:          5  w_less_high_1         ~(w_equal_high & w_less_low)  
  Row   3:    ***0***  w_equal_high_0        (~w_less_high && w_less_low)  
  Row   4:          5  w_equal_high_1        (~w_less_high && w_less_low)  
  Row   5:          5  w_less_low_0          (~w_less_high && w_equal_high)
  Row   6:          5  w_less_low_1          (~w_less_high && w_equal_high)

----------------Focused Expression View-----------------
Line       25 Item    1  (w_equal_high & w_equal_low)
Expression totals: 1 of 2 input terms covered = 50.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  w_equal_high         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  w_equal_high_0        w_equal_low                   
  Row   2:          5  w_equal_high_1        w_equal_low                   
  Row   3:          5  w_equal_low_0         w_equal_high                  
  Row   4:          5  w_equal_low_1         w_equal_high                  



=================================================================================
=== Instance: /tb_FPU_unit/DUT/EXP_SUB_UNIT/CLA_8BIT_UNIT/CLA_4BIT_UNIT_0
=== Design Unit: work.CLA_4bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                     24        20         4    83.33%

================================Expression Details================================

Expression Coverage for instance /tb_FPU_unit/DUT/EXP_SUB_UNIT/CLA_8BIT_UNIT/CLA_4BIT_UNIT_0 --

  File /home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/CLA_4bit.sv
----------------Focused Expression View-----------------
Line       17 Item    1  (w_g[0] | (w_p[0] & w_c[0]))
Expression totals: 2 of 3 input terms covered = 66.66%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      w_c[0]         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          5  w_g[0]_0              ~(w_p[0] & w_c[0])            
  Row   2:          5  w_g[0]_1              ~(w_p[0] & w_c[0])            
  Row   3:          5  w_p[0]_0              (~w_g[0] && w_c[0])           
  Row   4:          5  w_p[0]_1              (~w_g[0] && w_c[0])           
  Row   5:    ***0***  w_c[0]_0              (~w_g[0] && w_p[0])           
  Row   6:          5  w_c[0]_1              (~w_g[0] && w_p[0])           

----------------Focused Expression View-----------------
Line       18 Item    1  ((w_g[1] | (w_p[1] & w_g[0])) | ((w_p[1] & w_p[0]) & w_c[0]))
Expression totals: 4 of 5 input terms covered = 80.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      w_c[0]         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          5  w_g[1]_0              (~((w_p[1] & w_p[0]) & w_c[0]) && ~(w_p[1] & w_g[0]))
  Row   2:          5  w_g[1]_1              (~((w_p[1] & w_p[0]) & w_c[0]) && ~(w_p[1] & w_g[0]))
  Row   3:          5  w_p[1]_0              (~w_g[1] && w_g[0]), (~(w_g[1] | (w_p[1] & w_g[0])) && w_c[0] && w_p[0])
  Row   4:          5  w_p[1]_1              (~((w_p[1] & w_p[0]) & w_c[0]) && ~w_g[1] && w_g[0]), (~(w_g[1] | (w_p[1] & w_g[0])) && w_c[0] && w_p[0])
  Row   5:          5  w_g[0]_0              (~((w_p[1] & w_p[0]) & w_c[0]) && ~w_g[1] && w_p[1])
  Row   6:          5  w_g[0]_1              (~((w_p[1] & w_p[0]) & w_c[0]) && ~w_g[1] && w_p[1])
  Row   7:          5  w_p[0]_0              (~(w_g[1] | (w_p[1] & w_g[0])) && w_c[0] && w_p[1])
  Row   8:          5  w_p[0]_1              (~(w_g[1] | (w_p[1] & w_g[0])) && w_c[0] && w_p[1])
  Row   9:    ***0***  w_c[0]_0              (~(w_g[1] | (w_p[1] & w_g[0])) && (w_p[1] & w_p[0]))
 Row   10:          5  w_c[0]_1              (~(w_g[1] | (w_p[1] & w_g[0])) && (w_p[1] & w_p[0]))

----------------Focused Expression View-----------------
Line       19 Item    1  (((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) | (((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]))
Expression totals: 6 of 7 input terms covered = 85.71%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      w_c[0]         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          5  w_g[2]_0              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_p[2] & w_p[1]) & w_g[0]) && ~(w_p[2] & w_g[1]))
  Row   2:          5  w_g[2]_1              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_p[2] & w_p[1]) & w_g[0]) && ~(w_p[2] & w_g[1]))
  Row   3:          5  w_p[2]_0              (~w_g[2] && w_g[1]), (~(w_g[2] | (w_p[2] & w_g[1])) && w_g[0] && w_p[1]), (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[1])
  Row   4:          5  w_p[2]_1              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_p[2] & w_p[1]) & w_g[0]) && ~w_g[2] && w_g[1]), (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~(w_g[2] | (w_p[2] & w_g[1])) && w_g[0] && w_p[1]), (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[1])
  Row   5:          5  w_g[1]_0              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_p[2] & w_p[1]) & w_g[0]) && ~w_g[2] && w_p[2])
  Row   6:          5  w_g[1]_1              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_p[2] & w_p[1]) & w_g[0]) && ~w_g[2] && w_p[2])
  Row   7:          5  w_p[1]_0              (~(w_g[2] | (w_p[2] & w_g[1])) && w_g[0] && w_p[2]), (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[2])
  Row   8:          5  w_p[1]_1              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~(w_g[2] | (w_p[2] & w_g[1])) && w_g[0] && w_p[2]), (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[2])
  Row   9:          5  w_g[0]_0              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~(w_g[2] | (w_p[2] & w_g[1])) && (w_p[2] & w_p[1]))
 Row   10:          5  w_g[0]_1              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~(w_g[2] | (w_p[2] & w_g[1])) && (w_p[2] & w_p[1]))
 Row   11:          5  w_p[0]_0              (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && (w_p[2] & w_p[1]))
 Row   12:          5  w_p[0]_1              (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && (w_p[2] & w_p[1]))
 Row   13:    ***0***  w_c[0]_0              (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && ((w_p[2] & w_p[1]) & w_p[0]))
 Row   14:          5  w_c[0]_1              (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && ((w_p[2] & w_p[1]) & w_p[0]))

----------------Focused Expression View-----------------
Line       24 Item    1  ((((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) | (((w_p[3] & w_p[2]) & w_p[1]) & w_g[0])) | ((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]))
Expression totals: 8 of 9 input terms covered = 88.88%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      w_c[0]         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          5  w_g[3]_0              (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~((w_p[3] & w_p[2]) & w_g[1]) && ~(w_p[3] & w_g[2]))
  Row   2:          5  w_g[3]_1              (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~((w_p[3] & w_p[2]) & w_g[1]) && ~(w_p[3] & w_g[2]))
  Row   3:          3  w_p[3]_0              (~w_g[3] && w_g[2]), (~(w_g[3] | (w_p[3] & w_g[2])) && w_g[1] && w_p[2]), (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && w_p[1] && w_p[2]), (~(((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) | (((w_p[3] & w_p[2]) & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[1] && w_p[2])
  Row   4:          5  w_p[3]_1              (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~((w_p[3] & w_p[2]) & w_g[1]) && ~w_g[3] && w_g[2]), (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~(w_g[3] | (w_p[3] & w_g[2])) && w_g[1] && w_p[2]), (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && w_p[1] && w_p[2]), (~(((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) | (((w_p[3] & w_p[2]) & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[1] && w_p[2])
  Row   5:          5  w_g[2]_0              (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~((w_p[3] & w_p[2]) & w_g[1]) && ~w_g[3] && w_p[3])
  Row   6:          5  w_g[2]_1              (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~((w_p[3] & w_p[2]) & w_g[1]) && ~w_g[3] && w_p[3])
  Row   7:          3  w_p[2]_0              (~(w_g[3] | (w_p[3] & w_g[2])) && w_g[1] && w_p[3]), (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && w_p[1] && w_p[3]), (~(((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) | (((w_p[3] & w_p[2]) & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[1] && w_p[3])
  Row   8:          5  w_p[2]_1              (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~(w_g[3] | (w_p[3] & w_g[2])) && w_g[1] && w_p[3]), (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && w_p[1] && w_p[3]), (~(((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) | (((w_p[3] & w_p[2]) & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[1] && w_p[3])
  Row   9:          4  w_g[1]_0              (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~(w_g[3] | (w_p[3] & w_g[2])) && (w_p[3] & w_p[2]))
 Row   10:          5  w_g[1]_1              (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~(w_g[3] | (w_p[3] & w_g[2])) && (w_p[3] & w_p[2]))
 Row   11:          4  w_p[1]_0              (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && (w_p[3] & w_p[2])), (~(((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) | (((w_p[3] & w_p[2]) & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && (w_p[3] & w_p[2]))
 Row   12:          5  w_p[1]_1              (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && (w_p[3] & w_p[2])), (~(((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) | (((w_p[3] & w_p[2]) & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && (w_p[3] & w_p[2]))
 Row   13:          2  w_g[0]_0              (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && ((w_p[3] & w_p[2]) & w_p[1]))
 Row   14:          5  w_g[0]_1              (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && ((w_p[3] & w_p[2]) & w_p[1]))
 Row   15:          2  w_p[0]_0              (~(((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) | (((w_p[3] & w_p[2]) & w_p[1]) & w_g[0])) && w_c[0] && ((w_p[3] & w_p[2]) & w_p[1]))
 Row   16:          5  w_p[0]_1              (~(((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) | (((w_p[3] & w_p[2]) & w_p[1]) & w_g[0])) && w_c[0] && ((w_p[3] & w_p[2]) & w_p[1]))
 Row   17:    ***0***  w_c[0]_0              (~(((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) | (((w_p[3] & w_p[2]) & w_p[1]) & w_g[0])) && (((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]))
 Row   18:          5  w_c[0]_1              (~(((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) | (((w_p[3] & w_p[2]) & w_p[1]) & w_g[0])) && (((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]))


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         36        34         2    94.44%

================================Toggle Details================================

Toggle Coverage for instance /tb_FPU_unit/DUT/EXP_SUB_UNIT/CLA_8BIT_UNIT/CLA_4BIT_UNIT_0 --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               o_g           5           5      100.00 
                                               o_p           5           5      100.00 
                                          sum[0-3]           5           5      100.00 
                                            w_c[0]           0           0        0.00 
                                          w_c[1-3]           5           5      100.00 
                                          w_g[0-3]           5           5      100.00 
                                          w_p[0-3]           5           5      100.00 

Total Node Count     =         18 
Toggled Node Count   =         17 
Untoggled Node Count =          1 

Toggle Coverage      =      94.44% (34 of 36 bins)

=================================================================================
=== Instance: /tb_FPU_unit/DUT/EXP_SUB_UNIT/CLA_8BIT_UNIT/CLA_4BIT_UNIT_1
=== Design Unit: work.CLA_4bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                     24        15         9    62.50%

================================Expression Details================================

Expression Coverage for instance /tb_FPU_unit/DUT/EXP_SUB_UNIT/CLA_8BIT_UNIT/CLA_4BIT_UNIT_1 --

  File /home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/CLA_4bit.sv

----------------Focused Expression View-----------------
Line       18 Item    1  ((w_g[1] | (w_p[1] & w_g[0])) | ((w_p[1] & w_p[0]) & w_c[0]))
Expression totals: 3 of 5 input terms covered = 60.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      w_p[1]         N  '_0' not hit             Hit '_0'
      w_p[0]         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          5  w_g[1]_0              (~((w_p[1] & w_p[0]) & w_c[0]) && ~(w_p[1] & w_g[0]))
  Row   2:          5  w_g[1]_1              (~((w_p[1] & w_p[0]) & w_c[0]) && ~(w_p[1] & w_g[0]))
  Row   3:    ***0***  w_p[1]_0              (~w_g[1] && w_g[0]), (~(w_g[1] | (w_p[1] & w_g[0])) && w_c[0] && w_p[0])
  Row   4:          5  w_p[1]_1              (~((w_p[1] & w_p[0]) & w_c[0]) && ~w_g[1] && w_g[0]), (~(w_g[1] | (w_p[1] & w_g[0])) && w_c[0] && w_p[0])
  Row   5:          5  w_g[0]_0              (~((w_p[1] & w_p[0]) & w_c[0]) && ~w_g[1] && w_p[1])
  Row   6:          2  w_g[0]_1              (~((w_p[1] & w_p[0]) & w_c[0]) && ~w_g[1] && w_p[1])
  Row   7:    ***0***  w_p[0]_0              (~(w_g[1] | (w_p[1] & w_g[0])) && w_c[0] && w_p[1])
  Row   8:          5  w_p[0]_1              (~(w_g[1] | (w_p[1] & w_g[0])) && w_c[0] && w_p[1])
  Row   9:          5  w_c[0]_0              (~(w_g[1] | (w_p[1] & w_g[0])) && (w_p[1] & w_p[0]))
 Row   10:          5  w_c[0]_1              (~(w_g[1] | (w_p[1] & w_g[0])) && (w_p[1] & w_p[0]))

----------------Focused Expression View-----------------
Line       19 Item    1  (((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) | (((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]))
Expression totals: 4 of 7 input terms covered = 57.14%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      w_p[2]         N  '_0' not hit             Hit '_0'
      w_p[1]         N  '_0' not hit             Hit '_0'
      w_p[0]         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          5  w_g[2]_0              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_p[2] & w_p[1]) & w_g[0]) && ~(w_p[2] & w_g[1]))
  Row   2:          5  w_g[2]_1              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_p[2] & w_p[1]) & w_g[0]) && ~(w_p[2] & w_g[1]))
  Row   3:    ***0***  w_p[2]_0              (~w_g[2] && w_g[1]), (~(w_g[2] | (w_p[2] & w_g[1])) && w_g[0] && w_p[1]), (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[1])
  Row   4:          5  w_p[2]_1              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_p[2] & w_p[1]) & w_g[0]) && ~w_g[2] && w_g[1]), (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~(w_g[2] | (w_p[2] & w_g[1])) && w_g[0] && w_p[1]), (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[1])
  Row   5:          5  w_g[1]_0              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_p[2] & w_p[1]) & w_g[0]) && ~w_g[2] && w_p[2])
  Row   6:          3  w_g[1]_1              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_p[2] & w_p[1]) & w_g[0]) && ~w_g[2] && w_p[2])
  Row   7:    ***0***  w_p[1]_0              (~(w_g[2] | (w_p[2] & w_g[1])) && w_g[0] && w_p[2]), (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[2])
  Row   8:          5  w_p[1]_1              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~(w_g[2] | (w_p[2] & w_g[1])) && w_g[0] && w_p[2]), (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[2])
  Row   9:          5  w_g[0]_0              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~(w_g[2] | (w_p[2] & w_g[1])) && (w_p[2] & w_p[1]))
 Row   10:          2  w_g[0]_1              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~(w_g[2] | (w_p[2] & w_g[1])) && (w_p[2] & w_p[1]))
 Row   11:    ***0***  w_p[0]_0              (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && (w_p[2] & w_p[1]))
 Row   12:          5  w_p[0]_1              (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && (w_p[2] & w_p[1]))
 Row   13:          5  w_c[0]_0              (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && ((w_p[2] & w_p[1]) & w_p[0]))
 Row   14:          5  w_c[0]_1              (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && ((w_p[2] & w_p[1]) & w_p[0]))

----------------Focused Expression View-----------------
Line       24 Item    1  ((((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) | (((w_p[3] & w_p[2]) & w_p[1]) & w_g[0])) | ((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]))
Expression totals: 5 of 9 input terms covered = 55.55%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      w_p[3]         N  '_0' not hit             Hit '_0'
      w_p[2]         N  '_0' not hit             Hit '_0'
      w_p[1]         N  '_0' not hit             Hit '_0'
      w_p[0]         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          5  w_g[3]_0              (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~((w_p[3] & w_p[2]) & w_g[1]) && ~(w_p[3] & w_g[2]))
  Row   2:          5  w_g[3]_1              (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~((w_p[3] & w_p[2]) & w_g[1]) && ~(w_p[3] & w_g[2]))
  Row   3:    ***0***  w_p[3]_0              (~w_g[3] && w_g[2]), (~(w_g[3] | (w_p[3] & w_g[2])) && w_g[1] && w_p[2]), (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && w_p[1] && w_p[2]), (~(((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) | (((w_p[3] & w_p[2]) & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[1] && w_p[2])
  Row   4:          5  w_p[3]_1              (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~((w_p[3] & w_p[2]) & w_g[1]) && ~w_g[3] && w_g[2]), (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~(w_g[3] | (w_p[3] & w_g[2])) && w_g[1] && w_p[2]), (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && w_p[1] && w_p[2]), (~(((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) | (((w_p[3] & w_p[2]) & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[1] && w_p[2])
  Row   5:          5  w_g[2]_0              (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~((w_p[3] & w_p[2]) & w_g[1]) && ~w_g[3] && w_p[3])
  Row   6:          3  w_g[2]_1              (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~((w_p[3] & w_p[2]) & w_g[1]) && ~w_g[3] && w_p[3])
  Row   7:    ***0***  w_p[2]_0              (~(w_g[3] | (w_p[3] & w_g[2])) && w_g[1] && w_p[3]), (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && w_p[1] && w_p[3]), (~(((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) | (((w_p[3] & w_p[2]) & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[1] && w_p[3])
  Row   8:          5  w_p[2]_1              (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~(w_g[3] | (w_p[3] & w_g[2])) && w_g[1] && w_p[3]), (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && w_p[1] && w_p[3]), (~(((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) | (((w_p[3] & w_p[2]) & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[1] && w_p[3])
  Row   9:          5  w_g[1]_0              (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~(w_g[3] | (w_p[3] & w_g[2])) && (w_p[3] & w_p[2]))
 Row   10:          3  w_g[1]_1              (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~(w_g[3] | (w_p[3] & w_g[2])) && (w_p[3] & w_p[2]))
 Row   11:    ***0***  w_p[1]_0              (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && (w_p[3] & w_p[2])), (~(((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) | (((w_p[3] & w_p[2]) & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && (w_p[3] & w_p[2]))
 Row   12:          5  w_p[1]_1              (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && (w_p[3] & w_p[2])), (~(((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) | (((w_p[3] & w_p[2]) & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && (w_p[3] & w_p[2]))
 Row   13:          5  w_g[0]_0              (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && ((w_p[3] & w_p[2]) & w_p[1]))
 Row   14:          2  w_g[0]_1              (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && ((w_p[3] & w_p[2]) & w_p[1]))
 Row   15:    ***0***  w_p[0]_0              (~(((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) | (((w_p[3] & w_p[2]) & w_p[1]) & w_g[0])) && w_c[0] && ((w_p[3] & w_p[2]) & w_p[1]))
 Row   16:          5  w_p[0]_1              (~(((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) | (((w_p[3] & w_p[2]) & w_p[1]) & w_g[0])) && w_c[0] && ((w_p[3] & w_p[2]) & w_p[1]))
 Row   17:          5  w_c[0]_0              (~(((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) | (((w_p[3] & w_p[2]) & w_p[1]) & w_g[0])) && (((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]))
 Row   18:          5  w_c[0]_1              (~(((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) | (((w_p[3] & w_p[2]) & w_p[1]) & w_g[0])) && (((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]))


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         36        30         6    83.33%

================================Toggle Details================================

Toggle Coverage for instance /tb_FPU_unit/DUT/EXP_SUB_UNIT/CLA_8BIT_UNIT/CLA_4BIT_UNIT_1 --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               o_g           0           0        0.00 
                                               o_p           5           5      100.00 
                                          sum[0-3]           5           5      100.00 
                                            w_c[0]           5           5      100.00 
                                            w_c[1]           3           3      100.00 
                                          w_c[2-3]           0           0        0.00 
                                          w_g[0-3]           5           5      100.00 
                                          w_p[0-3]           5           5      100.00 

Total Node Count     =         18 
Toggled Node Count   =         15 
Untoggled Node Count =          3 

Toggle Coverage      =      83.33% (30 of 36 bins)

=================================================================================
=== Instance: /tb_FPU_unit/DUT/EXP_SUB_UNIT/CLA_8BIT_UNIT
=== Design Unit: work.CLA_8bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      6         1         5    16.66%

================================Expression Details================================

Expression Coverage for instance /tb_FPU_unit/DUT/EXP_SUB_UNIT/CLA_8BIT_UNIT --

  File /home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/CLA_8bit.sv
----------------Focused Expression View-----------------
Line       23 Item    1  (w_G[0] | w_P[0])
Expression totals: 1 of 2 input terms covered = 50.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      w_P[0]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          5  w_G[0]_0              ~w_P[0]                       
  Row   2:          5  w_G[0]_1              ~w_P[0]                       
  Row   3:          5  w_P[0]_0              ~w_G[0]                       
  Row   4:    ***0***  w_P[0]_1              ~w_G[0]                       

----------------Focused Expression View-----------------
Line       33 Item    1  (w_G[1] | (w_P[1] & (w_G[0] | w_P[0])))
Expression totals: 0 of 4 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      w_G[1]         N  '_0' not hit             Hit '_0'
      w_P[1]         N  '_0' not hit             Hit '_0'
      w_G[0]         N  '_0' not hit             Hit '_0'
      w_P[0]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  w_G[1]_0              ~(w_P[1] & (w_G[0] | w_P[0])) 
  Row   2:          5  w_G[1]_1              ~(w_P[1] & (w_G[0] | w_P[0])) 
  Row   3:    ***0***  w_P[1]_0              (~w_G[1] && (w_G[0] | w_P[0]))
  Row   4:          5  w_P[1]_1              (~w_G[1] && (w_G[0] | w_P[0]))
  Row   5:    ***0***  w_G[0]_0              (~w_G[1] && w_P[1] && ~w_P[0])
  Row   6:          5  w_G[0]_1              (~w_G[1] && w_P[1] && ~w_P[0])
  Row   7:    ***0***  w_P[0]_0              (~w_G[1] && w_P[1] && ~w_G[0])
  Row   8:    ***0***  w_P[0]_1              (~w_G[1] && w_P[1] && ~w_G[0])


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         28        24         4    85.71%

================================Toggle Details================================

Toggle Coverage for instance /tb_FPU_unit/DUT/EXP_SUB_UNIT/CLA_8BIT_UNIT --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                           o_carry           0           0        0.00 
                                        o_sum[0-7]           5           5      100.00 
                                               w_C           5           5      100.00 
                                            w_G[0]           5           5      100.00 
                                            w_G[1]           0           0        0.00 
                                          w_P[0-1]           5           5      100.00 

Total Node Count     =         14 
Toggled Node Count   =         12 
Untoggled Node Count =          2 

Toggle Coverage      =      85.71% (24 of 28 bins)

=================================================================================
=== Instance: /tb_FPU_unit/DUT/MAN_PRE_SWAP_BY_EXPONENT_UNIT
=== Design Unit: work.MAN_swap
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        300       288        12    96.00%

================================Toggle Details================================

Toggle Coverage for instance /tb_FPU_unit/DUT/MAN_PRE_SWAP_BY_EXPONENT_UNIT --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                   o_man_max[0-22]           5           5      100.00 
                                     o_man_max[23]           0           0        0.00 
                                   o_man_min[0-22]           5           5      100.00 
                                     o_man_min[23]           0           0        0.00 
                                        o_sign_max           5           5      100.00 
                                        o_sign_min           5           5      100.00 
                                         w_a[0-22]           5           5      100.00 
                                           w_a[23]           0           0        0.00 
                                           w_a[24]           5           5      100.00 
                                         w_b[0-22]           5           5      100.00 
                                           w_b[23]           0           0        0.00 
                                           w_b[24]           5           5      100.00 
                                       w_max[0-22]           5           5      100.00 
                                         w_max[23]           0           0        0.00 
                                         w_max[24]           5           5      100.00 
                                       w_min[0-22]           5           5      100.00 
                                         w_min[23]           0           0        0.00 
                                         w_min[24]           5           5      100.00 

Total Node Count     =        150 
Toggled Node Count   =        144 
Untoggled Node Count =          6 

Toggle Coverage      =      96.00% (288 of 300 bins)

=================================================================================
=== Instance: /tb_FPU_unit/DUT/MAN_COMP_28BIT_UNIT/u_i_data_0/u_low
=== Design Unit: work.COMP_2bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      4         2         2    50.00%

================================Expression Details================================

Expression Coverage for instance /tb_FPU_unit/DUT/MAN_COMP_28BIT_UNIT/u_i_data_0/u_low --

  File /home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/COMP_2bit.sv
----------------Focused Expression View-----------------
Line       9 Item    1  ((((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) | ((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0])) | (~w_exponent_a[1] & w_exponent_b[1]))
Expression totals: 2 of 4 input terms covered = 50.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  w_exponent_a[1]         N  '_1' not hit             Hit '_1'
  w_exponent_a[0]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          5  w_exponent_a[1]_0     (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0]) && w_exponent_b[0] && ~w_exponent_a[0]), (~(((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) | ((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0])) && w_exponent_b[1])
  Row   2:    ***0***  w_exponent_a[1]_1     (~((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0]) && w_exponent_b[0] && ~w_exponent_a[0]), (~(((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) | ((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0])) && w_exponent_b[1])
  Row   3:          5  w_exponent_a[0]_0     (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0]) && w_exponent_b[0] && ~w_exponent_a[1]), (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) && w_exponent_b[0] && w_exponent_b[1])
  Row   4:    ***0***  w_exponent_a[0]_1     (~(~w_exponent_a[1] & w_exponent_b[1]) && w_exponent_b[0] && ~w_exponent_a[1]), (~(~w_exponent_a[1] & w_exponent_b[1]) && w_exponent_b[0] && w_exponent_b[1])
  Row   5:          5  w_exponent_b[0]_0     (~(~w_exponent_a[1] & w_exponent_b[1]) && (w_exponent_a[1] ~| w_exponent_a[0])), (~(~w_exponent_a[1] & w_exponent_b[1]) && (~w_exponent_a[0] & w_exponent_b[1]))
  Row   6:          5  w_exponent_b[0]_1     (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0]) && (w_exponent_a[1] ~| w_exponent_a[0])), (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) && (~w_exponent_a[0] & w_exponent_b[1]))
  Row   7:          5  w_exponent_b[1]_0     (~((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) && w_exponent_b[0] && ~w_exponent_a[0]), (~(((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) | ((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0])) && ~w_exponent_a[1])
  Row   8:          5  w_exponent_b[1]_1     (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) && w_exponent_b[0] && ~w_exponent_a[0]), (~(((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) | ((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0])) && ~w_exponent_a[1])



=================================================================================
=== Instance: /tb_FPU_unit/DUT/MAN_COMP_28BIT_UNIT/u_i_data_0/u_high
=== Design Unit: work.COMP_2bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      4         2         2    50.00%

================================Expression Details================================

Expression Coverage for instance /tb_FPU_unit/DUT/MAN_COMP_28BIT_UNIT/u_i_data_0/u_high --

  File /home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/COMP_2bit.sv
----------------Focused Expression View-----------------
Line       9 Item    1  ((((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) | ((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0])) | (~w_exponent_a[1] & w_exponent_b[1]))
Expression totals: 2 of 4 input terms covered = 50.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  w_exponent_a[1]         N  '_1' not hit             Hit '_1'
  w_exponent_a[0]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          5  w_exponent_a[1]_0     (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0]) && w_exponent_b[0] && ~w_exponent_a[0]), (~(((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) | ((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0])) && w_exponent_b[1])
  Row   2:    ***0***  w_exponent_a[1]_1     (~((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0]) && w_exponent_b[0] && ~w_exponent_a[0]), (~(((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) | ((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0])) && w_exponent_b[1])
  Row   3:          5  w_exponent_a[0]_0     (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0]) && w_exponent_b[0] && ~w_exponent_a[1]), (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) && w_exponent_b[0] && w_exponent_b[1])
  Row   4:    ***0***  w_exponent_a[0]_1     (~(~w_exponent_a[1] & w_exponent_b[1]) && w_exponent_b[0] && ~w_exponent_a[1]), (~(~w_exponent_a[1] & w_exponent_b[1]) && w_exponent_b[0] && w_exponent_b[1])
  Row   5:          5  w_exponent_b[0]_0     (~(~w_exponent_a[1] & w_exponent_b[1]) && (w_exponent_a[1] ~| w_exponent_a[0])), (~(~w_exponent_a[1] & w_exponent_b[1]) && (~w_exponent_a[0] & w_exponent_b[1]))
  Row   6:          5  w_exponent_b[0]_1     (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0]) && (w_exponent_a[1] ~| w_exponent_a[0])), (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) && (~w_exponent_a[0] & w_exponent_b[1]))
  Row   7:          5  w_exponent_b[1]_0     (~((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) && w_exponent_b[0] && ~w_exponent_a[0]), (~(((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) | ((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0])) && ~w_exponent_a[1])
  Row   8:          5  w_exponent_b[1]_1     (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) && w_exponent_b[0] && ~w_exponent_a[0]), (~(((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) | ((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0])) && ~w_exponent_a[1])



=================================================================================
=== Instance: /tb_FPU_unit/DUT/MAN_COMP_28BIT_UNIT/u_i_data_0
=== Design Unit: work.COMP_4bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      5         4         1    80.00%

================================Expression Details================================

Expression Coverage for instance /tb_FPU_unit/DUT/MAN_COMP_28BIT_UNIT/u_i_data_0 --

  File /home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/COMP_4bit.sv
----------------Focused Expression View-----------------
Line       24 Item    1  (w_less_high | (w_equal_high & w_less_low))
Expression totals: 2 of 3 input terms covered = 66.66%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  w_equal_high         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          5  w_less_high_0         ~(w_equal_high & w_less_low)  
  Row   2:          5  w_less_high_1         ~(w_equal_high & w_less_low)  
  Row   3:    ***0***  w_equal_high_0        (~w_less_high && w_less_low)  
  Row   4:          5  w_equal_high_1        (~w_less_high && w_less_low)  
  Row   5:          5  w_less_low_0          (~w_less_high && w_equal_high)
  Row   6:          5  w_less_low_1          (~w_less_high && w_equal_high)




=================================================================================
=== Instance: /tb_FPU_unit/DUT/MAN_COMP_28BIT_UNIT/u_i_data_6/u_high
=== Design Unit: work.COMP_2bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      4         3         1    75.00%

================================Expression Details================================

Expression Coverage for instance /tb_FPU_unit/DUT/MAN_COMP_28BIT_UNIT/u_i_data_6/u_high --

  File /home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/COMP_2bit.sv
----------------Focused Expression View-----------------
Line       9 Item    1  ((((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) | ((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0])) | (~w_exponent_a[1] & w_exponent_b[1]))
Expression totals: 3 of 4 input terms covered = 75.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  w_exponent_a[1]         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  w_exponent_a[1]_0     (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0]) && w_exponent_b[0] && ~w_exponent_a[0]), (~(((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) | ((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0])) && w_exponent_b[1])
  Row   2:          5  w_exponent_a[1]_1     (~((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0]) && w_exponent_b[0] && ~w_exponent_a[0]), (~(((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) | ((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0])) && w_exponent_b[1])
  Row   3:          5  w_exponent_a[0]_0     (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0]) && w_exponent_b[0] && ~w_exponent_a[1]), (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) && w_exponent_b[0] && w_exponent_b[1])
  Row   4:          5  w_exponent_a[0]_1     (~(~w_exponent_a[1] & w_exponent_b[1]) && w_exponent_b[0] && ~w_exponent_a[1]), (~(~w_exponent_a[1] & w_exponent_b[1]) && w_exponent_b[0] && w_exponent_b[1])
  Row   5:          5  w_exponent_b[0]_0     (~(~w_exponent_a[1] & w_exponent_b[1]) && (w_exponent_a[1] ~| w_exponent_a[0])), (~(~w_exponent_a[1] & w_exponent_b[1]) && (~w_exponent_a[0] & w_exponent_b[1]))
  Row   6:          5  w_exponent_b[0]_1     (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0]) && (w_exponent_a[1] ~| w_exponent_a[0])), (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) && (~w_exponent_a[0] & w_exponent_b[1]))
  Row   7:          5  w_exponent_b[1]_0     (~((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) && w_exponent_b[0] && ~w_exponent_a[0]), (~(((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) | ((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0])) && ~w_exponent_a[1])
  Row   8:          5  w_exponent_b[1]_1     (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) && w_exponent_b[0] && ~w_exponent_a[0]), (~(((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) | ((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0])) && ~w_exponent_a[1])



=================================================================================
=== Instance: /tb_FPU_unit/DUT/MAN_COMP_28BIT_UNIT
=== Design Unit: work.COMP_28bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                     13         5         8    38.46%

================================Expression Details================================

Expression Coverage for instance /tb_FPU_unit/DUT/MAN_COMP_28BIT_UNIT --

  File /home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/COMP_28bit.sv
----------------Focused Expression View-----------------
Line       62 Item    1  ((((((w_less_0_6 | (w_equal_0_6 & w_less_0_5)) | ((w_equal_0_6 & w_equal_0_5) & w_less_0_4)) | (((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_less_0_3)) | ((((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_equal_0_3) & w_less_0_2)) | (((((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_equal_0_3) & w_equal_0_2) & w_less_0_1)) | ((((((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_equal_0_3) & w_equal_0_2) & w_equal_0_1) & w_less_0_0))
Expression totals: 5 of 13 input terms covered = 38.46%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  w_equal_0_4         N  '_1' not hit             Hit '_1'
   w_less_0_3         N  '_1' not hit             Hit '_1'
  w_equal_0_3         N  No hits                  Hit '_0' and '_1'
   w_less_0_2         N  '_1' not hit             Hit '_1'
  w_equal_0_2         N  No hits                  Hit '_0' and '_1'
   w_less_0_1         N  '_1' not hit             Hit '_1'
  w_equal_0_1         N  No hits                  Hit '_0' and '_1'
   w_less_0_0         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          5  w_less_0_6_0          (~((((((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_equal_0_3) & w_equal_0_2) & w_equal_0_1) & w_less_0_0) && ~(((((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_equal_0_3) & w_equal_0_2) & w_less_0_1) && ~((((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_equal_0_3) & w_less_0_2) && ~(((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_less_0_3) && ~((w_equal_0_6 & w_equal_0_5) & w_less_0_4) && ~(w_equal_0_6 & w_less_0_5))
  Row   2:          5  w_less_0_6_1          (~((((((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_equal_0_3) & w_equal_0_2) & w_equal_0_1) & w_less_0_0) && ~(((((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_equal_0_3) & w_equal_0_2) & w_less_0_1) && ~((((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_equal_0_3) & w_less_0_2) && ~(((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_less_0_3) && ~((w_equal_0_6 & w_equal_0_5) & w_less_0_4) && ~(w_equal_0_6 & w_less_0_5))
  Row   3:          5  w_equal_0_6_0         (~w_less_0_6 && w_less_0_5), (~(w_less_0_6 | (w_equal_0_6 & w_less_0_5)) && w_less_0_4 && w_equal_0_5), (~((w_less_0_6 | (w_equal_0_6 & w_less_0_5)) | ((w_equal_0_6 & w_equal_0_5) & w_less_0_4)) && w_less_0_3 && w_equal_0_4 && w_equal_0_5), (~(((w_less_0_6 | (w_equal_0_6 & w_less_0_5)) | ((w_equal_0_6 & w_equal_0_5) & w_less_0_4)) | (((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_less_0_3)) && w_less_0_2 && w_equal_0_3 && w_equal_0_4 && w_equal_0_5), (~((((w_less_0_6 | (w_equal_0_6 & w_less_0_5)) | ((w_equal_0_6 & w_equal_0_5) & w_less_0_4)) | (((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_less_0_3)) | ((((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_equal_0_3) & w_less_0_2)) && w_less_0_1 && w_equal_0_2 && w_equal_0_3 && w_equal_0_4 && w_equal_0_5), (~(((((w_less_0_6 | (w_equal_0_6 & w_less_0_5)) | ((w_equal_0_6 & w_equal_0_5) & w_less_0_4)) | (((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_less_0_3)) | ((((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_equal_0_3) & w_less_0_2)) | (((((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_equal_0_3) & w_equal_0_2) & w_less_0_1)) && w_less_0_0 && w_equal_0_1 && w_equal_0_2 && w_equal_0_3 && w_equal_0_4 && w_equal_0_5)
  Row   4:          5  w_equal_0_6_1         (~((((((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_equal_0_3) & w_equal_0_2) & w_equal_0_1) & w_less_0_0) && ~(((((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_equal_0_3) & w_equal_0_2) & w_less_0_1) && ~((((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_equal_0_3) & w_less_0_2) && ~(((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_less_0_3) && ~((w_equal_0_6 & w_equal_0_5) & w_less_0_4) && ~w_less_0_6 && w_less_0_5), (~((((((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_equal_0_3) & w_equal_0_2) & w_equal_0_1) & w_less_0_0) && ~(((((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_equal_0_3) & w_equal_0_2) & w_less_0_1) && ~((((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_equal_0_3) & w_less_0_2) && ~(((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_less_0_3) && ~(w_less_0_6 | (w_equal_0_6 & w_less_0_5)) && w_less_0_4 && w_equal_0_5), (~((((((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_equal_0_3) & w_equal_0_2) & w_equal_0_1) & w_less_0_0) && ~(((((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_equal_0_3) & w_equal_0_2) & w_less_0_1) && ~((((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_equal_0_3) & w_less_0_2) && ~((w_less_0_6 | (w_equal_0_6 & w_less_0_5)) | ((w_equal_0_6 & w_equal_0_5) & w_less_0_4)) && w_less_0_3 && w_equal_0_4 && w_equal_0_5), (~((((((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_equal_0_3) & w_equal_0_2) & w_equal_0_1) & w_less_0_0) && ~(((((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_equal_0_3) & w_equal_0_2) & w_less_0_1) && ~(((w_less_0_6 | (w_equal_0_6 & w_less_0_5)) | ((w_equal_0_6 & w_equal_0_5) & w_less_0_4)) | (((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_less_0_3)) && w_less_0_2 && w_equal_0_3 && w_equal_0_4 && w_equal_0_5), (~((((((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_equal_0_3) & w_equal_0_2) & w_equal_0_1) & w_less_0_0) && ~((((w_less_0_6 | (w_equal_0_6 & w_less_0_5)) | ((w_equal_0_6 & w_equal_0_5) & w_less_0_4)) | (((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_less_0_3)) | ((((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_equal_0_3) & w_less_0_2)) && w_less_0_1 && w_equal_0_2 && w_equal_0_3 && w_equal_0_4 && w_equal_0_5), (~(((((w_less_0_6 | (w_equal_0_6 & w_less_0_5)) | ((w_equal_0_6 & w_equal_0_5) & w_less_0_4)) | (((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_less_0_3)) | ((((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_equal_0_3) & w_less_0_2)) | (((((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_equal_0_3) & w_equal_0_2) & w_less_0_1)) && w_less_0_0 && w_equal_0_1 && w_equal_0_2 && w_equal_0_3 && w_equal_0_4 && w_equal_0_5)
  Row   5:          5  w_less_0_5_0          (~((((((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_equal_0_3) & w_equal_0_2) & w_equal_0_1) & w_less_0_0) && ~(((((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_equal_0_3) & w_equal_0_2) & w_less_0_1) && ~((((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_equal_0_3) & w_less_0_2) && ~(((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_less_0_3) && ~((w_equal_0_6 & w_equal_0_5) & w_less_0_4) && ~w_less_0_6 && w_equal_0_6)
  Row   6:          5  w_less_0_5_1          (~((((((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_equal_0_3) & w_equal_0_2) & w_equal_0_1) & w_less_0_0) && ~(((((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_equal_0_3) & w_equal_0_2) & w_less_0_1) && ~((((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_equal_0_3) & w_less_0_2) && ~(((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_less_0_3) && ~((w_equal_0_6 & w_equal_0_5) & w_less_0_4) && ~w_less_0_6 && w_equal_0_6)
  Row   7:          5  w_equal_0_5_0         (~(w_less_0_6 | (w_equal_0_6 & w_less_0_5)) && w_less_0_4 && w_equal_0_6), (~((w_less_0_6 | (w_equal_0_6 & w_less_0_5)) | ((w_equal_0_6 & w_equal_0_5) & w_less_0_4)) && w_less_0_3 && w_equal_0_4 && w_equal_0_6), (~(((w_less_0_6 | (w_equal_0_6 & w_less_0_5)) | ((w_equal_0_6 & w_equal_0_5) & w_less_0_4)) | (((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_less_0_3)) && w_less_0_2 && w_equal_0_3 && w_equal_0_4 && w_equal_0_6), (~((((w_less_0_6 | (w_equal_0_6 & w_less_0_5)) | ((w_equal_0_6 & w_equal_0_5) & w_less_0_4)) | (((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_less_0_3)) | ((((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_equal_0_3) & w_less_0_2)) && w_less_0_1 && w_equal_0_2 && w_equal_0_3 && w_equal_0_4 && w_equal_0_6), (~(((((w_less_0_6 | (w_equal_0_6 & w_less_0_5)) | ((w_equal_0_6 & w_equal_0_5) & w_less_0_4)) | (((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_less_0_3)) | ((((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_equal_0_3) & w_less_0_2)) | (((((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_equal_0_3) & w_equal_0_2) & w_less_0_1)) && w_less_0_0 && w_equal_0_1 && w_equal_0_2 && w_equal_0_3 && w_equal_0_4 && w_equal_0_6)
  Row   8:          3  w_equal_0_5_1         (~((((((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_equal_0_3) & w_equal_0_2) & w_equal_0_1) & w_less_0_0) && ~(((((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_equal_0_3) & w_equal_0_2) & w_less_0_1) && ~((((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_equal_0_3) & w_less_0_2) && ~(((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_less_0_3) && ~(w_less_0_6 | (w_equal_0_6 & w_less_0_5)) && w_less_0_4 && w_equal_0_6), (~((((((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_equal_0_3) & w_equal_0_2) & w_equal_0_1) & w_less_0_0) && ~(((((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_equal_0_3) & w_equal_0_2) & w_less_0_1) && ~((((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_equal_0_3) & w_less_0_2) && ~((w_less_0_6 | (w_equal_0_6 & w_less_0_5)) | ((w_equal_0_6 & w_equal_0_5) & w_less_0_4)) && w_less_0_3 && w_equal_0_4 && w_equal_0_6), (~((((((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_equal_0_3) & w_equal_0_2) & w_equal_0_1) & w_less_0_0) && ~(((((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_equal_0_3) & w_equal_0_2) & w_less_0_1) && ~(((w_less_0_6 | (w_equal_0_6 & w_less_0_5)) | ((w_equal_0_6 & w_equal_0_5) & w_less_0_4)) | (((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_less_0_3)) && w_less_0_2 && w_equal_0_3 && w_equal_0_4 && w_equal_0_6), (~((((((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_equal_0_3) & w_equal_0_2) & w_equal_0_1) & w_less_0_0) && ~((((w_less_0_6 | (w_equal_0_6 & w_less_0_5)) | ((w_equal_0_6 & w_equal_0_5) & w_less_0_4)) | (((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_less_0_3)) | ((((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_equal_0_3) & w_less_0_2)) && w_less_0_1 && w_equal_0_2 && w_equal_0_3 && w_equal_0_4 && w_equal_0_6), (~(((((w_less_0_6 | (w_equal_0_6 & w_less_0_5)) | ((w_equal_0_6 & w_equal_0_5) & w_less_0_4)) | (((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_less_0_3)) | ((((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_equal_0_3) & w_less_0_2)) | (((((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_equal_0_3) & w_equal_0_2) & w_less_0_1)) && w_less_0_0 && w_equal_0_1 && w_equal_0_2 && w_equal_0_3 && w_equal_0_4 && w_equal_0_6)
  Row   9:          5  w_less_0_4_0          (~((((((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_equal_0_3) & w_equal_0_2) & w_equal_0_1) & w_less_0_0) && ~(((((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_equal_0_3) & w_equal_0_2) & w_less_0_1) && ~((((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_equal_0_3) & w_less_0_2) && ~(((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_less_0_3) && ~(w_less_0_6 | (w_equal_0_6 & w_less_0_5)) && (w_equal_0_6 & w_equal_0_5))
 Row   10:          3  w_less_0_4_1          (~((((((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_equal_0_3) & w_equal_0_2) & w_equal_0_1) & w_less_0_0) && ~(((((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_equal_0_3) & w_equal_0_2) & w_less_0_1) && ~((((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_equal_0_3) & w_less_0_2) && ~(((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_less_0_3) && ~(w_less_0_6 | (w_equal_0_6 & w_less_0_5)) && (w_equal_0_6 & w_equal_0_5))
 Row   11:          1  w_equal_0_4_0         (~((w_less_0_6 | (w_equal_0_6 & w_less_0_5)) | ((w_equal_0_6 & w_equal_0_5) & w_less_0_4)) && w_less_0_3 && (w_equal_0_6 & w_equal_0_5)), (~(((w_less_0_6 | (w_equal_0_6 & w_less_0_5)) | ((w_equal_0_6 & w_equal_0_5) & w_less_0_4)) | (((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_less_0_3)) && w_less_0_2 && w_equal_0_3 && (w_equal_0_6 & w_equal_0_5)), (~((((w_less_0_6 | (w_equal_0_6 & w_less_0_5)) | ((w_equal_0_6 & w_equal_0_5) & w_less_0_4)) | (((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_less_0_3)) | ((((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_equal_0_3) & w_less_0_2)) && w_less_0_1 && w_equal_0_2 && w_equal_0_3 && (w_equal_0_6 & w_equal_0_5)), (~(((((w_less_0_6 | (w_equal_0_6 & w_less_0_5)) | ((w_equal_0_6 & w_equal_0_5) & w_less_0_4)) | (((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_less_0_3)) | ((((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_equal_0_3) & w_less_0_2)) | (((((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_equal_0_3) & w_equal_0_2) & w_less_0_1)) && w_less_0_0 && w_equal_0_1 && w_equal_0_2 && w_equal_0_3 && (w_equal_0_6 & w_equal_0_5))
 Row   12:    ***0***  w_equal_0_4_1         (~((((((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_equal_0_3) & w_equal_0_2) & w_equal_0_1) & w_less_0_0) && ~(((((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_equal_0_3) & w_equal_0_2) & w_less_0_1) && ~((((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_equal_0_3) & w_less_0_2) && ~((w_less_0_6 | (w_equal_0_6 & w_less_0_5)) | ((w_equal_0_6 & w_equal_0_5) & w_less_0_4)) && w_less_0_3 && (w_equal_0_6 & w_equal_0_5)), (~((((((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_equal_0_3) & w_equal_0_2) & w_equal_0_1) & w_less_0_0) && ~(((((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_equal_0_3) & w_equal_0_2) & w_less_0_1) && ~(((w_less_0_6 | (w_equal_0_6 & w_less_0_5)) | ((w_equal_0_6 & w_equal_0_5) & w_less_0_4)) | (((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_less_0_3)) && w_less_0_2 && w_equal_0_3 && (w_equal_0_6 & w_equal_0_5)), (~((((((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_equal_0_3) & w_equal_0_2) & w_equal_0_1) & w_less_0_0) && ~((((w_less_0_6 | (w_equal_0_6 & w_less_0_5)) | ((w_equal_0_6 & w_equal_0_5) & w_less_0_4)) | (((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_less_0_3)) | ((((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_equal_0_3) & w_less_0_2)) && w_less_0_1 && w_equal_0_2 && w_equal_0_3 && (w_equal_0_6 & w_equal_0_5)), (~(((((w_less_0_6 | (w_equal_0_6 & w_less_0_5)) | ((w_equal_0_6 & w_equal_0_5) & w_less_0_4)) | (((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_less_0_3)) | ((((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_equal_0_3) & w_less_0_2)) | (((((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_equal_0_3) & w_equal_0_2) & w_less_0_1)) && w_less_0_0 && w_equal_0_1 && w_equal_0_2 && w_equal_0_3 && (w_equal_0_6 & w_equal_0_5))
 Row   13:          5  w_less_0_3_0          (~((((((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_equal_0_3) & w_equal_0_2) & w_equal_0_1) & w_less_0_0) && ~(((((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_equal_0_3) & w_equal_0_2) & w_less_0_1) && ~((((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_equal_0_3) & w_less_0_2) && ~((w_less_0_6 | (w_equal_0_6 & w_less_0_5)) | ((w_equal_0_6 & w_equal_0_5) & w_less_0_4)) && ((w_equal_0_6 & w_equal_0_5) & w_equal_0_4))
 Row   14:    ***0***  w_less_0_3_1          (~((((((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_equal_0_3) & w_equal_0_2) & w_equal_0_1) & w_less_0_0) && ~(((((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_equal_0_3) & w_equal_0_2) & w_less_0_1) && ~((((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_equal_0_3) & w_less_0_2) && ~((w_less_0_6 | (w_equal_0_6 & w_less_0_5)) | ((w_equal_0_6 & w_equal_0_5) & w_less_0_4)) && ((w_equal_0_6 & w_equal_0_5) & w_equal_0_4))
 Row   15:    ***0***  w_equal_0_3_0         (~(((w_less_0_6 | (w_equal_0_6 & w_less_0_5)) | ((w_equal_0_6 & w_equal_0_5) & w_less_0_4)) | (((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_less_0_3)) && w_less_0_2 && ((w_equal_0_6 & w_equal_0_5) & w_equal_0_4)), (~((((w_less_0_6 | (w_equal_0_6 & w_less_0_5)) | ((w_equal_0_6 & w_equal_0_5) & w_less_0_4)) | (((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_less_0_3)) | ((((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_equal_0_3) & w_less_0_2)) && w_less_0_1 && w_equal_0_2 && ((w_equal_0_6 & w_equal_0_5) & w_equal_0_4)), (~(((((w_less_0_6 | (w_equal_0_6 & w_less_0_5)) | ((w_equal_0_6 & w_equal_0_5) & w_less_0_4)) | (((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_less_0_3)) | ((((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_equal_0_3) & w_less_0_2)) | (((((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_equal_0_3) & w_equal_0_2) & w_less_0_1)) && w_less_0_0 && w_equal_0_1 && w_equal_0_2 && ((w_equal_0_6 & w_equal_0_5) & w_equal_0_4))
 Row   16:    ***0***  w_equal_0_3_1         (~((((((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_equal_0_3) & w_equal_0_2) & w_equal_0_1) & w_less_0_0) && ~(((((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_equal_0_3) & w_equal_0_2) & w_less_0_1) && ~(((w_less_0_6 | (w_equal_0_6 & w_less_0_5)) | ((w_equal_0_6 & w_equal_0_5) & w_less_0_4)) | (((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_less_0_3)) && w_less_0_2 && ((w_equal_0_6 & w_equal_0_5) & w_equal_0_4)), (~((((((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_equal_0_3) & w_equal_0_2) & w_equal_0_1) & w_less_0_0) && ~((((w_less_0_6 | (w_equal_0_6 & w_less_0_5)) | ((w_equal_0_6 & w_equal_0_5) & w_less_0_4)) | (((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_less_0_3)) | ((((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_equal_0_3) & w_less_0_2)) && w_less_0_1 && w_equal_0_2 && ((w_equal_0_6 & w_equal_0_5) & w_equal_0_4)), (~(((((w_less_0_6 | (w_equal_0_6 & w_less_0_5)) | ((w_equal_0_6 & w_equal_0_5) & w_less_0_4)) | (((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_less_0_3)) | ((((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_equal_0_3) & w_less_0_2)) | (((((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_equal_0_3) & w_equal_0_2) & w_less_0_1)) && w_less_0_0 && w_equal_0_1 && w_equal_0_2 && ((w_equal_0_6 & w_equal_0_5) & w_equal_0_4))
 Row   17:          5  w_less_0_2_0          (~((((((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_equal_0_3) & w_equal_0_2) & w_equal_0_1) & w_less_0_0) && ~(((((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_equal_0_3) & w_equal_0_2) & w_less_0_1) && ~(((w_less_0_6 | (w_equal_0_6 & w_less_0_5)) | ((w_equal_0_6 & w_equal_0_5) & w_less_0_4)) | (((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_less_0_3)) && (((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_equal_0_3))
 Row   18:    ***0***  w_less_0_2_1          (~((((((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_equal_0_3) & w_equal_0_2) & w_equal_0_1) & w_less_0_0) && ~(((((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_equal_0_3) & w_equal_0_2) & w_less_0_1) && ~(((w_less_0_6 | (w_equal_0_6 & w_less_0_5)) | ((w_equal_0_6 & w_equal_0_5) & w_less_0_4)) | (((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_less_0_3)) && (((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_equal_0_3))
 Row   19:    ***0***  w_equal_0_2_0         (~((((w_less_0_6 | (w_equal_0_6 & w_less_0_5)) | ((w_equal_0_6 & w_equal_0_5) & w_less_0_4)) | (((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_less_0_3)) | ((((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_equal_0_3) & w_less_0_2)) && w_less_0_1 && (((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_equal_0_3)), (~(((((w_less_0_6 | (w_equal_0_6 & w_less_0_5)) | ((w_equal_0_6 & w_equal_0_5) & w_less_0_4)) | (((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_less_0_3)) | ((((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_equal_0_3) & w_less_0_2)) | (((((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_equal_0_3) & w_equal_0_2) & w_less_0_1)) && w_less_0_0 && w_equal_0_1 && (((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_equal_0_3))
 Row   20:    ***0***  w_equal_0_2_1         (~((((((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_equal_0_3) & w_equal_0_2) & w_equal_0_1) & w_less_0_0) && ~((((w_less_0_6 | (w_equal_0_6 & w_less_0_5)) | ((w_equal_0_6 & w_equal_0_5) & w_less_0_4)) | (((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_less_0_3)) | ((((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_equal_0_3) & w_less_0_2)) && w_less_0_1 && (((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_equal_0_3)), (~(((((w_less_0_6 | (w_equal_0_6 & w_less_0_5)) | ((w_equal_0_6 & w_equal_0_5) & w_less_0_4)) | (((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_less_0_3)) | ((((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_equal_0_3) & w_less_0_2)) | (((((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_equal_0_3) & w_equal_0_2) & w_less_0_1)) && w_less_0_0 && w_equal_0_1 && (((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_equal_0_3))
 Row   21:          5  w_less_0_1_0          (~((((((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_equal_0_3) & w_equal_0_2) & w_equal_0_1) & w_less_0_0) && ~((((w_less_0_6 | (w_equal_0_6 & w_less_0_5)) | ((w_equal_0_6 & w_equal_0_5) & w_less_0_4)) | (((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_less_0_3)) | ((((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_equal_0_3) & w_less_0_2)) && ((((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_equal_0_3) & w_equal_0_2))
 Row   22:    ***0***  w_less_0_1_1          (~((((((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_equal_0_3) & w_equal_0_2) & w_equal_0_1) & w_less_0_0) && ~((((w_less_0_6 | (w_equal_0_6 & w_less_0_5)) | ((w_equal_0_6 & w_equal_0_5) & w_less_0_4)) | (((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_less_0_3)) | ((((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_equal_0_3) & w_less_0_2)) && ((((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_equal_0_3) & w_equal_0_2))
 Row   23:    ***0***  w_equal_0_1_0         (~(((((w_less_0_6 | (w_equal_0_6 & w_less_0_5)) | ((w_equal_0_6 & w_equal_0_5) & w_less_0_4)) | (((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_less_0_3)) | ((((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_equal_0_3) & w_less_0_2)) | (((((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_equal_0_3) & w_equal_0_2) & w_less_0_1)) && w_less_0_0 && ((((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_equal_0_3) & w_equal_0_2))
 Row   24:    ***0***  w_equal_0_1_1         (~(((((w_less_0_6 | (w_equal_0_6 & w_less_0_5)) | ((w_equal_0_6 & w_equal_0_5) & w_less_0_4)) | (((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_less_0_3)) | ((((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_equal_0_3) & w_less_0_2)) | (((((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_equal_0_3) & w_equal_0_2) & w_less_0_1)) && w_less_0_0 && ((((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_equal_0_3) & w_equal_0_2))
 Row   25:          5  w_less_0_0_0          (~(((((w_less_0_6 | (w_equal_0_6 & w_less_0_5)) | ((w_equal_0_6 & w_equal_0_5) & w_less_0_4)) | (((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_less_0_3)) | ((((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_equal_0_3) & w_less_0_2)) | (((((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_equal_0_3) & w_equal_0_2) & w_less_0_1)) && (((((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_equal_0_3) & w_equal_0_2) & w_equal_0_1))
 Row   26:    ***0***  w_less_0_0_1          (~(((((w_less_0_6 | (w_equal_0_6 & w_less_0_5)) | ((w_equal_0_6 & w_equal_0_5) & w_less_0_4)) | (((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_less_0_3)) | ((((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_equal_0_3) & w_less_0_2)) | (((((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_equal_0_3) & w_equal_0_2) & w_less_0_1)) && (((((w_equal_0_6 & w_equal_0_5) & w_equal_0_4) & w_equal_0_3) & w_equal_0_2) & w_equal_0_1))



=================================================================================
=== Instance: /tb_FPU_unit/DUT/MAN_PRE_SWAP_BY_MAN_UNIT
=== Design Unit: work.MAN_swap
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        348       318        30    91.37%

================================Toggle Details================================

Toggle Coverage for instance /tb_FPU_unit/DUT/MAN_PRE_SWAP_BY_MAN_UNIT --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                    o_man_max[0-3]           0           0        0.00 
                                   o_man_max[4-26]           5           5      100.00 
                                     o_man_max[27]           0           0        0.00 
                                   o_man_min[0-27]           5           5      100.00 
                                        o_sign_max           5           5      100.00 
                                        o_sign_min           5           5      100.00 
                                          w_a[0-3]           0           0        0.00 
                                         w_a[4-26]           5           5      100.00 
                                           w_a[27]           0           0        0.00 
                                           w_a[28]           5           5      100.00 
                                         w_b[0-28]           5           5      100.00 
                                        w_max[0-3]           0           0        0.00 
                                       w_max[4-26]           5           5      100.00 
                                         w_max[27]           0           0        0.00 
                                         w_max[28]           5           5      100.00 
                                       w_min[0-28]           5           5      100.00 

Total Node Count     =        174 
Toggled Node Count   =        159 
Untoggled Node Count =         15 

Toggle Coverage      =      91.37% (318 of 348 bins)

=================================================================================
=== Instance: /tb_FPU_unit/DUT/MAN_ALU_UNIT/ALU_SUB_UNIT/CLA_4BIT_UNIT_0
=== Design Unit: work.CLA_4bit
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         36        28         8    77.77%

================================Toggle Details================================

Toggle Coverage for instance /tb_FPU_unit/DUT/MAN_ALU_UNIT/ALU_SUB_UNIT/CLA_4BIT_UNIT_0 --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               o_g           5           5      100.00 
                                               o_p           5           5      100.00 
                                          sum[0-3]           5           5      100.00 
                                          w_c[0-3]           5           5      100.00 
                                          w_g[0-3]           0           0        0.00 
                                          w_p[0-3]           5           5      100.00 

Total Node Count     =         18 
Toggled Node Count   =         14 
Untoggled Node Count =          4 

Toggle Coverage      =      77.77% (28 of 36 bins)

=================================================================================
=== Instance: /tb_FPU_unit/DUT/LOPD_24BIT_UNIT
=== Design Unit: work.LOPD_24bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                     13        11         2    84.61%

================================Expression Details================================

Expression Coverage for instance /tb_FPU_unit/DUT/LOPD_24BIT_UNIT --

  File /home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/LOPD_24bit.sv



-----------Focused Expression View (Bimodal)------------
Line       35 Item    1  (LOPD16_o_zero_flag? LOPD8_o_pos_one[1]: LOPD16_o_pos_one[1])
Expression totals: 2 of 3 input terms covered = 66.66%

             Input Term   Covered  Reason for no coverage                  Hint
            -----------  --------  --------------------------------------  --------------
     LOPD8_o_pos_one[1]         N  '_0' hit but '_1' is not hit           Hit '_1' for output ->1

    Rows:   Hits(->0)   Hits(->1)  FEC Target               Non-masking condition(s)           

---------  ----------  ----------  --------------------     -------------------------          
 Row   1:           5           5  LOPD16_o_zero_flag_0     -                                  
 Row   2:           5           0  LOPD16_o_zero_flag_1     -                                  
 Row   3:           5           0  LOPD8_o_pos_one[1]_0     LOPD16_o_zero_flag                 
 Row   4:           0           0  LOPD8_o_pos_one[1]_1     LOPD16_o_zero_flag                 
 Row   5:           5           0  LOPD16_o_pos_one[1]_0    ~LOPD16_o_zero_flag                
 Row   6:           0           5  LOPD16_o_pos_one[1]_1    ~LOPD16_o_zero_flag                

-----------Focused Expression View (Bimodal)------------
Line       36 Item    1  (LOPD16_o_zero_flag? LOPD8_o_pos_one[0]: LOPD16_o_pos_one[0])
Expression totals: 2 of 3 input terms covered = 66.66%

             Input Term   Covered  Reason for no coverage                  Hint
            -----------  --------  --------------------------------------  --------------
     LOPD8_o_pos_one[0]         N  '_0' hit but '_1' is not hit           Hit '_1' for output ->1

    Rows:   Hits(->0)   Hits(->1)  FEC Target               Non-masking condition(s)           

---------  ----------  ----------  --------------------     -------------------------          
 Row   1:           5           5  LOPD16_o_zero_flag_0     -                                  
 Row   2:           5           0  LOPD16_o_zero_flag_1     -                                  
 Row   3:           5           0  LOPD8_o_pos_one[0]_0     LOPD16_o_zero_flag                 
 Row   4:           0           0  LOPD8_o_pos_one[0]_1     LOPD16_o_zero_flag                 
 Row   5:           5           0  LOPD16_o_pos_one[0]_0    ~LOPD16_o_zero_flag                
 Row   6:           0           5  LOPD16_o_pos_one[0]_1    ~LOPD16_o_zero_flag                



=================================================================================
=== Instance: /tb_FPU_unit/DUT/EXP_ADJUST_UNIT/CLA_8BIT_UNIT/CLA_4BIT_UNIT_1
=== Design Unit: work.CLA_4bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                     24        16         8    66.66%

================================Expression Details================================

Expression Coverage for instance /tb_FPU_unit/DUT/EXP_ADJUST_UNIT/CLA_8BIT_UNIT/CLA_4BIT_UNIT_1 --

  File /home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/CLA_4bit.sv


----------------Focused Expression View-----------------
Line       19 Item    1  (((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) | (((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]))
Expression totals: 5 of 7 input terms covered = 71.42%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      w_p[2]         N  '_0' not hit             Hit '_0'
      w_p[1]         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          5  w_g[2]_0              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_p[2] & w_p[1]) & w_g[0]) && ~(w_p[2] & w_g[1]))
  Row   2:          5  w_g[2]_1              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_p[2] & w_p[1]) & w_g[0]) && ~(w_p[2] & w_g[1]))
  Row   3:    ***0***  w_p[2]_0              (~w_g[2] && w_g[1]), (~(w_g[2] | (w_p[2] & w_g[1])) && w_g[0] && w_p[1]), (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[1])
  Row   4:          5  w_p[2]_1              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_p[2] & w_p[1]) & w_g[0]) && ~w_g[2] && w_g[1]), (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~(w_g[2] | (w_p[2] & w_g[1])) && w_g[0] && w_p[1]), (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[1])
  Row   5:          5  w_g[1]_0              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_p[2] & w_p[1]) & w_g[0]) && ~w_g[2] && w_p[2])
  Row   6:          3  w_g[1]_1              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_p[2] & w_p[1]) & w_g[0]) && ~w_g[2] && w_p[2])
  Row   7:    ***0***  w_p[1]_0              (~(w_g[2] | (w_p[2] & w_g[1])) && w_g[0] && w_p[2]), (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[2])
  Row   8:          5  w_p[1]_1              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~(w_g[2] | (w_p[2] & w_g[1])) && w_g[0] && w_p[2]), (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[2])
  Row   9:          5  w_g[0]_0              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~(w_g[2] | (w_p[2] & w_g[1])) && (w_p[2] & w_p[1]))
 Row   10:          5  w_g[0]_1              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~(w_g[2] | (w_p[2] & w_g[1])) && (w_p[2] & w_p[1]))
 Row   11:          5  w_p[0]_0              (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && (w_p[2] & w_p[1]))
 Row   12:          5  w_p[0]_1              (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && (w_p[2] & w_p[1]))
 Row   13:          5  w_c[0]_0              (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && ((w_p[2] & w_p[1]) & w_p[0]))
 Row   14:          5  w_c[0]_1              (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && ((w_p[2] & w_p[1]) & w_p[0]))

----------------Focused Expression View-----------------
Line       24 Item    1  ((((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) | (((w_p[3] & w_p[2]) & w_p[1]) & w_g[0])) | ((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]))
Expression totals: 3 of 9 input terms covered = 33.33%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      w_p[3]         N  '_0' not hit             Hit '_0'
      w_g[2]         N  '_1' not hit             Hit '_1'
      w_p[2]         N  '_0' not hit             Hit '_0'
      w_g[1]         N  '_1' not hit             Hit '_1'
      w_p[1]         N  '_0' not hit             Hit '_0'
      w_g[0]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          5  w_g[3]_0              (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~((w_p[3] & w_p[2]) & w_g[1]) && ~(w_p[3] & w_g[2]))
  Row   2:          5  w_g[3]_1              (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~((w_p[3] & w_p[2]) & w_g[1]) && ~(w_p[3] & w_g[2]))
  Row   3:    ***0***  w_p[3]_0              (~w_g[3] && w_g[2]), (~(w_g[3] | (w_p[3] & w_g[2])) && w_g[1] && w_p[2]), (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && w_p[1] && w_p[2]), (~(((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) | (((w_p[3] & w_p[2]) & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[1] && w_p[2])
  Row   4:          5  w_p[3]_1              (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~((w_p[3] & w_p[2]) & w_g[1]) && ~w_g[3] && w_g[2]), (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~(w_g[3] | (w_p[3] & w_g[2])) && w_g[1] && w_p[2]), (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && w_p[1] && w_p[2]), (~(((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) | (((w_p[3] & w_p[2]) & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[1] && w_p[2])
  Row   5:          5  w_g[2]_0              (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~((w_p[3] & w_p[2]) & w_g[1]) && ~w_g[3] && w_p[3])
  Row   6:    ***0***  w_g[2]_1              (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~((w_p[3] & w_p[2]) & w_g[1]) && ~w_g[3] && w_p[3])
  Row   7:    ***0***  w_p[2]_0              (~(w_g[3] | (w_p[3] & w_g[2])) && w_g[1] && w_p[3]), (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && w_p[1] && w_p[3]), (~(((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) | (((w_p[3] & w_p[2]) & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[1] && w_p[3])
  Row   8:          5  w_p[2]_1              (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~(w_g[3] | (w_p[3] & w_g[2])) && w_g[1] && w_p[3]), (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && w_p[1] && w_p[3]), (~(((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) | (((w_p[3] & w_p[2]) & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[1] && w_p[3])
  Row   9:          5  w_g[1]_0              (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~(w_g[3] | (w_p[3] & w_g[2])) && (w_p[3] & w_p[2]))
 Row   10:    ***0***  w_g[1]_1              (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~(w_g[3] | (w_p[3] & w_g[2])) && (w_p[3] & w_p[2]))
 Row   11:    ***0***  w_p[1]_0              (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && (w_p[3] & w_p[2])), (~(((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) | (((w_p[3] & w_p[2]) & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && (w_p[3] & w_p[2]))
 Row   12:          5  w_p[1]_1              (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && (w_p[3] & w_p[2])), (~(((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) | (((w_p[3] & w_p[2]) & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && (w_p[3] & w_p[2]))
 Row   13:          5  w_g[0]_0              (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && ((w_p[3] & w_p[2]) & w_p[1]))
 Row   14:    ***0***  w_g[0]_1              (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && ((w_p[3] & w_p[2]) & w_p[1]))
 Row   15:          5  w_p[0]_0              (~(((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) | (((w_p[3] & w_p[2]) & w_p[1]) & w_g[0])) && w_c[0] && ((w_p[3] & w_p[2]) & w_p[1]))
 Row   16:          5  w_p[0]_1              (~(((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) | (((w_p[3] & w_p[2]) & w_p[1]) & w_g[0])) && w_c[0] && ((w_p[3] & w_p[2]) & w_p[1]))
 Row   17:          5  w_c[0]_0              (~(((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) | (((w_p[3] & w_p[2]) & w_p[1]) & w_g[0])) && (((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]))
 Row   18:          5  w_c[0]_1              (~(((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) | (((w_p[3] & w_p[2]) & w_p[1]) & w_g[0])) && (((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]))



=================================================================================
=== Instance: /tb_FPU_unit/DUT/EXP_ADJUST_UNIT/CLA_8BIT_UNIT
=== Design Unit: work.CLA_8bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      8         7         1    87.50%

================================Expression Details================================

Expression Coverage for instance /tb_FPU_unit/DUT/EXP_ADJUST_UNIT/CLA_8BIT_UNIT --

  File /home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/CLA_8bit.sv

----------------Focused Expression View-----------------
Line       33 Item    1  (w_G[1] | (w_P[1] & (w_G[0] | (w_P[0] & i_carry))))
Expression totals: 4 of 5 input terms covered = 80.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      w_P[0]         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          5  w_G[1]_0              ~(w_P[1] & (w_G[0] | (w_P[0] & i_carry)))
  Row   2:          5  w_G[1]_1              ~(w_P[1] & (w_G[0] | (w_P[0] & i_carry)))
  Row   3:          5  w_P[1]_0              (~w_G[1] && (w_G[0] | (w_P[0] & i_carry)))
  Row   4:          5  w_P[1]_1              (~w_G[1] && (w_G[0] | (w_P[0] & i_carry)))
  Row   5:          5  w_G[0]_0              (~w_G[1] && w_P[1] && ~(w_P[0] & i_carry))
  Row   6:          5  w_G[0]_1              (~w_G[1] && w_P[1] && ~(w_P[0] & i_carry))
  Row   7:    ***0***  w_P[0]_0              (~w_G[1] && w_P[1] && ~w_G[0] && i_carry)
  Row   8:          5  w_P[0]_1              (~w_G[1] && w_P[1] && ~w_G[0] && i_carry)
  Row   9:          5  i_carry_0             (~w_G[1] && w_P[1] && ~w_G[0] && w_P[0])
 Row   10:          5  i_carry_1             (~w_G[1] && w_P[1] && ~w_G[0] && w_P[0])



=================================================================================
=== Instance: /tb_FPU_unit/DUT/ROUNDING_UNIT/INCREASE_ROUNDING/CLA_BLOCK_GEN[5]/CLA_4BIT_UNIT_1
=== Design Unit: work.CLA_4bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                     24         4        20    16.66%

================================Expression Details================================

Expression Coverage for instance /tb_FPU_unit/DUT/ROUNDING_UNIT/INCREASE_ROUNDING/CLA_BLOCK_GEN[5]/CLA_4BIT_UNIT_1 --

  File /home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/CLA_4bit.sv
----------------Focused Expression View-----------------
Line       17 Item    1  (w_g[0] | (w_p[0] & w_c[0]))
Expression totals: 2 of 3 input terms covered = 66.66%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      w_g[0]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          5  w_g[0]_0              ~(w_p[0] & w_c[0])            
  Row   2:    ***0***  w_g[0]_1              ~(w_p[0] & w_c[0])            
  Row   3:          2  w_p[0]_0              (~w_g[0] && w_c[0])           
  Row   4:          5  w_p[0]_1              (~w_g[0] && w_c[0])           
  Row   5:          5  w_c[0]_0              (~w_g[0] && w_p[0])           
  Row   6:          5  w_c[0]_1              (~w_g[0] && w_p[0])           

----------------Focused Expression View-----------------
Line       18 Item    1  ((w_g[1] | (w_p[1] & w_g[0])) | ((w_p[1] & w_p[0]) & w_c[0]))
Expression totals: 2 of 5 input terms covered = 40.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      w_g[1]         N  '_1' not hit             Hit '_1'
      w_g[0]         N  '_1' not hit             Hit '_1'
      w_p[0]         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          5  w_g[1]_0              (~((w_p[1] & w_p[0]) & w_c[0]) && ~(w_p[1] & w_g[0]))
  Row   2:    ***0***  w_g[1]_1              (~((w_p[1] & w_p[0]) & w_c[0]) && ~(w_p[1] & w_g[0]))
  Row   3:          2  w_p[1]_0              (~w_g[1] && w_g[0]), (~(w_g[1] | (w_p[1] & w_g[0])) && w_c[0] && w_p[0])
  Row   4:          5  w_p[1]_1              (~((w_p[1] & w_p[0]) & w_c[0]) && ~w_g[1] && w_g[0]), (~(w_g[1] | (w_p[1] & w_g[0])) && w_c[0] && w_p[0])
  Row   5:          5  w_g[0]_0              (~((w_p[1] & w_p[0]) & w_c[0]) && ~w_g[1] && w_p[1])
  Row   6:    ***0***  w_g[0]_1              (~((w_p[1] & w_p[0]) & w_c[0]) && ~w_g[1] && w_p[1])
  Row   7:    ***0***  w_p[0]_0              (~(w_g[1] | (w_p[1] & w_g[0])) && w_c[0] && w_p[1])
  Row   8:          5  w_p[0]_1              (~(w_g[1] | (w_p[1] & w_g[0])) && w_c[0] && w_p[1])
  Row   9:          5  w_c[0]_0              (~(w_g[1] | (w_p[1] & w_g[0])) && (w_p[1] & w_p[0]))
 Row   10:          5  w_c[0]_1              (~(w_g[1] | (w_p[1] & w_g[0])) && (w_p[1] & w_p[0]))

----------------Focused Expression View-----------------
Line       19 Item    1  (((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) | (((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]))
Expression totals: 0 of 7 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      w_g[2]         N  '_1' not hit             Hit '_1'
      w_p[2]         N  '_1' not hit             Hit '_1'
      w_g[1]         N  '_1' not hit             Hit '_1'
      w_p[1]         N  '_1' not hit             Hit '_1'
      w_g[0]         N  '_1' not hit             Hit '_1'
      w_p[0]         N  No hits                  Hit '_0' and '_1'
      w_c[0]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          5  w_g[2]_0              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_p[2] & w_p[1]) & w_g[0]) && ~(w_p[2] & w_g[1]))
  Row   2:    ***0***  w_g[2]_1              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_p[2] & w_p[1]) & w_g[0]) && ~(w_p[2] & w_g[1]))
  Row   3:          5  w_p[2]_0              (~w_g[2] && w_g[1]), (~(w_g[2] | (w_p[2] & w_g[1])) && w_g[0] && w_p[1]), (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[1])
  Row   4:    ***0***  w_p[2]_1              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_p[2] & w_p[1]) & w_g[0]) && ~w_g[2] && w_g[1]), (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~(w_g[2] | (w_p[2] & w_g[1])) && w_g[0] && w_p[1]), (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[1])
  Row   5:          5  w_g[1]_0              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_p[2] & w_p[1]) & w_g[0]) && ~w_g[2] && w_p[2])
  Row   6:    ***0***  w_g[1]_1              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_p[2] & w_p[1]) & w_g[0]) && ~w_g[2] && w_p[2])
  Row   7:          2  w_p[1]_0              (~(w_g[2] | (w_p[2] & w_g[1])) && w_g[0] && w_p[2]), (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[2])
  Row   8:    ***0***  w_p[1]_1              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~(w_g[2] | (w_p[2] & w_g[1])) && w_g[0] && w_p[2]), (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[2])
  Row   9:          5  w_g[0]_0              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~(w_g[2] | (w_p[2] & w_g[1])) && (w_p[2] & w_p[1]))
 Row   10:    ***0***  w_g[0]_1              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~(w_g[2] | (w_p[2] & w_g[1])) && (w_p[2] & w_p[1]))
 Row   11:    ***0***  w_p[0]_0              (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && (w_p[2] & w_p[1]))
 Row   12:    ***0***  w_p[0]_1              (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && (w_p[2] & w_p[1]))
 Row   13:          5  w_c[0]_0              (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && ((w_p[2] & w_p[1]) & w_p[0]))
 Row   14:    ***0***  w_c[0]_1              (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && ((w_p[2] & w_p[1]) & w_p[0]))

----------------Focused Expression View-----------------
Line       24 Item    1  ((((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) | (((w_p[3] & w_p[2]) & w_p[1]) & w_g[0])) | ((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]))
Expression totals: 0 of 9 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      w_g[3]         N  '_1' not hit             Hit '_1'
      w_p[3]         N  No hits                  Hit '_0' and '_1'
      w_g[2]         N  '_1' not hit             Hit '_1'
      w_p[2]         N  '_1' not hit             Hit '_1'
      w_g[1]         N  '_1' not hit             Hit '_1'
      w_p[1]         N  '_1' not hit             Hit '_1'
      w_g[0]         N  '_1' not hit             Hit '_1'
      w_p[0]         N  No hits                  Hit '_0' and '_1'
      w_c[0]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          5  w_g[3]_0              (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~((w_p[3] & w_p[2]) & w_g[1]) && ~(w_p[3] & w_g[2]))
  Row   2:    ***0***  w_g[3]_1              (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~((w_p[3] & w_p[2]) & w_g[1]) && ~(w_p[3] & w_g[2]))
  Row   3:    ***0***  w_p[3]_0              (~w_g[3] && w_g[2]), (~(w_g[3] | (w_p[3] & w_g[2])) && w_g[1] && w_p[2]), (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && w_p[1] && w_p[2]), (~(((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) | (((w_p[3] & w_p[2]) & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[1] && w_p[2])
  Row   4:    ***0***  w_p[3]_1              (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~((w_p[3] & w_p[2]) & w_g[1]) && ~w_g[3] && w_g[2]), (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~(w_g[3] | (w_p[3] & w_g[2])) && w_g[1] && w_p[2]), (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && w_p[1] && w_p[2]), (~(((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) | (((w_p[3] & w_p[2]) & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[1] && w_p[2])
  Row   5:          5  w_g[2]_0              (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~((w_p[3] & w_p[2]) & w_g[1]) && ~w_g[3] && w_p[3])
  Row   6:    ***0***  w_g[2]_1              (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~((w_p[3] & w_p[2]) & w_g[1]) && ~w_g[3] && w_p[3])
  Row   7:          5  w_p[2]_0              (~(w_g[3] | (w_p[3] & w_g[2])) && w_g[1] && w_p[3]), (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && w_p[1] && w_p[3]), (~(((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) | (((w_p[3] & w_p[2]) & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[1] && w_p[3])
  Row   8:    ***0***  w_p[2]_1              (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~(w_g[3] | (w_p[3] & w_g[2])) && w_g[1] && w_p[3]), (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && w_p[1] && w_p[3]), (~(((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) | (((w_p[3] & w_p[2]) & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[1] && w_p[3])
  Row   9:          5  w_g[1]_0              (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~(w_g[3] | (w_p[3] & w_g[2])) && (w_p[3] & w_p[2]))
 Row   10:    ***0***  w_g[1]_1              (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~(w_g[3] | (w_p[3] & w_g[2])) && (w_p[3] & w_p[2]))
 Row   11:          2  w_p[1]_0              (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && (w_p[3] & w_p[2])), (~(((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) | (((w_p[3] & w_p[2]) & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && (w_p[3] & w_p[2]))
 Row   12:    ***0***  w_p[1]_1              (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && (w_p[3] & w_p[2])), (~(((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) | (((w_p[3] & w_p[2]) & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && (w_p[3] & w_p[2]))
 Row   13:          5  w_g[0]_0              (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && ((w_p[3] & w_p[2]) & w_p[1]))
 Row   14:    ***0***  w_g[0]_1              (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && ((w_p[3] & w_p[2]) & w_p[1]))
 Row   15:    ***0***  w_p[0]_0              (~(((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) | (((w_p[3] & w_p[2]) & w_p[1]) & w_g[0])) && w_c[0] && ((w_p[3] & w_p[2]) & w_p[1]))
 Row   16:    ***0***  w_p[0]_1              (~(((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) | (((w_p[3] & w_p[2]) & w_p[1]) & w_g[0])) && w_c[0] && ((w_p[3] & w_p[2]) & w_p[1]))
 Row   17:          5  w_c[0]_0              (~(((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) | (((w_p[3] & w_p[2]) & w_p[1]) & w_g[0])) && (((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]))
 Row   18:    ***0***  w_c[0]_1              (~(((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) | (((w_p[3] & w_p[2]) & w_p[1]) & w_g[0])) && (((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]))


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       7         6         1    85.71%

================================Statement Details================================

Statement Coverage for instance /tb_FPU_unit/DUT/ROUNDING_UNIT/INCREASE_ROUNDING/CLA_BLOCK_GEN[5]/CLA_4BIT_UNIT_1 --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File /home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/CLA_4bit.sv
    12              1         assign w_g = a & b;
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         36        18        18    50.00%

================================Toggle Details================================

Toggle Coverage for instance /tb_FPU_unit/DUT/ROUNDING_UNIT/INCREASE_ROUNDING/CLA_BLOCK_GEN[5]/CLA_4BIT_UNIT_1 --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               o_g           0           0        0.00 
                                               o_p           5           5      100.00 
                                          sum[0-3]           5           5      100.00 
                                          w_c[0-3]           0           0        0.00 
                                          w_g[0-3]           0           0        0.00 
                                          w_p[0-3]           5           5      100.00 

Total Node Count     =         18 
Toggled Node Count   =          9 
Untoggled Node Count =          9 

Toggle Coverage      =      50.00% (18 of 36 bins)

=================================================================================
=== Instance: /tb_FPU_unit/DUT/ROUNDING_UNIT/INCREASE_ROUNDING/CLA_BLOCK_GEN[4]/CLA_4BIT_UNIT_1
=== Design Unit: work.CLA_4bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                     24         9        15    37.50%

================================Expression Details================================

Expression Coverage for instance /tb_FPU_unit/DUT/ROUNDING_UNIT/INCREASE_ROUNDING/CLA_BLOCK_GEN[4]/CLA_4BIT_UNIT_1 --

  File /home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/CLA_4bit.sv
----------------Focused Expression View-----------------
Line       17 Item    1  (w_g[0] | (w_p[0] & w_c[0]))
Expression totals: 2 of 3 input terms covered = 66.66%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      w_g[0]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          5  w_g[0]_0              ~(w_p[0] & w_c[0])            
  Row   2:    ***0***  w_g[0]_1              ~(w_p[0] & w_c[0])            
  Row   3:          3  w_p[0]_0              (~w_g[0] && w_c[0])           
  Row   4:          5  w_p[0]_1              (~w_g[0] && w_c[0])           
  Row   5:          5  w_c[0]_0              (~w_g[0] && w_p[0])           
  Row   6:          5  w_c[0]_1              (~w_g[0] && w_p[0])           

----------------Focused Expression View-----------------
Line       18 Item    1  ((w_g[1] | (w_p[1] & w_g[0])) | ((w_p[1] & w_p[0]) & w_c[0]))
Expression totals: 2 of 5 input terms covered = 40.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      w_g[1]         N  '_1' not hit             Hit '_1'
      w_g[0]         N  '_1' not hit             Hit '_1'
      w_p[0]         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          5  w_g[1]_0              (~((w_p[1] & w_p[0]) & w_c[0]) && ~(w_p[1] & w_g[0]))
  Row   2:    ***0***  w_g[1]_1              (~((w_p[1] & w_p[0]) & w_c[0]) && ~(w_p[1] & w_g[0]))
  Row   3:          3  w_p[1]_0              (~w_g[1] && w_g[0]), (~(w_g[1] | (w_p[1] & w_g[0])) && w_c[0] && w_p[0])
  Row   4:          5  w_p[1]_1              (~((w_p[1] & w_p[0]) & w_c[0]) && ~w_g[1] && w_g[0]), (~(w_g[1] | (w_p[1] & w_g[0])) && w_c[0] && w_p[0])
  Row   5:          5  w_g[0]_0              (~((w_p[1] & w_p[0]) & w_c[0]) && ~w_g[1] && w_p[1])
  Row   6:    ***0***  w_g[0]_1              (~((w_p[1] & w_p[0]) & w_c[0]) && ~w_g[1] && w_p[1])
  Row   7:    ***0***  w_p[0]_0              (~(w_g[1] | (w_p[1] & w_g[0])) && w_c[0] && w_p[1])
  Row   8:          5  w_p[0]_1              (~(w_g[1] | (w_p[1] & w_g[0])) && w_c[0] && w_p[1])
  Row   9:          5  w_c[0]_0              (~(w_g[1] | (w_p[1] & w_g[0])) && (w_p[1] & w_p[0]))
 Row   10:          5  w_c[0]_1              (~(w_g[1] | (w_p[1] & w_g[0])) && (w_p[1] & w_p[0]))

----------------Focused Expression View-----------------
Line       19 Item    1  (((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) | (((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]))
Expression totals: 2 of 7 input terms covered = 28.57%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      w_g[2]         N  '_1' not hit             Hit '_1'
      w_p[2]         N  '_0' not hit             Hit '_0'
      w_g[1]         N  '_1' not hit             Hit '_1'
      w_g[0]         N  '_1' not hit             Hit '_1'
      w_p[0]         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          5  w_g[2]_0              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_p[2] & w_p[1]) & w_g[0]) && ~(w_p[2] & w_g[1]))
  Row   2:    ***0***  w_g[2]_1              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_p[2] & w_p[1]) & w_g[0]) && ~(w_p[2] & w_g[1]))
  Row   3:    ***0***  w_p[2]_0              (~w_g[2] && w_g[1]), (~(w_g[2] | (w_p[2] & w_g[1])) && w_g[0] && w_p[1]), (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[1])
  Row   4:          5  w_p[2]_1              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_p[2] & w_p[1]) & w_g[0]) && ~w_g[2] && w_g[1]), (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~(w_g[2] | (w_p[2] & w_g[1])) && w_g[0] && w_p[1]), (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[1])
  Row   5:          5  w_g[1]_0              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_p[2] & w_p[1]) & w_g[0]) && ~w_g[2] && w_p[2])
  Row   6:    ***0***  w_g[1]_1              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_p[2] & w_p[1]) & w_g[0]) && ~w_g[2] && w_p[2])
  Row   7:          1  w_p[1]_0              (~(w_g[2] | (w_p[2] & w_g[1])) && w_g[0] && w_p[2]), (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[2])
  Row   8:          5  w_p[1]_1              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~(w_g[2] | (w_p[2] & w_g[1])) && w_g[0] && w_p[2]), (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[2])
  Row   9:          5  w_g[0]_0              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~(w_g[2] | (w_p[2] & w_g[1])) && (w_p[2] & w_p[1]))
 Row   10:    ***0***  w_g[0]_1              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~(w_g[2] | (w_p[2] & w_g[1])) && (w_p[2] & w_p[1]))
 Row   11:    ***0***  w_p[0]_0              (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && (w_p[2] & w_p[1]))
 Row   12:          5  w_p[0]_1              (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && (w_p[2] & w_p[1]))
 Row   13:          5  w_c[0]_0              (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && ((w_p[2] & w_p[1]) & w_p[0]))
 Row   14:          5  w_c[0]_1              (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && ((w_p[2] & w_p[1]) & w_p[0]))

----------------Focused Expression View-----------------
Line       24 Item    1  ((((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) | (((w_p[3] & w_p[2]) & w_p[1]) & w_g[0])) | ((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]))
Expression totals: 3 of 9 input terms covered = 33.33%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      w_g[3]         N  '_1' not hit             Hit '_1'
      w_g[2]         N  '_1' not hit             Hit '_1'
      w_p[2]         N  '_0' not hit             Hit '_0'
      w_g[1]         N  '_1' not hit             Hit '_1'
      w_g[0]         N  '_1' not hit             Hit '_1'
      w_p[0]         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          5  w_g[3]_0              (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~((w_p[3] & w_p[2]) & w_g[1]) && ~(w_p[3] & w_g[2]))
  Row   2:    ***0***  w_g[3]_1              (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~((w_p[3] & w_p[2]) & w_g[1]) && ~(w_p[3] & w_g[2]))
  Row   3:          5  w_p[3]_0              (~w_g[3] && w_g[2]), (~(w_g[3] | (w_p[3] & w_g[2])) && w_g[1] && w_p[2]), (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && w_p[1] && w_p[2]), (~(((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) | (((w_p[3] & w_p[2]) & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[1] && w_p[2])
  Row   4:          5  w_p[3]_1              (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~((w_p[3] & w_p[2]) & w_g[1]) && ~w_g[3] && w_g[2]), (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~(w_g[3] | (w_p[3] & w_g[2])) && w_g[1] && w_p[2]), (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && w_p[1] && w_p[2]), (~(((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) | (((w_p[3] & w_p[2]) & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[1] && w_p[2])
  Row   5:          5  w_g[2]_0              (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~((w_p[3] & w_p[2]) & w_g[1]) && ~w_g[3] && w_p[3])
  Row   6:    ***0***  w_g[2]_1              (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~((w_p[3] & w_p[2]) & w_g[1]) && ~w_g[3] && w_p[3])
  Row   7:    ***0***  w_p[2]_0              (~(w_g[3] | (w_p[3] & w_g[2])) && w_g[1] && w_p[3]), (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && w_p[1] && w_p[3]), (~(((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) | (((w_p[3] & w_p[2]) & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[1] && w_p[3])
  Row   8:          5  w_p[2]_1              (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~(w_g[3] | (w_p[3] & w_g[2])) && w_g[1] && w_p[3]), (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && w_p[1] && w_p[3]), (~(((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) | (((w_p[3] & w_p[2]) & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[1] && w_p[3])
  Row   9:          5  w_g[1]_0              (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~(w_g[3] | (w_p[3] & w_g[2])) && (w_p[3] & w_p[2]))
 Row   10:    ***0***  w_g[1]_1              (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~(w_g[3] | (w_p[3] & w_g[2])) && (w_p[3] & w_p[2]))
 Row   11:          1  w_p[1]_0              (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && (w_p[3] & w_p[2])), (~(((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) | (((w_p[3] & w_p[2]) & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && (w_p[3] & w_p[2]))
 Row   12:          5  w_p[1]_1              (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && (w_p[3] & w_p[2])), (~(((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) | (((w_p[3] & w_p[2]) & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && (w_p[3] & w_p[2]))
 Row   13:          5  w_g[0]_0              (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && ((w_p[3] & w_p[2]) & w_p[1]))
 Row   14:    ***0***  w_g[0]_1              (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && ((w_p[3] & w_p[2]) & w_p[1]))
 Row   15:    ***0***  w_p[0]_0              (~(((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) | (((w_p[3] & w_p[2]) & w_p[1]) & w_g[0])) && w_c[0] && ((w_p[3] & w_p[2]) & w_p[1]))
 Row   16:          5  w_p[0]_1              (~(((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) | (((w_p[3] & w_p[2]) & w_p[1]) & w_g[0])) && w_c[0] && ((w_p[3] & w_p[2]) & w_p[1]))
 Row   17:          5  w_c[0]_0              (~(((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) | (((w_p[3] & w_p[2]) & w_p[1]) & w_g[0])) && (((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]))
 Row   18:          5  w_c[0]_1              (~(((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) | (((w_p[3] & w_p[2]) & w_p[1]) & w_g[0])) && (((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]))


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       7         6         1    85.71%

================================Statement Details================================

Statement Coverage for instance /tb_FPU_unit/DUT/ROUNDING_UNIT/INCREASE_ROUNDING/CLA_BLOCK_GEN[4]/CLA_4BIT_UNIT_1 --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File /home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/CLA_4bit.sv
    12              1         assign w_g = a & b;
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         36        26        10    72.22%

================================Toggle Details================================

Toggle Coverage for instance /tb_FPU_unit/DUT/ROUNDING_UNIT/INCREASE_ROUNDING/CLA_BLOCK_GEN[4]/CLA_4BIT_UNIT_1 --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               o_g           0           0        0.00 
                                               o_p           5           5      100.00 
                                          sum[0-3]           5           5      100.00 
                                          w_c[0-3]           2           2      100.00 
                                          w_g[0-3]           0           0        0.00 
                                          w_p[0-3]           5           5      100.00 

Total Node Count     =         18 
Toggled Node Count   =         13 
Untoggled Node Count =          5 

Toggle Coverage      =      72.22% (26 of 36 bins)

=================================================================================
=== Instance: /tb_FPU_unit/DUT/ROUNDING_UNIT/INCREASE_ROUNDING/CLA_BLOCK_GEN[3]/CLA_4BIT_UNIT_1
=== Design Unit: work.CLA_4bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                     24        11        13    45.83%

================================Expression Details================================

Expression Coverage for instance /tb_FPU_unit/DUT/ROUNDING_UNIT/INCREASE_ROUNDING/CLA_BLOCK_GEN[3]/CLA_4BIT_UNIT_1 --

  File /home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/CLA_4bit.sv
----------------Focused Expression View-----------------
Line       17 Item    1  (w_g[0] | (w_p[0] & w_c[0]))
Expression totals: 2 of 3 input terms covered = 66.66%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      w_g[0]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          5  w_g[0]_0              ~(w_p[0] & w_c[0])            
  Row   2:    ***0***  w_g[0]_1              ~(w_p[0] & w_c[0])            
  Row   3:          5  w_p[0]_0              (~w_g[0] && w_c[0])           
  Row   4:          5  w_p[0]_1              (~w_g[0] && w_c[0])           
  Row   5:          5  w_c[0]_0              (~w_g[0] && w_p[0])           
  Row   6:          5  w_c[0]_1              (~w_g[0] && w_p[0])           

----------------Focused Expression View-----------------
Line       18 Item    1  ((w_g[1] | (w_p[1] & w_g[0])) | ((w_p[1] & w_p[0]) & w_c[0]))
Expression totals: 3 of 5 input terms covered = 60.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      w_g[1]         N  '_1' not hit             Hit '_1'
      w_g[0]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          5  w_g[1]_0              (~((w_p[1] & w_p[0]) & w_c[0]) && ~(w_p[1] & w_g[0]))
  Row   2:    ***0***  w_g[1]_1              (~((w_p[1] & w_p[0]) & w_c[0]) && ~(w_p[1] & w_g[0]))
  Row   3:          3  w_p[1]_0              (~w_g[1] && w_g[0]), (~(w_g[1] | (w_p[1] & w_g[0])) && w_c[0] && w_p[0])
  Row   4:          5  w_p[1]_1              (~((w_p[1] & w_p[0]) & w_c[0]) && ~w_g[1] && w_g[0]), (~(w_g[1] | (w_p[1] & w_g[0])) && w_c[0] && w_p[0])
  Row   5:          5  w_g[0]_0              (~((w_p[1] & w_p[0]) & w_c[0]) && ~w_g[1] && w_p[1])
  Row   6:    ***0***  w_g[0]_1              (~((w_p[1] & w_p[0]) & w_c[0]) && ~w_g[1] && w_p[1])
  Row   7:          4  w_p[0]_0              (~(w_g[1] | (w_p[1] & w_g[0])) && w_c[0] && w_p[1])
  Row   8:          5  w_p[0]_1              (~(w_g[1] | (w_p[1] & w_g[0])) && w_c[0] && w_p[1])
  Row   9:          5  w_c[0]_0              (~(w_g[1] | (w_p[1] & w_g[0])) && (w_p[1] & w_p[0]))
 Row   10:          5  w_c[0]_1              (~(w_g[1] | (w_p[1] & w_g[0])) && (w_p[1] & w_p[0]))

----------------Focused Expression View-----------------
Line       19 Item    1  (((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) | (((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]))
Expression totals: 3 of 7 input terms covered = 42.85%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      w_g[2]         N  '_1' not hit             Hit '_1'
      w_g[1]         N  '_1' not hit             Hit '_1'
      w_p[1]         N  '_0' not hit             Hit '_0'
      w_g[0]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          5  w_g[2]_0              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_p[2] & w_p[1]) & w_g[0]) && ~(w_p[2] & w_g[1]))
  Row   2:    ***0***  w_g[2]_1              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_p[2] & w_p[1]) & w_g[0]) && ~(w_p[2] & w_g[1]))
  Row   3:          1  w_p[2]_0              (~w_g[2] && w_g[1]), (~(w_g[2] | (w_p[2] & w_g[1])) && w_g[0] && w_p[1]), (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[1])
  Row   4:          5  w_p[2]_1              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_p[2] & w_p[1]) & w_g[0]) && ~w_g[2] && w_g[1]), (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~(w_g[2] | (w_p[2] & w_g[1])) && w_g[0] && w_p[1]), (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[1])
  Row   5:          5  w_g[1]_0              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_p[2] & w_p[1]) & w_g[0]) && ~w_g[2] && w_p[2])
  Row   6:    ***0***  w_g[1]_1              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_p[2] & w_p[1]) & w_g[0]) && ~w_g[2] && w_p[2])
  Row   7:    ***0***  w_p[1]_0              (~(w_g[2] | (w_p[2] & w_g[1])) && w_g[0] && w_p[2]), (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[2])
  Row   8:          5  w_p[1]_1              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~(w_g[2] | (w_p[2] & w_g[1])) && w_g[0] && w_p[2]), (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[2])
  Row   9:          5  w_g[0]_0              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~(w_g[2] | (w_p[2] & w_g[1])) && (w_p[2] & w_p[1]))
 Row   10:    ***0***  w_g[0]_1              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~(w_g[2] | (w_p[2] & w_g[1])) && (w_p[2] & w_p[1]))
 Row   11:          4  w_p[0]_0              (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && (w_p[2] & w_p[1]))
 Row   12:          5  w_p[0]_1              (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && (w_p[2] & w_p[1]))
 Row   13:          5  w_c[0]_0              (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && ((w_p[2] & w_p[1]) & w_p[0]))
 Row   14:          5  w_c[0]_1              (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && ((w_p[2] & w_p[1]) & w_p[0]))

----------------Focused Expression View-----------------
Line       24 Item    1  ((((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) | (((w_p[3] & w_p[2]) & w_p[1]) & w_g[0])) | ((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]))
Expression totals: 3 of 9 input terms covered = 33.33%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      w_g[3]         N  '_1' not hit             Hit '_1'
      w_g[2]         N  '_1' not hit             Hit '_1'
      w_g[1]         N  '_1' not hit             Hit '_1'
      w_p[1]         N  '_0' not hit             Hit '_0'
      w_g[0]         N  '_1' not hit             Hit '_1'
      w_p[0]         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          5  w_g[3]_0              (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~((w_p[3] & w_p[2]) & w_g[1]) && ~(w_p[3] & w_g[2]))
  Row   2:    ***0***  w_g[3]_1              (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~((w_p[3] & w_p[2]) & w_g[1]) && ~(w_p[3] & w_g[2]))
  Row   3:          5  w_p[3]_0              (~w_g[3] && w_g[2]), (~(w_g[3] | (w_p[3] & w_g[2])) && w_g[1] && w_p[2]), (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && w_p[1] && w_p[2]), (~(((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) | (((w_p[3] & w_p[2]) & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[1] && w_p[2])
  Row   4:          5  w_p[3]_1              (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~((w_p[3] & w_p[2]) & w_g[1]) && ~w_g[3] && w_g[2]), (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~(w_g[3] | (w_p[3] & w_g[2])) && w_g[1] && w_p[2]), (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && w_p[1] && w_p[2]), (~(((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) | (((w_p[3] & w_p[2]) & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[1] && w_p[2])
  Row   5:          5  w_g[2]_0              (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~((w_p[3] & w_p[2]) & w_g[1]) && ~w_g[3] && w_p[3])
  Row   6:    ***0***  w_g[2]_1              (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~((w_p[3] & w_p[2]) & w_g[1]) && ~w_g[3] && w_p[3])
  Row   7:          1  w_p[2]_0              (~(w_g[3] | (w_p[3] & w_g[2])) && w_g[1] && w_p[3]), (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && w_p[1] && w_p[3]), (~(((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) | (((w_p[3] & w_p[2]) & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[1] && w_p[3])
  Row   8:          5  w_p[2]_1              (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~(w_g[3] | (w_p[3] & w_g[2])) && w_g[1] && w_p[3]), (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && w_p[1] && w_p[3]), (~(((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) | (((w_p[3] & w_p[2]) & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[1] && w_p[3])
  Row   9:          5  w_g[1]_0              (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~(w_g[3] | (w_p[3] & w_g[2])) && (w_p[3] & w_p[2]))
 Row   10:    ***0***  w_g[1]_1              (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~(w_g[3] | (w_p[3] & w_g[2])) && (w_p[3] & w_p[2]))
 Row   11:    ***0***  w_p[1]_0              (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && (w_p[3] & w_p[2])), (~(((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) | (((w_p[3] & w_p[2]) & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && (w_p[3] & w_p[2]))
 Row   12:          5  w_p[1]_1              (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && (w_p[3] & w_p[2])), (~(((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) | (((w_p[3] & w_p[2]) & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && (w_p[3] & w_p[2]))
 Row   13:          5  w_g[0]_0              (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && ((w_p[3] & w_p[2]) & w_p[1]))
 Row   14:    ***0***  w_g[0]_1              (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && ((w_p[3] & w_p[2]) & w_p[1]))
 Row   15:    ***0***  w_p[0]_0              (~(((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) | (((w_p[3] & w_p[2]) & w_p[1]) & w_g[0])) && w_c[0] && ((w_p[3] & w_p[2]) & w_p[1]))
 Row   16:          5  w_p[0]_1              (~(((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) | (((w_p[3] & w_p[2]) & w_p[1]) & w_g[0])) && w_c[0] && ((w_p[3] & w_p[2]) & w_p[1]))
 Row   17:          5  w_c[0]_0              (~(((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) | (((w_p[3] & w_p[2]) & w_p[1]) & w_g[0])) && (((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]))
 Row   18:          5  w_c[0]_1              (~(((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) | (((w_p[3] & w_p[2]) & w_p[1]) & w_g[0])) && (((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]))


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       7         6         1    85.71%

================================Statement Details================================

Statement Coverage for instance /tb_FPU_unit/DUT/ROUNDING_UNIT/INCREASE_ROUNDING/CLA_BLOCK_GEN[3]/CLA_4BIT_UNIT_1 --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File /home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/CLA_4bit.sv
    12              1         assign w_g = a & b;
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         36        28         8    77.77%

================================Toggle Details================================

Toggle Coverage for instance /tb_FPU_unit/DUT/ROUNDING_UNIT/INCREASE_ROUNDING/CLA_BLOCK_GEN[3]/CLA_4BIT_UNIT_1 --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               o_g           2           2      100.00 
                                               o_p           5           5      100.00 
                                          sum[0-3]           5           5      100.00 
                                          w_c[0-3]           2           2      100.00 
                                          w_g[0-3]           0           0        0.00 
                                          w_p[0-3]           5           5      100.00 

Total Node Count     =         18 
Toggled Node Count   =         14 
Untoggled Node Count =          4 

Toggle Coverage      =      77.77% (28 of 36 bins)

=================================================================================
=== Instance: /tb_FPU_unit/DUT/ROUNDING_UNIT/INCREASE_ROUNDING/CLA_BLOCK_GEN[2]/CLA_4BIT_UNIT_1
=== Design Unit: work.CLA_4bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                     24        14        10    58.33%

================================Expression Details================================

Expression Coverage for instance /tb_FPU_unit/DUT/ROUNDING_UNIT/INCREASE_ROUNDING/CLA_BLOCK_GEN[2]/CLA_4BIT_UNIT_1 --

  File /home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/CLA_4bit.sv
----------------Focused Expression View-----------------
Line       17 Item    1  (w_g[0] | (w_p[0] & w_c[0]))
Expression totals: 2 of 3 input terms covered = 66.66%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      w_g[0]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          5  w_g[0]_0              ~(w_p[0] & w_c[0])            
  Row   2:    ***0***  w_g[0]_1              ~(w_p[0] & w_c[0])            
  Row   3:          5  w_p[0]_0              (~w_g[0] && w_c[0])           
  Row   4:          5  w_p[0]_1              (~w_g[0] && w_c[0])           
  Row   5:          5  w_c[0]_0              (~w_g[0] && w_p[0])           
  Row   6:          5  w_c[0]_1              (~w_g[0] && w_p[0])           

----------------Focused Expression View-----------------
Line       18 Item    1  ((w_g[1] | (w_p[1] & w_g[0])) | ((w_p[1] & w_p[0]) & w_c[0]))
Expression totals: 3 of 5 input terms covered = 60.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      w_g[1]         N  '_1' not hit             Hit '_1'
      w_g[0]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          5  w_g[1]_0              (~((w_p[1] & w_p[0]) & w_c[0]) && ~(w_p[1] & w_g[0]))
  Row   2:    ***0***  w_g[1]_1              (~((w_p[1] & w_p[0]) & w_c[0]) && ~(w_p[1] & w_g[0]))
  Row   3:          5  w_p[1]_0              (~w_g[1] && w_g[0]), (~(w_g[1] | (w_p[1] & w_g[0])) && w_c[0] && w_p[0])
  Row   4:          5  w_p[1]_1              (~((w_p[1] & w_p[0]) & w_c[0]) && ~w_g[1] && w_g[0]), (~(w_g[1] | (w_p[1] & w_g[0])) && w_c[0] && w_p[0])
  Row   5:          5  w_g[0]_0              (~((w_p[1] & w_p[0]) & w_c[0]) && ~w_g[1] && w_p[1])
  Row   6:    ***0***  w_g[0]_1              (~((w_p[1] & w_p[0]) & w_c[0]) && ~w_g[1] && w_p[1])
  Row   7:          5  w_p[0]_0              (~(w_g[1] | (w_p[1] & w_g[0])) && w_c[0] && w_p[1])
  Row   8:          5  w_p[0]_1              (~(w_g[1] | (w_p[1] & w_g[0])) && w_c[0] && w_p[1])
  Row   9:          5  w_c[0]_0              (~(w_g[1] | (w_p[1] & w_g[0])) && (w_p[1] & w_p[0]))
 Row   10:          5  w_c[0]_1              (~(w_g[1] | (w_p[1] & w_g[0])) && (w_p[1] & w_p[0]))

----------------Focused Expression View-----------------
Line       19 Item    1  (((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) | (((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]))
Expression totals: 4 of 7 input terms covered = 57.14%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      w_g[2]         N  '_1' not hit             Hit '_1'
      w_g[1]         N  '_1' not hit             Hit '_1'
      w_g[0]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          5  w_g[2]_0              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_p[2] & w_p[1]) & w_g[0]) && ~(w_p[2] & w_g[1]))
  Row   2:    ***0***  w_g[2]_1              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_p[2] & w_p[1]) & w_g[0]) && ~(w_p[2] & w_g[1]))
  Row   3:          5  w_p[2]_0              (~w_g[2] && w_g[1]), (~(w_g[2] | (w_p[2] & w_g[1])) && w_g[0] && w_p[1]), (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[1])
  Row   4:          5  w_p[2]_1              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_p[2] & w_p[1]) & w_g[0]) && ~w_g[2] && w_g[1]), (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~(w_g[2] | (w_p[2] & w_g[1])) && w_g[0] && w_p[1]), (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[1])
  Row   5:          5  w_g[1]_0              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_p[2] & w_p[1]) & w_g[0]) && ~w_g[2] && w_p[2])
  Row   6:    ***0***  w_g[1]_1              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_p[2] & w_p[1]) & w_g[0]) && ~w_g[2] && w_p[2])
  Row   7:          5  w_p[1]_0              (~(w_g[2] | (w_p[2] & w_g[1])) && w_g[0] && w_p[2]), (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[2])
  Row   8:          5  w_p[1]_1              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~(w_g[2] | (w_p[2] & w_g[1])) && w_g[0] && w_p[2]), (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[2])
  Row   9:          5  w_g[0]_0              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~(w_g[2] | (w_p[2] & w_g[1])) && (w_p[2] & w_p[1]))
 Row   10:    ***0***  w_g[0]_1              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~(w_g[2] | (w_p[2] & w_g[1])) && (w_p[2] & w_p[1]))
 Row   11:          5  w_p[0]_0              (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && (w_p[2] & w_p[1]))
 Row   12:          5  w_p[0]_1              (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && (w_p[2] & w_p[1]))
 Row   13:          5  w_c[0]_0              (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && ((w_p[2] & w_p[1]) & w_p[0]))
 Row   14:          5  w_c[0]_1              (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && ((w_p[2] & w_p[1]) & w_p[0]))

----------------Focused Expression View-----------------
Line       24 Item    1  ((((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) | (((w_p[3] & w_p[2]) & w_p[1]) & w_g[0])) | ((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]))
Expression totals: 5 of 9 input terms covered = 55.55%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      w_g[3]         N  '_1' not hit             Hit '_1'
      w_g[2]         N  '_1' not hit             Hit '_1'
      w_g[1]         N  '_1' not hit             Hit '_1'
      w_g[0]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          5  w_g[3]_0              (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~((w_p[3] & w_p[2]) & w_g[1]) && ~(w_p[3] & w_g[2]))
  Row   2:    ***0***  w_g[3]_1              (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~((w_p[3] & w_p[2]) & w_g[1]) && ~(w_p[3] & w_g[2]))
  Row   3:          5  w_p[3]_0              (~w_g[3] && w_g[2]), (~(w_g[3] | (w_p[3] & w_g[2])) && w_g[1] && w_p[2]), (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && w_p[1] && w_p[2]), (~(((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) | (((w_p[3] & w_p[2]) & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[1] && w_p[2])
  Row   4:          5  w_p[3]_1              (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~((w_p[3] & w_p[2]) & w_g[1]) && ~w_g[3] && w_g[2]), (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~(w_g[3] | (w_p[3] & w_g[2])) && w_g[1] && w_p[2]), (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && w_p[1] && w_p[2]), (~(((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) | (((w_p[3] & w_p[2]) & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[1] && w_p[2])
  Row   5:          5  w_g[2]_0              (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~((w_p[3] & w_p[2]) & w_g[1]) && ~w_g[3] && w_p[3])
  Row   6:    ***0***  w_g[2]_1              (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~((w_p[3] & w_p[2]) & w_g[1]) && ~w_g[3] && w_p[3])
  Row   7:          5  w_p[2]_0              (~(w_g[3] | (w_p[3] & w_g[2])) && w_g[1] && w_p[3]), (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && w_p[1] && w_p[3]), (~(((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) | (((w_p[3] & w_p[2]) & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[1] && w_p[3])
  Row   8:          5  w_p[2]_1              (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~(w_g[3] | (w_p[3] & w_g[2])) && w_g[1] && w_p[3]), (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && w_p[1] && w_p[3]), (~(((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) | (((w_p[3] & w_p[2]) & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[1] && w_p[3])
  Row   9:          5  w_g[1]_0              (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~(w_g[3] | (w_p[3] & w_g[2])) && (w_p[3] & w_p[2]))
 Row   10:    ***0***  w_g[1]_1              (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~(w_g[3] | (w_p[3] & w_g[2])) && (w_p[3] & w_p[2]))
 Row   11:          5  w_p[1]_0              (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && (w_p[3] & w_p[2])), (~(((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) | (((w_p[3] & w_p[2]) & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && (w_p[3] & w_p[2]))
 Row   12:          5  w_p[1]_1              (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && (w_p[3] & w_p[2])), (~(((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) | (((w_p[3] & w_p[2]) & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && (w_p[3] & w_p[2]))
 Row   13:          5  w_g[0]_0              (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && ((w_p[3] & w_p[2]) & w_p[1]))
 Row   14:    ***0***  w_g[0]_1              (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && ((w_p[3] & w_p[2]) & w_p[1]))
 Row   15:          5  w_p[0]_0              (~(((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) | (((w_p[3] & w_p[2]) & w_p[1]) & w_g[0])) && w_c[0] && ((w_p[3] & w_p[2]) & w_p[1]))
 Row   16:          5  w_p[0]_1              (~(((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) | (((w_p[3] & w_p[2]) & w_p[1]) & w_g[0])) && w_c[0] && ((w_p[3] & w_p[2]) & w_p[1]))
 Row   17:          5  w_c[0]_0              (~(((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) | (((w_p[3] & w_p[2]) & w_p[1]) & w_g[0])) && (((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]))
 Row   18:          5  w_c[0]_1              (~(((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) | (((w_p[3] & w_p[2]) & w_p[1]) & w_g[0])) && (((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]))


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       7         6         1    85.71%

================================Statement Details================================

Statement Coverage for instance /tb_FPU_unit/DUT/ROUNDING_UNIT/INCREASE_ROUNDING/CLA_BLOCK_GEN[2]/CLA_4BIT_UNIT_1 --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File /home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/CLA_4bit.sv
    12              1         assign w_g = a & b;
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         36        28         8    77.77%

================================Toggle Details================================

Toggle Coverage for instance /tb_FPU_unit/DUT/ROUNDING_UNIT/INCREASE_ROUNDING/CLA_BLOCK_GEN[2]/CLA_4BIT_UNIT_1 --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               o_g           2           2      100.00 
                                               o_p           5           5      100.00 
                                          sum[0-3]           5           5      100.00 
                                          w_c[0-2]           5           5      100.00 
                                            w_c[3]           3           3      100.00 
                                          w_g[0-3]           0           0        0.00 
                                          w_p[0-3]           5           5      100.00 

Total Node Count     =         18 
Toggled Node Count   =         14 
Untoggled Node Count =          4 

Toggle Coverage      =      77.77% (28 of 36 bins)

=================================================================================
=== Instance: /tb_FPU_unit/DUT/ROUNDING_UNIT/INCREASE_ROUNDING/CLA_BLOCK_GEN[1]/CLA_4BIT_UNIT_1
=== Design Unit: work.CLA_4bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                     24        14        10    58.33%

================================Expression Details================================

Expression Coverage for instance /tb_FPU_unit/DUT/ROUNDING_UNIT/INCREASE_ROUNDING/CLA_BLOCK_GEN[1]/CLA_4BIT_UNIT_1 --

  File /home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/CLA_4bit.sv
----------------Focused Expression View-----------------
Line       17 Item    1  (w_g[0] | (w_p[0] & w_c[0]))
Expression totals: 2 of 3 input terms covered = 66.66%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      w_g[0]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          5  w_g[0]_0              ~(w_p[0] & w_c[0])            
  Row   2:    ***0***  w_g[0]_1              ~(w_p[0] & w_c[0])            
  Row   3:          5  w_p[0]_0              (~w_g[0] && w_c[0])           
  Row   4:          5  w_p[0]_1              (~w_g[0] && w_c[0])           
  Row   5:          5  w_c[0]_0              (~w_g[0] && w_p[0])           
  Row   6:          5  w_c[0]_1              (~w_g[0] && w_p[0])           

----------------Focused Expression View-----------------
Line       18 Item    1  ((w_g[1] | (w_p[1] & w_g[0])) | ((w_p[1] & w_p[0]) & w_c[0]))
Expression totals: 3 of 5 input terms covered = 60.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      w_g[1]         N  '_1' not hit             Hit '_1'
      w_g[0]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          5  w_g[1]_0              (~((w_p[1] & w_p[0]) & w_c[0]) && ~(w_p[1] & w_g[0]))
  Row   2:    ***0***  w_g[1]_1              (~((w_p[1] & w_p[0]) & w_c[0]) && ~(w_p[1] & w_g[0]))
  Row   3:          5  w_p[1]_0              (~w_g[1] && w_g[0]), (~(w_g[1] | (w_p[1] & w_g[0])) && w_c[0] && w_p[0])
  Row   4:          5  w_p[1]_1              (~((w_p[1] & w_p[0]) & w_c[0]) && ~w_g[1] && w_g[0]), (~(w_g[1] | (w_p[1] & w_g[0])) && w_c[0] && w_p[0])
  Row   5:          5  w_g[0]_0              (~((w_p[1] & w_p[0]) & w_c[0]) && ~w_g[1] && w_p[1])
  Row   6:    ***0***  w_g[0]_1              (~((w_p[1] & w_p[0]) & w_c[0]) && ~w_g[1] && w_p[1])
  Row   7:          5  w_p[0]_0              (~(w_g[1] | (w_p[1] & w_g[0])) && w_c[0] && w_p[1])
  Row   8:          5  w_p[0]_1              (~(w_g[1] | (w_p[1] & w_g[0])) && w_c[0] && w_p[1])
  Row   9:          5  w_c[0]_0              (~(w_g[1] | (w_p[1] & w_g[0])) && (w_p[1] & w_p[0]))
 Row   10:          5  w_c[0]_1              (~(w_g[1] | (w_p[1] & w_g[0])) && (w_p[1] & w_p[0]))

----------------Focused Expression View-----------------
Line       19 Item    1  (((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) | (((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]))
Expression totals: 4 of 7 input terms covered = 57.14%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      w_g[2]         N  '_1' not hit             Hit '_1'
      w_g[1]         N  '_1' not hit             Hit '_1'
      w_g[0]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          5  w_g[2]_0              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_p[2] & w_p[1]) & w_g[0]) && ~(w_p[2] & w_g[1]))
  Row   2:    ***0***  w_g[2]_1              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_p[2] & w_p[1]) & w_g[0]) && ~(w_p[2] & w_g[1]))
  Row   3:          5  w_p[2]_0              (~w_g[2] && w_g[1]), (~(w_g[2] | (w_p[2] & w_g[1])) && w_g[0] && w_p[1]), (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[1])
  Row   4:          5  w_p[2]_1              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_p[2] & w_p[1]) & w_g[0]) && ~w_g[2] && w_g[1]), (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~(w_g[2] | (w_p[2] & w_g[1])) && w_g[0] && w_p[1]), (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[1])
  Row   5:          5  w_g[1]_0              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_p[2] & w_p[1]) & w_g[0]) && ~w_g[2] && w_p[2])
  Row   6:    ***0***  w_g[1]_1              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_p[2] & w_p[1]) & w_g[0]) && ~w_g[2] && w_p[2])
  Row   7:          5  w_p[1]_0              (~(w_g[2] | (w_p[2] & w_g[1])) && w_g[0] && w_p[2]), (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[2])
  Row   8:          5  w_p[1]_1              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~(w_g[2] | (w_p[2] & w_g[1])) && w_g[0] && w_p[2]), (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[2])
  Row   9:          5  w_g[0]_0              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~(w_g[2] | (w_p[2] & w_g[1])) && (w_p[2] & w_p[1]))
 Row   10:    ***0***  w_g[0]_1              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~(w_g[2] | (w_p[2] & w_g[1])) && (w_p[2] & w_p[1]))
 Row   11:          5  w_p[0]_0              (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && (w_p[2] & w_p[1]))
 Row   12:          5  w_p[0]_1              (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && (w_p[2] & w_p[1]))
 Row   13:          5  w_c[0]_0              (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && ((w_p[2] & w_p[1]) & w_p[0]))
 Row   14:          5  w_c[0]_1              (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && ((w_p[2] & w_p[1]) & w_p[0]))

----------------Focused Expression View-----------------
Line       24 Item    1  ((((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) | (((w_p[3] & w_p[2]) & w_p[1]) & w_g[0])) | ((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]))
Expression totals: 5 of 9 input terms covered = 55.55%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      w_g[3]         N  '_1' not hit             Hit '_1'
      w_g[2]         N  '_1' not hit             Hit '_1'
      w_g[1]         N  '_1' not hit             Hit '_1'
      w_g[0]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          5  w_g[3]_0              (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~((w_p[3] & w_p[2]) & w_g[1]) && ~(w_p[3] & w_g[2]))
  Row   2:    ***0***  w_g[3]_1              (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~((w_p[3] & w_p[2]) & w_g[1]) && ~(w_p[3] & w_g[2]))
  Row   3:          5  w_p[3]_0              (~w_g[3] && w_g[2]), (~(w_g[3] | (w_p[3] & w_g[2])) && w_g[1] && w_p[2]), (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && w_p[1] && w_p[2]), (~(((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) | (((w_p[3] & w_p[2]) & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[1] && w_p[2])
  Row   4:          5  w_p[3]_1              (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~((w_p[3] & w_p[2]) & w_g[1]) && ~w_g[3] && w_g[2]), (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~(w_g[3] | (w_p[3] & w_g[2])) && w_g[1] && w_p[2]), (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && w_p[1] && w_p[2]), (~(((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) | (((w_p[3] & w_p[2]) & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[1] && w_p[2])
  Row   5:          5  w_g[2]_0              (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~((w_p[3] & w_p[2]) & w_g[1]) && ~w_g[3] && w_p[3])
  Row   6:    ***0***  w_g[2]_1              (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~((w_p[3] & w_p[2]) & w_g[1]) && ~w_g[3] && w_p[3])
  Row   7:          5  w_p[2]_0              (~(w_g[3] | (w_p[3] & w_g[2])) && w_g[1] && w_p[3]), (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && w_p[1] && w_p[3]), (~(((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) | (((w_p[3] & w_p[2]) & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[1] && w_p[3])
  Row   8:          5  w_p[2]_1              (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~(w_g[3] | (w_p[3] & w_g[2])) && w_g[1] && w_p[3]), (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && w_p[1] && w_p[3]), (~(((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) | (((w_p[3] & w_p[2]) & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[1] && w_p[3])
  Row   9:          5  w_g[1]_0              (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~(w_g[3] | (w_p[3] & w_g[2])) && (w_p[3] & w_p[2]))
 Row   10:    ***0***  w_g[1]_1              (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~(w_g[3] | (w_p[3] & w_g[2])) && (w_p[3] & w_p[2]))
 Row   11:          5  w_p[1]_0              (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && (w_p[3] & w_p[2])), (~(((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) | (((w_p[3] & w_p[2]) & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && (w_p[3] & w_p[2]))
 Row   12:          5  w_p[1]_1              (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && (w_p[3] & w_p[2])), (~(((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) | (((w_p[3] & w_p[2]) & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && (w_p[3] & w_p[2]))
 Row   13:          5  w_g[0]_0              (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && ((w_p[3] & w_p[2]) & w_p[1]))
 Row   14:    ***0***  w_g[0]_1              (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && ((w_p[3] & w_p[2]) & w_p[1]))
 Row   15:          5  w_p[0]_0              (~(((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) | (((w_p[3] & w_p[2]) & w_p[1]) & w_g[0])) && w_c[0] && ((w_p[3] & w_p[2]) & w_p[1]))
 Row   16:          5  w_p[0]_1              (~(((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) | (((w_p[3] & w_p[2]) & w_p[1]) & w_g[0])) && w_c[0] && ((w_p[3] & w_p[2]) & w_p[1]))
 Row   17:          5  w_c[0]_0              (~(((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) | (((w_p[3] & w_p[2]) & w_p[1]) & w_g[0])) && (((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]))
 Row   18:          5  w_c[0]_1              (~(((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) | (((w_p[3] & w_p[2]) & w_p[1]) & w_g[0])) && (((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]))


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       7         6         1    85.71%

================================Statement Details================================

Statement Coverage for instance /tb_FPU_unit/DUT/ROUNDING_UNIT/INCREASE_ROUNDING/CLA_BLOCK_GEN[1]/CLA_4BIT_UNIT_1 --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File /home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/CLA_4bit.sv
    12              1         assign w_g = a & b;
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         36        28         8    77.77%

================================Toggle Details================================

Toggle Coverage for instance /tb_FPU_unit/DUT/ROUNDING_UNIT/INCREASE_ROUNDING/CLA_BLOCK_GEN[1]/CLA_4BIT_UNIT_1 --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               o_g           5           5      100.00 
                                               o_p           5           5      100.00 
                                          sum[0-3]           5           5      100.00 
                                          w_c[0-3]           5           5      100.00 
                                          w_g[0-3]           0           0        0.00 
                                          w_p[0-3]           5           5      100.00 

Total Node Count     =         18 
Toggled Node Count   =         14 
Untoggled Node Count =          4 

Toggle Coverage      =      77.77% (28 of 36 bins)

=================================================================================
=== Instance: /tb_FPU_unit/DUT/ROUNDING_UNIT/INCREASE_ROUNDING/CLA_4BIT_UNIT_0
=== Design Unit: work.CLA_4bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                     24        14        10    58.33%

================================Expression Details================================

Expression Coverage for instance /tb_FPU_unit/DUT/ROUNDING_UNIT/INCREASE_ROUNDING/CLA_4BIT_UNIT_0 --

  File /home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/CLA_4bit.sv
----------------Focused Expression View-----------------
Line       17 Item    1  (w_g[0] | (w_p[0] & w_c[0]))
Expression totals: 2 of 3 input terms covered = 66.66%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      w_g[0]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          5  w_g[0]_0              ~(w_p[0] & w_c[0])            
  Row   2:    ***0***  w_g[0]_1              ~(w_p[0] & w_c[0])            
  Row   3:          5  w_p[0]_0              (~w_g[0] && w_c[0])           
  Row   4:          5  w_p[0]_1              (~w_g[0] && w_c[0])           
  Row   5:          5  w_c[0]_0              (~w_g[0] && w_p[0])           
  Row   6:          5  w_c[0]_1              (~w_g[0] && w_p[0])           

----------------Focused Expression View-----------------
Line       18 Item    1  ((w_g[1] | (w_p[1] & w_g[0])) | ((w_p[1] & w_p[0]) & w_c[0]))
Expression totals: 3 of 5 input terms covered = 60.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      w_g[1]         N  '_1' not hit             Hit '_1'
      w_g[0]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          5  w_g[1]_0              (~((w_p[1] & w_p[0]) & w_c[0]) && ~(w_p[1] & w_g[0]))
  Row   2:    ***0***  w_g[1]_1              (~((w_p[1] & w_p[0]) & w_c[0]) && ~(w_p[1] & w_g[0]))
  Row   3:          5  w_p[1]_0              (~w_g[1] && w_g[0]), (~(w_g[1] | (w_p[1] & w_g[0])) && w_c[0] && w_p[0])
  Row   4:          5  w_p[1]_1              (~((w_p[1] & w_p[0]) & w_c[0]) && ~w_g[1] && w_g[0]), (~(w_g[1] | (w_p[1] & w_g[0])) && w_c[0] && w_p[0])
  Row   5:          5  w_g[0]_0              (~((w_p[1] & w_p[0]) & w_c[0]) && ~w_g[1] && w_p[1])
  Row   6:    ***0***  w_g[0]_1              (~((w_p[1] & w_p[0]) & w_c[0]) && ~w_g[1] && w_p[1])
  Row   7:          5  w_p[0]_0              (~(w_g[1] | (w_p[1] & w_g[0])) && w_c[0] && w_p[1])
  Row   8:          5  w_p[0]_1              (~(w_g[1] | (w_p[1] & w_g[0])) && w_c[0] && w_p[1])
  Row   9:          5  w_c[0]_0              (~(w_g[1] | (w_p[1] & w_g[0])) && (w_p[1] & w_p[0]))
 Row   10:          5  w_c[0]_1              (~(w_g[1] | (w_p[1] & w_g[0])) && (w_p[1] & w_p[0]))

----------------Focused Expression View-----------------
Line       19 Item    1  (((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) | (((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]))
Expression totals: 4 of 7 input terms covered = 57.14%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      w_g[2]         N  '_1' not hit             Hit '_1'
      w_g[1]         N  '_1' not hit             Hit '_1'
      w_g[0]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          5  w_g[2]_0              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_p[2] & w_p[1]) & w_g[0]) && ~(w_p[2] & w_g[1]))
  Row   2:    ***0***  w_g[2]_1              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_p[2] & w_p[1]) & w_g[0]) && ~(w_p[2] & w_g[1]))
  Row   3:          5  w_p[2]_0              (~w_g[2] && w_g[1]), (~(w_g[2] | (w_p[2] & w_g[1])) && w_g[0] && w_p[1]), (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[1])
  Row   4:          5  w_p[2]_1              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_p[2] & w_p[1]) & w_g[0]) && ~w_g[2] && w_g[1]), (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~(w_g[2] | (w_p[2] & w_g[1])) && w_g[0] && w_p[1]), (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[1])
  Row   5:          5  w_g[1]_0              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_p[2] & w_p[1]) & w_g[0]) && ~w_g[2] && w_p[2])
  Row   6:    ***0***  w_g[1]_1              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_p[2] & w_p[1]) & w_g[0]) && ~w_g[2] && w_p[2])
  Row   7:          5  w_p[1]_0              (~(w_g[2] | (w_p[2] & w_g[1])) && w_g[0] && w_p[2]), (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[2])
  Row   8:          5  w_p[1]_1              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~(w_g[2] | (w_p[2] & w_g[1])) && w_g[0] && w_p[2]), (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[2])
  Row   9:          5  w_g[0]_0              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~(w_g[2] | (w_p[2] & w_g[1])) && (w_p[2] & w_p[1]))
 Row   10:    ***0***  w_g[0]_1              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~(w_g[2] | (w_p[2] & w_g[1])) && (w_p[2] & w_p[1]))
 Row   11:          5  w_p[0]_0              (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && (w_p[2] & w_p[1]))
 Row   12:          5  w_p[0]_1              (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && (w_p[2] & w_p[1]))
 Row   13:          5  w_c[0]_0              (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && ((w_p[2] & w_p[1]) & w_p[0]))
 Row   14:          5  w_c[0]_1              (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && ((w_p[2] & w_p[1]) & w_p[0]))

----------------Focused Expression View-----------------
Line       24 Item    1  ((((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) | (((w_p[3] & w_p[2]) & w_p[1]) & w_g[0])) | ((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]))
Expression totals: 5 of 9 input terms covered = 55.55%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      w_g[3]         N  '_1' not hit             Hit '_1'
      w_g[2]         N  '_1' not hit             Hit '_1'
      w_g[1]         N  '_1' not hit             Hit '_1'
      w_g[0]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          5  w_g[3]_0              (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~((w_p[3] & w_p[2]) & w_g[1]) && ~(w_p[3] & w_g[2]))
  Row   2:    ***0***  w_g[3]_1              (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~((w_p[3] & w_p[2]) & w_g[1]) && ~(w_p[3] & w_g[2]))
  Row   3:          5  w_p[3]_0              (~w_g[3] && w_g[2]), (~(w_g[3] | (w_p[3] & w_g[2])) && w_g[1] && w_p[2]), (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && w_p[1] && w_p[2]), (~(((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) | (((w_p[3] & w_p[2]) & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[1] && w_p[2])
  Row   4:          5  w_p[3]_1              (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~((w_p[3] & w_p[2]) & w_g[1]) && ~w_g[3] && w_g[2]), (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~(w_g[3] | (w_p[3] & w_g[2])) && w_g[1] && w_p[2]), (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && w_p[1] && w_p[2]), (~(((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) | (((w_p[3] & w_p[2]) & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[1] && w_p[2])
  Row   5:          5  w_g[2]_0              (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~((w_p[3] & w_p[2]) & w_g[1]) && ~w_g[3] && w_p[3])
  Row   6:    ***0***  w_g[2]_1              (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~((w_p[3] & w_p[2]) & w_g[1]) && ~w_g[3] && w_p[3])
  Row   7:          5  w_p[2]_0              (~(w_g[3] | (w_p[3] & w_g[2])) && w_g[1] && w_p[3]), (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && w_p[1] && w_p[3]), (~(((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) | (((w_p[3] & w_p[2]) & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[1] && w_p[3])
  Row   8:          5  w_p[2]_1              (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~(w_g[3] | (w_p[3] & w_g[2])) && w_g[1] && w_p[3]), (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && w_p[1] && w_p[3]), (~(((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) | (((w_p[3] & w_p[2]) & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[1] && w_p[3])
  Row   9:          5  w_g[1]_0              (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~(w_g[3] | (w_p[3] & w_g[2])) && (w_p[3] & w_p[2]))
 Row   10:    ***0***  w_g[1]_1              (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~(w_g[3] | (w_p[3] & w_g[2])) && (w_p[3] & w_p[2]))
 Row   11:          5  w_p[1]_0              (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && (w_p[3] & w_p[2])), (~(((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) | (((w_p[3] & w_p[2]) & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && (w_p[3] & w_p[2]))
 Row   12:          5  w_p[1]_1              (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && (w_p[3] & w_p[2])), (~(((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) | (((w_p[3] & w_p[2]) & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && (w_p[3] & w_p[2]))
 Row   13:          5  w_g[0]_0              (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && ((w_p[3] & w_p[2]) & w_p[1]))
 Row   14:    ***0***  w_g[0]_1              (~((((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && ((w_p[3] & w_p[2]) & w_p[1]))
 Row   15:          5  w_p[0]_0              (~(((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) | (((w_p[3] & w_p[2]) & w_p[1]) & w_g[0])) && w_c[0] && ((w_p[3] & w_p[2]) & w_p[1]))
 Row   16:          5  w_p[0]_1              (~(((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) | (((w_p[3] & w_p[2]) & w_p[1]) & w_g[0])) && w_c[0] && ((w_p[3] & w_p[2]) & w_p[1]))
 Row   17:          5  w_c[0]_0              (~(((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) | (((w_p[3] & w_p[2]) & w_p[1]) & w_g[0])) && (((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]))
 Row   18:          5  w_c[0]_1              (~(((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) | (((w_p[3] & w_p[2]) & w_p[1]) & w_g[0])) && (((w_p[3] & w_p[2]) & w_p[1]) & w_p[0]))


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       7         6         1    85.71%

================================Statement Details================================

Statement Coverage for instance /tb_FPU_unit/DUT/ROUNDING_UNIT/INCREASE_ROUNDING/CLA_4BIT_UNIT_0 --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File /home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/CLA_4bit.sv
    12              1         assign w_g = a & b;
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         36        28         8    77.77%

================================Toggle Details================================

Toggle Coverage for instance /tb_FPU_unit/DUT/ROUNDING_UNIT/INCREASE_ROUNDING/CLA_4BIT_UNIT_0 --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               o_g           5           5      100.00 
                                               o_p           5           5      100.00 
                                          sum[0-3]           5           5      100.00 
                                          w_c[0-3]           5           5      100.00 
                                          w_g[0-3]           0           0        0.00 
                                          w_p[0-3]           5           5      100.00 

Total Node Count     =         18 
Toggled Node Count   =         14 
Untoggled Node Count =          4 

Toggle Coverage      =      77.77% (28 of 36 bins)

=================================================================================
=== Instance: /tb_FPU_unit/DUT/ROUNDING_UNIT/INCREASE_ROUNDING
=== Design Unit: work.CLA_24bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                     18        17         1    94.44%

================================Expression Details================================

Expression Coverage for instance /tb_FPU_unit/DUT/ROUNDING_UNIT/INCREASE_ROUNDING --

  File /home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/CLA_24bit.sv





----------------Focused Expression View-----------------
Line       35 Item    1 (GI=5) (w_g[5] | (w_p[5] & w_c[5]))
Expression totals: 2 of 3 input terms covered = 66.66%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      w_g[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          5  w_g[5]_0              ~(w_p[5] & w_c[5])            
  Row   2:    ***0***  w_g[5]_1              ~(w_p[5] & w_c[5])            
  Row   3:          5  w_p[5]_0              (~w_g[5] && w_c[5])           
  Row   4:          2  w_p[5]_1              (~w_g[5] && w_c[5])           
  Row   5:          5  w_c[5]_0              (~w_g[5] && w_p[5])           
  Row   6:          2  w_c[5]_1              (~w_g[5] && w_p[5])           


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         88        78        10    88.63%

================================Toggle Details================================

Toggle Coverage for instance /tb_FPU_unit/DUT/ROUNDING_UNIT/INCREASE_ROUNDING --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                           o_carry           0           0        0.00 
                                       o_sum[0-23]           5           5      100.00 
                                          w_c[0-2]           5           5      100.00 
                                          w_c[3-4]           2           2      100.00 
                                          w_c[5-6]           0           0        0.00 
                                          w_g[0-1]           5           5      100.00 
                                          w_g[2-3]           2           2      100.00 
                                          w_g[4-5]           0           0        0.00 
                                          w_p[0-5]           5           5      100.00 

Total Node Count     =         44 
Toggled Node Count   =         39 
Untoggled Node Count =          5 

Toggle Coverage      =      88.63% (78 of 88 bins)

=================================================================================
=== Instance: /tb_FPU_unit/DUT/ROUNDING_UNIT
=== Design Unit: work.ROUNDING_unit
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        106       104         2    98.11%

================================Toggle Details================================

Toggle Coverage for instance /tb_FPU_unit/DUT/ROUNDING_UNIT --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                o_man_result[0-23]           5           5      100.00 
                                         o_ov_flow           0           0        0.00 
                                       w_guard_bit           5           5      100.00 
                                  w_man_temp[0-23]           5           5      100.00 
                                       w_round_bit           5           5      100.00 
                                 w_rounding_result           5           5      100.00 
                                      w_sticky_bit           5           5      100.00 

Total Node Count     =         53 
Toggled Node Count   =         52 
Untoggled Node Count =          1 

Toggle Coverage      =      98.11% (104 of 106 bins)

=================================================================================
=== Instance: /tb_FPU_unit/DUT/PSC_UNIT
=== Design Unit: work.PSC_unit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                     18        12         6    66.66%

================================Expression Details================================

Expression Coverage for instance /tb_FPU_unit/DUT/PSC_UNIT --

  File /home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/PSC_unit.sv
----------------Focused Expression View-----------------
Line       25 Item    1  (((w_E_one_A & w_M_zero_A) & w_E_one_B) & w_M_zero_B)
Expression totals: 2 of 4 input terms covered = 50.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
  w_M_zero_A         N  '_0' not hit             Hit '_0'
  w_M_zero_B         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          4  w_E_one_A_0           (w_M_zero_B && w_E_one_B && w_M_zero_A)
  Row   2:          4  w_E_one_A_1           (w_M_zero_B && w_E_one_B && w_M_zero_A)
  Row   3:    ***0***  w_M_zero_A_0          (w_M_zero_B && w_E_one_B && w_E_one_A)
  Row   4:          4  w_M_zero_A_1          (w_M_zero_B && w_E_one_B && w_E_one_A)
  Row   5:          4  w_E_one_B_0           (w_M_zero_B && (w_E_one_A & w_M_zero_A))
  Row   6:          4  w_E_one_B_1           (w_M_zero_B && (w_E_one_A & w_M_zero_A))
  Row   7:    ***0***  w_M_zero_B_0          ((w_E_one_A & w_M_zero_A) & w_E_one_B)
  Row   8:          4  w_M_zero_B_1          ((w_E_one_A & w_M_zero_A) & w_E_one_B)

-----------Focused Expression View (Bimodal)------------
Line       27 Item    1  (((((((((i_add_sub ~| i_sign_a) & w_E_one_A) & w_M_zero_A) & i_sign_b) & w_E_one_B) & w_M_zero_B) | ((((((i_add_sub ~| i_sign_b) & i_sign_a) & w_E_one_A) & w_M_zero_A) & w_E_one_B) & w_M_zero_B)) | ((((((i_sign_a ~| i_sign_b) & i_add_sub) & w_E_one_A) & w_M_zero_A) & w_E_one_B) & w_M_zero_B)) | ((((((i_add_sub & i_sign_a) & w_E_one_A) & w_M_zero_A) & i_sign_b) & w_E_one_B) & w_M_zero_B))
Expression totals: 5 of 7 input terms covered = 71.42%

    Input Term   Covered  Reason for no coverage                  Hint
   -----------  --------  --------------------------------------  --------------
    w_M_zero_A         N  '_1' hit but '_0' is not hit           Hit '_0' for output ->0
    w_M_zero_B         N  '_1' hit but '_0' is not hit           Hit '_0' for output ->0

    Rows:   Hits(->0)   Hits(->1)  FEC Target            Non-masking condition(s)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  

---------  ----------  ----------  --------------------  -------------------------                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 
 Row   1:           4           0  i_add_sub_0           (w_M_zero_B && w_E_one_B && i_sign_b && w_M_zero_A && w_E_one_A && ~i_sign_a), (w_M_zero_B && w_E_one_B && w_M_zero_A && w_E_one_A && i_sign_a && ~i_sign_b), (~(((((((i_add_sub ~| i_sign_a) & w_E_one_A) & w_M_zero_A) & i_sign_b) & w_E_one_B) & w_M_zero_B) | ((((((i_add_sub ~| i_sign_b) & i_sign_a) & w_E_one_A) & w_M_zero_A) & w_E_one_B) & w_M_zero_B)) && w_M_zero_B && w_E_one_B && w_M_zero_A && w_E_one_A && (i_sign_a ~| i_sign_b)), (w_M_zero_B && w_E_one_B && i_sign_b && w_M_zero_A && w_E_one_A && i_sign_a)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
 Row   2:           0           4  i_add_sub_1           (w_M_zero_B && w_E_one_B && i_sign_b && w_M_zero_A && w_E_one_A && ~i_sign_a), (w_M_zero_B && w_E_one_B && w_M_zero_A && w_E_one_A && i_sign_a && ~i_sign_b), (~((((((i_add_sub & i_sign_a) & w_E_one_A) & w_M_zero_A) & i_sign_b) & w_E_one_B) & w_M_zero_B) && w_M_zero_B && w_E_one_B && w_M_zero_A && w_E_one_A && (i_sign_a ~| i_sign_b)), (w_M_zero_B && w_E_one_B && i_sign_b && w_M_zero_A && w_E_one_A && i_sign_a)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 Row   3:           4           4  i_sign_a_0            (w_M_zero_B && w_E_one_B && i_sign_b && w_M_zero_A && w_E_one_A && ~i_add_sub), (~((((((i_sign_a ~| i_sign_b) & i_add_sub) & w_E_one_A) & w_M_zero_A) & w_E_one_B) & w_M_zero_B) && ~((((((i_add_sub ~| i_sign_a) & w_E_one_A) & w_M_zero_A) & i_sign_b) & w_E_one_B) & w_M_zero_B) && w_M_zero_B && w_E_one_B && w_M_zero_A && w_E_one_A && (i_add_sub ~| i_sign_b)), (w_M_zero_B && w_E_one_B && w_M_zero_A && w_E_one_A && i_add_sub && ~i_sign_b), (w_M_zero_B && w_E_one_B && i_sign_b && w_M_zero_A && w_E_one_A && i_add_sub)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
 Row   4:           4           0  i_sign_a_1            (w_M_zero_B && w_E_one_B && i_sign_b && w_M_zero_A && w_E_one_A && ~i_add_sub), (~((((((i_add_sub & i_sign_a) & w_E_one_A) & w_M_zero_A) & i_sign_b) & w_E_one_B) & w_M_zero_B) && w_M_zero_B && w_E_one_B && w_M_zero_A && w_E_one_A && (i_add_sub ~| i_sign_b)), (w_M_zero_B && w_E_one_B && w_M_zero_A && w_E_one_A && i_add_sub && ~i_sign_b), (w_M_zero_B && w_E_one_B && i_sign_b && w_M_zero_A && w_E_one_A && i_add_sub)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
 Row   5:           4           0  w_E_one_A_0           (w_M_zero_B && w_E_one_B && i_sign_b && w_M_zero_A && (i_add_sub ~| i_sign_a)), (w_M_zero_B && w_E_one_B && w_M_zero_A && ((i_add_sub ~| i_sign_b) & i_sign_a)), (w_M_zero_B && w_E_one_B && w_M_zero_A && ((i_sign_a ~| i_sign_b) & i_add_sub)), (w_M_zero_B && w_E_one_B && i_sign_b && w_M_zero_A && (i_add_sub & i_sign_a))                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           
 Row   6:           0           4  w_E_one_A_1           (~((((((i_add_sub & i_sign_a) & w_E_one_A) & w_M_zero_A) & i_sign_b) & w_E_one_B) & w_M_zero_B) && w_M_zero_B && w_E_one_B && i_sign_b && w_M_zero_A && (i_add_sub ~| i_sign_a)), (~((((((i_add_sub & i_sign_a) & w_E_one_A) & w_M_zero_A) & i_sign_b) & w_E_one_B) & w_M_zero_B) && ~((((((i_sign_a ~| i_sign_b) & i_add_sub) & w_E_one_A) & w_M_zero_A) & w_E_one_B) & w_M_zero_B) && ~((((((i_add_sub ~| i_sign_a) & w_E_one_A) & w_M_zero_A) & i_sign_b) & w_E_one_B) & w_M_zero_B) && w_M_zero_B && w_E_one_B && w_M_zero_A && ((i_add_sub ~| i_sign_b) & i_sign_a)), (~((((((i_add_sub & i_sign_a) & w_E_one_A) & w_M_zero_A) & i_sign_b) & w_E_one_B) & w_M_zero_B) && ~(((((((i_add_sub ~| i_sign_a) & w_E_one_A) & w_M_zero_A) & i_sign_b) & w_E_one_B) & w_M_zero_B) | ((((((i_add_sub ~| i_sign_b) & i_sign_a) & w_E_one_A) & w_M_zero_A) & w_E_one_B) & w_M_zero_B)) && w_M_zero_B && w_E_one_B && w_M_zero_A && ((i_sign_a ~| i_sign_b) & i_add_sub)), (~((((((((i_add_sub ~| i_sign_a) & w_E_one_A) & w_M_zero_A) & i_sign_b) & w_E_one_B) & w_M_zero_B) | ((((((i_add_sub ~| i_sign_b) & i_sign_a) & w_E_one_A) & w_M_zero_A) & w_E_one_B) & w_M_zero_B)) | ((((((i_sign_a ~| i_sign_b) & i_add_sub) & w_E_one_A) & w_M_zero_A) & w_E_one_B) & w_M_zero_B)) && w_M_zero_B && w_E_one_B && i_sign_b && w_M_zero_A && (i_add_sub & i_sign_a))                                                                                                                                                                                                                
 Row   7:           0           0  w_M_zero_A_0          (w_M_zero_B && w_E_one_B && i_sign_b && ((i_add_sub ~| i_sign_a) & w_E_one_A)), (w_M_zero_B && w_E_one_B && (((i_add_sub ~| i_sign_b) & i_sign_a) & w_E_one_A)), (w_M_zero_B && w_E_one_B && (((i_sign_a ~| i_sign_b) & i_add_sub) & w_E_one_A)), (w_M_zero_B && w_E_one_B && i_sign_b && ((i_add_sub & i_sign_a) & w_E_one_A))                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           
 Row   8:           0           4  w_M_zero_A_1          (~((((((i_add_sub & i_sign_a) & w_E_one_A) & w_M_zero_A) & i_sign_b) & w_E_one_B) & w_M_zero_B) && w_M_zero_B && w_E_one_B && i_sign_b && ((i_add_sub ~| i_sign_a) & w_E_one_A)), (~((((((i_add_sub & i_sign_a) & w_E_one_A) & w_M_zero_A) & i_sign_b) & w_E_one_B) & w_M_zero_B) && ~((((((i_sign_a ~| i_sign_b) & i_add_sub) & w_E_one_A) & w_M_zero_A) & w_E_one_B) & w_M_zero_B) && ~((((((i_add_sub ~| i_sign_a) & w_E_one_A) & w_M_zero_A) & i_sign_b) & w_E_one_B) & w_M_zero_B) && w_M_zero_B && w_E_one_B && (((i_add_sub ~| i_sign_b) & i_sign_a) & w_E_one_A)), (~((((((i_add_sub & i_sign_a) & w_E_one_A) & w_M_zero_A) & i_sign_b) & w_E_one_B) & w_M_zero_B) && ~(((((((i_add_sub ~| i_sign_a) & w_E_one_A) & w_M_zero_A) & i_sign_b) & w_E_one_B) & w_M_zero_B) | ((((((i_add_sub ~| i_sign_b) & i_sign_a) & w_E_one_A) & w_M_zero_A) & w_E_one_B) & w_M_zero_B)) && w_M_zero_B && w_E_one_B && (((i_sign_a ~| i_sign_b) & i_add_sub) & w_E_one_A)), (~((((((((i_add_sub ~| i_sign_a) & w_E_one_A) & w_M_zero_A) & i_sign_b) & w_E_one_B) & w_M_zero_B) | ((((((i_add_sub ~| i_sign_b) & i_sign_a) & w_E_one_A) & w_M_zero_A) & w_E_one_B) & w_M_zero_B)) | ((((((i_sign_a ~| i_sign_b) & i_add_sub) & w_E_one_A) & w_M_zero_A) & w_E_one_B) & w_M_zero_B)) && w_M_zero_B && w_E_one_B && i_sign_b && ((i_add_sub & i_sign_a) & w_E_one_A))                                                                                                                                                                                                                
 Row   9:           4           4  i_sign_b_0            (~((((((i_sign_a ~| i_sign_b) & i_add_sub) & w_E_one_A) & w_M_zero_A) & w_E_one_B) & w_M_zero_B) && ~((((((i_add_sub ~| i_sign_b) & i_sign_a) & w_E_one_A) & w_M_zero_A) & w_E_one_B) & w_M_zero_B) && w_M_zero_B && w_E_one_B && (((i_add_sub ~| i_sign_a) & w_E_one_A) & w_M_zero_A)), (w_M_zero_B && w_E_one_B && w_M_zero_A && w_E_one_A && i_sign_a && ~i_add_sub), (w_M_zero_B && w_E_one_B && w_M_zero_A && w_E_one_A && i_add_sub && ~i_sign_a), (~((((((((i_add_sub ~| i_sign_a) & w_E_one_A) & w_M_zero_A) & i_sign_b) & w_E_one_B) & w_M_zero_B) | ((((((i_add_sub ~| i_sign_b) & i_sign_a) & w_E_one_A) & w_M_zero_A) & w_E_one_B) & w_M_zero_B)) | ((((((i_sign_a ~| i_sign_b) & i_add_sub) & w_E_one_A) & w_M_zero_A) & w_E_one_B) & w_M_zero_B)) && w_M_zero_B && w_E_one_B && (((i_add_sub & i_sign_a) & w_E_one_A) & w_M_zero_A))                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
Row   10:           4           0  i_sign_b_1            (~((((((i_add_sub & i_sign_a) & w_E_one_A) & w_M_zero_A) & i_sign_b) & w_E_one_B) & w_M_zero_B) && w_M_zero_B && w_E_one_B && (((i_add_sub ~| i_sign_a) & w_E_one_A) & w_M_zero_A)), (w_M_zero_B && w_E_one_B && w_M_zero_A && w_E_one_A && i_sign_a && ~i_add_sub), (w_M_zero_B && w_E_one_B && w_M_zero_A && w_E_one_A && i_add_sub && ~i_sign_a), (~((((((((i_add_sub ~| i_sign_a) & w_E_one_A) & w_M_zero_A) & i_sign_b) & w_E_one_B) & w_M_zero_B) | ((((((i_add_sub ~| i_sign_b) & i_sign_a) & w_E_one_A) & w_M_zero_A) & w_E_one_B) & w_M_zero_B)) | ((((((i_sign_a ~| i_sign_b) & i_add_sub) & w_E_one_A) & w_M_zero_A) & w_E_one_B) & w_M_zero_B)) && w_M_zero_B && w_E_one_B && (((i_add_sub & i_sign_a) & w_E_one_A) & w_M_zero_A))                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
Row   11:           4           0  w_E_one_B_0           (w_M_zero_B && ((((i_add_sub ~| i_sign_a) & w_E_one_A) & w_M_zero_A) & i_sign_b)), (w_M_zero_B && ((((i_add_sub ~| i_sign_b) & i_sign_a) & w_E_one_A) & w_M_zero_A)), (w_M_zero_B && ((((i_sign_a ~| i_sign_b) & i_add_sub) & w_E_one_A) & w_M_zero_A)), (w_M_zero_B && ((((i_add_sub & i_sign_a) & w_E_one_A) & w_M_zero_A) & i_sign_b))                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 
Row   12:           0           4  w_E_one_B_1           (~((((((i_add_sub & i_sign_a) & w_E_one_A) & w_M_zero_A) & i_sign_b) & w_E_one_B) & w_M_zero_B) && ~((((((i_sign_a ~| i_sign_b) & i_add_sub) & w_E_one_A) & w_M_zero_A) & w_E_one_B) & w_M_zero_B) && ~((((((i_add_sub ~| i_sign_b) & i_sign_a) & w_E_one_A) & w_M_zero_A) & w_E_one_B) & w_M_zero_B) && w_M_zero_B && ((((i_add_sub ~| i_sign_a) & w_E_one_A) & w_M_zero_A) & i_sign_b)), (~((((((i_add_sub & i_sign_a) & w_E_one_A) & w_M_zero_A) & i_sign_b) & w_E_one_B) & w_M_zero_B) && ~((((((i_sign_a ~| i_sign_b) & i_add_sub) & w_E_one_A) & w_M_zero_A) & w_E_one_B) & w_M_zero_B) && ~((((((i_add_sub ~| i_sign_a) & w_E_one_A) & w_M_zero_A) & i_sign_b) & w_E_one_B) & w_M_zero_B) && w_M_zero_B && ((((i_add_sub ~| i_sign_b) & i_sign_a) & w_E_one_A) & w_M_zero_A)), (~((((((i_add_sub & i_sign_a) & w_E_one_A) & w_M_zero_A) & i_sign_b) & w_E_one_B) & w_M_zero_B) && ~(((((((i_add_sub ~| i_sign_a) & w_E_one_A) & w_M_zero_A) & i_sign_b) & w_E_one_B) & w_M_zero_B) | ((((((i_add_sub ~| i_sign_b) & i_sign_a) & w_E_one_A) & w_M_zero_A) & w_E_one_B) & w_M_zero_B)) && w_M_zero_B && ((((i_sign_a ~| i_sign_b) & i_add_sub) & w_E_one_A) & w_M_zero_A)), (~((((((((i_add_sub ~| i_sign_a) & w_E_one_A) & w_M_zero_A) & i_sign_b) & w_E_one_B) & w_M_zero_B) | ((((((i_add_sub ~| i_sign_b) & i_sign_a) & w_E_one_A) & w_M_zero_A) & w_E_one_B) & w_M_zero_B)) | ((((((i_sign_a ~| i_sign_b) & i_add_sub) & w_E_one_A) & w_M_zero_A) & w_E_one_B) & w_M_zero_B)) && w_M_zero_B && ((((i_add_sub & i_sign_a) & w_E_one_A) & w_M_zero_A) & i_sign_b))
Row   13:           0           0  w_M_zero_B_0          (((((i_add_sub ~| i_sign_a) & w_E_one_A) & w_M_zero_A) & i_sign_b) & w_E_one_B), (((((i_add_sub ~| i_sign_b) & i_sign_a) & w_E_one_A) & w_M_zero_A) & w_E_one_B), (((((i_sign_a ~| i_sign_b) & i_add_sub) & w_E_one_A) & w_M_zero_A) & w_E_one_B), (((((i_add_sub & i_sign_a) & w_E_one_A) & w_M_zero_A) & i_sign_b) & w_E_one_B)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
Row   14:           0           4  w_M_zero_B_1          (~((((((i_add_sub & i_sign_a) & w_E_one_A) & w_M_zero_A) & i_sign_b) & w_E_one_B) & w_M_zero_B) && ~((((((i_sign_a ~| i_sign_b) & i_add_sub) & w_E_one_A) & w_M_zero_A) & w_E_one_B) & w_M_zero_B) && ~((((((i_add_sub ~| i_sign_b) & i_sign_a) & w_E_one_A) & w_M_zero_A) & w_E_one_B) & w_M_zero_B) && (((((i_add_sub ~| i_sign_a) & w_E_one_A) & w_M_zero_A) & i_sign_b) & w_E_one_B)), (~((((((i_add_sub & i_sign_a) & w_E_one_A) & w_M_zero_A) & i_sign_b) & w_E_one_B) & w_M_zero_B) && ~((((((i_sign_a ~| i_sign_b) & i_add_sub) & w_E_one_A) & w_M_zero_A) & w_E_one_B) & w_M_zero_B) && ~((((((i_add_sub ~| i_sign_a) & w_E_one_A) & w_M_zero_A) & i_sign_b) & w_E_one_B) & w_M_zero_B) && (((((i_add_sub ~| i_sign_b) & i_sign_a) & w_E_one_A) & w_M_zero_A) & w_E_one_B)), (~((((((i_add_sub & i_sign_a) & w_E_one_A) & w_M_zero_A) & i_sign_b) & w_E_one_B) & w_M_zero_B) && ~(((((((i_add_sub ~| i_sign_a) & w_E_one_A) & w_M_zero_A) & i_sign_b) & w_E_one_B) & w_M_zero_B) | ((((((i_add_sub ~| i_sign_b) & i_sign_a) & w_E_one_A) & w_M_zero_A) & w_E_one_B) & w_M_zero_B)) && (((((i_sign_a ~| i_sign_b) & i_add_sub) & w_E_one_A) & w_M_zero_A) & w_E_one_B)), (~((((((((i_add_sub ~| i_sign_a) & w_E_one_A) & w_M_zero_A) & i_sign_b) & w_E_one_B) & w_M_zero_B) | ((((((i_add_sub ~| i_sign_b) & i_sign_a) & w_E_one_A) & w_M_zero_A) & w_E_one_B) & w_M_zero_B)) | ((((((i_sign_a ~| i_sign_b) & i_add_sub) & w_E_one_A) & w_M_zero_A) & w_E_one_B) & w_M_zero_B)) && (((((i_add_sub & i_sign_a) & w_E_one_A) & w_M_zero_A) & i_sign_b) & w_E_one_B))

-----------Focused Expression View (Bimodal)------------
Line       28 Item    1  (((((((((i_add_sub | i_sign_a) ~| i_sign_b) & w_E_one_A) & w_M_zero_A) & w_E_one_B) & w_M_zero_B) | ((((((~i_add_sub & i_sign_a) & w_E_one_A) & w_M_zero_A) & i_sign_b) & w_E_one_B) & w_M_zero_B)) | ((((((~i_sign_a & i_add_sub) & w_E_one_A) & w_M_zero_A) & i_sign_b) & w_E_one_B) & w_M_zero_B)) | ((((((~i_sign_b & i_add_sub) & i_sign_a) & w_E_one_A) & w_M_zero_A) & w_E_one_B) & w_M_zero_B))
Expression totals: 5 of 7 input terms covered = 71.42%

    Input Term   Covered  Reason for no coverage                  Hint
   -----------  --------  --------------------------------------  --------------
    w_M_zero_A         N  '_1' hit but '_0' is not hit           Hit '_0' for output ->0
    w_M_zero_B         N  '_1' hit but '_0' is not hit           Hit '_0' for output ->0

    Rows:   Hits(->0)   Hits(->1)  FEC Target            Non-masking condition(s)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      

---------  ----------  ----------  --------------------  -------------------------                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     
 Row   1:           0           4  i_add_sub_0           (w_M_zero_B && w_E_one_B && w_M_zero_A && w_E_one_A && ~i_sign_b && ~i_sign_a), (w_M_zero_B && w_E_one_B && i_sign_b && w_M_zero_A && w_E_one_A && i_sign_a), (w_M_zero_B && w_E_one_B && i_sign_b && w_M_zero_A && w_E_one_A && ~i_sign_a), (w_M_zero_B && w_E_one_B && w_M_zero_A && w_E_one_A && i_sign_a && ~i_sign_b)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    
 Row   2:           4           0  i_add_sub_1           (w_M_zero_B && w_E_one_B && w_M_zero_A && w_E_one_A && ~i_sign_b && ~i_sign_a), (w_M_zero_B && w_E_one_B && i_sign_b && w_M_zero_A && w_E_one_A && i_sign_a), (w_M_zero_B && w_E_one_B && i_sign_b && w_M_zero_A && w_E_one_A && ~i_sign_a), (w_M_zero_B && w_E_one_B && w_M_zero_A && w_E_one_A && i_sign_a && ~i_sign_b)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    
 Row   3:           4           4  i_sign_a_0            (w_M_zero_B && w_E_one_B && w_M_zero_A && w_E_one_A && ~i_sign_b && ~i_add_sub), (w_M_zero_B && w_E_one_B && i_sign_b && w_M_zero_A && w_E_one_A && ~i_add_sub), (w_M_zero_B && w_E_one_B && i_sign_b && w_M_zero_A && w_E_one_A && i_add_sub), (~((((((((i_add_sub | i_sign_a) ~| i_sign_b) & w_E_one_A) & w_M_zero_A) & w_E_one_B) & w_M_zero_B) | ((((((~i_add_sub & i_sign_a) & w_E_one_A) & w_M_zero_A) & i_sign_b) & w_E_one_B) & w_M_zero_B)) | ((((((~i_sign_a & i_add_sub) & w_E_one_A) & w_M_zero_A) & i_sign_b) & w_E_one_B) & w_M_zero_B)) && w_M_zero_B && w_E_one_B && w_M_zero_A && w_E_one_A && (~i_sign_b & i_add_sub))                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
 Row   4:           0           4  i_sign_a_1            (w_M_zero_B && w_E_one_B && w_M_zero_A && w_E_one_A && ~i_sign_b && ~i_add_sub), (w_M_zero_B && w_E_one_B && i_sign_b && w_M_zero_A && w_E_one_A && ~i_add_sub), (w_M_zero_B && w_E_one_B && i_sign_b && w_M_zero_A && w_E_one_A && i_add_sub), (~((((((((i_add_sub | i_sign_a) ~| i_sign_b) & w_E_one_A) & w_M_zero_A) & w_E_one_B) & w_M_zero_B) | ((((((~i_add_sub & i_sign_a) & w_E_one_A) & w_M_zero_A) & i_sign_b) & w_E_one_B) & w_M_zero_B)) | ((((((~i_sign_a & i_add_sub) & w_E_one_A) & w_M_zero_A) & i_sign_b) & w_E_one_B) & w_M_zero_B)) && w_M_zero_B && w_E_one_B && w_M_zero_A && w_E_one_A && (~i_sign_b & i_add_sub))                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
 Row   5:           4           4  i_sign_b_0            (~((((((~i_sign_b & i_add_sub) & i_sign_a) & w_E_one_A) & w_M_zero_A) & w_E_one_B) & w_M_zero_B) && w_M_zero_B && w_E_one_B && w_M_zero_A && w_E_one_A && ~(i_add_sub | i_sign_a)), (~((((((~i_sign_b & i_add_sub) & i_sign_a) & w_E_one_A) & w_M_zero_A) & w_E_one_B) & w_M_zero_B) && ~((((((i_add_sub | i_sign_a) ~| i_sign_b) & w_E_one_A) & w_M_zero_A) & w_E_one_B) & w_M_zero_B) && w_M_zero_B && w_E_one_B && (((~i_add_sub & i_sign_a) & w_E_one_A) & w_M_zero_A)), (~((((((~i_sign_b & i_add_sub) & i_sign_a) & w_E_one_A) & w_M_zero_A) & w_E_one_B) & w_M_zero_B) && ~(((((((i_add_sub | i_sign_a) ~| i_sign_b) & w_E_one_A) & w_M_zero_A) & w_E_one_B) & w_M_zero_B) | ((((((~i_add_sub & i_sign_a) & w_E_one_A) & w_M_zero_A) & i_sign_b) & w_E_one_B) & w_M_zero_B)) && w_M_zero_B && w_E_one_B && (((~i_sign_a & i_add_sub) & w_E_one_A) & w_M_zero_A)), (w_M_zero_B && w_E_one_B && w_M_zero_A && w_E_one_A && i_sign_a && i_add_sub)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
 Row   6:           0           4  i_sign_b_1            (~((((((~i_sign_a & i_add_sub) & w_E_one_A) & w_M_zero_A) & i_sign_b) & w_E_one_B) & w_M_zero_B) && ~((((((~i_add_sub & i_sign_a) & w_E_one_A) & w_M_zero_A) & i_sign_b) & w_E_one_B) & w_M_zero_B) && w_M_zero_B && w_E_one_B && w_M_zero_A && w_E_one_A && ~(i_add_sub | i_sign_a)), (~((((((~i_sign_a & i_add_sub) & w_E_one_A) & w_M_zero_A) & i_sign_b) & w_E_one_B) & w_M_zero_B) && w_M_zero_B && w_E_one_B && (((~i_add_sub & i_sign_a) & w_E_one_A) & w_M_zero_A)), (~(((((((i_add_sub | i_sign_a) ~| i_sign_b) & w_E_one_A) & w_M_zero_A) & w_E_one_B) & w_M_zero_B) | ((((((~i_add_sub & i_sign_a) & w_E_one_A) & w_M_zero_A) & i_sign_b) & w_E_one_B) & w_M_zero_B)) && w_M_zero_B && w_E_one_B && (((~i_sign_a & i_add_sub) & w_E_one_A) & w_M_zero_A)), (w_M_zero_B && w_E_one_B && w_M_zero_A && w_E_one_A && i_sign_a && i_add_sub)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           
 Row   7:           4           0  w_E_one_A_0           (w_M_zero_B && w_E_one_B && w_M_zero_A && ((i_add_sub | i_sign_a) ~| i_sign_b)), (w_M_zero_B && w_E_one_B && i_sign_b && w_M_zero_A && (~i_add_sub & i_sign_a)), (w_M_zero_B && w_E_one_B && i_sign_b && w_M_zero_A && (~i_sign_a & i_add_sub)), (w_M_zero_B && w_E_one_B && w_M_zero_A && ((~i_sign_b & i_add_sub) & i_sign_a))                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 Row   8:           0           4  w_E_one_A_1           (~((((((~i_sign_b & i_add_sub) & i_sign_a) & w_E_one_A) & w_M_zero_A) & w_E_one_B) & w_M_zero_B) && ~((((((~i_sign_a & i_add_sub) & w_E_one_A) & w_M_zero_A) & i_sign_b) & w_E_one_B) & w_M_zero_B) && ~((((((~i_add_sub & i_sign_a) & w_E_one_A) & w_M_zero_A) & i_sign_b) & w_E_one_B) & w_M_zero_B) && w_M_zero_B && w_E_one_B && w_M_zero_A && ((i_add_sub | i_sign_a) ~| i_sign_b)), (~((((((~i_sign_a & i_add_sub) & w_E_one_A) & w_M_zero_A) & i_sign_b) & w_E_one_B) & w_M_zero_B) && w_M_zero_B && w_E_one_B && i_sign_b && w_M_zero_A && (~i_add_sub & i_sign_a)), (~(((((((i_add_sub | i_sign_a) ~| i_sign_b) & w_E_one_A) & w_M_zero_A) & w_E_one_B) & w_M_zero_B) | ((((((~i_add_sub & i_sign_a) & w_E_one_A) & w_M_zero_A) & i_sign_b) & w_E_one_B) & w_M_zero_B)) && w_M_zero_B && w_E_one_B && i_sign_b && w_M_zero_A && (~i_sign_a & i_add_sub)), (~((((((((i_add_sub | i_sign_a) ~| i_sign_b) & w_E_one_A) & w_M_zero_A) & w_E_one_B) & w_M_zero_B) | ((((((~i_add_sub & i_sign_a) & w_E_one_A) & w_M_zero_A) & i_sign_b) & w_E_one_B) & w_M_zero_B)) | ((((((~i_sign_a & i_add_sub) & w_E_one_A) & w_M_zero_A) & i_sign_b) & w_E_one_B) & w_M_zero_B)) && w_M_zero_B && w_E_one_B && w_M_zero_A && ((~i_sign_b & i_add_sub) & i_sign_a))                                                                                                                                                                                                                                                                                                                   
 Row   9:           0           0  w_M_zero_A_0          (w_M_zero_B && w_E_one_B && (((i_add_sub | i_sign_a) ~| i_sign_b) & w_E_one_A)), (w_M_zero_B && w_E_one_B && i_sign_b && ((~i_add_sub & i_sign_a) & w_E_one_A)), (w_M_zero_B && w_E_one_B && i_sign_b && ((~i_sign_a & i_add_sub) & w_E_one_A)), (w_M_zero_B && w_E_one_B && (((~i_sign_b & i_add_sub) & i_sign_a) & w_E_one_A))                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
Row   10:           0           4  w_M_zero_A_1          (~((((((~i_sign_b & i_add_sub) & i_sign_a) & w_E_one_A) & w_M_zero_A) & w_E_one_B) & w_M_zero_B) && ~((((((~i_sign_a & i_add_sub) & w_E_one_A) & w_M_zero_A) & i_sign_b) & w_E_one_B) & w_M_zero_B) && ~((((((~i_add_sub & i_sign_a) & w_E_one_A) & w_M_zero_A) & i_sign_b) & w_E_one_B) & w_M_zero_B) && w_M_zero_B && w_E_one_B && (((i_add_sub | i_sign_a) ~| i_sign_b) & w_E_one_A)), (~((((((~i_sign_a & i_add_sub) & w_E_one_A) & w_M_zero_A) & i_sign_b) & w_E_one_B) & w_M_zero_B) && w_M_zero_B && w_E_one_B && i_sign_b && ((~i_add_sub & i_sign_a) & w_E_one_A)), (~(((((((i_add_sub | i_sign_a) ~| i_sign_b) & w_E_one_A) & w_M_zero_A) & w_E_one_B) & w_M_zero_B) | ((((((~i_add_sub & i_sign_a) & w_E_one_A) & w_M_zero_A) & i_sign_b) & w_E_one_B) & w_M_zero_B)) && w_M_zero_B && w_E_one_B && i_sign_b && ((~i_sign_a & i_add_sub) & w_E_one_A)), (~((((((((i_add_sub | i_sign_a) ~| i_sign_b) & w_E_one_A) & w_M_zero_A) & w_E_one_B) & w_M_zero_B) | ((((((~i_add_sub & i_sign_a) & w_E_one_A) & w_M_zero_A) & i_sign_b) & w_E_one_B) & w_M_zero_B)) | ((((((~i_sign_a & i_add_sub) & w_E_one_A) & w_M_zero_A) & i_sign_b) & w_E_one_B) & w_M_zero_B)) && w_M_zero_B && w_E_one_B && (((~i_sign_b & i_add_sub) & i_sign_a) & w_E_one_A))                                                                                                                                                                                                                                                                                                                   
Row   11:           4           0  w_E_one_B_0           (w_M_zero_B && ((((i_add_sub | i_sign_a) ~| i_sign_b) & w_E_one_A) & w_M_zero_A)), (w_M_zero_B && ((((~i_add_sub & i_sign_a) & w_E_one_A) & w_M_zero_A) & i_sign_b)), (w_M_zero_B && ((((~i_sign_a & i_add_sub) & w_E_one_A) & w_M_zero_A) & i_sign_b)), (w_M_zero_B && ((((~i_sign_b & i_add_sub) & i_sign_a) & w_E_one_A) & w_M_zero_A))                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    
Row   12:           0           4  w_E_one_B_1           (~((((((~i_sign_b & i_add_sub) & i_sign_a) & w_E_one_A) & w_M_zero_A) & w_E_one_B) & w_M_zero_B) && ~((((((~i_sign_a & i_add_sub) & w_E_one_A) & w_M_zero_A) & i_sign_b) & w_E_one_B) & w_M_zero_B) && ~((((((~i_add_sub & i_sign_a) & w_E_one_A) & w_M_zero_A) & i_sign_b) & w_E_one_B) & w_M_zero_B) && w_M_zero_B && ((((i_add_sub | i_sign_a) ~| i_sign_b) & w_E_one_A) & w_M_zero_A)), (~((((((~i_sign_b & i_add_sub) & i_sign_a) & w_E_one_A) & w_M_zero_A) & w_E_one_B) & w_M_zero_B) && ~((((((~i_sign_a & i_add_sub) & w_E_one_A) & w_M_zero_A) & i_sign_b) & w_E_one_B) & w_M_zero_B) && ~((((((i_add_sub | i_sign_a) ~| i_sign_b) & w_E_one_A) & w_M_zero_A) & w_E_one_B) & w_M_zero_B) && w_M_zero_B && ((((~i_add_sub & i_sign_a) & w_E_one_A) & w_M_zero_A) & i_sign_b)), (~((((((~i_sign_b & i_add_sub) & i_sign_a) & w_E_one_A) & w_M_zero_A) & w_E_one_B) & w_M_zero_B) && ~(((((((i_add_sub | i_sign_a) ~| i_sign_b) & w_E_one_A) & w_M_zero_A) & w_E_one_B) & w_M_zero_B) | ((((((~i_add_sub & i_sign_a) & w_E_one_A) & w_M_zero_A) & i_sign_b) & w_E_one_B) & w_M_zero_B)) && w_M_zero_B && ((((~i_sign_a & i_add_sub) & w_E_one_A) & w_M_zero_A) & i_sign_b)), (~((((((((i_add_sub | i_sign_a) ~| i_sign_b) & w_E_one_A) & w_M_zero_A) & w_E_one_B) & w_M_zero_B) | ((((((~i_add_sub & i_sign_a) & w_E_one_A) & w_M_zero_A) & i_sign_b) & w_E_one_B) & w_M_zero_B)) | ((((((~i_sign_a & i_add_sub) & w_E_one_A) & w_M_zero_A) & i_sign_b) & w_E_one_B) & w_M_zero_B)) && w_M_zero_B && ((((~i_sign_b & i_add_sub) & i_sign_a) & w_E_one_A) & w_M_zero_A))
Row   13:           0           0  w_M_zero_B_0          (((((i_add_sub | i_sign_a) ~| i_sign_b) & w_E_one_A) & w_M_zero_A) & w_E_one_B), (((((~i_add_sub & i_sign_a) & w_E_one_A) & w_M_zero_A) & i_sign_b) & w_E_one_B), (((((~i_sign_a & i_add_sub) & w_E_one_A) & w_M_zero_A) & i_sign_b) & w_E_one_B), (((((~i_sign_b & i_add_sub) & i_sign_a) & w_E_one_A) & w_M_zero_A) & w_E_one_B)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
Row   14:           0           4  w_M_zero_B_1          (~((((((~i_sign_b & i_add_sub) & i_sign_a) & w_E_one_A) & w_M_zero_A) & w_E_one_B) & w_M_zero_B) && ~((((((~i_sign_a & i_add_sub) & w_E_one_A) & w_M_zero_A) & i_sign_b) & w_E_one_B) & w_M_zero_B) && ~((((((~i_add_sub & i_sign_a) & w_E_one_A) & w_M_zero_A) & i_sign_b) & w_E_one_B) & w_M_zero_B) && (((((i_add_sub | i_sign_a) ~| i_sign_b) & w_E_one_A) & w_M_zero_A) & w_E_one_B)), (~((((((~i_sign_b & i_add_sub) & i_sign_a) & w_E_one_A) & w_M_zero_A) & w_E_one_B) & w_M_zero_B) && ~((((((~i_sign_a & i_add_sub) & w_E_one_A) & w_M_zero_A) & i_sign_b) & w_E_one_B) & w_M_zero_B) && ~((((((i_add_sub | i_sign_a) ~| i_sign_b) & w_E_one_A) & w_M_zero_A) & w_E_one_B) & w_M_zero_B) && (((((~i_add_sub & i_sign_a) & w_E_one_A) & w_M_zero_A) & i_sign_b) & w_E_one_B)), (~((((((~i_sign_b & i_add_sub) & i_sign_a) & w_E_one_A) & w_M_zero_A) & w_E_one_B) & w_M_zero_B) && ~(((((((i_add_sub | i_sign_a) ~| i_sign_b) & w_E_one_A) & w_M_zero_A) & w_E_one_B) & w_M_zero_B) | ((((((~i_add_sub & i_sign_a) & w_E_one_A) & w_M_zero_A) & i_sign_b) & w_E_one_B) & w_M_zero_B)) && (((((~i_sign_a & i_add_sub) & w_E_one_A) & w_M_zero_A) & i_sign_b) & w_E_one_B)), (~((((((((i_add_sub | i_sign_a) ~| i_sign_b) & w_E_one_A) & w_M_zero_A) & w_E_one_B) & w_M_zero_B) | ((((((~i_add_sub & i_sign_a) & w_E_one_A) & w_M_zero_A) & i_sign_b) & w_E_one_B) & w_M_zero_B)) | ((((((~i_sign_a & i_add_sub) & w_E_one_A) & w_M_zero_A) & i_sign_b) & w_E_one_B) & w_M_zero_B)) && (((((~i_sign_b & i_add_sub) & i_sign_a) & w_E_one_A) & w_M_zero_A) & w_E_one_B))



=================================================================================
=== Instance: /tb_FPU_unit/DUT/SEL_MANTISSA_FOR_RESULT
=== Design Unit: work.Mux_4_to_1
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         4         1    80.00%

================================Branch Details================================

Branch Coverage for instance /tb_FPU_unit/DUT/SEL_MANTISSA_FOR_RESULT

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File /home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/FPU_unit.sv
------------------------------------CASE Branch------------------------------------
    257             1                    ***0***                 w_o_data = i_data_10;
Branch totals: 4 hits of 5 branches = 80.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       6         5         1    83.33%

================================Statement Details================================

Statement Coverage for instance /tb_FPU_unit/DUT/SEL_MANTISSA_FOR_RESULT --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File /home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/FPU_unit.sv
    258             1             2'b11:

=================================================================================
=== Instance: /tb_FPU_unit/DUT
=== Design Unit: work.FPU_unit
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        848       818        30    96.46%

================================Toggle Details================================

Toggle Coverage for instance /tb_FPU_unit/DUT --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                     PSC_o_sel_exp           5           5      100.00 
                                PSC_o_sel_man[0-1]           5           5      100.00 
                                      i_add_sub[0]           5           5      100.00 
                                      o_32_s[0-31]           5           5      100.00 
                                         o_ov_flag           5           5      100.00 
                                         o_un_flag           5           5      100.00 
                          w_EXPSUB_diff_value[0-7]           5           5      100.00 
                                 w_EXPSWAP_compare           5           5      100.00 
                                w_EXPSWAP_max[0-7]           5           5      100.00 
                                w_EXPSWAP_min[0-7]           5           5      100.00 
                          w_EXP_ADJUST_result[0-7]           5           5      100.00 
                    w_LOPD_24BIT_one_position[0-4]           5           5      100.00 
                            w_LOPD_24BIT_zero_flag           5           5      100.00 
                               w_MAN_ALU_man[0-27]           5           5      100.00 
                                w_MAN_ALU_overflow           5           5      100.00 
                             w_MAN_COMP_28BIT_less           5           5      100.00 
                     w_MAN_PRE_SWAP_BY_MAN_compara           5           5      100.00 
                    w_MAN_PRE_SWAP_BY_MAN_max[0-3]           0           0        0.00 
                   w_MAN_PRE_SWAP_BY_MAN_max[4-26]           5           5      100.00 
                     w_MAN_PRE_SWAP_BY_MAN_max[27]           0           0        0.00 
                   w_MAN_PRE_SWAP_BY_MAN_min[0-27]           5           5      100.00 
                    w_MAN_PRE_SWAP_BY_MAN_sign_max           5           5      100.00 
                    w_MAN_PRE_SWAP_BY_MAN_sign_min           5           5      100.00 
                          w_MAN_SHF_RIGHT_max[0-3]           0           0        0.00 
                         w_MAN_SHF_RIGHT_max[4-26]           5           5      100.00 
                           w_MAN_SHF_RIGHT_max[27]           0           0        0.00 
                         w_MAN_SHF_RIGHT_min[0-27]           5           5      100.00 
                             w_MAN_SWAP1_max[0-22]           5           5      100.00 
                               w_MAN_SWAP1_max[23]           0           0        0.00 
                             w_MAN_SWAP1_min[0-22]           5           5      100.00 
                               w_MAN_SWAP1_min[23]           0           0        0.00 
                              w_MAN_SWAP1_sign_max           5           5      100.00 
                              w_MAN_SWAP1_sign_min           5           5      100.00 
                         w_NORMALIZATION_man[0-27]           5           5      100.00 
                              w_ROUNDING_man[0-23]           5           5      100.00 
                                w_ROUNDING_ov_flow           0           0        0.00 
                                 w_exponent_a[0-7]           5           5      100.00 
                                 w_exponent_b[0-7]           5           5      100.00 
                            w_exponent_result[0-7]           5           5      100.00 
                                w_mantissa_a[0-22]           5           5      100.00 
                                  w_mantissa_a[23]           0           0        0.00 
                                w_mantissa_b[0-22]           5           5      100.00 
                                  w_mantissa_b[23]           0           0        0.00 
                           w_mantissa_result[0-23]           5           5      100.00 
                                          w_sign_a           5           5      100.00 
                                          w_sign_b           5           5      100.00 
                                     w_sign_result           5           5      100.00 

Total Node Count     =        424 
Toggled Node Count   =        409 
Untoggled Node Count =         15 

Toggle Coverage      =      96.46% (818 of 848 bins)

=================================================================================
=== Instance: /tb_FPU_unit/ROM_UNIT_A
=== Design Unit: work.single_port_rom
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         64        61         3    95.31%

================================Toggle Details================================

Toggle Coverage for instance /tb_FPU_unit/ROM_UNIT_A --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                           q[0-27]           5           5      100.00 
                                             q[28]           1           1      100.00 
                                             q[29]           0           0        0.00 
                                             q[30]           0           5       50.00 
                                             q[31]           5           5      100.00 

Total Node Count     =         32 
Toggled Node Count   =         30 
Untoggled Node Count =          2 

Toggle Coverage      =      95.31% (61 of 64 bins)

=================================================================================
=== Instance: /tb_FPU_unit/ROM_UNIT_B
=== Design Unit: work.single_port_rom
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         64        61         3    95.31%

================================Toggle Details================================

Toggle Coverage for instance /tb_FPU_unit/ROM_UNIT_B --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                           q[0-26]           5           5      100.00 
                                          q[27-28]           3           3      100.00 
                                             q[29]           0           0        0.00 
                                             q[30]           0           5       50.00 
                                             q[31]           5           5      100.00 

Total Node Count     =         32 
Toggled Node Count   =         30 
Untoggled Node Count =          2 

Toggle Coverage      =      95.31% (61 of 64 bins)

=================================================================================
=== Instance: /tb_FPU_unit
=== Design Unit: work.tb_FPU_unit
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        38        34         4    89.47%

================================Branch Details================================

Branch Coverage for instance /tb_FPU_unit

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File /home/noname/Documents/project_tiny/Floating_point/Verision1/03_verif/TopModule/tb_FPU_unit.sv
------------------------------------IF Branch------------------------------------
    117                                       28     Count coming in to IF
    117             1                         28             s_is_nan = ((s_bits[30:23] == 8'hFF) && (s_bits[22:0] != 0));
    117             2                    ***0***             s_is_nan = ((s_bits[30:23] == 8'hFF) && (s_bits[22:0] != 0));
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    127                                       14     Count coming in to IF
    127             1                         14                 cal_rounding_error = (f_sr_32_s == 0.0) ? 0.0 : 100.0;
    127             2                    ***0***                 cal_rounding_error = (f_sr_32_s == 0.0) ? 0.0 : 100.0;
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    165                                     8292     Count coming in to IF
    165             1                       8292                         (t_sr_rounding_error <= t_error) ? "PASS" : "FAIL", 
    165             2                    ***0***                         (t_sr_rounding_error <= t_error) ? "PASS" : "FAIL", 
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    168                                     8292     Count coming in to IF
    168             1                       8292             if (t_sr_rounding_error <= t_error) test_pass++;
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      18        11         7    61.11%

================================Condition Details================================

Condition Coverage for instance /tb_FPU_unit --

  File /home/noname/Documents/project_tiny/Floating_point/Verision1/03_verif/TopModule/tb_FPU_unit.sv

----------------Focused Condition View-------------------
Line       113 Item    1  (((s_is_nan || e_is_nan) || s_is_inf) || e_is_inf)
Condition totals: 2 of 4 input terms covered = 50.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
    e_is_nan         N  '_1' not hit             Hit '_1'
    e_is_inf         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          2  s_is_nan_0            (~e_is_inf && ~s_is_inf && ~e_is_nan)
  Row   2:          2  s_is_nan_1            -                             
  Row   3:          2  e_is_nan_0            (~e_is_inf && ~s_is_inf && ~s_is_nan)
  Row   4:    ***0***  e_is_nan_1            ~s_is_nan                     
  Row   5:          2  s_is_inf_0            (~e_is_inf && ~(s_is_nan || e_is_nan))
  Row   6:          2  s_is_inf_1            ~(s_is_nan || e_is_nan)       
  Row   7:          2  e_is_inf_0            ~((s_is_nan || e_is_nan) || s_is_inf)
  Row   8:    ***0***  e_is_inf_1            ~((s_is_nan || e_is_nan) || s_is_inf)


----------------Focused Condition View-------------------
Line       117 Item    1  (f_sr_32_s == 0.000000)
Condition totals: 0 of 1 input term covered = 0.00%

               Input Term   Covered  Reason for no coverage   Hint
              -----------  --------  -----------------------  --------------
  (f_sr_32_s == 0.000000)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                 Non-masking condition(s)      
 ---------  ---------  --------------------       -------------------------     
  Row   1:    ***0***  (f_sr_32_s == 0.000000)_0  -                             
  Row   2:          2  (f_sr_32_s == 0.000000)_1  -                             


----------------Focused Condition View-------------------
Line       123 Item    1  (((s_is_nan || e_is_nan) || s_is_inf) || e_is_inf)
Condition totals: 3 of 4 input terms covered = 75.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
    e_is_inf         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  s_is_nan_0            (~e_is_inf && ~s_is_inf && ~e_is_nan)
  Row   2:          1  s_is_nan_1            -                             
  Row   3:          1  e_is_nan_0            (~e_is_inf && ~s_is_inf && ~s_is_nan)
  Row   4:          1  e_is_nan_1            ~s_is_nan                     
  Row   5:          1  s_is_inf_0            (~e_is_inf && ~(s_is_nan || e_is_nan))
  Row   6:          1  s_is_inf_1            ~(s_is_nan || e_is_nan)       
  Row   7:          1  e_is_inf_0            ~((s_is_nan || e_is_nan) || s_is_inf)
  Row   8:    ***0***  e_is_inf_1            ~((s_is_nan || e_is_nan) || s_is_inf)


----------------Focused Condition View-------------------
Line       127 Item    1  (f_sr_32_s == 0.000000)
Condition totals: 0 of 1 input term covered = 0.00%

               Input Term   Covered  Reason for no coverage   Hint
              -----------  --------  -----------------------  --------------
  (f_sr_32_s == 0.000000)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                 Non-masking condition(s)      
 ---------  ---------  --------------------       -------------------------     
  Row   1:    ***0***  (f_sr_32_s == 0.000000)_0  -                             
  Row   2:          1  (f_sr_32_s == 0.000000)_1  -                             



----------------Focused Condition View-------------------
Line       165 Item    1  (t_sr_rounding_error <= t_error)
Condition totals: 0 of 1 input term covered = 0.00%

                        Input Term   Covered  Reason for no coverage   Hint
                       -----------  --------  -----------------------  --------------
  (t_sr_rounding_error <= t_error)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                          Non-masking condition(s)      
 ---------  ---------  --------------------                -------------------------     
  Row   1:    ***0***  (t_sr_rounding_error <= t_error)_0  -                             
  Row   2:          1  (t_sr_rounding_error <= t_error)_1  -                             

----------------Focused Condition View-------------------
Line       168 Item    1  (t_sr_rounding_error <= t_error)
Condition totals: 0 of 1 input term covered = 0.00%

                        Input Term   Covered  Reason for no coverage   Hint
                       -----------  --------  -----------------------  --------------
  (t_sr_rounding_error <= t_error)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                          Non-masking condition(s)      
 ---------  ---------  --------------------                -------------------------     
  Row   1:    ***0***  (t_sr_rounding_error <= t_error)_0  -                             
  Row   2:          1  (t_sr_rounding_error <= t_error)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                     176       175         1    99.43%

================================Statement Details================================

Statement Coverage for instance /tb_FPU_unit --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File /home/noname/Documents/project_tiny/Floating_point/Verision1/03_verif/TopModule/tb_FPU_unit.sv
    138             1             return ((2.0 ** (-23.0)) / 1.0) * 100.0;
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        482       401        81    83.19%

================================Toggle Details================================

Toggle Coverage for instance /tb_FPU_unit --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                      i_32_a[0-31]           5           5      100.00 
                                      i_32_b[0-31]           5           5      100.00 
                                         i_add_sub           5           5      100.00 
                                             i_clk           5           5      100.00 
                                           i_rst_n           0           5       50.00 
                                      o_32_s[0-31]           5           5      100.00 
                                         o_ov_flag           4           4      100.00 
                                         o_ov_flow           1           1      100.00 
                                         o_un_flow           5           5      100.00 
                                  test_count[0-12]           3           3      100.00 
                                    test_count[13]           0           3       50.00 
                                 test_count[14-31]           0           0        0.00 
                                   test_pass[0-11]           3           3      100.00 
                                     test_pass[12]           1           3      100.00 
                                     test_pass[13]           0           1       50.00 
                                  test_pass[14-31]           0           0        0.00 
                                     w_i_addr[0-9]           5           5      100.00 
                                      w_i_addr[10]           3           3      100.00 
                              w_o_data_rom_a[0-27]           5           5      100.00 
                                w_o_data_rom_a[28]           1           1      100.00 
                                w_o_data_rom_a[29]           0           0        0.00 
                                w_o_data_rom_a[30]           0           5       50.00 
                                w_o_data_rom_a[31]           5           5      100.00 
                              w_o_data_rom_b[0-26]           5           5      100.00 
                             w_o_data_rom_b[27-28]           3           3      100.00 
                                w_o_data_rom_b[29]           0           0        0.00 
                                w_o_data_rom_b[30]           0           5       50.00 
                                w_o_data_rom_b[31]           5           5      100.00 

Total Node Count     =        241 
Toggled Node Count   =        198 
Untoggled Node Count =         43 

Toggle Coverage      =      83.19% (401 of 482 bins)


Total Coverage By Instance (filtered view): 79.05%

