--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml toplevel.twx toplevel.ncd -o toplevel.twr toplevel.pcf
-ucf PicoBlaze_s3estarter.ucf

Design file:              toplevel.ncd
Physical constraint file: toplevel.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 40%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 39159 paths analyzed, 1456 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.698ns.
--------------------------------------------------------------------------------

Paths for end point processor/zero_logic/zero_flag (SLICE_X33Y22.G1), 3668 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.302ns (requirement - (data path - clock path skew + uncertainty))
  Source:               program/dout_13 (FF)
  Destination:          processor/zero_logic/zero_flag (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.679ns (Levels of Logic = 9)
  Clock Path Skew:      -0.019ns (0.087 - 0.106)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: program/dout_13 to processor/zero_logic/zero_flag
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y20.XQ      Tcko                  0.591   program/dout<13>
                                                       program/dout_13
    SLICE_X38Y13.F2      net (fanout=39)       3.350   program/dout<13>
    SLICE_X38Y13.X       Tilo                  0.759   processor/swap_group/Y<6>
                                                       processor/data_registers/bus_width_loop[14].data_register_bit/Mram_rambit.SLICEM_F
    SLICE_X41Y10.G2      net (fanout=2)        0.424   processor/sY_register<14>
    SLICE_X41Y10.Y       Tilo                  0.704   processor/arithmetic_group/add_sub_module/half_addsub<14>
                                                       processor/second_operand<14>1
    SLICE_X35Y17.F2      net (fanout=5)        1.557   portid<14>
    SLICE_X35Y17.X       Tilo                  0.704   inport_cmp_eq000010
                                                       inport_cmp_eq000010
    SLICE_X36Y17.G2      net (fanout=1)        0.434   inport_cmp_eq000010
    SLICE_X36Y17.Y       Tilo                  0.759   processor/ALU_result_15_or000042
                                                       inport_cmp_eq000041
    SLICE_X35Y15.G2      net (fanout=4)        0.720   inport_cmp_eq0000
    SLICE_X35Y15.Y       Tilo                  0.704   processor/ALU_result<7>
                                                       inport<0>11
    SLICE_X29Y14.F4      net (fanout=16)       0.772   N01
    SLICE_X29Y14.X       Tilo                  0.704   processor/ALU_result<4>
                                                       processor/ALU_result_4_or000053
    SLICE_X35Y14.G3      net (fanout=2)        0.940   processor/ALU_result<4>
    SLICE_X35Y14.Y       Tilo                  0.704   N210
                                                       processor/zero_logic/next_zero_flag59
    SLICE_X35Y14.F3      net (fanout=1)        0.023   processor/zero_logic/next_zero_flag59/O
    SLICE_X35Y14.X       Tilo                  0.704   N210
                                                       processor/zero_logic/next_zero_flag73_SW0
    SLICE_X33Y22.G1      net (fanout=1)        1.289   N210
    SLICE_X33Y22.CLK     Tgck                  0.837   processor/zero_logic/zero_flag
                                                       processor/zero_logic/next_zero_flag101
                                                       processor/zero_logic/zero_flag
    -------------------------------------------------  ---------------------------
    Total                                     16.679ns (7.170ns logic, 9.509ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.417ns (requirement - (data path - clock path skew + uncertainty))
  Source:               program/dout_13 (FF)
  Destination:          processor/zero_logic/zero_flag (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.564ns (Levels of Logic = 9)
  Clock Path Skew:      -0.019ns (0.087 - 0.106)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: program/dout_13 to processor/zero_logic/zero_flag
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y20.XQ      Tcko                  0.591   program/dout<13>
                                                       program/dout_13
    SLICE_X38Y13.F2      net (fanout=39)       3.350   program/dout<13>
    SLICE_X38Y13.X       Tilo                  0.759   processor/swap_group/Y<6>
                                                       processor/data_registers/bus_width_loop[14].data_register_bit/Mram_rambit.SLICEM_F
    SLICE_X41Y10.G2      net (fanout=2)        0.424   processor/sY_register<14>
    SLICE_X41Y10.Y       Tilo                  0.704   processor/arithmetic_group/add_sub_module/half_addsub<14>
                                                       processor/second_operand<14>1
    SLICE_X35Y17.F2      net (fanout=5)        1.557   portid<14>
    SLICE_X35Y17.X       Tilo                  0.704   inport_cmp_eq000010
                                                       inport_cmp_eq000010
    SLICE_X36Y17.G2      net (fanout=1)        0.434   inport_cmp_eq000010
    SLICE_X36Y17.Y       Tilo                  0.759   processor/ALU_result_15_or000042
                                                       inport_cmp_eq000041
    SLICE_X35Y15.G2      net (fanout=4)        0.720   inport_cmp_eq0000
    SLICE_X35Y15.Y       Tilo                  0.704   processor/ALU_result<7>
                                                       inport<0>11
    SLICE_X34Y10.G2      net (fanout=16)       0.932   N01
    SLICE_X34Y10.Y       Tilo                  0.759   processor/ALU_result<12>
                                                       processor/ALU_result_11_or000053
    SLICE_X35Y12.F4      net (fanout=2)        0.320   processor/ALU_result<11>
    SLICE_X35Y12.X       Tilo                  0.704   processor/zero_logic/next_zero_flag33
                                                       processor/zero_logic/next_zero_flag33
    SLICE_X35Y14.F4      net (fanout=1)        0.313   processor/zero_logic/next_zero_flag33
    SLICE_X35Y14.X       Tilo                  0.704   N210
                                                       processor/zero_logic/next_zero_flag73_SW0
    SLICE_X33Y22.G1      net (fanout=1)        1.289   N210
    SLICE_X33Y22.CLK     Tgck                  0.837   processor/zero_logic/zero_flag
                                                       processor/zero_logic/next_zero_flag101
                                                       processor/zero_logic/zero_flag
    -------------------------------------------------  ---------------------------
    Total                                     16.564ns (7.225ns logic, 9.339ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.497ns (requirement - (data path - clock path skew + uncertainty))
  Source:               program/dout_13 (FF)
  Destination:          processor/zero_logic/zero_flag (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.484ns (Levels of Logic = 9)
  Clock Path Skew:      -0.019ns (0.087 - 0.106)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: program/dout_13 to processor/zero_logic/zero_flag
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y20.XQ      Tcko                  0.591   program/dout<13>
                                                       program/dout_13
    SLICE_X38Y13.F2      net (fanout=39)       3.350   program/dout<13>
    SLICE_X38Y13.X       Tilo                  0.759   processor/swap_group/Y<6>
                                                       processor/data_registers/bus_width_loop[14].data_register_bit/Mram_rambit.SLICEM_F
    SLICE_X41Y10.G2      net (fanout=2)        0.424   processor/sY_register<14>
    SLICE_X41Y10.Y       Tilo                  0.704   processor/arithmetic_group/add_sub_module/half_addsub<14>
                                                       processor/second_operand<14>1
    SLICE_X35Y17.F2      net (fanout=5)        1.557   portid<14>
    SLICE_X35Y17.X       Tilo                  0.704   inport_cmp_eq000010
                                                       inport_cmp_eq000010
    SLICE_X36Y17.G2      net (fanout=1)        0.434   inport_cmp_eq000010
    SLICE_X36Y17.Y       Tilo                  0.759   processor/ALU_result_15_or000042
                                                       inport_cmp_eq000041
    SLICE_X35Y15.G2      net (fanout=4)        0.720   inport_cmp_eq0000
    SLICE_X35Y15.Y       Tilo                  0.704   processor/ALU_result<7>
                                                       inport<0>11
    SLICE_X32Y12.F3      net (fanout=16)       0.706   N01
    SLICE_X32Y12.X       Tilo                  0.759   processor/ALU_result<10>
                                                       processor/ALU_result_10_or000053
    SLICE_X35Y12.F2      net (fanout=2)        0.466   processor/ALU_result<10>
    SLICE_X35Y12.X       Tilo                  0.704   processor/zero_logic/next_zero_flag33
                                                       processor/zero_logic/next_zero_flag33
    SLICE_X35Y14.F4      net (fanout=1)        0.313   processor/zero_logic/next_zero_flag33
    SLICE_X35Y14.X       Tilo                  0.704   N210
                                                       processor/zero_logic/next_zero_flag73_SW0
    SLICE_X33Y22.G1      net (fanout=1)        1.289   N210
    SLICE_X33Y22.CLK     Tgck                  0.837   processor/zero_logic/zero_flag
                                                       processor/zero_logic/next_zero_flag101
                                                       processor/zero_logic/zero_flag
    -------------------------------------------------  ---------------------------
    Total                                     16.484ns (7.225ns logic, 9.259ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------

Paths for end point processor/zero_logic/zero_flag (SLICE_X33Y22.G2), 1865 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.863ns (requirement - (data path - clock path skew + uncertainty))
  Source:               program/dout_13 (FF)
  Destination:          processor/zero_logic/zero_flag (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.118ns (Levels of Logic = 9)
  Clock Path Skew:      -0.019ns (0.087 - 0.106)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: program/dout_13 to processor/zero_logic/zero_flag
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y20.XQ      Tcko                  0.591   program/dout<13>
                                                       program/dout_13
    SLICE_X38Y13.F2      net (fanout=39)       3.350   program/dout<13>
    SLICE_X38Y13.X       Tilo                  0.759   processor/swap_group/Y<6>
                                                       processor/data_registers/bus_width_loop[14].data_register_bit/Mram_rambit.SLICEM_F
    SLICE_X41Y10.G2      net (fanout=2)        0.424   processor/sY_register<14>
    SLICE_X41Y10.Y       Tilo                  0.704   processor/arithmetic_group/add_sub_module/half_addsub<14>
                                                       processor/second_operand<14>1
    SLICE_X35Y17.F2      net (fanout=5)        1.557   portid<14>
    SLICE_X35Y17.X       Tilo                  0.704   inport_cmp_eq000010
                                                       inport_cmp_eq000010
    SLICE_X36Y17.G2      net (fanout=1)        0.434   inport_cmp_eq000010
    SLICE_X36Y17.Y       Tilo                  0.759   processor/ALU_result_15_or000042
                                                       inport_cmp_eq000041
    SLICE_X35Y15.G2      net (fanout=4)        0.720   inport_cmp_eq0000
    SLICE_X35Y15.Y       Tilo                  0.704   processor/ALU_result<7>
                                                       inport<0>11
    SLICE_X33Y14.G1      net (fanout=16)       1.279   N01
    SLICE_X33Y14.Y       Tilo                  0.704   N191
                                                       processor/zero_logic/next_zero_flag13_SW0
    SLICE_X35Y16.G1      net (fanout=1)        0.519   N190
    SLICE_X35Y16.Y       Tilo                  0.704   processor/zero_logic/next_zero_flag17
                                                       processor/zero_logic/next_zero_flag13
    SLICE_X35Y16.F3      net (fanout=1)        0.023   processor/zero_logic/next_zero_flag13/O
    SLICE_X35Y16.X       Tilo                  0.704   processor/zero_logic/next_zero_flag17
                                                       processor/zero_logic/next_zero_flag17
    SLICE_X33Y22.G2      net (fanout=1)        0.642   processor/zero_logic/next_zero_flag17
    SLICE_X33Y22.CLK     Tgck                  0.837   processor/zero_logic/zero_flag
                                                       processor/zero_logic/next_zero_flag101
                                                       processor/zero_logic/zero_flag
    -------------------------------------------------  ---------------------------
    Total                                     16.118ns (7.170ns logic, 8.948ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.684ns (requirement - (data path - clock path skew + uncertainty))
  Source:               program/dout_13 (FF)
  Destination:          processor/zero_logic/zero_flag (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.297ns (Levels of Logic = 9)
  Clock Path Skew:      -0.019ns (0.087 - 0.106)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: program/dout_13 to processor/zero_logic/zero_flag
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y20.XQ      Tcko                  0.591   program/dout<13>
                                                       program/dout_13
    SLICE_X38Y13.F3      net (fanout=39)       2.529   program/dout<13>
    SLICE_X38Y13.X       Tilo                  0.759   processor/swap_group/Y<6>
                                                       processor/data_registers/bus_width_loop[14].data_register_bit/Mram_rambit.SLICEM_F
    SLICE_X41Y10.G2      net (fanout=2)        0.424   processor/sY_register<14>
    SLICE_X41Y10.Y       Tilo                  0.704   processor/arithmetic_group/add_sub_module/half_addsub<14>
                                                       processor/second_operand<14>1
    SLICE_X35Y17.F2      net (fanout=5)        1.557   portid<14>
    SLICE_X35Y17.X       Tilo                  0.704   inport_cmp_eq000010
                                                       inport_cmp_eq000010
    SLICE_X36Y17.G2      net (fanout=1)        0.434   inport_cmp_eq000010
    SLICE_X36Y17.Y       Tilo                  0.759   processor/ALU_result_15_or000042
                                                       inport_cmp_eq000041
    SLICE_X35Y15.G2      net (fanout=4)        0.720   inport_cmp_eq0000
    SLICE_X35Y15.Y       Tilo                  0.704   processor/ALU_result<7>
                                                       inport<0>11
    SLICE_X33Y14.G1      net (fanout=16)       1.279   N01
    SLICE_X33Y14.Y       Tilo                  0.704   N191
                                                       processor/zero_logic/next_zero_flag13_SW0
    SLICE_X35Y16.G1      net (fanout=1)        0.519   N190
    SLICE_X35Y16.Y       Tilo                  0.704   processor/zero_logic/next_zero_flag17
                                                       processor/zero_logic/next_zero_flag13
    SLICE_X35Y16.F3      net (fanout=1)        0.023   processor/zero_logic/next_zero_flag13/O
    SLICE_X35Y16.X       Tilo                  0.704   processor/zero_logic/next_zero_flag17
                                                       processor/zero_logic/next_zero_flag17
    SLICE_X33Y22.G2      net (fanout=1)        0.642   processor/zero_logic/next_zero_flag17
    SLICE_X33Y22.CLK     Tgck                  0.837   processor/zero_logic/zero_flag
                                                       processor/zero_logic/next_zero_flag101
                                                       processor/zero_logic/zero_flag
    -------------------------------------------------  ---------------------------
    Total                                     15.297ns (7.170ns logic, 8.127ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.931ns (requirement - (data path - clock path skew + uncertainty))
  Source:               program/dout_13 (FF)
  Destination:          processor/zero_logic/zero_flag (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.050ns (Levels of Logic = 8)
  Clock Path Skew:      -0.019ns (0.087 - 0.106)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: program/dout_13 to processor/zero_logic/zero_flag
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y20.XQ      Tcko                  0.591   program/dout<13>
                                                       program/dout_13
    SLICE_X38Y13.F2      net (fanout=39)       3.350   program/dout<13>
    SLICE_X38Y13.X       Tilo                  0.759   processor/swap_group/Y<6>
                                                       processor/data_registers/bus_width_loop[14].data_register_bit/Mram_rambit.SLICEM_F
    SLICE_X41Y10.G2      net (fanout=2)        0.424   processor/sY_register<14>
    SLICE_X41Y10.Y       Tilo                  0.704   processor/arithmetic_group/add_sub_module/half_addsub<14>
                                                       processor/second_operand<14>1
    SLICE_X35Y17.F2      net (fanout=5)        1.557   portid<14>
    SLICE_X35Y17.X       Tilo                  0.704   inport_cmp_eq000010
                                                       inport_cmp_eq000010
    SLICE_X36Y17.G2      net (fanout=1)        0.434   inport_cmp_eq000010
    SLICE_X36Y17.Y       Tilo                  0.759   processor/ALU_result_15_or000042
                                                       inport_cmp_eq000041
    SLICE_X35Y15.G2      net (fanout=4)        0.720   inport_cmp_eq0000
    SLICE_X35Y15.Y       Tilo                  0.704   processor/ALU_result<7>
                                                       inport<0>11
    SLICE_X31Y17.F4      net (fanout=16)       0.709   N01
    SLICE_X31Y17.X       Tilo                  0.704   processor/ALU_result<0>
                                                       processor/ALU_result_0_or000053
    SLICE_X35Y16.F1      net (fanout=2)        0.748   processor/ALU_result<0>
    SLICE_X35Y16.X       Tilo                  0.704   processor/zero_logic/next_zero_flag17
                                                       processor/zero_logic/next_zero_flag17
    SLICE_X33Y22.G2      net (fanout=1)        0.642   processor/zero_logic/next_zero_flag17
    SLICE_X33Y22.CLK     Tgck                  0.837   processor/zero_logic/zero_flag
                                                       processor/zero_logic/next_zero_flag101
                                                       processor/zero_logic/zero_flag
    -------------------------------------------------  ---------------------------
    Total                                     15.050ns (6.466ns logic, 8.584ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------

Paths for end point processor/zero_logic/zero_flag (SLICE_X33Y22.G4), 2092 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.347ns (requirement - (data path - clock path skew + uncertainty))
  Source:               program/dout_13 (FF)
  Destination:          processor/zero_logic/zero_flag (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.634ns (Levels of Logic = 8)
  Clock Path Skew:      -0.019ns (0.087 - 0.106)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: program/dout_13 to processor/zero_logic/zero_flag
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y20.XQ      Tcko                  0.591   program/dout<13>
                                                       program/dout_13
    SLICE_X38Y13.F2      net (fanout=39)       3.350   program/dout<13>
    SLICE_X38Y13.X       Tilo                  0.759   processor/swap_group/Y<6>
                                                       processor/data_registers/bus_width_loop[14].data_register_bit/Mram_rambit.SLICEM_F
    SLICE_X41Y10.G2      net (fanout=2)        0.424   processor/sY_register<14>
    SLICE_X41Y10.Y       Tilo                  0.704   processor/arithmetic_group/add_sub_module/half_addsub<14>
                                                       processor/second_operand<14>1
    SLICE_X35Y17.F2      net (fanout=5)        1.557   portid<14>
    SLICE_X35Y17.X       Tilo                  0.704   inport_cmp_eq000010
                                                       inport_cmp_eq000010
    SLICE_X36Y17.G2      net (fanout=1)        0.434   inport_cmp_eq000010
    SLICE_X36Y17.Y       Tilo                  0.759   processor/ALU_result_15_or000042
                                                       inport_cmp_eq000041
    SLICE_X35Y15.G2      net (fanout=4)        0.720   inport_cmp_eq0000
    SLICE_X35Y15.Y       Tilo                  0.704   processor/ALU_result<7>
                                                       inport<0>11
    SLICE_X26Y16.F1      net (fanout=16)       1.109   N01
    SLICE_X26Y16.X       Tilo                  0.759   processor/ALU_result<2>
                                                       processor/ALU_result_2_or000053
    SLICE_X32Y17.F4      net (fanout=2)        0.900   processor/ALU_result<2>
    SLICE_X32Y17.X       Tilo                  0.759   processor/zero_logic/next_zero_flag72
                                                       processor/zero_logic/next_zero_flag72
    SLICE_X33Y22.G4      net (fanout=1)        0.564   processor/zero_logic/next_zero_flag72
    SLICE_X33Y22.CLK     Tgck                  0.837   processor/zero_logic/zero_flag
                                                       processor/zero_logic/next_zero_flag101
                                                       processor/zero_logic/zero_flag
    -------------------------------------------------  ---------------------------
    Total                                     15.634ns (6.576ns logic, 9.058ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.582ns (requirement - (data path - clock path skew + uncertainty))
  Source:               program/dout_13 (FF)
  Destination:          processor/zero_logic/zero_flag (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.399ns (Levels of Logic = 8)
  Clock Path Skew:      -0.019ns (0.087 - 0.106)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: program/dout_13 to processor/zero_logic/zero_flag
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y20.XQ      Tcko                  0.591   program/dout<13>
                                                       program/dout_13
    SLICE_X38Y13.F2      net (fanout=39)       3.350   program/dout<13>
    SLICE_X38Y13.X       Tilo                  0.759   processor/swap_group/Y<6>
                                                       processor/data_registers/bus_width_loop[14].data_register_bit/Mram_rambit.SLICEM_F
    SLICE_X41Y10.G2      net (fanout=2)        0.424   processor/sY_register<14>
    SLICE_X41Y10.Y       Tilo                  0.704   processor/arithmetic_group/add_sub_module/half_addsub<14>
                                                       processor/second_operand<14>1
    SLICE_X35Y17.F2      net (fanout=5)        1.557   portid<14>
    SLICE_X35Y17.X       Tilo                  0.704   inport_cmp_eq000010
                                                       inport_cmp_eq000010
    SLICE_X36Y17.G2      net (fanout=1)        0.434   inport_cmp_eq000010
    SLICE_X36Y17.Y       Tilo                  0.759   processor/ALU_result_15_or000042
                                                       inport_cmp_eq000041
    SLICE_X35Y15.G2      net (fanout=4)        0.720   inport_cmp_eq0000
    SLICE_X35Y15.Y       Tilo                  0.704   processor/ALU_result<7>
                                                       inport<0>11
    SLICE_X27Y15.F2      net (fanout=16)       1.150   N01
    SLICE_X27Y15.X       Tilo                  0.704   processor/ALU_result<3>
                                                       processor/ALU_result_3_or000053
    SLICE_X32Y17.F2      net (fanout=2)        0.679   processor/ALU_result<3>
    SLICE_X32Y17.X       Tilo                  0.759   processor/zero_logic/next_zero_flag72
                                                       processor/zero_logic/next_zero_flag72
    SLICE_X33Y22.G4      net (fanout=1)        0.564   processor/zero_logic/next_zero_flag72
    SLICE_X33Y22.CLK     Tgck                  0.837   processor/zero_logic/zero_flag
                                                       processor/zero_logic/next_zero_flag101
                                                       processor/zero_logic/zero_flag
    -------------------------------------------------  ---------------------------
    Total                                     15.399ns (6.521ns logic, 8.878ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.742ns (requirement - (data path - clock path skew + uncertainty))
  Source:               program/dout_13 (FF)
  Destination:          processor/zero_logic/zero_flag (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.239ns (Levels of Logic = 8)
  Clock Path Skew:      -0.019ns (0.087 - 0.106)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: program/dout_13 to processor/zero_logic/zero_flag
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y20.XQ      Tcko                  0.591   program/dout<13>
                                                       program/dout_13
    SLICE_X38Y13.F2      net (fanout=39)       3.350   program/dout<13>
    SLICE_X38Y13.X       Tilo                  0.759   processor/swap_group/Y<6>
                                                       processor/data_registers/bus_width_loop[14].data_register_bit/Mram_rambit.SLICEM_F
    SLICE_X41Y10.G2      net (fanout=2)        0.424   processor/sY_register<14>
    SLICE_X41Y10.Y       Tilo                  0.704   processor/arithmetic_group/add_sub_module/half_addsub<14>
                                                       processor/second_operand<14>1
    SLICE_X35Y17.F2      net (fanout=5)        1.557   portid<14>
    SLICE_X35Y17.X       Tilo                  0.704   inport_cmp_eq000010
                                                       inport_cmp_eq000010
    SLICE_X36Y17.G2      net (fanout=1)        0.434   inport_cmp_eq000010
    SLICE_X36Y17.Y       Tilo                  0.759   processor/ALU_result_15_or000042
                                                       inport_cmp_eq000041
    SLICE_X35Y15.G2      net (fanout=4)        0.720   inport_cmp_eq0000
    SLICE_X35Y15.Y       Tilo                  0.704   processor/ALU_result<7>
                                                       inport<0>11
    SLICE_X33Y15.F1      net (fanout=16)       1.238   N01
    SLICE_X33Y15.X       Tilo                  0.704   processor/ALU_result<1>
                                                       processor/ALU_result_1_or000053
    SLICE_X32Y17.F1      net (fanout=2)        0.431   processor/ALU_result<1>
    SLICE_X32Y17.X       Tilo                  0.759   processor/zero_logic/next_zero_flag72
                                                       processor/zero_logic/next_zero_flag72
    SLICE_X33Y22.G4      net (fanout=1)        0.564   processor/zero_logic/next_zero_flag72
    SLICE_X33Y22.CLK     Tgck                  0.837   processor/zero_logic/zero_flag
                                                       processor/zero_logic/next_zero_flag101
                                                       processor/zero_logic/zero_flag
    -------------------------------------------------  ---------------------------
    Total                                     15.239ns (6.521ns logic, 8.718ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 40%;
--------------------------------------------------------------------------------

Paths for end point processor/interrupt_control/shaddow_zero (SLICE_X32Y25.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.028ns (requirement - (clock path skew + uncertainty - data path))
  Source:               processor/zero_logic/zero_flag (FF)
  Destination:          processor/interrupt_control/shaddow_zero (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.028ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: processor/zero_logic/zero_flag to processor/interrupt_control/shaddow_zero
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y22.YQ      Tcko                  0.470   processor/zero_logic/zero_flag
                                                       processor/zero_logic/zero_flag
    SLICE_X32Y25.BY      net (fanout=2)        0.406   processor/zero_logic/zero_flag
    SLICE_X32Y25.CLK     Tckdi       (-Th)    -0.152   processor/interrupt_control/shaddow_zero
                                                       processor/interrupt_control/shaddow_zero
    -------------------------------------------------  ---------------------------
    Total                                      1.028ns (0.622ns logic, 0.406ns route)
                                                       (60.5% logic, 39.5% route)

--------------------------------------------------------------------------------

Paths for end point processor/basic_control/internal_T_state (SLICE_X28Y39.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.195ns (requirement - (clock path skew + uncertainty - data path))
  Source:               processor/basic_control/internal_T_state (FF)
  Destination:          processor/basic_control/internal_T_state (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.195ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: processor/basic_control/internal_T_state to processor/basic_control/internal_T_state
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y39.YQ      Tcko                  0.522   processor/basic_control/internal_T_state
                                                       processor/basic_control/internal_T_state
    SLICE_X28Y39.BY      net (fanout=19)       0.521   processor/basic_control/internal_T_state
    SLICE_X28Y39.CLK     Tckdi       (-Th)    -0.152   processor/basic_control/internal_T_state
                                                       processor/basic_control/internal_T_state
    -------------------------------------------------  ---------------------------
    Total                                      1.195ns (0.674ns logic, 0.521ns route)
                                                       (56.4% logic, 43.6% route)

--------------------------------------------------------------------------------

Paths for end point processor/data_registers/bus_width_loop[4].data_register_bit/Mram_rambit.SLICEM_F (SLICE_X28Y13.G3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.212ns (requirement - (clock path skew + uncertainty - data path))
  Source:               program/dout_18 (FF)
  Destination:          processor/data_registers/bus_width_loop[4].data_register_bit/Mram_rambit.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.225ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.099 - 0.086)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: program/dout_18 to processor/data_registers/bus_width_loop[4].data_register_bit/Mram_rambit.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y23.XQ      Tcko                  0.474   program/dout<18>
                                                       program/dout_18
    SLICE_X28Y13.G3      net (fanout=17)       0.750   program/dout<18>
    SLICE_X28Y13.CLK     Tah         (-Th)    -0.001   processor/swap_group/Y<12>
                                                       processor/data_registers/bus_width_loop[4].data_register_bit/Mram_rambit.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      1.225ns (0.475ns logic, 0.750ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 40%;
--------------------------------------------------------------------------------
Slack: 17.935ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: processor/logical_group/Y<8>/CLK
  Logical resource: processor/logical_group/Y_8/CK
  Location pin: SLICE_X42Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.935ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: processor/stack_control/count_value<2>/CLK
  Logical resource: processor/stack_control/count_value_2/CK
  Location pin: SLICE_X28Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.935ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: program/dout<0>/CLK
  Logical resource: program/dout_0/CK
  Location pin: SLICE_X28Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   16.698|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 39159 paths, 0 nets, and 3213 connections

Design statistics:
   Minimum period:  16.698ns{1}   (Maximum frequency:  59.887MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Jan 25 10:54:47 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4527 MB



