********************************************
*  SURELOG System Verilog Compiler/Linter  *
********************************************

Copyright (c) 2017-2019 Alain Dargelas,
http://www.apache.org/licenses/LICENSE-2.0

VERSION: 1.00
BUILT  : Jun 30 2020
DATE   : 2020-07-02.22:55:17
COMMAND: -cd verilog/src/unisims PLLE2_ADV.v -parse -nocache -nobuiltin -noinfo -noelab -timescale=1ns/1ns -nostdout -l PLLE2_ADV.v.log

[ERR:UH0700] PLLE2_ADV.v:56: Unsupported expression "<n<> u<0> t<Null_rule> p<53310> s<53309> l<56>> `timescale 1 ps / 1 ps
".

[ERR:UH0700] PLLE2_ADV.v:56: Unsupported expression "<n<> u<3> t<Description> p<53309> c<2> s<6> l<56>> `timescale 1 ps / 1 ps
".

[ERR:UH0701] PLLE2_ADV.v:3176: Unsupported statement "<n<> u<49625> t<Tf_port_declaration> p<49626> c<49611> l<3176>> 
".

[ERR:UH0701] PLLE2_ADV.v:3177: Unsupported statement "<n<> u<49641> t<Tf_port_declaration> p<49642> c<49627> l<3177>>   task clkout_dly_cal;
".

[ERR:UH0701] PLLE2_ADV.v:3178: Unsupported statement "<n<> u<49647> t<Tf_port_declaration> p<49648> c<49643> l<3178>>   output [5:0] clkout_dly;
".

[ERR:UH0701] PLLE2_ADV.v:3179: Unsupported statement "<n<> u<49653> t<Tf_port_declaration> p<49654> c<49649> l<3179>>   output [2:0] clkpm_sel;
".

[ERR:UH0701] PLLE2_ADV.v:3180: Unsupported statement "<n<> u<49671> t<Tf_port_declaration> p<49672> c<49655> l<3180>>   input  clkdiv;
".

[ERR:UH0701] PLLE2_ADV.v:3232: Unsupported statement "<n<> u<50415> t<Tf_port_declaration> p<50416> c<50401> l<3232>> 
".

[ERR:UH0701] PLLE2_ADV.v:3233: Unsupported statement "<n<> u<50431> t<Tf_port_declaration> p<50432> c<50417> l<3233>>   task   clk_out_para_cal;
".

[ERR:UH0701] PLLE2_ADV.v:3234: Unsupported statement "<n<> u<50437> t<Tf_port_declaration> p<50438> c<50433> l<3234>>   output [6:0] clk_ht;
".

[ERR:UH0701] PLLE2_ADV.v:3235: Unsupported statement "<n<> u<50443> t<Tf_port_declaration> p<50444> c<50439> l<3235>>   output [6:0] clk_lt;
".

[ERR:UH0701] PLLE2_ADV.v:3236: Unsupported statement "<n<> u<50449> t<Tf_port_declaration> p<50450> c<50445> l<3236>>   output clk_nocnt;
".

[ERR:UH0701] PLLE2_ADV.v:3237: Unsupported statement "<n<> u<50455> t<Tf_port_declaration> p<50456> c<50451> l<3237>>   output clk_edge;
".

[ERR:UH0701] PLLE2_ADV.v:3380: Unsupported statement "<n<> u<52253> t<Tf_port_declaration> p<52254> c<52239> l<3380>> 
".

[ERR:UH0701] PLLE2_ADV.v:3381: Unsupported statement "<n<> u<52269> t<Tf_port_declaration> p<52270> c<52255> l<3381>>   task clkout_pm_cal;
".

[ERR:UH0701] PLLE2_ADV.v:3382: Unsupported statement "<n<> u<52285> t<Tf_port_declaration> p<52286> c<52271> l<3382>>   output [7:0] clk_ht1;
".

[ERR:UH0701] PLLE2_ADV.v:3383: Unsupported statement "<n<> u<52301> t<Tf_port_declaration> p<52302> c<52287> l<3383>>   output [7:0] clk_div;
".

[ERR:UH0701] PLLE2_ADV.v:3384: Unsupported statement "<n<> u<52317> t<Tf_port_declaration> p<52318> c<52303> l<3384>>   output [7:0] clk_div1;
".

[ERR:UH0701] PLLE2_ADV.v:3385: Unsupported statement "<n<> u<52323> t<Tf_port_declaration> p<52324> c<52319> l<3385>>   input [6:0] clk_ht;
".

[ERR:UH0701] PLLE2_ADV.v:3386: Unsupported statement "<n<> u<52329> t<Tf_port_declaration> p<52330> c<52325> l<3386>>   input [6:0] clk_lt;
".

[ERR:UH0701] PLLE2_ADV.v:3405: Unsupported statement "<n<> u<52542> t<Tf_port_declaration> p<52543> c<52528> l<3405>> 
".

[ERR:UH0701] PLLE2_ADV.v:3406: Unsupported statement "<n<> u<52548> t<Tf_port_declaration> p<52549> c<52544> l<3406>>   task clkout_delay_para_drp;
".

[ERR:UH0701] PLLE2_ADV.v:3407: Unsupported statement "<n<> u<52554> t<Tf_port_declaration> p<52555> c<52550> l<3407>>   output [5:0] clkout_dly;
".

[ERR:UH0701] PLLE2_ADV.v:3408: Unsupported statement "<n<> u<52570> t<Tf_port_declaration> p<52571> c<52556> l<3408>>   output clk_nocnt;
".

[ERR:UH0701] PLLE2_ADV.v:3409: Unsupported statement "<n<> u<52586> t<Tf_port_declaration> p<52587> c<52572> l<3409>>   output clk_edge;
".

[ERR:UH0701] PLLE2_ADV.v:3418: Unsupported statement "<n<> u<52685> t<Tf_port_declaration> p<52686> c<52671> l<3418>> 
".

[ERR:UH0701] PLLE2_ADV.v:3419: Unsupported statement "<n<> u<52701> t<Tf_port_declaration> p<52702> c<52687> l<3419>>   task clkout_hl_para_drp;
".

[ERR:UH0701] PLLE2_ADV.v:3420: Unsupported statement "<n<> u<52717> t<Tf_port_declaration> p<52718> c<52703> l<3420>>   output  [6:0] clk_lt;
".

[ERR:UH0701] PLLE2_ADV.v:3421: Unsupported statement "<n<> u<52733> t<Tf_port_declaration> p<52734> c<52719> l<3421>>   output  [6:0] clk_ht;
".

[ERR:UH0701] PLLE2_ADV.v:3422: Unsupported statement "<n<> u<52749> t<Tf_port_declaration> p<52750> c<52735> l<3422>>   output  [2:0] clkpm_sel;
".

[NTE:CP0309] PLLE2_ADV.v:102: Implicit port type (wire) for "CLKFBOUT",
there are 9 more instances of this message.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 30
[WARNING] : 0
[   NOTE] : 1

********************************************
*   End SURELOG SVerilog Compiler/Linter   *
********************************************

