Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date              : Wed Nov 30 13:19:57 2022
| Host              : amd running 64-bit Ubuntu 20.04.5 LTS
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file wave_gen_timing_summary_routed.rpt -pb wave_gen_timing_summary_routed.pb -rpx wave_gen_timing_summary_routed.rpx -warn_on_violation
| Design            : wave_gen
| Device            : xcku040-ffva1156
| Speed File        : -2  PRODUCTION 1.25 12-04-2018
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                                                                            Violations  
---------  --------  -----------------------------------------------------------------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                                                                           1           
TIMING-10  Warning   Missing property on synchronizer                                                                       1           
TIMING-47  Warning   False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  1           
XDCC-1     Warning   Scoped Clock constraint overwritten with the same name                                                 1           
XDCC-7     Warning   Scoped Clock constraint overwritten on the same source                                                 1           
CLKC-9     Advisory  BUFGCE with active CE has BUFG driver                                                                  1           
CLKC-23    Advisory  MMCME3 with ZHOLD drives sequential IO not with CLKOUT0                                                1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.607       -5.784                     10                 1188        0.037        0.000                      0                 1183        0.499        0.000                       0                   460  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                         Waveform(ns)         Period(ns)      Frequency(MHz)
-----                         ------------         ----------      --------------
clk_pin_p                     {0.000 1.666}        3.333           300.030         
  clk_out1_clk_core_phys_opt  {0.000 2.500}        4.999           200.020         
  clk_out2_clk_core_phys_opt  {0.000 2.580}        5.161           193.769         
    clk_samp                  {0.000 82.572}       165.145         6.055           
    spi_clk                   {2.580 5.161}        5.161           193.769         
  clkfbout_clk_core_phys_opt  {0.000 4.999}        9.999           100.010         
clk_rx_virtual                {0.000 2.500}        5.000           200.000         
clk_tx_virtual                {0.000 2.580}        5.161           193.761         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin_p                                                                                                                                                                       0.499        0.000                       0                     1  
  clk_out1_clk_core_phys_opt        1.024        0.000                      0                  753        0.037        0.000                      0                  753        1.646        0.000                       0                   262  
  clk_out2_clk_core_phys_opt        0.467        0.000                      0                  293        0.054        0.000                      0                  293        1.726        0.000                       0                   153  
    clk_samp                        1.573        0.000                      0                  115        0.050        0.000                      0                  115       81.718        0.000                       0                    41  
  clkfbout_clk_core_phys_opt                                                                                                                                                    8.620        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                  To Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                  --------                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_rx_virtual              clk_out1_clk_core_phys_opt        0.845        0.000                      0                    1        1.596        0.000                      0                    1  
clk_out1_clk_core_phys_opt  clk_out2_clk_core_phys_opt        3.238        0.000                      0                   48                                                                        
clk_samp                    clk_out2_clk_core_phys_opt        0.472        0.000                      0                   20        1.262        0.000                      0                   20  
clk_tx_virtual              clk_out2_clk_core_phys_opt        1.315        0.000                      0                    1        1.413        0.000                      0                    1  
clk_out2_clk_core_phys_opt  clk_samp                         -0.607       -5.784                     10                   54        0.049        0.000                      0                   54  
clk_out2_clk_core_phys_opt  spi_clk                           0.825        0.000                      0                    3        1.802        0.000                      0                    3  
clk_out2_clk_core_phys_opt  clk_tx_virtual                    0.939        0.000                      0                    9        1.206        0.000                      0                    9  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                  From Clock                  To Clock                  
----------                  ----------                  --------                  
(none)                      clk_pin_p                   clk_out1_clk_core_phys_opt  
(none)                      clk_out1_clk_core_phys_opt  clk_out2_clk_core_phys_opt  
(none)                      clk_pin_p                   clk_out2_clk_core_phys_opt  
(none)                      clk_pin_p                   clk_samp                    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                  From Clock                  To Clock                  
----------                  ----------                  --------                  
(none)                      clk_out2_clk_core_phys_opt                              
(none)                                                  clk_out1_clk_core_phys_opt  
(none)                                                  clk_out2_clk_core_phys_opt  
(none)                                                  clk_samp                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin_p
  To Clock:  clk_pin_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.499ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin_p
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.333
Sources:            { clk_pin_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME3_ADV/CLKIN1  n/a            1.071         3.333       2.262      MMCME3_ADV_X1Y0  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME3_ADV/CLKIN1  n/a            1.167         1.667       0.500      MMCME3_ADV_X1Y0  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME3_ADV/CLKIN1  n/a            1.167         1.667       0.500      MMCME3_ADV_X1Y0  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME3_ADV/CLKIN1  n/a            1.167         1.666       0.499      MMCME3_ADV_X1Y0  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME3_ADV/CLKIN1  n/a            1.167         1.666       0.499      MMCME3_ADV_X1Y0  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_core_phys_opt
  To Clock:  clk_out1_clk_core_phys_opt

Setup :            0  Failing Endpoints,  Worst Slack        1.024ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.646ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.024ns  (required time - arrival time)
  Source:                 rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core_phys_opt  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            clkx_pre_i0/bus_samp_src_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core_phys_opt  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out1_clk_core_phys_opt
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.999ns  (clk_out1_clk_core_phys_opt rise@4.999ns - clk_out1_clk_core_phys_opt rise@0.000ns)
  Data Path Delay:        3.405ns  (logic 0.115ns (3.377%)  route 3.290ns (96.623%))
  Logic Levels:           0  
  Clock Path Skew:        -0.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.998ns = ( 4.001 - 4.999 ) 
    Source Clock Delay      (SCD):    -0.335ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.639ns (routing 0.903ns, distribution 1.736ns)
  Clock Net Delay (Destination): 2.151ns (routing 0.832ns, distribution 1.319ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.499     0.500 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.594    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.637 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.502    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.996    -3.494 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.057    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core_phys_opt
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.974 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=260, routed)         2.639    -0.335    rst_gen_i0/reset_bridge_clk_rx_i0/CLK
    SLICE_X51Y75         FDPE                                         r  rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y75         FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.115    -0.220 r  rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst_reg/Q
                         net (fo=244, routed)         3.290     3.070    clkx_pre_i0/rst_clk_rx
    SLICE_X41Y123        FDRE                                         r  clkx_pre_i0/bus_samp_src_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core_phys_opt rise edge)
                                                      4.999     4.999 r  
    AG12                                              0.000     4.999 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     5.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     5.179 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.238    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.270 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.048    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.645     1.403 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.775    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core_phys_opt
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.850 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=260, routed)         2.151     4.001    clkx_pre_i0/CLK
    SLICE_X41Y123        FDRE                                         r  clkx_pre_i0/bus_samp_src_reg[10]/C
                         clock pessimism              0.246     4.247    
                         clock uncertainty           -0.070     4.177    
    SLICE_X41Y123        FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.083     4.094    clkx_pre_i0/bus_samp_src_reg[10]
  -------------------------------------------------------------------
                         required time                          4.094    
                         arrival time                          -3.070    
  -------------------------------------------------------------------
                         slack                                  1.024    

Slack (MET) :             1.024ns  (required time - arrival time)
  Source:                 rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core_phys_opt  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            clkx_pre_i0/bus_samp_src_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core_phys_opt  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out1_clk_core_phys_opt
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.999ns  (clk_out1_clk_core_phys_opt rise@4.999ns - clk_out1_clk_core_phys_opt rise@0.000ns)
  Data Path Delay:        3.405ns  (logic 0.115ns (3.377%)  route 3.290ns (96.623%))
  Logic Levels:           0  
  Clock Path Skew:        -0.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.998ns = ( 4.001 - 4.999 ) 
    Source Clock Delay      (SCD):    -0.335ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.639ns (routing 0.903ns, distribution 1.736ns)
  Clock Net Delay (Destination): 2.151ns (routing 0.832ns, distribution 1.319ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.499     0.500 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.594    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.637 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.502    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.996    -3.494 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.057    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core_phys_opt
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.974 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=260, routed)         2.639    -0.335    rst_gen_i0/reset_bridge_clk_rx_i0/CLK
    SLICE_X51Y75         FDPE                                         r  rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y75         FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.115    -0.220 r  rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst_reg/Q
                         net (fo=244, routed)         3.290     3.070    clkx_pre_i0/rst_clk_rx
    SLICE_X41Y123        FDRE                                         r  clkx_pre_i0/bus_samp_src_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core_phys_opt rise edge)
                                                      4.999     4.999 r  
    AG12                                              0.000     4.999 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     5.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     5.179 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.238    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.270 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.048    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.645     1.403 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.775    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core_phys_opt
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.850 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=260, routed)         2.151     4.001    clkx_pre_i0/CLK
    SLICE_X41Y123        FDRE                                         r  clkx_pre_i0/bus_samp_src_reg[14]/C
                         clock pessimism              0.246     4.247    
                         clock uncertainty           -0.070     4.177    
    SLICE_X41Y123        FDRE (Setup_EFF2_SLICEL_C_R)
                                                     -0.083     4.094    clkx_pre_i0/bus_samp_src_reg[14]
  -------------------------------------------------------------------
                         required time                          4.094    
                         arrival time                          -3.070    
  -------------------------------------------------------------------
                         slack                                  1.024    

Slack (MET) :             1.024ns  (required time - arrival time)
  Source:                 rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core_phys_opt  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            clkx_pre_i0/bus_samp_src_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core_phys_opt  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out1_clk_core_phys_opt
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.999ns  (clk_out1_clk_core_phys_opt rise@4.999ns - clk_out1_clk_core_phys_opt rise@0.000ns)
  Data Path Delay:        3.405ns  (logic 0.115ns (3.377%)  route 3.290ns (96.623%))
  Logic Levels:           0  
  Clock Path Skew:        -0.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.998ns = ( 4.001 - 4.999 ) 
    Source Clock Delay      (SCD):    -0.335ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.639ns (routing 0.903ns, distribution 1.736ns)
  Clock Net Delay (Destination): 2.151ns (routing 0.832ns, distribution 1.319ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.499     0.500 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.594    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.637 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.502    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.996    -3.494 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.057    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core_phys_opt
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.974 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=260, routed)         2.639    -0.335    rst_gen_i0/reset_bridge_clk_rx_i0/CLK
    SLICE_X51Y75         FDPE                                         r  rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y75         FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.115    -0.220 r  rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst_reg/Q
                         net (fo=244, routed)         3.290     3.070    clkx_pre_i0/rst_clk_rx
    SLICE_X41Y123        FDRE                                         r  clkx_pre_i0/bus_samp_src_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core_phys_opt rise edge)
                                                      4.999     4.999 r  
    AG12                                              0.000     4.999 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     5.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     5.179 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.238    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.270 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.048    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.645     1.403 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.775    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core_phys_opt
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.850 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=260, routed)         2.151     4.001    clkx_pre_i0/CLK
    SLICE_X41Y123        FDRE                                         r  clkx_pre_i0/bus_samp_src_reg[15]/C
                         clock pessimism              0.246     4.247    
                         clock uncertainty           -0.070     4.177    
    SLICE_X41Y123        FDRE (Setup_FFF_SLICEL_C_R)
                                                     -0.083     4.094    clkx_pre_i0/bus_samp_src_reg[15]
  -------------------------------------------------------------------
                         required time                          4.094    
                         arrival time                          -3.070    
  -------------------------------------------------------------------
                         slack                                  1.024    

Slack (MET) :             1.024ns  (required time - arrival time)
  Source:                 rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core_phys_opt  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            clkx_pre_i0/bus_samp_src_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core_phys_opt  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out1_clk_core_phys_opt
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.999ns  (clk_out1_clk_core_phys_opt rise@4.999ns - clk_out1_clk_core_phys_opt rise@0.000ns)
  Data Path Delay:        3.405ns  (logic 0.115ns (3.377%)  route 3.290ns (96.623%))
  Logic Levels:           0  
  Clock Path Skew:        -0.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.998ns = ( 4.001 - 4.999 ) 
    Source Clock Delay      (SCD):    -0.335ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.639ns (routing 0.903ns, distribution 1.736ns)
  Clock Net Delay (Destination): 2.151ns (routing 0.832ns, distribution 1.319ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.499     0.500 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.594    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.637 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.502    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.996    -3.494 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.057    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core_phys_opt
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.974 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=260, routed)         2.639    -0.335    rst_gen_i0/reset_bridge_clk_rx_i0/CLK
    SLICE_X51Y75         FDPE                                         r  rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y75         FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.115    -0.220 r  rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst_reg/Q
                         net (fo=244, routed)         3.290     3.070    clkx_pre_i0/rst_clk_rx
    SLICE_X41Y123        FDRE                                         r  clkx_pre_i0/bus_samp_src_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core_phys_opt rise edge)
                                                      4.999     4.999 r  
    AG12                                              0.000     4.999 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     5.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     5.179 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.238    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.270 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.048    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.645     1.403 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.775    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core_phys_opt
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.850 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=260, routed)         2.151     4.001    clkx_pre_i0/CLK
    SLICE_X41Y123        FDRE                                         r  clkx_pre_i0/bus_samp_src_reg[1]/C
                         clock pessimism              0.246     4.247    
                         clock uncertainty           -0.070     4.177    
    SLICE_X41Y123        FDRE (Setup_FFF2_SLICEL_C_R)
                                                     -0.083     4.094    clkx_pre_i0/bus_samp_src_reg[1]
  -------------------------------------------------------------------
                         required time                          4.094    
                         arrival time                          -3.070    
  -------------------------------------------------------------------
                         slack                                  1.024    

Slack (MET) :             1.096ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core_phys_opt  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            cmd_parse_i0/nsamp_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core_phys_opt  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out1_clk_core_phys_opt
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.999ns  (clk_out1_clk_core_phys_opt rise@4.999ns - clk_out1_clk_core_phys_opt rise@0.000ns)
  Data Path Delay:        3.666ns  (logic 1.345ns (36.688%)  route 2.321ns (63.312%))
  Logic Levels:           9  (LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.770ns = ( 4.229 - 4.999 ) 
    Source Clock Delay      (SCD):    -0.320ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.654ns (routing 0.903ns, distribution 1.751ns)
  Clock Net Delay (Destination): 2.379ns (routing 0.832ns, distribution 1.547ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.499     0.500 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.594    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.637 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.502    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.996    -3.494 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.057    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core_phys_opt
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.974 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=260, routed)         2.654    -0.320    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X51Y85         FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y85         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114    -0.206 r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]/Q
                         net (fo=11, routed)          0.370     0.164    uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]_0
    SLICE_X51Y85         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.173     0.337 f  uart_rx_i0/uart_rx_ctl_i0/send_resp_data[15]_i_4/O
                         net (fo=2, routed)           0.073     0.410    uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]_2
    SLICE_X51Y85         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.132     0.542 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_4/O
                         net (fo=1, routed)           0.247     0.789    uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_4_n_0
    SLICE_X51Y85         LUT4 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.214     1.003 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_3/O
                         net (fo=5, routed)           0.211     1.214    uart_rx_i0/uart_rx_ctl_i0/to_val1
    SLICE_X52Y85         LUT3 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.095     1.309 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[0]_i_1/O
                         net (fo=8, routed)           0.219     1.528    cmd_parse_i0/to_val_return_0[0]
    SLICE_X52Y86         LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.116     1.644 r  cmd_parse_i0/send_resp_type[0]_i_11/O
                         net (fo=1, routed)           0.126     1.770    uart_rx_i0/uart_rx_ctl_i0/speed[15]_i_2
    SLICE_X52Y86         LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.040     1.810 r  uart_rx_i0/uart_rx_ctl_i0/send_resp_type[0]_i_6/O
                         net (fo=3, routed)           0.226     2.036    cmd_parse_i0/send_resp_type220_in
    SLICE_X52Y86         LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.178     2.214 r  cmd_parse_i0/send_resp_type[0]_i_2/O
                         net (fo=2, routed)           0.229     2.443    cmd_parse_i0/send_resp_type1__8
    SLICE_X53Y85         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.071     2.514 r  cmd_parse_i0/nsamp[10]_i_3/O
                         net (fo=2, routed)           0.161     2.675    cmd_parse_i0/nsamp[10]_i_3_n_0
    SLICE_X53Y86         LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.212     2.887 r  cmd_parse_i0/nsamp[10]_i_1/O
                         net (fo=11, routed)          0.459     3.346    cmd_parse_i0/nsamp
    SLICE_X53Y85         FDRE                                         r  cmd_parse_i0/nsamp_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core_phys_opt rise edge)
                                                      4.999     4.999 r  
    AG12                                              0.000     4.999 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     5.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     5.179 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.238    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.270 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.048    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.645     1.403 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.775    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core_phys_opt
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.850 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=260, routed)         2.379     4.229    cmd_parse_i0/CLK
    SLICE_X53Y85         FDRE                                         r  cmd_parse_i0/nsamp_reg[9]/C
                         clock pessimism              0.330     4.559    
                         clock uncertainty           -0.070     4.489    
    SLICE_X53Y85         FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.047     4.442    cmd_parse_i0/nsamp_reg[9]
  -------------------------------------------------------------------
                         required time                          4.442    
                         arrival time                          -3.346    
  -------------------------------------------------------------------
                         slack                                  1.096    

Slack (MET) :             1.165ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core_phys_opt  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            cmd_parse_i0/nsamp_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_core_phys_opt  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out1_clk_core_phys_opt
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.999ns  (clk_out1_clk_core_phys_opt rise@4.999ns - clk_out1_clk_core_phys_opt rise@0.000ns)
  Data Path Delay:        3.581ns  (logic 1.345ns (37.559%)  route 2.236ns (62.441%))
  Logic Levels:           9  (LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.786ns = ( 4.213 - 4.999 ) 
    Source Clock Delay      (SCD):    -0.320ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.654ns (routing 0.903ns, distribution 1.751ns)
  Clock Net Delay (Destination): 2.363ns (routing 0.832ns, distribution 1.531ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.499     0.500 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.594    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.637 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.502    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.996    -3.494 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.057    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core_phys_opt
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.974 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=260, routed)         2.654    -0.320    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X51Y85         FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y85         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114    -0.206 r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]/Q
                         net (fo=11, routed)          0.370     0.164    uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]_0
    SLICE_X51Y85         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.173     0.337 f  uart_rx_i0/uart_rx_ctl_i0/send_resp_data[15]_i_4/O
                         net (fo=2, routed)           0.073     0.410    uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]_2
    SLICE_X51Y85         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.132     0.542 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_4/O
                         net (fo=1, routed)           0.247     0.789    uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_4_n_0
    SLICE_X51Y85         LUT4 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.214     1.003 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_3/O
                         net (fo=5, routed)           0.211     1.214    uart_rx_i0/uart_rx_ctl_i0/to_val1
    SLICE_X52Y85         LUT3 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.095     1.309 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[0]_i_1/O
                         net (fo=8, routed)           0.219     1.528    cmd_parse_i0/to_val_return_0[0]
    SLICE_X52Y86         LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.116     1.644 r  cmd_parse_i0/send_resp_type[0]_i_11/O
                         net (fo=1, routed)           0.126     1.770    uart_rx_i0/uart_rx_ctl_i0/speed[15]_i_2
    SLICE_X52Y86         LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.040     1.810 r  uart_rx_i0/uart_rx_ctl_i0/send_resp_type[0]_i_6/O
                         net (fo=3, routed)           0.226     2.036    cmd_parse_i0/send_resp_type220_in
    SLICE_X52Y86         LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.178     2.214 r  cmd_parse_i0/send_resp_type[0]_i_2/O
                         net (fo=2, routed)           0.229     2.443    cmd_parse_i0/send_resp_type1__8
    SLICE_X53Y85         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.071     2.514 r  cmd_parse_i0/nsamp[10]_i_3/O
                         net (fo=2, routed)           0.161     2.675    cmd_parse_i0/nsamp[10]_i_3_n_0
    SLICE_X53Y86         LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.212     2.887 r  cmd_parse_i0/nsamp[10]_i_1/O
                         net (fo=11, routed)          0.374     3.261    cmd_parse_i0/nsamp
    SLICE_X52Y87         FDSE                                         r  cmd_parse_i0/nsamp_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core_phys_opt rise edge)
                                                      4.999     4.999 r  
    AG12                                              0.000     4.999 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     5.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     5.179 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.238    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.270 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.048    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.645     1.403 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.775    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core_phys_opt
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.850 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=260, routed)         2.363     4.213    cmd_parse_i0/CLK
    SLICE_X52Y87         FDSE                                         r  cmd_parse_i0/nsamp_reg[0]/C
                         clock pessimism              0.330     4.543    
                         clock uncertainty           -0.070     4.473    
    SLICE_X52Y87         FDSE (Setup_DFF_SLICEM_C_CE)
                                                     -0.047     4.426    cmd_parse_i0/nsamp_reg[0]
  -------------------------------------------------------------------
                         required time                          4.426    
                         arrival time                          -3.261    
  -------------------------------------------------------------------
                         slack                                  1.165    

Slack (MET) :             1.165ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core_phys_opt  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            cmd_parse_i0/nsamp_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core_phys_opt  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out1_clk_core_phys_opt
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.999ns  (clk_out1_clk_core_phys_opt rise@4.999ns - clk_out1_clk_core_phys_opt rise@0.000ns)
  Data Path Delay:        3.581ns  (logic 1.345ns (37.559%)  route 2.236ns (62.441%))
  Logic Levels:           9  (LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.786ns = ( 4.213 - 4.999 ) 
    Source Clock Delay      (SCD):    -0.320ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.654ns (routing 0.903ns, distribution 1.751ns)
  Clock Net Delay (Destination): 2.363ns (routing 0.832ns, distribution 1.531ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.499     0.500 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.594    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.637 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.502    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.996    -3.494 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.057    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core_phys_opt
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.974 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=260, routed)         2.654    -0.320    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X51Y85         FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y85         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114    -0.206 r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]/Q
                         net (fo=11, routed)          0.370     0.164    uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]_0
    SLICE_X51Y85         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.173     0.337 f  uart_rx_i0/uart_rx_ctl_i0/send_resp_data[15]_i_4/O
                         net (fo=2, routed)           0.073     0.410    uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]_2
    SLICE_X51Y85         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.132     0.542 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_4/O
                         net (fo=1, routed)           0.247     0.789    uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_4_n_0
    SLICE_X51Y85         LUT4 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.214     1.003 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_3/O
                         net (fo=5, routed)           0.211     1.214    uart_rx_i0/uart_rx_ctl_i0/to_val1
    SLICE_X52Y85         LUT3 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.095     1.309 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[0]_i_1/O
                         net (fo=8, routed)           0.219     1.528    cmd_parse_i0/to_val_return_0[0]
    SLICE_X52Y86         LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.116     1.644 r  cmd_parse_i0/send_resp_type[0]_i_11/O
                         net (fo=1, routed)           0.126     1.770    uart_rx_i0/uart_rx_ctl_i0/speed[15]_i_2
    SLICE_X52Y86         LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.040     1.810 r  uart_rx_i0/uart_rx_ctl_i0/send_resp_type[0]_i_6/O
                         net (fo=3, routed)           0.226     2.036    cmd_parse_i0/send_resp_type220_in
    SLICE_X52Y86         LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.178     2.214 r  cmd_parse_i0/send_resp_type[0]_i_2/O
                         net (fo=2, routed)           0.229     2.443    cmd_parse_i0/send_resp_type1__8
    SLICE_X53Y85         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.071     2.514 r  cmd_parse_i0/nsamp[10]_i_3/O
                         net (fo=2, routed)           0.161     2.675    cmd_parse_i0/nsamp[10]_i_3_n_0
    SLICE_X53Y86         LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.212     2.887 r  cmd_parse_i0/nsamp[10]_i_1/O
                         net (fo=11, routed)          0.374     3.261    cmd_parse_i0/nsamp
    SLICE_X52Y87         FDRE                                         r  cmd_parse_i0/nsamp_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core_phys_opt rise edge)
                                                      4.999     4.999 r  
    AG12                                              0.000     4.999 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     5.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     5.179 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.238    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.270 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.048    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.645     1.403 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.775    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core_phys_opt
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.850 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=260, routed)         2.363     4.213    cmd_parse_i0/CLK
    SLICE_X52Y87         FDRE                                         r  cmd_parse_i0/nsamp_reg[1]/C
                         clock pessimism              0.330     4.543    
                         clock uncertainty           -0.070     4.473    
    SLICE_X52Y87         FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.047     4.426    cmd_parse_i0/nsamp_reg[1]
  -------------------------------------------------------------------
                         required time                          4.426    
                         arrival time                          -3.261    
  -------------------------------------------------------------------
                         slack                                  1.165    

Slack (MET) :             1.165ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core_phys_opt  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            cmd_parse_i0/nsamp_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core_phys_opt  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out1_clk_core_phys_opt
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.999ns  (clk_out1_clk_core_phys_opt rise@4.999ns - clk_out1_clk_core_phys_opt rise@0.000ns)
  Data Path Delay:        3.581ns  (logic 1.345ns (37.559%)  route 2.236ns (62.441%))
  Logic Levels:           9  (LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.786ns = ( 4.213 - 4.999 ) 
    Source Clock Delay      (SCD):    -0.320ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.654ns (routing 0.903ns, distribution 1.751ns)
  Clock Net Delay (Destination): 2.363ns (routing 0.832ns, distribution 1.531ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.499     0.500 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.594    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.637 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.502    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.996    -3.494 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.057    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core_phys_opt
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.974 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=260, routed)         2.654    -0.320    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X51Y85         FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y85         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114    -0.206 r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]/Q
                         net (fo=11, routed)          0.370     0.164    uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]_0
    SLICE_X51Y85         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.173     0.337 f  uart_rx_i0/uart_rx_ctl_i0/send_resp_data[15]_i_4/O
                         net (fo=2, routed)           0.073     0.410    uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]_2
    SLICE_X51Y85         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.132     0.542 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_4/O
                         net (fo=1, routed)           0.247     0.789    uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_4_n_0
    SLICE_X51Y85         LUT4 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.214     1.003 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_3/O
                         net (fo=5, routed)           0.211     1.214    uart_rx_i0/uart_rx_ctl_i0/to_val1
    SLICE_X52Y85         LUT3 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.095     1.309 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[0]_i_1/O
                         net (fo=8, routed)           0.219     1.528    cmd_parse_i0/to_val_return_0[0]
    SLICE_X52Y86         LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.116     1.644 r  cmd_parse_i0/send_resp_type[0]_i_11/O
                         net (fo=1, routed)           0.126     1.770    uart_rx_i0/uart_rx_ctl_i0/speed[15]_i_2
    SLICE_X52Y86         LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.040     1.810 r  uart_rx_i0/uart_rx_ctl_i0/send_resp_type[0]_i_6/O
                         net (fo=3, routed)           0.226     2.036    cmd_parse_i0/send_resp_type220_in
    SLICE_X52Y86         LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.178     2.214 r  cmd_parse_i0/send_resp_type[0]_i_2/O
                         net (fo=2, routed)           0.229     2.443    cmd_parse_i0/send_resp_type1__8
    SLICE_X53Y85         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.071     2.514 r  cmd_parse_i0/nsamp[10]_i_3/O
                         net (fo=2, routed)           0.161     2.675    cmd_parse_i0/nsamp[10]_i_3_n_0
    SLICE_X53Y86         LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.212     2.887 r  cmd_parse_i0/nsamp[10]_i_1/O
                         net (fo=11, routed)          0.374     3.261    cmd_parse_i0/nsamp
    SLICE_X52Y87         FDRE                                         r  cmd_parse_i0/nsamp_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core_phys_opt rise edge)
                                                      4.999     4.999 r  
    AG12                                              0.000     4.999 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     5.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     5.179 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.238    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.270 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.048    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.645     1.403 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.775    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core_phys_opt
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.850 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=260, routed)         2.363     4.213    cmd_parse_i0/CLK
    SLICE_X52Y87         FDRE                                         r  cmd_parse_i0/nsamp_reg[2]/C
                         clock pessimism              0.330     4.543    
                         clock uncertainty           -0.070     4.473    
    SLICE_X52Y87         FDRE (Setup_BFF_SLICEM_C_CE)
                                                     -0.047     4.426    cmd_parse_i0/nsamp_reg[2]
  -------------------------------------------------------------------
                         required time                          4.426    
                         arrival time                          -3.261    
  -------------------------------------------------------------------
                         slack                                  1.165    

Slack (MET) :             1.165ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core_phys_opt  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            cmd_parse_i0/nsamp_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core_phys_opt  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out1_clk_core_phys_opt
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.999ns  (clk_out1_clk_core_phys_opt rise@4.999ns - clk_out1_clk_core_phys_opt rise@0.000ns)
  Data Path Delay:        3.581ns  (logic 1.345ns (37.559%)  route 2.236ns (62.441%))
  Logic Levels:           9  (LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.786ns = ( 4.213 - 4.999 ) 
    Source Clock Delay      (SCD):    -0.320ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.654ns (routing 0.903ns, distribution 1.751ns)
  Clock Net Delay (Destination): 2.363ns (routing 0.832ns, distribution 1.531ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.499     0.500 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.594    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.637 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.502    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.996    -3.494 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.057    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core_phys_opt
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.974 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=260, routed)         2.654    -0.320    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X51Y85         FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y85         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114    -0.206 r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]/Q
                         net (fo=11, routed)          0.370     0.164    uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]_0
    SLICE_X51Y85         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.173     0.337 f  uart_rx_i0/uart_rx_ctl_i0/send_resp_data[15]_i_4/O
                         net (fo=2, routed)           0.073     0.410    uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]_2
    SLICE_X51Y85         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.132     0.542 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_4/O
                         net (fo=1, routed)           0.247     0.789    uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_4_n_0
    SLICE_X51Y85         LUT4 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.214     1.003 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_3/O
                         net (fo=5, routed)           0.211     1.214    uart_rx_i0/uart_rx_ctl_i0/to_val1
    SLICE_X52Y85         LUT3 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.095     1.309 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[0]_i_1/O
                         net (fo=8, routed)           0.219     1.528    cmd_parse_i0/to_val_return_0[0]
    SLICE_X52Y86         LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.116     1.644 r  cmd_parse_i0/send_resp_type[0]_i_11/O
                         net (fo=1, routed)           0.126     1.770    uart_rx_i0/uart_rx_ctl_i0/speed[15]_i_2
    SLICE_X52Y86         LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.040     1.810 r  uart_rx_i0/uart_rx_ctl_i0/send_resp_type[0]_i_6/O
                         net (fo=3, routed)           0.226     2.036    cmd_parse_i0/send_resp_type220_in
    SLICE_X52Y86         LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.178     2.214 r  cmd_parse_i0/send_resp_type[0]_i_2/O
                         net (fo=2, routed)           0.229     2.443    cmd_parse_i0/send_resp_type1__8
    SLICE_X53Y85         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.071     2.514 r  cmd_parse_i0/nsamp[10]_i_3/O
                         net (fo=2, routed)           0.161     2.675    cmd_parse_i0/nsamp[10]_i_3_n_0
    SLICE_X53Y86         LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.212     2.887 r  cmd_parse_i0/nsamp[10]_i_1/O
                         net (fo=11, routed)          0.374     3.261    cmd_parse_i0/nsamp
    SLICE_X52Y87         FDRE                                         r  cmd_parse_i0/nsamp_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core_phys_opt rise edge)
                                                      4.999     4.999 r  
    AG12                                              0.000     4.999 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     5.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     5.179 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.238    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.270 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.048    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.645     1.403 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.775    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core_phys_opt
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.850 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=260, routed)         2.363     4.213    cmd_parse_i0/CLK
    SLICE_X52Y87         FDRE                                         r  cmd_parse_i0/nsamp_reg[7]/C
                         clock pessimism              0.330     4.543    
                         clock uncertainty           -0.070     4.473    
    SLICE_X52Y87         FDRE (Setup_AFF_SLICEM_C_CE)
                                                     -0.047     4.426    cmd_parse_i0/nsamp_reg[7]
  -------------------------------------------------------------------
                         required time                          4.426    
                         arrival time                          -3.261    
  -------------------------------------------------------------------
                         slack                                  1.165    

Slack (MET) :             1.218ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core_phys_opt  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            cmd_parse_i0/nsamp_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core_phys_opt  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out1_clk_core_phys_opt
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.999ns  (clk_out1_clk_core_phys_opt rise@4.999ns - clk_out1_clk_core_phys_opt rise@0.000ns)
  Data Path Delay:        3.585ns  (logic 1.345ns (37.517%)  route 2.240ns (62.483%))
  Logic Levels:           9  (LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.792ns = ( 4.207 - 4.999 ) 
    Source Clock Delay      (SCD):    -0.320ns
    Clock Pessimism Removal (CPR):    0.393ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.654ns (routing 0.903ns, distribution 1.751ns)
  Clock Net Delay (Destination): 2.357ns (routing 0.832ns, distribution 1.525ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.499     0.500 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.594    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.637 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.502    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.996    -3.494 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.057    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core_phys_opt
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.974 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=260, routed)         2.654    -0.320    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X51Y85         FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y85         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114    -0.206 r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]/Q
                         net (fo=11, routed)          0.370     0.164    uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]_0
    SLICE_X51Y85         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.173     0.337 f  uart_rx_i0/uart_rx_ctl_i0/send_resp_data[15]_i_4/O
                         net (fo=2, routed)           0.073     0.410    uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]_2
    SLICE_X51Y85         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.132     0.542 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_4/O
                         net (fo=1, routed)           0.247     0.789    uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_4_n_0
    SLICE_X51Y85         LUT4 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.214     1.003 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_3/O
                         net (fo=5, routed)           0.211     1.214    uart_rx_i0/uart_rx_ctl_i0/to_val1
    SLICE_X52Y85         LUT3 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.095     1.309 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[0]_i_1/O
                         net (fo=8, routed)           0.219     1.528    cmd_parse_i0/to_val_return_0[0]
    SLICE_X52Y86         LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.116     1.644 r  cmd_parse_i0/send_resp_type[0]_i_11/O
                         net (fo=1, routed)           0.126     1.770    uart_rx_i0/uart_rx_ctl_i0/speed[15]_i_2
    SLICE_X52Y86         LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.040     1.810 r  uart_rx_i0/uart_rx_ctl_i0/send_resp_type[0]_i_6/O
                         net (fo=3, routed)           0.226     2.036    cmd_parse_i0/send_resp_type220_in
    SLICE_X52Y86         LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.178     2.214 r  cmd_parse_i0/send_resp_type[0]_i_2/O
                         net (fo=2, routed)           0.229     2.443    cmd_parse_i0/send_resp_type1__8
    SLICE_X53Y85         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.071     2.514 r  cmd_parse_i0/nsamp[10]_i_3/O
                         net (fo=2, routed)           0.161     2.675    cmd_parse_i0/nsamp[10]_i_3_n_0
    SLICE_X53Y86         LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.212     2.887 r  cmd_parse_i0/nsamp[10]_i_1/O
                         net (fo=11, routed)          0.378     3.265    cmd_parse_i0/nsamp
    SLICE_X50Y86         FDRE                                         r  cmd_parse_i0/nsamp_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core_phys_opt rise edge)
                                                      4.999     4.999 r  
    AG12                                              0.000     4.999 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     5.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     5.179 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.238    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.270 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.048    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.645     1.403 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.775    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core_phys_opt
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.850 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=260, routed)         2.357     4.207    cmd_parse_i0/CLK
    SLICE_X50Y86         FDRE                                         r  cmd_parse_i0/nsamp_reg[3]/C
                         clock pessimism              0.393     4.600    
                         clock uncertainty           -0.070     4.529    
    SLICE_X50Y86         FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.047     4.482    cmd_parse_i0/nsamp_reg[3]
  -------------------------------------------------------------------
                         required time                          4.482    
                         arrival time                          -3.265    
  -------------------------------------------------------------------
                         slack                                  1.218    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 cmd_parse_i0/cmd_samp_ram_din_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core_phys_opt  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            samp_ram_i0/mem_array_reg_bram_0/DINADIN[11]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out1_clk_core_phys_opt  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out1_clk_core_phys_opt
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core_phys_opt rise@0.000ns - clk_out1_clk_core_phys_opt rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.048ns (24.365%)  route 0.149ns (75.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.381ns
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Net Delay (Source):      1.187ns (routing 0.435ns, distribution 0.752ns)
  Clock Net Delay (Destination): 1.441ns (routing 0.484ns, distribution 0.957ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     0.180 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.207    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.222 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.627    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.443    -1.816 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.649    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core_phys_opt
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.622 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=260, routed)         1.187    -0.435    cmd_parse_i0/CLK
    SLICE_X55Y85         FDRE                                         r  cmd_parse_i0/cmd_samp_ram_din_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y85         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048    -0.387 r  cmd_parse_i0/cmd_samp_ram_din_reg[11]/Q
                         net (fo=1, routed)           0.149    -0.238    samp_ram_i0/mem_array_reg_bram_0_2[11]
    RAMB18_X6Y34         RAMB18E2                                     r  samp_ram_i0/mem_array_reg_bram_0/DINADIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.511     0.512 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.555    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.577 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.034    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.096    -2.062 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.853    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core_phys_opt
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.822 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=260, routed)         1.441    -0.381    samp_ram_i0/CLK
    RAMB18_X6Y34         RAMB18E2                                     r  samp_ram_i0/mem_array_reg_bram_0/CLKARDCLK
                         clock pessimism              0.077    -0.304    
    RAMB18_X6Y34         RAMB18E2 (Hold_RAMB18E2_L_RAMB180_CLKARDCLK_DINADIN[11])
                                                      0.029    -0.275    samp_ram_i0/mem_array_reg_bram_0
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 cmd_parse_i0/cmd_samp_ram_din_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core_phys_opt  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            samp_ram_i0/mem_array_reg_bram_0/DINADIN[2]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out1_clk_core_phys_opt  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out1_clk_core_phys_opt
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core_phys_opt rise@0.000ns - clk_out1_clk_core_phys_opt rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.048ns (24.121%)  route 0.151ns (75.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.381ns
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Net Delay (Source):      1.187ns (routing 0.435ns, distribution 0.752ns)
  Clock Net Delay (Destination): 1.441ns (routing 0.484ns, distribution 0.957ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     0.180 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.207    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.222 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.627    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.443    -1.816 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.649    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core_phys_opt
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.622 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=260, routed)         1.187    -0.435    cmd_parse_i0/CLK
    SLICE_X55Y85         FDRE                                         r  cmd_parse_i0/cmd_samp_ram_din_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y85         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.048    -0.387 r  cmd_parse_i0/cmd_samp_ram_din_reg[2]/Q
                         net (fo=1, routed)           0.151    -0.236    samp_ram_i0/mem_array_reg_bram_0_2[2]
    RAMB18_X6Y34         RAMB18E2                                     r  samp_ram_i0/mem_array_reg_bram_0/DINADIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.511     0.512 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.555    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.577 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.034    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.096    -2.062 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.853    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core_phys_opt
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.822 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=260, routed)         1.441    -0.381    samp_ram_i0/CLK
    RAMB18_X6Y34         RAMB18E2                                     r  samp_ram_i0/mem_array_reg_bram_0/CLKARDCLK
                         clock pessimism              0.077    -0.304    
    RAMB18_X6Y34         RAMB18E2 (Hold_RAMB18E2_L_RAMB180_CLKARDCLK_DINADIN[2])
                                                      0.029    -0.275    samp_ram_i0/mem_array_reg_bram_0
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core_phys_opt  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            uart_rx_i0/uart_baud_gen_rx_i0/baud_x16_en_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core_phys_opt  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out1_clk_core_phys_opt
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core_phys_opt rise@0.000ns - clk_out1_clk_core_phys_opt rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.064ns (42.105%)  route 0.088ns (57.895%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.454ns
    Source Clock Delay      (SCD):    -0.452ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Net Delay (Source):      1.170ns (routing 0.435ns, distribution 0.735ns)
  Clock Net Delay (Destination): 1.368ns (routing 0.484ns, distribution 0.884ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     0.180 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.207    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.222 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.627    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.443    -1.816 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.649    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core_phys_opt
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.622 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=260, routed)         1.170    -0.452    uart_rx_i0/uart_baud_gen_rx_i0/CLK
    SLICE_X49Y80         FDRE                                         r  uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y80         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049    -0.403 r  uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[0]/Q
                         net (fo=8, routed)           0.072    -0.331    uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[0]
    SLICE_X49Y81         LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.015    -0.316 r  uart_rx_i0/uart_baud_gen_rx_i0/baud_x16_en_reg_i_1/O
                         net (fo=1, routed)           0.016    -0.300    uart_rx_i0/uart_baud_gen_rx_i0/baud_x16_en_reg_i_1_n_0
    SLICE_X49Y81         FDRE                                         r  uart_rx_i0/uart_baud_gen_rx_i0/baud_x16_en_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.511     0.512 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.555    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.577 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.034    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.096    -2.062 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.853    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core_phys_opt
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.822 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=260, routed)         1.368    -0.454    uart_rx_i0/uart_baud_gen_rx_i0/CLK
    SLICE_X49Y81         FDRE                                         r  uart_rx_i0/uart_baud_gen_rx_i0/baud_x16_en_reg_reg/C
                         clock pessimism              0.047    -0.407    
    SLICE_X49Y81         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056    -0.351    uart_rx_i0/uart_baud_gen_rx_i0/baud_x16_en_reg_reg
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 resp_gen_i0/send_resp_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core_phys_opt  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            cmd_parse_i0/send_resp_val_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core_phys_opt  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out1_clk_core_phys_opt
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core_phys_opt rise@0.000ns - clk_out1_clk_core_phys_opt rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.063ns (41.722%)  route 0.088ns (58.278%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.440ns
    Source Clock Delay      (SCD):    -0.438ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Net Delay (Source):      1.184ns (routing 0.435ns, distribution 0.749ns)
  Clock Net Delay (Destination): 1.382ns (routing 0.484ns, distribution 0.898ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     0.180 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.207    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.222 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.627    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.443    -1.816 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.649    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core_phys_opt
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.622 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=260, routed)         1.184    -0.438    resp_gen_i0/CLK
    SLICE_X54Y82         FDRE                                         r  resp_gen_i0/send_resp_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048    -0.390 r  resp_gen_i0/send_resp_done_reg/Q
                         net (fo=5, routed)           0.072    -0.318    cmd_parse_i0/send_resp_done
    SLICE_X54Y83         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.015    -0.303 r  cmd_parse_i0/send_resp_val_i_1/O
                         net (fo=1, routed)           0.016    -0.287    cmd_parse_i0/send_resp_val_i_1_n_0
    SLICE_X54Y83         FDRE                                         r  cmd_parse_i0/send_resp_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.511     0.512 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.555    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.577 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.034    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.096    -2.062 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.853    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core_phys_opt
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.822 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=260, routed)         1.382    -0.440    cmd_parse_i0/CLK
    SLICE_X54Y83         FDRE                                         r  cmd_parse_i0/send_resp_val_reg/C
                         clock pessimism              0.045    -0.395    
    SLICE_X54Y83         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056    -0.339    cmd_parse_i0/send_resp_val_reg
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 cmd_parse_i0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core_phys_opt  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            cmd_parse_i0/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core_phys_opt  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out1_clk_core_phys_opt
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core_phys_opt rise@0.000ns - clk_out1_clk_core_phys_opt rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.096ns (49.231%)  route 0.099ns (50.769%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.421ns
    Source Clock Delay      (SCD):    -0.430ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Net Delay (Source):      1.192ns (routing 0.435ns, distribution 0.757ns)
  Clock Net Delay (Destination): 1.401ns (routing 0.484ns, distribution 0.917ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     0.180 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.207    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.222 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.627    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.443    -1.816 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.649    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core_phys_opt
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.622 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=260, routed)         1.192    -0.430    cmd_parse_i0/CLK
    SLICE_X54Y84         FDRE                                         r  cmd_parse_i0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049    -0.381 r  cmd_parse_i0/FSM_sequential_state_reg[0]/Q
                         net (fo=16, routed)          0.083    -0.298    cmd_parse_i0/Q[0]
    SLICE_X55Y84         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.047    -0.251 r  cmd_parse_i0/FSM_sequential_state[1]_i_1__0/O
                         net (fo=1, routed)           0.016    -0.235    cmd_parse_i0/state__1[1]
    SLICE_X55Y84         FDRE                                         r  cmd_parse_i0/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.511     0.512 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.555    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.577 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.034    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.096    -2.062 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.853    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core_phys_opt
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.822 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=260, routed)         1.401    -0.421    cmd_parse_i0/CLK
    SLICE_X55Y84         FDRE                                         r  cmd_parse_i0/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.077    -0.344    
    SLICE_X55Y84         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.056    -0.288    cmd_parse_i0/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core_phys_opt  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core_phys_opt  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out1_clk_core_phys_opt
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core_phys_opt rise@0.000ns - clk_out1_clk_core_phys_opt rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.064ns (55.652%)  route 0.051ns (44.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.451ns
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    -0.009ns
  Clock Net Delay (Source):      1.175ns (routing 0.435ns, distribution 0.740ns)
  Clock Net Delay (Destination): 1.371ns (routing 0.484ns, distribution 0.887ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     0.180 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.207    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.222 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.627    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.443    -1.816 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.649    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core_phys_opt
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.622 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=260, routed)         1.175    -0.447    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X51Y83         FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y83         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049    -0.398 r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]/Q
                         net (fo=35, routed)          0.035    -0.363    uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]_0
    SLICE_X51Y83         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.015    -0.348 r  uart_rx_i0/uart_rx_ctl_i0/rx_data[1]_i_1/O
                         net (fo=1, routed)           0.016    -0.332    uart_rx_i0/uart_rx_ctl_i0/rx_data[1]_i_1_n_0
    SLICE_X51Y83         FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.511     0.512 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.555    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.577 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.034    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.096    -2.062 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.853    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core_phys_opt
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.822 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=260, routed)         1.371    -0.451    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X51Y83         FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]/C
                         clock pessimism              0.009    -0.442    
    SLICE_X51Y83         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056    -0.386    uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core_phys_opt  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core_phys_opt  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out1_clk_core_phys_opt
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core_phys_opt rise@0.000ns - clk_out1_clk_core_phys_opt rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.064ns (55.652%)  route 0.051ns (44.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.450ns
    Source Clock Delay      (SCD):    -0.446ns
    Clock Pessimism Removal (CPR):    -0.009ns
  Clock Net Delay (Source):      1.176ns (routing 0.435ns, distribution 0.741ns)
  Clock Net Delay (Destination): 1.372ns (routing 0.484ns, distribution 0.888ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     0.180 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.207    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.222 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.627    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.443    -1.816 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.649    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core_phys_opt
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.622 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=260, routed)         1.176    -0.446    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X51Y82         FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049    -0.397 r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[4]/Q
                         net (fo=17, routed)          0.035    -0.362    uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[4]_0
    SLICE_X51Y82         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.015    -0.347 r  uart_rx_i0/uart_rx_ctl_i0/rx_data[4]_i_1/O
                         net (fo=1, routed)           0.016    -0.331    uart_rx_i0/uart_rx_ctl_i0/rx_data[4]_i_1_n_0
    SLICE_X51Y82         FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.511     0.512 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.555    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.577 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.034    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.096    -2.062 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.853    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core_phys_opt
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.822 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=260, routed)         1.372    -0.450    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X51Y82         FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[4]/C
                         clock pessimism              0.009    -0.441    
    SLICE_X51Y82         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056    -0.385    uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core_phys_opt  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core_phys_opt  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out1_clk_core_phys_opt
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core_phys_opt rise@0.000ns - clk_out1_clk_core_phys_opt rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.063ns (54.310%)  route 0.053ns (45.690%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.450ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    -0.009ns
  Clock Net Delay (Source):      1.177ns (routing 0.435ns, distribution 0.742ns)
  Clock Net Delay (Destination): 1.372ns (routing 0.484ns, distribution 0.888ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     0.180 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.207    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.222 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.627    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.443    -1.816 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.649    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core_phys_opt
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.622 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=260, routed)         1.177    -0.445    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X50Y81         FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y81         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048    -0.397 r  uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[0]/Q
                         net (fo=6, routed)           0.039    -0.358    uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg_n_0_[0]
    SLICE_X50Y81         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.015    -0.343 r  uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt[1]_i_1/O
                         net (fo=1, routed)           0.014    -0.329    uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt[1]_i_1_n_0
    SLICE_X50Y81         FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.511     0.512 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.555    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.577 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.034    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.096    -2.062 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.853    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core_phys_opt
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.822 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=260, routed)         1.372    -0.450    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X50Y81         FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[1]/C
                         clock pessimism              0.009    -0.441    
    SLICE_X50Y81         FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.056    -0.385    uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 clkx_spd_i0/bus_new_cnt_src_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core_phys_opt  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            clkx_spd_i0/bus_new_cnt_src_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core_phys_opt  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out1_clk_core_phys_opt
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core_phys_opt rise@0.000ns - clk_out1_clk_core_phys_opt rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.063ns (54.310%)  route 0.053ns (45.690%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.423ns
    Source Clock Delay      (SCD):    -0.428ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Net Delay (Source):      1.194ns (routing 0.435ns, distribution 0.759ns)
  Clock Net Delay (Destination): 1.399ns (routing 0.484ns, distribution 0.915ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     0.180 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.207    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.222 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.627    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.443    -1.816 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.649    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core_phys_opt
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.622 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=260, routed)         1.194    -0.428    clkx_spd_i0/CLK
    SLICE_X56Y84         FDRE                                         r  clkx_spd_i0/bus_new_cnt_src_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y84         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048    -0.380 f  clkx_spd_i0/bus_new_cnt_src_reg[0]/Q
                         net (fo=3, routed)           0.037    -0.343    clkx_spd_i0/bus_new_cnt_src_reg_n_0_[0]
    SLICE_X56Y84         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.015    -0.328 r  clkx_spd_i0/bus_new_cnt_src[0]_i_1__1/O
                         net (fo=1, routed)           0.016    -0.312    clkx_spd_i0/bus_new_cnt_src[0]_i_1__1_n_0
    SLICE_X56Y84         FDRE                                         r  clkx_spd_i0/bus_new_cnt_src_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.511     0.512 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.555    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.577 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.034    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.096    -2.062 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.853    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core_phys_opt
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.822 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=260, routed)         1.399    -0.423    clkx_spd_i0/CLK
    SLICE_X56Y84         FDRE                                         r  clkx_spd_i0/bus_new_cnt_src_reg[0]/C
                         clock pessimism             -0.001    -0.424    
    SLICE_X56Y84         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056    -0.368    clkx_spd_i0/bus_new_cnt_src_reg[0]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core_phys_opt  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            cmd_parse_i0/cur_cmd_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core_phys_opt  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out1_clk_core_phys_opt
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core_phys_opt rise@0.000ns - clk_out1_clk_core_phys_opt rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.049ns (23.558%)  route 0.159ns (76.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.426ns
    Source Clock Delay      (SCD):    -0.443ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Net Delay (Source):      1.179ns (routing 0.435ns, distribution 0.744ns)
  Clock Net Delay (Destination): 1.396ns (routing 0.484ns, distribution 0.912ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     0.180 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.207    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.222 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.627    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.443    -1.816 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.649    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core_phys_opt
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.622 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=260, routed)         1.179    -0.443    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X52Y84         FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y84         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049    -0.394 r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[3]/Q
                         net (fo=34, routed)          0.159    -0.235    cmd_parse_i0/rx_data[3]
    SLICE_X53Y84         FDRE                                         r  cmd_parse_i0/cur_cmd_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.511     0.512 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.555    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.577 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.034    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.096    -2.062 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.853    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core_phys_opt
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.822 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=260, routed)         1.396    -0.426    cmd_parse_i0/CLK
    SLICE_X53Y84         FDRE                                         r  cmd_parse_i0/cur_cmd_reg[3]/C
                         clock pessimism              0.077    -0.349    
    SLICE_X53Y84         FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.056    -0.293    cmd_parse_i0/cur_cmd_reg[3]
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.058    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_core_phys_opt
Waveform(ns):       { 0.000 2.500 }
Period(ns):         4.999
Sources:            { clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     FIFO18E2/WRCLK      n/a            1.709         4.999       3.290      RAMB18_X6Y32     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf18e2_inst.sngfifo18e2/WRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.709         4.999       3.290      RAMB18_X6Y34     samp_ram_i0/mem_array_reg_bram_0/CLKARDCLK
Min Period        n/a     BUFGCE/I            n/a            1.379         4.999       3.620      BUFGCE_X1Y1      clk_gen_i0/clk_core_i0/inst/clkout1_buf/I
Min Period        n/a     MMCME3_ADV/CLKOUT0  n/a            1.071         4.999       3.929      MMCME3_ADV_X1Y0  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.550         4.999       4.449      SLICE_X50Y90     clkx_nsamp_i0/bus_new_cnt_src_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.550         4.999       4.449      SLICE_X50Y90     clkx_nsamp_i0/bus_new_cnt_src_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.550         4.999       4.449      SLICE_X50Y90     clkx_nsamp_i0/bus_new_stretch_src_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         4.999       4.449      SLICE_X50Y86     clkx_nsamp_i0/bus_samp_src_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.550         4.999       4.449      SLICE_X51Y87     clkx_nsamp_i0/bus_samp_src_reg[10]/C
Min Period        n/a     FDRE/C              n/a            0.550         4.999       4.449      SLICE_X50Y86     clkx_nsamp_i0/bus_samp_src_reg[1]/C
Low Pulse Width   Slow    FIFO18E2/WRCLK      n/a            0.854         2.500       1.646      RAMB18_X6Y32     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf18e2_inst.sngfifo18e2/WRCLK
Low Pulse Width   Fast    FIFO18E2/WRCLK      n/a            0.854         2.500       1.646      RAMB18_X6Y32     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf18e2_inst.sngfifo18e2/WRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.854         2.500       1.646      RAMB18_X6Y34     samp_ram_i0/mem_array_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.854         2.500       1.646      RAMB18_X6Y34     samp_ram_i0/mem_array_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X50Y90     clkx_nsamp_i0/bus_new_cnt_src_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X50Y90     clkx_nsamp_i0/bus_new_cnt_src_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X50Y90     clkx_nsamp_i0/bus_new_cnt_src_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X50Y90     clkx_nsamp_i0/bus_new_cnt_src_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X50Y90     clkx_nsamp_i0/bus_new_stretch_src_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X50Y90     clkx_nsamp_i0/bus_new_stretch_src_reg/C
High Pulse Width  Slow    FIFO18E2/WRCLK      n/a            0.854         2.500       1.646      RAMB18_X6Y32     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf18e2_inst.sngfifo18e2/WRCLK
High Pulse Width  Fast    FIFO18E2/WRCLK      n/a            0.854         2.500       1.646      RAMB18_X6Y32     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf18e2_inst.sngfifo18e2/WRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.854         2.500       1.646      RAMB18_X6Y34     samp_ram_i0/mem_array_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.854         2.500       1.646      RAMB18_X6Y34     samp_ram_i0/mem_array_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X50Y90     clkx_nsamp_i0/bus_new_cnt_src_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X50Y90     clkx_nsamp_i0/bus_new_cnt_src_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X50Y90     clkx_nsamp_i0/bus_new_cnt_src_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X50Y90     clkx_nsamp_i0/bus_new_cnt_src_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X50Y90     clkx_nsamp_i0/bus_new_stretch_src_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X50Y90     clkx_nsamp_i0/bus_new_stretch_src_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_core_phys_opt
  To Clock:  clk_out2_clk_core_phys_opt

Setup :            0  Failing Endpoints,  Worst Slack        0.467ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.726ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.467ns  (required time - arrival time)
  Source:                 rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            clk_gen_i0/clk_div_i0/cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core_phys_opt
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_out2_clk_core_phys_opt rise@5.161ns - clk_out2_clk_core_phys_opt rise@0.000ns)
  Data Path Delay:        4.161ns  (logic 0.114ns (2.740%)  route 4.047ns (97.260%))
  Logic Levels:           0  
  Clock Path Skew:        -0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.646ns = ( 4.514 - 5.161 ) 
    Source Clock Delay      (SCD):    -0.006ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.968ns (routing 1.078ns, distribution 1.890ns)
  Clock Net Delay (Destination): 2.503ns (routing 0.991ns, distribution 1.512ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.499     0.500 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.594    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.637 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.502    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.996    -3.494 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437    -3.057    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.974 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.968    -0.006    rst_gen_i0/reset_bridge_clk_tx_i0/clk_out2
    SLICE_X49Y78         FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.108 r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/Q
                         net (fo=124, routed)         4.047     4.155    clk_gen_i0/clk_div_i0/rst_clk_tx
    SLICE_X23Y200        FDRE                                         r  clk_gen_i0/clk_div_i0/cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                      5.161     5.161 r  
    AG12                                              0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     5.162    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     5.340 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.399    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.431 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.209    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.645     1.564 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372     1.936    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.011 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.503     4.514    clk_gen_i0/clk_div_i0/clk_out2
    SLICE_X23Y200        FDRE                                         r  clk_gen_i0/clk_div_i0/cnt_reg[10]/C
                         clock pessimism              0.262     4.776    
                         clock uncertainty           -0.071     4.706    
    SLICE_X23Y200        FDRE (Setup_BFF_SLICEM_C_R)
                                                     -0.084     4.622    clk_gen_i0/clk_div_i0/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          4.622    
                         arrival time                          -4.155    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.467ns  (required time - arrival time)
  Source:                 rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            clk_gen_i0/clk_div_i0/cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core_phys_opt
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_out2_clk_core_phys_opt rise@5.161ns - clk_out2_clk_core_phys_opt rise@0.000ns)
  Data Path Delay:        4.161ns  (logic 0.114ns (2.740%)  route 4.047ns (97.260%))
  Logic Levels:           0  
  Clock Path Skew:        -0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.646ns = ( 4.514 - 5.161 ) 
    Source Clock Delay      (SCD):    -0.006ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.968ns (routing 1.078ns, distribution 1.890ns)
  Clock Net Delay (Destination): 2.503ns (routing 0.991ns, distribution 1.512ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.499     0.500 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.594    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.637 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.502    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.996    -3.494 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437    -3.057    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.974 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.968    -0.006    rst_gen_i0/reset_bridge_clk_tx_i0/clk_out2
    SLICE_X49Y78         FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.108 r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/Q
                         net (fo=124, routed)         4.047     4.155    clk_gen_i0/clk_div_i0/rst_clk_tx
    SLICE_X23Y200        FDRE                                         r  clk_gen_i0/clk_div_i0/cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                      5.161     5.161 r  
    AG12                                              0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     5.162    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     5.340 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.399    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.431 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.209    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.645     1.564 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372     1.936    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.011 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.503     4.514    clk_gen_i0/clk_div_i0/clk_out2
    SLICE_X23Y200        FDRE                                         r  clk_gen_i0/clk_div_i0/cnt_reg[11]/C
                         clock pessimism              0.262     4.776    
                         clock uncertainty           -0.071     4.706    
    SLICE_X23Y200        FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.084     4.622    clk_gen_i0/clk_div_i0/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          4.622    
                         arrival time                          -4.155    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.467ns  (required time - arrival time)
  Source:                 rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            clk_gen_i0/clk_div_i0/cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core_phys_opt
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_out2_clk_core_phys_opt rise@5.161ns - clk_out2_clk_core_phys_opt rise@0.000ns)
  Data Path Delay:        4.161ns  (logic 0.114ns (2.740%)  route 4.047ns (97.260%))
  Logic Levels:           0  
  Clock Path Skew:        -0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.646ns = ( 4.514 - 5.161 ) 
    Source Clock Delay      (SCD):    -0.006ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.968ns (routing 1.078ns, distribution 1.890ns)
  Clock Net Delay (Destination): 2.503ns (routing 0.991ns, distribution 1.512ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.499     0.500 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.594    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.637 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.502    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.996    -3.494 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437    -3.057    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.974 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.968    -0.006    rst_gen_i0/reset_bridge_clk_tx_i0/clk_out2
    SLICE_X49Y78         FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.108 r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/Q
                         net (fo=124, routed)         4.047     4.155    clk_gen_i0/clk_div_i0/rst_clk_tx
    SLICE_X23Y200        FDRE                                         r  clk_gen_i0/clk_div_i0/cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                      5.161     5.161 r  
    AG12                                              0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     5.162    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     5.340 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.399    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.431 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.209    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.645     1.564 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372     1.936    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.011 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.503     4.514    clk_gen_i0/clk_div_i0/clk_out2
    SLICE_X23Y200        FDRE                                         r  clk_gen_i0/clk_div_i0/cnt_reg[12]/C
                         clock pessimism              0.262     4.776    
                         clock uncertainty           -0.071     4.706    
    SLICE_X23Y200        FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.084     4.622    clk_gen_i0/clk_div_i0/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          4.622    
                         arrival time                          -4.155    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.467ns  (required time - arrival time)
  Source:                 rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            clk_gen_i0/clk_div_i0/cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core_phys_opt
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_out2_clk_core_phys_opt rise@5.161ns - clk_out2_clk_core_phys_opt rise@0.000ns)
  Data Path Delay:        4.161ns  (logic 0.114ns (2.740%)  route 4.047ns (97.260%))
  Logic Levels:           0  
  Clock Path Skew:        -0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.646ns = ( 4.514 - 5.161 ) 
    Source Clock Delay      (SCD):    -0.006ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.968ns (routing 1.078ns, distribution 1.890ns)
  Clock Net Delay (Destination): 2.503ns (routing 0.991ns, distribution 1.512ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.499     0.500 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.594    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.637 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.502    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.996    -3.494 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437    -3.057    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.974 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.968    -0.006    rst_gen_i0/reset_bridge_clk_tx_i0/clk_out2
    SLICE_X49Y78         FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.108 r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/Q
                         net (fo=124, routed)         4.047     4.155    clk_gen_i0/clk_div_i0/rst_clk_tx
    SLICE_X23Y200        FDRE                                         r  clk_gen_i0/clk_div_i0/cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                      5.161     5.161 r  
    AG12                                              0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     5.162    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     5.340 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.399    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.431 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.209    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.645     1.564 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372     1.936    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.011 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.503     4.514    clk_gen_i0/clk_div_i0/clk_out2
    SLICE_X23Y200        FDRE                                         r  clk_gen_i0/clk_div_i0/cnt_reg[9]/C
                         clock pessimism              0.262     4.776    
                         clock uncertainty           -0.071     4.706    
    SLICE_X23Y200        FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.084     4.622    clk_gen_i0/clk_div_i0/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          4.622    
                         arrival time                          -4.155    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.473ns  (required time - arrival time)
  Source:                 rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            clk_gen_i0/clk_div_i0/cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core_phys_opt
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_out2_clk_core_phys_opt rise@5.161ns - clk_out2_clk_core_phys_opt rise@0.000ns)
  Data Path Delay:        4.155ns  (logic 0.114ns (2.744%)  route 4.041ns (97.256%))
  Logic Levels:           0  
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.647ns = ( 4.513 - 5.161 ) 
    Source Clock Delay      (SCD):    -0.006ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.968ns (routing 1.078ns, distribution 1.890ns)
  Clock Net Delay (Destination): 2.502ns (routing 0.991ns, distribution 1.511ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.499     0.500 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.594    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.637 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.502    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.996    -3.494 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437    -3.057    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.974 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.968    -0.006    rst_gen_i0/reset_bridge_clk_tx_i0/clk_out2
    SLICE_X49Y78         FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.108 r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/Q
                         net (fo=124, routed)         4.041     4.149    clk_gen_i0/clk_div_i0/rst_clk_tx
    SLICE_X23Y200        FDRE                                         r  clk_gen_i0/clk_div_i0/cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                      5.161     5.161 r  
    AG12                                              0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     5.162    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     5.340 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.399    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.431 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.209    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.645     1.564 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372     1.936    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.011 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.502     4.513    clk_gen_i0/clk_div_i0/clk_out2
    SLICE_X23Y200        FDRE                                         r  clk_gen_i0/clk_div_i0/cnt_reg[13]/C
                         clock pessimism              0.262     4.775    
                         clock uncertainty           -0.071     4.705    
    SLICE_X23Y200        FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.083     4.622    clk_gen_i0/clk_div_i0/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          4.622    
                         arrival time                          -4.149    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.473ns  (required time - arrival time)
  Source:                 rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            clk_gen_i0/clk_div_i0/cnt_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core_phys_opt
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_out2_clk_core_phys_opt rise@5.161ns - clk_out2_clk_core_phys_opt rise@0.000ns)
  Data Path Delay:        4.155ns  (logic 0.114ns (2.744%)  route 4.041ns (97.256%))
  Logic Levels:           0  
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.647ns = ( 4.513 - 5.161 ) 
    Source Clock Delay      (SCD):    -0.006ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.968ns (routing 1.078ns, distribution 1.890ns)
  Clock Net Delay (Destination): 2.502ns (routing 0.991ns, distribution 1.511ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.499     0.500 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.594    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.637 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.502    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.996    -3.494 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437    -3.057    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.974 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.968    -0.006    rst_gen_i0/reset_bridge_clk_tx_i0/clk_out2
    SLICE_X49Y78         FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.108 r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/Q
                         net (fo=124, routed)         4.041     4.149    clk_gen_i0/clk_div_i0/rst_clk_tx
    SLICE_X23Y200        FDRE                                         r  clk_gen_i0/clk_div_i0/cnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                      5.161     5.161 r  
    AG12                                              0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     5.162    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     5.340 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.399    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.431 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.209    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.645     1.564 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372     1.936    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.011 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.502     4.513    clk_gen_i0/clk_div_i0/clk_out2
    SLICE_X23Y200        FDRE                                         r  clk_gen_i0/clk_div_i0/cnt_reg[14]/C
                         clock pessimism              0.262     4.775    
                         clock uncertainty           -0.071     4.705    
    SLICE_X23Y200        FDRE (Setup_FFF_SLICEM_C_R)
                                                     -0.083     4.622    clk_gen_i0/clk_div_i0/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          4.622    
                         arrival time                          -4.149    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.473ns  (required time - arrival time)
  Source:                 rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            clk_gen_i0/clk_div_i0/cnt_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core_phys_opt
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_out2_clk_core_phys_opt rise@5.161ns - clk_out2_clk_core_phys_opt rise@0.000ns)
  Data Path Delay:        4.155ns  (logic 0.114ns (2.744%)  route 4.041ns (97.256%))
  Logic Levels:           0  
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.647ns = ( 4.513 - 5.161 ) 
    Source Clock Delay      (SCD):    -0.006ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.968ns (routing 1.078ns, distribution 1.890ns)
  Clock Net Delay (Destination): 2.502ns (routing 0.991ns, distribution 1.511ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.499     0.500 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.594    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.637 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.502    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.996    -3.494 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437    -3.057    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.974 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.968    -0.006    rst_gen_i0/reset_bridge_clk_tx_i0/clk_out2
    SLICE_X49Y78         FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.108 r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/Q
                         net (fo=124, routed)         4.041     4.149    clk_gen_i0/clk_div_i0/rst_clk_tx
    SLICE_X23Y200        FDRE                                         r  clk_gen_i0/clk_div_i0/cnt_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                      5.161     5.161 r  
    AG12                                              0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     5.162    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     5.340 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.399    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.431 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.209    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.645     1.564 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372     1.936    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.011 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.502     4.513    clk_gen_i0/clk_div_i0/clk_out2
    SLICE_X23Y200        FDRE                                         r  clk_gen_i0/clk_div_i0/cnt_reg[15]/C
                         clock pessimism              0.262     4.775    
                         clock uncertainty           -0.071     4.705    
    SLICE_X23Y200        FDRE (Setup_GFF_SLICEM_C_R)
                                                     -0.083     4.622    clk_gen_i0/clk_div_i0/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          4.622    
                         arrival time                          -4.149    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.478ns  (required time - arrival time)
  Source:                 rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            clk_gen_i0/clk_div_i0/en_clk_samp_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core_phys_opt
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_out2_clk_core_phys_opt rise@5.161ns - clk_out2_clk_core_phys_opt rise@0.000ns)
  Data Path Delay:        4.152ns  (logic 0.114ns (2.746%)  route 4.038ns (97.254%))
  Logic Levels:           0  
  Clock Path Skew:        -0.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.644ns = ( 4.516 - 5.161 ) 
    Source Clock Delay      (SCD):    -0.006ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.968ns (routing 1.078ns, distribution 1.890ns)
  Clock Net Delay (Destination): 2.505ns (routing 0.991ns, distribution 1.514ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.499     0.500 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.594    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.637 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.502    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.996    -3.494 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437    -3.057    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.974 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.968    -0.006    rst_gen_i0/reset_bridge_clk_tx_i0/clk_out2
    SLICE_X49Y78         FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.108 r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/Q
                         net (fo=124, routed)         4.038     4.146    clk_gen_i0/clk_div_i0/rst_clk_tx
    SLICE_X23Y198        FDSE                                         r  clk_gen_i0/clk_div_i0/en_clk_samp_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                      5.161     5.161 r  
    AG12                                              0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     5.162    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     5.340 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.399    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.431 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.209    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.645     1.564 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372     1.936    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.011 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.505     4.516    clk_gen_i0/clk_div_i0/clk_out2
    SLICE_X23Y198        FDSE                                         r  clk_gen_i0/clk_div_i0/en_clk_samp_reg/C
                         clock pessimism              0.262     4.778    
                         clock uncertainty           -0.071     4.708    
    SLICE_X23Y198        FDSE (Setup_DFF_SLICEM_C_S)
                                                     -0.084     4.624    clk_gen_i0/clk_div_i0/en_clk_samp_reg
  -------------------------------------------------------------------
                         required time                          4.624    
                         arrival time                          -4.146    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.484ns  (required time - arrival time)
  Source:                 rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            clk_gen_i0/clk_div_i0/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core_phys_opt
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_out2_clk_core_phys_opt rise@5.161ns - clk_out2_clk_core_phys_opt rise@0.000ns)
  Data Path Delay:        4.146ns  (logic 0.114ns (2.750%)  route 4.032ns (97.250%))
  Logic Levels:           0  
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.645ns = ( 4.515 - 5.161 ) 
    Source Clock Delay      (SCD):    -0.006ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.968ns (routing 1.078ns, distribution 1.890ns)
  Clock Net Delay (Destination): 2.504ns (routing 0.991ns, distribution 1.513ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.499     0.500 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.594    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.637 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.502    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.996    -3.494 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437    -3.057    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.974 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.968    -0.006    rst_gen_i0/reset_bridge_clk_tx_i0/clk_out2
    SLICE_X49Y78         FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.108 r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/Q
                         net (fo=124, routed)         4.032     4.140    clk_gen_i0/clk_div_i0/rst_clk_tx
    SLICE_X23Y198        FDRE                                         r  clk_gen_i0/clk_div_i0/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                      5.161     5.161 r  
    AG12                                              0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     5.162    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     5.340 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.399    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.431 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.209    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.645     1.564 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372     1.936    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.011 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.504     4.515    clk_gen_i0/clk_div_i0/clk_out2
    SLICE_X23Y198        FDRE                                         r  clk_gen_i0/clk_div_i0/cnt_reg[0]/C
                         clock pessimism              0.262     4.777    
                         clock uncertainty           -0.071     4.707    
    SLICE_X23Y198        FDRE (Setup_HFF2_SLICEM_C_R)
                                                     -0.083     4.624    clk_gen_i0/clk_div_i0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          4.624    
                         arrival time                          -4.140    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.599ns  (required time - arrival time)
  Source:                 rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            clk_gen_i0/clk_div_i0/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core_phys_opt
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_out2_clk_core_phys_opt rise@5.161ns - clk_out2_clk_core_phys_opt rise@0.000ns)
  Data Path Delay:        4.030ns  (logic 0.114ns (2.829%)  route 3.916ns (97.171%))
  Logic Levels:           0  
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.645ns = ( 4.515 - 5.161 ) 
    Source Clock Delay      (SCD):    -0.006ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.968ns (routing 1.078ns, distribution 1.890ns)
  Clock Net Delay (Destination): 2.504ns (routing 0.991ns, distribution 1.513ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.499     0.500 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.594    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.637 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.502    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.996    -3.494 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437    -3.057    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.974 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.968    -0.006    rst_gen_i0/reset_bridge_clk_tx_i0/clk_out2
    SLICE_X49Y78         FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.108 r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/Q
                         net (fo=124, routed)         3.916     4.024    clk_gen_i0/clk_div_i0/rst_clk_tx
    SLICE_X23Y199        FDRE                                         r  clk_gen_i0/clk_div_i0/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                      5.161     5.161 r  
    AG12                                              0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     5.162    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     5.340 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.399    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.431 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.209    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.645     1.564 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372     1.936    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.011 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.504     4.515    clk_gen_i0/clk_div_i0/clk_out2
    SLICE_X23Y199        FDRE                                         r  clk_gen_i0/clk_div_i0/cnt_reg[1]/C
                         clock pessimism              0.262     4.777    
                         clock uncertainty           -0.071     4.707    
    SLICE_X23Y199        FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.084     4.623    clk_gen_i0/clk_div_i0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          4.623    
                         arrival time                          -4.024    
  -------------------------------------------------------------------
                         slack                                  0.599    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 uart_tx_i0/uart_tx_ctl_i0/txd_tx_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            uart_tx_i0/uart_tx_ctl_i0/txd_tx_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core_phys_opt
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core_phys_opt rise@0.000ns - clk_out2_clk_core_phys_opt rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.064ns (55.652%)  route 0.051ns (44.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.236ns
    Source Clock Delay      (SCD):    -0.255ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Net Delay (Source):      1.367ns (routing 0.524ns, distribution 0.843ns)
  Clock Net Delay (Destination): 1.586ns (routing 0.584ns, distribution 1.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     0.180 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.207    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.222 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.627    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.443    -1.816 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167    -1.649    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.622 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         1.367    -0.255    uart_tx_i0/uart_tx_ctl_i0/clk_out2
    SLICE_X56Y81         FDRE                                         r  uart_tx_i0/uart_tx_ctl_i0/txd_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y81         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049    -0.206 r  uart_tx_i0/uart_tx_ctl_i0/txd_tx_reg/Q
                         net (fo=2, routed)           0.035    -0.171    uart_tx_i0/uart_tx_ctl_i0/txd_tx
    SLICE_X56Y81         LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.015    -0.156 r  uart_tx_i0/uart_tx_ctl_i0/txd_tx_i_1/O
                         net (fo=1, routed)           0.016    -0.140    uart_tx_i0/uart_tx_ctl_i0/txd_tx_i_1_n_0
    SLICE_X56Y81         FDRE                                         r  uart_tx_i0/uart_tx_ctl_i0/txd_tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.511     0.512 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.555    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.577 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.034    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.096    -2.062 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209    -1.853    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.822 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         1.586    -0.236    uart_tx_i0/uart_tx_ctl_i0/clk_out2
    SLICE_X56Y81         FDRE                                         r  uart_tx_i0/uart_tx_ctl_i0/txd_tx_reg/C
                         clock pessimism             -0.014    -0.250    
    SLICE_X56Y81         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056    -0.194    uart_tx_i0/uart_tx_ctl_i0/txd_tx_reg
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 dac_spi_i0/bit_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            dac_spi_i0/active_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core_phys_opt
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core_phys_opt rise@0.000ns - clk_out2_clk_core_phys_opt rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.064ns (41.290%)  route 0.091ns (58.710%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.217ns
    Source Clock Delay      (SCD):    -0.238ns
    Clock Pessimism Removal (CPR):    -0.022ns
  Clock Net Delay (Source):      1.384ns (routing 0.524ns, distribution 0.860ns)
  Clock Net Delay (Destination): 1.605ns (routing 0.584ns, distribution 1.021ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     0.180 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.207    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.222 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.627    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.443    -1.816 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167    -1.649    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.622 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         1.384    -0.238    dac_spi_i0/clk_out2
    SLICE_X60Y84         FDRE                                         r  dac_spi_i0/bit_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y84         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049    -0.189 r  dac_spi_i0/bit_cnt_reg[4]/Q
                         net (fo=5, routed)           0.075    -0.114    dac_spi_i0/bit_cnt_reg_n_0_[4]
    SLICE_X60Y83         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.015    -0.099 r  dac_spi_i0/active_i_1__0/O
                         net (fo=1, routed)           0.016    -0.083    dac_spi_i0/active_i_1__0_n_0
    SLICE_X60Y83         FDRE                                         r  dac_spi_i0/active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.511     0.512 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.555    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.577 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.034    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.096    -2.062 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209    -1.853    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.822 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         1.605    -0.217    dac_spi_i0/clk_out2
    SLICE_X60Y83         FDRE                                         r  dac_spi_i0/active_reg/C
                         clock pessimism              0.022    -0.195    
    SLICE_X60Y83         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056    -0.139    dac_spi_i0/active_reg
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 dac_spi_i0/bit_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            dac_spi_i0/bit_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core_phys_opt
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core_phys_opt rise@0.000ns - clk_out2_clk_core_phys_opt rise@0.000ns)
  Data Path Delay:        0.117ns  (logic 0.064ns (54.701%)  route 0.053ns (45.299%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.218ns
    Source Clock Delay      (SCD):    -0.238ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Net Delay (Source):      1.384ns (routing 0.524ns, distribution 0.860ns)
  Clock Net Delay (Destination): 1.604ns (routing 0.584ns, distribution 1.020ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     0.180 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.207    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.222 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.627    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.443    -1.816 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167    -1.649    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.622 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         1.384    -0.238    dac_spi_i0/clk_out2
    SLICE_X60Y84         FDRE                                         r  dac_spi_i0/bit_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y84         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049    -0.189 r  dac_spi_i0/bit_cnt_reg[4]/Q
                         net (fo=5, routed)           0.037    -0.152    dac_spi_i0/bit_cnt_reg_n_0_[4]
    SLICE_X60Y84         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.015    -0.137 r  dac_spi_i0/bit_cnt[4]_i_2/O
                         net (fo=1, routed)           0.016    -0.121    dac_spi_i0/bit_cnt[4]_i_2_n_0
    SLICE_X60Y84         FDRE                                         r  dac_spi_i0/bit_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.511     0.512 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.555    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.577 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.034    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.096    -2.062 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209    -1.853    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.822 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         1.604    -0.218    dac_spi_i0/clk_out2
    SLICE_X60Y84         FDRE                                         r  dac_spi_i0/bit_cnt_reg[4]/C
                         clock pessimism             -0.015    -0.233    
    SLICE_X60Y84         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056    -0.177    dac_spi_i0/bit_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.177    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 uart_tx_i0/uart_tx_ctl_i0/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            uart_tx_i0/uart_tx_ctl_i0/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core_phys_opt
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core_phys_opt rise@0.000ns - clk_out2_clk_core_phys_opt rise@0.000ns)
  Data Path Delay:        0.117ns  (logic 0.065ns (55.556%)  route 0.052ns (44.444%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.231ns
    Source Clock Delay      (SCD):    -0.250ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Net Delay (Source):      1.372ns (routing 0.524ns, distribution 0.848ns)
  Clock Net Delay (Destination): 1.591ns (routing 0.584ns, distribution 1.007ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     0.180 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.207    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.222 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.627    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.443    -1.816 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167    -1.649    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.622 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         1.372    -0.250    uart_tx_i0/uart_tx_ctl_i0/clk_out2
    SLICE_X57Y81         FDRE                                         r  uart_tx_i0/uart_tx_ctl_i0/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y81         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049    -0.201 r  uart_tx_i0/uart_tx_ctl_i0/state_reg[1]/Q
                         net (fo=6, routed)           0.037    -0.164    uart_tx_i0/uart_tx_ctl_i0/state_reg_n_0_[1]
    SLICE_X57Y81         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.016    -0.148 r  uart_tx_i0/uart_tx_ctl_i0/state[1]_i_1__0/O
                         net (fo=1, routed)           0.015    -0.133    uart_tx_i0/uart_tx_ctl_i0/state[1]_i_1__0_n_0
    SLICE_X57Y81         FDRE                                         r  uart_tx_i0/uart_tx_ctl_i0/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.511     0.512 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.555    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.577 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.034    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.096    -2.062 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209    -1.853    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.822 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         1.591    -0.231    uart_tx_i0/uart_tx_ctl_i0/clk_out2
    SLICE_X57Y81         FDRE                                         r  uart_tx_i0/uart_tx_ctl_i0/state_reg[1]/C
                         clock pessimism             -0.014    -0.245    
    SLICE_X57Y81         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.056    -0.189    uart_tx_i0/uart_tx_ctl_i0/state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.189    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 clk_gen_i0/clk_div_i0/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            clk_gen_i0/clk_div_i0/en_clk_samp_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core_phys_opt
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core_phys_opt rise@0.000ns - clk_out2_clk_core_phys_opt rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.103ns (65.190%)  route 0.055ns (34.810%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.384ns
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Net Delay (Source):      1.229ns (routing 0.524ns, distribution 0.705ns)
  Clock Net Delay (Destination): 1.438ns (routing 0.584ns, distribution 0.854ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     0.180 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.207    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.222 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.627    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.443    -1.816 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167    -1.649    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.622 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         1.229    -0.393    clk_gen_i0/clk_div_i0/clk_out2
    SLICE_X23Y199        FDRE                                         r  clk_gen_i0/clk_div_i0/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y199        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049    -0.344 f  clk_gen_i0/clk_div_i0/cnt_reg[1]/Q
                         net (fo=4, routed)           0.039    -0.305    clk_gen_i0/clk_div_i0/cnt_reg_n_0_[1]
    SLICE_X23Y198        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.054    -0.251 r  clk_gen_i0/clk_div_i0/en_clk_samp_i_1/O
                         net (fo=1, routed)           0.016    -0.235    clk_gen_i0/clk_div_i0/en_clk_samp_i_1_n_0
    SLICE_X23Y198        FDSE                                         r  clk_gen_i0/clk_div_i0/en_clk_samp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.511     0.512 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.555    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.577 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.034    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.096    -2.062 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209    -1.853    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.822 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         1.438    -0.384    clk_gen_i0/clk_div_i0/clk_out2
    SLICE_X23Y198        FDSE                                         r  clk_gen_i0/clk_div_i0/en_clk_samp_reg/C
                         clock pessimism              0.035    -0.350    
    SLICE_X23Y198        FDSE (Hold_DFF_SLICEM_C_D)
                                                      0.056    -0.294    clk_gen_i0/clk_div_i0/en_clk_samp_reg
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 samp_gen_i0/samp_gen_go_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            samp_gen_i0/samp_gen_go_hold_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core_phys_opt
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core_phys_opt rise@0.000ns - clk_out2_clk_core_phys_opt rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.064ns (53.333%)  route 0.056ns (46.667%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.266ns
    Source Clock Delay      (SCD):    -0.281ns
    Clock Pessimism Removal (CPR):    0.011ns
  Clock Net Delay (Source):      1.341ns (routing 0.524ns, distribution 0.817ns)
  Clock Net Delay (Destination): 1.556ns (routing 0.584ns, distribution 0.972ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     0.180 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.207    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.222 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.627    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.443    -1.816 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167    -1.649    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.622 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         1.341    -0.281    samp_gen_i0/clk_out2
    SLICE_X50Y89         FDRE                                         r  samp_gen_i0/samp_gen_go_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048    -0.233 r  samp_gen_i0/samp_gen_go_hold_reg/Q
                         net (fo=5, routed)           0.040    -0.193    samp_gen_i0/meta_harden_samp_gen_go_i0/samp_gen_go_hold_reg_0
    SLICE_X50Y89         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.016    -0.177 r  samp_gen_i0/meta_harden_samp_gen_go_i0/samp_gen_go_hold_i_1/O
                         net (fo=1, routed)           0.016    -0.161    samp_gen_i0/meta_harden_samp_gen_go_i0_n_2
    SLICE_X50Y89         FDRE                                         r  samp_gen_i0/samp_gen_go_hold_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.511     0.512 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.555    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.577 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.034    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.096    -2.062 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209    -1.853    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.822 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         1.556    -0.266    samp_gen_i0/clk_out2
    SLICE_X50Y89         FDRE                                         r  samp_gen_i0/samp_gen_go_hold_reg/C
                         clock pessimism             -0.011    -0.277    
    SLICE_X50Y89         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.056    -0.221    samp_gen_i0/samp_gen_go_hold_reg
  -------------------------------------------------------------------
                         required time                          0.221    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 uart_tx_i0/uart_baud_gen_tx_i0/internal_count_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            uart_tx_i0/uart_baud_gen_tx_i0/internal_count_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core_phys_opt
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core_phys_opt rise@0.000ns - clk_out2_clk_core_phys_opt rise@0.000ns)
  Data Path Delay:        0.121ns  (logic 0.064ns (52.893%)  route 0.057ns (47.107%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.230ns
    Source Clock Delay      (SCD):    -0.253ns
    Clock Pessimism Removal (CPR):    0.018ns
  Clock Net Delay (Source):      1.369ns (routing 0.524ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.592ns (routing 0.584ns, distribution 1.008ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     0.180 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.207    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.222 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.627    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.443    -1.816 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167    -1.649    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.622 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         1.369    -0.253    uart_tx_i0/uart_baud_gen_tx_i0/clk_out2
    SLICE_X56Y83         FDSE                                         r  uart_tx_i0/uart_baud_gen_tx_i0/internal_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y83         FDSE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049    -0.204 r  uart_tx_i0/uart_baud_gen_tx_i0/internal_count_reg[3]/Q
                         net (fo=5, routed)           0.042    -0.162    uart_tx_i0/uart_baud_gen_tx_i0/internal_count_reg[3]
    SLICE_X56Y83         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.015    -0.147 r  uart_tx_i0/uart_baud_gen_tx_i0/internal_count[5]_i_1__0/O
                         net (fo=1, routed)           0.015    -0.132    uart_tx_i0/uart_baud_gen_tx_i0/internal_count_m_1[5]
    SLICE_X56Y83         FDSE                                         r  uart_tx_i0/uart_baud_gen_tx_i0/internal_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.511     0.512 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.555    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.577 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.034    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.096    -2.062 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209    -1.853    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.822 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         1.592    -0.230    uart_tx_i0/uart_baud_gen_tx_i0/clk_out2
    SLICE_X56Y83         FDSE                                         r  uart_tx_i0/uart_baud_gen_tx_i0/internal_count_reg[5]/C
                         clock pessimism             -0.018    -0.248    
    SLICE_X56Y83         FDSE (Hold_BFF_SLICEL_C_D)
                                                      0.056    -0.192    uart_tx_i0/uart_baud_gen_tx_i0/internal_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.192    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 lb_ctl_i0/debouncer_i0/signal_out_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            lb_ctl_i0/debouncer_i0/signal_out_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core_phys_opt
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core_phys_opt rise@0.000ns - clk_out2_clk_core_phys_opt rise@0.000ns)
  Data Path Delay:        0.121ns  (logic 0.065ns (53.719%)  route 0.056ns (46.281%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.232ns
    Source Clock Delay      (SCD):    -0.246ns
    Clock Pessimism Removal (CPR):    0.009ns
  Clock Net Delay (Source):      1.376ns (routing 0.524ns, distribution 0.852ns)
  Clock Net Delay (Destination): 1.590ns (routing 0.584ns, distribution 1.006ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     0.180 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.207    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.222 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.627    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.443    -1.816 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167    -1.649    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.622 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         1.376    -0.246    lb_ctl_i0/debouncer_i0/clk_out2
    SLICE_X50Y45         FDRE                                         r  lb_ctl_i0/debouncer_i0/signal_out_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y45         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049    -0.197 r  lb_ctl_i0/debouncer_i0/signal_out_reg_reg/Q
                         net (fo=4, routed)           0.040    -0.157    lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/cnt_reg[0]_1
    SLICE_X50Y45         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.016    -0.141 r  lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_out_reg_i_1/O
                         net (fo=1, routed)           0.016    -0.125    lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0_n_1
    SLICE_X50Y45         FDRE                                         r  lb_ctl_i0/debouncer_i0/signal_out_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.511     0.512 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.555    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.577 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.034    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.096    -2.062 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209    -1.853    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.822 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         1.590    -0.232    lb_ctl_i0/debouncer_i0/clk_out2
    SLICE_X50Y45         FDRE                                         r  lb_ctl_i0/debouncer_i0/signal_out_reg_reg/C
                         clock pessimism             -0.009    -0.241    
    SLICE_X50Y45         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.056    -0.185    lb_ctl_i0/debouncer_i0/signal_out_reg_reg
  -------------------------------------------------------------------
                         required time                          0.185    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 dac_spi_i0/active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            dac_spi_i0/bit_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core_phys_opt
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core_phys_opt rise@0.000ns - clk_out2_clk_core_phys_opt rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.064ns (39.752%)  route 0.097ns (60.248%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.218ns
    Source Clock Delay      (SCD):    -0.237ns
    Clock Pessimism Removal (CPR):    -0.022ns
  Clock Net Delay (Source):      1.385ns (routing 0.524ns, distribution 0.861ns)
  Clock Net Delay (Destination): 1.604ns (routing 0.584ns, distribution 1.020ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     0.180 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.207    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.222 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.627    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.443    -1.816 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167    -1.649    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.622 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         1.385    -0.237    dac_spi_i0/clk_out2
    SLICE_X60Y83         FDRE                                         r  dac_spi_i0/active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049    -0.188 f  dac_spi_i0/active_reg/Q
                         net (fo=11, routed)          0.081    -0.107    dac_spi_i0/active_reg_0
    SLICE_X60Y84         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.015    -0.092 r  dac_spi_i0/bit_cnt[2]_i_1__1/O
                         net (fo=1, routed)           0.016    -0.076    dac_spi_i0/bit_cnt[2]_i_1__1_n_0
    SLICE_X60Y84         FDRE                                         r  dac_spi_i0/bit_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.511     0.512 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.555    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.577 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.034    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.096    -2.062 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209    -1.853    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.822 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         1.604    -0.218    dac_spi_i0/clk_out2
    SLICE_X60Y84         FDRE                                         r  dac_spi_i0/bit_cnt_reg[2]/C
                         clock pessimism              0.022    -0.196    
    SLICE_X60Y84         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056    -0.140    dac_spi_i0/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.140    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 dac_spi_i0/bit_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            dac_spi_i0/bit_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core_phys_opt
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core_phys_opt rise@0.000ns - clk_out2_clk_core_phys_opt rise@0.000ns)
  Data Path Delay:        0.124ns  (logic 0.063ns (50.806%)  route 0.061ns (49.194%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.220ns
    Source Clock Delay      (SCD):    -0.239ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Net Delay (Source):      1.383ns (routing 0.524ns, distribution 0.859ns)
  Clock Net Delay (Destination): 1.602ns (routing 0.584ns, distribution 1.018ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     0.180 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.207    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.222 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.627    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.443    -1.816 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167    -1.649    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.622 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         1.383    -0.239    dac_spi_i0/clk_out2
    SLICE_X60Y83         FDRE                                         r  dac_spi_i0/bit_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048    -0.191 r  dac_spi_i0/bit_cnt_reg[3]/Q
                         net (fo=7, routed)           0.045    -0.146    dac_spi_i0/bit_cnt_reg[3]_0
    SLICE_X60Y83         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015    -0.131 r  dac_spi_i0/bit_cnt[3]_i_1/O
                         net (fo=1, routed)           0.016    -0.115    dac_spi_i0/bit_cnt[3]_i_1_n_0
    SLICE_X60Y83         FDRE                                         r  dac_spi_i0/bit_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.511     0.512 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.555    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.577 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.034    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.096    -2.062 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209    -1.853    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.822 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         1.602    -0.220    dac_spi_i0/clk_out2
    SLICE_X60Y83         FDRE                                         r  dac_spi_i0/bit_cnt_reg[3]/C
                         clock pessimism             -0.015    -0.235    
    SLICE_X60Y83         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056    -0.179    dac_spi_i0/bit_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.064    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_core_phys_opt
Waveform(ns):       { 0.000 2.580 }
Period(ns):         5.161
Sources:            { clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     FIFO18E2/RDCLK      n/a            1.709         5.161       3.452      RAMB18_X6Y32          char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf18e2_inst.sngfifo18e2/RDCLK
Min Period        n/a     BUFGCE/I            n/a            1.379         5.161       3.782      BUFGCE_X0Y119         clk_gen_i0/BUFGCE_clk_samp_i0/I
Min Period        n/a     BUFGCE/I            n/a            1.379         5.161       3.782      BUFGCE_X1Y0           clk_gen_i0/clk_core_i0/inst/clkout2_buf/I
Min Period        n/a     OSERDESE3/CLKDIV    n/a            1.369         5.161       3.792      BITSLICE_RX_TX_X1Y39  dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst/CLKDIV
Min Period        n/a     MMCME3_ADV/CLKOUT1  n/a            1.071         5.161       4.090      MMCME3_ADV_X1Y0       clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            0.550         5.161       4.611      SLICE_X23Y198         clk_gen_i0/clk_div_i0/cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.550         5.161       4.611      SLICE_X23Y200         clk_gen_i0/clk_div_i0/cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            0.550         5.161       4.611      SLICE_X23Y200         clk_gen_i0/clk_div_i0/cnt_reg[11]/C
Min Period        n/a     FDRE/C              n/a            0.550         5.161       4.611      SLICE_X23Y200         clk_gen_i0/clk_div_i0/cnt_reg[12]/C
Min Period        n/a     FDRE/C              n/a            0.550         5.161       4.611      SLICE_X23Y200         clk_gen_i0/clk_div_i0/cnt_reg[13]/C
Low Pulse Width   Slow    FIFO18E2/RDCLK      n/a            0.854         2.580       1.726      RAMB18_X6Y32          char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf18e2_inst.sngfifo18e2/RDCLK
Low Pulse Width   Fast    FIFO18E2/RDCLK      n/a            0.854         2.580       1.726      RAMB18_X6Y32          char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf18e2_inst.sngfifo18e2/RDCLK
Low Pulse Width   Slow    OSERDESE3/CLKDIV    n/a            0.616         2.580       1.964      BITSLICE_RX_TX_X1Y39  dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst/CLKDIV
Low Pulse Width   Fast    OSERDESE3/CLKDIV    n/a            0.616         2.580       1.964      BITSLICE_RX_TX_X1Y39  dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst/CLKDIV
Low Pulse Width   Slow    FDRE/C              n/a            0.275         2.580       2.305      SLICE_X23Y198         clk_gen_i0/clk_div_i0/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         2.580       2.305      SLICE_X23Y198         clk_gen_i0/clk_div_i0/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         2.580       2.305      SLICE_X23Y200         clk_gen_i0/clk_div_i0/cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         2.580       2.305      SLICE_X23Y200         clk_gen_i0/clk_div_i0/cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         2.580       2.305      SLICE_X23Y200         clk_gen_i0/clk_div_i0/cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         2.580       2.305      SLICE_X23Y200         clk_gen_i0/clk_div_i0/cnt_reg[11]/C
High Pulse Width  Slow    FIFO18E2/RDCLK      n/a            0.854         2.580       1.726      RAMB18_X6Y32          char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf18e2_inst.sngfifo18e2/RDCLK
High Pulse Width  Fast    FIFO18E2/RDCLK      n/a            0.854         2.580       1.726      RAMB18_X6Y32          char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf18e2_inst.sngfifo18e2/RDCLK
High Pulse Width  Slow    OSERDESE3/CLKDIV    n/a            0.616         2.580       1.964      BITSLICE_RX_TX_X1Y39  dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst/CLKDIV
High Pulse Width  Fast    OSERDESE3/CLKDIV    n/a            0.616         2.580       1.964      BITSLICE_RX_TX_X1Y39  dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst/CLKDIV
High Pulse Width  Slow    FDRE/C              n/a            0.275         2.580       2.305      SLICE_X23Y198         clk_gen_i0/clk_div_i0/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         2.580       2.305      SLICE_X23Y198         clk_gen_i0/clk_div_i0/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         2.580       2.305      SLICE_X23Y200         clk_gen_i0/clk_div_i0/cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         2.580       2.305      SLICE_X23Y200         clk_gen_i0/clk_div_i0/cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         2.580       2.305      SLICE_X23Y200         clk_gen_i0/clk_div_i0/cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         2.580       2.305      SLICE_X23Y200         clk_gen_i0/clk_div_i0/cnt_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_samp
  To Clock:  clk_samp

Setup :            0  Failing Endpoints,  Worst Slack        1.573ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       81.718ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.573ns  (required time - arrival time)
  Source:                 rst_gen_i0/reset_bridge_clk_samp_i0/rst_meta_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.415ns  (logic 0.116ns (27.952%)  route 0.299ns (72.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    2.749ns
    Clock Pessimism Removal (CPR):    0.728ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.242ns (routing 1.938ns, distribution 1.304ns)
  Clock Net Delay (Destination): 2.916ns (routing 1.781ns, distribution 1.135ns)
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.499     0.500 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.594    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.637 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.502    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.996    -3.494 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437    -3.057    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.974 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         2.398    -0.576    clk_gen_i0/clk_out2
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -0.493 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          3.242     2.749    rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst_reg_0
    SLICE_X51Y75         FDPE                                         r  rst_gen_i0/reset_bridge_clk_samp_i0/rst_meta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y75         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.865 r  rst_gen_i0/reset_bridge_clk_samp_i0/rst_meta_reg/Q
                         net (fo=1, routed)           0.299     3.164    rst_gen_i0/reset_bridge_clk_samp_i0/rst_meta_reg_n_0
    SLICE_X51Y75         FDPE                                         r  rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    AG12                                              0.000     2.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     2.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     2.180 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     2.239    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     2.271 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     3.049    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.645    -1.596 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    -1.224    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -1.149 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         2.178     1.029    clk_gen_i0/clk_out2
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.104 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          2.916     4.020    rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst_reg_0
    SLICE_X51Y75         FDPE                                         r  rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst_reg/C
                         clock pessimism              0.728     4.748    
                         clock uncertainty           -0.071     4.677    
    SLICE_X51Y75         FDPE (Setup_EFF_SLICEL_C_D)
                                                      0.060     4.737    rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst_reg
  -------------------------------------------------------------------
                         required time                          4.737    
                         arrival time                          -3.164    
  -------------------------------------------------------------------
                         slack                                  1.573    

Slack (MET) :             157.630ns  (required time - arrival time)
  Source:                 samp_gen_i0/samp_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            samp_gen_i0/samp_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            165.145ns  (clk_samp rise@165.145ns - clk_samp rise@0.000ns)
  Data Path Delay:        7.238ns  (logic 0.757ns (10.459%)  route 6.481ns (89.541%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.014ns = ( 167.158 - 165.145 ) 
    Source Clock Delay      (SCD):    2.739ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.232ns (routing 1.938ns, distribution 1.294ns)
  Clock Net Delay (Destination): 2.910ns (routing 1.781ns, distribution 1.129ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.499     0.500 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.594    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.637 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.502    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.996    -3.494 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437    -3.057    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.974 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         2.398    -0.576    clk_gen_i0/clk_out2
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -0.493 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          3.232     2.739    samp_gen_i0/CLK
    SLICE_X49Y88         FDRE                                         r  samp_gen_i0/samp_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y88         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     2.853 r  samp_gen_i0/samp_cnt_reg[1]/Q
                         net (fo=8, routed)           0.431     3.284    clkx_nsamp_i0/Q[1]
    SLICE_X51Y87         LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.175     3.459 f  clkx_nsamp_i0/doing_read_i_14/O
                         net (fo=1, routed)           0.756     4.215    clkx_nsamp_i0/doing_read_i_14_n_0
    SLICE_X51Y87         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.132     4.347 f  clkx_nsamp_i0/doing_read_i_10/O
                         net (fo=1, routed)           0.506     4.853    clkx_nsamp_i0/doing_read_i_10_n_0
    SLICE_X50Y87         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.193     5.046 f  clkx_nsamp_i0/doing_read_i_6/O
                         net (fo=1, routed)           0.927     5.973    clkx_nsamp_i0/doing_read_i_6_n_0
    SLICE_X51Y87         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072     6.045 r  clkx_nsamp_i0/doing_read_i_3/O
                         net (fo=5, routed)           1.176     7.221    samp_gen_i0/meta_harden_samp_gen_go_i0/samp_cnt_done__19
    SLICE_X50Y89         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.071     7.292 r  samp_gen_i0/meta_harden_samp_gen_go_i0/samp_cnt[9]_i_1/O
                         net (fo=10, routed)          2.685     9.977    samp_gen_i0/meta_harden_samp_gen_go_i0_n_4
    SLICE_X50Y87         FDRE                                         r  samp_gen_i0/samp_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    165.145   165.145 r  
    AG12                                              0.000   165.145 r  clk_pin_p (IN)
                         net (fo=0)                   0.001   165.146    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179   165.324 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059   165.383    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032   165.415 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778   166.193    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.645   161.548 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372   161.920    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   161.995 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         2.178   164.173    clk_gen_i0/clk_out2
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   164.248 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          2.910   167.158    samp_gen_i0/CLK
    SLICE_X50Y87         FDRE                                         r  samp_gen_i0/samp_cnt_reg[6]/C
                         clock pessimism              0.603   167.761    
                         clock uncertainty           -0.071   167.690    
    SLICE_X50Y87         FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.084   167.606    samp_gen_i0/samp_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                        167.606    
                         arrival time                          -9.977    
  -------------------------------------------------------------------
                         slack                                157.630    

Slack (MET) :             157.630ns  (required time - arrival time)
  Source:                 samp_gen_i0/samp_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            samp_gen_i0/samp_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            165.145ns  (clk_samp rise@165.145ns - clk_samp rise@0.000ns)
  Data Path Delay:        7.238ns  (logic 0.757ns (10.459%)  route 6.481ns (89.541%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.014ns = ( 167.158 - 165.145 ) 
    Source Clock Delay      (SCD):    2.739ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.232ns (routing 1.938ns, distribution 1.294ns)
  Clock Net Delay (Destination): 2.910ns (routing 1.781ns, distribution 1.129ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.499     0.500 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.594    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.637 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.502    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.996    -3.494 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437    -3.057    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.974 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         2.398    -0.576    clk_gen_i0/clk_out2
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -0.493 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          3.232     2.739    samp_gen_i0/CLK
    SLICE_X49Y88         FDRE                                         r  samp_gen_i0/samp_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y88         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     2.853 r  samp_gen_i0/samp_cnt_reg[1]/Q
                         net (fo=8, routed)           0.431     3.284    clkx_nsamp_i0/Q[1]
    SLICE_X51Y87         LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.175     3.459 f  clkx_nsamp_i0/doing_read_i_14/O
                         net (fo=1, routed)           0.756     4.215    clkx_nsamp_i0/doing_read_i_14_n_0
    SLICE_X51Y87         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.132     4.347 f  clkx_nsamp_i0/doing_read_i_10/O
                         net (fo=1, routed)           0.506     4.853    clkx_nsamp_i0/doing_read_i_10_n_0
    SLICE_X50Y87         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.193     5.046 f  clkx_nsamp_i0/doing_read_i_6/O
                         net (fo=1, routed)           0.927     5.973    clkx_nsamp_i0/doing_read_i_6_n_0
    SLICE_X51Y87         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072     6.045 r  clkx_nsamp_i0/doing_read_i_3/O
                         net (fo=5, routed)           1.176     7.221    samp_gen_i0/meta_harden_samp_gen_go_i0/samp_cnt_done__19
    SLICE_X50Y89         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.071     7.292 r  samp_gen_i0/meta_harden_samp_gen_go_i0/samp_cnt[9]_i_1/O
                         net (fo=10, routed)          2.685     9.977    samp_gen_i0/meta_harden_samp_gen_go_i0_n_4
    SLICE_X50Y87         FDRE                                         r  samp_gen_i0/samp_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    165.145   165.145 r  
    AG12                                              0.000   165.145 r  clk_pin_p (IN)
                         net (fo=0)                   0.001   165.146    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179   165.324 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059   165.383    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032   165.415 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778   166.193    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.645   161.548 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372   161.920    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   161.995 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         2.178   164.173    clk_gen_i0/clk_out2
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   164.248 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          2.910   167.158    samp_gen_i0/CLK
    SLICE_X50Y87         FDRE                                         r  samp_gen_i0/samp_cnt_reg[8]/C
                         clock pessimism              0.603   167.761    
                         clock uncertainty           -0.071   167.690    
    SLICE_X50Y87         FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.084   167.606    samp_gen_i0/samp_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                        167.606    
                         arrival time                          -9.977    
  -------------------------------------------------------------------
                         slack                                157.630    

Slack (MET) :             157.632ns  (required time - arrival time)
  Source:                 samp_gen_i0/samp_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            samp_gen_i0/samp_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            165.145ns  (clk_samp rise@165.145ns - clk_samp rise@0.000ns)
  Data Path Delay:        7.238ns  (logic 0.757ns (10.459%)  route 6.481ns (89.541%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.014ns = ( 167.158 - 165.145 ) 
    Source Clock Delay      (SCD):    2.739ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.232ns (routing 1.938ns, distribution 1.294ns)
  Clock Net Delay (Destination): 2.910ns (routing 1.781ns, distribution 1.129ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.499     0.500 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.594    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.637 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.502    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.996    -3.494 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437    -3.057    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.974 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         2.398    -0.576    clk_gen_i0/clk_out2
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -0.493 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          3.232     2.739    samp_gen_i0/CLK
    SLICE_X49Y88         FDRE                                         r  samp_gen_i0/samp_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y88         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     2.853 r  samp_gen_i0/samp_cnt_reg[1]/Q
                         net (fo=8, routed)           0.431     3.284    clkx_nsamp_i0/Q[1]
    SLICE_X51Y87         LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.175     3.459 f  clkx_nsamp_i0/doing_read_i_14/O
                         net (fo=1, routed)           0.756     4.215    clkx_nsamp_i0/doing_read_i_14_n_0
    SLICE_X51Y87         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.132     4.347 f  clkx_nsamp_i0/doing_read_i_10/O
                         net (fo=1, routed)           0.506     4.853    clkx_nsamp_i0/doing_read_i_10_n_0
    SLICE_X50Y87         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.193     5.046 f  clkx_nsamp_i0/doing_read_i_6/O
                         net (fo=1, routed)           0.927     5.973    clkx_nsamp_i0/doing_read_i_6_n_0
    SLICE_X51Y87         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072     6.045 r  clkx_nsamp_i0/doing_read_i_3/O
                         net (fo=5, routed)           1.176     7.221    samp_gen_i0/meta_harden_samp_gen_go_i0/samp_cnt_done__19
    SLICE_X50Y89         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.071     7.292 r  samp_gen_i0/meta_harden_samp_gen_go_i0/samp_cnt[9]_i_1/O
                         net (fo=10, routed)          2.685     9.977    samp_gen_i0/meta_harden_samp_gen_go_i0_n_4
    SLICE_X50Y87         FDRE                                         r  samp_gen_i0/samp_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    165.145   165.145 r  
    AG12                                              0.000   165.145 r  clk_pin_p (IN)
                         net (fo=0)                   0.001   165.146    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179   165.324 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059   165.383    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032   165.415 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778   166.193    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.645   161.548 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372   161.920    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   161.995 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         2.178   164.173    clk_gen_i0/clk_out2
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   164.248 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          2.910   167.158    samp_gen_i0/CLK
    SLICE_X50Y87         FDRE                                         r  samp_gen_i0/samp_cnt_reg[7]/C
                         clock pessimism              0.603   167.761    
                         clock uncertainty           -0.071   167.690    
    SLICE_X50Y87         FDRE (Setup_DFF2_SLICEM_C_R)
                                                     -0.082   167.608    samp_gen_i0/samp_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                        167.608    
                         arrival time                          -9.977    
  -------------------------------------------------------------------
                         slack                                157.632    

Slack (MET) :             157.632ns  (required time - arrival time)
  Source:                 samp_gen_i0/samp_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            samp_gen_i0/samp_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            165.145ns  (clk_samp rise@165.145ns - clk_samp rise@0.000ns)
  Data Path Delay:        7.238ns  (logic 0.757ns (10.459%)  route 6.481ns (89.541%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.014ns = ( 167.158 - 165.145 ) 
    Source Clock Delay      (SCD):    2.739ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.232ns (routing 1.938ns, distribution 1.294ns)
  Clock Net Delay (Destination): 2.910ns (routing 1.781ns, distribution 1.129ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.499     0.500 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.594    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.637 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.502    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.996    -3.494 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437    -3.057    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.974 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         2.398    -0.576    clk_gen_i0/clk_out2
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -0.493 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          3.232     2.739    samp_gen_i0/CLK
    SLICE_X49Y88         FDRE                                         r  samp_gen_i0/samp_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y88         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     2.853 r  samp_gen_i0/samp_cnt_reg[1]/Q
                         net (fo=8, routed)           0.431     3.284    clkx_nsamp_i0/Q[1]
    SLICE_X51Y87         LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.175     3.459 f  clkx_nsamp_i0/doing_read_i_14/O
                         net (fo=1, routed)           0.756     4.215    clkx_nsamp_i0/doing_read_i_14_n_0
    SLICE_X51Y87         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.132     4.347 f  clkx_nsamp_i0/doing_read_i_10/O
                         net (fo=1, routed)           0.506     4.853    clkx_nsamp_i0/doing_read_i_10_n_0
    SLICE_X50Y87         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.193     5.046 f  clkx_nsamp_i0/doing_read_i_6/O
                         net (fo=1, routed)           0.927     5.973    clkx_nsamp_i0/doing_read_i_6_n_0
    SLICE_X51Y87         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072     6.045 r  clkx_nsamp_i0/doing_read_i_3/O
                         net (fo=5, routed)           1.176     7.221    samp_gen_i0/meta_harden_samp_gen_go_i0/samp_cnt_done__19
    SLICE_X50Y89         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.071     7.292 r  samp_gen_i0/meta_harden_samp_gen_go_i0/samp_cnt[9]_i_1/O
                         net (fo=10, routed)          2.685     9.977    samp_gen_i0/meta_harden_samp_gen_go_i0_n_4
    SLICE_X50Y87         FDRE                                         r  samp_gen_i0/samp_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    165.145   165.145 r  
    AG12                                              0.000   165.145 r  clk_pin_p (IN)
                         net (fo=0)                   0.001   165.146    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179   165.324 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059   165.383    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032   165.415 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778   166.193    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.645   161.548 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372   161.920    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   161.995 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         2.178   164.173    clk_gen_i0/clk_out2
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   164.248 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          2.910   167.158    samp_gen_i0/CLK
    SLICE_X50Y87         FDRE                                         r  samp_gen_i0/samp_cnt_reg[9]/C
                         clock pessimism              0.603   167.761    
                         clock uncertainty           -0.071   167.690    
    SLICE_X50Y87         FDRE (Setup_CFF2_SLICEM_C_R)
                                                     -0.082   167.608    samp_gen_i0/samp_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                        167.608    
                         arrival time                          -9.977    
  -------------------------------------------------------------------
                         slack                                157.632    

Slack (MET) :             157.800ns  (required time - arrival time)
  Source:                 samp_gen_i0/samp_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            samp_gen_i0/samp_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            165.145ns  (clk_samp rise@165.145ns - clk_samp rise@0.000ns)
  Data Path Delay:        7.187ns  (logic 0.757ns (10.533%)  route 6.430ns (89.467%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.009ns = ( 167.153 - 165.145 ) 
    Source Clock Delay      (SCD):    2.739ns
    Clock Pessimism Removal (CPR):    0.727ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.232ns (routing 1.938ns, distribution 1.294ns)
  Clock Net Delay (Destination): 2.905ns (routing 1.781ns, distribution 1.124ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.499     0.500 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.594    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.637 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.502    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.996    -3.494 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437    -3.057    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.974 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         2.398    -0.576    clk_gen_i0/clk_out2
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -0.493 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          3.232     2.739    samp_gen_i0/CLK
    SLICE_X49Y88         FDRE                                         r  samp_gen_i0/samp_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y88         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     2.853 r  samp_gen_i0/samp_cnt_reg[1]/Q
                         net (fo=8, routed)           0.431     3.284    clkx_nsamp_i0/Q[1]
    SLICE_X51Y87         LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.175     3.459 f  clkx_nsamp_i0/doing_read_i_14/O
                         net (fo=1, routed)           0.756     4.215    clkx_nsamp_i0/doing_read_i_14_n_0
    SLICE_X51Y87         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.132     4.347 f  clkx_nsamp_i0/doing_read_i_10/O
                         net (fo=1, routed)           0.506     4.853    clkx_nsamp_i0/doing_read_i_10_n_0
    SLICE_X50Y87         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.193     5.046 f  clkx_nsamp_i0/doing_read_i_6/O
                         net (fo=1, routed)           0.927     5.973    clkx_nsamp_i0/doing_read_i_6_n_0
    SLICE_X51Y87         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072     6.045 r  clkx_nsamp_i0/doing_read_i_3/O
                         net (fo=5, routed)           1.176     7.221    samp_gen_i0/meta_harden_samp_gen_go_i0/samp_cnt_done__19
    SLICE_X50Y89         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.071     7.292 r  samp_gen_i0/meta_harden_samp_gen_go_i0/samp_cnt[9]_i_1/O
                         net (fo=10, routed)          2.634     9.926    samp_gen_i0/meta_harden_samp_gen_go_i0_n_4
    SLICE_X49Y88         FDRE                                         r  samp_gen_i0/samp_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    165.145   165.145 r  
    AG12                                              0.000   165.145 r  clk_pin_p (IN)
                         net (fo=0)                   0.001   165.146    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179   165.324 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059   165.383    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032   165.415 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778   166.193    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.645   161.548 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372   161.920    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   161.995 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         2.178   164.173    clk_gen_i0/clk_out2
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   164.248 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          2.905   167.153    samp_gen_i0/CLK
    SLICE_X49Y88         FDRE                                         r  samp_gen_i0/samp_cnt_reg[1]/C
                         clock pessimism              0.727   167.880    
                         clock uncertainty           -0.071   167.810    
    SLICE_X49Y88         FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.084   167.726    samp_gen_i0/samp_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                        167.726    
                         arrival time                          -9.926    
  -------------------------------------------------------------------
                         slack                                157.800    

Slack (MET) :             157.800ns  (required time - arrival time)
  Source:                 samp_gen_i0/samp_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            samp_gen_i0/samp_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            165.145ns  (clk_samp rise@165.145ns - clk_samp rise@0.000ns)
  Data Path Delay:        7.187ns  (logic 0.757ns (10.533%)  route 6.430ns (89.467%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.009ns = ( 167.153 - 165.145 ) 
    Source Clock Delay      (SCD):    2.739ns
    Clock Pessimism Removal (CPR):    0.727ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.232ns (routing 1.938ns, distribution 1.294ns)
  Clock Net Delay (Destination): 2.905ns (routing 1.781ns, distribution 1.124ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.499     0.500 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.594    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.637 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.502    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.996    -3.494 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437    -3.057    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.974 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         2.398    -0.576    clk_gen_i0/clk_out2
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -0.493 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          3.232     2.739    samp_gen_i0/CLK
    SLICE_X49Y88         FDRE                                         r  samp_gen_i0/samp_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y88         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     2.853 r  samp_gen_i0/samp_cnt_reg[1]/Q
                         net (fo=8, routed)           0.431     3.284    clkx_nsamp_i0/Q[1]
    SLICE_X51Y87         LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.175     3.459 f  clkx_nsamp_i0/doing_read_i_14/O
                         net (fo=1, routed)           0.756     4.215    clkx_nsamp_i0/doing_read_i_14_n_0
    SLICE_X51Y87         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.132     4.347 f  clkx_nsamp_i0/doing_read_i_10/O
                         net (fo=1, routed)           0.506     4.853    clkx_nsamp_i0/doing_read_i_10_n_0
    SLICE_X50Y87         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.193     5.046 f  clkx_nsamp_i0/doing_read_i_6/O
                         net (fo=1, routed)           0.927     5.973    clkx_nsamp_i0/doing_read_i_6_n_0
    SLICE_X51Y87         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072     6.045 r  clkx_nsamp_i0/doing_read_i_3/O
                         net (fo=5, routed)           1.176     7.221    samp_gen_i0/meta_harden_samp_gen_go_i0/samp_cnt_done__19
    SLICE_X50Y89         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.071     7.292 r  samp_gen_i0/meta_harden_samp_gen_go_i0/samp_cnt[9]_i_1/O
                         net (fo=10, routed)          2.634     9.926    samp_gen_i0/meta_harden_samp_gen_go_i0_n_4
    SLICE_X49Y88         FDRE                                         r  samp_gen_i0/samp_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    165.145   165.145 r  
    AG12                                              0.000   165.145 r  clk_pin_p (IN)
                         net (fo=0)                   0.001   165.146    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179   165.324 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059   165.383    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032   165.415 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778   166.193    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.645   161.548 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372   161.920    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   161.995 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         2.178   164.173    clk_gen_i0/clk_out2
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   164.248 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          2.905   167.153    samp_gen_i0/CLK
    SLICE_X49Y88         FDRE                                         r  samp_gen_i0/samp_cnt_reg[3]/C
                         clock pessimism              0.727   167.880    
                         clock uncertainty           -0.071   167.810    
    SLICE_X49Y88         FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.084   167.726    samp_gen_i0/samp_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                        167.726    
                         arrival time                          -9.926    
  -------------------------------------------------------------------
                         slack                                157.800    

Slack (MET) :             157.800ns  (required time - arrival time)
  Source:                 samp_gen_i0/samp_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            samp_gen_i0/samp_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            165.145ns  (clk_samp rise@165.145ns - clk_samp rise@0.000ns)
  Data Path Delay:        7.187ns  (logic 0.757ns (10.533%)  route 6.430ns (89.467%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.009ns = ( 167.153 - 165.145 ) 
    Source Clock Delay      (SCD):    2.739ns
    Clock Pessimism Removal (CPR):    0.727ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.232ns (routing 1.938ns, distribution 1.294ns)
  Clock Net Delay (Destination): 2.905ns (routing 1.781ns, distribution 1.124ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.499     0.500 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.594    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.637 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.502    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.996    -3.494 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437    -3.057    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.974 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         2.398    -0.576    clk_gen_i0/clk_out2
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -0.493 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          3.232     2.739    samp_gen_i0/CLK
    SLICE_X49Y88         FDRE                                         r  samp_gen_i0/samp_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y88         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     2.853 r  samp_gen_i0/samp_cnt_reg[1]/Q
                         net (fo=8, routed)           0.431     3.284    clkx_nsamp_i0/Q[1]
    SLICE_X51Y87         LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.175     3.459 f  clkx_nsamp_i0/doing_read_i_14/O
                         net (fo=1, routed)           0.756     4.215    clkx_nsamp_i0/doing_read_i_14_n_0
    SLICE_X51Y87         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.132     4.347 f  clkx_nsamp_i0/doing_read_i_10/O
                         net (fo=1, routed)           0.506     4.853    clkx_nsamp_i0/doing_read_i_10_n_0
    SLICE_X50Y87         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.193     5.046 f  clkx_nsamp_i0/doing_read_i_6/O
                         net (fo=1, routed)           0.927     5.973    clkx_nsamp_i0/doing_read_i_6_n_0
    SLICE_X51Y87         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072     6.045 r  clkx_nsamp_i0/doing_read_i_3/O
                         net (fo=5, routed)           1.176     7.221    samp_gen_i0/meta_harden_samp_gen_go_i0/samp_cnt_done__19
    SLICE_X50Y89         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.071     7.292 r  samp_gen_i0/meta_harden_samp_gen_go_i0/samp_cnt[9]_i_1/O
                         net (fo=10, routed)          2.634     9.926    samp_gen_i0/meta_harden_samp_gen_go_i0_n_4
    SLICE_X49Y88         FDRE                                         r  samp_gen_i0/samp_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    165.145   165.145 r  
    AG12                                              0.000   165.145 r  clk_pin_p (IN)
                         net (fo=0)                   0.001   165.146    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179   165.324 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059   165.383    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032   165.415 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778   166.193    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.645   161.548 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372   161.920    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   161.995 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         2.178   164.173    clk_gen_i0/clk_out2
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   164.248 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          2.905   167.153    samp_gen_i0/CLK
    SLICE_X49Y88         FDRE                                         r  samp_gen_i0/samp_cnt_reg[5]/C
                         clock pessimism              0.727   167.880    
                         clock uncertainty           -0.071   167.810    
    SLICE_X49Y88         FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.084   167.726    samp_gen_i0/samp_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                        167.726    
                         arrival time                          -9.926    
  -------------------------------------------------------------------
                         slack                                157.800    

Slack (MET) :             157.802ns  (required time - arrival time)
  Source:                 samp_gen_i0/samp_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            samp_gen_i0/samp_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            165.145ns  (clk_samp rise@165.145ns - clk_samp rise@0.000ns)
  Data Path Delay:        7.187ns  (logic 0.757ns (10.533%)  route 6.430ns (89.467%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.009ns = ( 167.153 - 165.145 ) 
    Source Clock Delay      (SCD):    2.739ns
    Clock Pessimism Removal (CPR):    0.727ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.232ns (routing 1.938ns, distribution 1.294ns)
  Clock Net Delay (Destination): 2.905ns (routing 1.781ns, distribution 1.124ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.499     0.500 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.594    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.637 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.502    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.996    -3.494 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437    -3.057    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.974 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         2.398    -0.576    clk_gen_i0/clk_out2
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -0.493 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          3.232     2.739    samp_gen_i0/CLK
    SLICE_X49Y88         FDRE                                         r  samp_gen_i0/samp_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y88         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     2.853 r  samp_gen_i0/samp_cnt_reg[1]/Q
                         net (fo=8, routed)           0.431     3.284    clkx_nsamp_i0/Q[1]
    SLICE_X51Y87         LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.175     3.459 f  clkx_nsamp_i0/doing_read_i_14/O
                         net (fo=1, routed)           0.756     4.215    clkx_nsamp_i0/doing_read_i_14_n_0
    SLICE_X51Y87         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.132     4.347 f  clkx_nsamp_i0/doing_read_i_10/O
                         net (fo=1, routed)           0.506     4.853    clkx_nsamp_i0/doing_read_i_10_n_0
    SLICE_X50Y87         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.193     5.046 f  clkx_nsamp_i0/doing_read_i_6/O
                         net (fo=1, routed)           0.927     5.973    clkx_nsamp_i0/doing_read_i_6_n_0
    SLICE_X51Y87         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072     6.045 r  clkx_nsamp_i0/doing_read_i_3/O
                         net (fo=5, routed)           1.176     7.221    samp_gen_i0/meta_harden_samp_gen_go_i0/samp_cnt_done__19
    SLICE_X50Y89         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.071     7.292 r  samp_gen_i0/meta_harden_samp_gen_go_i0/samp_cnt[9]_i_1/O
                         net (fo=10, routed)          2.634     9.926    samp_gen_i0/meta_harden_samp_gen_go_i0_n_4
    SLICE_X49Y88         FDRE                                         r  samp_gen_i0/samp_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    165.145   165.145 r  
    AG12                                              0.000   165.145 r  clk_pin_p (IN)
                         net (fo=0)                   0.001   165.146    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179   165.324 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059   165.383    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032   165.415 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778   166.193    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.645   161.548 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372   161.920    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   161.995 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         2.178   164.173    clk_gen_i0/clk_out2
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   164.248 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          2.905   167.153    samp_gen_i0/CLK
    SLICE_X49Y88         FDRE                                         r  samp_gen_i0/samp_cnt_reg[0]/C
                         clock pessimism              0.727   167.880    
                         clock uncertainty           -0.071   167.810    
    SLICE_X49Y88         FDRE (Setup_BFF2_SLICEL_C_R)
                                                     -0.082   167.728    samp_gen_i0/samp_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                        167.728    
                         arrival time                          -9.926    
  -------------------------------------------------------------------
                         slack                                157.802    

Slack (MET) :             157.802ns  (required time - arrival time)
  Source:                 samp_gen_i0/samp_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            samp_gen_i0/samp_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            165.145ns  (clk_samp rise@165.145ns - clk_samp rise@0.000ns)
  Data Path Delay:        7.187ns  (logic 0.757ns (10.533%)  route 6.430ns (89.467%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.009ns = ( 167.153 - 165.145 ) 
    Source Clock Delay      (SCD):    2.739ns
    Clock Pessimism Removal (CPR):    0.727ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.232ns (routing 1.938ns, distribution 1.294ns)
  Clock Net Delay (Destination): 2.905ns (routing 1.781ns, distribution 1.124ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.499     0.500 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.594    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.637 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.502    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.996    -3.494 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437    -3.057    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.974 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         2.398    -0.576    clk_gen_i0/clk_out2
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -0.493 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          3.232     2.739    samp_gen_i0/CLK
    SLICE_X49Y88         FDRE                                         r  samp_gen_i0/samp_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y88         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     2.853 r  samp_gen_i0/samp_cnt_reg[1]/Q
                         net (fo=8, routed)           0.431     3.284    clkx_nsamp_i0/Q[1]
    SLICE_X51Y87         LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.175     3.459 f  clkx_nsamp_i0/doing_read_i_14/O
                         net (fo=1, routed)           0.756     4.215    clkx_nsamp_i0/doing_read_i_14_n_0
    SLICE_X51Y87         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.132     4.347 f  clkx_nsamp_i0/doing_read_i_10/O
                         net (fo=1, routed)           0.506     4.853    clkx_nsamp_i0/doing_read_i_10_n_0
    SLICE_X50Y87         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.193     5.046 f  clkx_nsamp_i0/doing_read_i_6/O
                         net (fo=1, routed)           0.927     5.973    clkx_nsamp_i0/doing_read_i_6_n_0
    SLICE_X51Y87         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072     6.045 r  clkx_nsamp_i0/doing_read_i_3/O
                         net (fo=5, routed)           1.176     7.221    samp_gen_i0/meta_harden_samp_gen_go_i0/samp_cnt_done__19
    SLICE_X50Y89         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.071     7.292 r  samp_gen_i0/meta_harden_samp_gen_go_i0/samp_cnt[9]_i_1/O
                         net (fo=10, routed)          2.634     9.926    samp_gen_i0/meta_harden_samp_gen_go_i0_n_4
    SLICE_X49Y88         FDRE                                         r  samp_gen_i0/samp_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    165.145   165.145 r  
    AG12                                              0.000   165.145 r  clk_pin_p (IN)
                         net (fo=0)                   0.001   165.146    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179   165.324 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059   165.383    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032   165.415 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778   166.193    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.645   161.548 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372   161.920    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   161.995 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         2.178   164.173    clk_gen_i0/clk_out2
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   164.248 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          2.905   167.153    samp_gen_i0/CLK
    SLICE_X49Y88         FDRE                                         r  samp_gen_i0/samp_cnt_reg[2]/C
                         clock pessimism              0.727   167.880    
                         clock uncertainty           -0.071   167.810    
    SLICE_X49Y88         FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.082   167.728    samp_gen_i0/samp_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                        167.728    
                         arrival time                          -9.926    
  -------------------------------------------------------------------
                         slack                                157.802    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 samp_gen_i0/samp_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            samp_gen_i0/samp_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.064ns (57.658%)  route 0.047ns (42.342%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    1.053ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Net Delay (Source):      1.518ns (routing 0.980ns, distribution 0.538ns)
  Clock Net Delay (Destination): 1.741ns (routing 1.086ns, distribution 0.655ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     0.180 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.207    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.222 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.627    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.443    -1.816 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167    -1.649    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.622 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.130    -0.492    clk_gen_i0/clk_out2
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.465 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.518     1.053    samp_gen_i0/CLK
    SLICE_X49Y88         FDRE                                         r  samp_gen_i0/samp_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y88         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.102 r  samp_gen_i0/samp_cnt_reg[5]/Q
                         net (fo=4, routed)           0.035     1.137    samp_gen_i0/Q[5]
    SLICE_X49Y88         LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.015     1.152 r  samp_gen_i0/samp_cnt[5]_i_1/O
                         net (fo=1, routed)           0.012     1.164    samp_gen_i0/p_0_in[5]
    SLICE_X49Y88         FDRE                                         r  samp_gen_i0/samp_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.511     0.512 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.555    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.577 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.034    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.096    -2.062 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209    -1.853    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.822 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.288    -0.534    clk_gen_i0/clk_out2
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -0.503 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.741     1.238    samp_gen_i0/CLK
    SLICE_X49Y88         FDRE                                         r  samp_gen_i0/samp_cnt_reg[5]/C
                         clock pessimism             -0.180     1.058    
    SLICE_X49Y88         FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     1.114    samp_gen_i0/samp_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.114    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 samp_gen_i0/samp_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            samp_gen_i0/samp_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.078ns (59.091%)  route 0.054ns (40.909%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    1.055ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Net Delay (Source):      1.520ns (routing 0.980ns, distribution 0.540ns)
  Clock Net Delay (Destination): 1.741ns (routing 1.086ns, distribution 0.655ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     0.180 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.207    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.222 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.627    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.443    -1.816 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167    -1.649    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.622 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.130    -0.492    clk_gen_i0/clk_out2
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.465 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.520     1.055    samp_gen_i0/CLK
    SLICE_X50Y87         FDRE                                         r  samp_gen_i0/samp_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y87         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.048     1.103 r  samp_gen_i0/samp_cnt_reg[8]/Q
                         net (fo=4, routed)           0.038     1.141    samp_gen_i0/Q[8]
    SLICE_X50Y87         LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.030     1.171 r  samp_gen_i0/samp_cnt[8]_i_1/O
                         net (fo=1, routed)           0.016     1.187    samp_gen_i0/p_0_in[8]
    SLICE_X50Y87         FDRE                                         r  samp_gen_i0/samp_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.511     0.512 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.555    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.577 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.034    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.096    -2.062 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209    -1.853    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.822 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.288    -0.534    clk_gen_i0/clk_out2
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -0.503 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.741     1.238    samp_gen_i0/CLK
    SLICE_X50Y87         FDRE                                         r  samp_gen_i0/samp_cnt_reg[8]/C
                         clock pessimism             -0.178     1.060    
    SLICE_X50Y87         FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.056     1.116    samp_gen_i0/samp_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.116    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 samp_gen_i0/samp_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            samp_gen_i0/samp_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.078ns (58.647%)  route 0.055ns (41.353%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    1.053ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Net Delay (Source):      1.518ns (routing 0.980ns, distribution 0.538ns)
  Clock Net Delay (Destination): 1.741ns (routing 1.086ns, distribution 0.655ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     0.180 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.207    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.222 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.627    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.443    -1.816 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167    -1.649    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.622 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.130    -0.492    clk_gen_i0/clk_out2
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.465 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.518     1.053    samp_gen_i0/CLK
    SLICE_X49Y88         FDRE                                         r  samp_gen_i0/samp_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y88         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     1.101 r  samp_gen_i0/samp_cnt_reg[3]/Q
                         net (fo=6, routed)           0.039     1.140    samp_gen_i0/Q[3]
    SLICE_X49Y88         LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.030     1.170 r  samp_gen_i0/samp_cnt[3]_i_1/O
                         net (fo=1, routed)           0.016     1.186    samp_gen_i0/p_0_in[3]
    SLICE_X49Y88         FDRE                                         r  samp_gen_i0/samp_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.511     0.512 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.555    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.577 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.034    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.096    -2.062 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209    -1.853    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.822 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.288    -0.534    clk_gen_i0/clk_out2
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -0.503 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.741     1.238    samp_gen_i0/CLK
    SLICE_X49Y88         FDRE                                         r  samp_gen_i0/samp_cnt_reg[3]/C
                         clock pessimism             -0.180     1.058    
    SLICE_X49Y88         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     1.114    samp_gen_i0/samp_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.114    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 samp_gen_i0/samp_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            samp_gen_i0/samp_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.087ns (64.925%)  route 0.047ns (35.075%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    1.053ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Net Delay (Source):      1.518ns (routing 0.980ns, distribution 0.538ns)
  Clock Net Delay (Destination): 1.741ns (routing 1.086ns, distribution 0.655ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     0.180 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.207    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.222 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.627    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.443    -1.816 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167    -1.649    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.622 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.130    -0.492    clk_gen_i0/clk_out2
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.465 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.518     1.053    samp_gen_i0/CLK
    SLICE_X49Y88         FDRE                                         r  samp_gen_i0/samp_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y88         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     1.102 r  samp_gen_i0/samp_cnt_reg[2]/Q
                         net (fo=7, routed)           0.036     1.138    samp_gen_i0/Q[2]
    SLICE_X49Y88         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.038     1.176 r  samp_gen_i0/samp_cnt[2]_i_1/O
                         net (fo=1, routed)           0.011     1.187    samp_gen_i0/p_0_in[2]
    SLICE_X49Y88         FDRE                                         r  samp_gen_i0/samp_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.511     0.512 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.555    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.577 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.034    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.096    -2.062 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209    -1.853    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.822 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.288    -0.534    clk_gen_i0/clk_out2
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -0.503 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.741     1.238    samp_gen_i0/CLK
    SLICE_X49Y88         FDRE                                         r  samp_gen_i0/samp_cnt_reg[2]/C
                         clock pessimism             -0.180     1.058    
    SLICE_X49Y88         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.056     1.114    samp_gen_i0/samp_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.114    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 samp_gen_i0/samp_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            samp_gen_i0/samp_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.086ns (63.704%)  route 0.049ns (36.296%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    1.055ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Net Delay (Source):      1.520ns (routing 0.980ns, distribution 0.540ns)
  Clock Net Delay (Destination): 1.741ns (routing 1.086ns, distribution 0.655ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     0.180 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.207    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.222 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.627    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.443    -1.816 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167    -1.649    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.622 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.130    -0.492    clk_gen_i0/clk_out2
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.465 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.520     1.055    samp_gen_i0/CLK
    SLICE_X50Y87         FDRE                                         r  samp_gen_i0/samp_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y87         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.048     1.103 r  samp_gen_i0/samp_cnt_reg[8]/Q
                         net (fo=4, routed)           0.038     1.141    samp_gen_i0/Q[8]
    SLICE_X50Y87         LUT5 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.038     1.179 r  samp_gen_i0/samp_cnt[9]_i_3/O
                         net (fo=1, routed)           0.011     1.190    samp_gen_i0/p_0_in[9]
    SLICE_X50Y87         FDRE                                         r  samp_gen_i0/samp_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.511     0.512 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.555    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.577 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.034    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.096    -2.062 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209    -1.853    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.822 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.288    -0.534    clk_gen_i0/clk_out2
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -0.503 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.741     1.238    samp_gen_i0/CLK
    SLICE_X50Y87         FDRE                                         r  samp_gen_i0/samp_cnt_reg[9]/C
                         clock pessimism             -0.178     1.060    
    SLICE_X50Y87         FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.056     1.116    samp_gen_i0/samp_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.116    
                         arrival time                           1.190    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 samp_gen_i0/samp_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            samp_gen_i0/samp_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.086ns (63.235%)  route 0.050ns (36.765%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    1.053ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Net Delay (Source):      1.518ns (routing 0.980ns, distribution 0.538ns)
  Clock Net Delay (Destination): 1.741ns (routing 1.086ns, distribution 0.655ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     0.180 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.207    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.222 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.627    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.443    -1.816 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167    -1.649    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.622 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.130    -0.492    clk_gen_i0/clk_out2
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.465 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.518     1.053    samp_gen_i0/CLK
    SLICE_X49Y88         FDRE                                         r  samp_gen_i0/samp_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y88         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     1.101 r  samp_gen_i0/samp_cnt_reg[3]/Q
                         net (fo=6, routed)           0.039     1.140    samp_gen_i0/Q[3]
    SLICE_X49Y88         LUT5 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.038     1.178 r  samp_gen_i0/samp_cnt[4]_i_1/O
                         net (fo=1, routed)           0.011     1.189    samp_gen_i0/p_0_in[4]
    SLICE_X49Y88         FDRE                                         r  samp_gen_i0/samp_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.511     0.512 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.555    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.577 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.034    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.096    -2.062 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209    -1.853    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.822 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.288    -0.534    clk_gen_i0/clk_out2
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -0.503 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.741     1.238    samp_gen_i0/CLK
    SLICE_X49Y88         FDRE                                         r  samp_gen_i0/samp_cnt_reg[4]/C
                         clock pessimism             -0.180     1.058    
    SLICE_X49Y88         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.056     1.114    samp_gen_i0/samp_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.114    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 samp_gen_i0/samp_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            samp_gen_i0/samp_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.089ns (62.676%)  route 0.053ns (37.324%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    1.055ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Net Delay (Source):      1.520ns (routing 0.980ns, distribution 0.540ns)
  Clock Net Delay (Destination): 1.741ns (routing 1.086ns, distribution 0.655ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     0.180 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.207    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.222 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.627    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.443    -1.816 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167    -1.649    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.622 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.130    -0.492    clk_gen_i0/clk_out2
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.465 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.520     1.055    samp_gen_i0/CLK
    SLICE_X50Y87         FDRE                                         r  samp_gen_i0/samp_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y87         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.049     1.104 r  samp_gen_i0/samp_cnt_reg[7]/Q
                         net (fo=5, routed)           0.041     1.145    samp_gen_i0/Q[7]
    SLICE_X50Y87         LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.040     1.185 r  samp_gen_i0/samp_cnt[7]_i_1/O
                         net (fo=1, routed)           0.012     1.197    samp_gen_i0/p_0_in[7]
    SLICE_X50Y87         FDRE                                         r  samp_gen_i0/samp_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.511     0.512 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.555    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.577 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.034    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.096    -2.062 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209    -1.853    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.822 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.288    -0.534    clk_gen_i0/clk_out2
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -0.503 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.741     1.238    samp_gen_i0/CLK
    SLICE_X50Y87         FDRE                                         r  samp_gen_i0/samp_cnt_reg[7]/C
                         clock pessimism             -0.178     1.060    
    SLICE_X50Y87         FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.056     1.116    samp_gen_i0/samp_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.116    
                         arrival time                           1.197    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 samp_gen_i0/speed_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            samp_gen_i0/speed_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.088ns (62.411%)  route 0.053ns (37.589%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    1.051ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Net Delay (Source):      1.516ns (routing 0.980ns, distribution 0.536ns)
  Clock Net Delay (Destination): 1.736ns (routing 1.086ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     0.180 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.207    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.222 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.627    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.443    -1.816 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167    -1.649    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.622 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.130    -0.492    clk_gen_i0/clk_out2
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.465 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.516     1.051    samp_gen_i0/CLK
    SLICE_X53Y90         FDRE                                         r  samp_gen_i0/speed_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y90         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048     1.099 f  samp_gen_i0/speed_cnt_reg[0]/Q
                         net (fo=4, routed)           0.041     1.140    samp_gen_i0/speed_cnt_reg[0]
    SLICE_X53Y90         LUT3 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.040     1.180 r  samp_gen_i0/speed_cnt[0]_i_1/O
                         net (fo=1, routed)           0.012     1.192    samp_gen_i0/speed_cnt[0]
    SLICE_X53Y90         FDRE                                         r  samp_gen_i0/speed_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.511     0.512 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.555    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.577 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.034    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.096    -2.062 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209    -1.853    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.822 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.288    -0.534    clk_gen_i0/clk_out2
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -0.503 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.736     1.233    samp_gen_i0/CLK
    SLICE_X53Y90         FDRE                                         r  samp_gen_i0/speed_cnt_reg[0]/C
                         clock pessimism             -0.178     1.055    
    SLICE_X53Y90         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.056     1.111    samp_gen_i0/speed_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 samp_gen_i0/speed_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            samp_gen_i0/speed_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.112ns (69.565%)  route 0.049ns (30.435%))
  Logic Levels:           2  (CARRY8=1 LUT3=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    1.054ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Net Delay (Source):      1.519ns (routing 0.980ns, distribution 0.539ns)
  Clock Net Delay (Destination): 1.741ns (routing 1.086ns, distribution 0.655ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     0.180 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.207    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.222 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.627    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.443    -1.816 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167    -1.649    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.622 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.130    -0.492    clk_gen_i0/clk_out2
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.465 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.519     1.054    samp_gen_i0/CLK
    SLICE_X53Y89         FDRE                                         r  samp_gen_i0/speed_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y89         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.048     1.102 f  samp_gen_i0/speed_cnt_reg[15]/Q
                         net (fo=2, routed)           0.036     1.138    samp_gen_i0/speed_cnt_reg[15]
    SLICE_X53Y89         LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.030     1.168 r  samp_gen_i0/speed_cnt[15]_i_10/O
                         net (fo=1, routed)           0.001     1.169    samp_gen_i0/speed_cnt[15]_i_10_n_0
    SLICE_X53Y89         CARRY8 (Prop_CARRY8_SLICEM_S[6]_O[6])
                                                      0.034     1.203 r  samp_gen_i0/speed_cnt_reg[15]_i_2/O[6]
                         net (fo=1, routed)           0.012     1.215    samp_gen_i0/speed_cnt[15]
    SLICE_X53Y89         FDRE                                         r  samp_gen_i0/speed_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.511     0.512 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.555    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.577 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.034    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.096    -2.062 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209    -1.853    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.822 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.288    -0.534    clk_gen_i0/clk_out2
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -0.503 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.741     1.238    samp_gen_i0/CLK
    SLICE_X53Y89         FDRE                                         r  samp_gen_i0/speed_cnt_reg[15]/C
                         clock pessimism             -0.180     1.058    
    SLICE_X53Y89         FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.056     1.114    samp_gen_i0/speed_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.114    
                         arrival time                           1.215    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 samp_gen_i0/speed_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            samp_gen_i0/speed_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.112ns (69.565%)  route 0.049ns (30.435%))
  Logic Levels:           2  (CARRY8=1 LUT3=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.240ns
    Source Clock Delay      (SCD):    1.055ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Net Delay (Source):      1.520ns (routing 0.980ns, distribution 0.540ns)
  Clock Net Delay (Destination): 1.743ns (routing 1.086ns, distribution 0.657ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     0.180 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.207    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.222 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.627    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.443    -1.816 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167    -1.649    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.622 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.130    -0.492    clk_gen_i0/clk_out2
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.465 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.520     1.055    samp_gen_i0/CLK
    SLICE_X53Y88         FDRE                                         r  samp_gen_i0/speed_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.048     1.103 f  samp_gen_i0/speed_cnt_reg[7]/Q
                         net (fo=3, routed)           0.036     1.139    samp_gen_i0/speed_cnt_reg[7]
    SLICE_X53Y88         LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.030     1.169 r  samp_gen_i0/speed_cnt[8]_i_12/O
                         net (fo=1, routed)           0.001     1.170    samp_gen_i0/speed_cnt[8]_i_12_n_0
    SLICE_X53Y88         CARRY8 (Prop_CARRY8_SLICEM_S[6]_O[6])
                                                      0.034     1.204 r  samp_gen_i0/speed_cnt_reg[8]_i_1/O[6]
                         net (fo=1, routed)           0.012     1.216    samp_gen_i0/speed_cnt[7]
    SLICE_X53Y88         FDRE                                         r  samp_gen_i0/speed_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.511     0.512 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.555    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.577 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.034    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.096    -2.062 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209    -1.853    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.822 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.288    -0.534    clk_gen_i0/clk_out2
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -0.503 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.743     1.240    samp_gen_i0/CLK
    SLICE_X53Y88         FDRE                                         r  samp_gen_i0/speed_cnt_reg[7]/C
                         clock pessimism             -0.181     1.059    
    SLICE_X53Y88         FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.056     1.115    samp_gen_i0/speed_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.115    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.101    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_samp
Waveform(ns):       { 0.000 82.572 }
Period(ns):         165.145
Sources:            { clk_gen_i0/BUFGCE_clk_samp_i0/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.709         165.145     163.436    RAMB18_X6Y34  samp_ram_i0/mem_array_reg_bram_0/CLKBWRCLK
Min Period        n/a     FDPE/C              n/a            0.550         165.145     164.595    SLICE_X51Y75  rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst_reg/C
Min Period        n/a     FDPE/C              n/a            0.550         165.145     164.595    SLICE_X51Y75  rst_gen_i0/reset_bridge_clk_samp_i0/rst_meta_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         165.145     164.595    SLICE_X50Y89  samp_gen_i0/active_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         165.145     164.595    SLICE_X50Y89  samp_gen_i0/doing_read_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         165.145     164.595    SLICE_X52Y77  samp_gen_i0/led_clk_samp_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.550         165.145     164.595    SLICE_X52Y77  samp_gen_i0/led_clk_samp_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.550         165.145     164.595    SLICE_X53Y81  samp_gen_i0/led_clk_samp_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.550         165.145     164.595    SLICE_X52Y77  samp_gen_i0/led_clk_samp_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.550         165.145     164.595    SLICE_X52Y77  samp_gen_i0/led_clk_samp_reg[4]/C
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.854         82.572      81.718     RAMB18_X6Y34  samp_ram_i0/mem_array_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.854         82.572      81.718     RAMB18_X6Y34  samp_ram_i0/mem_array_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    FDPE/C              n/a            0.275         82.572      82.297     SLICE_X51Y75  rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.275         82.572      82.297     SLICE_X51Y75  rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.275         82.572      82.297     SLICE_X51Y75  rst_gen_i0/reset_bridge_clk_samp_i0/rst_meta_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.275         82.572      82.297     SLICE_X51Y75  rst_gen_i0/reset_bridge_clk_samp_i0/rst_meta_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         82.572      82.297     SLICE_X50Y89  samp_gen_i0/active_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         82.572      82.297     SLICE_X50Y89  samp_gen_i0/active_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         82.572      82.297     SLICE_X50Y89  samp_gen_i0/doing_read_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         82.572      82.297     SLICE_X50Y89  samp_gen_i0/doing_read_reg/C
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.854         82.572      81.718     RAMB18_X6Y34  samp_ram_i0/mem_array_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.854         82.572      81.718     RAMB18_X6Y34  samp_ram_i0/mem_array_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    FDPE/C              n/a            0.275         82.572      82.297     SLICE_X51Y75  rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.275         82.572      82.297     SLICE_X51Y75  rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.275         82.572      82.297     SLICE_X51Y75  rst_gen_i0/reset_bridge_clk_samp_i0/rst_meta_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.275         82.572      82.297     SLICE_X51Y75  rst_gen_i0/reset_bridge_clk_samp_i0/rst_meta_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         82.572      82.297     SLICE_X50Y89  samp_gen_i0/active_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         82.572      82.297     SLICE_X50Y89  samp_gen_i0/active_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         82.572      82.297     SLICE_X50Y89  samp_gen_i0/doing_read_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         82.572      82.297     SLICE_X50Y89  samp_gen_i0/doing_read_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_core_phys_opt
  To Clock:  clkfbout_clk_core_phys_opt

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.620ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_core_phys_opt
Waveform(ns):       { 0.000 4.999 }
Period(ns):         9.999
Sources:            { clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFGCE/I             n/a            1.379         9.999       8.620      BUFGCE_X1Y2      clk_gen_i0/clk_core_i0/inst/clkf_buf/I
Min Period  n/a     MMCME3_ADV/CLKFBOUT  n/a            1.071         9.999       8.928      MMCME3_ADV_X1Y0  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKFBOUT
Min Period  n/a     MMCME3_ADV/CLKFBIN   n/a            1.071         9.999       8.928      MMCME3_ADV_X1Y0  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_rx_virtual
  To Clock:  clk_out1_clk_core_phys_opt

Setup :            0  Failing Endpoints,  Worst Slack        0.845ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.596ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.845ns  (required time - arrival time)
  Source:                 rxd_pin
                            (input port clocked by clk_rx_virtual  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core_phys_opt  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out1_clk_core_phys_opt
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.999ns  (clk_out1_clk_core_phys_opt rise@4.999ns - clk_rx_virtual rise@0.000ns)
  Data Path Delay:        2.243ns  (logic 0.787ns (35.095%)  route 1.456ns (64.905%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.792ns = ( 4.207 - 4.999 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Destination): 2.357ns (routing 0.832ns, distribution 1.525ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_virtual rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    AD8                                               0.000     1.000 r  rxd_pin (IN)
                         net (fo=0)                   0.000     1.000    IBUF_rxd_i0/I
    AD8                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.744     1.744 r  IBUF_rxd_i0/INBUF_INST/O
                         net (fo=1, routed)           0.092     1.836    IBUF_rxd_i0/OUT
    AD8                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     1.879 r  IBUF_rxd_i0/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.364     3.243    uart_rx_i0/meta_harden_rxd_i0/rxd_i
    SLICE_X50Y44         FDRE                                         r  uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core_phys_opt rise edge)
                                                      4.999     4.999 r  
    AG12                                              0.000     4.999 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     5.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     5.179 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.238    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.270 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.048    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.645     1.403 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.775    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core_phys_opt
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.850 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=260, routed)         2.357     4.207    uart_rx_i0/meta_harden_rxd_i0/CLK
    SLICE_X50Y44         FDRE                                         r  uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/C
                         clock pessimism              0.000     4.207    
                         clock uncertainty           -0.180     4.028    
    SLICE_X50Y44         FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.061     4.089    uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg
  -------------------------------------------------------------------
                         required time                          4.089    
                         arrival time                          -3.243    
  -------------------------------------------------------------------
                         slack                                  0.845    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.596ns  (arrival time - required time)
  Source:                 rxd_pin
                            (input port clocked by clk_rx_virtual  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core_phys_opt  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out1_clk_core_phys_opt
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core_phys_opt rise@0.000ns - clk_rx_virtual rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.373ns (41.726%)  route 0.521ns (58.274%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        -0.436ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.436ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Destination): 1.386ns (routing 0.484ns, distribution 0.902ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_virtual rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    AD8                                               0.000     0.500 r  rxd_pin (IN)
                         net (fo=0)                   0.000     0.500    IBUF_rxd_i0/I
    AD8                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.358     0.858 r  IBUF_rxd_i0/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.883    IBUF_rxd_i0/OUT
    AD8                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.898 r  IBUF_rxd_i0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.496     1.394    uart_rx_i0/meta_harden_rxd_i0/rxd_i
    SLICE_X50Y44         FDRE                                         r  uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.511     0.512 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.555    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.577 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.034    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.096    -2.062 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.853    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core_phys_opt
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.822 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=260, routed)         1.386    -0.436    uart_rx_i0/meta_harden_rxd_i0/CLK
    SLICE_X50Y44         FDRE                                         r  uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/C
                         clock pessimism              0.000    -0.436    
                         clock uncertainty            0.180    -0.257    
    SLICE_X50Y44         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.055    -0.202    uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  1.596    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_core_phys_opt
  To Clock:  clk_out2_clk_core_phys_opt

Setup :            0  Failing Endpoints,  Worst Slack        3.238ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.238ns  (required time - arrival time)
  Source:                 cmd_parse_i0/prescale_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core_phys_opt  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            clkx_pre_i0/bus_dst_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core_phys_opt
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.821ns  (logic 0.292ns (16.035%)  route 1.529ns (83.965%))
  Logic Levels:           1  (LUT3=1)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y86                                      0.000     0.000 r  cmd_parse_i0/prescale_reg[7]/C
    SLICE_X52Y86         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  cmd_parse_i0/prescale_reg[7]/Q
                         net (fo=3, routed)           1.502     1.619    cmd_parse_i0/prescale_reg[15]_0[7]
    SLICE_X47Y122        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.175     1.794 r  cmd_parse_i0/bus_dst[7]_i_1__1/O
                         net (fo=1, routed)           0.027     1.821    clkx_pre_i0/D[7]
    SLICE_X47Y122        FDRE                                         r  clkx_pre_i0/bus_dst_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X47Y122        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059     5.059    clkx_pre_i0/bus_dst_reg[7]
  -------------------------------------------------------------------
                         required time                          5.059    
                         arrival time                          -1.821    
  -------------------------------------------------------------------
                         slack                                  3.238    

Slack (MET) :             3.337ns  (required time - arrival time)
  Source:                 cmd_parse_i0/prescale_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core_phys_opt  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            clkx_pre_i0/bus_dst_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core_phys_opt
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.726ns  (logic 0.308ns (17.845%)  route 1.418ns (82.155%))
  Logic Levels:           1  (LUT3=1)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y87                                      0.000     0.000 r  cmd_parse_i0/prescale_reg[0]/C
    SLICE_X52Y87         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     0.114 r  cmd_parse_i0/prescale_reg[0]/Q
                         net (fo=3, routed)           1.383     1.497    cmd_parse_i0/prescale_reg[15]_0[0]
    SLICE_X45Y114        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.194     1.691 r  cmd_parse_i0/bus_dst[0]_i_1__1/O
                         net (fo=1, routed)           0.035     1.726    clkx_pre_i0/D[0]
    SLICE_X45Y114        FDRE                                         r  clkx_pre_i0/bus_dst_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X45Y114        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     5.063    clkx_pre_i0/bus_dst_reg[0]
  -------------------------------------------------------------------
                         required time                          5.063    
                         arrival time                          -1.726    
  -------------------------------------------------------------------
                         slack                                  3.337    

Slack (MET) :             3.338ns  (required time - arrival time)
  Source:                 cmd_parse_i0/prescale_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core_phys_opt  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            clkx_pre_i0/bus_dst_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core_phys_opt
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.721ns  (logic 0.246ns (14.294%)  route 1.475ns (85.706%))
  Logic Levels:           1  (LUT3=1)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y88                                      0.000     0.000 r  cmd_parse_i0/prescale_reg[10]/C
    SLICE_X51Y88         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     0.114 r  cmd_parse_i0/prescale_reg[10]/Q
                         net (fo=3, routed)           1.448     1.562    cmd_parse_i0/prescale_reg[15]_0[10]
    SLICE_X41Y123        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.132     1.694 r  cmd_parse_i0/bus_dst[10]_i_1__1/O
                         net (fo=1, routed)           0.027     1.721    clkx_pre_i0/D[10]
    SLICE_X41Y123        FDRE                                         r  clkx_pre_i0/bus_dst_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X41Y123        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059     5.059    clkx_pre_i0/bus_dst_reg[10]
  -------------------------------------------------------------------
                         required time                          5.059    
                         arrival time                          -1.721    
  -------------------------------------------------------------------
                         slack                                  3.338    

Slack (MET) :             3.349ns  (required time - arrival time)
  Source:                 cmd_parse_i0/prescale_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core_phys_opt  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            clkx_pre_i0/bus_dst_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core_phys_opt
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.710ns  (logic 0.232ns (13.567%)  route 1.478ns (86.433%))
  Logic Levels:           1  (LUT3=1)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y87                                      0.000     0.000 r  cmd_parse_i0/prescale_reg[3]/C
    SLICE_X50Y87         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  cmd_parse_i0/prescale_reg[3]/Q
                         net (fo=3, routed)           1.449     1.566    cmd_parse_i0/prescale_reg[15]_0[3]
    SLICE_X41Y124        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.115     1.681 r  cmd_parse_i0/bus_dst[3]_i_1__1/O
                         net (fo=1, routed)           0.029     1.710    clkx_pre_i0/D[3]
    SLICE_X41Y124        FDRE                                         r  clkx_pre_i0/bus_dst_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X41Y124        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059     5.059    clkx_pre_i0/bus_dst_reg[3]
  -------------------------------------------------------------------
                         required time                          5.059    
                         arrival time                          -1.710    
  -------------------------------------------------------------------
                         slack                                  3.349    

Slack (MET) :             3.371ns  (required time - arrival time)
  Source:                 cmd_parse_i0/prescale_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core_phys_opt  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            clkx_pre_i0/bus_dst_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core_phys_opt
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.688ns  (logic 0.287ns (17.002%)  route 1.401ns (82.998%))
  Logic Levels:           1  (LUT3=1)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y87                                      0.000     0.000 r  cmd_parse_i0/prescale_reg[1]/C
    SLICE_X52Y87         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.114     0.114 r  cmd_parse_i0/prescale_reg[1]/Q
                         net (fo=3, routed)           1.378     1.492    cmd_parse_i0/prescale_reg[15]_0[1]
    SLICE_X41Y123        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.173     1.665 r  cmd_parse_i0/bus_dst[1]_i_1__1/O
                         net (fo=1, routed)           0.023     1.688    clkx_pre_i0/D[1]
    SLICE_X41Y123        FDRE                                         r  clkx_pre_i0/bus_dst_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X41Y123        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.059     5.059    clkx_pre_i0/bus_dst_reg[1]
  -------------------------------------------------------------------
                         required time                          5.059    
                         arrival time                          -1.688    
  -------------------------------------------------------------------
                         slack                                  3.371    

Slack (MET) :             3.385ns  (required time - arrival time)
  Source:                 cmd_parse_i0/prescale_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core_phys_opt  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            clkx_pre_i0/bus_dst_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core_phys_opt
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.673ns  (logic 0.250ns (14.943%)  route 1.423ns (85.057%))
  Logic Levels:           1  (LUT3=1)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y87                                      0.000     0.000 r  cmd_parse_i0/prescale_reg[4]/C
    SLICE_X50Y87         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     0.118 r  cmd_parse_i0/prescale_reg[4]/Q
                         net (fo=3, routed)           1.397     1.515    cmd_parse_i0/prescale_reg[15]_0[4]
    SLICE_X41Y124        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.132     1.647 r  cmd_parse_i0/bus_dst[4]_i_1__1/O
                         net (fo=1, routed)           0.026     1.673    clkx_pre_i0/D[4]
    SLICE_X41Y124        FDRE                                         r  clkx_pre_i0/bus_dst_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X41Y124        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058     5.058    clkx_pre_i0/bus_dst_reg[4]
  -------------------------------------------------------------------
                         required time                          5.058    
                         arrival time                          -1.673    
  -------------------------------------------------------------------
                         slack                                  3.385    

Slack (MET) :             3.401ns  (required time - arrival time)
  Source:                 cmd_parse_i0/prescale_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core_phys_opt  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            clkx_pre_i0/bus_dst_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core_phys_opt
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.658ns  (logic 0.299ns (18.034%)  route 1.359ns (81.966%))
  Logic Levels:           1  (LUT3=1)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y89                                      0.000     0.000 r  cmd_parse_i0/prescale_reg[14]/C
    SLICE_X52Y89         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     0.114 r  cmd_parse_i0/prescale_reg[14]/Q
                         net (fo=3, routed)           1.330     1.444    cmd_parse_i0/prescale_reg[15]_0[14]
    SLICE_X41Y123        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.185     1.629 r  cmd_parse_i0/bus_dst[14]_i_1__0/O
                         net (fo=1, routed)           0.029     1.658    clkx_pre_i0/D[14]
    SLICE_X41Y123        FDRE                                         r  clkx_pre_i0/bus_dst_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X41Y123        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059     5.059    clkx_pre_i0/bus_dst_reg[14]
  -------------------------------------------------------------------
                         required time                          5.059    
                         arrival time                          -1.658    
  -------------------------------------------------------------------
                         slack                                  3.401    

Slack (MET) :             3.401ns  (required time - arrival time)
  Source:                 cmd_parse_i0/prescale_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_core_phys_opt  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            clkx_pre_i0/bus_dst_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core_phys_opt
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.658ns  (logic 0.245ns (14.777%)  route 1.413ns (85.223%))
  Logic Levels:           1  (LUT3=1)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y89                                      0.000     0.000 r  cmd_parse_i0/prescale_reg[5]/C
    SLICE_X52Y89         FDSE (Prop_FFF_SLICEM_C_Q)
                                                      0.114     0.114 r  cmd_parse_i0/prescale_reg[5]/Q
                         net (fo=3, routed)           1.390     1.504    cmd_parse_i0/prescale_reg[15]_0[5]
    SLICE_X41Y124        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.131     1.635 r  cmd_parse_i0/bus_dst[5]_i_1__1/O
                         net (fo=1, routed)           0.023     1.658    clkx_pre_i0/D[5]
    SLICE_X41Y124        FDRE                                         r  clkx_pre_i0/bus_dst_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X41Y124        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.059     5.059    clkx_pre_i0/bus_dst_reg[5]
  -------------------------------------------------------------------
                         required time                          5.059    
                         arrival time                          -1.658    
  -------------------------------------------------------------------
                         slack                                  3.401    

Slack (MET) :             3.475ns  (required time - arrival time)
  Source:                 cmd_parse_i0/prescale_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core_phys_opt  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            clkx_pre_i0/bus_dst_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core_phys_opt
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.583ns  (logic 0.250ns (15.793%)  route 1.333ns (84.207%))
  Logic Levels:           1  (LUT3=1)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y89                                      0.000     0.000 r  cmd_parse_i0/prescale_reg[6]/C
    SLICE_X52Y89         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     0.114 r  cmd_parse_i0/prescale_reg[6]/Q
                         net (fo=3, routed)           1.307     1.421    cmd_parse_i0/prescale_reg[15]_0[6]
    SLICE_X45Y114        LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.136     1.557 r  cmd_parse_i0/bus_dst[6]_i_1__1/O
                         net (fo=1, routed)           0.026     1.583    clkx_pre_i0/D[6]
    SLICE_X45Y114        FDRE                                         r  clkx_pre_i0/bus_dst_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X45Y114        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.058     5.058    clkx_pre_i0/bus_dst_reg[6]
  -------------------------------------------------------------------
                         required time                          5.058    
                         arrival time                          -1.583    
  -------------------------------------------------------------------
                         slack                                  3.475    

Slack (MET) :             3.507ns  (required time - arrival time)
  Source:                 cmd_parse_i0/prescale_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core_phys_opt  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            clkx_pre_i0/bus_dst_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core_phys_opt
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.551ns  (logic 0.185ns (11.928%)  route 1.366ns (88.072%))
  Logic Levels:           1  (LUT3=1)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y87                                      0.000     0.000 r  cmd_parse_i0/prescale_reg[15]/C
    SLICE_X52Y87         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.114     0.114 r  cmd_parse_i0/prescale_reg[15]/Q
                         net (fo=3, routed)           1.340     1.454    cmd_parse_i0/prescale_reg[15]_0[15]
    SLICE_X41Y123        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.071     1.525 r  cmd_parse_i0/bus_dst[15]_i_2__0/O
                         net (fo=1, routed)           0.026     1.551    clkx_pre_i0/D[15]
    SLICE_X41Y123        FDRE                                         r  clkx_pre_i0/bus_dst_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X41Y123        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058     5.058    clkx_pre_i0/bus_dst_reg[15]
  -------------------------------------------------------------------
                         required time                          5.058    
                         arrival time                          -1.551    
  -------------------------------------------------------------------
                         slack                                  3.507    





---------------------------------------------------------------------------------------------------
From Clock:  clk_samp
  To Clock:  clk_out2_clk_core_phys_opt

Setup :            0  Failing Endpoints,  Worst Slack        0.472ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.262ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.472ns  (required time - arrival time)
  Source:                 samp_ram_i0/mem_array_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            dac_spi_i0/spi_mosi_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core_phys_opt
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_out2_clk_core_phys_opt rise@5.161ns - clk_samp rise@0.000ns)
  Data Path Delay:        1.695ns  (logic 0.782ns (46.136%)  route 0.913ns (53.864%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -2.983ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.443ns = ( 4.717 - 5.161 ) 
    Source Clock Delay      (SCD):    2.787ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.280ns (routing 1.938ns, distribution 1.342ns)
  Clock Net Delay (Destination): 2.706ns (routing 0.991ns, distribution 1.715ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.499     0.500 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.594    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.637 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.502    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.996    -3.494 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437    -3.057    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.974 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         2.398    -0.576    clk_gen_i0/clk_out2
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -0.493 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          3.280     2.787    samp_ram_i0/mem_array_reg_bram_0_0
    RAMB18_X6Y34         RAMB18E2                                     r  samp_ram_i0/mem_array_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X6Y34         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKBWRCLK_DOUTBDOUT[14])
                                                      0.384     3.171 r  samp_ram_i0/mem_array_reg_bram_0/DOUTBDOUT[14]
                         net (fo=2, routed)           0.439     3.610    samp_ram_i0/D[6]
    SLICE_X60Y84         LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.173     3.783 r  samp_ram_i0/spi_mosi_i_6/O
                         net (fo=1, routed)           0.316     4.099    samp_ram_i0/spi_mosi_i_6_n_0
    SLICE_X60Y84         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.185     4.284 r  samp_ram_i0/spi_mosi_i_4/O
                         net (fo=1, routed)           0.135     4.419    dac_spi_i0/spi_mosi_reg_0
    SLICE_X60Y85         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.040     4.459 r  dac_spi_i0/spi_mosi_i_1/O
                         net (fo=1, routed)           0.023     4.482    dac_spi_i0/spi_mosi_i_1_n_0
    SLICE_X60Y85         FDSE                                         r  dac_spi_i0/spi_mosi_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                      5.161     5.161 r  
    AG12                                              0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     5.162    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     5.340 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.399    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.431 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.209    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.645     1.564 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372     1.936    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.011 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.706     4.717    dac_spi_i0/clk_out2
    SLICE_X60Y85         FDSE                                         r  dac_spi_i0/spi_mosi_reg/C
                         clock pessimism              0.247     4.964    
                         clock uncertainty           -0.071     4.894    
    SLICE_X60Y85         FDSE (Setup_EFF_SLICEL_C_D)
                                                      0.060     4.954    dac_spi_i0/spi_mosi_reg
  -------------------------------------------------------------------
                         required time                          4.954    
                         arrival time                          -4.482    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             1.036ns  (required time - arrival time)
  Source:                 samp_gen_i0/samp_val_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            dac_spi_i0/bit_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core_phys_opt
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_out2_clk_core_phys_opt rise@5.161ns - clk_samp rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.420ns (38.462%)  route 0.672ns (61.538%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -2.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.434ns = ( 4.726 - 5.161 ) 
    Source Clock Delay      (SCD):    2.728ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.221ns (routing 1.938ns, distribution 1.283ns)
  Clock Net Delay (Destination): 2.715ns (routing 0.991ns, distribution 1.724ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.499     0.500 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.594    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.637 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.502    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.996    -3.494 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437    -3.057    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.974 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         2.398    -0.576    clk_gen_i0/clk_out2
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -0.493 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          3.221     2.728    samp_gen_i0/CLK
    SLICE_X60Y85         FDRE                                         r  samp_gen_i0/samp_val_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y85         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     2.843 r  samp_gen_i0/samp_val_reg/Q
                         net (fo=7, routed)           0.168     3.011    clk_gen_i0/clk_div_i0/samp_val
    SLICE_X60Y83         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.173     3.184 r  clk_gen_i0/clk_div_i0/bit_cnt[4]_i_4/O
                         net (fo=3, routed)           0.080     3.264    dac_spi_i0/active
    SLICE_X60Y83         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.132     3.396 r  dac_spi_i0/bit_cnt[4]_i_1/O
                         net (fo=4, routed)           0.424     3.820    dac_spi_i0/bit_cnt[4]_i_1_n_0
    SLICE_X60Y84         FDRE                                         r  dac_spi_i0/bit_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                      5.161     5.161 r  
    AG12                                              0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     5.162    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     5.340 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.399    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.431 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.209    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.645     1.564 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372     1.936    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.011 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.715     4.726    dac_spi_i0/clk_out2
    SLICE_X60Y84         FDRE                                         r  dac_spi_i0/bit_cnt_reg[2]/C
                         clock pessimism              0.247     4.973    
                         clock uncertainty           -0.071     4.903    
    SLICE_X60Y84         FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.047     4.856    dac_spi_i0/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          4.856    
                         arrival time                          -3.820    
  -------------------------------------------------------------------
                         slack                                  1.036    

Slack (MET) :             1.036ns  (required time - arrival time)
  Source:                 samp_gen_i0/samp_val_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            dac_spi_i0/bit_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core_phys_opt
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_out2_clk_core_phys_opt rise@5.161ns - clk_samp rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.420ns (38.462%)  route 0.672ns (61.538%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -2.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.434ns = ( 4.726 - 5.161 ) 
    Source Clock Delay      (SCD):    2.728ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.221ns (routing 1.938ns, distribution 1.283ns)
  Clock Net Delay (Destination): 2.715ns (routing 0.991ns, distribution 1.724ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.499     0.500 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.594    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.637 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.502    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.996    -3.494 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437    -3.057    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.974 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         2.398    -0.576    clk_gen_i0/clk_out2
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -0.493 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          3.221     2.728    samp_gen_i0/CLK
    SLICE_X60Y85         FDRE                                         r  samp_gen_i0/samp_val_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y85         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     2.843 r  samp_gen_i0/samp_val_reg/Q
                         net (fo=7, routed)           0.168     3.011    clk_gen_i0/clk_div_i0/samp_val
    SLICE_X60Y83         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.173     3.184 r  clk_gen_i0/clk_div_i0/bit_cnt[4]_i_4/O
                         net (fo=3, routed)           0.080     3.264    dac_spi_i0/active
    SLICE_X60Y83         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.132     3.396 r  dac_spi_i0/bit_cnt[4]_i_1/O
                         net (fo=4, routed)           0.424     3.820    dac_spi_i0/bit_cnt[4]_i_1_n_0
    SLICE_X60Y84         FDRE                                         r  dac_spi_i0/bit_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                      5.161     5.161 r  
    AG12                                              0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     5.162    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     5.340 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.399    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.431 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.209    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.645     1.564 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372     1.936    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.011 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.715     4.726    dac_spi_i0/clk_out2
    SLICE_X60Y84         FDRE                                         r  dac_spi_i0/bit_cnt_reg[4]/C
                         clock pessimism              0.247     4.973    
                         clock uncertainty           -0.071     4.903    
    SLICE_X60Y84         FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.047     4.856    dac_spi_i0/bit_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          4.856    
                         arrival time                          -3.820    
  -------------------------------------------------------------------
                         slack                                  1.036    

Slack (MET) :             1.045ns  (required time - arrival time)
  Source:                 samp_gen_i0/samp_val_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            dac_spi_i0/bit_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core_phys_opt
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_out2_clk_core_phys_opt rise@5.161ns - clk_samp rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.420ns (38.781%)  route 0.663ns (61.219%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -2.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.434ns = ( 4.726 - 5.161 ) 
    Source Clock Delay      (SCD):    2.728ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.221ns (routing 1.938ns, distribution 1.283ns)
  Clock Net Delay (Destination): 2.715ns (routing 0.991ns, distribution 1.724ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.499     0.500 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.594    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.637 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.502    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.996    -3.494 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437    -3.057    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.974 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         2.398    -0.576    clk_gen_i0/clk_out2
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -0.493 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          3.221     2.728    samp_gen_i0/CLK
    SLICE_X60Y85         FDRE                                         r  samp_gen_i0/samp_val_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y85         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     2.843 r  samp_gen_i0/samp_val_reg/Q
                         net (fo=7, routed)           0.168     3.011    clk_gen_i0/clk_div_i0/samp_val
    SLICE_X60Y83         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.173     3.184 r  clk_gen_i0/clk_div_i0/bit_cnt[4]_i_4/O
                         net (fo=3, routed)           0.080     3.264    dac_spi_i0/active
    SLICE_X60Y83         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.132     3.396 r  dac_spi_i0/bit_cnt[4]_i_1/O
                         net (fo=4, routed)           0.415     3.811    dac_spi_i0/bit_cnt[4]_i_1_n_0
    SLICE_X60Y83         FDRE                                         r  dac_spi_i0/bit_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                      5.161     5.161 r  
    AG12                                              0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     5.162    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     5.340 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.399    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.431 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.209    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.645     1.564 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372     1.936    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.011 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.715     4.726    dac_spi_i0/clk_out2
    SLICE_X60Y83         FDRE                                         r  dac_spi_i0/bit_cnt_reg[1]/C
                         clock pessimism              0.247     4.973    
                         clock uncertainty           -0.071     4.903    
    SLICE_X60Y83         FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.047     4.856    dac_spi_i0/bit_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          4.856    
                         arrival time                          -3.811    
  -------------------------------------------------------------------
                         slack                                  1.045    

Slack (MET) :             1.045ns  (required time - arrival time)
  Source:                 samp_gen_i0/samp_val_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            dac_spi_i0/bit_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core_phys_opt
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_out2_clk_core_phys_opt rise@5.161ns - clk_samp rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.420ns (38.781%)  route 0.663ns (61.219%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -2.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.434ns = ( 4.726 - 5.161 ) 
    Source Clock Delay      (SCD):    2.728ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.221ns (routing 1.938ns, distribution 1.283ns)
  Clock Net Delay (Destination): 2.715ns (routing 0.991ns, distribution 1.724ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.499     0.500 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.594    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.637 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.502    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.996    -3.494 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437    -3.057    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.974 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         2.398    -0.576    clk_gen_i0/clk_out2
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -0.493 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          3.221     2.728    samp_gen_i0/CLK
    SLICE_X60Y85         FDRE                                         r  samp_gen_i0/samp_val_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y85         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     2.843 r  samp_gen_i0/samp_val_reg/Q
                         net (fo=7, routed)           0.168     3.011    clk_gen_i0/clk_div_i0/samp_val
    SLICE_X60Y83         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.173     3.184 r  clk_gen_i0/clk_div_i0/bit_cnt[4]_i_4/O
                         net (fo=3, routed)           0.080     3.264    dac_spi_i0/active
    SLICE_X60Y83         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.132     3.396 r  dac_spi_i0/bit_cnt[4]_i_1/O
                         net (fo=4, routed)           0.415     3.811    dac_spi_i0/bit_cnt[4]_i_1_n_0
    SLICE_X60Y83         FDRE                                         r  dac_spi_i0/bit_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                      5.161     5.161 r  
    AG12                                              0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     5.162    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     5.340 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.399    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.431 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.209    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.645     1.564 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372     1.936    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.011 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.715     4.726    dac_spi_i0/clk_out2
    SLICE_X60Y83         FDRE                                         r  dac_spi_i0/bit_cnt_reg[3]/C
                         clock pessimism              0.247     4.973    
                         clock uncertainty           -0.071     4.903    
    SLICE_X60Y83         FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.047     4.856    dac_spi_i0/bit_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          4.856    
                         arrival time                          -3.811    
  -------------------------------------------------------------------
                         slack                                  1.045    

Slack (MET) :             1.235ns  (required time - arrival time)
  Source:                 samp_gen_i0/samp_val_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            dac_spi_i0/dac_cs_n_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core_phys_opt
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_out2_clk_core_phys_opt rise@5.161ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.959ns  (logic 0.307ns (32.013%)  route 0.652ns (67.987%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.958ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.477ns = ( 4.683 - 5.161 ) 
    Source Clock Delay      (SCD):    2.728ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.221ns (routing 1.938ns, distribution 1.283ns)
  Clock Net Delay (Destination): 2.672ns (routing 0.991ns, distribution 1.681ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.499     0.500 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.594    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.637 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.502    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.996    -3.494 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437    -3.057    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.974 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         2.398    -0.576    clk_gen_i0/clk_out2
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -0.493 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          3.221     2.728    samp_gen_i0/CLK
    SLICE_X60Y85         FDRE                                         r  samp_gen_i0/samp_val_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y85         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     2.843 f  samp_gen_i0/samp_val_reg/Q
                         net (fo=7, routed)           0.617     3.460    dac_spi_i0/samp_val
    SLICE_X51Y81         LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.192     3.652 r  dac_spi_i0/dac_cs_n_i_1/O
                         net (fo=1, routed)           0.035     3.687    dac_spi_i0/dac_cs_n_i_1_n_0
    SLICE_X51Y81         FDSE                                         r  dac_spi_i0/dac_cs_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                      5.161     5.161 r  
    AG12                                              0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     5.162    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     5.340 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.399    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.431 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.209    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.645     1.564 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372     1.936    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.011 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.672     4.683    dac_spi_i0/clk_out2
    SLICE_X51Y81         FDSE                                         r  dac_spi_i0/dac_cs_n_reg/C
                         clock pessimism              0.247     4.930    
                         clock uncertainty           -0.071     4.860    
    SLICE_X51Y81         FDSE (Setup_CFF2_SLICEL_C_D)
                                                      0.062     4.922    dac_spi_i0/dac_cs_n_reg
  -------------------------------------------------------------------
                         required time                          4.922    
                         arrival time                          -3.687    
  -------------------------------------------------------------------
                         slack                                  1.235    

Slack (MET) :             1.452ns  (required time - arrival time)
  Source:                 samp_gen_i0/led_clk_samp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            samp_gen_i0/led_clk_tx_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core_phys_opt
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_out2_clk_core_phys_opt rise@5.161ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.114ns (15.426%)  route 0.625ns (84.574%))
  Logic Levels:           0  
  Clock Path Skew:        -2.959ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.466ns = ( 4.694 - 5.161 ) 
    Source Clock Delay      (SCD):    2.740ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.233ns (routing 1.938ns, distribution 1.295ns)
  Clock Net Delay (Destination): 2.683ns (routing 0.991ns, distribution 1.692ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.499     0.500 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.594    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.637 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.502    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.996    -3.494 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437    -3.057    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.974 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         2.398    -0.576    clk_gen_i0/clk_out2
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -0.493 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          3.233     2.740    samp_gen_i0/CLK
    SLICE_X53Y81         FDRE                                         r  samp_gen_i0/led_clk_samp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y81         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     2.854 r  samp_gen_i0/led_clk_samp_reg[2]/Q
                         net (fo=1, routed)           0.625     3.479    samp_gen_i0/led_clk_samp[2]
    SLICE_X51Y71         FDRE                                         r  samp_gen_i0/led_clk_tx_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                      5.161     5.161 r  
    AG12                                              0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     5.162    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     5.340 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.399    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.431 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.209    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.645     1.564 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372     1.936    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.011 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.683     4.694    samp_gen_i0/clk_out2
    SLICE_X51Y71         FDRE                                         r  samp_gen_i0/led_clk_tx_reg[2]/C
                         clock pessimism              0.247     4.941    
                         clock uncertainty           -0.071     4.871    
    SLICE_X51Y71         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.060     4.931    samp_gen_i0/led_clk_tx_reg[2]
  -------------------------------------------------------------------
                         required time                          4.931    
                         arrival time                          -3.479    
  -------------------------------------------------------------------
                         slack                                  1.452    

Slack (MET) :             1.487ns  (required time - arrival time)
  Source:                 samp_gen_i0/led_clk_samp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            samp_gen_i0/led_clk_tx_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core_phys_opt
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_out2_clk_core_phys_opt rise@5.161ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.117ns (16.738%)  route 0.582ns (83.262%))
  Logic Levels:           0  
  Clock Path Skew:        -2.963ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.464ns = ( 4.696 - 5.161 ) 
    Source Clock Delay      (SCD):    2.746ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.239ns (routing 1.938ns, distribution 1.301ns)
  Clock Net Delay (Destination): 2.685ns (routing 0.991ns, distribution 1.694ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.499     0.500 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.594    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.637 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.502    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.996    -3.494 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437    -3.057    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.974 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         2.398    -0.576    clk_gen_i0/clk_out2
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -0.493 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          3.239     2.746    samp_gen_i0/CLK
    SLICE_X52Y77         FDRE                                         r  samp_gen_i0/led_clk_samp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y77         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.117     2.863 r  samp_gen_i0/led_clk_samp_reg[4]/Q
                         net (fo=1, routed)           0.582     3.445    samp_gen_i0/led_clk_samp[4]
    SLICE_X51Y71         FDRE                                         r  samp_gen_i0/led_clk_tx_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                      5.161     5.161 r  
    AG12                                              0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     5.162    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     5.340 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.399    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.431 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.209    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.645     1.564 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372     1.936    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.011 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.685     4.696    samp_gen_i0/clk_out2
    SLICE_X51Y71         FDRE                                         r  samp_gen_i0/led_clk_tx_reg[4]/C
                         clock pessimism              0.247     4.943    
                         clock uncertainty           -0.071     4.873    
    SLICE_X51Y71         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059     4.932    samp_gen_i0/led_clk_tx_reg[4]
  -------------------------------------------------------------------
                         required time                          4.932    
                         arrival time                          -3.445    
  -------------------------------------------------------------------
                         slack                                  1.487    

Slack (MET) :             1.529ns  (required time - arrival time)
  Source:                 samp_gen_i0/led_clk_samp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            samp_gen_i0/led_clk_tx_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core_phys_opt
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_out2_clk_core_phys_opt rise@5.161ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.118ns (17.960%)  route 0.539ns (82.040%))
  Logic Levels:           0  
  Clock Path Skew:        -2.963ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.464ns = ( 4.696 - 5.161 ) 
    Source Clock Delay      (SCD):    2.746ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.239ns (routing 1.938ns, distribution 1.301ns)
  Clock Net Delay (Destination): 2.685ns (routing 0.991ns, distribution 1.694ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.499     0.500 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.594    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.637 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.502    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.996    -3.494 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437    -3.057    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.974 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         2.398    -0.576    clk_gen_i0/clk_out2
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -0.493 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          3.239     2.746    samp_gen_i0/CLK
    SLICE_X52Y77         FDRE                                         r  samp_gen_i0/led_clk_samp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y77         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     2.864 r  samp_gen_i0/led_clk_samp_reg[6]/Q
                         net (fo=1, routed)           0.539     3.403    samp_gen_i0/led_clk_samp[6]
    SLICE_X51Y71         FDRE                                         r  samp_gen_i0/led_clk_tx_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                      5.161     5.161 r  
    AG12                                              0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     5.162    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     5.340 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.399    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.431 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.209    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.645     1.564 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372     1.936    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.011 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.685     4.696    samp_gen_i0/clk_out2
    SLICE_X51Y71         FDRE                                         r  samp_gen_i0/led_clk_tx_reg[6]/C
                         clock pessimism              0.247     4.943    
                         clock uncertainty           -0.071     4.873    
    SLICE_X51Y71         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059     4.932    samp_gen_i0/led_clk_tx_reg[6]
  -------------------------------------------------------------------
                         required time                          4.932    
                         arrival time                          -3.403    
  -------------------------------------------------------------------
                         slack                                  1.529    

Slack (MET) :             1.538ns  (required time - arrival time)
  Source:                 samp_gen_i0/samp_val_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            dac_spi_i0/bit_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core_phys_opt
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_out2_clk_core_phys_opt rise@5.161ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.185ns (26.542%)  route 0.512ns (73.458%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.434ns = ( 4.726 - 5.161 ) 
    Source Clock Delay      (SCD):    2.728ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.221ns (routing 1.938ns, distribution 1.283ns)
  Clock Net Delay (Destination): 2.715ns (routing 0.991ns, distribution 1.724ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.499     0.500 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.594    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.637 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.502    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.996    -3.494 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437    -3.057    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.974 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         2.398    -0.576    clk_gen_i0/clk_out2
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -0.493 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          3.221     2.728    samp_gen_i0/CLK
    SLICE_X60Y85         FDRE                                         r  samp_gen_i0/samp_val_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y85         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     2.843 r  samp_gen_i0/samp_val_reg/Q
                         net (fo=7, routed)           0.168     3.011    dac_spi_i0/samp_val
    SLICE_X60Y83         LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.070     3.081 r  dac_spi_i0/bit_cnt[1]_i_1__1/O
                         net (fo=1, routed)           0.344     3.425    dac_spi_i0/bit_cnt[1]_i_1__1_n_0
    SLICE_X60Y83         FDRE                                         r  dac_spi_i0/bit_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                      5.161     5.161 r  
    AG12                                              0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     5.162    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     5.340 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.399    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.431 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.209    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.645     1.564 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372     1.936    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.011 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.715     4.726    dac_spi_i0/clk_out2
    SLICE_X60Y83         FDRE                                         r  dac_spi_i0/bit_cnt_reg[1]/C
                         clock pessimism              0.247     4.973    
                         clock uncertainty           -0.071     4.903    
    SLICE_X60Y83         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.060     4.963    dac_spi_i0/bit_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          4.963    
                         arrival time                          -3.425    
  -------------------------------------------------------------------
                         slack                                  1.538    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.262ns  (arrival time - required time)
  Source:                 samp_gen_i0/samp_val_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            dac_spi_i0/bit_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core_phys_opt
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core_phys_opt rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.101ns (50.000%)  route 0.101ns (50.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.220ns
    Source Clock Delay      (SCD):    1.046ns
    Clock Pessimism Removal (CPR):    -0.150ns
  Clock Net Delay (Source):      1.511ns (routing 0.980ns, distribution 0.531ns)
  Clock Net Delay (Destination): 1.602ns (routing 0.584ns, distribution 1.018ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     0.180 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.207    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.222 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.627    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.443    -1.816 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167    -1.649    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.622 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.130    -0.492    clk_gen_i0/clk_out2
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.465 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.511     1.046    samp_gen_i0/CLK
    SLICE_X60Y85         FDRE                                         r  samp_gen_i0/samp_val_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y85         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.095 r  samp_gen_i0/samp_val_reg/Q
                         net (fo=7, routed)           0.085     1.180    dac_spi_i0/samp_val
    SLICE_X60Y83         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.052     1.232 r  dac_spi_i0/bit_cnt[3]_i_1/O
                         net (fo=1, routed)           0.016     1.248    dac_spi_i0/bit_cnt[3]_i_1_n_0
    SLICE_X60Y83         FDRE                                         r  dac_spi_i0/bit_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.511     0.512 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.555    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.577 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.034    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.096    -2.062 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209    -1.853    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.822 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         1.602    -0.220    dac_spi_i0/clk_out2
    SLICE_X60Y83         FDRE                                         r  dac_spi_i0/bit_cnt_reg[3]/C
                         clock pessimism              0.150    -0.070    
    SLICE_X60Y83         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056    -0.014    dac_spi_i0/bit_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.014    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  1.262    

Slack (MET) :             1.292ns  (arrival time - required time)
  Source:                 samp_gen_i0/samp_val_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            dac_spi_i0/bit_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core_phys_opt
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core_phys_opt rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.113ns (48.291%)  route 0.121ns (51.709%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.218ns
    Source Clock Delay      (SCD):    1.046ns
    Clock Pessimism Removal (CPR):    -0.150ns
  Clock Net Delay (Source):      1.511ns (routing 0.980ns, distribution 0.531ns)
  Clock Net Delay (Destination): 1.604ns (routing 0.584ns, distribution 1.020ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     0.180 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.207    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.222 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.627    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.443    -1.816 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167    -1.649    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.622 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.130    -0.492    clk_gen_i0/clk_out2
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.465 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.511     1.046    samp_gen_i0/CLK
    SLICE_X60Y85         FDRE                                         r  samp_gen_i0/samp_val_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y85         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.095 r  samp_gen_i0/samp_val_reg/Q
                         net (fo=7, routed)           0.105     1.200    dac_spi_i0/samp_val
    SLICE_X60Y84         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.064     1.264 r  dac_spi_i0/bit_cnt[2]_i_1__1/O
                         net (fo=1, routed)           0.016     1.280    dac_spi_i0/bit_cnt[2]_i_1__1_n_0
    SLICE_X60Y84         FDRE                                         r  dac_spi_i0/bit_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.511     0.512 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.555    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.577 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.034    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.096    -2.062 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209    -1.853    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.822 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         1.604    -0.218    dac_spi_i0/clk_out2
    SLICE_X60Y84         FDRE                                         r  dac_spi_i0/bit_cnt_reg[2]/C
                         clock pessimism              0.150    -0.068    
    SLICE_X60Y84         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056    -0.012    dac_spi_i0/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.012    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  1.292    

Slack (MET) :             1.293ns  (arrival time - required time)
  Source:                 samp_gen_i0/samp_val_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            dac_spi_i0/bit_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core_phys_opt
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core_phys_opt rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.112ns (48.276%)  route 0.120ns (51.724%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    1.046ns
    Clock Pessimism Removal (CPR):    -0.150ns
  Clock Net Delay (Source):      1.511ns (routing 0.980ns, distribution 0.531ns)
  Clock Net Delay (Destination): 1.601ns (routing 0.584ns, distribution 1.017ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     0.180 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.207    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.222 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.627    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.443    -1.816 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167    -1.649    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.622 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.130    -0.492    clk_gen_i0/clk_out2
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.465 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.511     1.046    samp_gen_i0/CLK
    SLICE_X60Y85         FDRE                                         r  samp_gen_i0/samp_val_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y85         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.095 f  samp_gen_i0/samp_val_reg/Q
                         net (fo=7, routed)           0.104     1.199    dac_spi_i0/samp_val
    SLICE_X60Y84         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.063     1.262 r  dac_spi_i0/bit_cnt[0]_i_1/O
                         net (fo=1, routed)           0.016     1.278    dac_spi_i0/bit_cnt[0]_i_1_n_0
    SLICE_X60Y84         FDRE                                         r  dac_spi_i0/bit_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.511     0.512 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.555    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.577 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.034    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.096    -2.062 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209    -1.853    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.822 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         1.601    -0.221    dac_spi_i0/clk_out2
    SLICE_X60Y84         FDRE                                         r  dac_spi_i0/bit_cnt_reg[0]/C
                         clock pessimism              0.150    -0.071    
    SLICE_X60Y84         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056    -0.015    dac_spi_i0/bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.015    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  1.293    

Slack (MET) :             1.333ns  (arrival time - required time)
  Source:                 samp_gen_i0/samp_val_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            dac_spi_i0/active_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core_phys_opt
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core_phys_opt rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.144ns (52.174%)  route 0.132ns (47.826%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.217ns
    Source Clock Delay      (SCD):    1.046ns
    Clock Pessimism Removal (CPR):    -0.150ns
  Clock Net Delay (Source):      1.511ns (routing 0.980ns, distribution 0.531ns)
  Clock Net Delay (Destination): 1.605ns (routing 0.584ns, distribution 1.021ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     0.180 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.207    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.222 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.627    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.443    -1.816 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167    -1.649    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.622 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.130    -0.492    clk_gen_i0/clk_out2
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.465 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.511     1.046    samp_gen_i0/CLK
    SLICE_X60Y85         FDRE                                         r  samp_gen_i0/samp_val_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y85         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.095 r  samp_gen_i0/samp_val_reg/Q
                         net (fo=7, routed)           0.081     1.176    clk_gen_i0/clk_div_i0/samp_val
    SLICE_X60Y83         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.065     1.241 r  clk_gen_i0/clk_div_i0/bit_cnt[4]_i_4/O
                         net (fo=3, routed)           0.035     1.276    dac_spi_i0/active
    SLICE_X60Y83         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.030     1.306 r  dac_spi_i0/active_i_1__0/O
                         net (fo=1, routed)           0.016     1.322    dac_spi_i0/active_i_1__0_n_0
    SLICE_X60Y83         FDRE                                         r  dac_spi_i0/active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.511     0.512 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.555    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.577 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.034    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.096    -2.062 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209    -1.853    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.822 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         1.605    -0.217    dac_spi_i0/clk_out2
    SLICE_X60Y83         FDRE                                         r  dac_spi_i0/active_reg/C
                         clock pessimism              0.150    -0.067    
    SLICE_X60Y83         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056    -0.011    dac_spi_i0/active_reg
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  1.333    

Slack (MET) :             1.338ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_clk_samp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            samp_gen_i0/led_clk_tx_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core_phys_opt
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core_phys_opt rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.048ns (20.513%)  route 0.186ns (79.487%))
  Logic Levels:           0  
  Clock Path Skew:        -1.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.245ns
    Source Clock Delay      (SCD):    1.065ns
    Clock Pessimism Removal (CPR):    -0.150ns
  Clock Net Delay (Source):      1.530ns (routing 0.980ns, distribution 0.550ns)
  Clock Net Delay (Destination): 1.577ns (routing 0.584ns, distribution 0.993ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     0.180 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.207    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.222 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.627    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.443    -1.816 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167    -1.649    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.622 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.130    -0.492    clk_gen_i0/clk_out2
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.465 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.530     1.065    samp_gen_i0/CLK
    SLICE_X52Y77         FDRE                                         r  samp_gen_i0/led_clk_samp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y77         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.113 r  samp_gen_i0/led_clk_samp_reg[1]/Q
                         net (fo=1, routed)           0.186     1.299    samp_gen_i0/led_clk_samp[1]
    SLICE_X51Y71         FDRE                                         r  samp_gen_i0/led_clk_tx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.511     0.512 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.555    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.577 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.034    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.096    -2.062 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209    -1.853    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.822 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         1.577    -0.245    samp_gen_i0/clk_out2
    SLICE_X51Y71         FDRE                                         r  samp_gen_i0/led_clk_tx_reg[1]/C
                         clock pessimism              0.150    -0.095    
    SLICE_X51Y71         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.056    -0.039    samp_gen_i0/led_clk_tx_reg[1]
  -------------------------------------------------------------------
                         required time                          0.039    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  1.338    

Slack (MET) :             1.345ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_clk_samp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            samp_gen_i0/led_clk_tx_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core_phys_opt
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core_phys_opt rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.049ns (20.675%)  route 0.188ns (79.325%))
  Logic Levels:           0  
  Clock Path Skew:        -1.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    1.065ns
    Clock Pessimism Removal (CPR):    -0.150ns
  Clock Net Delay (Source):      1.530ns (routing 0.980ns, distribution 0.550ns)
  Clock Net Delay (Destination): 1.574ns (routing 0.584ns, distribution 0.990ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     0.180 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.207    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.222 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.627    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.443    -1.816 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167    -1.649    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.622 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.130    -0.492    clk_gen_i0/clk_out2
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.465 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.530     1.065    samp_gen_i0/CLK
    SLICE_X52Y77         FDRE                                         r  samp_gen_i0/led_clk_samp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y77         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.049     1.114 r  samp_gen_i0/led_clk_samp_reg[3]/Q
                         net (fo=1, routed)           0.188     1.302    samp_gen_i0/led_clk_samp[3]
    SLICE_X51Y71         FDRE                                         r  samp_gen_i0/led_clk_tx_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.511     0.512 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.555    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.577 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.034    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.096    -2.062 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209    -1.853    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.822 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         1.574    -0.248    samp_gen_i0/clk_out2
    SLICE_X51Y71         FDRE                                         r  samp_gen_i0/led_clk_tx_reg[3]/C
                         clock pessimism              0.150    -0.098    
    SLICE_X51Y71         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.055    -0.043    samp_gen_i0/led_clk_tx_reg[3]
  -------------------------------------------------------------------
                         required time                          0.043    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  1.345    

Slack (MET) :             1.357ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_clk_samp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            samp_gen_i0/led_clk_tx_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core_phys_opt
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core_phys_opt rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.049ns (19.368%)  route 0.204ns (80.632%))
  Logic Levels:           0  
  Clock Path Skew:        -1.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.245ns
    Source Clock Delay      (SCD):    1.065ns
    Clock Pessimism Removal (CPR):    -0.150ns
  Clock Net Delay (Source):      1.530ns (routing 0.980ns, distribution 0.550ns)
  Clock Net Delay (Destination): 1.577ns (routing 0.584ns, distribution 0.993ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     0.180 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.207    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.222 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.627    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.443    -1.816 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167    -1.649    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.622 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.130    -0.492    clk_gen_i0/clk_out2
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.465 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.530     1.065    samp_gen_i0/CLK
    SLICE_X52Y77         FDRE                                         r  samp_gen_i0/led_clk_samp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y77         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.114 r  samp_gen_i0/led_clk_samp_reg[0]/Q
                         net (fo=1, routed)           0.204     1.318    samp_gen_i0/led_clk_samp[0]
    SLICE_X51Y71         FDRE                                         r  samp_gen_i0/led_clk_tx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.511     0.512 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.555    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.577 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.034    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.096    -2.062 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209    -1.853    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.822 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         1.577    -0.245    samp_gen_i0/clk_out2
    SLICE_X51Y71         FDRE                                         r  samp_gen_i0/led_clk_tx_reg[0]/C
                         clock pessimism              0.150    -0.095    
    SLICE_X51Y71         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056    -0.039    samp_gen_i0/led_clk_tx_reg[0]
  -------------------------------------------------------------------
                         required time                          0.039    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  1.357    

Slack (MET) :             1.366ns  (arrival time - required time)
  Source:                 samp_gen_i0/samp_val_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            dac_spi_i0/bit_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core_phys_opt
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core_phys_opt rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.144ns (46.753%)  route 0.164ns (53.247%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.218ns
    Source Clock Delay      (SCD):    1.046ns
    Clock Pessimism Removal (CPR):    -0.150ns
  Clock Net Delay (Source):      1.511ns (routing 0.980ns, distribution 0.531ns)
  Clock Net Delay (Destination): 1.604ns (routing 0.584ns, distribution 1.020ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     0.180 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.207    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.222 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.627    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.443    -1.816 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167    -1.649    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.622 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.130    -0.492    clk_gen_i0/clk_out2
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.465 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.511     1.046    samp_gen_i0/CLK
    SLICE_X60Y85         FDRE                                         r  samp_gen_i0/samp_val_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y85         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.095 r  samp_gen_i0/samp_val_reg/Q
                         net (fo=7, routed)           0.081     1.176    clk_gen_i0/clk_div_i0/samp_val
    SLICE_X60Y83         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.065     1.241 r  clk_gen_i0/clk_div_i0/bit_cnt[4]_i_4/O
                         net (fo=3, routed)           0.067     1.308    dac_spi_i0/active
    SLICE_X60Y84         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.030     1.338 r  dac_spi_i0/bit_cnt[4]_i_2/O
                         net (fo=1, routed)           0.016     1.354    dac_spi_i0/bit_cnt[4]_i_2_n_0
    SLICE_X60Y84         FDRE                                         r  dac_spi_i0/bit_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.511     0.512 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.555    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.577 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.034    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.096    -2.062 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209    -1.853    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.822 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         1.604    -0.218    dac_spi_i0/clk_out2
    SLICE_X60Y84         FDRE                                         r  dac_spi_i0/bit_cnt_reg[4]/C
                         clock pessimism              0.150    -0.068    
    SLICE_X60Y84         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056    -0.012    dac_spi_i0/bit_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.012    
                         arrival time                           1.354    
  -------------------------------------------------------------------
                         slack                                  1.366    

Slack (MET) :             1.368ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_clk_samp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            samp_gen_i0/led_clk_tx_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core_phys_opt
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core_phys_opt rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.048ns (18.182%)  route 0.216ns (81.818%))
  Logic Levels:           0  
  Clock Path Skew:        -1.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.245ns
    Source Clock Delay      (SCD):    1.065ns
    Clock Pessimism Removal (CPR):    -0.150ns
  Clock Net Delay (Source):      1.530ns (routing 0.980ns, distribution 0.550ns)
  Clock Net Delay (Destination): 1.577ns (routing 0.584ns, distribution 0.993ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     0.180 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.207    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.222 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.627    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.443    -1.816 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167    -1.649    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.622 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.130    -0.492    clk_gen_i0/clk_out2
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.465 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.530     1.065    samp_gen_i0/CLK
    SLICE_X52Y77         FDRE                                         r  samp_gen_i0/led_clk_samp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y77         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.048     1.113 r  samp_gen_i0/led_clk_samp_reg[5]/Q
                         net (fo=1, routed)           0.216     1.329    samp_gen_i0/led_clk_samp[5]
    SLICE_X51Y71         FDRE                                         r  samp_gen_i0/led_clk_tx_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.511     0.512 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.555    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.577 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.034    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.096    -2.062 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209    -1.853    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.822 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         1.577    -0.245    samp_gen_i0/clk_out2
    SLICE_X51Y71         FDRE                                         r  samp_gen_i0/led_clk_tx_reg[5]/C
                         clock pessimism              0.150    -0.095    
    SLICE_X51Y71         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.056    -0.039    samp_gen_i0/led_clk_tx_reg[5]
  -------------------------------------------------------------------
                         required time                          0.039    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  1.368    

Slack (MET) :             1.370ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_clk_samp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            samp_gen_i0/led_clk_tx_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core_phys_opt
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core_phys_opt rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.048ns (18.045%)  route 0.218ns (81.955%))
  Logic Levels:           0  
  Clock Path Skew:        -1.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.245ns
    Source Clock Delay      (SCD):    1.065ns
    Clock Pessimism Removal (CPR):    -0.150ns
  Clock Net Delay (Source):      1.530ns (routing 0.980ns, distribution 0.550ns)
  Clock Net Delay (Destination): 1.577ns (routing 0.584ns, distribution 0.993ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     0.180 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.207    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.222 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.627    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.443    -1.816 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167    -1.649    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.622 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.130    -0.492    clk_gen_i0/clk_out2
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.465 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.530     1.065    samp_gen_i0/CLK
    SLICE_X52Y77         FDRE                                         r  samp_gen_i0/led_clk_samp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y77         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     1.113 r  samp_gen_i0/led_clk_samp_reg[7]/Q
                         net (fo=1, routed)           0.218     1.331    samp_gen_i0/led_clk_samp[7]
    SLICE_X51Y71         FDRE                                         r  samp_gen_i0/led_clk_tx_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.511     0.512 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.555    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.577 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.034    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.096    -2.062 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209    -1.853    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.822 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         1.577    -0.245    samp_gen_i0/clk_out2
    SLICE_X51Y71         FDRE                                         r  samp_gen_i0/led_clk_tx_reg[7]/C
                         clock pessimism              0.150    -0.095    
    SLICE_X51Y71         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.056    -0.039    samp_gen_i0/led_clk_tx_reg[7]
  -------------------------------------------------------------------
                         required time                          0.039    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  1.370    





---------------------------------------------------------------------------------------------------
From Clock:  clk_tx_virtual
  To Clock:  clk_out2_clk_core_phys_opt

Setup :            0  Failing Endpoints,  Worst Slack        1.315ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.413ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.315ns  (required time - arrival time)
  Source:                 lb_sel_pin
                            (input port clocked by clk_tx_virtual  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core_phys_opt
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_out2_clk_core_phys_opt rise@5.161ns - clk_tx_virtual rise@0.000ns)
  Data Path Delay:        2.254ns  (logic 0.815ns (36.154%)  route 1.439ns (63.846%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.473ns = ( 4.687 - 5.161 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Destination): 2.676ns (routing 0.991ns, distribution 1.685ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_virtual rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    AH8                                               0.000     1.000 r  lb_sel_pin (IN)
                         net (fo=0)                   0.000     1.000    IBUF_lb_sel_i0/I
    AH8                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.772     1.772 r  IBUF_lb_sel_i0/INBUF_INST/O
                         net (fo=1, routed)           0.092     1.864    IBUF_lb_sel_i0/OUT
    AH8                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     1.907 r  IBUF_lb_sel_i0/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.347     3.254    lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/lb_sel_i
    SLICE_X50Y45         FDRE                                         r  lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                      5.161     5.161 r  
    AG12                                              0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     5.162    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     5.340 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.399    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.431 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.209    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.645     1.564 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372     1.936    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.011 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.676     4.687    lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/clk_out2
    SLICE_X50Y45         FDRE                                         r  lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta_reg/C
                         clock pessimism              0.000     4.687    
                         clock uncertainty           -0.180     4.508    
    SLICE_X50Y45         FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.061     4.569    lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta_reg
  -------------------------------------------------------------------
                         required time                          4.569    
                         arrival time                          -3.254    
  -------------------------------------------------------------------
                         slack                                  1.315    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.413ns  (arrival time - required time)
  Source:                 lb_sel_pin
                            (input port clocked by clk_tx_virtual  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core_phys_opt
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core_phys_opt rise@0.000ns - clk_tx_virtual rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.400ns (43.834%)  route 0.513ns (56.166%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        -0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.234ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Destination): 1.588ns (routing 0.584ns, distribution 1.004ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_virtual rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    AH8                                               0.000     0.500 r  lb_sel_pin (IN)
                         net (fo=0)                   0.000     0.500    IBUF_lb_sel_i0/I
    AH8                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.385     0.885 r  IBUF_lb_sel_i0/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.910    IBUF_lb_sel_i0/OUT
    AH8                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.925 r  IBUF_lb_sel_i0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.488     1.413    lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/lb_sel_i
    SLICE_X50Y45         FDRE                                         r  lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.511     0.512 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.555    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.577 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.034    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.096    -2.062 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209    -1.853    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.822 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         1.588    -0.234    lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/clk_out2
    SLICE_X50Y45         FDRE                                         r  lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta_reg/C
                         clock pessimism              0.000    -0.234    
                         clock uncertainty            0.180    -0.054    
    SLICE_X50Y45         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.055     0.001    lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta_reg
  -------------------------------------------------------------------
                         required time                         -0.001    
                         arrival time                           1.413    
  -------------------------------------------------------------------
                         slack                                  1.413    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_core_phys_opt
  To Clock:  clk_samp

Setup :           10  Failing Endpoints,  Worst Slack       -0.607ns,  Total Violation       -5.784ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.607ns  (required time - arrival time)
  Source:                 clkx_nsamp_i0/bus_dst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            samp_gen_i0/samp_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_samp rise@165.145ns - clk_out2_clk_core_phys_opt rise@159.984ns)
  Data Path Delay:        7.863ns  (logic 0.773ns (9.831%)  route 7.090ns (90.169%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        2.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.014ns = ( 167.158 - 165.145 ) 
    Source Clock Delay      (SCD):    0.011ns = ( 159.995 - 159.984 ) 
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.985ns (routing 1.078ns, distribution 1.907ns)
  Clock Net Delay (Destination): 2.910ns (routing 1.781ns, distribution 1.129ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                    159.984   159.984 r  
    AG12                                              0.000   159.984 r  clk_pin_p (IN)
                         net (fo=0)                   0.001   159.985    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.499   160.484 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094   160.578    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043   160.621 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865   161.486    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.996   156.490 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437   156.927    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083   157.010 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.985   159.995    clkx_nsamp_i0/clk_out2
    SLICE_X50Y86         FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y86         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117   160.112 r  clkx_nsamp_i0/bus_dst_reg[0]/Q
                         net (fo=5, routed)           1.040   161.152    clkx_nsamp_i0/bus_dst[0]
    SLICE_X51Y87         LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.188   161.340 f  clkx_nsamp_i0/doing_read_i_14/O
                         net (fo=1, routed)           0.756   162.096    clkx_nsamp_i0/doing_read_i_14_n_0
    SLICE_X51Y87         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.132   162.228 f  clkx_nsamp_i0/doing_read_i_10/O
                         net (fo=1, routed)           0.506   162.734    clkx_nsamp_i0/doing_read_i_10_n_0
    SLICE_X50Y87         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.193   162.927 f  clkx_nsamp_i0/doing_read_i_6/O
                         net (fo=1, routed)           0.927   163.854    clkx_nsamp_i0/doing_read_i_6_n_0
    SLICE_X51Y87         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072   163.926 r  clkx_nsamp_i0/doing_read_i_3/O
                         net (fo=5, routed)           1.176   165.102    samp_gen_i0/meta_harden_samp_gen_go_i0/samp_cnt_done__19
    SLICE_X50Y89         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.071   165.173 r  samp_gen_i0/meta_harden_samp_gen_go_i0/samp_cnt[9]_i_1/O
                         net (fo=10, routed)          2.685   167.858    samp_gen_i0/meta_harden_samp_gen_go_i0_n_4
    SLICE_X50Y87         FDRE                                         r  samp_gen_i0/samp_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    165.145   165.145 r  
    AG12                                              0.000   165.145 r  clk_pin_p (IN)
                         net (fo=0)                   0.001   165.146    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179   165.324 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059   165.383    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032   165.415 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778   166.193    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.645   161.548 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372   161.920    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   161.995 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         2.178   164.173    clk_gen_i0/clk_out2
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   164.248 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          2.910   167.158    samp_gen_i0/CLK
    SLICE_X50Y87         FDRE                                         r  samp_gen_i0/samp_cnt_reg[6]/C
                         clock pessimism              0.247   167.405    
                         clock uncertainty           -0.071   167.335    
    SLICE_X50Y87         FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.084   167.251    samp_gen_i0/samp_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                        167.251    
                         arrival time                        -167.858    
  -------------------------------------------------------------------
                         slack                                 -0.607    

Slack (VIOLATED) :        -0.607ns  (required time - arrival time)
  Source:                 clkx_nsamp_i0/bus_dst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            samp_gen_i0/samp_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_samp rise@165.145ns - clk_out2_clk_core_phys_opt rise@159.984ns)
  Data Path Delay:        7.863ns  (logic 0.773ns (9.831%)  route 7.090ns (90.169%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        2.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.014ns = ( 167.158 - 165.145 ) 
    Source Clock Delay      (SCD):    0.011ns = ( 159.995 - 159.984 ) 
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.985ns (routing 1.078ns, distribution 1.907ns)
  Clock Net Delay (Destination): 2.910ns (routing 1.781ns, distribution 1.129ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                    159.984   159.984 r  
    AG12                                              0.000   159.984 r  clk_pin_p (IN)
                         net (fo=0)                   0.001   159.985    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.499   160.484 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094   160.578    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043   160.621 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865   161.486    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.996   156.490 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437   156.927    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083   157.010 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.985   159.995    clkx_nsamp_i0/clk_out2
    SLICE_X50Y86         FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y86         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117   160.112 r  clkx_nsamp_i0/bus_dst_reg[0]/Q
                         net (fo=5, routed)           1.040   161.152    clkx_nsamp_i0/bus_dst[0]
    SLICE_X51Y87         LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.188   161.340 f  clkx_nsamp_i0/doing_read_i_14/O
                         net (fo=1, routed)           0.756   162.096    clkx_nsamp_i0/doing_read_i_14_n_0
    SLICE_X51Y87         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.132   162.228 f  clkx_nsamp_i0/doing_read_i_10/O
                         net (fo=1, routed)           0.506   162.734    clkx_nsamp_i0/doing_read_i_10_n_0
    SLICE_X50Y87         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.193   162.927 f  clkx_nsamp_i0/doing_read_i_6/O
                         net (fo=1, routed)           0.927   163.854    clkx_nsamp_i0/doing_read_i_6_n_0
    SLICE_X51Y87         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072   163.926 r  clkx_nsamp_i0/doing_read_i_3/O
                         net (fo=5, routed)           1.176   165.102    samp_gen_i0/meta_harden_samp_gen_go_i0/samp_cnt_done__19
    SLICE_X50Y89         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.071   165.173 r  samp_gen_i0/meta_harden_samp_gen_go_i0/samp_cnt[9]_i_1/O
                         net (fo=10, routed)          2.685   167.858    samp_gen_i0/meta_harden_samp_gen_go_i0_n_4
    SLICE_X50Y87         FDRE                                         r  samp_gen_i0/samp_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    165.145   165.145 r  
    AG12                                              0.000   165.145 r  clk_pin_p (IN)
                         net (fo=0)                   0.001   165.146    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179   165.324 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059   165.383    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032   165.415 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778   166.193    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.645   161.548 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372   161.920    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   161.995 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         2.178   164.173    clk_gen_i0/clk_out2
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   164.248 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          2.910   167.158    samp_gen_i0/CLK
    SLICE_X50Y87         FDRE                                         r  samp_gen_i0/samp_cnt_reg[8]/C
                         clock pessimism              0.247   167.405    
                         clock uncertainty           -0.071   167.335    
    SLICE_X50Y87         FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.084   167.251    samp_gen_i0/samp_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                        167.251    
                         arrival time                        -167.858    
  -------------------------------------------------------------------
                         slack                                 -0.607    

Slack (VIOLATED) :        -0.605ns  (required time - arrival time)
  Source:                 clkx_nsamp_i0/bus_dst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            samp_gen_i0/samp_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_samp rise@165.145ns - clk_out2_clk_core_phys_opt rise@159.984ns)
  Data Path Delay:        7.863ns  (logic 0.773ns (9.831%)  route 7.090ns (90.169%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        2.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.014ns = ( 167.158 - 165.145 ) 
    Source Clock Delay      (SCD):    0.011ns = ( 159.995 - 159.984 ) 
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.985ns (routing 1.078ns, distribution 1.907ns)
  Clock Net Delay (Destination): 2.910ns (routing 1.781ns, distribution 1.129ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                    159.984   159.984 r  
    AG12                                              0.000   159.984 r  clk_pin_p (IN)
                         net (fo=0)                   0.001   159.985    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.499   160.484 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094   160.578    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043   160.621 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865   161.486    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.996   156.490 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437   156.927    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083   157.010 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.985   159.995    clkx_nsamp_i0/clk_out2
    SLICE_X50Y86         FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y86         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117   160.112 r  clkx_nsamp_i0/bus_dst_reg[0]/Q
                         net (fo=5, routed)           1.040   161.152    clkx_nsamp_i0/bus_dst[0]
    SLICE_X51Y87         LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.188   161.340 f  clkx_nsamp_i0/doing_read_i_14/O
                         net (fo=1, routed)           0.756   162.096    clkx_nsamp_i0/doing_read_i_14_n_0
    SLICE_X51Y87         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.132   162.228 f  clkx_nsamp_i0/doing_read_i_10/O
                         net (fo=1, routed)           0.506   162.734    clkx_nsamp_i0/doing_read_i_10_n_0
    SLICE_X50Y87         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.193   162.927 f  clkx_nsamp_i0/doing_read_i_6/O
                         net (fo=1, routed)           0.927   163.854    clkx_nsamp_i0/doing_read_i_6_n_0
    SLICE_X51Y87         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072   163.926 r  clkx_nsamp_i0/doing_read_i_3/O
                         net (fo=5, routed)           1.176   165.102    samp_gen_i0/meta_harden_samp_gen_go_i0/samp_cnt_done__19
    SLICE_X50Y89         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.071   165.173 r  samp_gen_i0/meta_harden_samp_gen_go_i0/samp_cnt[9]_i_1/O
                         net (fo=10, routed)          2.685   167.858    samp_gen_i0/meta_harden_samp_gen_go_i0_n_4
    SLICE_X50Y87         FDRE                                         r  samp_gen_i0/samp_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    165.145   165.145 r  
    AG12                                              0.000   165.145 r  clk_pin_p (IN)
                         net (fo=0)                   0.001   165.146    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179   165.324 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059   165.383    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032   165.415 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778   166.193    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.645   161.548 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372   161.920    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   161.995 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         2.178   164.173    clk_gen_i0/clk_out2
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   164.248 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          2.910   167.158    samp_gen_i0/CLK
    SLICE_X50Y87         FDRE                                         r  samp_gen_i0/samp_cnt_reg[7]/C
                         clock pessimism              0.247   167.405    
                         clock uncertainty           -0.071   167.335    
    SLICE_X50Y87         FDRE (Setup_DFF2_SLICEM_C_R)
                                                     -0.082   167.253    samp_gen_i0/samp_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                        167.253    
                         arrival time                        -167.858    
  -------------------------------------------------------------------
                         slack                                 -0.605    

Slack (VIOLATED) :        -0.605ns  (required time - arrival time)
  Source:                 clkx_nsamp_i0/bus_dst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            samp_gen_i0/samp_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_samp rise@165.145ns - clk_out2_clk_core_phys_opt rise@159.984ns)
  Data Path Delay:        7.863ns  (logic 0.773ns (9.831%)  route 7.090ns (90.169%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        2.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.014ns = ( 167.158 - 165.145 ) 
    Source Clock Delay      (SCD):    0.011ns = ( 159.995 - 159.984 ) 
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.985ns (routing 1.078ns, distribution 1.907ns)
  Clock Net Delay (Destination): 2.910ns (routing 1.781ns, distribution 1.129ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                    159.984   159.984 r  
    AG12                                              0.000   159.984 r  clk_pin_p (IN)
                         net (fo=0)                   0.001   159.985    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.499   160.484 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094   160.578    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043   160.621 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865   161.486    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.996   156.490 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437   156.927    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083   157.010 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.985   159.995    clkx_nsamp_i0/clk_out2
    SLICE_X50Y86         FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y86         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117   160.112 r  clkx_nsamp_i0/bus_dst_reg[0]/Q
                         net (fo=5, routed)           1.040   161.152    clkx_nsamp_i0/bus_dst[0]
    SLICE_X51Y87         LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.188   161.340 f  clkx_nsamp_i0/doing_read_i_14/O
                         net (fo=1, routed)           0.756   162.096    clkx_nsamp_i0/doing_read_i_14_n_0
    SLICE_X51Y87         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.132   162.228 f  clkx_nsamp_i0/doing_read_i_10/O
                         net (fo=1, routed)           0.506   162.734    clkx_nsamp_i0/doing_read_i_10_n_0
    SLICE_X50Y87         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.193   162.927 f  clkx_nsamp_i0/doing_read_i_6/O
                         net (fo=1, routed)           0.927   163.854    clkx_nsamp_i0/doing_read_i_6_n_0
    SLICE_X51Y87         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072   163.926 r  clkx_nsamp_i0/doing_read_i_3/O
                         net (fo=5, routed)           1.176   165.102    samp_gen_i0/meta_harden_samp_gen_go_i0/samp_cnt_done__19
    SLICE_X50Y89         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.071   165.173 r  samp_gen_i0/meta_harden_samp_gen_go_i0/samp_cnt[9]_i_1/O
                         net (fo=10, routed)          2.685   167.858    samp_gen_i0/meta_harden_samp_gen_go_i0_n_4
    SLICE_X50Y87         FDRE                                         r  samp_gen_i0/samp_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    165.145   165.145 r  
    AG12                                              0.000   165.145 r  clk_pin_p (IN)
                         net (fo=0)                   0.001   165.146    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179   165.324 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059   165.383    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032   165.415 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778   166.193    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.645   161.548 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372   161.920    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   161.995 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         2.178   164.173    clk_gen_i0/clk_out2
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   164.248 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          2.910   167.158    samp_gen_i0/CLK
    SLICE_X50Y87         FDRE                                         r  samp_gen_i0/samp_cnt_reg[9]/C
                         clock pessimism              0.247   167.405    
                         clock uncertainty           -0.071   167.335    
    SLICE_X50Y87         FDRE (Setup_CFF2_SLICEM_C_R)
                                                     -0.082   167.253    samp_gen_i0/samp_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                        167.253    
                         arrival time                        -167.858    
  -------------------------------------------------------------------
                         slack                                 -0.605    

Slack (VIOLATED) :        -0.561ns  (required time - arrival time)
  Source:                 clkx_nsamp_i0/bus_dst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            samp_gen_i0/samp_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_samp rise@165.145ns - clk_out2_clk_core_phys_opt rise@159.984ns)
  Data Path Delay:        7.812ns  (logic 0.773ns (9.895%)  route 7.039ns (90.105%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        2.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.009ns = ( 167.153 - 165.145 ) 
    Source Clock Delay      (SCD):    0.011ns = ( 159.995 - 159.984 ) 
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.985ns (routing 1.078ns, distribution 1.907ns)
  Clock Net Delay (Destination): 2.905ns (routing 1.781ns, distribution 1.124ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                    159.984   159.984 r  
    AG12                                              0.000   159.984 r  clk_pin_p (IN)
                         net (fo=0)                   0.001   159.985    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.499   160.484 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094   160.578    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043   160.621 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865   161.486    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.996   156.490 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437   156.927    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083   157.010 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.985   159.995    clkx_nsamp_i0/clk_out2
    SLICE_X50Y86         FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y86         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117   160.112 r  clkx_nsamp_i0/bus_dst_reg[0]/Q
                         net (fo=5, routed)           1.040   161.152    clkx_nsamp_i0/bus_dst[0]
    SLICE_X51Y87         LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.188   161.340 f  clkx_nsamp_i0/doing_read_i_14/O
                         net (fo=1, routed)           0.756   162.096    clkx_nsamp_i0/doing_read_i_14_n_0
    SLICE_X51Y87         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.132   162.228 f  clkx_nsamp_i0/doing_read_i_10/O
                         net (fo=1, routed)           0.506   162.734    clkx_nsamp_i0/doing_read_i_10_n_0
    SLICE_X50Y87         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.193   162.927 f  clkx_nsamp_i0/doing_read_i_6/O
                         net (fo=1, routed)           0.927   163.854    clkx_nsamp_i0/doing_read_i_6_n_0
    SLICE_X51Y87         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072   163.926 r  clkx_nsamp_i0/doing_read_i_3/O
                         net (fo=5, routed)           1.176   165.102    samp_gen_i0/meta_harden_samp_gen_go_i0/samp_cnt_done__19
    SLICE_X50Y89         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.071   165.173 r  samp_gen_i0/meta_harden_samp_gen_go_i0/samp_cnt[9]_i_1/O
                         net (fo=10, routed)          2.634   167.807    samp_gen_i0/meta_harden_samp_gen_go_i0_n_4
    SLICE_X49Y88         FDRE                                         r  samp_gen_i0/samp_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    165.145   165.145 r  
    AG12                                              0.000   165.145 r  clk_pin_p (IN)
                         net (fo=0)                   0.001   165.146    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179   165.324 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059   165.383    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032   165.415 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778   166.193    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.645   161.548 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372   161.920    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   161.995 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         2.178   164.173    clk_gen_i0/clk_out2
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   164.248 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          2.905   167.153    samp_gen_i0/CLK
    SLICE_X49Y88         FDRE                                         r  samp_gen_i0/samp_cnt_reg[1]/C
                         clock pessimism              0.247   167.400    
                         clock uncertainty           -0.071   167.330    
    SLICE_X49Y88         FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.084   167.246    samp_gen_i0/samp_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                        167.246    
                         arrival time                        -167.807    
  -------------------------------------------------------------------
                         slack                                 -0.561    

Slack (VIOLATED) :        -0.561ns  (required time - arrival time)
  Source:                 clkx_nsamp_i0/bus_dst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            samp_gen_i0/samp_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_samp rise@165.145ns - clk_out2_clk_core_phys_opt rise@159.984ns)
  Data Path Delay:        7.812ns  (logic 0.773ns (9.895%)  route 7.039ns (90.105%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        2.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.009ns = ( 167.153 - 165.145 ) 
    Source Clock Delay      (SCD):    0.011ns = ( 159.995 - 159.984 ) 
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.985ns (routing 1.078ns, distribution 1.907ns)
  Clock Net Delay (Destination): 2.905ns (routing 1.781ns, distribution 1.124ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                    159.984   159.984 r  
    AG12                                              0.000   159.984 r  clk_pin_p (IN)
                         net (fo=0)                   0.001   159.985    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.499   160.484 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094   160.578    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043   160.621 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865   161.486    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.996   156.490 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437   156.927    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083   157.010 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.985   159.995    clkx_nsamp_i0/clk_out2
    SLICE_X50Y86         FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y86         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117   160.112 r  clkx_nsamp_i0/bus_dst_reg[0]/Q
                         net (fo=5, routed)           1.040   161.152    clkx_nsamp_i0/bus_dst[0]
    SLICE_X51Y87         LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.188   161.340 f  clkx_nsamp_i0/doing_read_i_14/O
                         net (fo=1, routed)           0.756   162.096    clkx_nsamp_i0/doing_read_i_14_n_0
    SLICE_X51Y87         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.132   162.228 f  clkx_nsamp_i0/doing_read_i_10/O
                         net (fo=1, routed)           0.506   162.734    clkx_nsamp_i0/doing_read_i_10_n_0
    SLICE_X50Y87         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.193   162.927 f  clkx_nsamp_i0/doing_read_i_6/O
                         net (fo=1, routed)           0.927   163.854    clkx_nsamp_i0/doing_read_i_6_n_0
    SLICE_X51Y87         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072   163.926 r  clkx_nsamp_i0/doing_read_i_3/O
                         net (fo=5, routed)           1.176   165.102    samp_gen_i0/meta_harden_samp_gen_go_i0/samp_cnt_done__19
    SLICE_X50Y89         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.071   165.173 r  samp_gen_i0/meta_harden_samp_gen_go_i0/samp_cnt[9]_i_1/O
                         net (fo=10, routed)          2.634   167.807    samp_gen_i0/meta_harden_samp_gen_go_i0_n_4
    SLICE_X49Y88         FDRE                                         r  samp_gen_i0/samp_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    165.145   165.145 r  
    AG12                                              0.000   165.145 r  clk_pin_p (IN)
                         net (fo=0)                   0.001   165.146    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179   165.324 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059   165.383    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032   165.415 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778   166.193    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.645   161.548 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372   161.920    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   161.995 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         2.178   164.173    clk_gen_i0/clk_out2
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   164.248 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          2.905   167.153    samp_gen_i0/CLK
    SLICE_X49Y88         FDRE                                         r  samp_gen_i0/samp_cnt_reg[3]/C
                         clock pessimism              0.247   167.400    
                         clock uncertainty           -0.071   167.330    
    SLICE_X49Y88         FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.084   167.246    samp_gen_i0/samp_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                        167.246    
                         arrival time                        -167.807    
  -------------------------------------------------------------------
                         slack                                 -0.561    

Slack (VIOLATED) :        -0.561ns  (required time - arrival time)
  Source:                 clkx_nsamp_i0/bus_dst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            samp_gen_i0/samp_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_samp rise@165.145ns - clk_out2_clk_core_phys_opt rise@159.984ns)
  Data Path Delay:        7.812ns  (logic 0.773ns (9.895%)  route 7.039ns (90.105%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        2.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.009ns = ( 167.153 - 165.145 ) 
    Source Clock Delay      (SCD):    0.011ns = ( 159.995 - 159.984 ) 
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.985ns (routing 1.078ns, distribution 1.907ns)
  Clock Net Delay (Destination): 2.905ns (routing 1.781ns, distribution 1.124ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                    159.984   159.984 r  
    AG12                                              0.000   159.984 r  clk_pin_p (IN)
                         net (fo=0)                   0.001   159.985    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.499   160.484 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094   160.578    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043   160.621 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865   161.486    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.996   156.490 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437   156.927    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083   157.010 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.985   159.995    clkx_nsamp_i0/clk_out2
    SLICE_X50Y86         FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y86         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117   160.112 r  clkx_nsamp_i0/bus_dst_reg[0]/Q
                         net (fo=5, routed)           1.040   161.152    clkx_nsamp_i0/bus_dst[0]
    SLICE_X51Y87         LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.188   161.340 f  clkx_nsamp_i0/doing_read_i_14/O
                         net (fo=1, routed)           0.756   162.096    clkx_nsamp_i0/doing_read_i_14_n_0
    SLICE_X51Y87         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.132   162.228 f  clkx_nsamp_i0/doing_read_i_10/O
                         net (fo=1, routed)           0.506   162.734    clkx_nsamp_i0/doing_read_i_10_n_0
    SLICE_X50Y87         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.193   162.927 f  clkx_nsamp_i0/doing_read_i_6/O
                         net (fo=1, routed)           0.927   163.854    clkx_nsamp_i0/doing_read_i_6_n_0
    SLICE_X51Y87         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072   163.926 r  clkx_nsamp_i0/doing_read_i_3/O
                         net (fo=5, routed)           1.176   165.102    samp_gen_i0/meta_harden_samp_gen_go_i0/samp_cnt_done__19
    SLICE_X50Y89         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.071   165.173 r  samp_gen_i0/meta_harden_samp_gen_go_i0/samp_cnt[9]_i_1/O
                         net (fo=10, routed)          2.634   167.807    samp_gen_i0/meta_harden_samp_gen_go_i0_n_4
    SLICE_X49Y88         FDRE                                         r  samp_gen_i0/samp_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    165.145   165.145 r  
    AG12                                              0.000   165.145 r  clk_pin_p (IN)
                         net (fo=0)                   0.001   165.146    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179   165.324 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059   165.383    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032   165.415 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778   166.193    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.645   161.548 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372   161.920    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   161.995 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         2.178   164.173    clk_gen_i0/clk_out2
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   164.248 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          2.905   167.153    samp_gen_i0/CLK
    SLICE_X49Y88         FDRE                                         r  samp_gen_i0/samp_cnt_reg[5]/C
                         clock pessimism              0.247   167.400    
                         clock uncertainty           -0.071   167.330    
    SLICE_X49Y88         FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.084   167.246    samp_gen_i0/samp_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                        167.246    
                         arrival time                        -167.807    
  -------------------------------------------------------------------
                         slack                                 -0.561    

Slack (VIOLATED) :        -0.559ns  (required time - arrival time)
  Source:                 clkx_nsamp_i0/bus_dst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            samp_gen_i0/samp_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_samp rise@165.145ns - clk_out2_clk_core_phys_opt rise@159.984ns)
  Data Path Delay:        7.812ns  (logic 0.773ns (9.895%)  route 7.039ns (90.105%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        2.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.009ns = ( 167.153 - 165.145 ) 
    Source Clock Delay      (SCD):    0.011ns = ( 159.995 - 159.984 ) 
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.985ns (routing 1.078ns, distribution 1.907ns)
  Clock Net Delay (Destination): 2.905ns (routing 1.781ns, distribution 1.124ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                    159.984   159.984 r  
    AG12                                              0.000   159.984 r  clk_pin_p (IN)
                         net (fo=0)                   0.001   159.985    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.499   160.484 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094   160.578    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043   160.621 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865   161.486    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.996   156.490 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437   156.927    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083   157.010 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.985   159.995    clkx_nsamp_i0/clk_out2
    SLICE_X50Y86         FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y86         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117   160.112 r  clkx_nsamp_i0/bus_dst_reg[0]/Q
                         net (fo=5, routed)           1.040   161.152    clkx_nsamp_i0/bus_dst[0]
    SLICE_X51Y87         LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.188   161.340 f  clkx_nsamp_i0/doing_read_i_14/O
                         net (fo=1, routed)           0.756   162.096    clkx_nsamp_i0/doing_read_i_14_n_0
    SLICE_X51Y87         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.132   162.228 f  clkx_nsamp_i0/doing_read_i_10/O
                         net (fo=1, routed)           0.506   162.734    clkx_nsamp_i0/doing_read_i_10_n_0
    SLICE_X50Y87         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.193   162.927 f  clkx_nsamp_i0/doing_read_i_6/O
                         net (fo=1, routed)           0.927   163.854    clkx_nsamp_i0/doing_read_i_6_n_0
    SLICE_X51Y87         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072   163.926 r  clkx_nsamp_i0/doing_read_i_3/O
                         net (fo=5, routed)           1.176   165.102    samp_gen_i0/meta_harden_samp_gen_go_i0/samp_cnt_done__19
    SLICE_X50Y89         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.071   165.173 r  samp_gen_i0/meta_harden_samp_gen_go_i0/samp_cnt[9]_i_1/O
                         net (fo=10, routed)          2.634   167.807    samp_gen_i0/meta_harden_samp_gen_go_i0_n_4
    SLICE_X49Y88         FDRE                                         r  samp_gen_i0/samp_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    165.145   165.145 r  
    AG12                                              0.000   165.145 r  clk_pin_p (IN)
                         net (fo=0)                   0.001   165.146    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179   165.324 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059   165.383    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032   165.415 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778   166.193    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.645   161.548 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372   161.920    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   161.995 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         2.178   164.173    clk_gen_i0/clk_out2
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   164.248 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          2.905   167.153    samp_gen_i0/CLK
    SLICE_X49Y88         FDRE                                         r  samp_gen_i0/samp_cnt_reg[0]/C
                         clock pessimism              0.247   167.400    
                         clock uncertainty           -0.071   167.330    
    SLICE_X49Y88         FDRE (Setup_BFF2_SLICEL_C_R)
                                                     -0.082   167.248    samp_gen_i0/samp_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                        167.248    
                         arrival time                        -167.807    
  -------------------------------------------------------------------
                         slack                                 -0.559    

Slack (VIOLATED) :        -0.559ns  (required time - arrival time)
  Source:                 clkx_nsamp_i0/bus_dst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            samp_gen_i0/samp_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_samp rise@165.145ns - clk_out2_clk_core_phys_opt rise@159.984ns)
  Data Path Delay:        7.812ns  (logic 0.773ns (9.895%)  route 7.039ns (90.105%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        2.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.009ns = ( 167.153 - 165.145 ) 
    Source Clock Delay      (SCD):    0.011ns = ( 159.995 - 159.984 ) 
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.985ns (routing 1.078ns, distribution 1.907ns)
  Clock Net Delay (Destination): 2.905ns (routing 1.781ns, distribution 1.124ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                    159.984   159.984 r  
    AG12                                              0.000   159.984 r  clk_pin_p (IN)
                         net (fo=0)                   0.001   159.985    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.499   160.484 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094   160.578    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043   160.621 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865   161.486    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.996   156.490 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437   156.927    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083   157.010 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.985   159.995    clkx_nsamp_i0/clk_out2
    SLICE_X50Y86         FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y86         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117   160.112 r  clkx_nsamp_i0/bus_dst_reg[0]/Q
                         net (fo=5, routed)           1.040   161.152    clkx_nsamp_i0/bus_dst[0]
    SLICE_X51Y87         LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.188   161.340 f  clkx_nsamp_i0/doing_read_i_14/O
                         net (fo=1, routed)           0.756   162.096    clkx_nsamp_i0/doing_read_i_14_n_0
    SLICE_X51Y87         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.132   162.228 f  clkx_nsamp_i0/doing_read_i_10/O
                         net (fo=1, routed)           0.506   162.734    clkx_nsamp_i0/doing_read_i_10_n_0
    SLICE_X50Y87         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.193   162.927 f  clkx_nsamp_i0/doing_read_i_6/O
                         net (fo=1, routed)           0.927   163.854    clkx_nsamp_i0/doing_read_i_6_n_0
    SLICE_X51Y87         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072   163.926 r  clkx_nsamp_i0/doing_read_i_3/O
                         net (fo=5, routed)           1.176   165.102    samp_gen_i0/meta_harden_samp_gen_go_i0/samp_cnt_done__19
    SLICE_X50Y89         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.071   165.173 r  samp_gen_i0/meta_harden_samp_gen_go_i0/samp_cnt[9]_i_1/O
                         net (fo=10, routed)          2.634   167.807    samp_gen_i0/meta_harden_samp_gen_go_i0_n_4
    SLICE_X49Y88         FDRE                                         r  samp_gen_i0/samp_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    165.145   165.145 r  
    AG12                                              0.000   165.145 r  clk_pin_p (IN)
                         net (fo=0)                   0.001   165.146    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179   165.324 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059   165.383    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032   165.415 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778   166.193    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.645   161.548 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372   161.920    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   161.995 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         2.178   164.173    clk_gen_i0/clk_out2
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   164.248 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          2.905   167.153    samp_gen_i0/CLK
    SLICE_X49Y88         FDRE                                         r  samp_gen_i0/samp_cnt_reg[2]/C
                         clock pessimism              0.247   167.400    
                         clock uncertainty           -0.071   167.330    
    SLICE_X49Y88         FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.082   167.248    samp_gen_i0/samp_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                        167.248    
                         arrival time                        -167.807    
  -------------------------------------------------------------------
                         slack                                 -0.559    

Slack (VIOLATED) :        -0.559ns  (required time - arrival time)
  Source:                 clkx_nsamp_i0/bus_dst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            samp_gen_i0/samp_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_samp rise@165.145ns - clk_out2_clk_core_phys_opt rise@159.984ns)
  Data Path Delay:        7.812ns  (logic 0.773ns (9.895%)  route 7.039ns (90.105%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        2.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.009ns = ( 167.153 - 165.145 ) 
    Source Clock Delay      (SCD):    0.011ns = ( 159.995 - 159.984 ) 
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.985ns (routing 1.078ns, distribution 1.907ns)
  Clock Net Delay (Destination): 2.905ns (routing 1.781ns, distribution 1.124ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                    159.984   159.984 r  
    AG12                                              0.000   159.984 r  clk_pin_p (IN)
                         net (fo=0)                   0.001   159.985    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.499   160.484 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094   160.578    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043   160.621 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865   161.486    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.996   156.490 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437   156.927    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083   157.010 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.985   159.995    clkx_nsamp_i0/clk_out2
    SLICE_X50Y86         FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y86         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117   160.112 r  clkx_nsamp_i0/bus_dst_reg[0]/Q
                         net (fo=5, routed)           1.040   161.152    clkx_nsamp_i0/bus_dst[0]
    SLICE_X51Y87         LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.188   161.340 f  clkx_nsamp_i0/doing_read_i_14/O
                         net (fo=1, routed)           0.756   162.096    clkx_nsamp_i0/doing_read_i_14_n_0
    SLICE_X51Y87         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.132   162.228 f  clkx_nsamp_i0/doing_read_i_10/O
                         net (fo=1, routed)           0.506   162.734    clkx_nsamp_i0/doing_read_i_10_n_0
    SLICE_X50Y87         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.193   162.927 f  clkx_nsamp_i0/doing_read_i_6/O
                         net (fo=1, routed)           0.927   163.854    clkx_nsamp_i0/doing_read_i_6_n_0
    SLICE_X51Y87         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072   163.926 r  clkx_nsamp_i0/doing_read_i_3/O
                         net (fo=5, routed)           1.176   165.102    samp_gen_i0/meta_harden_samp_gen_go_i0/samp_cnt_done__19
    SLICE_X50Y89         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.071   165.173 r  samp_gen_i0/meta_harden_samp_gen_go_i0/samp_cnt[9]_i_1/O
                         net (fo=10, routed)          2.634   167.807    samp_gen_i0/meta_harden_samp_gen_go_i0_n_4
    SLICE_X49Y88         FDRE                                         r  samp_gen_i0/samp_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    165.145   165.145 r  
    AG12                                              0.000   165.145 r  clk_pin_p (IN)
                         net (fo=0)                   0.001   165.146    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179   165.324 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059   165.383    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032   165.415 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778   166.193    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.645   161.548 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372   161.920    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   161.995 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         2.178   164.173    clk_gen_i0/clk_out2
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   164.248 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          2.905   167.153    samp_gen_i0/CLK
    SLICE_X49Y88         FDRE                                         r  samp_gen_i0/samp_cnt_reg[4]/C
                         clock pessimism              0.247   167.400    
                         clock uncertainty           -0.071   167.330    
    SLICE_X49Y88         FDRE (Setup_CFF2_SLICEL_C_R)
                                                     -0.082   167.248    samp_gen_i0/samp_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                        167.248    
                         arrival time                        -167.807    
  -------------------------------------------------------------------
                         slack                                 -0.559    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 clkx_spd_i0/bus_dst_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            samp_gen_i0/speed_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_out2_clk_core_phys_opt rise@0.000ns)
  Data Path Delay:        3.135ns  (logic 0.296ns (9.442%)  route 2.839ns (90.558%))
  Logic Levels:           2  (CARRY8=1 LUT3=1)
  Clock Path Skew:        2.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.742ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Net Delay (Source):      2.666ns (routing 0.991ns, distribution 1.675ns)
  Clock Net Delay (Destination): 3.235ns (routing 1.938ns, distribution 1.297ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     0.180 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     0.239    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.271 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.049    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.645    -3.596 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    -3.224    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.149 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.666    -0.483    clkx_spd_i0/clk_out2
    SLICE_X52Y88         FDRE                                         r  clkx_spd_i0/bus_dst_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y88         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.104    -0.379 f  clkx_spd_i0/bus_dst_reg[7]/Q
                         net (fo=2, routed)           2.817     2.438    samp_gen_i0/speed_cnt_reg[15]_0[7]
    SLICE_X53Y88         LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123     2.561 r  samp_gen_i0/speed_cnt[8]_i_12/O
                         net (fo=1, routed)           0.001     2.562    samp_gen_i0/speed_cnt[8]_i_12_n_0
    SLICE_X53Y88         CARRY8 (Prop_CARRY8_SLICEM_S[6]_O[6])
                                                      0.069     2.631 r  samp_gen_i0/speed_cnt_reg[8]_i_1/O[6]
                         net (fo=1, routed)           0.021     2.652    samp_gen_i0/speed_cnt[7]
    SLICE_X53Y88         FDRE                                         r  samp_gen_i0/speed_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.499     0.500 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.594    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.637 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.502    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.996    -3.494 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437    -3.057    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.974 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         2.398    -0.576    clk_gen_i0/clk_out2
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -0.493 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          3.235     2.742    samp_gen_i0/CLK
    SLICE_X53Y88         FDRE                                         r  samp_gen_i0/speed_cnt_reg[7]/C
                         clock pessimism             -0.247     2.495    
    SLICE_X53Y88         FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.108     2.603    samp_gen_i0/speed_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.603    
                         arrival time                           2.652    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 clkx_spd_i0/bus_dst_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            samp_gen_i0/speed_cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_out2_clk_core_phys_opt rise@0.000ns)
  Data Path Delay:        3.149ns  (logic 0.274ns (8.701%)  route 2.875ns (91.299%))
  Logic Levels:           2  (CARRY8=1 LUT3=1)
  Clock Path Skew:        2.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.741ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Net Delay (Source):      2.665ns (routing 0.991ns, distribution 1.674ns)
  Clock Net Delay (Destination): 3.234ns (routing 1.938ns, distribution 1.296ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     0.180 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     0.239    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.271 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.049    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.645    -3.596 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    -3.224    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.149 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.665    -0.484    clkx_spd_i0/clk_out2
    SLICE_X52Y90         FDRE                                         r  clkx_spd_i0/bus_dst_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.104    -0.380 f  clkx_spd_i0/bus_dst_reg[13]/Q
                         net (fo=2, routed)           2.856     2.476    samp_gen_i0/speed_cnt_reg[15]_0[13]
    SLICE_X53Y89         LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.103     2.579 r  samp_gen_i0/speed_cnt[15]_i_12/O
                         net (fo=1, routed)           0.001     2.580    samp_gen_i0/speed_cnt[15]_i_12_n_0
    SLICE_X53Y89         CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[4])
                                                      0.067     2.647 r  samp_gen_i0/speed_cnt_reg[15]_i_2/O[4]
                         net (fo=1, routed)           0.018     2.665    samp_gen_i0/speed_cnt[13]
    SLICE_X53Y89         FDRE                                         r  samp_gen_i0/speed_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.499     0.500 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.594    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.637 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.502    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.996    -3.494 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437    -3.057    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.974 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         2.398    -0.576    clk_gen_i0/clk_out2
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -0.493 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          3.234     2.741    samp_gen_i0/CLK
    SLICE_X53Y89         FDRE                                         r  samp_gen_i0/speed_cnt_reg[13]/C
                         clock pessimism             -0.247     2.494    
    SLICE_X53Y89         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.109     2.603    samp_gen_i0/speed_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.603    
                         arrival time                           2.665    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 samp_gen_i0/samp_gen_go_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            samp_gen_i0/active_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_out2_clk_core_phys_opt rise@0.000ns)
  Data Path Delay:        3.144ns  (logic 0.243ns (7.729%)  route 2.901ns (92.271%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.971ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.734ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Net Delay (Source):      2.665ns (routing 0.991ns, distribution 1.674ns)
  Clock Net Delay (Destination): 3.227ns (routing 1.938ns, distribution 1.289ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     0.180 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     0.239    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.271 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.049    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.645    -3.596 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    -3.224    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.149 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.665    -0.484    samp_gen_i0/clk_out2
    SLICE_X50Y89         FDRE                                         r  samp_gen_i0/samp_gen_go_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.104    -0.380 r  samp_gen_i0/samp_gen_go_hold_reg/Q
                         net (fo=5, routed)           2.873     2.493    samp_gen_i0/meta_harden_samp_gen_go_i0/samp_gen_go_hold_reg_0
    SLICE_X50Y89         LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.139     2.632 r  samp_gen_i0/meta_harden_samp_gen_go_i0/active_i_1/O
                         net (fo=1, routed)           0.028     2.660    samp_gen_i0/meta_harden_samp_gen_go_i0_n_3
    SLICE_X50Y89         FDRE                                         r  samp_gen_i0/active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.499     0.500 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.594    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.637 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.502    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.996    -3.494 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437    -3.057    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.974 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         2.398    -0.576    clk_gen_i0/clk_out2
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -0.493 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          3.227     2.734    samp_gen_i0/CLK
    SLICE_X50Y89         FDRE                                         r  samp_gen_i0/active_reg/C
                         clock pessimism             -0.247     2.487    
    SLICE_X50Y89         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.107     2.594    samp_gen_i0/active_reg
  -------------------------------------------------------------------
                         required time                         -2.594    
                         arrival time                           2.660    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 clkx_spd_i0/bus_dst_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            samp_gen_i0/speed_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_out2_clk_core_phys_opt rise@0.000ns)
  Data Path Delay:        3.142ns  (logic 0.261ns (8.307%)  route 2.881ns (91.693%))
  Logic Levels:           2  (CARRY8=1 LUT3=1)
  Clock Path Skew:        2.967ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.741ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Net Delay (Source):      2.676ns (routing 0.991ns, distribution 1.685ns)
  Clock Net Delay (Destination): 3.234ns (routing 1.938ns, distribution 1.296ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     0.180 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     0.239    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.271 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.049    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.645    -3.596 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    -3.224    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.149 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.676    -0.473    clkx_spd_i0/clk_out2
    SLICE_X53Y87         FDRE                                         r  clkx_spd_i0/bus_dst_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y87         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.104    -0.369 f  clkx_spd_i0/bus_dst_reg[15]/Q
                         net (fo=1, routed)           2.859     2.490    samp_gen_i0/speed_cnt_reg[15]_0[15]
    SLICE_X53Y89         LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.088     2.578 r  samp_gen_i0/speed_cnt[15]_i_10/O
                         net (fo=1, routed)           0.001     2.579    samp_gen_i0/speed_cnt[15]_i_10_n_0
    SLICE_X53Y89         CARRY8 (Prop_CARRY8_SLICEM_S[6]_O[6])
                                                      0.069     2.648 r  samp_gen_i0/speed_cnt_reg[15]_i_2/O[6]
                         net (fo=1, routed)           0.021     2.669    samp_gen_i0/speed_cnt[15]
    SLICE_X53Y89         FDRE                                         r  samp_gen_i0/speed_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.499     0.500 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.594    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.637 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.502    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.996    -3.494 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437    -3.057    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.974 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         2.398    -0.576    clk_gen_i0/clk_out2
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -0.493 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          3.234     2.741    samp_gen_i0/CLK
    SLICE_X53Y89         FDRE                                         r  samp_gen_i0/speed_cnt_reg[15]/C
                         clock pessimism             -0.247     2.494    
    SLICE_X53Y89         FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.108     2.602    samp_gen_i0/speed_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.602    
                         arrival time                           2.669    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 clkx_spd_i0/bus_dst_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            samp_gen_i0/speed_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_out2_clk_core_phys_opt rise@0.000ns)
  Data Path Delay:        3.157ns  (logic 0.313ns (9.914%)  route 2.844ns (90.086%))
  Logic Levels:           2  (CARRY8=1 LUT3=1)
  Clock Path Skew:        2.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.742ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Net Delay (Source):      2.666ns (routing 0.991ns, distribution 1.675ns)
  Clock Net Delay (Destination): 3.235ns (routing 1.938ns, distribution 1.297ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     0.180 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     0.239    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.271 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.049    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.645    -3.596 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    -3.224    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.149 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.666    -0.483    clkx_spd_i0/clk_out2
    SLICE_X52Y88         FDRE                                         r  clkx_spd_i0/bus_dst_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y88         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.104    -0.379 f  clkx_spd_i0/bus_dst_reg[7]/Q
                         net (fo=2, routed)           2.817     2.438    samp_gen_i0/speed_cnt_reg[15]_0[7]
    SLICE_X53Y88         LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123     2.561 r  samp_gen_i0/speed_cnt[8]_i_12/O
                         net (fo=1, routed)           0.001     2.562    samp_gen_i0/speed_cnt[8]_i_12_n_0
    SLICE_X53Y88         CARRY8 (Prop_CARRY8_SLICEM_S[6]_O[7])
                                                      0.086     2.648 r  samp_gen_i0/speed_cnt_reg[8]_i_1/O[7]
                         net (fo=1, routed)           0.026     2.674    samp_gen_i0/speed_cnt[8]
    SLICE_X53Y88         FDRE                                         r  samp_gen_i0/speed_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.499     0.500 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.594    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.637 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.502    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.996    -3.494 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437    -3.057    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.974 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         2.398    -0.576    clk_gen_i0/clk_out2
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -0.493 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          3.235     2.742    samp_gen_i0/CLK
    SLICE_X53Y88         FDRE                                         r  samp_gen_i0/speed_cnt_reg[8]/C
                         clock pessimism             -0.247     2.495    
    SLICE_X53Y88         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.107     2.602    samp_gen_i0/speed_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.602    
                         arrival time                           2.674    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 samp_gen_i0/samp_gen_go_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            samp_gen_i0/doing_read_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_out2_clk_core_phys_opt rise@0.000ns)
  Data Path Delay:        3.157ns  (logic 0.261ns (8.267%)  route 2.896ns (91.733%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.971ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.734ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Net Delay (Source):      2.665ns (routing 0.991ns, distribution 1.674ns)
  Clock Net Delay (Destination): 3.227ns (routing 1.938ns, distribution 1.289ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     0.180 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     0.239    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.271 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.049    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.645    -3.596 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    -3.224    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.149 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.665    -0.484    samp_gen_i0/clk_out2
    SLICE_X50Y89         FDRE                                         r  samp_gen_i0/samp_gen_go_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.104    -0.380 r  samp_gen_i0/samp_gen_go_hold_reg/Q
                         net (fo=5, routed)           2.873     2.493    samp_gen_i0/meta_harden_samp_gen_go_i0/samp_gen_go_hold_reg_0
    SLICE_X50Y89         LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.157     2.650 r  samp_gen_i0/meta_harden_samp_gen_go_i0/doing_read_i_1/O
                         net (fo=1, routed)           0.023     2.673    samp_gen_i0/doing_read0
    SLICE_X50Y89         FDRE                                         r  samp_gen_i0/doing_read_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.499     0.500 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.594    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.637 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.502    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.996    -3.494 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437    -3.057    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.974 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         2.398    -0.576    clk_gen_i0/clk_out2
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -0.493 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          3.227     2.734    samp_gen_i0/CLK
    SLICE_X50Y89         FDRE                                         r  samp_gen_i0/doing_read_reg/C
                         clock pessimism             -0.247     2.487    
    SLICE_X50Y89         FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.109     2.596    samp_gen_i0/doing_read_reg
  -------------------------------------------------------------------
                         required time                         -2.596    
                         arrival time                           2.673    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 clkx_spd_i0/bus_dst_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            samp_gen_i0/speed_cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_out2_clk_core_phys_opt rise@0.000ns)
  Data Path Delay:        3.169ns  (logic 0.293ns (9.246%)  route 2.876ns (90.754%))
  Logic Levels:           2  (CARRY8=1 LUT3=1)
  Clock Path Skew:        2.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.741ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Net Delay (Source):      2.665ns (routing 0.991ns, distribution 1.674ns)
  Clock Net Delay (Destination): 3.234ns (routing 1.938ns, distribution 1.296ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     0.180 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     0.239    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.271 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.049    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.645    -3.596 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    -3.224    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.149 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.665    -0.484    clkx_spd_i0/clk_out2
    SLICE_X52Y90         FDRE                                         r  clkx_spd_i0/bus_dst_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.104    -0.380 f  clkx_spd_i0/bus_dst_reg[13]/Q
                         net (fo=2, routed)           2.856     2.476    samp_gen_i0/speed_cnt_reg[15]_0[13]
    SLICE_X53Y89         LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.103     2.579 r  samp_gen_i0/speed_cnt[15]_i_12/O
                         net (fo=1, routed)           0.001     2.580    samp_gen_i0/speed_cnt[15]_i_12_n_0
    SLICE_X53Y89         CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[5])
                                                      0.086     2.666 r  samp_gen_i0/speed_cnt_reg[15]_i_2/O[5]
                         net (fo=1, routed)           0.019     2.685    samp_gen_i0/speed_cnt[14]
    SLICE_X53Y89         FDRE                                         r  samp_gen_i0/speed_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.499     0.500 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.594    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.637 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.502    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.996    -3.494 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437    -3.057    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.974 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         2.398    -0.576    clk_gen_i0/clk_out2
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -0.493 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          3.234     2.741    samp_gen_i0/CLK
    SLICE_X53Y89         FDRE                                         r  samp_gen_i0/speed_cnt_reg[14]/C
                         clock pessimism             -0.247     2.494    
    SLICE_X53Y89         FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.108     2.602    samp_gen_i0/speed_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.602    
                         arrival time                           2.685    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 clkx_spd_i0/bus_dst_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            samp_gen_i0/speed_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_out2_clk_core_phys_opt rise@0.000ns)
  Data Path Delay:        3.231ns  (logic 0.394ns (12.194%)  route 2.837ns (87.806%))
  Logic Levels:           3  (CARRY8=2 LUT3=1)
  Clock Path Skew:        2.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.745ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Net Delay (Source):      2.666ns (routing 0.991ns, distribution 1.675ns)
  Clock Net Delay (Destination): 3.238ns (routing 1.938ns, distribution 1.300ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     0.180 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     0.239    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.271 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.049    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.645    -3.596 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    -3.224    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.149 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.666    -0.483    clkx_spd_i0/clk_out2
    SLICE_X52Y88         FDRE                                         r  clkx_spd_i0/bus_dst_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y88         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.104    -0.379 f  clkx_spd_i0/bus_dst_reg[7]/Q
                         net (fo=2, routed)           2.817     2.438    samp_gen_i0/speed_cnt_reg[15]_0[7]
    SLICE_X53Y88         LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123     2.561 r  samp_gen_i0/speed_cnt[8]_i_12/O
                         net (fo=1, routed)           0.001     2.562    samp_gen_i0/speed_cnt[8]_i_12_n_0
    SLICE_X53Y88         CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.096     2.658 r  samp_gen_i0/speed_cnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.000     2.658    samp_gen_i0/speed_cnt_reg[8]_i_1_n_0
    SLICE_X53Y89         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.071     2.729 r  samp_gen_i0/speed_cnt_reg[15]_i_2/O[0]
                         net (fo=1, routed)           0.019     2.748    samp_gen_i0/speed_cnt[9]
    SLICE_X53Y89         FDRE                                         r  samp_gen_i0/speed_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.499     0.500 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.594    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.637 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.502    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.996    -3.494 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437    -3.057    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.974 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         2.398    -0.576    clk_gen_i0/clk_out2
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -0.493 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          3.238     2.745    samp_gen_i0/CLK
    SLICE_X53Y89         FDRE                                         r  samp_gen_i0/speed_cnt_reg[9]/C
                         clock pessimism             -0.247     2.498    
    SLICE_X53Y89         FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.108     2.606    samp_gen_i0/speed_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.606    
                         arrival time                           2.748    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 clkx_spd_i0/bus_dst_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            samp_gen_i0/speed_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_out2_clk_core_phys_opt rise@0.000ns)
  Data Path Delay:        3.233ns  (logic 0.228ns (7.052%)  route 3.005ns (92.948%))
  Logic Levels:           2  (CARRY8=1 LUT3=1)
  Clock Path Skew:        2.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.746ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Net Delay (Source):      2.666ns (routing 0.991ns, distribution 1.675ns)
  Clock Net Delay (Destination): 3.239ns (routing 1.938ns, distribution 1.301ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     0.180 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     0.239    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.271 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.049    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.645    -3.596 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    -3.224    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.149 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.666    -0.483    clkx_spd_i0/clk_out2
    SLICE_X52Y88         FDRE                                         r  clkx_spd_i0/bus_dst_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y88         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.104    -0.379 f  clkx_spd_i0/bus_dst_reg[2]/Q
                         net (fo=2, routed)           2.982     2.603    samp_gen_i0/speed_cnt_reg[15]_0[2]
    SLICE_X53Y88         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.059     2.662 r  samp_gen_i0/speed_cnt[8]_i_17/O
                         net (fo=1, routed)           0.000     2.662    samp_gen_i0/speed_cnt[8]_i_17_n_0
    SLICE_X53Y88         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.065     2.727 r  samp_gen_i0/speed_cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.023     2.750    samp_gen_i0/speed_cnt[2]
    SLICE_X53Y88         FDRE                                         r  samp_gen_i0/speed_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.499     0.500 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.594    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.637 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.502    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.996    -3.494 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437    -3.057    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.974 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         2.398    -0.576    clk_gen_i0/clk_out2
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -0.493 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          3.239     2.746    samp_gen_i0/CLK
    SLICE_X53Y88         FDRE                                         r  samp_gen_i0/speed_cnt_reg[2]/C
                         clock pessimism             -0.247     2.499    
    SLICE_X53Y88         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.107     2.606    samp_gen_i0/speed_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.606    
                         arrival time                           2.750    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 clkx_spd_i0/bus_dst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            samp_gen_i0/speed_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_out2_clk_core_phys_opt rise@0.000ns)
  Data Path Delay:        3.228ns  (logic 0.214ns (6.629%)  route 3.014ns (93.371%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.969ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.733ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Net Delay (Source):      2.666ns (routing 0.991ns, distribution 1.675ns)
  Clock Net Delay (Destination): 3.226ns (routing 1.938ns, distribution 1.288ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     0.180 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     0.239    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.271 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.049    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.645    -3.596 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    -3.224    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.149 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.666    -0.483    clkx_spd_i0/clk_out2
    SLICE_X52Y88         FDRE                                         r  clkx_spd_i0/bus_dst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y88         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.107    -0.376 f  clkx_spd_i0/bus_dst_reg[0]/Q
                         net (fo=2, routed)           2.991     2.615    samp_gen_i0/speed_cnt_reg[15]_0[0]
    SLICE_X53Y90         LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.107     2.722 r  samp_gen_i0/speed_cnt[0]_i_1/O
                         net (fo=1, routed)           0.023     2.745    samp_gen_i0/speed_cnt[0]
    SLICE_X53Y90         FDRE                                         r  samp_gen_i0/speed_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.499     0.500 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.594    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.637 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.502    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.996    -3.494 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437    -3.057    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.974 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         2.398    -0.576    clk_gen_i0/clk_out2
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -0.493 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          3.226     2.733    samp_gen_i0/CLK
    SLICE_X53Y90         FDRE                                         r  samp_gen_i0/speed_cnt_reg[0]/C
                         clock pessimism             -0.247     2.486    
    SLICE_X53Y90         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.108     2.594    samp_gen_i0/speed_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.594    
                         arrival time                           2.745    
  -------------------------------------------------------------------
                         slack                                  0.151    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_core_phys_opt
  To Clock:  spi_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.825ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.802ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.825ns  (required time - arrival time)
  Source:                 dac_spi_i0/dac_clr_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            dac_clr_n_pin
                            (output port clocked by spi_clk  {rise@2.580ns fall@5.161ns period=5.161ns})
  Path Group:             spi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            2.580ns  (spi_clk rise@2.580ns - clk_out2_clk_core_phys_opt rise@0.000ns)
  Data Path Delay:        2.751ns  (logic 1.358ns (49.372%)  route 1.393ns (50.628%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        2.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.713ns = ( 4.294 - 2.580 ) 
    Source Clock Delay      (SCD):    -0.005ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.969ns (routing 1.078ns, distribution 1.891ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.499     0.500 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.594    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.637 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.502    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.996    -3.494 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437    -3.057    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.974 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.969    -0.005    dac_spi_i0/clk_out2
    SLICE_X49Y48         FDRE                                         r  dac_spi_i0/dac_clr_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y48         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.109 r  dac_spi_i0/dac_clr_n_o_reg/Q
                         net (fo=1, routed)           1.393     1.502    dac_clr_n_o
    AN9                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.244     2.746 r  OBUF_dac_clr_n/O
                         net (fo=0)                   0.000     2.746    dac_clr_n_pin
    AN9                                                               r  dac_clr_n_pin (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    2.580     2.580 f  
    AG12                                              0.000     2.580 f  clk_pin_p (IN)
                         net (fo=0)                   0.001     2.581    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     2.760 f  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     2.819    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     2.851 f  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     3.629    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.645    -1.016 f  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    -0.644    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -0.569 f  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         2.421     1.852    dac_spi_i0/out_ddr_flop_spi_clk_i0/clk_out2
    BITSLICE_RX_TX_X1Y39 OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLKDIV_OQ)
                                                      1.268     3.120 r  dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst/OQ
                         net (fo=1, routed)           0.297     3.417    spi_clk_o
    AL10                 OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.877     4.294 r  OBUF_spi_clk/O
                         net (fo=0)                   0.000     4.294    spi_clk_pin
    AL10                                                              r  spi_clk_pin (OUT)
                         clock pessimism              0.348     4.642    
                         clock uncertainty           -0.071     4.571    
                         output delay                -1.000     3.571    
  -------------------------------------------------------------------
                         required time                          3.571    
                         arrival time                          -2.746    
  -------------------------------------------------------------------
                         slack                                  0.825    

Slack (MET) :             0.919ns  (required time - arrival time)
  Source:                 dac_spi_i0/dac_cs_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            dac_cs_n_pin
                            (output port clocked by spi_clk  {rise@2.580ns fall@5.161ns period=5.161ns})
  Path Group:             spi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            2.580ns  (spi_clk rise@2.580ns - clk_out2_clk_core_phys_opt rise@0.000ns)
  Data Path Delay:        2.649ns  (logic 1.356ns (51.194%)  route 1.293ns (48.806%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        2.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.713ns = ( 4.294 - 2.580 ) 
    Source Clock Delay      (SCD):    0.003ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.977ns (routing 1.078ns, distribution 1.899ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.499     0.500 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.594    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.637 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.502    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.996    -3.494 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437    -3.057    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.974 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.977     0.003    dac_spi_i0/clk_out2
    SLICE_X50Y49         FDRE                                         r  dac_spi_i0/dac_cs_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     0.117 r  dac_spi_i0/dac_cs_n_o_reg/Q
                         net (fo=1, routed)           1.293     1.410    dac_cs_n_o
    AP9                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.242     2.652 r  OBUF_dac_cs_n/O
                         net (fo=0)                   0.000     2.652    dac_cs_n_pin
    AP9                                                               r  dac_cs_n_pin (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    2.580     2.580 f  
    AG12                                              0.000     2.580 f  clk_pin_p (IN)
                         net (fo=0)                   0.001     2.581    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     2.760 f  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     2.819    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     2.851 f  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     3.629    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.645    -1.016 f  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    -0.644    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -0.569 f  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         2.421     1.852    dac_spi_i0/out_ddr_flop_spi_clk_i0/clk_out2
    BITSLICE_RX_TX_X1Y39 OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLKDIV_OQ)
                                                      1.268     3.120 r  dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst/OQ
                         net (fo=1, routed)           0.297     3.417    spi_clk_o
    AL10                 OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.877     4.294 r  OBUF_spi_clk/O
                         net (fo=0)                   0.000     4.294    spi_clk_pin
    AL10                                                              r  spi_clk_pin (OUT)
                         clock pessimism              0.348     4.642    
                         clock uncertainty           -0.071     4.571    
                         output delay                -1.000     3.571    
  -------------------------------------------------------------------
                         required time                          3.571    
                         arrival time                          -2.652    
  -------------------------------------------------------------------
                         slack                                  0.919    

Slack (MET) :             0.967ns  (required time - arrival time)
  Source:                 dac_spi_i0/spi_mosi_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            spi_mosi_pin
                            (output port clocked by spi_clk  {rise@2.580ns fall@5.161ns period=5.161ns})
  Path Group:             spi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            2.580ns  (spi_clk rise@2.580ns - clk_out2_clk_core_phys_opt rise@0.000ns)
  Data Path Delay:        2.611ns  (logic 1.340ns (51.318%)  route 1.271ns (48.682%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        2.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.713ns = ( 4.294 - 2.580 ) 
    Source Clock Delay      (SCD):    -0.006ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.968ns (routing 1.078ns, distribution 1.890ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.499     0.500 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.594    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.637 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.502    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.996    -3.494 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437    -3.057    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.974 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.968    -0.006    dac_spi_i0/clk_out2
    SLICE_X49Y47         FDRE                                         r  dac_spi_i0/spi_mosi_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y47         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.108 r  dac_spi_i0/spi_mosi_o_reg/Q
                         net (fo=1, routed)           1.271     1.379    spi_mosi_o
    AM10                 OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.226     2.605 r  OBUF_spi_mosi/O
                         net (fo=0)                   0.000     2.605    spi_mosi_pin
    AM10                                                              r  spi_mosi_pin (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    2.580     2.580 f  
    AG12                                              0.000     2.580 f  clk_pin_p (IN)
                         net (fo=0)                   0.001     2.581    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     2.760 f  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     2.819    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     2.851 f  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     3.629    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.645    -1.016 f  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    -0.644    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -0.569 f  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         2.421     1.852    dac_spi_i0/out_ddr_flop_spi_clk_i0/clk_out2
    BITSLICE_RX_TX_X1Y39 OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLKDIV_OQ)
                                                      1.268     3.120 r  dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst/OQ
                         net (fo=1, routed)           0.297     3.417    spi_clk_o
    AL10                 OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.877     4.294 r  OBUF_spi_clk/O
                         net (fo=0)                   0.000     4.294    spi_clk_pin
    AL10                                                              r  spi_clk_pin (OUT)
                         clock pessimism              0.348     4.642    
                         clock uncertainty           -0.071     4.571    
                         output delay                -1.000     3.571    
  -------------------------------------------------------------------
                         required time                          3.571    
                         arrival time                          -2.605    
  -------------------------------------------------------------------
                         slack                                  0.967    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.802ns  (arrival time - required time)
  Source:                 dac_spi_i0/spi_mosi_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            spi_mosi_pin
                            (output port clocked by spi_clk  {rise@2.580ns fall@5.161ns period=5.161ns})
  Path Group:             spi_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -2.580ns  (spi_clk rise@2.580ns - clk_out2_clk_core_phys_opt rise@5.161ns)
  Data Path Delay:        2.062ns  (logic 0.979ns (47.482%)  route 1.083ns (52.518%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.200ns
  Clock Path Skew:        2.969ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 5.412 - 2.580 ) 
    Source Clock Delay      (SCD):    -0.482ns = ( 4.678 - 5.161 ) 
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.667ns (routing 0.991ns, distribution 1.676ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                      5.161     5.161 r  
    AG12                                              0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     5.162    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     5.340 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.399    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.431 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.209    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.645     1.564 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372     1.936    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.011 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.667     4.678    dac_spi_i0/clk_out2
    SLICE_X49Y47         FDRE                                         r  dac_spi_i0/spi_mosi_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y47         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.103     4.781 r  dac_spi_i0/spi_mosi_o_reg/Q
                         net (fo=1, routed)           1.083     5.864    spi_mosi_o
    AM10                 OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.876     6.741 r  OBUF_spi_mosi/O
                         net (fo=0)                   0.000     6.741    spi_mosi_pin
    AM10                                                              r  spi_mosi_pin (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    2.580     2.580 f  
    AG12                                              0.000     2.580 f  clk_pin_p (IN)
                         net (fo=0)                   0.001     2.581    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.499     3.080 f  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     3.174    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     3.217 f  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     4.082    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.996    -0.914 f  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437    -0.477    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -0.394 f  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         2.735     2.341    dac_spi_i0/out_ddr_flop_spi_clk_i0/clk_out2
    BITSLICE_RX_TX_X1Y39 OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLKDIV_OQ)
                                                      1.473     3.814 r  dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst/OQ
                         net (fo=1, routed)           0.372     4.186    spi_clk_o
    AL10                 OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.226     5.412 r  OBUF_spi_clk/O
                         net (fo=0)                   0.000     5.412    spi_clk_pin
    AL10                                                              r  spi_clk_pin (OUT)
                         clock pessimism             -0.345     5.067    
                         clock uncertainty            0.071     5.138    
                         output delay                -0.200     4.938    
  -------------------------------------------------------------------
                         required time                         -4.938    
                         arrival time                           6.741    
  -------------------------------------------------------------------
                         slack                                  1.802    

Slack (MET) :             1.841ns  (arrival time - required time)
  Source:                 dac_spi_i0/dac_cs_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            dac_cs_n_pin
                            (output port clocked by spi_clk  {rise@2.580ns fall@5.161ns period=5.161ns})
  Path Group:             spi_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -2.580ns  (spi_clk rise@2.580ns - clk_out2_clk_core_phys_opt rise@5.161ns)
  Data Path Delay:        2.095ns  (logic 0.995ns (47.504%)  route 1.100ns (52.496%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.200ns
  Clock Path Skew:        2.964ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 5.412 - 2.580 ) 
    Source Clock Delay      (SCD):    -0.477ns = ( 4.683 - 5.161 ) 
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.672ns (routing 0.991ns, distribution 1.681ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                      5.161     5.161 r  
    AG12                                              0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     5.162    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     5.340 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.399    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.431 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.209    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.645     1.564 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372     1.936    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.011 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.672     4.683    dac_spi_i0/clk_out2
    SLICE_X50Y49         FDRE                                         r  dac_spi_i0/dac_cs_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.103     4.786 r  dac_spi_i0/dac_cs_n_o_reg/Q
                         net (fo=1, routed)           1.100     5.886    dac_cs_n_o
    AP9                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.892     6.779 r  OBUF_dac_cs_n/O
                         net (fo=0)                   0.000     6.779    dac_cs_n_pin
    AP9                                                               r  dac_cs_n_pin (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    2.580     2.580 f  
    AG12                                              0.000     2.580 f  clk_pin_p (IN)
                         net (fo=0)                   0.001     2.581    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.499     3.080 f  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     3.174    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     3.217 f  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     4.082    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.996    -0.914 f  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437    -0.477    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -0.394 f  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         2.735     2.341    dac_spi_i0/out_ddr_flop_spi_clk_i0/clk_out2
    BITSLICE_RX_TX_X1Y39 OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLKDIV_OQ)
                                                      1.473     3.814 r  dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst/OQ
                         net (fo=1, routed)           0.372     4.186    spi_clk_o
    AL10                 OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.226     5.412 r  OBUF_spi_clk/O
                         net (fo=0)                   0.000     5.412    spi_clk_pin
    AL10                                                              r  spi_clk_pin (OUT)
                         clock pessimism             -0.345     5.067    
                         clock uncertainty            0.071     5.138    
                         output delay                -0.200     4.938    
  -------------------------------------------------------------------
                         required time                         -4.938    
                         arrival time                           6.779    
  -------------------------------------------------------------------
                         slack                                  1.841    

Slack (MET) :             1.919ns  (arrival time - required time)
  Source:                 dac_spi_i0/dac_clr_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            dac_clr_n_pin
                            (output port clocked by spi_clk  {rise@2.580ns fall@5.161ns period=5.161ns})
  Path Group:             spi_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -2.580ns  (spi_clk rise@2.580ns - clk_out2_clk_core_phys_opt rise@5.161ns)
  Data Path Delay:        2.178ns  (logic 0.998ns (45.811%)  route 1.180ns (54.189%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.200ns
  Clock Path Skew:        2.968ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 5.412 - 2.580 ) 
    Source Clock Delay      (SCD):    -0.481ns = ( 4.679 - 5.161 ) 
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.668ns (routing 0.991ns, distribution 1.677ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                      5.161     5.161 r  
    AG12                                              0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     5.162    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     5.340 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.399    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.431 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.209    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.645     1.564 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372     1.936    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.011 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.668     4.679    dac_spi_i0/clk_out2
    SLICE_X49Y48         FDRE                                         r  dac_spi_i0/dac_clr_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y48         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.103     4.782 r  dac_spi_i0/dac_clr_n_o_reg/Q
                         net (fo=1, routed)           1.180     5.962    dac_clr_n_o
    AN9                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.895     6.857 r  OBUF_dac_clr_n/O
                         net (fo=0)                   0.000     6.857    dac_clr_n_pin
    AN9                                                               r  dac_clr_n_pin (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    2.580     2.580 f  
    AG12                                              0.000     2.580 f  clk_pin_p (IN)
                         net (fo=0)                   0.001     2.581    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.499     3.080 f  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     3.174    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     3.217 f  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     4.082    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.996    -0.914 f  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437    -0.477    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -0.394 f  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         2.735     2.341    dac_spi_i0/out_ddr_flop_spi_clk_i0/clk_out2
    BITSLICE_RX_TX_X1Y39 OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLKDIV_OQ)
                                                      1.473     3.814 r  dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst/OQ
                         net (fo=1, routed)           0.372     4.186    spi_clk_o
    AL10                 OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.226     5.412 r  OBUF_spi_clk/O
                         net (fo=0)                   0.000     5.412    spi_clk_pin
    AL10                                                              r  spi_clk_pin (OUT)
                         clock pessimism             -0.345     5.067    
                         clock uncertainty            0.071     5.138    
                         output delay                -0.200     4.938    
  -------------------------------------------------------------------
                         required time                         -4.938    
                         arrival time                           6.857    
  -------------------------------------------------------------------
                         slack                                  1.919    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_core_phys_opt
  To Clock:  clk_tx_virtual

Setup :            0  Failing Endpoints,  Worst Slack        0.939ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.206ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.939ns  (required time - arrival time)
  Source:                 samp_gen_i0/led_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            led_pins[7]
                            (output port clocked by clk_tx_virtual  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_tx_virtual
  Path Type:              Max at Slow Process Corner
  Requirement:            5.161ns  (clk_tx_virtual rise@5.161ns - clk_out2_clk_core_phys_opt rise@0.000ns)
  Data Path Delay:        2.797ns  (logic 1.341ns (47.941%)  route 1.456ns (52.059%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.250ns
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.161 - 5.161 ) 
    Source Clock Delay      (SCD):    -0.004ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      2.970ns (routing 1.078ns, distribution 1.892ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.499     0.500 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.594    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.637 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.502    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.996    -3.494 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437    -3.057    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.974 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.970    -0.004    samp_gen_i0/clk_out2
    SLICE_X49Y51         FDRE                                         r  samp_gen_i0/led_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y51         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.110 r  samp_gen_i0/led_o_reg[7]/Q
                         net (fo=1, routed)           1.456     1.566    led_o[7]
    AL9                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.227     2.793 r  OBUF_led_i7/O
                         net (fo=0)                   0.000     2.793    led_pins[7]
    AL9                                                               r  led_pins[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_virtual rise edge)
                                                      5.161     5.161 r  
                         ideal clock network latency
                                                      0.000     5.161    
                         clock pessimism              0.000     5.161    
                         clock uncertainty           -0.180     4.981    
                         output delay                -1.250     3.731    
  -------------------------------------------------------------------
                         required time                          3.731    
                         arrival time                          -2.793    
  -------------------------------------------------------------------
                         slack                                  0.939    

Slack (MET) :             0.973ns  (required time - arrival time)
  Source:                 samp_gen_i0/led_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            led_pins[5]
                            (output port clocked by clk_tx_virtual  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_tx_virtual
  Path Type:              Max at Slow Process Corner
  Requirement:            5.161ns  (clk_tx_virtual rise@5.161ns - clk_out2_clk_core_phys_opt rise@0.000ns)
  Data Path Delay:        2.762ns  (logic 1.370ns (49.601%)  route 1.392ns (50.399%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.250ns
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.161 - 5.161 ) 
    Source Clock Delay      (SCD):    -0.003ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      2.971ns (routing 1.078ns, distribution 1.893ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.499     0.500 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.594    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.637 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.502    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.996    -3.494 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437    -3.057    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.974 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.971    -0.003    samp_gen_i0/clk_out2
    SLICE_X49Y54         FDRE                                         r  samp_gen_i0/led_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y54         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     0.113 r  samp_gen_i0/led_o_reg[5]/Q
                         net (fo=1, routed)           1.392     1.505    led_o[5]
    AP8                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.254     2.759 r  OBUF_led_i5/O
                         net (fo=0)                   0.000     2.759    led_pins[5]
    AP8                                                               r  led_pins[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_virtual rise edge)
                                                      5.161     5.161 r  
                         ideal clock network latency
                                                      0.000     5.161    
                         clock pessimism              0.000     5.161    
                         clock uncertainty           -0.180     4.981    
                         output delay                -1.250     3.731    
  -------------------------------------------------------------------
                         required time                          3.731    
                         arrival time                          -2.759    
  -------------------------------------------------------------------
                         slack                                  0.973    

Slack (MET) :             0.981ns  (required time - arrival time)
  Source:                 lb_ctl_i0/txd_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            txd_pin
                            (output port clocked by clk_tx_virtual  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_tx_virtual
  Path Type:              Max at Slow Process Corner
  Requirement:            5.161ns  (clk_tx_virtual rise@5.161ns - clk_out2_clk_core_phys_opt rise@0.000ns)
  Data Path Delay:        2.735ns  (logic 1.315ns (48.076%)  route 1.420ns (51.924%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.250ns
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.161 - 5.161 ) 
    Source Clock Delay      (SCD):    0.016ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      2.990ns (routing 1.078ns, distribution 1.912ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.499     0.500 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.594    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.637 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.502    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.996    -3.494 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437    -3.057    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.974 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.990     0.016    lb_ctl_i0/clk_out2
    SLICE_X50Y43         FDRE                                         r  lb_ctl_i0/txd_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     0.133 r  lb_ctl_i0/txd_o_reg/Q
                         net (fo=1, routed)           1.420     1.553    txd_o
    AH9                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.198     2.750 r  OBUF_txd/O
                         net (fo=0)                   0.000     2.750    txd_pin
    AH9                                                               r  txd_pin (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_virtual rise edge)
                                                      5.161     5.161 r  
                         ideal clock network latency
                                                      0.000     5.161    
                         clock pessimism              0.000     5.161    
                         clock uncertainty           -0.180     4.981    
                         output delay                -1.250     3.731    
  -------------------------------------------------------------------
                         required time                          3.731    
                         arrival time                          -2.750    
  -------------------------------------------------------------------
                         slack                                  0.981    

Slack (MET) :             1.064ns  (required time - arrival time)
  Source:                 samp_gen_i0/led_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            led_pins[2]
                            (output port clocked by clk_tx_virtual  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_tx_virtual
  Path Type:              Max at Slow Process Corner
  Requirement:            5.161ns  (clk_tx_virtual rise@5.161ns - clk_out2_clk_core_phys_opt rise@0.000ns)
  Data Path Delay:        2.670ns  (logic 1.341ns (50.234%)  route 1.329ns (49.766%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.250ns
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.161 - 5.161 ) 
    Source Clock Delay      (SCD):    -0.003ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      2.971ns (routing 1.078ns, distribution 1.893ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.499     0.500 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.594    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.637 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.502    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.996    -3.494 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437    -3.057    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.974 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.971    -0.003    samp_gen_i0/clk_out2
    SLICE_X49Y54         FDRE                                         r  samp_gen_i0/led_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y54         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.111 r  samp_gen_i0/led_o_reg[2]/Q
                         net (fo=1, routed)           1.329     1.440    led_o[2]
    AJ9                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.227     2.667 r  OBUF_led_i2/O
                         net (fo=0)                   0.000     2.667    led_pins[2]
    AJ9                                                               r  led_pins[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_virtual rise edge)
                                                      5.161     5.161 r  
                         ideal clock network latency
                                                      0.000     5.161    
                         clock pessimism              0.000     5.161    
                         clock uncertainty           -0.180     4.981    
                         output delay                -1.250     3.731    
  -------------------------------------------------------------------
                         required time                          3.731    
                         arrival time                          -2.667    
  -------------------------------------------------------------------
                         slack                                  1.064    

Slack (MET) :             1.107ns  (required time - arrival time)
  Source:                 samp_gen_i0/led_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            led_pins[4]
                            (output port clocked by clk_tx_virtual  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_tx_virtual
  Path Type:              Max at Slow Process Corner
  Requirement:            5.161ns  (clk_tx_virtual rise@5.161ns - clk_out2_clk_core_phys_opt rise@0.000ns)
  Data Path Delay:        2.628ns  (logic 1.357ns (51.629%)  route 1.271ns (48.371%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.250ns
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.161 - 5.161 ) 
    Source Clock Delay      (SCD):    -0.003ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      2.971ns (routing 1.078ns, distribution 1.893ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.499     0.500 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.594    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.637 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.502    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.996    -3.494 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437    -3.057    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.974 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.971    -0.003    samp_gen_i0/clk_out2
    SLICE_X49Y53         FDRE                                         r  samp_gen_i0/led_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y53         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.111 r  samp_gen_i0/led_o_reg[4]/Q
                         net (fo=1, routed)           1.271     1.382    led_o[4]
    AN8                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.243     2.624 r  OBUF_led_i4/O
                         net (fo=0)                   0.000     2.624    led_pins[4]
    AN8                                                               r  led_pins[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_virtual rise edge)
                                                      5.161     5.161 r  
                         ideal clock network latency
                                                      0.000     5.161    
                         clock pessimism              0.000     5.161    
                         clock uncertainty           -0.180     4.981    
                         output delay                -1.250     3.731    
  -------------------------------------------------------------------
                         required time                          3.731    
                         arrival time                          -2.624    
  -------------------------------------------------------------------
                         slack                                  1.107    

Slack (MET) :             1.111ns  (required time - arrival time)
  Source:                 samp_gen_i0/led_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            led_pins[1]
                            (output port clocked by clk_tx_virtual  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_tx_virtual
  Path Type:              Max at Slow Process Corner
  Requirement:            5.161ns  (clk_tx_virtual rise@5.161ns - clk_out2_clk_core_phys_opt rise@0.000ns)
  Data Path Delay:        2.623ns  (logic 1.352ns (51.547%)  route 1.271ns (48.453%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.250ns
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.161 - 5.161 ) 
    Source Clock Delay      (SCD):    -0.003ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      2.971ns (routing 1.078ns, distribution 1.893ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.499     0.500 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.594    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.637 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.502    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.996    -3.494 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437    -3.057    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.974 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.971    -0.003    samp_gen_i0/clk_out2
    SLICE_X49Y57         FDRE                                         r  samp_gen_i0/led_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     0.113 r  samp_gen_i0/led_o_reg[1]/Q
                         net (fo=1, routed)           1.271     1.384    led_o[1]
    AL8                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.236     2.620 r  OBUF_led_i1/O
                         net (fo=0)                   0.000     2.620    led_pins[1]
    AL8                                                               r  led_pins[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_virtual rise edge)
                                                      5.161     5.161 r  
                         ideal clock network latency
                                                      0.000     5.161    
                         clock pessimism              0.000     5.161    
                         clock uncertainty           -0.180     4.981    
                         output delay                -1.250     3.731    
  -------------------------------------------------------------------
                         required time                          3.731    
                         arrival time                          -2.620    
  -------------------------------------------------------------------
                         slack                                  1.111    

Slack (MET) :             1.121ns  (required time - arrival time)
  Source:                 samp_gen_i0/led_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            led_pins[3]
                            (output port clocked by clk_tx_virtual  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_tx_virtual
  Path Type:              Max at Slow Process Corner
  Requirement:            5.161ns  (clk_tx_virtual rise@5.161ns - clk_out2_clk_core_phys_opt rise@0.000ns)
  Data Path Delay:        2.614ns  (logic 1.343ns (51.370%)  route 1.271ns (48.630%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.250ns
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.161 - 5.161 ) 
    Source Clock Delay      (SCD):    -0.003ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      2.971ns (routing 1.078ns, distribution 1.893ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.499     0.500 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.594    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.637 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.502    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.996    -3.494 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437    -3.057    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.974 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.971    -0.003    samp_gen_i0/clk_out2
    SLICE_X49Y56         FDRE                                         r  samp_gen_i0/led_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y56         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.111 r  samp_gen_i0/led_o_reg[3]/Q
                         net (fo=1, routed)           1.271     1.382    led_o[3]
    AJ8                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.229     2.610 r  OBUF_led_i3/O
                         net (fo=0)                   0.000     2.610    led_pins[3]
    AJ8                                                               r  led_pins[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_virtual rise edge)
                                                      5.161     5.161 r  
                         ideal clock network latency
                                                      0.000     5.161    
                         clock pessimism              0.000     5.161    
                         clock uncertainty           -0.180     4.981    
                         output delay                -1.250     3.731    
  -------------------------------------------------------------------
                         required time                          3.731    
                         arrival time                          -2.610    
  -------------------------------------------------------------------
                         slack                                  1.121    

Slack (MET) :             1.122ns  (required time - arrival time)
  Source:                 samp_gen_i0/led_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            led_pins[0]
                            (output port clocked by clk_tx_virtual  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_tx_virtual
  Path Type:              Max at Slow Process Corner
  Requirement:            5.161ns  (clk_tx_virtual rise@5.161ns - clk_out2_clk_core_phys_opt rise@0.000ns)
  Data Path Delay:        2.613ns  (logic 1.342ns (51.350%)  route 1.271ns (48.650%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.250ns
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.161 - 5.161 ) 
    Source Clock Delay      (SCD):    -0.003ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      2.971ns (routing 1.078ns, distribution 1.893ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.499     0.500 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.594    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.637 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.502    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.996    -3.494 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437    -3.057    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.974 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.971    -0.003    samp_gen_i0/clk_out2
    SLICE_X49Y57         FDRE                                         r  samp_gen_i0/led_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.111 r  samp_gen_i0/led_o_reg[0]/Q
                         net (fo=1, routed)           1.271     1.382    led_o[0]
    AK8                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.228     2.609 r  OBUF_led_i0/O
                         net (fo=0)                   0.000     2.609    led_pins[0]
    AK8                                                               r  led_pins[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_virtual rise edge)
                                                      5.161     5.161 r  
                         ideal clock network latency
                                                      0.000     5.161    
                         clock pessimism              0.000     5.161    
                         clock uncertainty           -0.180     4.981    
                         output delay                -1.250     3.731    
  -------------------------------------------------------------------
                         required time                          3.731    
                         arrival time                          -2.609    
  -------------------------------------------------------------------
                         slack                                  1.122    

Slack (MET) :             1.124ns  (required time - arrival time)
  Source:                 samp_gen_i0/led_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            led_pins[6]
                            (output port clocked by clk_tx_virtual  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_tx_virtual
  Path Type:              Max at Slow Process Corner
  Requirement:            5.161ns  (clk_tx_virtual rise@5.161ns - clk_out2_clk_core_phys_opt rise@0.000ns)
  Data Path Delay:        2.612ns  (logic 1.341ns (51.334%)  route 1.271ns (48.666%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.250ns
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.161 - 5.161 ) 
    Source Clock Delay      (SCD):    -0.004ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      2.970ns (routing 1.078ns, distribution 1.892ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.499     0.500 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.594    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.637 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.502    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.996    -3.494 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437    -3.057    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.974 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.970    -0.004    samp_gen_i0/clk_out2
    SLICE_X49Y50         FDRE                                         r  samp_gen_i0/led_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.110 r  samp_gen_i0/led_o_reg[6]/Q
                         net (fo=1, routed)           1.271     1.381    led_o[6]
    AK10                 OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.227     2.607 r  OBUF_led_i6/O
                         net (fo=0)                   0.000     2.607    led_pins[6]
    AK10                                                              r  led_pins[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_virtual rise edge)
                                                      5.161     5.161 r  
                         ideal clock network latency
                                                      0.000     5.161    
                         clock pessimism              0.000     5.161    
                         clock uncertainty           -0.180     4.981    
                         output delay                -1.250     3.731    
  -------------------------------------------------------------------
                         required time                          3.731    
                         arrival time                          -2.607    
  -------------------------------------------------------------------
                         slack                                  1.124    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.206ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            led_pins[6]
                            (output port clocked by clk_tx_virtual  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_tx_virtual
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_tx_virtual rise@0.000ns - clk_out2_clk_core_phys_opt rise@0.000ns)
  Data Path Delay:        1.138ns  (logic 0.624ns (54.833%)  route 0.514ns (45.167%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.252ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      1.370ns (routing 0.524ns, distribution 0.846ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     0.180 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.207    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.222 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.627    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.443    -1.816 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167    -1.649    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.622 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         1.370    -0.252    samp_gen_i0/clk_out2
    SLICE_X49Y50         FDRE                                         r  samp_gen_i0/led_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049    -0.203 r  samp_gen_i0/led_o_reg[6]/Q
                         net (fo=1, routed)           0.514     0.311    led_o[6]
    AK10                 OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.575     0.886 r  OBUF_led_i6/O
                         net (fo=0)                   0.000     0.886    led_pins[6]
    AK10                                                              r  led_pins[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_virtual rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.180     0.180    
                         output delay                -0.500    -0.320    
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                           0.886    
  -------------------------------------------------------------------
                         slack                                  1.206    

Slack (MET) :             1.208ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            led_pins[0]
                            (output port clocked by clk_tx_virtual  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_tx_virtual
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_tx_virtual rise@0.000ns - clk_out2_clk_core_phys_opt rise@0.000ns)
  Data Path Delay:        1.139ns  (logic 0.625ns (54.866%)  route 0.514ns (45.134%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.251ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      1.371ns (routing 0.524ns, distribution 0.847ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     0.180 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.207    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.222 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.627    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.443    -1.816 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167    -1.649    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.622 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         1.371    -0.251    samp_gen_i0/clk_out2
    SLICE_X49Y57         FDRE                                         r  samp_gen_i0/led_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049    -0.202 r  samp_gen_i0/led_o_reg[0]/Q
                         net (fo=1, routed)           0.514     0.312    led_o[0]
    AK8                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.576     0.888 r  OBUF_led_i0/O
                         net (fo=0)                   0.000     0.888    led_pins[0]
    AK8                                                               r  led_pins[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_virtual rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.180     0.180    
                         output delay                -0.500    -0.320    
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                           0.888    
  -------------------------------------------------------------------
                         slack                                  1.208    

Slack (MET) :             1.209ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            led_pins[3]
                            (output port clocked by clk_tx_virtual  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_tx_virtual
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_tx_virtual rise@0.000ns - clk_out2_clk_core_phys_opt rise@0.000ns)
  Data Path Delay:        1.140ns  (logic 0.626ns (54.909%)  route 0.514ns (45.091%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.251ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      1.371ns (routing 0.524ns, distribution 0.847ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     0.180 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.207    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.222 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.627    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.443    -1.816 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167    -1.649    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.622 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         1.371    -0.251    samp_gen_i0/clk_out2
    SLICE_X49Y56         FDRE                                         r  samp_gen_i0/led_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y56         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049    -0.202 r  samp_gen_i0/led_o_reg[3]/Q
                         net (fo=1, routed)           0.514     0.312    led_o[3]
    AJ8                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.577     0.889 r  OBUF_led_i3/O
                         net (fo=0)                   0.000     0.889    led_pins[3]
    AJ8                                                               r  led_pins[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_virtual rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.180     0.180    
                         output delay                -0.500    -0.320    
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  1.209    

Slack (MET) :             1.215ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            led_pins[1]
                            (output port clocked by clk_tx_virtual  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_tx_virtual
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_tx_virtual rise@0.000ns - clk_out2_clk_core_phys_opt rise@0.000ns)
  Data Path Delay:        1.146ns  (logic 0.632ns (55.164%)  route 0.514ns (44.836%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.251ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      1.371ns (routing 0.524ns, distribution 0.847ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     0.180 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.207    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.222 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.627    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.443    -1.816 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167    -1.649    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.622 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         1.371    -0.251    samp_gen_i0/clk_out2
    SLICE_X49Y57         FDRE                                         r  samp_gen_i0/led_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048    -0.203 r  samp_gen_i0/led_o_reg[1]/Q
                         net (fo=1, routed)           0.514     0.311    led_o[1]
    AL8                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.584     0.895 r  OBUF_led_i1/O
                         net (fo=0)                   0.000     0.895    led_pins[1]
    AL8                                                               r  led_pins[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_virtual rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.180     0.180    
                         output delay                -0.500    -0.320    
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                           0.895    
  -------------------------------------------------------------------
                         slack                                  1.215    

Slack (MET) :             1.223ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            led_pins[4]
                            (output port clocked by clk_tx_virtual  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_tx_virtual
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_tx_virtual rise@0.000ns - clk_out2_clk_core_phys_opt rise@0.000ns)
  Data Path Delay:        1.154ns  (logic 0.640ns (55.450%)  route 0.514ns (44.550%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.251ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      1.371ns (routing 0.524ns, distribution 0.847ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     0.180 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.207    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.222 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.627    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.443    -1.816 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167    -1.649    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.622 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         1.371    -0.251    samp_gen_i0/clk_out2
    SLICE_X49Y53         FDRE                                         r  samp_gen_i0/led_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y53         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049    -0.202 r  samp_gen_i0/led_o_reg[4]/Q
                         net (fo=1, routed)           0.514     0.312    led_o[4]
    AN8                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.591     0.902 r  OBUF_led_i4/O
                         net (fo=0)                   0.000     0.902    led_pins[4]
    AN8                                                               r  led_pins[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_virtual rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.180     0.180    
                         output delay                -0.500    -0.320    
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                           0.902    
  -------------------------------------------------------------------
                         slack                                  1.223    

Slack (MET) :             1.232ns  (arrival time - required time)
  Source:                 lb_ctl_i0/txd_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            txd_pin
                            (output port clocked by clk_tx_virtual  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_tx_virtual
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_tx_virtual rise@0.000ns - clk_out2_clk_core_phys_opt rise@0.000ns)
  Data Path Delay:        1.159ns  (logic 0.595ns (51.353%)  route 0.564ns (48.647%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.247ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      1.375ns (routing 0.524ns, distribution 0.851ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     0.180 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.207    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.222 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.627    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.443    -1.816 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167    -1.649    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.622 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         1.375    -0.247    lb_ctl_i0/clk_out2
    SLICE_X50Y43         FDRE                                         r  lb_ctl_i0/txd_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.049    -0.198 r  lb_ctl_i0/txd_o_reg/Q
                         net (fo=1, routed)           0.564     0.366    txd_o
    AH9                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.546     0.912 r  OBUF_txd/O
                         net (fo=0)                   0.000     0.912    txd_pin
    AH9                                                               r  txd_pin (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_virtual rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.180     0.180    
                         output delay                -0.500    -0.320    
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  1.232    

Slack (MET) :             1.234ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            led_pins[2]
                            (output port clocked by clk_tx_virtual  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_tx_virtual
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_tx_virtual rise@0.000ns - clk_out2_clk_core_phys_opt rise@0.000ns)
  Data Path Delay:        1.165ns  (logic 0.625ns (53.640%)  route 0.540ns (46.360%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.251ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      1.371ns (routing 0.524ns, distribution 0.847ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     0.180 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.207    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.222 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.627    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.443    -1.816 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167    -1.649    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.622 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         1.371    -0.251    samp_gen_i0/clk_out2
    SLICE_X49Y54         FDRE                                         r  samp_gen_i0/led_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y54         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049    -0.202 r  samp_gen_i0/led_o_reg[2]/Q
                         net (fo=1, routed)           0.540     0.338    led_o[2]
    AJ9                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.576     0.913 r  OBUF_led_i2/O
                         net (fo=0)                   0.000     0.913    led_pins[2]
    AJ9                                                               r  led_pins[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_virtual rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.180     0.180    
                         output delay                -0.500    -0.320    
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  1.234    

Slack (MET) :             1.270ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            led_pins[7]
                            (output port clocked by clk_tx_virtual  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_tx_virtual
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_tx_virtual rise@0.000ns - clk_out2_clk_core_phys_opt rise@0.000ns)
  Data Path Delay:        1.202ns  (logic 0.624ns (51.918%)  route 0.578ns (48.082%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.252ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      1.370ns (routing 0.524ns, distribution 0.846ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     0.180 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.207    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.222 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.627    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.443    -1.816 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167    -1.649    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.622 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         1.370    -0.252    samp_gen_i0/clk_out2
    SLICE_X49Y51         FDRE                                         r  samp_gen_i0/led_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y51         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049    -0.203 r  samp_gen_i0/led_o_reg[7]/Q
                         net (fo=1, routed)           0.578     0.375    led_o[7]
    AL9                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.575     0.950 r  OBUF_led_i7/O
                         net (fo=0)                   0.000     0.950    led_pins[7]
    AL9                                                               r  led_pins[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_virtual rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.180     0.180    
                         output delay                -0.500    -0.320    
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  1.270    

Slack (MET) :             1.273ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            led_pins[5]
                            (output port clocked by clk_tx_virtual  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_tx_virtual
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_tx_virtual rise@0.000ns - clk_out2_clk_core_phys_opt rise@0.000ns)
  Data Path Delay:        1.204ns  (logic 0.650ns (53.986%)  route 0.554ns (46.014%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.251ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      1.371ns (routing 0.524ns, distribution 0.847ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     0.180 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.207    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.222 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.627    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.443    -1.816 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167    -1.649    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.622 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         1.371    -0.251    samp_gen_i0/clk_out2
    SLICE_X49Y54         FDRE                                         r  samp_gen_i0/led_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y54         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048    -0.203 r  samp_gen_i0/led_o_reg[5]/Q
                         net (fo=1, routed)           0.554     0.351    led_o[5]
    AP8                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.602     0.953 r  OBUF_led_i5/O
                         net (fo=0)                   0.000     0.953    led_pins[5]
    AP8                                                               r  led_pins[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_virtual rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.180     0.180    
                         output delay                -0.500    -0.320    
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                           0.953    
  -------------------------------------------------------------------
                         slack                                  1.273    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pin_p
  To Clock:  clk_out1_clk_core_phys_opt

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_pin
                            (input port clocked by clk_pin_p  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_core_phys_opt  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.145ns  (logic 0.857ns (27.258%)  route 2.288ns (72.742%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Input Delay:            0.800ns
  Clock Path Skew:        -0.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.033ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Destination): 2.365ns (routing 0.832ns, distribution 1.533ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.800     0.800    
    AD9                                               0.000     0.800 f  rst_pin (IN)
                         net (fo=0)                   0.000     0.800    IBUF_rst_i0/I
    AD9                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.744     1.544 f  IBUF_rst_i0/INBUF_INST/O
                         net (fo=1, routed)           0.092     1.636    IBUF_rst_i0/OUT
    AD9                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     1.679 f  IBUF_rst_i0/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.561     3.240    clk_gen_i0/reset
    SLICE_X49Y54         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.070     3.310 f  clk_gen_i0/rst_meta_i_1/O
                         net (fo=6, routed)           0.635     3.945    rst_gen_i0/reset_bridge_clk_rx_i0/int_rst
    SLICE_X51Y75         FDPE                                         f  rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     0.180 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     0.239    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.271 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.049    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.645    -3.596 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.224    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core_phys_opt
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.149 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=260, routed)         2.365    -0.784    rst_gen_i0/reset_bridge_clk_rx_i0/CLK
    SLICE_X51Y75         FDPE                                         r  rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst_reg/C

Slack:                    inf
  Source:                 rst_pin
                            (input port clocked by clk_pin_p  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            rst_gen_i0/reset_bridge_clk_rx_i0/rst_meta_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_core_phys_opt  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.145ns  (logic 0.857ns (27.258%)  route 2.288ns (72.742%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Input Delay:            0.800ns
  Clock Path Skew:        -0.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.033ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Destination): 2.365ns (routing 0.832ns, distribution 1.533ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.800     0.800    
    AD9                                               0.000     0.800 f  rst_pin (IN)
                         net (fo=0)                   0.000     0.800    IBUF_rst_i0/I
    AD9                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.744     1.544 f  IBUF_rst_i0/INBUF_INST/O
                         net (fo=1, routed)           0.092     1.636    IBUF_rst_i0/OUT
    AD9                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     1.679 f  IBUF_rst_i0/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.561     3.240    clk_gen_i0/reset
    SLICE_X49Y54         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.070     3.310 f  clk_gen_i0/rst_meta_i_1/O
                         net (fo=6, routed)           0.635     3.945    rst_gen_i0/reset_bridge_clk_rx_i0/int_rst
    SLICE_X51Y75         FDPE                                         f  rst_gen_i0/reset_bridge_clk_rx_i0/rst_meta_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     0.180 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     0.239    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.271 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.049    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.645    -3.596 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.224    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core_phys_opt
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.149 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=260, routed)         2.365    -0.784    rst_gen_i0/reset_bridge_clk_rx_i0/CLK
    SLICE_X51Y75         FDPE                                         r  rst_gen_i0/reset_bridge_clk_rx_i0/rst_meta_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_pin
                            (input port clocked by clk_pin_p  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_core_phys_opt  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.348ns  (logic 0.404ns (29.979%)  route 0.944ns (70.021%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Input Delay:            0.500ns
  Clock Path Skew:        -0.451ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.451ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.033ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Destination): 1.371ns (routing 0.484ns, distribution 0.887ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.500     0.500    
    AD9                                               0.000     0.500 f  rst_pin (IN)
                         net (fo=0)                   0.000     0.500    IBUF_rst_i0/I
    AD9                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.358     0.858 f  IBUF_rst_i0/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.883    IBUF_rst_i0/OUT
    AD9                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.898 f  IBUF_rst_i0/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.610     1.508    clk_gen_i0/reset
    SLICE_X49Y54         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.031     1.539 f  clk_gen_i0/rst_meta_i_1/O
                         net (fo=6, routed)           0.309     1.848    rst_gen_i0/reset_bridge_clk_rx_i0/int_rst
    SLICE_X51Y75         FDPE                                         f  rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.511     0.512 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.555    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.577 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.034    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.096    -2.062 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.853    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core_phys_opt
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.822 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=260, routed)         1.371    -0.451    rst_gen_i0/reset_bridge_clk_rx_i0/CLK
    SLICE_X51Y75         FDPE                                         r  rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst_reg/C

Slack:                    inf
  Source:                 rst_pin
                            (input port clocked by clk_pin_p  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            rst_gen_i0/reset_bridge_clk_rx_i0/rst_meta_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_core_phys_opt  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.348ns  (logic 0.404ns (29.979%)  route 0.944ns (70.021%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Input Delay:            0.500ns
  Clock Path Skew:        -0.451ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.451ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.033ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Destination): 1.371ns (routing 0.484ns, distribution 0.887ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.500     0.500    
    AD9                                               0.000     0.500 f  rst_pin (IN)
                         net (fo=0)                   0.000     0.500    IBUF_rst_i0/I
    AD9                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.358     0.858 f  IBUF_rst_i0/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.883    IBUF_rst_i0/OUT
    AD9                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.898 f  IBUF_rst_i0/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.610     1.508    clk_gen_i0/reset
    SLICE_X49Y54         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.031     1.539 f  clk_gen_i0/rst_meta_i_1/O
                         net (fo=6, routed)           0.309     1.848    rst_gen_i0/reset_bridge_clk_rx_i0/int_rst
    SLICE_X51Y75         FDPE                                         f  rst_gen_i0/reset_bridge_clk_rx_i0/rst_meta_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.511     0.512 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.555    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.577 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.034    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.096    -2.062 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.853    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core_phys_opt
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.822 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=260, routed)         1.371    -0.451    rst_gen_i0/reset_bridge_clk_rx_i0/CLK
    SLICE_X51Y75         FDPE                                         r  rst_gen_i0/reset_bridge_clk_rx_i0/rst_meta_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_core_phys_opt
  To Clock:  clk_out2_clk_core_phys_opt

Max Delay             0 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clkx_pre_i0/bus_samp_src_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core_phys_opt  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            clkx_pre_i0/bus_dst_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.274ns  (logic 0.192ns (70.073%)  route 0.082ns (29.927%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.777ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.245ns
    Source Clock Delay      (SCD):    -1.022ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.127ns (routing 0.832ns, distribution 1.295ns)
  Clock Net Delay (Destination): 2.729ns (routing 1.078ns, distribution 1.651ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     0.180 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     0.239    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.271 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.049    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.645    -3.596 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.224    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core_phys_opt
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.149 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=260, routed)         2.127    -1.022    clkx_pre_i0/CLK
    SLICE_X45Y114        FDRE                                         r  clkx_pre_i0/bus_samp_src_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y114        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.104    -0.918 r  clkx_pre_i0/bus_samp_src_reg[12]/Q
                         net (fo=1, routed)           0.053    -0.865    cmd_parse_i0/bus_dst_reg[15]_0[12]
    SLICE_X45Y114        LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.088    -0.777 r  cmd_parse_i0/bus_dst[12]_i_1__0/O
                         net (fo=1, routed)           0.029    -0.748    clkx_pre_i0/D[12]
    SLICE_X45Y114        FDRE                                         r  clkx_pre_i0/bus_dst_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.499     0.500 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.594    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.637 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.502    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.996    -3.494 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437    -3.057    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.974 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.729    -0.245    clkx_pre_i0/clk_out2
    SLICE_X45Y114        FDRE                                         r  clkx_pre_i0/bus_dst_reg[12]/C

Slack:                    inf
  Source:                 clkx_pre_i0/bus_samp_src_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core_phys_opt  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            clkx_pre_i0/bus_dst_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.378ns  (logic 0.136ns (35.979%)  route 0.242ns (64.021%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.752ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns
    Source Clock Delay      (SCD):    -0.998ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.151ns (routing 0.832ns, distribution 1.319ns)
  Clock Net Delay (Destination): 2.728ns (routing 1.078ns, distribution 1.650ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     0.180 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     0.239    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.271 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.049    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.645    -3.596 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.224    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core_phys_opt
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.149 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=260, routed)         2.151    -0.998    clkx_pre_i0/CLK
    SLICE_X41Y123        FDRE                                         r  clkx_pre_i0/bus_samp_src_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y123        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.107    -0.891 r  clkx_pre_i0/bus_samp_src_reg[1]/Q
                         net (fo=1, routed)           0.219    -0.672    cmd_parse_i0/bus_dst_reg[15]_0[1]
    SLICE_X41Y123        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.029    -0.643 r  cmd_parse_i0/bus_dst[1]_i_1__1/O
                         net (fo=1, routed)           0.023    -0.620    clkx_pre_i0/D[1]
    SLICE_X41Y123        FDRE                                         r  clkx_pre_i0/bus_dst_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.499     0.500 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.594    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.637 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.502    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.996    -3.494 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437    -3.057    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.974 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.728    -0.246    clkx_pre_i0/clk_out2
    SLICE_X41Y123        FDRE                                         r  clkx_pre_i0/bus_dst_reg[1]/C

Slack:                    inf
  Source:                 clkx_pre_i0/bus_samp_src_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core_phys_opt  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            clkx_pre_i0/bus_dst_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.413ns  (logic 0.194ns (46.973%)  route 0.219ns (53.027%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.777ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -1.021ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.128ns (routing 0.832ns, distribution 1.296ns)
  Clock Net Delay (Destination): 2.730ns (routing 1.078ns, distribution 1.652ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     0.180 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     0.239    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.271 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.049    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.645    -3.596 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.224    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core_phys_opt
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.149 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=260, routed)         2.128    -1.021    clkx_pre_i0/CLK
    SLICE_X45Y119        FDRE                                         r  clkx_pre_i0/bus_samp_src_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y119        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.104    -0.917 r  clkx_pre_i0/bus_samp_src_reg[9]/Q
                         net (fo=1, routed)           0.192    -0.725    cmd_parse_i0/bus_dst_reg[15]_0[9]
    SLICE_X45Y119        LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.090    -0.635 r  cmd_parse_i0/bus_dst[9]_i_1__1/O
                         net (fo=1, routed)           0.027    -0.608    clkx_pre_i0/D[9]
    SLICE_X45Y119        FDRE                                         r  clkx_pre_i0/bus_dst_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.499     0.500 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.594    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.637 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.502    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.996    -3.494 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437    -3.057    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.974 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.730    -0.244    clkx_pre_i0/clk_out2
    SLICE_X45Y119        FDRE                                         r  clkx_pre_i0/bus_dst_reg[9]/C

Slack:                    inf
  Source:                 clkx_pre_i0/bus_samp_src_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core_phys_opt  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            clkx_pre_i0/bus_dst_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.397ns  (logic 0.193ns (48.615%)  route 0.204ns (51.385%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.752ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns
    Source Clock Delay      (SCD):    -0.998ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.151ns (routing 0.832ns, distribution 1.319ns)
  Clock Net Delay (Destination): 2.728ns (routing 1.078ns, distribution 1.650ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     0.180 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     0.239    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.271 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.049    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.645    -3.596 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.224    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core_phys_opt
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.149 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=260, routed)         2.151    -0.998    clkx_pre_i0/CLK
    SLICE_X41Y123        FDRE                                         r  clkx_pre_i0/bus_samp_src_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y123        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.104    -0.894 r  clkx_pre_i0/bus_samp_src_reg[15]/Q
                         net (fo=1, routed)           0.177    -0.717    cmd_parse_i0/bus_dst_reg[15]_0[15]
    SLICE_X41Y123        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.089    -0.628 r  cmd_parse_i0/bus_dst[15]_i_2__0/O
                         net (fo=1, routed)           0.027    -0.601    clkx_pre_i0/D[15]
    SLICE_X41Y123        FDRE                                         r  clkx_pre_i0/bus_dst_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.499     0.500 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.594    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.637 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.502    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.996    -3.494 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437    -3.057    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.974 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.728    -0.246    clkx_pre_i0/clk_out2
    SLICE_X41Y123        FDRE                                         r  clkx_pre_i0/bus_dst_reg[15]/C

Slack:                    inf
  Source:                 clkx_pre_i0/bus_samp_src_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core_phys_opt  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            clkx_pre_i0/bus_dst_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.432ns  (logic 0.237ns (54.861%)  route 0.195ns (45.139%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.777ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.245ns
    Source Clock Delay      (SCD):    -1.022ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.127ns (routing 0.832ns, distribution 1.295ns)
  Clock Net Delay (Destination): 2.729ns (routing 1.078ns, distribution 1.651ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     0.180 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     0.239    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.271 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.049    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.645    -3.596 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.224    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core_phys_opt
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.149 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=260, routed)         2.127    -1.022    clkx_pre_i0/CLK
    SLICE_X45Y114        FDRE                                         r  clkx_pre_i0/bus_samp_src_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y114        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.107    -0.915 r  clkx_pre_i0/bus_samp_src_reg[6]/Q
                         net (fo=1, routed)           0.168    -0.747    cmd_parse_i0/bus_dst_reg[15]_0[6]
    SLICE_X45Y114        LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.130    -0.617 r  cmd_parse_i0/bus_dst[6]_i_1__1/O
                         net (fo=1, routed)           0.027    -0.590    clkx_pre_i0/D[6]
    SLICE_X45Y114        FDRE                                         r  clkx_pre_i0/bus_dst_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.499     0.500 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.594    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.637 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.502    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.996    -3.494 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437    -3.057    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.974 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.729    -0.245    clkx_pre_i0/clk_out2
    SLICE_X45Y114        FDRE                                         r  clkx_pre_i0/bus_dst_reg[6]/C

Slack:                    inf
  Source:                 clkx_pre_i0/bus_samp_src_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core_phys_opt  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            clkx_pre_i0/bus_dst_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.410ns  (logic 0.161ns (39.268%)  route 0.249ns (60.732%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.752ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns
    Source Clock Delay      (SCD):    -0.998ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.151ns (routing 0.832ns, distribution 1.319ns)
  Clock Net Delay (Destination): 2.728ns (routing 1.078ns, distribution 1.650ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     0.180 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     0.239    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.271 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.049    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.645    -3.596 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.224    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core_phys_opt
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.149 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=260, routed)         2.151    -0.998    clkx_pre_i0/CLK
    SLICE_X41Y124        FDRE                                         r  clkx_pre_i0/bus_samp_src_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y124        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.104    -0.894 r  clkx_pre_i0/bus_samp_src_reg[4]/Q
                         net (fo=1, routed)           0.222    -0.672    cmd_parse_i0/bus_dst_reg[15]_0[4]
    SLICE_X41Y124        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.057    -0.615 r  cmd_parse_i0/bus_dst[4]_i_1__1/O
                         net (fo=1, routed)           0.027    -0.588    clkx_pre_i0/D[4]
    SLICE_X41Y124        FDRE                                         r  clkx_pre_i0/bus_dst_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.499     0.500 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.594    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.637 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.502    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.996    -3.494 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437    -3.057    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.974 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.728    -0.246    clkx_pre_i0/clk_out2
    SLICE_X41Y124        FDRE                                         r  clkx_pre_i0/bus_dst_reg[4]/C

Slack:                    inf
  Source:                 clkx_pre_i0/bus_samp_src_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core_phys_opt  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            clkx_pre_i0/bus_dst_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.444ns  (logic 0.243ns (54.730%)  route 0.201ns (45.270%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.777ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -1.021ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.128ns (routing 0.832ns, distribution 1.296ns)
  Clock Net Delay (Destination): 2.730ns (routing 1.078ns, distribution 1.652ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     0.180 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     0.239    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.271 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.049    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.645    -3.596 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.224    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core_phys_opt
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.149 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=260, routed)         2.128    -1.021    clkx_pre_i0/CLK
    SLICE_X45Y119        FDRE                                         r  clkx_pre_i0/bus_samp_src_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y119        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.106    -0.915 r  clkx_pre_i0/bus_samp_src_reg[8]/Q
                         net (fo=1, routed)           0.172    -0.743    cmd_parse_i0/bus_dst_reg[15]_0[8]
    SLICE_X45Y119        LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.137    -0.606 r  cmd_parse_i0/bus_dst[8]_i_1__1/O
                         net (fo=1, routed)           0.029    -0.577    clkx_pre_i0/D[8]
    SLICE_X45Y119        FDRE                                         r  clkx_pre_i0/bus_dst_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.499     0.500 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.594    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.637 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.502    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.996    -3.494 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437    -3.057    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.974 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.730    -0.244    clkx_pre_i0/clk_out2
    SLICE_X45Y119        FDRE                                         r  clkx_pre_i0/bus_dst_reg[8]/C

Slack:                    inf
  Source:                 clkx_pre_i0/bus_samp_src_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core_phys_opt  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            clkx_pre_i0/bus_dst_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.423ns  (logic 0.229ns (54.137%)  route 0.194ns (45.863%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.752ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns
    Source Clock Delay      (SCD):    -0.998ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.151ns (routing 0.832ns, distribution 1.319ns)
  Clock Net Delay (Destination): 2.728ns (routing 1.078ns, distribution 1.650ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     0.180 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     0.239    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.271 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.049    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.645    -3.596 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.224    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core_phys_opt
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.149 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=260, routed)         2.151    -0.998    clkx_pre_i0/CLK
    SLICE_X41Y123        FDRE                                         r  clkx_pre_i0/bus_samp_src_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y123        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.106    -0.892 r  clkx_pre_i0/bus_samp_src_reg[14]/Q
                         net (fo=1, routed)           0.165    -0.727    cmd_parse_i0/bus_dst_reg[15]_0[14]
    SLICE_X41Y123        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.123    -0.604 r  cmd_parse_i0/bus_dst[14]_i_1__0/O
                         net (fo=1, routed)           0.029    -0.575    clkx_pre_i0/D[14]
    SLICE_X41Y123        FDRE                                         r  clkx_pre_i0/bus_dst_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.499     0.500 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.594    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.637 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.502    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.996    -3.494 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437    -3.057    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.974 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.728    -0.246    clkx_pre_i0/clk_out2
    SLICE_X41Y123        FDRE                                         r  clkx_pre_i0/bus_dst_reg[14]/C

Slack:                    inf
  Source:                 clkx_pre_i0/bus_samp_src_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core_phys_opt  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            clkx_pre_i0/bus_dst_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.423ns  (logic 0.229ns (54.137%)  route 0.194ns (45.863%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.752ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns
    Source Clock Delay      (SCD):    -0.998ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.151ns (routing 0.832ns, distribution 1.319ns)
  Clock Net Delay (Destination): 2.728ns (routing 1.078ns, distribution 1.650ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     0.180 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     0.239    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.271 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.049    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.645    -3.596 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.224    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core_phys_opt
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.149 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=260, routed)         2.151    -0.998    clkx_pre_i0/CLK
    SLICE_X41Y124        FDRE                                         r  clkx_pre_i0/bus_samp_src_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y124        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.106    -0.892 r  clkx_pre_i0/bus_samp_src_reg[3]/Q
                         net (fo=1, routed)           0.165    -0.727    cmd_parse_i0/bus_dst_reg[15]_0[3]
    SLICE_X41Y124        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.123    -0.604 r  cmd_parse_i0/bus_dst[3]_i_1__1/O
                         net (fo=1, routed)           0.029    -0.575    clkx_pre_i0/D[3]
    SLICE_X41Y124        FDRE                                         r  clkx_pre_i0/bus_dst_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.499     0.500 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.594    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.637 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.502    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.996    -3.494 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437    -3.057    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.974 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.728    -0.246    clkx_pre_i0/clk_out2
    SLICE_X41Y124        FDRE                                         r  clkx_pre_i0/bus_dst_reg[3]/C

Slack:                    inf
  Source:                 clkx_pre_i0/bus_samp_src_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core_phys_opt  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            clkx_pre_i0/bus_dst_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.449ns  (logic 0.245ns (54.566%)  route 0.204ns (45.434%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.777ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.245ns
    Source Clock Delay      (SCD):    -1.022ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.127ns (routing 0.832ns, distribution 1.295ns)
  Clock Net Delay (Destination): 2.729ns (routing 1.078ns, distribution 1.651ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     0.180 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     0.239    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.271 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.049    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.645    -3.596 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.224    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core_phys_opt
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.149 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=260, routed)         2.127    -1.022    clkx_pre_i0/CLK
    SLICE_X45Y114        FDRE                                         r  clkx_pre_i0/bus_samp_src_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y114        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.106    -0.916 r  clkx_pre_i0/bus_samp_src_reg[11]/Q
                         net (fo=1, routed)           0.176    -0.740    cmd_parse_i0/bus_dst_reg[15]_0[11]
    SLICE_X45Y114        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.139    -0.601 r  cmd_parse_i0/bus_dst[11]_i_1__0/O
                         net (fo=1, routed)           0.028    -0.573    clkx_pre_i0/D[11]
    SLICE_X45Y114        FDRE                                         r  clkx_pre_i0/bus_dst_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.499     0.500 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.594    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.637 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.502    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.996    -3.494 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437    -3.057    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.974 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.729    -0.245    clkx_pre_i0/clk_out2
    SLICE_X45Y114        FDRE                                         r  clkx_pre_i0/bus_dst_reg[11]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pin_p
  To Clock:  clk_out2_clk_core_phys_opt

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_pin
                            (input port clocked by clk_pin_p  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/PRE
                            (recovery check against rising-edge clock clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.181ns  (logic 0.857ns (26.950%)  route 2.324ns (73.050%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Input Delay:            0.800ns
  Clock Path Skew:        -0.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.483ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.033ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Destination): 2.666ns (routing 0.991ns, distribution 1.675ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.800     0.800    
    AD9                                               0.000     0.800 f  rst_pin (IN)
                         net (fo=0)                   0.000     0.800    IBUF_rst_i0/I
    AD9                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.744     1.544 f  IBUF_rst_i0/INBUF_INST/O
                         net (fo=1, routed)           0.092     1.636    IBUF_rst_i0/OUT
    AD9                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     1.679 f  IBUF_rst_i0/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.561     3.240    clk_gen_i0/reset
    SLICE_X49Y54         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.070     3.310 f  clk_gen_i0/rst_meta_i_1/O
                         net (fo=6, routed)           0.671     3.981    rst_gen_i0/reset_bridge_clk_tx_i0/int_rst
    SLICE_X49Y78         FDPE                                         f  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     0.180 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     0.239    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.271 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.049    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.645    -3.596 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    -3.224    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.149 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.666    -0.483    rst_gen_i0/reset_bridge_clk_tx_i0/clk_out2
    SLICE_X49Y78         FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C

Slack:                    inf
  Source:                 rst_pin
                            (input port clocked by clk_pin_p  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            rst_gen_i0/reset_bridge_clk_tx_i0/rst_meta_reg/PRE
                            (recovery check against rising-edge clock clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.181ns  (logic 0.857ns (26.950%)  route 2.324ns (73.050%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Input Delay:            0.800ns
  Clock Path Skew:        -0.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.483ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.033ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Destination): 2.666ns (routing 0.991ns, distribution 1.675ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.800     0.800    
    AD9                                               0.000     0.800 f  rst_pin (IN)
                         net (fo=0)                   0.000     0.800    IBUF_rst_i0/I
    AD9                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.744     1.544 f  IBUF_rst_i0/INBUF_INST/O
                         net (fo=1, routed)           0.092     1.636    IBUF_rst_i0/OUT
    AD9                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     1.679 f  IBUF_rst_i0/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.561     3.240    clk_gen_i0/reset
    SLICE_X49Y54         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.070     3.310 f  clk_gen_i0/rst_meta_i_1/O
                         net (fo=6, routed)           0.671     3.981    rst_gen_i0/reset_bridge_clk_tx_i0/int_rst
    SLICE_X49Y78         FDPE                                         f  rst_gen_i0/reset_bridge_clk_tx_i0/rst_meta_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     0.180 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     0.239    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.271 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.049    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.645    -3.596 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    -3.224    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.149 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.666    -0.483    rst_gen_i0/reset_bridge_clk_tx_i0/clk_out2
    SLICE_X49Y78         FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_meta_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_pin
                            (input port clocked by clk_pin_p  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/PRE
                            (removal check against rising-edge clock clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.371ns  (logic 0.404ns (29.476%)  route 0.967ns (70.524%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Input Delay:            0.500ns
  Clock Path Skew:        -0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.265ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.033ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Destination): 1.557ns (routing 0.584ns, distribution 0.973ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.500     0.500    
    AD9                                               0.000     0.500 f  rst_pin (IN)
                         net (fo=0)                   0.000     0.500    IBUF_rst_i0/I
    AD9                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.358     0.858 f  IBUF_rst_i0/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.883    IBUF_rst_i0/OUT
    AD9                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.898 f  IBUF_rst_i0/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.610     1.508    clk_gen_i0/reset
    SLICE_X49Y54         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.031     1.539 f  clk_gen_i0/rst_meta_i_1/O
                         net (fo=6, routed)           0.332     1.871    rst_gen_i0/reset_bridge_clk_tx_i0/int_rst
    SLICE_X49Y78         FDPE                                         f  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.511     0.512 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.555    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.577 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.034    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.096    -2.062 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209    -1.853    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.822 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         1.557    -0.265    rst_gen_i0/reset_bridge_clk_tx_i0/clk_out2
    SLICE_X49Y78         FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C

Slack:                    inf
  Source:                 rst_pin
                            (input port clocked by clk_pin_p  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            rst_gen_i0/reset_bridge_clk_tx_i0/rst_meta_reg/PRE
                            (removal check against rising-edge clock clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.371ns  (logic 0.404ns (29.476%)  route 0.967ns (70.524%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Input Delay:            0.500ns
  Clock Path Skew:        -0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.265ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.033ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Destination): 1.557ns (routing 0.584ns, distribution 0.973ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.500     0.500    
    AD9                                               0.000     0.500 f  rst_pin (IN)
                         net (fo=0)                   0.000     0.500    IBUF_rst_i0/I
    AD9                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.358     0.858 f  IBUF_rst_i0/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.883    IBUF_rst_i0/OUT
    AD9                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.898 f  IBUF_rst_i0/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.610     1.508    clk_gen_i0/reset
    SLICE_X49Y54         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.031     1.539 f  clk_gen_i0/rst_meta_i_1/O
                         net (fo=6, routed)           0.332     1.871    rst_gen_i0/reset_bridge_clk_tx_i0/int_rst
    SLICE_X49Y78         FDPE                                         f  rst_gen_i0/reset_bridge_clk_tx_i0/rst_meta_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.511     0.512 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.555    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.577 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.034    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.096    -2.062 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209    -1.853    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.822 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         1.557    -0.265    rst_gen_i0/reset_bridge_clk_tx_i0/clk_out2
    SLICE_X49Y78         FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_meta_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pin_p
  To Clock:  clk_samp

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_pin
                            (input port clocked by clk_pin_p  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst_reg/PRE
                            (recovery check against rising-edge clock clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.135ns  (logic 0.857ns (27.345%)  route 2.278ns (72.655%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Input Delay:            0.800ns
  Clock Path Skew:        2.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.033ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Destination): 2.916ns (routing 1.781ns, distribution 1.135ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.800     0.800    
    AD9                                               0.000     0.800 f  rst_pin (IN)
                         net (fo=0)                   0.000     0.800    IBUF_rst_i0/I
    AD9                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.744     1.544 f  IBUF_rst_i0/INBUF_INST/O
                         net (fo=1, routed)           0.092     1.636    IBUF_rst_i0/OUT
    AD9                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     1.679 f  IBUF_rst_i0/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.561     3.240    clk_gen_i0/reset
    SLICE_X49Y54         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.070     3.310 f  clk_gen_i0/rst_meta_i_1/O
                         net (fo=6, routed)           0.625     3.935    rst_gen_i0/reset_bridge_clk_samp_i0/int_rst
    SLICE_X51Y75         FDPE                                         f  rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     0.180 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     0.239    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.271 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.049    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.645    -3.596 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    -3.224    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.149 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         2.178    -0.971    clk_gen_i0/clk_out2
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -0.896 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          2.916     2.020    rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst_reg_0
    SLICE_X51Y75         FDPE                                         r  rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst_reg/C

Slack:                    inf
  Source:                 rst_pin
                            (input port clocked by clk_pin_p  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            rst_gen_i0/reset_bridge_clk_samp_i0/rst_meta_reg/PRE
                            (recovery check against rising-edge clock clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.135ns  (logic 0.857ns (27.345%)  route 2.278ns (72.655%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Input Delay:            0.800ns
  Clock Path Skew:        2.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.033ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Destination): 2.916ns (routing 1.781ns, distribution 1.135ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.800     0.800    
    AD9                                               0.000     0.800 f  rst_pin (IN)
                         net (fo=0)                   0.000     0.800    IBUF_rst_i0/I
    AD9                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.744     1.544 f  IBUF_rst_i0/INBUF_INST/O
                         net (fo=1, routed)           0.092     1.636    IBUF_rst_i0/OUT
    AD9                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     1.679 f  IBUF_rst_i0/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.561     3.240    clk_gen_i0/reset
    SLICE_X49Y54         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.070     3.310 f  clk_gen_i0/rst_meta_i_1/O
                         net (fo=6, routed)           0.625     3.935    rst_gen_i0/reset_bridge_clk_samp_i0/int_rst
    SLICE_X51Y75         FDPE                                         f  rst_gen_i0/reset_bridge_clk_samp_i0/rst_meta_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     0.180 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     0.239    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.271 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.049    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.645    -3.596 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    -3.224    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.149 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         2.178    -0.971    clk_gen_i0/clk_out2
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -0.896 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          2.916     2.020    rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst_reg_0
    SLICE_X51Y75         FDPE                                         r  rst_gen_i0/reset_bridge_clk_samp_i0/rst_meta_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_pin
                            (input port clocked by clk_pin_p  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst_reg/PRE
                            (removal check against rising-edge clock clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.342ns  (logic 0.404ns (30.113%)  route 0.938ns (69.887%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Input Delay:            0.500ns
  Clock Path Skew:        1.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.033ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Destination): 1.753ns (routing 1.086ns, distribution 0.667ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.500     0.500    
    AD9                                               0.000     0.500 f  rst_pin (IN)
                         net (fo=0)                   0.000     0.500    IBUF_rst_i0/I
    AD9                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.358     0.858 f  IBUF_rst_i0/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.883    IBUF_rst_i0/OUT
    AD9                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.898 f  IBUF_rst_i0/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.610     1.508    clk_gen_i0/reset
    SLICE_X49Y54         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.031     1.539 f  clk_gen_i0/rst_meta_i_1/O
                         net (fo=6, routed)           0.303     1.842    rst_gen_i0/reset_bridge_clk_samp_i0/int_rst
    SLICE_X51Y75         FDPE                                         f  rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.511     0.512 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.555    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.577 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.034    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.096    -2.062 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209    -1.853    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.822 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.288    -0.534    clk_gen_i0/clk_out2
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -0.503 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.753     1.250    rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst_reg_0
    SLICE_X51Y75         FDPE                                         r  rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst_reg/C

Slack:                    inf
  Source:                 rst_pin
                            (input port clocked by clk_pin_p  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            rst_gen_i0/reset_bridge_clk_samp_i0/rst_meta_reg/PRE
                            (removal check against rising-edge clock clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.342ns  (logic 0.404ns (30.113%)  route 0.938ns (69.887%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Input Delay:            0.500ns
  Clock Path Skew:        1.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.033ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Destination): 1.753ns (routing 1.086ns, distribution 0.667ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.500     0.500    
    AD9                                               0.000     0.500 f  rst_pin (IN)
                         net (fo=0)                   0.000     0.500    IBUF_rst_i0/I
    AD9                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.358     0.858 f  IBUF_rst_i0/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.883    IBUF_rst_i0/OUT
    AD9                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.898 f  IBUF_rst_i0/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.610     1.508    clk_gen_i0/reset
    SLICE_X49Y54         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.031     1.539 f  clk_gen_i0/rst_meta_i_1/O
                         net (fo=6, routed)           0.303     1.842    rst_gen_i0/reset_bridge_clk_samp_i0/int_rst
    SLICE_X51Y75         FDPE                                         f  rst_gen_i0/reset_bridge_clk_samp_i0/rst_meta_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.511     0.512 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.555    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.577 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.034    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.096    -2.062 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209    -1.853    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.822 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.288    -0.534    clk_gen_i0/clk_out2
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -0.503 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.753     1.250    rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst_reg_0
    SLICE_X51Y75         FDPE                                         r  rst_gen_i0/reset_bridge_clk_samp_i0/rst_meta_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_core_phys_opt
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst/CLKDIV
                            (falling edge-triggered cell OSERDESE3 clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            spi_clk_pin
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.071ns  (logic 2.699ns (87.888%)  route 0.372ns (12.112%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      2.735ns (routing 1.078ns, distribution 1.657ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core_phys_opt fall edge)
                                                      2.580     2.580 f  
    AG12                                              0.000     2.580 f  clk_pin_p (IN)
                         net (fo=0)                   0.001     2.581    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.499     3.080 f  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     3.174    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     3.217 f  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     4.082    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.996    -0.914 f  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437    -0.477    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -0.394 f  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.735     2.341    dac_spi_i0/out_ddr_flop_spi_clk_i0/clk_out2
    BITSLICE_RX_TX_X1Y39 OSERDESE3                                    f  dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X1Y39 OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLKDIV_OQ)
                                                      1.473     3.814 r  dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst/OQ
                         net (fo=1, routed)           0.372     4.186    spi_clk_o
    AL10                 OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.226     5.412 r  OBUF_spi_clk/O
                         net (fo=0)                   0.000     5.412    spi_clk_pin
    AL10                                                              r  spi_clk_pin (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst/CLKDIV
                            (rising edge-triggered cell OSERDESE3 clocked by clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            spi_clk_pin
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.350ns  (logic 1.187ns (87.923%)  route 0.163ns (12.077%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      1.258ns (routing 0.524ns, distribution 0.734ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     0.180 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.207    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.222 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.627    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.443    -1.816 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167    -1.649    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.622 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         1.258    -0.364    dac_spi_i0/out_ddr_flop_spi_clk_i0/clk_out2
    BITSLICE_RX_TX_X1Y39 OSERDESE3                                    r  dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X1Y39 OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLKDIV_OQ)
                                                      0.612     0.248 r  dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst/OQ
                         net (fo=1, routed)           0.163     0.411    spi_clk_o
    AL10                 OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.575     0.985 r  OBUF_spi_clk/O
                         net (fo=0)                   0.000     0.985    spi_clk_pin
    AL10                                                              r  spi_clk_pin (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_core_phys_opt

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/LOCKED
                            (internal pin)
  Destination:            rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_core_phys_opt  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.949ns  (logic 0.040ns (4.215%)  route 0.909ns (95.785%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Destination): 2.365ns (routing 0.832ns, distribution 1.533ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME3_ADV_X1Y0      MMCME3_ADV                   0.000     0.000 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/LOCKED
                         net (fo=1, routed)           0.274     0.274    clk_gen_i0/clock_locked
    SLICE_X49Y54         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     0.314 f  clk_gen_i0/rst_meta_i_1/O
                         net (fo=6, routed)           0.635     0.949    rst_gen_i0/reset_bridge_clk_rx_i0/int_rst
    SLICE_X51Y75         FDPE                                         f  rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     0.180 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     0.239    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.271 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.049    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.645    -3.596 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.224    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core_phys_opt
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.149 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=260, routed)         2.365    -0.784    rst_gen_i0/reset_bridge_clk_rx_i0/CLK
    SLICE_X51Y75         FDPE                                         r  rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst_reg/C

Slack:                    inf
  Source:                 clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/LOCKED
                            (internal pin)
  Destination:            rst_gen_i0/reset_bridge_clk_rx_i0/rst_meta_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_core_phys_opt  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.949ns  (logic 0.040ns (4.215%)  route 0.909ns (95.785%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Destination): 2.365ns (routing 0.832ns, distribution 1.533ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME3_ADV_X1Y0      MMCME3_ADV                   0.000     0.000 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/LOCKED
                         net (fo=1, routed)           0.274     0.274    clk_gen_i0/clock_locked
    SLICE_X49Y54         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     0.314 f  clk_gen_i0/rst_meta_i_1/O
                         net (fo=6, routed)           0.635     0.949    rst_gen_i0/reset_bridge_clk_rx_i0/int_rst
    SLICE_X51Y75         FDPE                                         f  rst_gen_i0/reset_bridge_clk_rx_i0/rst_meta_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     0.180 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     0.239    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.271 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.049    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.645    -3.596 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.224    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core_phys_opt
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.149 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=260, routed)         2.365    -0.784    rst_gen_i0/reset_bridge_clk_rx_i0/CLK
    SLICE_X51Y75         FDPE                                         r  rst_gen_i0/reset_bridge_clk_rx_i0/rst_meta_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/LOCKED
                            (internal pin)
  Destination:            rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_core_phys_opt  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.447ns  (logic 0.015ns (3.356%)  route 0.432ns (96.644%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Destination): 1.371ns (routing 0.484ns, distribution 0.887ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME3_ADV_X1Y0      MMCME3_ADV                   0.000     0.000 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/LOCKED
                         net (fo=1, routed)           0.123     0.123    clk_gen_i0/clock_locked
    SLICE_X49Y54         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.015     0.138 f  clk_gen_i0/rst_meta_i_1/O
                         net (fo=6, routed)           0.309     0.447    rst_gen_i0/reset_bridge_clk_rx_i0/int_rst
    SLICE_X51Y75         FDPE                                         f  rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.511     0.512 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.555    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.577 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.034    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.096    -2.062 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.853    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core_phys_opt
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.822 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=260, routed)         1.371    -0.451    rst_gen_i0/reset_bridge_clk_rx_i0/CLK
    SLICE_X51Y75         FDPE                                         r  rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst_reg/C

Slack:                    inf
  Source:                 clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/LOCKED
                            (internal pin)
  Destination:            rst_gen_i0/reset_bridge_clk_rx_i0/rst_meta_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_core_phys_opt  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.447ns  (logic 0.015ns (3.356%)  route 0.432ns (96.644%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Destination): 1.371ns (routing 0.484ns, distribution 0.887ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME3_ADV_X1Y0      MMCME3_ADV                   0.000     0.000 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/LOCKED
                         net (fo=1, routed)           0.123     0.123    clk_gen_i0/clock_locked
    SLICE_X49Y54         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.015     0.138 f  clk_gen_i0/rst_meta_i_1/O
                         net (fo=6, routed)           0.309     0.447    rst_gen_i0/reset_bridge_clk_rx_i0/int_rst
    SLICE_X51Y75         FDPE                                         f  rst_gen_i0/reset_bridge_clk_rx_i0/rst_meta_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.511     0.512 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.555    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.577 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.034    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.096    -2.062 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.853    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core_phys_opt
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.822 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=260, routed)         1.371    -0.451    rst_gen_i0/reset_bridge_clk_rx_i0/CLK
    SLICE_X51Y75         FDPE                                         r  rst_gen_i0/reset_bridge_clk_rx_i0/rst_meta_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_clk_core_phys_opt

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/LOCKED
                            (internal pin)
  Destination:            rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/PRE
                            (recovery check against rising-edge clock clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.985ns  (logic 0.040ns (4.061%)  route 0.945ns (95.939%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Destination): 2.666ns (routing 0.991ns, distribution 1.675ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME3_ADV_X1Y0      MMCME3_ADV                   0.000     0.000 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/LOCKED
                         net (fo=1, routed)           0.274     0.274    clk_gen_i0/clock_locked
    SLICE_X49Y54         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     0.314 f  clk_gen_i0/rst_meta_i_1/O
                         net (fo=6, routed)           0.671     0.985    rst_gen_i0/reset_bridge_clk_tx_i0/int_rst
    SLICE_X49Y78         FDPE                                         f  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     0.180 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     0.239    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.271 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.049    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.645    -3.596 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    -3.224    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.149 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.666    -0.483    rst_gen_i0/reset_bridge_clk_tx_i0/clk_out2
    SLICE_X49Y78         FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C

Slack:                    inf
  Source:                 clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/LOCKED
                            (internal pin)
  Destination:            rst_gen_i0/reset_bridge_clk_tx_i0/rst_meta_reg/PRE
                            (recovery check against rising-edge clock clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.985ns  (logic 0.040ns (4.061%)  route 0.945ns (95.939%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Destination): 2.666ns (routing 0.991ns, distribution 1.675ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME3_ADV_X1Y0      MMCME3_ADV                   0.000     0.000 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/LOCKED
                         net (fo=1, routed)           0.274     0.274    clk_gen_i0/clock_locked
    SLICE_X49Y54         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     0.314 f  clk_gen_i0/rst_meta_i_1/O
                         net (fo=6, routed)           0.671     0.985    rst_gen_i0/reset_bridge_clk_tx_i0/int_rst
    SLICE_X49Y78         FDPE                                         f  rst_gen_i0/reset_bridge_clk_tx_i0/rst_meta_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     0.180 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     0.239    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.271 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.049    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.645    -3.596 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    -3.224    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.149 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.666    -0.483    rst_gen_i0/reset_bridge_clk_tx_i0/clk_out2
    SLICE_X49Y78         FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_meta_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/LOCKED
                            (internal pin)
  Destination:            rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/PRE
                            (removal check against rising-edge clock clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.470ns  (logic 0.015ns (3.191%)  route 0.455ns (96.809%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Destination): 1.557ns (routing 0.584ns, distribution 0.973ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME3_ADV_X1Y0      MMCME3_ADV                   0.000     0.000 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/LOCKED
                         net (fo=1, routed)           0.123     0.123    clk_gen_i0/clock_locked
    SLICE_X49Y54         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.015     0.138 f  clk_gen_i0/rst_meta_i_1/O
                         net (fo=6, routed)           0.332     0.470    rst_gen_i0/reset_bridge_clk_tx_i0/int_rst
    SLICE_X49Y78         FDPE                                         f  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.511     0.512 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.555    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.577 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.034    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.096    -2.062 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209    -1.853    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.822 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         1.557    -0.265    rst_gen_i0/reset_bridge_clk_tx_i0/clk_out2
    SLICE_X49Y78         FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C

Slack:                    inf
  Source:                 clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/LOCKED
                            (internal pin)
  Destination:            rst_gen_i0/reset_bridge_clk_tx_i0/rst_meta_reg/PRE
                            (removal check against rising-edge clock clk_out2_clk_core_phys_opt  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.470ns  (logic 0.015ns (3.191%)  route 0.455ns (96.809%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Destination): 1.557ns (routing 0.584ns, distribution 0.973ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME3_ADV_X1Y0      MMCME3_ADV                   0.000     0.000 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/LOCKED
                         net (fo=1, routed)           0.123     0.123    clk_gen_i0/clock_locked
    SLICE_X49Y54         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.015     0.138 f  clk_gen_i0/rst_meta_i_1/O
                         net (fo=6, routed)           0.332     0.470    rst_gen_i0/reset_bridge_clk_tx_i0/int_rst
    SLICE_X49Y78         FDPE                                         f  rst_gen_i0/reset_bridge_clk_tx_i0/rst_meta_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core_phys_opt rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.511     0.512 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.555    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.577 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.034    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.096    -2.062 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209    -1.853    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.822 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         1.557    -0.265    rst_gen_i0/reset_bridge_clk_tx_i0/clk_out2
    SLICE_X49Y78         FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_meta_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_samp

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/LOCKED
                            (internal pin)
  Destination:            rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst_reg/PRE
                            (recovery check against rising-edge clock clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.939ns  (logic 0.040ns (4.260%)  route 0.899ns (95.740%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Destination): 2.916ns (routing 1.781ns, distribution 1.135ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME3_ADV_X1Y0      MMCME3_ADV                   0.000     0.000 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/LOCKED
                         net (fo=1, routed)           0.274     0.274    clk_gen_i0/clock_locked
    SLICE_X49Y54         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     0.314 f  clk_gen_i0/rst_meta_i_1/O
                         net (fo=6, routed)           0.625     0.939    rst_gen_i0/reset_bridge_clk_samp_i0/int_rst
    SLICE_X51Y75         FDPE                                         f  rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     0.180 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     0.239    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.271 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.049    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.645    -3.596 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    -3.224    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.149 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         2.178    -0.971    clk_gen_i0/clk_out2
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -0.896 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          2.916     2.020    rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst_reg_0
    SLICE_X51Y75         FDPE                                         r  rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst_reg/C

Slack:                    inf
  Source:                 clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/LOCKED
                            (internal pin)
  Destination:            rst_gen_i0/reset_bridge_clk_samp_i0/rst_meta_reg/PRE
                            (recovery check against rising-edge clock clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.939ns  (logic 0.040ns (4.260%)  route 0.899ns (95.740%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Destination): 2.916ns (routing 1.781ns, distribution 1.135ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME3_ADV_X1Y0      MMCME3_ADV                   0.000     0.000 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/LOCKED
                         net (fo=1, routed)           0.274     0.274    clk_gen_i0/clock_locked
    SLICE_X49Y54         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     0.314 f  clk_gen_i0/rst_meta_i_1/O
                         net (fo=6, routed)           0.625     0.939    rst_gen_i0/reset_bridge_clk_samp_i0/int_rst
    SLICE_X51Y75         FDPE                                         f  rst_gen_i0/reset_bridge_clk_samp_i0/rst_meta_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.179     0.180 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     0.239    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.271 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.049    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.645    -3.596 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    -3.224    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.149 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         2.178    -0.971    clk_gen_i0/clk_out2
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -0.896 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          2.916     2.020    rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst_reg_0
    SLICE_X51Y75         FDPE                                         r  rst_gen_i0/reset_bridge_clk_samp_i0/rst_meta_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/LOCKED
                            (internal pin)
  Destination:            rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst_reg/PRE
                            (removal check against rising-edge clock clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.441ns  (logic 0.015ns (3.401%)  route 0.426ns (96.599%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Destination): 1.753ns (routing 1.086ns, distribution 0.667ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME3_ADV_X1Y0      MMCME3_ADV                   0.000     0.000 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/LOCKED
                         net (fo=1, routed)           0.123     0.123    clk_gen_i0/clock_locked
    SLICE_X49Y54         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.015     0.138 f  clk_gen_i0/rst_meta_i_1/O
                         net (fo=6, routed)           0.303     0.441    rst_gen_i0/reset_bridge_clk_samp_i0/int_rst
    SLICE_X51Y75         FDPE                                         f  rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.511     0.512 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.555    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.577 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.034    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.096    -2.062 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209    -1.853    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.822 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.288    -0.534    clk_gen_i0/clk_out2
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -0.503 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.753     1.250    rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst_reg_0
    SLICE_X51Y75         FDPE                                         r  rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst_reg/C

Slack:                    inf
  Source:                 clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/LOCKED
                            (internal pin)
  Destination:            rst_gen_i0/reset_bridge_clk_samp_i0/rst_meta_reg/PRE
                            (removal check against rising-edge clock clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.441ns  (logic 0.015ns (3.401%)  route 0.426ns (96.599%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Destination): 1.753ns (routing 1.086ns, distribution 0.667ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME3_ADV_X1Y0      MMCME3_ADV                   0.000     0.000 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/LOCKED
                         net (fo=1, routed)           0.123     0.123    clk_gen_i0/clock_locked
    SLICE_X49Y54         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.015     0.138 f  clk_gen_i0/rst_meta_i_1/O
                         net (fo=6, routed)           0.303     0.441    rst_gen_i0/reset_bridge_clk_samp_i0/int_rst
    SLICE_X51Y75         FDPE                                         f  rst_gen_i0/reset_bridge_clk_samp_i0/rst_meta_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.511     0.512 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.555    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.577 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.034    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core_phys_opt
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.096    -2.062 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209    -1.853    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core_phys_opt
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.822 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.288    -0.534    clk_gen_i0/clk_out2
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -0.503 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.753     1.250    rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst_reg_0
    SLICE_X51Y75         FDPE                                         r  rst_gen_i0/reset_bridge_clk_samp_i0/rst_meta_reg/C





