git clone --depth 1 --no-tags https://github.com/hossamad/128-bit-AES-in-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/729806540
git clone --depth 1 --no-tags https://github.com/sneha-yb/CAD-for-VLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/729711072
git clone --depth 1 --no-tags https://github.com/juan00juan0/FPGA-16-bit-RISC-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/730077883
git clone --depth 1 --no-tags https://github.com/christinaz21/PUnC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/728429535
git clone --depth 1 --no-tags https://github.com/merledu/magmasi_caravel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/728710997
git clone --depth 1 --no-tags https://github.com/vtneil/VerilogPong.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/730237088
git clone --depth 1 --no-tags https://github.com/papongun/Hw_Syn_Lab_Pong.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/728992396
git clone --depth 1 --no-tags https://github.com/ghayoor-awan/8-Bit-Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/730601194
git clone --depth 1 --no-tags https://github.com/ivansnow02/single_cpu_with_mul.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/731125525
git clone --depth 1 --no-tags https://github.com/sajjan1234/RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/729410239
git clone --depth 1 --no-tags https://github.com/RAS-95/6_bit_CPU_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732442423
git clone --depth 1 --no-tags https://github.com/tahamunawar/FPGA-Bowling.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732375837
git clone --depth 1 --no-tags https://github.com/chrnthnkmutt/CarPark_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732279511
git clone --depth 1 --no-tags https://github.com/ranan-usp/Omocha_mpwgf1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/724846930
git clone --depth 1 --no-tags https://github.com/justinliu1118/qr_decode.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/725045832
git clone --depth 1 --no-tags https://github.com/townseed/Memory-to-Memory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/724718778
git clone --depth 1 --no-tags https://github.com/lacca0/fpga_address_generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/725085490
git clone --depth 1 --no-tags https://github.com/Shangkeiwei/MyFirstProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/725919861
git clone --depth 1 --no-tags https://github.com/0marAmr/LP_Multi_Clock_Digital_System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/725661401
git clone --depth 1 --no-tags https://github.com/jayeshec12/test1_openlane.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/725947323
git clone --depth 1 --no-tags https://github.com/feng-ge566/hardware-language.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/726439585
git clone --depth 1 --no-tags https://github.com/Ammar-Bin-Amir/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/724008146
git clone --depth 1 --no-tags https://github.com/Miriamvvv/RISC_V_pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727036489
git clone --depth 1 --no-tags https://github.com/Mplaban/-Sequential-Implementation-of-RISC-V-Instruction-set.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/726705946
git clone --depth 1 --no-tags https://github.com/DEFAULTNAME01/verilog_DV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727309816
git clone --depth 1 --no-tags https://github.com/haoyu0970624763/2023_NCTU_ICLAB_Spring.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/728320758
git clone --depth 1 --no-tags https://github.com/tristan-seto/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727583885
git clone --depth 1 --no-tags https://github.com/hhhh1300/CALab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/728760851
git clone --depth 1 --no-tags https://github.com/mj1069/arbiter-puf.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/731244158
git clone --depth 1 --no-tags https://github.com/Hardware7253/fpvga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/729993599
git clone --depth 1 --no-tags https://github.com/penggeon/num_bomb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727193735
git clone --depth 1 --no-tags https://github.com/Abdullah9110/4x4-CAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/728778229
git clone --depth 1 --no-tags https://github.com/yaswanthsaiswaroop/Y86-ISA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/728806299
git clone --depth 1 --no-tags https://github.com/EddieR222/Pipelined-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/729313014
git clone --depth 1 --no-tags https://github.com/KyleBD/Crossy-Road.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/729704858
git clone --depth 1 --no-tags https://github.com/ThorKn/J1Asic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/729747325
git clone --depth 1 --no-tags https://github.com/aakaashhari/TL_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/729733539
git clone --depth 1 --no-tags https://github.com/gri11/pong-soc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/730161217
git clone --depth 1 --no-tags https://github.com/ghayoor-awan/BlinkingLEDbySlowingClock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/730590728
git clone --depth 1 --no-tags https://github.com/valeragabriel/Trabalho-LDH-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/726004588
git clone --depth 1 --no-tags https://github.com/WillArnold1/ECE-128-Lab11.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/730897618
git clone --depth 1 --no-tags https://github.com/valex2/The_Final_Push.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/730842458
git clone --depth 1 --no-tags https://github.com/tcrdl-ozaki/openmpw_test3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/730939212
git clone --depth 1 --no-tags https://github.com/keroros/nowcoder_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/731022284
git clone --depth 1 --no-tags https://github.com/Hakim567/verilog-lab-test-cheatsheet.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/728044727
git clone --depth 1 --no-tags https://github.com/zhangfeiww/FPGA_rtc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/731931223
git clone --depth 1 --no-tags https://github.com/Shion-KR/Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732028575
git clone --depth 1 --no-tags https://github.com/herbs102/Matching-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732008597
git clone --depth 1 --no-tags https://github.com/Aniket-Bodele/FFT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/731634338
git clone --depth 1 --no-tags https://github.com/ochsnega/ECE287_Final_Project_ochsnega.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/728439742
git clone --depth 1 --no-tags https://github.com/cj-casey/EC311-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/725221678
git clone --depth 1 --no-tags https://github.com/Vilmondes/testeSimples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/731736752
git clone --depth 1 --no-tags https://github.com/s095339/SOC_lab_wlos_baseline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/728111083
git clone --depth 1 --no-tags https://github.com/Word-exee/Cache-subsystem.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732369221
git clone --depth 1 --no-tags https://github.com/qurba-mushtaque/DLD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/728550018
git clone --depth 1 --no-tags https://github.com/Joseffsantiago/IP_Core_AIaccelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727894650
git clone --depth 1 --no-tags https://github.com/fafachen61/SoC_Lab_LabD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/729873244
git clone --depth 1 --no-tags https://github.com/ChaitanyaA96/SOC_microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732490482
git clone --depth 1 --no-tags https://github.com/chrli0609/IL2225-DRRA-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727180897
git clone --depth 1 --no-tags https://github.com/barndon123/CADJockeyLearnsHDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/729662985
git clone --depth 1 --no-tags https://github.com/Ahmed-Labs/ECE241-Rhythm-Rush.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/724878180
git clone --depth 1 --no-tags https://github.com/meeeeet/5-Stage-Pipelined-RISC-V-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732488755
git clone --depth 1 --no-tags https://github.com/BaselAshraf81/EDA_ATM_PROJECT_VERILOG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732083228
git clone --depth 1 --no-tags https://github.com/cassiersg/compress_artifact.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/726922480
git clone --depth 1 --no-tags https://github.com/ntpt7921/CompEngProj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/731706954
git clone --depth 1 --no-tags https://github.com/YSChan15/Calculator-with-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/726986697
git clone --depth 1 --no-tags https://github.com/takeshiho0531/log-mel-spectrogram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/724593873
git clone --depth 1 --no-tags https://github.com/sinkswim/veriloglib.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/731879714
git clone --depth 1 --no-tags https://github.com/sajjadahmed677/openlane-example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/724057467
git clone --depth 1 --no-tags https://github.com/NCUST-IC/pic_plat.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/724461965
git clone --depth 1 --no-tags https://github.com/mushroom1224/appendix.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/724688605
git clone --depth 1 --no-tags https://github.com/ishitav/EE354-Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/724878580
git clone --depth 1 --no-tags https://github.com/cbrinkerink/simple-2mic-interferometer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/726152072
git clone --depth 1 --no-tags https://github.com/abeckes/testRepo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/726352202
git clone --depth 1 --no-tags https://github.com/rajib216/T-Rex-jumping-game-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727076223
git clone --depth 1 --no-tags https://github.com/ParvChandola09/RTL_projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/726814425
git clone --depth 1 --no-tags https://github.com/kajolverma22/8-Bit-Microcontroller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/726749423
git clone --depth 1 --no-tags https://github.com/Spruha017/ATM-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727364431
git clone --depth 1 --no-tags https://github.com/yathAg/PUF_GF180.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727573260
git clone --depth 1 --no-tags https://github.com/TGRZiminiar/Digital-Clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727817172
git clone --depth 1 --no-tags https://github.com/Biabia-o/SPI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/728686935
git clone --depth 1 --no-tags https://github.com/Casey-Richter/ECE287-Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/728832349
git clone --depth 1 --no-tags https://github.com/doobishi/ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/731483714
git clone --depth 1 --no-tags https://github.com/michaelmoran23/EC311-Final-Project---Artix-7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727765867
git clone --depth 1 --no-tags https://github.com/coleshaigec/EC311_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727798485
git clone --depth 1 --no-tags https://github.com/saif9795/4bit-Comparator-Circuit..git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/731313168
git clone --depth 1 --no-tags https://github.com/JakeHafele101/Digital-ASIC-Fabrication-Senior-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/731295120
git clone --depth 1 --no-tags https://github.com/kiriane-c/SnakeGame.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/731583507
git clone --depth 1 --no-tags https://github.com/Erfanjz7/tic_tac_toe.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/731999166
git clone --depth 1 --no-tags https://github.com/xueayi/iverilog_auto.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/729599198
git clone --depth 1 --no-tags https://github.com/AliMaher15/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/730899440
git clone --depth 1 --no-tags https://github.com/rajib216/DNN-Hardware-Accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727163965
git clone --depth 1 --no-tags https://github.com/farizii/UART-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/729269711
git clone --depth 1 --no-tags https://github.com/TheBossPenguin/MoonLanders.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/729428070
git clone --depth 1 --no-tags https://github.com/IamMrTeapot/VerilogFinalProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/728597582
