#set text(size: 15pt)
= 系统的组成
== Inputs(Stimulus[激励])
== Outputs(Result)
== Defined process(中间处理)
= 系统的验证
== Validation(doing the right thing)
== Verification(does it meet spec)
= 2.1Op-amp复习
== 输入信号的要求
- Accurate:
- Clean: 减少噪声
- Immue: 抗干扰性
== 理想Op-amp
+ 虚短
+ 虚断
== 非理想Op-amp
=== Input offset voltage
=== Input currents
=== Speed 
-Gain-Bandwidth product
-Slew Rate
=== 如何建立非理想的Op-amp模型
理想运放基础上加一些电压源和电流源
