// Seed: 388730299
module module_0 (
    input supply1 id_0,
    output wire id_1,
    output tri1 id_2
);
  always disable id_4;
endmodule
module module_1 (
    output tri id_0,
    output tri id_1,
    output tri0 id_2,
    input uwire id_3,
    input wire id_4,
    input supply1 id_5,
    output supply1 id_6,
    output supply0 id_7,
    input tri1 id_8,
    input tri0 id_9,
    input tri0 id_10,
    input supply1 id_11,
    output supply0 id_12,
    input supply1 id_13,
    output tri0 id_14,
    input wire id_15,
    input wire id_16,
    input wor id_17,
    input supply0 id_18,
    output wor id_19,
    input wire id_20,
    input supply1 id_21,
    input wor id_22
    , id_58,
    output tri0 id_23,
    input uwire id_24,
    input wand id_25,
    input tri1 id_26,
    input supply0 id_27,
    input tri0 id_28,
    input wire id_29,
    output wire id_30,
    input wire id_31,
    input wire id_32,
    input tri0 id_33,
    input wor id_34,
    input tri0 id_35,
    input supply1 id_36,
    input uwire id_37,
    output wor id_38,
    input supply1 id_39,
    input wand id_40,
    input supply0 id_41,
    input wand id_42,
    input tri id_43,
    input tri1 id_44,
    input supply1 id_45,
    output tri1 id_46,
    output wire id_47,
    input wire id_48,
    output supply1 id_49,
    input tri id_50,
    output tri id_51
    , id_59,
    output supply0 id_52,
    input uwire id_53,
    input uwire id_54,
    input uwire id_55,
    output wor id_56
);
  always @(posedge id_42) #1;
  module_0(
      id_40, id_47, id_46
  );
endmodule
