-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    srcYUV_dout : IN STD_LOGIC_VECTOR (29 downto 0);
    srcYUV_empty_n : IN STD_LOGIC;
    srcYUV_read : OUT STD_LOGIC;
    srcYUV_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    srcYUV_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    bckgndYUV_din : OUT STD_LOGIC_VECTOR (29 downto 0);
    bckgndYUV_full_n : IN STD_LOGIC;
    bckgndYUV_write : OUT STD_LOGIC;
    bckgndYUV_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    bckgndYUV_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    rampVal_3_flag_0 : IN STD_LOGIC_VECTOR (0 downto 0);
    hdata_flag_0 : IN STD_LOGIC_VECTOR (0 downto 0);
    rampVal_2_flag_0 : IN STD_LOGIC_VECTOR (0 downto 0);
    outpix_2 : IN STD_LOGIC_VECTOR (9 downto 0);
    outpix_1 : IN STD_LOGIC_VECTOR (9 downto 0);
    outpix : IN STD_LOGIC_VECTOR (9 downto 0);
    loopWidth : IN STD_LOGIC_VECTOR (15 downto 0);
    conv2_i_i_i313 : IN STD_LOGIC_VECTOR (9 downto 0);
    conv2_i_i_i299 : IN STD_LOGIC_VECTOR (9 downto 0);
    conv2_i_i_i286 : IN STD_LOGIC_VECTOR (9 downto 0);
    conv2_i_i_i271_cast_cast : IN STD_LOGIC_VECTOR (6 downto 0);
    conv2_i_i_i_cast_cast : IN STD_LOGIC_VECTOR (2 downto 0);
    outpix_10 : IN STD_LOGIC_VECTOR (9 downto 0);
    conv2_i_i10_i285_cast_cast_cast_cast : IN STD_LOGIC_VECTOR (4 downto 0);
    conv2_i_i10_i270 : IN STD_LOGIC_VECTOR (9 downto 0);
    conv2_i_i10_i267 : IN STD_LOGIC_VECTOR (9 downto 0);
    rampStart_1 : IN STD_LOGIC_VECTOR (9 downto 0);
    patternId_val_load : IN STD_LOGIC_VECTOR (7 downto 0);
    Zplate_Hor_Control_Start : IN STD_LOGIC_VECTOR (15 downto 0);
    outpix_9_cast : IN STD_LOGIC_VECTOR (9 downto 0);
    y : IN STD_LOGIC_VECTOR (15 downto 0);
    colorFormatLocal : IN STD_LOGIC_VECTOR (7 downto 0);
    empty_48 : IN STD_LOGIC_VECTOR (7 downto 0);
    barWidth_cast : IN STD_LOGIC_VECTOR (10 downto 0);
    barWidth : IN STD_LOGIC_VECTOR (10 downto 0);
    shl_i : IN STD_LOGIC_VECTOR (15 downto 0);
    Zplate_Hor_Control_Delta : IN STD_LOGIC_VECTOR (15 downto 0);
    Zplate_Ver_Control_Start : IN STD_LOGIC_VECTOR (15 downto 0);
    cmp12_i : IN STD_LOGIC_VECTOR (0 downto 0);
    Zplate_Ver_Control_Delta : IN STD_LOGIC_VECTOR (15 downto 0);
    sub_i_i_i : IN STD_LOGIC_VECTOR (10 downto 0);
    barWidthMinSamples : IN STD_LOGIC_VECTOR (9 downto 0);
    cmp11_i : IN STD_LOGIC_VECTOR (0 downto 0);
    sub35_i : IN STD_LOGIC_VECTOR (16 downto 0);
    add_i410 : IN STD_LOGIC_VECTOR (9 downto 0);
    icmp : IN STD_LOGIC_VECTOR (0 downto 0);
    empty : IN STD_LOGIC_VECTOR (0 downto 0);
    cmp136_i : IN STD_LOGIC_VECTOR (0 downto 0);
    passthruStartX_val_load : IN STD_LOGIC_VECTOR (15 downto 0);
    passthruEndX_val_load : IN STD_LOGIC_VECTOR (15 downto 0);
    rev : IN STD_LOGIC_VECTOR (0 downto 0);
    rev304 : IN STD_LOGIC_VECTOR (0 downto 0);
    dpYUVCoef : IN STD_LOGIC_VECTOR (7 downto 0);
    dpDynamicRange : IN STD_LOGIC_VECTOR (7 downto 0);
    colorSel : IN STD_LOGIC_VECTOR (1 downto 0);
    enableInput_val_load : IN STD_LOGIC_VECTOR (7 downto 0);
    rampVal_3_flag_1_out : OUT STD_LOGIC_VECTOR (0 downto 0);
    rampVal_3_flag_1_out_ap_vld : OUT STD_LOGIC;
    rampVal_3_new_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    rampVal_3_new_1_out_ap_vld : OUT STD_LOGIC;
    rampVal_3_loc_1_out_i : IN STD_LOGIC_VECTOR (15 downto 0);
    rampVal_3_loc_1_out_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    rampVal_3_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    rampVal_loc_1_out_i : IN STD_LOGIC_VECTOR (15 downto 0);
    rampVal_loc_1_out_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    rampVal_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_l_2_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_l_2_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_l_2_out_o_ap_vld : OUT STD_LOGIC;
    zonePlateVAddr_loc_1_out_i : IN STD_LOGIC_VECTOR (15 downto 0);
    zonePlateVAddr_loc_1_out_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    zonePlateVAddr_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    vBarSel_loc_1_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    vBarSel_loc_1_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    vBarSel_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_4_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_4_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_4_out_o_ap_vld : OUT STD_LOGIC;
    hdata_flag_1_out : OUT STD_LOGIC_VECTOR (0 downto 0);
    hdata_flag_1_out_ap_vld : OUT STD_LOGIC;
    hdata_new_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    hdata_new_1_out_ap_vld : OUT STD_LOGIC;
    hdata_loc_1_out_i : IN STD_LOGIC_VECTOR (15 downto 0);
    hdata_loc_1_out_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    hdata_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    vBarSel_2_loc_1_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    vBarSel_2_loc_1_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    vBarSel_2_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_4_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_4_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_4_out_o_ap_vld : OUT STD_LOGIC;
    rampVal_2_flag_1_out : OUT STD_LOGIC_VECTOR (0 downto 0);
    rampVal_2_flag_1_out_ap_vld : OUT STD_LOGIC;
    rampVal_2_new_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    rampVal_2_new_1_out_ap_vld : OUT STD_LOGIC;
    rampVal_2_loc_1_out_i : IN STD_LOGIC_VECTOR (15 downto 0);
    rampVal_2_loc_1_out_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    rampVal_2_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    vBarSel_3_loc_1_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    vBarSel_3_loc_1_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    vBarSel_3_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_4_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_4_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_4_out_o_ap_vld : OUT STD_LOGIC;
    outpix_5_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    outpix_5_out_ap_vld : OUT STD_LOGIC;
    outpix_4_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    outpix_4_out_ap_vld : OUT STD_LOGIC;
    outpix_3_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    outpix_3_out_ap_vld : OUT STD_LOGIC;
    p_0_0_0247_out_i : IN STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_0247_out_o : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_0247_out_o_ap_vld : OUT STD_LOGIC;
    p_0_0_09245_out_i : IN STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_09245_out_o : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_09245_out_o_ap_vld : OUT STD_LOGIC;
    p_0_0_010243_out_i : IN STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_010243_out_o : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_010243_out_o_ap_vld : OUT STD_LOGIC;
    rampVal : OUT STD_LOGIC_VECTOR (9 downto 0);
    rampVal_ap_vld : OUT STD_LOGIC;
    tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel : OUT STD_LOGIC_VECTOR (7 downto 0);
    tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_ap_vld : OUT STD_LOGIC;
    zonePlateVAddr : OUT STD_LOGIC_VECTOR (15 downto 0);
    zonePlateVAddr_ap_vld : OUT STD_LOGIC;
    tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_1_ap_vld : OUT STD_LOGIC;
    vBarSel : OUT STD_LOGIC_VECTOR (2 downto 0);
    vBarSel_ap_vld : OUT STD_LOGIC;
    tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_1_ap_vld : OUT STD_LOGIC;
    vBarSel_2 : OUT STD_LOGIC_VECTOR (7 downto 0);
    vBarSel_2_ap_vld : OUT STD_LOGIC;
    tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_1_ap_vld : OUT STD_LOGIC;
    vBarSel_1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    vBarSel_1_ap_vld : OUT STD_LOGIC );
end;


architecture behav of system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv8_C : STD_LOGIC_VECTOR (7 downto 0) := "00001100";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv8_8 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_const_lv8_7 : STD_LOGIC_VECTOR (7 downto 0) := "00000111";
    constant ap_const_lv8_6 : STD_LOGIC_VECTOR (7 downto 0) := "00000110";
    constant ap_const_lv8_5 : STD_LOGIC_VECTOR (7 downto 0) := "00000101";
    constant ap_const_lv8_4 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_const_lv8_F : STD_LOGIC_VECTOR (7 downto 0) := "00001111";
    constant ap_const_lv8_B : STD_LOGIC_VECTOR (7 downto 0) := "00001011";
    constant ap_const_lv8_9 : STD_LOGIC_VECTOR (7 downto 0) := "00001001";
    constant ap_const_lv8_A : STD_LOGIC_VECTOR (7 downto 0) := "00001010";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv8_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_const_lv8_3 : STD_LOGIC_VECTOR (7 downto 0) := "00000011";
    constant ap_const_lv8_D : STD_LOGIC_VECTOR (7 downto 0) := "00001101";
    constant ap_const_lv8_E : STD_LOGIC_VECTOR (7 downto 0) := "00001110";
    constant ap_const_lv8_10 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_const_lv8_11 : STD_LOGIC_VECTOR (7 downto 0) := "00010001";
    constant ap_const_lv8_12 : STD_LOGIC_VECTOR (7 downto 0) := "00010010";
    constant ap_const_lv8_13 : STD_LOGIC_VECTOR (7 downto 0) := "00010011";
    constant ap_const_lv10_3FF : STD_LOGIC_VECTOR (9 downto 0) := "1111111111";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv10_0_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv10_0_2 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv10_0_3 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv10_0_4 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv10_0_5 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv10_0_6 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv10_0_7 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv6_0_8 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv6_0_9 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv11_554 : STD_LOGIC_VECTOR (10 downto 0) := "10101010100";
    constant ap_const_lv11_2AA : STD_LOGIC_VECTOR (10 downto 0) := "01010101010";
    constant ap_const_lv11_3 : STD_LOGIC_VECTOR (10 downto 0) := "00000000011";
    constant ap_const_lv6_3F : STD_LOGIC_VECTOR (5 downto 0) := "111111";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv10_3F : STD_LOGIC_VECTOR (9 downto 0) := "0000111111";
    constant ap_const_lv10_3C1 : STD_LOGIC_VECTOR (9 downto 0) := "1111000001";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv23_AAB : STD_LOGIC_VECTOR (22 downto 0) := "00000000000101010101011";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv12_200 : STD_LOGIC_VECTOR (11 downto 0) := "001000000000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv11_3FF : STD_LOGIC_VECTOR (10 downto 0) := "01111111111";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv24_FFFF95 : STD_LOGIC_VECTOR (23 downto 0) := "111111111111111110010101";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv28_DD : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000000011011101";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv24_20080 : STD_LOGIC_VECTOR (23 downto 0) := "000000100000000010000000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv16_180 : STD_LOGIC_VECTOR (15 downto 0) := "0000000110000000";
    constant ap_const_lv16_4 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000100";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv10_200 : STD_LOGIC_VECTOR (9 downto 0) := "1000000000";
    constant ap_const_lv17_3FF : STD_LOGIC_VECTOR (16 downto 0) := "00000001111111111";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv27_0 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000000000";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv8_90 : STD_LOGIC_VECTOR (7 downto 0) := "10010000";
    constant ap_const_lv17_1FFFF : STD_LOGIC_VECTOR (16 downto 0) := "11111111111111111";
    constant ap_const_lv23_4D : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000001001101";
    constant ap_const_lv23_4080 : STD_LOGIC_VECTOR (22 downto 0) := "00000000100000010000000";
    constant ap_const_lv23_7FFFD5 : STD_LOGIC_VECTOR (22 downto 0) := "11111111111111111010101";
    constant ap_const_lv23_20080 : STD_LOGIC_VECTOR (22 downto 0) := "00000100000000010000000";
    constant ap_const_lv22_3FFFEB : STD_LOGIC_VECTOR (21 downto 0) := "1111111111111111101011";
    constant ap_const_lv24_96 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000010010110";
    constant ap_const_lv24_FFFFAB : STD_LOGIC_VECTOR (23 downto 0) := "111111111111111110101011";
    constant ap_const_lv21_1D : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000011101";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter15 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter16 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter17 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter18 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter19 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter20 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter21 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal icmp_ln565_reg_5034 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln565_reg_5034_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp8_reg_5030 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op689_read_state19 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter18 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter21 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln565_fu_1988_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal redYuv_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal redYuv_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grnYuv_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grnYuv_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal bluYuv_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal bluYuv_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal blkYuv_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal blkYuv_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal whiYuv_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal whiYuv_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal tpgBarSelRgb_r_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal tpgBarSelYuv_y_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal tpgBarSelRgb_g_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal tpgBarSelYuv_u_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal tpgBarSelYuv_v_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_xBar : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    signal tpgBarSelRgb_b_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal tpgSinTableArray_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal tpgSinTableArray_q0 : STD_LOGIC_VECTOR (19 downto 0);
    signal zonePlateVDelta : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal tpgTartanBarArray_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal tpgTartanBarArray_q0 : STD_LOGIC_VECTOR (2 downto 0);
    signal tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal yCount : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal tpgPatternCrossHatch_unsigned_short_unsigned_short_unsigned_short_unsigned_sh : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal vHatch : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal yCount_2 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal whiYuv_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal whiYuv_1_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal blkYuv_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal blkYuv_1_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal tpgSinTableArray_9bit_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal tpgSinTableArray_9bit_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgSinTableArray_9bit_0_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tpgSinTableArray_9bit_0_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgSinTableArray_9bit_0_address2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tpgSinTableArray_9bit_0_q2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgSinTableArray_9bit_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal tpgSinTableArray_9bit_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgSinTableArray_9bit_1_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tpgSinTableArray_9bit_1_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgSinTableArray_9bit_1_address2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tpgSinTableArray_9bit_1_q2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgSinTableArray_9bit_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal tpgSinTableArray_9bit_2_q0 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_2_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tpgSinTableArray_9bit_2_q1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_2_address2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tpgSinTableArray_9bit_2_q2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgCheckerBoardArray_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal tpgCheckerBoardArray_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_s : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal yCount_3 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal rSerie : STD_LOGIC_VECTOR (27 downto 0) := "0101101001011010010110100101";
    signal gSerie : STD_LOGIC_VECTOR (27 downto 0) := "1010101001010101101010100101";
    signal bSerie : STD_LOGIC_VECTOR (27 downto 0) := "0000000011111111000000001111";
    signal DPtpgBarSelRgb_VESA_r_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal DPtpgBarSelRgb_VESA_r_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal DPtpgBarSelRgb_VESA_g_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal DPtpgBarSelRgb_VESA_g_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal DPtpgBarSelRgb_VESA_b_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal DPtpgBarSelRgb_VESA_b_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal DPtpgBarArray_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal DPtpgBarArray_q0 : STD_LOGIC_VECTOR (2 downto 0);
    signal tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_s : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal yCount_1 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal DPtpgBarSelRgb_CEA_r_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal DPtpgBarSelRgb_CEA_r_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal DPtpgBarSelRgb_CEA_g_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal DPtpgBarSelRgb_CEA_g_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal DPtpgBarSelRgb_CEA_b_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal DPtpgBarSelRgb_CEA_b_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal DPtpgBarSelYuv_601_y_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal DPtpgBarSelYuv_601_y_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal DPtpgBarSelYuv_601_v_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal DPtpgBarSelYuv_601_v_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal DPtpgBarSelYuv_601_u_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal DPtpgBarSelYuv_601_u_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal DPtpgBarSelYuv_709_y_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal DPtpgBarSelYuv_709_y_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal DPtpgBarSelYuv_709_v_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal DPtpgBarSelYuv_709_v_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal DPtpgBarSelYuv_709_u_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal DPtpgBarSelYuv_709_u_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal bckgndYUV_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal srcYUV_blk_n : STD_LOGIC;
    signal outpix_41_reg_1815 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_40_reg_1826 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_39_reg_1837 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_1848_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln565_reg_5034_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal patternId_val_load_read_reg_4915 : STD_LOGIC_VECTOR (7 downto 0);
    signal colorFormatLocal_read_reg_4904 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln1494_reg_5168 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_reg_5168_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_pred590_state17 : BOOLEAN;
    signal ap_predicate_pred595_state17 : BOOLEAN;
    signal ap_predicate_pred604_state17 : BOOLEAN;
    signal ap_predicate_pred613_state17 : BOOLEAN;
    signal ap_predicate_pred622_state17 : BOOLEAN;
    signal ap_predicate_pred631_state17 : BOOLEAN;
    signal ap_predicate_pred640_state17 : BOOLEAN;
    signal reg_1876 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln565_reg_5034_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_pred652_state19 : BOOLEAN;
    signal ap_predicate_pred658_state19 : BOOLEAN;
    signal ap_predicate_pred665_state19 : BOOLEAN;
    signal reg_1883 : STD_LOGIC_VECTOR (1 downto 0);
    signal cmp2_i327_reg_4998 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_pred674_state19 : BOOLEAN;
    signal ap_predicate_pred678_state19 : BOOLEAN;
    signal ap_predicate_pred683_state19 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp0 : BOOLEAN;
    signal colorFormatLocal_read_read_fu_710_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal patternId_val_load_read_read_fu_734_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal barWidth_cast_cast_fu_1887_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal barWidth_cast_cast_reg_4966 : STD_LOGIC_VECTOR (11 downto 0);
    signal outpix_9_cast_cast_fu_1891_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal outpix_9_cast_cast_reg_4971 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv2_i_i10_i285_cast_cast_cast_cast_cast_cast_fu_1899_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv2_i_i10_i285_cast_cast_cast_cast_cast_cast_reg_4976 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv2_i_i_i_cast_cast_cast_fu_1903_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv2_i_i_i_cast_cast_cast_reg_4982 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv2_i_i_i271_cast_cast_cast_fu_1907_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv2_i_i_i271_cast_cast_cast_reg_4988 : STD_LOGIC_VECTOR (9 downto 0);
    signal cmp121_i_fu_1911_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp121_i_reg_4994 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp2_i327_fu_1917_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp54_i_fu_1923_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp54_i_reg_5015 : STD_LOGIC_VECTOR (0 downto 0);
    signal colorSel_cast_fu_1929_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal colorSel_cast_reg_5019 : STD_LOGIC_VECTOR (15 downto 0);
    signal cmp_i371_fu_1933_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i371_reg_5026 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp8_fu_1939_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln565_reg_5034_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln565_reg_5034_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln565_reg_5034_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln565_reg_5034_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln565_reg_5034_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln565_reg_5034_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln565_reg_5034_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln565_reg_5034_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln565_reg_5034_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln565_reg_5034_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln565_reg_5034_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln565_reg_5034_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln565_reg_5034_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln565_reg_5034_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln565_reg_5034_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln565_reg_5034_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1347_fu_2000_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln1072_fu_2004_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_5043 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_5043_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_5043_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_5043_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_5043_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_5043_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_5043_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_5043_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_5043_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_5043_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_5043_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_5043_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_5043_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_5043_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_5043_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_5043_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_5043_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_5043_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_5043_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal outpix_50_fu_2010_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal outpix_50_reg_5053 : STD_LOGIC_VECTOR (0 downto 0);
    signal outpix_50_reg_5053_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal outpix_50_reg_5053_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal outpix_50_reg_5053_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal outpix_50_reg_5053_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal outpix_50_reg_5053_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal outpix_50_reg_5053_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal outpix_50_reg_5053_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal outpix_50_reg_5053_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal outpix_50_reg_5053_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal outpix_50_reg_5053_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal outpix_50_reg_5053_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal outpix_50_reg_5053_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal outpix_50_reg_5053_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal outpix_50_reg_5053_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal outpix_50_reg_5053_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal outpix_50_reg_5053_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal outpix_50_reg_5053_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal outpix_50_reg_5053_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal outpix_50_reg_5053_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln565_11_fu_2018_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln565_11_reg_5065 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln565_11_reg_5065_pp0_iter1_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln565_11_reg_5065_pp0_iter2_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln565_11_reg_5065_pp0_iter3_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln565_11_reg_5065_pp0_iter4_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln565_11_reg_5065_pp0_iter5_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln565_11_reg_5065_pp0_iter6_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln565_11_reg_5065_pp0_iter7_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln565_11_reg_5065_pp0_iter8_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln565_11_reg_5065_pp0_iter9_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln565_11_reg_5065_pp0_iter10_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln565_11_reg_5065_pp0_iter11_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln552_fu_2022_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln552_reg_5071 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln552_reg_5071_pp0_iter1_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln552_reg_5071_pp0_iter2_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln552_reg_5071_pp0_iter3_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln552_reg_5071_pp0_iter4_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln552_reg_5071_pp0_iter5_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln552_reg_5071_pp0_iter6_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln552_reg_5071_pp0_iter7_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln552_reg_5071_pp0_iter8_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln552_reg_5071_pp0_iter9_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln552_reg_5071_pp0_iter10_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln552_reg_5071_pp0_iter11_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln552_1_fu_2028_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln552_1_reg_5077 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln552_1_reg_5077_pp0_iter1_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln552_1_reg_5077_pp0_iter2_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln552_1_reg_5077_pp0_iter3_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln552_1_reg_5077_pp0_iter4_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln552_1_reg_5077_pp0_iter5_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln552_1_reg_5077_pp0_iter6_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln552_1_reg_5077_pp0_iter7_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln552_1_reg_5077_pp0_iter8_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln552_1_reg_5077_pp0_iter9_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln552_1_reg_5077_pp0_iter10_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln552_1_reg_5077_pp0_iter11_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln1746_fu_2040_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1746_reg_5083 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1746_reg_5083_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1746_reg_5083_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1746_reg_5083_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1746_reg_5083_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1746_reg_5083_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1746_reg_5083_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1746_reg_5083_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1746_reg_5083_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1746_reg_5083_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1746_reg_5083_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1746_reg_5083_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1746_reg_5083_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1746_reg_5083_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1674_fu_2046_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1674_reg_5087 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1674_reg_5087_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1674_reg_5087_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1674_reg_5087_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1674_reg_5087_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1674_reg_5087_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1674_reg_5087_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1674_reg_5087_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1674_reg_5087_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1674_reg_5087_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1674_reg_5087_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1674_reg_5087_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1674_reg_5087_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1674_reg_5087_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1674_reg_5087_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1674_reg_5087_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1674_reg_5087_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1674_reg_5087_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1563_fu_2058_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1563_reg_5093 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1563_reg_5093_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1563_reg_5093_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1563_reg_5093_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1563_reg_5093_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1563_reg_5093_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1563_reg_5093_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1563_reg_5093_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1563_reg_5093_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1563_reg_5093_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1563_reg_5093_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1563_reg_5093_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1563_reg_5093_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1563_reg_5093_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1449_fu_2082_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1449_reg_5097 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1449_reg_5097_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1473_fu_2088_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1473_reg_5101 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1473_reg_5101_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1381_fu_2100_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1381_reg_5105 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1381_reg_5105_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1381_reg_5105_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1381_reg_5105_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1381_reg_5105_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1381_reg_5105_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1381_reg_5105_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1381_reg_5105_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1381_reg_5105_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1381_reg_5105_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1381_reg_5105_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1381_reg_5105_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1381_reg_5105_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1381_reg_5105_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1330_fu_2112_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1330_reg_5109 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1330_reg_5109_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1330_reg_5109_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1330_reg_5109_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1337_fu_2118_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1337_reg_5113 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1337_reg_5113_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1337_reg_5113_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1337_reg_5113_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_fu_2130_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_reg_5117 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_reg_5117_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_reg_5117_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_reg_5117_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_reg_5117_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_reg_5117_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_reg_5117_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_reg_5117_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_reg_5117_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_reg_5117_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_reg_5117_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_reg_5117_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_reg_5117_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_reg_5117_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_reg_5117_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_reg_5117_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_reg_5117_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln736_fu_2172_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln736_reg_5121 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln736_reg_5121_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln736_reg_5121_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln736_reg_5121_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln736_reg_5121_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln736_reg_5121_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln736_reg_5121_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln736_reg_5121_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln736_reg_5121_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln736_reg_5121_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln736_reg_5121_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln736_reg_5121_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln736_reg_5121_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln736_reg_5121_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln736_reg_5121_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln736_reg_5121_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln736_reg_5121_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln736_reg_5121_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln736_reg_5121_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln736_reg_5121_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1751_fu_2193_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1751_reg_5128 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1751_reg_5128_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1751_reg_5128_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1751_reg_5128_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1751_reg_5128_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1751_reg_5128_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1751_reg_5128_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1751_reg_5128_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1751_reg_5128_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1751_reg_5128_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1751_reg_5128_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1751_reg_5128_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1751_reg_5128_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1768_fu_2230_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1768_reg_5132 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1768_reg_5132_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1768_reg_5132_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1768_reg_5132_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1768_reg_5132_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1768_reg_5132_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1768_reg_5132_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1768_reg_5132_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1768_reg_5132_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1768_reg_5132_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1768_reg_5132_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1768_reg_5132_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1768_reg_5132_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1568_fu_2283_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1568_reg_5136 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1568_reg_5136_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1568_reg_5136_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1568_reg_5136_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1568_reg_5136_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1568_reg_5136_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1568_reg_5136_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1568_reg_5136_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1568_reg_5136_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1568_reg_5136_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1568_reg_5136_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1568_reg_5136_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1568_reg_5136_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1586_fu_2316_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1586_reg_5140 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1586_reg_5140_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1586_reg_5140_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1586_reg_5140_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1586_reg_5140_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1586_reg_5140_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1586_reg_5140_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1586_reg_5140_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1586_reg_5140_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1586_reg_5140_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1586_reg_5140_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1586_reg_5140_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1586_reg_5140_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1454_fu_2368_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1454_reg_5144 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1386_fu_2410_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1386_reg_5148 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1386_reg_5148_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1386_reg_5148_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1386_reg_5148_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1386_reg_5148_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1386_reg_5148_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1386_reg_5148_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1386_reg_5148_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1386_reg_5148_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1386_reg_5148_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1386_reg_5148_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1386_reg_5148_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1386_reg_5148_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1405_fu_2443_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1405_reg_5152 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1405_reg_5152_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1405_reg_5152_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1405_reg_5152_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1405_reg_5152_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1405_reg_5152_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1405_reg_5152_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1405_reg_5152_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1405_reg_5152_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1405_reg_5152_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1405_reg_5152_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1405_reg_5152_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1405_reg_5152_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1250_fu_2491_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1250_reg_5156 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1250_reg_5156_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1250_reg_5156_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1250_reg_5156_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1250_reg_5156_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1250_reg_5156_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1250_reg_5156_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1250_reg_5156_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1250_reg_5156_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1250_reg_5156_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1250_reg_5156_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1250_reg_5156_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1250_reg_5156_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1250_reg_5156_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1478_fu_2547_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1483_fu_2553_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_fu_2605_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_reg_5168_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_reg_5168_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_reg_5168_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_reg_5168_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_reg_5168_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_reg_5168_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_reg_5168_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_reg_5168_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_reg_5168_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_reg_5168_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_reg_5168_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_reg_5168_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_reg_5168_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal zonePlateVDelta_load_reg_5172 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reg_int_s_fu_2620_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state19_pp0_stage0_iter18_ignore_call5 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter21_ignore_call5 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp298 : BOOLEAN;
    signal lshr_ln3_reg_5187 : STD_LOGIC_VECTOR (10 downto 0);
    signal lshr_ln3_reg_5187_pp0_iter8_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal lshr_ln3_reg_5187_pp0_iter9_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal lshr_ln3_reg_5187_pp0_iter10_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal lshr_ln3_reg_5187_pp0_iter11_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal lshr_ln3_reg_5187_pp0_iter12_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal lshr_ln3_reg_5187_pp0_iter13_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal r_fu_2860_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal r_reg_5252 : STD_LOGIC_VECTOR (10 downto 0);
    signal r_reg_5252_pp0_iter15_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal r_reg_5252_pp0_iter16_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal r_reg_5252_pp0_iter17_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal r_reg_5252_pp0_iter18_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal r_reg_5252_pp0_iter19_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_5_fu_2880_p9 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_5_reg_5258 : STD_LOGIC_VECTOR (8 downto 0);
    signal b_fu_2970_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal b_reg_5263 : STD_LOGIC_VECTOR (10 downto 0);
    signal b_reg_5263_pp0_iter15_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal b_reg_5263_pp0_iter16_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal b_reg_5263_pp0_iter17_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal b_reg_5263_pp0_iter18_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1302_fu_2982_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal sext_ln1302_2_fu_2986_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1302_2_reg_5275 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1302_2_reg_5275_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal g_fu_3211_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal g_reg_5290 : STD_LOGIC_VECTOR (10 downto 0);
    signal g_reg_5290_pp0_iter16_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal g_reg_5290_pp0_iter17_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal g_reg_5290_pp0_iter18_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal g_reg_5290_pp0_iter19_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1302_1_fu_3223_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal tpgSinTableArray_load_reg_5302 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_3227_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal v_reg_5437 : STD_LOGIC_VECTOR (16 downto 0);
    signal v_reg_5437_pp0_iter18_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_27_reg_5442 : STD_LOGIC_VECTOR (6 downto 0);
    signal pix_9_reg_5542 : STD_LOGIC_VECTOR (9 downto 0);
    signal DPtpgBarSelYuv_709_v_load_reg_5547 : STD_LOGIC_VECTOR (9 downto 0);
    signal phi_ln1811_fu_3661_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal phi_ln1811_reg_5552 : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_8_reg_5557 : STD_LOGIC_VECTOR (9 downto 0);
    signal DPtpgBarSelYuv_601_v_load_reg_5562 : STD_LOGIC_VECTOR (9 downto 0);
    signal phi_ln1801_fu_3669_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal phi_ln1801_reg_5567 : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_6_reg_5572 : STD_LOGIC_VECTOR (7 downto 0);
    signal pix_7_reg_5577 : STD_LOGIC_VECTOR (7 downto 0);
    signal DPtpgBarSelRgb_CEA_b_load_reg_5582 : STD_LOGIC_VECTOR (7 downto 0);
    signal pix_reg_5587 : STD_LOGIC_VECTOR (1 downto 0);
    signal pix_5_reg_5592 : STD_LOGIC_VECTOR (1 downto 0);
    signal DPtpgBarSelRgb_VESA_b_load_reg_5597 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_33_fu_3706_p9 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_33_reg_5602 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_34_fu_3744_p9 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_34_reg_5607 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_48_fu_3767_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_48_reg_5612 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_46_fu_3894_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_46_reg_5617 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_45_fu_3920_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_45_reg_5622 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_31_fu_3944_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_31_reg_5627 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_57_fu_3979_p9 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_57_reg_5633 : STD_LOGIC_VECTOR (9 downto 0);
    signal u_reg_5644 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_26_reg_5649 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln1307_fu_4046_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1307_reg_5654 : STD_LOGIC_VECTOR (0 downto 0);
    signal blkYuv_1_load_reg_5659 : STD_LOGIC_VECTOR (9 downto 0);
    signal whiYuv_1_load_reg_5664 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_29_fu_4055_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_29_reg_5669 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_56_fu_4090_p9 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_56_reg_5675 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_27_fu_4114_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_27_reg_5681 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_55_fu_4149_p9 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_55_reg_5687 : STD_LOGIC_VECTOR (9 downto 0);
    signal whiYuv_load_reg_5693 : STD_LOGIC_VECTOR (9 downto 0);
    signal blkYuv_load_reg_5698 : STD_LOGIC_VECTOR (9 downto 0);
    signal bluYuv_load_reg_5703 : STD_LOGIC_VECTOR (9 downto 0);
    signal grnYuv_load_reg_5708 : STD_LOGIC_VECTOR (9 downto 0);
    signal redYuv_load_reg_5713 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_13_reg_5718 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_14_reg_5724 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_18_reg_5730 : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_6_cast_fu_4229_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_7_cast_fu_4232_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln1792_cast_fu_4235_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln1784_fu_4238_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln1785_fu_4241_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln1786_fu_4244_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln552_fu_4247_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_44_fu_4309_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tpgBarSelRgb_b_load_2_cast_fu_4323_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_42_fu_4327_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_43_fu_4333_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_4768_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln1302_2_reg_5794 : STD_LOGIC_VECTOR (24 downto 0);
    signal icmp_ln1305_fu_4379_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1305_reg_5799 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1306_fu_4390_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1306_reg_5804 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln1306_1_fu_4397_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1306_1_reg_5809 : STD_LOGIC_VECTOR (0 downto 0);
    signal outpix_61_fu_4427_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_61_reg_5814 : STD_LOGIC_VECTOR (9 downto 0);
    signal tpgBarSelRgb_b_load_1_cast_fu_4434_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_3420_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln1356_reg_5827 : STD_LOGIC_VECTOR (27 downto 0);
    signal sub_ln1356_1_fu_4458_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln1356_1_reg_5833 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgBarSelRgb_b_load_cast_fu_4464_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_51_fu_4472_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_52_fu_4476_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_19_fu_4483_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_21_fu_4489_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_condition_exit_pp0_iter20_stage0 : STD_LOGIC;
    signal grp_reg_ap_uint_10_s_fu_2350_ap_start : STD_LOGIC;
    signal grp_reg_ap_uint_10_s_fu_2350_ap_done : STD_LOGIC;
    signal grp_reg_ap_uint_10_s_fu_2350_ap_idle : STD_LOGIC;
    signal grp_reg_ap_uint_10_s_fu_2350_ap_ready : STD_LOGIC;
    signal grp_reg_ap_uint_10_s_fu_2350_ap_ce : STD_LOGIC;
    signal grp_reg_ap_uint_10_s_fu_2350_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_predicate_op205_call_state2 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter18_ignore_call0 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter21_ignore_call0 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp205 : BOOLEAN;
    signal grp_reg_int_s_fu_2620_ap_start : STD_LOGIC;
    signal grp_reg_int_s_fu_2620_ap_done : STD_LOGIC;
    signal grp_reg_int_s_fu_2620_ap_idle : STD_LOGIC;
    signal grp_reg_int_s_fu_2620_ap_ready : STD_LOGIC;
    signal grp_reg_int_s_fu_2620_ap_ce : STD_LOGIC;
    signal grp_reg_int_s_fu_2620_d : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_predicate_op290_call_state4 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp290 : BOOLEAN;
    signal ap_phi_reg_pp0_iter0_hHatch_reg_1460 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_hHatch_reg_1460 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_hHatch_reg_1460 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter3_hHatch_reg_1460 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_pred2162_state3 : BOOLEAN;
    signal ap_predicate_pred2171_state3 : BOOLEAN;
    signal ap_phi_reg_pp0_iter0_phi_ln1519_reg_1482 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln1519_reg_1482 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter2_phi_ln1519_reg_1482 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter3_phi_ln1519_reg_1482 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter4_phi_ln1519_reg_1482 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter5_phi_ln1519_reg_1482 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter6_phi_ln1519_reg_1482 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter7_phi_ln1519_reg_1482 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter8_phi_ln1519_reg_1482 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter9_phi_ln1519_reg_1482 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter10_phi_ln1519_reg_1482 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter11_phi_ln1519_reg_1482 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter12_phi_ln1519_reg_1482 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter13_phi_ln1519_reg_1482 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter14_phi_ln1519_reg_1482 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter15_phi_ln1519_reg_1482 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter16_phi_ln1519_reg_1482 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter17_phi_ln1519_reg_1482 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln1504_reg_1493 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln1504_reg_1493 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter2_phi_ln1504_reg_1493 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter3_phi_ln1504_reg_1493 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter4_phi_ln1504_reg_1493 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter5_phi_ln1504_reg_1493 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter6_phi_ln1504_reg_1493 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter7_phi_ln1504_reg_1493 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter8_phi_ln1504_reg_1493 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter9_phi_ln1504_reg_1493 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter10_phi_ln1504_reg_1493 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter11_phi_ln1504_reg_1493 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter12_phi_ln1504_reg_1493 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter13_phi_ln1504_reg_1493 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter14_phi_ln1504_reg_1493 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter15_phi_ln1504_reg_1493 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter16_phi_ln1504_reg_1493 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter17_phi_ln1504_reg_1493 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln1228_reg_1504 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln1228_reg_1504 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter2_phi_ln1228_reg_1504 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter3_phi_ln1228_reg_1504 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter4_phi_ln1228_reg_1504 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter5_phi_ln1228_reg_1504 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter6_phi_ln1228_reg_1504 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter7_phi_ln1228_reg_1504 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter8_phi_ln1228_reg_1504 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter9_phi_ln1228_reg_1504 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter10_phi_ln1228_reg_1504 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter11_phi_ln1228_reg_1504 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter12_phi_ln1228_reg_1504 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter13_phi_ln1228_reg_1504 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter14_phi_ln1228_reg_1504 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter15_phi_ln1228_reg_1504 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter16_phi_ln1228_reg_1504 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter17_phi_ln1228_reg_1504 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln1207_reg_1515 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln1207_reg_1515 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter2_phi_ln1207_reg_1515 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter3_phi_ln1207_reg_1515 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter4_phi_ln1207_reg_1515 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter5_phi_ln1207_reg_1515 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter6_phi_ln1207_reg_1515 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter7_phi_ln1207_reg_1515 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter8_phi_ln1207_reg_1515 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter9_phi_ln1207_reg_1515 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter10_phi_ln1207_reg_1515 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter11_phi_ln1207_reg_1515 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter12_phi_ln1207_reg_1515 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter13_phi_ln1207_reg_1515 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter14_phi_ln1207_reg_1515 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter15_phi_ln1207_reg_1515 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter16_phi_ln1207_reg_1515 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter17_phi_ln1207_reg_1515 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln1186_reg_1526 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln1186_reg_1526 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter2_phi_ln1186_reg_1526 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter3_phi_ln1186_reg_1526 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter4_phi_ln1186_reg_1526 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter5_phi_ln1186_reg_1526 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter6_phi_ln1186_reg_1526 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter7_phi_ln1186_reg_1526 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter8_phi_ln1186_reg_1526 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter9_phi_ln1186_reg_1526 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter10_phi_ln1186_reg_1526 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter11_phi_ln1186_reg_1526 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter12_phi_ln1186_reg_1526 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter13_phi_ln1186_reg_1526 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter14_phi_ln1186_reg_1526 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter15_phi_ln1186_reg_1526 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter16_phi_ln1186_reg_1526 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter17_phi_ln1186_reg_1526 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln1165_reg_1537 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln1165_reg_1537 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter2_phi_ln1165_reg_1537 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter3_phi_ln1165_reg_1537 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter4_phi_ln1165_reg_1537 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter5_phi_ln1165_reg_1537 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter6_phi_ln1165_reg_1537 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter7_phi_ln1165_reg_1537 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter8_phi_ln1165_reg_1537 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter9_phi_ln1165_reg_1537 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter10_phi_ln1165_reg_1537 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter11_phi_ln1165_reg_1537 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter12_phi_ln1165_reg_1537 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter13_phi_ln1165_reg_1537 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter14_phi_ln1165_reg_1537 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter15_phi_ln1165_reg_1537 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter16_phi_ln1165_reg_1537 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter17_phi_ln1165_reg_1537 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln1144_reg_1548 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln1144_reg_1548 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter2_phi_ln1144_reg_1548 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter3_phi_ln1144_reg_1548 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter4_phi_ln1144_reg_1548 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter5_phi_ln1144_reg_1548 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter6_phi_ln1144_reg_1548 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter7_phi_ln1144_reg_1548 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter8_phi_ln1144_reg_1548 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter9_phi_ln1144_reg_1548 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter10_phi_ln1144_reg_1548 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter11_phi_ln1144_reg_1548 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter12_phi_ln1144_reg_1548 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter13_phi_ln1144_reg_1548 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter14_phi_ln1144_reg_1548 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter15_phi_ln1144_reg_1548 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter16_phi_ln1144_reg_1548 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter17_phi_ln1144_reg_1548 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_mux_outpix_35_phi_fu_1562_p74 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter20_outpix_35_reg_1559 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_outpix_35_reg_1559 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_outpix_35_reg_1559 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_outpix_35_reg_1559 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_outpix_35_reg_1559 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_outpix_35_reg_1559 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter5_outpix_35_reg_1559 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter6_outpix_35_reg_1559 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter7_outpix_35_reg_1559 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter8_outpix_35_reg_1559 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter9_outpix_35_reg_1559 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter10_outpix_35_reg_1559 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter11_outpix_35_reg_1559 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter12_outpix_35_reg_1559 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter13_outpix_35_reg_1559 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter14_outpix_35_reg_1559 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter15_outpix_35_reg_1559 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter16_outpix_35_reg_1559 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter17_outpix_35_reg_1559 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter18_outpix_35_reg_1559 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter19_outpix_35_reg_1559 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_predicate_pred2495_state20 : BOOLEAN;
    signal ap_predicate_pred2499_state20 : BOOLEAN;
    signal ap_predicate_pred2503_state20 : BOOLEAN;
    signal ap_predicate_pred2507_state20 : BOOLEAN;
    signal ap_predicate_pred2519_state20 : BOOLEAN;
    signal ap_predicate_pred2523_state20 : BOOLEAN;
    signal ap_predicate_pred2561_state20 : BOOLEAN;
    signal ap_predicate_pred2566_state20 : BOOLEAN;
    signal ap_predicate_pred2573_state20 : BOOLEAN;
    signal ap_predicate_pred2578_state20 : BOOLEAN;
    signal ap_predicate_pred2585_state20 : BOOLEAN;
    signal ap_predicate_pred2590_state20 : BOOLEAN;
    signal outpix_54_fu_4620_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_predicate_pred2601_state20 : BOOLEAN;
    signal ap_predicate_pred2607_state20 : BOOLEAN;
    signal ap_predicate_pred2613_state20 : BOOLEAN;
    signal ap_predicate_pred2618_state20 : BOOLEAN;
    signal ap_predicate_pred2623_state20 : BOOLEAN;
    signal ap_predicate_pred2627_state20 : BOOLEAN;
    signal ap_predicate_pred2632_state20 : BOOLEAN;
    signal ap_predicate_pred2637_state20 : BOOLEAN;
    signal ap_predicate_pred2655_state20 : BOOLEAN;
    signal ap_predicate_pred2659_state20 : BOOLEAN;
    signal ap_predicate_pred2663_state20 : BOOLEAN;
    signal ap_predicate_pred2668_state20 : BOOLEAN;
    signal ap_phi_mux_outpix_34_phi_fu_1643_p74 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter20_outpix_34_reg_1638 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_outpix_34_reg_1638 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_outpix_34_reg_1638 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_outpix_34_reg_1638 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_outpix_34_reg_1638 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_outpix_34_reg_1638 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter5_outpix_34_reg_1638 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter6_outpix_34_reg_1638 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter7_outpix_34_reg_1638 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter8_outpix_34_reg_1638 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter9_outpix_34_reg_1638 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter10_outpix_34_reg_1638 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter11_outpix_34_reg_1638 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter12_outpix_34_reg_1638 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter13_outpix_34_reg_1638 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter14_outpix_34_reg_1638 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter15_outpix_34_reg_1638 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter16_outpix_34_reg_1638 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter17_outpix_34_reg_1638 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter18_outpix_34_reg_1638 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter19_outpix_34_reg_1638 : STD_LOGIC_VECTOR (9 downto 0);
    signal g_2_fu_4577_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_outpix_33_phi_fu_1731_p74 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter20_outpix_33_reg_1726 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_outpix_33_reg_1726 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_outpix_33_reg_1726 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_outpix_33_reg_1726 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_outpix_33_reg_1726 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_outpix_33_reg_1726 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter5_outpix_33_reg_1726 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter6_outpix_33_reg_1726 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter7_outpix_33_reg_1726 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter8_outpix_33_reg_1726 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter9_outpix_33_reg_1726 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter10_outpix_33_reg_1726 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter11_outpix_33_reg_1726 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter12_outpix_33_reg_1726 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter13_outpix_33_reg_1726 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter14_outpix_33_reg_1726 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter15_outpix_33_reg_1726 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter16_outpix_33_reg_1726 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter17_outpix_33_reg_1726 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter18_outpix_33_reg_1726 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter19_outpix_33_reg_1726 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_62_fu_4567_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln1359_fu_4615_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_outpix_41_phi_fu_1818_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_60_fu_4629_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter20_outpix_41_reg_1815 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_outpix_40_phi_fu_1829_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_59_fu_4636_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter20_outpix_40_reg_1826 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_outpix_39_phi_fu_1840_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_58_fu_4643_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter20_outpix_39_reg_1837 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_reg_ap_uint_10_s_fu_2350_ap_start_reg : STD_LOGIC := '0';
    signal ap_predicate_op205_call_state2_state1 : BOOLEAN;
    signal ap_block_pp0_stage0_ignoreCallOp205 : BOOLEAN;
    signal grp_reg_int_s_fu_2620_ap_start_reg : STD_LOGIC := '0';
    signal ap_predicate_op290_call_state4_state3 : BOOLEAN;
    signal ap_block_pp0_stage0_ignoreCallOp290 : BOOLEAN;
    signal zext_ln1281_fu_2749_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1285_fu_2766_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1289_fu_2783_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1355_fu_2994_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1784_fu_3339_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1600_fu_3374_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1419_fu_3412_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1784_1_fu_3458_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1600_1_fu_3478_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_predicate_pred2825_state18 : BOOLEAN;
    signal ap_predicate_pred2829_state18 : BOOLEAN;
    signal ap_predicate_pred2824_state18 : BOOLEAN;
    signal zext_ln1519_fu_3548_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1504_fu_3553_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1419_1_fu_3558_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_predicate_pred2852_state18 : BOOLEAN;
    signal ap_predicate_pred2856_state18 : BOOLEAN;
    signal ap_predicate_pred2851_state18 : BOOLEAN;
    signal zext_ln1260_fu_3572_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_predicate_pred2865_state18 : BOOLEAN;
    signal ap_predicate_pred2869_state18 : BOOLEAN;
    signal ap_predicate_pred2864_state18 : BOOLEAN;
    signal zext_ln1228_fu_3582_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1207_fu_3587_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1186_fu_3592_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1165_fu_3597_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1144_fu_3602_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln552_fu_4502_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln1101_fu_4175_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_predicate_pred2921_state19 : BOOLEAN;
    signal ap_predicate_pred2927_state19 : BOOLEAN;
    signal zext_ln1257_fu_3432_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_predicate_pred2945_state17 : BOOLEAN;
    signal ap_predicate_pred2951_state17 : BOOLEAN;
    signal add_ln1341_fu_2650_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_predicate_pred2968_state6 : BOOLEAN;
    signal ap_predicate_pred2974_state6 : BOOLEAN;
    signal zext_ln1393_fu_3239_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_predicate_pred3000_state16 : BOOLEAN;
    signal ap_predicate_pred3006_state16 : BOOLEAN;
    signal zext_ln1412_fu_3273_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_predicate_pred3022_state16 : BOOLEAN;
    signal ap_predicate_pred2996_state16 : BOOLEAN;
    signal zext_ln552_1_fu_4346_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln1575_fu_3110_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_predicate_pred3048_state16 : BOOLEAN;
    signal ap_predicate_pred3054_state16 : BOOLEAN;
    signal zext_ln1593_fu_3146_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_predicate_pred3068_state16 : BOOLEAN;
    signal ap_predicate_pred3044_state16 : BOOLEAN;
    signal add_ln1709_fu_3782_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_predicate_pred3083_state19 : BOOLEAN;
    signal zext_ln1758_fu_3044_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_predicate_pred3098_state16 : BOOLEAN;
    signal ap_predicate_pred3104_state16 : BOOLEAN;
    signal zext_ln1775_fu_3078_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_predicate_pred3118_state16 : BOOLEAN;
    signal ap_predicate_pred3123_state16 : BOOLEAN;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter9_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter10_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter11_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter12_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter13_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter14_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter15_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter16_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter17_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter18_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter19_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter20_reg : STD_LOGIC;
    signal trunc_ln571_fu_3615_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1101_fu_4169_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_pp0_stage0_grp0 : BOOLEAN;
    signal sub_ln1256_fu_2502_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln1252_fu_2496_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln1343_fu_2630_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_predicate_pred3212_state5 : BOOLEAN;
    signal ap_predicate_pred3217_state5 : BOOLEAN;
    signal add_ln1412_fu_3267_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal sub_ln1411_fu_2448_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1407_fu_2459_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1388_fu_2421_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1393_fu_3233_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal sub_ln1490_fu_2559_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1480_fu_2577_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_predicate_pred2177_state3 : BOOLEAN;
    signal ap_predicate_pred3307_state3 : BOOLEAN;
    signal add_ln1461_fu_2373_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1593_fu_3140_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal sub_ln1592_fu_2321_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1588_fu_2332_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1570_fu_2294_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal lfsr_r_1_fu_4291_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal lfsr_g_1_fu_3836_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_predicate_pred3381_state19 : BOOLEAN;
    signal lfsr_b_1_fu_3872_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln1775_fu_3072_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln1774_fu_2236_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln1770_fu_2254_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1753_fu_2204_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal xor_ln1758_fu_3038_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phi_mul_fu_534 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal add_ln570_fu_2680_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal x_fu_538 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal add_ln565_fu_1994_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_x_4 : STD_LOGIC_VECTOR (15 downto 0);
    signal rampVal_2_flag_1_fu_542 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal hdata_flag_1_fu_546 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal rampVal_3_flag_1_fu_550 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal outpix_3_fu_554 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal outpix_4_fu_558 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal outpix_5_fu_562 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal ap_block_pp0_stage0_01001_grp0 : BOOLEAN;
    signal tpgSinTableArray_9bit_0_ce2_local : STD_LOGIC;
    signal tpgSinTableArray_9bit_0_ce1_local : STD_LOGIC;
    signal tpgSinTableArray_9bit_0_ce0_local : STD_LOGIC;
    signal tpgSinTableArray_9bit_1_ce2_local : STD_LOGIC;
    signal tpgSinTableArray_9bit_1_ce1_local : STD_LOGIC;
    signal tpgSinTableArray_9bit_1_ce0_local : STD_LOGIC;
    signal tpgSinTableArray_9bit_2_ce2_local : STD_LOGIC;
    signal tpgSinTableArray_9bit_2_ce1_local : STD_LOGIC;
    signal tpgSinTableArray_9bit_2_ce0_local : STD_LOGIC;
    signal tpgSinTableArray_ce0_local : STD_LOGIC;
    signal DPtpgBarArray_ce0_local : STD_LOGIC;
    signal tpgCheckerBoardArray_ce0_local : STD_LOGIC;
    signal tpgTartanBarArray_ce0_local : STD_LOGIC;
    signal DPtpgBarSelYuv_709_y_ce0_local : STD_LOGIC;
    signal DPtpgBarSelYuv_709_v_ce0_local : STD_LOGIC;
    signal DPtpgBarSelYuv_709_u_ce0_local : STD_LOGIC;
    signal DPtpgBarSelYuv_601_y_ce0_local : STD_LOGIC;
    signal DPtpgBarSelYuv_601_v_ce0_local : STD_LOGIC;
    signal DPtpgBarSelYuv_601_u_ce0_local : STD_LOGIC;
    signal DPtpgBarSelRgb_CEA_r_ce0_local : STD_LOGIC;
    signal DPtpgBarSelRgb_CEA_g_ce0_local : STD_LOGIC;
    signal DPtpgBarSelRgb_CEA_b_ce0_local : STD_LOGIC;
    signal DPtpgBarSelRgb_VESA_r_ce0_local : STD_LOGIC;
    signal DPtpgBarSelRgb_VESA_g_ce0_local : STD_LOGIC;
    signal DPtpgBarSelRgb_VESA_b_ce0_local : STD_LOGIC;
    signal tpgBarSelRgb_r_ce0_local : STD_LOGIC;
    signal tpgBarSelRgb_r_address0_local : STD_LOGIC_VECTOR (2 downto 0);
    signal tpgBarSelYuv_y_ce0_local : STD_LOGIC;
    signal tpgBarSelYuv_y_address0_local : STD_LOGIC_VECTOR (2 downto 0);
    signal tpgBarSelRgb_g_ce0_local : STD_LOGIC;
    signal tpgBarSelRgb_g_address0_local : STD_LOGIC_VECTOR (2 downto 0);
    signal tpgBarSelYuv_u_ce0_local : STD_LOGIC;
    signal tpgBarSelYuv_u_address0_local : STD_LOGIC_VECTOR (2 downto 0);
    signal tpgBarSelYuv_v_ce0_local : STD_LOGIC;
    signal tpgBarSelYuv_v_address0_local : STD_LOGIC_VECTOR (2 downto 0);
    signal tpgBarSelRgb_b_ce0_local : STD_LOGIC;
    signal tpgBarSelRgb_b_address0_local : STD_LOGIC_VECTOR (2 downto 0);
    signal blkYuv_1_ce0_local : STD_LOGIC;
    signal whiYuv_1_ce0_local : STD_LOGIC;
    signal whiYuv_ce0_local : STD_LOGIC;
    signal blkYuv_ce0_local : STD_LOGIC;
    signal bluYuv_ce0_local : STD_LOGIC;
    signal grnYuv_ce0_local : STD_LOGIC;
    signal redYuv_ce0_local : STD_LOGIC;
    signal conv2_i_i10_i285_cast_cast_cast_cast_cast_fu_1895_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal or_ln1746_fu_2034_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln565_10_fu_2014_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln1563_fu_2052_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2064_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_2070_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_2070_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_2076_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_2076_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal or_ln1381_fu_2094_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_ln1330_fu_2106_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_ln1095_fu_2124_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln736_fu_2136_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln736_1_fu_2142_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln736_1_fu_2148_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln736_fu_2154_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln736_1_fu_2160_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln736_fu_2166_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1751_fu_2187_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1768_fu_2226_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln1770_fu_2248_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln1568_fu_2274_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln1568_fu_2278_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1454_fu_2359_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln1454_fu_2363_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1386_fu_2401_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln1386_fu_2405_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1250_fu_2481_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1250_fu_2485_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_4706_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal lshr_ln3_fu_2703_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4715_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2715_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_2715_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_2724_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_2724_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_2733_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_2733_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_2715_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_9_fu_2739_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_2724_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_18_fu_2756_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_2733_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_21_fu_2773_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_2064_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_4_fu_2802_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_4_fu_2802_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_4_fu_2802_p7 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_4_fu_2802_p8 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_4_fu_2802_p9 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln_fu_2822_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1281_fu_2830_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1281_fu_2834_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_17_fu_2844_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln1281_fu_2854_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1281_1_fu_2840_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_2070_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_5_fu_2880_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_5_fu_2880_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_5_fu_2880_p7 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_5_fu_2880_p8 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_2076_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_6_fu_2912_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_6_fu_2912_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_6_fu_2912_p7 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_6_fu_2912_p8 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_6_fu_2912_p9 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln2_fu_2932_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1289_fu_2940_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1289_fu_2944_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_24_fu_2954_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln1289_fu_2964_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1289_1_fu_2950_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1302_fu_2978_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln565_6_fu_3030_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln565_3_fu_3018_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln565_4_fu_3022_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal shl_ln1_fu_3174_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1285_fu_3181_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1285_fu_3185_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_19_fu_3195_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln1285_fu_3205_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1285_1_fu_3191_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1302_1_fu_3219_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3227_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3227_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln565_7_fu_3034_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln565_5_fu_3026_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln1778_fu_3313_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln4_fu_3317_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln1778_1_fu_3329_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal or_ln1778_fu_3333_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_123_fu_3348_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1596_fu_3364_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_16_fu_3352_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal tBarSel_fu_3368_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln1415_fu_3386_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal shl_ln3_fu_3390_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln1415_1_fu_3402_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal or_ln1415_fu_3406_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_3420_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln565_8_fu_3305_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln1257_fu_3426_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal sext_ln1600_fu_3474_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_4723_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal grp_fu_4732_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_1_fu_3494_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln1304_2_fu_3501_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal zext_ln1304_fu_3505_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln1304_fu_3509_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_4741_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1304_1_fu_3519_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal zext_ln1304_1_fu_3515_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln1304_2_fu_3522_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal and_ln1801_fu_3657_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1678_fu_3688_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln1674_fu_3681_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal rampVal_2_loc_4_fu_3695_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_31_fu_3702_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal and_ln1707_fu_3763_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_fu_3725_p9 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln1709_fu_3775_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_29_fu_3812_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1845_fu_3808_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1846_fu_3830_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal lshr_ln1_fu_3820_p4 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_30_fu_3848_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1852_fu_3844_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1853_fu_3866_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal lshr_ln2_fu_3856_p4 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_10_fu_3884_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_12_fu_3902_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal and_ln1862_fu_3880_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_fu_3912_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tpgBarSelRgb_r_load_2_cast_fu_3940_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_1860_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln565_2_fu_3955_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1855_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln565_2_fu_3960_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln565_2_fu_3966_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal outpix_57_fu_3979_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_57_fu_3979_p7 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_57_fu_3979_p8 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_4750_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_s_fu_4002_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln1303_2_fu_4009_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal grp_fu_4759_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1303_1_fu_4017_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal zext_ln1303_fu_4013_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln1303_2_fu_4020_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal tpgBarSelRgb_r_load_1_cast_fu_4051_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln565_1_fu_4066_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln565_1_fu_4071_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln565_1_fu_4077_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal outpix_56_fu_4090_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_56_fu_4090_p7 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_56_fu_4090_p8 : STD_LOGIC_VECTOR (1 downto 0);
    signal tpgBarSelRgb_r_load_cast_fu_4110_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln565_fu_4125_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln565_fu_4130_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln565_fu_4136_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal outpix_55_fu_4149_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_55_fu_4149_p7 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_55_fu_4149_p8 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln565_9_fu_3611_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_28_fu_4267_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1838_fu_4263_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1839_fu_4285_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal lshr_ln_fu_4275_p4 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_3_fu_4299_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln565_fu_4209_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1545_fu_4340_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_25_fu_4370_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln1306_fu_4385_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1307_fu_4403_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln1307_1_fu_4409_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1307_fu_4415_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln1288_fu_4367_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal b_1_fu_4419_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln1356_fu_4438_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal sub_ln1356_fu_4442_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal trunc_ln1356_1_fu_4448_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln565_1_fu_4213_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1084_fu_4496_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln8_fu_4541_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln1306_fu_4557_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln1280_fu_4535_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_1_fu_4550_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln1284_fu_4538_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal g_1_fu_4560_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_32_fu_4586_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1356_2_fu_4593_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln1356_fu_4602_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_53_fu_4609_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4706_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4706_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_4706_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4715_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4723_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4723_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_4723_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_4732_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4732_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_4732_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_4741_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4741_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_4750_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4750_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4750_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal grp_fu_4759_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4759_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4768_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4768_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_4768_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2064_ce : STD_LOGIC;
    signal grp_fu_2070_ce : STD_LOGIC;
    signal grp_fu_2076_ce : STD_LOGIC;
    signal grp_fu_2715_ce : STD_LOGIC;
    signal grp_fu_2724_ce : STD_LOGIC;
    signal grp_fu_2733_ce : STD_LOGIC;
    signal ap_predicate_pred4766_state15 : BOOLEAN;
    signal ap_predicate_pred4769_state16 : BOOLEAN;
    signal grp_fu_3227_ce : STD_LOGIC;
    signal grp_fu_3420_ce : STD_LOGIC;
    signal ap_predicate_pred5132_state19 : BOOLEAN;
    signal ap_predicate_pred5179_state20 : BOOLEAN;
    signal grp_fu_4706_ce : STD_LOGIC;
    signal grp_fu_4715_ce : STD_LOGIC;
    signal grp_fu_4723_ce : STD_LOGIC;
    signal grp_fu_4732_ce : STD_LOGIC;
    signal grp_fu_4741_ce : STD_LOGIC;
    signal grp_fu_4750_ce : STD_LOGIC;
    signal grp_fu_4759_ce : STD_LOGIC;
    signal grp_fu_4768_ce : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal grp_fu_2715_p00 : STD_LOGIC_VECTOR (22 downto 0);
    signal grp_fu_2724_p00 : STD_LOGIC_VECTOR (22 downto 0);
    signal grp_fu_2733_p00 : STD_LOGIC_VECTOR (22 downto 0);
    signal grp_fu_4741_p00 : STD_LOGIC_VECTOR (21 downto 0);
    signal grp_fu_4750_p20 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_4768_p00 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_fu_4768_p20 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_condition_2541 : BOOLEAN;
    signal ap_condition_2543 : BOOLEAN;
    signal ap_condition_2545 : BOOLEAN;
    signal ap_condition_2547 : BOOLEAN;
    signal ap_condition_2549 : BOOLEAN;
    signal ap_condition_2153 : BOOLEAN;
    signal ap_condition_2384 : BOOLEAN;
    signal ap_condition_2361 : BOOLEAN;
    signal ap_condition_2338 : BOOLEAN;
    signal ap_condition_2315 : BOOLEAN;
    signal ap_condition_2292 : BOOLEAN;
    signal ap_condition_2157 : BOOLEAN;
    signal ap_condition_2513 : BOOLEAN;
    signal ap_condition_2515 : BOOLEAN;
    signal ap_condition_2267 : BOOLEAN;
    signal ap_condition_2245 : BOOLEAN;
    signal ap_condition_5468 : BOOLEAN;
    signal ap_condition_5477 : BOOLEAN;
    signal ap_condition_2192 : BOOLEAN;
    signal ap_condition_2188 : BOOLEAN;
    signal ap_condition_2183 : BOOLEAN;
    signal ap_condition_5503 : BOOLEAN;
    signal ap_condition_5510 : BOOLEAN;
    signal ap_condition_5525 : BOOLEAN;
    signal ap_condition_5530 : BOOLEAN;
    signal ap_condition_5535 : BOOLEAN;
    signal tmp_4_fu_2802_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_4_fu_2802_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_4_fu_2802_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_5_fu_2880_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_5_fu_2880_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_5_fu_2880_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_6_fu_2912_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_6_fu_2912_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_6_fu_2912_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_33_fu_3706_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_33_fu_3706_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_33_fu_3706_p5 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_2_fu_3725_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_2_fu_3725_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_2_fu_3725_p5 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_34_fu_3744_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_34_fu_3744_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_34_fu_3744_p5 : STD_LOGIC_VECTOR (15 downto 0);
    signal outpix_57_fu_3979_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal outpix_57_fu_3979_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal outpix_57_fu_3979_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal outpix_56_fu_4090_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal outpix_56_fu_4090_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal outpix_56_fu_4090_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal outpix_55_fu_4149_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal outpix_55_fu_4149_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal outpix_55_fu_4149_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component system_v_tpg_0_0_reg_ap_uint_10_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        d : IN STD_LOGIC_VECTOR (9 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component system_v_tpg_0_0_reg_int_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        d : IN STD_LOGIC_VECTOR (15 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component system_v_tpg_0_0_urem_11ns_3ns_2_15_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (10 downto 0);
        din1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component system_v_tpg_0_0_mul_11ns_13ns_23_2_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (10 downto 0);
        din1 : IN STD_LOGIC_VECTOR (12 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (22 downto 0) );
    end component;


    component system_v_tpg_0_0_sparsemux_7_2_9_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (1 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (1 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (1 downto 0);
        din2_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (8 downto 0);
        din1 : IN STD_LOGIC_VECTOR (8 downto 0);
        din2 : IN STD_LOGIC_VECTOR (8 downto 0);
        def : IN STD_LOGIC_VECTOR (8 downto 0);
        sel : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (8 downto 0) );
    end component;


    component system_v_tpg_0_0_mul_16ns_8s_24_2_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component system_v_tpg_0_0_mul_20s_9ns_28_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (19 downto 0);
        din1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (27 downto 0) );
    end component;


    component system_v_tpg_0_0_sparsemux_7_16_10_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (15 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (15 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (15 downto 0);
        din2_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (9 downto 0);
        din1 : IN STD_LOGIC_VECTOR (9 downto 0);
        din2 : IN STD_LOGIC_VECTOR (9 downto 0);
        def : IN STD_LOGIC_VECTOR (9 downto 0);
        sel : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component system_v_tpg_0_0_sparsemux_7_2_10_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (1 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (1 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (1 downto 0);
        din2_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (9 downto 0);
        din1 : IN STD_LOGIC_VECTOR (9 downto 0);
        din2 : IN STD_LOGIC_VECTOR (9 downto 0);
        def : IN STD_LOGIC_VECTOR (9 downto 0);
        sel : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component system_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (0 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (16 downto 0) );
    end component;


    component system_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component system_v_tpg_0_0_mac_muladd_16ns_7ns_15ns_23_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (6 downto 0);
        din2 : IN STD_LOGIC_VECTOR (14 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (22 downto 0) );
    end component;


    component system_v_tpg_0_0_mac_muladd_16ns_7s_18ns_23_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (6 downto 0);
        din2 : IN STD_LOGIC_VECTOR (17 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (22 downto 0) );
    end component;


    component system_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (5 downto 0);
        din2 : IN STD_LOGIC_VECTOR (23 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component system_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (22 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component system_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (22 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component system_v_tpg_0_0_mac_muladd_16ns_5ns_24ns_25_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (4 downto 0);
        din2 : IN STD_LOGIC_VECTOR (23 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (24 downto 0) );
    end component;


    component system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_redYuv_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_grnYuv_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_bluYuv_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_blkYuv_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_whiYuv_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_r_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_y_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_g_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_u_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_v_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_b_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (19 downto 0) );
    end component;


    component system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgTartanBarArray_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_0_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address2 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_1_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address2 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_2_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        address2 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (8 downto 0) );
    end component;


    component system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgCheckerBoardArray_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarArray_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component system_v_tpg_0_0_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    redYuv_U : component system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_redYuv_ROM_AUTO_1R
    generic map (
        DataWidth => 10,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => redYuv_address0,
        ce0 => redYuv_ce0_local,
        q0 => redYuv_q0);

    grnYuv_U : component system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_grnYuv_ROM_AUTO_1R
    generic map (
        DataWidth => 10,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grnYuv_address0,
        ce0 => grnYuv_ce0_local,
        q0 => grnYuv_q0);

    bluYuv_U : component system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_bluYuv_ROM_AUTO_1R
    generic map (
        DataWidth => 10,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => bluYuv_address0,
        ce0 => bluYuv_ce0_local,
        q0 => bluYuv_q0);

    blkYuv_U : component system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_blkYuv_ROM_AUTO_1R
    generic map (
        DataWidth => 10,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => blkYuv_address0,
        ce0 => blkYuv_ce0_local,
        q0 => blkYuv_q0);

    whiYuv_U : component system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_whiYuv_ROM_AUTO_1R
    generic map (
        DataWidth => 10,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => whiYuv_address0,
        ce0 => whiYuv_ce0_local,
        q0 => whiYuv_q0);

    tpgBarSelRgb_r_U : component system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_r_ROM_AUTO_1R
    generic map (
        DataWidth => 2,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgBarSelRgb_r_address0_local,
        ce0 => tpgBarSelRgb_r_ce0_local,
        q0 => tpgBarSelRgb_r_q0);

    tpgBarSelYuv_y_U : component system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_y_ROM_AUTO_1R
    generic map (
        DataWidth => 10,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgBarSelYuv_y_address0_local,
        ce0 => tpgBarSelYuv_y_ce0_local,
        q0 => tpgBarSelYuv_y_q0);

    tpgBarSelRgb_g_U : component system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_g_ROM_AUTO_1R
    generic map (
        DataWidth => 2,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgBarSelRgb_g_address0_local,
        ce0 => tpgBarSelRgb_g_ce0_local,
        q0 => tpgBarSelRgb_g_q0);

    tpgBarSelYuv_u_U : component system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_u_ROM_AUTO_1R
    generic map (
        DataWidth => 10,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgBarSelYuv_u_address0_local,
        ce0 => tpgBarSelYuv_u_ce0_local,
        q0 => tpgBarSelYuv_u_q0);

    tpgBarSelYuv_v_U : component system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_v_ROM_AUTO_1R
    generic map (
        DataWidth => 10,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgBarSelYuv_v_address0_local,
        ce0 => tpgBarSelYuv_v_ce0_local,
        q0 => tpgBarSelYuv_v_q0);

    tpgBarSelRgb_b_U : component system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_b_ROM_AUTO_1R
    generic map (
        DataWidth => 2,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgBarSelRgb_b_address0_local,
        ce0 => tpgBarSelRgb_b_ce0_local,
        q0 => tpgBarSelRgb_b_q0);

    tpgSinTableArray_U : component system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_ROM_AUTO_1R
    generic map (
        DataWidth => 20,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgSinTableArray_address0,
        ce0 => tpgSinTableArray_ce0_local,
        q0 => tpgSinTableArray_q0);

    tpgTartanBarArray_U : component system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgTartanBarArray_ROM_AUTO_1R
    generic map (
        DataWidth => 3,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgTartanBarArray_address0,
        ce0 => tpgTartanBarArray_ce0_local,
        q0 => tpgTartanBarArray_q0);

    whiYuv_1_U : component system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_whiYuv_ROM_AUTO_1R
    generic map (
        DataWidth => 10,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => whiYuv_1_address0,
        ce0 => whiYuv_1_ce0_local,
        q0 => whiYuv_1_q0);

    blkYuv_1_U : component system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_blkYuv_ROM_AUTO_1R
    generic map (
        DataWidth => 10,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => blkYuv_1_address0,
        ce0 => blkYuv_1_ce0_local,
        q0 => blkYuv_1_q0);

    tpgSinTableArray_9bit_0_U : component system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_0_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 683,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgSinTableArray_9bit_0_address0,
        ce0 => tpgSinTableArray_9bit_0_ce0_local,
        q0 => tpgSinTableArray_9bit_0_q0,
        address1 => tpgSinTableArray_9bit_0_address1,
        ce1 => tpgSinTableArray_9bit_0_ce1_local,
        q1 => tpgSinTableArray_9bit_0_q1,
        address2 => tpgSinTableArray_9bit_0_address2,
        ce2 => tpgSinTableArray_9bit_0_ce2_local,
        q2 => tpgSinTableArray_9bit_0_q2);

    tpgSinTableArray_9bit_1_U : component system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_1_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 683,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgSinTableArray_9bit_1_address0,
        ce0 => tpgSinTableArray_9bit_1_ce0_local,
        q0 => tpgSinTableArray_9bit_1_q0,
        address1 => tpgSinTableArray_9bit_1_address1,
        ce1 => tpgSinTableArray_9bit_1_ce1_local,
        q1 => tpgSinTableArray_9bit_1_q1,
        address2 => tpgSinTableArray_9bit_1_address2,
        ce2 => tpgSinTableArray_9bit_1_ce2_local,
        q2 => tpgSinTableArray_9bit_1_q2);

    tpgSinTableArray_9bit_2_U : component system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_2_ROM_AUTO_1R
    generic map (
        DataWidth => 9,
        AddressRange => 683,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgSinTableArray_9bit_2_address0,
        ce0 => tpgSinTableArray_9bit_2_ce0_local,
        q0 => tpgSinTableArray_9bit_2_q0,
        address1 => tpgSinTableArray_9bit_2_address1,
        ce1 => tpgSinTableArray_9bit_2_ce1_local,
        q1 => tpgSinTableArray_9bit_2_q1,
        address2 => tpgSinTableArray_9bit_2_address2,
        ce2 => tpgSinTableArray_9bit_2_ce2_local,
        q2 => tpgSinTableArray_9bit_2_q2);

    tpgCheckerBoardArray_U : component system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgCheckerBoardArray_ROM_AUTO_1R
    generic map (
        DataWidth => 2,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgCheckerBoardArray_address0,
        ce0 => tpgCheckerBoardArray_ce0_local,
        q0 => tpgCheckerBoardArray_q0);

    DPtpgBarSelRgb_VESA_r_U : component system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_r_ROM_AUTO_1R
    generic map (
        DataWidth => 2,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarSelRgb_VESA_r_address0,
        ce0 => DPtpgBarSelRgb_VESA_r_ce0_local,
        q0 => DPtpgBarSelRgb_VESA_r_q0);

    DPtpgBarSelRgb_VESA_g_U : component system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_g_ROM_AUTO_1R
    generic map (
        DataWidth => 2,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarSelRgb_VESA_g_address0,
        ce0 => DPtpgBarSelRgb_VESA_g_ce0_local,
        q0 => DPtpgBarSelRgb_VESA_g_q0);

    DPtpgBarSelRgb_VESA_b_U : component system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_b_ROM_AUTO_1R
    generic map (
        DataWidth => 2,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarSelRgb_VESA_b_address0,
        ce0 => DPtpgBarSelRgb_VESA_b_ce0_local,
        q0 => DPtpgBarSelRgb_VESA_b_q0);

    DPtpgBarArray_U : component system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarArray_ROM_AUTO_1R
    generic map (
        DataWidth => 3,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarArray_address0,
        ce0 => DPtpgBarArray_ce0_local,
        q0 => DPtpgBarArray_q0);

    DPtpgBarSelRgb_CEA_r_U : component system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarSelRgb_CEA_r_address0,
        ce0 => DPtpgBarSelRgb_CEA_r_ce0_local,
        q0 => DPtpgBarSelRgb_CEA_r_q0);

    DPtpgBarSelRgb_CEA_g_U : component system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarSelRgb_CEA_g_address0,
        ce0 => DPtpgBarSelRgb_CEA_g_ce0_local,
        q0 => DPtpgBarSelRgb_CEA_g_q0);

    DPtpgBarSelRgb_CEA_b_U : component system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarSelRgb_CEA_b_address0,
        ce0 => DPtpgBarSelRgb_CEA_b_ce0_local,
        q0 => DPtpgBarSelRgb_CEA_b_q0);

    DPtpgBarSelYuv_601_y_U : component system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R
    generic map (
        DataWidth => 10,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarSelYuv_601_y_address0,
        ce0 => DPtpgBarSelYuv_601_y_ce0_local,
        q0 => DPtpgBarSelYuv_601_y_q0);

    DPtpgBarSelYuv_601_v_U : component system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R
    generic map (
        DataWidth => 10,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarSelYuv_601_v_address0,
        ce0 => DPtpgBarSelYuv_601_v_ce0_local,
        q0 => DPtpgBarSelYuv_601_v_q0);

    DPtpgBarSelYuv_601_u_U : component system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R
    generic map (
        DataWidth => 10,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarSelYuv_601_u_address0,
        ce0 => DPtpgBarSelYuv_601_u_ce0_local,
        q0 => DPtpgBarSelYuv_601_u_q0);

    DPtpgBarSelYuv_709_y_U : component system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R
    generic map (
        DataWidth => 10,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarSelYuv_709_y_address0,
        ce0 => DPtpgBarSelYuv_709_y_ce0_local,
        q0 => DPtpgBarSelYuv_709_y_q0);

    DPtpgBarSelYuv_709_v_U : component system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R
    generic map (
        DataWidth => 10,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarSelYuv_709_v_address0,
        ce0 => DPtpgBarSelYuv_709_v_ce0_local,
        q0 => DPtpgBarSelYuv_709_v_q0);

    DPtpgBarSelYuv_709_u_U : component system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R
    generic map (
        DataWidth => 10,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarSelYuv_709_u_address0,
        ce0 => DPtpgBarSelYuv_709_u_ce0_local,
        q0 => DPtpgBarSelYuv_709_u_q0);

    grp_reg_ap_uint_10_s_fu_2350 : component system_v_tpg_0_0_reg_ap_uint_10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_reg_ap_uint_10_s_fu_2350_ap_start,
        ap_done => grp_reg_ap_uint_10_s_fu_2350_ap_done,
        ap_idle => grp_reg_ap_uint_10_s_fu_2350_ap_idle,
        ap_ready => grp_reg_ap_uint_10_s_fu_2350_ap_ready,
        ap_ce => grp_reg_ap_uint_10_s_fu_2350_ap_ce,
        d => barWidthMinSamples,
        ap_return => grp_reg_ap_uint_10_s_fu_2350_ap_return);

    grp_reg_int_s_fu_2620 : component system_v_tpg_0_0_reg_int_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_reg_int_s_fu_2620_ap_start,
        ap_done => grp_reg_int_s_fu_2620_ap_done,
        ap_idle => grp_reg_int_s_fu_2620_ap_idle,
        ap_ready => grp_reg_int_s_fu_2620_ap_ready,
        ap_ce => grp_reg_int_s_fu_2620_ap_ce,
        d => grp_reg_int_s_fu_2620_d,
        ap_return => grp_reg_int_s_fu_2620_ap_return);

    urem_11ns_3ns_2_15_1_U100 : component system_v_tpg_0_0_urem_11ns_3ns_2_15_1
    generic map (
        ID => 1,
        NUM_STAGE => 15,
        din0_WIDTH => 11,
        din1_WIDTH => 3,
        dout_WIDTH => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => trunc_ln565_11_fu_2018_p1,
        din1 => grp_fu_2064_p1,
        ce => grp_fu_2064_ce,
        dout => grp_fu_2064_p2);

    urem_11ns_3ns_2_15_1_U101 : component system_v_tpg_0_0_urem_11ns_3ns_2_15_1
    generic map (
        ID => 1,
        NUM_STAGE => 15,
        din0_WIDTH => 11,
        din1_WIDTH => 3,
        dout_WIDTH => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2070_p0,
        din1 => grp_fu_2070_p1,
        ce => grp_fu_2070_ce,
        dout => grp_fu_2070_p2);

    urem_11ns_3ns_2_15_1_U102 : component system_v_tpg_0_0_urem_11ns_3ns_2_15_1
    generic map (
        ID => 1,
        NUM_STAGE => 15,
        din0_WIDTH => 11,
        din1_WIDTH => 3,
        dout_WIDTH => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2076_p0,
        din1 => grp_fu_2076_p1,
        ce => grp_fu_2076_ce,
        dout => grp_fu_2076_p2);

    mul_11ns_13ns_23_2_1_U103 : component system_v_tpg_0_0_mul_11ns_13ns_23_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 11,
        din1_WIDTH => 13,
        dout_WIDTH => 23)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2715_p0,
        din1 => grp_fu_2715_p1,
        ce => grp_fu_2715_ce,
        dout => grp_fu_2715_p2);

    mul_11ns_13ns_23_2_1_U104 : component system_v_tpg_0_0_mul_11ns_13ns_23_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 11,
        din1_WIDTH => 13,
        dout_WIDTH => 23)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2724_p0,
        din1 => grp_fu_2724_p1,
        ce => grp_fu_2724_ce,
        dout => grp_fu_2724_p2);

    mul_11ns_13ns_23_2_1_U105 : component system_v_tpg_0_0_mul_11ns_13ns_23_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 11,
        din1_WIDTH => 13,
        dout_WIDTH => 23)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2733_p0,
        din1 => grp_fu_2733_p1,
        ce => grp_fu_2733_ce,
        dout => grp_fu_2733_p2);

    sparsemux_7_2_9_1_1_U106 : component system_v_tpg_0_0_sparsemux_7_2_9_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 9,
        CASE1 => "01",
        din1_WIDTH => 9,
        CASE2 => "10",
        din2_WIDTH => 9,
        def_WIDTH => 9,
        sel_WIDTH => 2,
        dout_WIDTH => 9)
    port map (
        din0 => tmp_4_fu_2802_p2,
        din1 => tmp_4_fu_2802_p4,
        din2 => tpgSinTableArray_9bit_2_q2,
        def => tmp_4_fu_2802_p7,
        sel => tmp_4_fu_2802_p8,
        dout => tmp_4_fu_2802_p9);

    sparsemux_7_2_9_1_1_U107 : component system_v_tpg_0_0_sparsemux_7_2_9_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 9,
        CASE1 => "01",
        din1_WIDTH => 9,
        CASE2 => "10",
        din2_WIDTH => 9,
        def_WIDTH => 9,
        sel_WIDTH => 2,
        dout_WIDTH => 9)
    port map (
        din0 => tmp_5_fu_2880_p2,
        din1 => tmp_5_fu_2880_p4,
        din2 => tpgSinTableArray_9bit_2_q1,
        def => tmp_5_fu_2880_p7,
        sel => tmp_5_fu_2880_p8,
        dout => tmp_5_fu_2880_p9);

    sparsemux_7_2_9_1_1_U108 : component system_v_tpg_0_0_sparsemux_7_2_9_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 9,
        CASE1 => "01",
        din1_WIDTH => 9,
        CASE2 => "10",
        din2_WIDTH => 9,
        def_WIDTH => 9,
        sel_WIDTH => 2,
        dout_WIDTH => 9)
    port map (
        din0 => tmp_6_fu_2912_p2,
        din1 => tmp_6_fu_2912_p4,
        din2 => tpgSinTableArray_9bit_2_q0,
        def => tmp_6_fu_2912_p7,
        sel => tmp_6_fu_2912_p8,
        dout => tmp_6_fu_2912_p9);

    mul_16ns_8s_24_2_1_U109 : component system_v_tpg_0_0_mul_16ns_8s_24_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 16,
        din1_WIDTH => 8,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_3227_p0,
        din1 => grp_fu_3227_p1,
        ce => grp_fu_3227_ce,
        dout => grp_fu_3227_p2);

    mul_20s_9ns_28_4_1_U110 : component system_v_tpg_0_0_mul_20s_9ns_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 20,
        din1_WIDTH => 9,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tpgSinTableArray_load_reg_5302,
        din1 => grp_fu_3420_p1,
        ce => grp_fu_3420_ce,
        dout => grp_fu_3420_p2);

    sparsemux_7_16_10_1_1_U111 : component system_v_tpg_0_0_sparsemux_7_16_10_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "0000000000000000",
        din0_WIDTH => 10,
        CASE1 => "0000000000000001",
        din1_WIDTH => 10,
        CASE2 => "0000000000000010",
        din2_WIDTH => 10,
        def_WIDTH => 10,
        sel_WIDTH => 16,
        dout_WIDTH => 10)
    port map (
        din0 => tmp_31_fu_3702_p1,
        din1 => ap_const_lv10_0,
        din2 => ap_const_lv10_0,
        def => tmp_31_fu_3702_p1,
        sel => colorSel_cast_reg_5019,
        dout => tmp_33_fu_3706_p9);

    sparsemux_7_16_10_1_1_U112 : component system_v_tpg_0_0_sparsemux_7_16_10_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "0000000000000000",
        din0_WIDTH => 10,
        CASE1 => "0000000000000001",
        din1_WIDTH => 10,
        CASE2 => "0000000000000010",
        din2_WIDTH => 10,
        def_WIDTH => 10,
        sel_WIDTH => 16,
        dout_WIDTH => 10)
    port map (
        din0 => ap_const_lv10_0,
        din1 => tmp_31_fu_3702_p1,
        din2 => ap_const_lv10_0,
        def => tmp_31_fu_3702_p1,
        sel => colorSel_cast_reg_5019,
        dout => tmp_2_fu_3725_p9);

    sparsemux_7_16_10_1_1_U113 : component system_v_tpg_0_0_sparsemux_7_16_10_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "0000000000000000",
        din0_WIDTH => 10,
        CASE1 => "0000000000000001",
        din1_WIDTH => 10,
        CASE2 => "0000000000000010",
        din2_WIDTH => 10,
        def_WIDTH => 10,
        sel_WIDTH => 16,
        dout_WIDTH => 10)
    port map (
        din0 => ap_const_lv10_0,
        din1 => ap_const_lv10_0,
        din2 => tmp_31_fu_3702_p1,
        def => tmp_31_fu_3702_p1,
        sel => colorSel_cast_reg_5019,
        dout => tmp_34_fu_3744_p9);

    sparsemux_7_2_10_1_1_U114 : component system_v_tpg_0_0_sparsemux_7_2_10_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 10,
        CASE1 => "01",
        din1_WIDTH => 10,
        CASE2 => "00",
        din2_WIDTH => 10,
        def_WIDTH => 10,
        sel_WIDTH => 2,
        dout_WIDTH => 10)
    port map (
        din0 => outpix_57_fu_3979_p2,
        din1 => tpgBarSelYuv_u_q0,
        din2 => tpgBarSelYuv_v_q0,
        def => outpix_57_fu_3979_p7,
        sel => outpix_57_fu_3979_p8,
        dout => outpix_57_fu_3979_p9);

    sparsemux_7_2_10_1_1_U115 : component system_v_tpg_0_0_sparsemux_7_2_10_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 10,
        CASE1 => "01",
        din1_WIDTH => 10,
        CASE2 => "00",
        din2_WIDTH => 10,
        def_WIDTH => 10,
        sel_WIDTH => 2,
        dout_WIDTH => 10)
    port map (
        din0 => outpix_56_fu_4090_p2,
        din1 => tpgBarSelYuv_u_q0,
        din2 => tpgBarSelYuv_v_q0,
        def => outpix_56_fu_4090_p7,
        sel => outpix_56_fu_4090_p8,
        dout => outpix_56_fu_4090_p9);

    sparsemux_7_2_10_1_1_U116 : component system_v_tpg_0_0_sparsemux_7_2_10_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 10,
        CASE1 => "01",
        din1_WIDTH => 10,
        CASE2 => "00",
        din2_WIDTH => 10,
        def_WIDTH => 10,
        sel_WIDTH => 2,
        dout_WIDTH => 10)
    port map (
        din0 => outpix_55_fu_4149_p2,
        din1 => tpgBarSelYuv_u_q0,
        din2 => tpgBarSelYuv_v_q0,
        def => outpix_55_fu_4149_p7,
        sel => outpix_55_fu_4149_p8,
        dout => outpix_55_fu_4149_p9);

    am_addmul_16ns_1s_16ns_17_4_1_U117 : component system_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 1,
        din2_WIDTH => 16,
        dout_WIDTH => 17)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_4706_p0,
        din1 => grp_fu_4706_p1,
        din2 => grp_fu_4706_p2,
        ce => grp_fu_4706_ce,
        dout => grp_fu_4706_p3);

    mac_muladd_16s_16s_16ns_16_4_1_U118 : component system_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => Zplate_Hor_Control_Delta,
        din1 => grp_reg_int_s_fu_2620_ap_return,
        din2 => grp_fu_4715_p2,
        ce => grp_fu_4715_ce,
        dout => grp_fu_4715_p3);

    mac_muladd_16ns_7ns_15ns_23_4_1_U119 : component system_v_tpg_0_0_mac_muladd_16ns_7ns_15ns_23_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 7,
        din2_WIDTH => 15,
        dout_WIDTH => 23)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_4723_p0,
        din1 => grp_fu_4723_p1,
        din2 => grp_fu_4723_p2,
        ce => grp_fu_4723_ce,
        dout => grp_fu_4723_p3);

    mac_muladd_16ns_7s_18ns_23_4_1_U120 : component system_v_tpg_0_0_mac_muladd_16ns_7s_18ns_23_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 7,
        din2_WIDTH => 18,
        dout_WIDTH => 23)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_4732_p0,
        din1 => grp_fu_4732_p1,
        din2 => grp_fu_4732_p2,
        ce => grp_fu_4732_ce,
        dout => grp_fu_4732_p3);

    mac_muladd_16ns_6s_24s_24_4_1_U121 : component system_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 6,
        din2_WIDTH => 24,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_4741_p0,
        din1 => grp_fu_4741_p1,
        din2 => grp_fu_3227_p2,
        ce => grp_fu_4741_ce,
        dout => grp_fu_4741_p3);

    mac_muladd_16ns_8ns_23ns_24_4_1_U122 : component system_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 8,
        din2_WIDTH => 23,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_4750_p0,
        din1 => grp_fu_4750_p1,
        din2 => grp_fu_4750_p2,
        ce => grp_fu_4750_ce,
        dout => grp_fu_4750_p3);

    mac_muladd_16ns_8s_23s_24_4_1_U123 : component system_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 8,
        din2_WIDTH => 23,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_4759_p0,
        din1 => grp_fu_4759_p1,
        din2 => grp_fu_4732_p3,
        ce => grp_fu_4759_ce,
        dout => grp_fu_4759_p3);

    mac_muladd_16ns_5ns_24ns_25_4_1_U124 : component system_v_tpg_0_0_mac_muladd_16ns_5ns_24ns_25_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 5,
        din2_WIDTH => 24,
        dout_WIDTH => 25)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_4768_p0,
        din1 => grp_fu_4768_p1,
        din2 => grp_fu_4768_p2,
        ce => grp_fu_4768_ce,
        dout => grp_fu_4768_p3);

    flow_control_loop_pipe_sequential_init_U : component system_v_tpg_0_0_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_block_pp0_stage0_subdone_grp0_done_reg <= ap_const_boolean_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0)) then 
                    ap_block_pp0_stage0_subdone_grp0_done_reg <= ap_const_boolean_1;
                end if; 
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready_pp0_iter20_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter15 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter16 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter17 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter18 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter19 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter20_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter20 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter21_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter21 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter20_stage0)) then 
                    ap_enable_reg_pp0_iter21 <= ap_const_logic_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    grp_reg_ap_uint_10_s_fu_2350_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_reg_ap_uint_10_s_fu_2350_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_predicate_op205_call_state2_state1 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    grp_reg_ap_uint_10_s_fu_2350_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_reg_ap_uint_10_s_fu_2350_ap_ready = ap_const_logic_1)) then 
                    grp_reg_ap_uint_10_s_fu_2350_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_reg_int_s_fu_2620_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_reg_int_s_fu_2620_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_predicate_op290_call_state4_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    grp_reg_int_s_fu_2620_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_reg_int_s_fu_2620_ap_ready = ap_const_logic_1)) then 
                    grp_reg_int_s_fu_2620_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter17_phi_ln1144_reg_1548_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_predicate_pred640_state17 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter17_phi_ln1144_reg_1548 <= grp_fu_1848_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter17_phi_ln1144_reg_1548 <= ap_phi_reg_pp0_iter16_phi_ln1144_reg_1548;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter17_phi_ln1165_reg_1537_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_predicate_pred631_state17 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter17_phi_ln1165_reg_1537 <= grp_fu_1848_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter17_phi_ln1165_reg_1537 <= ap_phi_reg_pp0_iter16_phi_ln1165_reg_1537;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter17_phi_ln1186_reg_1526_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_predicate_pred622_state17 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter17_phi_ln1186_reg_1526 <= grp_fu_1848_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter17_phi_ln1186_reg_1526 <= ap_phi_reg_pp0_iter16_phi_ln1186_reg_1526;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter17_phi_ln1207_reg_1515_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_predicate_pred613_state17 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter17_phi_ln1207_reg_1515 <= grp_fu_1848_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter17_phi_ln1207_reg_1515 <= ap_phi_reg_pp0_iter16_phi_ln1207_reg_1515;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter17_phi_ln1228_reg_1504_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_predicate_pred604_state17 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter17_phi_ln1228_reg_1504 <= grp_fu_1848_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter17_phi_ln1228_reg_1504 <= ap_phi_reg_pp0_iter16_phi_ln1228_reg_1504;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter17_phi_ln1504_reg_1493_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_predicate_pred595_state17 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter17_phi_ln1504_reg_1493 <= grp_fu_1848_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter17_phi_ln1504_reg_1493 <= ap_phi_reg_pp0_iter16_phi_ln1504_reg_1493;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter17_phi_ln1519_reg_1482_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_predicate_pred590_state17 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter17_phi_ln1519_reg_1482 <= grp_fu_1848_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter17_phi_ln1519_reg_1482 <= ap_phi_reg_pp0_iter16_phi_ln1519_reg_1482;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_outpix_33_reg_1726_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_2153)) then
                if ((ap_const_boolean_1 = ap_condition_2549)) then 
                    ap_phi_reg_pp0_iter1_outpix_33_reg_1726 <= conv2_i_i10_i267;
                elsif ((ap_const_boolean_1 = ap_condition_2547)) then 
                    ap_phi_reg_pp0_iter1_outpix_33_reg_1726 <= conv2_i_i10_i270;
                elsif ((ap_const_boolean_1 = ap_condition_2545)) then 
                    ap_phi_reg_pp0_iter1_outpix_33_reg_1726 <= conv2_i_i10_i285_cast_cast_cast_cast_cast_cast_fu_1899_p1;
                elsif ((ap_const_boolean_1 = ap_condition_2543)) then 
                    ap_phi_reg_pp0_iter1_outpix_33_reg_1726 <= ap_const_lv10_0;
                elsif ((ap_const_boolean_1 = ap_condition_2541)) then 
                    ap_phi_reg_pp0_iter1_outpix_33_reg_1726 <= ap_const_lv10_3FF;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_outpix_33_reg_1726 <= ap_phi_reg_pp0_iter0_outpix_33_reg_1726;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_outpix_34_reg_1638_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((patternId_val_load_read_read_fu_734_p2 = ap_const_lv8_4) and (colorFormatLocal_read_read_fu_710_p2 = ap_const_lv8_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln565_fu_1988_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((patternId_val_load_read_read_fu_734_p2 = ap_const_lv8_6) and (colorFormatLocal_read_read_fu_710_p2 = ap_const_lv8_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln565_fu_1988_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((patternId_val_load_read_read_fu_734_p2 = ap_const_lv8_7) and (colorFormatLocal_read_read_fu_710_p2 = ap_const_lv8_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln565_fu_1988_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                ap_phi_reg_pp0_iter1_outpix_34_reg_1638 <= ap_const_lv10_0;
            elsif ((((patternId_val_load_read_read_fu_734_p2 = ap_const_lv8_5) and (colorFormatLocal_read_read_fu_710_p2 = ap_const_lv8_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln565_fu_1988_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((patternId_val_load_read_read_fu_734_p2 = ap_const_lv8_8) and (colorFormatLocal_read_read_fu_710_p2 = ap_const_lv8_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln565_fu_1988_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                ap_phi_reg_pp0_iter1_outpix_34_reg_1638 <= ap_const_lv10_3FF;
            elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_outpix_34_reg_1638 <= ap_phi_reg_pp0_iter0_outpix_34_reg_1638;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_outpix_35_reg_1559_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_2153)) then
                if ((ap_const_boolean_1 = ap_condition_2549)) then 
                    ap_phi_reg_pp0_iter1_outpix_35_reg_1559 <= conv2_i_i_i_cast_cast_cast_fu_1903_p1;
                elsif ((ap_const_boolean_1 = ap_condition_2547)) then 
                    ap_phi_reg_pp0_iter1_outpix_35_reg_1559 <= conv2_i_i_i271_cast_cast_cast_fu_1907_p1;
                elsif ((ap_const_boolean_1 = ap_condition_2545)) then 
                    ap_phi_reg_pp0_iter1_outpix_35_reg_1559 <= conv2_i_i_i286;
                elsif ((ap_const_boolean_1 = ap_condition_2543)) then 
                    ap_phi_reg_pp0_iter1_outpix_35_reg_1559 <= conv2_i_i_i299;
                elsif ((ap_const_boolean_1 = ap_condition_2541)) then 
                    ap_phi_reg_pp0_iter1_outpix_35_reg_1559 <= conv2_i_i_i313;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_outpix_35_reg_1559 <= ap_phi_reg_pp0_iter0_outpix_35_reg_1559;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_phi_ln1144_reg_1548_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_2153)) then
                if ((ap_const_boolean_1 = ap_condition_2384)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1144_reg_1548 <= ap_const_lv2_1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1144_reg_1548 <= ap_phi_reg_pp0_iter0_phi_ln1144_reg_1548;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_phi_ln1165_reg_1537_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_2153)) then
                if ((ap_const_boolean_1 = ap_condition_2361)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1165_reg_1537 <= ap_const_lv2_1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1165_reg_1537 <= ap_phi_reg_pp0_iter0_phi_ln1165_reg_1537;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_phi_ln1186_reg_1526_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_2153)) then
                if ((ap_const_boolean_1 = ap_condition_2338)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1186_reg_1526 <= ap_const_lv2_1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1186_reg_1526 <= ap_phi_reg_pp0_iter0_phi_ln1186_reg_1526;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_phi_ln1207_reg_1515_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_2153)) then
                if ((ap_const_boolean_1 = ap_condition_2315)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1207_reg_1515 <= ap_const_lv2_1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1207_reg_1515 <= ap_phi_reg_pp0_iter0_phi_ln1207_reg_1515;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_phi_ln1228_reg_1504_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_2153)) then
                if ((ap_const_boolean_1 = ap_condition_2292)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1228_reg_1504 <= ap_const_lv2_1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1228_reg_1504 <= ap_phi_reg_pp0_iter0_phi_ln1228_reg_1504;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter20_outpix_33_reg_1726_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2668_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2655_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                ap_phi_reg_pp0_iter20_outpix_33_reg_1726 <= outpix_31_reg_5627;
            elsif ((((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2663_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2637_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                ap_phi_reg_pp0_iter20_outpix_33_reg_1726 <= outpix_29_reg_5669;
            elsif ((((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2659_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2632_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                ap_phi_reg_pp0_iter20_outpix_33_reg_1726 <= outpix_27_reg_5681;
            elsif (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2627_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter20_outpix_33_reg_1726 <= outpix_51_fu_4472_p1;
            elsif (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2623_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter20_outpix_33_reg_1726 <= conv2_i_i10_i267;
            elsif (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2618_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter20_outpix_33_reg_1726 <= conv2_i_i10_i270;
            elsif (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2613_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter20_outpix_33_reg_1726 <= conv2_i_i10_i285_cast_cast_cast_cast_cast_cast_reg_4976;
            elsif ((((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2607_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2590_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                ap_phi_reg_pp0_iter20_outpix_33_reg_1726 <= ap_const_lv10_0;
            elsif ((((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2601_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2585_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                ap_phi_reg_pp0_iter20_outpix_33_reg_1726 <= ap_const_lv10_3FF;
            elsif (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2578_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter20_outpix_33_reg_1726 <= pix_9_reg_5542;
            elsif (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2573_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter20_outpix_33_reg_1726 <= pix_8_reg_5557;
            elsif (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2566_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter20_outpix_33_reg_1726 <= pix_6_cast_fu_4229_p1;
            elsif (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2561_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter20_outpix_33_reg_1726 <= sext_ln1784_fu_4238_p1;
            elsif (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2523_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter20_outpix_33_reg_1726 <= p_0_0_010243_out_i;
            elsif (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2519_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter20_outpix_33_reg_1726 <= outpix_19_fu_4483_p3;
            elsif (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2507_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter20_outpix_33_reg_1726 <= outpix_42_fu_4327_p3;
            elsif (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2503_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter20_outpix_33_reg_1726 <= outpix_44_fu_4309_p3;
            elsif (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2499_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter20_outpix_33_reg_1726 <= tmp_33_reg_5602;
            elsif (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2495_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter20_outpix_33_reg_1726 <= select_ln552_fu_4247_p3;
            elsif (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter20_outpix_33_reg_1726 <= ap_phi_reg_pp0_iter19_outpix_33_reg_1726;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter20_outpix_34_reg_1638_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2668_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2655_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                ap_phi_reg_pp0_iter20_outpix_34_reg_1638 <= outpix_57_reg_5633;
            elsif ((((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2663_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2637_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                ap_phi_reg_pp0_iter20_outpix_34_reg_1638 <= outpix_56_reg_5675;
            elsif ((((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2659_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2632_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                ap_phi_reg_pp0_iter20_outpix_34_reg_1638 <= outpix_55_reg_5687;
            elsif (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2627_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter20_outpix_34_reg_1638 <= outpix_52_fu_4476_p3;
            elsif (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2623_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter20_outpix_34_reg_1638 <= redYuv_load_reg_5713;
            elsif (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2618_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter20_outpix_34_reg_1638 <= grnYuv_load_reg_5708;
            elsif (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2613_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter20_outpix_34_reg_1638 <= bluYuv_load_reg_5703;
            elsif (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2607_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter20_outpix_34_reg_1638 <= blkYuv_load_reg_5698;
            elsif (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2601_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter20_outpix_34_reg_1638 <= whiYuv_load_reg_5693;
            elsif (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2590_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter20_outpix_34_reg_1638 <= blkYuv_1_load_reg_5659;
            elsif (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2585_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter20_outpix_34_reg_1638 <= whiYuv_1_load_reg_5664;
            elsif (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2578_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter20_outpix_34_reg_1638 <= phi_ln1811_reg_5552;
            elsif (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2573_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter20_outpix_34_reg_1638 <= phi_ln1801_reg_5567;
            elsif (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2566_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter20_outpix_34_reg_1638 <= pix_7_cast_fu_4232_p1;
            elsif (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2561_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter20_outpix_34_reg_1638 <= sext_ln1785_fu_4241_p1;
            elsif (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2523_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter20_outpix_34_reg_1638 <= p_0_0_09245_out_i;
            elsif (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2519_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter20_outpix_34_reg_1638 <= outpix_21_fu_4489_p3;
            elsif (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2507_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter20_outpix_34_reg_1638 <= outpix_43_fu_4333_p3;
            elsif (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2503_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter20_outpix_34_reg_1638 <= outpix_45_reg_5622;
            elsif (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2499_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter20_outpix_34_reg_1638 <= outpix_48_reg_5612;
            elsif (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2495_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter20_outpix_34_reg_1638 <= select_ln552_fu_4247_p3;
            elsif (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter20_outpix_34_reg_1638 <= ap_phi_reg_pp0_iter19_outpix_34_reg_1638;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter20_outpix_35_reg_1559_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2668_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2663_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2659_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                ap_phi_reg_pp0_iter20_outpix_35_reg_1559 <= reg_1876;
            elsif (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2655_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter20_outpix_35_reg_1559 <= tpgBarSelRgb_b_load_2_cast_fu_4323_p1;
            elsif (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2637_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter20_outpix_35_reg_1559 <= tpgBarSelRgb_b_load_1_cast_fu_4434_p1;
            elsif (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2632_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter20_outpix_35_reg_1559 <= tpgBarSelRgb_b_load_cast_fu_4464_p1;
            elsif (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2627_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter20_outpix_35_reg_1559 <= outpix_52_fu_4476_p3;
            elsif (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2623_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter20_outpix_35_reg_1559 <= conv2_i_i_i_cast_cast_cast_reg_4982;
            elsif (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2618_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter20_outpix_35_reg_1559 <= conv2_i_i_i271_cast_cast_cast_reg_4988;
            elsif (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2613_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter20_outpix_35_reg_1559 <= conv2_i_i_i286;
            elsif ((((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2607_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2590_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                ap_phi_reg_pp0_iter20_outpix_35_reg_1559 <= conv2_i_i_i299;
            elsif ((((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2601_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2585_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                ap_phi_reg_pp0_iter20_outpix_35_reg_1559 <= conv2_i_i_i313;
            elsif (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2578_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter20_outpix_35_reg_1559 <= DPtpgBarSelYuv_709_v_load_reg_5547;
            elsif (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2573_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter20_outpix_35_reg_1559 <= DPtpgBarSelYuv_601_v_load_reg_5562;
            elsif (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2566_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter20_outpix_35_reg_1559 <= trunc_ln1792_cast_fu_4235_p1;
            elsif (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2561_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter20_outpix_35_reg_1559 <= sext_ln1786_fu_4244_p1;
            elsif (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2523_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter20_outpix_35_reg_1559 <= p_0_0_0247_out_i;
            elsif (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2519_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter20_outpix_35_reg_1559 <= outpix_21_fu_4489_p3;
            elsif (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2507_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter20_outpix_35_reg_1559 <= outpix_43_fu_4333_p3;
            elsif (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2503_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter20_outpix_35_reg_1559 <= outpix_46_reg_5617;
            elsif (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2499_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter20_outpix_35_reg_1559 <= tmp_34_reg_5607;
            elsif (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2495_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter20_outpix_35_reg_1559 <= select_ln552_fu_4247_p3;
            elsif (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter20_outpix_35_reg_1559 <= ap_phi_reg_pp0_iter19_outpix_35_reg_1559;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_outpix_33_reg_1726_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_2157)) then
                if (((icmp_ln565_reg_5034 = ap_const_lv1_0) and (patternId_val_load_read_reg_4915 = ap_const_lv8_3))) then 
                    ap_phi_reg_pp0_iter2_outpix_33_reg_1726 <= rampStart_1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_outpix_33_reg_1726 <= ap_phi_reg_pp0_iter1_outpix_33_reg_1726;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_outpix_34_reg_1638_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_2157)) then
                if (((icmp_ln565_reg_5034 = ap_const_lv1_0) and (patternId_val_load_read_reg_4915 = ap_const_lv8_3))) then 
                    ap_phi_reg_pp0_iter2_outpix_34_reg_1638 <= outpix_10;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_outpix_34_reg_1638 <= ap_phi_reg_pp0_iter1_outpix_34_reg_1638;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_outpix_35_reg_1559_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_2157)) then
                if (((icmp_ln565_reg_5034 = ap_const_lv1_0) and (patternId_val_load_read_reg_4915 = ap_const_lv8_3))) then 
                    ap_phi_reg_pp0_iter2_outpix_35_reg_1559 <= outpix_10;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_outpix_35_reg_1559 <= ap_phi_reg_pp0_iter1_outpix_35_reg_1559;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_hHatch_reg_1460_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((patternId_val_load = ap_const_lv8_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln1483_fu_2553_p2 = ap_const_lv1_0) and (icmp_ln1478_fu_2547_p2 = ap_const_lv1_0) and (icmp_ln1473_reg_5101_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln1072_reg_5043_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln565_reg_5034_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((patternId_val_load = ap_const_lv8_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln1478_fu_2547_p2 = ap_const_lv1_1) and (icmp_ln1473_reg_5101_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln1072_reg_5043_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln565_reg_5034_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                ap_phi_reg_pp0_iter3_hHatch_reg_1460 <= ap_const_lv1_0;
            elsif ((((patternId_val_load = ap_const_lv8_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln1483_fu_2553_p2 = ap_const_lv1_1) and (icmp_ln1478_fu_2547_p2 = ap_const_lv1_0) and (icmp_ln1473_reg_5101_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln1072_reg_5043_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln565_reg_5034_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred2171_state3 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred2162_state3 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                ap_phi_reg_pp0_iter3_hHatch_reg_1460 <= ap_const_lv1_1;
            elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter3_hHatch_reg_1460 <= ap_phi_reg_pp0_iter2_hHatch_reg_1460;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_outpix_33_reg_1726_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_const_boolean_1 = ap_condition_2515)) then 
                    ap_phi_reg_pp0_iter4_outpix_33_reg_1726 <= ap_const_lv10_0;
                elsif ((ap_const_boolean_1 = ap_condition_2513)) then 
                    ap_phi_reg_pp0_iter4_outpix_33_reg_1726 <= ap_const_lv10_3FF;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_outpix_33_reg_1726 <= ap_phi_reg_pp0_iter3_outpix_33_reg_1726;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_outpix_34_reg_1638_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_const_boolean_1 = ap_condition_2515)) then 
                    ap_phi_reg_pp0_iter4_outpix_34_reg_1638 <= ap_const_lv10_0;
                elsif ((ap_const_boolean_1 = ap_condition_2513)) then 
                    ap_phi_reg_pp0_iter4_outpix_34_reg_1638 <= ap_const_lv10_3FF;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_outpix_34_reg_1638 <= ap_phi_reg_pp0_iter3_outpix_34_reg_1638;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_outpix_35_reg_1559_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_const_boolean_1 = ap_condition_2515)) then 
                    ap_phi_reg_pp0_iter4_outpix_35_reg_1559 <= conv2_i_i_i299;
                elsif ((ap_const_boolean_1 = ap_condition_2513)) then 
                    ap_phi_reg_pp0_iter4_outpix_35_reg_1559 <= conv2_i_i_i313;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_outpix_35_reg_1559 <= ap_phi_reg_pp0_iter3_outpix_35_reg_1559;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_phi_ln1504_reg_1493_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_const_boolean_1 = ap_condition_2267)) then 
                    ap_phi_reg_pp0_iter4_phi_ln1504_reg_1493 <= ap_const_lv2_1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_phi_ln1504_reg_1493 <= ap_phi_reg_pp0_iter3_phi_ln1504_reg_1493;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_phi_ln1519_reg_1482_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_const_boolean_1 = ap_condition_2245)) then 
                    ap_phi_reg_pp0_iter4_phi_ln1519_reg_1482 <= ap_const_lv2_1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_phi_ln1519_reg_1482 <= ap_phi_reg_pp0_iter3_phi_ln1519_reg_1482;
                end if;
            end if; 
        end if;
    end process;

    hdata_flag_1_fu_546_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    hdata_flag_1_fu_546 <= hdata_flag_0;
                elsif (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2507_state20 = ap_const_boolean_1))) then 
                    hdata_flag_1_fu_546 <= ap_const_lv1_1;
                end if;
            end if; 
        end if;
    end process;

    outpix_39_reg_1837_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((icmp_ln565_reg_5034_pp0_iter19_reg = ap_const_lv1_0) and (cmp8_reg_5030 = ap_const_lv1_0))) then 
                    outpix_39_reg_1837 <= ap_phi_mux_outpix_33_phi_fu_1731_p74;
                elsif (((icmp_ln565_reg_5034_pp0_iter19_reg = ap_const_lv1_0) and (cmp8_reg_5030 = ap_const_lv1_1))) then 
                    outpix_39_reg_1837 <= outpix_58_fu_4643_p3;
                elsif (not((icmp_ln565_reg_5034_pp0_iter19_reg = ap_const_lv1_1))) then 
                    outpix_39_reg_1837 <= ap_phi_reg_pp0_iter20_outpix_39_reg_1837;
                end if;
            end if; 
        end if;
    end process;

    outpix_3_fu_554_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    outpix_3_fu_554 <= outpix;
                elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (icmp_ln565_reg_5034_pp0_iter19_reg = ap_const_lv1_0))) then 
                    outpix_3_fu_554 <= ap_phi_mux_outpix_39_phi_fu_1840_p4;
                end if;
            end if; 
        end if;
    end process;

    outpix_40_reg_1826_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((icmp_ln565_reg_5034_pp0_iter19_reg = ap_const_lv1_0) and (cmp8_reg_5030 = ap_const_lv1_0))) then 
                    outpix_40_reg_1826 <= ap_phi_mux_outpix_34_phi_fu_1643_p74;
                elsif (((icmp_ln565_reg_5034_pp0_iter19_reg = ap_const_lv1_0) and (cmp8_reg_5030 = ap_const_lv1_1))) then 
                    outpix_40_reg_1826 <= outpix_59_fu_4636_p3;
                elsif (not((icmp_ln565_reg_5034_pp0_iter19_reg = ap_const_lv1_1))) then 
                    outpix_40_reg_1826 <= ap_phi_reg_pp0_iter20_outpix_40_reg_1826;
                end if;
            end if; 
        end if;
    end process;

    outpix_41_reg_1815_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((icmp_ln565_reg_5034_pp0_iter19_reg = ap_const_lv1_0) and (cmp8_reg_5030 = ap_const_lv1_0))) then 
                    outpix_41_reg_1815 <= ap_phi_mux_outpix_35_phi_fu_1562_p74;
                elsif (((icmp_ln565_reg_5034_pp0_iter19_reg = ap_const_lv1_0) and (cmp8_reg_5030 = ap_const_lv1_1))) then 
                    outpix_41_reg_1815 <= outpix_60_fu_4629_p3;
                elsif (not((icmp_ln565_reg_5034_pp0_iter19_reg = ap_const_lv1_1))) then 
                    outpix_41_reg_1815 <= ap_phi_reg_pp0_iter20_outpix_41_reg_1815;
                end if;
            end if; 
        end if;
    end process;

    outpix_4_fu_558_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    outpix_4_fu_558 <= outpix_1;
                elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (icmp_ln565_reg_5034_pp0_iter19_reg = ap_const_lv1_0))) then 
                    outpix_4_fu_558 <= ap_phi_mux_outpix_40_phi_fu_1829_p4;
                end if;
            end if; 
        end if;
    end process;

    outpix_5_fu_562_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    outpix_5_fu_562 <= outpix_2;
                elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (icmp_ln565_reg_5034_pp0_iter19_reg = ap_const_lv1_0))) then 
                    outpix_5_fu_562 <= ap_phi_mux_outpix_41_phi_fu_1818_p4;
                end if;
            end if; 
        end if;
    end process;

    phi_mul_fu_534_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    phi_mul_fu_534 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (icmp_ln565_reg_5034_pp0_iter5_reg = ap_const_lv1_0))) then 
                    phi_mul_fu_534 <= add_ln570_fu_2680_p2;
                end if;
            end if; 
        end if;
    end process;

    rampVal_2_flag_1_fu_542_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    rampVal_2_flag_1_fu_542 <= rampVal_2_flag_0;
                elsif (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2499_state20 = ap_const_boolean_1))) then 
                    rampVal_2_flag_1_fu_542 <= ap_const_lv1_1;
                end if;
            end if; 
        end if;
    end process;

    rampVal_3_flag_1_fu_550_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    rampVal_3_flag_1_fu_550 <= rampVal_3_flag_0;
                elsif (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2519_state20 = ap_const_boolean_1))) then 
                    rampVal_3_flag_1_fu_550 <= ap_const_lv1_1;
                end if;
            end if; 
        end if;
    end process;

    tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_s_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_5468)) then
                if ((icmp_ln1072_reg_5043 = ap_const_lv1_1)) then 
                    tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_s <= ap_const_lv10_0;
                elsif (((icmp_ln1586_fu_2316_p2 = ap_const_lv1_1) and (icmp_ln1072_reg_5043 = ap_const_lv1_0))) then 
                    tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_s <= add_ln1588_fu_2332_p2;
                elsif (((icmp_ln1586_fu_2316_p2 = ap_const_lv1_0) and (icmp_ln1072_reg_5043 = ap_const_lv1_0))) then 
                    tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_s <= sub_ln1592_fu_2321_p2;
                end if;
            end if; 
        end if;
    end process;

    tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_xBar_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_5477)) then
                if ((icmp_ln1072_reg_5043 = ap_const_lv1_1)) then 
                    tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_xBar <= ap_const_lv11_0;
                elsif (((icmp_ln1250_fu_2491_p2 = ap_const_lv1_1) and (icmp_ln1072_reg_5043 = ap_const_lv1_0))) then 
                    tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_xBar <= add_ln1252_fu_2496_p2;
                elsif (((icmp_ln1250_fu_2491_p2 = ap_const_lv1_0) and (icmp_ln1072_reg_5043 = ap_const_lv1_0))) then 
                    tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_xBar <= sub_ln1256_fu_2502_p2;
                end if;
            end if; 
        end if;
    end process;

    tpgPatternCrossHatch_unsigned_short_unsigned_short_unsigned_short_unsigned_sh_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_predicate_pred2162_state3 = ap_const_boolean_1)) then 
                    tpgPatternCrossHatch_unsigned_short_unsigned_short_unsigned_short_unsigned_sh <= ap_const_lv10_0_5;
                elsif ((ap_predicate_pred2171_state3 = ap_const_boolean_1)) then 
                    tpgPatternCrossHatch_unsigned_short_unsigned_short_unsigned_short_unsigned_sh <= ap_const_lv10_0_4;
                elsif ((ap_const_boolean_1 = ap_condition_2183)) then 
                    tpgPatternCrossHatch_unsigned_short_unsigned_short_unsigned_short_unsigned_sh <= add_ln1480_fu_2577_p2;
                elsif ((ap_const_boolean_1 = ap_condition_2188)) then 
                    tpgPatternCrossHatch_unsigned_short_unsigned_short_unsigned_short_unsigned_sh <= ap_const_lv10_0_3;
                elsif ((ap_const_boolean_1 = ap_condition_2192)) then 
                    tpgPatternCrossHatch_unsigned_short_unsigned_short_unsigned_short_unsigned_sh <= sub_ln1490_fu_2559_p2;
                end if;
            end if; 
        end if;
    end process;

    tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_s_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_5503)) then
                if ((icmp_ln1072_reg_5043 = ap_const_lv1_1)) then 
                    tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_s <= ap_const_lv10_0;
                elsif (((icmp_ln1768_fu_2230_p2 = ap_const_lv1_1) and (icmp_ln1072_reg_5043 = ap_const_lv1_0))) then 
                    tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_s <= zext_ln1770_fu_2254_p1;
                elsif (((icmp_ln1768_fu_2230_p2 = ap_const_lv1_0) and (icmp_ln1072_reg_5043 = ap_const_lv1_0))) then 
                    tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_s <= add_ln1774_fu_2236_p2;
                end if;
            end if; 
        end if;
    end process;

    tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_5510)) then
                if ((icmp_ln1072_reg_5043 = ap_const_lv1_1)) then 
                    tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign <= ap_const_lv10_0;
                elsif (((icmp_ln1405_fu_2443_p2 = ap_const_lv1_1) and (icmp_ln1072_reg_5043 = ap_const_lv1_0))) then 
                    tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign <= add_ln1407_fu_2459_p2;
                elsif (((icmp_ln1405_fu_2443_p2 = ap_const_lv1_0) and (icmp_ln1072_reg_5043 = ap_const_lv1_0))) then 
                    tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign <= sub_ln1411_fu_2448_p2;
                end if;
            end if; 
        end if;
    end process;

    vHatch_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_predicate_pred3307_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (((patternId_val_load = ap_const_lv8_C) and (icmp_ln1072_reg_5043_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln565_reg_5034_pp0_iter1_reg = ap_const_lv1_0) and (cmp_i371_reg_5026 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln1454_reg_5144)) or ((ap_const_lv1_0 = and_ln1449_reg_5097_pp0_iter1_reg) and (patternId_val_load = ap_const_lv8_C) and (icmp_ln565_reg_5034_pp0_iter1_reg = ap_const_lv1_0) and (cmp_i371_reg_5026 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln1454_reg_5144)))))) then 
                vHatch <= ap_const_lv1_1;
            elsif (((ap_const_lv1_0 = and_ln1454_reg_5144) and (ap_const_lv1_0 = and_ln1449_reg_5097_pp0_iter1_reg) and (patternId_val_load = ap_const_lv8_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln1072_reg_5043_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln565_reg_5034_pp0_iter1_reg = ap_const_lv1_0) and (cmp_i371_reg_5026 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                vHatch <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    x_fu_538_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln565_fu_1988_p2 = ap_const_lv1_0))) then 
                    x_fu_538 <= add_ln565_fu_1994_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    x_fu_538 <= ap_const_lv16_0;
                end if;
            end if; 
        end if;
    end process;

    yCount_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_5510)) then
                if ((icmp_ln1381_reg_5105 = ap_const_lv1_1)) then 
                    yCount <= ap_const_lv10_0_2;
                elsif (((icmp_ln1381_reg_5105 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln1386_fu_2410_p2))) then 
                    yCount <= add_ln1388_fu_2421_p2;
                elsif ((ap_const_boolean_1 = ap_condition_5525)) then 
                    yCount <= ap_const_lv10_0_1;
                end if;
            end if; 
        end if;
    end process;

    yCount_1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_5503)) then
                if ((icmp_ln1746_reg_5083 = ap_const_lv1_1)) then 
                    yCount_1 <= ap_const_lv6_0_9;
                elsif (((icmp_ln1746_reg_5083 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln1751_fu_2193_p2))) then 
                    yCount_1 <= add_ln1753_fu_2204_p2;
                elsif ((ap_const_boolean_1 = ap_condition_5530)) then 
                    yCount_1 <= ap_const_lv6_0_8;
                end if;
            end if; 
        end if;
    end process;

    yCount_2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (((ap_const_lv1_0 = and_ln1449_reg_5097) and (icmp_ln565_reg_5034 = ap_const_lv1_0) and (patternId_val_load = ap_const_lv8_C) and (cmp_i371_reg_5026 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln1454_fu_2368_p2)) or ((icmp_ln565_reg_5034 = ap_const_lv1_0) and (patternId_val_load = ap_const_lv8_C) and (icmp_ln1072_reg_5043 = ap_const_lv1_0) and (cmp_i371_reg_5026 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln1454_fu_2368_p2)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (((icmp_ln565_reg_5034 = ap_const_lv1_0) and (patternId_val_load = ap_const_lv8_C) and (cmp_i371_reg_5026 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln1449_reg_5097)) or ((icmp_ln565_reg_5034 = ap_const_lv1_0) and (patternId_val_load = ap_const_lv8_C) and (icmp_ln1072_reg_5043 = ap_const_lv1_1) 
    and (cmp_i371_reg_5026 = ap_const_lv1_1)))))) then 
                yCount_2 <= ap_const_lv10_0;
            elsif (((ap_const_lv1_0 = and_ln1454_fu_2368_p2) and (ap_const_lv1_0 = and_ln1449_reg_5097) and (icmp_ln565_reg_5034 = ap_const_lv1_0) and (patternId_val_load = ap_const_lv8_C) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln1072_reg_5043 = ap_const_lv1_1) and (cmp_i371_reg_5026 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                yCount_2 <= add_ln1461_fu_2373_p2;
            end if; 
        end if;
    end process;

    yCount_3_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_5468)) then
                if ((icmp_ln1563_reg_5093 = ap_const_lv1_1)) then 
                    yCount_3 <= ap_const_lv10_0_7;
                elsif (((icmp_ln1563_reg_5093 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln1568_fu_2283_p2))) then 
                    yCount_3 <= add_ln1570_fu_2294_p2;
                elsif ((ap_const_boolean_1 = ap_condition_5535)) then 
                    yCount_3 <= ap_const_lv10_0_6;
                end if;
            end if; 
        end if;
    end process;

    zonePlateVDelta_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_predicate_pred3217_state5 = ap_const_boolean_1)) then 
                    zonePlateVDelta <= Zplate_Ver_Control_Start;
                elsif ((ap_predicate_pred3212_state5 = ap_const_boolean_1)) then 
                    zonePlateVDelta <= add_ln1343_fu_2630_p2;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                DPtpgBarSelRgb_CEA_b_load_reg_5582 <= DPtpgBarSelRgb_CEA_b_q0;
                DPtpgBarSelRgb_VESA_b_load_reg_5597 <= DPtpgBarSelRgb_VESA_b_q0;
                DPtpgBarSelYuv_601_v_load_reg_5562 <= DPtpgBarSelYuv_601_v_q0;
                DPtpgBarSelYuv_709_v_load_reg_5547 <= DPtpgBarSelYuv_709_v_q0;
                add_ln552_1_reg_5077_pp0_iter10_reg <= add_ln552_1_reg_5077_pp0_iter9_reg;
                add_ln552_1_reg_5077_pp0_iter11_reg <= add_ln552_1_reg_5077_pp0_iter10_reg;
                add_ln552_1_reg_5077_pp0_iter2_reg <= add_ln552_1_reg_5077_pp0_iter1_reg;
                add_ln552_1_reg_5077_pp0_iter3_reg <= add_ln552_1_reg_5077_pp0_iter2_reg;
                add_ln552_1_reg_5077_pp0_iter4_reg <= add_ln552_1_reg_5077_pp0_iter3_reg;
                add_ln552_1_reg_5077_pp0_iter5_reg <= add_ln552_1_reg_5077_pp0_iter4_reg;
                add_ln552_1_reg_5077_pp0_iter6_reg <= add_ln552_1_reg_5077_pp0_iter5_reg;
                add_ln552_1_reg_5077_pp0_iter7_reg <= add_ln552_1_reg_5077_pp0_iter6_reg;
                add_ln552_1_reg_5077_pp0_iter8_reg <= add_ln552_1_reg_5077_pp0_iter7_reg;
                add_ln552_1_reg_5077_pp0_iter9_reg <= add_ln552_1_reg_5077_pp0_iter8_reg;
                add_ln552_reg_5071_pp0_iter10_reg <= add_ln552_reg_5071_pp0_iter9_reg;
                add_ln552_reg_5071_pp0_iter11_reg <= add_ln552_reg_5071_pp0_iter10_reg;
                add_ln552_reg_5071_pp0_iter2_reg <= add_ln552_reg_5071_pp0_iter1_reg;
                add_ln552_reg_5071_pp0_iter3_reg <= add_ln552_reg_5071_pp0_iter2_reg;
                add_ln552_reg_5071_pp0_iter4_reg <= add_ln552_reg_5071_pp0_iter3_reg;
                add_ln552_reg_5071_pp0_iter5_reg <= add_ln552_reg_5071_pp0_iter4_reg;
                add_ln552_reg_5071_pp0_iter6_reg <= add_ln552_reg_5071_pp0_iter5_reg;
                add_ln552_reg_5071_pp0_iter7_reg <= add_ln552_reg_5071_pp0_iter6_reg;
                add_ln552_reg_5071_pp0_iter8_reg <= add_ln552_reg_5071_pp0_iter7_reg;
                add_ln552_reg_5071_pp0_iter9_reg <= add_ln552_reg_5071_pp0_iter8_reg;
                and_ln1337_reg_5113_pp0_iter2_reg <= and_ln1337_reg_5113_pp0_iter1_reg;
                and_ln1337_reg_5113_pp0_iter3_reg <= and_ln1337_reg_5113_pp0_iter2_reg;
                and_ln1386_reg_5148_pp0_iter10_reg <= and_ln1386_reg_5148_pp0_iter9_reg;
                and_ln1386_reg_5148_pp0_iter11_reg <= and_ln1386_reg_5148_pp0_iter10_reg;
                and_ln1386_reg_5148_pp0_iter12_reg <= and_ln1386_reg_5148_pp0_iter11_reg;
                and_ln1386_reg_5148_pp0_iter13_reg <= and_ln1386_reg_5148_pp0_iter12_reg;
                and_ln1386_reg_5148_pp0_iter2_reg <= and_ln1386_reg_5148;
                and_ln1386_reg_5148_pp0_iter3_reg <= and_ln1386_reg_5148_pp0_iter2_reg;
                and_ln1386_reg_5148_pp0_iter4_reg <= and_ln1386_reg_5148_pp0_iter3_reg;
                and_ln1386_reg_5148_pp0_iter5_reg <= and_ln1386_reg_5148_pp0_iter4_reg;
                and_ln1386_reg_5148_pp0_iter6_reg <= and_ln1386_reg_5148_pp0_iter5_reg;
                and_ln1386_reg_5148_pp0_iter7_reg <= and_ln1386_reg_5148_pp0_iter6_reg;
                and_ln1386_reg_5148_pp0_iter8_reg <= and_ln1386_reg_5148_pp0_iter7_reg;
                and_ln1386_reg_5148_pp0_iter9_reg <= and_ln1386_reg_5148_pp0_iter8_reg;
                and_ln1568_reg_5136_pp0_iter10_reg <= and_ln1568_reg_5136_pp0_iter9_reg;
                and_ln1568_reg_5136_pp0_iter11_reg <= and_ln1568_reg_5136_pp0_iter10_reg;
                and_ln1568_reg_5136_pp0_iter12_reg <= and_ln1568_reg_5136_pp0_iter11_reg;
                and_ln1568_reg_5136_pp0_iter13_reg <= and_ln1568_reg_5136_pp0_iter12_reg;
                and_ln1568_reg_5136_pp0_iter2_reg <= and_ln1568_reg_5136;
                and_ln1568_reg_5136_pp0_iter3_reg <= and_ln1568_reg_5136_pp0_iter2_reg;
                and_ln1568_reg_5136_pp0_iter4_reg <= and_ln1568_reg_5136_pp0_iter3_reg;
                and_ln1568_reg_5136_pp0_iter5_reg <= and_ln1568_reg_5136_pp0_iter4_reg;
                and_ln1568_reg_5136_pp0_iter6_reg <= and_ln1568_reg_5136_pp0_iter5_reg;
                and_ln1568_reg_5136_pp0_iter7_reg <= and_ln1568_reg_5136_pp0_iter6_reg;
                and_ln1568_reg_5136_pp0_iter8_reg <= and_ln1568_reg_5136_pp0_iter7_reg;
                and_ln1568_reg_5136_pp0_iter9_reg <= and_ln1568_reg_5136_pp0_iter8_reg;
                and_ln1751_reg_5128_pp0_iter10_reg <= and_ln1751_reg_5128_pp0_iter9_reg;
                and_ln1751_reg_5128_pp0_iter11_reg <= and_ln1751_reg_5128_pp0_iter10_reg;
                and_ln1751_reg_5128_pp0_iter12_reg <= and_ln1751_reg_5128_pp0_iter11_reg;
                and_ln1751_reg_5128_pp0_iter13_reg <= and_ln1751_reg_5128_pp0_iter12_reg;
                and_ln1751_reg_5128_pp0_iter2_reg <= and_ln1751_reg_5128;
                and_ln1751_reg_5128_pp0_iter3_reg <= and_ln1751_reg_5128_pp0_iter2_reg;
                and_ln1751_reg_5128_pp0_iter4_reg <= and_ln1751_reg_5128_pp0_iter3_reg;
                and_ln1751_reg_5128_pp0_iter5_reg <= and_ln1751_reg_5128_pp0_iter4_reg;
                and_ln1751_reg_5128_pp0_iter6_reg <= and_ln1751_reg_5128_pp0_iter5_reg;
                and_ln1751_reg_5128_pp0_iter7_reg <= and_ln1751_reg_5128_pp0_iter6_reg;
                and_ln1751_reg_5128_pp0_iter8_reg <= and_ln1751_reg_5128_pp0_iter7_reg;
                and_ln1751_reg_5128_pp0_iter9_reg <= and_ln1751_reg_5128_pp0_iter8_reg;
                ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
                ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
                ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
                ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
                ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
                ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
                ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
                ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
                ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
                ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
                ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
                ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
                    ap_predicate_pred2495_state20 <= ((icmp_ln565_reg_5034_pp0_iter17_reg = ap_const_lv1_0) and (patternId_val_load_read_reg_4915 = ap_const_lv8_12));
                    ap_predicate_pred2499_state20 <= ((icmp_ln565_reg_5034_pp0_iter17_reg = ap_const_lv1_0) and (patternId_val_load_read_reg_4915 = ap_const_lv8_11));
                    ap_predicate_pred2503_state20 <= ((icmp_ln565_reg_5034_pp0_iter17_reg = ap_const_lv1_0) and (patternId_val_load_read_reg_4915 = ap_const_lv8_10));
                    ap_predicate_pred2507_state20 <= ((icmp_ln565_reg_5034_pp0_iter17_reg = ap_const_lv1_0) and (patternId_val_load_read_reg_4915 = ap_const_lv8_E));
                    ap_predicate_pred2519_state20 <= ((icmp_ln565_reg_5034_pp0_iter17_reg = ap_const_lv1_0) and (patternId_val_load_read_reg_4915 = ap_const_lv8_1));
                    ap_predicate_pred2523_state20 <= ((icmp_ln565_reg_5034_pp0_iter17_reg = ap_const_lv1_0) and (patternId_val_load_read_reg_4915 = ap_const_lv8_0));
                    ap_predicate_pred2561_state20 <= ((icmp_ln565_reg_5034_pp0_iter17_reg = ap_const_lv1_0) and (cmp2_i327_reg_4998 = ap_const_lv1_1) and (patternId_val_load_read_reg_4915 = ap_const_lv8_13) and (cmp54_i_reg_5015 = ap_const_lv1_1));
                    ap_predicate_pred2566_state20 <= ((icmp_ln565_reg_5034_pp0_iter17_reg = ap_const_lv1_0) and (cmp2_i327_reg_4998 = ap_const_lv1_1) and (patternId_val_load_read_reg_4915 = ap_const_lv8_13) and (cmp54_i_reg_5015 = ap_const_lv1_0));
                    ap_predicate_pred2573_state20 <= ((icmp_ln565_reg_5034_pp0_iter17_reg = ap_const_lv1_0) and (cmp2_i327_reg_4998 = ap_const_lv1_0) and (patternId_val_load_read_reg_4915 = ap_const_lv8_13) and (cmp121_i_reg_4994 = ap_const_lv1_1));
                    ap_predicate_pred2578_state20 <= ((icmp_ln565_reg_5034_pp0_iter17_reg = ap_const_lv1_0) and (cmp2_i327_reg_4998 = ap_const_lv1_0) and (patternId_val_load_read_reg_4915 = ap_const_lv8_13) and (cmp121_i_reg_4994 = ap_const_lv1_0));
                    ap_predicate_pred2585_state20 <= (not((colorFormatLocal_read_reg_4904 = ap_const_lv8_0)) and (icmp_ln565_reg_5034_pp0_iter17_reg = ap_const_lv1_0) and (patternId_val_load = ap_const_lv8_C) and (or_ln1494_reg_5168_pp0_iter17_reg = ap_const_lv1_1));
                    ap_predicate_pred2590_state20 <= (not((colorFormatLocal_read_reg_4904 = ap_const_lv8_0)) and (icmp_ln565_reg_5034_pp0_iter17_reg = ap_const_lv1_0) and (patternId_val_load = ap_const_lv8_C) and (or_ln1494_reg_5168_pp0_iter17_reg = ap_const_lv1_0));
                    ap_predicate_pred2601_state20 <= (not((colorFormatLocal_read_reg_4904 = ap_const_lv8_0)) and (icmp_ln565_reg_5034_pp0_iter17_reg = ap_const_lv1_0) and (patternId_val_load_read_reg_4915 = ap_const_lv8_8));
                    ap_predicate_pred2607_state20 <= (not((colorFormatLocal_read_reg_4904 = ap_const_lv8_0)) and (icmp_ln565_reg_5034_pp0_iter17_reg = ap_const_lv1_0) and (patternId_val_load_read_reg_4915 = ap_const_lv8_7));
                    ap_predicate_pred2613_state20 <= (not((colorFormatLocal_read_reg_4904 = ap_const_lv8_0)) and (icmp_ln565_reg_5034_pp0_iter17_reg = ap_const_lv1_0) and (patternId_val_load_read_reg_4915 = ap_const_lv8_6));
                    ap_predicate_pred2618_state20 <= (not((colorFormatLocal_read_reg_4904 = ap_const_lv8_0)) and (icmp_ln565_reg_5034_pp0_iter17_reg = ap_const_lv1_0) and (patternId_val_load_read_reg_4915 = ap_const_lv8_5));
                    ap_predicate_pred2623_state20 <= (not((colorFormatLocal_read_reg_4904 = ap_const_lv8_0)) and (icmp_ln565_reg_5034_pp0_iter17_reg = ap_const_lv1_0) and (patternId_val_load_read_reg_4915 = ap_const_lv8_4));
                    ap_predicate_pred2627_state20 <= ((icmp_ln565_reg_5034_pp0_iter17_reg = ap_const_lv1_0) and (patternId_val_load_read_reg_4915 = ap_const_lv8_2));
                    ap_predicate_pred2632_state20 <= ((icmp_ln565_reg_5034_pp0_iter17_reg = ap_const_lv1_0) and (cmp2_i327_reg_4998 = ap_const_lv1_1) and (patternId_val_load_read_reg_4915 = ap_const_lv8_9));
                    ap_predicate_pred2637_state20 <= ((icmp_ln565_reg_5034_pp0_iter17_reg = ap_const_lv1_0) and (cmp2_i327_reg_4998 = ap_const_lv1_1) and (patternId_val_load_read_reg_4915 = ap_const_lv8_B));
                    ap_predicate_pred2655_state20 <= ((icmp_ln565_reg_5034_pp0_iter17_reg = ap_const_lv1_0) and (cmp2_i327_reg_4998 = ap_const_lv1_1) and (patternId_val_load_read_reg_4915 = ap_const_lv8_F));
                    ap_predicate_pred2659_state20 <= ((icmp_ln565_reg_5034_pp0_iter17_reg = ap_const_lv1_0) and (cmp2_i327_reg_4998 = ap_const_lv1_0) and (patternId_val_load_read_reg_4915 = ap_const_lv8_9));
                    ap_predicate_pred2663_state20 <= ((icmp_ln565_reg_5034_pp0_iter17_reg = ap_const_lv1_0) and (cmp2_i327_reg_4998 = ap_const_lv1_0) and (patternId_val_load_read_reg_4915 = ap_const_lv8_B));
                    ap_predicate_pred2668_state20 <= ((icmp_ln565_reg_5034_pp0_iter17_reg = ap_const_lv1_0) and (cmp2_i327_reg_4998 = ap_const_lv1_0) and (patternId_val_load_read_reg_4915 = ap_const_lv8_F));
                    ap_predicate_pred2824_state18 <= ((patternId_val_load_read_reg_4915 = ap_const_lv8_F) and (icmp_ln565_reg_5034_pp0_iter15_reg = ap_const_lv1_0));
                    ap_predicate_pred2825_state18 <= ((cmp2_i327_reg_4998 = ap_const_lv1_1) and (patternId_val_load_read_reg_4915 = ap_const_lv8_F) and (icmp_ln565_reg_5034_pp0_iter15_reg = ap_const_lv1_0));
                    ap_predicate_pred2829_state18 <= ((cmp2_i327_reg_4998 = ap_const_lv1_0) and (patternId_val_load_read_reg_4915 = ap_const_lv8_F) and (icmp_ln565_reg_5034_pp0_iter15_reg = ap_const_lv1_0));
                    ap_predicate_pred2851_state18 <= ((patternId_val_load_read_reg_4915 = ap_const_lv8_B) and (icmp_ln565_reg_5034_pp0_iter15_reg = ap_const_lv1_0));
                    ap_predicate_pred2852_state18 <= ((cmp2_i327_reg_4998 = ap_const_lv1_1) and (patternId_val_load_read_reg_4915 = ap_const_lv8_B) and (icmp_ln565_reg_5034_pp0_iter15_reg = ap_const_lv1_0));
                    ap_predicate_pred2856_state18 <= ((cmp2_i327_reg_4998 = ap_const_lv1_0) and (patternId_val_load_read_reg_4915 = ap_const_lv8_B) and (icmp_ln565_reg_5034_pp0_iter15_reg = ap_const_lv1_0));
                    ap_predicate_pred2864_state18 <= ((patternId_val_load_read_reg_4915 = ap_const_lv8_9) and (icmp_ln565_reg_5034_pp0_iter15_reg = ap_const_lv1_0));
                    ap_predicate_pred2865_state18 <= ((cmp2_i327_reg_4998 = ap_const_lv1_1) and (patternId_val_load_read_reg_4915 = ap_const_lv8_9) and (icmp_ln565_reg_5034_pp0_iter15_reg = ap_const_lv1_0));
                    ap_predicate_pred2869_state18 <= ((cmp2_i327_reg_4998 = ap_const_lv1_0) and (patternId_val_load_read_reg_4915 = ap_const_lv8_9) and (icmp_ln565_reg_5034_pp0_iter15_reg = ap_const_lv1_0));
                    ap_predicate_pred2921_state19 <= ((icmp_ln565_reg_5034_pp0_iter16_reg = ap_const_lv1_0) and (patternId_val_load_read_reg_4915 = ap_const_lv8_2) and (icmp_ln1095_reg_5117_pp0_iter16_reg = ap_const_lv1_0) and (icmp_ln1072_reg_5043_pp0_iter16_reg = ap_const_lv1_1));
                    ap_predicate_pred2927_state19 <= ((icmp_ln565_reg_5034_pp0_iter16_reg = ap_const_lv1_0) and (patternId_val_load_read_reg_4915 = ap_const_lv8_2) and (icmp_ln1095_reg_5117_pp0_iter16_reg = ap_const_lv1_1));
                    ap_predicate_pred2945_state17 <= ((patternId_val_load_read_reg_4915 = ap_const_lv8_9) and (icmp_ln565_reg_5034_pp0_iter14_reg = ap_const_lv1_0) and (icmp_ln1250_reg_5156_pp0_iter14_reg = ap_const_lv1_0) and (icmp_ln1072_reg_5043_pp0_iter14_reg = ap_const_lv1_0));
                    ap_predicate_pred2951_state17 <= ((patternId_val_load_read_reg_4915 = ap_const_lv8_9) and (icmp_ln565_reg_5034_pp0_iter14_reg = ap_const_lv1_0) and (icmp_ln1072_reg_5043_pp0_iter14_reg = ap_const_lv1_1));
                    ap_predicate_pred2968_state6 <= ((patternId_val_load = ap_const_lv8_A) and (icmp_ln1330_reg_5109_pp0_iter3_reg = ap_const_lv1_0) and (icmp_ln565_reg_5034_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln1337_reg_5113_pp0_iter3_reg));
                    ap_predicate_pred2974_state6 <= ((patternId_val_load = ap_const_lv8_A) and (icmp_ln1330_reg_5109_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln565_reg_5034_pp0_iter3_reg = ap_const_lv1_0));
                    ap_predicate_pred2996_state16 <= ((patternId_val_load_read_reg_4915 = ap_const_lv8_B) and (icmp_ln1072_reg_5043_pp0_iter13_reg = ap_const_lv1_1) and (icmp_ln565_reg_5034_pp0_iter13_reg = ap_const_lv1_0));
                    ap_predicate_pred3000_state16 <= ((ap_const_lv1_0 = and_ln1386_reg_5148_pp0_iter13_reg) and (patternId_val_load_read_reg_4915 = ap_const_lv8_B) and (icmp_ln1381_reg_5105_pp0_iter13_reg = ap_const_lv1_0) and (icmp_ln1072_reg_5043_pp0_iter13_reg = ap_const_lv1_1) and (icmp_ln565_reg_5034_pp0_iter13_reg = ap_const_lv1_0));
                    ap_predicate_pred3006_state16 <= ((patternId_val_load_read_reg_4915 = ap_const_lv8_B) and (icmp_ln1381_reg_5105_pp0_iter13_reg = ap_const_lv1_1) and (icmp_ln565_reg_5034_pp0_iter13_reg = ap_const_lv1_0));
                    ap_predicate_pred3022_state16 <= ((patternId_val_load_read_reg_4915 = ap_const_lv8_B) and (icmp_ln1405_reg_5152_pp0_iter13_reg = ap_const_lv1_0) and (icmp_ln1072_reg_5043_pp0_iter13_reg = ap_const_lv1_0) and (icmp_ln565_reg_5034_pp0_iter13_reg = ap_const_lv1_0));
                    ap_predicate_pred3044_state16 <= ((patternId_val_load_read_reg_4915 = ap_const_lv8_F) and (icmp_ln1072_reg_5043_pp0_iter13_reg = ap_const_lv1_1) and (icmp_ln565_reg_5034_pp0_iter13_reg = ap_const_lv1_0));
                    ap_predicate_pred3048_state16 <= ((ap_const_lv1_0 = and_ln1568_reg_5136_pp0_iter13_reg) and (patternId_val_load_read_reg_4915 = ap_const_lv8_F) and (icmp_ln1563_reg_5093_pp0_iter13_reg = ap_const_lv1_0) and (icmp_ln1072_reg_5043_pp0_iter13_reg = ap_const_lv1_1) and (icmp_ln565_reg_5034_pp0_iter13_reg = ap_const_lv1_0));
                    ap_predicate_pred3054_state16 <= ((patternId_val_load_read_reg_4915 = ap_const_lv8_F) and (icmp_ln1563_reg_5093_pp0_iter13_reg = ap_const_lv1_1) and (icmp_ln565_reg_5034_pp0_iter13_reg = ap_const_lv1_0));
                    ap_predicate_pred3068_state16 <= ((patternId_val_load_read_reg_4915 = ap_const_lv8_F) and (icmp_ln1586_reg_5140_pp0_iter13_reg = ap_const_lv1_0) and (icmp_ln1072_reg_5043_pp0_iter13_reg = ap_const_lv1_0) and (icmp_ln565_reg_5034_pp0_iter13_reg = ap_const_lv1_0));
                    ap_predicate_pred3083_state19 <= ((icmp_ln565_reg_5034_pp0_iter16_reg = ap_const_lv1_0) and (patternId_val_load_read_reg_4915 = ap_const_lv8_11));
                    ap_predicate_pred3098_state16 <= ((ap_const_lv1_0 = and_ln1751_reg_5128_pp0_iter13_reg) and (patternId_val_load_read_reg_4915 = ap_const_lv8_13) and (icmp_ln1746_reg_5083_pp0_iter13_reg = ap_const_lv1_0) and (icmp_ln1072_reg_5043_pp0_iter13_reg = ap_const_lv1_1) and (icmp_ln565_reg_5034_pp0_iter13_reg = ap_const_lv1_0));
                    ap_predicate_pred3104_state16 <= ((patternId_val_load_read_reg_4915 = ap_const_lv8_13) and (icmp_ln1746_reg_5083_pp0_iter13_reg = ap_const_lv1_1) and (icmp_ln565_reg_5034_pp0_iter13_reg = ap_const_lv1_0));
                    ap_predicate_pred3118_state16 <= ((patternId_val_load_read_reg_4915 = ap_const_lv8_13) and (icmp_ln1768_reg_5132_pp0_iter13_reg = ap_const_lv1_0) and (icmp_ln1072_reg_5043_pp0_iter13_reg = ap_const_lv1_0) and (icmp_ln565_reg_5034_pp0_iter13_reg = ap_const_lv1_0));
                    ap_predicate_pred3123_state16 <= ((patternId_val_load_read_reg_4915 = ap_const_lv8_13) and (icmp_ln1072_reg_5043_pp0_iter13_reg = ap_const_lv1_1) and (icmp_ln565_reg_5034_pp0_iter13_reg = ap_const_lv1_0));
                    ap_predicate_pred3212_state5 <= ((patternId_val_load = ap_const_lv8_A) and (icmp_ln1330_reg_5109_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln565_reg_5034_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln1337_reg_5113_pp0_iter2_reg));
                    ap_predicate_pred3217_state5 <= ((patternId_val_load = ap_const_lv8_A) and (icmp_ln1330_reg_5109_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln565_reg_5034_pp0_iter2_reg = ap_const_lv1_0));
                    ap_predicate_pred3381_state19 <= ((icmp_ln565_reg_5034_pp0_iter16_reg = ap_const_lv1_0) and (patternId_val_load_read_reg_4915 = ap_const_lv8_10));
                    ap_predicate_pred4766_state15 <= ((patternId_val_load = ap_const_lv8_D) and (icmp_ln565_reg_5034_pp0_iter12_reg = ap_const_lv1_0));
                    ap_predicate_pred4769_state16 <= ((patternId_val_load = ap_const_lv8_D) and (icmp_ln565_reg_5034_pp0_iter13_reg = ap_const_lv1_0));
                    ap_predicate_pred5132_state19 <= ((cmp2_i327_reg_4998 = ap_const_lv1_0) and (icmp_ln565_reg_5034_pp0_iter16_reg = ap_const_lv1_0) and (patternId_val_load = ap_const_lv8_D));
                    ap_predicate_pred5179_state20 <= ((icmp_ln565_reg_5034_pp0_iter17_reg = ap_const_lv1_0) and (cmp2_i327_reg_4998 = ap_const_lv1_0) and (patternId_val_load = ap_const_lv8_D));
                    ap_predicate_pred590_state17 <= (not((colorFormatLocal_read_reg_4904 = ap_const_lv8_1)) and not((colorFormatLocal_read_reg_4904 = ap_const_lv8_0)) and (or_ln1494_reg_5168_pp0_iter14_reg = ap_const_lv1_0) and (patternId_val_load = ap_const_lv8_C) and (icmp_ln565_reg_5034_pp0_iter14_reg = ap_const_lv1_0));
                    ap_predicate_pred595_state17 <= (not((colorFormatLocal_read_reg_4904 = ap_const_lv8_1)) and not((colorFormatLocal_read_reg_4904 = ap_const_lv8_0)) and (or_ln1494_reg_5168_pp0_iter14_reg = ap_const_lv1_1) and (patternId_val_load = ap_const_lv8_C) and (icmp_ln565_reg_5034_pp0_iter14_reg = ap_const_lv1_0));
                    ap_predicate_pred604_state17 <= (not((colorFormatLocal_read_reg_4904 = ap_const_lv8_1)) and not((colorFormatLocal_read_reg_4904 = ap_const_lv8_0)) and (patternId_val_load_read_reg_4915 = ap_const_lv8_8) and (icmp_ln565_reg_5034_pp0_iter14_reg = ap_const_lv1_0));
                    ap_predicate_pred613_state17 <= (not((colorFormatLocal_read_reg_4904 = ap_const_lv8_1)) and not((colorFormatLocal_read_reg_4904 = ap_const_lv8_0)) and (patternId_val_load_read_reg_4915 = ap_const_lv8_7) and (icmp_ln565_reg_5034_pp0_iter14_reg = ap_const_lv1_0));
                    ap_predicate_pred622_state17 <= (not((colorFormatLocal_read_reg_4904 = ap_const_lv8_1)) and not((colorFormatLocal_read_reg_4904 = ap_const_lv8_0)) and (patternId_val_load_read_reg_4915 = ap_const_lv8_6) and (icmp_ln565_reg_5034_pp0_iter14_reg = ap_const_lv1_0));
                    ap_predicate_pred631_state17 <= (not((colorFormatLocal_read_reg_4904 = ap_const_lv8_1)) and not((colorFormatLocal_read_reg_4904 = ap_const_lv8_0)) and (patternId_val_load_read_reg_4915 = ap_const_lv8_5) and (icmp_ln565_reg_5034_pp0_iter14_reg = ap_const_lv1_0));
                    ap_predicate_pred640_state17 <= (not((colorFormatLocal_read_reg_4904 = ap_const_lv8_1)) and not((colorFormatLocal_read_reg_4904 = ap_const_lv8_0)) and (patternId_val_load_read_reg_4915 = ap_const_lv8_4) and (icmp_ln565_reg_5034_pp0_iter14_reg = ap_const_lv1_0));
                    ap_predicate_pred652_state19 <= ((icmp_ln565_reg_5034_pp0_iter16_reg = ap_const_lv1_0) and (patternId_val_load_read_reg_4915 = ap_const_lv8_F));
                    ap_predicate_pred658_state19 <= ((icmp_ln565_reg_5034_pp0_iter16_reg = ap_const_lv1_0) and (patternId_val_load_read_reg_4915 = ap_const_lv8_B));
                    ap_predicate_pred665_state19 <= ((icmp_ln565_reg_5034_pp0_iter16_reg = ap_const_lv1_0) and (patternId_val_load_read_reg_4915 = ap_const_lv8_9));
                    ap_predicate_pred674_state19 <= ((cmp2_i327_reg_4998 = ap_const_lv1_1) and (icmp_ln565_reg_5034_pp0_iter16_reg = ap_const_lv1_0) and (patternId_val_load_read_reg_4915 = ap_const_lv8_F));
                    ap_predicate_pred678_state19 <= ((cmp2_i327_reg_4998 = ap_const_lv1_1) and (icmp_ln565_reg_5034_pp0_iter16_reg = ap_const_lv1_0) and (patternId_val_load_read_reg_4915 = ap_const_lv8_B));
                    ap_predicate_pred683_state19 <= ((cmp2_i327_reg_4998 = ap_const_lv1_1) and (icmp_ln565_reg_5034_pp0_iter16_reg = ap_const_lv1_0) and (patternId_val_load_read_reg_4915 = ap_const_lv8_9));
                b_reg_5263 <= b_fu_2970_p3;
                b_reg_5263_pp0_iter15_reg <= b_reg_5263;
                b_reg_5263_pp0_iter16_reg <= b_reg_5263_pp0_iter15_reg;
                b_reg_5263_pp0_iter17_reg <= b_reg_5263_pp0_iter16_reg;
                b_reg_5263_pp0_iter18_reg <= b_reg_5263_pp0_iter17_reg;
                blkYuv_1_load_reg_5659 <= blkYuv_1_q0;
                blkYuv_load_reg_5698 <= blkYuv_q0;
                bluYuv_load_reg_5703 <= bluYuv_q0;
                g_reg_5290 <= g_fu_3211_p3;
                g_reg_5290_pp0_iter16_reg <= g_reg_5290;
                g_reg_5290_pp0_iter17_reg <= g_reg_5290_pp0_iter16_reg;
                g_reg_5290_pp0_iter18_reg <= g_reg_5290_pp0_iter17_reg;
                g_reg_5290_pp0_iter19_reg <= g_reg_5290_pp0_iter18_reg;
                grnYuv_load_reg_5708 <= grnYuv_q0;
                icmp_ln1072_reg_5043_pp0_iter10_reg <= icmp_ln1072_reg_5043_pp0_iter9_reg;
                icmp_ln1072_reg_5043_pp0_iter11_reg <= icmp_ln1072_reg_5043_pp0_iter10_reg;
                icmp_ln1072_reg_5043_pp0_iter12_reg <= icmp_ln1072_reg_5043_pp0_iter11_reg;
                icmp_ln1072_reg_5043_pp0_iter13_reg <= icmp_ln1072_reg_5043_pp0_iter12_reg;
                icmp_ln1072_reg_5043_pp0_iter14_reg <= icmp_ln1072_reg_5043_pp0_iter13_reg;
                icmp_ln1072_reg_5043_pp0_iter15_reg <= icmp_ln1072_reg_5043_pp0_iter14_reg;
                icmp_ln1072_reg_5043_pp0_iter16_reg <= icmp_ln1072_reg_5043_pp0_iter15_reg;
                icmp_ln1072_reg_5043_pp0_iter17_reg <= icmp_ln1072_reg_5043_pp0_iter16_reg;
                icmp_ln1072_reg_5043_pp0_iter18_reg <= icmp_ln1072_reg_5043_pp0_iter17_reg;
                icmp_ln1072_reg_5043_pp0_iter2_reg <= icmp_ln1072_reg_5043_pp0_iter1_reg;
                icmp_ln1072_reg_5043_pp0_iter3_reg <= icmp_ln1072_reg_5043_pp0_iter2_reg;
                icmp_ln1072_reg_5043_pp0_iter4_reg <= icmp_ln1072_reg_5043_pp0_iter3_reg;
                icmp_ln1072_reg_5043_pp0_iter5_reg <= icmp_ln1072_reg_5043_pp0_iter4_reg;
                icmp_ln1072_reg_5043_pp0_iter6_reg <= icmp_ln1072_reg_5043_pp0_iter5_reg;
                icmp_ln1072_reg_5043_pp0_iter7_reg <= icmp_ln1072_reg_5043_pp0_iter6_reg;
                icmp_ln1072_reg_5043_pp0_iter8_reg <= icmp_ln1072_reg_5043_pp0_iter7_reg;
                icmp_ln1072_reg_5043_pp0_iter9_reg <= icmp_ln1072_reg_5043_pp0_iter8_reg;
                icmp_ln1095_reg_5117_pp0_iter10_reg <= icmp_ln1095_reg_5117_pp0_iter9_reg;
                icmp_ln1095_reg_5117_pp0_iter11_reg <= icmp_ln1095_reg_5117_pp0_iter10_reg;
                icmp_ln1095_reg_5117_pp0_iter12_reg <= icmp_ln1095_reg_5117_pp0_iter11_reg;
                icmp_ln1095_reg_5117_pp0_iter13_reg <= icmp_ln1095_reg_5117_pp0_iter12_reg;
                icmp_ln1095_reg_5117_pp0_iter14_reg <= icmp_ln1095_reg_5117_pp0_iter13_reg;
                icmp_ln1095_reg_5117_pp0_iter15_reg <= icmp_ln1095_reg_5117_pp0_iter14_reg;
                icmp_ln1095_reg_5117_pp0_iter16_reg <= icmp_ln1095_reg_5117_pp0_iter15_reg;
                icmp_ln1095_reg_5117_pp0_iter2_reg <= icmp_ln1095_reg_5117_pp0_iter1_reg;
                icmp_ln1095_reg_5117_pp0_iter3_reg <= icmp_ln1095_reg_5117_pp0_iter2_reg;
                icmp_ln1095_reg_5117_pp0_iter4_reg <= icmp_ln1095_reg_5117_pp0_iter3_reg;
                icmp_ln1095_reg_5117_pp0_iter5_reg <= icmp_ln1095_reg_5117_pp0_iter4_reg;
                icmp_ln1095_reg_5117_pp0_iter6_reg <= icmp_ln1095_reg_5117_pp0_iter5_reg;
                icmp_ln1095_reg_5117_pp0_iter7_reg <= icmp_ln1095_reg_5117_pp0_iter6_reg;
                icmp_ln1095_reg_5117_pp0_iter8_reg <= icmp_ln1095_reg_5117_pp0_iter7_reg;
                icmp_ln1095_reg_5117_pp0_iter9_reg <= icmp_ln1095_reg_5117_pp0_iter8_reg;
                icmp_ln1250_reg_5156_pp0_iter10_reg <= icmp_ln1250_reg_5156_pp0_iter9_reg;
                icmp_ln1250_reg_5156_pp0_iter11_reg <= icmp_ln1250_reg_5156_pp0_iter10_reg;
                icmp_ln1250_reg_5156_pp0_iter12_reg <= icmp_ln1250_reg_5156_pp0_iter11_reg;
                icmp_ln1250_reg_5156_pp0_iter13_reg <= icmp_ln1250_reg_5156_pp0_iter12_reg;
                icmp_ln1250_reg_5156_pp0_iter14_reg <= icmp_ln1250_reg_5156_pp0_iter13_reg;
                icmp_ln1250_reg_5156_pp0_iter2_reg <= icmp_ln1250_reg_5156;
                icmp_ln1250_reg_5156_pp0_iter3_reg <= icmp_ln1250_reg_5156_pp0_iter2_reg;
                icmp_ln1250_reg_5156_pp0_iter4_reg <= icmp_ln1250_reg_5156_pp0_iter3_reg;
                icmp_ln1250_reg_5156_pp0_iter5_reg <= icmp_ln1250_reg_5156_pp0_iter4_reg;
                icmp_ln1250_reg_5156_pp0_iter6_reg <= icmp_ln1250_reg_5156_pp0_iter5_reg;
                icmp_ln1250_reg_5156_pp0_iter7_reg <= icmp_ln1250_reg_5156_pp0_iter6_reg;
                icmp_ln1250_reg_5156_pp0_iter8_reg <= icmp_ln1250_reg_5156_pp0_iter7_reg;
                icmp_ln1250_reg_5156_pp0_iter9_reg <= icmp_ln1250_reg_5156_pp0_iter8_reg;
                icmp_ln1305_reg_5799 <= icmp_ln1305_fu_4379_p2;
                icmp_ln1306_1_reg_5809 <= icmp_ln1306_1_fu_4397_p2;
                icmp_ln1307_reg_5654 <= icmp_ln1307_fu_4046_p2;
                icmp_ln1330_reg_5109_pp0_iter2_reg <= icmp_ln1330_reg_5109_pp0_iter1_reg;
                icmp_ln1330_reg_5109_pp0_iter3_reg <= icmp_ln1330_reg_5109_pp0_iter2_reg;
                icmp_ln1381_reg_5105_pp0_iter10_reg <= icmp_ln1381_reg_5105_pp0_iter9_reg;
                icmp_ln1381_reg_5105_pp0_iter11_reg <= icmp_ln1381_reg_5105_pp0_iter10_reg;
                icmp_ln1381_reg_5105_pp0_iter12_reg <= icmp_ln1381_reg_5105_pp0_iter11_reg;
                icmp_ln1381_reg_5105_pp0_iter13_reg <= icmp_ln1381_reg_5105_pp0_iter12_reg;
                icmp_ln1381_reg_5105_pp0_iter2_reg <= icmp_ln1381_reg_5105_pp0_iter1_reg;
                icmp_ln1381_reg_5105_pp0_iter3_reg <= icmp_ln1381_reg_5105_pp0_iter2_reg;
                icmp_ln1381_reg_5105_pp0_iter4_reg <= icmp_ln1381_reg_5105_pp0_iter3_reg;
                icmp_ln1381_reg_5105_pp0_iter5_reg <= icmp_ln1381_reg_5105_pp0_iter4_reg;
                icmp_ln1381_reg_5105_pp0_iter6_reg <= icmp_ln1381_reg_5105_pp0_iter5_reg;
                icmp_ln1381_reg_5105_pp0_iter7_reg <= icmp_ln1381_reg_5105_pp0_iter6_reg;
                icmp_ln1381_reg_5105_pp0_iter8_reg <= icmp_ln1381_reg_5105_pp0_iter7_reg;
                icmp_ln1381_reg_5105_pp0_iter9_reg <= icmp_ln1381_reg_5105_pp0_iter8_reg;
                icmp_ln1405_reg_5152_pp0_iter10_reg <= icmp_ln1405_reg_5152_pp0_iter9_reg;
                icmp_ln1405_reg_5152_pp0_iter11_reg <= icmp_ln1405_reg_5152_pp0_iter10_reg;
                icmp_ln1405_reg_5152_pp0_iter12_reg <= icmp_ln1405_reg_5152_pp0_iter11_reg;
                icmp_ln1405_reg_5152_pp0_iter13_reg <= icmp_ln1405_reg_5152_pp0_iter12_reg;
                icmp_ln1405_reg_5152_pp0_iter2_reg <= icmp_ln1405_reg_5152;
                icmp_ln1405_reg_5152_pp0_iter3_reg <= icmp_ln1405_reg_5152_pp0_iter2_reg;
                icmp_ln1405_reg_5152_pp0_iter4_reg <= icmp_ln1405_reg_5152_pp0_iter3_reg;
                icmp_ln1405_reg_5152_pp0_iter5_reg <= icmp_ln1405_reg_5152_pp0_iter4_reg;
                icmp_ln1405_reg_5152_pp0_iter6_reg <= icmp_ln1405_reg_5152_pp0_iter5_reg;
                icmp_ln1405_reg_5152_pp0_iter7_reg <= icmp_ln1405_reg_5152_pp0_iter6_reg;
                icmp_ln1405_reg_5152_pp0_iter8_reg <= icmp_ln1405_reg_5152_pp0_iter7_reg;
                icmp_ln1405_reg_5152_pp0_iter9_reg <= icmp_ln1405_reg_5152_pp0_iter8_reg;
                icmp_ln1563_reg_5093_pp0_iter10_reg <= icmp_ln1563_reg_5093_pp0_iter9_reg;
                icmp_ln1563_reg_5093_pp0_iter11_reg <= icmp_ln1563_reg_5093_pp0_iter10_reg;
                icmp_ln1563_reg_5093_pp0_iter12_reg <= icmp_ln1563_reg_5093_pp0_iter11_reg;
                icmp_ln1563_reg_5093_pp0_iter13_reg <= icmp_ln1563_reg_5093_pp0_iter12_reg;
                icmp_ln1563_reg_5093_pp0_iter2_reg <= icmp_ln1563_reg_5093_pp0_iter1_reg;
                icmp_ln1563_reg_5093_pp0_iter3_reg <= icmp_ln1563_reg_5093_pp0_iter2_reg;
                icmp_ln1563_reg_5093_pp0_iter4_reg <= icmp_ln1563_reg_5093_pp0_iter3_reg;
                icmp_ln1563_reg_5093_pp0_iter5_reg <= icmp_ln1563_reg_5093_pp0_iter4_reg;
                icmp_ln1563_reg_5093_pp0_iter6_reg <= icmp_ln1563_reg_5093_pp0_iter5_reg;
                icmp_ln1563_reg_5093_pp0_iter7_reg <= icmp_ln1563_reg_5093_pp0_iter6_reg;
                icmp_ln1563_reg_5093_pp0_iter8_reg <= icmp_ln1563_reg_5093_pp0_iter7_reg;
                icmp_ln1563_reg_5093_pp0_iter9_reg <= icmp_ln1563_reg_5093_pp0_iter8_reg;
                icmp_ln1586_reg_5140_pp0_iter10_reg <= icmp_ln1586_reg_5140_pp0_iter9_reg;
                icmp_ln1586_reg_5140_pp0_iter11_reg <= icmp_ln1586_reg_5140_pp0_iter10_reg;
                icmp_ln1586_reg_5140_pp0_iter12_reg <= icmp_ln1586_reg_5140_pp0_iter11_reg;
                icmp_ln1586_reg_5140_pp0_iter13_reg <= icmp_ln1586_reg_5140_pp0_iter12_reg;
                icmp_ln1586_reg_5140_pp0_iter2_reg <= icmp_ln1586_reg_5140;
                icmp_ln1586_reg_5140_pp0_iter3_reg <= icmp_ln1586_reg_5140_pp0_iter2_reg;
                icmp_ln1586_reg_5140_pp0_iter4_reg <= icmp_ln1586_reg_5140_pp0_iter3_reg;
                icmp_ln1586_reg_5140_pp0_iter5_reg <= icmp_ln1586_reg_5140_pp0_iter4_reg;
                icmp_ln1586_reg_5140_pp0_iter6_reg <= icmp_ln1586_reg_5140_pp0_iter5_reg;
                icmp_ln1586_reg_5140_pp0_iter7_reg <= icmp_ln1586_reg_5140_pp0_iter6_reg;
                icmp_ln1586_reg_5140_pp0_iter8_reg <= icmp_ln1586_reg_5140_pp0_iter7_reg;
                icmp_ln1586_reg_5140_pp0_iter9_reg <= icmp_ln1586_reg_5140_pp0_iter8_reg;
                icmp_ln1674_reg_5087_pp0_iter10_reg <= icmp_ln1674_reg_5087_pp0_iter9_reg;
                icmp_ln1674_reg_5087_pp0_iter11_reg <= icmp_ln1674_reg_5087_pp0_iter10_reg;
                icmp_ln1674_reg_5087_pp0_iter12_reg <= icmp_ln1674_reg_5087_pp0_iter11_reg;
                icmp_ln1674_reg_5087_pp0_iter13_reg <= icmp_ln1674_reg_5087_pp0_iter12_reg;
                icmp_ln1674_reg_5087_pp0_iter14_reg <= icmp_ln1674_reg_5087_pp0_iter13_reg;
                icmp_ln1674_reg_5087_pp0_iter15_reg <= icmp_ln1674_reg_5087_pp0_iter14_reg;
                icmp_ln1674_reg_5087_pp0_iter16_reg <= icmp_ln1674_reg_5087_pp0_iter15_reg;
                icmp_ln1674_reg_5087_pp0_iter17_reg <= icmp_ln1674_reg_5087_pp0_iter16_reg;
                icmp_ln1674_reg_5087_pp0_iter2_reg <= icmp_ln1674_reg_5087_pp0_iter1_reg;
                icmp_ln1674_reg_5087_pp0_iter3_reg <= icmp_ln1674_reg_5087_pp0_iter2_reg;
                icmp_ln1674_reg_5087_pp0_iter4_reg <= icmp_ln1674_reg_5087_pp0_iter3_reg;
                icmp_ln1674_reg_5087_pp0_iter5_reg <= icmp_ln1674_reg_5087_pp0_iter4_reg;
                icmp_ln1674_reg_5087_pp0_iter6_reg <= icmp_ln1674_reg_5087_pp0_iter5_reg;
                icmp_ln1674_reg_5087_pp0_iter7_reg <= icmp_ln1674_reg_5087_pp0_iter6_reg;
                icmp_ln1674_reg_5087_pp0_iter8_reg <= icmp_ln1674_reg_5087_pp0_iter7_reg;
                icmp_ln1674_reg_5087_pp0_iter9_reg <= icmp_ln1674_reg_5087_pp0_iter8_reg;
                icmp_ln1746_reg_5083_pp0_iter10_reg <= icmp_ln1746_reg_5083_pp0_iter9_reg;
                icmp_ln1746_reg_5083_pp0_iter11_reg <= icmp_ln1746_reg_5083_pp0_iter10_reg;
                icmp_ln1746_reg_5083_pp0_iter12_reg <= icmp_ln1746_reg_5083_pp0_iter11_reg;
                icmp_ln1746_reg_5083_pp0_iter13_reg <= icmp_ln1746_reg_5083_pp0_iter12_reg;
                icmp_ln1746_reg_5083_pp0_iter2_reg <= icmp_ln1746_reg_5083_pp0_iter1_reg;
                icmp_ln1746_reg_5083_pp0_iter3_reg <= icmp_ln1746_reg_5083_pp0_iter2_reg;
                icmp_ln1746_reg_5083_pp0_iter4_reg <= icmp_ln1746_reg_5083_pp0_iter3_reg;
                icmp_ln1746_reg_5083_pp0_iter5_reg <= icmp_ln1746_reg_5083_pp0_iter4_reg;
                icmp_ln1746_reg_5083_pp0_iter6_reg <= icmp_ln1746_reg_5083_pp0_iter5_reg;
                icmp_ln1746_reg_5083_pp0_iter7_reg <= icmp_ln1746_reg_5083_pp0_iter6_reg;
                icmp_ln1746_reg_5083_pp0_iter8_reg <= icmp_ln1746_reg_5083_pp0_iter7_reg;
                icmp_ln1746_reg_5083_pp0_iter9_reg <= icmp_ln1746_reg_5083_pp0_iter8_reg;
                icmp_ln1768_reg_5132_pp0_iter10_reg <= icmp_ln1768_reg_5132_pp0_iter9_reg;
                icmp_ln1768_reg_5132_pp0_iter11_reg <= icmp_ln1768_reg_5132_pp0_iter10_reg;
                icmp_ln1768_reg_5132_pp0_iter12_reg <= icmp_ln1768_reg_5132_pp0_iter11_reg;
                icmp_ln1768_reg_5132_pp0_iter13_reg <= icmp_ln1768_reg_5132_pp0_iter12_reg;
                icmp_ln1768_reg_5132_pp0_iter2_reg <= icmp_ln1768_reg_5132;
                icmp_ln1768_reg_5132_pp0_iter3_reg <= icmp_ln1768_reg_5132_pp0_iter2_reg;
                icmp_ln1768_reg_5132_pp0_iter4_reg <= icmp_ln1768_reg_5132_pp0_iter3_reg;
                icmp_ln1768_reg_5132_pp0_iter5_reg <= icmp_ln1768_reg_5132_pp0_iter4_reg;
                icmp_ln1768_reg_5132_pp0_iter6_reg <= icmp_ln1768_reg_5132_pp0_iter5_reg;
                icmp_ln1768_reg_5132_pp0_iter7_reg <= icmp_ln1768_reg_5132_pp0_iter6_reg;
                icmp_ln1768_reg_5132_pp0_iter8_reg <= icmp_ln1768_reg_5132_pp0_iter7_reg;
                icmp_ln1768_reg_5132_pp0_iter9_reg <= icmp_ln1768_reg_5132_pp0_iter8_reg;
                icmp_ln565_reg_5034_pp0_iter10_reg <= icmp_ln565_reg_5034_pp0_iter9_reg;
                icmp_ln565_reg_5034_pp0_iter11_reg <= icmp_ln565_reg_5034_pp0_iter10_reg;
                icmp_ln565_reg_5034_pp0_iter12_reg <= icmp_ln565_reg_5034_pp0_iter11_reg;
                icmp_ln565_reg_5034_pp0_iter13_reg <= icmp_ln565_reg_5034_pp0_iter12_reg;
                icmp_ln565_reg_5034_pp0_iter14_reg <= icmp_ln565_reg_5034_pp0_iter13_reg;
                icmp_ln565_reg_5034_pp0_iter15_reg <= icmp_ln565_reg_5034_pp0_iter14_reg;
                icmp_ln565_reg_5034_pp0_iter16_reg <= icmp_ln565_reg_5034_pp0_iter15_reg;
                icmp_ln565_reg_5034_pp0_iter17_reg <= icmp_ln565_reg_5034_pp0_iter16_reg;
                icmp_ln565_reg_5034_pp0_iter18_reg <= icmp_ln565_reg_5034_pp0_iter17_reg;
                icmp_ln565_reg_5034_pp0_iter19_reg <= icmp_ln565_reg_5034_pp0_iter18_reg;
                icmp_ln565_reg_5034_pp0_iter2_reg <= icmp_ln565_reg_5034_pp0_iter1_reg;
                icmp_ln565_reg_5034_pp0_iter3_reg <= icmp_ln565_reg_5034_pp0_iter2_reg;
                icmp_ln565_reg_5034_pp0_iter4_reg <= icmp_ln565_reg_5034_pp0_iter3_reg;
                icmp_ln565_reg_5034_pp0_iter5_reg <= icmp_ln565_reg_5034_pp0_iter4_reg;
                icmp_ln565_reg_5034_pp0_iter6_reg <= icmp_ln565_reg_5034_pp0_iter5_reg;
                icmp_ln565_reg_5034_pp0_iter7_reg <= icmp_ln565_reg_5034_pp0_iter6_reg;
                icmp_ln565_reg_5034_pp0_iter8_reg <= icmp_ln565_reg_5034_pp0_iter7_reg;
                icmp_ln565_reg_5034_pp0_iter9_reg <= icmp_ln565_reg_5034_pp0_iter8_reg;
                lshr_ln3_reg_5187 <= lshr_ln3_fu_2703_p1(15 downto 5);
                lshr_ln3_reg_5187_pp0_iter10_reg <= lshr_ln3_reg_5187_pp0_iter9_reg;
                lshr_ln3_reg_5187_pp0_iter11_reg <= lshr_ln3_reg_5187_pp0_iter10_reg;
                lshr_ln3_reg_5187_pp0_iter12_reg <= lshr_ln3_reg_5187_pp0_iter11_reg;
                lshr_ln3_reg_5187_pp0_iter13_reg <= lshr_ln3_reg_5187_pp0_iter12_reg;
                lshr_ln3_reg_5187_pp0_iter8_reg <= lshr_ln3_reg_5187;
                lshr_ln3_reg_5187_pp0_iter9_reg <= lshr_ln3_reg_5187_pp0_iter8_reg;
                mul_ln1356_reg_5827 <= grp_fu_3420_p2;
                or_ln1494_reg_5168 <= or_ln1494_fu_2605_p2;
                or_ln1494_reg_5168_pp0_iter10_reg <= or_ln1494_reg_5168_pp0_iter9_reg;
                or_ln1494_reg_5168_pp0_iter11_reg <= or_ln1494_reg_5168_pp0_iter10_reg;
                or_ln1494_reg_5168_pp0_iter12_reg <= or_ln1494_reg_5168_pp0_iter11_reg;
                or_ln1494_reg_5168_pp0_iter13_reg <= or_ln1494_reg_5168_pp0_iter12_reg;
                or_ln1494_reg_5168_pp0_iter14_reg <= or_ln1494_reg_5168_pp0_iter13_reg;
                or_ln1494_reg_5168_pp0_iter15_reg <= or_ln1494_reg_5168_pp0_iter14_reg;
                or_ln1494_reg_5168_pp0_iter16_reg <= or_ln1494_reg_5168_pp0_iter15_reg;
                or_ln1494_reg_5168_pp0_iter17_reg <= or_ln1494_reg_5168_pp0_iter16_reg;
                or_ln1494_reg_5168_pp0_iter4_reg <= or_ln1494_reg_5168;
                or_ln1494_reg_5168_pp0_iter5_reg <= or_ln1494_reg_5168_pp0_iter4_reg;
                or_ln1494_reg_5168_pp0_iter6_reg <= or_ln1494_reg_5168_pp0_iter5_reg;
                or_ln1494_reg_5168_pp0_iter7_reg <= or_ln1494_reg_5168_pp0_iter6_reg;
                or_ln1494_reg_5168_pp0_iter8_reg <= or_ln1494_reg_5168_pp0_iter7_reg;
                or_ln1494_reg_5168_pp0_iter9_reg <= or_ln1494_reg_5168_pp0_iter8_reg;
                or_ln736_reg_5121_pp0_iter10_reg <= or_ln736_reg_5121_pp0_iter9_reg;
                or_ln736_reg_5121_pp0_iter11_reg <= or_ln736_reg_5121_pp0_iter10_reg;
                or_ln736_reg_5121_pp0_iter12_reg <= or_ln736_reg_5121_pp0_iter11_reg;
                or_ln736_reg_5121_pp0_iter13_reg <= or_ln736_reg_5121_pp0_iter12_reg;
                or_ln736_reg_5121_pp0_iter14_reg <= or_ln736_reg_5121_pp0_iter13_reg;
                or_ln736_reg_5121_pp0_iter15_reg <= or_ln736_reg_5121_pp0_iter14_reg;
                or_ln736_reg_5121_pp0_iter16_reg <= or_ln736_reg_5121_pp0_iter15_reg;
                or_ln736_reg_5121_pp0_iter17_reg <= or_ln736_reg_5121_pp0_iter16_reg;
                or_ln736_reg_5121_pp0_iter18_reg <= or_ln736_reg_5121_pp0_iter17_reg;
                or_ln736_reg_5121_pp0_iter19_reg <= or_ln736_reg_5121_pp0_iter18_reg;
                or_ln736_reg_5121_pp0_iter2_reg <= or_ln736_reg_5121_pp0_iter1_reg;
                or_ln736_reg_5121_pp0_iter3_reg <= or_ln736_reg_5121_pp0_iter2_reg;
                or_ln736_reg_5121_pp0_iter4_reg <= or_ln736_reg_5121_pp0_iter3_reg;
                or_ln736_reg_5121_pp0_iter5_reg <= or_ln736_reg_5121_pp0_iter4_reg;
                or_ln736_reg_5121_pp0_iter6_reg <= or_ln736_reg_5121_pp0_iter5_reg;
                or_ln736_reg_5121_pp0_iter7_reg <= or_ln736_reg_5121_pp0_iter6_reg;
                or_ln736_reg_5121_pp0_iter8_reg <= or_ln736_reg_5121_pp0_iter7_reg;
                or_ln736_reg_5121_pp0_iter9_reg <= or_ln736_reg_5121_pp0_iter8_reg;
                outpix_13_reg_5718 <= p_0_0_010243_out_i;
                outpix_14_reg_5724 <= p_0_0_09245_out_i;
                outpix_18_reg_5730 <= p_0_0_0247_out_i;
                outpix_27_reg_5681 <= outpix_27_fu_4114_p3;
                outpix_29_reg_5669 <= outpix_29_fu_4055_p3;
                outpix_31_reg_5627 <= outpix_31_fu_3944_p3;
                outpix_45_reg_5622 <= outpix_45_fu_3920_p3;
                outpix_46_reg_5617 <= outpix_46_fu_3894_p3;
                outpix_48_reg_5612 <= outpix_48_fu_3767_p3;
                outpix_50_reg_5053_pp0_iter10_reg <= outpix_50_reg_5053_pp0_iter9_reg;
                outpix_50_reg_5053_pp0_iter11_reg <= outpix_50_reg_5053_pp0_iter10_reg;
                outpix_50_reg_5053_pp0_iter12_reg <= outpix_50_reg_5053_pp0_iter11_reg;
                outpix_50_reg_5053_pp0_iter13_reg <= outpix_50_reg_5053_pp0_iter12_reg;
                outpix_50_reg_5053_pp0_iter14_reg <= outpix_50_reg_5053_pp0_iter13_reg;
                outpix_50_reg_5053_pp0_iter15_reg <= outpix_50_reg_5053_pp0_iter14_reg;
                outpix_50_reg_5053_pp0_iter16_reg <= outpix_50_reg_5053_pp0_iter15_reg;
                outpix_50_reg_5053_pp0_iter17_reg <= outpix_50_reg_5053_pp0_iter16_reg;
                outpix_50_reg_5053_pp0_iter18_reg <= outpix_50_reg_5053_pp0_iter17_reg;
                outpix_50_reg_5053_pp0_iter19_reg <= outpix_50_reg_5053_pp0_iter18_reg;
                outpix_50_reg_5053_pp0_iter2_reg <= outpix_50_reg_5053_pp0_iter1_reg;
                outpix_50_reg_5053_pp0_iter3_reg <= outpix_50_reg_5053_pp0_iter2_reg;
                outpix_50_reg_5053_pp0_iter4_reg <= outpix_50_reg_5053_pp0_iter3_reg;
                outpix_50_reg_5053_pp0_iter5_reg <= outpix_50_reg_5053_pp0_iter4_reg;
                outpix_50_reg_5053_pp0_iter6_reg <= outpix_50_reg_5053_pp0_iter5_reg;
                outpix_50_reg_5053_pp0_iter7_reg <= outpix_50_reg_5053_pp0_iter6_reg;
                outpix_50_reg_5053_pp0_iter8_reg <= outpix_50_reg_5053_pp0_iter7_reg;
                outpix_50_reg_5053_pp0_iter9_reg <= outpix_50_reg_5053_pp0_iter8_reg;
                outpix_55_reg_5687 <= outpix_55_fu_4149_p9;
                outpix_56_reg_5675 <= outpix_56_fu_4090_p9;
                outpix_57_reg_5633 <= outpix_57_fu_3979_p9;
                outpix_61_reg_5814 <= outpix_61_fu_4427_p3;
                phi_ln1801_reg_5567 <= phi_ln1801_fu_3669_p3;
                phi_ln1811_reg_5552 <= phi_ln1811_fu_3661_p3;
                pix_5_reg_5592 <= DPtpgBarSelRgb_VESA_g_q0;
                pix_6_reg_5572 <= DPtpgBarSelRgb_CEA_r_q0;
                pix_7_reg_5577 <= DPtpgBarSelRgb_CEA_g_q0;
                pix_8_reg_5557 <= DPtpgBarSelYuv_601_y_q0;
                pix_9_reg_5542 <= DPtpgBarSelYuv_709_y_q0;
                pix_reg_5587 <= DPtpgBarSelRgb_VESA_r_q0;
                r_reg_5252 <= r_fu_2860_p3;
                r_reg_5252_pp0_iter15_reg <= r_reg_5252;
                r_reg_5252_pp0_iter16_reg <= r_reg_5252_pp0_iter15_reg;
                r_reg_5252_pp0_iter17_reg <= r_reg_5252_pp0_iter16_reg;
                r_reg_5252_pp0_iter18_reg <= r_reg_5252_pp0_iter17_reg;
                r_reg_5252_pp0_iter19_reg <= r_reg_5252_pp0_iter18_reg;
                redYuv_load_reg_5713 <= redYuv_q0;
                select_ln1306_reg_5804 <= select_ln1306_fu_4390_p3;
                sext_ln1302_2_reg_5275 <= sext_ln1302_2_fu_2986_p1;
                sext_ln1302_2_reg_5275_pp0_iter15_reg <= sext_ln1302_2_reg_5275;
                sub_ln1356_1_reg_5833 <= sub_ln1356_1_fu_4458_p2;
                tmp_26_reg_5649 <= add_ln1303_2_fu_4020_p2(24 downto 18);
                tmp_27_reg_5442 <= add_ln1304_2_fu_3522_p2(24 downto 18);
                tmp_33_reg_5602 <= tmp_33_fu_3706_p9;
                tmp_34_reg_5607 <= tmp_34_fu_3744_p9;
                tmp_5_reg_5258 <= tmp_5_fu_2880_p9;
                tpgSinTableArray_load_reg_5302 <= tpgSinTableArray_q0;
                trunc_ln565_11_reg_5065_pp0_iter10_reg <= trunc_ln565_11_reg_5065_pp0_iter9_reg;
                trunc_ln565_11_reg_5065_pp0_iter11_reg <= trunc_ln565_11_reg_5065_pp0_iter10_reg;
                trunc_ln565_11_reg_5065_pp0_iter2_reg <= trunc_ln565_11_reg_5065_pp0_iter1_reg;
                trunc_ln565_11_reg_5065_pp0_iter3_reg <= trunc_ln565_11_reg_5065_pp0_iter2_reg;
                trunc_ln565_11_reg_5065_pp0_iter4_reg <= trunc_ln565_11_reg_5065_pp0_iter3_reg;
                trunc_ln565_11_reg_5065_pp0_iter5_reg <= trunc_ln565_11_reg_5065_pp0_iter4_reg;
                trunc_ln565_11_reg_5065_pp0_iter6_reg <= trunc_ln565_11_reg_5065_pp0_iter5_reg;
                trunc_ln565_11_reg_5065_pp0_iter7_reg <= trunc_ln565_11_reg_5065_pp0_iter6_reg;
                trunc_ln565_11_reg_5065_pp0_iter8_reg <= trunc_ln565_11_reg_5065_pp0_iter7_reg;
                trunc_ln565_11_reg_5065_pp0_iter9_reg <= trunc_ln565_11_reg_5065_pp0_iter8_reg;
                u_reg_5644 <= add_ln1303_2_fu_4020_p2(24 downto 8);
                v_reg_5437 <= add_ln1304_2_fu_3522_p2(24 downto 8);
                v_reg_5437_pp0_iter18_reg <= v_reg_5437;
                whiYuv_1_load_reg_5664 <= whiYuv_1_q0;
                whiYuv_load_reg_5693 <= whiYuv_q0;
                zonePlateVDelta_load_reg_5172 <= zonePlateVDelta;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                add_ln1302_2_reg_5794 <= grp_fu_4768_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                add_ln552_1_reg_5077 <= add_ln552_1_fu_2028_p2;
                add_ln552_1_reg_5077_pp0_iter1_reg <= add_ln552_1_reg_5077;
                add_ln552_reg_5071 <= add_ln552_fu_2022_p2;
                add_ln552_reg_5071_pp0_iter1_reg <= add_ln552_reg_5071;
                and_ln1337_reg_5113 <= and_ln1337_fu_2118_p2;
                and_ln1337_reg_5113_pp0_iter1_reg <= and_ln1337_reg_5113;
                and_ln1386_reg_5148 <= and_ln1386_fu_2410_p2;
                and_ln1449_reg_5097 <= and_ln1449_fu_2082_p2;
                and_ln1449_reg_5097_pp0_iter1_reg <= and_ln1449_reg_5097;
                and_ln1454_reg_5144 <= and_ln1454_fu_2368_p2;
                and_ln1568_reg_5136 <= and_ln1568_fu_2283_p2;
                and_ln1751_reg_5128 <= and_ln1751_fu_2193_p2;
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                    ap_predicate_pred2162_state3 <= ((icmp_ln565_reg_5034 = ap_const_lv1_0) and (patternId_val_load = ap_const_lv8_C) and (icmp_ln1072_reg_5043 = ap_const_lv1_1));
                    ap_predicate_pred2171_state3 <= ((icmp_ln565_reg_5034 = ap_const_lv1_0) and (patternId_val_load = ap_const_lv8_C) and (icmp_ln1473_reg_5101 = ap_const_lv1_1) and (icmp_ln1072_reg_5043 = ap_const_lv1_0));
                    ap_predicate_pred2177_state3 <= ((icmp_ln565_reg_5034 = ap_const_lv1_0) and (patternId_val_load = ap_const_lv8_C) and (icmp_ln1473_reg_5101 = ap_const_lv1_0) and (icmp_ln1072_reg_5043 = ap_const_lv1_0));
                    ap_predicate_pred3307_state3 <= (((icmp_ln565_reg_5034 = ap_const_lv1_0) and (patternId_val_load = ap_const_lv8_C) and (cmp_i371_reg_5026 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln1449_reg_5097)) or ((icmp_ln565_reg_5034 = ap_const_lv1_0) and (patternId_val_load = ap_const_lv8_C) and (icmp_ln1072_reg_5043 = ap_const_lv1_1) and (cmp_i371_reg_5026 = ap_const_lv1_1)));
                    barWidth_cast_cast_reg_4966(10 downto 0) <= barWidth_cast_cast_fu_1887_p1(10 downto 0);
                cmp121_i_reg_4994 <= cmp121_i_fu_1911_p2;
                cmp2_i327_reg_4998 <= cmp2_i327_fu_1917_p2;
                cmp54_i_reg_5015 <= cmp54_i_fu_1923_p2;
                cmp8_reg_5030 <= cmp8_fu_1939_p2;
                cmp_i371_reg_5026 <= cmp_i371_fu_1933_p2;
                    colorSel_cast_reg_5019(1 downto 0) <= colorSel_cast_fu_1929_p1(1 downto 0);
                    conv2_i_i10_i285_cast_cast_cast_cast_cast_cast_reg_4976(6 downto 0) <= conv2_i_i10_i285_cast_cast_cast_cast_cast_cast_fu_1899_p1(6 downto 0);
                    conv2_i_i_i271_cast_cast_cast_reg_4988(6 downto 0) <= conv2_i_i_i271_cast_cast_cast_fu_1907_p1(6 downto 0);
                conv2_i_i_i_cast_cast_cast_reg_4982 <= conv2_i_i_i_cast_cast_cast_fu_1903_p1;
                icmp_ln1072_reg_5043 <= icmp_ln1072_fu_2004_p2;
                icmp_ln1072_reg_5043_pp0_iter1_reg <= icmp_ln1072_reg_5043;
                icmp_ln1095_reg_5117 <= icmp_ln1095_fu_2130_p2;
                icmp_ln1095_reg_5117_pp0_iter1_reg <= icmp_ln1095_reg_5117;
                icmp_ln1250_reg_5156 <= icmp_ln1250_fu_2491_p2;
                icmp_ln1330_reg_5109 <= icmp_ln1330_fu_2112_p2;
                icmp_ln1330_reg_5109_pp0_iter1_reg <= icmp_ln1330_reg_5109;
                icmp_ln1381_reg_5105 <= icmp_ln1381_fu_2100_p2;
                icmp_ln1381_reg_5105_pp0_iter1_reg <= icmp_ln1381_reg_5105;
                icmp_ln1405_reg_5152 <= icmp_ln1405_fu_2443_p2;
                icmp_ln1473_reg_5101 <= icmp_ln1473_fu_2088_p2;
                icmp_ln1473_reg_5101_pp0_iter1_reg <= icmp_ln1473_reg_5101;
                icmp_ln1563_reg_5093 <= icmp_ln1563_fu_2058_p2;
                icmp_ln1563_reg_5093_pp0_iter1_reg <= icmp_ln1563_reg_5093;
                icmp_ln1586_reg_5140 <= icmp_ln1586_fu_2316_p2;
                icmp_ln1674_reg_5087 <= icmp_ln1674_fu_2046_p2;
                icmp_ln1674_reg_5087_pp0_iter1_reg <= icmp_ln1674_reg_5087;
                icmp_ln1746_reg_5083 <= icmp_ln1746_fu_2040_p2;
                icmp_ln1746_reg_5083_pp0_iter1_reg <= icmp_ln1746_reg_5083;
                icmp_ln1768_reg_5132 <= icmp_ln1768_fu_2230_p2;
                icmp_ln565_reg_5034 <= icmp_ln565_fu_1988_p2;
                icmp_ln565_reg_5034_pp0_iter1_reg <= icmp_ln565_reg_5034;
                or_ln736_reg_5121 <= or_ln736_fu_2172_p2;
                or_ln736_reg_5121_pp0_iter1_reg <= or_ln736_reg_5121;
                outpix_50_reg_5053 <= outpix_50_fu_2010_p1;
                outpix_50_reg_5053_pp0_iter1_reg <= outpix_50_reg_5053;
                    outpix_9_cast_cast_reg_4971(9 downto 0) <= outpix_9_cast_cast_fu_1891_p1(9 downto 0);
                trunc_ln565_11_reg_5065 <= trunc_ln565_11_fu_2018_p1;
                trunc_ln565_11_reg_5065_pp0_iter1_reg <= trunc_ln565_11_reg_5065;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter10_outpix_33_reg_1726 <= ap_phi_reg_pp0_iter9_outpix_33_reg_1726;
                ap_phi_reg_pp0_iter10_outpix_34_reg_1638 <= ap_phi_reg_pp0_iter9_outpix_34_reg_1638;
                ap_phi_reg_pp0_iter10_outpix_35_reg_1559 <= ap_phi_reg_pp0_iter9_outpix_35_reg_1559;
                ap_phi_reg_pp0_iter10_phi_ln1144_reg_1548 <= ap_phi_reg_pp0_iter9_phi_ln1144_reg_1548;
                ap_phi_reg_pp0_iter10_phi_ln1165_reg_1537 <= ap_phi_reg_pp0_iter9_phi_ln1165_reg_1537;
                ap_phi_reg_pp0_iter10_phi_ln1186_reg_1526 <= ap_phi_reg_pp0_iter9_phi_ln1186_reg_1526;
                ap_phi_reg_pp0_iter10_phi_ln1207_reg_1515 <= ap_phi_reg_pp0_iter9_phi_ln1207_reg_1515;
                ap_phi_reg_pp0_iter10_phi_ln1228_reg_1504 <= ap_phi_reg_pp0_iter9_phi_ln1228_reg_1504;
                ap_phi_reg_pp0_iter10_phi_ln1504_reg_1493 <= ap_phi_reg_pp0_iter9_phi_ln1504_reg_1493;
                ap_phi_reg_pp0_iter10_phi_ln1519_reg_1482 <= ap_phi_reg_pp0_iter9_phi_ln1519_reg_1482;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter11_outpix_33_reg_1726 <= ap_phi_reg_pp0_iter10_outpix_33_reg_1726;
                ap_phi_reg_pp0_iter11_outpix_34_reg_1638 <= ap_phi_reg_pp0_iter10_outpix_34_reg_1638;
                ap_phi_reg_pp0_iter11_outpix_35_reg_1559 <= ap_phi_reg_pp0_iter10_outpix_35_reg_1559;
                ap_phi_reg_pp0_iter11_phi_ln1144_reg_1548 <= ap_phi_reg_pp0_iter10_phi_ln1144_reg_1548;
                ap_phi_reg_pp0_iter11_phi_ln1165_reg_1537 <= ap_phi_reg_pp0_iter10_phi_ln1165_reg_1537;
                ap_phi_reg_pp0_iter11_phi_ln1186_reg_1526 <= ap_phi_reg_pp0_iter10_phi_ln1186_reg_1526;
                ap_phi_reg_pp0_iter11_phi_ln1207_reg_1515 <= ap_phi_reg_pp0_iter10_phi_ln1207_reg_1515;
                ap_phi_reg_pp0_iter11_phi_ln1228_reg_1504 <= ap_phi_reg_pp0_iter10_phi_ln1228_reg_1504;
                ap_phi_reg_pp0_iter11_phi_ln1504_reg_1493 <= ap_phi_reg_pp0_iter10_phi_ln1504_reg_1493;
                ap_phi_reg_pp0_iter11_phi_ln1519_reg_1482 <= ap_phi_reg_pp0_iter10_phi_ln1519_reg_1482;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter12_outpix_33_reg_1726 <= ap_phi_reg_pp0_iter11_outpix_33_reg_1726;
                ap_phi_reg_pp0_iter12_outpix_34_reg_1638 <= ap_phi_reg_pp0_iter11_outpix_34_reg_1638;
                ap_phi_reg_pp0_iter12_outpix_35_reg_1559 <= ap_phi_reg_pp0_iter11_outpix_35_reg_1559;
                ap_phi_reg_pp0_iter12_phi_ln1144_reg_1548 <= ap_phi_reg_pp0_iter11_phi_ln1144_reg_1548;
                ap_phi_reg_pp0_iter12_phi_ln1165_reg_1537 <= ap_phi_reg_pp0_iter11_phi_ln1165_reg_1537;
                ap_phi_reg_pp0_iter12_phi_ln1186_reg_1526 <= ap_phi_reg_pp0_iter11_phi_ln1186_reg_1526;
                ap_phi_reg_pp0_iter12_phi_ln1207_reg_1515 <= ap_phi_reg_pp0_iter11_phi_ln1207_reg_1515;
                ap_phi_reg_pp0_iter12_phi_ln1228_reg_1504 <= ap_phi_reg_pp0_iter11_phi_ln1228_reg_1504;
                ap_phi_reg_pp0_iter12_phi_ln1504_reg_1493 <= ap_phi_reg_pp0_iter11_phi_ln1504_reg_1493;
                ap_phi_reg_pp0_iter12_phi_ln1519_reg_1482 <= ap_phi_reg_pp0_iter11_phi_ln1519_reg_1482;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter13_outpix_33_reg_1726 <= ap_phi_reg_pp0_iter12_outpix_33_reg_1726;
                ap_phi_reg_pp0_iter13_outpix_34_reg_1638 <= ap_phi_reg_pp0_iter12_outpix_34_reg_1638;
                ap_phi_reg_pp0_iter13_outpix_35_reg_1559 <= ap_phi_reg_pp0_iter12_outpix_35_reg_1559;
                ap_phi_reg_pp0_iter13_phi_ln1144_reg_1548 <= ap_phi_reg_pp0_iter12_phi_ln1144_reg_1548;
                ap_phi_reg_pp0_iter13_phi_ln1165_reg_1537 <= ap_phi_reg_pp0_iter12_phi_ln1165_reg_1537;
                ap_phi_reg_pp0_iter13_phi_ln1186_reg_1526 <= ap_phi_reg_pp0_iter12_phi_ln1186_reg_1526;
                ap_phi_reg_pp0_iter13_phi_ln1207_reg_1515 <= ap_phi_reg_pp0_iter12_phi_ln1207_reg_1515;
                ap_phi_reg_pp0_iter13_phi_ln1228_reg_1504 <= ap_phi_reg_pp0_iter12_phi_ln1228_reg_1504;
                ap_phi_reg_pp0_iter13_phi_ln1504_reg_1493 <= ap_phi_reg_pp0_iter12_phi_ln1504_reg_1493;
                ap_phi_reg_pp0_iter13_phi_ln1519_reg_1482 <= ap_phi_reg_pp0_iter12_phi_ln1519_reg_1482;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter14_outpix_33_reg_1726 <= ap_phi_reg_pp0_iter13_outpix_33_reg_1726;
                ap_phi_reg_pp0_iter14_outpix_34_reg_1638 <= ap_phi_reg_pp0_iter13_outpix_34_reg_1638;
                ap_phi_reg_pp0_iter14_outpix_35_reg_1559 <= ap_phi_reg_pp0_iter13_outpix_35_reg_1559;
                ap_phi_reg_pp0_iter14_phi_ln1144_reg_1548 <= ap_phi_reg_pp0_iter13_phi_ln1144_reg_1548;
                ap_phi_reg_pp0_iter14_phi_ln1165_reg_1537 <= ap_phi_reg_pp0_iter13_phi_ln1165_reg_1537;
                ap_phi_reg_pp0_iter14_phi_ln1186_reg_1526 <= ap_phi_reg_pp0_iter13_phi_ln1186_reg_1526;
                ap_phi_reg_pp0_iter14_phi_ln1207_reg_1515 <= ap_phi_reg_pp0_iter13_phi_ln1207_reg_1515;
                ap_phi_reg_pp0_iter14_phi_ln1228_reg_1504 <= ap_phi_reg_pp0_iter13_phi_ln1228_reg_1504;
                ap_phi_reg_pp0_iter14_phi_ln1504_reg_1493 <= ap_phi_reg_pp0_iter13_phi_ln1504_reg_1493;
                ap_phi_reg_pp0_iter14_phi_ln1519_reg_1482 <= ap_phi_reg_pp0_iter13_phi_ln1519_reg_1482;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter14 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter15_outpix_33_reg_1726 <= ap_phi_reg_pp0_iter14_outpix_33_reg_1726;
                ap_phi_reg_pp0_iter15_outpix_34_reg_1638 <= ap_phi_reg_pp0_iter14_outpix_34_reg_1638;
                ap_phi_reg_pp0_iter15_outpix_35_reg_1559 <= ap_phi_reg_pp0_iter14_outpix_35_reg_1559;
                ap_phi_reg_pp0_iter15_phi_ln1144_reg_1548 <= ap_phi_reg_pp0_iter14_phi_ln1144_reg_1548;
                ap_phi_reg_pp0_iter15_phi_ln1165_reg_1537 <= ap_phi_reg_pp0_iter14_phi_ln1165_reg_1537;
                ap_phi_reg_pp0_iter15_phi_ln1186_reg_1526 <= ap_phi_reg_pp0_iter14_phi_ln1186_reg_1526;
                ap_phi_reg_pp0_iter15_phi_ln1207_reg_1515 <= ap_phi_reg_pp0_iter14_phi_ln1207_reg_1515;
                ap_phi_reg_pp0_iter15_phi_ln1228_reg_1504 <= ap_phi_reg_pp0_iter14_phi_ln1228_reg_1504;
                ap_phi_reg_pp0_iter15_phi_ln1504_reg_1493 <= ap_phi_reg_pp0_iter14_phi_ln1504_reg_1493;
                ap_phi_reg_pp0_iter15_phi_ln1519_reg_1482 <= ap_phi_reg_pp0_iter14_phi_ln1519_reg_1482;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter15 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter16_outpix_33_reg_1726 <= ap_phi_reg_pp0_iter15_outpix_33_reg_1726;
                ap_phi_reg_pp0_iter16_outpix_34_reg_1638 <= ap_phi_reg_pp0_iter15_outpix_34_reg_1638;
                ap_phi_reg_pp0_iter16_outpix_35_reg_1559 <= ap_phi_reg_pp0_iter15_outpix_35_reg_1559;
                ap_phi_reg_pp0_iter16_phi_ln1144_reg_1548 <= ap_phi_reg_pp0_iter15_phi_ln1144_reg_1548;
                ap_phi_reg_pp0_iter16_phi_ln1165_reg_1537 <= ap_phi_reg_pp0_iter15_phi_ln1165_reg_1537;
                ap_phi_reg_pp0_iter16_phi_ln1186_reg_1526 <= ap_phi_reg_pp0_iter15_phi_ln1186_reg_1526;
                ap_phi_reg_pp0_iter16_phi_ln1207_reg_1515 <= ap_phi_reg_pp0_iter15_phi_ln1207_reg_1515;
                ap_phi_reg_pp0_iter16_phi_ln1228_reg_1504 <= ap_phi_reg_pp0_iter15_phi_ln1228_reg_1504;
                ap_phi_reg_pp0_iter16_phi_ln1504_reg_1493 <= ap_phi_reg_pp0_iter15_phi_ln1504_reg_1493;
                ap_phi_reg_pp0_iter16_phi_ln1519_reg_1482 <= ap_phi_reg_pp0_iter15_phi_ln1519_reg_1482;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter17_outpix_33_reg_1726 <= ap_phi_reg_pp0_iter16_outpix_33_reg_1726;
                ap_phi_reg_pp0_iter17_outpix_34_reg_1638 <= ap_phi_reg_pp0_iter16_outpix_34_reg_1638;
                ap_phi_reg_pp0_iter17_outpix_35_reg_1559 <= ap_phi_reg_pp0_iter16_outpix_35_reg_1559;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter18_outpix_33_reg_1726 <= ap_phi_reg_pp0_iter17_outpix_33_reg_1726;
                ap_phi_reg_pp0_iter18_outpix_34_reg_1638 <= ap_phi_reg_pp0_iter17_outpix_34_reg_1638;
                ap_phi_reg_pp0_iter18_outpix_35_reg_1559 <= ap_phi_reg_pp0_iter17_outpix_35_reg_1559;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter19_outpix_33_reg_1726 <= ap_phi_reg_pp0_iter18_outpix_33_reg_1726;
                ap_phi_reg_pp0_iter19_outpix_34_reg_1638 <= ap_phi_reg_pp0_iter18_outpix_34_reg_1638;
                ap_phi_reg_pp0_iter19_outpix_35_reg_1559 <= ap_phi_reg_pp0_iter18_outpix_35_reg_1559;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter1_hHatch_reg_1460 <= ap_phi_reg_pp0_iter0_hHatch_reg_1460;
                ap_phi_reg_pp0_iter1_phi_ln1504_reg_1493 <= ap_phi_reg_pp0_iter0_phi_ln1504_reg_1493;
                ap_phi_reg_pp0_iter1_phi_ln1519_reg_1482 <= ap_phi_reg_pp0_iter0_phi_ln1519_reg_1482;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter2_hHatch_reg_1460 <= ap_phi_reg_pp0_iter1_hHatch_reg_1460;
                ap_phi_reg_pp0_iter2_phi_ln1144_reg_1548 <= ap_phi_reg_pp0_iter1_phi_ln1144_reg_1548;
                ap_phi_reg_pp0_iter2_phi_ln1165_reg_1537 <= ap_phi_reg_pp0_iter1_phi_ln1165_reg_1537;
                ap_phi_reg_pp0_iter2_phi_ln1186_reg_1526 <= ap_phi_reg_pp0_iter1_phi_ln1186_reg_1526;
                ap_phi_reg_pp0_iter2_phi_ln1207_reg_1515 <= ap_phi_reg_pp0_iter1_phi_ln1207_reg_1515;
                ap_phi_reg_pp0_iter2_phi_ln1228_reg_1504 <= ap_phi_reg_pp0_iter1_phi_ln1228_reg_1504;
                ap_phi_reg_pp0_iter2_phi_ln1504_reg_1493 <= ap_phi_reg_pp0_iter1_phi_ln1504_reg_1493;
                ap_phi_reg_pp0_iter2_phi_ln1519_reg_1482 <= ap_phi_reg_pp0_iter1_phi_ln1519_reg_1482;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter3_outpix_33_reg_1726 <= ap_phi_reg_pp0_iter2_outpix_33_reg_1726;
                ap_phi_reg_pp0_iter3_outpix_34_reg_1638 <= ap_phi_reg_pp0_iter2_outpix_34_reg_1638;
                ap_phi_reg_pp0_iter3_outpix_35_reg_1559 <= ap_phi_reg_pp0_iter2_outpix_35_reg_1559;
                ap_phi_reg_pp0_iter3_phi_ln1144_reg_1548 <= ap_phi_reg_pp0_iter2_phi_ln1144_reg_1548;
                ap_phi_reg_pp0_iter3_phi_ln1165_reg_1537 <= ap_phi_reg_pp0_iter2_phi_ln1165_reg_1537;
                ap_phi_reg_pp0_iter3_phi_ln1186_reg_1526 <= ap_phi_reg_pp0_iter2_phi_ln1186_reg_1526;
                ap_phi_reg_pp0_iter3_phi_ln1207_reg_1515 <= ap_phi_reg_pp0_iter2_phi_ln1207_reg_1515;
                ap_phi_reg_pp0_iter3_phi_ln1228_reg_1504 <= ap_phi_reg_pp0_iter2_phi_ln1228_reg_1504;
                ap_phi_reg_pp0_iter3_phi_ln1504_reg_1493 <= ap_phi_reg_pp0_iter2_phi_ln1504_reg_1493;
                ap_phi_reg_pp0_iter3_phi_ln1519_reg_1482 <= ap_phi_reg_pp0_iter2_phi_ln1519_reg_1482;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter4_phi_ln1144_reg_1548 <= ap_phi_reg_pp0_iter3_phi_ln1144_reg_1548;
                ap_phi_reg_pp0_iter4_phi_ln1165_reg_1537 <= ap_phi_reg_pp0_iter3_phi_ln1165_reg_1537;
                ap_phi_reg_pp0_iter4_phi_ln1186_reg_1526 <= ap_phi_reg_pp0_iter3_phi_ln1186_reg_1526;
                ap_phi_reg_pp0_iter4_phi_ln1207_reg_1515 <= ap_phi_reg_pp0_iter3_phi_ln1207_reg_1515;
                ap_phi_reg_pp0_iter4_phi_ln1228_reg_1504 <= ap_phi_reg_pp0_iter3_phi_ln1228_reg_1504;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter5_outpix_33_reg_1726 <= ap_phi_reg_pp0_iter4_outpix_33_reg_1726;
                ap_phi_reg_pp0_iter5_outpix_34_reg_1638 <= ap_phi_reg_pp0_iter4_outpix_34_reg_1638;
                ap_phi_reg_pp0_iter5_outpix_35_reg_1559 <= ap_phi_reg_pp0_iter4_outpix_35_reg_1559;
                ap_phi_reg_pp0_iter5_phi_ln1144_reg_1548 <= ap_phi_reg_pp0_iter4_phi_ln1144_reg_1548;
                ap_phi_reg_pp0_iter5_phi_ln1165_reg_1537 <= ap_phi_reg_pp0_iter4_phi_ln1165_reg_1537;
                ap_phi_reg_pp0_iter5_phi_ln1186_reg_1526 <= ap_phi_reg_pp0_iter4_phi_ln1186_reg_1526;
                ap_phi_reg_pp0_iter5_phi_ln1207_reg_1515 <= ap_phi_reg_pp0_iter4_phi_ln1207_reg_1515;
                ap_phi_reg_pp0_iter5_phi_ln1228_reg_1504 <= ap_phi_reg_pp0_iter4_phi_ln1228_reg_1504;
                ap_phi_reg_pp0_iter5_phi_ln1504_reg_1493 <= ap_phi_reg_pp0_iter4_phi_ln1504_reg_1493;
                ap_phi_reg_pp0_iter5_phi_ln1519_reg_1482 <= ap_phi_reg_pp0_iter4_phi_ln1519_reg_1482;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter6_outpix_33_reg_1726 <= ap_phi_reg_pp0_iter5_outpix_33_reg_1726;
                ap_phi_reg_pp0_iter6_outpix_34_reg_1638 <= ap_phi_reg_pp0_iter5_outpix_34_reg_1638;
                ap_phi_reg_pp0_iter6_outpix_35_reg_1559 <= ap_phi_reg_pp0_iter5_outpix_35_reg_1559;
                ap_phi_reg_pp0_iter6_phi_ln1144_reg_1548 <= ap_phi_reg_pp0_iter5_phi_ln1144_reg_1548;
                ap_phi_reg_pp0_iter6_phi_ln1165_reg_1537 <= ap_phi_reg_pp0_iter5_phi_ln1165_reg_1537;
                ap_phi_reg_pp0_iter6_phi_ln1186_reg_1526 <= ap_phi_reg_pp0_iter5_phi_ln1186_reg_1526;
                ap_phi_reg_pp0_iter6_phi_ln1207_reg_1515 <= ap_phi_reg_pp0_iter5_phi_ln1207_reg_1515;
                ap_phi_reg_pp0_iter6_phi_ln1228_reg_1504 <= ap_phi_reg_pp0_iter5_phi_ln1228_reg_1504;
                ap_phi_reg_pp0_iter6_phi_ln1504_reg_1493 <= ap_phi_reg_pp0_iter5_phi_ln1504_reg_1493;
                ap_phi_reg_pp0_iter6_phi_ln1519_reg_1482 <= ap_phi_reg_pp0_iter5_phi_ln1519_reg_1482;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter7_outpix_33_reg_1726 <= ap_phi_reg_pp0_iter6_outpix_33_reg_1726;
                ap_phi_reg_pp0_iter7_outpix_34_reg_1638 <= ap_phi_reg_pp0_iter6_outpix_34_reg_1638;
                ap_phi_reg_pp0_iter7_outpix_35_reg_1559 <= ap_phi_reg_pp0_iter6_outpix_35_reg_1559;
                ap_phi_reg_pp0_iter7_phi_ln1144_reg_1548 <= ap_phi_reg_pp0_iter6_phi_ln1144_reg_1548;
                ap_phi_reg_pp0_iter7_phi_ln1165_reg_1537 <= ap_phi_reg_pp0_iter6_phi_ln1165_reg_1537;
                ap_phi_reg_pp0_iter7_phi_ln1186_reg_1526 <= ap_phi_reg_pp0_iter6_phi_ln1186_reg_1526;
                ap_phi_reg_pp0_iter7_phi_ln1207_reg_1515 <= ap_phi_reg_pp0_iter6_phi_ln1207_reg_1515;
                ap_phi_reg_pp0_iter7_phi_ln1228_reg_1504 <= ap_phi_reg_pp0_iter6_phi_ln1228_reg_1504;
                ap_phi_reg_pp0_iter7_phi_ln1504_reg_1493 <= ap_phi_reg_pp0_iter6_phi_ln1504_reg_1493;
                ap_phi_reg_pp0_iter7_phi_ln1519_reg_1482 <= ap_phi_reg_pp0_iter6_phi_ln1519_reg_1482;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter8_outpix_33_reg_1726 <= ap_phi_reg_pp0_iter7_outpix_33_reg_1726;
                ap_phi_reg_pp0_iter8_outpix_34_reg_1638 <= ap_phi_reg_pp0_iter7_outpix_34_reg_1638;
                ap_phi_reg_pp0_iter8_outpix_35_reg_1559 <= ap_phi_reg_pp0_iter7_outpix_35_reg_1559;
                ap_phi_reg_pp0_iter8_phi_ln1144_reg_1548 <= ap_phi_reg_pp0_iter7_phi_ln1144_reg_1548;
                ap_phi_reg_pp0_iter8_phi_ln1165_reg_1537 <= ap_phi_reg_pp0_iter7_phi_ln1165_reg_1537;
                ap_phi_reg_pp0_iter8_phi_ln1186_reg_1526 <= ap_phi_reg_pp0_iter7_phi_ln1186_reg_1526;
                ap_phi_reg_pp0_iter8_phi_ln1207_reg_1515 <= ap_phi_reg_pp0_iter7_phi_ln1207_reg_1515;
                ap_phi_reg_pp0_iter8_phi_ln1228_reg_1504 <= ap_phi_reg_pp0_iter7_phi_ln1228_reg_1504;
                ap_phi_reg_pp0_iter8_phi_ln1504_reg_1493 <= ap_phi_reg_pp0_iter7_phi_ln1504_reg_1493;
                ap_phi_reg_pp0_iter8_phi_ln1519_reg_1482 <= ap_phi_reg_pp0_iter7_phi_ln1519_reg_1482;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter9_outpix_33_reg_1726 <= ap_phi_reg_pp0_iter8_outpix_33_reg_1726;
                ap_phi_reg_pp0_iter9_outpix_34_reg_1638 <= ap_phi_reg_pp0_iter8_outpix_34_reg_1638;
                ap_phi_reg_pp0_iter9_outpix_35_reg_1559 <= ap_phi_reg_pp0_iter8_outpix_35_reg_1559;
                ap_phi_reg_pp0_iter9_phi_ln1144_reg_1548 <= ap_phi_reg_pp0_iter8_phi_ln1144_reg_1548;
                ap_phi_reg_pp0_iter9_phi_ln1165_reg_1537 <= ap_phi_reg_pp0_iter8_phi_ln1165_reg_1537;
                ap_phi_reg_pp0_iter9_phi_ln1186_reg_1526 <= ap_phi_reg_pp0_iter8_phi_ln1186_reg_1526;
                ap_phi_reg_pp0_iter9_phi_ln1207_reg_1515 <= ap_phi_reg_pp0_iter8_phi_ln1207_reg_1515;
                ap_phi_reg_pp0_iter9_phi_ln1228_reg_1504 <= ap_phi_reg_pp0_iter8_phi_ln1228_reg_1504;
                ap_phi_reg_pp0_iter9_phi_ln1504_reg_1493 <= ap_phi_reg_pp0_iter8_phi_ln1504_reg_1493;
                ap_phi_reg_pp0_iter9_phi_ln1519_reg_1482 <= ap_phi_reg_pp0_iter8_phi_ln1519_reg_1482;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_predicate_pred3381_state19 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                bSerie <= lfsr_b_1_fu_3872_p3;
                gSerie <= lfsr_g_1_fu_3836_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2503_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                rSerie <= lfsr_r_1_fu_4291_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_predicate_pred665_state19 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_predicate_pred658_state19 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_predicate_pred652_state19 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then
                reg_1876 <= tpgBarSelYuv_v_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_predicate_pred683_state19 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_predicate_pred678_state19 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_predicate_pred674_state19 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then
                reg_1883 <= tpgBarSelRgb_b_q0;
            end if;
        end if;
    end process;
    barWidth_cast_cast_reg_4966(11) <= '0';
    outpix_9_cast_cast_reg_4971(15 downto 10) <= "000000";
    conv2_i_i10_i285_cast_cast_cast_cast_cast_cast_reg_4976(9 downto 7) <= "000";
    conv2_i_i_i271_cast_cast_cast_reg_4988(9 downto 7) <= "000";
    colorSel_cast_reg_5019(15 downto 2) <= "00000000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    DPtpgBarArray_address0 <= zext_ln1784_fu_3339_p1(4 - 1 downto 0);

    DPtpgBarArray_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter16, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DPtpgBarArray_ce0_local <= ap_const_logic_1;
        else 
            DPtpgBarArray_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    DPtpgBarSelRgb_CEA_b_address0 <= zext_ln1784_1_fu_3458_p1(3 - 1 downto 0);

    DPtpgBarSelRgb_CEA_b_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DPtpgBarSelRgb_CEA_b_ce0_local <= ap_const_logic_1;
        else 
            DPtpgBarSelRgb_CEA_b_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    DPtpgBarSelRgb_CEA_g_address0 <= zext_ln1784_1_fu_3458_p1(3 - 1 downto 0);

    DPtpgBarSelRgb_CEA_g_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DPtpgBarSelRgb_CEA_g_ce0_local <= ap_const_logic_1;
        else 
            DPtpgBarSelRgb_CEA_g_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    DPtpgBarSelRgb_CEA_r_address0 <= zext_ln1784_1_fu_3458_p1(3 - 1 downto 0);

    DPtpgBarSelRgb_CEA_r_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DPtpgBarSelRgb_CEA_r_ce0_local <= ap_const_logic_1;
        else 
            DPtpgBarSelRgb_CEA_r_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    DPtpgBarSelRgb_VESA_b_address0 <= zext_ln1784_1_fu_3458_p1(3 - 1 downto 0);

    DPtpgBarSelRgb_VESA_b_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DPtpgBarSelRgb_VESA_b_ce0_local <= ap_const_logic_1;
        else 
            DPtpgBarSelRgb_VESA_b_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    DPtpgBarSelRgb_VESA_g_address0 <= zext_ln1784_1_fu_3458_p1(3 - 1 downto 0);

    DPtpgBarSelRgb_VESA_g_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DPtpgBarSelRgb_VESA_g_ce0_local <= ap_const_logic_1;
        else 
            DPtpgBarSelRgb_VESA_g_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    DPtpgBarSelRgb_VESA_r_address0 <= zext_ln1784_1_fu_3458_p1(3 - 1 downto 0);

    DPtpgBarSelRgb_VESA_r_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DPtpgBarSelRgb_VESA_r_ce0_local <= ap_const_logic_1;
        else 
            DPtpgBarSelRgb_VESA_r_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    DPtpgBarSelYuv_601_u_address0 <= zext_ln1784_1_fu_3458_p1(3 - 1 downto 0);

    DPtpgBarSelYuv_601_u_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DPtpgBarSelYuv_601_u_ce0_local <= ap_const_logic_1;
        else 
            DPtpgBarSelYuv_601_u_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    DPtpgBarSelYuv_601_v_address0 <= zext_ln1784_1_fu_3458_p1(3 - 1 downto 0);

    DPtpgBarSelYuv_601_v_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DPtpgBarSelYuv_601_v_ce0_local <= ap_const_logic_1;
        else 
            DPtpgBarSelYuv_601_v_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    DPtpgBarSelYuv_601_y_address0 <= zext_ln1784_1_fu_3458_p1(3 - 1 downto 0);

    DPtpgBarSelYuv_601_y_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DPtpgBarSelYuv_601_y_ce0_local <= ap_const_logic_1;
        else 
            DPtpgBarSelYuv_601_y_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    DPtpgBarSelYuv_709_u_address0 <= zext_ln1784_1_fu_3458_p1(3 - 1 downto 0);

    DPtpgBarSelYuv_709_u_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DPtpgBarSelYuv_709_u_ce0_local <= ap_const_logic_1;
        else 
            DPtpgBarSelYuv_709_u_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    DPtpgBarSelYuv_709_v_address0 <= zext_ln1784_1_fu_3458_p1(3 - 1 downto 0);

    DPtpgBarSelYuv_709_v_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DPtpgBarSelYuv_709_v_ce0_local <= ap_const_logic_1;
        else 
            DPtpgBarSelYuv_709_v_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    DPtpgBarSelYuv_709_y_address0 <= zext_ln1784_1_fu_3458_p1(3 - 1 downto 0);

    DPtpgBarSelYuv_709_y_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DPtpgBarSelYuv_709_y_ce0_local <= ap_const_logic_1;
        else 
            DPtpgBarSelYuv_709_y_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    add_ln1084_fu_4496_p2 <= std_logic_vector(unsigned(outpix_19_fu_4483_p3) + unsigned(ap_const_lv10_1));
    add_ln1101_fu_4169_p2 <= std_logic_vector(unsigned(trunc_ln565_9_fu_3611_p1) + unsigned(ap_const_lv10_1));
    add_ln1250_fu_2485_p2 <= std_logic_vector(unsigned(zext_ln1250_fu_2481_p1) + unsigned(ap_const_lv12_1));
    add_ln1252_fu_2496_p2 <= std_logic_vector(unsigned(tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_xBar) + unsigned(ap_const_lv11_1));
    add_ln1257_fu_3426_p2 <= std_logic_vector(unsigned(trunc_ln565_8_fu_3305_p1) + unsigned(ap_const_lv3_1));
    add_ln1281_fu_2834_p2 <= std_logic_vector(signed(sext_ln1281_fu_2830_p1) + signed(ap_const_lv12_200));
    add_ln1285_fu_3185_p2 <= std_logic_vector(signed(sext_ln1285_fu_3181_p1) + signed(ap_const_lv12_200));
    add_ln1289_fu_2944_p2 <= std_logic_vector(signed(sext_ln1289_fu_2940_p1) + signed(ap_const_lv12_200));
    add_ln1303_2_fu_4020_p2 <= std_logic_vector(signed(sext_ln1303_1_fu_4017_p1) + signed(zext_ln1303_fu_4013_p1));
    add_ln1304_2_fu_3522_p2 <= std_logic_vector(signed(sext_ln1304_1_fu_3519_p1) + signed(zext_ln1304_1_fu_3515_p1));
    add_ln1304_fu_3509_p2 <= std_logic_vector(unsigned(zext_ln1304_fu_3505_p1) + unsigned(ap_const_lv24_20080));
    add_ln1341_fu_2650_p2 <= std_logic_vector(unsigned(zonePlateVDelta_load_reg_5172) + unsigned(zonePlateVAddr_loc_1_out_i));
    add_ln1343_fu_2630_p2 <= std_logic_vector(unsigned(zonePlateVDelta) + unsigned(Zplate_Ver_Control_Delta));
    add_ln1388_fu_2421_p2 <= std_logic_vector(unsigned(yCount) + unsigned(ap_const_lv10_1));
    add_ln1393_fu_3233_p2 <= std_logic_vector(unsigned(trunc_ln565_7_fu_3034_p1) + unsigned(ap_const_lv3_1));
    add_ln1407_fu_2459_p2 <= std_logic_vector(unsigned(tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign) + unsigned(ap_const_lv10_1));
    add_ln1412_fu_3267_p2 <= std_logic_vector(unsigned(trunc_ln565_5_fu_3026_p1) + unsigned(ap_const_lv3_1));
    add_ln1461_fu_2373_p2 <= std_logic_vector(unsigned(yCount_2) + unsigned(ap_const_lv10_1));
    add_ln1480_fu_2577_p2 <= std_logic_vector(unsigned(tpgPatternCrossHatch_unsigned_short_unsigned_short_unsigned_short_unsigned_sh) + unsigned(ap_const_lv10_1));
    add_ln1545_fu_4340_p2 <= std_logic_vector(unsigned(outpix_42_fu_4327_p3) + unsigned(ap_const_lv10_1));
    add_ln1570_fu_2294_p2 <= std_logic_vector(unsigned(yCount_3) + unsigned(ap_const_lv10_1));
    add_ln1575_fu_3110_p2 <= std_logic_vector(unsigned(vBarSel_2_loc_1_out_i) + unsigned(ap_const_lv8_1));
    add_ln1588_fu_2332_p2 <= std_logic_vector(unsigned(tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_s) + unsigned(ap_const_lv10_1));
    add_ln1593_fu_3140_p2 <= std_logic_vector(unsigned(trunc_ln565_4_fu_3022_p1) + unsigned(ap_const_lv3_1));
    add_ln1709_fu_3782_p2 <= std_logic_vector(unsigned(rampVal_2_loc_4_fu_3695_p3) + unsigned(select_ln1709_fu_3775_p3));
    add_ln1753_fu_2204_p2 <= std_logic_vector(unsigned(yCount_1) + unsigned(ap_const_lv6_1));
    add_ln1770_fu_2248_p2 <= std_logic_vector(unsigned(trunc_ln1768_fu_2226_p1) + unsigned(ap_const_lv6_1));
    add_ln1774_fu_2236_p2 <= std_logic_vector(unsigned(tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_s) + unsigned(ap_const_lv10_3C1));
    add_ln1775_fu_3072_p2 <= std_logic_vector(unsigned(trunc_ln565_3_fu_3018_p1) + unsigned(ap_const_lv3_1));
    add_ln552_1_fu_2028_p2 <= std_logic_vector(unsigned(trunc_ln565_11_fu_2018_p1) + unsigned(ap_const_lv11_2AA));
    add_ln552_fu_2022_p2 <= std_logic_vector(unsigned(trunc_ln565_11_fu_2018_p1) + unsigned(ap_const_lv11_554));
    add_ln565_fu_1994_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_x_4) + unsigned(ap_const_lv16_1));
    add_ln570_fu_2680_p2 <= std_logic_vector(unsigned(phi_mul_fu_534) + unsigned(Zplate_Hor_Control_Start));
    and_ln1337_fu_2118_p2 <= (icmp_ln1072_fu_2004_p2 and cmp12_i);
    and_ln1386_fu_2410_p2 <= (icmp_ln1386_fu_2405_p2 and icmp_ln1072_reg_5043);
    and_ln1449_fu_2082_p2 <= (icmp_ln1072_fu_2004_p2 and cmp11_i);
    and_ln1454_fu_2368_p2 <= (icmp_ln1454_fu_2363_p2 and icmp_ln1072_reg_5043);
    and_ln1568_fu_2283_p2 <= (icmp_ln1568_fu_2278_p2 and icmp_ln1072_reg_5043);
    and_ln1707_fu_3763_p2 <= (outpix_50_reg_5053_pp0_iter17_reg and icmp);
    and_ln1751_fu_2193_p2 <= (icmp_ln1751_fu_2187_p2 and icmp_ln1072_reg_5043);
    and_ln1801_fu_3657_p2 <= (outpix_50_reg_5053_pp0_iter17_reg and cmp136_i);
    and_ln1862_fu_3880_p2 <= (outpix_50_reg_5053_pp0_iter17_reg and icmp);
    and_ln565_1_fu_4071_p2 <= (xor_ln565_1_fu_4066_p2 and grp_fu_1860_p2);
    and_ln565_2_fu_3960_p2 <= (xor_ln565_2_fu_3955_p2 and grp_fu_1860_p2);
    and_ln565_fu_4130_p2 <= (xor_ln565_fu_4125_p2 and grp_fu_1860_p2);
    and_ln736_1_fu_2160_p2 <= (rev and and_ln736_fu_2154_p2);
    and_ln736_fu_2154_p2 <= (xor_ln736_1_fu_2142_p2 and icmp_ln736_1_fu_2148_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter18, ap_enable_reg_pp0_iter21, ap_block_state19_pp0_stage0_iter18, ap_block_state22_pp0_stage0_iter21)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state22_pp0_stage0_iter21)) or ((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state19_pp0_stage0_iter18)));
    end process;

        ap_block_pp0_stage0_01001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter18, ap_enable_reg_pp0_iter21, ap_block_state19_pp0_stage0_iter18, ap_block_state22_pp0_stage0_iter21)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state22_pp0_stage0_iter21)) or ((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state19_pp0_stage0_iter18)));
    end process;

        ap_block_pp0_stage0_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_ignoreCallOp205_assign_proc : process(ap_enable_reg_pp0_iter18, ap_enable_reg_pp0_iter21, ap_block_state19_pp0_stage0_iter18_ignore_call0, ap_block_state22_pp0_stage0_iter21_ignore_call0)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp205 <= (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state22_pp0_stage0_iter21_ignore_call0)) or ((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state19_pp0_stage0_iter18_ignore_call0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp290_assign_proc : process(ap_enable_reg_pp0_iter18, ap_enable_reg_pp0_iter21, ap_block_state19_pp0_stage0_iter18_ignore_call5, ap_block_state22_pp0_stage0_iter21_ignore_call5)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp290 <= (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state22_pp0_stage0_iter21_ignore_call5)) or ((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state19_pp0_stage0_iter18_ignore_call5)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp298_assign_proc : process(ap_enable_reg_pp0_iter18, ap_enable_reg_pp0_iter21, ap_block_state19_pp0_stage0_iter18_ignore_call5, ap_block_state22_pp0_stage0_iter21_ignore_call5)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp298 <= (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state22_pp0_stage0_iter21_ignore_call5)) or ((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state19_pp0_stage0_iter18_ignore_call5)));
    end process;

        ap_block_pp0_stage0_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp205 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp290 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter18, ap_enable_reg_pp0_iter21, ap_block_state19_pp0_stage0_iter18, ap_block_state22_pp0_stage0_iter21)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state22_pp0_stage0_iter21)) or ((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state19_pp0_stage0_iter18)));
    end process;

        ap_block_pp0_stage0_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state19_pp0_stage0_iter18_assign_proc : process(srcYUV_empty_n, ap_predicate_op689_read_state19)
    begin
                ap_block_state19_pp0_stage0_iter18 <= ((srcYUV_empty_n = ap_const_logic_0) and (ap_predicate_op689_read_state19 = ap_const_boolean_1));
    end process;


    ap_block_state19_pp0_stage0_iter18_ignore_call0_assign_proc : process(srcYUV_empty_n, ap_predicate_op689_read_state19)
    begin
                ap_block_state19_pp0_stage0_iter18_ignore_call0 <= ((srcYUV_empty_n = ap_const_logic_0) and (ap_predicate_op689_read_state19 = ap_const_boolean_1));
    end process;


    ap_block_state19_pp0_stage0_iter18_ignore_call5_assign_proc : process(srcYUV_empty_n, ap_predicate_op689_read_state19)
    begin
                ap_block_state19_pp0_stage0_iter18_ignore_call5 <= ((srcYUV_empty_n = ap_const_logic_0) and (ap_predicate_op689_read_state19 = ap_const_boolean_1));
    end process;


    ap_block_state22_pp0_stage0_iter21_assign_proc : process(bckgndYUV_full_n)
    begin
                ap_block_state22_pp0_stage0_iter21 <= (bckgndYUV_full_n = ap_const_logic_0);
    end process;


    ap_block_state22_pp0_stage0_iter21_ignore_call0_assign_proc : process(bckgndYUV_full_n)
    begin
                ap_block_state22_pp0_stage0_iter21_ignore_call0 <= (bckgndYUV_full_n = ap_const_logic_0);
    end process;


    ap_block_state22_pp0_stage0_iter21_ignore_call5_assign_proc : process(bckgndYUV_full_n)
    begin
                ap_block_state22_pp0_stage0_iter21_ignore_call5 <= (bckgndYUV_full_n = ap_const_logic_0);
    end process;


    ap_condition_2153_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
                ap_condition_2153 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_condition_2157_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
                ap_condition_2157 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_condition_2183_assign_proc : process(patternId_val_load, icmp_ln565_reg_5034_pp0_iter1_reg, icmp_ln1072_reg_5043_pp0_iter1_reg, icmp_ln1473_reg_5101_pp0_iter1_reg, icmp_ln1478_fu_2547_p2)
    begin
                ap_condition_2183 <= ((patternId_val_load = ap_const_lv8_C) and (icmp_ln1478_fu_2547_p2 = ap_const_lv1_1) and (icmp_ln1473_reg_5101_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln1072_reg_5043_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln565_reg_5034_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_condition_2188_assign_proc : process(patternId_val_load, icmp_ln565_reg_5034_pp0_iter1_reg, icmp_ln1072_reg_5043_pp0_iter1_reg, icmp_ln1473_reg_5101_pp0_iter1_reg, icmp_ln1478_fu_2547_p2, icmp_ln1483_fu_2553_p2)
    begin
                ap_condition_2188 <= ((patternId_val_load = ap_const_lv8_C) and (icmp_ln1483_fu_2553_p2 = ap_const_lv1_1) and (icmp_ln1478_fu_2547_p2 = ap_const_lv1_0) and (icmp_ln1473_reg_5101_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln1072_reg_5043_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln565_reg_5034_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_condition_2192_assign_proc : process(patternId_val_load, icmp_ln565_reg_5034_pp0_iter1_reg, icmp_ln1072_reg_5043_pp0_iter1_reg, icmp_ln1473_reg_5101_pp0_iter1_reg, icmp_ln1478_fu_2547_p2, icmp_ln1483_fu_2553_p2)
    begin
                ap_condition_2192 <= ((patternId_val_load = ap_const_lv8_C) and (icmp_ln1483_fu_2553_p2 = ap_const_lv1_0) and (icmp_ln1478_fu_2547_p2 = ap_const_lv1_0) and (icmp_ln1473_reg_5101_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln1072_reg_5043_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln565_reg_5034_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_condition_2245_assign_proc : process(patternId_val_load, colorFormatLocal_read_reg_4904, icmp_ln565_reg_5034_pp0_iter2_reg, or_ln1494_fu_2605_p2)
    begin
                ap_condition_2245 <= ((colorFormatLocal_read_reg_4904 = ap_const_lv8_1) and (patternId_val_load = ap_const_lv8_C) and (or_ln1494_fu_2605_p2 = ap_const_lv1_0) and (icmp_ln565_reg_5034_pp0_iter2_reg = ap_const_lv1_0));
    end process;


    ap_condition_2267_assign_proc : process(patternId_val_load, colorFormatLocal_read_reg_4904, icmp_ln565_reg_5034_pp0_iter2_reg, or_ln1494_fu_2605_p2)
    begin
                ap_condition_2267 <= ((colorFormatLocal_read_reg_4904 = ap_const_lv8_1) and (patternId_val_load = ap_const_lv8_C) and (or_ln1494_fu_2605_p2 = ap_const_lv1_1) and (icmp_ln565_reg_5034_pp0_iter2_reg = ap_const_lv1_0));
    end process;


    ap_condition_2292_assign_proc : process(icmp_ln565_fu_1988_p2, colorFormatLocal_read_read_fu_710_p2, patternId_val_load_read_read_fu_734_p2)
    begin
                ap_condition_2292 <= ((patternId_val_load_read_read_fu_734_p2 = ap_const_lv8_8) and (colorFormatLocal_read_read_fu_710_p2 = ap_const_lv8_1) and (icmp_ln565_fu_1988_p2 = ap_const_lv1_0));
    end process;


    ap_condition_2315_assign_proc : process(icmp_ln565_fu_1988_p2, colorFormatLocal_read_read_fu_710_p2, patternId_val_load_read_read_fu_734_p2)
    begin
                ap_condition_2315 <= ((patternId_val_load_read_read_fu_734_p2 = ap_const_lv8_7) and (colorFormatLocal_read_read_fu_710_p2 = ap_const_lv8_1) and (icmp_ln565_fu_1988_p2 = ap_const_lv1_0));
    end process;


    ap_condition_2338_assign_proc : process(icmp_ln565_fu_1988_p2, colorFormatLocal_read_read_fu_710_p2, patternId_val_load_read_read_fu_734_p2)
    begin
                ap_condition_2338 <= ((patternId_val_load_read_read_fu_734_p2 = ap_const_lv8_6) and (colorFormatLocal_read_read_fu_710_p2 = ap_const_lv8_1) and (icmp_ln565_fu_1988_p2 = ap_const_lv1_0));
    end process;


    ap_condition_2361_assign_proc : process(icmp_ln565_fu_1988_p2, colorFormatLocal_read_read_fu_710_p2, patternId_val_load_read_read_fu_734_p2)
    begin
                ap_condition_2361 <= ((patternId_val_load_read_read_fu_734_p2 = ap_const_lv8_5) and (colorFormatLocal_read_read_fu_710_p2 = ap_const_lv8_1) and (icmp_ln565_fu_1988_p2 = ap_const_lv1_0));
    end process;


    ap_condition_2384_assign_proc : process(icmp_ln565_fu_1988_p2, colorFormatLocal_read_read_fu_710_p2, patternId_val_load_read_read_fu_734_p2)
    begin
                ap_condition_2384 <= ((patternId_val_load_read_read_fu_734_p2 = ap_const_lv8_4) and (colorFormatLocal_read_read_fu_710_p2 = ap_const_lv8_1) and (icmp_ln565_fu_1988_p2 = ap_const_lv1_0));
    end process;


    ap_condition_2513_assign_proc : process(patternId_val_load, colorFormatLocal_read_reg_4904, icmp_ln565_reg_5034_pp0_iter2_reg, or_ln1494_fu_2605_p2)
    begin
                ap_condition_2513 <= ((colorFormatLocal_read_reg_4904 = ap_const_lv8_0) and (patternId_val_load = ap_const_lv8_C) and (or_ln1494_fu_2605_p2 = ap_const_lv1_1) and (icmp_ln565_reg_5034_pp0_iter2_reg = ap_const_lv1_0));
    end process;


    ap_condition_2515_assign_proc : process(patternId_val_load, colorFormatLocal_read_reg_4904, icmp_ln565_reg_5034_pp0_iter2_reg, or_ln1494_fu_2605_p2)
    begin
                ap_condition_2515 <= ((colorFormatLocal_read_reg_4904 = ap_const_lv8_0) and (patternId_val_load = ap_const_lv8_C) and (or_ln1494_fu_2605_p2 = ap_const_lv1_0) and (icmp_ln565_reg_5034_pp0_iter2_reg = ap_const_lv1_0));
    end process;


    ap_condition_2541_assign_proc : process(icmp_ln565_fu_1988_p2, colorFormatLocal_read_read_fu_710_p2, patternId_val_load_read_read_fu_734_p2)
    begin
                ap_condition_2541 <= ((patternId_val_load_read_read_fu_734_p2 = ap_const_lv8_8) and (colorFormatLocal_read_read_fu_710_p2 = ap_const_lv8_0) and (icmp_ln565_fu_1988_p2 = ap_const_lv1_0));
    end process;


    ap_condition_2543_assign_proc : process(icmp_ln565_fu_1988_p2, colorFormatLocal_read_read_fu_710_p2, patternId_val_load_read_read_fu_734_p2)
    begin
                ap_condition_2543 <= ((patternId_val_load_read_read_fu_734_p2 = ap_const_lv8_7) and (colorFormatLocal_read_read_fu_710_p2 = ap_const_lv8_0) and (icmp_ln565_fu_1988_p2 = ap_const_lv1_0));
    end process;


    ap_condition_2545_assign_proc : process(icmp_ln565_fu_1988_p2, colorFormatLocal_read_read_fu_710_p2, patternId_val_load_read_read_fu_734_p2)
    begin
                ap_condition_2545 <= ((patternId_val_load_read_read_fu_734_p2 = ap_const_lv8_6) and (colorFormatLocal_read_read_fu_710_p2 = ap_const_lv8_0) and (icmp_ln565_fu_1988_p2 = ap_const_lv1_0));
    end process;


    ap_condition_2547_assign_proc : process(icmp_ln565_fu_1988_p2, colorFormatLocal_read_read_fu_710_p2, patternId_val_load_read_read_fu_734_p2)
    begin
                ap_condition_2547 <= ((patternId_val_load_read_read_fu_734_p2 = ap_const_lv8_5) and (colorFormatLocal_read_read_fu_710_p2 = ap_const_lv8_0) and (icmp_ln565_fu_1988_p2 = ap_const_lv1_0));
    end process;


    ap_condition_2549_assign_proc : process(icmp_ln565_fu_1988_p2, colorFormatLocal_read_read_fu_710_p2, patternId_val_load_read_read_fu_734_p2)
    begin
                ap_condition_2549 <= ((patternId_val_load_read_read_fu_734_p2 = ap_const_lv8_4) and (colorFormatLocal_read_read_fu_710_p2 = ap_const_lv8_0) and (icmp_ln565_fu_1988_p2 = ap_const_lv1_0));
    end process;


    ap_condition_5468_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln565_reg_5034, ap_block_pp0_stage0_11001, patternId_val_load_read_reg_4915)
    begin
                ap_condition_5468 <= ((icmp_ln565_reg_5034 = ap_const_lv1_0) and (patternId_val_load_read_reg_4915 = ap_const_lv8_F) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_condition_5477_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln565_reg_5034, ap_block_pp0_stage0_11001, patternId_val_load_read_reg_4915)
    begin
                ap_condition_5477 <= ((icmp_ln565_reg_5034 = ap_const_lv1_0) and (patternId_val_load_read_reg_4915 = ap_const_lv8_9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_condition_5503_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln565_reg_5034, ap_block_pp0_stage0_11001, patternId_val_load_read_reg_4915)
    begin
                ap_condition_5503 <= ((icmp_ln565_reg_5034 = ap_const_lv1_0) and (patternId_val_load_read_reg_4915 = ap_const_lv8_13) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_condition_5510_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln565_reg_5034, ap_block_pp0_stage0_11001, patternId_val_load_read_reg_4915)
    begin
                ap_condition_5510 <= ((icmp_ln565_reg_5034 = ap_const_lv1_0) and (patternId_val_load_read_reg_4915 = ap_const_lv8_B) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_condition_5525_assign_proc : process(icmp_ln1072_reg_5043, icmp_ln1381_reg_5105, and_ln1386_fu_2410_p2)
    begin
                ap_condition_5525 <= ((ap_const_lv1_0 = and_ln1386_fu_2410_p2) and (icmp_ln1381_reg_5105 = ap_const_lv1_0) and (icmp_ln1072_reg_5043 = ap_const_lv1_1));
    end process;


    ap_condition_5530_assign_proc : process(icmp_ln1072_reg_5043, icmp_ln1746_reg_5083, and_ln1751_fu_2193_p2)
    begin
                ap_condition_5530 <= ((ap_const_lv1_0 = and_ln1751_fu_2193_p2) and (icmp_ln1746_reg_5083 = ap_const_lv1_0) and (icmp_ln1072_reg_5043 = ap_const_lv1_1));
    end process;


    ap_condition_5535_assign_proc : process(icmp_ln1072_reg_5043, icmp_ln1563_reg_5093, and_ln1568_fu_2283_p2)
    begin
                ap_condition_5535 <= ((ap_const_lv1_0 = and_ln1568_fu_2283_p2) and (icmp_ln1563_reg_5093 = ap_const_lv1_0) and (icmp_ln1072_reg_5043 = ap_const_lv1_1));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln565_fu_1988_p2)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln565_fu_1988_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_exit_pp0_iter20_stage0_assign_proc : process(ap_enable_reg_pp0_iter20, ap_block_pp0_stage0_subdone, icmp_ln565_reg_5034_pp0_iter19_reg)
    begin
        if (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (icmp_ln565_reg_5034_pp0_iter19_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_condition_exit_pp0_iter20_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter20_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_loop_exit_ready_pp0_iter20_reg, ap_done_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter20_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, ap_enable_reg_pp0_iter19, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21)
    begin
        if (((ap_enable_reg_pp0_iter21 = ap_const_logic_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_0) and (ap_enable_reg_pp0_iter19 = ap_const_logic_0) and (ap_enable_reg_pp0_iter18 = ap_const_logic_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_0) and (ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) 
    and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_phi_mux_outpix_33_phi_fu_1731_p74_assign_proc : process(patternId_val_load, patternId_val_load_read_reg_4915, colorFormatLocal_read_reg_4904, icmp_ln565_reg_5034_pp0_iter19_reg, outpix_50_reg_5053_pp0_iter19_reg, ap_phi_reg_pp0_iter20_outpix_33_reg_1726, outpix_62_fu_4567_p3, zext_ln1359_fu_4615_p1, outpix_3_fu_554)
    begin
        if (((patternId_val_load = ap_const_lv8_A) and (icmp_ln565_reg_5034_pp0_iter19_reg = ap_const_lv1_0))) then 
            ap_phi_mux_outpix_33_phi_fu_1731_p74 <= zext_ln1359_fu_4615_p1;
        elsif (((not((colorFormatLocal_read_reg_4904 = ap_const_lv8_1)) and not((colorFormatLocal_read_reg_4904 = ap_const_lv8_0)) and (patternId_val_load = ap_const_lv8_D) and (outpix_50_reg_5053_pp0_iter19_reg = ap_const_lv1_1) and (icmp_ln565_reg_5034_pp0_iter19_reg = ap_const_lv1_0)) or ((colorFormatLocal_read_reg_4904 = ap_const_lv8_1) and (patternId_val_load = ap_const_lv8_D) and (icmp_ln565_reg_5034_pp0_iter19_reg = ap_const_lv1_0)) or (not((colorFormatLocal_read_reg_4904 = ap_const_lv8_0)) and (patternId_val_load = ap_const_lv8_D) and (outpix_50_reg_5053_pp0_iter19_reg = ap_const_lv1_0) and (icmp_ln565_reg_5034_pp0_iter19_reg = ap_const_lv1_0)) or ((colorFormatLocal_read_reg_4904 = ap_const_lv8_0) and (patternId_val_load = ap_const_lv8_D) and (icmp_ln565_reg_5034_pp0_iter19_reg = ap_const_lv1_0)))) then 
            ap_phi_mux_outpix_33_phi_fu_1731_p74 <= outpix_62_fu_4567_p3;
        elsif ((not((patternId_val_load_read_reg_4915 = ap_const_lv8_9)) and not((patternId_val_load_read_reg_4915 = ap_const_lv8_B)) and not((patternId_val_load_read_reg_4915 = ap_const_lv8_F)) and not((patternId_val_load_read_reg_4915 = ap_const_lv8_4)) and not((patternId_val_load_read_reg_4915 = ap_const_lv8_5)) and not((patternId_val_load_read_reg_4915 = ap_const_lv8_6)) and not((patternId_val_load_read_reg_4915 = ap_const_lv8_7)) and not((patternId_val_load_read_reg_4915 = ap_const_lv8_8)) and not((patternId_val_load = ap_const_lv8_C)) and not((patternId_val_load_read_reg_4915 = ap_const_lv8_13)) and not((patternId_val_load_read_reg_4915 = ap_const_lv8_12)) and not((patternId_val_load_read_reg_4915 = ap_const_lv8_11)) and not((patternId_val_load_read_reg_4915 = ap_const_lv8_10)) and not((patternId_val_load_read_reg_4915 = ap_const_lv8_E)) and not((patternId_val_load = ap_const_lv8_D)) and not((patternId_val_load_read_reg_4915 = ap_const_lv8_3)) and not((patternId_val_load_read_reg_4915 = ap_const_lv8_2)) and not((patternId_val_load_read_reg_4915 
    = ap_const_lv8_1)) and not((patternId_val_load_read_reg_4915 = ap_const_lv8_0)) and not((patternId_val_load = ap_const_lv8_A)) and (icmp_ln565_reg_5034_pp0_iter19_reg = ap_const_lv1_0))) then 
            ap_phi_mux_outpix_33_phi_fu_1731_p74 <= outpix_3_fu_554;
        else 
            ap_phi_mux_outpix_33_phi_fu_1731_p74 <= ap_phi_reg_pp0_iter20_outpix_33_reg_1726;
        end if; 
    end process;


    ap_phi_mux_outpix_34_phi_fu_1643_p74_assign_proc : process(patternId_val_load, patternId_val_load_read_reg_4915, colorFormatLocal_read_reg_4904, icmp_ln565_reg_5034_pp0_iter19_reg, outpix_50_reg_5053_pp0_iter19_reg, outpix_61_reg_5814, outpix_54_fu_4620_p3, ap_phi_reg_pp0_iter20_outpix_34_reg_1638, g_2_fu_4577_p3, outpix_4_fu_558)
    begin
        if (((patternId_val_load = ap_const_lv8_A) and (icmp_ln565_reg_5034_pp0_iter19_reg = ap_const_lv1_0))) then 
            ap_phi_mux_outpix_34_phi_fu_1643_p74 <= outpix_54_fu_4620_p3;
        elsif ((((colorFormatLocal_read_reg_4904 = ap_const_lv8_1) and (patternId_val_load = ap_const_lv8_D) and (icmp_ln565_reg_5034_pp0_iter19_reg = ap_const_lv1_0)) or (not((colorFormatLocal_read_reg_4904 = ap_const_lv8_0)) and (patternId_val_load = ap_const_lv8_D) and (outpix_50_reg_5053_pp0_iter19_reg = ap_const_lv1_0) and (icmp_ln565_reg_5034_pp0_iter19_reg = ap_const_lv1_0)) or ((colorFormatLocal_read_reg_4904 = ap_const_lv8_0) and (patternId_val_load = ap_const_lv8_D) and (icmp_ln565_reg_5034_pp0_iter19_reg = ap_const_lv1_0)))) then 
            ap_phi_mux_outpix_34_phi_fu_1643_p74 <= g_2_fu_4577_p3;
        elsif ((not((colorFormatLocal_read_reg_4904 = ap_const_lv8_1)) and not((colorFormatLocal_read_reg_4904 = ap_const_lv8_0)) and (patternId_val_load = ap_const_lv8_D) and (outpix_50_reg_5053_pp0_iter19_reg = ap_const_lv1_1) and (icmp_ln565_reg_5034_pp0_iter19_reg = ap_const_lv1_0))) then 
            ap_phi_mux_outpix_34_phi_fu_1643_p74 <= outpix_61_reg_5814;
        elsif ((not((patternId_val_load_read_reg_4915 = ap_const_lv8_9)) and not((patternId_val_load_read_reg_4915 = ap_const_lv8_B)) and not((patternId_val_load_read_reg_4915 = ap_const_lv8_F)) and not((patternId_val_load_read_reg_4915 = ap_const_lv8_4)) and not((patternId_val_load_read_reg_4915 = ap_const_lv8_5)) and not((patternId_val_load_read_reg_4915 = ap_const_lv8_6)) and not((patternId_val_load_read_reg_4915 = ap_const_lv8_7)) and not((patternId_val_load_read_reg_4915 = ap_const_lv8_8)) and not((patternId_val_load = ap_const_lv8_C)) and not((patternId_val_load_read_reg_4915 = ap_const_lv8_13)) and not((patternId_val_load_read_reg_4915 = ap_const_lv8_12)) and not((patternId_val_load_read_reg_4915 = ap_const_lv8_11)) and not((patternId_val_load_read_reg_4915 = ap_const_lv8_10)) and not((patternId_val_load_read_reg_4915 = ap_const_lv8_E)) and not((patternId_val_load = ap_const_lv8_D)) and not((patternId_val_load_read_reg_4915 = ap_const_lv8_3)) and not((patternId_val_load_read_reg_4915 = ap_const_lv8_2)) and not((patternId_val_load_read_reg_4915 
    = ap_const_lv8_1)) and not((patternId_val_load_read_reg_4915 = ap_const_lv8_0)) and not((patternId_val_load = ap_const_lv8_A)) and (icmp_ln565_reg_5034_pp0_iter19_reg = ap_const_lv1_0))) then 
            ap_phi_mux_outpix_34_phi_fu_1643_p74 <= outpix_4_fu_558;
        else 
            ap_phi_mux_outpix_34_phi_fu_1643_p74 <= ap_phi_reg_pp0_iter20_outpix_34_reg_1638;
        end if; 
    end process;


    ap_phi_mux_outpix_35_phi_fu_1562_p74_assign_proc : process(patternId_val_load, patternId_val_load_read_reg_4915, colorFormatLocal_read_reg_4904, icmp_ln565_reg_5034_pp0_iter19_reg, outpix_50_reg_5053_pp0_iter19_reg, outpix_61_reg_5814, ap_phi_reg_pp0_iter20_outpix_35_reg_1559, outpix_54_fu_4620_p3, outpix_5_fu_562)
    begin
        if (((patternId_val_load = ap_const_lv8_A) and (icmp_ln565_reg_5034_pp0_iter19_reg = ap_const_lv1_0))) then 
            ap_phi_mux_outpix_35_phi_fu_1562_p74 <= outpix_54_fu_4620_p3;
        elsif (((not((colorFormatLocal_read_reg_4904 = ap_const_lv8_1)) and not((colorFormatLocal_read_reg_4904 = ap_const_lv8_0)) and (patternId_val_load = ap_const_lv8_D) and (outpix_50_reg_5053_pp0_iter19_reg = ap_const_lv1_1) and (icmp_ln565_reg_5034_pp0_iter19_reg = ap_const_lv1_0)) or ((colorFormatLocal_read_reg_4904 = ap_const_lv8_1) and (patternId_val_load = ap_const_lv8_D) and (icmp_ln565_reg_5034_pp0_iter19_reg = ap_const_lv1_0)) or (not((colorFormatLocal_read_reg_4904 = ap_const_lv8_0)) and (patternId_val_load = ap_const_lv8_D) and (outpix_50_reg_5053_pp0_iter19_reg = ap_const_lv1_0) and (icmp_ln565_reg_5034_pp0_iter19_reg = ap_const_lv1_0)) or ((colorFormatLocal_read_reg_4904 = ap_const_lv8_0) and (patternId_val_load = ap_const_lv8_D) and (icmp_ln565_reg_5034_pp0_iter19_reg = ap_const_lv1_0)))) then 
            ap_phi_mux_outpix_35_phi_fu_1562_p74 <= outpix_61_reg_5814;
        elsif ((not((patternId_val_load_read_reg_4915 = ap_const_lv8_9)) and not((patternId_val_load_read_reg_4915 = ap_const_lv8_B)) and not((patternId_val_load_read_reg_4915 = ap_const_lv8_F)) and not((patternId_val_load_read_reg_4915 = ap_const_lv8_4)) and not((patternId_val_load_read_reg_4915 = ap_const_lv8_5)) and not((patternId_val_load_read_reg_4915 = ap_const_lv8_6)) and not((patternId_val_load_read_reg_4915 = ap_const_lv8_7)) and not((patternId_val_load_read_reg_4915 = ap_const_lv8_8)) and not((patternId_val_load = ap_const_lv8_C)) and not((patternId_val_load_read_reg_4915 = ap_const_lv8_13)) and not((patternId_val_load_read_reg_4915 = ap_const_lv8_12)) and not((patternId_val_load_read_reg_4915 = ap_const_lv8_11)) and not((patternId_val_load_read_reg_4915 = ap_const_lv8_10)) and not((patternId_val_load_read_reg_4915 = ap_const_lv8_E)) and not((patternId_val_load = ap_const_lv8_D)) and not((patternId_val_load_read_reg_4915 = ap_const_lv8_3)) and not((patternId_val_load_read_reg_4915 = ap_const_lv8_2)) and not((patternId_val_load_read_reg_4915 
    = ap_const_lv8_1)) and not((patternId_val_load_read_reg_4915 = ap_const_lv8_0)) and not((patternId_val_load = ap_const_lv8_A)) and (icmp_ln565_reg_5034_pp0_iter19_reg = ap_const_lv1_0))) then 
            ap_phi_mux_outpix_35_phi_fu_1562_p74 <= outpix_5_fu_562;
        else 
            ap_phi_mux_outpix_35_phi_fu_1562_p74 <= ap_phi_reg_pp0_iter20_outpix_35_reg_1559;
        end if; 
    end process;


    ap_phi_mux_outpix_39_phi_fu_1840_p4_assign_proc : process(cmp8_reg_5030, icmp_ln565_reg_5034_pp0_iter19_reg, ap_phi_mux_outpix_33_phi_fu_1731_p74, outpix_58_fu_4643_p3, ap_phi_reg_pp0_iter20_outpix_39_reg_1837)
    begin
        if ((icmp_ln565_reg_5034_pp0_iter19_reg = ap_const_lv1_0)) then
            if ((cmp8_reg_5030 = ap_const_lv1_0)) then 
                ap_phi_mux_outpix_39_phi_fu_1840_p4 <= ap_phi_mux_outpix_33_phi_fu_1731_p74;
            elsif ((cmp8_reg_5030 = ap_const_lv1_1)) then 
                ap_phi_mux_outpix_39_phi_fu_1840_p4 <= outpix_58_fu_4643_p3;
            else 
                ap_phi_mux_outpix_39_phi_fu_1840_p4 <= ap_phi_reg_pp0_iter20_outpix_39_reg_1837;
            end if;
        else 
            ap_phi_mux_outpix_39_phi_fu_1840_p4 <= ap_phi_reg_pp0_iter20_outpix_39_reg_1837;
        end if; 
    end process;


    ap_phi_mux_outpix_40_phi_fu_1829_p4_assign_proc : process(cmp8_reg_5030, icmp_ln565_reg_5034_pp0_iter19_reg, ap_phi_mux_outpix_34_phi_fu_1643_p74, outpix_59_fu_4636_p3, ap_phi_reg_pp0_iter20_outpix_40_reg_1826)
    begin
        if ((icmp_ln565_reg_5034_pp0_iter19_reg = ap_const_lv1_0)) then
            if ((cmp8_reg_5030 = ap_const_lv1_0)) then 
                ap_phi_mux_outpix_40_phi_fu_1829_p4 <= ap_phi_mux_outpix_34_phi_fu_1643_p74;
            elsif ((cmp8_reg_5030 = ap_const_lv1_1)) then 
                ap_phi_mux_outpix_40_phi_fu_1829_p4 <= outpix_59_fu_4636_p3;
            else 
                ap_phi_mux_outpix_40_phi_fu_1829_p4 <= ap_phi_reg_pp0_iter20_outpix_40_reg_1826;
            end if;
        else 
            ap_phi_mux_outpix_40_phi_fu_1829_p4 <= ap_phi_reg_pp0_iter20_outpix_40_reg_1826;
        end if; 
    end process;


    ap_phi_mux_outpix_41_phi_fu_1818_p4_assign_proc : process(cmp8_reg_5030, icmp_ln565_reg_5034_pp0_iter19_reg, ap_phi_mux_outpix_35_phi_fu_1562_p74, outpix_60_fu_4629_p3, ap_phi_reg_pp0_iter20_outpix_41_reg_1815)
    begin
        if ((icmp_ln565_reg_5034_pp0_iter19_reg = ap_const_lv1_0)) then
            if ((cmp8_reg_5030 = ap_const_lv1_0)) then 
                ap_phi_mux_outpix_41_phi_fu_1818_p4 <= ap_phi_mux_outpix_35_phi_fu_1562_p74;
            elsif ((cmp8_reg_5030 = ap_const_lv1_1)) then 
                ap_phi_mux_outpix_41_phi_fu_1818_p4 <= outpix_60_fu_4629_p3;
            else 
                ap_phi_mux_outpix_41_phi_fu_1818_p4 <= ap_phi_reg_pp0_iter20_outpix_41_reg_1815;
            end if;
        else 
            ap_phi_mux_outpix_41_phi_fu_1818_p4 <= ap_phi_reg_pp0_iter20_outpix_41_reg_1815;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_hHatch_reg_1460 <= "X";
    ap_phi_reg_pp0_iter0_outpix_33_reg_1726 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_outpix_34_reg_1638 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_outpix_35_reg_1559 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_phi_ln1144_reg_1548 <= "XX";
    ap_phi_reg_pp0_iter0_phi_ln1165_reg_1537 <= "XX";
    ap_phi_reg_pp0_iter0_phi_ln1186_reg_1526 <= "XX";
    ap_phi_reg_pp0_iter0_phi_ln1207_reg_1515 <= "XX";
    ap_phi_reg_pp0_iter0_phi_ln1228_reg_1504 <= "XX";
    ap_phi_reg_pp0_iter0_phi_ln1504_reg_1493 <= "XX";
    ap_phi_reg_pp0_iter0_phi_ln1519_reg_1482 <= "XX";
    ap_phi_reg_pp0_iter20_outpix_39_reg_1837 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter20_outpix_40_reg_1826 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter20_outpix_41_reg_1815 <= "XXXXXXXXXX";

    ap_predicate_op205_call_state2_assign_proc : process(icmp_ln565_reg_5034, patternId_val_load)
    begin
                ap_predicate_op205_call_state2 <= ((icmp_ln565_reg_5034 = ap_const_lv1_0) and (patternId_val_load = ap_const_lv8_C));
    end process;


    ap_predicate_op205_call_state2_state1_assign_proc : process(icmp_ln565_fu_1988_p2, patternId_val_load)
    begin
                ap_predicate_op205_call_state2_state1 <= ((patternId_val_load = ap_const_lv8_C) and (icmp_ln565_fu_1988_p2 = ap_const_lv1_0));
    end process;


    ap_predicate_op290_call_state4_assign_proc : process(patternId_val_load, icmp_ln565_reg_5034_pp0_iter2_reg)
    begin
                ap_predicate_op290_call_state4 <= ((patternId_val_load = ap_const_lv8_A) and (icmp_ln565_reg_5034_pp0_iter2_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op290_call_state4_state3_assign_proc : process(patternId_val_load, icmp_ln565_reg_5034_pp0_iter1_reg)
    begin
                ap_predicate_op290_call_state4_state3 <= ((patternId_val_load = ap_const_lv8_A) and (icmp_ln565_reg_5034_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op689_read_state19_assign_proc : process(icmp_ln565_reg_5034_pp0_iter17_reg, cmp8_reg_5030)
    begin
                ap_predicate_op689_read_state19 <= ((icmp_ln565_reg_5034_pp0_iter17_reg = ap_const_lv1_0) and (cmp8_reg_5030 = ap_const_lv1_1));
    end process;

    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_x_4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, x_fu_538)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_x_4 <= ap_const_lv16_0;
        else 
            ap_sig_allocacmp_x_4 <= x_fu_538;
        end if; 
    end process;

    b_1_fu_4419_p3 <= 
        trunc_ln1307_fu_4415_p1 when (icmp_ln1307_1_fu_4409_p2(0) = '1') else 
        ap_const_lv10_0;
    b_fu_2970_p3 <= 
        ap_const_lv11_3FF when (icmp_ln1289_fu_2964_p2(0) = '1') else 
        trunc_ln1289_1_fu_2950_p1;
    barWidth_cast_cast_fu_1887_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(barWidth_cast),12));

    bckgndYUV_blk_n_assign_proc : process(ap_enable_reg_pp0_iter21, bckgndYUV_full_n, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            bckgndYUV_blk_n <= bckgndYUV_full_n;
        else 
            bckgndYUV_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    bckgndYUV_din <= ((outpix_41_reg_1815 & outpix_40_reg_1826) & outpix_39_reg_1837);

    bckgndYUV_write_assign_proc : process(ap_enable_reg_pp0_iter21, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            bckgndYUV_write <= ap_const_logic_1;
        else 
            bckgndYUV_write <= ap_const_logic_0;
        end if; 
    end process;

    blkYuv_1_address0 <= zext_ln1519_fu_3548_p1(2 - 1 downto 0);

    blkYuv_1_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            blkYuv_1_ce0_local <= ap_const_logic_1;
        else 
            blkYuv_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    blkYuv_address0 <= zext_ln1207_fu_3587_p1(2 - 1 downto 0);

    blkYuv_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            blkYuv_ce0_local <= ap_const_logic_1;
        else 
            blkYuv_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    bluYuv_address0 <= zext_ln1186_fu_3592_p1(2 - 1 downto 0);

    bluYuv_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            bluYuv_ce0_local <= ap_const_logic_1;
        else 
            bluYuv_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    cmp121_i_fu_1911_p2 <= "1" when (dpYUVCoef = ap_const_lv8_0) else "0";
    cmp2_i327_fu_1917_p2 <= "1" when (colorFormatLocal = ap_const_lv8_0) else "0";
    cmp54_i_fu_1923_p2 <= "1" when (dpDynamicRange = ap_const_lv8_0) else "0";
    cmp8_fu_1939_p2 <= "0" when (enableInput_val_load = ap_const_lv8_0) else "1";
    cmp_i371_fu_1933_p2 <= "1" when (y = ap_const_lv16_0) else "0";
    colorFormatLocal_read_read_fu_710_p2 <= colorFormatLocal;
    colorFormatLocal_read_reg_4904 <= colorFormatLocal;
    colorSel_cast_fu_1929_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(colorSel),16));
    conv2_i_i10_i285_cast_cast_cast_cast_cast_cast_fu_1899_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(conv2_i_i10_i285_cast_cast_cast_cast_cast_fu_1895_p1),10));
        conv2_i_i10_i285_cast_cast_cast_cast_cast_fu_1895_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(conv2_i_i10_i285_cast_cast_cast_cast),7));

    conv2_i_i_i271_cast_cast_cast_fu_1907_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(conv2_i_i_i271_cast_cast),10));
        conv2_i_i_i_cast_cast_cast_fu_1903_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(conv2_i_i_i_cast_cast),10));

    empty_123_fu_3348_p1 <= vBarSel_2_loc_1_out_i(1 - 1 downto 0);
    g_1_fu_4560_p3 <= 
        trunc_ln1306_fu_4557_p1 when (icmp_ln1306_1_reg_5809(0) = '1') else 
        ap_const_lv10_0;
    g_2_fu_4577_p3 <= 
        trunc_ln1284_fu_4538_p1 when (cmp2_i327_reg_4998(0) = '1') else 
        g_1_fu_4560_p3;
    g_fu_3211_p3 <= 
        ap_const_lv11_3FF when (icmp_ln1285_fu_3205_p2(0) = '1') else 
        trunc_ln1285_1_fu_3191_p1;
    grnYuv_address0 <= zext_ln1165_fu_3597_p1(2 - 1 downto 0);

    grnYuv_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grnYuv_ce0_local <= ap_const_logic_1;
        else 
            grnYuv_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1848_p3 <= 
        ap_const_lv2_2 when (outpix_50_reg_5053_pp0_iter15_reg(0) = '1') else 
        ap_const_lv2_1;
    grp_fu_1855_p2 <= "1" when (colorFormatLocal = ap_const_lv8_1) else "0";
    grp_fu_1860_p2 <= "0" when (colorFormatLocal = ap_const_lv8_0) else "1";

    grp_fu_2064_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_2064_ce <= ap_const_logic_1;
        else 
            grp_fu_2064_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2064_p1 <= ap_const_lv11_3(3 - 1 downto 0);

    grp_fu_2070_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_2070_ce <= ap_const_logic_1;
        else 
            grp_fu_2070_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2070_p0 <= std_logic_vector(unsigned(trunc_ln565_11_fu_2018_p1) + unsigned(ap_const_lv11_2AA));
    grp_fu_2070_p1 <= ap_const_lv11_3(3 - 1 downto 0);

    grp_fu_2076_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_2076_ce <= ap_const_logic_1;
        else 
            grp_fu_2076_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2076_p0 <= std_logic_vector(unsigned(trunc_ln565_11_fu_2018_p1) + unsigned(ap_const_lv11_554));
    grp_fu_2076_p1 <= ap_const_lv11_3(3 - 1 downto 0);

    grp_fu_2715_ce_assign_proc : process(ap_block_pp0_stage0_11001)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
            grp_fu_2715_ce <= ap_const_logic_1;
        else 
            grp_fu_2715_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2715_p0 <= grp_fu_2715_p00(11 - 1 downto 0);
    grp_fu_2715_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln565_11_reg_5065_pp0_iter11_reg),23));
    grp_fu_2715_p1 <= ap_const_lv23_AAB(13 - 1 downto 0);

    grp_fu_2724_ce_assign_proc : process(ap_block_pp0_stage0_11001)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
            grp_fu_2724_ce <= ap_const_logic_1;
        else 
            grp_fu_2724_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2724_p0 <= grp_fu_2724_p00(11 - 1 downto 0);
    grp_fu_2724_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln552_1_reg_5077_pp0_iter11_reg),23));
    grp_fu_2724_p1 <= ap_const_lv23_AAB(13 - 1 downto 0);

    grp_fu_2733_ce_assign_proc : process(ap_block_pp0_stage0_11001)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
            grp_fu_2733_ce <= ap_const_logic_1;
        else 
            grp_fu_2733_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2733_p0 <= grp_fu_2733_p00(11 - 1 downto 0);
    grp_fu_2733_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln552_reg_5071_pp0_iter11_reg),23));
    grp_fu_2733_p1 <= ap_const_lv23_AAB(13 - 1 downto 0);

    grp_fu_3227_ce_assign_proc : process(ap_block_pp0_stage0_11001)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
            grp_fu_3227_ce <= ap_const_logic_1;
        else 
            grp_fu_3227_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3227_p0 <= zext_ln1302_1_fu_3223_p1(16 - 1 downto 0);
    grp_fu_3227_p1 <= ap_const_lv24_FFFF95(8 - 1 downto 0);

    grp_fu_3420_ce_assign_proc : process(ap_block_pp0_stage0_11001)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
            grp_fu_3420_ce <= ap_const_logic_1;
        else 
            grp_fu_3420_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3420_p1 <= ap_const_lv28_DD(9 - 1 downto 0);

    grp_fu_4706_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_4706_ce <= ap_const_logic_1;
        else 
            grp_fu_4706_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4706_p0 <= zext_ln1347_fu_2000_p1(16 - 1 downto 0);
    grp_fu_4706_p1 <= ap_const_lv17_1FFFF(1 - 1 downto 0);
    grp_fu_4706_p2 <= zext_ln1347_fu_2000_p1(16 - 1 downto 0);

    grp_fu_4715_ce_assign_proc : process(ap_block_pp0_stage0_11001)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
            grp_fu_4715_ce <= ap_const_logic_1;
        else 
            grp_fu_4715_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4715_p2 <= std_logic_vector(unsigned(phi_mul_fu_534) + unsigned(zonePlateVAddr_loc_1_out_i));

    grp_fu_4723_ce_assign_proc : process(ap_block_pp0_stage0_11001)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
            grp_fu_4723_ce <= ap_const_logic_1;
        else 
            grp_fu_4723_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4723_p0 <= zext_ln1302_fu_2982_p1(16 - 1 downto 0);
    grp_fu_4723_p1 <= ap_const_lv23_4D(7 - 1 downto 0);
    grp_fu_4723_p2 <= ap_const_lv23_4080(15 - 1 downto 0);

    grp_fu_4732_ce_assign_proc : process(ap_block_pp0_stage0_11001)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
            grp_fu_4732_ce <= ap_const_logic_1;
        else 
            grp_fu_4732_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4732_p0 <= zext_ln1302_fu_2982_p1(16 - 1 downto 0);
    grp_fu_4732_p1 <= ap_const_lv23_7FFFD5(7 - 1 downto 0);
    grp_fu_4732_p2 <= ap_const_lv23_20080(18 - 1 downto 0);

    grp_fu_4741_ce_assign_proc : process(ap_block_pp0_stage0_11001)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
            grp_fu_4741_ce <= ap_const_logic_1;
        else 
            grp_fu_4741_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4741_p0 <= grp_fu_4741_p00(16 - 1 downto 0);
    grp_fu_4741_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln1302_2_fu_2986_p1),22));
    grp_fu_4741_p1 <= ap_const_lv22_3FFFEB(6 - 1 downto 0);

    grp_fu_4750_ce_assign_proc : process(ap_block_pp0_stage0_11001)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
            grp_fu_4750_ce <= ap_const_logic_1;
        else 
            grp_fu_4750_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4750_p0 <= zext_ln1302_1_fu_3223_p1(16 - 1 downto 0);
    grp_fu_4750_p1 <= ap_const_lv24_96(8 - 1 downto 0);
    grp_fu_4750_p2 <= grp_fu_4750_p20(23 - 1 downto 0);
    grp_fu_4750_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_4723_p3),24));

    grp_fu_4759_ce_assign_proc : process(ap_block_pp0_stage0_11001)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
            grp_fu_4759_ce <= ap_const_logic_1;
        else 
            grp_fu_4759_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4759_p0 <= zext_ln1302_1_fu_3223_p1(16 - 1 downto 0);
    grp_fu_4759_p1 <= ap_const_lv24_FFFFAB(8 - 1 downto 0);

    grp_fu_4768_ce_assign_proc : process(ap_block_pp0_stage0_11001)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
            grp_fu_4768_ce <= ap_const_logic_1;
        else 
            grp_fu_4768_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4768_p0 <= grp_fu_4768_p00(16 - 1 downto 0);
    grp_fu_4768_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln1302_2_reg_5275_pp0_iter15_reg),21));
    grp_fu_4768_p1 <= ap_const_lv21_1D(5 - 1 downto 0);
    grp_fu_4768_p2 <= grp_fu_4768_p20(24 - 1 downto 0);
    grp_fu_4768_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_4750_p3),25));

    grp_reg_ap_uint_10_s_fu_2350_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp205)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp205))) then 
            grp_reg_ap_uint_10_s_fu_2350_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_ap_uint_10_s_fu_2350_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_reg_ap_uint_10_s_fu_2350_ap_start <= grp_reg_ap_uint_10_s_fu_2350_ap_start_reg;

    grp_reg_int_s_fu_2620_ap_ce_assign_proc : process(ap_block_pp0_stage0_11001_ignoreCallOp290)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp290)) then 
            grp_reg_int_s_fu_2620_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_int_s_fu_2620_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_reg_int_s_fu_2620_ap_start <= grp_reg_int_s_fu_2620_ap_start_reg;
    grp_reg_int_s_fu_2620_d <= grp_fu_4706_p3(16 downto 1);
    hdata_flag_1_out <= hdata_flag_1_fu_546;

    hdata_flag_1_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, icmp_ln565_reg_5034_pp0_iter19_reg, ap_loop_exit_ready_pp0_iter20_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter20_reg = ap_const_logic_1) and (icmp_ln565_reg_5034_pp0_iter19_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then 
            hdata_flag_1_out_ap_vld <= ap_const_logic_1;
        else 
            hdata_flag_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    hdata_loc_1_out_o_assign_proc : process(ap_enable_reg_pp0_iter19, hdata_loc_1_out_i, ap_block_pp0_stage0, ap_predicate_pred2507_state20, zext_ln552_1_fu_4346_p1)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2507_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            hdata_loc_1_out_o <= zext_ln552_1_fu_4346_p1;
        else 
            hdata_loc_1_out_o <= hdata_loc_1_out_i;
        end if; 
    end process;


    hdata_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001, ap_predicate_pred2507_state20)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2507_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            hdata_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            hdata_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hdata_new_1_out <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1545_fu_4340_p2),16));

    hdata_new_1_out_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001, ap_predicate_pred2507_state20)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2507_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            hdata_new_1_out_ap_vld <= ap_const_logic_1;
        else 
            hdata_new_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln1072_fu_2004_p2 <= "1" when (ap_sig_allocacmp_x_4 = ap_const_lv16_0) else "0";
    icmp_ln1095_fu_2130_p2 <= "1" when (or_ln1095_fu_2124_p2 = ap_const_lv16_0) else "0";
    icmp_ln1250_fu_2491_p2 <= "1" when (unsigned(add_ln1250_fu_2485_p2) < unsigned(barWidth_cast_cast_reg_4966)) else "0";
    icmp_ln1281_fu_2854_p2 <= "1" when (tmp_17_fu_2844_p4 = ap_const_lv2_1) else "0";
    icmp_ln1285_fu_3205_p2 <= "1" when (tmp_19_fu_3195_p4 = ap_const_lv2_1) else "0";
    icmp_ln1289_fu_2964_p2 <= "1" when (tmp_24_fu_2954_p4 = ap_const_lv2_1) else "0";
    icmp_ln1305_fu_4379_p2 <= "0" when (tmp_25_fu_4370_p4 = ap_const_lv7_0) else "1";
    icmp_ln1306_1_fu_4397_p2 <= "1" when (signed(select_ln1306_fu_4390_p3) > signed(ap_const_lv17_0)) else "0";
    icmp_ln1306_fu_4385_p2 <= "1" when (signed(tmp_26_reg_5649) > signed(ap_const_lv7_0)) else "0";
    icmp_ln1307_1_fu_4409_p2 <= "1" when (signed(select_ln1307_fu_4403_p3) > signed(ap_const_lv17_0)) else "0";
    icmp_ln1307_fu_4046_p2 <= "1" when (signed(tmp_27_reg_5442) > signed(ap_const_lv7_0)) else "0";
    icmp_ln1330_fu_2112_p2 <= "1" when (or_ln1330_fu_2106_p2 = ap_const_lv16_0) else "0";
    icmp_ln1381_fu_2100_p2 <= "1" when (or_ln1381_fu_2094_p2 = ap_const_lv16_0) else "0";
    icmp_ln1386_fu_2405_p2 <= "1" when (signed(sub_i_i_i) > signed(zext_ln1386_fu_2401_p1)) else "0";
    icmp_ln1405_fu_2443_p2 <= "1" when (unsigned(tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign) < unsigned(barWidthMinSamples)) else "0";
    icmp_ln1454_fu_2363_p2 <= "1" when (sub_i_i_i = zext_ln1454_fu_2359_p1) else "0";
    icmp_ln1473_fu_2088_p2 <= "1" when (sub35_i = zext_ln1347_fu_2000_p1) else "0";
    icmp_ln1478_fu_2547_p2 <= "1" when (unsigned(tpgPatternCrossHatch_unsigned_short_unsigned_short_unsigned_short_unsigned_sh) < unsigned(grp_reg_ap_uint_10_s_fu_2350_ap_return)) else "0";
    icmp_ln1483_fu_2553_p2 <= "1" when (tpgPatternCrossHatch_unsigned_short_unsigned_short_unsigned_short_unsigned_sh = grp_reg_ap_uint_10_s_fu_2350_ap_return) else "0";
    icmp_ln1563_fu_2058_p2 <= "1" when (or_ln1563_fu_2052_p2 = ap_const_lv16_0) else "0";
    icmp_ln1568_fu_2278_p2 <= "1" when (signed(sub_i_i_i) > signed(zext_ln1568_fu_2274_p1)) else "0";
    icmp_ln1586_fu_2316_p2 <= "1" when (unsigned(tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_s) < unsigned(barWidthMinSamples)) else "0";
    icmp_ln1674_fu_2046_p2 <= "1" when (trunc_ln565_10_fu_2014_p1 = ap_const_lv8_0) else "0";
    icmp_ln1746_fu_2040_p2 <= "1" when (or_ln1746_fu_2034_p2 = ap_const_lv16_0) else "0";
    icmp_ln1751_fu_2187_p2 <= "0" when (yCount_1 = ap_const_lv6_3F) else "1";
    icmp_ln1768_fu_2230_p2 <= "1" when (unsigned(tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_s) < unsigned(ap_const_lv10_3F)) else "0";
    icmp_ln565_fu_1988_p2 <= "1" when (ap_sig_allocacmp_x_4 = loopWidth) else "0";
    icmp_ln736_1_fu_2148_p2 <= "1" when (unsigned(ap_sig_allocacmp_x_4) < unsigned(passthruEndX_val_load)) else "0";
    icmp_ln736_fu_2136_p2 <= "1" when (unsigned(ap_sig_allocacmp_x_4) < unsigned(passthruStartX_val_load)) else "0";
    lfsr_b_1_fu_3872_p3 <= (xor_ln1853_fu_3866_p2 & lshr_ln2_fu_3856_p4);
    lfsr_g_1_fu_3836_p3 <= (xor_ln1846_fu_3830_p2 & lshr_ln1_fu_3820_p4);
    lfsr_r_1_fu_4291_p3 <= (xor_ln1839_fu_4285_p2 & lshr_ln_fu_4275_p4);
    lshr_ln1_fu_3820_p4 <= gSerie(27 downto 1);
    lshr_ln2_fu_3856_p4 <= bSerie(27 downto 1);
    lshr_ln3_fu_2703_p1 <= grp_fu_4715_p3;
    lshr_ln_fu_4275_p4 <= rSerie(27 downto 1);
    or_ln1095_fu_2124_p2 <= (y or ap_sig_allocacmp_x_4);
    or_ln1330_fu_2106_p2 <= (y or ap_sig_allocacmp_x_4);
    or_ln1381_fu_2094_p2 <= (y or ap_sig_allocacmp_x_4);
    or_ln1415_fu_3406_p2 <= (trunc_ln1415_1_fu_3402_p1 or shl_ln3_fu_3390_p3);
    or_ln1494_fu_2605_p2 <= (vHatch or ap_phi_reg_pp0_iter3_hHatch_reg_1460);
    or_ln1563_fu_2052_p2 <= (y or ap_sig_allocacmp_x_4);
    or_ln1746_fu_2034_p2 <= (y or ap_sig_allocacmp_x_4);
    or_ln1778_fu_3333_p2 <= (trunc_ln1778_1_fu_3329_p1 or shl_ln4_fu_3317_p3);
    or_ln565_1_fu_4077_p2 <= (grp_fu_1855_p2 or and_ln565_1_fu_4071_p2);
    or_ln565_2_fu_3966_p2 <= (grp_fu_1855_p2 or and_ln565_2_fu_3960_p2);
    or_ln565_fu_4136_p2 <= (grp_fu_1855_p2 or and_ln565_fu_4130_p2);
    or_ln736_fu_2172_p2 <= (xor_ln736_fu_2166_p2 or rev304);
    outpix_19_fu_4483_p3 <= 
        rampStart_1 when (icmp_ln1072_reg_5043_pp0_iter18_reg(0) = '1') else 
        trunc_ln565_1_fu_4213_p1;
    outpix_21_fu_4489_p3 <= 
        outpix_19_fu_4483_p3 when (cmp2_i327_reg_4998(0) = '1') else 
        ap_const_lv10_200;
    outpix_27_fu_4114_p3 <= 
        tpgBarSelRgb_r_load_cast_fu_4110_p1 when (cmp2_i327_reg_4998(0) = '1') else 
        tpgBarSelYuv_y_q0;
    outpix_29_fu_4055_p3 <= 
        tpgBarSelRgb_r_load_1_cast_fu_4051_p1 when (cmp2_i327_reg_4998(0) = '1') else 
        tpgBarSelYuv_y_q0;
    outpix_31_fu_3944_p3 <= 
        tpgBarSelRgb_r_load_2_cast_fu_3940_p1 when (cmp2_i327_reg_4998(0) = '1') else 
        tpgBarSelYuv_y_q0;
    outpix_3_out <= outpix_3_fu_554;

    outpix_3_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln565_reg_5034_pp0_iter19_reg, ap_loop_exit_ready_pp0_iter20_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter20_reg = ap_const_logic_1) and (icmp_ln565_reg_5034_pp0_iter19_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            outpix_3_out_ap_vld <= ap_const_logic_1;
        else 
            outpix_3_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    outpix_42_fu_4327_p3 <= 
        add_i410 when (icmp_ln1072_reg_5043_pp0_iter18_reg(0) = '1') else 
        trunc_ln565_fu_4209_p1;
    outpix_43_fu_4333_p3 <= 
        outpix_42_fu_4327_p3 when (cmp2_i327_reg_4998(0) = '1') else 
        ap_const_lv10_200;
    outpix_44_fu_4309_p3 <= (xor_ln1839_fu_4285_p2 & tmp_3_fu_4299_p4);
    outpix_45_fu_3920_p3 <= 
        outpix_46_fu_3894_p3 when (and_ln1862_fu_3880_p2(0) = '1') else 
        tmp_13_fu_3912_p3;
    outpix_46_fu_3894_p3 <= (xor_ln1853_fu_3866_p2 & tmp_10_fu_3884_p4);
    outpix_48_fu_3767_p3 <= 
        tmp_34_fu_3744_p9 when (and_ln1707_fu_3763_p2(0) = '1') else 
        tmp_2_fu_3725_p9;
    outpix_4_out <= outpix_4_fu_558;

    outpix_4_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln565_reg_5034_pp0_iter19_reg, ap_loop_exit_ready_pp0_iter20_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter20_reg = ap_const_logic_1) and (icmp_ln565_reg_5034_pp0_iter19_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            outpix_4_out_ap_vld <= ap_const_logic_1;
        else 
            outpix_4_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    outpix_50_fu_2010_p1 <= ap_sig_allocacmp_x_4(1 - 1 downto 0);
    outpix_51_fu_4472_p1 <= rampVal_loc_1_out_i(10 - 1 downto 0);
    outpix_52_fu_4476_p3 <= 
        outpix_51_fu_4472_p1 when (cmp2_i327_reg_4998(0) = '1') else 
        ap_const_lv10_200;
    outpix_53_fu_4609_p2 <= std_logic_vector(unsigned(select_ln1356_fu_4602_p3) + unsigned(ap_const_lv8_90));
    outpix_54_fu_4620_p3 <= 
        zext_ln1359_fu_4615_p1 when (cmp2_i327_reg_4998(0) = '1') else 
        ap_const_lv10_200;
        outpix_55_fu_4149_p2 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgBarSelRgb_g_q0),10));

    outpix_55_fu_4149_p7 <= "XXXXXXXXXX";
    outpix_55_fu_4149_p8 <= (cmp2_i327_reg_4998 & or_ln565_fu_4136_p2);
        outpix_56_fu_4090_p2 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgBarSelRgb_g_q0),10));

    outpix_56_fu_4090_p7 <= "XXXXXXXXXX";
    outpix_56_fu_4090_p8 <= (cmp2_i327_reg_4998 & or_ln565_1_fu_4077_p2);
        outpix_57_fu_3979_p2 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgBarSelRgb_g_q0),10));

    outpix_57_fu_3979_p7 <= "XXXXXXXXXX";
    outpix_57_fu_3979_p8 <= (cmp2_i327_reg_4998 & or_ln565_2_fu_3966_p2);
    outpix_58_fu_4643_p3 <= 
        ap_phi_mux_outpix_33_phi_fu_1731_p74 when (or_ln736_reg_5121_pp0_iter19_reg(0) = '1') else 
        outpix_13_reg_5718;
    outpix_59_fu_4636_p3 <= 
        ap_phi_mux_outpix_34_phi_fu_1643_p74 when (or_ln736_reg_5121_pp0_iter19_reg(0) = '1') else 
        outpix_14_reg_5724;
    outpix_5_out <= outpix_5_fu_562;

    outpix_5_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln565_reg_5034_pp0_iter19_reg, ap_loop_exit_ready_pp0_iter20_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter20_reg = ap_const_logic_1) and (icmp_ln565_reg_5034_pp0_iter19_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            outpix_5_out_ap_vld <= ap_const_logic_1;
        else 
            outpix_5_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    outpix_60_fu_4629_p3 <= 
        ap_phi_mux_outpix_35_phi_fu_1562_p74 when (or_ln736_reg_5121_pp0_iter19_reg(0) = '1') else 
        outpix_18_reg_5730;
    outpix_61_fu_4427_p3 <= 
        trunc_ln1288_fu_4367_p1 when (cmp2_i327_reg_4998(0) = '1') else 
        b_1_fu_4419_p3;
    outpix_62_fu_4567_p3 <= 
        trunc_ln1280_fu_4535_p1 when (cmp2_i327_reg_4998(0) = '1') else 
        r_1_fu_4550_p3;
    outpix_9_cast_cast_fu_1891_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(outpix_9_cast),16));

    p_0_0_010243_out_o_assign_proc : process(ap_enable_reg_pp0_iter18, icmp_ln565_reg_5034_pp0_iter17_reg, cmp8_reg_5030, p_0_0_010243_out_i, ap_block_pp0_stage0, trunc_ln571_fu_3615_p1)
    begin
        if (((icmp_ln565_reg_5034_pp0_iter17_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (cmp8_reg_5030 = ap_const_lv1_1))) then 
            p_0_0_010243_out_o <= trunc_ln571_fu_3615_p1;
        else 
            p_0_0_010243_out_o <= p_0_0_010243_out_i;
        end if; 
    end process;


    p_0_0_010243_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter18, icmp_ln565_reg_5034_pp0_iter17_reg, cmp8_reg_5030, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln565_reg_5034_pp0_iter17_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp8_reg_5030 = ap_const_lv1_1))) then 
            p_0_0_010243_out_o_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_010243_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_0_0_0247_out_o_assign_proc : process(ap_enable_reg_pp0_iter18, srcYUV_dout, icmp_ln565_reg_5034_pp0_iter17_reg, cmp8_reg_5030, p_0_0_0247_out_i, ap_block_pp0_stage0)
    begin
        if (((icmp_ln565_reg_5034_pp0_iter17_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (cmp8_reg_5030 = ap_const_lv1_1))) then 
            p_0_0_0247_out_o <= srcYUV_dout(29 downto 20);
        else 
            p_0_0_0247_out_o <= p_0_0_0247_out_i;
        end if; 
    end process;


    p_0_0_0247_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter18, icmp_ln565_reg_5034_pp0_iter17_reg, cmp8_reg_5030, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln565_reg_5034_pp0_iter17_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp8_reg_5030 = ap_const_lv1_1))) then 
            p_0_0_0247_out_o_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_0247_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_0_0_09245_out_o_assign_proc : process(ap_enable_reg_pp0_iter18, srcYUV_dout, icmp_ln565_reg_5034_pp0_iter17_reg, cmp8_reg_5030, p_0_0_09245_out_i, ap_block_pp0_stage0)
    begin
        if (((icmp_ln565_reg_5034_pp0_iter17_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (cmp8_reg_5030 = ap_const_lv1_1))) then 
            p_0_0_09245_out_o <= srcYUV_dout(19 downto 10);
        else 
            p_0_0_09245_out_o <= p_0_0_09245_out_i;
        end if; 
    end process;


    p_0_0_09245_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter18, icmp_ln565_reg_5034_pp0_iter17_reg, cmp8_reg_5030, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln565_reg_5034_pp0_iter17_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp8_reg_5030 = ap_const_lv1_1))) then 
            p_0_0_09245_out_o_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_09245_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    patternId_val_load_read_read_fu_734_p2 <= patternId_val_load;
    patternId_val_load_read_reg_4915 <= patternId_val_load;
    phi_ln1801_fu_3669_p3 <= 
        DPtpgBarSelYuv_601_v_q0 when (and_ln1801_fu_3657_p2(0) = '1') else 
        DPtpgBarSelYuv_601_u_q0;
    phi_ln1811_fu_3661_p3 <= 
        DPtpgBarSelYuv_709_v_q0 when (and_ln1801_fu_3657_p2(0) = '1') else 
        DPtpgBarSelYuv_709_u_q0;
        pix_6_cast_fu_4229_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(pix_6_reg_5572),10));

        pix_7_cast_fu_4232_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(pix_7_reg_5577),10));

    r_1_fu_4550_p3 <= 
        ap_const_lv10_3FF when (icmp_ln1305_reg_5799(0) = '1') else 
        trunc_ln8_fu_4541_p4;
    r_fu_2860_p3 <= 
        ap_const_lv11_3FF when (icmp_ln1281_fu_2854_p2(0) = '1') else 
        trunc_ln1281_1_fu_2840_p1;

    rampVal_assign_proc : process(ap_enable_reg_pp0_iter18, rampStart_1, ap_block_pp0_stage0, ap_predicate_pred2921_state19, ap_predicate_pred2927_state19, add_ln1101_fu_4169_p2, ap_block_pp0_stage0_grp0)
    begin
        if ((ap_enable_reg_pp0_iter18 = ap_const_logic_1)) then
            if (((ap_predicate_pred2927_state19 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp0))) then 
                rampVal <= rampStart_1;
            elsif (((ap_predicate_pred2921_state19 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
                rampVal <= add_ln1101_fu_4169_p2;
            else 
                rampVal <= "XXXXXXXXXX";
            end if;
        else 
            rampVal <= "XXXXXXXXXX";
        end if; 
    end process;

    rampVal_2_flag_1_out <= rampVal_2_flag_1_fu_542;

    rampVal_2_flag_1_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, icmp_ln565_reg_5034_pp0_iter19_reg, ap_loop_exit_ready_pp0_iter20_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter20_reg = ap_const_logic_1) and (icmp_ln565_reg_5034_pp0_iter19_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then 
            rampVal_2_flag_1_out_ap_vld <= ap_const_logic_1;
        else 
            rampVal_2_flag_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    rampVal_2_loc_1_out_o_assign_proc : process(ap_enable_reg_pp0_iter18, rampVal_2_loc_1_out_i, ap_block_pp0_stage0, add_ln1709_fu_3782_p2, ap_predicate_pred3083_state19)
    begin
        if (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_predicate_pred3083_state19 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            rampVal_2_loc_1_out_o <= add_ln1709_fu_3782_p2;
        else 
            rampVal_2_loc_1_out_o <= rampVal_2_loc_1_out_i;
        end if; 
    end process;


    rampVal_2_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter18, ap_block_pp0_stage0_11001, ap_predicate_pred3083_state19)
    begin
        if (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_predicate_pred3083_state19 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            rampVal_2_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            rampVal_2_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    rampVal_2_loc_4_fu_3695_p3 <= 
        select_ln1678_fu_3688_p3 when (empty(0) = '1') else 
        select_ln1674_fu_3681_p3;
    rampVal_2_new_1_out <= std_logic_vector(unsigned(rampVal_2_loc_4_fu_3695_p3) + unsigned(select_ln1709_fu_3775_p3));

    rampVal_2_new_1_out_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter18, ap_block_pp0_stage0_11001, ap_predicate_pred3083_state19)
    begin
        if (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_predicate_pred3083_state19 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            rampVal_2_new_1_out_ap_vld <= ap_const_logic_1;
        else 
            rampVal_2_new_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    rampVal_3_flag_1_out <= rampVal_3_flag_1_fu_550;

    rampVal_3_flag_1_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, icmp_ln565_reg_5034_pp0_iter19_reg, ap_loop_exit_ready_pp0_iter20_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter20_reg = ap_const_logic_1) and (icmp_ln565_reg_5034_pp0_iter19_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then 
            rampVal_3_flag_1_out_ap_vld <= ap_const_logic_1;
        else 
            rampVal_3_flag_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    rampVal_3_loc_1_out_o_assign_proc : process(ap_enable_reg_pp0_iter19, rampVal_3_loc_1_out_i, ap_block_pp0_stage0, ap_predicate_pred2519_state20, zext_ln552_fu_4502_p1)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2519_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            rampVal_3_loc_1_out_o <= zext_ln552_fu_4502_p1;
        else 
            rampVal_3_loc_1_out_o <= rampVal_3_loc_1_out_i;
        end if; 
    end process;


    rampVal_3_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001, ap_predicate_pred2519_state20)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2519_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            rampVal_3_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            rampVal_3_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    rampVal_3_new_1_out <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1084_fu_4496_p2),16));

    rampVal_3_new_1_out_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001, ap_predicate_pred2519_state20)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2519_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            rampVal_3_new_1_out_ap_vld <= ap_const_logic_1;
        else 
            rampVal_3_new_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    rampVal_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter18, ap_block_pp0_stage0_11001, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, ap_predicate_pred2921_state19, ap_predicate_pred2927_state19)
    begin
        if ((((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_predicate_pred2927_state19 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0)) or ((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_predicate_pred2921_state19 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            rampVal_ap_vld <= ap_const_logic_1;
        else 
            rampVal_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    rampVal_loc_1_out_o_assign_proc : process(ap_enable_reg_pp0_iter18, rampVal_loc_1_out_i, ap_block_pp0_stage0, outpix_9_cast_cast_reg_4971, zext_ln1101_fu_4175_p1, ap_predicate_pred2921_state19, ap_predicate_pred2927_state19)
    begin
        if (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_predicate_pred2927_state19 = ap_const_boolean_1)) then 
                rampVal_loc_1_out_o <= outpix_9_cast_cast_reg_4971;
            elsif ((ap_predicate_pred2921_state19 = ap_const_boolean_1)) then 
                rampVal_loc_1_out_o <= zext_ln1101_fu_4175_p1;
            else 
                rampVal_loc_1_out_o <= rampVal_loc_1_out_i;
            end if;
        else 
            rampVal_loc_1_out_o <= rampVal_loc_1_out_i;
        end if; 
    end process;


    rampVal_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter18, ap_block_pp0_stage0_11001, ap_predicate_pred2921_state19, ap_predicate_pred2927_state19)
    begin
        if ((((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_predicate_pred2927_state19 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_predicate_pred2921_state19 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            rampVal_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            rampVal_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    redYuv_address0 <= zext_ln1144_fu_3602_p1(2 - 1 downto 0);

    redYuv_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            redYuv_ce0_local <= ap_const_logic_1;
        else 
            redYuv_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    select_ln1306_fu_4390_p3 <= 
        ap_const_lv17_3FF when (icmp_ln1306_fu_4385_p2(0) = '1') else 
        u_reg_5644;
    select_ln1307_fu_4403_p3 <= 
        ap_const_lv17_3FF when (icmp_ln1307_reg_5654(0) = '1') else 
        v_reg_5437_pp0_iter18_reg;
    select_ln1356_fu_4602_p3 <= 
        sub_ln1356_1_reg_5833 when (tmp_32_fu_4586_p3(0) = '1') else 
        trunc_ln1356_2_fu_4593_p4;
    select_ln1674_fu_3681_p3 <= 
        ap_const_lv16_180 when (icmp_ln1674_reg_5087_pp0_iter17_reg(0) = '1') else 
        rampVal_2_loc_1_out_i;
    select_ln1678_fu_3688_p3 <= 
        ap_const_lv16_0 when (icmp_ln1674_reg_5087_pp0_iter17_reg(0) = '1') else 
        rampVal_2_loc_1_out_i;
    select_ln1709_fu_3775_p3 <= 
        ap_const_lv16_4 when (empty(0) = '1') else 
        ap_const_lv16_1;
    select_ln552_fu_4247_p3 <= 
        ap_const_lv10_3FF when (outpix_50_reg_5053_pp0_iter18_reg(0) = '1') else 
        ap_const_lv10_0;
        sext_ln1281_fu_2830_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln_fu_2822_p3),12));

        sext_ln1285_fu_3181_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1_fu_3174_p3),12));

        sext_ln1289_fu_2940_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln2_fu_2932_p3),12));

        sext_ln1302_1_fu_3219_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(g_fu_3211_p3),16));

        sext_ln1302_2_fu_2986_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(b_fu_2970_p3),16));

        sext_ln1302_fu_2978_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_fu_2860_p3),16));

        sext_ln1303_1_fu_4017_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_4759_p3),25));

        sext_ln1303_2_fu_4009_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_s_fu_4002_p3),23));

        sext_ln1304_1_fu_3519_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_4741_p3),25));

        sext_ln1304_2_fu_3501_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_1_fu_3494_p3),23));

        sext_ln1600_fu_3474_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgCheckerBoardArray_q0),3));

        sext_ln1784_fu_4238_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(pix_reg_5587),10));

        sext_ln1785_fu_4241_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(pix_5_reg_5592),10));

        sext_ln1786_fu_4244_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(DPtpgBarSelRgb_VESA_b_load_reg_5597),10));

    shl_ln1_fu_3174_p3 <= (tmp_5_reg_5258 & ap_const_lv2_0);
    shl_ln2_fu_2932_p3 <= (tmp_6_fu_2912_p9 & ap_const_lv2_0);
    shl_ln3_fu_3390_p3 <= (trunc_ln1415_fu_3386_p1 & ap_const_lv3_0);
    shl_ln4_fu_3317_p3 <= (trunc_ln1778_fu_3313_p1 & ap_const_lv3_0);
    shl_ln_fu_2822_p3 <= (tmp_4_fu_2802_p9 & ap_const_lv2_0);

    srcYUV_blk_n_assign_proc : process(ap_enable_reg_pp0_iter18, srcYUV_empty_n, ap_predicate_op689_read_state19, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op689_read_state19 = ap_const_boolean_1))) then 
            srcYUV_blk_n <= srcYUV_empty_n;
        else 
            srcYUV_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    srcYUV_read_assign_proc : process(ap_enable_reg_pp0_iter18, ap_predicate_op689_read_state19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op689_read_state19 = ap_const_boolean_1))) then 
            srcYUV_read <= ap_const_logic_1;
        else 
            srcYUV_read <= ap_const_logic_0;
        end if; 
    end process;

    sub_ln1256_fu_2502_p2 <= std_logic_vector(unsigned(add_ln1252_fu_2496_p2) - unsigned(barWidth));
    sub_ln1356_1_fu_4458_p2 <= std_logic_vector(unsigned(ap_const_lv8_0) - unsigned(trunc_ln1356_1_fu_4448_p4));
    sub_ln1356_fu_4442_p2 <= std_logic_vector(unsigned(ap_const_lv27_0) - unsigned(trunc_ln1356_fu_4438_p1));
    sub_ln1411_fu_2448_p2 <= std_logic_vector(unsigned(tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign) - unsigned(barWidthMinSamples));
    sub_ln1490_fu_2559_p2 <= std_logic_vector(unsigned(tpgPatternCrossHatch_unsigned_short_unsigned_short_unsigned_short_unsigned_sh) - unsigned(grp_reg_ap_uint_10_s_fu_2350_ap_return));
    sub_ln1592_fu_2321_p2 <= std_logic_vector(unsigned(tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_s) - unsigned(barWidthMinSamples));
    tBarSel_fu_3368_p2 <= (trunc_ln1596_fu_3364_p1 or tmp_16_fu_3352_p3);
    tmp_10_fu_3884_p4 <= bSerie(27 downto 19);
    tmp_12_fu_3902_p4 <= gSerie(27 downto 19);
    tmp_13_fu_3912_p3 <= (xor_ln1846_fu_3830_p2 & tmp_12_fu_3902_p4);
    tmp_16_fu_3352_p3 <= (empty_123_fu_3348_p1 & ap_const_lv4_0);
    tmp_17_fu_2844_p4 <= add_ln1281_fu_2834_p2(11 downto 10);
    tmp_18_fu_2756_p4 <= grp_fu_2724_p2(22 downto 13);
    tmp_19_fu_3195_p4 <= add_ln1285_fu_3185_p2(11 downto 10);
    tmp_1_fu_3494_p3 <= (r_reg_5252_pp0_iter16_reg & ap_const_lv7_0);
    tmp_21_fu_2773_p4 <= grp_fu_2733_p2(22 downto 13);
    tmp_24_fu_2954_p4 <= add_ln1289_fu_2944_p2(11 downto 10);
    tmp_25_fu_4370_p4 <= grp_fu_4768_p3(24 downto 18);
    tmp_28_fu_4267_p3 <= rSerie(3 downto 3);
    tmp_29_fu_3812_p3 <= gSerie(3 downto 3);
    tmp_30_fu_3848_p3 <= bSerie(3 downto 3);
    tmp_31_fu_3702_p1 <= rampVal_2_loc_4_fu_3695_p3(10 - 1 downto 0);
    tmp_32_fu_4586_p3 <= mul_ln1356_reg_5827(27 downto 27);
    tmp_3_fu_4299_p4 <= rSerie(27 downto 19);
        tmp_4_fu_2802_p2 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgSinTableArray_9bit_0_q2),9));

        tmp_4_fu_2802_p4 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgSinTableArray_9bit_1_q2),9));

    tmp_4_fu_2802_p7 <= "XXXXXXXXX";
    tmp_4_fu_2802_p8 <= grp_fu_2064_p2(2 - 1 downto 0);
        tmp_5_fu_2880_p2 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgSinTableArray_9bit_0_q1),9));

        tmp_5_fu_2880_p4 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgSinTableArray_9bit_1_q1),9));

    tmp_5_fu_2880_p7 <= "XXXXXXXXX";
    tmp_5_fu_2880_p8 <= grp_fu_2070_p2(2 - 1 downto 0);
        tmp_6_fu_2912_p2 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgSinTableArray_9bit_0_q0),9));

        tmp_6_fu_2912_p4 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgSinTableArray_9bit_1_q0),9));

    tmp_6_fu_2912_p7 <= "XXXXXXXXX";
    tmp_6_fu_2912_p8 <= grp_fu_2076_p2(2 - 1 downto 0);
    tmp_9_fu_2739_p4 <= grp_fu_2715_p2(22 downto 13);
    tmp_s_fu_4002_p3 <= (b_reg_5263_pp0_iter17_reg & ap_const_lv7_0);

    tpgBarSelRgb_b_address0_local_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0, zext_ln1600_1_fu_3478_p1, ap_predicate_pred2825_state18, zext_ln1419_1_fu_3558_p1, ap_predicate_pred2852_state18, zext_ln1260_fu_3572_p1, ap_predicate_pred2865_state18)
    begin
        if (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_predicate_pred2865_state18 = ap_const_boolean_1)) then 
                tpgBarSelRgb_b_address0_local <= zext_ln1260_fu_3572_p1(3 - 1 downto 0);
            elsif ((ap_predicate_pred2852_state18 = ap_const_boolean_1)) then 
                tpgBarSelRgb_b_address0_local <= zext_ln1419_1_fu_3558_p1(3 - 1 downto 0);
            elsif ((ap_predicate_pred2825_state18 = ap_const_boolean_1)) then 
                tpgBarSelRgb_b_address0_local <= zext_ln1600_1_fu_3478_p1(3 - 1 downto 0);
            else 
                tpgBarSelRgb_b_address0_local <= "XXX";
            end if;
        else 
            tpgBarSelRgb_b_address0_local <= "XXX";
        end if; 
    end process;


    tpgBarSelRgb_b_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001, ap_predicate_pred2825_state18, ap_predicate_pred2852_state18, ap_predicate_pred2865_state18)
    begin
        if ((((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred2865_state18 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred2852_state18 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred2825_state18 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            tpgBarSelRgb_b_ce0_local <= ap_const_logic_1;
        else 
            tpgBarSelRgb_b_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

        tpgBarSelRgb_b_load_1_cast_fu_4434_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(reg_1883),10));

        tpgBarSelRgb_b_load_2_cast_fu_4323_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(reg_1883),10));

        tpgBarSelRgb_b_load_cast_fu_4464_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(reg_1883),10));


    tpgBarSelRgb_g_address0_local_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0, zext_ln1600_1_fu_3478_p1, ap_predicate_pred2824_state18, zext_ln1419_1_fu_3558_p1, ap_predicate_pred2851_state18, zext_ln1260_fu_3572_p1, ap_predicate_pred2864_state18)
    begin
        if (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_predicate_pred2864_state18 = ap_const_boolean_1)) then 
                tpgBarSelRgb_g_address0_local <= zext_ln1260_fu_3572_p1(3 - 1 downto 0);
            elsif ((ap_predicate_pred2851_state18 = ap_const_boolean_1)) then 
                tpgBarSelRgb_g_address0_local <= zext_ln1419_1_fu_3558_p1(3 - 1 downto 0);
            elsif ((ap_predicate_pred2824_state18 = ap_const_boolean_1)) then 
                tpgBarSelRgb_g_address0_local <= zext_ln1600_1_fu_3478_p1(3 - 1 downto 0);
            else 
                tpgBarSelRgb_g_address0_local <= "XXX";
            end if;
        else 
            tpgBarSelRgb_g_address0_local <= "XXX";
        end if; 
    end process;


    tpgBarSelRgb_g_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001, ap_predicate_pred2824_state18, ap_predicate_pred2851_state18, ap_predicate_pred2864_state18)
    begin
        if ((((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred2864_state18 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred2851_state18 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred2824_state18 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            tpgBarSelRgb_g_ce0_local <= ap_const_logic_1;
        else 
            tpgBarSelRgb_g_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    tpgBarSelRgb_r_address0_local_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0, zext_ln1600_1_fu_3478_p1, ap_predicate_pred2825_state18, zext_ln1419_1_fu_3558_p1, ap_predicate_pred2852_state18, zext_ln1260_fu_3572_p1, ap_predicate_pred2865_state18)
    begin
        if (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_predicate_pred2865_state18 = ap_const_boolean_1)) then 
                tpgBarSelRgb_r_address0_local <= zext_ln1260_fu_3572_p1(3 - 1 downto 0);
            elsif ((ap_predicate_pred2852_state18 = ap_const_boolean_1)) then 
                tpgBarSelRgb_r_address0_local <= zext_ln1419_1_fu_3558_p1(3 - 1 downto 0);
            elsif ((ap_predicate_pred2825_state18 = ap_const_boolean_1)) then 
                tpgBarSelRgb_r_address0_local <= zext_ln1600_1_fu_3478_p1(3 - 1 downto 0);
            else 
                tpgBarSelRgb_r_address0_local <= "XXX";
            end if;
        else 
            tpgBarSelRgb_r_address0_local <= "XXX";
        end if; 
    end process;


    tpgBarSelRgb_r_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001, ap_predicate_pred2825_state18, ap_predicate_pred2852_state18, ap_predicate_pred2865_state18)
    begin
        if ((((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred2865_state18 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred2852_state18 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred2825_state18 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            tpgBarSelRgb_r_ce0_local <= ap_const_logic_1;
        else 
            tpgBarSelRgb_r_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

        tpgBarSelRgb_r_load_1_cast_fu_4051_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgBarSelRgb_r_q0),10));

        tpgBarSelRgb_r_load_2_cast_fu_3940_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgBarSelRgb_r_q0),10));

        tpgBarSelRgb_r_load_cast_fu_4110_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgBarSelRgb_r_q0),10));


    tpgBarSelYuv_u_address0_local_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0, zext_ln1600_1_fu_3478_p1, ap_predicate_pred2824_state18, zext_ln1419_1_fu_3558_p1, ap_predicate_pred2851_state18, zext_ln1260_fu_3572_p1, ap_predicate_pred2864_state18)
    begin
        if (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_predicate_pred2864_state18 = ap_const_boolean_1)) then 
                tpgBarSelYuv_u_address0_local <= zext_ln1260_fu_3572_p1(3 - 1 downto 0);
            elsif ((ap_predicate_pred2851_state18 = ap_const_boolean_1)) then 
                tpgBarSelYuv_u_address0_local <= zext_ln1419_1_fu_3558_p1(3 - 1 downto 0);
            elsif ((ap_predicate_pred2824_state18 = ap_const_boolean_1)) then 
                tpgBarSelYuv_u_address0_local <= zext_ln1600_1_fu_3478_p1(3 - 1 downto 0);
            else 
                tpgBarSelYuv_u_address0_local <= "XXX";
            end if;
        else 
            tpgBarSelYuv_u_address0_local <= "XXX";
        end if; 
    end process;


    tpgBarSelYuv_u_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001, ap_predicate_pred2824_state18, ap_predicate_pred2851_state18, ap_predicate_pred2864_state18)
    begin
        if ((((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred2864_state18 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred2851_state18 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred2824_state18 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            tpgBarSelYuv_u_ce0_local <= ap_const_logic_1;
        else 
            tpgBarSelYuv_u_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    tpgBarSelYuv_v_address0_local_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0, zext_ln1600_1_fu_3478_p1, ap_predicate_pred2824_state18, zext_ln1419_1_fu_3558_p1, ap_predicate_pred2851_state18, zext_ln1260_fu_3572_p1, ap_predicate_pred2864_state18)
    begin
        if (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_predicate_pred2864_state18 = ap_const_boolean_1)) then 
                tpgBarSelYuv_v_address0_local <= zext_ln1260_fu_3572_p1(3 - 1 downto 0);
            elsif ((ap_predicate_pred2851_state18 = ap_const_boolean_1)) then 
                tpgBarSelYuv_v_address0_local <= zext_ln1419_1_fu_3558_p1(3 - 1 downto 0);
            elsif ((ap_predicate_pred2824_state18 = ap_const_boolean_1)) then 
                tpgBarSelYuv_v_address0_local <= zext_ln1600_1_fu_3478_p1(3 - 1 downto 0);
            else 
                tpgBarSelYuv_v_address0_local <= "XXX";
            end if;
        else 
            tpgBarSelYuv_v_address0_local <= "XXX";
        end if; 
    end process;


    tpgBarSelYuv_v_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001, ap_predicate_pred2824_state18, ap_predicate_pred2851_state18, ap_predicate_pred2864_state18)
    begin
        if ((((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred2864_state18 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred2851_state18 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred2824_state18 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            tpgBarSelYuv_v_ce0_local <= ap_const_logic_1;
        else 
            tpgBarSelYuv_v_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    tpgBarSelYuv_y_address0_local_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0, zext_ln1600_1_fu_3478_p1, ap_predicate_pred2829_state18, zext_ln1419_1_fu_3558_p1, ap_predicate_pred2856_state18, zext_ln1260_fu_3572_p1, ap_predicate_pred2869_state18)
    begin
        if (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_predicate_pred2869_state18 = ap_const_boolean_1)) then 
                tpgBarSelYuv_y_address0_local <= zext_ln1260_fu_3572_p1(3 - 1 downto 0);
            elsif ((ap_predicate_pred2856_state18 = ap_const_boolean_1)) then 
                tpgBarSelYuv_y_address0_local <= zext_ln1419_1_fu_3558_p1(3 - 1 downto 0);
            elsif ((ap_predicate_pred2829_state18 = ap_const_boolean_1)) then 
                tpgBarSelYuv_y_address0_local <= zext_ln1600_1_fu_3478_p1(3 - 1 downto 0);
            else 
                tpgBarSelYuv_y_address0_local <= "XXX";
            end if;
        else 
            tpgBarSelYuv_y_address0_local <= "XXX";
        end if; 
    end process;


    tpgBarSelYuv_y_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001, ap_predicate_pred2829_state18, ap_predicate_pred2856_state18, ap_predicate_pred2869_state18)
    begin
        if ((((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred2869_state18 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred2856_state18 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred2829_state18 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            tpgBarSelYuv_y_ce0_local <= ap_const_logic_1;
        else 
            tpgBarSelYuv_y_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    tpgCheckerBoardArray_address0 <= zext_ln1600_fu_3374_p1(5 - 1 downto 0);

    tpgCheckerBoardArray_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter16, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgCheckerBoardArray_ce0_local <= ap_const_logic_1;
        else 
            tpgCheckerBoardArray_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_1_assign_proc : process(ap_enable_reg_pp0_iter15, ap_block_pp0_stage0, ap_predicate_pred3068_state16, ap_predicate_pred3044_state16, ap_block_pp0_stage0_grp0, add_ln1593_fu_3140_p2)
    begin
        if ((ap_enable_reg_pp0_iter15 = ap_const_logic_1)) then
            if (((ap_predicate_pred3044_state16 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp0))) then 
                tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_1 <= ap_const_lv3_0;
            elsif (((ap_predicate_pred3068_state16 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
                tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_1 <= add_ln1593_fu_3140_p2;
            else 
                tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_1 <= "XXX";
            end if;
        else 
            tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_1 <= "XXX";
        end if; 
    end process;


    tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_1_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter15, ap_block_pp0_stage0_11001, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, ap_predicate_pred3068_state16, ap_predicate_pred3044_state16)
    begin
        if ((((ap_enable_reg_pp0_iter15 = ap_const_logic_1) and (ap_predicate_pred3044_state16 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0)) or ((ap_enable_reg_pp0_iter15 = ap_const_logic_1) and (ap_predicate_pred3068_state16 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_1_ap_vld <= ap_const_logic_1;
        else 
            tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_4_out_o_assign_proc : process(ap_enable_reg_pp0_iter15, tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_4_out_i, ap_block_pp0_stage0, zext_ln1593_fu_3146_p1, ap_predicate_pred3068_state16, ap_predicate_pred3044_state16)
    begin
        if (((ap_enable_reg_pp0_iter15 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_predicate_pred3044_state16 = ap_const_boolean_1)) then 
                tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_4_out_o <= ap_const_lv8_0;
            elsif ((ap_predicate_pred3068_state16 = ap_const_boolean_1)) then 
                tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_4_out_o <= zext_ln1593_fu_3146_p1;
            else 
                tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_4_out_o <= tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_4_out_i;
            end if;
        else 
            tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_4_out_o <= tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_4_out_i;
        end if; 
    end process;


    tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_4_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter15, ap_block_pp0_stage0_11001, ap_predicate_pred3068_state16, ap_predicate_pred3044_state16)
    begin
        if ((((ap_enable_reg_pp0_iter15 = ap_const_logic_1) and (ap_predicate_pred3044_state16 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter15 = ap_const_logic_1) and (ap_predicate_pred3068_state16 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_4_out_o_ap_vld <= ap_const_logic_1;
        else 
            tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_4_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_assign_proc : process(ap_enable_reg_pp0_iter16, empty_48, ap_block_pp0_stage0, zext_ln1257_fu_3432_p1, ap_predicate_pred2945_state17, ap_predicate_pred2951_state17, ap_block_pp0_stage0_grp0)
    begin
        if ((ap_enable_reg_pp0_iter16 = ap_const_logic_1)) then
            if (((ap_predicate_pred2951_state17 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp0))) then 
                tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel <= empty_48;
            elsif (((ap_predicate_pred2945_state17 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
                tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel <= zext_ln1257_fu_3432_p1;
            else 
                tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel <= "XXXXXXXX";
            end if;
        else 
            tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel <= "XXXXXXXX";
        end if; 
    end process;


    tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter16, ap_block_pp0_stage0_11001, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, ap_predicate_pred2945_state17, ap_predicate_pred2951_state17)
    begin
        if ((((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (ap_predicate_pred2951_state17 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0)) or ((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (ap_predicate_pred2945_state17 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_ap_vld <= ap_const_logic_1;
        else 
            tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_l_2_out_o_assign_proc : process(ap_enable_reg_pp0_iter16, empty_48, tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_l_2_out_i, ap_block_pp0_stage0, zext_ln1257_fu_3432_p1, ap_predicate_pred2945_state17, ap_predicate_pred2951_state17)
    begin
        if (((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_predicate_pred2951_state17 = ap_const_boolean_1)) then 
                tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_l_2_out_o <= empty_48;
            elsif ((ap_predicate_pred2945_state17 = ap_const_boolean_1)) then 
                tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_l_2_out_o <= zext_ln1257_fu_3432_p1;
            else 
                tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_l_2_out_o <= tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_l_2_out_i;
            end if;
        else 
            tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_l_2_out_o <= tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_l_2_out_i;
        end if; 
    end process;


    tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_l_2_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter16, ap_block_pp0_stage0_11001, ap_predicate_pred2945_state17, ap_predicate_pred2951_state17)
    begin
        if ((((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (ap_predicate_pred2951_state17 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (ap_predicate_pred2945_state17 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_l_2_out_o_ap_vld <= ap_const_logic_1;
        else 
            tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_l_2_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_1_assign_proc : process(ap_enable_reg_pp0_iter15, ap_block_pp0_stage0, ap_predicate_pred3118_state16, ap_predicate_pred3123_state16, ap_block_pp0_stage0_grp0, add_ln1775_fu_3072_p2)
    begin
        if ((ap_enable_reg_pp0_iter15 = ap_const_logic_1)) then
            if (((ap_predicate_pred3123_state16 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp0))) then 
                tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_1 <= ap_const_lv3_0;
            elsif (((ap_predicate_pred3118_state16 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
                tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_1 <= add_ln1775_fu_3072_p2;
            else 
                tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_1 <= "XXX";
            end if;
        else 
            tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_1 <= "XXX";
        end if; 
    end process;


    tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_1_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter15, ap_block_pp0_stage0_11001, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, ap_predicate_pred3118_state16, ap_predicate_pred3123_state16)
    begin
        if ((((ap_enable_reg_pp0_iter15 = ap_const_logic_1) and (ap_predicate_pred3123_state16 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0)) or ((ap_enable_reg_pp0_iter15 = ap_const_logic_1) and (ap_predicate_pred3118_state16 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_1_ap_vld <= ap_const_logic_1;
        else 
            tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_4_out_o_assign_proc : process(ap_enable_reg_pp0_iter15, tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_4_out_i, ap_block_pp0_stage0, zext_ln1775_fu_3078_p1, ap_predicate_pred3118_state16, ap_predicate_pred3123_state16)
    begin
        if (((ap_enable_reg_pp0_iter15 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_predicate_pred3123_state16 = ap_const_boolean_1)) then 
                tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_4_out_o <= ap_const_lv8_0;
            elsif ((ap_predicate_pred3118_state16 = ap_const_boolean_1)) then 
                tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_4_out_o <= zext_ln1775_fu_3078_p1;
            else 
                tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_4_out_o <= tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_4_out_i;
            end if;
        else 
            tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_4_out_o <= tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_4_out_i;
        end if; 
    end process;


    tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_4_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter15, ap_block_pp0_stage0_11001, ap_predicate_pred3118_state16, ap_predicate_pred3123_state16)
    begin
        if ((((ap_enable_reg_pp0_iter15 = ap_const_logic_1) and (ap_predicate_pred3123_state16 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter15 = ap_const_logic_1) and (ap_predicate_pred3118_state16 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_4_out_o_ap_vld <= ap_const_logic_1;
        else 
            tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_4_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_1_assign_proc : process(ap_enable_reg_pp0_iter15, ap_block_pp0_stage0, ap_predicate_pred3022_state16, ap_predicate_pred2996_state16, ap_block_pp0_stage0_grp0, add_ln1412_fu_3267_p2)
    begin
        if ((ap_enable_reg_pp0_iter15 = ap_const_logic_1)) then
            if (((ap_predicate_pred2996_state16 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp0))) then 
                tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_1 <= ap_const_lv3_0;
            elsif (((ap_predicate_pred3022_state16 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
                tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_1 <= add_ln1412_fu_3267_p2;
            else 
                tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_1 <= "XXX";
            end if;
        else 
            tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_1 <= "XXX";
        end if; 
    end process;


    tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_1_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter15, ap_block_pp0_stage0_11001, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, ap_predicate_pred3022_state16, ap_predicate_pred2996_state16)
    begin
        if ((((ap_enable_reg_pp0_iter15 = ap_const_logic_1) and (ap_predicate_pred2996_state16 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0)) or ((ap_enable_reg_pp0_iter15 = ap_const_logic_1) and (ap_predicate_pred3022_state16 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_1_ap_vld <= ap_const_logic_1;
        else 
            tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_4_out_o_assign_proc : process(ap_enable_reg_pp0_iter15, tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_4_out_i, ap_block_pp0_stage0, zext_ln1412_fu_3273_p1, ap_predicate_pred3022_state16, ap_predicate_pred2996_state16)
    begin
        if (((ap_enable_reg_pp0_iter15 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_predicate_pred2996_state16 = ap_const_boolean_1)) then 
                tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_4_out_o <= ap_const_lv8_0;
            elsif ((ap_predicate_pred3022_state16 = ap_const_boolean_1)) then 
                tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_4_out_o <= zext_ln1412_fu_3273_p1;
            else 
                tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_4_out_o <= tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_4_out_i;
            end if;
        else 
            tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_4_out_o <= tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_4_out_i;
        end if; 
    end process;


    tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_4_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter15, ap_block_pp0_stage0_11001, ap_predicate_pred3022_state16, ap_predicate_pred2996_state16)
    begin
        if ((((ap_enable_reg_pp0_iter15 = ap_const_logic_1) and (ap_predicate_pred2996_state16 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter15 = ap_const_logic_1) and (ap_predicate_pred3022_state16 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_4_out_o_ap_vld <= ap_const_logic_1;
        else 
            tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_4_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    tpgSinTableArray_9bit_0_address0 <= zext_ln1289_fu_2783_p1(10 - 1 downto 0);
    tpgSinTableArray_9bit_0_address1 <= zext_ln1285_fu_2766_p1(10 - 1 downto 0);
    tpgSinTableArray_9bit_0_address2 <= zext_ln1281_fu_2749_p1(10 - 1 downto 0);

    tpgSinTableArray_9bit_0_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_9bit_0_ce0_local <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    tpgSinTableArray_9bit_0_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_9bit_0_ce1_local <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_0_ce1_local <= ap_const_logic_0;
        end if; 
    end process;


    tpgSinTableArray_9bit_0_ce2_local_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_9bit_0_ce2_local <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_0_ce2_local <= ap_const_logic_0;
        end if; 
    end process;

    tpgSinTableArray_9bit_1_address0 <= zext_ln1289_fu_2783_p1(10 - 1 downto 0);
    tpgSinTableArray_9bit_1_address1 <= zext_ln1285_fu_2766_p1(10 - 1 downto 0);
    tpgSinTableArray_9bit_1_address2 <= zext_ln1281_fu_2749_p1(10 - 1 downto 0);

    tpgSinTableArray_9bit_1_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_9bit_1_ce0_local <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    tpgSinTableArray_9bit_1_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_9bit_1_ce1_local <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_1_ce1_local <= ap_const_logic_0;
        end if; 
    end process;


    tpgSinTableArray_9bit_1_ce2_local_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_9bit_1_ce2_local <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_1_ce2_local <= ap_const_logic_0;
        end if; 
    end process;

    tpgSinTableArray_9bit_2_address0 <= zext_ln1289_fu_2783_p1(10 - 1 downto 0);
    tpgSinTableArray_9bit_2_address1 <= zext_ln1285_fu_2766_p1(10 - 1 downto 0);
    tpgSinTableArray_9bit_2_address2 <= zext_ln1281_fu_2749_p1(10 - 1 downto 0);

    tpgSinTableArray_9bit_2_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_9bit_2_ce0_local <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    tpgSinTableArray_9bit_2_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_9bit_2_ce1_local <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_2_ce1_local <= ap_const_logic_0;
        end if; 
    end process;


    tpgSinTableArray_9bit_2_ce2_local_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_9bit_2_ce2_local <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_2_ce2_local <= ap_const_logic_0;
        end if; 
    end process;

    tpgSinTableArray_address0 <= zext_ln1355_fu_2994_p1(11 - 1 downto 0);

    tpgSinTableArray_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter14, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter14 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_ce0_local <= ap_const_logic_1;
        else 
            tpgSinTableArray_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    tpgTartanBarArray_address0 <= zext_ln1419_fu_3412_p1(6 - 1 downto 0);

    tpgTartanBarArray_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter16, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgTartanBarArray_ce0_local <= ap_const_logic_1;
        else 
            tpgTartanBarArray_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln1280_fu_4535_p1 <= r_reg_5252_pp0_iter19_reg(10 - 1 downto 0);
    trunc_ln1281_1_fu_2840_p1 <= add_ln1281_fu_2834_p2(11 - 1 downto 0);
    trunc_ln1284_fu_4538_p1 <= g_reg_5290_pp0_iter19_reg(10 - 1 downto 0);
    trunc_ln1285_1_fu_3191_p1 <= add_ln1285_fu_3185_p2(11 - 1 downto 0);
    trunc_ln1288_fu_4367_p1 <= b_reg_5263_pp0_iter18_reg(10 - 1 downto 0);
    trunc_ln1289_1_fu_2950_p1 <= add_ln1289_fu_2944_p2(11 - 1 downto 0);
    trunc_ln1306_fu_4557_p1 <= select_ln1306_reg_5804(10 - 1 downto 0);
    trunc_ln1307_fu_4415_p1 <= select_ln1307_fu_4403_p3(10 - 1 downto 0);
    trunc_ln1356_1_fu_4448_p4 <= sub_ln1356_fu_4442_p2(26 downto 19);
    trunc_ln1356_2_fu_4593_p4 <= mul_ln1356_reg_5827(26 downto 19);
    trunc_ln1356_fu_4438_p1 <= grp_fu_3420_p2(27 - 1 downto 0);
    trunc_ln1415_1_fu_3402_p1 <= tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_4_out_i(6 - 1 downto 0);
    trunc_ln1415_fu_3386_p1 <= vBarSel_loc_1_out_i(3 - 1 downto 0);
    trunc_ln1596_fu_3364_p1 <= tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_4_out_i(5 - 1 downto 0);
    trunc_ln1768_fu_2226_p1 <= tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_s(6 - 1 downto 0);
    trunc_ln1778_1_fu_3329_p1 <= tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_4_out_i(4 - 1 downto 0);
    trunc_ln1778_fu_3313_p1 <= vBarSel_3_loc_1_out_i(1 - 1 downto 0);
        trunc_ln1792_cast_fu_4235_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(DPtpgBarSelRgb_CEA_b_load_reg_5582),10));

    trunc_ln1838_fu_4263_p1 <= rSerie(1 - 1 downto 0);
    trunc_ln1845_fu_3808_p1 <= gSerie(1 - 1 downto 0);
    trunc_ln1852_fu_3844_p1 <= bSerie(1 - 1 downto 0);
    trunc_ln565_10_fu_2014_p1 <= ap_sig_allocacmp_x_4(8 - 1 downto 0);
    trunc_ln565_11_fu_2018_p1 <= ap_sig_allocacmp_x_4(11 - 1 downto 0);
    trunc_ln565_1_fu_4213_p1 <= rampVal_3_loc_1_out_i(10 - 1 downto 0);
    trunc_ln565_3_fu_3018_p1 <= tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_4_out_i(3 - 1 downto 0);
    trunc_ln565_4_fu_3022_p1 <= tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_4_out_i(3 - 1 downto 0);
    trunc_ln565_5_fu_3026_p1 <= tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_4_out_i(3 - 1 downto 0);
    trunc_ln565_6_fu_3030_p1 <= vBarSel_3_loc_1_out_i(1 - 1 downto 0);
    trunc_ln565_7_fu_3034_p1 <= vBarSel_loc_1_out_i(3 - 1 downto 0);
    trunc_ln565_8_fu_3305_p1 <= tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_l_2_out_i(3 - 1 downto 0);
    trunc_ln565_9_fu_3611_p1 <= rampVal_loc_1_out_i(10 - 1 downto 0);
    trunc_ln565_fu_4209_p1 <= hdata_loc_1_out_i(10 - 1 downto 0);
    trunc_ln571_fu_3615_p1 <= srcYUV_dout(10 - 1 downto 0);
    trunc_ln8_fu_4541_p4 <= add_ln1302_2_reg_5794(17 downto 8);

    vBarSel_assign_proc : process(ap_enable_reg_pp0_iter15, ap_block_pp0_stage0, ap_predicate_pred3000_state16, ap_predicate_pred3006_state16, ap_block_pp0_stage0_grp0, add_ln1393_fu_3233_p2)
    begin
        if ((ap_enable_reg_pp0_iter15 = ap_const_logic_1)) then
            if (((ap_predicate_pred3006_state16 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp0))) then 
                vBarSel <= ap_const_lv3_0;
            elsif (((ap_predicate_pred3000_state16 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
                vBarSel <= add_ln1393_fu_3233_p2;
            else 
                vBarSel <= "XXX";
            end if;
        else 
            vBarSel <= "XXX";
        end if; 
    end process;


    vBarSel_1_assign_proc : process(ap_enable_reg_pp0_iter15, ap_block_pp0_stage0, ap_predicate_pred3098_state16, ap_predicate_pred3104_state16, ap_block_pp0_stage0_grp0, xor_ln1758_fu_3038_p2)
    begin
        if ((ap_enable_reg_pp0_iter15 = ap_const_logic_1)) then
            if (((ap_predicate_pred3104_state16 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp0))) then 
                vBarSel_1 <= ap_const_lv1_0;
            elsif (((ap_predicate_pred3098_state16 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
                vBarSel_1 <= xor_ln1758_fu_3038_p2;
            else 
                vBarSel_1 <= "X";
            end if;
        else 
            vBarSel_1 <= "X";
        end if; 
    end process;


    vBarSel_1_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter15, ap_block_pp0_stage0_11001, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, ap_predicate_pred3098_state16, ap_predicate_pred3104_state16)
    begin
        if ((((ap_enable_reg_pp0_iter15 = ap_const_logic_1) and (ap_predicate_pred3104_state16 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0)) or ((ap_enable_reg_pp0_iter15 = ap_const_logic_1) and (ap_predicate_pred3098_state16 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            vBarSel_1_ap_vld <= ap_const_logic_1;
        else 
            vBarSel_1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    vBarSel_2_assign_proc : process(ap_enable_reg_pp0_iter15, ap_block_pp0_stage0, add_ln1575_fu_3110_p2, ap_predicate_pred3048_state16, ap_predicate_pred3054_state16, ap_block_pp0_stage0_grp0)
    begin
        if ((ap_enable_reg_pp0_iter15 = ap_const_logic_1)) then
            if (((ap_predicate_pred3054_state16 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp0))) then 
                vBarSel_2 <= ap_const_lv8_0;
            elsif (((ap_predicate_pred3048_state16 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
                vBarSel_2 <= add_ln1575_fu_3110_p2;
            else 
                vBarSel_2 <= "XXXXXXXX";
            end if;
        else 
            vBarSel_2 <= "XXXXXXXX";
        end if; 
    end process;


    vBarSel_2_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter15, ap_block_pp0_stage0_11001, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, ap_predicate_pred3048_state16, ap_predicate_pred3054_state16)
    begin
        if ((((ap_enable_reg_pp0_iter15 = ap_const_logic_1) and (ap_predicate_pred3054_state16 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0)) or ((ap_enable_reg_pp0_iter15 = ap_const_logic_1) and (ap_predicate_pred3048_state16 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            vBarSel_2_ap_vld <= ap_const_logic_1;
        else 
            vBarSel_2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    vBarSel_2_loc_1_out_o_assign_proc : process(ap_enable_reg_pp0_iter15, vBarSel_2_loc_1_out_i, ap_block_pp0_stage0, add_ln1575_fu_3110_p2, ap_predicate_pred3048_state16, ap_predicate_pred3054_state16)
    begin
        if (((ap_enable_reg_pp0_iter15 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_predicate_pred3054_state16 = ap_const_boolean_1)) then 
                vBarSel_2_loc_1_out_o <= ap_const_lv8_0;
            elsif ((ap_predicate_pred3048_state16 = ap_const_boolean_1)) then 
                vBarSel_2_loc_1_out_o <= add_ln1575_fu_3110_p2;
            else 
                vBarSel_2_loc_1_out_o <= vBarSel_2_loc_1_out_i;
            end if;
        else 
            vBarSel_2_loc_1_out_o <= vBarSel_2_loc_1_out_i;
        end if; 
    end process;


    vBarSel_2_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter15, ap_block_pp0_stage0_11001, ap_predicate_pred3048_state16, ap_predicate_pred3054_state16)
    begin
        if ((((ap_enable_reg_pp0_iter15 = ap_const_logic_1) and (ap_predicate_pred3054_state16 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter15 = ap_const_logic_1) and (ap_predicate_pred3048_state16 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            vBarSel_2_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            vBarSel_2_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    vBarSel_3_loc_1_out_o_assign_proc : process(ap_enable_reg_pp0_iter15, vBarSel_3_loc_1_out_i, ap_block_pp0_stage0, zext_ln1758_fu_3044_p1, ap_predicate_pred3098_state16, ap_predicate_pred3104_state16)
    begin
        if (((ap_enable_reg_pp0_iter15 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_predicate_pred3104_state16 = ap_const_boolean_1)) then 
                vBarSel_3_loc_1_out_o <= ap_const_lv8_0;
            elsif ((ap_predicate_pred3098_state16 = ap_const_boolean_1)) then 
                vBarSel_3_loc_1_out_o <= zext_ln1758_fu_3044_p1;
            else 
                vBarSel_3_loc_1_out_o <= vBarSel_3_loc_1_out_i;
            end if;
        else 
            vBarSel_3_loc_1_out_o <= vBarSel_3_loc_1_out_i;
        end if; 
    end process;


    vBarSel_3_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter15, ap_block_pp0_stage0_11001, ap_predicate_pred3098_state16, ap_predicate_pred3104_state16)
    begin
        if ((((ap_enable_reg_pp0_iter15 = ap_const_logic_1) and (ap_predicate_pred3104_state16 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter15 = ap_const_logic_1) and (ap_predicate_pred3098_state16 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            vBarSel_3_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            vBarSel_3_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    vBarSel_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter15, ap_block_pp0_stage0_11001, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, ap_predicate_pred3000_state16, ap_predicate_pred3006_state16)
    begin
        if ((((ap_enable_reg_pp0_iter15 = ap_const_logic_1) and (ap_predicate_pred3006_state16 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0)) or ((ap_enable_reg_pp0_iter15 = ap_const_logic_1) and (ap_predicate_pred3000_state16 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            vBarSel_ap_vld <= ap_const_logic_1;
        else 
            vBarSel_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    vBarSel_loc_1_out_o_assign_proc : process(ap_enable_reg_pp0_iter15, vBarSel_loc_1_out_i, ap_block_pp0_stage0, zext_ln1393_fu_3239_p1, ap_predicate_pred3000_state16, ap_predicate_pred3006_state16)
    begin
        if (((ap_enable_reg_pp0_iter15 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_predicate_pred3006_state16 = ap_const_boolean_1)) then 
                vBarSel_loc_1_out_o <= ap_const_lv8_0;
            elsif ((ap_predicate_pred3000_state16 = ap_const_boolean_1)) then 
                vBarSel_loc_1_out_o <= zext_ln1393_fu_3239_p1;
            else 
                vBarSel_loc_1_out_o <= vBarSel_loc_1_out_i;
            end if;
        else 
            vBarSel_loc_1_out_o <= vBarSel_loc_1_out_i;
        end if; 
    end process;


    vBarSel_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter15, ap_block_pp0_stage0_11001, ap_predicate_pred3000_state16, ap_predicate_pred3006_state16)
    begin
        if ((((ap_enable_reg_pp0_iter15 = ap_const_logic_1) and (ap_predicate_pred3006_state16 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter15 = ap_const_logic_1) and (ap_predicate_pred3000_state16 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            vBarSel_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            vBarSel_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    whiYuv_1_address0 <= zext_ln1504_fu_3553_p1(2 - 1 downto 0);

    whiYuv_1_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            whiYuv_1_ce0_local <= ap_const_logic_1;
        else 
            whiYuv_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    whiYuv_address0 <= zext_ln1228_fu_3582_p1(2 - 1 downto 0);

    whiYuv_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            whiYuv_ce0_local <= ap_const_logic_1;
        else 
            whiYuv_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    xor_ln1758_fu_3038_p2 <= (trunc_ln565_6_fu_3030_p1 xor ap_const_lv1_1);
    xor_ln1839_fu_4285_p2 <= (trunc_ln1838_fu_4263_p1 xor tmp_28_fu_4267_p3);
    xor_ln1846_fu_3830_p2 <= (trunc_ln1845_fu_3808_p1 xor tmp_29_fu_3812_p3);
    xor_ln1853_fu_3866_p2 <= (trunc_ln1852_fu_3844_p1 xor tmp_30_fu_3848_p3);
    xor_ln565_1_fu_4066_p2 <= (outpix_50_reg_5053_pp0_iter17_reg xor ap_const_lv1_1);
    xor_ln565_2_fu_3955_p2 <= (outpix_50_reg_5053_pp0_iter17_reg xor ap_const_lv1_1);
    xor_ln565_fu_4125_p2 <= (outpix_50_reg_5053_pp0_iter17_reg xor ap_const_lv1_1);
    xor_ln736_1_fu_2142_p2 <= (icmp_ln736_fu_2136_p2 xor ap_const_lv1_1);
    xor_ln736_fu_2166_p2 <= (ap_const_lv1_1 xor and_ln736_1_fu_2160_p2);
    zext_ln1101_fu_4175_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1101_fu_4169_p2),16));
    zext_ln1144_fu_3602_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter17_phi_ln1144_reg_1548),64));
    zext_ln1165_fu_3597_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter17_phi_ln1165_reg_1537),64));
    zext_ln1186_fu_3592_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter17_phi_ln1186_reg_1526),64));
    zext_ln1207_fu_3587_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter17_phi_ln1207_reg_1515),64));
    zext_ln1228_fu_3582_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter17_phi_ln1228_reg_1504),64));
    zext_ln1250_fu_2481_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_xBar),12));
    zext_ln1257_fu_3432_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1257_fu_3426_p2),8));
    zext_ln1260_fu_3572_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_l_2_out_i),64));
    zext_ln1281_fu_2749_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_9_fu_2739_p4),64));
    zext_ln1285_fu_2766_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_18_fu_2756_p4),64));
    zext_ln1289_fu_2783_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_21_fu_2773_p4),64));
    zext_ln1302_1_fu_3223_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln1302_1_fu_3219_p1),24));
    zext_ln1302_fu_2982_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln1302_fu_2978_p1),23));
    zext_ln1303_fu_4013_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln1303_2_fu_4009_p1),25));
    zext_ln1304_1_fu_3515_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1304_fu_3509_p2),25));
    zext_ln1304_fu_3505_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln1304_2_fu_3501_p1),24));
    zext_ln1347_fu_2000_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_x_4),17));
    zext_ln1355_fu_2994_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln3_reg_5187_pp0_iter13_reg),64));
    zext_ln1359_fu_4615_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(outpix_53_fu_4609_p2),10));
    zext_ln1386_fu_2401_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(yCount),11));
    zext_ln1393_fu_3239_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1393_fu_3233_p2),8));
    zext_ln1412_fu_3273_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1412_fu_3267_p2),8));
    zext_ln1419_1_fu_3558_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tpgTartanBarArray_q0),64));
    zext_ln1419_fu_3412_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln1415_fu_3406_p2),64));
    zext_ln1454_fu_2359_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(yCount_2),11));
    zext_ln1504_fu_3553_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter17_phi_ln1504_reg_1493),64));
    zext_ln1519_fu_3548_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter17_phi_ln1519_reg_1482),64));
    zext_ln1568_fu_2274_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(yCount_3),11));
    zext_ln1593_fu_3146_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1593_fu_3140_p2),8));
    zext_ln1600_1_fu_3478_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln1600_fu_3474_p1),64));
    zext_ln1600_fu_3374_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tBarSel_fu_3368_p2),64));
    zext_ln1758_fu_3044_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln1758_fu_3038_p2),8));
    zext_ln1770_fu_2254_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1770_fu_2248_p2),10));
    zext_ln1775_fu_3078_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1775_fu_3072_p2),8));
    zext_ln1784_1_fu_3458_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(DPtpgBarArray_q0),64));
    zext_ln1784_fu_3339_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln1778_fu_3333_p2),64));
    zext_ln552_1_fu_4346_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1545_fu_4340_p2),16));
    zext_ln552_fu_4502_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1084_fu_4496_p2),16));

    zonePlateVAddr_assign_proc : process(ap_enable_reg_pp0_iter5, shl_i, ap_block_pp0_stage0, add_ln1341_fu_2650_p2, ap_predicate_pred2968_state6, ap_predicate_pred2974_state6, ap_block_pp0_stage0_grp0)
    begin
        if ((ap_enable_reg_pp0_iter5 = ap_const_logic_1)) then
            if (((ap_predicate_pred2974_state6 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp0))) then 
                zonePlateVAddr <= shl_i;
            elsif (((ap_predicate_pred2968_state6 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
                zonePlateVAddr <= add_ln1341_fu_2650_p2;
            else 
                zonePlateVAddr <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            zonePlateVAddr <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    zonePlateVAddr_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, ap_predicate_pred2968_state6, ap_predicate_pred2974_state6)
    begin
        if ((((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_predicate_pred2974_state6 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0)) or ((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_predicate_pred2968_state6 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            zonePlateVAddr_ap_vld <= ap_const_logic_1;
        else 
            zonePlateVAddr_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    zonePlateVAddr_loc_1_out_o_assign_proc : process(ap_enable_reg_pp0_iter5, shl_i, zonePlateVAddr_loc_1_out_i, ap_block_pp0_stage0, add_ln1341_fu_2650_p2, ap_predicate_pred2968_state6, ap_predicate_pred2974_state6)
    begin
        if (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_predicate_pred2974_state6 = ap_const_boolean_1)) then 
                zonePlateVAddr_loc_1_out_o <= shl_i;
            elsif ((ap_predicate_pred2968_state6 = ap_const_boolean_1)) then 
                zonePlateVAddr_loc_1_out_o <= add_ln1341_fu_2650_p2;
            else 
                zonePlateVAddr_loc_1_out_o <= zonePlateVAddr_loc_1_out_i;
            end if;
        else 
            zonePlateVAddr_loc_1_out_o <= zonePlateVAddr_loc_1_out_i;
        end if; 
    end process;


    zonePlateVAddr_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001, ap_predicate_pred2968_state6, ap_predicate_pred2974_state6)
    begin
        if ((((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_predicate_pred2974_state6 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_predicate_pred2968_state6 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            zonePlateVAddr_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            zonePlateVAddr_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

end behav;
