{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Info: Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 173 11/01/2011 SJ Web Edition " "Info: Version 11.1 Build 173 11/01/2011 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 02 22:59:40 2012 " "Info: Processing started: Sun Dec 02 22:59:40 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rubic -c rubic " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off rubic -c rubic" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "y Y rubic.v(98) " "Info (10281): Verilog HDL Declaration information at rubic.v(98): object \"y\" differs only in case from object \"Y\" in the same scope" {  } { { "rubic.v" "" { Text "C:/Users/Kim/Documents/UofT/2nd Year \[1T2 - 1T3\]/1st Semester/ECE241/DesignProject/Design Project - FINALPresentation - nobugs/rubic.v" 98 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "y Y rubic.v(271) " "Info (10281): Verilog HDL Declaration information at rubic.v(271): object \"y\" differs only in case from object \"Y\" in the same scope" {  } { { "rubic.v" "" { Text "C:/Users/Kim/Documents/UofT/2nd Year \[1T2 - 1T3\]/1st Semester/ECE241/DesignProject/Design Project - FINALPresentation - nobugs/rubic.v" 271 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "D d rubic.v(272) " "Info (10281): Verilog HDL Declaration information at rubic.v(272): object \"D\" differs only in case from object \"d\" in the same scope" {  } { { "rubic.v" "" { Text "C:/Users/Kim/Documents/UofT/2nd Year \[1T2 - 1T3\]/1st Semester/ECE241/DesignProject/Design Project - FINALPresentation - nobugs/rubic.v" 272 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "y Y rubic.v(816) " "Info (10281): Verilog HDL Declaration information at rubic.v(816): object \"y\" differs only in case from object \"Y\" in the same scope" {  } { { "rubic.v" "" { Text "C:/Users/Kim/Documents/UofT/2nd Year \[1T2 - 1T3\]/1st Semester/ECE241/DesignProject/Design Project - FINALPresentation - nobugs/rubic.v" 816 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F f rubic.v(814) " "Info (10281): Verilog HDL Declaration information at rubic.v(814): object \"F\" differs only in case from object \"f\" in the same scope" {  } { { "rubic.v" "" { Text "C:/Users/Kim/Documents/UofT/2nd Year \[1T2 - 1T3\]/1st Semester/ECE241/DesignProject/Design Project - FINALPresentation - nobugs/rubic.v" 814 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "y Y rubic.v(1104) " "Info (10281): Verilog HDL Declaration information at rubic.v(1104): object \"y\" differs only in case from object \"Y\" in the same scope" {  } { { "rubic.v" "" { Text "C:/Users/Kim/Documents/UofT/2nd Year \[1T2 - 1T3\]/1st Semester/ECE241/DesignProject/Design Project - FINALPresentation - nobugs/rubic.v" 1104 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rubic.v 7 7 " "Info (12021): Found 7 design units, including 7 entities, in source file rubic.v" { { "Info" "ISGN_ENTITY_NAME" "1 rubic " "Info (12023): Found entity 1: rubic" {  } { { "rubic.v" "" { Text "C:/Users/Kim/Documents/UofT/2nd Year \[1T2 - 1T3\]/1st Semester/ECE241/DesignProject/Design Project - FINALPresentation - nobugs/rubic.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 debounce " "Info (12023): Found entity 2: debounce" {  } { { "rubic.v" "" { Text "C:/Users/Kim/Documents/UofT/2nd Year \[1T2 - 1T3\]/1st Semester/ECE241/DesignProject/Design Project - FINALPresentation - nobugs/rubic.v" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 randomnize " "Info (12023): Found entity 3: randomnize" {  } { { "rubic.v" "" { Text "C:/Users/Kim/Documents/UofT/2nd Year \[1T2 - 1T3\]/1st Semester/ECE241/DesignProject/Design Project - FINALPresentation - nobugs/rubic.v" 202 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 engine " "Info (12023): Found entity 4: engine" {  } { { "rubic.v" "" { Text "C:/Users/Kim/Documents/UofT/2nd Year \[1T2 - 1T3\]/1st Semester/ECE241/DesignProject/Design Project - FINALPresentation - nobugs/rubic.v" 244 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 draw " "Info (12023): Found entity 5: draw" {  } { { "rubic.v" "" { Text "C:/Users/Kim/Documents/UofT/2nd Year \[1T2 - 1T3\]/1st Semester/ECE241/DesignProject/Design Project - FINALPresentation - nobugs/rubic.v" 798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 face " "Info (12023): Found entity 6: face" {  } { { "rubic.v" "" { Text "C:/Users/Kim/Documents/UofT/2nd Year \[1T2 - 1T3\]/1st Semester/ECE241/DesignProject/Design Project - FINALPresentation - nobugs/rubic.v" 1086 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 pix " "Info (12023): Found entity 7: pix" {  } { { "rubic.v" "" { Text "C:/Users/Kim/Documents/UofT/2nd Year \[1T2 - 1T3\]/1st Semester/ECE241/DesignProject/Design Project - FINALPresentation - nobugs/rubic.v" 1281 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "rubic " "Info (12127): Elaborating entity \"rubic\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[13..12\] rubic.v(23) " "Warning (10034): Output port \"LEDR\[13..12\]\" at rubic.v(23) has no driver" {  } { { "rubic.v" "" { Text "C:/Users/Kim/Documents/UofT/2nd Year \[1T2 - 1T3\]/1st Semester/ECE241/DesignProject/Design Project - FINALPresentation - nobugs/rubic.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[10..7\] rubic.v(23) " "Warning (10034): Output port \"LEDR\[10..7\]\" at rubic.v(23) has no driver" {  } { { "rubic.v" "" { Text "C:/Users/Kim/Documents/UofT/2nd Year \[1T2 - 1T3\]/1st Semester/ECE241/DesignProject/Design Project - FINALPresentation - nobugs/rubic.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[0\] rubic.v(23) " "Warning (10034): Output port \"LEDR\[0\]\" at rubic.v(23) has no driver" {  } { { "rubic.v" "" { Text "C:/Users/Kim/Documents/UofT/2nd Year \[1T2 - 1T3\]/1st Semester/ECE241/DesignProject/Design Project - FINALPresentation - nobugs/rubic.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[7..1\] rubic.v(24) " "Warning (10034): Output port \"LEDG\[7..1\]\" at rubic.v(24) has no driver" {  } { { "rubic.v" "" { Text "C:/Users/Kim/Documents/UofT/2nd Year \[1T2 - 1T3\]/1st Semester/ECE241/DesignProject/Design Project - FINALPresentation - nobugs/rubic.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "vga_adapter.v 1 1 " "Warning (12125): Using design file vga_adapter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Info (12023): Found entity 1: vga_adapter" {  } { { "vga_adapter.v" "" { Text "C:/Users/Kim/Documents/UofT/2nd Year \[1T2 - 1T3\]/1st Semester/ECE241/DesignProject/Design Project - FINALPresentation - nobugs/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Info (12128): Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "rubic.v" "VGA" { Text "C:/Users/Kim/Documents/UofT/2nd Year \[1T2 - 1T3\]/1st Semester/ECE241/DesignProject/Design Project - FINALPresentation - nobugs/rubic.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "vga_address_translator.v 1 1 " "Warning (12125): Using design file vga_address_translator.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Info (12023): Found entity 1: vga_address_translator" {  } { { "vga_address_translator.v" "" { Text "C:/Users/Kim/Documents/UofT/2nd Year \[1T2 - 1T3\]/1st Semester/ECE241/DesignProject/Design Project - FINALPresentation - nobugs/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Info (12128): Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter.v" "user_input_translator" { Text "C:/Users/Kim/Documents/UofT/2nd Year \[1T2 - 1T3\]/1st Semester/ECE241/DesignProject/Design Project - FINALPresentation - nobugs/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter.v" "VideoMemory" { Text "C:/Users/Kim/Documents/UofT/2nd Year \[1T2 - 1T3\]/1st Semester/ECE241/DesignProject/Design Project - FINALPresentation - nobugs/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Info (12130): Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter.v" "" { Text "C:/Users/Kim/Documents/UofT/2nd Year \[1T2 - 1T3\]/1st Semester/ECE241/DesignProject/Design Project - FINALPresentation - nobugs/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Info (12133): Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Info (12134): Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Info (12134): Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Info (12134): Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Info (12134): Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Info (12134): Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 19200 " "Info (12134): Parameter \"NUMWORDS_A\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Info (12134): Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 19200 " "Info (12134): Parameter \"NUMWORDS_B\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Info (12134): Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Info (12134): Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Info (12134): Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Info (12134): Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Info (12134): Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Info (12134): Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE rubik_background.mif " "Info (12134): Parameter \"INIT_FILE\" = \"rubik_background.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "vga_adapter.v" "" { Text "C:/Users/Kim/Documents/UofT/2nd Year \[1T2 - 1T3\]/1st Semester/ECE241/DesignProject/Design Project - FINALPresentation - nobugs/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j0h1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_j0h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j0h1 " "Info (12023): Found entity 1: altsyncram_j0h1" {  } { { "db/altsyncram_j0h1.tdf" "" { Text "C:/Users/Kim/Documents/UofT/2nd Year \[1T2 - 1T3\]/1st Semester/ECE241/DesignProject/Design Project - FINALPresentation - nobugs/db/altsyncram_j0h1.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j0h1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_j0h1:auto_generated " "Info (12128): Elaborating entity \"altsyncram_j0h1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_j0h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jqr1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jqr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jqr1 " "Info (12023): Found entity 1: altsyncram_jqr1" {  } { { "db/altsyncram_jqr1.tdf" "" { Text "C:/Users/Kim/Documents/UofT/2nd Year \[1T2 - 1T3\]/1st Semester/ECE241/DesignProject/Design Project - FINALPresentation - nobugs/db/altsyncram_jqr1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jqr1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_j0h1:auto_generated\|altsyncram_jqr1:altsyncram1 " "Info (12128): Elaborating entity \"altsyncram_jqr1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_j0h1:auto_generated\|altsyncram_jqr1:altsyncram1\"" {  } { { "db/altsyncram_j0h1.tdf" "altsyncram1" { Text "C:/Users/Kim/Documents/UofT/2nd Year \[1T2 - 1T3\]/1st Semester/ECE241/DesignProject/Design Project - FINALPresentation - nobugs/db/altsyncram_j0h1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "clocken1 " "Warning (287013): Variable or input pin \"clocken1\" is defined but never used" {  } { { "db/altsyncram_jqr1.tdf" "" { Text "C:/Users/Kim/Documents/UofT/2nd Year \[1T2 - 1T3\]/1st Semester/ECE241/DesignProject/Design Project - FINALPresentation - nobugs/db/altsyncram_jqr1.tdf" 37 2 0 } } { "db/altsyncram_j0h1.tdf" "" { Text "C:/Users/Kim/Documents/UofT/2nd Year \[1T2 - 1T3\]/1st Semester/ECE241/DesignProject/Design Project - FINALPresentation - nobugs/db/altsyncram_j0h1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "vga_adapter.v" "" { Text "C:/Users/Kim/Documents/UofT/2nd Year \[1T2 - 1T3\]/1st Semester/ECE241/DesignProject/Design Project - FINALPresentation - nobugs/vga_adapter.v" 213 0 0 } } { "rubic.v" "" { Text "C:/Users/Kim/Documents/UofT/2nd Year \[1T2 - 1T3\]/1st Semester/ECE241/DesignProject/Design Project - FINALPresentation - nobugs/rubic.v" 63 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used" 0 0 "" 0 -1}
{ "Warning" "WMIO_MIO_MIF_REINITIALIZED_WARNING" "19200 19200 19200 10 " "Warning (113031): 19200 out of 19200 addresses are reinitialized. The latest initialized data will replace the existing data. There are 19200 warnings found, and 10 warnings are reported." { { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "19040 " "Warning (113030): Memory Initialization File address 19040 is reinitialized" {  } { { "C:/Users/Kim/Documents/UofT/2nd Year \[1T2 - 1T3\]/1st Semester/ECE241/DesignProject/Design Project - FINALPresentation - nobugs/rubik_background.mif" "" { Text "C:/Users/Kim/Documents/UofT/2nd Year \[1T2 - 1T3\]/1st Semester/ECE241/DesignProject/Design Project - FINALPresentation - nobugs/rubik_background.mif" 8 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "19041 " "Warning (113030): Memory Initialization File address 19041 is reinitialized" {  } { { "C:/Users/Kim/Documents/UofT/2nd Year \[1T2 - 1T3\]/1st Semester/ECE241/DesignProject/Design Project - FINALPresentation - nobugs/rubik_background.mif" "" { Text "C:/Users/Kim/Documents/UofT/2nd Year \[1T2 - 1T3\]/1st Semester/ECE241/DesignProject/Design Project - FINALPresentation - nobugs/rubik_background.mif" 8 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "19042 " "Warning (113030): Memory Initialization File address 19042 is reinitialized" {  } { { "C:/Users/Kim/Documents/UofT/2nd Year \[1T2 - 1T3\]/1st Semester/ECE241/DesignProject/Design Project - FINALPresentation - nobugs/rubik_background.mif" "" { Text "C:/Users/Kim/Documents/UofT/2nd Year \[1T2 - 1T3\]/1st Semester/ECE241/DesignProject/Design Project - FINALPresentation - nobugs/rubik_background.mif" 8 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "19043 " "Warning (113030): Memory Initialization File address 19043 is reinitialized" {  } { { "C:/Users/Kim/Documents/UofT/2nd Year \[1T2 - 1T3\]/1st Semester/ECE241/DesignProject/Design Project - FINALPresentation - nobugs/rubik_background.mif" "" { Text "C:/Users/Kim/Documents/UofT/2nd Year \[1T2 - 1T3\]/1st Semester/ECE241/DesignProject/Design Project - FINALPresentation - nobugs/rubik_background.mif" 8 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "19044 " "Warning (113030): Memory Initialization File address 19044 is reinitialized" {  } { { "C:/Users/Kim/Documents/UofT/2nd Year \[1T2 - 1T3\]/1st Semester/ECE241/DesignProject/Design Project - FINALPresentation - nobugs/rubik_background.mif" "" { Text "C:/Users/Kim/Documents/UofT/2nd Year \[1T2 - 1T3\]/1st Semester/ECE241/DesignProject/Design Project - FINALPresentation - nobugs/rubik_background.mif" 8 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "19045 " "Warning (113030): Memory Initialization File address 19045 is reinitialized" {  } { { "C:/Users/Kim/Documents/UofT/2nd Year \[1T2 - 1T3\]/1st Semester/ECE241/DesignProject/Design Project - FINALPresentation - nobugs/rubik_background.mif" "" { Text "C:/Users/Kim/Documents/UofT/2nd Year \[1T2 - 1T3\]/1st Semester/ECE241/DesignProject/Design Project - FINALPresentation - nobugs/rubik_background.mif" 8 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "19046 " "Warning (113030): Memory Initialization File address 19046 is reinitialized" {  } { { "C:/Users/Kim/Documents/UofT/2nd Year \[1T2 - 1T3\]/1st Semester/ECE241/DesignProject/Design Project - FINALPresentation - nobugs/rubik_background.mif" "" { Text "C:/Users/Kim/Documents/UofT/2nd Year \[1T2 - 1T3\]/1st Semester/ECE241/DesignProject/Design Project - FINALPresentation - nobugs/rubik_background.mif" 8 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "19047 " "Warning (113030): Memory Initialization File address 19047 is reinitialized" {  } { { "C:/Users/Kim/Documents/UofT/2nd Year \[1T2 - 1T3\]/1st Semester/ECE241/DesignProject/Design Project - FINALPresentation - nobugs/rubik_background.mif" "" { Text "C:/Users/Kim/Documents/UofT/2nd Year \[1T2 - 1T3\]/1st Semester/ECE241/DesignProject/Design Project - FINALPresentation - nobugs/rubik_background.mif" 8 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "19048 " "Warning (113030): Memory Initialization File address 19048 is reinitialized" {  } { { "C:/Users/Kim/Documents/UofT/2nd Year \[1T2 - 1T3\]/1st Semester/ECE241/DesignProject/Design Project - FINALPresentation - nobugs/rubik_background.mif" "" { Text "C:/Users/Kim/Documents/UofT/2nd Year \[1T2 - 1T3\]/1st Semester/ECE241/DesignProject/Design Project - FINALPresentation - nobugs/rubik_background.mif" 8 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "19049 " "Warning (113030): Memory Initialization File address 19049 is reinitialized" {  } { { "C:/Users/Kim/Documents/UofT/2nd Year \[1T2 - 1T3\]/1st Semester/ECE241/DesignProject/Design Project - FINALPresentation - nobugs/rubik_background.mif" "" { Text "C:/Users/Kim/Documents/UofT/2nd Year \[1T2 - 1T3\]/1st Semester/ECE241/DesignProject/Design Project - FINALPresentation - nobugs/rubik_background.mif" 8 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1}  } { { "C:/Users/Kim/Documents/UofT/2nd Year \[1T2 - 1T3\]/1st Semester/ECE241/DesignProject/Design Project - FINALPresentation - nobugs/rubik_background.mif" "" { Text "C:/Users/Kim/Documents/UofT/2nd Year \[1T2 - 1T3\]/1st Semester/ECE241/DesignProject/Design Project - FINALPresentation - nobugs/rubik_background.mif" 1 -1 0 } }  } 0 113031 "%1!u! out of %2!d! addresses are reinitialized. The latest initialized data will replace the existing data. There are %3!u! warnings found, and %4!u! warnings are reported." 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_6oa.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/decode_6oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_6oa " "Info (12023): Found entity 1: decode_6oa" {  } { { "db/decode_6oa.tdf" "" { Text "C:/Users/Kim/Documents/UofT/2nd Year \[1T2 - 1T3\]/1st Semester/ECE241/DesignProject/Design Project - FINALPresentation - nobugs/db/decode_6oa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_6oa vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_j0h1:auto_generated\|altsyncram_jqr1:altsyncram1\|decode_6oa:decode3 " "Info (12128): Elaborating entity \"decode_6oa\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_j0h1:auto_generated\|altsyncram_jqr1:altsyncram1\|decode_6oa:decode3\"" {  } { { "db/altsyncram_jqr1.tdf" "decode3" { Text "C:/Users/Kim/Documents/UofT/2nd Year \[1T2 - 1T3\]/1st Semester/ECE241/DesignProject/Design Project - FINALPresentation - nobugs/db/altsyncram_jqr1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_6oa vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_j0h1:auto_generated\|altsyncram_jqr1:altsyncram1\|decode_6oa:decode_a " "Info (12128): Elaborating entity \"decode_6oa\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_j0h1:auto_generated\|altsyncram_jqr1:altsyncram1\|decode_6oa:decode_a\"" {  } { { "db/altsyncram_jqr1.tdf" "decode_a" { Text "C:/Users/Kim/Documents/UofT/2nd Year \[1T2 - 1T3\]/1st Semester/ECE241/DesignProject/Design Project - FINALPresentation - nobugs/db/altsyncram_jqr1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_hib.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/mux_hib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_hib " "Info (12023): Found entity 1: mux_hib" {  } { { "db/mux_hib.tdf" "" { Text "C:/Users/Kim/Documents/UofT/2nd Year \[1T2 - 1T3\]/1st Semester/ECE241/DesignProject/Design Project - FINALPresentation - nobugs/db/mux_hib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_hib vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_j0h1:auto_generated\|altsyncram_jqr1:altsyncram1\|mux_hib:mux5 " "Info (12128): Elaborating entity \"mux_hib\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_j0h1:auto_generated\|altsyncram_jqr1:altsyncram1\|mux_hib:mux5\"" {  } { { "db/altsyncram_jqr1.tdf" "mux5" { Text "C:/Users/Kim/Documents/UofT/2nd Year \[1T2 - 1T3\]/1st Semester/ECE241/DesignProject/Design Project - FINALPresentation - nobugs/db/altsyncram_jqr1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "vga_pll.v 1 1 " "Warning (12125): Using design file vga_pll.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Info (12023): Found entity 1: vga_pll" {  } { { "vga_pll.v" "" { Text "C:/Users/Kim/Documents/UofT/2nd Year \[1T2 - 1T3\]/1st Semester/ECE241/DesignProject/Design Project - FINALPresentation - nobugs/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Info (12128): Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "vga_adapter.v" "mypll" { Text "C:/Users/Kim/Documents/UofT/2nd Year \[1T2 - 1T3\]/1st Semester/ECE241/DesignProject/Design Project - FINALPresentation - nobugs/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Info (12128): Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_pll.v" "altpll_component" { Text "C:/Users/Kim/Documents/UofT/2nd Year \[1T2 - 1T3\]/1st Semester/ECE241/DesignProject/Design Project - FINALPresentation - nobugs/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Info (12130): Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_pll.v" "" { Text "C:/Users/Kim/Documents/UofT/2nd Year \[1T2 - 1T3\]/1st Semester/ECE241/DesignProject/Design Project - FINALPresentation - nobugs/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Info (12133): Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info (12134): Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info (12134): Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info (12134): Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Info (12134): Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Info (12134): Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Info (12134): Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info (12134): Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info (12134): Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Info (12134): Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Info (12134): Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info (12134): Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "vga_pll.v" "" { Text "C:/Users/Kim/Documents/UofT/2nd Year \[1T2 - 1T3\]/1st Semester/ECE241/DesignProject/Design Project - FINALPresentation - nobugs/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "vga_controller.v 1 1 " "Warning (12125): Using design file vga_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Info (12023): Found entity 1: vga_controller" {  } { { "vga_controller.v" "" { Text "C:/Users/Kim/Documents/UofT/2nd Year \[1T2 - 1T3\]/1st Semester/ECE241/DesignProject/Design Project - FINALPresentation - nobugs/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Info (12128): Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "vga_adapter.v" "controller" { Text "C:/Users/Kim/Documents/UofT/2nd Year \[1T2 - 1T3\]/1st Semester/ECE241/DesignProject/Design Project - FINALPresentation - nobugs/vga_adapter.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "engine engine:e " "Info (12128): Elaborating entity \"engine\" for hierarchy \"engine:e\"" {  } { { "rubic.v" "e" { Text "C:/Users/Kim/Documents/UofT/2nd Year \[1T2 - 1T3\]/1st Semester/ECE241/DesignProject/Design Project - FINALPresentation - nobugs/rubic.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "randomnize engine:e\|randomnize:r " "Info (12128): Elaborating entity \"randomnize\" for hierarchy \"engine:e\|randomnize:r\"" {  } { { "rubic.v" "r" { Text "C:/Users/Kim/Documents/UofT/2nd Year \[1T2 - 1T3\]/1st Semester/ECE241/DesignProject/Design Project - FINALPresentation - nobugs/rubic.v" 786 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw engine:e\|draw:d " "Info (12128): Elaborating entity \"draw\" for hierarchy \"engine:e\|draw:d\"" {  } { { "rubic.v" "d" { Text "C:/Users/Kim/Documents/UofT/2nd Year \[1T2 - 1T3\]/1st Semester/ECE241/DesignProject/Design Project - FINALPresentation - nobugs/rubic.v" 787 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "face engine:e\|draw:d\|face:f " "Info (12128): Elaborating entity \"face\" for hierarchy \"engine:e\|draw:d\|face:f\"" {  } { { "rubic.v" "f" { Text "C:/Users/Kim/Documents/UofT/2nd Year \[1T2 - 1T3\]/1st Semester/ECE241/DesignProject/Design Project - FINALPresentation - nobugs/rubic.v" 1077 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pix engine:e\|draw:d\|face:f\|pix:p " "Info (12128): Elaborating entity \"pix\" for hierarchy \"engine:e\|draw:d\|face:f\|pix:p\"" {  } { { "rubic.v" "p" { Text "C:/Users/Kim/Documents/UofT/2nd Year \[1T2 - 1T3\]/1st Semester/ECE241/DesignProject/Design Project - FINALPresentation - nobugs/rubic.v" 1272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:r1 " "Info (12128): Elaborating entity \"debounce\" for hierarchy \"debounce:r1\"" {  } { { "rubic.v" "r1" { Text "C:/Users/Kim/Documents/UofT/2nd Year \[1T2 - 1T3\]/1st Semester/ECE241/DesignProject/Design Project - FINALPresentation - nobugs/rubic.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning (13024): Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Warning (13410): Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "rubic.v" "" { Text "C:/Users/Kim/Documents/UofT/2nd Year \[1T2 - 1T3\]/1st Semester/ECE241/DesignProject/Design Project - FINALPresentation - nobugs/rubic.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Warning (13410): Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "rubic.v" "" { Text "C:/Users/Kim/Documents/UofT/2nd Year \[1T2 - 1T3\]/1st Semester/ECE241/DesignProject/Design Project - FINALPresentation - nobugs/rubic.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Warning (13410): Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "rubic.v" "" { Text "C:/Users/Kim/Documents/UofT/2nd Year \[1T2 - 1T3\]/1st Semester/ECE241/DesignProject/Design Project - FINALPresentation - nobugs/rubic.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Warning (13410): Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "rubic.v" "" { Text "C:/Users/Kim/Documents/UofT/2nd Year \[1T2 - 1T3\]/1st Semester/ECE241/DesignProject/Design Project - FINALPresentation - nobugs/rubic.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Warning (13410): Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "rubic.v" "" { Text "C:/Users/Kim/Documents/UofT/2nd Year \[1T2 - 1T3\]/1st Semester/ECE241/DesignProject/Design Project - FINALPresentation - nobugs/rubic.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Warning (13410): Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "rubic.v" "" { Text "C:/Users/Kim/Documents/UofT/2nd Year \[1T2 - 1T3\]/1st Semester/ECE241/DesignProject/Design Project - FINALPresentation - nobugs/rubic.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Warning (13410): Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "rubic.v" "" { Text "C:/Users/Kim/Documents/UofT/2nd Year \[1T2 - 1T3\]/1st Semester/ECE241/DesignProject/Design Project - FINALPresentation - nobugs/rubic.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Warning (13410): Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "rubic.v" "" { Text "C:/Users/Kim/Documents/UofT/2nd Year \[1T2 - 1T3\]/1st Semester/ECE241/DesignProject/Design Project - FINALPresentation - nobugs/rubic.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Warning (13410): Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "rubic.v" "" { Text "C:/Users/Kim/Documents/UofT/2nd Year \[1T2 - 1T3\]/1st Semester/ECE241/DesignProject/Design Project - FINALPresentation - nobugs/rubic.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Warning (13410): Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "rubic.v" "" { Text "C:/Users/Kim/Documents/UofT/2nd Year \[1T2 - 1T3\]/1st Semester/ECE241/DesignProject/Design Project - FINALPresentation - nobugs/rubic.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Warning (13410): Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "rubic.v" "" { Text "C:/Users/Kim/Documents/UofT/2nd Year \[1T2 - 1T3\]/1st Semester/ECE241/DesignProject/Design Project - FINALPresentation - nobugs/rubic.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Warning (13410): Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "rubic.v" "" { Text "C:/Users/Kim/Documents/UofT/2nd Year \[1T2 - 1T3\]/1st Semester/ECE241/DesignProject/Design Project - FINALPresentation - nobugs/rubic.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Warning (13410): Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "rubic.v" "" { Text "C:/Users/Kim/Documents/UofT/2nd Year \[1T2 - 1T3\]/1st Semester/ECE241/DesignProject/Design Project - FINALPresentation - nobugs/rubic.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Warning (13410): Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "rubic.v" "" { Text "C:/Users/Kim/Documents/UofT/2nd Year \[1T2 - 1T3\]/1st Semester/ECE241/DesignProject/Design Project - FINALPresentation - nobugs/rubic.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC VCC " "Warning (13410): Pin \"VGA_SYNC\" is stuck at VCC" {  } { { "rubic.v" "" { Text "C:/Users/Kim/Documents/UofT/2nd Year \[1T2 - 1T3\]/1st Semester/ECE241/DesignProject/Design Project - FINALPresentation - nobugs/rubic.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "30 30 " "Info (17049): 30 registers lost all their fanouts during netlist optimizations. The first 30 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce:r7\|y~2 " "Info (17050): Register \"debounce:r7\|y~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce:r7\|y~3 " "Info (17050): Register \"debounce:r7\|y~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce:r8\|y~2 " "Info (17050): Register \"debounce:r8\|y~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce:r8\|y~3 " "Info (17050): Register \"debounce:r8\|y~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce:r6\|y~2 " "Info (17050): Register \"debounce:r6\|y~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce:r6\|y~3 " "Info (17050): Register \"debounce:r6\|y~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce:r5\|y~2 " "Info (17050): Register \"debounce:r5\|y~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce:r5\|y~3 " "Info (17050): Register \"debounce:r5\|y~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce:r4\|y~2 " "Info (17050): Register \"debounce:r4\|y~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce:r4\|y~3 " "Info (17050): Register \"debounce:r4\|y~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce:r3\|y~2 " "Info (17050): Register \"debounce:r3\|y~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce:r3\|y~3 " "Info (17050): Register \"debounce:r3\|y~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce:r2\|y~2 " "Info (17050): Register \"debounce:r2\|y~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce:r2\|y~3 " "Info (17050): Register \"debounce:r2\|y~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce:r1\|y~2 " "Info (17050): Register \"debounce:r1\|y~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debounce:r1\|y~3 " "Info (17050): Register \"debounce:r1\|y~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "engine:e\|y~2 " "Info (17050): Register \"engine:e\|y~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "engine:e\|y~3 " "Info (17050): Register \"engine:e\|y~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "engine:e\|y~4 " "Info (17050): Register \"engine:e\|y~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "engine:e\|y~5 " "Info (17050): Register \"engine:e\|y~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "engine:e\|draw:d\|y~2 " "Info (17050): Register \"engine:e\|draw:d\|y~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "engine:e\|draw:d\|y~3 " "Info (17050): Register \"engine:e\|draw:d\|y~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "engine:e\|draw:d\|y~4 " "Info (17050): Register \"engine:e\|draw:d\|y~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "engine:e\|draw:d\|y~5 " "Info (17050): Register \"engine:e\|draw:d\|y~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "engine:e\|draw:d\|face:f\|y~2 " "Info (17050): Register \"engine:e\|draw:d\|face:f\|y~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "engine:e\|draw:d\|face:f\|y~3 " "Info (17050): Register \"engine:e\|draw:d\|face:f\|y~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "engine:e\|draw:d\|face:f\|y~4 " "Info (17050): Register \"engine:e\|draw:d\|face:f\|y~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "engine:e\|draw:d\|face:f\|y~5 " "Info (17050): Register \"engine:e\|draw:d\|face:f\|y~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "engine:e\|randomnize:r\|B_out\[5\] " "Info (17050): Register \"engine:e\|randomnize:r\|B_out\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "engine:e\|randomnize:r\|counter\[5\] " "Info (17050): Register \"engine:e\|randomnize:r\|counter\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Info (17016): Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "y\[2\] " "Info (17048): Logic cell \"y\[2\]\"" {  } { { "rubic.v" "y\[2\]" { Text "C:/Users/Kim/Documents/UofT/2nd Year \[1T2 - 1T3\]/1st Semester/ECE241/DesignProject/Design Project - FINALPresentation - nobugs/rubic.v" 41 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "y\[1\] " "Info (17048): Logic cell \"y\[1\]\"" {  } { { "rubic.v" "y\[1\]" { Text "C:/Users/Kim/Documents/UofT/2nd Year \[1T2 - 1T3\]/1st Semester/ECE241/DesignProject/Design Project - FINALPresentation - nobugs/rubic.v" 41 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "y\[0\] " "Info (17048): Logic cell \"y\[0\]\"" {  } { { "rubic.v" "y\[0\]" { Text "C:/Users/Kim/Documents/UofT/2nd Year \[1T2 - 1T3\]/1st Semester/ECE241/DesignProject/Design Project - FINALPresentation - nobugs/rubic.v" 41 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "x\[7\] " "Info (17048): Logic cell \"x\[7\]\"" {  } { { "rubic.v" "x\[7\]" { Text "C:/Users/Kim/Documents/UofT/2nd Year \[1T2 - 1T3\]/1st Semester/ECE241/DesignProject/Design Project - FINALPresentation - nobugs/rubic.v" 40 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "x\[0\] " "Info (17048): Logic cell \"x\[0\]\"" {  } { { "rubic.v" "x\[0\]" { Text "C:/Users/Kim/Documents/UofT/2nd Year \[1T2 - 1T3\]/1st Semester/ECE241/DesignProject/Design Project - FINALPresentation - nobugs/rubic.v" 40 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "x\[1\] " "Info (17048): Logic cell \"x\[1\]\"" {  } { { "rubic.v" "x\[1\]" { Text "C:/Users/Kim/Documents/UofT/2nd Year \[1T2 - 1T3\]/1st Semester/ECE241/DesignProject/Design Project - FINALPresentation - nobugs/rubic.v" 40 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "x\[2\] " "Info (17048): Logic cell \"x\[2\]\"" {  } { { "rubic.v" "x\[2\]" { Text "C:/Users/Kim/Documents/UofT/2nd Year \[1T2 - 1T3\]/1st Semester/ECE241/DesignProject/Design Project - FINALPresentation - nobugs/rubic.v" 40 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Kim/Documents/UofT/2nd Year \[1T2 - 1T3\]/1st Semester/ECE241/DesignProject/Design Project - FINALPresentation - nobugs/rubic.map.smsg " "Info (144001): Generated suppressed messages file C:/Users/Kim/Documents/UofT/2nd Year \[1T2 - 1T3\]/1st Semester/ECE241/DesignProject/Design Project - FINALPresentation - nobugs/rubic.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info (16010): Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|pll " "Info (16011): Adding node \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|pll\"" {  } {  } 0 16011 "Adding node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Warning (21074): Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "Warning (15610): No output dependent on input pin \"KEY\[0\]\"" {  } { { "rubic.v" "" { Text "C:/Users/Kim/Documents/UofT/2nd Year \[1T2 - 1T3\]/1st Semester/ECE241/DesignProject/Design Project - FINALPresentation - nobugs/rubic.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "Warning (15610): No output dependent on input pin \"KEY\[1\]\"" {  } { { "rubic.v" "" { Text "C:/Users/Kim/Documents/UofT/2nd Year \[1T2 - 1T3\]/1st Semester/ECE241/DesignProject/Design Project - FINALPresentation - nobugs/rubic.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "Warning (15610): No output dependent on input pin \"KEY\[2\]\"" {  } { { "rubic.v" "" { Text "C:/Users/Kim/Documents/UofT/2nd Year \[1T2 - 1T3\]/1st Semester/ECE241/DesignProject/Design Project - FINALPresentation - nobugs/rubic.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "Warning (15610): No output dependent on input pin \"KEY\[3\]\"" {  } { { "rubic.v" "" { Text "C:/Users/Kim/Documents/UofT/2nd Year \[1T2 - 1T3\]/1st Semester/ECE241/DesignProject/Design Project - FINALPresentation - nobugs/rubic.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "Warning (15610): No output dependent on input pin \"SW\[1\]\"" {  } { { "rubic.v" "" { Text "C:/Users/Kim/Documents/UofT/2nd Year \[1T2 - 1T3\]/1st Semester/ECE241/DesignProject/Design Project - FINALPresentation - nobugs/rubic.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "Warning (15610): No output dependent on input pin \"SW\[2\]\"" {  } { { "rubic.v" "" { Text "C:/Users/Kim/Documents/UofT/2nd Year \[1T2 - 1T3\]/1st Semester/ECE241/DesignProject/Design Project - FINALPresentation - nobugs/rubic.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "Warning (15610): No output dependent on input pin \"SW\[3\]\"" {  } { { "rubic.v" "" { Text "C:/Users/Kim/Documents/UofT/2nd Year \[1T2 - 1T3\]/1st Semester/ECE241/DesignProject/Design Project - FINALPresentation - nobugs/rubic.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "Warning (15610): No output dependent on input pin \"SW\[4\]\"" {  } { { "rubic.v" "" { Text "C:/Users/Kim/Documents/UofT/2nd Year \[1T2 - 1T3\]/1st Semester/ECE241/DesignProject/Design Project - FINALPresentation - nobugs/rubic.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "Warning (15610): No output dependent on input pin \"SW\[5\]\"" {  } { { "rubic.v" "" { Text "C:/Users/Kim/Documents/UofT/2nd Year \[1T2 - 1T3\]/1st Semester/ECE241/DesignProject/Design Project - FINALPresentation - nobugs/rubic.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "Warning (15610): No output dependent on input pin \"SW\[6\]\"" {  } { { "rubic.v" "" { Text "C:/Users/Kim/Documents/UofT/2nd Year \[1T2 - 1T3\]/1st Semester/ECE241/DesignProject/Design Project - FINALPresentation - nobugs/rubic.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "Warning (15610): No output dependent on input pin \"SW\[7\]\"" {  } { { "rubic.v" "" { Text "C:/Users/Kim/Documents/UofT/2nd Year \[1T2 - 1T3\]/1st Semester/ECE241/DesignProject/Design Project - FINALPresentation - nobugs/rubic.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "Warning (15610): No output dependent on input pin \"SW\[8\]\"" {  } { { "rubic.v" "" { Text "C:/Users/Kim/Documents/UofT/2nd Year \[1T2 - 1T3\]/1st Semester/ECE241/DesignProject/Design Project - FINALPresentation - nobugs/rubic.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "Warning (15610): No output dependent on input pin \"SW\[9\]\"" {  } { { "rubic.v" "" { Text "C:/Users/Kim/Documents/UofT/2nd Year \[1T2 - 1T3\]/1st Semester/ECE241/DesignProject/Design Project - FINALPresentation - nobugs/rubic.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "Warning (15610): No output dependent on input pin \"SW\[10\]\"" {  } { { "rubic.v" "" { Text "C:/Users/Kim/Documents/UofT/2nd Year \[1T2 - 1T3\]/1st Semester/ECE241/DesignProject/Design Project - FINALPresentation - nobugs/rubic.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1124 " "Info (21057): Implemented 1124 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Info (21058): Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "61 " "Info (21059): Implemented 61 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1024 " "Info (21061): Implemented 1024 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "15 " "Info (21064): Implemented 15 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info (21065): Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "" 0 -1}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 53 s Quartus II 32-bit " "Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 53 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "326 " "Info: Peak virtual memory: 326 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 02 22:59:49 2012 " "Info: Processing ended: Sun Dec 02 22:59:49 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Info: Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
