Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Mon Dec  7 01:07:32 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/NonUniformILP/fir_SAM_NonUniformILP_151_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.326ns  (required time - arrival time)
  Source:                 SharedReg977_instance/s18_reg_c/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            SharedReg282_instance/Y_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.378ns  (logic 0.130ns (3.848%)  route 3.248ns (96.152%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 6.721 - 4.000 ) 
    Source Clock Delay      (SCD):    3.394ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.359ns (routing 0.548ns, distribution 1.811ns)
  Clock Net Delay (Destination): 1.980ns (routing 0.499ns, distribution 1.481ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BC10                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BC10                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.659     0.659 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.659    clk_IBUF_inst/OUT
    BC10                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.348     1.007    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=91539, routed)       2.359     3.394    SharedReg977_instance/clk
    SLR Crossing[1->2]   
    SLICE_X147Y676       FDCE                                         r  SharedReg977_instance/s18_reg_c/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y676       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.473 r  SharedReg977_instance/s18_reg_c/Q
                         net (fo=186, routed)         3.197     6.670    SharedReg282_instance/s18_reg_c
    SLICE_X120Y605       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051     6.721 r  SharedReg282_instance/s18_reg_gate__28/O
                         net (fo=1, routed)           0.051     6.772    SharedReg282_instance/s18_reg_gate__28_n_0
    SLICE_X120Y605       FDCE                                         r  SharedReg282_instance/Y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    BC10                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    BC10                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.408     4.408 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.408    clk_IBUF_inst/OUT
    BC10                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.408 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.309     4.717    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.741 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=91539, routed)       1.980     6.721    SharedReg282_instance/clk
    SLR Crossing[1->2]   
    SLICE_X120Y605       FDCE                                         r  SharedReg282_instance/Y_reg[4]/C
                         clock pessimism              0.387     7.108    
                         clock uncertainty           -0.035     7.073    
    SLICE_X120Y605       FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.025     7.098    SharedReg282_instance/Y_reg[4]
  -------------------------------------------------------------------
                         required time                          7.098    
                         arrival time                          -6.772    
  -------------------------------------------------------------------
                         slack                                  0.326    




