
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.282079                       # Number of seconds simulated
sim_ticks                                282079491500                       # Number of ticks simulated
final_tick                               282079491500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 184609                       # Simulator instruction rate (inst/s)
host_op_rate                                   208876                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              122664607                       # Simulator tick rate (ticks/s)
host_mem_usage                                 655640                       # Number of bytes of host memory used
host_seconds                                  2299.60                       # Real time elapsed on the host
yang_insts                                  480331562                       # Number of instructions simulated
sim_insts                                   424527373                       # Number of instructions simulated
sim_ops                                     480331562                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst         5395776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       183971904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          189367680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      5395776                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5395776                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     35091008                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        35091008                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            84309                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          2874561                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2958870                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        548297                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             548297                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           19128565                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          652198793                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             671327359                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      19128565                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         19128565                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       124401132                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            124401132                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       124401132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          19128565                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         652198793                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            795728491                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     2958870                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     548297                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2958870                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   548297                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              189180544                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  187136                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                35069888                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               189367680                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             35091008                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   2924                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   312                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            1                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            179462                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            213580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            179776                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            179591                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            183246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            179711                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            177646                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            194319                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            178753                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            182628                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           177743                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           177672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           179582                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           181957                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           178822                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           211458                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             33529                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             33876                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             33547                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             33487                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             37281                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             33997                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             33801                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             33981                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             34057                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             37098                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            33180                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            33332                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            33743                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            35034                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            34106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            33918                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  282079445000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2958870                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               548297                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2759456                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  146960                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   49444                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      72                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  31133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  33845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  33920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  33931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  34462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  34187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  34328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  34061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  34956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  34248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  34107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  34364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  33984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  34052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  33936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  33925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       379200                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    591.368776                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   348.583087                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   433.243915                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       109205     28.80%     28.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        27161      7.16%     35.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        20172      5.32%     41.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        11454      3.02%     44.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        15527      4.09%     48.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         9537      2.52%     50.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         7969      2.10%     53.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         8407      2.22%     55.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       169768     44.77%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       379200                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        33923                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      86.918639                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.500626                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2081.166650                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191        33888     99.90%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-16383            4      0.01%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-24575            6      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-32767            2      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-40959            3      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40960-49151            1      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::49152-57343            2      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::57344-65535            2      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::65536-73727            1      0.00%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::73728-81919            9      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::81920-90111            4      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::172032-180223            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         33923                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        33923                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.153259                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.144732                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.544852                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            31278     92.20%     92.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              341      1.01%     93.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2081      6.13%     99.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              199      0.59%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               21      0.06%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         33923                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  20523739750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             75947727250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                14779730000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      6943.21                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25693.21                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       670.66                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       124.33                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    671.33                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    124.40                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.21                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.24                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.97                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.13                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.44                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  2625392                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  499307                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.82                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.12                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      80429.43                       # Average gap between requests
system.mem_ctrls.pageHitRate                    89.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               1454589360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                793674750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             11600417400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             1772273520                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          18423603120                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         104620112775                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy          77471614500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           216136285425                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            766.243085                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 127365032250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    9419020000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  145288700250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               1411905600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                770385000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             11454768000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             1778552640                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          18423603120                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         104015284920                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy          78002165250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           215856664530                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            765.251777                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 128192400750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    9419020000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  144461955750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu.branchPred.lookups                59873141                       # Number of BP lookups
system.cpu.branchPred.condPredicted          26060639                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1548351                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             31332403                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                30979447                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.873511                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                15734747                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect             493557                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.num_syscalls                  309                       # Number of system calls
system.cpu.numCycles                        564158984                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.pmu.TopDownAnalysis_0::FrontEnd    43.714458     43.71%     43.71% # Top down analysis
system.cpu.pmu.TopDownAnalysis_0::BadSpecu     4.572464      4.57%     48.29% # Top down analysis
system.cpu.pmu.TopDownAnalysis_0::Retiring     9.844864      9.84%     58.13% # Top down analysis
system.cpu.pmu.TopDownAnalysis_0::BackEnd    41.868214     41.87%    100.00% # Top down analysis
system.cpu.pmu.TopDownAnalysis_0::total           100                       # Top down analysis
system.cpu.pmu.TopDownAnalysis_1::FrontEnd    36.530987     36.53%     36.53% # Top down analysis
system.cpu.pmu.TopDownAnalysis_1::BadSpecu     3.585791      3.59%     40.12% # Top down analysis
system.cpu.pmu.TopDownAnalysis_1::Retiring    11.041225     11.04%     51.16% # Top down analysis
system.cpu.pmu.TopDownAnalysis_1::BackEnd    48.841995     48.84%    100.00% # Top down analysis
system.cpu.pmu.TopDownAnalysis_1::total     99.999998                       # Top down analysis
system.cpu.pmu.TopDownAnalysis_2::FrontEnd    22.240946     22.24%     22.24% # Top down analysis
system.cpu.pmu.TopDownAnalysis_2::BadSpecu     0.554160      0.55%     22.80% # Top down analysis
system.cpu.pmu.TopDownAnalysis_2::Retiring     7.916092      7.92%     30.71% # Top down analysis
system.cpu.pmu.TopDownAnalysis_2::BackEnd    69.288803     69.29%    100.00% # Top down analysis
system.cpu.pmu.TopDownAnalysis_2::total    100.000000                       # Top down analysis
system.cpu.pmu.TopDownAnalysis_3::FrontEnd    29.214350     29.21%     29.21% # Top down analysis
system.cpu.pmu.TopDownAnalysis_3::BadSpecu     0.610529      0.61%     29.82% # Top down analysis
system.cpu.pmu.TopDownAnalysis_3::Retiring     8.668331      8.67%     38.49% # Top down analysis
system.cpu.pmu.TopDownAnalysis_3::BackEnd    61.506790     61.51%    100.00% # Top down analysis
system.cpu.pmu.TopDownAnalysis_3::total    100.000000                       # Top down analysis
system.cpu.pmu.TopDownAnalysis_4::FrontEnd            0                       # Top down analysis
system.cpu.pmu.TopDownAnalysis_4::BadSpecu            0                       # Top down analysis
system.cpu.pmu.TopDownAnalysis_4::Retiring            0                       # Top down analysis
system.cpu.pmu.TopDownAnalysis_4::BackEnd            0                       # Top down analysis
system.cpu.pmu.TopDownAnalysis_4::total             0                       # Top down analysis
system.cpu.pmu.TopDownAnalysis_5::FrontEnd            0                       # Top down analysis
system.cpu.pmu.TopDownAnalysis_5::BadSpecu            0                       # Top down analysis
system.cpu.pmu.TopDownAnalysis_5::Retiring            0                       # Top down analysis
system.cpu.pmu.TopDownAnalysis_5::BackEnd            0                       # Top down analysis
system.cpu.pmu.TopDownAnalysis_5::total             0                       # Top down analysis
system.cpu.pmu.TopDownAnalysis_6::FrontEnd            0                       # Top down analysis
system.cpu.pmu.TopDownAnalysis_6::BadSpecu            0                       # Top down analysis
system.cpu.pmu.TopDownAnalysis_6::Retiring            0                       # Top down analysis
system.cpu.pmu.TopDownAnalysis_6::BackEnd            0                       # Top down analysis
system.cpu.pmu.TopDownAnalysis_6::total             0                       # Top down analysis
system.cpu.pmu.TopDownAnalysis_7::FrontEnd    32.020485     32.02%     32.02% # Top down analysis
system.cpu.pmu.TopDownAnalysis_7::BadSpecu     2.224697      2.22%     34.25% # Top down analysis
system.cpu.pmu.TopDownAnalysis_7::Retiring     9.485060      9.49%     43.73% # Top down analysis
system.cpu.pmu.TopDownAnalysis_7::BackEnd    56.269760     56.27%    100.00% # Top down analysis
system.cpu.pmu.TopDownAnalysis_7::total    100.000002                       # Top down analysis
system.cpu.pmu.TopDownAnalysis::total      500.000001      0.00%      0.00% # Top down analysis
system.cpu.pmu.FrontEndLevel_0::Latency     170536448     44.11%     44.11% # Front end level 
system.cpu.pmu.FrontEndLevel_0::Bandwidth    127632515     33.02%     77.13% # Front end level 
system.cpu.pmu.FrontEndLevel_0::UsefulSlots     88413795     22.87%    100.00% # Front end level 
system.cpu.pmu.FrontEndLevel_0::total       386582758                       # Front end level 
system.cpu.pmu.FrontEndLevel_1::Latency     463423287     44.54%     44.54% # Front end level 
system.cpu.pmu.FrontEndLevel_1::Bandwidth    342151960     32.89%     77.43% # Front end level 
system.cpu.pmu.FrontEndLevel_1::UsefulSlots    234845818     22.57%    100.00% # Front end level 
system.cpu.pmu.FrontEndLevel_1::total      1040421065                       # Front end level 
system.cpu.pmu.FrontEndLevel_2::Latency     192573062     45.62%     45.62% # Front end level 
system.cpu.pmu.FrontEndLevel_2::Bandwidth    127701110     30.25%     75.88% # Front end level 
system.cpu.pmu.FrontEndLevel_2::UsefulSlots    101812357     24.12%    100.00% # Front end level 
system.cpu.pmu.FrontEndLevel_2::total       422086529                       # Front end level 
system.cpu.pmu.FrontEndLevel_3::Latency     175559347     43.41%     43.41% # Front end level 
system.cpu.pmu.FrontEndLevel_3::Bandwidth    133149130     32.92%     76.33% # Front end level 
system.cpu.pmu.FrontEndLevel_3::UsefulSlots     95736082     23.67%    100.00% # Front end level 
system.cpu.pmu.FrontEndLevel_3::total       404444559                       # Front end level 
system.cpu.pmu.FrontEndLevel_4::Latency             0                       # Front end level 
system.cpu.pmu.FrontEndLevel_4::Bandwidth            0                       # Front end level 
system.cpu.pmu.FrontEndLevel_4::UsefulSlots            0                       # Front end level 
system.cpu.pmu.FrontEndLevel_4::total               0                       # Front end level 
system.cpu.pmu.FrontEndLevel_5::Latency             0                       # Front end level 
system.cpu.pmu.FrontEndLevel_5::Bandwidth            0                       # Front end level 
system.cpu.pmu.FrontEndLevel_5::UsefulSlots            0                       # Front end level 
system.cpu.pmu.FrontEndLevel_5::total               0                       # Front end level 
system.cpu.pmu.FrontEndLevel_6::Latency             0                       # Front end level 
system.cpu.pmu.FrontEndLevel_6::Bandwidth            0                       # Front end level 
system.cpu.pmu.FrontEndLevel_6::UsefulSlots            0                       # Front end level 
system.cpu.pmu.FrontEndLevel_6::total               0                       # Front end level 
system.cpu.pmu.FrontEndLevel_7::Latency             0                       # Front end level 
system.cpu.pmu.FrontEndLevel_7::Bandwidth            0                       # Front end level 
system.cpu.pmu.FrontEndLevel_7::UsefulSlots            0                       # Front end level 
system.cpu.pmu.FrontEndLevel_7::total               0                       # Front end level 
system.cpu.pmu.FrontEndLevel::total        2253534911      0.00%      0.00% # Front end level 
system.cpu.pmu.CommitCycles_0::CWlimit        1726589      2.18%      2.18% # Commit cycles
system.cpu.pmu.CommitCycles_0::ROBempty      11073051     13.99%     16.17% # Commit cycles
system.cpu.pmu.CommitCycles_0::Block_ld      23616618     29.84%     46.01% # Commit cycles
system.cpu.pmu.CommitCycles_0::Block_st       6558045      8.29%     54.30% # Commit cycles
system.cpu.pmu.CommitCycles_0::Block_ctrl       657561      0.83%     55.13% # Commit cycles
system.cpu.pmu.CommitCycles_0::Block_alu      5020826      6.34%     61.48% # Commit cycles
system.cpu.pmu.CommitCycles_0::Unblock       30487332     38.52%    100.00% # Commit cycles
system.cpu.pmu.CommitCycles_0::total         79140022                       # Commit cycles
system.cpu.pmu.CommitCycles_1::CWlimit        4092345      2.04%      2.04% # Commit cycles
system.cpu.pmu.CommitCycles_1::ROBempty       5152144      2.56%      4.60% # Commit cycles
system.cpu.pmu.CommitCycles_1::Block_ld      85669521     42.64%     47.24% # Commit cycles
system.cpu.pmu.CommitCycles_1::Block_st       3271576      1.63%     48.87% # Commit cycles
system.cpu.pmu.CommitCycles_1::Block_ctrl        74305      0.04%     48.90% # Commit cycles
system.cpu.pmu.CommitCycles_1::Block_alu     18939844      9.43%     58.33% # Commit cycles
system.cpu.pmu.CommitCycles_1::Unblock       83731256     41.67%    100.00% # Commit cycles
system.cpu.pmu.CommitCycles_1::total        200930991                       # Commit cycles
system.cpu.pmu.CommitCycles_2::CWlimit        5818192      3.87%      3.87% # Commit cycles
system.cpu.pmu.CommitCycles_2::ROBempty        325864      0.22%      4.09% # Commit cycles
system.cpu.pmu.CommitCycles_2::Block_ld     106744364     71.02%     75.11% # Commit cycles
system.cpu.pmu.CommitCycles_2::Block_st       1711969      1.14%     76.25% # Commit cycles
system.cpu.pmu.CommitCycles_2::Block_ctrl           29      0.00%     76.25% # Commit cycles
system.cpu.pmu.CommitCycles_2::Block_alu      6772339      4.51%     80.76% # Commit cycles
system.cpu.pmu.CommitCycles_2::Unblock       28918817     19.24%    100.00% # Commit cycles
system.cpu.pmu.CommitCycles_2::total        150291574                       # Commit cycles
system.cpu.pmu.CommitCycles_3::CWlimit        4081898      3.16%      3.16% # Commit cycles
system.cpu.pmu.CommitCycles_3::ROBempty         48984      0.04%      3.20% # Commit cycles
system.cpu.pmu.CommitCycles_3::Block_ld      83754120     64.93%     68.13% # Commit cycles
system.cpu.pmu.CommitCycles_3::Block_st       1052457      0.82%     68.95% # Commit cycles
system.cpu.pmu.CommitCycles_3::Block_ctrl          184      0.00%     68.95% # Commit cycles
system.cpu.pmu.CommitCycles_3::Block_alu      2155888      1.67%     70.62% # Commit cycles
system.cpu.pmu.CommitCycles_3::Unblock       37901964     29.38%    100.00% # Commit cycles
system.cpu.pmu.CommitCycles_3::total        128995495                       # Commit cycles
system.cpu.pmu.CommitCycles_4::CWlimit              0                       # Commit cycles
system.cpu.pmu.CommitCycles_4::ROBempty             0                       # Commit cycles
system.cpu.pmu.CommitCycles_4::Block_ld             0                       # Commit cycles
system.cpu.pmu.CommitCycles_4::Block_st             0                       # Commit cycles
system.cpu.pmu.CommitCycles_4::Block_ctrl            0                       # Commit cycles
system.cpu.pmu.CommitCycles_4::Block_alu            0                       # Commit cycles
system.cpu.pmu.CommitCycles_4::Unblock              0                       # Commit cycles
system.cpu.pmu.CommitCycles_4::total                0                       # Commit cycles
system.cpu.pmu.CommitCycles_5::CWlimit              0                       # Commit cycles
system.cpu.pmu.CommitCycles_5::ROBempty             0                       # Commit cycles
system.cpu.pmu.CommitCycles_5::Block_ld             0                       # Commit cycles
system.cpu.pmu.CommitCycles_5::Block_st             0                       # Commit cycles
system.cpu.pmu.CommitCycles_5::Block_ctrl            0                       # Commit cycles
system.cpu.pmu.CommitCycles_5::Block_alu            0                       # Commit cycles
system.cpu.pmu.CommitCycles_5::Unblock              0                       # Commit cycles
system.cpu.pmu.CommitCycles_5::total                0                       # Commit cycles
system.cpu.pmu.CommitCycles_6::CWlimit              0                       # Commit cycles
system.cpu.pmu.CommitCycles_6::ROBempty             0                       # Commit cycles
system.cpu.pmu.CommitCycles_6::Block_ld             0                       # Commit cycles
system.cpu.pmu.CommitCycles_6::Block_st             0                       # Commit cycles
system.cpu.pmu.CommitCycles_6::Block_ctrl            0                       # Commit cycles
system.cpu.pmu.CommitCycles_6::Block_alu            0                       # Commit cycles
system.cpu.pmu.CommitCycles_6::Unblock              0                       # Commit cycles
system.cpu.pmu.CommitCycles_6::total                0                       # Commit cycles
system.cpu.pmu.CommitCycles_7::CWlimit              0                       # Commit cycles
system.cpu.pmu.CommitCycles_7::ROBempty             0                       # Commit cycles
system.cpu.pmu.CommitCycles_7::Block_ld             0                       # Commit cycles
system.cpu.pmu.CommitCycles_7::Block_st             0                       # Commit cycles
system.cpu.pmu.CommitCycles_7::Block_ctrl            0                       # Commit cycles
system.cpu.pmu.CommitCycles_7::Block_alu            0                       # Commit cycles
system.cpu.pmu.CommitCycles_7::Unblock              0                       # Commit cycles
system.cpu.pmu.CommitCycles_7::total                0                       # Commit cycles
system.cpu.pmu.CommitCycles::total          559358082      0.00%      0.00% # Commit cycles
system.cpu.pmu.numCycles::0                  79206049     14.16%     14.16% # pmu working cycles for power
system.cpu.pmu.numCycles::1                 200931010     35.92%     50.08% # pmu working cycles for power
system.cpu.pmu.numCycles::2                 150291603     26.87%     76.94% # pmu working cycles for power
system.cpu.pmu.numCycles::3                 128995718     23.06%    100.00% # pmu working cycles for power
system.cpu.pmu.numCycles::4                         0      0.00%    100.00% # pmu working cycles for power
system.cpu.pmu.numCycles::5                         0      0.00%    100.00% # pmu working cycles for power
system.cpu.pmu.numCycles::6                         0      0.00%    100.00% # pmu working cycles for power
system.cpu.pmu.numCycles::7                         0      0.00%    100.00% # pmu working cycles for power
system.cpu.pmu.idleCycles::0                    66027     99.59%     99.59% # pmu idleCycles for power
system.cpu.pmu.idleCycles::1                       19      0.03%     99.62% # pmu idleCycles for power
system.cpu.pmu.idleCycles::2                       29      0.04%     99.66% # pmu idleCycles for power
system.cpu.pmu.idleCycles::3                      223      0.34%    100.00% # pmu idleCycles for power
system.cpu.pmu.idleCycles::4                        0      0.00%    100.00% # pmu idleCycles for power
system.cpu.pmu.idleCycles::5                        0      0.00%    100.00% # pmu idleCycles for power
system.cpu.pmu.idleCycles::6                        0      0.00%    100.00% # pmu idleCycles for power
system.cpu.pmu.idleCycles::7                        0      0.00%    100.00% # pmu idleCycles for power
system.cpu.pmu.iqInstsIssued::0              80728469     16.12%     16.12% # pmu iqInstsIssued for power
system.cpu.pmu.iqInstsIssued::1             222545141     44.44%     60.56% # pmu iqInstsIssued for power
system.cpu.pmu.iqInstsIssued::2             101780689     20.33%     80.89% # pmu iqInstsIssued for power
system.cpu.pmu.iqInstsIssued::3              95692210     19.11%    100.00% # pmu iqInstsIssued for power
system.cpu.pmu.iqInstsIssued::4                     0      0.00%    100.00% # pmu iqInstsIssued for power
system.cpu.pmu.iqInstsIssued::5                     0      0.00%    100.00% # pmu iqInstsIssued for power
system.cpu.pmu.iqInstsIssued::6                     0      0.00%    100.00% # pmu iqInstsIssued for power
system.cpu.pmu.iqInstsIssued::7                     0      0.00%    100.00% # pmu iqInstsIssued for power
system.cpu.pmu.fu_instructions_0::0          44035374     57.06%     57.06% # pmu fu_instructions for power
system.cpu.pmu.fu_instructions_0::1                 0      0.00%     57.06% # pmu fu_instructions for power
system.cpu.pmu.fu_instructions_0::2          19157841     24.82%     81.88% # pmu fu_instructions for power
system.cpu.pmu.fu_instructions_0::3          13984849     18.12%    100.00% # pmu fu_instructions for power
system.cpu.pmu.fu_instructions_0::total      77178064                       # pmu fu_instructions for power
system.cpu.pmu.fu_instructions_1::0         104983875     50.79%     50.79% # pmu fu_instructions for power
system.cpu.pmu.fu_instructions_1::1                 0      0.00%     50.79% # pmu fu_instructions for power
system.cpu.pmu.fu_instructions_1::2          69425965     33.59%     84.38% # pmu fu_instructions for power
system.cpu.pmu.fu_instructions_1::3          32287425     15.62%    100.00% # pmu fu_instructions for power
system.cpu.pmu.fu_instructions_1::total     206697265                       # pmu fu_instructions for power
system.cpu.pmu.fu_instructions_2::0          61020041     61.78%     61.78% # pmu fu_instructions for power
system.cpu.pmu.fu_instructions_2::1                 0      0.00%     61.78% # pmu fu_instructions for power
system.cpu.pmu.fu_instructions_2::2          27615760     27.96%     89.74% # pmu fu_instructions for power
system.cpu.pmu.fu_instructions_2::3          10131154     10.26%    100.00% # pmu fu_instructions for power
system.cpu.pmu.fu_instructions_2::total      98766955                       # pmu fu_instructions for power
system.cpu.pmu.fu_instructions_3::0          64088781     67.04%     67.04% # pmu fu_instructions for power
system.cpu.pmu.fu_instructions_3::1                 0      0.00%     67.04% # pmu fu_instructions for power
system.cpu.pmu.fu_instructions_3::2          22320065     23.35%     90.38% # pmu fu_instructions for power
system.cpu.pmu.fu_instructions_3::3           9193951      9.62%    100.00% # pmu fu_instructions for power
system.cpu.pmu.fu_instructions_3::total      95602797                       # pmu fu_instructions for power
system.cpu.pmu.fu_instructions_4::0                 0                       # pmu fu_instructions for power
system.cpu.pmu.fu_instructions_4::1                 0                       # pmu fu_instructions for power
system.cpu.pmu.fu_instructions_4::2                 0                       # pmu fu_instructions for power
system.cpu.pmu.fu_instructions_4::3                 0                       # pmu fu_instructions for power
system.cpu.pmu.fu_instructions_4::total             0                       # pmu fu_instructions for power
system.cpu.pmu.fu_instructions_5::0                 0                       # pmu fu_instructions for power
system.cpu.pmu.fu_instructions_5::1                 0                       # pmu fu_instructions for power
system.cpu.pmu.fu_instructions_5::2                 0                       # pmu fu_instructions for power
system.cpu.pmu.fu_instructions_5::3                 0                       # pmu fu_instructions for power
system.cpu.pmu.fu_instructions_5::total             0                       # pmu fu_instructions for power
system.cpu.pmu.fu_instructions_6::0                 0                       # pmu fu_instructions for power
system.cpu.pmu.fu_instructions_6::1                 0                       # pmu fu_instructions for power
system.cpu.pmu.fu_instructions_6::2                 0                       # pmu fu_instructions for power
system.cpu.pmu.fu_instructions_6::3                 0                       # pmu fu_instructions for power
system.cpu.pmu.fu_instructions_6::total             0                       # pmu fu_instructions for power
system.cpu.pmu.fu_instructions_7::0                 0                       # pmu fu_instructions for power
system.cpu.pmu.fu_instructions_7::1                 0                       # pmu fu_instructions for power
system.cpu.pmu.fu_instructions_7::2                 0                       # pmu fu_instructions for power
system.cpu.pmu.fu_instructions_7::3                 0                       # pmu fu_instructions for power
system.cpu.pmu.fu_instructions_7::total             0                       # pmu fu_instructions for power
system.cpu.pmu.fu_instructions::total       478245081      0.00%      0.00% # pmu fu_instructions for power
system.cpu.pmu.branch_instructions_0::0       5471025     88.77%     88.77% # pmu branch_instructions for power
system.cpu.pmu.branch_instructions_0::1        692330     11.23%    100.00% # pmu branch_instructions for power
system.cpu.pmu.branch_instructions_0::total      6163355                       # pmu branch_instructions for power
system.cpu.pmu.branch_instructions_1::0      10074503     92.27%     92.27% # pmu branch_instructions for power
system.cpu.pmu.branch_instructions_1::1        844252      7.73%    100.00% # pmu branch_instructions for power
system.cpu.pmu.branch_instructions_1::total     10918755                       # pmu branch_instructions for power
system.cpu.pmu.branch_instructions_2::0       3620205     99.90%     99.90% # pmu branch_instructions for power
system.cpu.pmu.branch_instructions_2::1          3743      0.10%    100.00% # pmu branch_instructions for power
system.cpu.pmu.branch_instructions_2::total      3623948                       # pmu branch_instructions for power
system.cpu.pmu.branch_instructions_3::0       2004945     99.80%     99.80% # pmu branch_instructions for power
system.cpu.pmu.branch_instructions_3::1          3918      0.20%    100.00% # pmu branch_instructions for power
system.cpu.pmu.branch_instructions_3::total      2008863                       # pmu branch_instructions for power
system.cpu.pmu.branch_instructions_4::0             0                       # pmu branch_instructions for power
system.cpu.pmu.branch_instructions_4::1             0                       # pmu branch_instructions for power
system.cpu.pmu.branch_instructions_4::total            0                       # pmu branch_instructions for power
system.cpu.pmu.branch_instructions_5::0             0                       # pmu branch_instructions for power
system.cpu.pmu.branch_instructions_5::1             0                       # pmu branch_instructions for power
system.cpu.pmu.branch_instructions_5::total            0                       # pmu branch_instructions for power
system.cpu.pmu.branch_instructions_6::0             0                       # pmu branch_instructions for power
system.cpu.pmu.branch_instructions_6::1             0                       # pmu branch_instructions for power
system.cpu.pmu.branch_instructions_6::total            0                       # pmu branch_instructions for power
system.cpu.pmu.branch_instructions_7::0             0                       # pmu branch_instructions for power
system.cpu.pmu.branch_instructions_7::1             0                       # pmu branch_instructions for power
system.cpu.pmu.branch_instructions_7::total            0                       # pmu branch_instructions for power
system.cpu.pmu.branch_instructions::total     22714921      0.00%      0.00% # pmu branch_instructions for power
system.cpu.pmu.commit_instructions_0::0      62329820     47.62%     47.62% # pmu commit_instructions for power
system.cpu.pmu.commit_instructions_0::1      53654327     40.99%     88.62% # pmu commit_instructions for power
system.cpu.pmu.commit_instructions_0::2       5654110      4.32%     92.94% # pmu commit_instructions for power
system.cpu.pmu.commit_instructions_0::3       9245207      7.06%    100.00% # pmu commit_instructions for power
system.cpu.pmu.commit_instructions_0::total    130883464                       # pmu commit_instructions for power
system.cpu.pmu.commit_instructions_1::0     177481952     47.62%     47.62% # pmu commit_instructions for power
system.cpu.pmu.commit_instructions_1::1     150883229     40.48%     88.11% # pmu commit_instructions for power
system.cpu.pmu.commit_instructions_1::2      21700013      5.82%     93.93% # pmu commit_instructions for power
system.cpu.pmu.commit_instructions_1::3      22632295      6.07%    100.00% # pmu commit_instructions for power
system.cpu.pmu.commit_instructions_1::total    372697489                       # pmu commit_instructions for power
system.cpu.pmu.commit_instructions_2::0      95177752     47.99%     47.99% # pmu commit_instructions for power
system.cpu.pmu.commit_instructions_2::1      88533697     44.64%     92.63% # pmu commit_instructions for power
system.cpu.pmu.commit_instructions_2::2       4520560      2.28%     94.91% # pmu commit_instructions for power
system.cpu.pmu.commit_instructions_2::3      10104623      5.09%    100.00% # pmu commit_instructions for power
system.cpu.pmu.commit_instructions_2::total    198336632                       # pmu commit_instructions for power
system.cpu.pmu.commit_instructions_3::0      89454054     48.34%     48.34% # pmu commit_instructions for power
system.cpu.pmu.commit_instructions_3::1      87344378     47.20%     95.54% # pmu commit_instructions for power
system.cpu.pmu.commit_instructions_3::2        185063      0.10%     95.64% # pmu commit_instructions for power
system.cpu.pmu.commit_instructions_3::3       8071470      4.36%    100.00% # pmu commit_instructions for power
system.cpu.pmu.commit_instructions_3::total    185054965                       # pmu commit_instructions for power
system.cpu.pmu.commit_instructions_4::0             0                       # pmu commit_instructions for power
system.cpu.pmu.commit_instructions_4::1             0                       # pmu commit_instructions for power
system.cpu.pmu.commit_instructions_4::2             0                       # pmu commit_instructions for power
system.cpu.pmu.commit_instructions_4::3             0                       # pmu commit_instructions for power
system.cpu.pmu.commit_instructions_4::total            0                       # pmu commit_instructions for power
system.cpu.pmu.commit_instructions_5::0             0                       # pmu commit_instructions for power
system.cpu.pmu.commit_instructions_5::1             0                       # pmu commit_instructions for power
system.cpu.pmu.commit_instructions_5::2             0                       # pmu commit_instructions for power
system.cpu.pmu.commit_instructions_5::3             0                       # pmu commit_instructions for power
system.cpu.pmu.commit_instructions_5::total            0                       # pmu commit_instructions for power
system.cpu.pmu.commit_instructions_6::0             0                       # pmu commit_instructions for power
system.cpu.pmu.commit_instructions_6::1             0                       # pmu commit_instructions for power
system.cpu.pmu.commit_instructions_6::2             0                       # pmu commit_instructions for power
system.cpu.pmu.commit_instructions_6::3             0                       # pmu commit_instructions for power
system.cpu.pmu.commit_instructions_6::total            0                       # pmu commit_instructions for power
system.cpu.pmu.commit_instructions_7::0             0                       # pmu commit_instructions for power
system.cpu.pmu.commit_instructions_7::1             0                       # pmu commit_instructions for power
system.cpu.pmu.commit_instructions_7::2             0                       # pmu commit_instructions for power
system.cpu.pmu.commit_instructions_7::3             0                       # pmu commit_instructions for power
system.cpu.pmu.commit_instructions_7::total            0                       # pmu commit_instructions for power
system.cpu.pmu.commit_instructions::total    886972550      0.00%      0.00% # pmu commit_instructions for power
system.cpu.pmu.robOperation_0::robReads     158576951     48.88%     48.88% # pmu robOperation for power
system.cpu.pmu.robOperation_0::robWrites    165830235     51.12%    100.00% # pmu robOperation for power
system.cpu.pmu.robOperation_0::total        324407186                       # pmu robOperation for power
system.cpu.pmu.robOperation_1::robReads     423041453     47.78%     47.78% # pmu robOperation for power
system.cpu.pmu.robOperation_1::robWrites    462294053     52.22%    100.00% # pmu robOperation for power
system.cpu.pmu.robOperation_1::total        885335506                       # pmu robOperation for power
system.cpu.pmu.robOperation_2::robReads     246249828     54.74%     54.74% # pmu robOperation for power
system.cpu.pmu.robOperation_2::robWrites    203610517     45.26%    100.00% # pmu robOperation for power
system.cpu.pmu.robOperation_2::total        449860345                       # pmu robOperation for power
system.cpu.pmu.robOperation_3::robReads     220607553     53.54%     53.54% # pmu robOperation for power
system.cpu.pmu.robOperation_3::robWrites    191445512     46.46%    100.00% # pmu robOperation for power
system.cpu.pmu.robOperation_3::total        412053065                       # pmu robOperation for power
system.cpu.pmu.robOperation_4::robReads             0                       # pmu robOperation for power
system.cpu.pmu.robOperation_4::robWrites            0                       # pmu robOperation for power
system.cpu.pmu.robOperation_4::total                0                       # pmu robOperation for power
system.cpu.pmu.robOperation_5::robReads             0                       # pmu robOperation for power
system.cpu.pmu.robOperation_5::robWrites            0                       # pmu robOperation for power
system.cpu.pmu.robOperation_5::total                0                       # pmu robOperation for power
system.cpu.pmu.robOperation_6::robReads             0                       # pmu robOperation for power
system.cpu.pmu.robOperation_6::robWrites            0                       # pmu robOperation for power
system.cpu.pmu.robOperation_6::total                0                       # pmu robOperation for power
system.cpu.pmu.robOperation_7::robReads             0                       # pmu robOperation for power
system.cpu.pmu.robOperation_7::robWrites            0                       # pmu robOperation for power
system.cpu.pmu.robOperation_7::total                0                       # pmu robOperation for power
system.cpu.pmu.robOperation::total         2071656102      0.00%      0.00% # pmu robOperation for power
system.cpu.pmu.renameReads::0                93232397     17.10%     17.10% # pmu renameReads for power
system.cpu.pmu.renameReads::1               232530179     42.64%     59.73% # pmu renameReads for power
system.cpu.pmu.renameReads::2               108945011     19.98%     79.71% # pmu renameReads for power
system.cpu.pmu.renameReads::3               110649212     20.29%    100.00% # pmu renameReads for power
system.cpu.pmu.renameReads::4                       0      0.00%    100.00% # pmu renameReads for power
system.cpu.pmu.renameReads::5                       0      0.00%    100.00% # pmu renameReads for power
system.cpu.pmu.renameReads::6                       0      0.00%    100.00% # pmu renameReads for power
system.cpu.pmu.renameReads::7                       0      0.00%    100.00% # pmu renameReads for power
system.cpu.pmu.fpReads::0                     5541485     21.26%     21.26% # pmu fpReads for power
system.cpu.pmu.fpReads::1                    17339018     66.53%     87.80% # pmu fpReads for power
system.cpu.pmu.fpReads::2                     3014096     11.57%     99.36% # pmu fpReads for power
system.cpu.pmu.fpReads::3                      166459      0.64%    100.00% # pmu fpReads for power
system.cpu.pmu.fpReads::4                           0      0.00%    100.00% # pmu fpReads for power
system.cpu.pmu.fpReads::5                           0      0.00%    100.00% # pmu fpReads for power
system.cpu.pmu.fpReads::6                           0      0.00%    100.00% # pmu fpReads for power
system.cpu.pmu.fpReads::7                           0      0.00%    100.00% # pmu fpReads for power
system.cpu.pmu.renameOperands::0             85327974     17.46%     17.46% # pmu renameOperands for power
system.cpu.pmu.renameOperands::1            217937271     44.60%     62.06% # pmu renameOperands for power
system.cpu.pmu.renameOperands::2             95810283     19.61%     81.67% # pmu renameOperands for power
system.cpu.pmu.renameOperands::3             89560195     18.33%    100.00% # pmu renameOperands for power
system.cpu.pmu.renameOperands::4                    0      0.00%    100.00% # pmu renameOperands for power
system.cpu.pmu.renameOperands::5                    0      0.00%    100.00% # pmu renameOperands for power
system.cpu.pmu.renameOperands::6                    0      0.00%    100.00% # pmu renameOperands for power
system.cpu.pmu.renameOperands::7                    0      0.00%    100.00% # pmu renameOperands for power
system.cpu.pmu.renameLookups::0             430391778     16.57%     16.57% # pmu renameLookups for power
system.cpu.pmu.renameLookups::1            1247280882     48.01%     64.57% # pmu renameLookups for power
system.cpu.pmu.renameLookups::2             489755783     18.85%     83.42% # pmu renameLookups for power
system.cpu.pmu.renameLookups::3             430707552     16.58%    100.00% # pmu renameLookups for power
system.cpu.pmu.renameLookups::4                     0      0.00%    100.00% # pmu renameLookups for power
system.cpu.pmu.renameLookups::5                     0      0.00%    100.00% # pmu renameLookups for power
system.cpu.pmu.renameLookups::6                     0      0.00%    100.00% # pmu renameLookups for power
system.cpu.pmu.renameLookups::7                     0      0.00%    100.00% # pmu renameLookups for power
system.cpu.pmu.instwindowOperation_0::intRead    169743938     48.47%     48.47% # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_0::intWrite     82882743     23.67%     72.14% # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_0::intWake     73344831     20.94%     93.08% # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_0::floatRead     12119904      3.46%     96.55% # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_0::floatWrite      6285505      1.79%     98.34% # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_0::floatWake      5811166      1.66%    100.00% # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_0::total    350188087                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_1::intRead    448130965     45.99%     45.99% # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_1::intWrite    224514059     23.04%     69.03% # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_1::intWake    195818790     20.09%     89.12% # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_1::floatRead     51439970      5.28%     94.40% # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_1::floatWrite     30242352      3.10%     97.50% # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_1::floatWake     24329181      2.50%    100.00% # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_1::total    974475317                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_2::intRead    208667486     49.51%     49.51% # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_2::intWrite     97419315     23.12%     72.63% # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_2::intWake     97255485     23.08%     95.71% # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_2::floatRead      9041273      2.15%     97.85% # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_2::floatWrite      4520891      1.07%     98.93% # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_2::floatWake      4520612      1.07%    100.00% # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_2::total    421425062                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_3::intRead    204517036     51.59%     51.59% # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_3::intWrite     95656601     24.13%     75.72% # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_3::intWake     95493781     24.09%     99.81% # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_3::floatRead       380627      0.10%     99.90% # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_3::floatWrite       200473      0.05%     99.95% # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_3::floatWake       187447      0.05%    100.00% # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_3::total    396435965                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_4::intRead            0                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_4::intWrite            0                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_4::intWake            0                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_4::floatRead            0                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_4::floatWrite            0                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_4::floatWake            0                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_4::total            0                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_5::intRead            0                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_5::intWrite            0                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_5::intWake            0                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_5::floatRead            0                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_5::floatWrite            0                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_5::floatWake            0                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_5::total            0                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_6::intRead            0                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_6::intWrite            0                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_6::intWake            0                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_6::floatRead            0                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_6::floatWrite            0                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_6::floatWake            0                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_6::total            0                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_7::intRead            0                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_7::intWrite            0                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_7::intWake            0                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_7::floatRead            0                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_7::floatWrite            0                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_7::floatWake            0                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation_7::total            0                       # pmu instwindowOperation for power
system.cpu.pmu.instwindowOperation::total   2142524431      0.00%      0.00% # pmu instwindowOperation for power
system.cpu.pmu.RegfileOperation_0::intRead     86523768     58.05%     58.05% # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation_0::fpRead      5332472      3.58%     61.63% # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation_0::intWrite     52703792     35.36%     96.99% # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation_0::fpWrite      4487569      3.01%    100.00% # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation_0::total    149047601                       # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation_1::intRead    224412408     56.41%     56.41% # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation_1::fpRead     15773912      3.96%     60.37% # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation_1::intWrite    141096637     35.47%     95.84% # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation_1::fpWrite     16546940      4.16%    100.00% # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation_1::total    397829897                       # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation_2::intRead    106662555     56.68%     56.68% # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation_2::fpRead      3013962      1.60%     58.28% # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation_2::intWrite     75493845     40.12%     98.40% # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation_2::fpWrite      3013997      1.60%    100.00% # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation_2::total    188184359                       # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation_3::intRead    107661661     58.10%     58.10% # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation_3::fpRead       161280      0.09%     58.19% # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation_3::intWrite     77308386     41.72%     99.91% # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation_3::fpWrite       163639      0.09%    100.00% # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation_3::total    185294966                       # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation_4::intRead            0                       # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation_4::fpRead            0                       # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation_4::intWrite            0                       # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation_4::fpWrite            0                       # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation_4::total            0                       # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation_5::intRead            0                       # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation_5::fpRead            0                       # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation_5::intWrite            0                       # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation_5::fpWrite            0                       # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation_5::total            0                       # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation_6::intRead            0                       # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation_6::fpRead            0                       # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation_6::intWrite            0                       # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation_6::fpWrite            0                       # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation_6::total            0                       # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation_7::intRead            0                       # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation_7::fpRead            0                       # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation_7::intWrite            0                       # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation_7::fpWrite            0                       # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation_7::total            0                       # pmu RegfileOperation for power
system.cpu.pmu.RegfileOperation::total      920356823      0.00%      0.00% # pmu RegfileOperation for power
system.cpu.pmu.functionCalls::0               1261371      9.87%      9.87% # pmu functionCalls for power
system.cpu.pmu.functionCalls::1               5250120     41.10%     50.97% # pmu functionCalls for power
system.cpu.pmu.functionCalls::2               3237097     25.34%     76.32% # pmu functionCalls for power
system.cpu.pmu.functionCalls::3               3025441     23.68%    100.00% # pmu functionCalls for power
system.cpu.pmu.functionCalls::4                     0      0.00%    100.00% # pmu functionCalls for power
system.cpu.pmu.functionCalls::5                     0      0.00%    100.00% # pmu functionCalls for power
system.cpu.pmu.functionCalls::6                     0      0.00%    100.00% # pmu functionCalls for power
system.cpu.pmu.functionCalls::7                     0      0.00%    100.00% # pmu functionCalls for power
system.cpu.pmu.sysCalls::0                        240     84.51%     84.51% # pmu sysCalls for power
system.cpu.pmu.sysCalls::1                          2      0.70%     85.21% # pmu sysCalls for power
system.cpu.pmu.sysCalls::2                         22      7.75%     92.96% # pmu sysCalls for power
system.cpu.pmu.sysCalls::3                         20      7.04%    100.00% # pmu sysCalls for power
system.cpu.pmu.sysCalls::4                          0      0.00%    100.00% # pmu sysCalls for power
system.cpu.pmu.sysCalls::5                          0      0.00%    100.00% # pmu sysCalls for power
system.cpu.pmu.sysCalls::6                          0      0.00%    100.00% # pmu sysCalls for power
system.cpu.pmu.sysCalls::7                          0      0.00%    100.00% # pmu sysCalls for power
system.cpu.pmu.AluAccess_0::int              94135708     93.78%     93.78% # pmu AluAccess for power
system.cpu.pmu.AluAccess_0::fp                6241966      6.22%    100.00% # pmu AluAccess for power
system.cpu.pmu.AluAccess_0::total           100377674                       # pmu AluAccess for power
system.cpu.pmu.AluAccess_1::int             250366502     90.44%     90.44% # pmu AluAccess for power
system.cpu.pmu.AluAccess_1::fp               26466857      9.56%    100.00% # pmu AluAccess for power
system.cpu.pmu.AluAccess_1::total           276833359                       # pmu AluAccess for power
system.cpu.pmu.AluAccess_2::int             111407133     96.10%     96.10% # pmu AluAccess for power
system.cpu.pmu.AluAccess_2::fp                4520654      3.90%    100.00% # pmu AluAccess for power
system.cpu.pmu.AluAccess_2::total           115927787                       # pmu AluAccess for power
system.cpu.pmu.AluAccess_3::int             109013379     99.82%     99.82% # pmu AluAccess for power
system.cpu.pmu.AluAccess_3::fp                 191392      0.18%    100.00% # pmu AluAccess for power
system.cpu.pmu.AluAccess_3::total           109204771                       # pmu AluAccess for power
system.cpu.pmu.AluAccess_4::int                     0                       # pmu AluAccess for power
system.cpu.pmu.AluAccess_4::fp                      0                       # pmu AluAccess for power
system.cpu.pmu.AluAccess_4::total                   0                       # pmu AluAccess for power
system.cpu.pmu.AluAccess_5::int                     0                       # pmu AluAccess for power
system.cpu.pmu.AluAccess_5::fp                      0                       # pmu AluAccess for power
system.cpu.pmu.AluAccess_5::total                   0                       # pmu AluAccess for power
system.cpu.pmu.AluAccess_6::int                     0                       # pmu AluAccess for power
system.cpu.pmu.AluAccess_6::fp                      0                       # pmu AluAccess for power
system.cpu.pmu.AluAccess_6::total                   0                       # pmu AluAccess for power
system.cpu.pmu.AluAccess_7::int                     0                       # pmu AluAccess for power
system.cpu.pmu.AluAccess_7::fp                      0                       # pmu AluAccess for power
system.cpu.pmu.AluAccess_7::total                   0                       # pmu AluAccess for power
system.cpu.pmu.AluAccess::total             602343591      0.00%      0.00% # pmu AluAccess for power
system.cpu.pmu.IcacheAccess_0::access        25488620     94.83%     94.83% # pmu IcacheAccess for power
system.cpu.pmu.IcacheAccess_0::miss            695039      2.59%     97.41% # pmu IcacheAccess for power
system.cpu.pmu.IcacheAccess_0::conflict        695039      2.59%    100.00% # pmu IcacheAccess for power
system.cpu.pmu.IcacheAccess_0::total         26878698                       # pmu IcacheAccess for power
system.cpu.pmu.IcacheAccess_1::access        74155362     97.78%     97.78% # pmu IcacheAccess for power
system.cpu.pmu.IcacheAccess_1::miss            843373      1.11%     98.89% # pmu IcacheAccess for power
system.cpu.pmu.IcacheAccess_1::conflict        843373      1.11%    100.00% # pmu IcacheAccess for power
system.cpu.pmu.IcacheAccess_1::total         75842108                       # pmu IcacheAccess for power
system.cpu.pmu.IcacheAccess_2::access        32330257     99.98%     99.98% # pmu IcacheAccess for power
system.cpu.pmu.IcacheAccess_2::miss              3994      0.01%     99.99% # pmu IcacheAccess for power
system.cpu.pmu.IcacheAccess_2::conflict          3994      0.01%    100.00% # pmu IcacheAccess for power
system.cpu.pmu.IcacheAccess_2::total         32338245                       # pmu IcacheAccess for power
system.cpu.pmu.IcacheAccess_3::access        29239218     99.97%     99.97% # pmu IcacheAccess for power
system.cpu.pmu.IcacheAccess_3::miss              5039      0.02%     99.98% # pmu IcacheAccess for power
system.cpu.pmu.IcacheAccess_3::conflict          5039      0.02%    100.00% # pmu IcacheAccess for power
system.cpu.pmu.IcacheAccess_3::total         29249296                       # pmu IcacheAccess for power
system.cpu.pmu.IcacheAccess_4::access               0                       # pmu IcacheAccess for power
system.cpu.pmu.IcacheAccess_4::miss                 0                       # pmu IcacheAccess for power
system.cpu.pmu.IcacheAccess_4::conflict             0                       # pmu IcacheAccess for power
system.cpu.pmu.IcacheAccess_4::total                0                       # pmu IcacheAccess for power
system.cpu.pmu.IcacheAccess_5::access               0                       # pmu IcacheAccess for power
system.cpu.pmu.IcacheAccess_5::miss                 0                       # pmu IcacheAccess for power
system.cpu.pmu.IcacheAccess_5::conflict             0                       # pmu IcacheAccess for power
system.cpu.pmu.IcacheAccess_5::total                0                       # pmu IcacheAccess for power
system.cpu.pmu.IcacheAccess_6::access               0                       # pmu IcacheAccess for power
system.cpu.pmu.IcacheAccess_6::miss                 0                       # pmu IcacheAccess for power
system.cpu.pmu.IcacheAccess_6::conflict             0                       # pmu IcacheAccess for power
system.cpu.pmu.IcacheAccess_6::total                0                       # pmu IcacheAccess for power
system.cpu.pmu.IcacheAccess_7::access               0                       # pmu IcacheAccess for power
system.cpu.pmu.IcacheAccess_7::miss                 0                       # pmu IcacheAccess for power
system.cpu.pmu.IcacheAccess_7::conflict             0                       # pmu IcacheAccess for power
system.cpu.pmu.IcacheAccess_7::total                0                       # pmu IcacheAccess for power
system.cpu.pmu.IcacheAccess::total          164308347      0.00%      0.00% # pmu IcacheAccess for power
system.cpu.pmu.DcacheAccess_0::read_access     14672973     52.56%     52.56% # pmu DcacheAccess for power
system.cpu.pmu.DcacheAccess_0::write_access     13228269     47.38%     99.94% # pmu DcacheAccess for power
system.cpu.pmu.DcacheAccess_0::read_miss        15941      0.06%    100.00% # pmu DcacheAccess for power
system.cpu.pmu.DcacheAccess_0::write_miss            0      0.00%    100.00% # pmu DcacheAccess for power
system.cpu.pmu.DcacheAccess_0::conflict             0      0.00%    100.00% # pmu DcacheAccess for power
system.cpu.pmu.DcacheAccess_0::total         27917183                       # pmu DcacheAccess for power
system.cpu.pmu.DcacheAccess_1::read_access     48104743     60.04%     60.04% # pmu DcacheAccess for power
system.cpu.pmu.DcacheAccess_1::write_access     31227167     38.98%     99.02% # pmu DcacheAccess for power
system.cpu.pmu.DcacheAccess_1::read_miss       788860      0.98%    100.00% # pmu DcacheAccess for power
system.cpu.pmu.DcacheAccess_1::write_miss            0      0.00%    100.00% # pmu DcacheAccess for power
system.cpu.pmu.DcacheAccess_1::conflict             0      0.00%    100.00% # pmu DcacheAccess for power
system.cpu.pmu.DcacheAccess_1::total         80120770                       # pmu DcacheAccess for power
system.cpu.pmu.DcacheAccess_2::read_access     16860485     60.18%     60.18% # pmu DcacheAccess for power
system.cpu.pmu.DcacheAccess_2::write_access     10114465     36.10%     96.28% # pmu DcacheAccess for power
system.cpu.pmu.DcacheAccess_2::read_miss      1042244      3.72%    100.00% # pmu DcacheAccess for power
system.cpu.pmu.DcacheAccess_2::write_miss            0      0.00%    100.00% # pmu DcacheAccess for power
system.cpu.pmu.DcacheAccess_2::conflict             0      0.00%    100.00% # pmu DcacheAccess for power
system.cpu.pmu.DcacheAccess_2::total         28017194                       # pmu DcacheAccess for power
system.cpu.pmu.DcacheAccess_3::read_access     13116690     56.62%     56.62% # pmu DcacheAccess for power
system.cpu.pmu.DcacheAccess_3::write_access      9178640     39.62%     96.23% # pmu DcacheAccess for power
system.cpu.pmu.DcacheAccess_3::read_miss       872348      3.77%    100.00% # pmu DcacheAccess for power
system.cpu.pmu.DcacheAccess_3::write_miss            0      0.00%    100.00% # pmu DcacheAccess for power
system.cpu.pmu.DcacheAccess_3::conflict             0      0.00%    100.00% # pmu DcacheAccess for power
system.cpu.pmu.DcacheAccess_3::total         23167678                       # pmu DcacheAccess for power
system.cpu.pmu.DcacheAccess_4::read_access            0                       # pmu DcacheAccess for power
system.cpu.pmu.DcacheAccess_4::write_access            0                       # pmu DcacheAccess for power
system.cpu.pmu.DcacheAccess_4::read_miss            0                       # pmu DcacheAccess for power
system.cpu.pmu.DcacheAccess_4::write_miss            0                       # pmu DcacheAccess for power
system.cpu.pmu.DcacheAccess_4::conflict             0                       # pmu DcacheAccess for power
system.cpu.pmu.DcacheAccess_4::total                0                       # pmu DcacheAccess for power
system.cpu.pmu.DcacheAccess_5::read_access            0                       # pmu DcacheAccess for power
system.cpu.pmu.DcacheAccess_5::write_access            0                       # pmu DcacheAccess for power
system.cpu.pmu.DcacheAccess_5::read_miss            0                       # pmu DcacheAccess for power
system.cpu.pmu.DcacheAccess_5::write_miss            0                       # pmu DcacheAccess for power
system.cpu.pmu.DcacheAccess_5::conflict             0                       # pmu DcacheAccess for power
system.cpu.pmu.DcacheAccess_5::total                0                       # pmu DcacheAccess for power
system.cpu.pmu.DcacheAccess_6::read_access            0                       # pmu DcacheAccess for power
system.cpu.pmu.DcacheAccess_6::write_access            0                       # pmu DcacheAccess for power
system.cpu.pmu.DcacheAccess_6::read_miss            0                       # pmu DcacheAccess for power
system.cpu.pmu.DcacheAccess_6::write_miss            0                       # pmu DcacheAccess for power
system.cpu.pmu.DcacheAccess_6::conflict             0                       # pmu DcacheAccess for power
system.cpu.pmu.DcacheAccess_6::total                0                       # pmu DcacheAccess for power
system.cpu.pmu.DcacheAccess_7::read_access            0                       # pmu DcacheAccess for power
system.cpu.pmu.DcacheAccess_7::write_access            0                       # pmu DcacheAccess for power
system.cpu.pmu.DcacheAccess_7::read_miss            0                       # pmu DcacheAccess for power
system.cpu.pmu.DcacheAccess_7::write_miss            0                       # pmu DcacheAccess for power
system.cpu.pmu.DcacheAccess_7::conflict             0                       # pmu DcacheAccess for power
system.cpu.pmu.DcacheAccess_7::total                0                       # pmu DcacheAccess for power
system.cpu.pmu.DcacheAccess::total          159222825      0.00%      0.00% # pmu DcacheAccess for power
system.cpu.fetch.icacheStallCycles            4169149                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      490556211                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    59873141                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           46714194                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     553798508                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 3110683                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                 1301                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           319                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles         2201                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                 161835977                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 19376                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          559526819                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.000018                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.226613                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                290199234     51.87%     51.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                109840010     19.63%     71.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 28765862      5.14%     76.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                130721713     23.36%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            559526819                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.106128                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.869535                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 31594881                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             337012852                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 154331331                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              35034192                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                1553563                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             16191378                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                  1875                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              520951663                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts               4191598                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                1553563                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 54309666                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles               249147982                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        6995600                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 165112195                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              82407813                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              513751205                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts               2828401                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents              31172551                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 159135                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents               14085683                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               28892176                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           488773898                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            2598754716                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        545510377                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups          26061345                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             453030158                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 35743740                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts             328453                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts         328455                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  77246990                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads            140580466                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            66478447                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads          28100078                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           464397                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  510471299                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded              656516                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 500865986                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            952448                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        30743220                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     74874540                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            248                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     559526819                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.895160                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.065963                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           277626239     49.62%     49.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           127258412     22.74%     72.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            98624458     17.63%     89.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            47751190      8.53%     98.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             8227542      1.47%     99.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               38948      0.01%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                  30      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            6                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       559526819                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAdd                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntSqrMinus                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiffDot                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatInput                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::DistQue                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                22129026     21.78%     21.78% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     49      0.00%     21.78% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     21.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     21.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     21.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     21.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     21.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     21.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     21.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     21.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     21.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     21.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     21.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     21.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     21.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     21.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     21.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     21.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     21.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     21.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     21.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     21.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp             38776      0.04%     21.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     21.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     21.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     21.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     21.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     21.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     21.81% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               53767646     52.91%     74.72% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite              25690225     25.28%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAdd                   108      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntSqrMinus                0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiffDot                0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatInput                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::DistQue                    0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             271921359     54.29%     54.29% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              2279184      0.46%     54.75% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     54.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     54.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     54.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     54.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     54.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     54.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     54.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     54.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     54.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     54.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     54.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     54.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     54.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     54.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     54.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     54.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     54.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     54.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd           41056      0.01%     54.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     54.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp        10119575      2.02%     56.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt          894906      0.18%     56.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv           20533      0.00%     56.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc       10530568      2.10%     59.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult         894819      0.18%     59.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     59.24% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead            138547133     27.66%     86.90% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            65616745     13.10%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              500865986                       # Type of FU issued
system.cpu.iq.rate                           0.887810                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                   101625722                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.202900                       # FU busy rate (busy events/executed inst)
system.cpu.iq.Inst.yang::Compute            282833980     58.66%     58.66% # Number of instructions having dependency in IQ
system.cpu.iq.Inst.yang::Memory             169189964     35.09%     93.75% # Number of instructions having dependency in IQ
system.cpu.iq.Inst.yang::Control             30152060      6.25%    100.00% # Number of instructions having dependency in IQ
system.cpu.iq.Cycles.yang::Compute         4200546656     69.65%     69.65% # Number of cycles having dependency in IQ
system.cpu.iq.Cycles.yang::Memory          1164814707     19.31%     88.96% # Number of cycles having dependency in IQ
system.cpu.iq.Cycles.yang::Control          665949179     11.04%    100.00% # Number of cycles having dependency in IQ
system.cpu.iq.int_inst_queue_reads         1590854612                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         500629074                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    462027268                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            72982349                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           41249550                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     34848639                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              565070520                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                37421188                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads         42885590                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads     11820961                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses        21968                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         7630                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      2275785                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads          724                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked        409700                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                1553563                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 2989825                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                798245                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           511127833                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts             140580466                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             66478447                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts             328441                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     99                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                810364                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           7630                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        1024815                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       796036                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              1820851                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             498760681                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts             137484929                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           2105305                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                            18                       # number of nop insts executed
system.cpu.iew.exec_refs                    202817280                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 51990626                       # Number of branches executed
system.cpu.iew.exec_stores                   65332351                       # Number of stores executed
system.cpu.iew.exec_rate                     0.884078                       # Inst execution rate
system.cpu.iew.wb_sent                      497511948                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     496875907                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 325599661                       # num instructions producing a value
system.cpu.iew.wb_consumers                 470342422                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.880737                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.692261                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts        29136007                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls          656268                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1546573                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    555022599                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.865427                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.807059                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    363543710     65.50%     65.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1    115871064     20.88%     86.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     15393643      2.77%     89.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     11562387      2.08%     91.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      5826246      1.05%     92.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5     18372888      3.31%     95.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      3073665      0.55%     96.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      5657331      1.02%     97.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     15721665      2.83%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    555022599                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            424527373                       # Number of instructions committed
system.cpu.commit.committedOps              480331562                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                      192962167                       # Number of memory references committed
system.cpu.commit.loads                     128759505                       # Number of loads committed
system.cpu.commit.membars                      327981                       # Number of memory barriers committed
system.cpu.commit.branches                   50071731                       # Number of branches committed
system.cpu.commit.fp_insts                   32059972                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 436291915                       # Number of committed integer instructions.
system.cpu.commit.function_calls             12776931                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAdd               66      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntSqrMinus            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiffDot            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatInput            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::DistQue               0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        264051149     54.97%     54.97% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         2277336      0.47%     55.45% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     55.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     55.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     55.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     55.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     55.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     55.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     55.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     55.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     55.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     55.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     55.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     55.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     55.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     55.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     55.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     55.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     55.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     55.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd        41002      0.01%     55.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     55.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp      9147280      1.90%     57.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt       894883      0.19%     57.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv        20532      0.00%     57.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc     10042328      2.09%     59.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult       894819      0.19%     59.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.83% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead       128759505     26.81%     86.63% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       64202662     13.37%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         480331562                       # Class of committed instruction
system.cpu.commit.InstTypes.yang_0::Compute    237297747     49.40%     49.40% # Type of committed instruction
system.cpu.commit.InstTypes.yang_0::Memory    192962167     40.17%     89.58% # Type of committed instruction
system.cpu.commit.InstTypes.yang_0::Control     50071731     10.42%    100.00% # Type of committed instruction
system.cpu.commit.InstTypes.yang_0::total    480331645                       # Type of committed instruction
system.cpu.commit.AverageROBInsts.yang_0::Compute           15     51.72%     51.72% # Average instructions in ROB
system.cpu.commit.AverageROBInsts.yang_0::Memory           11     37.93%     89.66% # Average instructions in ROB
system.cpu.commit.AverageROBInsts.yang_0::Control            3     10.34%    100.00% # Average instructions in ROB
system.cpu.commit.AverageROBInsts.yang_0::total           29                       # Average instructions in ROB
system.cpu.commit.MemCycleMix.yang_0::Dependency    771714233     45.59%     45.59% # Cycles mix from entering IQ to Commit
system.cpu.commit.MemCycleMix.yang_0::MemAccess    819203502     48.40%     93.99% # Cycles mix from entering IQ to Commit
system.cpu.commit.MemCycleMix.yang_0::PipeRoutine    101747150      6.01%    100.00% # Cycles mix from entering IQ to Commit
system.cpu.commit.MemCycleMix.yang_0::total   1692664885                       # Cycles mix from entering IQ to Commit
system.cpu.commit.MemBlockCycle.yang_0::Before   6123842302     96.49%     96.49% # Cycles before block vs After
system.cpu.commit.MemBlockCycle.yang_0::After    222844488      3.51%    100.00% # Cycles before block vs After
system.cpu.commit.MemBlockCycle.yang_0::total   6346686790                       # Cycles before block vs After
system.cpu.commit.bw_lim_events              15721665                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                   1048764485                       # The number of ROB reads
system.cpu.rob.rob_writes                  1023439455                       # The number of ROB writes
system.cpu.timesIdled                           67511                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         4632165                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   424527373                       # Number of Instructions Simulated
system.cpu.committedOps                     480331562                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.328911                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.328911                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.752496                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.752496                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                525384454                       # number of integer regfile reads
system.cpu.int_regfile_writes               346675158                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  24281885                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 24212387                       # number of floating regfile writes
system.cpu.cc_regfile_reads                1913784042                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 85636739                       # number of cc regfile writes
system.cpu.misc_regfile_reads               563994681                       # number of misc regfile reads
system.cpu.misc_regfile_writes               11654472                       # number of misc regfile writes
system.cpu.dcache.tags.replacements           2873537                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.599999                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           153175881                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2874561                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             53.286704                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         295181750                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.599999                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999609                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999609                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          550                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          406                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         318167809                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        318167809                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data     90436139                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        90436139                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     61917550                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       61917550                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data       166265                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        166265                       # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data       327949                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       327949                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data       327977                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       327977                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data     152353689                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        152353689                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    152519954                       # number of overall hits
system.cpu.dcache.overall_hits::total       152519954                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      2723174                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2723174                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      1520036                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1520036                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data       227504                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total       227504                       # number of SoftPFReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data           30                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           30                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data      4243210                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4243210                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      4470714                       # number of overall misses
system.cpu.dcache.overall_misses::total       4470714                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 129578581500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 129578581500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  97901772987                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  97901772987                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data      1490750                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      1490750                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 227480354487                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 227480354487                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 227480354487                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 227480354487                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     93159313                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     93159313                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     63437586                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     63437586                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data       393769                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       393769                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data       327979                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       327979                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data       327977                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       327977                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    156596899                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    156596899                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    156990668                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    156990668                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.029231                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.029231                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.023961                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.023961                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.577760                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.577760                       # miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.000091                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000091                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.027096                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.027096                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.028478                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.028478                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 47583.658444                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 47583.658444                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 64407.535734                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 64407.535734                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 49691.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 49691.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 53610.439853                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 53610.439853                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 50882.332103                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 50882.332103                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets     17814697                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets          165704                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   107.509155                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       548297                       # number of writebacks
system.cpu.dcache.writebacks::total            548297                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       201091                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       201091                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data      1281454                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1281454                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data           30                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           30                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data      1482545                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1482545                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data      1482545                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1482545                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      2522083                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2522083                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       238582                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       238582                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data       113897                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total       113897                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      2760665                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2760665                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      2874562                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2874562                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 110356179500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 110356179500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  13975566738                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  13975566738                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data  10366200750                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total  10366200750                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 124331746238                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 124331746238                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 134697946988                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 134697946988                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.027073                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.027073                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.003761                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003761                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.289248                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.289248                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.017629                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017629                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.018310                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.018310                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 43755.966596                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 43755.966596                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 58577.624205                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58577.624205                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 91013.817309                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 91013.817309                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 45036.882866                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45036.882866                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 46858.598628                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 46858.598628                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements             83799                       # number of replacements
system.cpu.icache.tags.tagsinuse           494.317811                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           161749823                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             84310                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1918.512905                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      282071651750                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   494.317811                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.965464                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.965464                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          126                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          173                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          212                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         323756221                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        323756221                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    161749825                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       161749825                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     161749825                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        161749825                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    161749825                       # number of overall hits
system.cpu.icache.overall_hits::total       161749825                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        86130                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         86130                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        86130                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          86130                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        86130                       # number of overall misses
system.cpu.icache.overall_misses::total         86130                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   4252311719                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4252311719                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   4252311719                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4252311719                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   4252311719                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4252311719                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    161835955                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    161835955                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    161835955                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    161835955                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    161835955                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    161835955                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000532                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000532                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000532                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000532                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000532                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000532                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 49370.854743                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 49370.854743                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 49370.854743                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 49370.854743                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 49370.854743                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 49370.854743                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        33524                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            8                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               491                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    68.276986                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets            8                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         1819                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1819                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         1819                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1819                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         1819                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1819                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        84311                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        84311                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        84311                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        84311                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        84311                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        84311                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   3897242481                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   3897242481                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   3897242481                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   3897242481                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   3897242481                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   3897242481                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000521                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000521                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000521                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000521                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000521                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000521                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 46224.602733                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 46224.602733                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 46224.602733                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 46224.602733                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 46224.602733                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 46224.602733                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq             2720285                       # Transaction distribution
system.membus.trans_dist::ReadResp            2720285                       # Transaction distribution
system.membus.trans_dist::Writeback            548297                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               1                       # Transaction distribution
system.membus.trans_dist::ReadExReq            238587                       # Transaction distribution
system.membus.trans_dist::ReadExResp           238587                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       168620                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      6297421                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6466041                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      5395776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    219062912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               224458688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                2                       # Total snoops (count)
system.membus.snoop_fanout::samples           3507170                       # Request fanout histogram
system.membus.snoop_fanout::mean                    5                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                 3507170    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               5                       # Request fanout histogram
system.membus.snoop_fanout::max_value               5                       # Request fanout histogram
system.membus.snoop_fanout::total             3507170                       # Request fanout histogram
system.membus.reqLayer0.occupancy          8958602500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          796885247                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.membus.respLayer2.occupancy        27374298000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              9.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
