
freeRTOS1.3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c588  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a4  0800c728  0800c728  0000d728  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c7cc  0800c7cc  0000e080  2**0
                  CONTENTS
  4 .ARM          00000008  0800c7cc  0800c7cc  0000d7cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c7d4  0800c7d4  0000e080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c7d4  0800c7d4  0000d7d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c7d8  0800c7d8  0000d7d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000080  20000000  0800c7dc  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000054d0  20000080  0800c85c  0000e080  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20005550  0800c85c  0000e550  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000e080  2**0
                  CONTENTS, READONLY
 12 .debug_info   00025791  00000000  00000000  0000e0b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005716  00000000  00000000  00033841  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001f00  00000000  00000000  00038f58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000017ef  00000000  00000000  0003ae58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00006e0f  00000000  00000000  0003c647  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00028128  00000000  00000000  00043456  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a1d27  00000000  00000000  0006b57e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0010d2a5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000086bc  00000000  00000000  0010d2e8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000009b  00000000  00000000  001159a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000080 	.word	0x20000080
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800c710 	.word	0x0800c710

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000084 	.word	0x20000084
 80001dc:	0800c710 	.word	0x0800c710

080001e0 <__aeabi_uldivmod>:
 80001e0:	b953      	cbnz	r3, 80001f8 <__aeabi_uldivmod+0x18>
 80001e2:	b94a      	cbnz	r2, 80001f8 <__aeabi_uldivmod+0x18>
 80001e4:	2900      	cmp	r1, #0
 80001e6:	bf08      	it	eq
 80001e8:	2800      	cmpeq	r0, #0
 80001ea:	bf1c      	itt	ne
 80001ec:	f04f 31ff 	movne.w	r1, #4294967295
 80001f0:	f04f 30ff 	movne.w	r0, #4294967295
 80001f4:	f000 b96a 	b.w	80004cc <__aeabi_idiv0>
 80001f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000200:	f000 f806 	bl	8000210 <__udivmoddi4>
 8000204:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000208:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800020c:	b004      	add	sp, #16
 800020e:	4770      	bx	lr

08000210 <__udivmoddi4>:
 8000210:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000214:	9d08      	ldr	r5, [sp, #32]
 8000216:	460c      	mov	r4, r1
 8000218:	2b00      	cmp	r3, #0
 800021a:	d14e      	bne.n	80002ba <__udivmoddi4+0xaa>
 800021c:	4694      	mov	ip, r2
 800021e:	458c      	cmp	ip, r1
 8000220:	4686      	mov	lr, r0
 8000222:	fab2 f282 	clz	r2, r2
 8000226:	d962      	bls.n	80002ee <__udivmoddi4+0xde>
 8000228:	b14a      	cbz	r2, 800023e <__udivmoddi4+0x2e>
 800022a:	f1c2 0320 	rsb	r3, r2, #32
 800022e:	4091      	lsls	r1, r2
 8000230:	fa20 f303 	lsr.w	r3, r0, r3
 8000234:	fa0c fc02 	lsl.w	ip, ip, r2
 8000238:	4319      	orrs	r1, r3
 800023a:	fa00 fe02 	lsl.w	lr, r0, r2
 800023e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000242:	fa1f f68c 	uxth.w	r6, ip
 8000246:	fbb1 f4f7 	udiv	r4, r1, r7
 800024a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800024e:	fb07 1114 	mls	r1, r7, r4, r1
 8000252:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000256:	fb04 f106 	mul.w	r1, r4, r6
 800025a:	4299      	cmp	r1, r3
 800025c:	d90a      	bls.n	8000274 <__udivmoddi4+0x64>
 800025e:	eb1c 0303 	adds.w	r3, ip, r3
 8000262:	f104 30ff 	add.w	r0, r4, #4294967295
 8000266:	f080 8112 	bcs.w	800048e <__udivmoddi4+0x27e>
 800026a:	4299      	cmp	r1, r3
 800026c:	f240 810f 	bls.w	800048e <__udivmoddi4+0x27e>
 8000270:	3c02      	subs	r4, #2
 8000272:	4463      	add	r3, ip
 8000274:	1a59      	subs	r1, r3, r1
 8000276:	fa1f f38e 	uxth.w	r3, lr
 800027a:	fbb1 f0f7 	udiv	r0, r1, r7
 800027e:	fb07 1110 	mls	r1, r7, r0, r1
 8000282:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000286:	fb00 f606 	mul.w	r6, r0, r6
 800028a:	429e      	cmp	r6, r3
 800028c:	d90a      	bls.n	80002a4 <__udivmoddi4+0x94>
 800028e:	eb1c 0303 	adds.w	r3, ip, r3
 8000292:	f100 31ff 	add.w	r1, r0, #4294967295
 8000296:	f080 80fc 	bcs.w	8000492 <__udivmoddi4+0x282>
 800029a:	429e      	cmp	r6, r3
 800029c:	f240 80f9 	bls.w	8000492 <__udivmoddi4+0x282>
 80002a0:	4463      	add	r3, ip
 80002a2:	3802      	subs	r0, #2
 80002a4:	1b9b      	subs	r3, r3, r6
 80002a6:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80002aa:	2100      	movs	r1, #0
 80002ac:	b11d      	cbz	r5, 80002b6 <__udivmoddi4+0xa6>
 80002ae:	40d3      	lsrs	r3, r2
 80002b0:	2200      	movs	r2, #0
 80002b2:	e9c5 3200 	strd	r3, r2, [r5]
 80002b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ba:	428b      	cmp	r3, r1
 80002bc:	d905      	bls.n	80002ca <__udivmoddi4+0xba>
 80002be:	b10d      	cbz	r5, 80002c4 <__udivmoddi4+0xb4>
 80002c0:	e9c5 0100 	strd	r0, r1, [r5]
 80002c4:	2100      	movs	r1, #0
 80002c6:	4608      	mov	r0, r1
 80002c8:	e7f5      	b.n	80002b6 <__udivmoddi4+0xa6>
 80002ca:	fab3 f183 	clz	r1, r3
 80002ce:	2900      	cmp	r1, #0
 80002d0:	d146      	bne.n	8000360 <__udivmoddi4+0x150>
 80002d2:	42a3      	cmp	r3, r4
 80002d4:	d302      	bcc.n	80002dc <__udivmoddi4+0xcc>
 80002d6:	4290      	cmp	r0, r2
 80002d8:	f0c0 80f0 	bcc.w	80004bc <__udivmoddi4+0x2ac>
 80002dc:	1a86      	subs	r6, r0, r2
 80002de:	eb64 0303 	sbc.w	r3, r4, r3
 80002e2:	2001      	movs	r0, #1
 80002e4:	2d00      	cmp	r5, #0
 80002e6:	d0e6      	beq.n	80002b6 <__udivmoddi4+0xa6>
 80002e8:	e9c5 6300 	strd	r6, r3, [r5]
 80002ec:	e7e3      	b.n	80002b6 <__udivmoddi4+0xa6>
 80002ee:	2a00      	cmp	r2, #0
 80002f0:	f040 8090 	bne.w	8000414 <__udivmoddi4+0x204>
 80002f4:	eba1 040c 	sub.w	r4, r1, ip
 80002f8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002fc:	fa1f f78c 	uxth.w	r7, ip
 8000300:	2101      	movs	r1, #1
 8000302:	fbb4 f6f8 	udiv	r6, r4, r8
 8000306:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800030a:	fb08 4416 	mls	r4, r8, r6, r4
 800030e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000312:	fb07 f006 	mul.w	r0, r7, r6
 8000316:	4298      	cmp	r0, r3
 8000318:	d908      	bls.n	800032c <__udivmoddi4+0x11c>
 800031a:	eb1c 0303 	adds.w	r3, ip, r3
 800031e:	f106 34ff 	add.w	r4, r6, #4294967295
 8000322:	d202      	bcs.n	800032a <__udivmoddi4+0x11a>
 8000324:	4298      	cmp	r0, r3
 8000326:	f200 80cd 	bhi.w	80004c4 <__udivmoddi4+0x2b4>
 800032a:	4626      	mov	r6, r4
 800032c:	1a1c      	subs	r4, r3, r0
 800032e:	fa1f f38e 	uxth.w	r3, lr
 8000332:	fbb4 f0f8 	udiv	r0, r4, r8
 8000336:	fb08 4410 	mls	r4, r8, r0, r4
 800033a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800033e:	fb00 f707 	mul.w	r7, r0, r7
 8000342:	429f      	cmp	r7, r3
 8000344:	d908      	bls.n	8000358 <__udivmoddi4+0x148>
 8000346:	eb1c 0303 	adds.w	r3, ip, r3
 800034a:	f100 34ff 	add.w	r4, r0, #4294967295
 800034e:	d202      	bcs.n	8000356 <__udivmoddi4+0x146>
 8000350:	429f      	cmp	r7, r3
 8000352:	f200 80b0 	bhi.w	80004b6 <__udivmoddi4+0x2a6>
 8000356:	4620      	mov	r0, r4
 8000358:	1bdb      	subs	r3, r3, r7
 800035a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800035e:	e7a5      	b.n	80002ac <__udivmoddi4+0x9c>
 8000360:	f1c1 0620 	rsb	r6, r1, #32
 8000364:	408b      	lsls	r3, r1
 8000366:	fa22 f706 	lsr.w	r7, r2, r6
 800036a:	431f      	orrs	r7, r3
 800036c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000370:	fa04 f301 	lsl.w	r3, r4, r1
 8000374:	ea43 030c 	orr.w	r3, r3, ip
 8000378:	40f4      	lsrs	r4, r6
 800037a:	fa00 f801 	lsl.w	r8, r0, r1
 800037e:	0c38      	lsrs	r0, r7, #16
 8000380:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000384:	fbb4 fef0 	udiv	lr, r4, r0
 8000388:	fa1f fc87 	uxth.w	ip, r7
 800038c:	fb00 441e 	mls	r4, r0, lr, r4
 8000390:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000394:	fb0e f90c 	mul.w	r9, lr, ip
 8000398:	45a1      	cmp	r9, r4
 800039a:	fa02 f201 	lsl.w	r2, r2, r1
 800039e:	d90a      	bls.n	80003b6 <__udivmoddi4+0x1a6>
 80003a0:	193c      	adds	r4, r7, r4
 80003a2:	f10e 3aff 	add.w	sl, lr, #4294967295
 80003a6:	f080 8084 	bcs.w	80004b2 <__udivmoddi4+0x2a2>
 80003aa:	45a1      	cmp	r9, r4
 80003ac:	f240 8081 	bls.w	80004b2 <__udivmoddi4+0x2a2>
 80003b0:	f1ae 0e02 	sub.w	lr, lr, #2
 80003b4:	443c      	add	r4, r7
 80003b6:	eba4 0409 	sub.w	r4, r4, r9
 80003ba:	fa1f f983 	uxth.w	r9, r3
 80003be:	fbb4 f3f0 	udiv	r3, r4, r0
 80003c2:	fb00 4413 	mls	r4, r0, r3, r4
 80003c6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003ca:	fb03 fc0c 	mul.w	ip, r3, ip
 80003ce:	45a4      	cmp	ip, r4
 80003d0:	d907      	bls.n	80003e2 <__udivmoddi4+0x1d2>
 80003d2:	193c      	adds	r4, r7, r4
 80003d4:	f103 30ff 	add.w	r0, r3, #4294967295
 80003d8:	d267      	bcs.n	80004aa <__udivmoddi4+0x29a>
 80003da:	45a4      	cmp	ip, r4
 80003dc:	d965      	bls.n	80004aa <__udivmoddi4+0x29a>
 80003de:	3b02      	subs	r3, #2
 80003e0:	443c      	add	r4, r7
 80003e2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80003e6:	fba0 9302 	umull	r9, r3, r0, r2
 80003ea:	eba4 040c 	sub.w	r4, r4, ip
 80003ee:	429c      	cmp	r4, r3
 80003f0:	46ce      	mov	lr, r9
 80003f2:	469c      	mov	ip, r3
 80003f4:	d351      	bcc.n	800049a <__udivmoddi4+0x28a>
 80003f6:	d04e      	beq.n	8000496 <__udivmoddi4+0x286>
 80003f8:	b155      	cbz	r5, 8000410 <__udivmoddi4+0x200>
 80003fa:	ebb8 030e 	subs.w	r3, r8, lr
 80003fe:	eb64 040c 	sbc.w	r4, r4, ip
 8000402:	fa04 f606 	lsl.w	r6, r4, r6
 8000406:	40cb      	lsrs	r3, r1
 8000408:	431e      	orrs	r6, r3
 800040a:	40cc      	lsrs	r4, r1
 800040c:	e9c5 6400 	strd	r6, r4, [r5]
 8000410:	2100      	movs	r1, #0
 8000412:	e750      	b.n	80002b6 <__udivmoddi4+0xa6>
 8000414:	f1c2 0320 	rsb	r3, r2, #32
 8000418:	fa20 f103 	lsr.w	r1, r0, r3
 800041c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000420:	fa24 f303 	lsr.w	r3, r4, r3
 8000424:	4094      	lsls	r4, r2
 8000426:	430c      	orrs	r4, r1
 8000428:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800042c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000430:	fa1f f78c 	uxth.w	r7, ip
 8000434:	fbb3 f0f8 	udiv	r0, r3, r8
 8000438:	fb08 3110 	mls	r1, r8, r0, r3
 800043c:	0c23      	lsrs	r3, r4, #16
 800043e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000442:	fb00 f107 	mul.w	r1, r0, r7
 8000446:	4299      	cmp	r1, r3
 8000448:	d908      	bls.n	800045c <__udivmoddi4+0x24c>
 800044a:	eb1c 0303 	adds.w	r3, ip, r3
 800044e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000452:	d22c      	bcs.n	80004ae <__udivmoddi4+0x29e>
 8000454:	4299      	cmp	r1, r3
 8000456:	d92a      	bls.n	80004ae <__udivmoddi4+0x29e>
 8000458:	3802      	subs	r0, #2
 800045a:	4463      	add	r3, ip
 800045c:	1a5b      	subs	r3, r3, r1
 800045e:	b2a4      	uxth	r4, r4
 8000460:	fbb3 f1f8 	udiv	r1, r3, r8
 8000464:	fb08 3311 	mls	r3, r8, r1, r3
 8000468:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800046c:	fb01 f307 	mul.w	r3, r1, r7
 8000470:	42a3      	cmp	r3, r4
 8000472:	d908      	bls.n	8000486 <__udivmoddi4+0x276>
 8000474:	eb1c 0404 	adds.w	r4, ip, r4
 8000478:	f101 36ff 	add.w	r6, r1, #4294967295
 800047c:	d213      	bcs.n	80004a6 <__udivmoddi4+0x296>
 800047e:	42a3      	cmp	r3, r4
 8000480:	d911      	bls.n	80004a6 <__udivmoddi4+0x296>
 8000482:	3902      	subs	r1, #2
 8000484:	4464      	add	r4, ip
 8000486:	1ae4      	subs	r4, r4, r3
 8000488:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800048c:	e739      	b.n	8000302 <__udivmoddi4+0xf2>
 800048e:	4604      	mov	r4, r0
 8000490:	e6f0      	b.n	8000274 <__udivmoddi4+0x64>
 8000492:	4608      	mov	r0, r1
 8000494:	e706      	b.n	80002a4 <__udivmoddi4+0x94>
 8000496:	45c8      	cmp	r8, r9
 8000498:	d2ae      	bcs.n	80003f8 <__udivmoddi4+0x1e8>
 800049a:	ebb9 0e02 	subs.w	lr, r9, r2
 800049e:	eb63 0c07 	sbc.w	ip, r3, r7
 80004a2:	3801      	subs	r0, #1
 80004a4:	e7a8      	b.n	80003f8 <__udivmoddi4+0x1e8>
 80004a6:	4631      	mov	r1, r6
 80004a8:	e7ed      	b.n	8000486 <__udivmoddi4+0x276>
 80004aa:	4603      	mov	r3, r0
 80004ac:	e799      	b.n	80003e2 <__udivmoddi4+0x1d2>
 80004ae:	4630      	mov	r0, r6
 80004b0:	e7d4      	b.n	800045c <__udivmoddi4+0x24c>
 80004b2:	46d6      	mov	lr, sl
 80004b4:	e77f      	b.n	80003b6 <__udivmoddi4+0x1a6>
 80004b6:	4463      	add	r3, ip
 80004b8:	3802      	subs	r0, #2
 80004ba:	e74d      	b.n	8000358 <__udivmoddi4+0x148>
 80004bc:	4606      	mov	r6, r0
 80004be:	4623      	mov	r3, r4
 80004c0:	4608      	mov	r0, r1
 80004c2:	e70f      	b.n	80002e4 <__udivmoddi4+0xd4>
 80004c4:	3e02      	subs	r6, #2
 80004c6:	4463      	add	r3, ip
 80004c8:	e730      	b.n	800032c <__udivmoddi4+0x11c>
 80004ca:	bf00      	nop

080004cc <__aeabi_idiv0>:
 80004cc:	4770      	bx	lr
 80004ce:	bf00      	nop

080004d0 <LEDTask>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void LEDTask(void *pvParameters) {
 80004d0:	b580      	push	{r7, lr}
 80004d2:	b084      	sub	sp, #16
 80004d4:	af00      	add	r7, sp, #0
 80004d6:	6078      	str	r0, [r7, #4]
	int recievedCommand = 0;
 80004d8:	2300      	movs	r3, #0
 80004da:	60fb      	str	r3, [r7, #12]
	for (;;) {
		xQueueReceive(usbQueue, &recievedCommand, pdMS_TO_TICKS(100));
 80004dc:	4b0c      	ldr	r3, [pc, #48]	@ (8000510 <LEDTask+0x40>)
 80004de:	681b      	ldr	r3, [r3, #0]
 80004e0:	f107 010c 	add.w	r1, r7, #12
 80004e4:	2264      	movs	r2, #100	@ 0x64
 80004e6:	4618      	mov	r0, r3
 80004e8:	f009 fab8 	bl	8009a5c <xQueueReceive>

		if(recievedCommand > 0){
 80004ec:	68fb      	ldr	r3, [r7, #12]
 80004ee:	2b00      	cmp	r3, #0
 80004f0:	dd06      	ble.n	8000500 <LEDTask+0x30>
			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_SET);
 80004f2:	2201      	movs	r2, #1
 80004f4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80004f8:	4806      	ldr	r0, [pc, #24]	@ (8000514 <LEDTask+0x44>)
 80004fa:	f001 f87b 	bl	80015f4 <HAL_GPIO_WritePin>
 80004fe:	e7ed      	b.n	80004dc <LEDTask+0xc>

		}else{
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_RESET);
 8000500:	2200      	movs	r2, #0
 8000502:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000506:	4803      	ldr	r0, [pc, #12]	@ (8000514 <LEDTask+0x44>)
 8000508:	f001 f874 	bl	80015f4 <HAL_GPIO_WritePin>
		xQueueReceive(usbQueue, &recievedCommand, pdMS_TO_TICKS(100));
 800050c:	e7e6      	b.n	80004dc <LEDTask+0xc>
 800050e:	bf00      	nop
 8000510:	200001e0 	.word	0x200001e0
 8000514:	40020c00 	.word	0x40020c00

08000518 <USBTask>:



	}
}
void USBTask(void *pvParameters) {
 8000518:	b580      	push	{r7, lr}
 800051a:	b084      	sub	sp, #16
 800051c:	af00      	add	r7, sp, #0
 800051e:	6078      	str	r0, [r7, #4]
	int command = 0;
 8000520:	2300      	movs	r3, #0
 8000522:	60fb      	str	r3, [r7, #12]
	for (;;) {
		command++;
 8000524:	68fb      	ldr	r3, [r7, #12]
 8000526:	3301      	adds	r3, #1
 8000528:	60fb      	str	r3, [r7, #12]
		if(command > 1)command = 0;
 800052a:	68fb      	ldr	r3, [r7, #12]
 800052c:	2b01      	cmp	r3, #1
 800052e:	dd01      	ble.n	8000534 <USBTask+0x1c>
 8000530:	2300      	movs	r3, #0
 8000532:	60fb      	str	r3, [r7, #12]
		xQueueSend(usbQueue,&command,pdMS_TO_TICKS(100));
 8000534:	4b08      	ldr	r3, [pc, #32]	@ (8000558 <USBTask+0x40>)
 8000536:	6818      	ldr	r0, [r3, #0]
 8000538:	f107 010c 	add.w	r1, r7, #12
 800053c:	2300      	movs	r3, #0
 800053e:	2264      	movs	r2, #100	@ 0x64
 8000540:	f009 f8ec 	bl	800971c <xQueueGenericSend>
		//get data from usb and parse
		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_13);
 8000544:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000548:	4804      	ldr	r0, [pc, #16]	@ (800055c <USBTask+0x44>)
 800054a:	f001 f86c 	bl	8001626 <HAL_GPIO_TogglePin>
		vTaskDelay(pdMS_TO_TICKS(1000));
 800054e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000552:	f009 ff13 	bl	800a37c <vTaskDelay>
		command++;
 8000556:	e7e5      	b.n	8000524 <USBTask+0xc>
 8000558:	200001e0 	.word	0x200001e0
 800055c:	40020c00 	.word	0x40020c00

08000560 <DC_MotorTask>:
	}
}
void DC_MotorTask(void *pvParameters) {
 8000560:	b580      	push	{r7, lr}
 8000562:	b082      	sub	sp, #8
 8000564:	af00      	add	r7, sp, #0
 8000566:	6078      	str	r0, [r7, #4]
	for (;;) {
		//get data from usb and parse
		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_14);
 8000568:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800056c:	4804      	ldr	r0, [pc, #16]	@ (8000580 <DC_MotorTask+0x20>)
 800056e:	f001 f85a 	bl	8001626 <HAL_GPIO_TogglePin>
		vTaskDelay(pdMS_TO_TICKS(500));
 8000572:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000576:	f009 ff01 	bl	800a37c <vTaskDelay>
		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_14);
 800057a:	bf00      	nop
 800057c:	e7f4      	b.n	8000568 <DC_MotorTask+0x8>
 800057e:	bf00      	nop
 8000580:	40020c00 	.word	0x40020c00

08000584 <beeperTask>:
	}
}
void beeperTask(void *pvParameters) {
 8000584:	b580      	push	{r7, lr}
 8000586:	b082      	sub	sp, #8
 8000588:	af00      	add	r7, sp, #0
 800058a:	6078      	str	r0, [r7, #4]
	for (;;) {
		//get data from usb and parse
		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_15);
 800058c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000590:	4804      	ldr	r0, [pc, #16]	@ (80005a4 <beeperTask+0x20>)
 8000592:	f001 f848 	bl	8001626 <HAL_GPIO_TogglePin>
		vTaskDelay(pdMS_TO_TICKS(500));
 8000596:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800059a:	f009 feef 	bl	800a37c <vTaskDelay>
		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_15);
 800059e:	bf00      	nop
 80005a0:	e7f4      	b.n	800058c <beeperTask+0x8>
 80005a2:	bf00      	nop
 80005a4:	40020c00 	.word	0x40020c00

080005a8 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 80005a8:	b580      	push	{r7, lr}
 80005aa:	b082      	sub	sp, #8
 80005ac:	af02      	add	r7, sp, #8

	/* USER CODE BEGIN 1 */
	// Create a queue with 5 items, each of 1 byte (uint8_t) in size
	usbQueue = xQueueCreate( 5, sizeof(uint8_t));
 80005ae:	2200      	movs	r2, #0
 80005b0:	2101      	movs	r1, #1
 80005b2:	2005      	movs	r0, #5
 80005b4:	f009 f853 	bl	800965e <xQueueGenericCreate>
 80005b8:	4603      	mov	r3, r0
 80005ba:	4a24      	ldr	r2, [pc, #144]	@ (800064c <main+0xa4>)
 80005bc:	6013      	str	r3, [r2, #0]
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80005be:	f000 fd4d 	bl	800105c <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80005c2:	f000 f85d 	bl	8000680 <SystemClock_Config>

	/* Configure the peripherals common clocks */
	PeriphCommonClock_Config();
 80005c6:	f000 f8c3 	bl	8000750 <PeriphCommonClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80005ca:	f000 f9a3 	bl	8000914 <MX_GPIO_Init>
	MX_I2C1_Init();
 80005ce:	f000 f8df 	bl	8000790 <MX_I2C1_Init>
	MX_I2S2_Init();
 80005d2:	f000 f90b 	bl	80007ec <MX_I2S2_Init>
	MX_I2S3_Init();
 80005d6:	f000 f937 	bl	8000848 <MX_I2S3_Init>
	MX_SPI1_Init();
 80005da:	f000 f965 	bl	80008a8 <MX_SPI1_Init>
	/* USER CODE BEGIN 2 */

	/* USER CODE END 2 */

	/* Init scheduler */
	osKernelInitialize();
 80005de:	f008 fc47 	bl	8008e70 <osKernelInitialize>
	/* add queues, ... */
	/* USER CODE END RTOS_QUEUES */

	/* Create the thread(s) */
	/* creation of defaultTask */
	defaultTaskHandle = osThreadNew(StartDefaultTask, NULL,
 80005e2:	4a1b      	ldr	r2, [pc, #108]	@ (8000650 <main+0xa8>)
 80005e4:	2100      	movs	r1, #0
 80005e6:	481b      	ldr	r0, [pc, #108]	@ (8000654 <main+0xac>)
 80005e8:	f008 fc8c 	bl	8008f04 <osThreadNew>
 80005ec:	4603      	mov	r3, r0
 80005ee:	4a1a      	ldr	r2, [pc, #104]	@ (8000658 <main+0xb0>)
 80005f0:	6013      	str	r3, [r2, #0]

	/* USER CODE BEGIN RTOS_EVENTS */


	/* add events, ... */
	xTaskCreate(LEDTask, "LED Task", 128, NULL, 2, &TaskHandle_LEDTask);
 80005f2:	4b1a      	ldr	r3, [pc, #104]	@ (800065c <main+0xb4>)
 80005f4:	9301      	str	r3, [sp, #4]
 80005f6:	2302      	movs	r3, #2
 80005f8:	9300      	str	r3, [sp, #0]
 80005fa:	2300      	movs	r3, #0
 80005fc:	2280      	movs	r2, #128	@ 0x80
 80005fe:	4918      	ldr	r1, [pc, #96]	@ (8000660 <main+0xb8>)
 8000600:	4818      	ldr	r0, [pc, #96]	@ (8000664 <main+0xbc>)
 8000602:	f009 fd5d 	bl	800a0c0 <xTaskCreate>
	xTaskCreate(USBTask, "USB Task", 128, NULL, 2, NULL);
 8000606:	2300      	movs	r3, #0
 8000608:	9301      	str	r3, [sp, #4]
 800060a:	2302      	movs	r3, #2
 800060c:	9300      	str	r3, [sp, #0]
 800060e:	2300      	movs	r3, #0
 8000610:	2280      	movs	r2, #128	@ 0x80
 8000612:	4915      	ldr	r1, [pc, #84]	@ (8000668 <main+0xc0>)
 8000614:	4815      	ldr	r0, [pc, #84]	@ (800066c <main+0xc4>)
 8000616:	f009 fd53 	bl	800a0c0 <xTaskCreate>
	xTaskCreate(beeperTask, "beeper Task", 128, NULL, 2, NULL);
 800061a:	2300      	movs	r3, #0
 800061c:	9301      	str	r3, [sp, #4]
 800061e:	2302      	movs	r3, #2
 8000620:	9300      	str	r3, [sp, #0]
 8000622:	2300      	movs	r3, #0
 8000624:	2280      	movs	r2, #128	@ 0x80
 8000626:	4912      	ldr	r1, [pc, #72]	@ (8000670 <main+0xc8>)
 8000628:	4812      	ldr	r0, [pc, #72]	@ (8000674 <main+0xcc>)
 800062a:	f009 fd49 	bl	800a0c0 <xTaskCreate>
	xTaskCreate(DC_MotorTask, "DC Motor Task", 128, NULL, 2, NULL);
 800062e:	2300      	movs	r3, #0
 8000630:	9301      	str	r3, [sp, #4]
 8000632:	2302      	movs	r3, #2
 8000634:	9300      	str	r3, [sp, #0]
 8000636:	2300      	movs	r3, #0
 8000638:	2280      	movs	r2, #128	@ 0x80
 800063a:	490f      	ldr	r1, [pc, #60]	@ (8000678 <main+0xd0>)
 800063c:	480f      	ldr	r0, [pc, #60]	@ (800067c <main+0xd4>)
 800063e:	f009 fd3f 	bl	800a0c0 <xTaskCreate>
	/* USER CODE END RTOS_EVENTS */

	/* Start scheduler */
	osKernelStart();
 8000642:	f008 fc39 	bl	8008eb8 <osKernelStart>
	/* We should never get here as control is now taken by the scheduler */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */

	while (1) {
 8000646:	bf00      	nop
 8000648:	e7fd      	b.n	8000646 <main+0x9e>
 800064a:	bf00      	nop
 800064c:	200001e0 	.word	0x200001e0
 8000650:	0800c790 	.word	0x0800c790
 8000654:	08000ac9 	.word	0x08000ac9
 8000658:	200001d8 	.word	0x200001d8
 800065c:	200001dc 	.word	0x200001dc
 8000660:	0800c734 	.word	0x0800c734
 8000664:	080004d1 	.word	0x080004d1
 8000668:	0800c740 	.word	0x0800c740
 800066c:	08000519 	.word	0x08000519
 8000670:	0800c74c 	.word	0x0800c74c
 8000674:	08000585 	.word	0x08000585
 8000678:	0800c758 	.word	0x0800c758
 800067c:	08000561 	.word	0x08000561

08000680 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8000680:	b580      	push	{r7, lr}
 8000682:	b094      	sub	sp, #80	@ 0x50
 8000684:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8000686:	f107 0320 	add.w	r3, r7, #32
 800068a:	2230      	movs	r2, #48	@ 0x30
 800068c:	2100      	movs	r1, #0
 800068e:	4618      	mov	r0, r3
 8000690:	f00b ff4c 	bl	800c52c <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8000694:	f107 030c 	add.w	r3, r7, #12
 8000698:	2200      	movs	r2, #0
 800069a:	601a      	str	r2, [r3, #0]
 800069c:	605a      	str	r2, [r3, #4]
 800069e:	609a      	str	r2, [r3, #8]
 80006a0:	60da      	str	r2, [r3, #12]
 80006a2:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 80006a4:	2300      	movs	r3, #0
 80006a6:	60bb      	str	r3, [r7, #8]
 80006a8:	4b27      	ldr	r3, [pc, #156]	@ (8000748 <SystemClock_Config+0xc8>)
 80006aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006ac:	4a26      	ldr	r2, [pc, #152]	@ (8000748 <SystemClock_Config+0xc8>)
 80006ae:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80006b2:	6413      	str	r3, [r2, #64]	@ 0x40
 80006b4:	4b24      	ldr	r3, [pc, #144]	@ (8000748 <SystemClock_Config+0xc8>)
 80006b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006b8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80006bc:	60bb      	str	r3, [r7, #8]
 80006be:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006c0:	2300      	movs	r3, #0
 80006c2:	607b      	str	r3, [r7, #4]
 80006c4:	4b21      	ldr	r3, [pc, #132]	@ (800074c <SystemClock_Config+0xcc>)
 80006c6:	681b      	ldr	r3, [r3, #0]
 80006c8:	4a20      	ldr	r2, [pc, #128]	@ (800074c <SystemClock_Config+0xcc>)
 80006ca:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80006ce:	6013      	str	r3, [r2, #0]
 80006d0:	4b1e      	ldr	r3, [pc, #120]	@ (800074c <SystemClock_Config+0xcc>)
 80006d2:	681b      	ldr	r3, [r3, #0]
 80006d4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80006d8:	607b      	str	r3, [r7, #4]
 80006da:	687b      	ldr	r3, [r7, #4]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80006dc:	2301      	movs	r3, #1
 80006de:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80006e0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80006e4:	627b      	str	r3, [r7, #36]	@ 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006e6:	2302      	movs	r3, #2
 80006e8:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80006ea:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80006ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLM = 4;
 80006f0:	2304      	movs	r3, #4
 80006f2:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLN = 168;
 80006f4:	23a8      	movs	r3, #168	@ 0xa8
 80006f6:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80006f8:	2304      	movs	r3, #4
 80006fa:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLQ = 7;
 80006fc:	2307      	movs	r3, #7
 80006fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8000700:	f107 0320 	add.w	r3, r7, #32
 8000704:	4618      	mov	r0, r3
 8000706:	f003 fec1 	bl	800448c <HAL_RCC_OscConfig>
 800070a:	4603      	mov	r3, r0
 800070c:	2b00      	cmp	r3, #0
 800070e:	d001      	beq.n	8000714 <SystemClock_Config+0x94>
		Error_Handler();
 8000710:	f000 f9f6 	bl	8000b00 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8000714:	230f      	movs	r3, #15
 8000716:	60fb      	str	r3, [r7, #12]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000718:	2302      	movs	r3, #2
 800071a:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800071c:	2300      	movs	r3, #0
 800071e:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000720:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000724:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000726:	2300      	movs	r3, #0
 8000728:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 800072a:	f107 030c 	add.w	r3, r7, #12
 800072e:	2102      	movs	r1, #2
 8000730:	4618      	mov	r0, r3
 8000732:	f004 f923 	bl	800497c <HAL_RCC_ClockConfig>
 8000736:	4603      	mov	r3, r0
 8000738:	2b00      	cmp	r3, #0
 800073a:	d001      	beq.n	8000740 <SystemClock_Config+0xc0>
		Error_Handler();
 800073c:	f000 f9e0 	bl	8000b00 <Error_Handler>
	}
}
 8000740:	bf00      	nop
 8000742:	3750      	adds	r7, #80	@ 0x50
 8000744:	46bd      	mov	sp, r7
 8000746:	bd80      	pop	{r7, pc}
 8000748:	40023800 	.word	0x40023800
 800074c:	40007000 	.word	0x40007000

08000750 <PeriphCommonClock_Config>:

/**
 * @brief Peripherals Common Clock Configuration
 * @retval None
 */
void PeriphCommonClock_Config(void) {
 8000750:	b580      	push	{r7, lr}
 8000752:	b086      	sub	sp, #24
 8000754:	af00      	add	r7, sp, #0
	RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = { 0 };
 8000756:	463b      	mov	r3, r7
 8000758:	2200      	movs	r2, #0
 800075a:	601a      	str	r2, [r3, #0]
 800075c:	605a      	str	r2, [r3, #4]
 800075e:	609a      	str	r2, [r3, #8]
 8000760:	60da      	str	r2, [r3, #12]
 8000762:	611a      	str	r2, [r3, #16]
 8000764:	615a      	str	r2, [r3, #20]

	/** Initializes the peripherals clock
	 */
	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8000766:	2301      	movs	r3, #1
 8000768:	603b      	str	r3, [r7, #0]
	PeriphClkInitStruct.PLLI2S.PLLI2SN = 200;
 800076a:	23c8      	movs	r3, #200	@ 0xc8
 800076c:	60bb      	str	r3, [r7, #8]
	PeriphClkInitStruct.PLLI2S.PLLI2SM = 5;
 800076e:	2305      	movs	r3, #5
 8000770:	607b      	str	r3, [r7, #4]
	PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8000772:	2302      	movs	r3, #2
 8000774:	60fb      	str	r3, [r7, #12]
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK) {
 8000776:	463b      	mov	r3, r7
 8000778:	4618      	mov	r0, r3
 800077a:	f004 fb3d 	bl	8004df8 <HAL_RCCEx_PeriphCLKConfig>
 800077e:	4603      	mov	r3, r0
 8000780:	2b00      	cmp	r3, #0
 8000782:	d001      	beq.n	8000788 <PeriphCommonClock_Config+0x38>
		Error_Handler();
 8000784:	f000 f9bc 	bl	8000b00 <Error_Handler>
	}
}
 8000788:	bf00      	nop
 800078a:	3718      	adds	r7, #24
 800078c:	46bd      	mov	sp, r7
 800078e:	bd80      	pop	{r7, pc}

08000790 <MX_I2C1_Init>:
/**
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void) {
 8000790:	b580      	push	{r7, lr}
 8000792:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 8000794:	4b12      	ldr	r3, [pc, #72]	@ (80007e0 <MX_I2C1_Init+0x50>)
 8000796:	4a13      	ldr	r2, [pc, #76]	@ (80007e4 <MX_I2C1_Init+0x54>)
 8000798:	601a      	str	r2, [r3, #0]
	hi2c1.Init.ClockSpeed = 100000;
 800079a:	4b11      	ldr	r3, [pc, #68]	@ (80007e0 <MX_I2C1_Init+0x50>)
 800079c:	4a12      	ldr	r2, [pc, #72]	@ (80007e8 <MX_I2C1_Init+0x58>)
 800079e:	605a      	str	r2, [r3, #4]
	hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80007a0:	4b0f      	ldr	r3, [pc, #60]	@ (80007e0 <MX_I2C1_Init+0x50>)
 80007a2:	2200      	movs	r2, #0
 80007a4:	609a      	str	r2, [r3, #8]
	hi2c1.Init.OwnAddress1 = 0;
 80007a6:	4b0e      	ldr	r3, [pc, #56]	@ (80007e0 <MX_I2C1_Init+0x50>)
 80007a8:	2200      	movs	r2, #0
 80007aa:	60da      	str	r2, [r3, #12]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80007ac:	4b0c      	ldr	r3, [pc, #48]	@ (80007e0 <MX_I2C1_Init+0x50>)
 80007ae:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80007b2:	611a      	str	r2, [r3, #16]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80007b4:	4b0a      	ldr	r3, [pc, #40]	@ (80007e0 <MX_I2C1_Init+0x50>)
 80007b6:	2200      	movs	r2, #0
 80007b8:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2 = 0;
 80007ba:	4b09      	ldr	r3, [pc, #36]	@ (80007e0 <MX_I2C1_Init+0x50>)
 80007bc:	2200      	movs	r2, #0
 80007be:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80007c0:	4b07      	ldr	r3, [pc, #28]	@ (80007e0 <MX_I2C1_Init+0x50>)
 80007c2:	2200      	movs	r2, #0
 80007c4:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80007c6:	4b06      	ldr	r3, [pc, #24]	@ (80007e0 <MX_I2C1_Init+0x50>)
 80007c8:	2200      	movs	r2, #0
 80007ca:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 80007cc:	4804      	ldr	r0, [pc, #16]	@ (80007e0 <MX_I2C1_Init+0x50>)
 80007ce:	f003 f879 	bl	80038c4 <HAL_I2C_Init>
 80007d2:	4603      	mov	r3, r0
 80007d4:	2b00      	cmp	r3, #0
 80007d6:	d001      	beq.n	80007dc <MX_I2C1_Init+0x4c>
		Error_Handler();
 80007d8:	f000 f992 	bl	8000b00 <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 80007dc:	bf00      	nop
 80007de:	bd80      	pop	{r7, pc}
 80007e0:	2000009c 	.word	0x2000009c
 80007e4:	40005400 	.word	0x40005400
 80007e8:	000186a0 	.word	0x000186a0

080007ec <MX_I2S2_Init>:
/**
 * @brief I2S2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2S2_Init(void) {
 80007ec:	b580      	push	{r7, lr}
 80007ee:	af00      	add	r7, sp, #0
	/* USER CODE END I2S2_Init 0 */

	/* USER CODE BEGIN I2S2_Init 1 */

	/* USER CODE END I2S2_Init 1 */
	hi2s2.Instance = SPI2;
 80007f0:	4b12      	ldr	r3, [pc, #72]	@ (800083c <MX_I2S2_Init+0x50>)
 80007f2:	4a13      	ldr	r2, [pc, #76]	@ (8000840 <MX_I2S2_Init+0x54>)
 80007f4:	601a      	str	r2, [r3, #0]
	hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 80007f6:	4b11      	ldr	r3, [pc, #68]	@ (800083c <MX_I2S2_Init+0x50>)
 80007f8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80007fc:	605a      	str	r2, [r3, #4]
	hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 80007fe:	4b0f      	ldr	r3, [pc, #60]	@ (800083c <MX_I2S2_Init+0x50>)
 8000800:	2200      	movs	r2, #0
 8000802:	609a      	str	r2, [r3, #8]
	hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 8000804:	4b0d      	ldr	r3, [pc, #52]	@ (800083c <MX_I2S2_Init+0x50>)
 8000806:	2200      	movs	r2, #0
 8000808:	60da      	str	r2, [r3, #12]
	hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 800080a:	4b0c      	ldr	r3, [pc, #48]	@ (800083c <MX_I2S2_Init+0x50>)
 800080c:	2200      	movs	r2, #0
 800080e:	611a      	str	r2, [r3, #16]
	hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 8000810:	4b0a      	ldr	r3, [pc, #40]	@ (800083c <MX_I2S2_Init+0x50>)
 8000812:	4a0c      	ldr	r2, [pc, #48]	@ (8000844 <MX_I2S2_Init+0x58>)
 8000814:	615a      	str	r2, [r3, #20]
	hi2s2.Init.CPOL = I2S_CPOL_LOW;
 8000816:	4b09      	ldr	r3, [pc, #36]	@ (800083c <MX_I2S2_Init+0x50>)
 8000818:	2200      	movs	r2, #0
 800081a:	619a      	str	r2, [r3, #24]
	hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 800081c:	4b07      	ldr	r3, [pc, #28]	@ (800083c <MX_I2S2_Init+0x50>)
 800081e:	2200      	movs	r2, #0
 8000820:	61da      	str	r2, [r3, #28]
	hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_ENABLE;
 8000822:	4b06      	ldr	r3, [pc, #24]	@ (800083c <MX_I2S2_Init+0x50>)
 8000824:	2201      	movs	r2, #1
 8000826:	621a      	str	r2, [r3, #32]
	if (HAL_I2S_Init(&hi2s2) != HAL_OK) {
 8000828:	4804      	ldr	r0, [pc, #16]	@ (800083c <MX_I2S2_Init+0x50>)
 800082a:	f003 f98f 	bl	8003b4c <HAL_I2S_Init>
 800082e:	4603      	mov	r3, r0
 8000830:	2b00      	cmp	r3, #0
 8000832:	d001      	beq.n	8000838 <MX_I2S2_Init+0x4c>
		Error_Handler();
 8000834:	f000 f964 	bl	8000b00 <Error_Handler>
	}
	/* USER CODE BEGIN I2S2_Init 2 */

	/* USER CODE END I2S2_Init 2 */

}
 8000838:	bf00      	nop
 800083a:	bd80      	pop	{r7, pc}
 800083c:	200000f0 	.word	0x200000f0
 8000840:	40003800 	.word	0x40003800
 8000844:	00017700 	.word	0x00017700

08000848 <MX_I2S3_Init>:
/**
 * @brief I2S3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2S3_Init(void) {
 8000848:	b580      	push	{r7, lr}
 800084a:	af00      	add	r7, sp, #0
	/* USER CODE END I2S3_Init 0 */

	/* USER CODE BEGIN I2S3_Init 1 */

	/* USER CODE END I2S3_Init 1 */
	hi2s3.Instance = SPI3;
 800084c:	4b13      	ldr	r3, [pc, #76]	@ (800089c <MX_I2S3_Init+0x54>)
 800084e:	4a14      	ldr	r2, [pc, #80]	@ (80008a0 <MX_I2S3_Init+0x58>)
 8000850:	601a      	str	r2, [r3, #0]
	hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 8000852:	4b12      	ldr	r3, [pc, #72]	@ (800089c <MX_I2S3_Init+0x54>)
 8000854:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000858:	605a      	str	r2, [r3, #4]
	hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 800085a:	4b10      	ldr	r3, [pc, #64]	@ (800089c <MX_I2S3_Init+0x54>)
 800085c:	2200      	movs	r2, #0
 800085e:	609a      	str	r2, [r3, #8]
	hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8000860:	4b0e      	ldr	r3, [pc, #56]	@ (800089c <MX_I2S3_Init+0x54>)
 8000862:	2200      	movs	r2, #0
 8000864:	60da      	str	r2, [r3, #12]
	hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8000866:	4b0d      	ldr	r3, [pc, #52]	@ (800089c <MX_I2S3_Init+0x54>)
 8000868:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800086c:	611a      	str	r2, [r3, #16]
	hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 800086e:	4b0b      	ldr	r3, [pc, #44]	@ (800089c <MX_I2S3_Init+0x54>)
 8000870:	4a0c      	ldr	r2, [pc, #48]	@ (80008a4 <MX_I2S3_Init+0x5c>)
 8000872:	615a      	str	r2, [r3, #20]
	hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8000874:	4b09      	ldr	r3, [pc, #36]	@ (800089c <MX_I2S3_Init+0x54>)
 8000876:	2200      	movs	r2, #0
 8000878:	619a      	str	r2, [r3, #24]
	hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 800087a:	4b08      	ldr	r3, [pc, #32]	@ (800089c <MX_I2S3_Init+0x54>)
 800087c:	2200      	movs	r2, #0
 800087e:	61da      	str	r2, [r3, #28]
	hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8000880:	4b06      	ldr	r3, [pc, #24]	@ (800089c <MX_I2S3_Init+0x54>)
 8000882:	2200      	movs	r2, #0
 8000884:	621a      	str	r2, [r3, #32]
	if (HAL_I2S_Init(&hi2s3) != HAL_OK) {
 8000886:	4805      	ldr	r0, [pc, #20]	@ (800089c <MX_I2S3_Init+0x54>)
 8000888:	f003 f960 	bl	8003b4c <HAL_I2S_Init>
 800088c:	4603      	mov	r3, r0
 800088e:	2b00      	cmp	r3, #0
 8000890:	d001      	beq.n	8000896 <MX_I2S3_Init+0x4e>
		Error_Handler();
 8000892:	f000 f935 	bl	8000b00 <Error_Handler>
	}
	/* USER CODE BEGIN I2S3_Init 2 */

	/* USER CODE END I2S3_Init 2 */

}
 8000896:	bf00      	nop
 8000898:	bd80      	pop	{r7, pc}
 800089a:	bf00      	nop
 800089c:	20000138 	.word	0x20000138
 80008a0:	40003c00 	.word	0x40003c00
 80008a4:	00017700 	.word	0x00017700

080008a8 <MX_SPI1_Init>:
/**
 * @brief SPI1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI1_Init(void) {
 80008a8:	b580      	push	{r7, lr}
 80008aa:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI1_Init 1 */

	/* USER CODE END SPI1_Init 1 */
	/* SPI1 parameter configuration*/
	hspi1.Instance = SPI1;
 80008ac:	4b17      	ldr	r3, [pc, #92]	@ (800090c <MX_SPI1_Init+0x64>)
 80008ae:	4a18      	ldr	r2, [pc, #96]	@ (8000910 <MX_SPI1_Init+0x68>)
 80008b0:	601a      	str	r2, [r3, #0]
	hspi1.Init.Mode = SPI_MODE_MASTER;
 80008b2:	4b16      	ldr	r3, [pc, #88]	@ (800090c <MX_SPI1_Init+0x64>)
 80008b4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80008b8:	605a      	str	r2, [r3, #4]
	hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80008ba:	4b14      	ldr	r3, [pc, #80]	@ (800090c <MX_SPI1_Init+0x64>)
 80008bc:	2200      	movs	r2, #0
 80008be:	609a      	str	r2, [r3, #8]
	hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80008c0:	4b12      	ldr	r3, [pc, #72]	@ (800090c <MX_SPI1_Init+0x64>)
 80008c2:	2200      	movs	r2, #0
 80008c4:	60da      	str	r2, [r3, #12]
	hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80008c6:	4b11      	ldr	r3, [pc, #68]	@ (800090c <MX_SPI1_Init+0x64>)
 80008c8:	2200      	movs	r2, #0
 80008ca:	611a      	str	r2, [r3, #16]
	hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80008cc:	4b0f      	ldr	r3, [pc, #60]	@ (800090c <MX_SPI1_Init+0x64>)
 80008ce:	2200      	movs	r2, #0
 80008d0:	615a      	str	r2, [r3, #20]
	hspi1.Init.NSS = SPI_NSS_SOFT;
 80008d2:	4b0e      	ldr	r3, [pc, #56]	@ (800090c <MX_SPI1_Init+0x64>)
 80008d4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80008d8:	619a      	str	r2, [r3, #24]
	hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80008da:	4b0c      	ldr	r3, [pc, #48]	@ (800090c <MX_SPI1_Init+0x64>)
 80008dc:	2200      	movs	r2, #0
 80008de:	61da      	str	r2, [r3, #28]
	hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80008e0:	4b0a      	ldr	r3, [pc, #40]	@ (800090c <MX_SPI1_Init+0x64>)
 80008e2:	2200      	movs	r2, #0
 80008e4:	621a      	str	r2, [r3, #32]
	hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80008e6:	4b09      	ldr	r3, [pc, #36]	@ (800090c <MX_SPI1_Init+0x64>)
 80008e8:	2200      	movs	r2, #0
 80008ea:	625a      	str	r2, [r3, #36]	@ 0x24
	hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80008ec:	4b07      	ldr	r3, [pc, #28]	@ (800090c <MX_SPI1_Init+0x64>)
 80008ee:	2200      	movs	r2, #0
 80008f0:	629a      	str	r2, [r3, #40]	@ 0x28
	hspi1.Init.CRCPolynomial = 10;
 80008f2:	4b06      	ldr	r3, [pc, #24]	@ (800090c <MX_SPI1_Init+0x64>)
 80008f4:	220a      	movs	r2, #10
 80008f6:	62da      	str	r2, [r3, #44]	@ 0x2c
	if (HAL_SPI_Init(&hspi1) != HAL_OK) {
 80008f8:	4804      	ldr	r0, [pc, #16]	@ (800090c <MX_SPI1_Init+0x64>)
 80008fa:	f004 fbcf 	bl	800509c <HAL_SPI_Init>
 80008fe:	4603      	mov	r3, r0
 8000900:	2b00      	cmp	r3, #0
 8000902:	d001      	beq.n	8000908 <MX_SPI1_Init+0x60>
		Error_Handler();
 8000904:	f000 f8fc 	bl	8000b00 <Error_Handler>
	}
	/* USER CODE BEGIN SPI1_Init 2 */

	/* USER CODE END SPI1_Init 2 */

}
 8000908:	bf00      	nop
 800090a:	bd80      	pop	{r7, pc}
 800090c:	20000180 	.word	0x20000180
 8000910:	40013000 	.word	0x40013000

08000914 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8000914:	b580      	push	{r7, lr}
 8000916:	b08c      	sub	sp, #48	@ 0x30
 8000918:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 800091a:	f107 031c 	add.w	r3, r7, #28
 800091e:	2200      	movs	r2, #0
 8000920:	601a      	str	r2, [r3, #0]
 8000922:	605a      	str	r2, [r3, #4]
 8000924:	609a      	str	r2, [r3, #8]
 8000926:	60da      	str	r2, [r3, #12]
 8000928:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOE_CLK_ENABLE();
 800092a:	2300      	movs	r3, #0
 800092c:	61bb      	str	r3, [r7, #24]
 800092e:	4b61      	ldr	r3, [pc, #388]	@ (8000ab4 <MX_GPIO_Init+0x1a0>)
 8000930:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000932:	4a60      	ldr	r2, [pc, #384]	@ (8000ab4 <MX_GPIO_Init+0x1a0>)
 8000934:	f043 0310 	orr.w	r3, r3, #16
 8000938:	6313      	str	r3, [r2, #48]	@ 0x30
 800093a:	4b5e      	ldr	r3, [pc, #376]	@ (8000ab4 <MX_GPIO_Init+0x1a0>)
 800093c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800093e:	f003 0310 	and.w	r3, r3, #16
 8000942:	61bb      	str	r3, [r7, #24]
 8000944:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8000946:	2300      	movs	r3, #0
 8000948:	617b      	str	r3, [r7, #20]
 800094a:	4b5a      	ldr	r3, [pc, #360]	@ (8000ab4 <MX_GPIO_Init+0x1a0>)
 800094c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800094e:	4a59      	ldr	r2, [pc, #356]	@ (8000ab4 <MX_GPIO_Init+0x1a0>)
 8000950:	f043 0304 	orr.w	r3, r3, #4
 8000954:	6313      	str	r3, [r2, #48]	@ 0x30
 8000956:	4b57      	ldr	r3, [pc, #348]	@ (8000ab4 <MX_GPIO_Init+0x1a0>)
 8000958:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800095a:	f003 0304 	and.w	r3, r3, #4
 800095e:	617b      	str	r3, [r7, #20]
 8000960:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8000962:	2300      	movs	r3, #0
 8000964:	613b      	str	r3, [r7, #16]
 8000966:	4b53      	ldr	r3, [pc, #332]	@ (8000ab4 <MX_GPIO_Init+0x1a0>)
 8000968:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800096a:	4a52      	ldr	r2, [pc, #328]	@ (8000ab4 <MX_GPIO_Init+0x1a0>)
 800096c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000970:	6313      	str	r3, [r2, #48]	@ 0x30
 8000972:	4b50      	ldr	r3, [pc, #320]	@ (8000ab4 <MX_GPIO_Init+0x1a0>)
 8000974:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000976:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800097a:	613b      	str	r3, [r7, #16]
 800097c:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800097e:	2300      	movs	r3, #0
 8000980:	60fb      	str	r3, [r7, #12]
 8000982:	4b4c      	ldr	r3, [pc, #304]	@ (8000ab4 <MX_GPIO_Init+0x1a0>)
 8000984:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000986:	4a4b      	ldr	r2, [pc, #300]	@ (8000ab4 <MX_GPIO_Init+0x1a0>)
 8000988:	f043 0301 	orr.w	r3, r3, #1
 800098c:	6313      	str	r3, [r2, #48]	@ 0x30
 800098e:	4b49      	ldr	r3, [pc, #292]	@ (8000ab4 <MX_GPIO_Init+0x1a0>)
 8000990:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000992:	f003 0301 	and.w	r3, r3, #1
 8000996:	60fb      	str	r3, [r7, #12]
 8000998:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800099a:	2300      	movs	r3, #0
 800099c:	60bb      	str	r3, [r7, #8]
 800099e:	4b45      	ldr	r3, [pc, #276]	@ (8000ab4 <MX_GPIO_Init+0x1a0>)
 80009a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009a2:	4a44      	ldr	r2, [pc, #272]	@ (8000ab4 <MX_GPIO_Init+0x1a0>)
 80009a4:	f043 0302 	orr.w	r3, r3, #2
 80009a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80009aa:	4b42      	ldr	r3, [pc, #264]	@ (8000ab4 <MX_GPIO_Init+0x1a0>)
 80009ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009ae:	f003 0302 	and.w	r3, r3, #2
 80009b2:	60bb      	str	r3, [r7, #8]
 80009b4:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 80009b6:	2300      	movs	r3, #0
 80009b8:	607b      	str	r3, [r7, #4]
 80009ba:	4b3e      	ldr	r3, [pc, #248]	@ (8000ab4 <MX_GPIO_Init+0x1a0>)
 80009bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009be:	4a3d      	ldr	r2, [pc, #244]	@ (8000ab4 <MX_GPIO_Init+0x1a0>)
 80009c0:	f043 0308 	orr.w	r3, r3, #8
 80009c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80009c6:	4b3b      	ldr	r3, [pc, #236]	@ (8000ab4 <MX_GPIO_Init+0x1a0>)
 80009c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009ca:	f003 0308 	and.w	r3, r3, #8
 80009ce:	607b      	str	r3, [r7, #4]
 80009d0:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 80009d2:	2200      	movs	r2, #0
 80009d4:	2108      	movs	r1, #8
 80009d6:	4838      	ldr	r0, [pc, #224]	@ (8000ab8 <MX_GPIO_Init+0x1a4>)
 80009d8:	f000 fe0c 	bl	80015f4 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin,
 80009dc:	2201      	movs	r2, #1
 80009de:	2101      	movs	r1, #1
 80009e0:	4836      	ldr	r0, [pc, #216]	@ (8000abc <MX_GPIO_Init+0x1a8>)
 80009e2:	f000 fe07 	bl	80015f4 <HAL_GPIO_WritePin>
			GPIO_PIN_SET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOD,
 80009e6:	2200      	movs	r2, #0
 80009e8:	f24f 0110 	movw	r1, #61456	@ 0xf010
 80009ec:	4834      	ldr	r0, [pc, #208]	@ (8000ac0 <MX_GPIO_Init+0x1ac>)
 80009ee:	f000 fe01 	bl	80015f4 <HAL_GPIO_WritePin>
			LD4_Pin | LD3_Pin | LD5_Pin | LD6_Pin | Audio_RST_Pin,
			GPIO_PIN_RESET);

	/*Configure GPIO pin : DATA_Ready_Pin */
	GPIO_InitStruct.Pin = DATA_Ready_Pin;
 80009f2:	2304      	movs	r3, #4
 80009f4:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009f6:	2300      	movs	r3, #0
 80009f8:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009fa:	2300      	movs	r3, #0
 80009fc:	627b      	str	r3, [r7, #36]	@ 0x24
	HAL_GPIO_Init(DATA_Ready_GPIO_Port, &GPIO_InitStruct);
 80009fe:	f107 031c 	add.w	r3, r7, #28
 8000a02:	4619      	mov	r1, r3
 8000a04:	482c      	ldr	r0, [pc, #176]	@ (8000ab8 <MX_GPIO_Init+0x1a4>)
 8000a06:	f000 fc71 	bl	80012ec <HAL_GPIO_Init>

	/*Configure GPIO pin : CS_I2C_SPI_Pin */
	GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8000a0a:	2308      	movs	r3, #8
 8000a0c:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a0e:	2301      	movs	r3, #1
 8000a10:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a12:	2300      	movs	r3, #0
 8000a14:	627b      	str	r3, [r7, #36]	@ 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a16:	2300      	movs	r3, #0
 8000a18:	62bb      	str	r3, [r7, #40]	@ 0x28
	HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8000a1a:	f107 031c 	add.w	r3, r7, #28
 8000a1e:	4619      	mov	r1, r3
 8000a20:	4825      	ldr	r0, [pc, #148]	@ (8000ab8 <MX_GPIO_Init+0x1a4>)
 8000a22:	f000 fc63 	bl	80012ec <HAL_GPIO_Init>

	/*Configure GPIO pins : INT1_Pin INT2_Pin MEMS_INT2_Pin */
	GPIO_InitStruct.Pin = INT1_Pin | INT2_Pin | MEMS_INT2_Pin;
 8000a26:	2332      	movs	r3, #50	@ 0x32
 8000a28:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000a2a:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8000a2e:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a30:	2300      	movs	r3, #0
 8000a32:	627b      	str	r3, [r7, #36]	@ 0x24
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000a34:	f107 031c 	add.w	r3, r7, #28
 8000a38:	4619      	mov	r1, r3
 8000a3a:	481f      	ldr	r0, [pc, #124]	@ (8000ab8 <MX_GPIO_Init+0x1a4>)
 8000a3c:	f000 fc56 	bl	80012ec <HAL_GPIO_Init>

	/*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
	GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8000a40:	2301      	movs	r3, #1
 8000a42:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a44:	2301      	movs	r3, #1
 8000a46:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a48:	2300      	movs	r3, #0
 8000a4a:	627b      	str	r3, [r7, #36]	@ 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a4c:	2300      	movs	r3, #0
 8000a4e:	62bb      	str	r3, [r7, #40]	@ 0x28
	HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000a50:	f107 031c 	add.w	r3, r7, #28
 8000a54:	4619      	mov	r1, r3
 8000a56:	4819      	ldr	r0, [pc, #100]	@ (8000abc <MX_GPIO_Init+0x1a8>)
 8000a58:	f000 fc48 	bl	80012ec <HAL_GPIO_Init>

	/*Configure GPIO pin : PA0 */
	GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000a5c:	2301      	movs	r3, #1
 8000a5e:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000a60:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8000a64:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a66:	2300      	movs	r3, #0
 8000a68:	627b      	str	r3, [r7, #36]	@ 0x24
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a6a:	f107 031c 	add.w	r3, r7, #28
 8000a6e:	4619      	mov	r1, r3
 8000a70:	4814      	ldr	r0, [pc, #80]	@ (8000ac4 <MX_GPIO_Init+0x1b0>)
 8000a72:	f000 fc3b 	bl	80012ec <HAL_GPIO_Init>

	/*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
	 Audio_RST_Pin */
	GPIO_InitStruct.Pin = LD4_Pin | LD3_Pin | LD5_Pin | LD6_Pin | Audio_RST_Pin;
 8000a76:	f24f 0310 	movw	r3, #61456	@ 0xf010
 8000a7a:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a7c:	2301      	movs	r3, #1
 8000a7e:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a80:	2300      	movs	r3, #0
 8000a82:	627b      	str	r3, [r7, #36]	@ 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a84:	2300      	movs	r3, #0
 8000a86:	62bb      	str	r3, [r7, #40]	@ 0x28
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000a88:	f107 031c 	add.w	r3, r7, #28
 8000a8c:	4619      	mov	r1, r3
 8000a8e:	480c      	ldr	r0, [pc, #48]	@ (8000ac0 <MX_GPIO_Init+0x1ac>)
 8000a90:	f000 fc2c 	bl	80012ec <HAL_GPIO_Init>

	/*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
	GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8000a94:	2320      	movs	r3, #32
 8000a96:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a98:	2300      	movs	r3, #0
 8000a9a:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a9c:	2300      	movs	r3, #0
 8000a9e:	627b      	str	r3, [r7, #36]	@ 0x24
	HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000aa0:	f107 031c 	add.w	r3, r7, #28
 8000aa4:	4619      	mov	r1, r3
 8000aa6:	4806      	ldr	r0, [pc, #24]	@ (8000ac0 <MX_GPIO_Init+0x1ac>)
 8000aa8:	f000 fc20 	bl	80012ec <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 8000aac:	bf00      	nop
 8000aae:	3730      	adds	r7, #48	@ 0x30
 8000ab0:	46bd      	mov	sp, r7
 8000ab2:	bd80      	pop	{r7, pc}
 8000ab4:	40023800 	.word	0x40023800
 8000ab8:	40021000 	.word	0x40021000
 8000abc:	40020800 	.word	0x40020800
 8000ac0:	40020c00 	.word	0x40020c00
 8000ac4:	40020000 	.word	0x40020000

08000ac8 <StartDefaultTask>:
 * @brief  Function implementing the defaultTask thread.
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument) {
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	b082      	sub	sp, #8
 8000acc:	af00      	add	r7, sp, #0
 8000ace:	6078      	str	r0, [r7, #4]
	/* init code for USB_HOST */
	MX_USB_HOST_Init();
 8000ad0:	f00b f96a 	bl	800bda8 <MX_USB_HOST_Init>
	/* USER CODE BEGIN 5 */
	/* Infinite loop */
	for (;;) {
		osDelay(1);
 8000ad4:	2001      	movs	r0, #1
 8000ad6:	f008 faa7 	bl	8009028 <osDelay>
 8000ada:	e7fb      	b.n	8000ad4 <StartDefaultTask+0xc>

08000adc <HAL_TIM_PeriodElapsedCallback>:
 * HAL_TIM_IRQHandler(). It makes a direct call to HAL_IncTick() to increment
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8000adc:	b580      	push	{r7, lr}
 8000ade:	b082      	sub	sp, #8
 8000ae0:	af00      	add	r7, sp, #0
 8000ae2:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Callback 0 */

	/* USER CODE END Callback 0 */
	if (htim->Instance == TIM4) {
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	681b      	ldr	r3, [r3, #0]
 8000ae8:	4a04      	ldr	r2, [pc, #16]	@ (8000afc <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000aea:	4293      	cmp	r3, r2
 8000aec:	d101      	bne.n	8000af2 <HAL_TIM_PeriodElapsedCallback+0x16>
		HAL_IncTick();
 8000aee:	f000 fad7 	bl	80010a0 <HAL_IncTick>
	}
	/* USER CODE BEGIN Callback 1 */

	/* USER CODE END Callback 1 */
}
 8000af2:	bf00      	nop
 8000af4:	3708      	adds	r7, #8
 8000af6:	46bd      	mov	sp, r7
 8000af8:	bd80      	pop	{r7, pc}
 8000afa:	bf00      	nop
 8000afc:	40000800 	.word	0x40000800

08000b00 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8000b00:	b480      	push	{r7}
 8000b02:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b04:	b672      	cpsid	i
}
 8000b06:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000b08:	bf00      	nop
 8000b0a:	e7fd      	b.n	8000b08 <Error_Handler+0x8>

08000b0c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	b082      	sub	sp, #8
 8000b10:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b12:	2300      	movs	r3, #0
 8000b14:	607b      	str	r3, [r7, #4]
 8000b16:	4b12      	ldr	r3, [pc, #72]	@ (8000b60 <HAL_MspInit+0x54>)
 8000b18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b1a:	4a11      	ldr	r2, [pc, #68]	@ (8000b60 <HAL_MspInit+0x54>)
 8000b1c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000b20:	6453      	str	r3, [r2, #68]	@ 0x44
 8000b22:	4b0f      	ldr	r3, [pc, #60]	@ (8000b60 <HAL_MspInit+0x54>)
 8000b24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b26:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000b2a:	607b      	str	r3, [r7, #4]
 8000b2c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b2e:	2300      	movs	r3, #0
 8000b30:	603b      	str	r3, [r7, #0]
 8000b32:	4b0b      	ldr	r3, [pc, #44]	@ (8000b60 <HAL_MspInit+0x54>)
 8000b34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b36:	4a0a      	ldr	r2, [pc, #40]	@ (8000b60 <HAL_MspInit+0x54>)
 8000b38:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000b3c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b3e:	4b08      	ldr	r3, [pc, #32]	@ (8000b60 <HAL_MspInit+0x54>)
 8000b40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b42:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000b46:	603b      	str	r3, [r7, #0]
 8000b48:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	210f      	movs	r1, #15
 8000b4e:	f06f 0001 	mvn.w	r0, #1
 8000b52:	f000 fba1 	bl	8001298 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b56:	bf00      	nop
 8000b58:	3708      	adds	r7, #8
 8000b5a:	46bd      	mov	sp, r7
 8000b5c:	bd80      	pop	{r7, pc}
 8000b5e:	bf00      	nop
 8000b60:	40023800 	.word	0x40023800

08000b64 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000b64:	b580      	push	{r7, lr}
 8000b66:	b08a      	sub	sp, #40	@ 0x28
 8000b68:	af00      	add	r7, sp, #0
 8000b6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b6c:	f107 0314 	add.w	r3, r7, #20
 8000b70:	2200      	movs	r2, #0
 8000b72:	601a      	str	r2, [r3, #0]
 8000b74:	605a      	str	r2, [r3, #4]
 8000b76:	609a      	str	r2, [r3, #8]
 8000b78:	60da      	str	r2, [r3, #12]
 8000b7a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	681b      	ldr	r3, [r3, #0]
 8000b80:	4a19      	ldr	r2, [pc, #100]	@ (8000be8 <HAL_I2C_MspInit+0x84>)
 8000b82:	4293      	cmp	r3, r2
 8000b84:	d12c      	bne.n	8000be0 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b86:	2300      	movs	r3, #0
 8000b88:	613b      	str	r3, [r7, #16]
 8000b8a:	4b18      	ldr	r3, [pc, #96]	@ (8000bec <HAL_I2C_MspInit+0x88>)
 8000b8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b8e:	4a17      	ldr	r2, [pc, #92]	@ (8000bec <HAL_I2C_MspInit+0x88>)
 8000b90:	f043 0302 	orr.w	r3, r3, #2
 8000b94:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b96:	4b15      	ldr	r3, [pc, #84]	@ (8000bec <HAL_I2C_MspInit+0x88>)
 8000b98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b9a:	f003 0302 	and.w	r3, r3, #2
 8000b9e:	613b      	str	r3, [r7, #16]
 8000ba0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8000ba2:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8000ba6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000ba8:	2312      	movs	r3, #18
 8000baa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000bac:	2301      	movs	r3, #1
 8000bae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bb0:	2300      	movs	r3, #0
 8000bb2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000bb4:	2304      	movs	r3, #4
 8000bb6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000bb8:	f107 0314 	add.w	r3, r7, #20
 8000bbc:	4619      	mov	r1, r3
 8000bbe:	480c      	ldr	r0, [pc, #48]	@ (8000bf0 <HAL_I2C_MspInit+0x8c>)
 8000bc0:	f000 fb94 	bl	80012ec <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000bc4:	2300      	movs	r3, #0
 8000bc6:	60fb      	str	r3, [r7, #12]
 8000bc8:	4b08      	ldr	r3, [pc, #32]	@ (8000bec <HAL_I2C_MspInit+0x88>)
 8000bca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bcc:	4a07      	ldr	r2, [pc, #28]	@ (8000bec <HAL_I2C_MspInit+0x88>)
 8000bce:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000bd2:	6413      	str	r3, [r2, #64]	@ 0x40
 8000bd4:	4b05      	ldr	r3, [pc, #20]	@ (8000bec <HAL_I2C_MspInit+0x88>)
 8000bd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bd8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000bdc:	60fb      	str	r3, [r7, #12]
 8000bde:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000be0:	bf00      	nop
 8000be2:	3728      	adds	r7, #40	@ 0x28
 8000be4:	46bd      	mov	sp, r7
 8000be6:	bd80      	pop	{r7, pc}
 8000be8:	40005400 	.word	0x40005400
 8000bec:	40023800 	.word	0x40023800
 8000bf0:	40020400 	.word	0x40020400

08000bf4 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8000bf4:	b580      	push	{r7, lr}
 8000bf6:	b08e      	sub	sp, #56	@ 0x38
 8000bf8:	af00      	add	r7, sp, #0
 8000bfa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bfc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c00:	2200      	movs	r2, #0
 8000c02:	601a      	str	r2, [r3, #0]
 8000c04:	605a      	str	r2, [r3, #4]
 8000c06:	609a      	str	r2, [r3, #8]
 8000c08:	60da      	str	r2, [r3, #12]
 8000c0a:	611a      	str	r2, [r3, #16]
  if(hi2s->Instance==SPI2)
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	681b      	ldr	r3, [r3, #0]
 8000c10:	4a59      	ldr	r2, [pc, #356]	@ (8000d78 <HAL_I2S_MspInit+0x184>)
 8000c12:	4293      	cmp	r3, r2
 8000c14:	d15b      	bne.n	8000cce <HAL_I2S_MspInit+0xda>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000c16:	2300      	movs	r3, #0
 8000c18:	623b      	str	r3, [r7, #32]
 8000c1a:	4b58      	ldr	r3, [pc, #352]	@ (8000d7c <HAL_I2S_MspInit+0x188>)
 8000c1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c1e:	4a57      	ldr	r2, [pc, #348]	@ (8000d7c <HAL_I2S_MspInit+0x188>)
 8000c20:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000c24:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c26:	4b55      	ldr	r3, [pc, #340]	@ (8000d7c <HAL_I2S_MspInit+0x188>)
 8000c28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c2a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000c2e:	623b      	str	r3, [r7, #32]
 8000c30:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c32:	2300      	movs	r3, #0
 8000c34:	61fb      	str	r3, [r7, #28]
 8000c36:	4b51      	ldr	r3, [pc, #324]	@ (8000d7c <HAL_I2S_MspInit+0x188>)
 8000c38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c3a:	4a50      	ldr	r2, [pc, #320]	@ (8000d7c <HAL_I2S_MspInit+0x188>)
 8000c3c:	f043 0304 	orr.w	r3, r3, #4
 8000c40:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c42:	4b4e      	ldr	r3, [pc, #312]	@ (8000d7c <HAL_I2S_MspInit+0x188>)
 8000c44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c46:	f003 0304 	and.w	r3, r3, #4
 8000c4a:	61fb      	str	r3, [r7, #28]
 8000c4c:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c4e:	2300      	movs	r3, #0
 8000c50:	61bb      	str	r3, [r7, #24]
 8000c52:	4b4a      	ldr	r3, [pc, #296]	@ (8000d7c <HAL_I2S_MspInit+0x188>)
 8000c54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c56:	4a49      	ldr	r2, [pc, #292]	@ (8000d7c <HAL_I2S_MspInit+0x188>)
 8000c58:	f043 0302 	orr.w	r3, r3, #2
 8000c5c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c5e:	4b47      	ldr	r3, [pc, #284]	@ (8000d7c <HAL_I2S_MspInit+0x188>)
 8000c60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c62:	f003 0302 	and.w	r3, r3, #2
 8000c66:	61bb      	str	r3, [r7, #24]
 8000c68:	69bb      	ldr	r3, [r7, #24]
    PC2     ------> I2S2_ext_SD
    PC3     ------> I2S2_SD
    PB10     ------> I2S2_CK
    PB12     ------> I2S2_WS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000c6a:	2304      	movs	r3, #4
 8000c6c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c6e:	2302      	movs	r3, #2
 8000c70:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c72:	2300      	movs	r3, #0
 8000c74:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c76:	2300      	movs	r3, #0
 8000c78:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_I2S2ext;
 8000c7a:	2306      	movs	r3, #6
 8000c7c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c7e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c82:	4619      	mov	r1, r3
 8000c84:	483e      	ldr	r0, [pc, #248]	@ (8000d80 <HAL_I2S_MspInit+0x18c>)
 8000c86:	f000 fb31 	bl	80012ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8000c8a:	2308      	movs	r3, #8
 8000c8c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c8e:	2302      	movs	r3, #2
 8000c90:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c92:	2300      	movs	r3, #0
 8000c94:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c96:	2300      	movs	r3, #0
 8000c98:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000c9a:	2305      	movs	r3, #5
 8000c9c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8000c9e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ca2:	4619      	mov	r1, r3
 8000ca4:	4836      	ldr	r0, [pc, #216]	@ (8000d80 <HAL_I2S_MspInit+0x18c>)
 8000ca6:	f000 fb21 	bl	80012ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = CLK_IN_Pin|GPIO_PIN_12;
 8000caa:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000cae:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cb0:	2302      	movs	r3, #2
 8000cb2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cb4:	2300      	movs	r3, #0
 8000cb6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cb8:	2300      	movs	r3, #0
 8000cba:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000cbc:	2305      	movs	r3, #5
 8000cbe:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cc0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000cc4:	4619      	mov	r1, r3
 8000cc6:	482f      	ldr	r0, [pc, #188]	@ (8000d84 <HAL_I2S_MspInit+0x190>)
 8000cc8:	f000 fb10 	bl	80012ec <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8000ccc:	e04f      	b.n	8000d6e <HAL_I2S_MspInit+0x17a>
  else if(hi2s->Instance==SPI3)
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	681b      	ldr	r3, [r3, #0]
 8000cd2:	4a2d      	ldr	r2, [pc, #180]	@ (8000d88 <HAL_I2S_MspInit+0x194>)
 8000cd4:	4293      	cmp	r3, r2
 8000cd6:	d14a      	bne.n	8000d6e <HAL_I2S_MspInit+0x17a>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000cd8:	2300      	movs	r3, #0
 8000cda:	617b      	str	r3, [r7, #20]
 8000cdc:	4b27      	ldr	r3, [pc, #156]	@ (8000d7c <HAL_I2S_MspInit+0x188>)
 8000cde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ce0:	4a26      	ldr	r2, [pc, #152]	@ (8000d7c <HAL_I2S_MspInit+0x188>)
 8000ce2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000ce6:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ce8:	4b24      	ldr	r3, [pc, #144]	@ (8000d7c <HAL_I2S_MspInit+0x188>)
 8000cea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000cec:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000cf0:	617b      	str	r3, [r7, #20]
 8000cf2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cf4:	2300      	movs	r3, #0
 8000cf6:	613b      	str	r3, [r7, #16]
 8000cf8:	4b20      	ldr	r3, [pc, #128]	@ (8000d7c <HAL_I2S_MspInit+0x188>)
 8000cfa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cfc:	4a1f      	ldr	r2, [pc, #124]	@ (8000d7c <HAL_I2S_MspInit+0x188>)
 8000cfe:	f043 0301 	orr.w	r3, r3, #1
 8000d02:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d04:	4b1d      	ldr	r3, [pc, #116]	@ (8000d7c <HAL_I2S_MspInit+0x188>)
 8000d06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d08:	f003 0301 	and.w	r3, r3, #1
 8000d0c:	613b      	str	r3, [r7, #16]
 8000d0e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d10:	2300      	movs	r3, #0
 8000d12:	60fb      	str	r3, [r7, #12]
 8000d14:	4b19      	ldr	r3, [pc, #100]	@ (8000d7c <HAL_I2S_MspInit+0x188>)
 8000d16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d18:	4a18      	ldr	r2, [pc, #96]	@ (8000d7c <HAL_I2S_MspInit+0x188>)
 8000d1a:	f043 0304 	orr.w	r3, r3, #4
 8000d1e:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d20:	4b16      	ldr	r3, [pc, #88]	@ (8000d7c <HAL_I2S_MspInit+0x188>)
 8000d22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d24:	f003 0304 	and.w	r3, r3, #4
 8000d28:	60fb      	str	r3, [r7, #12]
 8000d2a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8000d2c:	2310      	movs	r3, #16
 8000d2e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d30:	2302      	movs	r3, #2
 8000d32:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d34:	2300      	movs	r3, #0
 8000d36:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d38:	2300      	movs	r3, #0
 8000d3a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000d3c:	2306      	movs	r3, #6
 8000d3e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8000d40:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d44:	4619      	mov	r1, r3
 8000d46:	4811      	ldr	r0, [pc, #68]	@ (8000d8c <HAL_I2S_MspInit+0x198>)
 8000d48:	f000 fad0 	bl	80012ec <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8000d4c:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 8000d50:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d52:	2302      	movs	r3, #2
 8000d54:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d56:	2300      	movs	r3, #0
 8000d58:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d5a:	2300      	movs	r3, #0
 8000d5c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000d5e:	2306      	movs	r3, #6
 8000d60:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d62:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d66:	4619      	mov	r1, r3
 8000d68:	4805      	ldr	r0, [pc, #20]	@ (8000d80 <HAL_I2S_MspInit+0x18c>)
 8000d6a:	f000 fabf 	bl	80012ec <HAL_GPIO_Init>
}
 8000d6e:	bf00      	nop
 8000d70:	3738      	adds	r7, #56	@ 0x38
 8000d72:	46bd      	mov	sp, r7
 8000d74:	bd80      	pop	{r7, pc}
 8000d76:	bf00      	nop
 8000d78:	40003800 	.word	0x40003800
 8000d7c:	40023800 	.word	0x40023800
 8000d80:	40020800 	.word	0x40020800
 8000d84:	40020400 	.word	0x40020400
 8000d88:	40003c00 	.word	0x40003c00
 8000d8c:	40020000 	.word	0x40020000

08000d90 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	b08a      	sub	sp, #40	@ 0x28
 8000d94:	af00      	add	r7, sp, #0
 8000d96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d98:	f107 0314 	add.w	r3, r7, #20
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	601a      	str	r2, [r3, #0]
 8000da0:	605a      	str	r2, [r3, #4]
 8000da2:	609a      	str	r2, [r3, #8]
 8000da4:	60da      	str	r2, [r3, #12]
 8000da6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	681b      	ldr	r3, [r3, #0]
 8000dac:	4a19      	ldr	r2, [pc, #100]	@ (8000e14 <HAL_SPI_MspInit+0x84>)
 8000dae:	4293      	cmp	r3, r2
 8000db0:	d12b      	bne.n	8000e0a <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000db2:	2300      	movs	r3, #0
 8000db4:	613b      	str	r3, [r7, #16]
 8000db6:	4b18      	ldr	r3, [pc, #96]	@ (8000e18 <HAL_SPI_MspInit+0x88>)
 8000db8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000dba:	4a17      	ldr	r2, [pc, #92]	@ (8000e18 <HAL_SPI_MspInit+0x88>)
 8000dbc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000dc0:	6453      	str	r3, [r2, #68]	@ 0x44
 8000dc2:	4b15      	ldr	r3, [pc, #84]	@ (8000e18 <HAL_SPI_MspInit+0x88>)
 8000dc4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000dc6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000dca:	613b      	str	r3, [r7, #16]
 8000dcc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dce:	2300      	movs	r3, #0
 8000dd0:	60fb      	str	r3, [r7, #12]
 8000dd2:	4b11      	ldr	r3, [pc, #68]	@ (8000e18 <HAL_SPI_MspInit+0x88>)
 8000dd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dd6:	4a10      	ldr	r2, [pc, #64]	@ (8000e18 <HAL_SPI_MspInit+0x88>)
 8000dd8:	f043 0301 	orr.w	r3, r3, #1
 8000ddc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000dde:	4b0e      	ldr	r3, [pc, #56]	@ (8000e18 <HAL_SPI_MspInit+0x88>)
 8000de0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000de2:	f003 0301 	and.w	r3, r3, #1
 8000de6:	60fb      	str	r3, [r7, #12]
 8000de8:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8000dea:	23e0      	movs	r3, #224	@ 0xe0
 8000dec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dee:	2302      	movs	r3, #2
 8000df0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000df2:	2300      	movs	r3, #0
 8000df4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000df6:	2303      	movs	r3, #3
 8000df8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000dfa:	2305      	movs	r3, #5
 8000dfc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dfe:	f107 0314 	add.w	r3, r7, #20
 8000e02:	4619      	mov	r1, r3
 8000e04:	4805      	ldr	r0, [pc, #20]	@ (8000e1c <HAL_SPI_MspInit+0x8c>)
 8000e06:	f000 fa71 	bl	80012ec <HAL_GPIO_Init>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 8000e0a:	bf00      	nop
 8000e0c:	3728      	adds	r7, #40	@ 0x28
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	bd80      	pop	{r7, pc}
 8000e12:	bf00      	nop
 8000e14:	40013000 	.word	0x40013000
 8000e18:	40023800 	.word	0x40023800
 8000e1c:	40020000 	.word	0x40020000

08000e20 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e20:	b580      	push	{r7, lr}
 8000e22:	b08e      	sub	sp, #56	@ 0x38
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000e28:	2300      	movs	r3, #0
 8000e2a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8000e2c:	2300      	movs	r3, #0
 8000e2e:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 8000e30:	2300      	movs	r3, #0
 8000e32:	60fb      	str	r3, [r7, #12]
 8000e34:	4b33      	ldr	r3, [pc, #204]	@ (8000f04 <HAL_InitTick+0xe4>)
 8000e36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e38:	4a32      	ldr	r2, [pc, #200]	@ (8000f04 <HAL_InitTick+0xe4>)
 8000e3a:	f043 0304 	orr.w	r3, r3, #4
 8000e3e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e40:	4b30      	ldr	r3, [pc, #192]	@ (8000f04 <HAL_InitTick+0xe4>)
 8000e42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e44:	f003 0304 	and.w	r3, r3, #4
 8000e48:	60fb      	str	r3, [r7, #12]
 8000e4a:	68fb      	ldr	r3, [r7, #12]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000e4c:	f107 0210 	add.w	r2, r7, #16
 8000e50:	f107 0314 	add.w	r3, r7, #20
 8000e54:	4611      	mov	r1, r2
 8000e56:	4618      	mov	r0, r3
 8000e58:	f003 ff9c 	bl	8004d94 <HAL_RCC_GetClockConfig>
  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000e5c:	6a3b      	ldr	r3, [r7, #32]
 8000e5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM4 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000e60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000e62:	2b00      	cmp	r3, #0
 8000e64:	d103      	bne.n	8000e6e <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000e66:	f003 ff81 	bl	8004d6c <HAL_RCC_GetPCLK1Freq>
 8000e6a:	6378      	str	r0, [r7, #52]	@ 0x34
 8000e6c:	e004      	b.n	8000e78 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000e6e:	f003 ff7d 	bl	8004d6c <HAL_RCC_GetPCLK1Freq>
 8000e72:	4603      	mov	r3, r0
 8000e74:	005b      	lsls	r3, r3, #1
 8000e76:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000e78:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000e7a:	4a23      	ldr	r2, [pc, #140]	@ (8000f08 <HAL_InitTick+0xe8>)
 8000e7c:	fba2 2303 	umull	r2, r3, r2, r3
 8000e80:	0c9b      	lsrs	r3, r3, #18
 8000e82:	3b01      	subs	r3, #1
 8000e84:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 8000e86:	4b21      	ldr	r3, [pc, #132]	@ (8000f0c <HAL_InitTick+0xec>)
 8000e88:	4a21      	ldr	r2, [pc, #132]	@ (8000f10 <HAL_InitTick+0xf0>)
 8000e8a:	601a      	str	r2, [r3, #0]
  + Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim4.Init.Period = (1000000U / 1000U) - 1U;
 8000e8c:	4b1f      	ldr	r3, [pc, #124]	@ (8000f0c <HAL_InitTick+0xec>)
 8000e8e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000e92:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 8000e94:	4a1d      	ldr	r2, [pc, #116]	@ (8000f0c <HAL_InitTick+0xec>)
 8000e96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000e98:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 8000e9a:	4b1c      	ldr	r3, [pc, #112]	@ (8000f0c <HAL_InitTick+0xec>)
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ea0:	4b1a      	ldr	r3, [pc, #104]	@ (8000f0c <HAL_InitTick+0xec>)
 8000ea2:	2200      	movs	r2, #0
 8000ea4:	609a      	str	r2, [r3, #8]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ea6:	4b19      	ldr	r3, [pc, #100]	@ (8000f0c <HAL_InitTick+0xec>)
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim4);
 8000eac:	4817      	ldr	r0, [pc, #92]	@ (8000f0c <HAL_InitTick+0xec>)
 8000eae:	f004 f97e 	bl	80051ae <HAL_TIM_Base_Init>
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8000eb8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	d11b      	bne.n	8000ef8 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim4);
 8000ec0:	4812      	ldr	r0, [pc, #72]	@ (8000f0c <HAL_InitTick+0xec>)
 8000ec2:	f004 f9cd 	bl	8005260 <HAL_TIM_Base_Start_IT>
 8000ec6:	4603      	mov	r3, r0
 8000ec8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8000ecc:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d111      	bne.n	8000ef8 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM4 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8000ed4:	201e      	movs	r0, #30
 8000ed6:	f000 f9fb 	bl	80012d0 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	2b0f      	cmp	r3, #15
 8000ede:	d808      	bhi.n	8000ef2 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority, 0U);
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	6879      	ldr	r1, [r7, #4]
 8000ee4:	201e      	movs	r0, #30
 8000ee6:	f000 f9d7 	bl	8001298 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000eea:	4a0a      	ldr	r2, [pc, #40]	@ (8000f14 <HAL_InitTick+0xf4>)
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	6013      	str	r3, [r2, #0]
 8000ef0:	e002      	b.n	8000ef8 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8000ef2:	2301      	movs	r3, #1
 8000ef4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000ef8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8000efc:	4618      	mov	r0, r3
 8000efe:	3738      	adds	r7, #56	@ 0x38
 8000f00:	46bd      	mov	sp, r7
 8000f02:	bd80      	pop	{r7, pc}
 8000f04:	40023800 	.word	0x40023800
 8000f08:	431bde83 	.word	0x431bde83
 8000f0c:	200001e4 	.word	0x200001e4
 8000f10:	40000800 	.word	0x40000800
 8000f14:	20000004 	.word	0x20000004

08000f18 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f18:	b480      	push	{r7}
 8000f1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000f1c:	bf00      	nop
 8000f1e:	e7fd      	b.n	8000f1c <NMI_Handler+0x4>

08000f20 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f20:	b480      	push	{r7}
 8000f22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f24:	bf00      	nop
 8000f26:	e7fd      	b.n	8000f24 <HardFault_Handler+0x4>

08000f28 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f28:	b480      	push	{r7}
 8000f2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f2c:	bf00      	nop
 8000f2e:	e7fd      	b.n	8000f2c <MemManage_Handler+0x4>

08000f30 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f30:	b480      	push	{r7}
 8000f32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f34:	bf00      	nop
 8000f36:	e7fd      	b.n	8000f34 <BusFault_Handler+0x4>

08000f38 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f38:	b480      	push	{r7}
 8000f3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f3c:	bf00      	nop
 8000f3e:	e7fd      	b.n	8000f3c <UsageFault_Handler+0x4>

08000f40 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f40:	b480      	push	{r7}
 8000f42:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f44:	bf00      	nop
 8000f46:	46bd      	mov	sp, r7
 8000f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f4c:	4770      	bx	lr
	...

08000f50 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8000f54:	4802      	ldr	r0, [pc, #8]	@ (8000f60 <TIM4_IRQHandler+0x10>)
 8000f56:	f004 f9e5 	bl	8005324 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8000f5a:	bf00      	nop
 8000f5c:	bd80      	pop	{r7, pc}
 8000f5e:	bf00      	nop
 8000f60:	200001e4 	.word	0x200001e4

08000f64 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000f64:	b580      	push	{r7, lr}
 8000f66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8000f68:	4802      	ldr	r0, [pc, #8]	@ (8000f74 <OTG_FS_IRQHandler+0x10>)
 8000f6a:	f000 fe57 	bl	8001c1c <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000f6e:	bf00      	nop
 8000f70:	bd80      	pop	{r7, pc}
 8000f72:	bf00      	nop
 8000f74:	20005028 	.word	0x20005028

08000f78 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b086      	sub	sp, #24
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000f80:	4a14      	ldr	r2, [pc, #80]	@ (8000fd4 <_sbrk+0x5c>)
 8000f82:	4b15      	ldr	r3, [pc, #84]	@ (8000fd8 <_sbrk+0x60>)
 8000f84:	1ad3      	subs	r3, r2, r3
 8000f86:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000f88:	697b      	ldr	r3, [r7, #20]
 8000f8a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000f8c:	4b13      	ldr	r3, [pc, #76]	@ (8000fdc <_sbrk+0x64>)
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	d102      	bne.n	8000f9a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000f94:	4b11      	ldr	r3, [pc, #68]	@ (8000fdc <_sbrk+0x64>)
 8000f96:	4a12      	ldr	r2, [pc, #72]	@ (8000fe0 <_sbrk+0x68>)
 8000f98:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000f9a:	4b10      	ldr	r3, [pc, #64]	@ (8000fdc <_sbrk+0x64>)
 8000f9c:	681a      	ldr	r2, [r3, #0]
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	4413      	add	r3, r2
 8000fa2:	693a      	ldr	r2, [r7, #16]
 8000fa4:	429a      	cmp	r2, r3
 8000fa6:	d207      	bcs.n	8000fb8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000fa8:	f00b fb2e 	bl	800c608 <__errno>
 8000fac:	4603      	mov	r3, r0
 8000fae:	220c      	movs	r2, #12
 8000fb0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000fb2:	f04f 33ff 	mov.w	r3, #4294967295
 8000fb6:	e009      	b.n	8000fcc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000fb8:	4b08      	ldr	r3, [pc, #32]	@ (8000fdc <_sbrk+0x64>)
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000fbe:	4b07      	ldr	r3, [pc, #28]	@ (8000fdc <_sbrk+0x64>)
 8000fc0:	681a      	ldr	r2, [r3, #0]
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	4413      	add	r3, r2
 8000fc6:	4a05      	ldr	r2, [pc, #20]	@ (8000fdc <_sbrk+0x64>)
 8000fc8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000fca:	68fb      	ldr	r3, [r7, #12]
}
 8000fcc:	4618      	mov	r0, r3
 8000fce:	3718      	adds	r7, #24
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	bd80      	pop	{r7, pc}
 8000fd4:	20020000 	.word	0x20020000
 8000fd8:	00000400 	.word	0x00000400
 8000fdc:	2000022c 	.word	0x2000022c
 8000fe0:	20005550 	.word	0x20005550

08000fe4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000fe4:	b480      	push	{r7}
 8000fe6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000fe8:	4b06      	ldr	r3, [pc, #24]	@ (8001004 <SystemInit+0x20>)
 8000fea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000fee:	4a05      	ldr	r2, [pc, #20]	@ (8001004 <SystemInit+0x20>)
 8000ff0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000ff4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000ff8:	bf00      	nop
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001000:	4770      	bx	lr
 8001002:	bf00      	nop
 8001004:	e000ed00 	.word	0xe000ed00

08001008 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001008:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001040 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800100c:	f7ff ffea 	bl	8000fe4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001010:	480c      	ldr	r0, [pc, #48]	@ (8001044 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001012:	490d      	ldr	r1, [pc, #52]	@ (8001048 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001014:	4a0d      	ldr	r2, [pc, #52]	@ (800104c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001016:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001018:	e002      	b.n	8001020 <LoopCopyDataInit>

0800101a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800101a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800101c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800101e:	3304      	adds	r3, #4

08001020 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001020:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001022:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001024:	d3f9      	bcc.n	800101a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001026:	4a0a      	ldr	r2, [pc, #40]	@ (8001050 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001028:	4c0a      	ldr	r4, [pc, #40]	@ (8001054 <LoopFillZerobss+0x22>)
  movs r3, #0
 800102a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800102c:	e001      	b.n	8001032 <LoopFillZerobss>

0800102e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800102e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001030:	3204      	adds	r2, #4

08001032 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001032:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001034:	d3fb      	bcc.n	800102e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001036:	f00b faed 	bl	800c614 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800103a:	f7ff fab5 	bl	80005a8 <main>
  bx  lr    
 800103e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001040:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001044:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001048:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 800104c:	0800c7dc 	.word	0x0800c7dc
  ldr r2, =_sbss
 8001050:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 8001054:	20005550 	.word	0x20005550

08001058 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001058:	e7fe      	b.n	8001058 <ADC_IRQHandler>
	...

0800105c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800105c:	b580      	push	{r7, lr}
 800105e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001060:	4b0e      	ldr	r3, [pc, #56]	@ (800109c <HAL_Init+0x40>)
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	4a0d      	ldr	r2, [pc, #52]	@ (800109c <HAL_Init+0x40>)
 8001066:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800106a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800106c:	4b0b      	ldr	r3, [pc, #44]	@ (800109c <HAL_Init+0x40>)
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	4a0a      	ldr	r2, [pc, #40]	@ (800109c <HAL_Init+0x40>)
 8001072:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001076:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001078:	4b08      	ldr	r3, [pc, #32]	@ (800109c <HAL_Init+0x40>)
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	4a07      	ldr	r2, [pc, #28]	@ (800109c <HAL_Init+0x40>)
 800107e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001082:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001084:	2003      	movs	r0, #3
 8001086:	f000 f8fc 	bl	8001282 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800108a:	200f      	movs	r0, #15
 800108c:	f7ff fec8 	bl	8000e20 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001090:	f7ff fd3c 	bl	8000b0c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001094:	2300      	movs	r3, #0
}
 8001096:	4618      	mov	r0, r3
 8001098:	bd80      	pop	{r7, pc}
 800109a:	bf00      	nop
 800109c:	40023c00 	.word	0x40023c00

080010a0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80010a0:	b480      	push	{r7}
 80010a2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80010a4:	4b06      	ldr	r3, [pc, #24]	@ (80010c0 <HAL_IncTick+0x20>)
 80010a6:	781b      	ldrb	r3, [r3, #0]
 80010a8:	461a      	mov	r2, r3
 80010aa:	4b06      	ldr	r3, [pc, #24]	@ (80010c4 <HAL_IncTick+0x24>)
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	4413      	add	r3, r2
 80010b0:	4a04      	ldr	r2, [pc, #16]	@ (80010c4 <HAL_IncTick+0x24>)
 80010b2:	6013      	str	r3, [r2, #0]
}
 80010b4:	bf00      	nop
 80010b6:	46bd      	mov	sp, r7
 80010b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010bc:	4770      	bx	lr
 80010be:	bf00      	nop
 80010c0:	20000008 	.word	0x20000008
 80010c4:	20000230 	.word	0x20000230

080010c8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80010c8:	b480      	push	{r7}
 80010ca:	af00      	add	r7, sp, #0
  return uwTick;
 80010cc:	4b03      	ldr	r3, [pc, #12]	@ (80010dc <HAL_GetTick+0x14>)
 80010ce:	681b      	ldr	r3, [r3, #0]
}
 80010d0:	4618      	mov	r0, r3
 80010d2:	46bd      	mov	sp, r7
 80010d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d8:	4770      	bx	lr
 80010da:	bf00      	nop
 80010dc:	20000230 	.word	0x20000230

080010e0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b084      	sub	sp, #16
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80010e8:	f7ff ffee 	bl	80010c8 <HAL_GetTick>
 80010ec:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80010f2:	68fb      	ldr	r3, [r7, #12]
 80010f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80010f8:	d005      	beq.n	8001106 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80010fa:	4b0a      	ldr	r3, [pc, #40]	@ (8001124 <HAL_Delay+0x44>)
 80010fc:	781b      	ldrb	r3, [r3, #0]
 80010fe:	461a      	mov	r2, r3
 8001100:	68fb      	ldr	r3, [r7, #12]
 8001102:	4413      	add	r3, r2
 8001104:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001106:	bf00      	nop
 8001108:	f7ff ffde 	bl	80010c8 <HAL_GetTick>
 800110c:	4602      	mov	r2, r0
 800110e:	68bb      	ldr	r3, [r7, #8]
 8001110:	1ad3      	subs	r3, r2, r3
 8001112:	68fa      	ldr	r2, [r7, #12]
 8001114:	429a      	cmp	r2, r3
 8001116:	d8f7      	bhi.n	8001108 <HAL_Delay+0x28>
  {
  }
}
 8001118:	bf00      	nop
 800111a:	bf00      	nop
 800111c:	3710      	adds	r7, #16
 800111e:	46bd      	mov	sp, r7
 8001120:	bd80      	pop	{r7, pc}
 8001122:	bf00      	nop
 8001124:	20000008 	.word	0x20000008

08001128 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001128:	b480      	push	{r7}
 800112a:	b085      	sub	sp, #20
 800112c:	af00      	add	r7, sp, #0
 800112e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	f003 0307 	and.w	r3, r3, #7
 8001136:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001138:	4b0c      	ldr	r3, [pc, #48]	@ (800116c <__NVIC_SetPriorityGrouping+0x44>)
 800113a:	68db      	ldr	r3, [r3, #12]
 800113c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800113e:	68ba      	ldr	r2, [r7, #8]
 8001140:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001144:	4013      	ands	r3, r2
 8001146:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001148:	68fb      	ldr	r3, [r7, #12]
 800114a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800114c:	68bb      	ldr	r3, [r7, #8]
 800114e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001150:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001154:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001158:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800115a:	4a04      	ldr	r2, [pc, #16]	@ (800116c <__NVIC_SetPriorityGrouping+0x44>)
 800115c:	68bb      	ldr	r3, [r7, #8]
 800115e:	60d3      	str	r3, [r2, #12]
}
 8001160:	bf00      	nop
 8001162:	3714      	adds	r7, #20
 8001164:	46bd      	mov	sp, r7
 8001166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116a:	4770      	bx	lr
 800116c:	e000ed00 	.word	0xe000ed00

08001170 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001170:	b480      	push	{r7}
 8001172:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001174:	4b04      	ldr	r3, [pc, #16]	@ (8001188 <__NVIC_GetPriorityGrouping+0x18>)
 8001176:	68db      	ldr	r3, [r3, #12]
 8001178:	0a1b      	lsrs	r3, r3, #8
 800117a:	f003 0307 	and.w	r3, r3, #7
}
 800117e:	4618      	mov	r0, r3
 8001180:	46bd      	mov	sp, r7
 8001182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001186:	4770      	bx	lr
 8001188:	e000ed00 	.word	0xe000ed00

0800118c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800118c:	b480      	push	{r7}
 800118e:	b083      	sub	sp, #12
 8001190:	af00      	add	r7, sp, #0
 8001192:	4603      	mov	r3, r0
 8001194:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001196:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800119a:	2b00      	cmp	r3, #0
 800119c:	db0b      	blt.n	80011b6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800119e:	79fb      	ldrb	r3, [r7, #7]
 80011a0:	f003 021f 	and.w	r2, r3, #31
 80011a4:	4907      	ldr	r1, [pc, #28]	@ (80011c4 <__NVIC_EnableIRQ+0x38>)
 80011a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011aa:	095b      	lsrs	r3, r3, #5
 80011ac:	2001      	movs	r0, #1
 80011ae:	fa00 f202 	lsl.w	r2, r0, r2
 80011b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80011b6:	bf00      	nop
 80011b8:	370c      	adds	r7, #12
 80011ba:	46bd      	mov	sp, r7
 80011bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c0:	4770      	bx	lr
 80011c2:	bf00      	nop
 80011c4:	e000e100 	.word	0xe000e100

080011c8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80011c8:	b480      	push	{r7}
 80011ca:	b083      	sub	sp, #12
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	4603      	mov	r3, r0
 80011d0:	6039      	str	r1, [r7, #0]
 80011d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80011d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011d8:	2b00      	cmp	r3, #0
 80011da:	db0a      	blt.n	80011f2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011dc:	683b      	ldr	r3, [r7, #0]
 80011de:	b2da      	uxtb	r2, r3
 80011e0:	490c      	ldr	r1, [pc, #48]	@ (8001214 <__NVIC_SetPriority+0x4c>)
 80011e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011e6:	0112      	lsls	r2, r2, #4
 80011e8:	b2d2      	uxtb	r2, r2
 80011ea:	440b      	add	r3, r1
 80011ec:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80011f0:	e00a      	b.n	8001208 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011f2:	683b      	ldr	r3, [r7, #0]
 80011f4:	b2da      	uxtb	r2, r3
 80011f6:	4908      	ldr	r1, [pc, #32]	@ (8001218 <__NVIC_SetPriority+0x50>)
 80011f8:	79fb      	ldrb	r3, [r7, #7]
 80011fa:	f003 030f 	and.w	r3, r3, #15
 80011fe:	3b04      	subs	r3, #4
 8001200:	0112      	lsls	r2, r2, #4
 8001202:	b2d2      	uxtb	r2, r2
 8001204:	440b      	add	r3, r1
 8001206:	761a      	strb	r2, [r3, #24]
}
 8001208:	bf00      	nop
 800120a:	370c      	adds	r7, #12
 800120c:	46bd      	mov	sp, r7
 800120e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001212:	4770      	bx	lr
 8001214:	e000e100 	.word	0xe000e100
 8001218:	e000ed00 	.word	0xe000ed00

0800121c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800121c:	b480      	push	{r7}
 800121e:	b089      	sub	sp, #36	@ 0x24
 8001220:	af00      	add	r7, sp, #0
 8001222:	60f8      	str	r0, [r7, #12]
 8001224:	60b9      	str	r1, [r7, #8]
 8001226:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001228:	68fb      	ldr	r3, [r7, #12]
 800122a:	f003 0307 	and.w	r3, r3, #7
 800122e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001230:	69fb      	ldr	r3, [r7, #28]
 8001232:	f1c3 0307 	rsb	r3, r3, #7
 8001236:	2b04      	cmp	r3, #4
 8001238:	bf28      	it	cs
 800123a:	2304      	movcs	r3, #4
 800123c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800123e:	69fb      	ldr	r3, [r7, #28]
 8001240:	3304      	adds	r3, #4
 8001242:	2b06      	cmp	r3, #6
 8001244:	d902      	bls.n	800124c <NVIC_EncodePriority+0x30>
 8001246:	69fb      	ldr	r3, [r7, #28]
 8001248:	3b03      	subs	r3, #3
 800124a:	e000      	b.n	800124e <NVIC_EncodePriority+0x32>
 800124c:	2300      	movs	r3, #0
 800124e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001250:	f04f 32ff 	mov.w	r2, #4294967295
 8001254:	69bb      	ldr	r3, [r7, #24]
 8001256:	fa02 f303 	lsl.w	r3, r2, r3
 800125a:	43da      	mvns	r2, r3
 800125c:	68bb      	ldr	r3, [r7, #8]
 800125e:	401a      	ands	r2, r3
 8001260:	697b      	ldr	r3, [r7, #20]
 8001262:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001264:	f04f 31ff 	mov.w	r1, #4294967295
 8001268:	697b      	ldr	r3, [r7, #20]
 800126a:	fa01 f303 	lsl.w	r3, r1, r3
 800126e:	43d9      	mvns	r1, r3
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001274:	4313      	orrs	r3, r2
         );
}
 8001276:	4618      	mov	r0, r3
 8001278:	3724      	adds	r7, #36	@ 0x24
 800127a:	46bd      	mov	sp, r7
 800127c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001280:	4770      	bx	lr

08001282 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001282:	b580      	push	{r7, lr}
 8001284:	b082      	sub	sp, #8
 8001286:	af00      	add	r7, sp, #0
 8001288:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800128a:	6878      	ldr	r0, [r7, #4]
 800128c:	f7ff ff4c 	bl	8001128 <__NVIC_SetPriorityGrouping>
}
 8001290:	bf00      	nop
 8001292:	3708      	adds	r7, #8
 8001294:	46bd      	mov	sp, r7
 8001296:	bd80      	pop	{r7, pc}

08001298 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001298:	b580      	push	{r7, lr}
 800129a:	b086      	sub	sp, #24
 800129c:	af00      	add	r7, sp, #0
 800129e:	4603      	mov	r3, r0
 80012a0:	60b9      	str	r1, [r7, #8]
 80012a2:	607a      	str	r2, [r7, #4]
 80012a4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80012a6:	2300      	movs	r3, #0
 80012a8:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80012aa:	f7ff ff61 	bl	8001170 <__NVIC_GetPriorityGrouping>
 80012ae:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80012b0:	687a      	ldr	r2, [r7, #4]
 80012b2:	68b9      	ldr	r1, [r7, #8]
 80012b4:	6978      	ldr	r0, [r7, #20]
 80012b6:	f7ff ffb1 	bl	800121c <NVIC_EncodePriority>
 80012ba:	4602      	mov	r2, r0
 80012bc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80012c0:	4611      	mov	r1, r2
 80012c2:	4618      	mov	r0, r3
 80012c4:	f7ff ff80 	bl	80011c8 <__NVIC_SetPriority>
}
 80012c8:	bf00      	nop
 80012ca:	3718      	adds	r7, #24
 80012cc:	46bd      	mov	sp, r7
 80012ce:	bd80      	pop	{r7, pc}

080012d0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b082      	sub	sp, #8
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	4603      	mov	r3, r0
 80012d8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80012da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012de:	4618      	mov	r0, r3
 80012e0:	f7ff ff54 	bl	800118c <__NVIC_EnableIRQ>
}
 80012e4:	bf00      	nop
 80012e6:	3708      	adds	r7, #8
 80012e8:	46bd      	mov	sp, r7
 80012ea:	bd80      	pop	{r7, pc}

080012ec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80012ec:	b480      	push	{r7}
 80012ee:	b089      	sub	sp, #36	@ 0x24
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	6078      	str	r0, [r7, #4]
 80012f4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80012f6:	2300      	movs	r3, #0
 80012f8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80012fa:	2300      	movs	r3, #0
 80012fc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80012fe:	2300      	movs	r3, #0
 8001300:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001302:	2300      	movs	r3, #0
 8001304:	61fb      	str	r3, [r7, #28]
 8001306:	e159      	b.n	80015bc <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001308:	2201      	movs	r2, #1
 800130a:	69fb      	ldr	r3, [r7, #28]
 800130c:	fa02 f303 	lsl.w	r3, r2, r3
 8001310:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001312:	683b      	ldr	r3, [r7, #0]
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	697a      	ldr	r2, [r7, #20]
 8001318:	4013      	ands	r3, r2
 800131a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800131c:	693a      	ldr	r2, [r7, #16]
 800131e:	697b      	ldr	r3, [r7, #20]
 8001320:	429a      	cmp	r2, r3
 8001322:	f040 8148 	bne.w	80015b6 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001326:	683b      	ldr	r3, [r7, #0]
 8001328:	685b      	ldr	r3, [r3, #4]
 800132a:	f003 0303 	and.w	r3, r3, #3
 800132e:	2b01      	cmp	r3, #1
 8001330:	d005      	beq.n	800133e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001332:	683b      	ldr	r3, [r7, #0]
 8001334:	685b      	ldr	r3, [r3, #4]
 8001336:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800133a:	2b02      	cmp	r3, #2
 800133c:	d130      	bne.n	80013a0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	689b      	ldr	r3, [r3, #8]
 8001342:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001344:	69fb      	ldr	r3, [r7, #28]
 8001346:	005b      	lsls	r3, r3, #1
 8001348:	2203      	movs	r2, #3
 800134a:	fa02 f303 	lsl.w	r3, r2, r3
 800134e:	43db      	mvns	r3, r3
 8001350:	69ba      	ldr	r2, [r7, #24]
 8001352:	4013      	ands	r3, r2
 8001354:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001356:	683b      	ldr	r3, [r7, #0]
 8001358:	68da      	ldr	r2, [r3, #12]
 800135a:	69fb      	ldr	r3, [r7, #28]
 800135c:	005b      	lsls	r3, r3, #1
 800135e:	fa02 f303 	lsl.w	r3, r2, r3
 8001362:	69ba      	ldr	r2, [r7, #24]
 8001364:	4313      	orrs	r3, r2
 8001366:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	69ba      	ldr	r2, [r7, #24]
 800136c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	685b      	ldr	r3, [r3, #4]
 8001372:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001374:	2201      	movs	r2, #1
 8001376:	69fb      	ldr	r3, [r7, #28]
 8001378:	fa02 f303 	lsl.w	r3, r2, r3
 800137c:	43db      	mvns	r3, r3
 800137e:	69ba      	ldr	r2, [r7, #24]
 8001380:	4013      	ands	r3, r2
 8001382:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001384:	683b      	ldr	r3, [r7, #0]
 8001386:	685b      	ldr	r3, [r3, #4]
 8001388:	091b      	lsrs	r3, r3, #4
 800138a:	f003 0201 	and.w	r2, r3, #1
 800138e:	69fb      	ldr	r3, [r7, #28]
 8001390:	fa02 f303 	lsl.w	r3, r2, r3
 8001394:	69ba      	ldr	r2, [r7, #24]
 8001396:	4313      	orrs	r3, r2
 8001398:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	69ba      	ldr	r2, [r7, #24]
 800139e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80013a0:	683b      	ldr	r3, [r7, #0]
 80013a2:	685b      	ldr	r3, [r3, #4]
 80013a4:	f003 0303 	and.w	r3, r3, #3
 80013a8:	2b03      	cmp	r3, #3
 80013aa:	d017      	beq.n	80013dc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	68db      	ldr	r3, [r3, #12]
 80013b0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80013b2:	69fb      	ldr	r3, [r7, #28]
 80013b4:	005b      	lsls	r3, r3, #1
 80013b6:	2203      	movs	r2, #3
 80013b8:	fa02 f303 	lsl.w	r3, r2, r3
 80013bc:	43db      	mvns	r3, r3
 80013be:	69ba      	ldr	r2, [r7, #24]
 80013c0:	4013      	ands	r3, r2
 80013c2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80013c4:	683b      	ldr	r3, [r7, #0]
 80013c6:	689a      	ldr	r2, [r3, #8]
 80013c8:	69fb      	ldr	r3, [r7, #28]
 80013ca:	005b      	lsls	r3, r3, #1
 80013cc:	fa02 f303 	lsl.w	r3, r2, r3
 80013d0:	69ba      	ldr	r2, [r7, #24]
 80013d2:	4313      	orrs	r3, r2
 80013d4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	69ba      	ldr	r2, [r7, #24]
 80013da:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80013dc:	683b      	ldr	r3, [r7, #0]
 80013de:	685b      	ldr	r3, [r3, #4]
 80013e0:	f003 0303 	and.w	r3, r3, #3
 80013e4:	2b02      	cmp	r3, #2
 80013e6:	d123      	bne.n	8001430 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80013e8:	69fb      	ldr	r3, [r7, #28]
 80013ea:	08da      	lsrs	r2, r3, #3
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	3208      	adds	r2, #8
 80013f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80013f4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80013f6:	69fb      	ldr	r3, [r7, #28]
 80013f8:	f003 0307 	and.w	r3, r3, #7
 80013fc:	009b      	lsls	r3, r3, #2
 80013fe:	220f      	movs	r2, #15
 8001400:	fa02 f303 	lsl.w	r3, r2, r3
 8001404:	43db      	mvns	r3, r3
 8001406:	69ba      	ldr	r2, [r7, #24]
 8001408:	4013      	ands	r3, r2
 800140a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800140c:	683b      	ldr	r3, [r7, #0]
 800140e:	691a      	ldr	r2, [r3, #16]
 8001410:	69fb      	ldr	r3, [r7, #28]
 8001412:	f003 0307 	and.w	r3, r3, #7
 8001416:	009b      	lsls	r3, r3, #2
 8001418:	fa02 f303 	lsl.w	r3, r2, r3
 800141c:	69ba      	ldr	r2, [r7, #24]
 800141e:	4313      	orrs	r3, r2
 8001420:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001422:	69fb      	ldr	r3, [r7, #28]
 8001424:	08da      	lsrs	r2, r3, #3
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	3208      	adds	r2, #8
 800142a:	69b9      	ldr	r1, [r7, #24]
 800142c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001436:	69fb      	ldr	r3, [r7, #28]
 8001438:	005b      	lsls	r3, r3, #1
 800143a:	2203      	movs	r2, #3
 800143c:	fa02 f303 	lsl.w	r3, r2, r3
 8001440:	43db      	mvns	r3, r3
 8001442:	69ba      	ldr	r2, [r7, #24]
 8001444:	4013      	ands	r3, r2
 8001446:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001448:	683b      	ldr	r3, [r7, #0]
 800144a:	685b      	ldr	r3, [r3, #4]
 800144c:	f003 0203 	and.w	r2, r3, #3
 8001450:	69fb      	ldr	r3, [r7, #28]
 8001452:	005b      	lsls	r3, r3, #1
 8001454:	fa02 f303 	lsl.w	r3, r2, r3
 8001458:	69ba      	ldr	r2, [r7, #24]
 800145a:	4313      	orrs	r3, r2
 800145c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	69ba      	ldr	r2, [r7, #24]
 8001462:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001464:	683b      	ldr	r3, [r7, #0]
 8001466:	685b      	ldr	r3, [r3, #4]
 8001468:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800146c:	2b00      	cmp	r3, #0
 800146e:	f000 80a2 	beq.w	80015b6 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001472:	2300      	movs	r3, #0
 8001474:	60fb      	str	r3, [r7, #12]
 8001476:	4b57      	ldr	r3, [pc, #348]	@ (80015d4 <HAL_GPIO_Init+0x2e8>)
 8001478:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800147a:	4a56      	ldr	r2, [pc, #344]	@ (80015d4 <HAL_GPIO_Init+0x2e8>)
 800147c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001480:	6453      	str	r3, [r2, #68]	@ 0x44
 8001482:	4b54      	ldr	r3, [pc, #336]	@ (80015d4 <HAL_GPIO_Init+0x2e8>)
 8001484:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001486:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800148a:	60fb      	str	r3, [r7, #12]
 800148c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800148e:	4a52      	ldr	r2, [pc, #328]	@ (80015d8 <HAL_GPIO_Init+0x2ec>)
 8001490:	69fb      	ldr	r3, [r7, #28]
 8001492:	089b      	lsrs	r3, r3, #2
 8001494:	3302      	adds	r3, #2
 8001496:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800149a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800149c:	69fb      	ldr	r3, [r7, #28]
 800149e:	f003 0303 	and.w	r3, r3, #3
 80014a2:	009b      	lsls	r3, r3, #2
 80014a4:	220f      	movs	r2, #15
 80014a6:	fa02 f303 	lsl.w	r3, r2, r3
 80014aa:	43db      	mvns	r3, r3
 80014ac:	69ba      	ldr	r2, [r7, #24]
 80014ae:	4013      	ands	r3, r2
 80014b0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	4a49      	ldr	r2, [pc, #292]	@ (80015dc <HAL_GPIO_Init+0x2f0>)
 80014b6:	4293      	cmp	r3, r2
 80014b8:	d019      	beq.n	80014ee <HAL_GPIO_Init+0x202>
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	4a48      	ldr	r2, [pc, #288]	@ (80015e0 <HAL_GPIO_Init+0x2f4>)
 80014be:	4293      	cmp	r3, r2
 80014c0:	d013      	beq.n	80014ea <HAL_GPIO_Init+0x1fe>
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	4a47      	ldr	r2, [pc, #284]	@ (80015e4 <HAL_GPIO_Init+0x2f8>)
 80014c6:	4293      	cmp	r3, r2
 80014c8:	d00d      	beq.n	80014e6 <HAL_GPIO_Init+0x1fa>
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	4a46      	ldr	r2, [pc, #280]	@ (80015e8 <HAL_GPIO_Init+0x2fc>)
 80014ce:	4293      	cmp	r3, r2
 80014d0:	d007      	beq.n	80014e2 <HAL_GPIO_Init+0x1f6>
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	4a45      	ldr	r2, [pc, #276]	@ (80015ec <HAL_GPIO_Init+0x300>)
 80014d6:	4293      	cmp	r3, r2
 80014d8:	d101      	bne.n	80014de <HAL_GPIO_Init+0x1f2>
 80014da:	2304      	movs	r3, #4
 80014dc:	e008      	b.n	80014f0 <HAL_GPIO_Init+0x204>
 80014de:	2307      	movs	r3, #7
 80014e0:	e006      	b.n	80014f0 <HAL_GPIO_Init+0x204>
 80014e2:	2303      	movs	r3, #3
 80014e4:	e004      	b.n	80014f0 <HAL_GPIO_Init+0x204>
 80014e6:	2302      	movs	r3, #2
 80014e8:	e002      	b.n	80014f0 <HAL_GPIO_Init+0x204>
 80014ea:	2301      	movs	r3, #1
 80014ec:	e000      	b.n	80014f0 <HAL_GPIO_Init+0x204>
 80014ee:	2300      	movs	r3, #0
 80014f0:	69fa      	ldr	r2, [r7, #28]
 80014f2:	f002 0203 	and.w	r2, r2, #3
 80014f6:	0092      	lsls	r2, r2, #2
 80014f8:	4093      	lsls	r3, r2
 80014fa:	69ba      	ldr	r2, [r7, #24]
 80014fc:	4313      	orrs	r3, r2
 80014fe:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001500:	4935      	ldr	r1, [pc, #212]	@ (80015d8 <HAL_GPIO_Init+0x2ec>)
 8001502:	69fb      	ldr	r3, [r7, #28]
 8001504:	089b      	lsrs	r3, r3, #2
 8001506:	3302      	adds	r3, #2
 8001508:	69ba      	ldr	r2, [r7, #24]
 800150a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800150e:	4b38      	ldr	r3, [pc, #224]	@ (80015f0 <HAL_GPIO_Init+0x304>)
 8001510:	689b      	ldr	r3, [r3, #8]
 8001512:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001514:	693b      	ldr	r3, [r7, #16]
 8001516:	43db      	mvns	r3, r3
 8001518:	69ba      	ldr	r2, [r7, #24]
 800151a:	4013      	ands	r3, r2
 800151c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800151e:	683b      	ldr	r3, [r7, #0]
 8001520:	685b      	ldr	r3, [r3, #4]
 8001522:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001526:	2b00      	cmp	r3, #0
 8001528:	d003      	beq.n	8001532 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800152a:	69ba      	ldr	r2, [r7, #24]
 800152c:	693b      	ldr	r3, [r7, #16]
 800152e:	4313      	orrs	r3, r2
 8001530:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001532:	4a2f      	ldr	r2, [pc, #188]	@ (80015f0 <HAL_GPIO_Init+0x304>)
 8001534:	69bb      	ldr	r3, [r7, #24]
 8001536:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001538:	4b2d      	ldr	r3, [pc, #180]	@ (80015f0 <HAL_GPIO_Init+0x304>)
 800153a:	68db      	ldr	r3, [r3, #12]
 800153c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800153e:	693b      	ldr	r3, [r7, #16]
 8001540:	43db      	mvns	r3, r3
 8001542:	69ba      	ldr	r2, [r7, #24]
 8001544:	4013      	ands	r3, r2
 8001546:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001548:	683b      	ldr	r3, [r7, #0]
 800154a:	685b      	ldr	r3, [r3, #4]
 800154c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001550:	2b00      	cmp	r3, #0
 8001552:	d003      	beq.n	800155c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001554:	69ba      	ldr	r2, [r7, #24]
 8001556:	693b      	ldr	r3, [r7, #16]
 8001558:	4313      	orrs	r3, r2
 800155a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800155c:	4a24      	ldr	r2, [pc, #144]	@ (80015f0 <HAL_GPIO_Init+0x304>)
 800155e:	69bb      	ldr	r3, [r7, #24]
 8001560:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001562:	4b23      	ldr	r3, [pc, #140]	@ (80015f0 <HAL_GPIO_Init+0x304>)
 8001564:	685b      	ldr	r3, [r3, #4]
 8001566:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001568:	693b      	ldr	r3, [r7, #16]
 800156a:	43db      	mvns	r3, r3
 800156c:	69ba      	ldr	r2, [r7, #24]
 800156e:	4013      	ands	r3, r2
 8001570:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001572:	683b      	ldr	r3, [r7, #0]
 8001574:	685b      	ldr	r3, [r3, #4]
 8001576:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800157a:	2b00      	cmp	r3, #0
 800157c:	d003      	beq.n	8001586 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800157e:	69ba      	ldr	r2, [r7, #24]
 8001580:	693b      	ldr	r3, [r7, #16]
 8001582:	4313      	orrs	r3, r2
 8001584:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001586:	4a1a      	ldr	r2, [pc, #104]	@ (80015f0 <HAL_GPIO_Init+0x304>)
 8001588:	69bb      	ldr	r3, [r7, #24]
 800158a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800158c:	4b18      	ldr	r3, [pc, #96]	@ (80015f0 <HAL_GPIO_Init+0x304>)
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001592:	693b      	ldr	r3, [r7, #16]
 8001594:	43db      	mvns	r3, r3
 8001596:	69ba      	ldr	r2, [r7, #24]
 8001598:	4013      	ands	r3, r2
 800159a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800159c:	683b      	ldr	r3, [r7, #0]
 800159e:	685b      	ldr	r3, [r3, #4]
 80015a0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d003      	beq.n	80015b0 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80015a8:	69ba      	ldr	r2, [r7, #24]
 80015aa:	693b      	ldr	r3, [r7, #16]
 80015ac:	4313      	orrs	r3, r2
 80015ae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80015b0:	4a0f      	ldr	r2, [pc, #60]	@ (80015f0 <HAL_GPIO_Init+0x304>)
 80015b2:	69bb      	ldr	r3, [r7, #24]
 80015b4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80015b6:	69fb      	ldr	r3, [r7, #28]
 80015b8:	3301      	adds	r3, #1
 80015ba:	61fb      	str	r3, [r7, #28]
 80015bc:	69fb      	ldr	r3, [r7, #28]
 80015be:	2b0f      	cmp	r3, #15
 80015c0:	f67f aea2 	bls.w	8001308 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80015c4:	bf00      	nop
 80015c6:	bf00      	nop
 80015c8:	3724      	adds	r7, #36	@ 0x24
 80015ca:	46bd      	mov	sp, r7
 80015cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d0:	4770      	bx	lr
 80015d2:	bf00      	nop
 80015d4:	40023800 	.word	0x40023800
 80015d8:	40013800 	.word	0x40013800
 80015dc:	40020000 	.word	0x40020000
 80015e0:	40020400 	.word	0x40020400
 80015e4:	40020800 	.word	0x40020800
 80015e8:	40020c00 	.word	0x40020c00
 80015ec:	40021000 	.word	0x40021000
 80015f0:	40013c00 	.word	0x40013c00

080015f4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80015f4:	b480      	push	{r7}
 80015f6:	b083      	sub	sp, #12
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	6078      	str	r0, [r7, #4]
 80015fc:	460b      	mov	r3, r1
 80015fe:	807b      	strh	r3, [r7, #2]
 8001600:	4613      	mov	r3, r2
 8001602:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001604:	787b      	ldrb	r3, [r7, #1]
 8001606:	2b00      	cmp	r3, #0
 8001608:	d003      	beq.n	8001612 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800160a:	887a      	ldrh	r2, [r7, #2]
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001610:	e003      	b.n	800161a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001612:	887b      	ldrh	r3, [r7, #2]
 8001614:	041a      	lsls	r2, r3, #16
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	619a      	str	r2, [r3, #24]
}
 800161a:	bf00      	nop
 800161c:	370c      	adds	r7, #12
 800161e:	46bd      	mov	sp, r7
 8001620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001624:	4770      	bx	lr

08001626 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001626:	b480      	push	{r7}
 8001628:	b085      	sub	sp, #20
 800162a:	af00      	add	r7, sp, #0
 800162c:	6078      	str	r0, [r7, #4]
 800162e:	460b      	mov	r3, r1
 8001630:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	695b      	ldr	r3, [r3, #20]
 8001636:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001638:	887a      	ldrh	r2, [r7, #2]
 800163a:	68fb      	ldr	r3, [r7, #12]
 800163c:	4013      	ands	r3, r2
 800163e:	041a      	lsls	r2, r3, #16
 8001640:	68fb      	ldr	r3, [r7, #12]
 8001642:	43d9      	mvns	r1, r3
 8001644:	887b      	ldrh	r3, [r7, #2]
 8001646:	400b      	ands	r3, r1
 8001648:	431a      	orrs	r2, r3
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	619a      	str	r2, [r3, #24]
}
 800164e:	bf00      	nop
 8001650:	3714      	adds	r7, #20
 8001652:	46bd      	mov	sp, r7
 8001654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001658:	4770      	bx	lr

0800165a <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 800165a:	b580      	push	{r7, lr}
 800165c:	b086      	sub	sp, #24
 800165e:	af02      	add	r7, sp, #8
 8001660:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	2b00      	cmp	r3, #0
 8001666:	d101      	bne.n	800166c <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8001668:	2301      	movs	r3, #1
 800166a:	e059      	b.n	8001720 <HAL_HCD_Init+0xc6>

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hhcd->Instance;
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	f893 33d5 	ldrb.w	r3, [r3, #981]	@ 0x3d5
 8001678:	b2db      	uxtb	r3, r3
 800167a:	2b00      	cmp	r3, #0
 800167c:	d106      	bne.n	800168c <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	2200      	movs	r2, #0
 8001682:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8001686:	6878      	ldr	r0, [r7, #4]
 8001688:	f00a fbe2 	bl	800be50 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	2203      	movs	r2, #3
 8001690:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8001694:	68fb      	ldr	r3, [r7, #12]
 8001696:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800169a:	d102      	bne.n	80016a2 <HAL_HCD_Init+0x48>
  {
    hhcd->Init.dma_enable = 0U;
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	2200      	movs	r2, #0
 80016a0:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	4618      	mov	r0, r3
 80016a8:	f004 f869 	bl	800577e <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	6818      	ldr	r0, [r3, #0]
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	7c1a      	ldrb	r2, [r3, #16]
 80016b4:	f88d 2000 	strb.w	r2, [sp]
 80016b8:	3304      	adds	r3, #4
 80016ba:	cb0e      	ldmia	r3, {r1, r2, r3}
 80016bc:	f003 ffea 	bl	8005694 <USB_CoreInit>
 80016c0:	4603      	mov	r3, r0
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d005      	beq.n	80016d2 <HAL_HCD_Init+0x78>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	2202      	movs	r2, #2
 80016ca:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 80016ce:	2301      	movs	r3, #1
 80016d0:	e026      	b.n	8001720 <HAL_HCD_Init+0xc6>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	2101      	movs	r1, #1
 80016d8:	4618      	mov	r0, r3
 80016da:	f004 f861 	bl	80057a0 <USB_SetCurrentMode>
 80016de:	4603      	mov	r3, r0
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d005      	beq.n	80016f0 <HAL_HCD_Init+0x96>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	2202      	movs	r2, #2
 80016e8:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 80016ec:	2301      	movs	r3, #1
 80016ee:	e017      	b.n	8001720 <HAL_HCD_Init+0xc6>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	6818      	ldr	r0, [r3, #0]
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	7c1a      	ldrb	r2, [r3, #16]
 80016f8:	f88d 2000 	strb.w	r2, [sp]
 80016fc:	3304      	adds	r3, #4
 80016fe:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001700:	f004 fa04 	bl	8005b0c <USB_HostInit>
 8001704:	4603      	mov	r3, r0
 8001706:	2b00      	cmp	r3, #0
 8001708:	d005      	beq.n	8001716 <HAL_HCD_Init+0xbc>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	2202      	movs	r2, #2
 800170e:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8001712:	2301      	movs	r3, #1
 8001714:	e004      	b.n	8001720 <HAL_HCD_Init+0xc6>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	2201      	movs	r2, #1
 800171a:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  return HAL_OK;
 800171e:	2300      	movs	r3, #0
}
 8001720:	4618      	mov	r0, r3
 8001722:	3710      	adds	r7, #16
 8001724:	46bd      	mov	sp, r7
 8001726:	bd80      	pop	{r7, pc}

08001728 <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8001728:	b590      	push	{r4, r7, lr}
 800172a:	b08b      	sub	sp, #44	@ 0x2c
 800172c:	af04      	add	r7, sp, #16
 800172e:	6078      	str	r0, [r7, #4]
 8001730:	4608      	mov	r0, r1
 8001732:	4611      	mov	r1, r2
 8001734:	461a      	mov	r2, r3
 8001736:	4603      	mov	r3, r0
 8001738:	70fb      	strb	r3, [r7, #3]
 800173a:	460b      	mov	r3, r1
 800173c:	70bb      	strb	r3, [r7, #2]
 800173e:	4613      	mov	r3, r2
 8001740:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HostCoreSpeed;
  uint32_t HCcharMps = mps;
 8001742:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8001744:	617b      	str	r3, [r7, #20]

  __HAL_LOCK(hhcd);
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 800174c:	2b01      	cmp	r3, #1
 800174e:	d101      	bne.n	8001754 <HAL_HCD_HC_Init+0x2c>
 8001750:	2302      	movs	r3, #2
 8001752:	e09d      	b.n	8001890 <HAL_HCD_HC_Init+0x168>
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	2201      	movs	r2, #1
 8001758:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  hhcd->hc[ch_num].do_ping = 0U;
 800175c:	78fa      	ldrb	r2, [r7, #3]
 800175e:	6879      	ldr	r1, [r7, #4]
 8001760:	4613      	mov	r3, r2
 8001762:	011b      	lsls	r3, r3, #4
 8001764:	1a9b      	subs	r3, r3, r2
 8001766:	009b      	lsls	r3, r3, #2
 8001768:	440b      	add	r3, r1
 800176a:	3319      	adds	r3, #25
 800176c:	2200      	movs	r2, #0
 800176e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8001770:	78fa      	ldrb	r2, [r7, #3]
 8001772:	6879      	ldr	r1, [r7, #4]
 8001774:	4613      	mov	r3, r2
 8001776:	011b      	lsls	r3, r3, #4
 8001778:	1a9b      	subs	r3, r3, r2
 800177a:	009b      	lsls	r3, r3, #2
 800177c:	440b      	add	r3, r1
 800177e:	3314      	adds	r3, #20
 8001780:	787a      	ldrb	r2, [r7, #1]
 8001782:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8001784:	78fa      	ldrb	r2, [r7, #3]
 8001786:	6879      	ldr	r1, [r7, #4]
 8001788:	4613      	mov	r3, r2
 800178a:	011b      	lsls	r3, r3, #4
 800178c:	1a9b      	subs	r3, r3, r2
 800178e:	009b      	lsls	r3, r3, #2
 8001790:	440b      	add	r3, r1
 8001792:	3315      	adds	r3, #21
 8001794:	78fa      	ldrb	r2, [r7, #3]
 8001796:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8001798:	78fa      	ldrb	r2, [r7, #3]
 800179a:	6879      	ldr	r1, [r7, #4]
 800179c:	4613      	mov	r3, r2
 800179e:	011b      	lsls	r3, r3, #4
 80017a0:	1a9b      	subs	r3, r3, r2
 80017a2:	009b      	lsls	r3, r3, #2
 80017a4:	440b      	add	r3, r1
 80017a6:	3326      	adds	r3, #38	@ 0x26
 80017a8:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 80017ac:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 80017ae:	78fa      	ldrb	r2, [r7, #3]
 80017b0:	78bb      	ldrb	r3, [r7, #2]
 80017b2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80017b6:	b2d8      	uxtb	r0, r3
 80017b8:	6879      	ldr	r1, [r7, #4]
 80017ba:	4613      	mov	r3, r2
 80017bc:	011b      	lsls	r3, r3, #4
 80017be:	1a9b      	subs	r3, r3, r2
 80017c0:	009b      	lsls	r3, r3, #2
 80017c2:	440b      	add	r3, r1
 80017c4:	3316      	adds	r3, #22
 80017c6:	4602      	mov	r2, r0
 80017c8:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 80017ca:	78fb      	ldrb	r3, [r7, #3]
 80017cc:	4619      	mov	r1, r3
 80017ce:	6878      	ldr	r0, [r7, #4]
 80017d0:	f000 fbc8 	bl	8001f64 <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 80017d4:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80017d8:	2b00      	cmp	r3, #0
 80017da:	da0a      	bge.n	80017f2 <HAL_HCD_HC_Init+0xca>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 80017dc:	78fa      	ldrb	r2, [r7, #3]
 80017de:	6879      	ldr	r1, [r7, #4]
 80017e0:	4613      	mov	r3, r2
 80017e2:	011b      	lsls	r3, r3, #4
 80017e4:	1a9b      	subs	r3, r3, r2
 80017e6:	009b      	lsls	r3, r3, #2
 80017e8:	440b      	add	r3, r1
 80017ea:	3317      	adds	r3, #23
 80017ec:	2201      	movs	r2, #1
 80017ee:	701a      	strb	r2, [r3, #0]
 80017f0:	e009      	b.n	8001806 <HAL_HCD_HC_Init+0xde>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 80017f2:	78fa      	ldrb	r2, [r7, #3]
 80017f4:	6879      	ldr	r1, [r7, #4]
 80017f6:	4613      	mov	r3, r2
 80017f8:	011b      	lsls	r3, r3, #4
 80017fa:	1a9b      	subs	r3, r3, r2
 80017fc:	009b      	lsls	r3, r3, #2
 80017fe:	440b      	add	r3, r1
 8001800:	3317      	adds	r3, #23
 8001802:	2200      	movs	r2, #0
 8001804:	701a      	strb	r2, [r3, #0]
  }

  HostCoreSpeed = USB_GetHostSpeed(hhcd->Instance);
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	4618      	mov	r0, r3
 800180c:	f004 facc 	bl	8005da8 <USB_GetHostSpeed>
 8001810:	6138      	str	r0, [r7, #16]

  if (ep_type == EP_TYPE_ISOC)
 8001812:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001816:	2b01      	cmp	r3, #1
 8001818:	d10b      	bne.n	8001832 <HAL_HCD_HC_Init+0x10a>
  {
    /* FS device plugged to HS HUB */
    if ((speed == HCD_DEVICE_SPEED_FULL) && (HostCoreSpeed == HPRT0_PRTSPD_HIGH_SPEED))
 800181a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800181e:	2b01      	cmp	r3, #1
 8001820:	d107      	bne.n	8001832 <HAL_HCD_HC_Init+0x10a>
 8001822:	693b      	ldr	r3, [r7, #16]
 8001824:	2b00      	cmp	r3, #0
 8001826:	d104      	bne.n	8001832 <HAL_HCD_HC_Init+0x10a>
    {
      if (HCcharMps > ISO_SPLT_MPS)
 8001828:	697b      	ldr	r3, [r7, #20]
 800182a:	2bbc      	cmp	r3, #188	@ 0xbc
 800182c:	d901      	bls.n	8001832 <HAL_HCD_HC_Init+0x10a>
      {
        /* ISO Max Packet Size for Split mode */
        HCcharMps = ISO_SPLT_MPS;
 800182e:	23bc      	movs	r3, #188	@ 0xbc
 8001830:	617b      	str	r3, [r7, #20]
      }
    }
  }

  hhcd->hc[ch_num].speed = speed;
 8001832:	78fa      	ldrb	r2, [r7, #3]
 8001834:	6879      	ldr	r1, [r7, #4]
 8001836:	4613      	mov	r3, r2
 8001838:	011b      	lsls	r3, r3, #4
 800183a:	1a9b      	subs	r3, r3, r2
 800183c:	009b      	lsls	r3, r3, #2
 800183e:	440b      	add	r3, r1
 8001840:	3318      	adds	r3, #24
 8001842:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8001846:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 8001848:	78fa      	ldrb	r2, [r7, #3]
 800184a:	697b      	ldr	r3, [r7, #20]
 800184c:	b298      	uxth	r0, r3
 800184e:	6879      	ldr	r1, [r7, #4]
 8001850:	4613      	mov	r3, r2
 8001852:	011b      	lsls	r3, r3, #4
 8001854:	1a9b      	subs	r3, r3, r2
 8001856:	009b      	lsls	r3, r3, #2
 8001858:	440b      	add	r3, r1
 800185a:	3328      	adds	r3, #40	@ 0x28
 800185c:	4602      	mov	r2, r0
 800185e:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	6818      	ldr	r0, [r3, #0]
 8001864:	697b      	ldr	r3, [r7, #20]
 8001866:	b29b      	uxth	r3, r3
 8001868:	787c      	ldrb	r4, [r7, #1]
 800186a:	78ba      	ldrb	r2, [r7, #2]
 800186c:	78f9      	ldrb	r1, [r7, #3]
 800186e:	9302      	str	r3, [sp, #8]
 8001870:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001874:	9301      	str	r3, [sp, #4]
 8001876:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800187a:	9300      	str	r3, [sp, #0]
 800187c:	4623      	mov	r3, r4
 800187e:	f004 fabb 	bl	8005df8 <USB_HC_Init>
 8001882:	4603      	mov	r3, r0
 8001884:	73fb      	strb	r3, [r7, #15]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	2200      	movs	r2, #0
 800188a:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 800188e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001890:	4618      	mov	r0, r3
 8001892:	371c      	adds	r7, #28
 8001894:	46bd      	mov	sp, r7
 8001896:	bd90      	pop	{r4, r7, pc}

08001898 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	b084      	sub	sp, #16
 800189c:	af00      	add	r7, sp, #0
 800189e:	6078      	str	r0, [r7, #4]
 80018a0:	460b      	mov	r3, r1
 80018a2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 80018a4:	2300      	movs	r3, #0
 80018a6:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 80018ae:	2b01      	cmp	r3, #1
 80018b0:	d101      	bne.n	80018b6 <HAL_HCD_HC_Halt+0x1e>
 80018b2:	2302      	movs	r3, #2
 80018b4:	e00f      	b.n	80018d6 <HAL_HCD_HC_Halt+0x3e>
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	2201      	movs	r2, #1
 80018ba:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_HC_Halt(hhcd->Instance, ch_num);
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	78fa      	ldrb	r2, [r7, #3]
 80018c4:	4611      	mov	r1, r2
 80018c6:	4618      	mov	r0, r3
 80018c8:	f004 fe01 	bl	80064ce <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	2200      	movs	r2, #0
 80018d0:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 80018d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80018d6:	4618      	mov	r0, r3
 80018d8:	3710      	adds	r7, #16
 80018da:	46bd      	mov	sp, r7
 80018dc:	bd80      	pop	{r7, pc}
	...

080018e0 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 80018e0:	b580      	push	{r7, lr}
 80018e2:	b082      	sub	sp, #8
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	6078      	str	r0, [r7, #4]
 80018e8:	4608      	mov	r0, r1
 80018ea:	4611      	mov	r1, r2
 80018ec:	461a      	mov	r2, r3
 80018ee:	4603      	mov	r3, r0
 80018f0:	70fb      	strb	r3, [r7, #3]
 80018f2:	460b      	mov	r3, r1
 80018f4:	70bb      	strb	r3, [r7, #2]
 80018f6:	4613      	mov	r3, r2
 80018f8:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 80018fa:	78fa      	ldrb	r2, [r7, #3]
 80018fc:	6879      	ldr	r1, [r7, #4]
 80018fe:	4613      	mov	r3, r2
 8001900:	011b      	lsls	r3, r3, #4
 8001902:	1a9b      	subs	r3, r3, r2
 8001904:	009b      	lsls	r3, r3, #2
 8001906:	440b      	add	r3, r1
 8001908:	3317      	adds	r3, #23
 800190a:	78ba      	ldrb	r2, [r7, #2]
 800190c:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 800190e:	78fa      	ldrb	r2, [r7, #3]
 8001910:	6879      	ldr	r1, [r7, #4]
 8001912:	4613      	mov	r3, r2
 8001914:	011b      	lsls	r3, r3, #4
 8001916:	1a9b      	subs	r3, r3, r2
 8001918:	009b      	lsls	r3, r3, #2
 800191a:	440b      	add	r3, r1
 800191c:	3326      	adds	r3, #38	@ 0x26
 800191e:	787a      	ldrb	r2, [r7, #1]
 8001920:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8001922:	7c3b      	ldrb	r3, [r7, #16]
 8001924:	2b00      	cmp	r3, #0
 8001926:	d114      	bne.n	8001952 <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8001928:	78fa      	ldrb	r2, [r7, #3]
 800192a:	6879      	ldr	r1, [r7, #4]
 800192c:	4613      	mov	r3, r2
 800192e:	011b      	lsls	r3, r3, #4
 8001930:	1a9b      	subs	r3, r3, r2
 8001932:	009b      	lsls	r3, r3, #2
 8001934:	440b      	add	r3, r1
 8001936:	332a      	adds	r3, #42	@ 0x2a
 8001938:	2203      	movs	r2, #3
 800193a:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 800193c:	78fa      	ldrb	r2, [r7, #3]
 800193e:	6879      	ldr	r1, [r7, #4]
 8001940:	4613      	mov	r3, r2
 8001942:	011b      	lsls	r3, r3, #4
 8001944:	1a9b      	subs	r3, r3, r2
 8001946:	009b      	lsls	r3, r3, #2
 8001948:	440b      	add	r3, r1
 800194a:	3319      	adds	r3, #25
 800194c:	7f3a      	ldrb	r2, [r7, #28]
 800194e:	701a      	strb	r2, [r3, #0]
 8001950:	e009      	b.n	8001966 <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001952:	78fa      	ldrb	r2, [r7, #3]
 8001954:	6879      	ldr	r1, [r7, #4]
 8001956:	4613      	mov	r3, r2
 8001958:	011b      	lsls	r3, r3, #4
 800195a:	1a9b      	subs	r3, r3, r2
 800195c:	009b      	lsls	r3, r3, #2
 800195e:	440b      	add	r3, r1
 8001960:	332a      	adds	r3, #42	@ 0x2a
 8001962:	2202      	movs	r2, #2
 8001964:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8001966:	787b      	ldrb	r3, [r7, #1]
 8001968:	2b03      	cmp	r3, #3
 800196a:	f200 8102 	bhi.w	8001b72 <HAL_HCD_HC_SubmitRequest+0x292>
 800196e:	a201      	add	r2, pc, #4	@ (adr r2, 8001974 <HAL_HCD_HC_SubmitRequest+0x94>)
 8001970:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001974:	08001985 	.word	0x08001985
 8001978:	08001b5d 	.word	0x08001b5d
 800197c:	08001a49 	.word	0x08001a49
 8001980:	08001ad3 	.word	0x08001ad3
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 8001984:	7c3b      	ldrb	r3, [r7, #16]
 8001986:	2b01      	cmp	r3, #1
 8001988:	f040 80f5 	bne.w	8001b76 <HAL_HCD_HC_SubmitRequest+0x296>
      {
        if (direction == 0U)
 800198c:	78bb      	ldrb	r3, [r7, #2]
 800198e:	2b00      	cmp	r3, #0
 8001990:	d12d      	bne.n	80019ee <HAL_HCD_HC_SubmitRequest+0x10e>
        {
          if (length == 0U)
 8001992:	8b3b      	ldrh	r3, [r7, #24]
 8001994:	2b00      	cmp	r3, #0
 8001996:	d109      	bne.n	80019ac <HAL_HCD_HC_SubmitRequest+0xcc>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 8001998:	78fa      	ldrb	r2, [r7, #3]
 800199a:	6879      	ldr	r1, [r7, #4]
 800199c:	4613      	mov	r3, r2
 800199e:	011b      	lsls	r3, r3, #4
 80019a0:	1a9b      	subs	r3, r3, r2
 80019a2:	009b      	lsls	r3, r3, #2
 80019a4:	440b      	add	r3, r1
 80019a6:	333d      	adds	r3, #61	@ 0x3d
 80019a8:	2201      	movs	r2, #1
 80019aa:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 80019ac:	78fa      	ldrb	r2, [r7, #3]
 80019ae:	6879      	ldr	r1, [r7, #4]
 80019b0:	4613      	mov	r3, r2
 80019b2:	011b      	lsls	r3, r3, #4
 80019b4:	1a9b      	subs	r3, r3, r2
 80019b6:	009b      	lsls	r3, r3, #2
 80019b8:	440b      	add	r3, r1
 80019ba:	333d      	adds	r3, #61	@ 0x3d
 80019bc:	781b      	ldrb	r3, [r3, #0]
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d10a      	bne.n	80019d8 <HAL_HCD_HC_SubmitRequest+0xf8>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80019c2:	78fa      	ldrb	r2, [r7, #3]
 80019c4:	6879      	ldr	r1, [r7, #4]
 80019c6:	4613      	mov	r3, r2
 80019c8:	011b      	lsls	r3, r3, #4
 80019ca:	1a9b      	subs	r3, r3, r2
 80019cc:	009b      	lsls	r3, r3, #2
 80019ce:	440b      	add	r3, r1
 80019d0:	332a      	adds	r3, #42	@ 0x2a
 80019d2:	2200      	movs	r2, #0
 80019d4:	701a      	strb	r2, [r3, #0]
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
            }
          }
        }
      }
      break;
 80019d6:	e0ce      	b.n	8001b76 <HAL_HCD_HC_SubmitRequest+0x296>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80019d8:	78fa      	ldrb	r2, [r7, #3]
 80019da:	6879      	ldr	r1, [r7, #4]
 80019dc:	4613      	mov	r3, r2
 80019de:	011b      	lsls	r3, r3, #4
 80019e0:	1a9b      	subs	r3, r3, r2
 80019e2:	009b      	lsls	r3, r3, #2
 80019e4:	440b      	add	r3, r1
 80019e6:	332a      	adds	r3, #42	@ 0x2a
 80019e8:	2202      	movs	r2, #2
 80019ea:	701a      	strb	r2, [r3, #0]
      break;
 80019ec:	e0c3      	b.n	8001b76 <HAL_HCD_HC_SubmitRequest+0x296>
          if (hhcd->hc[ch_num].do_ssplit == 1U)
 80019ee:	78fa      	ldrb	r2, [r7, #3]
 80019f0:	6879      	ldr	r1, [r7, #4]
 80019f2:	4613      	mov	r3, r2
 80019f4:	011b      	lsls	r3, r3, #4
 80019f6:	1a9b      	subs	r3, r3, r2
 80019f8:	009b      	lsls	r3, r3, #2
 80019fa:	440b      	add	r3, r1
 80019fc:	331a      	adds	r3, #26
 80019fe:	781b      	ldrb	r3, [r3, #0]
 8001a00:	2b01      	cmp	r3, #1
 8001a02:	f040 80b8 	bne.w	8001b76 <HAL_HCD_HC_SubmitRequest+0x296>
            if (hhcd->hc[ch_num].toggle_in == 0U)
 8001a06:	78fa      	ldrb	r2, [r7, #3]
 8001a08:	6879      	ldr	r1, [r7, #4]
 8001a0a:	4613      	mov	r3, r2
 8001a0c:	011b      	lsls	r3, r3, #4
 8001a0e:	1a9b      	subs	r3, r3, r2
 8001a10:	009b      	lsls	r3, r3, #2
 8001a12:	440b      	add	r3, r1
 8001a14:	333c      	adds	r3, #60	@ 0x3c
 8001a16:	781b      	ldrb	r3, [r3, #0]
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d10a      	bne.n	8001a32 <HAL_HCD_HC_SubmitRequest+0x152>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001a1c:	78fa      	ldrb	r2, [r7, #3]
 8001a1e:	6879      	ldr	r1, [r7, #4]
 8001a20:	4613      	mov	r3, r2
 8001a22:	011b      	lsls	r3, r3, #4
 8001a24:	1a9b      	subs	r3, r3, r2
 8001a26:	009b      	lsls	r3, r3, #2
 8001a28:	440b      	add	r3, r1
 8001a2a:	332a      	adds	r3, #42	@ 0x2a
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	701a      	strb	r2, [r3, #0]
      break;
 8001a30:	e0a1      	b.n	8001b76 <HAL_HCD_HC_SubmitRequest+0x296>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001a32:	78fa      	ldrb	r2, [r7, #3]
 8001a34:	6879      	ldr	r1, [r7, #4]
 8001a36:	4613      	mov	r3, r2
 8001a38:	011b      	lsls	r3, r3, #4
 8001a3a:	1a9b      	subs	r3, r3, r2
 8001a3c:	009b      	lsls	r3, r3, #2
 8001a3e:	440b      	add	r3, r1
 8001a40:	332a      	adds	r3, #42	@ 0x2a
 8001a42:	2202      	movs	r2, #2
 8001a44:	701a      	strb	r2, [r3, #0]
      break;
 8001a46:	e096      	b.n	8001b76 <HAL_HCD_HC_SubmitRequest+0x296>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8001a48:	78bb      	ldrb	r3, [r7, #2]
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d120      	bne.n	8001a90 <HAL_HCD_HC_SubmitRequest+0x1b0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8001a4e:	78fa      	ldrb	r2, [r7, #3]
 8001a50:	6879      	ldr	r1, [r7, #4]
 8001a52:	4613      	mov	r3, r2
 8001a54:	011b      	lsls	r3, r3, #4
 8001a56:	1a9b      	subs	r3, r3, r2
 8001a58:	009b      	lsls	r3, r3, #2
 8001a5a:	440b      	add	r3, r1
 8001a5c:	333d      	adds	r3, #61	@ 0x3d
 8001a5e:	781b      	ldrb	r3, [r3, #0]
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d10a      	bne.n	8001a7a <HAL_HCD_HC_SubmitRequest+0x19a>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001a64:	78fa      	ldrb	r2, [r7, #3]
 8001a66:	6879      	ldr	r1, [r7, #4]
 8001a68:	4613      	mov	r3, r2
 8001a6a:	011b      	lsls	r3, r3, #4
 8001a6c:	1a9b      	subs	r3, r3, r2
 8001a6e:	009b      	lsls	r3, r3, #2
 8001a70:	440b      	add	r3, r1
 8001a72:	332a      	adds	r3, #42	@ 0x2a
 8001a74:	2200      	movs	r2, #0
 8001a76:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8001a78:	e07e      	b.n	8001b78 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001a7a:	78fa      	ldrb	r2, [r7, #3]
 8001a7c:	6879      	ldr	r1, [r7, #4]
 8001a7e:	4613      	mov	r3, r2
 8001a80:	011b      	lsls	r3, r3, #4
 8001a82:	1a9b      	subs	r3, r3, r2
 8001a84:	009b      	lsls	r3, r3, #2
 8001a86:	440b      	add	r3, r1
 8001a88:	332a      	adds	r3, #42	@ 0x2a
 8001a8a:	2202      	movs	r2, #2
 8001a8c:	701a      	strb	r2, [r3, #0]
      break;
 8001a8e:	e073      	b.n	8001b78 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8001a90:	78fa      	ldrb	r2, [r7, #3]
 8001a92:	6879      	ldr	r1, [r7, #4]
 8001a94:	4613      	mov	r3, r2
 8001a96:	011b      	lsls	r3, r3, #4
 8001a98:	1a9b      	subs	r3, r3, r2
 8001a9a:	009b      	lsls	r3, r3, #2
 8001a9c:	440b      	add	r3, r1
 8001a9e:	333c      	adds	r3, #60	@ 0x3c
 8001aa0:	781b      	ldrb	r3, [r3, #0]
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d10a      	bne.n	8001abc <HAL_HCD_HC_SubmitRequest+0x1dc>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001aa6:	78fa      	ldrb	r2, [r7, #3]
 8001aa8:	6879      	ldr	r1, [r7, #4]
 8001aaa:	4613      	mov	r3, r2
 8001aac:	011b      	lsls	r3, r3, #4
 8001aae:	1a9b      	subs	r3, r3, r2
 8001ab0:	009b      	lsls	r3, r3, #2
 8001ab2:	440b      	add	r3, r1
 8001ab4:	332a      	adds	r3, #42	@ 0x2a
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	701a      	strb	r2, [r3, #0]
      break;
 8001aba:	e05d      	b.n	8001b78 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001abc:	78fa      	ldrb	r2, [r7, #3]
 8001abe:	6879      	ldr	r1, [r7, #4]
 8001ac0:	4613      	mov	r3, r2
 8001ac2:	011b      	lsls	r3, r3, #4
 8001ac4:	1a9b      	subs	r3, r3, r2
 8001ac6:	009b      	lsls	r3, r3, #2
 8001ac8:	440b      	add	r3, r1
 8001aca:	332a      	adds	r3, #42	@ 0x2a
 8001acc:	2202      	movs	r2, #2
 8001ace:	701a      	strb	r2, [r3, #0]
      break;
 8001ad0:	e052      	b.n	8001b78 <HAL_HCD_HC_SubmitRequest+0x298>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8001ad2:	78bb      	ldrb	r3, [r7, #2]
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d120      	bne.n	8001b1a <HAL_HCD_HC_SubmitRequest+0x23a>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8001ad8:	78fa      	ldrb	r2, [r7, #3]
 8001ada:	6879      	ldr	r1, [r7, #4]
 8001adc:	4613      	mov	r3, r2
 8001ade:	011b      	lsls	r3, r3, #4
 8001ae0:	1a9b      	subs	r3, r3, r2
 8001ae2:	009b      	lsls	r3, r3, #2
 8001ae4:	440b      	add	r3, r1
 8001ae6:	333d      	adds	r3, #61	@ 0x3d
 8001ae8:	781b      	ldrb	r3, [r3, #0]
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d10a      	bne.n	8001b04 <HAL_HCD_HC_SubmitRequest+0x224>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001aee:	78fa      	ldrb	r2, [r7, #3]
 8001af0:	6879      	ldr	r1, [r7, #4]
 8001af2:	4613      	mov	r3, r2
 8001af4:	011b      	lsls	r3, r3, #4
 8001af6:	1a9b      	subs	r3, r3, r2
 8001af8:	009b      	lsls	r3, r3, #2
 8001afa:	440b      	add	r3, r1
 8001afc:	332a      	adds	r3, #42	@ 0x2a
 8001afe:	2200      	movs	r2, #0
 8001b00:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8001b02:	e039      	b.n	8001b78 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001b04:	78fa      	ldrb	r2, [r7, #3]
 8001b06:	6879      	ldr	r1, [r7, #4]
 8001b08:	4613      	mov	r3, r2
 8001b0a:	011b      	lsls	r3, r3, #4
 8001b0c:	1a9b      	subs	r3, r3, r2
 8001b0e:	009b      	lsls	r3, r3, #2
 8001b10:	440b      	add	r3, r1
 8001b12:	332a      	adds	r3, #42	@ 0x2a
 8001b14:	2202      	movs	r2, #2
 8001b16:	701a      	strb	r2, [r3, #0]
      break;
 8001b18:	e02e      	b.n	8001b78 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8001b1a:	78fa      	ldrb	r2, [r7, #3]
 8001b1c:	6879      	ldr	r1, [r7, #4]
 8001b1e:	4613      	mov	r3, r2
 8001b20:	011b      	lsls	r3, r3, #4
 8001b22:	1a9b      	subs	r3, r3, r2
 8001b24:	009b      	lsls	r3, r3, #2
 8001b26:	440b      	add	r3, r1
 8001b28:	333c      	adds	r3, #60	@ 0x3c
 8001b2a:	781b      	ldrb	r3, [r3, #0]
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d10a      	bne.n	8001b46 <HAL_HCD_HC_SubmitRequest+0x266>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001b30:	78fa      	ldrb	r2, [r7, #3]
 8001b32:	6879      	ldr	r1, [r7, #4]
 8001b34:	4613      	mov	r3, r2
 8001b36:	011b      	lsls	r3, r3, #4
 8001b38:	1a9b      	subs	r3, r3, r2
 8001b3a:	009b      	lsls	r3, r3, #2
 8001b3c:	440b      	add	r3, r1
 8001b3e:	332a      	adds	r3, #42	@ 0x2a
 8001b40:	2200      	movs	r2, #0
 8001b42:	701a      	strb	r2, [r3, #0]
      break;
 8001b44:	e018      	b.n	8001b78 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001b46:	78fa      	ldrb	r2, [r7, #3]
 8001b48:	6879      	ldr	r1, [r7, #4]
 8001b4a:	4613      	mov	r3, r2
 8001b4c:	011b      	lsls	r3, r3, #4
 8001b4e:	1a9b      	subs	r3, r3, r2
 8001b50:	009b      	lsls	r3, r3, #2
 8001b52:	440b      	add	r3, r1
 8001b54:	332a      	adds	r3, #42	@ 0x2a
 8001b56:	2202      	movs	r2, #2
 8001b58:	701a      	strb	r2, [r3, #0]
      break;
 8001b5a:	e00d      	b.n	8001b78 <HAL_HCD_HC_SubmitRequest+0x298>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001b5c:	78fa      	ldrb	r2, [r7, #3]
 8001b5e:	6879      	ldr	r1, [r7, #4]
 8001b60:	4613      	mov	r3, r2
 8001b62:	011b      	lsls	r3, r3, #4
 8001b64:	1a9b      	subs	r3, r3, r2
 8001b66:	009b      	lsls	r3, r3, #2
 8001b68:	440b      	add	r3, r1
 8001b6a:	332a      	adds	r3, #42	@ 0x2a
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	701a      	strb	r2, [r3, #0]
      break;
 8001b70:	e002      	b.n	8001b78 <HAL_HCD_HC_SubmitRequest+0x298>

    default:
      break;
 8001b72:	bf00      	nop
 8001b74:	e000      	b.n	8001b78 <HAL_HCD_HC_SubmitRequest+0x298>
      break;
 8001b76:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8001b78:	78fa      	ldrb	r2, [r7, #3]
 8001b7a:	6879      	ldr	r1, [r7, #4]
 8001b7c:	4613      	mov	r3, r2
 8001b7e:	011b      	lsls	r3, r3, #4
 8001b80:	1a9b      	subs	r3, r3, r2
 8001b82:	009b      	lsls	r3, r3, #2
 8001b84:	440b      	add	r3, r1
 8001b86:	332c      	adds	r3, #44	@ 0x2c
 8001b88:	697a      	ldr	r2, [r7, #20]
 8001b8a:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8001b8c:	78fa      	ldrb	r2, [r7, #3]
 8001b8e:	8b39      	ldrh	r1, [r7, #24]
 8001b90:	6878      	ldr	r0, [r7, #4]
 8001b92:	4613      	mov	r3, r2
 8001b94:	011b      	lsls	r3, r3, #4
 8001b96:	1a9b      	subs	r3, r3, r2
 8001b98:	009b      	lsls	r3, r3, #2
 8001b9a:	4403      	add	r3, r0
 8001b9c:	3334      	adds	r3, #52	@ 0x34
 8001b9e:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8001ba0:	78fa      	ldrb	r2, [r7, #3]
 8001ba2:	6879      	ldr	r1, [r7, #4]
 8001ba4:	4613      	mov	r3, r2
 8001ba6:	011b      	lsls	r3, r3, #4
 8001ba8:	1a9b      	subs	r3, r3, r2
 8001baa:	009b      	lsls	r3, r3, #2
 8001bac:	440b      	add	r3, r1
 8001bae:	334c      	adds	r3, #76	@ 0x4c
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8001bb4:	78fa      	ldrb	r2, [r7, #3]
 8001bb6:	6879      	ldr	r1, [r7, #4]
 8001bb8:	4613      	mov	r3, r2
 8001bba:	011b      	lsls	r3, r3, #4
 8001bbc:	1a9b      	subs	r3, r3, r2
 8001bbe:	009b      	lsls	r3, r3, #2
 8001bc0:	440b      	add	r3, r1
 8001bc2:	3338      	adds	r3, #56	@ 0x38
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8001bc8:	78fa      	ldrb	r2, [r7, #3]
 8001bca:	6879      	ldr	r1, [r7, #4]
 8001bcc:	4613      	mov	r3, r2
 8001bce:	011b      	lsls	r3, r3, #4
 8001bd0:	1a9b      	subs	r3, r3, r2
 8001bd2:	009b      	lsls	r3, r3, #2
 8001bd4:	440b      	add	r3, r1
 8001bd6:	3315      	adds	r3, #21
 8001bd8:	78fa      	ldrb	r2, [r7, #3]
 8001bda:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8001bdc:	78fa      	ldrb	r2, [r7, #3]
 8001bde:	6879      	ldr	r1, [r7, #4]
 8001be0:	4613      	mov	r3, r2
 8001be2:	011b      	lsls	r3, r3, #4
 8001be4:	1a9b      	subs	r3, r3, r2
 8001be6:	009b      	lsls	r3, r3, #2
 8001be8:	440b      	add	r3, r1
 8001bea:	334d      	adds	r3, #77	@ 0x4d
 8001bec:	2200      	movs	r2, #0
 8001bee:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	6818      	ldr	r0, [r3, #0]
 8001bf4:	78fa      	ldrb	r2, [r7, #3]
 8001bf6:	4613      	mov	r3, r2
 8001bf8:	011b      	lsls	r3, r3, #4
 8001bfa:	1a9b      	subs	r3, r3, r2
 8001bfc:	009b      	lsls	r3, r3, #2
 8001bfe:	3310      	adds	r3, #16
 8001c00:	687a      	ldr	r2, [r7, #4]
 8001c02:	4413      	add	r3, r2
 8001c04:	1d19      	adds	r1, r3, #4
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	799b      	ldrb	r3, [r3, #6]
 8001c0a:	461a      	mov	r2, r3
 8001c0c:	f004 fa0a 	bl	8006024 <USB_HC_StartXfer>
 8001c10:	4603      	mov	r3, r0
}
 8001c12:	4618      	mov	r0, r3
 8001c14:	3708      	adds	r7, #8
 8001c16:	46bd      	mov	sp, r7
 8001c18:	bd80      	pop	{r7, pc}
 8001c1a:	bf00      	nop

08001c1c <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	b086      	sub	sp, #24
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001c2a:	693b      	ldr	r3, [r7, #16]
 8001c2c:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	4618      	mov	r0, r3
 8001c34:	f003 ff2a 	bl	8005a8c <USB_GetMode>
 8001c38:	4603      	mov	r3, r0
 8001c3a:	2b01      	cmp	r3, #1
 8001c3c:	f040 80fb 	bne.w	8001e36 <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	4618      	mov	r0, r3
 8001c46:	f003 feed 	bl	8005a24 <USB_ReadInterrupts>
 8001c4a:	4603      	mov	r3, r0
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	f000 80f1 	beq.w	8001e34 <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	4618      	mov	r0, r3
 8001c58:	f003 fee4 	bl	8005a24 <USB_ReadInterrupts>
 8001c5c:	4603      	mov	r3, r0
 8001c5e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001c62:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8001c66:	d104      	bne.n	8001c72 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8001c70:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	4618      	mov	r0, r3
 8001c78:	f003 fed4 	bl	8005a24 <USB_ReadInterrupts>
 8001c7c:	4603      	mov	r3, r0
 8001c7e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001c82:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8001c86:	d104      	bne.n	8001c92 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8001c90:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	4618      	mov	r0, r3
 8001c98:	f003 fec4 	bl	8005a24 <USB_ReadInterrupts>
 8001c9c:	4603      	mov	r3, r0
 8001c9e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001ca2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8001ca6:	d104      	bne.n	8001cb2 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001cb0:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	4618      	mov	r0, r3
 8001cb8:	f003 feb4 	bl	8005a24 <USB_ReadInterrupts>
 8001cbc:	4603      	mov	r3, r0
 8001cbe:	f003 0302 	and.w	r3, r3, #2
 8001cc2:	2b02      	cmp	r3, #2
 8001cc4:	d103      	bne.n	8001cce <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	2202      	movs	r2, #2
 8001ccc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	4618      	mov	r0, r3
 8001cd4:	f003 fea6 	bl	8005a24 <USB_ReadInterrupts>
 8001cd8:	4603      	mov	r3, r0
 8001cda:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001cde:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001ce2:	d120      	bne.n	8001d26 <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8001cec:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	f003 0301 	and.w	r3, r3, #1
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d113      	bne.n	8001d26 <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8001cfe:	2110      	movs	r1, #16
 8001d00:	6938      	ldr	r0, [r7, #16]
 8001d02:	f003 fd99 	bl	8005838 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8001d06:	6938      	ldr	r0, [r7, #16]
 8001d08:	f003 fdc8 	bl	800589c <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	7a5b      	ldrb	r3, [r3, #9]
 8001d10:	2b02      	cmp	r3, #2
 8001d12:	d105      	bne.n	8001d20 <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	2101      	movs	r1, #1
 8001d1a:	4618      	mov	r0, r3
 8001d1c:	f003 ffa4 	bl	8005c68 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8001d20:	6878      	ldr	r0, [r7, #4]
 8001d22:	f00a f913 	bl	800bf4c <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	4618      	mov	r0, r3
 8001d2c:	f003 fe7a 	bl	8005a24 <USB_ReadInterrupts>
 8001d30:	4603      	mov	r3, r0
 8001d32:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001d36:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001d3a:	d102      	bne.n	8001d42 <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 8001d3c:	6878      	ldr	r0, [r7, #4]
 8001d3e:	f001 fd4d 	bl	80037dc <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	4618      	mov	r0, r3
 8001d48:	f003 fe6c 	bl	8005a24 <USB_ReadInterrupts>
 8001d4c:	4603      	mov	r3, r0
 8001d4e:	f003 0308 	and.w	r3, r3, #8
 8001d52:	2b08      	cmp	r3, #8
 8001d54:	d106      	bne.n	8001d64 <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8001d56:	6878      	ldr	r0, [r7, #4]
 8001d58:	f00a f8dc 	bl	800bf14 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	2208      	movs	r2, #8
 8001d62:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	4618      	mov	r0, r3
 8001d6a:	f003 fe5b 	bl	8005a24 <USB_ReadInterrupts>
 8001d6e:	4603      	mov	r3, r0
 8001d70:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d74:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8001d78:	d139      	bne.n	8001dee <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	4618      	mov	r0, r3
 8001d80:	f004 fb94 	bl	80064ac <USB_HC_ReadInterrupt>
 8001d84:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001d86:	2300      	movs	r3, #0
 8001d88:	617b      	str	r3, [r7, #20]
 8001d8a:	e025      	b.n	8001dd8 <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8001d8c:	697b      	ldr	r3, [r7, #20]
 8001d8e:	f003 030f 	and.w	r3, r3, #15
 8001d92:	68ba      	ldr	r2, [r7, #8]
 8001d94:	fa22 f303 	lsr.w	r3, r2, r3
 8001d98:	f003 0301 	and.w	r3, r3, #1
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d018      	beq.n	8001dd2 <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8001da0:	697b      	ldr	r3, [r7, #20]
 8001da2:	015a      	lsls	r2, r3, #5
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	4413      	add	r3, r2
 8001da8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001db2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001db6:	d106      	bne.n	8001dc6 <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8001db8:	697b      	ldr	r3, [r7, #20]
 8001dba:	b2db      	uxtb	r3, r3
 8001dbc:	4619      	mov	r1, r3
 8001dbe:	6878      	ldr	r0, [r7, #4]
 8001dc0:	f000 f905 	bl	8001fce <HCD_HC_IN_IRQHandler>
 8001dc4:	e005      	b.n	8001dd2 <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8001dc6:	697b      	ldr	r3, [r7, #20]
 8001dc8:	b2db      	uxtb	r3, r3
 8001dca:	4619      	mov	r1, r3
 8001dcc:	6878      	ldr	r0, [r7, #4]
 8001dce:	f000 ff67 	bl	8002ca0 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001dd2:	697b      	ldr	r3, [r7, #20]
 8001dd4:	3301      	adds	r3, #1
 8001dd6:	617b      	str	r3, [r7, #20]
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	795b      	ldrb	r3, [r3, #5]
 8001ddc:	461a      	mov	r2, r3
 8001dde:	697b      	ldr	r3, [r7, #20]
 8001de0:	4293      	cmp	r3, r2
 8001de2:	d3d3      	bcc.n	8001d8c <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001dec:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	4618      	mov	r0, r3
 8001df4:	f003 fe16 	bl	8005a24 <USB_ReadInterrupts>
 8001df8:	4603      	mov	r3, r0
 8001dfa:	f003 0310 	and.w	r3, r3, #16
 8001dfe:	2b10      	cmp	r3, #16
 8001e00:	d101      	bne.n	8001e06 <HAL_HCD_IRQHandler+0x1ea>
 8001e02:	2301      	movs	r3, #1
 8001e04:	e000      	b.n	8001e08 <HAL_HCD_IRQHandler+0x1ec>
 8001e06:	2300      	movs	r3, #0
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d014      	beq.n	8001e36 <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	699a      	ldr	r2, [r3, #24]
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	f022 0210 	bic.w	r2, r2, #16
 8001e1a:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8001e1c:	6878      	ldr	r0, [r7, #4]
 8001e1e:	f001 fbfe 	bl	800361e <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	699a      	ldr	r2, [r3, #24]
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	f042 0210 	orr.w	r2, r2, #16
 8001e30:	619a      	str	r2, [r3, #24]
 8001e32:	e000      	b.n	8001e36 <HAL_HCD_IRQHandler+0x21a>
      return;
 8001e34:	bf00      	nop
    }
  }
}
 8001e36:	3718      	adds	r7, #24
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	bd80      	pop	{r7, pc}

08001e3c <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	b082      	sub	sp, #8
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8001e4a:	2b01      	cmp	r3, #1
 8001e4c:	d101      	bne.n	8001e52 <HAL_HCD_Start+0x16>
 8001e4e:	2302      	movs	r3, #2
 8001e50:	e013      	b.n	8001e7a <HAL_HCD_Start+0x3e>
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	2201      	movs	r2, #1
 8001e56:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	2101      	movs	r1, #1
 8001e60:	4618      	mov	r0, r3
 8001e62:	f003 ff68 	bl	8005d36 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	4618      	mov	r0, r3
 8001e6c:	f003 fc76 	bl	800575c <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	2200      	movs	r2, #0
 8001e74:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8001e78:	2300      	movs	r3, #0
}
 8001e7a:	4618      	mov	r0, r3
 8001e7c:	3708      	adds	r7, #8
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	bd80      	pop	{r7, pc}

08001e82 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8001e82:	b580      	push	{r7, lr}
 8001e84:	b082      	sub	sp, #8
 8001e86:	af00      	add	r7, sp, #0
 8001e88:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8001e90:	2b01      	cmp	r3, #1
 8001e92:	d101      	bne.n	8001e98 <HAL_HCD_Stop+0x16>
 8001e94:	2302      	movs	r3, #2
 8001e96:	e00d      	b.n	8001eb4 <HAL_HCD_Stop+0x32>
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	2201      	movs	r2, #1
 8001e9c:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	4618      	mov	r0, r3
 8001ea6:	f004 fc32 	bl	800670e <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	2200      	movs	r2, #0
 8001eae:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8001eb2:	2300      	movs	r3, #0
}
 8001eb4:	4618      	mov	r0, r3
 8001eb6:	3708      	adds	r7, #8
 8001eb8:	46bd      	mov	sp, r7
 8001eba:	bd80      	pop	{r7, pc}

08001ebc <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8001ebc:	b580      	push	{r7, lr}
 8001ebe:	b082      	sub	sp, #8
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	4618      	mov	r0, r3
 8001eca:	f003 ff0a 	bl	8005ce2 <USB_ResetPort>
 8001ece:	4603      	mov	r3, r0
}
 8001ed0:	4618      	mov	r0, r3
 8001ed2:	3708      	adds	r7, #8
 8001ed4:	46bd      	mov	sp, r7
 8001ed6:	bd80      	pop	{r7, pc}

08001ed8 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8001ed8:	b480      	push	{r7}
 8001eda:	b083      	sub	sp, #12
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	6078      	str	r0, [r7, #4]
 8001ee0:	460b      	mov	r3, r1
 8001ee2:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8001ee4:	78fa      	ldrb	r2, [r7, #3]
 8001ee6:	6879      	ldr	r1, [r7, #4]
 8001ee8:	4613      	mov	r3, r2
 8001eea:	011b      	lsls	r3, r3, #4
 8001eec:	1a9b      	subs	r3, r3, r2
 8001eee:	009b      	lsls	r3, r3, #2
 8001ef0:	440b      	add	r3, r1
 8001ef2:	334c      	adds	r3, #76	@ 0x4c
 8001ef4:	781b      	ldrb	r3, [r3, #0]
}
 8001ef6:	4618      	mov	r0, r3
 8001ef8:	370c      	adds	r7, #12
 8001efa:	46bd      	mov	sp, r7
 8001efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f00:	4770      	bx	lr

08001f02 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8001f02:	b480      	push	{r7}
 8001f04:	b083      	sub	sp, #12
 8001f06:	af00      	add	r7, sp, #0
 8001f08:	6078      	str	r0, [r7, #4]
 8001f0a:	460b      	mov	r3, r1
 8001f0c:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8001f0e:	78fa      	ldrb	r2, [r7, #3]
 8001f10:	6879      	ldr	r1, [r7, #4]
 8001f12:	4613      	mov	r3, r2
 8001f14:	011b      	lsls	r3, r3, #4
 8001f16:	1a9b      	subs	r3, r3, r2
 8001f18:	009b      	lsls	r3, r3, #2
 8001f1a:	440b      	add	r3, r1
 8001f1c:	3338      	adds	r3, #56	@ 0x38
 8001f1e:	681b      	ldr	r3, [r3, #0]
}
 8001f20:	4618      	mov	r0, r3
 8001f22:	370c      	adds	r7, #12
 8001f24:	46bd      	mov	sp, r7
 8001f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f2a:	4770      	bx	lr

08001f2c <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	b082      	sub	sp, #8
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	4618      	mov	r0, r3
 8001f3a:	f003 ff4c 	bl	8005dd6 <USB_GetCurrentFrame>
 8001f3e:	4603      	mov	r3, r0
}
 8001f40:	4618      	mov	r0, r3
 8001f42:	3708      	adds	r7, #8
 8001f44:	46bd      	mov	sp, r7
 8001f46:	bd80      	pop	{r7, pc}

08001f48 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	b082      	sub	sp, #8
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	4618      	mov	r0, r3
 8001f56:	f003 ff27 	bl	8005da8 <USB_GetHostSpeed>
 8001f5a:	4603      	mov	r3, r0
}
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	3708      	adds	r7, #8
 8001f60:	46bd      	mov	sp, r7
 8001f62:	bd80      	pop	{r7, pc}

08001f64 <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8001f64:	b480      	push	{r7}
 8001f66:	b083      	sub	sp, #12
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	6078      	str	r0, [r7, #4]
 8001f6c:	460b      	mov	r3, r1
 8001f6e:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].do_ssplit = 0U;
 8001f70:	78fa      	ldrb	r2, [r7, #3]
 8001f72:	6879      	ldr	r1, [r7, #4]
 8001f74:	4613      	mov	r3, r2
 8001f76:	011b      	lsls	r3, r3, #4
 8001f78:	1a9b      	subs	r3, r3, r2
 8001f7a:	009b      	lsls	r3, r3, #2
 8001f7c:	440b      	add	r3, r1
 8001f7e:	331a      	adds	r3, #26
 8001f80:	2200      	movs	r2, #0
 8001f82:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].do_csplit = 0U;
 8001f84:	78fa      	ldrb	r2, [r7, #3]
 8001f86:	6879      	ldr	r1, [r7, #4]
 8001f88:	4613      	mov	r3, r2
 8001f8a:	011b      	lsls	r3, r3, #4
 8001f8c:	1a9b      	subs	r3, r3, r2
 8001f8e:	009b      	lsls	r3, r3, #2
 8001f90:	440b      	add	r3, r1
 8001f92:	331b      	adds	r3, #27
 8001f94:	2200      	movs	r2, #0
 8001f96:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_addr = 0U;
 8001f98:	78fa      	ldrb	r2, [r7, #3]
 8001f9a:	6879      	ldr	r1, [r7, #4]
 8001f9c:	4613      	mov	r3, r2
 8001f9e:	011b      	lsls	r3, r3, #4
 8001fa0:	1a9b      	subs	r3, r3, r2
 8001fa2:	009b      	lsls	r3, r3, #2
 8001fa4:	440b      	add	r3, r1
 8001fa6:	3325      	adds	r3, #37	@ 0x25
 8001fa8:	2200      	movs	r2, #0
 8001faa:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 8001fac:	78fa      	ldrb	r2, [r7, #3]
 8001fae:	6879      	ldr	r1, [r7, #4]
 8001fb0:	4613      	mov	r3, r2
 8001fb2:	011b      	lsls	r3, r3, #4
 8001fb4:	1a9b      	subs	r3, r3, r2
 8001fb6:	009b      	lsls	r3, r3, #2
 8001fb8:	440b      	add	r3, r1
 8001fba:	3324      	adds	r3, #36	@ 0x24
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 8001fc0:	2300      	movs	r3, #0
}
 8001fc2:	4618      	mov	r0, r3
 8001fc4:	370c      	adds	r7, #12
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fcc:	4770      	bx	lr

08001fce <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8001fce:	b580      	push	{r7, lr}
 8001fd0:	b086      	sub	sp, #24
 8001fd2:	af00      	add	r7, sp, #0
 8001fd4:	6078      	str	r0, [r7, #4]
 8001fd6:	460b      	mov	r3, r1
 8001fd8:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001fe0:	697b      	ldr	r3, [r7, #20]
 8001fe2:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	78fa      	ldrb	r2, [r7, #3]
 8001fea:	4611      	mov	r1, r2
 8001fec:	4618      	mov	r0, r3
 8001fee:	f003 fd2c 	bl	8005a4a <USB_ReadChInterrupts>
 8001ff2:	4603      	mov	r3, r0
 8001ff4:	f003 0304 	and.w	r3, r3, #4
 8001ff8:	2b04      	cmp	r3, #4
 8001ffa:	d11a      	bne.n	8002032 <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8001ffc:	78fb      	ldrb	r3, [r7, #3]
 8001ffe:	015a      	lsls	r2, r3, #5
 8002000:	693b      	ldr	r3, [r7, #16]
 8002002:	4413      	add	r3, r2
 8002004:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002008:	461a      	mov	r2, r3
 800200a:	2304      	movs	r3, #4
 800200c:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 800200e:	78fa      	ldrb	r2, [r7, #3]
 8002010:	6879      	ldr	r1, [r7, #4]
 8002012:	4613      	mov	r3, r2
 8002014:	011b      	lsls	r3, r3, #4
 8002016:	1a9b      	subs	r3, r3, r2
 8002018:	009b      	lsls	r3, r3, #2
 800201a:	440b      	add	r3, r1
 800201c:	334d      	adds	r3, #77	@ 0x4d
 800201e:	2207      	movs	r2, #7
 8002020:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	78fa      	ldrb	r2, [r7, #3]
 8002028:	4611      	mov	r1, r2
 800202a:	4618      	mov	r0, r3
 800202c:	f004 fa4f 	bl	80064ce <USB_HC_Halt>
 8002030:	e09e      	b.n	8002170 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	78fa      	ldrb	r2, [r7, #3]
 8002038:	4611      	mov	r1, r2
 800203a:	4618      	mov	r0, r3
 800203c:	f003 fd05 	bl	8005a4a <USB_ReadChInterrupts>
 8002040:	4603      	mov	r3, r0
 8002042:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002046:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800204a:	d11b      	bne.n	8002084 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 800204c:	78fb      	ldrb	r3, [r7, #3]
 800204e:	015a      	lsls	r2, r3, #5
 8002050:	693b      	ldr	r3, [r7, #16]
 8002052:	4413      	add	r3, r2
 8002054:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002058:	461a      	mov	r2, r3
 800205a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800205e:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 8002060:	78fa      	ldrb	r2, [r7, #3]
 8002062:	6879      	ldr	r1, [r7, #4]
 8002064:	4613      	mov	r3, r2
 8002066:	011b      	lsls	r3, r3, #4
 8002068:	1a9b      	subs	r3, r3, r2
 800206a:	009b      	lsls	r3, r3, #2
 800206c:	440b      	add	r3, r1
 800206e:	334d      	adds	r3, #77	@ 0x4d
 8002070:	2208      	movs	r2, #8
 8002072:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	78fa      	ldrb	r2, [r7, #3]
 800207a:	4611      	mov	r1, r2
 800207c:	4618      	mov	r0, r3
 800207e:	f004 fa26 	bl	80064ce <USB_HC_Halt>
 8002082:	e075      	b.n	8002170 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	78fa      	ldrb	r2, [r7, #3]
 800208a:	4611      	mov	r1, r2
 800208c:	4618      	mov	r0, r3
 800208e:	f003 fcdc 	bl	8005a4a <USB_ReadChInterrupts>
 8002092:	4603      	mov	r3, r0
 8002094:	f003 0308 	and.w	r3, r3, #8
 8002098:	2b08      	cmp	r3, #8
 800209a:	d11a      	bne.n	80020d2 <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 800209c:	78fb      	ldrb	r3, [r7, #3]
 800209e:	015a      	lsls	r2, r3, #5
 80020a0:	693b      	ldr	r3, [r7, #16]
 80020a2:	4413      	add	r3, r2
 80020a4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80020a8:	461a      	mov	r2, r3
 80020aa:	2308      	movs	r3, #8
 80020ac:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 80020ae:	78fa      	ldrb	r2, [r7, #3]
 80020b0:	6879      	ldr	r1, [r7, #4]
 80020b2:	4613      	mov	r3, r2
 80020b4:	011b      	lsls	r3, r3, #4
 80020b6:	1a9b      	subs	r3, r3, r2
 80020b8:	009b      	lsls	r3, r3, #2
 80020ba:	440b      	add	r3, r1
 80020bc:	334d      	adds	r3, #77	@ 0x4d
 80020be:	2206      	movs	r2, #6
 80020c0:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	78fa      	ldrb	r2, [r7, #3]
 80020c8:	4611      	mov	r1, r2
 80020ca:	4618      	mov	r0, r3
 80020cc:	f004 f9ff 	bl	80064ce <USB_HC_Halt>
 80020d0:	e04e      	b.n	8002170 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	78fa      	ldrb	r2, [r7, #3]
 80020d8:	4611      	mov	r1, r2
 80020da:	4618      	mov	r0, r3
 80020dc:	f003 fcb5 	bl	8005a4a <USB_ReadChInterrupts>
 80020e0:	4603      	mov	r3, r0
 80020e2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80020e6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80020ea:	d11b      	bne.n	8002124 <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 80020ec:	78fb      	ldrb	r3, [r7, #3]
 80020ee:	015a      	lsls	r2, r3, #5
 80020f0:	693b      	ldr	r3, [r7, #16]
 80020f2:	4413      	add	r3, r2
 80020f4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80020f8:	461a      	mov	r2, r3
 80020fa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80020fe:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8002100:	78fa      	ldrb	r2, [r7, #3]
 8002102:	6879      	ldr	r1, [r7, #4]
 8002104:	4613      	mov	r3, r2
 8002106:	011b      	lsls	r3, r3, #4
 8002108:	1a9b      	subs	r3, r3, r2
 800210a:	009b      	lsls	r3, r3, #2
 800210c:	440b      	add	r3, r1
 800210e:	334d      	adds	r3, #77	@ 0x4d
 8002110:	2209      	movs	r2, #9
 8002112:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	78fa      	ldrb	r2, [r7, #3]
 800211a:	4611      	mov	r1, r2
 800211c:	4618      	mov	r0, r3
 800211e:	f004 f9d6 	bl	80064ce <USB_HC_Halt>
 8002122:	e025      	b.n	8002170 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	78fa      	ldrb	r2, [r7, #3]
 800212a:	4611      	mov	r1, r2
 800212c:	4618      	mov	r0, r3
 800212e:	f003 fc8c 	bl	8005a4a <USB_ReadChInterrupts>
 8002132:	4603      	mov	r3, r0
 8002134:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002138:	2b80      	cmp	r3, #128	@ 0x80
 800213a:	d119      	bne.n	8002170 <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 800213c:	78fb      	ldrb	r3, [r7, #3]
 800213e:	015a      	lsls	r2, r3, #5
 8002140:	693b      	ldr	r3, [r7, #16]
 8002142:	4413      	add	r3, r2
 8002144:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002148:	461a      	mov	r2, r3
 800214a:	2380      	movs	r3, #128	@ 0x80
 800214c:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 800214e:	78fa      	ldrb	r2, [r7, #3]
 8002150:	6879      	ldr	r1, [r7, #4]
 8002152:	4613      	mov	r3, r2
 8002154:	011b      	lsls	r3, r3, #4
 8002156:	1a9b      	subs	r3, r3, r2
 8002158:	009b      	lsls	r3, r3, #2
 800215a:	440b      	add	r3, r1
 800215c:	334d      	adds	r3, #77	@ 0x4d
 800215e:	2207      	movs	r2, #7
 8002160:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	78fa      	ldrb	r2, [r7, #3]
 8002168:	4611      	mov	r1, r2
 800216a:	4618      	mov	r0, r3
 800216c:	f004 f9af 	bl	80064ce <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	78fa      	ldrb	r2, [r7, #3]
 8002176:	4611      	mov	r1, r2
 8002178:	4618      	mov	r0, r3
 800217a:	f003 fc66 	bl	8005a4a <USB_ReadChInterrupts>
 800217e:	4603      	mov	r3, r0
 8002180:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002184:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002188:	d112      	bne.n	80021b0 <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	78fa      	ldrb	r2, [r7, #3]
 8002190:	4611      	mov	r1, r2
 8002192:	4618      	mov	r0, r3
 8002194:	f004 f99b 	bl	80064ce <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8002198:	78fb      	ldrb	r3, [r7, #3]
 800219a:	015a      	lsls	r2, r3, #5
 800219c:	693b      	ldr	r3, [r7, #16]
 800219e:	4413      	add	r3, r2
 80021a0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80021a4:	461a      	mov	r2, r3
 80021a6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80021aa:	6093      	str	r3, [r2, #8]
 80021ac:	f000 bd75 	b.w	8002c9a <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	78fa      	ldrb	r2, [r7, #3]
 80021b6:	4611      	mov	r1, r2
 80021b8:	4618      	mov	r0, r3
 80021ba:	f003 fc46 	bl	8005a4a <USB_ReadChInterrupts>
 80021be:	4603      	mov	r3, r0
 80021c0:	f003 0301 	and.w	r3, r3, #1
 80021c4:	2b01      	cmp	r3, #1
 80021c6:	f040 8128 	bne.w	800241a <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 80021ca:	78fb      	ldrb	r3, [r7, #3]
 80021cc:	015a      	lsls	r2, r3, #5
 80021ce:	693b      	ldr	r3, [r7, #16]
 80021d0:	4413      	add	r3, r2
 80021d2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80021d6:	461a      	mov	r2, r3
 80021d8:	2320      	movs	r3, #32
 80021da:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 80021dc:	78fa      	ldrb	r2, [r7, #3]
 80021de:	6879      	ldr	r1, [r7, #4]
 80021e0:	4613      	mov	r3, r2
 80021e2:	011b      	lsls	r3, r3, #4
 80021e4:	1a9b      	subs	r3, r3, r2
 80021e6:	009b      	lsls	r3, r3, #2
 80021e8:	440b      	add	r3, r1
 80021ea:	331b      	adds	r3, #27
 80021ec:	781b      	ldrb	r3, [r3, #0]
 80021ee:	2b01      	cmp	r3, #1
 80021f0:	d119      	bne.n	8002226 <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 80021f2:	78fa      	ldrb	r2, [r7, #3]
 80021f4:	6879      	ldr	r1, [r7, #4]
 80021f6:	4613      	mov	r3, r2
 80021f8:	011b      	lsls	r3, r3, #4
 80021fa:	1a9b      	subs	r3, r3, r2
 80021fc:	009b      	lsls	r3, r3, #2
 80021fe:	440b      	add	r3, r1
 8002200:	331b      	adds	r3, #27
 8002202:	2200      	movs	r2, #0
 8002204:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8002206:	78fb      	ldrb	r3, [r7, #3]
 8002208:	015a      	lsls	r2, r3, #5
 800220a:	693b      	ldr	r3, [r7, #16]
 800220c:	4413      	add	r3, r2
 800220e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002212:	685b      	ldr	r3, [r3, #4]
 8002214:	78fa      	ldrb	r2, [r7, #3]
 8002216:	0151      	lsls	r1, r2, #5
 8002218:	693a      	ldr	r2, [r7, #16]
 800221a:	440a      	add	r2, r1
 800221c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002220:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002224:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	799b      	ldrb	r3, [r3, #6]
 800222a:	2b00      	cmp	r3, #0
 800222c:	d01b      	beq.n	8002266 <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 800222e:	78fa      	ldrb	r2, [r7, #3]
 8002230:	6879      	ldr	r1, [r7, #4]
 8002232:	4613      	mov	r3, r2
 8002234:	011b      	lsls	r3, r3, #4
 8002236:	1a9b      	subs	r3, r3, r2
 8002238:	009b      	lsls	r3, r3, #2
 800223a:	440b      	add	r3, r1
 800223c:	3330      	adds	r3, #48	@ 0x30
 800223e:	6819      	ldr	r1, [r3, #0]
 8002240:	78fb      	ldrb	r3, [r7, #3]
 8002242:	015a      	lsls	r2, r3, #5
 8002244:	693b      	ldr	r3, [r7, #16]
 8002246:	4413      	add	r3, r2
 8002248:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800224c:	691b      	ldr	r3, [r3, #16]
 800224e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002252:	78fa      	ldrb	r2, [r7, #3]
 8002254:	1ac9      	subs	r1, r1, r3
 8002256:	6878      	ldr	r0, [r7, #4]
 8002258:	4613      	mov	r3, r2
 800225a:	011b      	lsls	r3, r3, #4
 800225c:	1a9b      	subs	r3, r3, r2
 800225e:	009b      	lsls	r3, r3, #2
 8002260:	4403      	add	r3, r0
 8002262:	3338      	adds	r3, #56	@ 0x38
 8002264:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 8002266:	78fa      	ldrb	r2, [r7, #3]
 8002268:	6879      	ldr	r1, [r7, #4]
 800226a:	4613      	mov	r3, r2
 800226c:	011b      	lsls	r3, r3, #4
 800226e:	1a9b      	subs	r3, r3, r2
 8002270:	009b      	lsls	r3, r3, #2
 8002272:	440b      	add	r3, r1
 8002274:	334d      	adds	r3, #77	@ 0x4d
 8002276:	2201      	movs	r2, #1
 8002278:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 800227a:	78fa      	ldrb	r2, [r7, #3]
 800227c:	6879      	ldr	r1, [r7, #4]
 800227e:	4613      	mov	r3, r2
 8002280:	011b      	lsls	r3, r3, #4
 8002282:	1a9b      	subs	r3, r3, r2
 8002284:	009b      	lsls	r3, r3, #2
 8002286:	440b      	add	r3, r1
 8002288:	3344      	adds	r3, #68	@ 0x44
 800228a:	2200      	movs	r2, #0
 800228c:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 800228e:	78fb      	ldrb	r3, [r7, #3]
 8002290:	015a      	lsls	r2, r3, #5
 8002292:	693b      	ldr	r3, [r7, #16]
 8002294:	4413      	add	r3, r2
 8002296:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800229a:	461a      	mov	r2, r3
 800229c:	2301      	movs	r3, #1
 800229e:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80022a0:	78fa      	ldrb	r2, [r7, #3]
 80022a2:	6879      	ldr	r1, [r7, #4]
 80022a4:	4613      	mov	r3, r2
 80022a6:	011b      	lsls	r3, r3, #4
 80022a8:	1a9b      	subs	r3, r3, r2
 80022aa:	009b      	lsls	r3, r3, #2
 80022ac:	440b      	add	r3, r1
 80022ae:	3326      	adds	r3, #38	@ 0x26
 80022b0:	781b      	ldrb	r3, [r3, #0]
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d00a      	beq.n	80022cc <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80022b6:	78fa      	ldrb	r2, [r7, #3]
 80022b8:	6879      	ldr	r1, [r7, #4]
 80022ba:	4613      	mov	r3, r2
 80022bc:	011b      	lsls	r3, r3, #4
 80022be:	1a9b      	subs	r3, r3, r2
 80022c0:	009b      	lsls	r3, r3, #2
 80022c2:	440b      	add	r3, r1
 80022c4:	3326      	adds	r3, #38	@ 0x26
 80022c6:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80022c8:	2b02      	cmp	r3, #2
 80022ca:	d110      	bne.n	80022ee <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	78fa      	ldrb	r2, [r7, #3]
 80022d2:	4611      	mov	r1, r2
 80022d4:	4618      	mov	r0, r3
 80022d6:	f004 f8fa 	bl	80064ce <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 80022da:	78fb      	ldrb	r3, [r7, #3]
 80022dc:	015a      	lsls	r2, r3, #5
 80022de:	693b      	ldr	r3, [r7, #16]
 80022e0:	4413      	add	r3, r2
 80022e2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80022e6:	461a      	mov	r2, r3
 80022e8:	2310      	movs	r3, #16
 80022ea:	6093      	str	r3, [r2, #8]
 80022ec:	e03d      	b.n	800236a <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 80022ee:	78fa      	ldrb	r2, [r7, #3]
 80022f0:	6879      	ldr	r1, [r7, #4]
 80022f2:	4613      	mov	r3, r2
 80022f4:	011b      	lsls	r3, r3, #4
 80022f6:	1a9b      	subs	r3, r3, r2
 80022f8:	009b      	lsls	r3, r3, #2
 80022fa:	440b      	add	r3, r1
 80022fc:	3326      	adds	r3, #38	@ 0x26
 80022fe:	781b      	ldrb	r3, [r3, #0]
 8002300:	2b03      	cmp	r3, #3
 8002302:	d00a      	beq.n	800231a <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 8002304:	78fa      	ldrb	r2, [r7, #3]
 8002306:	6879      	ldr	r1, [r7, #4]
 8002308:	4613      	mov	r3, r2
 800230a:	011b      	lsls	r3, r3, #4
 800230c:	1a9b      	subs	r3, r3, r2
 800230e:	009b      	lsls	r3, r3, #2
 8002310:	440b      	add	r3, r1
 8002312:	3326      	adds	r3, #38	@ 0x26
 8002314:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8002316:	2b01      	cmp	r3, #1
 8002318:	d127      	bne.n	800236a <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 800231a:	78fb      	ldrb	r3, [r7, #3]
 800231c:	015a      	lsls	r2, r3, #5
 800231e:	693b      	ldr	r3, [r7, #16]
 8002320:	4413      	add	r3, r2
 8002322:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	78fa      	ldrb	r2, [r7, #3]
 800232a:	0151      	lsls	r1, r2, #5
 800232c:	693a      	ldr	r2, [r7, #16]
 800232e:	440a      	add	r2, r1
 8002330:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002334:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8002338:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 800233a:	78fa      	ldrb	r2, [r7, #3]
 800233c:	6879      	ldr	r1, [r7, #4]
 800233e:	4613      	mov	r3, r2
 8002340:	011b      	lsls	r3, r3, #4
 8002342:	1a9b      	subs	r3, r3, r2
 8002344:	009b      	lsls	r3, r3, #2
 8002346:	440b      	add	r3, r1
 8002348:	334c      	adds	r3, #76	@ 0x4c
 800234a:	2201      	movs	r2, #1
 800234c:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 800234e:	78fa      	ldrb	r2, [r7, #3]
 8002350:	6879      	ldr	r1, [r7, #4]
 8002352:	4613      	mov	r3, r2
 8002354:	011b      	lsls	r3, r3, #4
 8002356:	1a9b      	subs	r3, r3, r2
 8002358:	009b      	lsls	r3, r3, #2
 800235a:	440b      	add	r3, r1
 800235c:	334c      	adds	r3, #76	@ 0x4c
 800235e:	781a      	ldrb	r2, [r3, #0]
 8002360:	78fb      	ldrb	r3, [r7, #3]
 8002362:	4619      	mov	r1, r3
 8002364:	6878      	ldr	r0, [r7, #4]
 8002366:	f009 fdff 	bl	800bf68 <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	799b      	ldrb	r3, [r3, #6]
 800236e:	2b01      	cmp	r3, #1
 8002370:	d13b      	bne.n	80023ea <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 8002372:	78fa      	ldrb	r2, [r7, #3]
 8002374:	6879      	ldr	r1, [r7, #4]
 8002376:	4613      	mov	r3, r2
 8002378:	011b      	lsls	r3, r3, #4
 800237a:	1a9b      	subs	r3, r3, r2
 800237c:	009b      	lsls	r3, r3, #2
 800237e:	440b      	add	r3, r1
 8002380:	3338      	adds	r3, #56	@ 0x38
 8002382:	6819      	ldr	r1, [r3, #0]
 8002384:	78fa      	ldrb	r2, [r7, #3]
 8002386:	6878      	ldr	r0, [r7, #4]
 8002388:	4613      	mov	r3, r2
 800238a:	011b      	lsls	r3, r3, #4
 800238c:	1a9b      	subs	r3, r3, r2
 800238e:	009b      	lsls	r3, r3, #2
 8002390:	4403      	add	r3, r0
 8002392:	3328      	adds	r3, #40	@ 0x28
 8002394:	881b      	ldrh	r3, [r3, #0]
 8002396:	440b      	add	r3, r1
 8002398:	1e59      	subs	r1, r3, #1
 800239a:	78fa      	ldrb	r2, [r7, #3]
 800239c:	6878      	ldr	r0, [r7, #4]
 800239e:	4613      	mov	r3, r2
 80023a0:	011b      	lsls	r3, r3, #4
 80023a2:	1a9b      	subs	r3, r3, r2
 80023a4:	009b      	lsls	r3, r3, #2
 80023a6:	4403      	add	r3, r0
 80023a8:	3328      	adds	r3, #40	@ 0x28
 80023aa:	881b      	ldrh	r3, [r3, #0]
 80023ac:	fbb1 f3f3 	udiv	r3, r1, r3
 80023b0:	f003 0301 	and.w	r3, r3, #1
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	f000 8470 	beq.w	8002c9a <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 80023ba:	78fa      	ldrb	r2, [r7, #3]
 80023bc:	6879      	ldr	r1, [r7, #4]
 80023be:	4613      	mov	r3, r2
 80023c0:	011b      	lsls	r3, r3, #4
 80023c2:	1a9b      	subs	r3, r3, r2
 80023c4:	009b      	lsls	r3, r3, #2
 80023c6:	440b      	add	r3, r1
 80023c8:	333c      	adds	r3, #60	@ 0x3c
 80023ca:	781b      	ldrb	r3, [r3, #0]
 80023cc:	78fa      	ldrb	r2, [r7, #3]
 80023ce:	f083 0301 	eor.w	r3, r3, #1
 80023d2:	b2d8      	uxtb	r0, r3
 80023d4:	6879      	ldr	r1, [r7, #4]
 80023d6:	4613      	mov	r3, r2
 80023d8:	011b      	lsls	r3, r3, #4
 80023da:	1a9b      	subs	r3, r3, r2
 80023dc:	009b      	lsls	r3, r3, #2
 80023de:	440b      	add	r3, r1
 80023e0:	333c      	adds	r3, #60	@ 0x3c
 80023e2:	4602      	mov	r2, r0
 80023e4:	701a      	strb	r2, [r3, #0]
 80023e6:	f000 bc58 	b.w	8002c9a <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 80023ea:	78fa      	ldrb	r2, [r7, #3]
 80023ec:	6879      	ldr	r1, [r7, #4]
 80023ee:	4613      	mov	r3, r2
 80023f0:	011b      	lsls	r3, r3, #4
 80023f2:	1a9b      	subs	r3, r3, r2
 80023f4:	009b      	lsls	r3, r3, #2
 80023f6:	440b      	add	r3, r1
 80023f8:	333c      	adds	r3, #60	@ 0x3c
 80023fa:	781b      	ldrb	r3, [r3, #0]
 80023fc:	78fa      	ldrb	r2, [r7, #3]
 80023fe:	f083 0301 	eor.w	r3, r3, #1
 8002402:	b2d8      	uxtb	r0, r3
 8002404:	6879      	ldr	r1, [r7, #4]
 8002406:	4613      	mov	r3, r2
 8002408:	011b      	lsls	r3, r3, #4
 800240a:	1a9b      	subs	r3, r3, r2
 800240c:	009b      	lsls	r3, r3, #2
 800240e:	440b      	add	r3, r1
 8002410:	333c      	adds	r3, #60	@ 0x3c
 8002412:	4602      	mov	r2, r0
 8002414:	701a      	strb	r2, [r3, #0]
 8002416:	f000 bc40 	b.w	8002c9a <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	78fa      	ldrb	r2, [r7, #3]
 8002420:	4611      	mov	r1, r2
 8002422:	4618      	mov	r0, r3
 8002424:	f003 fb11 	bl	8005a4a <USB_ReadChInterrupts>
 8002428:	4603      	mov	r3, r0
 800242a:	f003 0320 	and.w	r3, r3, #32
 800242e:	2b20      	cmp	r3, #32
 8002430:	d131      	bne.n	8002496 <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8002432:	78fb      	ldrb	r3, [r7, #3]
 8002434:	015a      	lsls	r2, r3, #5
 8002436:	693b      	ldr	r3, [r7, #16]
 8002438:	4413      	add	r3, r2
 800243a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800243e:	461a      	mov	r2, r3
 8002440:	2320      	movs	r3, #32
 8002442:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 8002444:	78fa      	ldrb	r2, [r7, #3]
 8002446:	6879      	ldr	r1, [r7, #4]
 8002448:	4613      	mov	r3, r2
 800244a:	011b      	lsls	r3, r3, #4
 800244c:	1a9b      	subs	r3, r3, r2
 800244e:	009b      	lsls	r3, r3, #2
 8002450:	440b      	add	r3, r1
 8002452:	331a      	adds	r3, #26
 8002454:	781b      	ldrb	r3, [r3, #0]
 8002456:	2b01      	cmp	r3, #1
 8002458:	f040 841f 	bne.w	8002c9a <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 800245c:	78fa      	ldrb	r2, [r7, #3]
 800245e:	6879      	ldr	r1, [r7, #4]
 8002460:	4613      	mov	r3, r2
 8002462:	011b      	lsls	r3, r3, #4
 8002464:	1a9b      	subs	r3, r3, r2
 8002466:	009b      	lsls	r3, r3, #2
 8002468:	440b      	add	r3, r1
 800246a:	331b      	adds	r3, #27
 800246c:	2201      	movs	r2, #1
 800246e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8002470:	78fa      	ldrb	r2, [r7, #3]
 8002472:	6879      	ldr	r1, [r7, #4]
 8002474:	4613      	mov	r3, r2
 8002476:	011b      	lsls	r3, r3, #4
 8002478:	1a9b      	subs	r3, r3, r2
 800247a:	009b      	lsls	r3, r3, #2
 800247c:	440b      	add	r3, r1
 800247e:	334d      	adds	r3, #77	@ 0x4d
 8002480:	2203      	movs	r2, #3
 8002482:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	78fa      	ldrb	r2, [r7, #3]
 800248a:	4611      	mov	r1, r2
 800248c:	4618      	mov	r0, r3
 800248e:	f004 f81e 	bl	80064ce <USB_HC_Halt>
 8002492:	f000 bc02 	b.w	8002c9a <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	78fa      	ldrb	r2, [r7, #3]
 800249c:	4611      	mov	r1, r2
 800249e:	4618      	mov	r0, r3
 80024a0:	f003 fad3 	bl	8005a4a <USB_ReadChInterrupts>
 80024a4:	4603      	mov	r3, r0
 80024a6:	f003 0302 	and.w	r3, r3, #2
 80024aa:	2b02      	cmp	r3, #2
 80024ac:	f040 8305 	bne.w	8002aba <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 80024b0:	78fb      	ldrb	r3, [r7, #3]
 80024b2:	015a      	lsls	r2, r3, #5
 80024b4:	693b      	ldr	r3, [r7, #16]
 80024b6:	4413      	add	r3, r2
 80024b8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80024bc:	461a      	mov	r2, r3
 80024be:	2302      	movs	r3, #2
 80024c0:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 80024c2:	78fa      	ldrb	r2, [r7, #3]
 80024c4:	6879      	ldr	r1, [r7, #4]
 80024c6:	4613      	mov	r3, r2
 80024c8:	011b      	lsls	r3, r3, #4
 80024ca:	1a9b      	subs	r3, r3, r2
 80024cc:	009b      	lsls	r3, r3, #2
 80024ce:	440b      	add	r3, r1
 80024d0:	334d      	adds	r3, #77	@ 0x4d
 80024d2:	781b      	ldrb	r3, [r3, #0]
 80024d4:	2b01      	cmp	r3, #1
 80024d6:	d114      	bne.n	8002502 <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80024d8:	78fa      	ldrb	r2, [r7, #3]
 80024da:	6879      	ldr	r1, [r7, #4]
 80024dc:	4613      	mov	r3, r2
 80024de:	011b      	lsls	r3, r3, #4
 80024e0:	1a9b      	subs	r3, r3, r2
 80024e2:	009b      	lsls	r3, r3, #2
 80024e4:	440b      	add	r3, r1
 80024e6:	334d      	adds	r3, #77	@ 0x4d
 80024e8:	2202      	movs	r2, #2
 80024ea:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 80024ec:	78fa      	ldrb	r2, [r7, #3]
 80024ee:	6879      	ldr	r1, [r7, #4]
 80024f0:	4613      	mov	r3, r2
 80024f2:	011b      	lsls	r3, r3, #4
 80024f4:	1a9b      	subs	r3, r3, r2
 80024f6:	009b      	lsls	r3, r3, #2
 80024f8:	440b      	add	r3, r1
 80024fa:	334c      	adds	r3, #76	@ 0x4c
 80024fc:	2201      	movs	r2, #1
 80024fe:	701a      	strb	r2, [r3, #0]
 8002500:	e2cc      	b.n	8002a9c <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8002502:	78fa      	ldrb	r2, [r7, #3]
 8002504:	6879      	ldr	r1, [r7, #4]
 8002506:	4613      	mov	r3, r2
 8002508:	011b      	lsls	r3, r3, #4
 800250a:	1a9b      	subs	r3, r3, r2
 800250c:	009b      	lsls	r3, r3, #2
 800250e:	440b      	add	r3, r1
 8002510:	334d      	adds	r3, #77	@ 0x4d
 8002512:	781b      	ldrb	r3, [r3, #0]
 8002514:	2b06      	cmp	r3, #6
 8002516:	d114      	bne.n	8002542 <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002518:	78fa      	ldrb	r2, [r7, #3]
 800251a:	6879      	ldr	r1, [r7, #4]
 800251c:	4613      	mov	r3, r2
 800251e:	011b      	lsls	r3, r3, #4
 8002520:	1a9b      	subs	r3, r3, r2
 8002522:	009b      	lsls	r3, r3, #2
 8002524:	440b      	add	r3, r1
 8002526:	334d      	adds	r3, #77	@ 0x4d
 8002528:	2202      	movs	r2, #2
 800252a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 800252c:	78fa      	ldrb	r2, [r7, #3]
 800252e:	6879      	ldr	r1, [r7, #4]
 8002530:	4613      	mov	r3, r2
 8002532:	011b      	lsls	r3, r3, #4
 8002534:	1a9b      	subs	r3, r3, r2
 8002536:	009b      	lsls	r3, r3, #2
 8002538:	440b      	add	r3, r1
 800253a:	334c      	adds	r3, #76	@ 0x4c
 800253c:	2205      	movs	r2, #5
 800253e:	701a      	strb	r2, [r3, #0]
 8002540:	e2ac      	b.n	8002a9c <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8002542:	78fa      	ldrb	r2, [r7, #3]
 8002544:	6879      	ldr	r1, [r7, #4]
 8002546:	4613      	mov	r3, r2
 8002548:	011b      	lsls	r3, r3, #4
 800254a:	1a9b      	subs	r3, r3, r2
 800254c:	009b      	lsls	r3, r3, #2
 800254e:	440b      	add	r3, r1
 8002550:	334d      	adds	r3, #77	@ 0x4d
 8002552:	781b      	ldrb	r3, [r3, #0]
 8002554:	2b07      	cmp	r3, #7
 8002556:	d00b      	beq.n	8002570 <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8002558:	78fa      	ldrb	r2, [r7, #3]
 800255a:	6879      	ldr	r1, [r7, #4]
 800255c:	4613      	mov	r3, r2
 800255e:	011b      	lsls	r3, r3, #4
 8002560:	1a9b      	subs	r3, r3, r2
 8002562:	009b      	lsls	r3, r3, #2
 8002564:	440b      	add	r3, r1
 8002566:	334d      	adds	r3, #77	@ 0x4d
 8002568:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 800256a:	2b09      	cmp	r3, #9
 800256c:	f040 80a6 	bne.w	80026bc <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002570:	78fa      	ldrb	r2, [r7, #3]
 8002572:	6879      	ldr	r1, [r7, #4]
 8002574:	4613      	mov	r3, r2
 8002576:	011b      	lsls	r3, r3, #4
 8002578:	1a9b      	subs	r3, r3, r2
 800257a:	009b      	lsls	r3, r3, #2
 800257c:	440b      	add	r3, r1
 800257e:	334d      	adds	r3, #77	@ 0x4d
 8002580:	2202      	movs	r2, #2
 8002582:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8002584:	78fa      	ldrb	r2, [r7, #3]
 8002586:	6879      	ldr	r1, [r7, #4]
 8002588:	4613      	mov	r3, r2
 800258a:	011b      	lsls	r3, r3, #4
 800258c:	1a9b      	subs	r3, r3, r2
 800258e:	009b      	lsls	r3, r3, #2
 8002590:	440b      	add	r3, r1
 8002592:	3344      	adds	r3, #68	@ 0x44
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	1c59      	adds	r1, r3, #1
 8002598:	6878      	ldr	r0, [r7, #4]
 800259a:	4613      	mov	r3, r2
 800259c:	011b      	lsls	r3, r3, #4
 800259e:	1a9b      	subs	r3, r3, r2
 80025a0:	009b      	lsls	r3, r3, #2
 80025a2:	4403      	add	r3, r0
 80025a4:	3344      	adds	r3, #68	@ 0x44
 80025a6:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80025a8:	78fa      	ldrb	r2, [r7, #3]
 80025aa:	6879      	ldr	r1, [r7, #4]
 80025ac:	4613      	mov	r3, r2
 80025ae:	011b      	lsls	r3, r3, #4
 80025b0:	1a9b      	subs	r3, r3, r2
 80025b2:	009b      	lsls	r3, r3, #2
 80025b4:	440b      	add	r3, r1
 80025b6:	3344      	adds	r3, #68	@ 0x44
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	2b02      	cmp	r3, #2
 80025bc:	d943      	bls.n	8002646 <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 80025be:	78fa      	ldrb	r2, [r7, #3]
 80025c0:	6879      	ldr	r1, [r7, #4]
 80025c2:	4613      	mov	r3, r2
 80025c4:	011b      	lsls	r3, r3, #4
 80025c6:	1a9b      	subs	r3, r3, r2
 80025c8:	009b      	lsls	r3, r3, #2
 80025ca:	440b      	add	r3, r1
 80025cc:	3344      	adds	r3, #68	@ 0x44
 80025ce:	2200      	movs	r2, #0
 80025d0:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 80025d2:	78fa      	ldrb	r2, [r7, #3]
 80025d4:	6879      	ldr	r1, [r7, #4]
 80025d6:	4613      	mov	r3, r2
 80025d8:	011b      	lsls	r3, r3, #4
 80025da:	1a9b      	subs	r3, r3, r2
 80025dc:	009b      	lsls	r3, r3, #2
 80025de:	440b      	add	r3, r1
 80025e0:	331a      	adds	r3, #26
 80025e2:	781b      	ldrb	r3, [r3, #0]
 80025e4:	2b01      	cmp	r3, #1
 80025e6:	d123      	bne.n	8002630 <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 80025e8:	78fa      	ldrb	r2, [r7, #3]
 80025ea:	6879      	ldr	r1, [r7, #4]
 80025ec:	4613      	mov	r3, r2
 80025ee:	011b      	lsls	r3, r3, #4
 80025f0:	1a9b      	subs	r3, r3, r2
 80025f2:	009b      	lsls	r3, r3, #2
 80025f4:	440b      	add	r3, r1
 80025f6:	331b      	adds	r3, #27
 80025f8:	2200      	movs	r2, #0
 80025fa:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 80025fc:	78fa      	ldrb	r2, [r7, #3]
 80025fe:	6879      	ldr	r1, [r7, #4]
 8002600:	4613      	mov	r3, r2
 8002602:	011b      	lsls	r3, r3, #4
 8002604:	1a9b      	subs	r3, r3, r2
 8002606:	009b      	lsls	r3, r3, #2
 8002608:	440b      	add	r3, r1
 800260a:	331c      	adds	r3, #28
 800260c:	2200      	movs	r2, #0
 800260e:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8002610:	78fb      	ldrb	r3, [r7, #3]
 8002612:	015a      	lsls	r2, r3, #5
 8002614:	693b      	ldr	r3, [r7, #16]
 8002616:	4413      	add	r3, r2
 8002618:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800261c:	685b      	ldr	r3, [r3, #4]
 800261e:	78fa      	ldrb	r2, [r7, #3]
 8002620:	0151      	lsls	r1, r2, #5
 8002622:	693a      	ldr	r2, [r7, #16]
 8002624:	440a      	add	r2, r1
 8002626:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800262a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800262e:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 8002630:	78fa      	ldrb	r2, [r7, #3]
 8002632:	6879      	ldr	r1, [r7, #4]
 8002634:	4613      	mov	r3, r2
 8002636:	011b      	lsls	r3, r3, #4
 8002638:	1a9b      	subs	r3, r3, r2
 800263a:	009b      	lsls	r3, r3, #2
 800263c:	440b      	add	r3, r1
 800263e:	334c      	adds	r3, #76	@ 0x4c
 8002640:	2204      	movs	r2, #4
 8002642:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002644:	e229      	b.n	8002a9a <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002646:	78fa      	ldrb	r2, [r7, #3]
 8002648:	6879      	ldr	r1, [r7, #4]
 800264a:	4613      	mov	r3, r2
 800264c:	011b      	lsls	r3, r3, #4
 800264e:	1a9b      	subs	r3, r3, r2
 8002650:	009b      	lsls	r3, r3, #2
 8002652:	440b      	add	r3, r1
 8002654:	334c      	adds	r3, #76	@ 0x4c
 8002656:	2202      	movs	r2, #2
 8002658:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800265a:	78fa      	ldrb	r2, [r7, #3]
 800265c:	6879      	ldr	r1, [r7, #4]
 800265e:	4613      	mov	r3, r2
 8002660:	011b      	lsls	r3, r3, #4
 8002662:	1a9b      	subs	r3, r3, r2
 8002664:	009b      	lsls	r3, r3, #2
 8002666:	440b      	add	r3, r1
 8002668:	3326      	adds	r3, #38	@ 0x26
 800266a:	781b      	ldrb	r3, [r3, #0]
 800266c:	2b00      	cmp	r3, #0
 800266e:	d00b      	beq.n	8002688 <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002670:	78fa      	ldrb	r2, [r7, #3]
 8002672:	6879      	ldr	r1, [r7, #4]
 8002674:	4613      	mov	r3, r2
 8002676:	011b      	lsls	r3, r3, #4
 8002678:	1a9b      	subs	r3, r3, r2
 800267a:	009b      	lsls	r3, r3, #2
 800267c:	440b      	add	r3, r1
 800267e:	3326      	adds	r3, #38	@ 0x26
 8002680:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002682:	2b02      	cmp	r3, #2
 8002684:	f040 8209 	bne.w	8002a9a <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8002688:	78fb      	ldrb	r3, [r7, #3]
 800268a:	015a      	lsls	r2, r3, #5
 800268c:	693b      	ldr	r3, [r7, #16]
 800268e:	4413      	add	r3, r2
 8002690:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800269e:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80026a6:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 80026a8:	78fb      	ldrb	r3, [r7, #3]
 80026aa:	015a      	lsls	r2, r3, #5
 80026ac:	693b      	ldr	r3, [r7, #16]
 80026ae:	4413      	add	r3, r2
 80026b0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80026b4:	461a      	mov	r2, r3
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80026ba:	e1ee      	b.n	8002a9a <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 80026bc:	78fa      	ldrb	r2, [r7, #3]
 80026be:	6879      	ldr	r1, [r7, #4]
 80026c0:	4613      	mov	r3, r2
 80026c2:	011b      	lsls	r3, r3, #4
 80026c4:	1a9b      	subs	r3, r3, r2
 80026c6:	009b      	lsls	r3, r3, #2
 80026c8:	440b      	add	r3, r1
 80026ca:	334d      	adds	r3, #77	@ 0x4d
 80026cc:	781b      	ldrb	r3, [r3, #0]
 80026ce:	2b05      	cmp	r3, #5
 80026d0:	f040 80c8 	bne.w	8002864 <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80026d4:	78fa      	ldrb	r2, [r7, #3]
 80026d6:	6879      	ldr	r1, [r7, #4]
 80026d8:	4613      	mov	r3, r2
 80026da:	011b      	lsls	r3, r3, #4
 80026dc:	1a9b      	subs	r3, r3, r2
 80026de:	009b      	lsls	r3, r3, #2
 80026e0:	440b      	add	r3, r1
 80026e2:	334d      	adds	r3, #77	@ 0x4d
 80026e4:	2202      	movs	r2, #2
 80026e6:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80026e8:	78fa      	ldrb	r2, [r7, #3]
 80026ea:	6879      	ldr	r1, [r7, #4]
 80026ec:	4613      	mov	r3, r2
 80026ee:	011b      	lsls	r3, r3, #4
 80026f0:	1a9b      	subs	r3, r3, r2
 80026f2:	009b      	lsls	r3, r3, #2
 80026f4:	440b      	add	r3, r1
 80026f6:	331b      	adds	r3, #27
 80026f8:	781b      	ldrb	r3, [r3, #0]
 80026fa:	2b01      	cmp	r3, #1
 80026fc:	f040 81ce 	bne.w	8002a9c <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8002700:	78fa      	ldrb	r2, [r7, #3]
 8002702:	6879      	ldr	r1, [r7, #4]
 8002704:	4613      	mov	r3, r2
 8002706:	011b      	lsls	r3, r3, #4
 8002708:	1a9b      	subs	r3, r3, r2
 800270a:	009b      	lsls	r3, r3, #2
 800270c:	440b      	add	r3, r1
 800270e:	3326      	adds	r3, #38	@ 0x26
 8002710:	781b      	ldrb	r3, [r3, #0]
 8002712:	2b03      	cmp	r3, #3
 8002714:	d16b      	bne.n	80027ee <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 8002716:	78fa      	ldrb	r2, [r7, #3]
 8002718:	6879      	ldr	r1, [r7, #4]
 800271a:	4613      	mov	r3, r2
 800271c:	011b      	lsls	r3, r3, #4
 800271e:	1a9b      	subs	r3, r3, r2
 8002720:	009b      	lsls	r3, r3, #2
 8002722:	440b      	add	r3, r1
 8002724:	3348      	adds	r3, #72	@ 0x48
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	1c59      	adds	r1, r3, #1
 800272a:	6878      	ldr	r0, [r7, #4]
 800272c:	4613      	mov	r3, r2
 800272e:	011b      	lsls	r3, r3, #4
 8002730:	1a9b      	subs	r3, r3, r2
 8002732:	009b      	lsls	r3, r3, #2
 8002734:	4403      	add	r3, r0
 8002736:	3348      	adds	r3, #72	@ 0x48
 8002738:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 800273a:	78fa      	ldrb	r2, [r7, #3]
 800273c:	6879      	ldr	r1, [r7, #4]
 800273e:	4613      	mov	r3, r2
 8002740:	011b      	lsls	r3, r3, #4
 8002742:	1a9b      	subs	r3, r3, r2
 8002744:	009b      	lsls	r3, r3, #2
 8002746:	440b      	add	r3, r1
 8002748:	3348      	adds	r3, #72	@ 0x48
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	2b02      	cmp	r3, #2
 800274e:	d943      	bls.n	80027d8 <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 8002750:	78fa      	ldrb	r2, [r7, #3]
 8002752:	6879      	ldr	r1, [r7, #4]
 8002754:	4613      	mov	r3, r2
 8002756:	011b      	lsls	r3, r3, #4
 8002758:	1a9b      	subs	r3, r3, r2
 800275a:	009b      	lsls	r3, r3, #2
 800275c:	440b      	add	r3, r1
 800275e:	3348      	adds	r3, #72	@ 0x48
 8002760:	2200      	movs	r2, #0
 8002762:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 8002764:	78fa      	ldrb	r2, [r7, #3]
 8002766:	6879      	ldr	r1, [r7, #4]
 8002768:	4613      	mov	r3, r2
 800276a:	011b      	lsls	r3, r3, #4
 800276c:	1a9b      	subs	r3, r3, r2
 800276e:	009b      	lsls	r3, r3, #2
 8002770:	440b      	add	r3, r1
 8002772:	331b      	adds	r3, #27
 8002774:	2200      	movs	r2, #0
 8002776:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 8002778:	78fa      	ldrb	r2, [r7, #3]
 800277a:	6879      	ldr	r1, [r7, #4]
 800277c:	4613      	mov	r3, r2
 800277e:	011b      	lsls	r3, r3, #4
 8002780:	1a9b      	subs	r3, r3, r2
 8002782:	009b      	lsls	r3, r3, #2
 8002784:	440b      	add	r3, r1
 8002786:	3344      	adds	r3, #68	@ 0x44
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	2b02      	cmp	r3, #2
 800278c:	d809      	bhi.n	80027a2 <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 800278e:	78fa      	ldrb	r2, [r7, #3]
 8002790:	6879      	ldr	r1, [r7, #4]
 8002792:	4613      	mov	r3, r2
 8002794:	011b      	lsls	r3, r3, #4
 8002796:	1a9b      	subs	r3, r3, r2
 8002798:	009b      	lsls	r3, r3, #2
 800279a:	440b      	add	r3, r1
 800279c:	331c      	adds	r3, #28
 800279e:	2201      	movs	r2, #1
 80027a0:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80027a2:	78fb      	ldrb	r3, [r7, #3]
 80027a4:	015a      	lsls	r2, r3, #5
 80027a6:	693b      	ldr	r3, [r7, #16]
 80027a8:	4413      	add	r3, r2
 80027aa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80027ae:	685b      	ldr	r3, [r3, #4]
 80027b0:	78fa      	ldrb	r2, [r7, #3]
 80027b2:	0151      	lsls	r1, r2, #5
 80027b4:	693a      	ldr	r2, [r7, #16]
 80027b6:	440a      	add	r2, r1
 80027b8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80027bc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80027c0:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 80027c2:	78fa      	ldrb	r2, [r7, #3]
 80027c4:	6879      	ldr	r1, [r7, #4]
 80027c6:	4613      	mov	r3, r2
 80027c8:	011b      	lsls	r3, r3, #4
 80027ca:	1a9b      	subs	r3, r3, r2
 80027cc:	009b      	lsls	r3, r3, #2
 80027ce:	440b      	add	r3, r1
 80027d0:	334c      	adds	r3, #76	@ 0x4c
 80027d2:	2204      	movs	r2, #4
 80027d4:	701a      	strb	r2, [r3, #0]
 80027d6:	e014      	b.n	8002802 <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80027d8:	78fa      	ldrb	r2, [r7, #3]
 80027da:	6879      	ldr	r1, [r7, #4]
 80027dc:	4613      	mov	r3, r2
 80027de:	011b      	lsls	r3, r3, #4
 80027e0:	1a9b      	subs	r3, r3, r2
 80027e2:	009b      	lsls	r3, r3, #2
 80027e4:	440b      	add	r3, r1
 80027e6:	334c      	adds	r3, #76	@ 0x4c
 80027e8:	2202      	movs	r2, #2
 80027ea:	701a      	strb	r2, [r3, #0]
 80027ec:	e009      	b.n	8002802 <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80027ee:	78fa      	ldrb	r2, [r7, #3]
 80027f0:	6879      	ldr	r1, [r7, #4]
 80027f2:	4613      	mov	r3, r2
 80027f4:	011b      	lsls	r3, r3, #4
 80027f6:	1a9b      	subs	r3, r3, r2
 80027f8:	009b      	lsls	r3, r3, #2
 80027fa:	440b      	add	r3, r1
 80027fc:	334c      	adds	r3, #76	@ 0x4c
 80027fe:	2202      	movs	r2, #2
 8002800:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002802:	78fa      	ldrb	r2, [r7, #3]
 8002804:	6879      	ldr	r1, [r7, #4]
 8002806:	4613      	mov	r3, r2
 8002808:	011b      	lsls	r3, r3, #4
 800280a:	1a9b      	subs	r3, r3, r2
 800280c:	009b      	lsls	r3, r3, #2
 800280e:	440b      	add	r3, r1
 8002810:	3326      	adds	r3, #38	@ 0x26
 8002812:	781b      	ldrb	r3, [r3, #0]
 8002814:	2b00      	cmp	r3, #0
 8002816:	d00b      	beq.n	8002830 <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002818:	78fa      	ldrb	r2, [r7, #3]
 800281a:	6879      	ldr	r1, [r7, #4]
 800281c:	4613      	mov	r3, r2
 800281e:	011b      	lsls	r3, r3, #4
 8002820:	1a9b      	subs	r3, r3, r2
 8002822:	009b      	lsls	r3, r3, #2
 8002824:	440b      	add	r3, r1
 8002826:	3326      	adds	r3, #38	@ 0x26
 8002828:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800282a:	2b02      	cmp	r3, #2
 800282c:	f040 8136 	bne.w	8002a9c <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8002830:	78fb      	ldrb	r3, [r7, #3]
 8002832:	015a      	lsls	r2, r3, #5
 8002834:	693b      	ldr	r3, [r7, #16]
 8002836:	4413      	add	r3, r2
 8002838:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8002846:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800284e:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8002850:	78fb      	ldrb	r3, [r7, #3]
 8002852:	015a      	lsls	r2, r3, #5
 8002854:	693b      	ldr	r3, [r7, #16]
 8002856:	4413      	add	r3, r2
 8002858:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800285c:	461a      	mov	r2, r3
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	6013      	str	r3, [r2, #0]
 8002862:	e11b      	b.n	8002a9c <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8002864:	78fa      	ldrb	r2, [r7, #3]
 8002866:	6879      	ldr	r1, [r7, #4]
 8002868:	4613      	mov	r3, r2
 800286a:	011b      	lsls	r3, r3, #4
 800286c:	1a9b      	subs	r3, r3, r2
 800286e:	009b      	lsls	r3, r3, #2
 8002870:	440b      	add	r3, r1
 8002872:	334d      	adds	r3, #77	@ 0x4d
 8002874:	781b      	ldrb	r3, [r3, #0]
 8002876:	2b03      	cmp	r3, #3
 8002878:	f040 8081 	bne.w	800297e <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800287c:	78fa      	ldrb	r2, [r7, #3]
 800287e:	6879      	ldr	r1, [r7, #4]
 8002880:	4613      	mov	r3, r2
 8002882:	011b      	lsls	r3, r3, #4
 8002884:	1a9b      	subs	r3, r3, r2
 8002886:	009b      	lsls	r3, r3, #2
 8002888:	440b      	add	r3, r1
 800288a:	334d      	adds	r3, #77	@ 0x4d
 800288c:	2202      	movs	r2, #2
 800288e:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8002890:	78fa      	ldrb	r2, [r7, #3]
 8002892:	6879      	ldr	r1, [r7, #4]
 8002894:	4613      	mov	r3, r2
 8002896:	011b      	lsls	r3, r3, #4
 8002898:	1a9b      	subs	r3, r3, r2
 800289a:	009b      	lsls	r3, r3, #2
 800289c:	440b      	add	r3, r1
 800289e:	331b      	adds	r3, #27
 80028a0:	781b      	ldrb	r3, [r3, #0]
 80028a2:	2b01      	cmp	r3, #1
 80028a4:	f040 80fa 	bne.w	8002a9c <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80028a8:	78fa      	ldrb	r2, [r7, #3]
 80028aa:	6879      	ldr	r1, [r7, #4]
 80028ac:	4613      	mov	r3, r2
 80028ae:	011b      	lsls	r3, r3, #4
 80028b0:	1a9b      	subs	r3, r3, r2
 80028b2:	009b      	lsls	r3, r3, #2
 80028b4:	440b      	add	r3, r1
 80028b6:	334c      	adds	r3, #76	@ 0x4c
 80028b8:	2202      	movs	r2, #2
 80028ba:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 80028bc:	78fb      	ldrb	r3, [r7, #3]
 80028be:	015a      	lsls	r2, r3, #5
 80028c0:	693b      	ldr	r3, [r7, #16]
 80028c2:	4413      	add	r3, r2
 80028c4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80028c8:	685b      	ldr	r3, [r3, #4]
 80028ca:	78fa      	ldrb	r2, [r7, #3]
 80028cc:	0151      	lsls	r1, r2, #5
 80028ce:	693a      	ldr	r2, [r7, #16]
 80028d0:	440a      	add	r2, r1
 80028d2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80028d6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80028da:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 80028dc:	78fb      	ldrb	r3, [r7, #3]
 80028de:	015a      	lsls	r2, r3, #5
 80028e0:	693b      	ldr	r3, [r7, #16]
 80028e2:	4413      	add	r3, r2
 80028e4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80028e8:	68db      	ldr	r3, [r3, #12]
 80028ea:	78fa      	ldrb	r2, [r7, #3]
 80028ec:	0151      	lsls	r1, r2, #5
 80028ee:	693a      	ldr	r2, [r7, #16]
 80028f0:	440a      	add	r2, r1
 80028f2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80028f6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80028fa:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 80028fc:	78fb      	ldrb	r3, [r7, #3]
 80028fe:	015a      	lsls	r2, r3, #5
 8002900:	693b      	ldr	r3, [r7, #16]
 8002902:	4413      	add	r3, r2
 8002904:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002908:	68db      	ldr	r3, [r3, #12]
 800290a:	78fa      	ldrb	r2, [r7, #3]
 800290c:	0151      	lsls	r1, r2, #5
 800290e:	693a      	ldr	r2, [r7, #16]
 8002910:	440a      	add	r2, r1
 8002912:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002916:	f023 0320 	bic.w	r3, r3, #32
 800291a:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800291c:	78fa      	ldrb	r2, [r7, #3]
 800291e:	6879      	ldr	r1, [r7, #4]
 8002920:	4613      	mov	r3, r2
 8002922:	011b      	lsls	r3, r3, #4
 8002924:	1a9b      	subs	r3, r3, r2
 8002926:	009b      	lsls	r3, r3, #2
 8002928:	440b      	add	r3, r1
 800292a:	3326      	adds	r3, #38	@ 0x26
 800292c:	781b      	ldrb	r3, [r3, #0]
 800292e:	2b00      	cmp	r3, #0
 8002930:	d00b      	beq.n	800294a <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002932:	78fa      	ldrb	r2, [r7, #3]
 8002934:	6879      	ldr	r1, [r7, #4]
 8002936:	4613      	mov	r3, r2
 8002938:	011b      	lsls	r3, r3, #4
 800293a:	1a9b      	subs	r3, r3, r2
 800293c:	009b      	lsls	r3, r3, #2
 800293e:	440b      	add	r3, r1
 8002940:	3326      	adds	r3, #38	@ 0x26
 8002942:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002944:	2b02      	cmp	r3, #2
 8002946:	f040 80a9 	bne.w	8002a9c <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 800294a:	78fb      	ldrb	r3, [r7, #3]
 800294c:	015a      	lsls	r2, r3, #5
 800294e:	693b      	ldr	r3, [r7, #16]
 8002950:	4413      	add	r3, r2
 8002952:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8002960:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002968:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 800296a:	78fb      	ldrb	r3, [r7, #3]
 800296c:	015a      	lsls	r2, r3, #5
 800296e:	693b      	ldr	r3, [r7, #16]
 8002970:	4413      	add	r3, r2
 8002972:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002976:	461a      	mov	r2, r3
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	6013      	str	r3, [r2, #0]
 800297c:	e08e      	b.n	8002a9c <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 800297e:	78fa      	ldrb	r2, [r7, #3]
 8002980:	6879      	ldr	r1, [r7, #4]
 8002982:	4613      	mov	r3, r2
 8002984:	011b      	lsls	r3, r3, #4
 8002986:	1a9b      	subs	r3, r3, r2
 8002988:	009b      	lsls	r3, r3, #2
 800298a:	440b      	add	r3, r1
 800298c:	334d      	adds	r3, #77	@ 0x4d
 800298e:	781b      	ldrb	r3, [r3, #0]
 8002990:	2b04      	cmp	r3, #4
 8002992:	d143      	bne.n	8002a1c <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002994:	78fa      	ldrb	r2, [r7, #3]
 8002996:	6879      	ldr	r1, [r7, #4]
 8002998:	4613      	mov	r3, r2
 800299a:	011b      	lsls	r3, r3, #4
 800299c:	1a9b      	subs	r3, r3, r2
 800299e:	009b      	lsls	r3, r3, #2
 80029a0:	440b      	add	r3, r1
 80029a2:	334d      	adds	r3, #77	@ 0x4d
 80029a4:	2202      	movs	r2, #2
 80029a6:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80029a8:	78fa      	ldrb	r2, [r7, #3]
 80029aa:	6879      	ldr	r1, [r7, #4]
 80029ac:	4613      	mov	r3, r2
 80029ae:	011b      	lsls	r3, r3, #4
 80029b0:	1a9b      	subs	r3, r3, r2
 80029b2:	009b      	lsls	r3, r3, #2
 80029b4:	440b      	add	r3, r1
 80029b6:	334c      	adds	r3, #76	@ 0x4c
 80029b8:	2202      	movs	r2, #2
 80029ba:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80029bc:	78fa      	ldrb	r2, [r7, #3]
 80029be:	6879      	ldr	r1, [r7, #4]
 80029c0:	4613      	mov	r3, r2
 80029c2:	011b      	lsls	r3, r3, #4
 80029c4:	1a9b      	subs	r3, r3, r2
 80029c6:	009b      	lsls	r3, r3, #2
 80029c8:	440b      	add	r3, r1
 80029ca:	3326      	adds	r3, #38	@ 0x26
 80029cc:	781b      	ldrb	r3, [r3, #0]
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d00a      	beq.n	80029e8 <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80029d2:	78fa      	ldrb	r2, [r7, #3]
 80029d4:	6879      	ldr	r1, [r7, #4]
 80029d6:	4613      	mov	r3, r2
 80029d8:	011b      	lsls	r3, r3, #4
 80029da:	1a9b      	subs	r3, r3, r2
 80029dc:	009b      	lsls	r3, r3, #2
 80029de:	440b      	add	r3, r1
 80029e0:	3326      	adds	r3, #38	@ 0x26
 80029e2:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80029e4:	2b02      	cmp	r3, #2
 80029e6:	d159      	bne.n	8002a9c <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 80029e8:	78fb      	ldrb	r3, [r7, #3]
 80029ea:	015a      	lsls	r2, r3, #5
 80029ec:	693b      	ldr	r3, [r7, #16]
 80029ee:	4413      	add	r3, r2
 80029f0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80029fe:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002a06:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8002a08:	78fb      	ldrb	r3, [r7, #3]
 8002a0a:	015a      	lsls	r2, r3, #5
 8002a0c:	693b      	ldr	r3, [r7, #16]
 8002a0e:	4413      	add	r3, r2
 8002a10:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002a14:	461a      	mov	r2, r3
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	6013      	str	r3, [r2, #0]
 8002a1a:	e03f      	b.n	8002a9c <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 8002a1c:	78fa      	ldrb	r2, [r7, #3]
 8002a1e:	6879      	ldr	r1, [r7, #4]
 8002a20:	4613      	mov	r3, r2
 8002a22:	011b      	lsls	r3, r3, #4
 8002a24:	1a9b      	subs	r3, r3, r2
 8002a26:	009b      	lsls	r3, r3, #2
 8002a28:	440b      	add	r3, r1
 8002a2a:	334d      	adds	r3, #77	@ 0x4d
 8002a2c:	781b      	ldrb	r3, [r3, #0]
 8002a2e:	2b08      	cmp	r3, #8
 8002a30:	d126      	bne.n	8002a80 <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002a32:	78fa      	ldrb	r2, [r7, #3]
 8002a34:	6879      	ldr	r1, [r7, #4]
 8002a36:	4613      	mov	r3, r2
 8002a38:	011b      	lsls	r3, r3, #4
 8002a3a:	1a9b      	subs	r3, r3, r2
 8002a3c:	009b      	lsls	r3, r3, #2
 8002a3e:	440b      	add	r3, r1
 8002a40:	334d      	adds	r3, #77	@ 0x4d
 8002a42:	2202      	movs	r2, #2
 8002a44:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8002a46:	78fa      	ldrb	r2, [r7, #3]
 8002a48:	6879      	ldr	r1, [r7, #4]
 8002a4a:	4613      	mov	r3, r2
 8002a4c:	011b      	lsls	r3, r3, #4
 8002a4e:	1a9b      	subs	r3, r3, r2
 8002a50:	009b      	lsls	r3, r3, #2
 8002a52:	440b      	add	r3, r1
 8002a54:	3344      	adds	r3, #68	@ 0x44
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	1c59      	adds	r1, r3, #1
 8002a5a:	6878      	ldr	r0, [r7, #4]
 8002a5c:	4613      	mov	r3, r2
 8002a5e:	011b      	lsls	r3, r3, #4
 8002a60:	1a9b      	subs	r3, r3, r2
 8002a62:	009b      	lsls	r3, r3, #2
 8002a64:	4403      	add	r3, r0
 8002a66:	3344      	adds	r3, #68	@ 0x44
 8002a68:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 8002a6a:	78fa      	ldrb	r2, [r7, #3]
 8002a6c:	6879      	ldr	r1, [r7, #4]
 8002a6e:	4613      	mov	r3, r2
 8002a70:	011b      	lsls	r3, r3, #4
 8002a72:	1a9b      	subs	r3, r3, r2
 8002a74:	009b      	lsls	r3, r3, #2
 8002a76:	440b      	add	r3, r1
 8002a78:	334c      	adds	r3, #76	@ 0x4c
 8002a7a:	2204      	movs	r2, #4
 8002a7c:	701a      	strb	r2, [r3, #0]
 8002a7e:	e00d      	b.n	8002a9c <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 8002a80:	78fa      	ldrb	r2, [r7, #3]
 8002a82:	6879      	ldr	r1, [r7, #4]
 8002a84:	4613      	mov	r3, r2
 8002a86:	011b      	lsls	r3, r3, #4
 8002a88:	1a9b      	subs	r3, r3, r2
 8002a8a:	009b      	lsls	r3, r3, #2
 8002a8c:	440b      	add	r3, r1
 8002a8e:	334d      	adds	r3, #77	@ 0x4d
 8002a90:	781b      	ldrb	r3, [r3, #0]
 8002a92:	2b02      	cmp	r3, #2
 8002a94:	f000 8100 	beq.w	8002c98 <HCD_HC_IN_IRQHandler+0xcca>
 8002a98:	e000      	b.n	8002a9c <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002a9a:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8002a9c:	78fa      	ldrb	r2, [r7, #3]
 8002a9e:	6879      	ldr	r1, [r7, #4]
 8002aa0:	4613      	mov	r3, r2
 8002aa2:	011b      	lsls	r3, r3, #4
 8002aa4:	1a9b      	subs	r3, r3, r2
 8002aa6:	009b      	lsls	r3, r3, #2
 8002aa8:	440b      	add	r3, r1
 8002aaa:	334c      	adds	r3, #76	@ 0x4c
 8002aac:	781a      	ldrb	r2, [r3, #0]
 8002aae:	78fb      	ldrb	r3, [r7, #3]
 8002ab0:	4619      	mov	r1, r3
 8002ab2:	6878      	ldr	r0, [r7, #4]
 8002ab4:	f009 fa58 	bl	800bf68 <HAL_HCD_HC_NotifyURBChange_Callback>
 8002ab8:	e0ef      	b.n	8002c9a <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	78fa      	ldrb	r2, [r7, #3]
 8002ac0:	4611      	mov	r1, r2
 8002ac2:	4618      	mov	r0, r3
 8002ac4:	f002 ffc1 	bl	8005a4a <USB_ReadChInterrupts>
 8002ac8:	4603      	mov	r3, r0
 8002aca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ace:	2b40      	cmp	r3, #64	@ 0x40
 8002ad0:	d12f      	bne.n	8002b32 <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8002ad2:	78fb      	ldrb	r3, [r7, #3]
 8002ad4:	015a      	lsls	r2, r3, #5
 8002ad6:	693b      	ldr	r3, [r7, #16]
 8002ad8:	4413      	add	r3, r2
 8002ada:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002ade:	461a      	mov	r2, r3
 8002ae0:	2340      	movs	r3, #64	@ 0x40
 8002ae2:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 8002ae4:	78fa      	ldrb	r2, [r7, #3]
 8002ae6:	6879      	ldr	r1, [r7, #4]
 8002ae8:	4613      	mov	r3, r2
 8002aea:	011b      	lsls	r3, r3, #4
 8002aec:	1a9b      	subs	r3, r3, r2
 8002aee:	009b      	lsls	r3, r3, #2
 8002af0:	440b      	add	r3, r1
 8002af2:	334d      	adds	r3, #77	@ 0x4d
 8002af4:	2205      	movs	r2, #5
 8002af6:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8002af8:	78fa      	ldrb	r2, [r7, #3]
 8002afa:	6879      	ldr	r1, [r7, #4]
 8002afc:	4613      	mov	r3, r2
 8002afe:	011b      	lsls	r3, r3, #4
 8002b00:	1a9b      	subs	r3, r3, r2
 8002b02:	009b      	lsls	r3, r3, #2
 8002b04:	440b      	add	r3, r1
 8002b06:	331a      	adds	r3, #26
 8002b08:	781b      	ldrb	r3, [r3, #0]
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d109      	bne.n	8002b22 <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8002b0e:	78fa      	ldrb	r2, [r7, #3]
 8002b10:	6879      	ldr	r1, [r7, #4]
 8002b12:	4613      	mov	r3, r2
 8002b14:	011b      	lsls	r3, r3, #4
 8002b16:	1a9b      	subs	r3, r3, r2
 8002b18:	009b      	lsls	r3, r3, #2
 8002b1a:	440b      	add	r3, r1
 8002b1c:	3344      	adds	r3, #68	@ 0x44
 8002b1e:	2200      	movs	r2, #0
 8002b20:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	78fa      	ldrb	r2, [r7, #3]
 8002b28:	4611      	mov	r1, r2
 8002b2a:	4618      	mov	r0, r3
 8002b2c:	f003 fccf 	bl	80064ce <USB_HC_Halt>
 8002b30:	e0b3      	b.n	8002c9a <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	78fa      	ldrb	r2, [r7, #3]
 8002b38:	4611      	mov	r1, r2
 8002b3a:	4618      	mov	r0, r3
 8002b3c:	f002 ff85 	bl	8005a4a <USB_ReadChInterrupts>
 8002b40:	4603      	mov	r3, r0
 8002b42:	f003 0310 	and.w	r3, r3, #16
 8002b46:	2b10      	cmp	r3, #16
 8002b48:	f040 80a7 	bne.w	8002c9a <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8002b4c:	78fa      	ldrb	r2, [r7, #3]
 8002b4e:	6879      	ldr	r1, [r7, #4]
 8002b50:	4613      	mov	r3, r2
 8002b52:	011b      	lsls	r3, r3, #4
 8002b54:	1a9b      	subs	r3, r3, r2
 8002b56:	009b      	lsls	r3, r3, #2
 8002b58:	440b      	add	r3, r1
 8002b5a:	3326      	adds	r3, #38	@ 0x26
 8002b5c:	781b      	ldrb	r3, [r3, #0]
 8002b5e:	2b03      	cmp	r3, #3
 8002b60:	d11b      	bne.n	8002b9a <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8002b62:	78fa      	ldrb	r2, [r7, #3]
 8002b64:	6879      	ldr	r1, [r7, #4]
 8002b66:	4613      	mov	r3, r2
 8002b68:	011b      	lsls	r3, r3, #4
 8002b6a:	1a9b      	subs	r3, r3, r2
 8002b6c:	009b      	lsls	r3, r3, #2
 8002b6e:	440b      	add	r3, r1
 8002b70:	3344      	adds	r3, #68	@ 0x44
 8002b72:	2200      	movs	r2, #0
 8002b74:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 8002b76:	78fa      	ldrb	r2, [r7, #3]
 8002b78:	6879      	ldr	r1, [r7, #4]
 8002b7a:	4613      	mov	r3, r2
 8002b7c:	011b      	lsls	r3, r3, #4
 8002b7e:	1a9b      	subs	r3, r3, r2
 8002b80:	009b      	lsls	r3, r3, #2
 8002b82:	440b      	add	r3, r1
 8002b84:	334d      	adds	r3, #77	@ 0x4d
 8002b86:	2204      	movs	r2, #4
 8002b88:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	78fa      	ldrb	r2, [r7, #3]
 8002b90:	4611      	mov	r1, r2
 8002b92:	4618      	mov	r0, r3
 8002b94:	f003 fc9b 	bl	80064ce <USB_HC_Halt>
 8002b98:	e03f      	b.n	8002c1a <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002b9a:	78fa      	ldrb	r2, [r7, #3]
 8002b9c:	6879      	ldr	r1, [r7, #4]
 8002b9e:	4613      	mov	r3, r2
 8002ba0:	011b      	lsls	r3, r3, #4
 8002ba2:	1a9b      	subs	r3, r3, r2
 8002ba4:	009b      	lsls	r3, r3, #2
 8002ba6:	440b      	add	r3, r1
 8002ba8:	3326      	adds	r3, #38	@ 0x26
 8002baa:	781b      	ldrb	r3, [r3, #0]
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d00a      	beq.n	8002bc6 <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002bb0:	78fa      	ldrb	r2, [r7, #3]
 8002bb2:	6879      	ldr	r1, [r7, #4]
 8002bb4:	4613      	mov	r3, r2
 8002bb6:	011b      	lsls	r3, r3, #4
 8002bb8:	1a9b      	subs	r3, r3, r2
 8002bba:	009b      	lsls	r3, r3, #2
 8002bbc:	440b      	add	r3, r1
 8002bbe:	3326      	adds	r3, #38	@ 0x26
 8002bc0:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002bc2:	2b02      	cmp	r3, #2
 8002bc4:	d129      	bne.n	8002c1a <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8002bc6:	78fa      	ldrb	r2, [r7, #3]
 8002bc8:	6879      	ldr	r1, [r7, #4]
 8002bca:	4613      	mov	r3, r2
 8002bcc:	011b      	lsls	r3, r3, #4
 8002bce:	1a9b      	subs	r3, r3, r2
 8002bd0:	009b      	lsls	r3, r3, #2
 8002bd2:	440b      	add	r3, r1
 8002bd4:	3344      	adds	r3, #68	@ 0x44
 8002bd6:	2200      	movs	r2, #0
 8002bd8:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	799b      	ldrb	r3, [r3, #6]
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d00a      	beq.n	8002bf8 <HCD_HC_IN_IRQHandler+0xc2a>
 8002be2:	78fa      	ldrb	r2, [r7, #3]
 8002be4:	6879      	ldr	r1, [r7, #4]
 8002be6:	4613      	mov	r3, r2
 8002be8:	011b      	lsls	r3, r3, #4
 8002bea:	1a9b      	subs	r3, r3, r2
 8002bec:	009b      	lsls	r3, r3, #2
 8002bee:	440b      	add	r3, r1
 8002bf0:	331b      	adds	r3, #27
 8002bf2:	781b      	ldrb	r3, [r3, #0]
 8002bf4:	2b01      	cmp	r3, #1
 8002bf6:	d110      	bne.n	8002c1a <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 8002bf8:	78fa      	ldrb	r2, [r7, #3]
 8002bfa:	6879      	ldr	r1, [r7, #4]
 8002bfc:	4613      	mov	r3, r2
 8002bfe:	011b      	lsls	r3, r3, #4
 8002c00:	1a9b      	subs	r3, r3, r2
 8002c02:	009b      	lsls	r3, r3, #2
 8002c04:	440b      	add	r3, r1
 8002c06:	334d      	adds	r3, #77	@ 0x4d
 8002c08:	2204      	movs	r2, #4
 8002c0a:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	78fa      	ldrb	r2, [r7, #3]
 8002c12:	4611      	mov	r1, r2
 8002c14:	4618      	mov	r0, r3
 8002c16:	f003 fc5a 	bl	80064ce <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 8002c1a:	78fa      	ldrb	r2, [r7, #3]
 8002c1c:	6879      	ldr	r1, [r7, #4]
 8002c1e:	4613      	mov	r3, r2
 8002c20:	011b      	lsls	r3, r3, #4
 8002c22:	1a9b      	subs	r3, r3, r2
 8002c24:	009b      	lsls	r3, r3, #2
 8002c26:	440b      	add	r3, r1
 8002c28:	331b      	adds	r3, #27
 8002c2a:	781b      	ldrb	r3, [r3, #0]
 8002c2c:	2b01      	cmp	r3, #1
 8002c2e:	d129      	bne.n	8002c84 <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8002c30:	78fa      	ldrb	r2, [r7, #3]
 8002c32:	6879      	ldr	r1, [r7, #4]
 8002c34:	4613      	mov	r3, r2
 8002c36:	011b      	lsls	r3, r3, #4
 8002c38:	1a9b      	subs	r3, r3, r2
 8002c3a:	009b      	lsls	r3, r3, #2
 8002c3c:	440b      	add	r3, r1
 8002c3e:	331b      	adds	r3, #27
 8002c40:	2200      	movs	r2, #0
 8002c42:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8002c44:	78fb      	ldrb	r3, [r7, #3]
 8002c46:	015a      	lsls	r2, r3, #5
 8002c48:	693b      	ldr	r3, [r7, #16]
 8002c4a:	4413      	add	r3, r2
 8002c4c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002c50:	685b      	ldr	r3, [r3, #4]
 8002c52:	78fa      	ldrb	r2, [r7, #3]
 8002c54:	0151      	lsls	r1, r2, #5
 8002c56:	693a      	ldr	r2, [r7, #16]
 8002c58:	440a      	add	r2, r1
 8002c5a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002c5e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002c62:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 8002c64:	78fb      	ldrb	r3, [r7, #3]
 8002c66:	015a      	lsls	r2, r3, #5
 8002c68:	693b      	ldr	r3, [r7, #16]
 8002c6a:	4413      	add	r3, r2
 8002c6c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002c70:	68db      	ldr	r3, [r3, #12]
 8002c72:	78fa      	ldrb	r2, [r7, #3]
 8002c74:	0151      	lsls	r1, r2, #5
 8002c76:	693a      	ldr	r2, [r7, #16]
 8002c78:	440a      	add	r2, r1
 8002c7a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002c7e:	f043 0320 	orr.w	r3, r3, #32
 8002c82:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8002c84:	78fb      	ldrb	r3, [r7, #3]
 8002c86:	015a      	lsls	r2, r3, #5
 8002c88:	693b      	ldr	r3, [r7, #16]
 8002c8a:	4413      	add	r3, r2
 8002c8c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002c90:	461a      	mov	r2, r3
 8002c92:	2310      	movs	r3, #16
 8002c94:	6093      	str	r3, [r2, #8]
 8002c96:	e000      	b.n	8002c9a <HCD_HC_IN_IRQHandler+0xccc>
        return;
 8002c98:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 8002c9a:	3718      	adds	r7, #24
 8002c9c:	46bd      	mov	sp, r7
 8002c9e:	bd80      	pop	{r7, pc}

08002ca0 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8002ca0:	b580      	push	{r7, lr}
 8002ca2:	b086      	sub	sp, #24
 8002ca4:	af00      	add	r7, sp, #0
 8002ca6:	6078      	str	r0, [r7, #4]
 8002ca8:	460b      	mov	r3, r1
 8002caa:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002cb2:	697b      	ldr	r3, [r7, #20]
 8002cb4:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	78fa      	ldrb	r2, [r7, #3]
 8002cbc:	4611      	mov	r1, r2
 8002cbe:	4618      	mov	r0, r3
 8002cc0:	f002 fec3 	bl	8005a4a <USB_ReadChInterrupts>
 8002cc4:	4603      	mov	r3, r0
 8002cc6:	f003 0304 	and.w	r3, r3, #4
 8002cca:	2b04      	cmp	r3, #4
 8002ccc:	d11b      	bne.n	8002d06 <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8002cce:	78fb      	ldrb	r3, [r7, #3]
 8002cd0:	015a      	lsls	r2, r3, #5
 8002cd2:	693b      	ldr	r3, [r7, #16]
 8002cd4:	4413      	add	r3, r2
 8002cd6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002cda:	461a      	mov	r2, r3
 8002cdc:	2304      	movs	r3, #4
 8002cde:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8002ce0:	78fa      	ldrb	r2, [r7, #3]
 8002ce2:	6879      	ldr	r1, [r7, #4]
 8002ce4:	4613      	mov	r3, r2
 8002ce6:	011b      	lsls	r3, r3, #4
 8002ce8:	1a9b      	subs	r3, r3, r2
 8002cea:	009b      	lsls	r3, r3, #2
 8002cec:	440b      	add	r3, r1
 8002cee:	334d      	adds	r3, #77	@ 0x4d
 8002cf0:	2207      	movs	r2, #7
 8002cf2:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	78fa      	ldrb	r2, [r7, #3]
 8002cfa:	4611      	mov	r1, r2
 8002cfc:	4618      	mov	r0, r3
 8002cfe:	f003 fbe6 	bl	80064ce <USB_HC_Halt>
 8002d02:	f000 bc89 	b.w	8003618 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	78fa      	ldrb	r2, [r7, #3]
 8002d0c:	4611      	mov	r1, r2
 8002d0e:	4618      	mov	r0, r3
 8002d10:	f002 fe9b 	bl	8005a4a <USB_ReadChInterrupts>
 8002d14:	4603      	mov	r3, r0
 8002d16:	f003 0320 	and.w	r3, r3, #32
 8002d1a:	2b20      	cmp	r3, #32
 8002d1c:	f040 8082 	bne.w	8002e24 <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8002d20:	78fb      	ldrb	r3, [r7, #3]
 8002d22:	015a      	lsls	r2, r3, #5
 8002d24:	693b      	ldr	r3, [r7, #16]
 8002d26:	4413      	add	r3, r2
 8002d28:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002d2c:	461a      	mov	r2, r3
 8002d2e:	2320      	movs	r3, #32
 8002d30:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 8002d32:	78fa      	ldrb	r2, [r7, #3]
 8002d34:	6879      	ldr	r1, [r7, #4]
 8002d36:	4613      	mov	r3, r2
 8002d38:	011b      	lsls	r3, r3, #4
 8002d3a:	1a9b      	subs	r3, r3, r2
 8002d3c:	009b      	lsls	r3, r3, #2
 8002d3e:	440b      	add	r3, r1
 8002d40:	3319      	adds	r3, #25
 8002d42:	781b      	ldrb	r3, [r3, #0]
 8002d44:	2b01      	cmp	r3, #1
 8002d46:	d124      	bne.n	8002d92 <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 8002d48:	78fa      	ldrb	r2, [r7, #3]
 8002d4a:	6879      	ldr	r1, [r7, #4]
 8002d4c:	4613      	mov	r3, r2
 8002d4e:	011b      	lsls	r3, r3, #4
 8002d50:	1a9b      	subs	r3, r3, r2
 8002d52:	009b      	lsls	r3, r3, #2
 8002d54:	440b      	add	r3, r1
 8002d56:	3319      	adds	r3, #25
 8002d58:	2200      	movs	r2, #0
 8002d5a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002d5c:	78fa      	ldrb	r2, [r7, #3]
 8002d5e:	6879      	ldr	r1, [r7, #4]
 8002d60:	4613      	mov	r3, r2
 8002d62:	011b      	lsls	r3, r3, #4
 8002d64:	1a9b      	subs	r3, r3, r2
 8002d66:	009b      	lsls	r3, r3, #2
 8002d68:	440b      	add	r3, r1
 8002d6a:	334c      	adds	r3, #76	@ 0x4c
 8002d6c:	2202      	movs	r2, #2
 8002d6e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8002d70:	78fa      	ldrb	r2, [r7, #3]
 8002d72:	6879      	ldr	r1, [r7, #4]
 8002d74:	4613      	mov	r3, r2
 8002d76:	011b      	lsls	r3, r3, #4
 8002d78:	1a9b      	subs	r3, r3, r2
 8002d7a:	009b      	lsls	r3, r3, #2
 8002d7c:	440b      	add	r3, r1
 8002d7e:	334d      	adds	r3, #77	@ 0x4d
 8002d80:	2203      	movs	r2, #3
 8002d82:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	78fa      	ldrb	r2, [r7, #3]
 8002d8a:	4611      	mov	r1, r2
 8002d8c:	4618      	mov	r0, r3
 8002d8e:	f003 fb9e 	bl	80064ce <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 8002d92:	78fa      	ldrb	r2, [r7, #3]
 8002d94:	6879      	ldr	r1, [r7, #4]
 8002d96:	4613      	mov	r3, r2
 8002d98:	011b      	lsls	r3, r3, #4
 8002d9a:	1a9b      	subs	r3, r3, r2
 8002d9c:	009b      	lsls	r3, r3, #2
 8002d9e:	440b      	add	r3, r1
 8002da0:	331a      	adds	r3, #26
 8002da2:	781b      	ldrb	r3, [r3, #0]
 8002da4:	2b01      	cmp	r3, #1
 8002da6:	f040 8437 	bne.w	8003618 <HCD_HC_OUT_IRQHandler+0x978>
 8002daa:	78fa      	ldrb	r2, [r7, #3]
 8002dac:	6879      	ldr	r1, [r7, #4]
 8002dae:	4613      	mov	r3, r2
 8002db0:	011b      	lsls	r3, r3, #4
 8002db2:	1a9b      	subs	r3, r3, r2
 8002db4:	009b      	lsls	r3, r3, #2
 8002db6:	440b      	add	r3, r1
 8002db8:	331b      	adds	r3, #27
 8002dba:	781b      	ldrb	r3, [r3, #0]
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	f040 842b 	bne.w	8003618 <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 8002dc2:	78fa      	ldrb	r2, [r7, #3]
 8002dc4:	6879      	ldr	r1, [r7, #4]
 8002dc6:	4613      	mov	r3, r2
 8002dc8:	011b      	lsls	r3, r3, #4
 8002dca:	1a9b      	subs	r3, r3, r2
 8002dcc:	009b      	lsls	r3, r3, #2
 8002dce:	440b      	add	r3, r1
 8002dd0:	3326      	adds	r3, #38	@ 0x26
 8002dd2:	781b      	ldrb	r3, [r3, #0]
 8002dd4:	2b01      	cmp	r3, #1
 8002dd6:	d009      	beq.n	8002dec <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 8002dd8:	78fa      	ldrb	r2, [r7, #3]
 8002dda:	6879      	ldr	r1, [r7, #4]
 8002ddc:	4613      	mov	r3, r2
 8002dde:	011b      	lsls	r3, r3, #4
 8002de0:	1a9b      	subs	r3, r3, r2
 8002de2:	009b      	lsls	r3, r3, #2
 8002de4:	440b      	add	r3, r1
 8002de6:	331b      	adds	r3, #27
 8002de8:	2201      	movs	r2, #1
 8002dea:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 8002dec:	78fa      	ldrb	r2, [r7, #3]
 8002dee:	6879      	ldr	r1, [r7, #4]
 8002df0:	4613      	mov	r3, r2
 8002df2:	011b      	lsls	r3, r3, #4
 8002df4:	1a9b      	subs	r3, r3, r2
 8002df6:	009b      	lsls	r3, r3, #2
 8002df8:	440b      	add	r3, r1
 8002dfa:	334d      	adds	r3, #77	@ 0x4d
 8002dfc:	2203      	movs	r2, #3
 8002dfe:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	78fa      	ldrb	r2, [r7, #3]
 8002e06:	4611      	mov	r1, r2
 8002e08:	4618      	mov	r0, r3
 8002e0a:	f003 fb60 	bl	80064ce <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 8002e0e:	78fa      	ldrb	r2, [r7, #3]
 8002e10:	6879      	ldr	r1, [r7, #4]
 8002e12:	4613      	mov	r3, r2
 8002e14:	011b      	lsls	r3, r3, #4
 8002e16:	1a9b      	subs	r3, r3, r2
 8002e18:	009b      	lsls	r3, r3, #2
 8002e1a:	440b      	add	r3, r1
 8002e1c:	3344      	adds	r3, #68	@ 0x44
 8002e1e:	2200      	movs	r2, #0
 8002e20:	601a      	str	r2, [r3, #0]
 8002e22:	e3f9      	b.n	8003618 <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	78fa      	ldrb	r2, [r7, #3]
 8002e2a:	4611      	mov	r1, r2
 8002e2c:	4618      	mov	r0, r3
 8002e2e:	f002 fe0c 	bl	8005a4a <USB_ReadChInterrupts>
 8002e32:	4603      	mov	r3, r0
 8002e34:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002e38:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002e3c:	d111      	bne.n	8002e62 <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8002e3e:	78fb      	ldrb	r3, [r7, #3]
 8002e40:	015a      	lsls	r2, r3, #5
 8002e42:	693b      	ldr	r3, [r7, #16]
 8002e44:	4413      	add	r3, r2
 8002e46:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002e4a:	461a      	mov	r2, r3
 8002e4c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002e50:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	78fa      	ldrb	r2, [r7, #3]
 8002e58:	4611      	mov	r1, r2
 8002e5a:	4618      	mov	r0, r3
 8002e5c:	f003 fb37 	bl	80064ce <USB_HC_Halt>
 8002e60:	e3da      	b.n	8003618 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	78fa      	ldrb	r2, [r7, #3]
 8002e68:	4611      	mov	r1, r2
 8002e6a:	4618      	mov	r0, r3
 8002e6c:	f002 fded 	bl	8005a4a <USB_ReadChInterrupts>
 8002e70:	4603      	mov	r3, r0
 8002e72:	f003 0301 	and.w	r3, r3, #1
 8002e76:	2b01      	cmp	r3, #1
 8002e78:	d168      	bne.n	8002f4c <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8002e7a:	78fa      	ldrb	r2, [r7, #3]
 8002e7c:	6879      	ldr	r1, [r7, #4]
 8002e7e:	4613      	mov	r3, r2
 8002e80:	011b      	lsls	r3, r3, #4
 8002e82:	1a9b      	subs	r3, r3, r2
 8002e84:	009b      	lsls	r3, r3, #2
 8002e86:	440b      	add	r3, r1
 8002e88:	3344      	adds	r3, #68	@ 0x44
 8002e8a:	2200      	movs	r2, #0
 8002e8c:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	78fa      	ldrb	r2, [r7, #3]
 8002e94:	4611      	mov	r1, r2
 8002e96:	4618      	mov	r0, r3
 8002e98:	f002 fdd7 	bl	8005a4a <USB_ReadChInterrupts>
 8002e9c:	4603      	mov	r3, r0
 8002e9e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ea2:	2b40      	cmp	r3, #64	@ 0x40
 8002ea4:	d112      	bne.n	8002ecc <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8002ea6:	78fa      	ldrb	r2, [r7, #3]
 8002ea8:	6879      	ldr	r1, [r7, #4]
 8002eaa:	4613      	mov	r3, r2
 8002eac:	011b      	lsls	r3, r3, #4
 8002eae:	1a9b      	subs	r3, r3, r2
 8002eb0:	009b      	lsls	r3, r3, #2
 8002eb2:	440b      	add	r3, r1
 8002eb4:	3319      	adds	r3, #25
 8002eb6:	2201      	movs	r2, #1
 8002eb8:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8002eba:	78fb      	ldrb	r3, [r7, #3]
 8002ebc:	015a      	lsls	r2, r3, #5
 8002ebe:	693b      	ldr	r3, [r7, #16]
 8002ec0:	4413      	add	r3, r2
 8002ec2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002ec6:	461a      	mov	r2, r3
 8002ec8:	2340      	movs	r3, #64	@ 0x40
 8002eca:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 8002ecc:	78fa      	ldrb	r2, [r7, #3]
 8002ece:	6879      	ldr	r1, [r7, #4]
 8002ed0:	4613      	mov	r3, r2
 8002ed2:	011b      	lsls	r3, r3, #4
 8002ed4:	1a9b      	subs	r3, r3, r2
 8002ed6:	009b      	lsls	r3, r3, #2
 8002ed8:	440b      	add	r3, r1
 8002eda:	331b      	adds	r3, #27
 8002edc:	781b      	ldrb	r3, [r3, #0]
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d019      	beq.n	8002f16 <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8002ee2:	78fa      	ldrb	r2, [r7, #3]
 8002ee4:	6879      	ldr	r1, [r7, #4]
 8002ee6:	4613      	mov	r3, r2
 8002ee8:	011b      	lsls	r3, r3, #4
 8002eea:	1a9b      	subs	r3, r3, r2
 8002eec:	009b      	lsls	r3, r3, #2
 8002eee:	440b      	add	r3, r1
 8002ef0:	331b      	adds	r3, #27
 8002ef2:	2200      	movs	r2, #0
 8002ef4:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8002ef6:	78fb      	ldrb	r3, [r7, #3]
 8002ef8:	015a      	lsls	r2, r3, #5
 8002efa:	693b      	ldr	r3, [r7, #16]
 8002efc:	4413      	add	r3, r2
 8002efe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002f02:	685b      	ldr	r3, [r3, #4]
 8002f04:	78fa      	ldrb	r2, [r7, #3]
 8002f06:	0151      	lsls	r1, r2, #5
 8002f08:	693a      	ldr	r2, [r7, #16]
 8002f0a:	440a      	add	r2, r1
 8002f0c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002f10:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002f14:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8002f16:	78fb      	ldrb	r3, [r7, #3]
 8002f18:	015a      	lsls	r2, r3, #5
 8002f1a:	693b      	ldr	r3, [r7, #16]
 8002f1c:	4413      	add	r3, r2
 8002f1e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002f22:	461a      	mov	r2, r3
 8002f24:	2301      	movs	r3, #1
 8002f26:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 8002f28:	78fa      	ldrb	r2, [r7, #3]
 8002f2a:	6879      	ldr	r1, [r7, #4]
 8002f2c:	4613      	mov	r3, r2
 8002f2e:	011b      	lsls	r3, r3, #4
 8002f30:	1a9b      	subs	r3, r3, r2
 8002f32:	009b      	lsls	r3, r3, #2
 8002f34:	440b      	add	r3, r1
 8002f36:	334d      	adds	r3, #77	@ 0x4d
 8002f38:	2201      	movs	r2, #1
 8002f3a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	78fa      	ldrb	r2, [r7, #3]
 8002f42:	4611      	mov	r1, r2
 8002f44:	4618      	mov	r0, r3
 8002f46:	f003 fac2 	bl	80064ce <USB_HC_Halt>
 8002f4a:	e365      	b.n	8003618 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	78fa      	ldrb	r2, [r7, #3]
 8002f52:	4611      	mov	r1, r2
 8002f54:	4618      	mov	r0, r3
 8002f56:	f002 fd78 	bl	8005a4a <USB_ReadChInterrupts>
 8002f5a:	4603      	mov	r3, r0
 8002f5c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002f60:	2b40      	cmp	r3, #64	@ 0x40
 8002f62:	d139      	bne.n	8002fd8 <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 8002f64:	78fa      	ldrb	r2, [r7, #3]
 8002f66:	6879      	ldr	r1, [r7, #4]
 8002f68:	4613      	mov	r3, r2
 8002f6a:	011b      	lsls	r3, r3, #4
 8002f6c:	1a9b      	subs	r3, r3, r2
 8002f6e:	009b      	lsls	r3, r3, #2
 8002f70:	440b      	add	r3, r1
 8002f72:	334d      	adds	r3, #77	@ 0x4d
 8002f74:	2205      	movs	r2, #5
 8002f76:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8002f78:	78fa      	ldrb	r2, [r7, #3]
 8002f7a:	6879      	ldr	r1, [r7, #4]
 8002f7c:	4613      	mov	r3, r2
 8002f7e:	011b      	lsls	r3, r3, #4
 8002f80:	1a9b      	subs	r3, r3, r2
 8002f82:	009b      	lsls	r3, r3, #2
 8002f84:	440b      	add	r3, r1
 8002f86:	331a      	adds	r3, #26
 8002f88:	781b      	ldrb	r3, [r3, #0]
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d109      	bne.n	8002fa2 <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8002f8e:	78fa      	ldrb	r2, [r7, #3]
 8002f90:	6879      	ldr	r1, [r7, #4]
 8002f92:	4613      	mov	r3, r2
 8002f94:	011b      	lsls	r3, r3, #4
 8002f96:	1a9b      	subs	r3, r3, r2
 8002f98:	009b      	lsls	r3, r3, #2
 8002f9a:	440b      	add	r3, r1
 8002f9c:	3319      	adds	r3, #25
 8002f9e:	2201      	movs	r2, #1
 8002fa0:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 8002fa2:	78fa      	ldrb	r2, [r7, #3]
 8002fa4:	6879      	ldr	r1, [r7, #4]
 8002fa6:	4613      	mov	r3, r2
 8002fa8:	011b      	lsls	r3, r3, #4
 8002faa:	1a9b      	subs	r3, r3, r2
 8002fac:	009b      	lsls	r3, r3, #2
 8002fae:	440b      	add	r3, r1
 8002fb0:	3344      	adds	r3, #68	@ 0x44
 8002fb2:	2200      	movs	r2, #0
 8002fb4:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	78fa      	ldrb	r2, [r7, #3]
 8002fbc:	4611      	mov	r1, r2
 8002fbe:	4618      	mov	r0, r3
 8002fc0:	f003 fa85 	bl	80064ce <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8002fc4:	78fb      	ldrb	r3, [r7, #3]
 8002fc6:	015a      	lsls	r2, r3, #5
 8002fc8:	693b      	ldr	r3, [r7, #16]
 8002fca:	4413      	add	r3, r2
 8002fcc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002fd0:	461a      	mov	r2, r3
 8002fd2:	2340      	movs	r3, #64	@ 0x40
 8002fd4:	6093      	str	r3, [r2, #8]
 8002fd6:	e31f      	b.n	8003618 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	78fa      	ldrb	r2, [r7, #3]
 8002fde:	4611      	mov	r1, r2
 8002fe0:	4618      	mov	r0, r3
 8002fe2:	f002 fd32 	bl	8005a4a <USB_ReadChInterrupts>
 8002fe6:	4603      	mov	r3, r0
 8002fe8:	f003 0308 	and.w	r3, r3, #8
 8002fec:	2b08      	cmp	r3, #8
 8002fee:	d11a      	bne.n	8003026 <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8002ff0:	78fb      	ldrb	r3, [r7, #3]
 8002ff2:	015a      	lsls	r2, r3, #5
 8002ff4:	693b      	ldr	r3, [r7, #16]
 8002ff6:	4413      	add	r3, r2
 8002ff8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002ffc:	461a      	mov	r2, r3
 8002ffe:	2308      	movs	r3, #8
 8003000:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8003002:	78fa      	ldrb	r2, [r7, #3]
 8003004:	6879      	ldr	r1, [r7, #4]
 8003006:	4613      	mov	r3, r2
 8003008:	011b      	lsls	r3, r3, #4
 800300a:	1a9b      	subs	r3, r3, r2
 800300c:	009b      	lsls	r3, r3, #2
 800300e:	440b      	add	r3, r1
 8003010:	334d      	adds	r3, #77	@ 0x4d
 8003012:	2206      	movs	r2, #6
 8003014:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	78fa      	ldrb	r2, [r7, #3]
 800301c:	4611      	mov	r1, r2
 800301e:	4618      	mov	r0, r3
 8003020:	f003 fa55 	bl	80064ce <USB_HC_Halt>
 8003024:	e2f8      	b.n	8003618 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	78fa      	ldrb	r2, [r7, #3]
 800302c:	4611      	mov	r1, r2
 800302e:	4618      	mov	r0, r3
 8003030:	f002 fd0b 	bl	8005a4a <USB_ReadChInterrupts>
 8003034:	4603      	mov	r3, r0
 8003036:	f003 0310 	and.w	r3, r3, #16
 800303a:	2b10      	cmp	r3, #16
 800303c:	d144      	bne.n	80030c8 <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 800303e:	78fa      	ldrb	r2, [r7, #3]
 8003040:	6879      	ldr	r1, [r7, #4]
 8003042:	4613      	mov	r3, r2
 8003044:	011b      	lsls	r3, r3, #4
 8003046:	1a9b      	subs	r3, r3, r2
 8003048:	009b      	lsls	r3, r3, #2
 800304a:	440b      	add	r3, r1
 800304c:	3344      	adds	r3, #68	@ 0x44
 800304e:	2200      	movs	r2, #0
 8003050:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 8003052:	78fa      	ldrb	r2, [r7, #3]
 8003054:	6879      	ldr	r1, [r7, #4]
 8003056:	4613      	mov	r3, r2
 8003058:	011b      	lsls	r3, r3, #4
 800305a:	1a9b      	subs	r3, r3, r2
 800305c:	009b      	lsls	r3, r3, #2
 800305e:	440b      	add	r3, r1
 8003060:	334d      	adds	r3, #77	@ 0x4d
 8003062:	2204      	movs	r2, #4
 8003064:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 8003066:	78fa      	ldrb	r2, [r7, #3]
 8003068:	6879      	ldr	r1, [r7, #4]
 800306a:	4613      	mov	r3, r2
 800306c:	011b      	lsls	r3, r3, #4
 800306e:	1a9b      	subs	r3, r3, r2
 8003070:	009b      	lsls	r3, r3, #2
 8003072:	440b      	add	r3, r1
 8003074:	3319      	adds	r3, #25
 8003076:	781b      	ldrb	r3, [r3, #0]
 8003078:	2b00      	cmp	r3, #0
 800307a:	d114      	bne.n	80030a6 <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 800307c:	78fa      	ldrb	r2, [r7, #3]
 800307e:	6879      	ldr	r1, [r7, #4]
 8003080:	4613      	mov	r3, r2
 8003082:	011b      	lsls	r3, r3, #4
 8003084:	1a9b      	subs	r3, r3, r2
 8003086:	009b      	lsls	r3, r3, #2
 8003088:	440b      	add	r3, r1
 800308a:	3318      	adds	r3, #24
 800308c:	781b      	ldrb	r3, [r3, #0]
 800308e:	2b00      	cmp	r3, #0
 8003090:	d109      	bne.n	80030a6 <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 8003092:	78fa      	ldrb	r2, [r7, #3]
 8003094:	6879      	ldr	r1, [r7, #4]
 8003096:	4613      	mov	r3, r2
 8003098:	011b      	lsls	r3, r3, #4
 800309a:	1a9b      	subs	r3, r3, r2
 800309c:	009b      	lsls	r3, r3, #2
 800309e:	440b      	add	r3, r1
 80030a0:	3319      	adds	r3, #25
 80030a2:	2201      	movs	r2, #1
 80030a4:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	78fa      	ldrb	r2, [r7, #3]
 80030ac:	4611      	mov	r1, r2
 80030ae:	4618      	mov	r0, r3
 80030b0:	f003 fa0d 	bl	80064ce <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 80030b4:	78fb      	ldrb	r3, [r7, #3]
 80030b6:	015a      	lsls	r2, r3, #5
 80030b8:	693b      	ldr	r3, [r7, #16]
 80030ba:	4413      	add	r3, r2
 80030bc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80030c0:	461a      	mov	r2, r3
 80030c2:	2310      	movs	r3, #16
 80030c4:	6093      	str	r3, [r2, #8]
 80030c6:	e2a7      	b.n	8003618 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	78fa      	ldrb	r2, [r7, #3]
 80030ce:	4611      	mov	r1, r2
 80030d0:	4618      	mov	r0, r3
 80030d2:	f002 fcba 	bl	8005a4a <USB_ReadChInterrupts>
 80030d6:	4603      	mov	r3, r0
 80030d8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80030dc:	2b80      	cmp	r3, #128	@ 0x80
 80030de:	f040 8083 	bne.w	80031e8 <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	799b      	ldrb	r3, [r3, #6]
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d111      	bne.n	800310e <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 80030ea:	78fa      	ldrb	r2, [r7, #3]
 80030ec:	6879      	ldr	r1, [r7, #4]
 80030ee:	4613      	mov	r3, r2
 80030f0:	011b      	lsls	r3, r3, #4
 80030f2:	1a9b      	subs	r3, r3, r2
 80030f4:	009b      	lsls	r3, r3, #2
 80030f6:	440b      	add	r3, r1
 80030f8:	334d      	adds	r3, #77	@ 0x4d
 80030fa:	2207      	movs	r2, #7
 80030fc:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	78fa      	ldrb	r2, [r7, #3]
 8003104:	4611      	mov	r1, r2
 8003106:	4618      	mov	r0, r3
 8003108:	f003 f9e1 	bl	80064ce <USB_HC_Halt>
 800310c:	e062      	b.n	80031d4 <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 800310e:	78fa      	ldrb	r2, [r7, #3]
 8003110:	6879      	ldr	r1, [r7, #4]
 8003112:	4613      	mov	r3, r2
 8003114:	011b      	lsls	r3, r3, #4
 8003116:	1a9b      	subs	r3, r3, r2
 8003118:	009b      	lsls	r3, r3, #2
 800311a:	440b      	add	r3, r1
 800311c:	3344      	adds	r3, #68	@ 0x44
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	1c59      	adds	r1, r3, #1
 8003122:	6878      	ldr	r0, [r7, #4]
 8003124:	4613      	mov	r3, r2
 8003126:	011b      	lsls	r3, r3, #4
 8003128:	1a9b      	subs	r3, r3, r2
 800312a:	009b      	lsls	r3, r3, #2
 800312c:	4403      	add	r3, r0
 800312e:	3344      	adds	r3, #68	@ 0x44
 8003130:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003132:	78fa      	ldrb	r2, [r7, #3]
 8003134:	6879      	ldr	r1, [r7, #4]
 8003136:	4613      	mov	r3, r2
 8003138:	011b      	lsls	r3, r3, #4
 800313a:	1a9b      	subs	r3, r3, r2
 800313c:	009b      	lsls	r3, r3, #2
 800313e:	440b      	add	r3, r1
 8003140:	3344      	adds	r3, #68	@ 0x44
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	2b02      	cmp	r3, #2
 8003146:	d922      	bls.n	800318e <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8003148:	78fa      	ldrb	r2, [r7, #3]
 800314a:	6879      	ldr	r1, [r7, #4]
 800314c:	4613      	mov	r3, r2
 800314e:	011b      	lsls	r3, r3, #4
 8003150:	1a9b      	subs	r3, r3, r2
 8003152:	009b      	lsls	r3, r3, #2
 8003154:	440b      	add	r3, r1
 8003156:	3344      	adds	r3, #68	@ 0x44
 8003158:	2200      	movs	r2, #0
 800315a:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 800315c:	78fa      	ldrb	r2, [r7, #3]
 800315e:	6879      	ldr	r1, [r7, #4]
 8003160:	4613      	mov	r3, r2
 8003162:	011b      	lsls	r3, r3, #4
 8003164:	1a9b      	subs	r3, r3, r2
 8003166:	009b      	lsls	r3, r3, #2
 8003168:	440b      	add	r3, r1
 800316a:	334c      	adds	r3, #76	@ 0x4c
 800316c:	2204      	movs	r2, #4
 800316e:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8003170:	78fa      	ldrb	r2, [r7, #3]
 8003172:	6879      	ldr	r1, [r7, #4]
 8003174:	4613      	mov	r3, r2
 8003176:	011b      	lsls	r3, r3, #4
 8003178:	1a9b      	subs	r3, r3, r2
 800317a:	009b      	lsls	r3, r3, #2
 800317c:	440b      	add	r3, r1
 800317e:	334c      	adds	r3, #76	@ 0x4c
 8003180:	781a      	ldrb	r2, [r3, #0]
 8003182:	78fb      	ldrb	r3, [r7, #3]
 8003184:	4619      	mov	r1, r3
 8003186:	6878      	ldr	r0, [r7, #4]
 8003188:	f008 feee 	bl	800bf68 <HAL_HCD_HC_NotifyURBChange_Callback>
 800318c:	e022      	b.n	80031d4 <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800318e:	78fa      	ldrb	r2, [r7, #3]
 8003190:	6879      	ldr	r1, [r7, #4]
 8003192:	4613      	mov	r3, r2
 8003194:	011b      	lsls	r3, r3, #4
 8003196:	1a9b      	subs	r3, r3, r2
 8003198:	009b      	lsls	r3, r3, #2
 800319a:	440b      	add	r3, r1
 800319c:	334c      	adds	r3, #76	@ 0x4c
 800319e:	2202      	movs	r2, #2
 80031a0:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 80031a2:	78fb      	ldrb	r3, [r7, #3]
 80031a4:	015a      	lsls	r2, r3, #5
 80031a6:	693b      	ldr	r3, [r7, #16]
 80031a8:	4413      	add	r3, r2
 80031aa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80031b8:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80031c0:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 80031c2:	78fb      	ldrb	r3, [r7, #3]
 80031c4:	015a      	lsls	r2, r3, #5
 80031c6:	693b      	ldr	r3, [r7, #16]
 80031c8:	4413      	add	r3, r2
 80031ca:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80031ce:	461a      	mov	r2, r3
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 80031d4:	78fb      	ldrb	r3, [r7, #3]
 80031d6:	015a      	lsls	r2, r3, #5
 80031d8:	693b      	ldr	r3, [r7, #16]
 80031da:	4413      	add	r3, r2
 80031dc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80031e0:	461a      	mov	r2, r3
 80031e2:	2380      	movs	r3, #128	@ 0x80
 80031e4:	6093      	str	r3, [r2, #8]
 80031e6:	e217      	b.n	8003618 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	78fa      	ldrb	r2, [r7, #3]
 80031ee:	4611      	mov	r1, r2
 80031f0:	4618      	mov	r0, r3
 80031f2:	f002 fc2a 	bl	8005a4a <USB_ReadChInterrupts>
 80031f6:	4603      	mov	r3, r0
 80031f8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80031fc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003200:	d11b      	bne.n	800323a <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8003202:	78fa      	ldrb	r2, [r7, #3]
 8003204:	6879      	ldr	r1, [r7, #4]
 8003206:	4613      	mov	r3, r2
 8003208:	011b      	lsls	r3, r3, #4
 800320a:	1a9b      	subs	r3, r3, r2
 800320c:	009b      	lsls	r3, r3, #2
 800320e:	440b      	add	r3, r1
 8003210:	334d      	adds	r3, #77	@ 0x4d
 8003212:	2209      	movs	r2, #9
 8003214:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	78fa      	ldrb	r2, [r7, #3]
 800321c:	4611      	mov	r1, r2
 800321e:	4618      	mov	r0, r3
 8003220:	f003 f955 	bl	80064ce <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8003224:	78fb      	ldrb	r3, [r7, #3]
 8003226:	015a      	lsls	r2, r3, #5
 8003228:	693b      	ldr	r3, [r7, #16]
 800322a:	4413      	add	r3, r2
 800322c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003230:	461a      	mov	r2, r3
 8003232:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003236:	6093      	str	r3, [r2, #8]
 8003238:	e1ee      	b.n	8003618 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	78fa      	ldrb	r2, [r7, #3]
 8003240:	4611      	mov	r1, r2
 8003242:	4618      	mov	r0, r3
 8003244:	f002 fc01 	bl	8005a4a <USB_ReadChInterrupts>
 8003248:	4603      	mov	r3, r0
 800324a:	f003 0302 	and.w	r3, r3, #2
 800324e:	2b02      	cmp	r3, #2
 8003250:	f040 81df 	bne.w	8003612 <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8003254:	78fb      	ldrb	r3, [r7, #3]
 8003256:	015a      	lsls	r2, r3, #5
 8003258:	693b      	ldr	r3, [r7, #16]
 800325a:	4413      	add	r3, r2
 800325c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003260:	461a      	mov	r2, r3
 8003262:	2302      	movs	r3, #2
 8003264:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8003266:	78fa      	ldrb	r2, [r7, #3]
 8003268:	6879      	ldr	r1, [r7, #4]
 800326a:	4613      	mov	r3, r2
 800326c:	011b      	lsls	r3, r3, #4
 800326e:	1a9b      	subs	r3, r3, r2
 8003270:	009b      	lsls	r3, r3, #2
 8003272:	440b      	add	r3, r1
 8003274:	334d      	adds	r3, #77	@ 0x4d
 8003276:	781b      	ldrb	r3, [r3, #0]
 8003278:	2b01      	cmp	r3, #1
 800327a:	f040 8093 	bne.w	80033a4 <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800327e:	78fa      	ldrb	r2, [r7, #3]
 8003280:	6879      	ldr	r1, [r7, #4]
 8003282:	4613      	mov	r3, r2
 8003284:	011b      	lsls	r3, r3, #4
 8003286:	1a9b      	subs	r3, r3, r2
 8003288:	009b      	lsls	r3, r3, #2
 800328a:	440b      	add	r3, r1
 800328c:	334d      	adds	r3, #77	@ 0x4d
 800328e:	2202      	movs	r2, #2
 8003290:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8003292:	78fa      	ldrb	r2, [r7, #3]
 8003294:	6879      	ldr	r1, [r7, #4]
 8003296:	4613      	mov	r3, r2
 8003298:	011b      	lsls	r3, r3, #4
 800329a:	1a9b      	subs	r3, r3, r2
 800329c:	009b      	lsls	r3, r3, #2
 800329e:	440b      	add	r3, r1
 80032a0:	334c      	adds	r3, #76	@ 0x4c
 80032a2:	2201      	movs	r2, #1
 80032a4:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 80032a6:	78fa      	ldrb	r2, [r7, #3]
 80032a8:	6879      	ldr	r1, [r7, #4]
 80032aa:	4613      	mov	r3, r2
 80032ac:	011b      	lsls	r3, r3, #4
 80032ae:	1a9b      	subs	r3, r3, r2
 80032b0:	009b      	lsls	r3, r3, #2
 80032b2:	440b      	add	r3, r1
 80032b4:	3326      	adds	r3, #38	@ 0x26
 80032b6:	781b      	ldrb	r3, [r3, #0]
 80032b8:	2b02      	cmp	r3, #2
 80032ba:	d00b      	beq.n	80032d4 <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 80032bc:	78fa      	ldrb	r2, [r7, #3]
 80032be:	6879      	ldr	r1, [r7, #4]
 80032c0:	4613      	mov	r3, r2
 80032c2:	011b      	lsls	r3, r3, #4
 80032c4:	1a9b      	subs	r3, r3, r2
 80032c6:	009b      	lsls	r3, r3, #2
 80032c8:	440b      	add	r3, r1
 80032ca:	3326      	adds	r3, #38	@ 0x26
 80032cc:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 80032ce:	2b03      	cmp	r3, #3
 80032d0:	f040 8190 	bne.w	80035f4 <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	799b      	ldrb	r3, [r3, #6]
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d115      	bne.n	8003308 <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 80032dc:	78fa      	ldrb	r2, [r7, #3]
 80032de:	6879      	ldr	r1, [r7, #4]
 80032e0:	4613      	mov	r3, r2
 80032e2:	011b      	lsls	r3, r3, #4
 80032e4:	1a9b      	subs	r3, r3, r2
 80032e6:	009b      	lsls	r3, r3, #2
 80032e8:	440b      	add	r3, r1
 80032ea:	333d      	adds	r3, #61	@ 0x3d
 80032ec:	781b      	ldrb	r3, [r3, #0]
 80032ee:	78fa      	ldrb	r2, [r7, #3]
 80032f0:	f083 0301 	eor.w	r3, r3, #1
 80032f4:	b2d8      	uxtb	r0, r3
 80032f6:	6879      	ldr	r1, [r7, #4]
 80032f8:	4613      	mov	r3, r2
 80032fa:	011b      	lsls	r3, r3, #4
 80032fc:	1a9b      	subs	r3, r3, r2
 80032fe:	009b      	lsls	r3, r3, #2
 8003300:	440b      	add	r3, r1
 8003302:	333d      	adds	r3, #61	@ 0x3d
 8003304:	4602      	mov	r2, r0
 8003306:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	799b      	ldrb	r3, [r3, #6]
 800330c:	2b01      	cmp	r3, #1
 800330e:	f040 8171 	bne.w	80035f4 <HCD_HC_OUT_IRQHandler+0x954>
 8003312:	78fa      	ldrb	r2, [r7, #3]
 8003314:	6879      	ldr	r1, [r7, #4]
 8003316:	4613      	mov	r3, r2
 8003318:	011b      	lsls	r3, r3, #4
 800331a:	1a9b      	subs	r3, r3, r2
 800331c:	009b      	lsls	r3, r3, #2
 800331e:	440b      	add	r3, r1
 8003320:	3334      	adds	r3, #52	@ 0x34
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	2b00      	cmp	r3, #0
 8003326:	f000 8165 	beq.w	80035f4 <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 800332a:	78fa      	ldrb	r2, [r7, #3]
 800332c:	6879      	ldr	r1, [r7, #4]
 800332e:	4613      	mov	r3, r2
 8003330:	011b      	lsls	r3, r3, #4
 8003332:	1a9b      	subs	r3, r3, r2
 8003334:	009b      	lsls	r3, r3, #2
 8003336:	440b      	add	r3, r1
 8003338:	3334      	adds	r3, #52	@ 0x34
 800333a:	6819      	ldr	r1, [r3, #0]
 800333c:	78fa      	ldrb	r2, [r7, #3]
 800333e:	6878      	ldr	r0, [r7, #4]
 8003340:	4613      	mov	r3, r2
 8003342:	011b      	lsls	r3, r3, #4
 8003344:	1a9b      	subs	r3, r3, r2
 8003346:	009b      	lsls	r3, r3, #2
 8003348:	4403      	add	r3, r0
 800334a:	3328      	adds	r3, #40	@ 0x28
 800334c:	881b      	ldrh	r3, [r3, #0]
 800334e:	440b      	add	r3, r1
 8003350:	1e59      	subs	r1, r3, #1
 8003352:	78fa      	ldrb	r2, [r7, #3]
 8003354:	6878      	ldr	r0, [r7, #4]
 8003356:	4613      	mov	r3, r2
 8003358:	011b      	lsls	r3, r3, #4
 800335a:	1a9b      	subs	r3, r3, r2
 800335c:	009b      	lsls	r3, r3, #2
 800335e:	4403      	add	r3, r0
 8003360:	3328      	adds	r3, #40	@ 0x28
 8003362:	881b      	ldrh	r3, [r3, #0]
 8003364:	fbb1 f3f3 	udiv	r3, r1, r3
 8003368:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 800336a:	68bb      	ldr	r3, [r7, #8]
 800336c:	f003 0301 	and.w	r3, r3, #1
 8003370:	2b00      	cmp	r3, #0
 8003372:	f000 813f 	beq.w	80035f4 <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 8003376:	78fa      	ldrb	r2, [r7, #3]
 8003378:	6879      	ldr	r1, [r7, #4]
 800337a:	4613      	mov	r3, r2
 800337c:	011b      	lsls	r3, r3, #4
 800337e:	1a9b      	subs	r3, r3, r2
 8003380:	009b      	lsls	r3, r3, #2
 8003382:	440b      	add	r3, r1
 8003384:	333d      	adds	r3, #61	@ 0x3d
 8003386:	781b      	ldrb	r3, [r3, #0]
 8003388:	78fa      	ldrb	r2, [r7, #3]
 800338a:	f083 0301 	eor.w	r3, r3, #1
 800338e:	b2d8      	uxtb	r0, r3
 8003390:	6879      	ldr	r1, [r7, #4]
 8003392:	4613      	mov	r3, r2
 8003394:	011b      	lsls	r3, r3, #4
 8003396:	1a9b      	subs	r3, r3, r2
 8003398:	009b      	lsls	r3, r3, #2
 800339a:	440b      	add	r3, r1
 800339c:	333d      	adds	r3, #61	@ 0x3d
 800339e:	4602      	mov	r2, r0
 80033a0:	701a      	strb	r2, [r3, #0]
 80033a2:	e127      	b.n	80035f4 <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 80033a4:	78fa      	ldrb	r2, [r7, #3]
 80033a6:	6879      	ldr	r1, [r7, #4]
 80033a8:	4613      	mov	r3, r2
 80033aa:	011b      	lsls	r3, r3, #4
 80033ac:	1a9b      	subs	r3, r3, r2
 80033ae:	009b      	lsls	r3, r3, #2
 80033b0:	440b      	add	r3, r1
 80033b2:	334d      	adds	r3, #77	@ 0x4d
 80033b4:	781b      	ldrb	r3, [r3, #0]
 80033b6:	2b03      	cmp	r3, #3
 80033b8:	d120      	bne.n	80033fc <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80033ba:	78fa      	ldrb	r2, [r7, #3]
 80033bc:	6879      	ldr	r1, [r7, #4]
 80033be:	4613      	mov	r3, r2
 80033c0:	011b      	lsls	r3, r3, #4
 80033c2:	1a9b      	subs	r3, r3, r2
 80033c4:	009b      	lsls	r3, r3, #2
 80033c6:	440b      	add	r3, r1
 80033c8:	334d      	adds	r3, #77	@ 0x4d
 80033ca:	2202      	movs	r2, #2
 80033cc:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80033ce:	78fa      	ldrb	r2, [r7, #3]
 80033d0:	6879      	ldr	r1, [r7, #4]
 80033d2:	4613      	mov	r3, r2
 80033d4:	011b      	lsls	r3, r3, #4
 80033d6:	1a9b      	subs	r3, r3, r2
 80033d8:	009b      	lsls	r3, r3, #2
 80033da:	440b      	add	r3, r1
 80033dc:	331b      	adds	r3, #27
 80033de:	781b      	ldrb	r3, [r3, #0]
 80033e0:	2b01      	cmp	r3, #1
 80033e2:	f040 8107 	bne.w	80035f4 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80033e6:	78fa      	ldrb	r2, [r7, #3]
 80033e8:	6879      	ldr	r1, [r7, #4]
 80033ea:	4613      	mov	r3, r2
 80033ec:	011b      	lsls	r3, r3, #4
 80033ee:	1a9b      	subs	r3, r3, r2
 80033f0:	009b      	lsls	r3, r3, #2
 80033f2:	440b      	add	r3, r1
 80033f4:	334c      	adds	r3, #76	@ 0x4c
 80033f6:	2202      	movs	r2, #2
 80033f8:	701a      	strb	r2, [r3, #0]
 80033fa:	e0fb      	b.n	80035f4 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 80033fc:	78fa      	ldrb	r2, [r7, #3]
 80033fe:	6879      	ldr	r1, [r7, #4]
 8003400:	4613      	mov	r3, r2
 8003402:	011b      	lsls	r3, r3, #4
 8003404:	1a9b      	subs	r3, r3, r2
 8003406:	009b      	lsls	r3, r3, #2
 8003408:	440b      	add	r3, r1
 800340a:	334d      	adds	r3, #77	@ 0x4d
 800340c:	781b      	ldrb	r3, [r3, #0]
 800340e:	2b04      	cmp	r3, #4
 8003410:	d13a      	bne.n	8003488 <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003412:	78fa      	ldrb	r2, [r7, #3]
 8003414:	6879      	ldr	r1, [r7, #4]
 8003416:	4613      	mov	r3, r2
 8003418:	011b      	lsls	r3, r3, #4
 800341a:	1a9b      	subs	r3, r3, r2
 800341c:	009b      	lsls	r3, r3, #2
 800341e:	440b      	add	r3, r1
 8003420:	334d      	adds	r3, #77	@ 0x4d
 8003422:	2202      	movs	r2, #2
 8003424:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003426:	78fa      	ldrb	r2, [r7, #3]
 8003428:	6879      	ldr	r1, [r7, #4]
 800342a:	4613      	mov	r3, r2
 800342c:	011b      	lsls	r3, r3, #4
 800342e:	1a9b      	subs	r3, r3, r2
 8003430:	009b      	lsls	r3, r3, #2
 8003432:	440b      	add	r3, r1
 8003434:	334c      	adds	r3, #76	@ 0x4c
 8003436:	2202      	movs	r2, #2
 8003438:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 800343a:	78fa      	ldrb	r2, [r7, #3]
 800343c:	6879      	ldr	r1, [r7, #4]
 800343e:	4613      	mov	r3, r2
 8003440:	011b      	lsls	r3, r3, #4
 8003442:	1a9b      	subs	r3, r3, r2
 8003444:	009b      	lsls	r3, r3, #2
 8003446:	440b      	add	r3, r1
 8003448:	331b      	adds	r3, #27
 800344a:	781b      	ldrb	r3, [r3, #0]
 800344c:	2b01      	cmp	r3, #1
 800344e:	f040 80d1 	bne.w	80035f4 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 8003452:	78fa      	ldrb	r2, [r7, #3]
 8003454:	6879      	ldr	r1, [r7, #4]
 8003456:	4613      	mov	r3, r2
 8003458:	011b      	lsls	r3, r3, #4
 800345a:	1a9b      	subs	r3, r3, r2
 800345c:	009b      	lsls	r3, r3, #2
 800345e:	440b      	add	r3, r1
 8003460:	331b      	adds	r3, #27
 8003462:	2200      	movs	r2, #0
 8003464:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003466:	78fb      	ldrb	r3, [r7, #3]
 8003468:	015a      	lsls	r2, r3, #5
 800346a:	693b      	ldr	r3, [r7, #16]
 800346c:	4413      	add	r3, r2
 800346e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003472:	685b      	ldr	r3, [r3, #4]
 8003474:	78fa      	ldrb	r2, [r7, #3]
 8003476:	0151      	lsls	r1, r2, #5
 8003478:	693a      	ldr	r2, [r7, #16]
 800347a:	440a      	add	r2, r1
 800347c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003480:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003484:	6053      	str	r3, [r2, #4]
 8003486:	e0b5      	b.n	80035f4 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8003488:	78fa      	ldrb	r2, [r7, #3]
 800348a:	6879      	ldr	r1, [r7, #4]
 800348c:	4613      	mov	r3, r2
 800348e:	011b      	lsls	r3, r3, #4
 8003490:	1a9b      	subs	r3, r3, r2
 8003492:	009b      	lsls	r3, r3, #2
 8003494:	440b      	add	r3, r1
 8003496:	334d      	adds	r3, #77	@ 0x4d
 8003498:	781b      	ldrb	r3, [r3, #0]
 800349a:	2b05      	cmp	r3, #5
 800349c:	d114      	bne.n	80034c8 <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800349e:	78fa      	ldrb	r2, [r7, #3]
 80034a0:	6879      	ldr	r1, [r7, #4]
 80034a2:	4613      	mov	r3, r2
 80034a4:	011b      	lsls	r3, r3, #4
 80034a6:	1a9b      	subs	r3, r3, r2
 80034a8:	009b      	lsls	r3, r3, #2
 80034aa:	440b      	add	r3, r1
 80034ac:	334d      	adds	r3, #77	@ 0x4d
 80034ae:	2202      	movs	r2, #2
 80034b0:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 80034b2:	78fa      	ldrb	r2, [r7, #3]
 80034b4:	6879      	ldr	r1, [r7, #4]
 80034b6:	4613      	mov	r3, r2
 80034b8:	011b      	lsls	r3, r3, #4
 80034ba:	1a9b      	subs	r3, r3, r2
 80034bc:	009b      	lsls	r3, r3, #2
 80034be:	440b      	add	r3, r1
 80034c0:	334c      	adds	r3, #76	@ 0x4c
 80034c2:	2202      	movs	r2, #2
 80034c4:	701a      	strb	r2, [r3, #0]
 80034c6:	e095      	b.n	80035f4 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 80034c8:	78fa      	ldrb	r2, [r7, #3]
 80034ca:	6879      	ldr	r1, [r7, #4]
 80034cc:	4613      	mov	r3, r2
 80034ce:	011b      	lsls	r3, r3, #4
 80034d0:	1a9b      	subs	r3, r3, r2
 80034d2:	009b      	lsls	r3, r3, #2
 80034d4:	440b      	add	r3, r1
 80034d6:	334d      	adds	r3, #77	@ 0x4d
 80034d8:	781b      	ldrb	r3, [r3, #0]
 80034da:	2b06      	cmp	r3, #6
 80034dc:	d114      	bne.n	8003508 <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80034de:	78fa      	ldrb	r2, [r7, #3]
 80034e0:	6879      	ldr	r1, [r7, #4]
 80034e2:	4613      	mov	r3, r2
 80034e4:	011b      	lsls	r3, r3, #4
 80034e6:	1a9b      	subs	r3, r3, r2
 80034e8:	009b      	lsls	r3, r3, #2
 80034ea:	440b      	add	r3, r1
 80034ec:	334d      	adds	r3, #77	@ 0x4d
 80034ee:	2202      	movs	r2, #2
 80034f0:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 80034f2:	78fa      	ldrb	r2, [r7, #3]
 80034f4:	6879      	ldr	r1, [r7, #4]
 80034f6:	4613      	mov	r3, r2
 80034f8:	011b      	lsls	r3, r3, #4
 80034fa:	1a9b      	subs	r3, r3, r2
 80034fc:	009b      	lsls	r3, r3, #2
 80034fe:	440b      	add	r3, r1
 8003500:	334c      	adds	r3, #76	@ 0x4c
 8003502:	2205      	movs	r2, #5
 8003504:	701a      	strb	r2, [r3, #0]
 8003506:	e075      	b.n	80035f4 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8003508:	78fa      	ldrb	r2, [r7, #3]
 800350a:	6879      	ldr	r1, [r7, #4]
 800350c:	4613      	mov	r3, r2
 800350e:	011b      	lsls	r3, r3, #4
 8003510:	1a9b      	subs	r3, r3, r2
 8003512:	009b      	lsls	r3, r3, #2
 8003514:	440b      	add	r3, r1
 8003516:	334d      	adds	r3, #77	@ 0x4d
 8003518:	781b      	ldrb	r3, [r3, #0]
 800351a:	2b07      	cmp	r3, #7
 800351c:	d00a      	beq.n	8003534 <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 800351e:	78fa      	ldrb	r2, [r7, #3]
 8003520:	6879      	ldr	r1, [r7, #4]
 8003522:	4613      	mov	r3, r2
 8003524:	011b      	lsls	r3, r3, #4
 8003526:	1a9b      	subs	r3, r3, r2
 8003528:	009b      	lsls	r3, r3, #2
 800352a:	440b      	add	r3, r1
 800352c:	334d      	adds	r3, #77	@ 0x4d
 800352e:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8003530:	2b09      	cmp	r3, #9
 8003532:	d170      	bne.n	8003616 <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003534:	78fa      	ldrb	r2, [r7, #3]
 8003536:	6879      	ldr	r1, [r7, #4]
 8003538:	4613      	mov	r3, r2
 800353a:	011b      	lsls	r3, r3, #4
 800353c:	1a9b      	subs	r3, r3, r2
 800353e:	009b      	lsls	r3, r3, #2
 8003540:	440b      	add	r3, r1
 8003542:	334d      	adds	r3, #77	@ 0x4d
 8003544:	2202      	movs	r2, #2
 8003546:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8003548:	78fa      	ldrb	r2, [r7, #3]
 800354a:	6879      	ldr	r1, [r7, #4]
 800354c:	4613      	mov	r3, r2
 800354e:	011b      	lsls	r3, r3, #4
 8003550:	1a9b      	subs	r3, r3, r2
 8003552:	009b      	lsls	r3, r3, #2
 8003554:	440b      	add	r3, r1
 8003556:	3344      	adds	r3, #68	@ 0x44
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	1c59      	adds	r1, r3, #1
 800355c:	6878      	ldr	r0, [r7, #4]
 800355e:	4613      	mov	r3, r2
 8003560:	011b      	lsls	r3, r3, #4
 8003562:	1a9b      	subs	r3, r3, r2
 8003564:	009b      	lsls	r3, r3, #2
 8003566:	4403      	add	r3, r0
 8003568:	3344      	adds	r3, #68	@ 0x44
 800356a:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800356c:	78fa      	ldrb	r2, [r7, #3]
 800356e:	6879      	ldr	r1, [r7, #4]
 8003570:	4613      	mov	r3, r2
 8003572:	011b      	lsls	r3, r3, #4
 8003574:	1a9b      	subs	r3, r3, r2
 8003576:	009b      	lsls	r3, r3, #2
 8003578:	440b      	add	r3, r1
 800357a:	3344      	adds	r3, #68	@ 0x44
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	2b02      	cmp	r3, #2
 8003580:	d914      	bls.n	80035ac <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8003582:	78fa      	ldrb	r2, [r7, #3]
 8003584:	6879      	ldr	r1, [r7, #4]
 8003586:	4613      	mov	r3, r2
 8003588:	011b      	lsls	r3, r3, #4
 800358a:	1a9b      	subs	r3, r3, r2
 800358c:	009b      	lsls	r3, r3, #2
 800358e:	440b      	add	r3, r1
 8003590:	3344      	adds	r3, #68	@ 0x44
 8003592:	2200      	movs	r2, #0
 8003594:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8003596:	78fa      	ldrb	r2, [r7, #3]
 8003598:	6879      	ldr	r1, [r7, #4]
 800359a:	4613      	mov	r3, r2
 800359c:	011b      	lsls	r3, r3, #4
 800359e:	1a9b      	subs	r3, r3, r2
 80035a0:	009b      	lsls	r3, r3, #2
 80035a2:	440b      	add	r3, r1
 80035a4:	334c      	adds	r3, #76	@ 0x4c
 80035a6:	2204      	movs	r2, #4
 80035a8:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80035aa:	e022      	b.n	80035f2 <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80035ac:	78fa      	ldrb	r2, [r7, #3]
 80035ae:	6879      	ldr	r1, [r7, #4]
 80035b0:	4613      	mov	r3, r2
 80035b2:	011b      	lsls	r3, r3, #4
 80035b4:	1a9b      	subs	r3, r3, r2
 80035b6:	009b      	lsls	r3, r3, #2
 80035b8:	440b      	add	r3, r1
 80035ba:	334c      	adds	r3, #76	@ 0x4c
 80035bc:	2202      	movs	r2, #2
 80035be:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 80035c0:	78fb      	ldrb	r3, [r7, #3]
 80035c2:	015a      	lsls	r2, r3, #5
 80035c4:	693b      	ldr	r3, [r7, #16]
 80035c6:	4413      	add	r3, r2
 80035c8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80035d6:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80035de:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 80035e0:	78fb      	ldrb	r3, [r7, #3]
 80035e2:	015a      	lsls	r2, r3, #5
 80035e4:	693b      	ldr	r3, [r7, #16]
 80035e6:	4413      	add	r3, r2
 80035e8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80035ec:	461a      	mov	r2, r3
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80035f2:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80035f4:	78fa      	ldrb	r2, [r7, #3]
 80035f6:	6879      	ldr	r1, [r7, #4]
 80035f8:	4613      	mov	r3, r2
 80035fa:	011b      	lsls	r3, r3, #4
 80035fc:	1a9b      	subs	r3, r3, r2
 80035fe:	009b      	lsls	r3, r3, #2
 8003600:	440b      	add	r3, r1
 8003602:	334c      	adds	r3, #76	@ 0x4c
 8003604:	781a      	ldrb	r2, [r3, #0]
 8003606:	78fb      	ldrb	r3, [r7, #3]
 8003608:	4619      	mov	r1, r3
 800360a:	6878      	ldr	r0, [r7, #4]
 800360c:	f008 fcac 	bl	800bf68 <HAL_HCD_HC_NotifyURBChange_Callback>
 8003610:	e002      	b.n	8003618 <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 8003612:	bf00      	nop
 8003614:	e000      	b.n	8003618 <HCD_HC_OUT_IRQHandler+0x978>
      return;
 8003616:	bf00      	nop
  }
}
 8003618:	3718      	adds	r7, #24
 800361a:	46bd      	mov	sp, r7
 800361c:	bd80      	pop	{r7, pc}

0800361e <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 800361e:	b580      	push	{r7, lr}
 8003620:	b08a      	sub	sp, #40	@ 0x28
 8003622:	af00      	add	r7, sp, #0
 8003624:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 800362c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800362e:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	6a1b      	ldr	r3, [r3, #32]
 8003636:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8003638:	69fb      	ldr	r3, [r7, #28]
 800363a:	f003 030f 	and.w	r3, r3, #15
 800363e:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8003640:	69fb      	ldr	r3, [r7, #28]
 8003642:	0c5b      	lsrs	r3, r3, #17
 8003644:	f003 030f 	and.w	r3, r3, #15
 8003648:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 800364a:	69fb      	ldr	r3, [r7, #28]
 800364c:	091b      	lsrs	r3, r3, #4
 800364e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003652:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8003654:	697b      	ldr	r3, [r7, #20]
 8003656:	2b02      	cmp	r3, #2
 8003658:	d004      	beq.n	8003664 <HCD_RXQLVL_IRQHandler+0x46>
 800365a:	697b      	ldr	r3, [r7, #20]
 800365c:	2b05      	cmp	r3, #5
 800365e:	f000 80b6 	beq.w	80037ce <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8003662:	e0b7      	b.n	80037d4 <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 8003664:	693b      	ldr	r3, [r7, #16]
 8003666:	2b00      	cmp	r3, #0
 8003668:	f000 80b3 	beq.w	80037d2 <HCD_RXQLVL_IRQHandler+0x1b4>
 800366c:	6879      	ldr	r1, [r7, #4]
 800366e:	69ba      	ldr	r2, [r7, #24]
 8003670:	4613      	mov	r3, r2
 8003672:	011b      	lsls	r3, r3, #4
 8003674:	1a9b      	subs	r3, r3, r2
 8003676:	009b      	lsls	r3, r3, #2
 8003678:	440b      	add	r3, r1
 800367a:	332c      	adds	r3, #44	@ 0x2c
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	2b00      	cmp	r3, #0
 8003680:	f000 80a7 	beq.w	80037d2 <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 8003684:	6879      	ldr	r1, [r7, #4]
 8003686:	69ba      	ldr	r2, [r7, #24]
 8003688:	4613      	mov	r3, r2
 800368a:	011b      	lsls	r3, r3, #4
 800368c:	1a9b      	subs	r3, r3, r2
 800368e:	009b      	lsls	r3, r3, #2
 8003690:	440b      	add	r3, r1
 8003692:	3338      	adds	r3, #56	@ 0x38
 8003694:	681a      	ldr	r2, [r3, #0]
 8003696:	693b      	ldr	r3, [r7, #16]
 8003698:	18d1      	adds	r1, r2, r3
 800369a:	6878      	ldr	r0, [r7, #4]
 800369c:	69ba      	ldr	r2, [r7, #24]
 800369e:	4613      	mov	r3, r2
 80036a0:	011b      	lsls	r3, r3, #4
 80036a2:	1a9b      	subs	r3, r3, r2
 80036a4:	009b      	lsls	r3, r3, #2
 80036a6:	4403      	add	r3, r0
 80036a8:	3334      	adds	r3, #52	@ 0x34
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	4299      	cmp	r1, r3
 80036ae:	f200 8083 	bhi.w	80037b8 <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	6818      	ldr	r0, [r3, #0]
 80036b6:	6879      	ldr	r1, [r7, #4]
 80036b8:	69ba      	ldr	r2, [r7, #24]
 80036ba:	4613      	mov	r3, r2
 80036bc:	011b      	lsls	r3, r3, #4
 80036be:	1a9b      	subs	r3, r3, r2
 80036c0:	009b      	lsls	r3, r3, #2
 80036c2:	440b      	add	r3, r1
 80036c4:	332c      	adds	r3, #44	@ 0x2c
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	693a      	ldr	r2, [r7, #16]
 80036ca:	b292      	uxth	r2, r2
 80036cc:	4619      	mov	r1, r3
 80036ce:	f002 f951 	bl	8005974 <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 80036d2:	6879      	ldr	r1, [r7, #4]
 80036d4:	69ba      	ldr	r2, [r7, #24]
 80036d6:	4613      	mov	r3, r2
 80036d8:	011b      	lsls	r3, r3, #4
 80036da:	1a9b      	subs	r3, r3, r2
 80036dc:	009b      	lsls	r3, r3, #2
 80036de:	440b      	add	r3, r1
 80036e0:	332c      	adds	r3, #44	@ 0x2c
 80036e2:	681a      	ldr	r2, [r3, #0]
 80036e4:	693b      	ldr	r3, [r7, #16]
 80036e6:	18d1      	adds	r1, r2, r3
 80036e8:	6878      	ldr	r0, [r7, #4]
 80036ea:	69ba      	ldr	r2, [r7, #24]
 80036ec:	4613      	mov	r3, r2
 80036ee:	011b      	lsls	r3, r3, #4
 80036f0:	1a9b      	subs	r3, r3, r2
 80036f2:	009b      	lsls	r3, r3, #2
 80036f4:	4403      	add	r3, r0
 80036f6:	332c      	adds	r3, #44	@ 0x2c
 80036f8:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 80036fa:	6879      	ldr	r1, [r7, #4]
 80036fc:	69ba      	ldr	r2, [r7, #24]
 80036fe:	4613      	mov	r3, r2
 8003700:	011b      	lsls	r3, r3, #4
 8003702:	1a9b      	subs	r3, r3, r2
 8003704:	009b      	lsls	r3, r3, #2
 8003706:	440b      	add	r3, r1
 8003708:	3338      	adds	r3, #56	@ 0x38
 800370a:	681a      	ldr	r2, [r3, #0]
 800370c:	693b      	ldr	r3, [r7, #16]
 800370e:	18d1      	adds	r1, r2, r3
 8003710:	6878      	ldr	r0, [r7, #4]
 8003712:	69ba      	ldr	r2, [r7, #24]
 8003714:	4613      	mov	r3, r2
 8003716:	011b      	lsls	r3, r3, #4
 8003718:	1a9b      	subs	r3, r3, r2
 800371a:	009b      	lsls	r3, r3, #2
 800371c:	4403      	add	r3, r0
 800371e:	3338      	adds	r3, #56	@ 0x38
 8003720:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8003722:	69bb      	ldr	r3, [r7, #24]
 8003724:	015a      	lsls	r2, r3, #5
 8003726:	6a3b      	ldr	r3, [r7, #32]
 8003728:	4413      	add	r3, r2
 800372a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800372e:	691b      	ldr	r3, [r3, #16]
 8003730:	0cdb      	lsrs	r3, r3, #19
 8003732:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003736:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8003738:	6879      	ldr	r1, [r7, #4]
 800373a:	69ba      	ldr	r2, [r7, #24]
 800373c:	4613      	mov	r3, r2
 800373e:	011b      	lsls	r3, r3, #4
 8003740:	1a9b      	subs	r3, r3, r2
 8003742:	009b      	lsls	r3, r3, #2
 8003744:	440b      	add	r3, r1
 8003746:	3328      	adds	r3, #40	@ 0x28
 8003748:	881b      	ldrh	r3, [r3, #0]
 800374a:	461a      	mov	r2, r3
 800374c:	693b      	ldr	r3, [r7, #16]
 800374e:	4293      	cmp	r3, r2
 8003750:	d13f      	bne.n	80037d2 <HCD_RXQLVL_IRQHandler+0x1b4>
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	2b00      	cmp	r3, #0
 8003756:	d03c      	beq.n	80037d2 <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 8003758:	69bb      	ldr	r3, [r7, #24]
 800375a:	015a      	lsls	r2, r3, #5
 800375c:	6a3b      	ldr	r3, [r7, #32]
 800375e:	4413      	add	r3, r2
 8003760:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003768:	68bb      	ldr	r3, [r7, #8]
 800376a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800376e:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003770:	68bb      	ldr	r3, [r7, #8]
 8003772:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003776:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 8003778:	69bb      	ldr	r3, [r7, #24]
 800377a:	015a      	lsls	r2, r3, #5
 800377c:	6a3b      	ldr	r3, [r7, #32]
 800377e:	4413      	add	r3, r2
 8003780:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003784:	461a      	mov	r2, r3
 8003786:	68bb      	ldr	r3, [r7, #8]
 8003788:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 800378a:	6879      	ldr	r1, [r7, #4]
 800378c:	69ba      	ldr	r2, [r7, #24]
 800378e:	4613      	mov	r3, r2
 8003790:	011b      	lsls	r3, r3, #4
 8003792:	1a9b      	subs	r3, r3, r2
 8003794:	009b      	lsls	r3, r3, #2
 8003796:	440b      	add	r3, r1
 8003798:	333c      	adds	r3, #60	@ 0x3c
 800379a:	781b      	ldrb	r3, [r3, #0]
 800379c:	f083 0301 	eor.w	r3, r3, #1
 80037a0:	b2d8      	uxtb	r0, r3
 80037a2:	6879      	ldr	r1, [r7, #4]
 80037a4:	69ba      	ldr	r2, [r7, #24]
 80037a6:	4613      	mov	r3, r2
 80037a8:	011b      	lsls	r3, r3, #4
 80037aa:	1a9b      	subs	r3, r3, r2
 80037ac:	009b      	lsls	r3, r3, #2
 80037ae:	440b      	add	r3, r1
 80037b0:	333c      	adds	r3, #60	@ 0x3c
 80037b2:	4602      	mov	r2, r0
 80037b4:	701a      	strb	r2, [r3, #0]
      break;
 80037b6:	e00c      	b.n	80037d2 <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 80037b8:	6879      	ldr	r1, [r7, #4]
 80037ba:	69ba      	ldr	r2, [r7, #24]
 80037bc:	4613      	mov	r3, r2
 80037be:	011b      	lsls	r3, r3, #4
 80037c0:	1a9b      	subs	r3, r3, r2
 80037c2:	009b      	lsls	r3, r3, #2
 80037c4:	440b      	add	r3, r1
 80037c6:	334c      	adds	r3, #76	@ 0x4c
 80037c8:	2204      	movs	r2, #4
 80037ca:	701a      	strb	r2, [r3, #0]
      break;
 80037cc:	e001      	b.n	80037d2 <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 80037ce:	bf00      	nop
 80037d0:	e000      	b.n	80037d4 <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 80037d2:	bf00      	nop
  }
}
 80037d4:	bf00      	nop
 80037d6:	3728      	adds	r7, #40	@ 0x28
 80037d8:	46bd      	mov	sp, r7
 80037da:	bd80      	pop	{r7, pc}

080037dc <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80037dc:	b580      	push	{r7, lr}
 80037de:	b086      	sub	sp, #24
 80037e0:	af00      	add	r7, sp, #0
 80037e2:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80037ea:	697b      	ldr	r3, [r7, #20]
 80037ec:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 80037ee:	693b      	ldr	r3, [r7, #16]
 80037f0:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 80037f8:	693b      	ldr	r3, [r7, #16]
 80037fa:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8003802:	68bb      	ldr	r3, [r7, #8]
 8003804:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8003808:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	f003 0302 	and.w	r3, r3, #2
 8003810:	2b02      	cmp	r3, #2
 8003812:	d10b      	bne.n	800382c <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	f003 0301 	and.w	r3, r3, #1
 800381a:	2b01      	cmp	r3, #1
 800381c:	d102      	bne.n	8003824 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 800381e:	6878      	ldr	r0, [r7, #4]
 8003820:	f008 fb86 	bl	800bf30 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8003824:	68bb      	ldr	r3, [r7, #8]
 8003826:	f043 0302 	orr.w	r3, r3, #2
 800382a:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	f003 0308 	and.w	r3, r3, #8
 8003832:	2b08      	cmp	r3, #8
 8003834:	d132      	bne.n	800389c <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8003836:	68bb      	ldr	r3, [r7, #8]
 8003838:	f043 0308 	orr.w	r3, r3, #8
 800383c:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	f003 0304 	and.w	r3, r3, #4
 8003844:	2b04      	cmp	r3, #4
 8003846:	d126      	bne.n	8003896 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	7a5b      	ldrb	r3, [r3, #9]
 800384c:	2b02      	cmp	r3, #2
 800384e:	d113      	bne.n	8003878 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 8003856:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800385a:	d106      	bne.n	800386a <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	2102      	movs	r1, #2
 8003862:	4618      	mov	r0, r3
 8003864:	f002 fa00 	bl	8005c68 <USB_InitFSLSPClkSel>
 8003868:	e011      	b.n	800388e <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	2101      	movs	r1, #1
 8003870:	4618      	mov	r0, r3
 8003872:	f002 f9f9 	bl	8005c68 <USB_InitFSLSPClkSel>
 8003876:	e00a      	b.n	800388e <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	79db      	ldrb	r3, [r3, #7]
 800387c:	2b01      	cmp	r3, #1
 800387e:	d106      	bne.n	800388e <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 8003880:	693b      	ldr	r3, [r7, #16]
 8003882:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8003886:	461a      	mov	r2, r3
 8003888:	f64e 2360 	movw	r3, #60000	@ 0xea60
 800388c:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 800388e:	6878      	ldr	r0, [r7, #4]
 8003890:	f008 fb7c 	bl	800bf8c <HAL_HCD_PortEnabled_Callback>
 8003894:	e002      	b.n	800389c <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8003896:	6878      	ldr	r0, [r7, #4]
 8003898:	f008 fb86 	bl	800bfa8 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	f003 0320 	and.w	r3, r3, #32
 80038a2:	2b20      	cmp	r3, #32
 80038a4:	d103      	bne.n	80038ae <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 80038a6:	68bb      	ldr	r3, [r7, #8]
 80038a8:	f043 0320 	orr.w	r3, r3, #32
 80038ac:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 80038ae:	693b      	ldr	r3, [r7, #16]
 80038b0:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80038b4:	461a      	mov	r2, r3
 80038b6:	68bb      	ldr	r3, [r7, #8]
 80038b8:	6013      	str	r3, [r2, #0]
}
 80038ba:	bf00      	nop
 80038bc:	3718      	adds	r7, #24
 80038be:	46bd      	mov	sp, r7
 80038c0:	bd80      	pop	{r7, pc}
	...

080038c4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80038c4:	b580      	push	{r7, lr}
 80038c6:	b084      	sub	sp, #16
 80038c8:	af00      	add	r7, sp, #0
 80038ca:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d101      	bne.n	80038d6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80038d2:	2301      	movs	r3, #1
 80038d4:	e12b      	b.n	8003b2e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80038dc:	b2db      	uxtb	r3, r3
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d106      	bne.n	80038f0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	2200      	movs	r2, #0
 80038e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80038ea:	6878      	ldr	r0, [r7, #4]
 80038ec:	f7fd f93a 	bl	8000b64 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	2224      	movs	r2, #36	@ 0x24
 80038f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	681a      	ldr	r2, [r3, #0]
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	f022 0201 	bic.w	r2, r2, #1
 8003906:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	681a      	ldr	r2, [r3, #0]
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003916:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	681a      	ldr	r2, [r3, #0]
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003926:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003928:	f001 fa20 	bl	8004d6c <HAL_RCC_GetPCLK1Freq>
 800392c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	685b      	ldr	r3, [r3, #4]
 8003932:	4a81      	ldr	r2, [pc, #516]	@ (8003b38 <HAL_I2C_Init+0x274>)
 8003934:	4293      	cmp	r3, r2
 8003936:	d807      	bhi.n	8003948 <HAL_I2C_Init+0x84>
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	4a80      	ldr	r2, [pc, #512]	@ (8003b3c <HAL_I2C_Init+0x278>)
 800393c:	4293      	cmp	r3, r2
 800393e:	bf94      	ite	ls
 8003940:	2301      	movls	r3, #1
 8003942:	2300      	movhi	r3, #0
 8003944:	b2db      	uxtb	r3, r3
 8003946:	e006      	b.n	8003956 <HAL_I2C_Init+0x92>
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	4a7d      	ldr	r2, [pc, #500]	@ (8003b40 <HAL_I2C_Init+0x27c>)
 800394c:	4293      	cmp	r3, r2
 800394e:	bf94      	ite	ls
 8003950:	2301      	movls	r3, #1
 8003952:	2300      	movhi	r3, #0
 8003954:	b2db      	uxtb	r3, r3
 8003956:	2b00      	cmp	r3, #0
 8003958:	d001      	beq.n	800395e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800395a:	2301      	movs	r3, #1
 800395c:	e0e7      	b.n	8003b2e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	4a78      	ldr	r2, [pc, #480]	@ (8003b44 <HAL_I2C_Init+0x280>)
 8003962:	fba2 2303 	umull	r2, r3, r2, r3
 8003966:	0c9b      	lsrs	r3, r3, #18
 8003968:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	685b      	ldr	r3, [r3, #4]
 8003970:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	68ba      	ldr	r2, [r7, #8]
 800397a:	430a      	orrs	r2, r1
 800397c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	6a1b      	ldr	r3, [r3, #32]
 8003984:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	685b      	ldr	r3, [r3, #4]
 800398c:	4a6a      	ldr	r2, [pc, #424]	@ (8003b38 <HAL_I2C_Init+0x274>)
 800398e:	4293      	cmp	r3, r2
 8003990:	d802      	bhi.n	8003998 <HAL_I2C_Init+0xd4>
 8003992:	68bb      	ldr	r3, [r7, #8]
 8003994:	3301      	adds	r3, #1
 8003996:	e009      	b.n	80039ac <HAL_I2C_Init+0xe8>
 8003998:	68bb      	ldr	r3, [r7, #8]
 800399a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800399e:	fb02 f303 	mul.w	r3, r2, r3
 80039a2:	4a69      	ldr	r2, [pc, #420]	@ (8003b48 <HAL_I2C_Init+0x284>)
 80039a4:	fba2 2303 	umull	r2, r3, r2, r3
 80039a8:	099b      	lsrs	r3, r3, #6
 80039aa:	3301      	adds	r3, #1
 80039ac:	687a      	ldr	r2, [r7, #4]
 80039ae:	6812      	ldr	r2, [r2, #0]
 80039b0:	430b      	orrs	r3, r1
 80039b2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	69db      	ldr	r3, [r3, #28]
 80039ba:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80039be:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	685b      	ldr	r3, [r3, #4]
 80039c6:	495c      	ldr	r1, [pc, #368]	@ (8003b38 <HAL_I2C_Init+0x274>)
 80039c8:	428b      	cmp	r3, r1
 80039ca:	d819      	bhi.n	8003a00 <HAL_I2C_Init+0x13c>
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	1e59      	subs	r1, r3, #1
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	685b      	ldr	r3, [r3, #4]
 80039d4:	005b      	lsls	r3, r3, #1
 80039d6:	fbb1 f3f3 	udiv	r3, r1, r3
 80039da:	1c59      	adds	r1, r3, #1
 80039dc:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80039e0:	400b      	ands	r3, r1
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d00a      	beq.n	80039fc <HAL_I2C_Init+0x138>
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	1e59      	subs	r1, r3, #1
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	685b      	ldr	r3, [r3, #4]
 80039ee:	005b      	lsls	r3, r3, #1
 80039f0:	fbb1 f3f3 	udiv	r3, r1, r3
 80039f4:	3301      	adds	r3, #1
 80039f6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80039fa:	e051      	b.n	8003aa0 <HAL_I2C_Init+0x1dc>
 80039fc:	2304      	movs	r3, #4
 80039fe:	e04f      	b.n	8003aa0 <HAL_I2C_Init+0x1dc>
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	689b      	ldr	r3, [r3, #8]
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d111      	bne.n	8003a2c <HAL_I2C_Init+0x168>
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	1e58      	subs	r0, r3, #1
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	6859      	ldr	r1, [r3, #4]
 8003a10:	460b      	mov	r3, r1
 8003a12:	005b      	lsls	r3, r3, #1
 8003a14:	440b      	add	r3, r1
 8003a16:	fbb0 f3f3 	udiv	r3, r0, r3
 8003a1a:	3301      	adds	r3, #1
 8003a1c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	bf0c      	ite	eq
 8003a24:	2301      	moveq	r3, #1
 8003a26:	2300      	movne	r3, #0
 8003a28:	b2db      	uxtb	r3, r3
 8003a2a:	e012      	b.n	8003a52 <HAL_I2C_Init+0x18e>
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	1e58      	subs	r0, r3, #1
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	6859      	ldr	r1, [r3, #4]
 8003a34:	460b      	mov	r3, r1
 8003a36:	009b      	lsls	r3, r3, #2
 8003a38:	440b      	add	r3, r1
 8003a3a:	0099      	lsls	r1, r3, #2
 8003a3c:	440b      	add	r3, r1
 8003a3e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003a42:	3301      	adds	r3, #1
 8003a44:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	bf0c      	ite	eq
 8003a4c:	2301      	moveq	r3, #1
 8003a4e:	2300      	movne	r3, #0
 8003a50:	b2db      	uxtb	r3, r3
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d001      	beq.n	8003a5a <HAL_I2C_Init+0x196>
 8003a56:	2301      	movs	r3, #1
 8003a58:	e022      	b.n	8003aa0 <HAL_I2C_Init+0x1dc>
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	689b      	ldr	r3, [r3, #8]
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d10e      	bne.n	8003a80 <HAL_I2C_Init+0x1bc>
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	1e58      	subs	r0, r3, #1
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	6859      	ldr	r1, [r3, #4]
 8003a6a:	460b      	mov	r3, r1
 8003a6c:	005b      	lsls	r3, r3, #1
 8003a6e:	440b      	add	r3, r1
 8003a70:	fbb0 f3f3 	udiv	r3, r0, r3
 8003a74:	3301      	adds	r3, #1
 8003a76:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003a7a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003a7e:	e00f      	b.n	8003aa0 <HAL_I2C_Init+0x1dc>
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	1e58      	subs	r0, r3, #1
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	6859      	ldr	r1, [r3, #4]
 8003a88:	460b      	mov	r3, r1
 8003a8a:	009b      	lsls	r3, r3, #2
 8003a8c:	440b      	add	r3, r1
 8003a8e:	0099      	lsls	r1, r3, #2
 8003a90:	440b      	add	r3, r1
 8003a92:	fbb0 f3f3 	udiv	r3, r0, r3
 8003a96:	3301      	adds	r3, #1
 8003a98:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003a9c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003aa0:	6879      	ldr	r1, [r7, #4]
 8003aa2:	6809      	ldr	r1, [r1, #0]
 8003aa4:	4313      	orrs	r3, r2
 8003aa6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	69da      	ldr	r2, [r3, #28]
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	6a1b      	ldr	r3, [r3, #32]
 8003aba:	431a      	orrs	r2, r3
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	430a      	orrs	r2, r1
 8003ac2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	689b      	ldr	r3, [r3, #8]
 8003aca:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003ace:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003ad2:	687a      	ldr	r2, [r7, #4]
 8003ad4:	6911      	ldr	r1, [r2, #16]
 8003ad6:	687a      	ldr	r2, [r7, #4]
 8003ad8:	68d2      	ldr	r2, [r2, #12]
 8003ada:	4311      	orrs	r1, r2
 8003adc:	687a      	ldr	r2, [r7, #4]
 8003ade:	6812      	ldr	r2, [r2, #0]
 8003ae0:	430b      	orrs	r3, r1
 8003ae2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	68db      	ldr	r3, [r3, #12]
 8003aea:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	695a      	ldr	r2, [r3, #20]
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	699b      	ldr	r3, [r3, #24]
 8003af6:	431a      	orrs	r2, r3
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	430a      	orrs	r2, r1
 8003afe:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	681a      	ldr	r2, [r3, #0]
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	f042 0201 	orr.w	r2, r2, #1
 8003b0e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	2200      	movs	r2, #0
 8003b14:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	2220      	movs	r2, #32
 8003b1a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	2200      	movs	r2, #0
 8003b22:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	2200      	movs	r2, #0
 8003b28:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003b2c:	2300      	movs	r3, #0
}
 8003b2e:	4618      	mov	r0, r3
 8003b30:	3710      	adds	r7, #16
 8003b32:	46bd      	mov	sp, r7
 8003b34:	bd80      	pop	{r7, pc}
 8003b36:	bf00      	nop
 8003b38:	000186a0 	.word	0x000186a0
 8003b3c:	001e847f 	.word	0x001e847f
 8003b40:	003d08ff 	.word	0x003d08ff
 8003b44:	431bde83 	.word	0x431bde83
 8003b48:	10624dd3 	.word	0x10624dd3

08003b4c <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8003b4c:	b580      	push	{r7, lr}
 8003b4e:	b088      	sub	sp, #32
 8003b50:	af00      	add	r7, sp, #0
 8003b52:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d101      	bne.n	8003b5e <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8003b5a:	2301      	movs	r3, #1
 8003b5c:	e128      	b.n	8003db0 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003b64:	b2db      	uxtb	r3, r3
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d109      	bne.n	8003b7e <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	2200      	movs	r2, #0
 8003b6e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	4a90      	ldr	r2, [pc, #576]	@ (8003db8 <HAL_I2S_Init+0x26c>)
 8003b76:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8003b78:	6878      	ldr	r0, [r7, #4]
 8003b7a:	f7fd f83b 	bl	8000bf4 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	2202      	movs	r2, #2
 8003b82:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	69db      	ldr	r3, [r3, #28]
 8003b8c:	687a      	ldr	r2, [r7, #4]
 8003b8e:	6812      	ldr	r2, [r2, #0]
 8003b90:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8003b94:	f023 030f 	bic.w	r3, r3, #15
 8003b98:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	2202      	movs	r2, #2
 8003ba0:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	695b      	ldr	r3, [r3, #20]
 8003ba6:	2b02      	cmp	r3, #2
 8003ba8:	d060      	beq.n	8003c6c <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	68db      	ldr	r3, [r3, #12]
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d102      	bne.n	8003bb8 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8003bb2:	2310      	movs	r3, #16
 8003bb4:	617b      	str	r3, [r7, #20]
 8003bb6:	e001      	b.n	8003bbc <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8003bb8:	2320      	movs	r3, #32
 8003bba:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	689b      	ldr	r3, [r3, #8]
 8003bc0:	2b20      	cmp	r3, #32
 8003bc2:	d802      	bhi.n	8003bca <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8003bc4:	697b      	ldr	r3, [r7, #20]
 8003bc6:	005b      	lsls	r3, r3, #1
 8003bc8:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8003bca:	2001      	movs	r0, #1
 8003bcc:	f001 fa04 	bl	8004fd8 <HAL_RCCEx_GetPeriphCLKFreq>
 8003bd0:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	691b      	ldr	r3, [r3, #16]
 8003bd6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003bda:	d125      	bne.n	8003c28 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	68db      	ldr	r3, [r3, #12]
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d010      	beq.n	8003c06 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003be4:	697b      	ldr	r3, [r7, #20]
 8003be6:	009b      	lsls	r3, r3, #2
 8003be8:	68fa      	ldr	r2, [r7, #12]
 8003bea:	fbb2 f2f3 	udiv	r2, r2, r3
 8003bee:	4613      	mov	r3, r2
 8003bf0:	009b      	lsls	r3, r3, #2
 8003bf2:	4413      	add	r3, r2
 8003bf4:	005b      	lsls	r3, r3, #1
 8003bf6:	461a      	mov	r2, r3
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	695b      	ldr	r3, [r3, #20]
 8003bfc:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c00:	3305      	adds	r3, #5
 8003c02:	613b      	str	r3, [r7, #16]
 8003c04:	e01f      	b.n	8003c46 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003c06:	697b      	ldr	r3, [r7, #20]
 8003c08:	00db      	lsls	r3, r3, #3
 8003c0a:	68fa      	ldr	r2, [r7, #12]
 8003c0c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003c10:	4613      	mov	r3, r2
 8003c12:	009b      	lsls	r3, r3, #2
 8003c14:	4413      	add	r3, r2
 8003c16:	005b      	lsls	r3, r3, #1
 8003c18:	461a      	mov	r2, r3
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	695b      	ldr	r3, [r3, #20]
 8003c1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c22:	3305      	adds	r3, #5
 8003c24:	613b      	str	r3, [r7, #16]
 8003c26:	e00e      	b.n	8003c46 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003c28:	68fa      	ldr	r2, [r7, #12]
 8003c2a:	697b      	ldr	r3, [r7, #20]
 8003c2c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003c30:	4613      	mov	r3, r2
 8003c32:	009b      	lsls	r3, r3, #2
 8003c34:	4413      	add	r3, r2
 8003c36:	005b      	lsls	r3, r3, #1
 8003c38:	461a      	mov	r2, r3
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	695b      	ldr	r3, [r3, #20]
 8003c3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c42:	3305      	adds	r3, #5
 8003c44:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8003c46:	693b      	ldr	r3, [r7, #16]
 8003c48:	4a5c      	ldr	r2, [pc, #368]	@ (8003dbc <HAL_I2S_Init+0x270>)
 8003c4a:	fba2 2303 	umull	r2, r3, r2, r3
 8003c4e:	08db      	lsrs	r3, r3, #3
 8003c50:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8003c52:	693b      	ldr	r3, [r7, #16]
 8003c54:	f003 0301 	and.w	r3, r3, #1
 8003c58:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8003c5a:	693a      	ldr	r2, [r7, #16]
 8003c5c:	69bb      	ldr	r3, [r7, #24]
 8003c5e:	1ad3      	subs	r3, r2, r3
 8003c60:	085b      	lsrs	r3, r3, #1
 8003c62:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8003c64:	69bb      	ldr	r3, [r7, #24]
 8003c66:	021b      	lsls	r3, r3, #8
 8003c68:	61bb      	str	r3, [r7, #24]
 8003c6a:	e003      	b.n	8003c74 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8003c6c:	2302      	movs	r3, #2
 8003c6e:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8003c70:	2300      	movs	r3, #0
 8003c72:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8003c74:	69fb      	ldr	r3, [r7, #28]
 8003c76:	2b01      	cmp	r3, #1
 8003c78:	d902      	bls.n	8003c80 <HAL_I2S_Init+0x134>
 8003c7a:	69fb      	ldr	r3, [r7, #28]
 8003c7c:	2bff      	cmp	r3, #255	@ 0xff
 8003c7e:	d907      	bls.n	8003c90 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c84:	f043 0210 	orr.w	r2, r3, #16
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 8003c8c:	2301      	movs	r3, #1
 8003c8e:	e08f      	b.n	8003db0 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	691a      	ldr	r2, [r3, #16]
 8003c94:	69bb      	ldr	r3, [r7, #24]
 8003c96:	ea42 0103 	orr.w	r1, r2, r3
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	69fa      	ldr	r2, [r7, #28]
 8003ca0:	430a      	orrs	r2, r1
 8003ca2:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	69db      	ldr	r3, [r3, #28]
 8003caa:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8003cae:	f023 030f 	bic.w	r3, r3, #15
 8003cb2:	687a      	ldr	r2, [r7, #4]
 8003cb4:	6851      	ldr	r1, [r2, #4]
 8003cb6:	687a      	ldr	r2, [r7, #4]
 8003cb8:	6892      	ldr	r2, [r2, #8]
 8003cba:	4311      	orrs	r1, r2
 8003cbc:	687a      	ldr	r2, [r7, #4]
 8003cbe:	68d2      	ldr	r2, [r2, #12]
 8003cc0:	4311      	orrs	r1, r2
 8003cc2:	687a      	ldr	r2, [r7, #4]
 8003cc4:	6992      	ldr	r2, [r2, #24]
 8003cc6:	430a      	orrs	r2, r1
 8003cc8:	431a      	orrs	r2, r3
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003cd2:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	6a1b      	ldr	r3, [r3, #32]
 8003cd8:	2b01      	cmp	r3, #1
 8003cda:	d161      	bne.n	8003da0 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	4a38      	ldr	r2, [pc, #224]	@ (8003dc0 <HAL_I2S_Init+0x274>)
 8003ce0:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	4a37      	ldr	r2, [pc, #220]	@ (8003dc4 <HAL_I2S_Init+0x278>)
 8003ce8:	4293      	cmp	r3, r2
 8003cea:	d101      	bne.n	8003cf0 <HAL_I2S_Init+0x1a4>
 8003cec:	4b36      	ldr	r3, [pc, #216]	@ (8003dc8 <HAL_I2S_Init+0x27c>)
 8003cee:	e001      	b.n	8003cf4 <HAL_I2S_Init+0x1a8>
 8003cf0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003cf4:	69db      	ldr	r3, [r3, #28]
 8003cf6:	687a      	ldr	r2, [r7, #4]
 8003cf8:	6812      	ldr	r2, [r2, #0]
 8003cfa:	4932      	ldr	r1, [pc, #200]	@ (8003dc4 <HAL_I2S_Init+0x278>)
 8003cfc:	428a      	cmp	r2, r1
 8003cfe:	d101      	bne.n	8003d04 <HAL_I2S_Init+0x1b8>
 8003d00:	4a31      	ldr	r2, [pc, #196]	@ (8003dc8 <HAL_I2S_Init+0x27c>)
 8003d02:	e001      	b.n	8003d08 <HAL_I2S_Init+0x1bc>
 8003d04:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8003d08:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8003d0c:	f023 030f 	bic.w	r3, r3, #15
 8003d10:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	4a2b      	ldr	r2, [pc, #172]	@ (8003dc4 <HAL_I2S_Init+0x278>)
 8003d18:	4293      	cmp	r3, r2
 8003d1a:	d101      	bne.n	8003d20 <HAL_I2S_Init+0x1d4>
 8003d1c:	4b2a      	ldr	r3, [pc, #168]	@ (8003dc8 <HAL_I2S_Init+0x27c>)
 8003d1e:	e001      	b.n	8003d24 <HAL_I2S_Init+0x1d8>
 8003d20:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003d24:	2202      	movs	r2, #2
 8003d26:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	4a25      	ldr	r2, [pc, #148]	@ (8003dc4 <HAL_I2S_Init+0x278>)
 8003d2e:	4293      	cmp	r3, r2
 8003d30:	d101      	bne.n	8003d36 <HAL_I2S_Init+0x1ea>
 8003d32:	4b25      	ldr	r3, [pc, #148]	@ (8003dc8 <HAL_I2S_Init+0x27c>)
 8003d34:	e001      	b.n	8003d3a <HAL_I2S_Init+0x1ee>
 8003d36:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003d3a:	69db      	ldr	r3, [r3, #28]
 8003d3c:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	685b      	ldr	r3, [r3, #4]
 8003d42:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003d46:	d003      	beq.n	8003d50 <HAL_I2S_Init+0x204>
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	685b      	ldr	r3, [r3, #4]
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d103      	bne.n	8003d58 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8003d50:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003d54:	613b      	str	r3, [r7, #16]
 8003d56:	e001      	b.n	8003d5c <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8003d58:	2300      	movs	r3, #0
 8003d5a:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8003d5c:	693b      	ldr	r3, [r7, #16]
 8003d5e:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	689b      	ldr	r3, [r3, #8]
 8003d64:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003d66:	4313      	orrs	r3, r2
 8003d68:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	68db      	ldr	r3, [r3, #12]
 8003d6e:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003d70:	4313      	orrs	r3, r2
 8003d72:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	699b      	ldr	r3, [r3, #24]
 8003d78:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003d7a:	4313      	orrs	r3, r2
 8003d7c:	b29a      	uxth	r2, r3
 8003d7e:	897b      	ldrh	r3, [r7, #10]
 8003d80:	4313      	orrs	r3, r2
 8003d82:	b29b      	uxth	r3, r3
 8003d84:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003d88:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	4a0d      	ldr	r2, [pc, #52]	@ (8003dc4 <HAL_I2S_Init+0x278>)
 8003d90:	4293      	cmp	r3, r2
 8003d92:	d101      	bne.n	8003d98 <HAL_I2S_Init+0x24c>
 8003d94:	4b0c      	ldr	r3, [pc, #48]	@ (8003dc8 <HAL_I2S_Init+0x27c>)
 8003d96:	e001      	b.n	8003d9c <HAL_I2S_Init+0x250>
 8003d98:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003d9c:	897a      	ldrh	r2, [r7, #10]
 8003d9e:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	2200      	movs	r2, #0
 8003da4:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	2201      	movs	r2, #1
 8003daa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 8003dae:	2300      	movs	r3, #0
}
 8003db0:	4618      	mov	r0, r3
 8003db2:	3720      	adds	r7, #32
 8003db4:	46bd      	mov	sp, r7
 8003db6:	bd80      	pop	{r7, pc}
 8003db8:	08003ec3 	.word	0x08003ec3
 8003dbc:	cccccccd 	.word	0xcccccccd
 8003dc0:	08003fd9 	.word	0x08003fd9
 8003dc4:	40003800 	.word	0x40003800
 8003dc8:	40003400 	.word	0x40003400

08003dcc <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003dcc:	b480      	push	{r7}
 8003dce:	b083      	sub	sp, #12
 8003dd0:	af00      	add	r7, sp, #0
 8003dd2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8003dd4:	bf00      	nop
 8003dd6:	370c      	adds	r7, #12
 8003dd8:	46bd      	mov	sp, r7
 8003dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dde:	4770      	bx	lr

08003de0 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003de0:	b480      	push	{r7}
 8003de2:	b083      	sub	sp, #12
 8003de4:	af00      	add	r7, sp, #0
 8003de6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8003de8:	bf00      	nop
 8003dea:	370c      	adds	r7, #12
 8003dec:	46bd      	mov	sp, r7
 8003dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df2:	4770      	bx	lr

08003df4 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8003df4:	b480      	push	{r7}
 8003df6:	b083      	sub	sp, #12
 8003df8:	af00      	add	r7, sp, #0
 8003dfa:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8003dfc:	bf00      	nop
 8003dfe:	370c      	adds	r7, #12
 8003e00:	46bd      	mov	sp, r7
 8003e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e06:	4770      	bx	lr

08003e08 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8003e08:	b580      	push	{r7, lr}
 8003e0a:	b082      	sub	sp, #8
 8003e0c:	af00      	add	r7, sp, #0
 8003e0e:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e14:	881a      	ldrh	r2, [r3, #0]
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e20:	1c9a      	adds	r2, r3, #2
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e2a:	b29b      	uxth	r3, r3
 8003e2c:	3b01      	subs	r3, #1
 8003e2e:	b29a      	uxth	r2, r3
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e38:	b29b      	uxth	r3, r3
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d10e      	bne.n	8003e5c <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	685a      	ldr	r2, [r3, #4]
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003e4c:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	2201      	movs	r2, #1
 8003e52:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8003e56:	6878      	ldr	r0, [r7, #4]
 8003e58:	f7ff ffb8 	bl	8003dcc <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8003e5c:	bf00      	nop
 8003e5e:	3708      	adds	r7, #8
 8003e60:	46bd      	mov	sp, r7
 8003e62:	bd80      	pop	{r7, pc}

08003e64 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8003e64:	b580      	push	{r7, lr}
 8003e66:	b082      	sub	sp, #8
 8003e68:	af00      	add	r7, sp, #0
 8003e6a:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	68da      	ldr	r2, [r3, #12]
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e76:	b292      	uxth	r2, r2
 8003e78:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e7e:	1c9a      	adds	r2, r3, #2
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003e88:	b29b      	uxth	r3, r3
 8003e8a:	3b01      	subs	r3, #1
 8003e8c:	b29a      	uxth	r2, r3
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003e96:	b29b      	uxth	r3, r3
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d10e      	bne.n	8003eba <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	685a      	ldr	r2, [r3, #4]
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003eaa:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	2201      	movs	r2, #1
 8003eb0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8003eb4:	6878      	ldr	r0, [r7, #4]
 8003eb6:	f7ff ff93 	bl	8003de0 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8003eba:	bf00      	nop
 8003ebc:	3708      	adds	r7, #8
 8003ebe:	46bd      	mov	sp, r7
 8003ec0:	bd80      	pop	{r7, pc}

08003ec2 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8003ec2:	b580      	push	{r7, lr}
 8003ec4:	b086      	sub	sp, #24
 8003ec6:	af00      	add	r7, sp, #0
 8003ec8:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	689b      	ldr	r3, [r3, #8]
 8003ed0:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003ed8:	b2db      	uxtb	r3, r3
 8003eda:	2b04      	cmp	r3, #4
 8003edc:	d13a      	bne.n	8003f54 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8003ede:	697b      	ldr	r3, [r7, #20]
 8003ee0:	f003 0301 	and.w	r3, r3, #1
 8003ee4:	2b01      	cmp	r3, #1
 8003ee6:	d109      	bne.n	8003efc <I2S_IRQHandler+0x3a>
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	685b      	ldr	r3, [r3, #4]
 8003eee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ef2:	2b40      	cmp	r3, #64	@ 0x40
 8003ef4:	d102      	bne.n	8003efc <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8003ef6:	6878      	ldr	r0, [r7, #4]
 8003ef8:	f7ff ffb4 	bl	8003e64 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8003efc:	697b      	ldr	r3, [r7, #20]
 8003efe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f02:	2b40      	cmp	r3, #64	@ 0x40
 8003f04:	d126      	bne.n	8003f54 <I2S_IRQHandler+0x92>
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	685b      	ldr	r3, [r3, #4]
 8003f0c:	f003 0320 	and.w	r3, r3, #32
 8003f10:	2b20      	cmp	r3, #32
 8003f12:	d11f      	bne.n	8003f54 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	685a      	ldr	r2, [r3, #4]
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003f22:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8003f24:	2300      	movs	r3, #0
 8003f26:	613b      	str	r3, [r7, #16]
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	68db      	ldr	r3, [r3, #12]
 8003f2e:	613b      	str	r3, [r7, #16]
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	689b      	ldr	r3, [r3, #8]
 8003f36:	613b      	str	r3, [r7, #16]
 8003f38:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	2201      	movs	r2, #1
 8003f3e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f46:	f043 0202 	orr.w	r2, r3, #2
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003f4e:	6878      	ldr	r0, [r7, #4]
 8003f50:	f7ff ff50 	bl	8003df4 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003f5a:	b2db      	uxtb	r3, r3
 8003f5c:	2b03      	cmp	r3, #3
 8003f5e:	d136      	bne.n	8003fce <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8003f60:	697b      	ldr	r3, [r7, #20]
 8003f62:	f003 0302 	and.w	r3, r3, #2
 8003f66:	2b02      	cmp	r3, #2
 8003f68:	d109      	bne.n	8003f7e <I2S_IRQHandler+0xbc>
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	685b      	ldr	r3, [r3, #4]
 8003f70:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f74:	2b80      	cmp	r3, #128	@ 0x80
 8003f76:	d102      	bne.n	8003f7e <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8003f78:	6878      	ldr	r0, [r7, #4]
 8003f7a:	f7ff ff45 	bl	8003e08 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8003f7e:	697b      	ldr	r3, [r7, #20]
 8003f80:	f003 0308 	and.w	r3, r3, #8
 8003f84:	2b08      	cmp	r3, #8
 8003f86:	d122      	bne.n	8003fce <I2S_IRQHandler+0x10c>
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	685b      	ldr	r3, [r3, #4]
 8003f8e:	f003 0320 	and.w	r3, r3, #32
 8003f92:	2b20      	cmp	r3, #32
 8003f94:	d11b      	bne.n	8003fce <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	685a      	ldr	r2, [r3, #4]
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003fa4:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8003fa6:	2300      	movs	r3, #0
 8003fa8:	60fb      	str	r3, [r7, #12]
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	689b      	ldr	r3, [r3, #8]
 8003fb0:	60fb      	str	r3, [r7, #12]
 8003fb2:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	2201      	movs	r2, #1
 8003fb8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003fc0:	f043 0204 	orr.w	r2, r3, #4
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003fc8:	6878      	ldr	r0, [r7, #4]
 8003fca:	f7ff ff13 	bl	8003df4 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003fce:	bf00      	nop
 8003fd0:	3718      	adds	r7, #24
 8003fd2:	46bd      	mov	sp, r7
 8003fd4:	bd80      	pop	{r7, pc}
	...

08003fd8 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8003fd8:	b580      	push	{r7, lr}
 8003fda:	b088      	sub	sp, #32
 8003fdc:	af00      	add	r7, sp, #0
 8003fde:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	689b      	ldr	r3, [r3, #8]
 8003fe6:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	4a92      	ldr	r2, [pc, #584]	@ (8004238 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003fee:	4293      	cmp	r3, r2
 8003ff0:	d101      	bne.n	8003ff6 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8003ff2:	4b92      	ldr	r3, [pc, #584]	@ (800423c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003ff4:	e001      	b.n	8003ffa <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8003ff6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003ffa:	689b      	ldr	r3, [r3, #8]
 8003ffc:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	685b      	ldr	r3, [r3, #4]
 8004004:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	4a8b      	ldr	r2, [pc, #556]	@ (8004238 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800400c:	4293      	cmp	r3, r2
 800400e:	d101      	bne.n	8004014 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8004010:	4b8a      	ldr	r3, [pc, #552]	@ (800423c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004012:	e001      	b.n	8004018 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8004014:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004018:	685b      	ldr	r3, [r3, #4]
 800401a:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	685b      	ldr	r3, [r3, #4]
 8004020:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004024:	d004      	beq.n	8004030 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	685b      	ldr	r3, [r3, #4]
 800402a:	2b00      	cmp	r3, #0
 800402c:	f040 8099 	bne.w	8004162 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8004030:	69fb      	ldr	r3, [r7, #28]
 8004032:	f003 0302 	and.w	r3, r3, #2
 8004036:	2b02      	cmp	r3, #2
 8004038:	d107      	bne.n	800404a <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 800403a:	697b      	ldr	r3, [r7, #20]
 800403c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004040:	2b00      	cmp	r3, #0
 8004042:	d002      	beq.n	800404a <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8004044:	6878      	ldr	r0, [r7, #4]
 8004046:	f000 f925 	bl	8004294 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 800404a:	69bb      	ldr	r3, [r7, #24]
 800404c:	f003 0301 	and.w	r3, r3, #1
 8004050:	2b01      	cmp	r3, #1
 8004052:	d107      	bne.n	8004064 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8004054:	693b      	ldr	r3, [r7, #16]
 8004056:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800405a:	2b00      	cmp	r3, #0
 800405c:	d002      	beq.n	8004064 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 800405e:	6878      	ldr	r0, [r7, #4]
 8004060:	f000 f9c8 	bl	80043f4 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8004064:	69bb      	ldr	r3, [r7, #24]
 8004066:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800406a:	2b40      	cmp	r3, #64	@ 0x40
 800406c:	d13a      	bne.n	80040e4 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 800406e:	693b      	ldr	r3, [r7, #16]
 8004070:	f003 0320 	and.w	r3, r3, #32
 8004074:	2b00      	cmp	r3, #0
 8004076:	d035      	beq.n	80040e4 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	4a6e      	ldr	r2, [pc, #440]	@ (8004238 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800407e:	4293      	cmp	r3, r2
 8004080:	d101      	bne.n	8004086 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8004082:	4b6e      	ldr	r3, [pc, #440]	@ (800423c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004084:	e001      	b.n	800408a <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8004086:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800408a:	685a      	ldr	r2, [r3, #4]
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	4969      	ldr	r1, [pc, #420]	@ (8004238 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004092:	428b      	cmp	r3, r1
 8004094:	d101      	bne.n	800409a <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8004096:	4b69      	ldr	r3, [pc, #420]	@ (800423c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004098:	e001      	b.n	800409e <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 800409a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800409e:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80040a2:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	685a      	ldr	r2, [r3, #4]
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80040b2:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80040b4:	2300      	movs	r3, #0
 80040b6:	60fb      	str	r3, [r7, #12]
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	68db      	ldr	r3, [r3, #12]
 80040be:	60fb      	str	r3, [r7, #12]
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	689b      	ldr	r3, [r3, #8]
 80040c6:	60fb      	str	r3, [r7, #12]
 80040c8:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	2201      	movs	r2, #1
 80040ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040d6:	f043 0202 	orr.w	r2, r3, #2
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80040de:	6878      	ldr	r0, [r7, #4]
 80040e0:	f7ff fe88 	bl	8003df4 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80040e4:	69fb      	ldr	r3, [r7, #28]
 80040e6:	f003 0308 	and.w	r3, r3, #8
 80040ea:	2b08      	cmp	r3, #8
 80040ec:	f040 80c3 	bne.w	8004276 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 80040f0:	697b      	ldr	r3, [r7, #20]
 80040f2:	f003 0320 	and.w	r3, r3, #32
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	f000 80bd 	beq.w	8004276 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	685a      	ldr	r2, [r3, #4]
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800410a:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	4a49      	ldr	r2, [pc, #292]	@ (8004238 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004112:	4293      	cmp	r3, r2
 8004114:	d101      	bne.n	800411a <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8004116:	4b49      	ldr	r3, [pc, #292]	@ (800423c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004118:	e001      	b.n	800411e <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 800411a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800411e:	685a      	ldr	r2, [r3, #4]
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	4944      	ldr	r1, [pc, #272]	@ (8004238 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004126:	428b      	cmp	r3, r1
 8004128:	d101      	bne.n	800412e <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 800412a:	4b44      	ldr	r3, [pc, #272]	@ (800423c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800412c:	e001      	b.n	8004132 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 800412e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004132:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004136:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8004138:	2300      	movs	r3, #0
 800413a:	60bb      	str	r3, [r7, #8]
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	689b      	ldr	r3, [r3, #8]
 8004142:	60bb      	str	r3, [r7, #8]
 8004144:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	2201      	movs	r2, #1
 800414a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004152:	f043 0204 	orr.w	r2, r3, #4
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800415a:	6878      	ldr	r0, [r7, #4]
 800415c:	f7ff fe4a 	bl	8003df4 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004160:	e089      	b.n	8004276 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8004162:	69bb      	ldr	r3, [r7, #24]
 8004164:	f003 0302 	and.w	r3, r3, #2
 8004168:	2b02      	cmp	r3, #2
 800416a:	d107      	bne.n	800417c <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 800416c:	693b      	ldr	r3, [r7, #16]
 800416e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004172:	2b00      	cmp	r3, #0
 8004174:	d002      	beq.n	800417c <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8004176:	6878      	ldr	r0, [r7, #4]
 8004178:	f000 f8be 	bl	80042f8 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 800417c:	69fb      	ldr	r3, [r7, #28]
 800417e:	f003 0301 	and.w	r3, r3, #1
 8004182:	2b01      	cmp	r3, #1
 8004184:	d107      	bne.n	8004196 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8004186:	697b      	ldr	r3, [r7, #20]
 8004188:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800418c:	2b00      	cmp	r3, #0
 800418e:	d002      	beq.n	8004196 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8004190:	6878      	ldr	r0, [r7, #4]
 8004192:	f000 f8fd 	bl	8004390 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004196:	69fb      	ldr	r3, [r7, #28]
 8004198:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800419c:	2b40      	cmp	r3, #64	@ 0x40
 800419e:	d12f      	bne.n	8004200 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 80041a0:	697b      	ldr	r3, [r7, #20]
 80041a2:	f003 0320 	and.w	r3, r3, #32
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d02a      	beq.n	8004200 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	685a      	ldr	r2, [r3, #4]
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80041b8:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	4a1e      	ldr	r2, [pc, #120]	@ (8004238 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80041c0:	4293      	cmp	r3, r2
 80041c2:	d101      	bne.n	80041c8 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 80041c4:	4b1d      	ldr	r3, [pc, #116]	@ (800423c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80041c6:	e001      	b.n	80041cc <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 80041c8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80041cc:	685a      	ldr	r2, [r3, #4]
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	4919      	ldr	r1, [pc, #100]	@ (8004238 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80041d4:	428b      	cmp	r3, r1
 80041d6:	d101      	bne.n	80041dc <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 80041d8:	4b18      	ldr	r3, [pc, #96]	@ (800423c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80041da:	e001      	b.n	80041e0 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 80041dc:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80041e0:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80041e4:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	2201      	movs	r2, #1
 80041ea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041f2:	f043 0202 	orr.w	r2, r3, #2
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80041fa:	6878      	ldr	r0, [r7, #4]
 80041fc:	f7ff fdfa 	bl	8003df4 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8004200:	69bb      	ldr	r3, [r7, #24]
 8004202:	f003 0308 	and.w	r3, r3, #8
 8004206:	2b08      	cmp	r3, #8
 8004208:	d136      	bne.n	8004278 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 800420a:	693b      	ldr	r3, [r7, #16]
 800420c:	f003 0320 	and.w	r3, r3, #32
 8004210:	2b00      	cmp	r3, #0
 8004212:	d031      	beq.n	8004278 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	4a07      	ldr	r2, [pc, #28]	@ (8004238 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800421a:	4293      	cmp	r3, r2
 800421c:	d101      	bne.n	8004222 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 800421e:	4b07      	ldr	r3, [pc, #28]	@ (800423c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004220:	e001      	b.n	8004226 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8004222:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004226:	685a      	ldr	r2, [r3, #4]
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	4902      	ldr	r1, [pc, #8]	@ (8004238 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800422e:	428b      	cmp	r3, r1
 8004230:	d106      	bne.n	8004240 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 8004232:	4b02      	ldr	r3, [pc, #8]	@ (800423c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004234:	e006      	b.n	8004244 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 8004236:	bf00      	nop
 8004238:	40003800 	.word	0x40003800
 800423c:	40003400 	.word	0x40003400
 8004240:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004244:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004248:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	685a      	ldr	r2, [r3, #4]
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004258:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	2201      	movs	r2, #1
 800425e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004266:	f043 0204 	orr.w	r2, r3, #4
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800426e:	6878      	ldr	r0, [r7, #4]
 8004270:	f7ff fdc0 	bl	8003df4 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004274:	e000      	b.n	8004278 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004276:	bf00      	nop
}
 8004278:	bf00      	nop
 800427a:	3720      	adds	r7, #32
 800427c:	46bd      	mov	sp, r7
 800427e:	bd80      	pop	{r7, pc}

08004280 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8004280:	b480      	push	{r7}
 8004282:	b083      	sub	sp, #12
 8004284:	af00      	add	r7, sp, #0
 8004286:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8004288:	bf00      	nop
 800428a:	370c      	adds	r7, #12
 800428c:	46bd      	mov	sp, r7
 800428e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004292:	4770      	bx	lr

08004294 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8004294:	b580      	push	{r7, lr}
 8004296:	b082      	sub	sp, #8
 8004298:	af00      	add	r7, sp, #0
 800429a:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042a0:	1c99      	adds	r1, r3, #2
 80042a2:	687a      	ldr	r2, [r7, #4]
 80042a4:	6251      	str	r1, [r2, #36]	@ 0x24
 80042a6:	881a      	ldrh	r2, [r3, #0]
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042b2:	b29b      	uxth	r3, r3
 80042b4:	3b01      	subs	r3, #1
 80042b6:	b29a      	uxth	r2, r3
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042c0:	b29b      	uxth	r3, r3
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d113      	bne.n	80042ee <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	685a      	ldr	r2, [r3, #4]
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80042d4:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80042da:	b29b      	uxth	r3, r3
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d106      	bne.n	80042ee <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	2201      	movs	r2, #1
 80042e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80042e8:	6878      	ldr	r0, [r7, #4]
 80042ea:	f7ff ffc9 	bl	8004280 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80042ee:	bf00      	nop
 80042f0:	3708      	adds	r7, #8
 80042f2:	46bd      	mov	sp, r7
 80042f4:	bd80      	pop	{r7, pc}
	...

080042f8 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80042f8:	b580      	push	{r7, lr}
 80042fa:	b082      	sub	sp, #8
 80042fc:	af00      	add	r7, sp, #0
 80042fe:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004304:	1c99      	adds	r1, r3, #2
 8004306:	687a      	ldr	r2, [r7, #4]
 8004308:	6251      	str	r1, [r2, #36]	@ 0x24
 800430a:	8819      	ldrh	r1, [r3, #0]
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	4a1d      	ldr	r2, [pc, #116]	@ (8004388 <I2SEx_TxISR_I2SExt+0x90>)
 8004312:	4293      	cmp	r3, r2
 8004314:	d101      	bne.n	800431a <I2SEx_TxISR_I2SExt+0x22>
 8004316:	4b1d      	ldr	r3, [pc, #116]	@ (800438c <I2SEx_TxISR_I2SExt+0x94>)
 8004318:	e001      	b.n	800431e <I2SEx_TxISR_I2SExt+0x26>
 800431a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800431e:	460a      	mov	r2, r1
 8004320:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004326:	b29b      	uxth	r3, r3
 8004328:	3b01      	subs	r3, #1
 800432a:	b29a      	uxth	r2, r3
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004334:	b29b      	uxth	r3, r3
 8004336:	2b00      	cmp	r3, #0
 8004338:	d121      	bne.n	800437e <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	4a12      	ldr	r2, [pc, #72]	@ (8004388 <I2SEx_TxISR_I2SExt+0x90>)
 8004340:	4293      	cmp	r3, r2
 8004342:	d101      	bne.n	8004348 <I2SEx_TxISR_I2SExt+0x50>
 8004344:	4b11      	ldr	r3, [pc, #68]	@ (800438c <I2SEx_TxISR_I2SExt+0x94>)
 8004346:	e001      	b.n	800434c <I2SEx_TxISR_I2SExt+0x54>
 8004348:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800434c:	685a      	ldr	r2, [r3, #4]
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	490d      	ldr	r1, [pc, #52]	@ (8004388 <I2SEx_TxISR_I2SExt+0x90>)
 8004354:	428b      	cmp	r3, r1
 8004356:	d101      	bne.n	800435c <I2SEx_TxISR_I2SExt+0x64>
 8004358:	4b0c      	ldr	r3, [pc, #48]	@ (800438c <I2SEx_TxISR_I2SExt+0x94>)
 800435a:	e001      	b.n	8004360 <I2SEx_TxISR_I2SExt+0x68>
 800435c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004360:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004364:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800436a:	b29b      	uxth	r3, r3
 800436c:	2b00      	cmp	r3, #0
 800436e:	d106      	bne.n	800437e <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	2201      	movs	r2, #1
 8004374:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004378:	6878      	ldr	r0, [r7, #4]
 800437a:	f7ff ff81 	bl	8004280 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800437e:	bf00      	nop
 8004380:	3708      	adds	r7, #8
 8004382:	46bd      	mov	sp, r7
 8004384:	bd80      	pop	{r7, pc}
 8004386:	bf00      	nop
 8004388:	40003800 	.word	0x40003800
 800438c:	40003400 	.word	0x40003400

08004390 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8004390:	b580      	push	{r7, lr}
 8004392:	b082      	sub	sp, #8
 8004394:	af00      	add	r7, sp, #0
 8004396:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	68d8      	ldr	r0, [r3, #12]
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043a2:	1c99      	adds	r1, r3, #2
 80043a4:	687a      	ldr	r2, [r7, #4]
 80043a6:	62d1      	str	r1, [r2, #44]	@ 0x2c
 80043a8:	b282      	uxth	r2, r0
 80043aa:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80043b0:	b29b      	uxth	r3, r3
 80043b2:	3b01      	subs	r3, #1
 80043b4:	b29a      	uxth	r2, r3
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80043be:	b29b      	uxth	r3, r3
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d113      	bne.n	80043ec <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	685a      	ldr	r2, [r3, #4]
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80043d2:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043d8:	b29b      	uxth	r3, r3
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d106      	bne.n	80043ec <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	2201      	movs	r2, #1
 80043e2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80043e6:	6878      	ldr	r0, [r7, #4]
 80043e8:	f7ff ff4a 	bl	8004280 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80043ec:	bf00      	nop
 80043ee:	3708      	adds	r7, #8
 80043f0:	46bd      	mov	sp, r7
 80043f2:	bd80      	pop	{r7, pc}

080043f4 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80043f4:	b580      	push	{r7, lr}
 80043f6:	b082      	sub	sp, #8
 80043f8:	af00      	add	r7, sp, #0
 80043fa:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	4a20      	ldr	r2, [pc, #128]	@ (8004484 <I2SEx_RxISR_I2SExt+0x90>)
 8004402:	4293      	cmp	r3, r2
 8004404:	d101      	bne.n	800440a <I2SEx_RxISR_I2SExt+0x16>
 8004406:	4b20      	ldr	r3, [pc, #128]	@ (8004488 <I2SEx_RxISR_I2SExt+0x94>)
 8004408:	e001      	b.n	800440e <I2SEx_RxISR_I2SExt+0x1a>
 800440a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800440e:	68d8      	ldr	r0, [r3, #12]
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004414:	1c99      	adds	r1, r3, #2
 8004416:	687a      	ldr	r2, [r7, #4]
 8004418:	62d1      	str	r1, [r2, #44]	@ 0x2c
 800441a:	b282      	uxth	r2, r0
 800441c:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004422:	b29b      	uxth	r3, r3
 8004424:	3b01      	subs	r3, #1
 8004426:	b29a      	uxth	r2, r3
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004430:	b29b      	uxth	r3, r3
 8004432:	2b00      	cmp	r3, #0
 8004434:	d121      	bne.n	800447a <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	4a12      	ldr	r2, [pc, #72]	@ (8004484 <I2SEx_RxISR_I2SExt+0x90>)
 800443c:	4293      	cmp	r3, r2
 800443e:	d101      	bne.n	8004444 <I2SEx_RxISR_I2SExt+0x50>
 8004440:	4b11      	ldr	r3, [pc, #68]	@ (8004488 <I2SEx_RxISR_I2SExt+0x94>)
 8004442:	e001      	b.n	8004448 <I2SEx_RxISR_I2SExt+0x54>
 8004444:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004448:	685a      	ldr	r2, [r3, #4]
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	490d      	ldr	r1, [pc, #52]	@ (8004484 <I2SEx_RxISR_I2SExt+0x90>)
 8004450:	428b      	cmp	r3, r1
 8004452:	d101      	bne.n	8004458 <I2SEx_RxISR_I2SExt+0x64>
 8004454:	4b0c      	ldr	r3, [pc, #48]	@ (8004488 <I2SEx_RxISR_I2SExt+0x94>)
 8004456:	e001      	b.n	800445c <I2SEx_RxISR_I2SExt+0x68>
 8004458:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800445c:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004460:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004466:	b29b      	uxth	r3, r3
 8004468:	2b00      	cmp	r3, #0
 800446a:	d106      	bne.n	800447a <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	2201      	movs	r2, #1
 8004470:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004474:	6878      	ldr	r0, [r7, #4]
 8004476:	f7ff ff03 	bl	8004280 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800447a:	bf00      	nop
 800447c:	3708      	adds	r7, #8
 800447e:	46bd      	mov	sp, r7
 8004480:	bd80      	pop	{r7, pc}
 8004482:	bf00      	nop
 8004484:	40003800 	.word	0x40003800
 8004488:	40003400 	.word	0x40003400

0800448c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800448c:	b580      	push	{r7, lr}
 800448e:	b086      	sub	sp, #24
 8004490:	af00      	add	r7, sp, #0
 8004492:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	2b00      	cmp	r3, #0
 8004498:	d101      	bne.n	800449e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800449a:	2301      	movs	r3, #1
 800449c:	e267      	b.n	800496e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	f003 0301 	and.w	r3, r3, #1
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d075      	beq.n	8004596 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80044aa:	4b88      	ldr	r3, [pc, #544]	@ (80046cc <HAL_RCC_OscConfig+0x240>)
 80044ac:	689b      	ldr	r3, [r3, #8]
 80044ae:	f003 030c 	and.w	r3, r3, #12
 80044b2:	2b04      	cmp	r3, #4
 80044b4:	d00c      	beq.n	80044d0 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80044b6:	4b85      	ldr	r3, [pc, #532]	@ (80046cc <HAL_RCC_OscConfig+0x240>)
 80044b8:	689b      	ldr	r3, [r3, #8]
 80044ba:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80044be:	2b08      	cmp	r3, #8
 80044c0:	d112      	bne.n	80044e8 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80044c2:	4b82      	ldr	r3, [pc, #520]	@ (80046cc <HAL_RCC_OscConfig+0x240>)
 80044c4:	685b      	ldr	r3, [r3, #4]
 80044c6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80044ca:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80044ce:	d10b      	bne.n	80044e8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80044d0:	4b7e      	ldr	r3, [pc, #504]	@ (80046cc <HAL_RCC_OscConfig+0x240>)
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d05b      	beq.n	8004594 <HAL_RCC_OscConfig+0x108>
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	685b      	ldr	r3, [r3, #4]
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d157      	bne.n	8004594 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80044e4:	2301      	movs	r3, #1
 80044e6:	e242      	b.n	800496e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	685b      	ldr	r3, [r3, #4]
 80044ec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80044f0:	d106      	bne.n	8004500 <HAL_RCC_OscConfig+0x74>
 80044f2:	4b76      	ldr	r3, [pc, #472]	@ (80046cc <HAL_RCC_OscConfig+0x240>)
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	4a75      	ldr	r2, [pc, #468]	@ (80046cc <HAL_RCC_OscConfig+0x240>)
 80044f8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80044fc:	6013      	str	r3, [r2, #0]
 80044fe:	e01d      	b.n	800453c <HAL_RCC_OscConfig+0xb0>
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	685b      	ldr	r3, [r3, #4]
 8004504:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004508:	d10c      	bne.n	8004524 <HAL_RCC_OscConfig+0x98>
 800450a:	4b70      	ldr	r3, [pc, #448]	@ (80046cc <HAL_RCC_OscConfig+0x240>)
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	4a6f      	ldr	r2, [pc, #444]	@ (80046cc <HAL_RCC_OscConfig+0x240>)
 8004510:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004514:	6013      	str	r3, [r2, #0]
 8004516:	4b6d      	ldr	r3, [pc, #436]	@ (80046cc <HAL_RCC_OscConfig+0x240>)
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	4a6c      	ldr	r2, [pc, #432]	@ (80046cc <HAL_RCC_OscConfig+0x240>)
 800451c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004520:	6013      	str	r3, [r2, #0]
 8004522:	e00b      	b.n	800453c <HAL_RCC_OscConfig+0xb0>
 8004524:	4b69      	ldr	r3, [pc, #420]	@ (80046cc <HAL_RCC_OscConfig+0x240>)
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	4a68      	ldr	r2, [pc, #416]	@ (80046cc <HAL_RCC_OscConfig+0x240>)
 800452a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800452e:	6013      	str	r3, [r2, #0]
 8004530:	4b66      	ldr	r3, [pc, #408]	@ (80046cc <HAL_RCC_OscConfig+0x240>)
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	4a65      	ldr	r2, [pc, #404]	@ (80046cc <HAL_RCC_OscConfig+0x240>)
 8004536:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800453a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	685b      	ldr	r3, [r3, #4]
 8004540:	2b00      	cmp	r3, #0
 8004542:	d013      	beq.n	800456c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004544:	f7fc fdc0 	bl	80010c8 <HAL_GetTick>
 8004548:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800454a:	e008      	b.n	800455e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800454c:	f7fc fdbc 	bl	80010c8 <HAL_GetTick>
 8004550:	4602      	mov	r2, r0
 8004552:	693b      	ldr	r3, [r7, #16]
 8004554:	1ad3      	subs	r3, r2, r3
 8004556:	2b64      	cmp	r3, #100	@ 0x64
 8004558:	d901      	bls.n	800455e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800455a:	2303      	movs	r3, #3
 800455c:	e207      	b.n	800496e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800455e:	4b5b      	ldr	r3, [pc, #364]	@ (80046cc <HAL_RCC_OscConfig+0x240>)
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004566:	2b00      	cmp	r3, #0
 8004568:	d0f0      	beq.n	800454c <HAL_RCC_OscConfig+0xc0>
 800456a:	e014      	b.n	8004596 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800456c:	f7fc fdac 	bl	80010c8 <HAL_GetTick>
 8004570:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004572:	e008      	b.n	8004586 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004574:	f7fc fda8 	bl	80010c8 <HAL_GetTick>
 8004578:	4602      	mov	r2, r0
 800457a:	693b      	ldr	r3, [r7, #16]
 800457c:	1ad3      	subs	r3, r2, r3
 800457e:	2b64      	cmp	r3, #100	@ 0x64
 8004580:	d901      	bls.n	8004586 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004582:	2303      	movs	r3, #3
 8004584:	e1f3      	b.n	800496e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004586:	4b51      	ldr	r3, [pc, #324]	@ (80046cc <HAL_RCC_OscConfig+0x240>)
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800458e:	2b00      	cmp	r3, #0
 8004590:	d1f0      	bne.n	8004574 <HAL_RCC_OscConfig+0xe8>
 8004592:	e000      	b.n	8004596 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004594:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	f003 0302 	and.w	r3, r3, #2
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d063      	beq.n	800466a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80045a2:	4b4a      	ldr	r3, [pc, #296]	@ (80046cc <HAL_RCC_OscConfig+0x240>)
 80045a4:	689b      	ldr	r3, [r3, #8]
 80045a6:	f003 030c 	and.w	r3, r3, #12
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d00b      	beq.n	80045c6 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80045ae:	4b47      	ldr	r3, [pc, #284]	@ (80046cc <HAL_RCC_OscConfig+0x240>)
 80045b0:	689b      	ldr	r3, [r3, #8]
 80045b2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80045b6:	2b08      	cmp	r3, #8
 80045b8:	d11c      	bne.n	80045f4 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80045ba:	4b44      	ldr	r3, [pc, #272]	@ (80046cc <HAL_RCC_OscConfig+0x240>)
 80045bc:	685b      	ldr	r3, [r3, #4]
 80045be:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d116      	bne.n	80045f4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80045c6:	4b41      	ldr	r3, [pc, #260]	@ (80046cc <HAL_RCC_OscConfig+0x240>)
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	f003 0302 	and.w	r3, r3, #2
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d005      	beq.n	80045de <HAL_RCC_OscConfig+0x152>
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	68db      	ldr	r3, [r3, #12]
 80045d6:	2b01      	cmp	r3, #1
 80045d8:	d001      	beq.n	80045de <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80045da:	2301      	movs	r3, #1
 80045dc:	e1c7      	b.n	800496e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80045de:	4b3b      	ldr	r3, [pc, #236]	@ (80046cc <HAL_RCC_OscConfig+0x240>)
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	691b      	ldr	r3, [r3, #16]
 80045ea:	00db      	lsls	r3, r3, #3
 80045ec:	4937      	ldr	r1, [pc, #220]	@ (80046cc <HAL_RCC_OscConfig+0x240>)
 80045ee:	4313      	orrs	r3, r2
 80045f0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80045f2:	e03a      	b.n	800466a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	68db      	ldr	r3, [r3, #12]
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d020      	beq.n	800463e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80045fc:	4b34      	ldr	r3, [pc, #208]	@ (80046d0 <HAL_RCC_OscConfig+0x244>)
 80045fe:	2201      	movs	r2, #1
 8004600:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004602:	f7fc fd61 	bl	80010c8 <HAL_GetTick>
 8004606:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004608:	e008      	b.n	800461c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800460a:	f7fc fd5d 	bl	80010c8 <HAL_GetTick>
 800460e:	4602      	mov	r2, r0
 8004610:	693b      	ldr	r3, [r7, #16]
 8004612:	1ad3      	subs	r3, r2, r3
 8004614:	2b02      	cmp	r3, #2
 8004616:	d901      	bls.n	800461c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004618:	2303      	movs	r3, #3
 800461a:	e1a8      	b.n	800496e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800461c:	4b2b      	ldr	r3, [pc, #172]	@ (80046cc <HAL_RCC_OscConfig+0x240>)
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	f003 0302 	and.w	r3, r3, #2
 8004624:	2b00      	cmp	r3, #0
 8004626:	d0f0      	beq.n	800460a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004628:	4b28      	ldr	r3, [pc, #160]	@ (80046cc <HAL_RCC_OscConfig+0x240>)
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	691b      	ldr	r3, [r3, #16]
 8004634:	00db      	lsls	r3, r3, #3
 8004636:	4925      	ldr	r1, [pc, #148]	@ (80046cc <HAL_RCC_OscConfig+0x240>)
 8004638:	4313      	orrs	r3, r2
 800463a:	600b      	str	r3, [r1, #0]
 800463c:	e015      	b.n	800466a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800463e:	4b24      	ldr	r3, [pc, #144]	@ (80046d0 <HAL_RCC_OscConfig+0x244>)
 8004640:	2200      	movs	r2, #0
 8004642:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004644:	f7fc fd40 	bl	80010c8 <HAL_GetTick>
 8004648:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800464a:	e008      	b.n	800465e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800464c:	f7fc fd3c 	bl	80010c8 <HAL_GetTick>
 8004650:	4602      	mov	r2, r0
 8004652:	693b      	ldr	r3, [r7, #16]
 8004654:	1ad3      	subs	r3, r2, r3
 8004656:	2b02      	cmp	r3, #2
 8004658:	d901      	bls.n	800465e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800465a:	2303      	movs	r3, #3
 800465c:	e187      	b.n	800496e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800465e:	4b1b      	ldr	r3, [pc, #108]	@ (80046cc <HAL_RCC_OscConfig+0x240>)
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	f003 0302 	and.w	r3, r3, #2
 8004666:	2b00      	cmp	r3, #0
 8004668:	d1f0      	bne.n	800464c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	f003 0308 	and.w	r3, r3, #8
 8004672:	2b00      	cmp	r3, #0
 8004674:	d036      	beq.n	80046e4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	695b      	ldr	r3, [r3, #20]
 800467a:	2b00      	cmp	r3, #0
 800467c:	d016      	beq.n	80046ac <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800467e:	4b15      	ldr	r3, [pc, #84]	@ (80046d4 <HAL_RCC_OscConfig+0x248>)
 8004680:	2201      	movs	r2, #1
 8004682:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004684:	f7fc fd20 	bl	80010c8 <HAL_GetTick>
 8004688:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800468a:	e008      	b.n	800469e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800468c:	f7fc fd1c 	bl	80010c8 <HAL_GetTick>
 8004690:	4602      	mov	r2, r0
 8004692:	693b      	ldr	r3, [r7, #16]
 8004694:	1ad3      	subs	r3, r2, r3
 8004696:	2b02      	cmp	r3, #2
 8004698:	d901      	bls.n	800469e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800469a:	2303      	movs	r3, #3
 800469c:	e167      	b.n	800496e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800469e:	4b0b      	ldr	r3, [pc, #44]	@ (80046cc <HAL_RCC_OscConfig+0x240>)
 80046a0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80046a2:	f003 0302 	and.w	r3, r3, #2
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d0f0      	beq.n	800468c <HAL_RCC_OscConfig+0x200>
 80046aa:	e01b      	b.n	80046e4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80046ac:	4b09      	ldr	r3, [pc, #36]	@ (80046d4 <HAL_RCC_OscConfig+0x248>)
 80046ae:	2200      	movs	r2, #0
 80046b0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80046b2:	f7fc fd09 	bl	80010c8 <HAL_GetTick>
 80046b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80046b8:	e00e      	b.n	80046d8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80046ba:	f7fc fd05 	bl	80010c8 <HAL_GetTick>
 80046be:	4602      	mov	r2, r0
 80046c0:	693b      	ldr	r3, [r7, #16]
 80046c2:	1ad3      	subs	r3, r2, r3
 80046c4:	2b02      	cmp	r3, #2
 80046c6:	d907      	bls.n	80046d8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80046c8:	2303      	movs	r3, #3
 80046ca:	e150      	b.n	800496e <HAL_RCC_OscConfig+0x4e2>
 80046cc:	40023800 	.word	0x40023800
 80046d0:	42470000 	.word	0x42470000
 80046d4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80046d8:	4b88      	ldr	r3, [pc, #544]	@ (80048fc <HAL_RCC_OscConfig+0x470>)
 80046da:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80046dc:	f003 0302 	and.w	r3, r3, #2
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d1ea      	bne.n	80046ba <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	f003 0304 	and.w	r3, r3, #4
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	f000 8097 	beq.w	8004820 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80046f2:	2300      	movs	r3, #0
 80046f4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80046f6:	4b81      	ldr	r3, [pc, #516]	@ (80048fc <HAL_RCC_OscConfig+0x470>)
 80046f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d10f      	bne.n	8004722 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004702:	2300      	movs	r3, #0
 8004704:	60bb      	str	r3, [r7, #8]
 8004706:	4b7d      	ldr	r3, [pc, #500]	@ (80048fc <HAL_RCC_OscConfig+0x470>)
 8004708:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800470a:	4a7c      	ldr	r2, [pc, #496]	@ (80048fc <HAL_RCC_OscConfig+0x470>)
 800470c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004710:	6413      	str	r3, [r2, #64]	@ 0x40
 8004712:	4b7a      	ldr	r3, [pc, #488]	@ (80048fc <HAL_RCC_OscConfig+0x470>)
 8004714:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004716:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800471a:	60bb      	str	r3, [r7, #8]
 800471c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800471e:	2301      	movs	r3, #1
 8004720:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004722:	4b77      	ldr	r3, [pc, #476]	@ (8004900 <HAL_RCC_OscConfig+0x474>)
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800472a:	2b00      	cmp	r3, #0
 800472c:	d118      	bne.n	8004760 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800472e:	4b74      	ldr	r3, [pc, #464]	@ (8004900 <HAL_RCC_OscConfig+0x474>)
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	4a73      	ldr	r2, [pc, #460]	@ (8004900 <HAL_RCC_OscConfig+0x474>)
 8004734:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004738:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800473a:	f7fc fcc5 	bl	80010c8 <HAL_GetTick>
 800473e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004740:	e008      	b.n	8004754 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004742:	f7fc fcc1 	bl	80010c8 <HAL_GetTick>
 8004746:	4602      	mov	r2, r0
 8004748:	693b      	ldr	r3, [r7, #16]
 800474a:	1ad3      	subs	r3, r2, r3
 800474c:	2b02      	cmp	r3, #2
 800474e:	d901      	bls.n	8004754 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004750:	2303      	movs	r3, #3
 8004752:	e10c      	b.n	800496e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004754:	4b6a      	ldr	r3, [pc, #424]	@ (8004900 <HAL_RCC_OscConfig+0x474>)
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800475c:	2b00      	cmp	r3, #0
 800475e:	d0f0      	beq.n	8004742 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	689b      	ldr	r3, [r3, #8]
 8004764:	2b01      	cmp	r3, #1
 8004766:	d106      	bne.n	8004776 <HAL_RCC_OscConfig+0x2ea>
 8004768:	4b64      	ldr	r3, [pc, #400]	@ (80048fc <HAL_RCC_OscConfig+0x470>)
 800476a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800476c:	4a63      	ldr	r2, [pc, #396]	@ (80048fc <HAL_RCC_OscConfig+0x470>)
 800476e:	f043 0301 	orr.w	r3, r3, #1
 8004772:	6713      	str	r3, [r2, #112]	@ 0x70
 8004774:	e01c      	b.n	80047b0 <HAL_RCC_OscConfig+0x324>
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	689b      	ldr	r3, [r3, #8]
 800477a:	2b05      	cmp	r3, #5
 800477c:	d10c      	bne.n	8004798 <HAL_RCC_OscConfig+0x30c>
 800477e:	4b5f      	ldr	r3, [pc, #380]	@ (80048fc <HAL_RCC_OscConfig+0x470>)
 8004780:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004782:	4a5e      	ldr	r2, [pc, #376]	@ (80048fc <HAL_RCC_OscConfig+0x470>)
 8004784:	f043 0304 	orr.w	r3, r3, #4
 8004788:	6713      	str	r3, [r2, #112]	@ 0x70
 800478a:	4b5c      	ldr	r3, [pc, #368]	@ (80048fc <HAL_RCC_OscConfig+0x470>)
 800478c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800478e:	4a5b      	ldr	r2, [pc, #364]	@ (80048fc <HAL_RCC_OscConfig+0x470>)
 8004790:	f043 0301 	orr.w	r3, r3, #1
 8004794:	6713      	str	r3, [r2, #112]	@ 0x70
 8004796:	e00b      	b.n	80047b0 <HAL_RCC_OscConfig+0x324>
 8004798:	4b58      	ldr	r3, [pc, #352]	@ (80048fc <HAL_RCC_OscConfig+0x470>)
 800479a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800479c:	4a57      	ldr	r2, [pc, #348]	@ (80048fc <HAL_RCC_OscConfig+0x470>)
 800479e:	f023 0301 	bic.w	r3, r3, #1
 80047a2:	6713      	str	r3, [r2, #112]	@ 0x70
 80047a4:	4b55      	ldr	r3, [pc, #340]	@ (80048fc <HAL_RCC_OscConfig+0x470>)
 80047a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047a8:	4a54      	ldr	r2, [pc, #336]	@ (80048fc <HAL_RCC_OscConfig+0x470>)
 80047aa:	f023 0304 	bic.w	r3, r3, #4
 80047ae:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	689b      	ldr	r3, [r3, #8]
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d015      	beq.n	80047e4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80047b8:	f7fc fc86 	bl	80010c8 <HAL_GetTick>
 80047bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80047be:	e00a      	b.n	80047d6 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80047c0:	f7fc fc82 	bl	80010c8 <HAL_GetTick>
 80047c4:	4602      	mov	r2, r0
 80047c6:	693b      	ldr	r3, [r7, #16]
 80047c8:	1ad3      	subs	r3, r2, r3
 80047ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80047ce:	4293      	cmp	r3, r2
 80047d0:	d901      	bls.n	80047d6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80047d2:	2303      	movs	r3, #3
 80047d4:	e0cb      	b.n	800496e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80047d6:	4b49      	ldr	r3, [pc, #292]	@ (80048fc <HAL_RCC_OscConfig+0x470>)
 80047d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047da:	f003 0302 	and.w	r3, r3, #2
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d0ee      	beq.n	80047c0 <HAL_RCC_OscConfig+0x334>
 80047e2:	e014      	b.n	800480e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80047e4:	f7fc fc70 	bl	80010c8 <HAL_GetTick>
 80047e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80047ea:	e00a      	b.n	8004802 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80047ec:	f7fc fc6c 	bl	80010c8 <HAL_GetTick>
 80047f0:	4602      	mov	r2, r0
 80047f2:	693b      	ldr	r3, [r7, #16]
 80047f4:	1ad3      	subs	r3, r2, r3
 80047f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80047fa:	4293      	cmp	r3, r2
 80047fc:	d901      	bls.n	8004802 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80047fe:	2303      	movs	r3, #3
 8004800:	e0b5      	b.n	800496e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004802:	4b3e      	ldr	r3, [pc, #248]	@ (80048fc <HAL_RCC_OscConfig+0x470>)
 8004804:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004806:	f003 0302 	and.w	r3, r3, #2
 800480a:	2b00      	cmp	r3, #0
 800480c:	d1ee      	bne.n	80047ec <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800480e:	7dfb      	ldrb	r3, [r7, #23]
 8004810:	2b01      	cmp	r3, #1
 8004812:	d105      	bne.n	8004820 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004814:	4b39      	ldr	r3, [pc, #228]	@ (80048fc <HAL_RCC_OscConfig+0x470>)
 8004816:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004818:	4a38      	ldr	r2, [pc, #224]	@ (80048fc <HAL_RCC_OscConfig+0x470>)
 800481a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800481e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	699b      	ldr	r3, [r3, #24]
 8004824:	2b00      	cmp	r3, #0
 8004826:	f000 80a1 	beq.w	800496c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800482a:	4b34      	ldr	r3, [pc, #208]	@ (80048fc <HAL_RCC_OscConfig+0x470>)
 800482c:	689b      	ldr	r3, [r3, #8]
 800482e:	f003 030c 	and.w	r3, r3, #12
 8004832:	2b08      	cmp	r3, #8
 8004834:	d05c      	beq.n	80048f0 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	699b      	ldr	r3, [r3, #24]
 800483a:	2b02      	cmp	r3, #2
 800483c:	d141      	bne.n	80048c2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800483e:	4b31      	ldr	r3, [pc, #196]	@ (8004904 <HAL_RCC_OscConfig+0x478>)
 8004840:	2200      	movs	r2, #0
 8004842:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004844:	f7fc fc40 	bl	80010c8 <HAL_GetTick>
 8004848:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800484a:	e008      	b.n	800485e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800484c:	f7fc fc3c 	bl	80010c8 <HAL_GetTick>
 8004850:	4602      	mov	r2, r0
 8004852:	693b      	ldr	r3, [r7, #16]
 8004854:	1ad3      	subs	r3, r2, r3
 8004856:	2b02      	cmp	r3, #2
 8004858:	d901      	bls.n	800485e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800485a:	2303      	movs	r3, #3
 800485c:	e087      	b.n	800496e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800485e:	4b27      	ldr	r3, [pc, #156]	@ (80048fc <HAL_RCC_OscConfig+0x470>)
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004866:	2b00      	cmp	r3, #0
 8004868:	d1f0      	bne.n	800484c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	69da      	ldr	r2, [r3, #28]
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	6a1b      	ldr	r3, [r3, #32]
 8004872:	431a      	orrs	r2, r3
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004878:	019b      	lsls	r3, r3, #6
 800487a:	431a      	orrs	r2, r3
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004880:	085b      	lsrs	r3, r3, #1
 8004882:	3b01      	subs	r3, #1
 8004884:	041b      	lsls	r3, r3, #16
 8004886:	431a      	orrs	r2, r3
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800488c:	061b      	lsls	r3, r3, #24
 800488e:	491b      	ldr	r1, [pc, #108]	@ (80048fc <HAL_RCC_OscConfig+0x470>)
 8004890:	4313      	orrs	r3, r2
 8004892:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004894:	4b1b      	ldr	r3, [pc, #108]	@ (8004904 <HAL_RCC_OscConfig+0x478>)
 8004896:	2201      	movs	r2, #1
 8004898:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800489a:	f7fc fc15 	bl	80010c8 <HAL_GetTick>
 800489e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80048a0:	e008      	b.n	80048b4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80048a2:	f7fc fc11 	bl	80010c8 <HAL_GetTick>
 80048a6:	4602      	mov	r2, r0
 80048a8:	693b      	ldr	r3, [r7, #16]
 80048aa:	1ad3      	subs	r3, r2, r3
 80048ac:	2b02      	cmp	r3, #2
 80048ae:	d901      	bls.n	80048b4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80048b0:	2303      	movs	r3, #3
 80048b2:	e05c      	b.n	800496e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80048b4:	4b11      	ldr	r3, [pc, #68]	@ (80048fc <HAL_RCC_OscConfig+0x470>)
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d0f0      	beq.n	80048a2 <HAL_RCC_OscConfig+0x416>
 80048c0:	e054      	b.n	800496c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80048c2:	4b10      	ldr	r3, [pc, #64]	@ (8004904 <HAL_RCC_OscConfig+0x478>)
 80048c4:	2200      	movs	r2, #0
 80048c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048c8:	f7fc fbfe 	bl	80010c8 <HAL_GetTick>
 80048cc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80048ce:	e008      	b.n	80048e2 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80048d0:	f7fc fbfa 	bl	80010c8 <HAL_GetTick>
 80048d4:	4602      	mov	r2, r0
 80048d6:	693b      	ldr	r3, [r7, #16]
 80048d8:	1ad3      	subs	r3, r2, r3
 80048da:	2b02      	cmp	r3, #2
 80048dc:	d901      	bls.n	80048e2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80048de:	2303      	movs	r3, #3
 80048e0:	e045      	b.n	800496e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80048e2:	4b06      	ldr	r3, [pc, #24]	@ (80048fc <HAL_RCC_OscConfig+0x470>)
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d1f0      	bne.n	80048d0 <HAL_RCC_OscConfig+0x444>
 80048ee:	e03d      	b.n	800496c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	699b      	ldr	r3, [r3, #24]
 80048f4:	2b01      	cmp	r3, #1
 80048f6:	d107      	bne.n	8004908 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80048f8:	2301      	movs	r3, #1
 80048fa:	e038      	b.n	800496e <HAL_RCC_OscConfig+0x4e2>
 80048fc:	40023800 	.word	0x40023800
 8004900:	40007000 	.word	0x40007000
 8004904:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004908:	4b1b      	ldr	r3, [pc, #108]	@ (8004978 <HAL_RCC_OscConfig+0x4ec>)
 800490a:	685b      	ldr	r3, [r3, #4]
 800490c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	699b      	ldr	r3, [r3, #24]
 8004912:	2b01      	cmp	r3, #1
 8004914:	d028      	beq.n	8004968 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004920:	429a      	cmp	r2, r3
 8004922:	d121      	bne.n	8004968 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800492e:	429a      	cmp	r2, r3
 8004930:	d11a      	bne.n	8004968 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004932:	68fa      	ldr	r2, [r7, #12]
 8004934:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004938:	4013      	ands	r3, r2
 800493a:	687a      	ldr	r2, [r7, #4]
 800493c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800493e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004940:	4293      	cmp	r3, r2
 8004942:	d111      	bne.n	8004968 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800494e:	085b      	lsrs	r3, r3, #1
 8004950:	3b01      	subs	r3, #1
 8004952:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004954:	429a      	cmp	r2, r3
 8004956:	d107      	bne.n	8004968 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004962:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004964:	429a      	cmp	r2, r3
 8004966:	d001      	beq.n	800496c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004968:	2301      	movs	r3, #1
 800496a:	e000      	b.n	800496e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800496c:	2300      	movs	r3, #0
}
 800496e:	4618      	mov	r0, r3
 8004970:	3718      	adds	r7, #24
 8004972:	46bd      	mov	sp, r7
 8004974:	bd80      	pop	{r7, pc}
 8004976:	bf00      	nop
 8004978:	40023800 	.word	0x40023800

0800497c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800497c:	b580      	push	{r7, lr}
 800497e:	b084      	sub	sp, #16
 8004980:	af00      	add	r7, sp, #0
 8004982:	6078      	str	r0, [r7, #4]
 8004984:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	2b00      	cmp	r3, #0
 800498a:	d101      	bne.n	8004990 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800498c:	2301      	movs	r3, #1
 800498e:	e0cc      	b.n	8004b2a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004990:	4b68      	ldr	r3, [pc, #416]	@ (8004b34 <HAL_RCC_ClockConfig+0x1b8>)
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	f003 0307 	and.w	r3, r3, #7
 8004998:	683a      	ldr	r2, [r7, #0]
 800499a:	429a      	cmp	r2, r3
 800499c:	d90c      	bls.n	80049b8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800499e:	4b65      	ldr	r3, [pc, #404]	@ (8004b34 <HAL_RCC_ClockConfig+0x1b8>)
 80049a0:	683a      	ldr	r2, [r7, #0]
 80049a2:	b2d2      	uxtb	r2, r2
 80049a4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80049a6:	4b63      	ldr	r3, [pc, #396]	@ (8004b34 <HAL_RCC_ClockConfig+0x1b8>)
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	f003 0307 	and.w	r3, r3, #7
 80049ae:	683a      	ldr	r2, [r7, #0]
 80049b0:	429a      	cmp	r2, r3
 80049b2:	d001      	beq.n	80049b8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80049b4:	2301      	movs	r3, #1
 80049b6:	e0b8      	b.n	8004b2a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	f003 0302 	and.w	r3, r3, #2
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d020      	beq.n	8004a06 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	f003 0304 	and.w	r3, r3, #4
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d005      	beq.n	80049dc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80049d0:	4b59      	ldr	r3, [pc, #356]	@ (8004b38 <HAL_RCC_ClockConfig+0x1bc>)
 80049d2:	689b      	ldr	r3, [r3, #8]
 80049d4:	4a58      	ldr	r2, [pc, #352]	@ (8004b38 <HAL_RCC_ClockConfig+0x1bc>)
 80049d6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80049da:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	f003 0308 	and.w	r3, r3, #8
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d005      	beq.n	80049f4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80049e8:	4b53      	ldr	r3, [pc, #332]	@ (8004b38 <HAL_RCC_ClockConfig+0x1bc>)
 80049ea:	689b      	ldr	r3, [r3, #8]
 80049ec:	4a52      	ldr	r2, [pc, #328]	@ (8004b38 <HAL_RCC_ClockConfig+0x1bc>)
 80049ee:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80049f2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80049f4:	4b50      	ldr	r3, [pc, #320]	@ (8004b38 <HAL_RCC_ClockConfig+0x1bc>)
 80049f6:	689b      	ldr	r3, [r3, #8]
 80049f8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	689b      	ldr	r3, [r3, #8]
 8004a00:	494d      	ldr	r1, [pc, #308]	@ (8004b38 <HAL_RCC_ClockConfig+0x1bc>)
 8004a02:	4313      	orrs	r3, r2
 8004a04:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	f003 0301 	and.w	r3, r3, #1
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d044      	beq.n	8004a9c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	685b      	ldr	r3, [r3, #4]
 8004a16:	2b01      	cmp	r3, #1
 8004a18:	d107      	bne.n	8004a2a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a1a:	4b47      	ldr	r3, [pc, #284]	@ (8004b38 <HAL_RCC_ClockConfig+0x1bc>)
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d119      	bne.n	8004a5a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004a26:	2301      	movs	r3, #1
 8004a28:	e07f      	b.n	8004b2a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	685b      	ldr	r3, [r3, #4]
 8004a2e:	2b02      	cmp	r3, #2
 8004a30:	d003      	beq.n	8004a3a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004a36:	2b03      	cmp	r3, #3
 8004a38:	d107      	bne.n	8004a4a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004a3a:	4b3f      	ldr	r3, [pc, #252]	@ (8004b38 <HAL_RCC_ClockConfig+0x1bc>)
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d109      	bne.n	8004a5a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004a46:	2301      	movs	r3, #1
 8004a48:	e06f      	b.n	8004b2a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a4a:	4b3b      	ldr	r3, [pc, #236]	@ (8004b38 <HAL_RCC_ClockConfig+0x1bc>)
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	f003 0302 	and.w	r3, r3, #2
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d101      	bne.n	8004a5a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004a56:	2301      	movs	r3, #1
 8004a58:	e067      	b.n	8004b2a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004a5a:	4b37      	ldr	r3, [pc, #220]	@ (8004b38 <HAL_RCC_ClockConfig+0x1bc>)
 8004a5c:	689b      	ldr	r3, [r3, #8]
 8004a5e:	f023 0203 	bic.w	r2, r3, #3
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	685b      	ldr	r3, [r3, #4]
 8004a66:	4934      	ldr	r1, [pc, #208]	@ (8004b38 <HAL_RCC_ClockConfig+0x1bc>)
 8004a68:	4313      	orrs	r3, r2
 8004a6a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004a6c:	f7fc fb2c 	bl	80010c8 <HAL_GetTick>
 8004a70:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a72:	e00a      	b.n	8004a8a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004a74:	f7fc fb28 	bl	80010c8 <HAL_GetTick>
 8004a78:	4602      	mov	r2, r0
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	1ad3      	subs	r3, r2, r3
 8004a7e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004a82:	4293      	cmp	r3, r2
 8004a84:	d901      	bls.n	8004a8a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004a86:	2303      	movs	r3, #3
 8004a88:	e04f      	b.n	8004b2a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a8a:	4b2b      	ldr	r3, [pc, #172]	@ (8004b38 <HAL_RCC_ClockConfig+0x1bc>)
 8004a8c:	689b      	ldr	r3, [r3, #8]
 8004a8e:	f003 020c 	and.w	r2, r3, #12
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	685b      	ldr	r3, [r3, #4]
 8004a96:	009b      	lsls	r3, r3, #2
 8004a98:	429a      	cmp	r2, r3
 8004a9a:	d1eb      	bne.n	8004a74 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004a9c:	4b25      	ldr	r3, [pc, #148]	@ (8004b34 <HAL_RCC_ClockConfig+0x1b8>)
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	f003 0307 	and.w	r3, r3, #7
 8004aa4:	683a      	ldr	r2, [r7, #0]
 8004aa6:	429a      	cmp	r2, r3
 8004aa8:	d20c      	bcs.n	8004ac4 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004aaa:	4b22      	ldr	r3, [pc, #136]	@ (8004b34 <HAL_RCC_ClockConfig+0x1b8>)
 8004aac:	683a      	ldr	r2, [r7, #0]
 8004aae:	b2d2      	uxtb	r2, r2
 8004ab0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004ab2:	4b20      	ldr	r3, [pc, #128]	@ (8004b34 <HAL_RCC_ClockConfig+0x1b8>)
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	f003 0307 	and.w	r3, r3, #7
 8004aba:	683a      	ldr	r2, [r7, #0]
 8004abc:	429a      	cmp	r2, r3
 8004abe:	d001      	beq.n	8004ac4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004ac0:	2301      	movs	r3, #1
 8004ac2:	e032      	b.n	8004b2a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	f003 0304 	and.w	r3, r3, #4
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d008      	beq.n	8004ae2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004ad0:	4b19      	ldr	r3, [pc, #100]	@ (8004b38 <HAL_RCC_ClockConfig+0x1bc>)
 8004ad2:	689b      	ldr	r3, [r3, #8]
 8004ad4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	68db      	ldr	r3, [r3, #12]
 8004adc:	4916      	ldr	r1, [pc, #88]	@ (8004b38 <HAL_RCC_ClockConfig+0x1bc>)
 8004ade:	4313      	orrs	r3, r2
 8004ae0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	f003 0308 	and.w	r3, r3, #8
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d009      	beq.n	8004b02 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004aee:	4b12      	ldr	r3, [pc, #72]	@ (8004b38 <HAL_RCC_ClockConfig+0x1bc>)
 8004af0:	689b      	ldr	r3, [r3, #8]
 8004af2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	691b      	ldr	r3, [r3, #16]
 8004afa:	00db      	lsls	r3, r3, #3
 8004afc:	490e      	ldr	r1, [pc, #56]	@ (8004b38 <HAL_RCC_ClockConfig+0x1bc>)
 8004afe:	4313      	orrs	r3, r2
 8004b00:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004b02:	f000 f821 	bl	8004b48 <HAL_RCC_GetSysClockFreq>
 8004b06:	4602      	mov	r2, r0
 8004b08:	4b0b      	ldr	r3, [pc, #44]	@ (8004b38 <HAL_RCC_ClockConfig+0x1bc>)
 8004b0a:	689b      	ldr	r3, [r3, #8]
 8004b0c:	091b      	lsrs	r3, r3, #4
 8004b0e:	f003 030f 	and.w	r3, r3, #15
 8004b12:	490a      	ldr	r1, [pc, #40]	@ (8004b3c <HAL_RCC_ClockConfig+0x1c0>)
 8004b14:	5ccb      	ldrb	r3, [r1, r3]
 8004b16:	fa22 f303 	lsr.w	r3, r2, r3
 8004b1a:	4a09      	ldr	r2, [pc, #36]	@ (8004b40 <HAL_RCC_ClockConfig+0x1c4>)
 8004b1c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004b1e:	4b09      	ldr	r3, [pc, #36]	@ (8004b44 <HAL_RCC_ClockConfig+0x1c8>)
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	4618      	mov	r0, r3
 8004b24:	f7fc f97c 	bl	8000e20 <HAL_InitTick>

  return HAL_OK;
 8004b28:	2300      	movs	r3, #0
}
 8004b2a:	4618      	mov	r0, r3
 8004b2c:	3710      	adds	r7, #16
 8004b2e:	46bd      	mov	sp, r7
 8004b30:	bd80      	pop	{r7, pc}
 8004b32:	bf00      	nop
 8004b34:	40023c00 	.word	0x40023c00
 8004b38:	40023800 	.word	0x40023800
 8004b3c:	0800c7b4 	.word	0x0800c7b4
 8004b40:	20000000 	.word	0x20000000
 8004b44:	20000004 	.word	0x20000004

08004b48 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004b48:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004b4c:	b094      	sub	sp, #80	@ 0x50
 8004b4e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004b50:	2300      	movs	r3, #0
 8004b52:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8004b54:	2300      	movs	r3, #0
 8004b56:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8004b58:	2300      	movs	r3, #0
 8004b5a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8004b5c:	2300      	movs	r3, #0
 8004b5e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004b60:	4b79      	ldr	r3, [pc, #484]	@ (8004d48 <HAL_RCC_GetSysClockFreq+0x200>)
 8004b62:	689b      	ldr	r3, [r3, #8]
 8004b64:	f003 030c 	and.w	r3, r3, #12
 8004b68:	2b08      	cmp	r3, #8
 8004b6a:	d00d      	beq.n	8004b88 <HAL_RCC_GetSysClockFreq+0x40>
 8004b6c:	2b08      	cmp	r3, #8
 8004b6e:	f200 80e1 	bhi.w	8004d34 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d002      	beq.n	8004b7c <HAL_RCC_GetSysClockFreq+0x34>
 8004b76:	2b04      	cmp	r3, #4
 8004b78:	d003      	beq.n	8004b82 <HAL_RCC_GetSysClockFreq+0x3a>
 8004b7a:	e0db      	b.n	8004d34 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004b7c:	4b73      	ldr	r3, [pc, #460]	@ (8004d4c <HAL_RCC_GetSysClockFreq+0x204>)
 8004b7e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004b80:	e0db      	b.n	8004d3a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004b82:	4b73      	ldr	r3, [pc, #460]	@ (8004d50 <HAL_RCC_GetSysClockFreq+0x208>)
 8004b84:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004b86:	e0d8      	b.n	8004d3a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004b88:	4b6f      	ldr	r3, [pc, #444]	@ (8004d48 <HAL_RCC_GetSysClockFreq+0x200>)
 8004b8a:	685b      	ldr	r3, [r3, #4]
 8004b8c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004b90:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004b92:	4b6d      	ldr	r3, [pc, #436]	@ (8004d48 <HAL_RCC_GetSysClockFreq+0x200>)
 8004b94:	685b      	ldr	r3, [r3, #4]
 8004b96:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d063      	beq.n	8004c66 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004b9e:	4b6a      	ldr	r3, [pc, #424]	@ (8004d48 <HAL_RCC_GetSysClockFreq+0x200>)
 8004ba0:	685b      	ldr	r3, [r3, #4]
 8004ba2:	099b      	lsrs	r3, r3, #6
 8004ba4:	2200      	movs	r2, #0
 8004ba6:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004ba8:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004baa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004bac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004bb0:	633b      	str	r3, [r7, #48]	@ 0x30
 8004bb2:	2300      	movs	r3, #0
 8004bb4:	637b      	str	r3, [r7, #52]	@ 0x34
 8004bb6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004bba:	4622      	mov	r2, r4
 8004bbc:	462b      	mov	r3, r5
 8004bbe:	f04f 0000 	mov.w	r0, #0
 8004bc2:	f04f 0100 	mov.w	r1, #0
 8004bc6:	0159      	lsls	r1, r3, #5
 8004bc8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004bcc:	0150      	lsls	r0, r2, #5
 8004bce:	4602      	mov	r2, r0
 8004bd0:	460b      	mov	r3, r1
 8004bd2:	4621      	mov	r1, r4
 8004bd4:	1a51      	subs	r1, r2, r1
 8004bd6:	6139      	str	r1, [r7, #16]
 8004bd8:	4629      	mov	r1, r5
 8004bda:	eb63 0301 	sbc.w	r3, r3, r1
 8004bde:	617b      	str	r3, [r7, #20]
 8004be0:	f04f 0200 	mov.w	r2, #0
 8004be4:	f04f 0300 	mov.w	r3, #0
 8004be8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004bec:	4659      	mov	r1, fp
 8004bee:	018b      	lsls	r3, r1, #6
 8004bf0:	4651      	mov	r1, sl
 8004bf2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004bf6:	4651      	mov	r1, sl
 8004bf8:	018a      	lsls	r2, r1, #6
 8004bfa:	4651      	mov	r1, sl
 8004bfc:	ebb2 0801 	subs.w	r8, r2, r1
 8004c00:	4659      	mov	r1, fp
 8004c02:	eb63 0901 	sbc.w	r9, r3, r1
 8004c06:	f04f 0200 	mov.w	r2, #0
 8004c0a:	f04f 0300 	mov.w	r3, #0
 8004c0e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004c12:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004c16:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004c1a:	4690      	mov	r8, r2
 8004c1c:	4699      	mov	r9, r3
 8004c1e:	4623      	mov	r3, r4
 8004c20:	eb18 0303 	adds.w	r3, r8, r3
 8004c24:	60bb      	str	r3, [r7, #8]
 8004c26:	462b      	mov	r3, r5
 8004c28:	eb49 0303 	adc.w	r3, r9, r3
 8004c2c:	60fb      	str	r3, [r7, #12]
 8004c2e:	f04f 0200 	mov.w	r2, #0
 8004c32:	f04f 0300 	mov.w	r3, #0
 8004c36:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004c3a:	4629      	mov	r1, r5
 8004c3c:	024b      	lsls	r3, r1, #9
 8004c3e:	4621      	mov	r1, r4
 8004c40:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004c44:	4621      	mov	r1, r4
 8004c46:	024a      	lsls	r2, r1, #9
 8004c48:	4610      	mov	r0, r2
 8004c4a:	4619      	mov	r1, r3
 8004c4c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004c4e:	2200      	movs	r2, #0
 8004c50:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004c52:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004c54:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004c58:	f7fb fac2 	bl	80001e0 <__aeabi_uldivmod>
 8004c5c:	4602      	mov	r2, r0
 8004c5e:	460b      	mov	r3, r1
 8004c60:	4613      	mov	r3, r2
 8004c62:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004c64:	e058      	b.n	8004d18 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004c66:	4b38      	ldr	r3, [pc, #224]	@ (8004d48 <HAL_RCC_GetSysClockFreq+0x200>)
 8004c68:	685b      	ldr	r3, [r3, #4]
 8004c6a:	099b      	lsrs	r3, r3, #6
 8004c6c:	2200      	movs	r2, #0
 8004c6e:	4618      	mov	r0, r3
 8004c70:	4611      	mov	r1, r2
 8004c72:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004c76:	623b      	str	r3, [r7, #32]
 8004c78:	2300      	movs	r3, #0
 8004c7a:	627b      	str	r3, [r7, #36]	@ 0x24
 8004c7c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004c80:	4642      	mov	r2, r8
 8004c82:	464b      	mov	r3, r9
 8004c84:	f04f 0000 	mov.w	r0, #0
 8004c88:	f04f 0100 	mov.w	r1, #0
 8004c8c:	0159      	lsls	r1, r3, #5
 8004c8e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004c92:	0150      	lsls	r0, r2, #5
 8004c94:	4602      	mov	r2, r0
 8004c96:	460b      	mov	r3, r1
 8004c98:	4641      	mov	r1, r8
 8004c9a:	ebb2 0a01 	subs.w	sl, r2, r1
 8004c9e:	4649      	mov	r1, r9
 8004ca0:	eb63 0b01 	sbc.w	fp, r3, r1
 8004ca4:	f04f 0200 	mov.w	r2, #0
 8004ca8:	f04f 0300 	mov.w	r3, #0
 8004cac:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004cb0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004cb4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004cb8:	ebb2 040a 	subs.w	r4, r2, sl
 8004cbc:	eb63 050b 	sbc.w	r5, r3, fp
 8004cc0:	f04f 0200 	mov.w	r2, #0
 8004cc4:	f04f 0300 	mov.w	r3, #0
 8004cc8:	00eb      	lsls	r3, r5, #3
 8004cca:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004cce:	00e2      	lsls	r2, r4, #3
 8004cd0:	4614      	mov	r4, r2
 8004cd2:	461d      	mov	r5, r3
 8004cd4:	4643      	mov	r3, r8
 8004cd6:	18e3      	adds	r3, r4, r3
 8004cd8:	603b      	str	r3, [r7, #0]
 8004cda:	464b      	mov	r3, r9
 8004cdc:	eb45 0303 	adc.w	r3, r5, r3
 8004ce0:	607b      	str	r3, [r7, #4]
 8004ce2:	f04f 0200 	mov.w	r2, #0
 8004ce6:	f04f 0300 	mov.w	r3, #0
 8004cea:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004cee:	4629      	mov	r1, r5
 8004cf0:	028b      	lsls	r3, r1, #10
 8004cf2:	4621      	mov	r1, r4
 8004cf4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004cf8:	4621      	mov	r1, r4
 8004cfa:	028a      	lsls	r2, r1, #10
 8004cfc:	4610      	mov	r0, r2
 8004cfe:	4619      	mov	r1, r3
 8004d00:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004d02:	2200      	movs	r2, #0
 8004d04:	61bb      	str	r3, [r7, #24]
 8004d06:	61fa      	str	r2, [r7, #28]
 8004d08:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004d0c:	f7fb fa68 	bl	80001e0 <__aeabi_uldivmod>
 8004d10:	4602      	mov	r2, r0
 8004d12:	460b      	mov	r3, r1
 8004d14:	4613      	mov	r3, r2
 8004d16:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004d18:	4b0b      	ldr	r3, [pc, #44]	@ (8004d48 <HAL_RCC_GetSysClockFreq+0x200>)
 8004d1a:	685b      	ldr	r3, [r3, #4]
 8004d1c:	0c1b      	lsrs	r3, r3, #16
 8004d1e:	f003 0303 	and.w	r3, r3, #3
 8004d22:	3301      	adds	r3, #1
 8004d24:	005b      	lsls	r3, r3, #1
 8004d26:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004d28:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004d2a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004d2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d30:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004d32:	e002      	b.n	8004d3a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004d34:	4b05      	ldr	r3, [pc, #20]	@ (8004d4c <HAL_RCC_GetSysClockFreq+0x204>)
 8004d36:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004d38:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004d3a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004d3c:	4618      	mov	r0, r3
 8004d3e:	3750      	adds	r7, #80	@ 0x50
 8004d40:	46bd      	mov	sp, r7
 8004d42:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004d46:	bf00      	nop
 8004d48:	40023800 	.word	0x40023800
 8004d4c:	00f42400 	.word	0x00f42400
 8004d50:	007a1200 	.word	0x007a1200

08004d54 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004d54:	b480      	push	{r7}
 8004d56:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004d58:	4b03      	ldr	r3, [pc, #12]	@ (8004d68 <HAL_RCC_GetHCLKFreq+0x14>)
 8004d5a:	681b      	ldr	r3, [r3, #0]
}
 8004d5c:	4618      	mov	r0, r3
 8004d5e:	46bd      	mov	sp, r7
 8004d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d64:	4770      	bx	lr
 8004d66:	bf00      	nop
 8004d68:	20000000 	.word	0x20000000

08004d6c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004d6c:	b580      	push	{r7, lr}
 8004d6e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004d70:	f7ff fff0 	bl	8004d54 <HAL_RCC_GetHCLKFreq>
 8004d74:	4602      	mov	r2, r0
 8004d76:	4b05      	ldr	r3, [pc, #20]	@ (8004d8c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004d78:	689b      	ldr	r3, [r3, #8]
 8004d7a:	0a9b      	lsrs	r3, r3, #10
 8004d7c:	f003 0307 	and.w	r3, r3, #7
 8004d80:	4903      	ldr	r1, [pc, #12]	@ (8004d90 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004d82:	5ccb      	ldrb	r3, [r1, r3]
 8004d84:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004d88:	4618      	mov	r0, r3
 8004d8a:	bd80      	pop	{r7, pc}
 8004d8c:	40023800 	.word	0x40023800
 8004d90:	0800c7c4 	.word	0x0800c7c4

08004d94 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004d94:	b480      	push	{r7}
 8004d96:	b083      	sub	sp, #12
 8004d98:	af00      	add	r7, sp, #0
 8004d9a:	6078      	str	r0, [r7, #4]
 8004d9c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	220f      	movs	r2, #15
 8004da2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004da4:	4b12      	ldr	r3, [pc, #72]	@ (8004df0 <HAL_RCC_GetClockConfig+0x5c>)
 8004da6:	689b      	ldr	r3, [r3, #8]
 8004da8:	f003 0203 	and.w	r2, r3, #3
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004db0:	4b0f      	ldr	r3, [pc, #60]	@ (8004df0 <HAL_RCC_GetClockConfig+0x5c>)
 8004db2:	689b      	ldr	r3, [r3, #8]
 8004db4:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8004dbc:	4b0c      	ldr	r3, [pc, #48]	@ (8004df0 <HAL_RCC_GetClockConfig+0x5c>)
 8004dbe:	689b      	ldr	r3, [r3, #8]
 8004dc0:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8004dc8:	4b09      	ldr	r3, [pc, #36]	@ (8004df0 <HAL_RCC_GetClockConfig+0x5c>)
 8004dca:	689b      	ldr	r3, [r3, #8]
 8004dcc:	08db      	lsrs	r3, r3, #3
 8004dce:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004dd6:	4b07      	ldr	r3, [pc, #28]	@ (8004df4 <HAL_RCC_GetClockConfig+0x60>)
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	f003 0207 	and.w	r2, r3, #7
 8004dde:	683b      	ldr	r3, [r7, #0]
 8004de0:	601a      	str	r2, [r3, #0]
}
 8004de2:	bf00      	nop
 8004de4:	370c      	adds	r7, #12
 8004de6:	46bd      	mov	sp, r7
 8004de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dec:	4770      	bx	lr
 8004dee:	bf00      	nop
 8004df0:	40023800 	.word	0x40023800
 8004df4:	40023c00 	.word	0x40023c00

08004df8 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004df8:	b580      	push	{r7, lr}
 8004dfa:	b086      	sub	sp, #24
 8004dfc:	af00      	add	r7, sp, #0
 8004dfe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004e00:	2300      	movs	r3, #0
 8004e02:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8004e04:	2300      	movs	r3, #0
 8004e06:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	f003 0301 	and.w	r3, r3, #1
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d105      	bne.n	8004e20 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d038      	beq.n	8004e92 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004e20:	4b68      	ldr	r3, [pc, #416]	@ (8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004e22:	2200      	movs	r2, #0
 8004e24:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004e26:	f7fc f94f 	bl	80010c8 <HAL_GetTick>
 8004e2a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004e2c:	e008      	b.n	8004e40 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004e2e:	f7fc f94b 	bl	80010c8 <HAL_GetTick>
 8004e32:	4602      	mov	r2, r0
 8004e34:	697b      	ldr	r3, [r7, #20]
 8004e36:	1ad3      	subs	r3, r2, r3
 8004e38:	2b02      	cmp	r3, #2
 8004e3a:	d901      	bls.n	8004e40 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004e3c:	2303      	movs	r3, #3
 8004e3e:	e0bd      	b.n	8004fbc <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004e40:	4b61      	ldr	r3, [pc, #388]	@ (8004fc8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d1f0      	bne.n	8004e2e <HAL_RCCEx_PeriphCLKConfig+0x36>

#if defined(STM32F411xE)
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN,
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	685a      	ldr	r2, [r3, #4]
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	689b      	ldr	r3, [r3, #8]
 8004e54:	019b      	lsls	r3, r3, #6
 8004e56:	431a      	orrs	r2, r3
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	68db      	ldr	r3, [r3, #12]
 8004e5c:	071b      	lsls	r3, r3, #28
 8004e5e:	495a      	ldr	r1, [pc, #360]	@ (8004fc8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e60:	4313      	orrs	r3, r2
 8004e62:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004e66:	4b57      	ldr	r3, [pc, #348]	@ (8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004e68:	2201      	movs	r2, #1
 8004e6a:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004e6c:	f7fc f92c 	bl	80010c8 <HAL_GetTick>
 8004e70:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004e72:	e008      	b.n	8004e86 <HAL_RCCEx_PeriphCLKConfig+0x8e>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004e74:	f7fc f928 	bl	80010c8 <HAL_GetTick>
 8004e78:	4602      	mov	r2, r0
 8004e7a:	697b      	ldr	r3, [r7, #20]
 8004e7c:	1ad3      	subs	r3, r2, r3
 8004e7e:	2b02      	cmp	r3, #2
 8004e80:	d901      	bls.n	8004e86 <HAL_RCCEx_PeriphCLKConfig+0x8e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004e82:	2303      	movs	r3, #3
 8004e84:	e09a      	b.n	8004fbc <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004e86:	4b50      	ldr	r3, [pc, #320]	@ (8004fc8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d0f0      	beq.n	8004e74 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	f003 0302 	and.w	r3, r3, #2
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	f000 8083 	beq.w	8004fa6 <HAL_RCCEx_PeriphCLKConfig+0x1ae>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004ea0:	2300      	movs	r3, #0
 8004ea2:	60fb      	str	r3, [r7, #12]
 8004ea4:	4b48      	ldr	r3, [pc, #288]	@ (8004fc8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004ea6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ea8:	4a47      	ldr	r2, [pc, #284]	@ (8004fc8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004eaa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004eae:	6413      	str	r3, [r2, #64]	@ 0x40
 8004eb0:	4b45      	ldr	r3, [pc, #276]	@ (8004fc8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004eb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004eb4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004eb8:	60fb      	str	r3, [r7, #12]
 8004eba:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8004ebc:	4b43      	ldr	r3, [pc, #268]	@ (8004fcc <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	4a42      	ldr	r2, [pc, #264]	@ (8004fcc <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004ec2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004ec6:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004ec8:	f7fc f8fe 	bl	80010c8 <HAL_GetTick>
 8004ecc:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8004ece:	e008      	b.n	8004ee2 <HAL_RCCEx_PeriphCLKConfig+0xea>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004ed0:	f7fc f8fa 	bl	80010c8 <HAL_GetTick>
 8004ed4:	4602      	mov	r2, r0
 8004ed6:	697b      	ldr	r3, [r7, #20]
 8004ed8:	1ad3      	subs	r3, r2, r3
 8004eda:	2b02      	cmp	r3, #2
 8004edc:	d901      	bls.n	8004ee2 <HAL_RCCEx_PeriphCLKConfig+0xea>
      {
        return HAL_TIMEOUT;
 8004ede:	2303      	movs	r3, #3
 8004ee0:	e06c      	b.n	8004fbc <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8004ee2:	4b3a      	ldr	r3, [pc, #232]	@ (8004fcc <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d0f0      	beq.n	8004ed0 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004eee:	4b36      	ldr	r3, [pc, #216]	@ (8004fc8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004ef0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ef2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004ef6:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004ef8:	693b      	ldr	r3, [r7, #16]
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d02f      	beq.n	8004f5e <HAL_RCCEx_PeriphCLKConfig+0x166>
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	691b      	ldr	r3, [r3, #16]
 8004f02:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004f06:	693a      	ldr	r2, [r7, #16]
 8004f08:	429a      	cmp	r2, r3
 8004f0a:	d028      	beq.n	8004f5e <HAL_RCCEx_PeriphCLKConfig+0x166>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004f0c:	4b2e      	ldr	r3, [pc, #184]	@ (8004fc8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f0e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f10:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004f14:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004f16:	4b2e      	ldr	r3, [pc, #184]	@ (8004fd0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8004f18:	2201      	movs	r2, #1
 8004f1a:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004f1c:	4b2c      	ldr	r3, [pc, #176]	@ (8004fd0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8004f1e:	2200      	movs	r2, #0
 8004f20:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8004f22:	4a29      	ldr	r2, [pc, #164]	@ (8004fc8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f24:	693b      	ldr	r3, [r7, #16]
 8004f26:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004f28:	4b27      	ldr	r3, [pc, #156]	@ (8004fc8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f2a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f2c:	f003 0301 	and.w	r3, r3, #1
 8004f30:	2b01      	cmp	r3, #1
 8004f32:	d114      	bne.n	8004f5e <HAL_RCCEx_PeriphCLKConfig+0x166>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8004f34:	f7fc f8c8 	bl	80010c8 <HAL_GetTick>
 8004f38:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004f3a:	e00a      	b.n	8004f52 <HAL_RCCEx_PeriphCLKConfig+0x15a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004f3c:	f7fc f8c4 	bl	80010c8 <HAL_GetTick>
 8004f40:	4602      	mov	r2, r0
 8004f42:	697b      	ldr	r3, [r7, #20]
 8004f44:	1ad3      	subs	r3, r2, r3
 8004f46:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004f4a:	4293      	cmp	r3, r2
 8004f4c:	d901      	bls.n	8004f52 <HAL_RCCEx_PeriphCLKConfig+0x15a>
          {
            return HAL_TIMEOUT;
 8004f4e:	2303      	movs	r3, #3
 8004f50:	e034      	b.n	8004fbc <HAL_RCCEx_PeriphCLKConfig+0x1c4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004f52:	4b1d      	ldr	r3, [pc, #116]	@ (8004fc8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f54:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f56:	f003 0302 	and.w	r3, r3, #2
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d0ee      	beq.n	8004f3c <HAL_RCCEx_PeriphCLKConfig+0x144>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	691b      	ldr	r3, [r3, #16]
 8004f62:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004f66:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004f6a:	d10d      	bne.n	8004f88 <HAL_RCCEx_PeriphCLKConfig+0x190>
 8004f6c:	4b16      	ldr	r3, [pc, #88]	@ (8004fc8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f6e:	689b      	ldr	r3, [r3, #8]
 8004f70:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	691b      	ldr	r3, [r3, #16]
 8004f78:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8004f7c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004f80:	4911      	ldr	r1, [pc, #68]	@ (8004fc8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f82:	4313      	orrs	r3, r2
 8004f84:	608b      	str	r3, [r1, #8]
 8004f86:	e005      	b.n	8004f94 <HAL_RCCEx_PeriphCLKConfig+0x19c>
 8004f88:	4b0f      	ldr	r3, [pc, #60]	@ (8004fc8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f8a:	689b      	ldr	r3, [r3, #8]
 8004f8c:	4a0e      	ldr	r2, [pc, #56]	@ (8004fc8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f8e:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8004f92:	6093      	str	r3, [r2, #8]
 8004f94:	4b0c      	ldr	r3, [pc, #48]	@ (8004fc8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f96:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	691b      	ldr	r3, [r3, #16]
 8004f9c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004fa0:	4909      	ldr	r1, [pc, #36]	@ (8004fc8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004fa2:	4313      	orrs	r3, r2
 8004fa4:	670b      	str	r3, [r1, #112]	@ 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	f003 0308 	and.w	r3, r3, #8
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d003      	beq.n	8004fba <HAL_RCCEx_PeriphCLKConfig+0x1c2>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	7d1a      	ldrb	r2, [r3, #20]
 8004fb6:	4b07      	ldr	r3, [pc, #28]	@ (8004fd4 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8004fb8:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8004fba:	2300      	movs	r3, #0
}
 8004fbc:	4618      	mov	r0, r3
 8004fbe:	3718      	adds	r7, #24
 8004fc0:	46bd      	mov	sp, r7
 8004fc2:	bd80      	pop	{r7, pc}
 8004fc4:	42470068 	.word	0x42470068
 8004fc8:	40023800 	.word	0x40023800
 8004fcc:	40007000 	.word	0x40007000
 8004fd0:	42470e40 	.word	0x42470e40
 8004fd4:	424711e0 	.word	0x424711e0

08004fd8 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004fd8:	b480      	push	{r7}
 8004fda:	b087      	sub	sp, #28
 8004fdc:	af00      	add	r7, sp, #0
 8004fde:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8004fe0:	2300      	movs	r3, #0
 8004fe2:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8004fe4:	2300      	movs	r3, #0
 8004fe6:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8004fe8:	2300      	movs	r3, #0
 8004fea:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8004fec:	2300      	movs	r3, #0
 8004fee:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	2b01      	cmp	r3, #1
 8004ff4:	d141      	bne.n	800507a <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8004ff6:	4b25      	ldr	r3, [pc, #148]	@ (800508c <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8004ff8:	689b      	ldr	r3, [r3, #8]
 8004ffa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004ffe:	60fb      	str	r3, [r7, #12]
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	2b00      	cmp	r3, #0
 8005004:	d006      	beq.n	8005014 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800500c:	d131      	bne.n	8005072 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 800500e:	4b20      	ldr	r3, [pc, #128]	@ (8005090 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8005010:	617b      	str	r3, [r7, #20]
          break;
 8005012:	e031      	b.n	8005078 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
        case RCC_I2SCLKSOURCE_PLLI2S:
        {
#if defined(STM32F411xE)
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8005014:	4b1d      	ldr	r3, [pc, #116]	@ (800508c <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8005016:	685b      	ldr	r3, [r3, #4]
 8005018:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800501c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005020:	d109      	bne.n	8005036 <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8005022:	4b1a      	ldr	r3, [pc, #104]	@ (800508c <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8005024:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005028:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800502c:	4a19      	ldr	r2, [pc, #100]	@ (8005094 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 800502e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005032:	613b      	str	r3, [r7, #16]
 8005034:	e008      	b.n	8005048 <HAL_RCCEx_GetPeriphCLKFreq+0x70>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8005036:	4b15      	ldr	r3, [pc, #84]	@ (800508c <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8005038:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800503c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005040:	4a15      	ldr	r2, [pc, #84]	@ (8005098 <HAL_RCCEx_GetPeriphCLKFreq+0xc0>)
 8005042:	fbb2 f3f3 	udiv	r3, r2, r3
 8005046:	613b      	str	r3, [r7, #16]
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8005048:	4b10      	ldr	r3, [pc, #64]	@ (800508c <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 800504a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800504e:	099b      	lsrs	r3, r3, #6
 8005050:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005054:	693b      	ldr	r3, [r7, #16]
 8005056:	fb02 f303 	mul.w	r3, r2, r3
 800505a:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 800505c:	4b0b      	ldr	r3, [pc, #44]	@ (800508c <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 800505e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005062:	0f1b      	lsrs	r3, r3, #28
 8005064:	f003 0307 	and.w	r3, r3, #7
 8005068:	68ba      	ldr	r2, [r7, #8]
 800506a:	fbb2 f3f3 	udiv	r3, r2, r3
 800506e:	617b      	str	r3, [r7, #20]
          break;
 8005070:	e002      	b.n	8005078 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 8005072:	2300      	movs	r3, #0
 8005074:	617b      	str	r3, [r7, #20]
          break;
 8005076:	bf00      	nop
        }
      }
      break;
 8005078:	e000      	b.n	800507c <HAL_RCCEx_GetPeriphCLKFreq+0xa4>
    }
    default:
    {
      break;
 800507a:	bf00      	nop
    }
  }
  return frequency;
 800507c:	697b      	ldr	r3, [r7, #20]
}
 800507e:	4618      	mov	r0, r3
 8005080:	371c      	adds	r7, #28
 8005082:	46bd      	mov	sp, r7
 8005084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005088:	4770      	bx	lr
 800508a:	bf00      	nop
 800508c:	40023800 	.word	0x40023800
 8005090:	00bb8000 	.word	0x00bb8000
 8005094:	007a1200 	.word	0x007a1200
 8005098:	00f42400 	.word	0x00f42400

0800509c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800509c:	b580      	push	{r7, lr}
 800509e:	b082      	sub	sp, #8
 80050a0:	af00      	add	r7, sp, #0
 80050a2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d101      	bne.n	80050ae <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80050aa:	2301      	movs	r3, #1
 80050ac:	e07b      	b.n	80051a6 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d108      	bne.n	80050c8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	685b      	ldr	r3, [r3, #4]
 80050ba:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80050be:	d009      	beq.n	80050d4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	2200      	movs	r2, #0
 80050c4:	61da      	str	r2, [r3, #28]
 80050c6:	e005      	b.n	80050d4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	2200      	movs	r2, #0
 80050cc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	2200      	movs	r2, #0
 80050d2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	2200      	movs	r2, #0
 80050d8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80050e0:	b2db      	uxtb	r3, r3
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d106      	bne.n	80050f4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	2200      	movs	r2, #0
 80050ea:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80050ee:	6878      	ldr	r0, [r7, #4]
 80050f0:	f7fb fe4e 	bl	8000d90 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	2202      	movs	r2, #2
 80050f8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	681a      	ldr	r2, [r3, #0]
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800510a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	685b      	ldr	r3, [r3, #4]
 8005110:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	689b      	ldr	r3, [r3, #8]
 8005118:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800511c:	431a      	orrs	r2, r3
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	68db      	ldr	r3, [r3, #12]
 8005122:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005126:	431a      	orrs	r2, r3
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	691b      	ldr	r3, [r3, #16]
 800512c:	f003 0302 	and.w	r3, r3, #2
 8005130:	431a      	orrs	r2, r3
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	695b      	ldr	r3, [r3, #20]
 8005136:	f003 0301 	and.w	r3, r3, #1
 800513a:	431a      	orrs	r2, r3
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	699b      	ldr	r3, [r3, #24]
 8005140:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005144:	431a      	orrs	r2, r3
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	69db      	ldr	r3, [r3, #28]
 800514a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800514e:	431a      	orrs	r2, r3
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	6a1b      	ldr	r3, [r3, #32]
 8005154:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005158:	ea42 0103 	orr.w	r1, r2, r3
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005160:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	430a      	orrs	r2, r1
 800516a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	699b      	ldr	r3, [r3, #24]
 8005170:	0c1b      	lsrs	r3, r3, #16
 8005172:	f003 0104 	and.w	r1, r3, #4
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800517a:	f003 0210 	and.w	r2, r3, #16
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	430a      	orrs	r2, r1
 8005184:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	69da      	ldr	r2, [r3, #28]
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005194:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	2200      	movs	r2, #0
 800519a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	2201      	movs	r2, #1
 80051a0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80051a4:	2300      	movs	r3, #0
}
 80051a6:	4618      	mov	r0, r3
 80051a8:	3708      	adds	r7, #8
 80051aa:	46bd      	mov	sp, r7
 80051ac:	bd80      	pop	{r7, pc}

080051ae <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80051ae:	b580      	push	{r7, lr}
 80051b0:	b082      	sub	sp, #8
 80051b2:	af00      	add	r7, sp, #0
 80051b4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d101      	bne.n	80051c0 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80051bc:	2301      	movs	r3, #1
 80051be:	e041      	b.n	8005244 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80051c6:	b2db      	uxtb	r3, r3
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d106      	bne.n	80051da <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	2200      	movs	r2, #0
 80051d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80051d4:	6878      	ldr	r0, [r7, #4]
 80051d6:	f000 f839 	bl	800524c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	2202      	movs	r2, #2
 80051de:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681a      	ldr	r2, [r3, #0]
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	3304      	adds	r3, #4
 80051ea:	4619      	mov	r1, r3
 80051ec:	4610      	mov	r0, r2
 80051ee:	f000 f9b1 	bl	8005554 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	2201      	movs	r2, #1
 80051f6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	2201      	movs	r2, #1
 80051fe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	2201      	movs	r2, #1
 8005206:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	2201      	movs	r2, #1
 800520e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	2201      	movs	r2, #1
 8005216:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	2201      	movs	r2, #1
 800521e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	2201      	movs	r2, #1
 8005226:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	2201      	movs	r2, #1
 800522e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	2201      	movs	r2, #1
 8005236:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	2201      	movs	r2, #1
 800523e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005242:	2300      	movs	r3, #0
}
 8005244:	4618      	mov	r0, r3
 8005246:	3708      	adds	r7, #8
 8005248:	46bd      	mov	sp, r7
 800524a:	bd80      	pop	{r7, pc}

0800524c <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800524c:	b480      	push	{r7}
 800524e:	b083      	sub	sp, #12
 8005250:	af00      	add	r7, sp, #0
 8005252:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8005254:	bf00      	nop
 8005256:	370c      	adds	r7, #12
 8005258:	46bd      	mov	sp, r7
 800525a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800525e:	4770      	bx	lr

08005260 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005260:	b480      	push	{r7}
 8005262:	b085      	sub	sp, #20
 8005264:	af00      	add	r7, sp, #0
 8005266:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800526e:	b2db      	uxtb	r3, r3
 8005270:	2b01      	cmp	r3, #1
 8005272:	d001      	beq.n	8005278 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005274:	2301      	movs	r3, #1
 8005276:	e044      	b.n	8005302 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	2202      	movs	r2, #2
 800527c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	68da      	ldr	r2, [r3, #12]
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	f042 0201 	orr.w	r2, r2, #1
 800528e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	4a1e      	ldr	r2, [pc, #120]	@ (8005310 <HAL_TIM_Base_Start_IT+0xb0>)
 8005296:	4293      	cmp	r3, r2
 8005298:	d018      	beq.n	80052cc <HAL_TIM_Base_Start_IT+0x6c>
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80052a2:	d013      	beq.n	80052cc <HAL_TIM_Base_Start_IT+0x6c>
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	4a1a      	ldr	r2, [pc, #104]	@ (8005314 <HAL_TIM_Base_Start_IT+0xb4>)
 80052aa:	4293      	cmp	r3, r2
 80052ac:	d00e      	beq.n	80052cc <HAL_TIM_Base_Start_IT+0x6c>
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	4a19      	ldr	r2, [pc, #100]	@ (8005318 <HAL_TIM_Base_Start_IT+0xb8>)
 80052b4:	4293      	cmp	r3, r2
 80052b6:	d009      	beq.n	80052cc <HAL_TIM_Base_Start_IT+0x6c>
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	4a17      	ldr	r2, [pc, #92]	@ (800531c <HAL_TIM_Base_Start_IT+0xbc>)
 80052be:	4293      	cmp	r3, r2
 80052c0:	d004      	beq.n	80052cc <HAL_TIM_Base_Start_IT+0x6c>
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	4a16      	ldr	r2, [pc, #88]	@ (8005320 <HAL_TIM_Base_Start_IT+0xc0>)
 80052c8:	4293      	cmp	r3, r2
 80052ca:	d111      	bne.n	80052f0 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	689b      	ldr	r3, [r3, #8]
 80052d2:	f003 0307 	and.w	r3, r3, #7
 80052d6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	2b06      	cmp	r3, #6
 80052dc:	d010      	beq.n	8005300 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	681a      	ldr	r2, [r3, #0]
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	f042 0201 	orr.w	r2, r2, #1
 80052ec:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80052ee:	e007      	b.n	8005300 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	681a      	ldr	r2, [r3, #0]
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	f042 0201 	orr.w	r2, r2, #1
 80052fe:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005300:	2300      	movs	r3, #0
}
 8005302:	4618      	mov	r0, r3
 8005304:	3714      	adds	r7, #20
 8005306:	46bd      	mov	sp, r7
 8005308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800530c:	4770      	bx	lr
 800530e:	bf00      	nop
 8005310:	40010000 	.word	0x40010000
 8005314:	40000400 	.word	0x40000400
 8005318:	40000800 	.word	0x40000800
 800531c:	40000c00 	.word	0x40000c00
 8005320:	40014000 	.word	0x40014000

08005324 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005324:	b580      	push	{r7, lr}
 8005326:	b084      	sub	sp, #16
 8005328:	af00      	add	r7, sp, #0
 800532a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	68db      	ldr	r3, [r3, #12]
 8005332:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	691b      	ldr	r3, [r3, #16]
 800533a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800533c:	68bb      	ldr	r3, [r7, #8]
 800533e:	f003 0302 	and.w	r3, r3, #2
 8005342:	2b00      	cmp	r3, #0
 8005344:	d020      	beq.n	8005388 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	f003 0302 	and.w	r3, r3, #2
 800534c:	2b00      	cmp	r3, #0
 800534e:	d01b      	beq.n	8005388 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	f06f 0202 	mvn.w	r2, #2
 8005358:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	2201      	movs	r2, #1
 800535e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	699b      	ldr	r3, [r3, #24]
 8005366:	f003 0303 	and.w	r3, r3, #3
 800536a:	2b00      	cmp	r3, #0
 800536c:	d003      	beq.n	8005376 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800536e:	6878      	ldr	r0, [r7, #4]
 8005370:	f000 f8d2 	bl	8005518 <HAL_TIM_IC_CaptureCallback>
 8005374:	e005      	b.n	8005382 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005376:	6878      	ldr	r0, [r7, #4]
 8005378:	f000 f8c4 	bl	8005504 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800537c:	6878      	ldr	r0, [r7, #4]
 800537e:	f000 f8d5 	bl	800552c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	2200      	movs	r2, #0
 8005386:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005388:	68bb      	ldr	r3, [r7, #8]
 800538a:	f003 0304 	and.w	r3, r3, #4
 800538e:	2b00      	cmp	r3, #0
 8005390:	d020      	beq.n	80053d4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	f003 0304 	and.w	r3, r3, #4
 8005398:	2b00      	cmp	r3, #0
 800539a:	d01b      	beq.n	80053d4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	f06f 0204 	mvn.w	r2, #4
 80053a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	2202      	movs	r2, #2
 80053aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	699b      	ldr	r3, [r3, #24]
 80053b2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d003      	beq.n	80053c2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80053ba:	6878      	ldr	r0, [r7, #4]
 80053bc:	f000 f8ac 	bl	8005518 <HAL_TIM_IC_CaptureCallback>
 80053c0:	e005      	b.n	80053ce <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80053c2:	6878      	ldr	r0, [r7, #4]
 80053c4:	f000 f89e 	bl	8005504 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80053c8:	6878      	ldr	r0, [r7, #4]
 80053ca:	f000 f8af 	bl	800552c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	2200      	movs	r2, #0
 80053d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80053d4:	68bb      	ldr	r3, [r7, #8]
 80053d6:	f003 0308 	and.w	r3, r3, #8
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d020      	beq.n	8005420 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	f003 0308 	and.w	r3, r3, #8
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d01b      	beq.n	8005420 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	f06f 0208 	mvn.w	r2, #8
 80053f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	2204      	movs	r2, #4
 80053f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	69db      	ldr	r3, [r3, #28]
 80053fe:	f003 0303 	and.w	r3, r3, #3
 8005402:	2b00      	cmp	r3, #0
 8005404:	d003      	beq.n	800540e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005406:	6878      	ldr	r0, [r7, #4]
 8005408:	f000 f886 	bl	8005518 <HAL_TIM_IC_CaptureCallback>
 800540c:	e005      	b.n	800541a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800540e:	6878      	ldr	r0, [r7, #4]
 8005410:	f000 f878 	bl	8005504 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005414:	6878      	ldr	r0, [r7, #4]
 8005416:	f000 f889 	bl	800552c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	2200      	movs	r2, #0
 800541e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005420:	68bb      	ldr	r3, [r7, #8]
 8005422:	f003 0310 	and.w	r3, r3, #16
 8005426:	2b00      	cmp	r3, #0
 8005428:	d020      	beq.n	800546c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	f003 0310 	and.w	r3, r3, #16
 8005430:	2b00      	cmp	r3, #0
 8005432:	d01b      	beq.n	800546c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	f06f 0210 	mvn.w	r2, #16
 800543c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	2208      	movs	r2, #8
 8005442:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	69db      	ldr	r3, [r3, #28]
 800544a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800544e:	2b00      	cmp	r3, #0
 8005450:	d003      	beq.n	800545a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005452:	6878      	ldr	r0, [r7, #4]
 8005454:	f000 f860 	bl	8005518 <HAL_TIM_IC_CaptureCallback>
 8005458:	e005      	b.n	8005466 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800545a:	6878      	ldr	r0, [r7, #4]
 800545c:	f000 f852 	bl	8005504 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005460:	6878      	ldr	r0, [r7, #4]
 8005462:	f000 f863 	bl	800552c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	2200      	movs	r2, #0
 800546a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800546c:	68bb      	ldr	r3, [r7, #8]
 800546e:	f003 0301 	and.w	r3, r3, #1
 8005472:	2b00      	cmp	r3, #0
 8005474:	d00c      	beq.n	8005490 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	f003 0301 	and.w	r3, r3, #1
 800547c:	2b00      	cmp	r3, #0
 800547e:	d007      	beq.n	8005490 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	f06f 0201 	mvn.w	r2, #1
 8005488:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800548a:	6878      	ldr	r0, [r7, #4]
 800548c:	f7fb fb26 	bl	8000adc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005490:	68bb      	ldr	r3, [r7, #8]
 8005492:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005496:	2b00      	cmp	r3, #0
 8005498:	d00c      	beq.n	80054b4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d007      	beq.n	80054b4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80054ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80054ae:	6878      	ldr	r0, [r7, #4]
 80054b0:	f000 f8e6 	bl	8005680 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80054b4:	68bb      	ldr	r3, [r7, #8]
 80054b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d00c      	beq.n	80054d8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d007      	beq.n	80054d8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80054d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80054d2:	6878      	ldr	r0, [r7, #4]
 80054d4:	f000 f834 	bl	8005540 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80054d8:	68bb      	ldr	r3, [r7, #8]
 80054da:	f003 0320 	and.w	r3, r3, #32
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d00c      	beq.n	80054fc <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	f003 0320 	and.w	r3, r3, #32
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d007      	beq.n	80054fc <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	f06f 0220 	mvn.w	r2, #32
 80054f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80054f6:	6878      	ldr	r0, [r7, #4]
 80054f8:	f000 f8b8 	bl	800566c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80054fc:	bf00      	nop
 80054fe:	3710      	adds	r7, #16
 8005500:	46bd      	mov	sp, r7
 8005502:	bd80      	pop	{r7, pc}

08005504 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005504:	b480      	push	{r7}
 8005506:	b083      	sub	sp, #12
 8005508:	af00      	add	r7, sp, #0
 800550a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800550c:	bf00      	nop
 800550e:	370c      	adds	r7, #12
 8005510:	46bd      	mov	sp, r7
 8005512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005516:	4770      	bx	lr

08005518 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005518:	b480      	push	{r7}
 800551a:	b083      	sub	sp, #12
 800551c:	af00      	add	r7, sp, #0
 800551e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005520:	bf00      	nop
 8005522:	370c      	adds	r7, #12
 8005524:	46bd      	mov	sp, r7
 8005526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800552a:	4770      	bx	lr

0800552c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800552c:	b480      	push	{r7}
 800552e:	b083      	sub	sp, #12
 8005530:	af00      	add	r7, sp, #0
 8005532:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005534:	bf00      	nop
 8005536:	370c      	adds	r7, #12
 8005538:	46bd      	mov	sp, r7
 800553a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800553e:	4770      	bx	lr

08005540 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005540:	b480      	push	{r7}
 8005542:	b083      	sub	sp, #12
 8005544:	af00      	add	r7, sp, #0
 8005546:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005548:	bf00      	nop
 800554a:	370c      	adds	r7, #12
 800554c:	46bd      	mov	sp, r7
 800554e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005552:	4770      	bx	lr

08005554 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005554:	b480      	push	{r7}
 8005556:	b085      	sub	sp, #20
 8005558:	af00      	add	r7, sp, #0
 800555a:	6078      	str	r0, [r7, #4]
 800555c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	4a3a      	ldr	r2, [pc, #232]	@ (8005650 <TIM_Base_SetConfig+0xfc>)
 8005568:	4293      	cmp	r3, r2
 800556a:	d00f      	beq.n	800558c <TIM_Base_SetConfig+0x38>
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005572:	d00b      	beq.n	800558c <TIM_Base_SetConfig+0x38>
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	4a37      	ldr	r2, [pc, #220]	@ (8005654 <TIM_Base_SetConfig+0x100>)
 8005578:	4293      	cmp	r3, r2
 800557a:	d007      	beq.n	800558c <TIM_Base_SetConfig+0x38>
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	4a36      	ldr	r2, [pc, #216]	@ (8005658 <TIM_Base_SetConfig+0x104>)
 8005580:	4293      	cmp	r3, r2
 8005582:	d003      	beq.n	800558c <TIM_Base_SetConfig+0x38>
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	4a35      	ldr	r2, [pc, #212]	@ (800565c <TIM_Base_SetConfig+0x108>)
 8005588:	4293      	cmp	r3, r2
 800558a:	d108      	bne.n	800559e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005592:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005594:	683b      	ldr	r3, [r7, #0]
 8005596:	685b      	ldr	r3, [r3, #4]
 8005598:	68fa      	ldr	r2, [r7, #12]
 800559a:	4313      	orrs	r3, r2
 800559c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	4a2b      	ldr	r2, [pc, #172]	@ (8005650 <TIM_Base_SetConfig+0xfc>)
 80055a2:	4293      	cmp	r3, r2
 80055a4:	d01b      	beq.n	80055de <TIM_Base_SetConfig+0x8a>
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80055ac:	d017      	beq.n	80055de <TIM_Base_SetConfig+0x8a>
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	4a28      	ldr	r2, [pc, #160]	@ (8005654 <TIM_Base_SetConfig+0x100>)
 80055b2:	4293      	cmp	r3, r2
 80055b4:	d013      	beq.n	80055de <TIM_Base_SetConfig+0x8a>
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	4a27      	ldr	r2, [pc, #156]	@ (8005658 <TIM_Base_SetConfig+0x104>)
 80055ba:	4293      	cmp	r3, r2
 80055bc:	d00f      	beq.n	80055de <TIM_Base_SetConfig+0x8a>
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	4a26      	ldr	r2, [pc, #152]	@ (800565c <TIM_Base_SetConfig+0x108>)
 80055c2:	4293      	cmp	r3, r2
 80055c4:	d00b      	beq.n	80055de <TIM_Base_SetConfig+0x8a>
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	4a25      	ldr	r2, [pc, #148]	@ (8005660 <TIM_Base_SetConfig+0x10c>)
 80055ca:	4293      	cmp	r3, r2
 80055cc:	d007      	beq.n	80055de <TIM_Base_SetConfig+0x8a>
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	4a24      	ldr	r2, [pc, #144]	@ (8005664 <TIM_Base_SetConfig+0x110>)
 80055d2:	4293      	cmp	r3, r2
 80055d4:	d003      	beq.n	80055de <TIM_Base_SetConfig+0x8a>
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	4a23      	ldr	r2, [pc, #140]	@ (8005668 <TIM_Base_SetConfig+0x114>)
 80055da:	4293      	cmp	r3, r2
 80055dc:	d108      	bne.n	80055f0 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80055e4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80055e6:	683b      	ldr	r3, [r7, #0]
 80055e8:	68db      	ldr	r3, [r3, #12]
 80055ea:	68fa      	ldr	r2, [r7, #12]
 80055ec:	4313      	orrs	r3, r2
 80055ee:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80055f6:	683b      	ldr	r3, [r7, #0]
 80055f8:	695b      	ldr	r3, [r3, #20]
 80055fa:	4313      	orrs	r3, r2
 80055fc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	68fa      	ldr	r2, [r7, #12]
 8005602:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005604:	683b      	ldr	r3, [r7, #0]
 8005606:	689a      	ldr	r2, [r3, #8]
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800560c:	683b      	ldr	r3, [r7, #0]
 800560e:	681a      	ldr	r2, [r3, #0]
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	4a0e      	ldr	r2, [pc, #56]	@ (8005650 <TIM_Base_SetConfig+0xfc>)
 8005618:	4293      	cmp	r3, r2
 800561a:	d103      	bne.n	8005624 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800561c:	683b      	ldr	r3, [r7, #0]
 800561e:	691a      	ldr	r2, [r3, #16]
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	2201      	movs	r2, #1
 8005628:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	691b      	ldr	r3, [r3, #16]
 800562e:	f003 0301 	and.w	r3, r3, #1
 8005632:	2b01      	cmp	r3, #1
 8005634:	d105      	bne.n	8005642 <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	691b      	ldr	r3, [r3, #16]
 800563a:	f023 0201 	bic.w	r2, r3, #1
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	611a      	str	r2, [r3, #16]
  }
}
 8005642:	bf00      	nop
 8005644:	3714      	adds	r7, #20
 8005646:	46bd      	mov	sp, r7
 8005648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800564c:	4770      	bx	lr
 800564e:	bf00      	nop
 8005650:	40010000 	.word	0x40010000
 8005654:	40000400 	.word	0x40000400
 8005658:	40000800 	.word	0x40000800
 800565c:	40000c00 	.word	0x40000c00
 8005660:	40014000 	.word	0x40014000
 8005664:	40014400 	.word	0x40014400
 8005668:	40014800 	.word	0x40014800

0800566c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800566c:	b480      	push	{r7}
 800566e:	b083      	sub	sp, #12
 8005670:	af00      	add	r7, sp, #0
 8005672:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005674:	bf00      	nop
 8005676:	370c      	adds	r7, #12
 8005678:	46bd      	mov	sp, r7
 800567a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800567e:	4770      	bx	lr

08005680 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005680:	b480      	push	{r7}
 8005682:	b083      	sub	sp, #12
 8005684:	af00      	add	r7, sp, #0
 8005686:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005688:	bf00      	nop
 800568a:	370c      	adds	r7, #12
 800568c:	46bd      	mov	sp, r7
 800568e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005692:	4770      	bx	lr

08005694 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005694:	b084      	sub	sp, #16
 8005696:	b580      	push	{r7, lr}
 8005698:	b084      	sub	sp, #16
 800569a:	af00      	add	r7, sp, #0
 800569c:	6078      	str	r0, [r7, #4]
 800569e:	f107 001c 	add.w	r0, r7, #28
 80056a2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80056a6:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80056aa:	2b01      	cmp	r3, #1
 80056ac:	d123      	bne.n	80056f6 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056b2:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	68db      	ldr	r3, [r3, #12]
 80056be:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 80056c2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80056c6:	687a      	ldr	r2, [r7, #4]
 80056c8:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	68db      	ldr	r3, [r3, #12]
 80056ce:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80056d6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80056da:	2b01      	cmp	r3, #1
 80056dc:	d105      	bne.n	80056ea <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	68db      	ldr	r3, [r3, #12]
 80056e2:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80056ea:	6878      	ldr	r0, [r7, #4]
 80056ec:	f000 f9dc 	bl	8005aa8 <USB_CoreReset>
 80056f0:	4603      	mov	r3, r0
 80056f2:	73fb      	strb	r3, [r7, #15]
 80056f4:	e01b      	b.n	800572e <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	68db      	ldr	r3, [r3, #12]
 80056fa:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005702:	6878      	ldr	r0, [r7, #4]
 8005704:	f000 f9d0 	bl	8005aa8 <USB_CoreReset>
 8005708:	4603      	mov	r3, r0
 800570a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800570c:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8005710:	2b00      	cmp	r3, #0
 8005712:	d106      	bne.n	8005722 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005718:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	639a      	str	r2, [r3, #56]	@ 0x38
 8005720:	e005      	b.n	800572e <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005726:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800572e:	7fbb      	ldrb	r3, [r7, #30]
 8005730:	2b01      	cmp	r3, #1
 8005732:	d10b      	bne.n	800574c <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	689b      	ldr	r3, [r3, #8]
 8005738:	f043 0206 	orr.w	r2, r3, #6
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	689b      	ldr	r3, [r3, #8]
 8005744:	f043 0220 	orr.w	r2, r3, #32
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800574c:	7bfb      	ldrb	r3, [r7, #15]
}
 800574e:	4618      	mov	r0, r3
 8005750:	3710      	adds	r7, #16
 8005752:	46bd      	mov	sp, r7
 8005754:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005758:	b004      	add	sp, #16
 800575a:	4770      	bx	lr

0800575c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800575c:	b480      	push	{r7}
 800575e:	b083      	sub	sp, #12
 8005760:	af00      	add	r7, sp, #0
 8005762:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	689b      	ldr	r3, [r3, #8]
 8005768:	f043 0201 	orr.w	r2, r3, #1
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005770:	2300      	movs	r3, #0
}
 8005772:	4618      	mov	r0, r3
 8005774:	370c      	adds	r7, #12
 8005776:	46bd      	mov	sp, r7
 8005778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800577c:	4770      	bx	lr

0800577e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800577e:	b480      	push	{r7}
 8005780:	b083      	sub	sp, #12
 8005782:	af00      	add	r7, sp, #0
 8005784:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	689b      	ldr	r3, [r3, #8]
 800578a:	f023 0201 	bic.w	r2, r3, #1
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005792:	2300      	movs	r3, #0
}
 8005794:	4618      	mov	r0, r3
 8005796:	370c      	adds	r7, #12
 8005798:	46bd      	mov	sp, r7
 800579a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800579e:	4770      	bx	lr

080057a0 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80057a0:	b580      	push	{r7, lr}
 80057a2:	b084      	sub	sp, #16
 80057a4:	af00      	add	r7, sp, #0
 80057a6:	6078      	str	r0, [r7, #4]
 80057a8:	460b      	mov	r3, r1
 80057aa:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80057ac:	2300      	movs	r3, #0
 80057ae:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	68db      	ldr	r3, [r3, #12]
 80057b4:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80057bc:	78fb      	ldrb	r3, [r7, #3]
 80057be:	2b01      	cmp	r3, #1
 80057c0:	d115      	bne.n	80057ee <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	68db      	ldr	r3, [r3, #12]
 80057c6:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80057ce:	200a      	movs	r0, #10
 80057d0:	f7fb fc86 	bl	80010e0 <HAL_Delay>
      ms += 10U;
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	330a      	adds	r3, #10
 80057d8:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80057da:	6878      	ldr	r0, [r7, #4]
 80057dc:	f000 f956 	bl	8005a8c <USB_GetMode>
 80057e0:	4603      	mov	r3, r0
 80057e2:	2b01      	cmp	r3, #1
 80057e4:	d01e      	beq.n	8005824 <USB_SetCurrentMode+0x84>
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	2bc7      	cmp	r3, #199	@ 0xc7
 80057ea:	d9f0      	bls.n	80057ce <USB_SetCurrentMode+0x2e>
 80057ec:	e01a      	b.n	8005824 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80057ee:	78fb      	ldrb	r3, [r7, #3]
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d115      	bne.n	8005820 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	68db      	ldr	r3, [r3, #12]
 80057f8:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005800:	200a      	movs	r0, #10
 8005802:	f7fb fc6d 	bl	80010e0 <HAL_Delay>
      ms += 10U;
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	330a      	adds	r3, #10
 800580a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800580c:	6878      	ldr	r0, [r7, #4]
 800580e:	f000 f93d 	bl	8005a8c <USB_GetMode>
 8005812:	4603      	mov	r3, r0
 8005814:	2b00      	cmp	r3, #0
 8005816:	d005      	beq.n	8005824 <USB_SetCurrentMode+0x84>
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	2bc7      	cmp	r3, #199	@ 0xc7
 800581c:	d9f0      	bls.n	8005800 <USB_SetCurrentMode+0x60>
 800581e:	e001      	b.n	8005824 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8005820:	2301      	movs	r3, #1
 8005822:	e005      	b.n	8005830 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	2bc8      	cmp	r3, #200	@ 0xc8
 8005828:	d101      	bne.n	800582e <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800582a:	2301      	movs	r3, #1
 800582c:	e000      	b.n	8005830 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800582e:	2300      	movs	r3, #0
}
 8005830:	4618      	mov	r0, r3
 8005832:	3710      	adds	r7, #16
 8005834:	46bd      	mov	sp, r7
 8005836:	bd80      	pop	{r7, pc}

08005838 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8005838:	b480      	push	{r7}
 800583a:	b085      	sub	sp, #20
 800583c:	af00      	add	r7, sp, #0
 800583e:	6078      	str	r0, [r7, #4]
 8005840:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8005842:	2300      	movs	r3, #0
 8005844:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	3301      	adds	r3, #1
 800584a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005852:	d901      	bls.n	8005858 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8005854:	2303      	movs	r3, #3
 8005856:	e01b      	b.n	8005890 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	691b      	ldr	r3, [r3, #16]
 800585c:	2b00      	cmp	r3, #0
 800585e:	daf2      	bge.n	8005846 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8005860:	2300      	movs	r3, #0
 8005862:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8005864:	683b      	ldr	r3, [r7, #0]
 8005866:	019b      	lsls	r3, r3, #6
 8005868:	f043 0220 	orr.w	r2, r3, #32
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	3301      	adds	r3, #1
 8005874:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800587c:	d901      	bls.n	8005882 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800587e:	2303      	movs	r3, #3
 8005880:	e006      	b.n	8005890 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	691b      	ldr	r3, [r3, #16]
 8005886:	f003 0320 	and.w	r3, r3, #32
 800588a:	2b20      	cmp	r3, #32
 800588c:	d0f0      	beq.n	8005870 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800588e:	2300      	movs	r3, #0
}
 8005890:	4618      	mov	r0, r3
 8005892:	3714      	adds	r7, #20
 8005894:	46bd      	mov	sp, r7
 8005896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800589a:	4770      	bx	lr

0800589c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800589c:	b480      	push	{r7}
 800589e:	b085      	sub	sp, #20
 80058a0:	af00      	add	r7, sp, #0
 80058a2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80058a4:	2300      	movs	r3, #0
 80058a6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	3301      	adds	r3, #1
 80058ac:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80058b4:	d901      	bls.n	80058ba <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80058b6:	2303      	movs	r3, #3
 80058b8:	e018      	b.n	80058ec <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	691b      	ldr	r3, [r3, #16]
 80058be:	2b00      	cmp	r3, #0
 80058c0:	daf2      	bge.n	80058a8 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80058c2:	2300      	movs	r3, #0
 80058c4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	2210      	movs	r2, #16
 80058ca:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	3301      	adds	r3, #1
 80058d0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80058d8:	d901      	bls.n	80058de <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80058da:	2303      	movs	r3, #3
 80058dc:	e006      	b.n	80058ec <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	691b      	ldr	r3, [r3, #16]
 80058e2:	f003 0310 	and.w	r3, r3, #16
 80058e6:	2b10      	cmp	r3, #16
 80058e8:	d0f0      	beq.n	80058cc <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80058ea:	2300      	movs	r3, #0
}
 80058ec:	4618      	mov	r0, r3
 80058ee:	3714      	adds	r7, #20
 80058f0:	46bd      	mov	sp, r7
 80058f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058f6:	4770      	bx	lr

080058f8 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80058f8:	b480      	push	{r7}
 80058fa:	b089      	sub	sp, #36	@ 0x24
 80058fc:	af00      	add	r7, sp, #0
 80058fe:	60f8      	str	r0, [r7, #12]
 8005900:	60b9      	str	r1, [r7, #8]
 8005902:	4611      	mov	r1, r2
 8005904:	461a      	mov	r2, r3
 8005906:	460b      	mov	r3, r1
 8005908:	71fb      	strb	r3, [r7, #7]
 800590a:	4613      	mov	r3, r2
 800590c:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8005912:	68bb      	ldr	r3, [r7, #8]
 8005914:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8005916:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800591a:	2b00      	cmp	r3, #0
 800591c:	d123      	bne.n	8005966 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800591e:	88bb      	ldrh	r3, [r7, #4]
 8005920:	3303      	adds	r3, #3
 8005922:	089b      	lsrs	r3, r3, #2
 8005924:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8005926:	2300      	movs	r3, #0
 8005928:	61bb      	str	r3, [r7, #24]
 800592a:	e018      	b.n	800595e <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800592c:	79fb      	ldrb	r3, [r7, #7]
 800592e:	031a      	lsls	r2, r3, #12
 8005930:	697b      	ldr	r3, [r7, #20]
 8005932:	4413      	add	r3, r2
 8005934:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005938:	461a      	mov	r2, r3
 800593a:	69fb      	ldr	r3, [r7, #28]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	6013      	str	r3, [r2, #0]
      pSrc++;
 8005940:	69fb      	ldr	r3, [r7, #28]
 8005942:	3301      	adds	r3, #1
 8005944:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005946:	69fb      	ldr	r3, [r7, #28]
 8005948:	3301      	adds	r3, #1
 800594a:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800594c:	69fb      	ldr	r3, [r7, #28]
 800594e:	3301      	adds	r3, #1
 8005950:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005952:	69fb      	ldr	r3, [r7, #28]
 8005954:	3301      	adds	r3, #1
 8005956:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8005958:	69bb      	ldr	r3, [r7, #24]
 800595a:	3301      	adds	r3, #1
 800595c:	61bb      	str	r3, [r7, #24]
 800595e:	69ba      	ldr	r2, [r7, #24]
 8005960:	693b      	ldr	r3, [r7, #16]
 8005962:	429a      	cmp	r2, r3
 8005964:	d3e2      	bcc.n	800592c <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8005966:	2300      	movs	r3, #0
}
 8005968:	4618      	mov	r0, r3
 800596a:	3724      	adds	r7, #36	@ 0x24
 800596c:	46bd      	mov	sp, r7
 800596e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005972:	4770      	bx	lr

08005974 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8005974:	b480      	push	{r7}
 8005976:	b08b      	sub	sp, #44	@ 0x2c
 8005978:	af00      	add	r7, sp, #0
 800597a:	60f8      	str	r0, [r7, #12]
 800597c:	60b9      	str	r1, [r7, #8]
 800597e:	4613      	mov	r3, r2
 8005980:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8005986:	68bb      	ldr	r3, [r7, #8]
 8005988:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800598a:	88fb      	ldrh	r3, [r7, #6]
 800598c:	089b      	lsrs	r3, r3, #2
 800598e:	b29b      	uxth	r3, r3
 8005990:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8005992:	88fb      	ldrh	r3, [r7, #6]
 8005994:	f003 0303 	and.w	r3, r3, #3
 8005998:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800599a:	2300      	movs	r3, #0
 800599c:	623b      	str	r3, [r7, #32]
 800599e:	e014      	b.n	80059ca <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80059a0:	69bb      	ldr	r3, [r7, #24]
 80059a2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80059a6:	681a      	ldr	r2, [r3, #0]
 80059a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059aa:	601a      	str	r2, [r3, #0]
    pDest++;
 80059ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059ae:	3301      	adds	r3, #1
 80059b0:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80059b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059b4:	3301      	adds	r3, #1
 80059b6:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80059b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059ba:	3301      	adds	r3, #1
 80059bc:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80059be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059c0:	3301      	adds	r3, #1
 80059c2:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 80059c4:	6a3b      	ldr	r3, [r7, #32]
 80059c6:	3301      	adds	r3, #1
 80059c8:	623b      	str	r3, [r7, #32]
 80059ca:	6a3a      	ldr	r2, [r7, #32]
 80059cc:	697b      	ldr	r3, [r7, #20]
 80059ce:	429a      	cmp	r2, r3
 80059d0:	d3e6      	bcc.n	80059a0 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80059d2:	8bfb      	ldrh	r3, [r7, #30]
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d01e      	beq.n	8005a16 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80059d8:	2300      	movs	r3, #0
 80059da:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80059dc:	69bb      	ldr	r3, [r7, #24]
 80059de:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80059e2:	461a      	mov	r2, r3
 80059e4:	f107 0310 	add.w	r3, r7, #16
 80059e8:	6812      	ldr	r2, [r2, #0]
 80059ea:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80059ec:	693a      	ldr	r2, [r7, #16]
 80059ee:	6a3b      	ldr	r3, [r7, #32]
 80059f0:	b2db      	uxtb	r3, r3
 80059f2:	00db      	lsls	r3, r3, #3
 80059f4:	fa22 f303 	lsr.w	r3, r2, r3
 80059f8:	b2da      	uxtb	r2, r3
 80059fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059fc:	701a      	strb	r2, [r3, #0]
      i++;
 80059fe:	6a3b      	ldr	r3, [r7, #32]
 8005a00:	3301      	adds	r3, #1
 8005a02:	623b      	str	r3, [r7, #32]
      pDest++;
 8005a04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a06:	3301      	adds	r3, #1
 8005a08:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8005a0a:	8bfb      	ldrh	r3, [r7, #30]
 8005a0c:	3b01      	subs	r3, #1
 8005a0e:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8005a10:	8bfb      	ldrh	r3, [r7, #30]
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d1ea      	bne.n	80059ec <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8005a16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8005a18:	4618      	mov	r0, r3
 8005a1a:	372c      	adds	r7, #44	@ 0x2c
 8005a1c:	46bd      	mov	sp, r7
 8005a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a22:	4770      	bx	lr

08005a24 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8005a24:	b480      	push	{r7}
 8005a26:	b085      	sub	sp, #20
 8005a28:	af00      	add	r7, sp, #0
 8005a2a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	695b      	ldr	r3, [r3, #20]
 8005a30:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	699b      	ldr	r3, [r3, #24]
 8005a36:	68fa      	ldr	r2, [r7, #12]
 8005a38:	4013      	ands	r3, r2
 8005a3a:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8005a3c:	68fb      	ldr	r3, [r7, #12]
}
 8005a3e:	4618      	mov	r0, r3
 8005a40:	3714      	adds	r7, #20
 8005a42:	46bd      	mov	sp, r7
 8005a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a48:	4770      	bx	lr

08005a4a <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 8005a4a:	b480      	push	{r7}
 8005a4c:	b085      	sub	sp, #20
 8005a4e:	af00      	add	r7, sp, #0
 8005a50:	6078      	str	r0, [r7, #4]
 8005a52:	460b      	mov	r3, r1
 8005a54:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 8005a5a:	78fb      	ldrb	r3, [r7, #3]
 8005a5c:	015a      	lsls	r2, r3, #5
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	4413      	add	r3, r2
 8005a62:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005a66:	689b      	ldr	r3, [r3, #8]
 8005a68:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 8005a6a:	78fb      	ldrb	r3, [r7, #3]
 8005a6c:	015a      	lsls	r2, r3, #5
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	4413      	add	r3, r2
 8005a72:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005a76:	68db      	ldr	r3, [r3, #12]
 8005a78:	68ba      	ldr	r2, [r7, #8]
 8005a7a:	4013      	ands	r3, r2
 8005a7c:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8005a7e:	68bb      	ldr	r3, [r7, #8]
}
 8005a80:	4618      	mov	r0, r3
 8005a82:	3714      	adds	r7, #20
 8005a84:	46bd      	mov	sp, r7
 8005a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a8a:	4770      	bx	lr

08005a8c <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8005a8c:	b480      	push	{r7}
 8005a8e:	b083      	sub	sp, #12
 8005a90:	af00      	add	r7, sp, #0
 8005a92:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	695b      	ldr	r3, [r3, #20]
 8005a98:	f003 0301 	and.w	r3, r3, #1
}
 8005a9c:	4618      	mov	r0, r3
 8005a9e:	370c      	adds	r7, #12
 8005aa0:	46bd      	mov	sp, r7
 8005aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa6:	4770      	bx	lr

08005aa8 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8005aa8:	b480      	push	{r7}
 8005aaa:	b085      	sub	sp, #20
 8005aac:	af00      	add	r7, sp, #0
 8005aae:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005ab0:	2300      	movs	r3, #0
 8005ab2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	3301      	adds	r3, #1
 8005ab8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005ac0:	d901      	bls.n	8005ac6 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8005ac2:	2303      	movs	r3, #3
 8005ac4:	e01b      	b.n	8005afe <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	691b      	ldr	r3, [r3, #16]
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	daf2      	bge.n	8005ab4 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8005ace:	2300      	movs	r3, #0
 8005ad0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	691b      	ldr	r3, [r3, #16]
 8005ad6:	f043 0201 	orr.w	r2, r3, #1
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	3301      	adds	r3, #1
 8005ae2:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005aea:	d901      	bls.n	8005af0 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8005aec:	2303      	movs	r3, #3
 8005aee:	e006      	b.n	8005afe <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	691b      	ldr	r3, [r3, #16]
 8005af4:	f003 0301 	and.w	r3, r3, #1
 8005af8:	2b01      	cmp	r3, #1
 8005afa:	d0f0      	beq.n	8005ade <USB_CoreReset+0x36>

  return HAL_OK;
 8005afc:	2300      	movs	r3, #0
}
 8005afe:	4618      	mov	r0, r3
 8005b00:	3714      	adds	r7, #20
 8005b02:	46bd      	mov	sp, r7
 8005b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b08:	4770      	bx	lr
	...

08005b0c <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005b0c:	b084      	sub	sp, #16
 8005b0e:	b580      	push	{r7, lr}
 8005b10:	b086      	sub	sp, #24
 8005b12:	af00      	add	r7, sp, #0
 8005b14:	6078      	str	r0, [r7, #4]
 8005b16:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8005b1a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8005b1e:	2300      	movs	r3, #0
 8005b20:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8005b2c:	461a      	mov	r2, r3
 8005b2e:	2300      	movs	r3, #0
 8005b30:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b36:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b42:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b4e:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||
          defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	68db      	ldr	r3, [r3, #12]
 8005b5a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d119      	bne.n	8005b96 <USB_HostInit+0x8a>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 8005b62:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005b66:	2b01      	cmp	r3, #1
 8005b68:	d10a      	bne.n	8005b80 <USB_HostInit+0x74>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	68fa      	ldr	r2, [r7, #12]
 8005b74:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8005b78:	f043 0304 	orr.w	r3, r3, #4
 8005b7c:	6013      	str	r3, [r2, #0]
 8005b7e:	e014      	b.n	8005baa <USB_HostInit+0x9e>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	68fa      	ldr	r2, [r7, #12]
 8005b8a:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8005b8e:	f023 0304 	bic.w	r3, r3, #4
 8005b92:	6013      	str	r3, [r2, #0]
 8005b94:	e009      	b.n	8005baa <USB_HostInit+0x9e>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	68fa      	ldr	r2, [r7, #12]
 8005ba0:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8005ba4:	f023 0304 	bic.w	r3, r3, #4
 8005ba8:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8005baa:	2110      	movs	r1, #16
 8005bac:	6878      	ldr	r0, [r7, #4]
 8005bae:	f7ff fe43 	bl	8005838 <USB_FlushTxFifo>
 8005bb2:	4603      	mov	r3, r0
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d001      	beq.n	8005bbc <USB_HostInit+0xb0>
  {
    ret = HAL_ERROR;
 8005bb8:	2301      	movs	r3, #1
 8005bba:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8005bbc:	6878      	ldr	r0, [r7, #4]
 8005bbe:	f7ff fe6d 	bl	800589c <USB_FlushRxFifo>
 8005bc2:	4603      	mov	r3, r0
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d001      	beq.n	8005bcc <USB_HostInit+0xc0>
  {
    ret = HAL_ERROR;
 8005bc8:	2301      	movs	r3, #1
 8005bca:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8005bcc:	2300      	movs	r3, #0
 8005bce:	613b      	str	r3, [r7, #16]
 8005bd0:	e015      	b.n	8005bfe <USB_HostInit+0xf2>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 8005bd2:	693b      	ldr	r3, [r7, #16]
 8005bd4:	015a      	lsls	r2, r3, #5
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	4413      	add	r3, r2
 8005bda:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005bde:	461a      	mov	r2, r3
 8005be0:	f04f 33ff 	mov.w	r3, #4294967295
 8005be4:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8005be6:	693b      	ldr	r3, [r7, #16]
 8005be8:	015a      	lsls	r2, r3, #5
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	4413      	add	r3, r2
 8005bee:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005bf2:	461a      	mov	r2, r3
 8005bf4:	2300      	movs	r3, #0
 8005bf6:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8005bf8:	693b      	ldr	r3, [r7, #16]
 8005bfa:	3301      	adds	r3, #1
 8005bfc:	613b      	str	r3, [r7, #16]
 8005bfe:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8005c02:	461a      	mov	r2, r3
 8005c04:	693b      	ldr	r3, [r7, #16]
 8005c06:	4293      	cmp	r3, r2
 8005c08:	d3e3      	bcc.n	8005bd2 <USB_HostInit+0xc6>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	2200      	movs	r2, #0
 8005c0e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	f04f 32ff 	mov.w	r2, #4294967295
 8005c16:	615a      	str	r2, [r3, #20]
  }
  else
#endif /* defined (USB_OTG_HS) */
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	2280      	movs	r2, #128	@ 0x80
 8005c1c:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	4a0e      	ldr	r2, [pc, #56]	@ (8005c5c <USB_HostInit+0x150>)
 8005c22:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	4a0e      	ldr	r2, [pc, #56]	@ (8005c60 <USB_HostInit+0x154>)
 8005c28:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8005c2c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d105      	bne.n	8005c40 <USB_HostInit+0x134>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	699b      	ldr	r3, [r3, #24]
 8005c38:	f043 0210 	orr.w	r2, r3, #16
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	699a      	ldr	r2, [r3, #24]
 8005c44:	4b07      	ldr	r3, [pc, #28]	@ (8005c64 <USB_HostInit+0x158>)
 8005c46:	4313      	orrs	r3, r2
 8005c48:	687a      	ldr	r2, [r7, #4]
 8005c4a:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 8005c4c:	7dfb      	ldrb	r3, [r7, #23]
}
 8005c4e:	4618      	mov	r0, r3
 8005c50:	3718      	adds	r7, #24
 8005c52:	46bd      	mov	sp, r7
 8005c54:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005c58:	b004      	add	sp, #16
 8005c5a:	4770      	bx	lr
 8005c5c:	00600080 	.word	0x00600080
 8005c60:	004000e0 	.word	0x004000e0
 8005c64:	a3200008 	.word	0xa3200008

08005c68 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8005c68:	b480      	push	{r7}
 8005c6a:	b085      	sub	sp, #20
 8005c6c:	af00      	add	r7, sp, #0
 8005c6e:	6078      	str	r0, [r7, #4]
 8005c70:	460b      	mov	r3, r1
 8005c72:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	68fa      	ldr	r2, [r7, #12]
 8005c82:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8005c86:	f023 0303 	bic.w	r3, r3, #3
 8005c8a:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005c92:	681a      	ldr	r2, [r3, #0]
 8005c94:	78fb      	ldrb	r3, [r7, #3]
 8005c96:	f003 0303 	and.w	r3, r3, #3
 8005c9a:	68f9      	ldr	r1, [r7, #12]
 8005c9c:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8005ca0:	4313      	orrs	r3, r2
 8005ca2:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8005ca4:	78fb      	ldrb	r3, [r7, #3]
 8005ca6:	2b01      	cmp	r3, #1
 8005ca8:	d107      	bne.n	8005cba <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005cb0:	461a      	mov	r2, r3
 8005cb2:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8005cb6:	6053      	str	r3, [r2, #4]
 8005cb8:	e00c      	b.n	8005cd4 <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 8005cba:	78fb      	ldrb	r3, [r7, #3]
 8005cbc:	2b02      	cmp	r3, #2
 8005cbe:	d107      	bne.n	8005cd0 <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005cc6:	461a      	mov	r2, r3
 8005cc8:	f241 7370 	movw	r3, #6000	@ 0x1770
 8005ccc:	6053      	str	r3, [r2, #4]
 8005cce:	e001      	b.n	8005cd4 <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 8005cd0:	2301      	movs	r3, #1
 8005cd2:	e000      	b.n	8005cd6 <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 8005cd4:	2300      	movs	r3, #0
}
 8005cd6:	4618      	mov	r0, r3
 8005cd8:	3714      	adds	r7, #20
 8005cda:	46bd      	mov	sp, r7
 8005cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ce0:	4770      	bx	lr

08005ce2 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 8005ce2:	b580      	push	{r7, lr}
 8005ce4:	b084      	sub	sp, #16
 8005ce6:	af00      	add	r7, sp, #0
 8005ce8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8005cee:	2300      	movs	r3, #0
 8005cf0:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8005cfc:	68bb      	ldr	r3, [r7, #8]
 8005cfe:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8005d02:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8005d04:	68bb      	ldr	r3, [r7, #8]
 8005d06:	68fa      	ldr	r2, [r7, #12]
 8005d08:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8005d0c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005d10:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8005d12:	2064      	movs	r0, #100	@ 0x64
 8005d14:	f7fb f9e4 	bl	80010e0 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8005d18:	68bb      	ldr	r3, [r7, #8]
 8005d1a:	68fa      	ldr	r2, [r7, #12]
 8005d1c:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8005d20:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005d24:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8005d26:	200a      	movs	r0, #10
 8005d28:	f7fb f9da 	bl	80010e0 <HAL_Delay>

  return HAL_OK;
 8005d2c:	2300      	movs	r3, #0
}
 8005d2e:	4618      	mov	r0, r3
 8005d30:	3710      	adds	r7, #16
 8005d32:	46bd      	mov	sp, r7
 8005d34:	bd80      	pop	{r7, pc}

08005d36 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8005d36:	b480      	push	{r7}
 8005d38:	b085      	sub	sp, #20
 8005d3a:	af00      	add	r7, sp, #0
 8005d3c:	6078      	str	r0, [r7, #4]
 8005d3e:	460b      	mov	r3, r1
 8005d40:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8005d46:	2300      	movs	r3, #0
 8005d48:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8005d54:	68bb      	ldr	r3, [r7, #8]
 8005d56:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8005d5a:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8005d5c:	68bb      	ldr	r3, [r7, #8]
 8005d5e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d109      	bne.n	8005d7a <USB_DriveVbus+0x44>
 8005d66:	78fb      	ldrb	r3, [r7, #3]
 8005d68:	2b01      	cmp	r3, #1
 8005d6a:	d106      	bne.n	8005d7a <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8005d6c:	68bb      	ldr	r3, [r7, #8]
 8005d6e:	68fa      	ldr	r2, [r7, #12]
 8005d70:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8005d74:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8005d78:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8005d7a:	68bb      	ldr	r3, [r7, #8]
 8005d7c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005d80:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005d84:	d109      	bne.n	8005d9a <USB_DriveVbus+0x64>
 8005d86:	78fb      	ldrb	r3, [r7, #3]
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d106      	bne.n	8005d9a <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8005d8c:	68bb      	ldr	r3, [r7, #8]
 8005d8e:	68fa      	ldr	r2, [r7, #12]
 8005d90:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8005d94:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005d98:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8005d9a:	2300      	movs	r3, #0
}
 8005d9c:	4618      	mov	r0, r3
 8005d9e:	3714      	adds	r7, #20
 8005da0:	46bd      	mov	sp, r7
 8005da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005da6:	4770      	bx	lr

08005da8 <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 8005da8:	b480      	push	{r7}
 8005daa:	b085      	sub	sp, #20
 8005dac:	af00      	add	r7, sp, #0
 8005dae:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8005db4:	2300      	movs	r3, #0
 8005db6:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8005dc2:	68bb      	ldr	r3, [r7, #8]
 8005dc4:	0c5b      	lsrs	r3, r3, #17
 8005dc6:	f003 0303 	and.w	r3, r3, #3
}
 8005dca:	4618      	mov	r0, r3
 8005dcc:	3714      	adds	r7, #20
 8005dce:	46bd      	mov	sp, r7
 8005dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dd4:	4770      	bx	lr

08005dd6 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 8005dd6:	b480      	push	{r7}
 8005dd8:	b085      	sub	sp, #20
 8005dda:	af00      	add	r7, sp, #0
 8005ddc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005de8:	689b      	ldr	r3, [r3, #8]
 8005dea:	b29b      	uxth	r3, r3
}
 8005dec:	4618      	mov	r0, r3
 8005dee:	3714      	adds	r7, #20
 8005df0:	46bd      	mov	sp, r7
 8005df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005df6:	4770      	bx	lr

08005df8 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8005df8:	b580      	push	{r7, lr}
 8005dfa:	b088      	sub	sp, #32
 8005dfc:	af00      	add	r7, sp, #0
 8005dfe:	6078      	str	r0, [r7, #4]
 8005e00:	4608      	mov	r0, r1
 8005e02:	4611      	mov	r1, r2
 8005e04:	461a      	mov	r2, r3
 8005e06:	4603      	mov	r3, r0
 8005e08:	70fb      	strb	r3, [r7, #3]
 8005e0a:	460b      	mov	r3, r1
 8005e0c:	70bb      	strb	r3, [r7, #2]
 8005e0e:	4613      	mov	r3, r2
 8005e10:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8005e12:	2300      	movs	r3, #0
 8005e14:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 8005e1a:	78fb      	ldrb	r3, [r7, #3]
 8005e1c:	015a      	lsls	r2, r3, #5
 8005e1e:	693b      	ldr	r3, [r7, #16]
 8005e20:	4413      	add	r3, r2
 8005e22:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005e26:	461a      	mov	r2, r3
 8005e28:	f04f 33ff 	mov.w	r3, #4294967295
 8005e2c:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8005e2e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8005e32:	2b03      	cmp	r3, #3
 8005e34:	d867      	bhi.n	8005f06 <USB_HC_Init+0x10e>
 8005e36:	a201      	add	r2, pc, #4	@ (adr r2, 8005e3c <USB_HC_Init+0x44>)
 8005e38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e3c:	08005e4d 	.word	0x08005e4d
 8005e40:	08005ec9 	.word	0x08005ec9
 8005e44:	08005e4d 	.word	0x08005e4d
 8005e48:	08005e8b 	.word	0x08005e8b
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8005e4c:	78fb      	ldrb	r3, [r7, #3]
 8005e4e:	015a      	lsls	r2, r3, #5
 8005e50:	693b      	ldr	r3, [r7, #16]
 8005e52:	4413      	add	r3, r2
 8005e54:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005e58:	461a      	mov	r2, r3
 8005e5a:	f240 439d 	movw	r3, #1181	@ 0x49d
 8005e5e:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8005e60:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	da51      	bge.n	8005f0c <USB_HC_Init+0x114>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8005e68:	78fb      	ldrb	r3, [r7, #3]
 8005e6a:	015a      	lsls	r2, r3, #5
 8005e6c:	693b      	ldr	r3, [r7, #16]
 8005e6e:	4413      	add	r3, r2
 8005e70:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005e74:	68db      	ldr	r3, [r3, #12]
 8005e76:	78fa      	ldrb	r2, [r7, #3]
 8005e78:	0151      	lsls	r1, r2, #5
 8005e7a:	693a      	ldr	r2, [r7, #16]
 8005e7c:	440a      	add	r2, r1
 8005e7e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005e82:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005e86:	60d3      	str	r3, [r2, #12]
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
#endif /* defined (USB_OTG_HS) */
      }
      break;
 8005e88:	e040      	b.n	8005f0c <USB_HC_Init+0x114>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8005e8a:	78fb      	ldrb	r3, [r7, #3]
 8005e8c:	015a      	lsls	r2, r3, #5
 8005e8e:	693b      	ldr	r3, [r7, #16]
 8005e90:	4413      	add	r3, r2
 8005e92:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005e96:	461a      	mov	r2, r3
 8005e98:	f240 639d 	movw	r3, #1693	@ 0x69d
 8005e9c:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8005e9e:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	da34      	bge.n	8005f10 <USB_HC_Init+0x118>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8005ea6:	78fb      	ldrb	r3, [r7, #3]
 8005ea8:	015a      	lsls	r2, r3, #5
 8005eaa:	693b      	ldr	r3, [r7, #16]
 8005eac:	4413      	add	r3, r2
 8005eae:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005eb2:	68db      	ldr	r3, [r3, #12]
 8005eb4:	78fa      	ldrb	r2, [r7, #3]
 8005eb6:	0151      	lsls	r1, r2, #5
 8005eb8:	693a      	ldr	r2, [r7, #16]
 8005eba:	440a      	add	r2, r1
 8005ebc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005ec0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005ec4:	60d3      	str	r3, [r2, #12]
      }

      break;
 8005ec6:	e023      	b.n	8005f10 <USB_HC_Init+0x118>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8005ec8:	78fb      	ldrb	r3, [r7, #3]
 8005eca:	015a      	lsls	r2, r3, #5
 8005ecc:	693b      	ldr	r3, [r7, #16]
 8005ece:	4413      	add	r3, r2
 8005ed0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005ed4:	461a      	mov	r2, r3
 8005ed6:	f240 2325 	movw	r3, #549	@ 0x225
 8005eda:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8005edc:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	da17      	bge.n	8005f14 <USB_HC_Init+0x11c>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8005ee4:	78fb      	ldrb	r3, [r7, #3]
 8005ee6:	015a      	lsls	r2, r3, #5
 8005ee8:	693b      	ldr	r3, [r7, #16]
 8005eea:	4413      	add	r3, r2
 8005eec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005ef0:	68db      	ldr	r3, [r3, #12]
 8005ef2:	78fa      	ldrb	r2, [r7, #3]
 8005ef4:	0151      	lsls	r1, r2, #5
 8005ef6:	693a      	ldr	r2, [r7, #16]
 8005ef8:	440a      	add	r2, r1
 8005efa:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005efe:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 8005f02:	60d3      	str	r3, [r2, #12]
      }
      break;
 8005f04:	e006      	b.n	8005f14 <USB_HC_Init+0x11c>

    default:
      ret = HAL_ERROR;
 8005f06:	2301      	movs	r3, #1
 8005f08:	77fb      	strb	r3, [r7, #31]
      break;
 8005f0a:	e004      	b.n	8005f16 <USB_HC_Init+0x11e>
      break;
 8005f0c:	bf00      	nop
 8005f0e:	e002      	b.n	8005f16 <USB_HC_Init+0x11e>
      break;
 8005f10:	bf00      	nop
 8005f12:	e000      	b.n	8005f16 <USB_HC_Init+0x11e>
      break;
 8005f14:	bf00      	nop
  }

  /* Clear Hub Start Split transaction */
  USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8005f16:	78fb      	ldrb	r3, [r7, #3]
 8005f18:	015a      	lsls	r2, r3, #5
 8005f1a:	693b      	ldr	r3, [r7, #16]
 8005f1c:	4413      	add	r3, r2
 8005f1e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005f22:	461a      	mov	r2, r3
 8005f24:	2300      	movs	r3, #0
 8005f26:	6053      	str	r3, [r2, #4]

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 8005f28:	78fb      	ldrb	r3, [r7, #3]
 8005f2a:	015a      	lsls	r2, r3, #5
 8005f2c:	693b      	ldr	r3, [r7, #16]
 8005f2e:	4413      	add	r3, r2
 8005f30:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005f34:	68db      	ldr	r3, [r3, #12]
 8005f36:	78fa      	ldrb	r2, [r7, #3]
 8005f38:	0151      	lsls	r1, r2, #5
 8005f3a:	693a      	ldr	r2, [r7, #16]
 8005f3c:	440a      	add	r2, r1
 8005f3e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005f42:	f043 0302 	orr.w	r3, r3, #2
 8005f46:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8005f48:	693b      	ldr	r3, [r7, #16]
 8005f4a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005f4e:	699a      	ldr	r2, [r3, #24]
 8005f50:	78fb      	ldrb	r3, [r7, #3]
 8005f52:	f003 030f 	and.w	r3, r3, #15
 8005f56:	2101      	movs	r1, #1
 8005f58:	fa01 f303 	lsl.w	r3, r1, r3
 8005f5c:	6939      	ldr	r1, [r7, #16]
 8005f5e:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8005f62:	4313      	orrs	r3, r2
 8005f64:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	699b      	ldr	r3, [r3, #24]
 8005f6a:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8005f72:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	da03      	bge.n	8005f82 <USB_HC_Init+0x18a>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8005f7a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005f7e:	61bb      	str	r3, [r7, #24]
 8005f80:	e001      	b.n	8005f86 <USB_HC_Init+0x18e>
  }
  else
  {
    HCcharEpDir = 0U;
 8005f82:	2300      	movs	r3, #0
 8005f84:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 8005f86:	6878      	ldr	r0, [r7, #4]
 8005f88:	f7ff ff0e 	bl	8005da8 <USB_GetHostSpeed>
 8005f8c:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 8005f8e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8005f92:	2b02      	cmp	r3, #2
 8005f94:	d106      	bne.n	8005fa4 <USB_HC_Init+0x1ac>
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	2b02      	cmp	r3, #2
 8005f9a:	d003      	beq.n	8005fa4 <USB_HC_Init+0x1ac>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 8005f9c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8005fa0:	617b      	str	r3, [r7, #20]
 8005fa2:	e001      	b.n	8005fa8 <USB_HC_Init+0x1b0>
  }
  else
  {
    HCcharLowSpeed = 0U;
 8005fa4:	2300      	movs	r3, #0
 8005fa6:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8005fa8:	787b      	ldrb	r3, [r7, #1]
 8005faa:	059b      	lsls	r3, r3, #22
 8005fac:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8005fb0:	78bb      	ldrb	r3, [r7, #2]
 8005fb2:	02db      	lsls	r3, r3, #11
 8005fb4:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8005fb8:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8005fba:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8005fbe:	049b      	lsls	r3, r3, #18
 8005fc0:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8005fc4:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 8005fc6:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8005fc8:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8005fcc:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8005fce:	69bb      	ldr	r3, [r7, #24]
 8005fd0:	431a      	orrs	r2, r3
 8005fd2:	697b      	ldr	r3, [r7, #20]
 8005fd4:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8005fd6:	78fa      	ldrb	r2, [r7, #3]
 8005fd8:	0151      	lsls	r1, r2, #5
 8005fda:	693a      	ldr	r2, [r7, #16]
 8005fdc:	440a      	add	r2, r1
 8005fde:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8005fe2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8005fe6:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 8005fe8:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8005fec:	2b03      	cmp	r3, #3
 8005fee:	d003      	beq.n	8005ff8 <USB_HC_Init+0x200>
 8005ff0:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8005ff4:	2b01      	cmp	r3, #1
 8005ff6:	d10f      	bne.n	8006018 <USB_HC_Init+0x220>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8005ff8:	78fb      	ldrb	r3, [r7, #3]
 8005ffa:	015a      	lsls	r2, r3, #5
 8005ffc:	693b      	ldr	r3, [r7, #16]
 8005ffe:	4413      	add	r3, r2
 8006000:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	78fa      	ldrb	r2, [r7, #3]
 8006008:	0151      	lsls	r1, r2, #5
 800600a:	693a      	ldr	r2, [r7, #16]
 800600c:	440a      	add	r2, r1
 800600e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006012:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006016:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8006018:	7ffb      	ldrb	r3, [r7, #31]
}
 800601a:	4618      	mov	r0, r3
 800601c:	3720      	adds	r7, #32
 800601e:	46bd      	mov	sp, r7
 8006020:	bd80      	pop	{r7, pc}
 8006022:	bf00      	nop

08006024 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8006024:	b580      	push	{r7, lr}
 8006026:	b08c      	sub	sp, #48	@ 0x30
 8006028:	af02      	add	r7, sp, #8
 800602a:	60f8      	str	r0, [r7, #12]
 800602c:	60b9      	str	r1, [r7, #8]
 800602e:	4613      	mov	r3, r2
 8006030:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8006036:	68bb      	ldr	r3, [r7, #8]
 8006038:	785b      	ldrb	r3, [r3, #1]
 800603a:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 800603c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006040:	837b      	strh	r3, [r7, #26]
      }
    }
  }
#endif /* defined (USB_OTG_HS) */

  if (hc->do_ssplit == 1U)
 8006042:	68bb      	ldr	r3, [r7, #8]
 8006044:	799b      	ldrb	r3, [r3, #6]
 8006046:	2b01      	cmp	r3, #1
 8006048:	d158      	bne.n	80060fc <USB_HC_StartXfer+0xd8>
  {
    /* Set number of packet to 1 for Split transaction */
    num_packets = 1U;
 800604a:	2301      	movs	r3, #1
 800604c:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (hc->ep_is_in != 0U)
 800604e:	68bb      	ldr	r3, [r7, #8]
 8006050:	78db      	ldrb	r3, [r3, #3]
 8006052:	2b00      	cmp	r3, #0
 8006054:	d007      	beq.n	8006066 <USB_HC_StartXfer+0x42>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8006056:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006058:	68ba      	ldr	r2, [r7, #8]
 800605a:	8a92      	ldrh	r2, [r2, #20]
 800605c:	fb03 f202 	mul.w	r2, r3, r2
 8006060:	68bb      	ldr	r3, [r7, #8]
 8006062:	61da      	str	r2, [r3, #28]
 8006064:	e079      	b.n	800615a <USB_HC_StartXfer+0x136>
    }
    else
    {
      if (hc->ep_type == EP_TYPE_ISOC)
 8006066:	68bb      	ldr	r3, [r7, #8]
 8006068:	7c9b      	ldrb	r3, [r3, #18]
 800606a:	2b01      	cmp	r3, #1
 800606c:	d130      	bne.n	80060d0 <USB_HC_StartXfer+0xac>
      {
        if (hc->xfer_len > ISO_SPLT_MPS)
 800606e:	68bb      	ldr	r3, [r7, #8]
 8006070:	6a1b      	ldr	r3, [r3, #32]
 8006072:	2bbc      	cmp	r3, #188	@ 0xbc
 8006074:	d918      	bls.n	80060a8 <USB_HC_StartXfer+0x84>
        {
          /* Isochrone Max Packet Size for Split mode */
          hc->XferSize = hc->max_packet;
 8006076:	68bb      	ldr	r3, [r7, #8]
 8006078:	8a9b      	ldrh	r3, [r3, #20]
 800607a:	461a      	mov	r2, r3
 800607c:	68bb      	ldr	r3, [r7, #8]
 800607e:	61da      	str	r2, [r3, #28]
          hc->xfer_len = hc->XferSize;
 8006080:	68bb      	ldr	r3, [r7, #8]
 8006082:	69da      	ldr	r2, [r3, #28]
 8006084:	68bb      	ldr	r3, [r7, #8]
 8006086:	621a      	str	r2, [r3, #32]

          if ((hc->iso_splt_xactPos == HCSPLT_BEGIN) || (hc->iso_splt_xactPos == HCSPLT_MIDDLE))
 8006088:	68bb      	ldr	r3, [r7, #8]
 800608a:	68db      	ldr	r3, [r3, #12]
 800608c:	2b01      	cmp	r3, #1
 800608e:	d003      	beq.n	8006098 <USB_HC_StartXfer+0x74>
 8006090:	68bb      	ldr	r3, [r7, #8]
 8006092:	68db      	ldr	r3, [r3, #12]
 8006094:	2b02      	cmp	r3, #2
 8006096:	d103      	bne.n	80060a0 <USB_HC_StartXfer+0x7c>
          {
            hc->iso_splt_xactPos = HCSPLT_MIDDLE;
 8006098:	68bb      	ldr	r3, [r7, #8]
 800609a:	2202      	movs	r2, #2
 800609c:	60da      	str	r2, [r3, #12]
 800609e:	e05c      	b.n	800615a <USB_HC_StartXfer+0x136>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_BEGIN;
 80060a0:	68bb      	ldr	r3, [r7, #8]
 80060a2:	2201      	movs	r2, #1
 80060a4:	60da      	str	r2, [r3, #12]
 80060a6:	e058      	b.n	800615a <USB_HC_StartXfer+0x136>
          }
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 80060a8:	68bb      	ldr	r3, [r7, #8]
 80060aa:	6a1a      	ldr	r2, [r3, #32]
 80060ac:	68bb      	ldr	r3, [r7, #8]
 80060ae:	61da      	str	r2, [r3, #28]

          if ((hc->iso_splt_xactPos != HCSPLT_BEGIN) && (hc->iso_splt_xactPos != HCSPLT_MIDDLE))
 80060b0:	68bb      	ldr	r3, [r7, #8]
 80060b2:	68db      	ldr	r3, [r3, #12]
 80060b4:	2b01      	cmp	r3, #1
 80060b6:	d007      	beq.n	80060c8 <USB_HC_StartXfer+0xa4>
 80060b8:	68bb      	ldr	r3, [r7, #8]
 80060ba:	68db      	ldr	r3, [r3, #12]
 80060bc:	2b02      	cmp	r3, #2
 80060be:	d003      	beq.n	80060c8 <USB_HC_StartXfer+0xa4>
          {
            hc->iso_splt_xactPos = HCSPLT_FULL;
 80060c0:	68bb      	ldr	r3, [r7, #8]
 80060c2:	2204      	movs	r2, #4
 80060c4:	60da      	str	r2, [r3, #12]
 80060c6:	e048      	b.n	800615a <USB_HC_StartXfer+0x136>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_END;
 80060c8:	68bb      	ldr	r3, [r7, #8]
 80060ca:	2203      	movs	r2, #3
 80060cc:	60da      	str	r2, [r3, #12]
 80060ce:	e044      	b.n	800615a <USB_HC_StartXfer+0x136>
          }
        }
      }
      else
      {
        if ((dma == 1U) && (hc->xfer_len > hc->max_packet))
 80060d0:	79fb      	ldrb	r3, [r7, #7]
 80060d2:	2b01      	cmp	r3, #1
 80060d4:	d10d      	bne.n	80060f2 <USB_HC_StartXfer+0xce>
 80060d6:	68bb      	ldr	r3, [r7, #8]
 80060d8:	6a1b      	ldr	r3, [r3, #32]
 80060da:	68ba      	ldr	r2, [r7, #8]
 80060dc:	8a92      	ldrh	r2, [r2, #20]
 80060de:	4293      	cmp	r3, r2
 80060e0:	d907      	bls.n	80060f2 <USB_HC_StartXfer+0xce>
        {
          hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 80060e2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80060e4:	68ba      	ldr	r2, [r7, #8]
 80060e6:	8a92      	ldrh	r2, [r2, #20]
 80060e8:	fb03 f202 	mul.w	r2, r3, r2
 80060ec:	68bb      	ldr	r3, [r7, #8]
 80060ee:	61da      	str	r2, [r3, #28]
 80060f0:	e033      	b.n	800615a <USB_HC_StartXfer+0x136>
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 80060f2:	68bb      	ldr	r3, [r7, #8]
 80060f4:	6a1a      	ldr	r2, [r3, #32]
 80060f6:	68bb      	ldr	r3, [r7, #8]
 80060f8:	61da      	str	r2, [r3, #28]
 80060fa:	e02e      	b.n	800615a <USB_HC_StartXfer+0x136>
    }
  }
  else
  {
    /* Compute the expected number of packets associated to the transfer */
    if (hc->xfer_len > 0U)
 80060fc:	68bb      	ldr	r3, [r7, #8]
 80060fe:	6a1b      	ldr	r3, [r3, #32]
 8006100:	2b00      	cmp	r3, #0
 8006102:	d018      	beq.n	8006136 <USB_HC_StartXfer+0x112>
    {
      num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8006104:	68bb      	ldr	r3, [r7, #8]
 8006106:	6a1b      	ldr	r3, [r3, #32]
 8006108:	68ba      	ldr	r2, [r7, #8]
 800610a:	8a92      	ldrh	r2, [r2, #20]
 800610c:	4413      	add	r3, r2
 800610e:	3b01      	subs	r3, #1
 8006110:	68ba      	ldr	r2, [r7, #8]
 8006112:	8a92      	ldrh	r2, [r2, #20]
 8006114:	fbb3 f3f2 	udiv	r3, r3, r2
 8006118:	84fb      	strh	r3, [r7, #38]	@ 0x26

      if (num_packets > max_hc_pkt_count)
 800611a:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800611c:	8b7b      	ldrh	r3, [r7, #26]
 800611e:	429a      	cmp	r2, r3
 8006120:	d90b      	bls.n	800613a <USB_HC_StartXfer+0x116>
      {
        num_packets = max_hc_pkt_count;
 8006122:	8b7b      	ldrh	r3, [r7, #26]
 8006124:	84fb      	strh	r3, [r7, #38]	@ 0x26
        hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8006126:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006128:	68ba      	ldr	r2, [r7, #8]
 800612a:	8a92      	ldrh	r2, [r2, #20]
 800612c:	fb03 f202 	mul.w	r2, r3, r2
 8006130:	68bb      	ldr	r3, [r7, #8]
 8006132:	61da      	str	r2, [r3, #28]
 8006134:	e001      	b.n	800613a <USB_HC_StartXfer+0x116>
      }
    }
    else
    {
      num_packets = 1U;
 8006136:	2301      	movs	r3, #1
 8006138:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /*
    * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
    * max_packet size.
    */
    if (hc->ep_is_in != 0U)
 800613a:	68bb      	ldr	r3, [r7, #8]
 800613c:	78db      	ldrb	r3, [r3, #3]
 800613e:	2b00      	cmp	r3, #0
 8006140:	d007      	beq.n	8006152 <USB_HC_StartXfer+0x12e>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8006142:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006144:	68ba      	ldr	r2, [r7, #8]
 8006146:	8a92      	ldrh	r2, [r2, #20]
 8006148:	fb03 f202 	mul.w	r2, r3, r2
 800614c:	68bb      	ldr	r3, [r7, #8]
 800614e:	61da      	str	r2, [r3, #28]
 8006150:	e003      	b.n	800615a <USB_HC_StartXfer+0x136>
    }
    else
    {
      hc->XferSize = hc->xfer_len;
 8006152:	68bb      	ldr	r3, [r7, #8]
 8006154:	6a1a      	ldr	r2, [r3, #32]
 8006156:	68bb      	ldr	r3, [r7, #8]
 8006158:	61da      	str	r2, [r3, #28]
    }
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800615a:	68bb      	ldr	r3, [r7, #8]
 800615c:	69db      	ldr	r3, [r3, #28]
 800615e:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8006162:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006164:	04d9      	lsls	r1, r3, #19
 8006166:	4ba4      	ldr	r3, [pc, #656]	@ (80063f8 <USB_HC_StartXfer+0x3d4>)
 8006168:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800616a:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 800616c:	68bb      	ldr	r3, [r7, #8]
 800616e:	7d9b      	ldrb	r3, [r3, #22]
 8006170:	075b      	lsls	r3, r3, #29
 8006172:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8006176:	69f9      	ldr	r1, [r7, #28]
 8006178:	0148      	lsls	r0, r1, #5
 800617a:	6a39      	ldr	r1, [r7, #32]
 800617c:	4401      	add	r1, r0
 800617e:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8006182:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8006184:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 8006186:	79fb      	ldrb	r3, [r7, #7]
 8006188:	2b00      	cmp	r3, #0
 800618a:	d009      	beq.n	80061a0 <USB_HC_StartXfer+0x17c>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 800618c:	68bb      	ldr	r3, [r7, #8]
 800618e:	6999      	ldr	r1, [r3, #24]
 8006190:	69fb      	ldr	r3, [r7, #28]
 8006192:	015a      	lsls	r2, r3, #5
 8006194:	6a3b      	ldr	r3, [r7, #32]
 8006196:	4413      	add	r3, r2
 8006198:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800619c:	460a      	mov	r2, r1
 800619e:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 80061a0:	6a3b      	ldr	r3, [r7, #32]
 80061a2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80061a6:	689b      	ldr	r3, [r3, #8]
 80061a8:	f003 0301 	and.w	r3, r3, #1
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	bf0c      	ite	eq
 80061b0:	2301      	moveq	r3, #1
 80061b2:	2300      	movne	r3, #0
 80061b4:	b2db      	uxtb	r3, r3
 80061b6:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 80061b8:	69fb      	ldr	r3, [r7, #28]
 80061ba:	015a      	lsls	r2, r3, #5
 80061bc:	6a3b      	ldr	r3, [r7, #32]
 80061be:	4413      	add	r3, r2
 80061c0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	69fa      	ldr	r2, [r7, #28]
 80061c8:	0151      	lsls	r1, r2, #5
 80061ca:	6a3a      	ldr	r2, [r7, #32]
 80061cc:	440a      	add	r2, r1
 80061ce:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80061d2:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80061d6:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 80061d8:	69fb      	ldr	r3, [r7, #28]
 80061da:	015a      	lsls	r2, r3, #5
 80061dc:	6a3b      	ldr	r3, [r7, #32]
 80061de:	4413      	add	r3, r2
 80061e0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80061e4:	681a      	ldr	r2, [r3, #0]
 80061e6:	7e7b      	ldrb	r3, [r7, #25]
 80061e8:	075b      	lsls	r3, r3, #29
 80061ea:	69f9      	ldr	r1, [r7, #28]
 80061ec:	0148      	lsls	r0, r1, #5
 80061ee:	6a39      	ldr	r1, [r7, #32]
 80061f0:	4401      	add	r1, r0
 80061f2:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 80061f6:	4313      	orrs	r3, r2
 80061f8:	600b      	str	r3, [r1, #0]

  if (hc->do_ssplit == 1U)
 80061fa:	68bb      	ldr	r3, [r7, #8]
 80061fc:	799b      	ldrb	r3, [r3, #6]
 80061fe:	2b01      	cmp	r3, #1
 8006200:	f040 80c4 	bne.w	800638c <USB_HC_StartXfer+0x368>
  {
    /* Set Hub start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8006204:	68bb      	ldr	r3, [r7, #8]
 8006206:	7c5b      	ldrb	r3, [r3, #17]
 8006208:	01db      	lsls	r3, r3, #7
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 800620a:	68ba      	ldr	r2, [r7, #8]
 800620c:	7c12      	ldrb	r2, [r2, #16]
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 800620e:	4313      	orrs	r3, r2
 8006210:	69fa      	ldr	r2, [r7, #28]
 8006212:	0151      	lsls	r1, r2, #5
 8006214:	6a3a      	ldr	r2, [r7, #32]
 8006216:	440a      	add	r2, r1
 8006218:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 800621c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8006220:	6053      	str	r3, [r2, #4]

    /* unmask ack & nyet for IN/OUT transactions */
    USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_ACKM |
 8006222:	69fb      	ldr	r3, [r7, #28]
 8006224:	015a      	lsls	r2, r3, #5
 8006226:	6a3b      	ldr	r3, [r7, #32]
 8006228:	4413      	add	r3, r2
 800622a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800622e:	68db      	ldr	r3, [r3, #12]
 8006230:	69fa      	ldr	r2, [r7, #28]
 8006232:	0151      	lsls	r1, r2, #5
 8006234:	6a3a      	ldr	r2, [r7, #32]
 8006236:	440a      	add	r2, r1
 8006238:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800623c:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8006240:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_NYET);

    if ((hc->do_csplit == 1U) && (hc->ep_is_in == 0U))
 8006242:	68bb      	ldr	r3, [r7, #8]
 8006244:	79db      	ldrb	r3, [r3, #7]
 8006246:	2b01      	cmp	r3, #1
 8006248:	d123      	bne.n	8006292 <USB_HC_StartXfer+0x26e>
 800624a:	68bb      	ldr	r3, [r7, #8]
 800624c:	78db      	ldrb	r3, [r3, #3]
 800624e:	2b00      	cmp	r3, #0
 8006250:	d11f      	bne.n	8006292 <USB_HC_StartXfer+0x26e>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8006252:	69fb      	ldr	r3, [r7, #28]
 8006254:	015a      	lsls	r2, r3, #5
 8006256:	6a3b      	ldr	r3, [r7, #32]
 8006258:	4413      	add	r3, r2
 800625a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800625e:	685b      	ldr	r3, [r3, #4]
 8006260:	69fa      	ldr	r2, [r7, #28]
 8006262:	0151      	lsls	r1, r2, #5
 8006264:	6a3a      	ldr	r2, [r7, #32]
 8006266:	440a      	add	r2, r1
 8006268:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800626c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006270:	6053      	str	r3, [r2, #4]
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8006272:	69fb      	ldr	r3, [r7, #28]
 8006274:	015a      	lsls	r2, r3, #5
 8006276:	6a3b      	ldr	r3, [r7, #32]
 8006278:	4413      	add	r3, r2
 800627a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800627e:	68db      	ldr	r3, [r3, #12]
 8006280:	69fa      	ldr	r2, [r7, #28]
 8006282:	0151      	lsls	r1, r2, #5
 8006284:	6a3a      	ldr	r2, [r7, #32]
 8006286:	440a      	add	r2, r1
 8006288:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800628c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006290:	60d3      	str	r3, [r2, #12]
    }

    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8006292:	68bb      	ldr	r3, [r7, #8]
 8006294:	7c9b      	ldrb	r3, [r3, #18]
 8006296:	2b01      	cmp	r3, #1
 8006298:	d003      	beq.n	80062a2 <USB_HC_StartXfer+0x27e>
 800629a:	68bb      	ldr	r3, [r7, #8]
 800629c:	7c9b      	ldrb	r3, [r3, #18]
 800629e:	2b03      	cmp	r3, #3
 80062a0:	d117      	bne.n	80062d2 <USB_HC_StartXfer+0x2ae>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 80062a2:	68bb      	ldr	r3, [r7, #8]
 80062a4:	79db      	ldrb	r3, [r3, #7]
    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 80062a6:	2b01      	cmp	r3, #1
 80062a8:	d113      	bne.n	80062d2 <USB_HC_StartXfer+0x2ae>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 80062aa:	68bb      	ldr	r3, [r7, #8]
 80062ac:	78db      	ldrb	r3, [r3, #3]
 80062ae:	2b01      	cmp	r3, #1
 80062b0:	d10f      	bne.n	80062d2 <USB_HC_StartXfer+0x2ae>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 80062b2:	69fb      	ldr	r3, [r7, #28]
 80062b4:	015a      	lsls	r2, r3, #5
 80062b6:	6a3b      	ldr	r3, [r7, #32]
 80062b8:	4413      	add	r3, r2
 80062ba:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80062be:	685b      	ldr	r3, [r3, #4]
 80062c0:	69fa      	ldr	r2, [r7, #28]
 80062c2:	0151      	lsls	r1, r2, #5
 80062c4:	6a3a      	ldr	r2, [r7, #32]
 80062c6:	440a      	add	r2, r1
 80062c8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80062cc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80062d0:	6053      	str	r3, [r2, #4]
    }

    /* Position management for iso out transaction on split mode */
    if ((hc->ep_type == EP_TYPE_ISOC) && (hc->ep_is_in == 0U))
 80062d2:	68bb      	ldr	r3, [r7, #8]
 80062d4:	7c9b      	ldrb	r3, [r3, #18]
 80062d6:	2b01      	cmp	r3, #1
 80062d8:	d163      	bne.n	80063a2 <USB_HC_StartXfer+0x37e>
 80062da:	68bb      	ldr	r3, [r7, #8]
 80062dc:	78db      	ldrb	r3, [r3, #3]
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d15f      	bne.n	80063a2 <USB_HC_StartXfer+0x37e>
    {
      /* Set data payload position */
      switch (hc->iso_splt_xactPos)
 80062e2:	68bb      	ldr	r3, [r7, #8]
 80062e4:	68db      	ldr	r3, [r3, #12]
 80062e6:	3b01      	subs	r3, #1
 80062e8:	2b03      	cmp	r3, #3
 80062ea:	d859      	bhi.n	80063a0 <USB_HC_StartXfer+0x37c>
 80062ec:	a201      	add	r2, pc, #4	@ (adr r2, 80062f4 <USB_HC_StartXfer+0x2d0>)
 80062ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062f2:	bf00      	nop
 80062f4:	08006305 	.word	0x08006305
 80062f8:	08006327 	.word	0x08006327
 80062fc:	08006349 	.word	0x08006349
 8006300:	0800636b 	.word	0x0800636b
      {
        case HCSPLT_BEGIN:
          /* First data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_1;
 8006304:	69fb      	ldr	r3, [r7, #28]
 8006306:	015a      	lsls	r2, r3, #5
 8006308:	6a3b      	ldr	r3, [r7, #32]
 800630a:	4413      	add	r3, r2
 800630c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006310:	685b      	ldr	r3, [r3, #4]
 8006312:	69fa      	ldr	r2, [r7, #28]
 8006314:	0151      	lsls	r1, r2, #5
 8006316:	6a3a      	ldr	r2, [r7, #32]
 8006318:	440a      	add	r2, r1
 800631a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800631e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006322:	6053      	str	r3, [r2, #4]
          break;
 8006324:	e03d      	b.n	80063a2 <USB_HC_StartXfer+0x37e>

        case HCSPLT_MIDDLE:
          /* Middle data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_Pos;
 8006326:	69fb      	ldr	r3, [r7, #28]
 8006328:	015a      	lsls	r2, r3, #5
 800632a:	6a3b      	ldr	r3, [r7, #32]
 800632c:	4413      	add	r3, r2
 800632e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006332:	685b      	ldr	r3, [r3, #4]
 8006334:	69fa      	ldr	r2, [r7, #28]
 8006336:	0151      	lsls	r1, r2, #5
 8006338:	6a3a      	ldr	r2, [r7, #32]
 800633a:	440a      	add	r2, r1
 800633c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006340:	f043 030e 	orr.w	r3, r3, #14
 8006344:	6053      	str	r3, [r2, #4]
          break;
 8006346:	e02c      	b.n	80063a2 <USB_HC_StartXfer+0x37e>

        case HCSPLT_END:
          /* End data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_0;
 8006348:	69fb      	ldr	r3, [r7, #28]
 800634a:	015a      	lsls	r2, r3, #5
 800634c:	6a3b      	ldr	r3, [r7, #32]
 800634e:	4413      	add	r3, r2
 8006350:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006354:	685b      	ldr	r3, [r3, #4]
 8006356:	69fa      	ldr	r2, [r7, #28]
 8006358:	0151      	lsls	r1, r2, #5
 800635a:	6a3a      	ldr	r2, [r7, #32]
 800635c:	440a      	add	r2, r1
 800635e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006362:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006366:	6053      	str	r3, [r2, #4]
          break;
 8006368:	e01b      	b.n	80063a2 <USB_HC_StartXfer+0x37e>

        case HCSPLT_FULL:
          /* Entire data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS;
 800636a:	69fb      	ldr	r3, [r7, #28]
 800636c:	015a      	lsls	r2, r3, #5
 800636e:	6a3b      	ldr	r3, [r7, #32]
 8006370:	4413      	add	r3, r2
 8006372:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006376:	685b      	ldr	r3, [r3, #4]
 8006378:	69fa      	ldr	r2, [r7, #28]
 800637a:	0151      	lsls	r1, r2, #5
 800637c:	6a3a      	ldr	r2, [r7, #32]
 800637e:	440a      	add	r2, r1
 8006380:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006384:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006388:	6053      	str	r3, [r2, #4]
          break;
 800638a:	e00a      	b.n	80063a2 <USB_HC_StartXfer+0x37e>
    }
  }
  else
  {
    /* Clear Hub Start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 800638c:	69fb      	ldr	r3, [r7, #28]
 800638e:	015a      	lsls	r2, r3, #5
 8006390:	6a3b      	ldr	r3, [r7, #32]
 8006392:	4413      	add	r3, r2
 8006394:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006398:	461a      	mov	r2, r3
 800639a:	2300      	movs	r3, #0
 800639c:	6053      	str	r3, [r2, #4]
 800639e:	e000      	b.n	80063a2 <USB_HC_StartXfer+0x37e>
          break;
 80063a0:	bf00      	nop
  }

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 80063a2:	69fb      	ldr	r3, [r7, #28]
 80063a4:	015a      	lsls	r2, r3, #5
 80063a6:	6a3b      	ldr	r3, [r7, #32]
 80063a8:	4413      	add	r3, r2
 80063aa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80063b2:	693b      	ldr	r3, [r7, #16]
 80063b4:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80063b8:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 80063ba:	68bb      	ldr	r3, [r7, #8]
 80063bc:	78db      	ldrb	r3, [r3, #3]
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d004      	beq.n	80063cc <USB_HC_StartXfer+0x3a8>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 80063c2:	693b      	ldr	r3, [r7, #16]
 80063c4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80063c8:	613b      	str	r3, [r7, #16]
 80063ca:	e003      	b.n	80063d4 <USB_HC_StartXfer+0x3b0>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 80063cc:	693b      	ldr	r3, [r7, #16]
 80063ce:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80063d2:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 80063d4:	693b      	ldr	r3, [r7, #16]
 80063d6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80063da:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 80063dc:	69fb      	ldr	r3, [r7, #28]
 80063de:	015a      	lsls	r2, r3, #5
 80063e0:	6a3b      	ldr	r3, [r7, #32]
 80063e2:	4413      	add	r3, r2
 80063e4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80063e8:	461a      	mov	r2, r3
 80063ea:	693b      	ldr	r3, [r7, #16]
 80063ec:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 80063ee:	79fb      	ldrb	r3, [r7, #7]
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	d003      	beq.n	80063fc <USB_HC_StartXfer+0x3d8>
  {
    return HAL_OK;
 80063f4:	2300      	movs	r3, #0
 80063f6:	e055      	b.n	80064a4 <USB_HC_StartXfer+0x480>
 80063f8:	1ff80000 	.word	0x1ff80000
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U) && (hc->do_csplit == 0U))
 80063fc:	68bb      	ldr	r3, [r7, #8]
 80063fe:	78db      	ldrb	r3, [r3, #3]
 8006400:	2b00      	cmp	r3, #0
 8006402:	d14e      	bne.n	80064a2 <USB_HC_StartXfer+0x47e>
 8006404:	68bb      	ldr	r3, [r7, #8]
 8006406:	6a1b      	ldr	r3, [r3, #32]
 8006408:	2b00      	cmp	r3, #0
 800640a:	d04a      	beq.n	80064a2 <USB_HC_StartXfer+0x47e>
 800640c:	68bb      	ldr	r3, [r7, #8]
 800640e:	79db      	ldrb	r3, [r3, #7]
 8006410:	2b00      	cmp	r3, #0
 8006412:	d146      	bne.n	80064a2 <USB_HC_StartXfer+0x47e>
  {
    switch (hc->ep_type)
 8006414:	68bb      	ldr	r3, [r7, #8]
 8006416:	7c9b      	ldrb	r3, [r3, #18]
 8006418:	2b03      	cmp	r3, #3
 800641a:	d831      	bhi.n	8006480 <USB_HC_StartXfer+0x45c>
 800641c:	a201      	add	r2, pc, #4	@ (adr r2, 8006424 <USB_HC_StartXfer+0x400>)
 800641e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006422:	bf00      	nop
 8006424:	08006435 	.word	0x08006435
 8006428:	08006459 	.word	0x08006459
 800642c:	08006435 	.word	0x08006435
 8006430:	08006459 	.word	0x08006459
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8006434:	68bb      	ldr	r3, [r7, #8]
 8006436:	6a1b      	ldr	r3, [r3, #32]
 8006438:	3303      	adds	r3, #3
 800643a:	089b      	lsrs	r3, r3, #2
 800643c:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 800643e:	8afa      	ldrh	r2, [r7, #22]
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006444:	b29b      	uxth	r3, r3
 8006446:	429a      	cmp	r2, r3
 8006448:	d91c      	bls.n	8006484 <USB_HC_StartXfer+0x460>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	699b      	ldr	r3, [r3, #24]
 800644e:	f043 0220 	orr.w	r2, r3, #32
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	619a      	str	r2, [r3, #24]
        }
        break;
 8006456:	e015      	b.n	8006484 <USB_HC_StartXfer+0x460>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8006458:	68bb      	ldr	r3, [r7, #8]
 800645a:	6a1b      	ldr	r3, [r3, #32]
 800645c:	3303      	adds	r3, #3
 800645e:	089b      	lsrs	r3, r3, #2
 8006460:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 8006462:	8afa      	ldrh	r2, [r7, #22]
 8006464:	6a3b      	ldr	r3, [r7, #32]
 8006466:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800646a:	691b      	ldr	r3, [r3, #16]
 800646c:	b29b      	uxth	r3, r3
 800646e:	429a      	cmp	r2, r3
 8006470:	d90a      	bls.n	8006488 <USB_HC_StartXfer+0x464>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	699b      	ldr	r3, [r3, #24]
 8006476:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	619a      	str	r2, [r3, #24]
        }
        break;
 800647e:	e003      	b.n	8006488 <USB_HC_StartXfer+0x464>

      default:
        break;
 8006480:	bf00      	nop
 8006482:	e002      	b.n	800648a <USB_HC_StartXfer+0x466>
        break;
 8006484:	bf00      	nop
 8006486:	e000      	b.n	800648a <USB_HC_StartXfer+0x466>
        break;
 8006488:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 800648a:	68bb      	ldr	r3, [r7, #8]
 800648c:	6999      	ldr	r1, [r3, #24]
 800648e:	68bb      	ldr	r3, [r7, #8]
 8006490:	785a      	ldrb	r2, [r3, #1]
 8006492:	68bb      	ldr	r3, [r7, #8]
 8006494:	6a1b      	ldr	r3, [r3, #32]
 8006496:	b29b      	uxth	r3, r3
 8006498:	2000      	movs	r0, #0
 800649a:	9000      	str	r0, [sp, #0]
 800649c:	68f8      	ldr	r0, [r7, #12]
 800649e:	f7ff fa2b 	bl	80058f8 <USB_WritePacket>
  }

  return HAL_OK;
 80064a2:	2300      	movs	r3, #0
}
 80064a4:	4618      	mov	r0, r3
 80064a6:	3728      	adds	r7, #40	@ 0x28
 80064a8:	46bd      	mov	sp, r7
 80064aa:	bd80      	pop	{r7, pc}

080064ac <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80064ac:	b480      	push	{r7}
 80064ae:	b085      	sub	sp, #20
 80064b0:	af00      	add	r7, sp, #0
 80064b2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80064be:	695b      	ldr	r3, [r3, #20]
 80064c0:	b29b      	uxth	r3, r3
}
 80064c2:	4618      	mov	r0, r3
 80064c4:	3714      	adds	r7, #20
 80064c6:	46bd      	mov	sp, r7
 80064c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064cc:	4770      	bx	lr

080064ce <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 80064ce:	b480      	push	{r7}
 80064d0:	b089      	sub	sp, #36	@ 0x24
 80064d2:	af00      	add	r7, sp, #0
 80064d4:	6078      	str	r0, [r7, #4]
 80064d6:	460b      	mov	r3, r1
 80064d8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 80064de:	78fb      	ldrb	r3, [r7, #3]
 80064e0:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 80064e2:	2300      	movs	r3, #0
 80064e4:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 80064e6:	69bb      	ldr	r3, [r7, #24]
 80064e8:	015a      	lsls	r2, r3, #5
 80064ea:	69fb      	ldr	r3, [r7, #28]
 80064ec:	4413      	add	r3, r2
 80064ee:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	0c9b      	lsrs	r3, r3, #18
 80064f6:	f003 0303 	and.w	r3, r3, #3
 80064fa:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 80064fc:	69bb      	ldr	r3, [r7, #24]
 80064fe:	015a      	lsls	r2, r3, #5
 8006500:	69fb      	ldr	r3, [r7, #28]
 8006502:	4413      	add	r3, r2
 8006504:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	0fdb      	lsrs	r3, r3, #31
 800650c:	f003 0301 	and.w	r3, r3, #1
 8006510:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 8006512:	69bb      	ldr	r3, [r7, #24]
 8006514:	015a      	lsls	r2, r3, #5
 8006516:	69fb      	ldr	r3, [r7, #28]
 8006518:	4413      	add	r3, r2
 800651a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800651e:	685b      	ldr	r3, [r3, #4]
 8006520:	0fdb      	lsrs	r3, r3, #31
 8006522:	f003 0301 	and.w	r3, r3, #1
 8006526:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	689b      	ldr	r3, [r3, #8]
 800652c:	f003 0320 	and.w	r3, r3, #32
 8006530:	2b20      	cmp	r3, #32
 8006532:	d10d      	bne.n	8006550 <USB_HC_Halt+0x82>
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	2b00      	cmp	r3, #0
 8006538:	d10a      	bne.n	8006550 <USB_HC_Halt+0x82>
 800653a:	693b      	ldr	r3, [r7, #16]
 800653c:	2b00      	cmp	r3, #0
 800653e:	d005      	beq.n	800654c <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 8006540:	697b      	ldr	r3, [r7, #20]
 8006542:	2b01      	cmp	r3, #1
 8006544:	d002      	beq.n	800654c <USB_HC_Halt+0x7e>
 8006546:	697b      	ldr	r3, [r7, #20]
 8006548:	2b03      	cmp	r3, #3
 800654a:	d101      	bne.n	8006550 <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 800654c:	2300      	movs	r3, #0
 800654e:	e0d8      	b.n	8006702 <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8006550:	697b      	ldr	r3, [r7, #20]
 8006552:	2b00      	cmp	r3, #0
 8006554:	d002      	beq.n	800655c <USB_HC_Halt+0x8e>
 8006556:	697b      	ldr	r3, [r7, #20]
 8006558:	2b02      	cmp	r3, #2
 800655a:	d173      	bne.n	8006644 <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800655c:	69bb      	ldr	r3, [r7, #24]
 800655e:	015a      	lsls	r2, r3, #5
 8006560:	69fb      	ldr	r3, [r7, #28]
 8006562:	4413      	add	r3, r2
 8006564:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	69ba      	ldr	r2, [r7, #24]
 800656c:	0151      	lsls	r1, r2, #5
 800656e:	69fa      	ldr	r2, [r7, #28]
 8006570:	440a      	add	r2, r1
 8006572:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006576:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800657a:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	689b      	ldr	r3, [r3, #8]
 8006580:	f003 0320 	and.w	r3, r3, #32
 8006584:	2b00      	cmp	r3, #0
 8006586:	d14a      	bne.n	800661e <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800658c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8006590:	2b00      	cmp	r3, #0
 8006592:	d133      	bne.n	80065fc <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8006594:	69bb      	ldr	r3, [r7, #24]
 8006596:	015a      	lsls	r2, r3, #5
 8006598:	69fb      	ldr	r3, [r7, #28]
 800659a:	4413      	add	r3, r2
 800659c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	69ba      	ldr	r2, [r7, #24]
 80065a4:	0151      	lsls	r1, r2, #5
 80065a6:	69fa      	ldr	r2, [r7, #28]
 80065a8:	440a      	add	r2, r1
 80065aa:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80065ae:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80065b2:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80065b4:	69bb      	ldr	r3, [r7, #24]
 80065b6:	015a      	lsls	r2, r3, #5
 80065b8:	69fb      	ldr	r3, [r7, #28]
 80065ba:	4413      	add	r3, r2
 80065bc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	69ba      	ldr	r2, [r7, #24]
 80065c4:	0151      	lsls	r1, r2, #5
 80065c6:	69fa      	ldr	r2, [r7, #28]
 80065c8:	440a      	add	r2, r1
 80065ca:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80065ce:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80065d2:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 80065d4:	68bb      	ldr	r3, [r7, #8]
 80065d6:	3301      	adds	r3, #1
 80065d8:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 80065da:	68bb      	ldr	r3, [r7, #8]
 80065dc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80065e0:	d82e      	bhi.n	8006640 <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80065e2:	69bb      	ldr	r3, [r7, #24]
 80065e4:	015a      	lsls	r2, r3, #5
 80065e6:	69fb      	ldr	r3, [r7, #28]
 80065e8:	4413      	add	r3, r2
 80065ea:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80065f4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80065f8:	d0ec      	beq.n	80065d4 <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80065fa:	e081      	b.n	8006700 <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80065fc:	69bb      	ldr	r3, [r7, #24]
 80065fe:	015a      	lsls	r2, r3, #5
 8006600:	69fb      	ldr	r3, [r7, #28]
 8006602:	4413      	add	r3, r2
 8006604:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	69ba      	ldr	r2, [r7, #24]
 800660c:	0151      	lsls	r1, r2, #5
 800660e:	69fa      	ldr	r2, [r7, #28]
 8006610:	440a      	add	r2, r1
 8006612:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006616:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800661a:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800661c:	e070      	b.n	8006700 <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800661e:	69bb      	ldr	r3, [r7, #24]
 8006620:	015a      	lsls	r2, r3, #5
 8006622:	69fb      	ldr	r3, [r7, #28]
 8006624:	4413      	add	r3, r2
 8006626:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	69ba      	ldr	r2, [r7, #24]
 800662e:	0151      	lsls	r1, r2, #5
 8006630:	69fa      	ldr	r2, [r7, #28]
 8006632:	440a      	add	r2, r1
 8006634:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006638:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800663c:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800663e:	e05f      	b.n	8006700 <USB_HC_Halt+0x232>
            break;
 8006640:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8006642:	e05d      	b.n	8006700 <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8006644:	69bb      	ldr	r3, [r7, #24]
 8006646:	015a      	lsls	r2, r3, #5
 8006648:	69fb      	ldr	r3, [r7, #28]
 800664a:	4413      	add	r3, r2
 800664c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	69ba      	ldr	r2, [r7, #24]
 8006654:	0151      	lsls	r1, r2, #5
 8006656:	69fa      	ldr	r2, [r7, #28]
 8006658:	440a      	add	r2, r1
 800665a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800665e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006662:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8006664:	69fb      	ldr	r3, [r7, #28]
 8006666:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800666a:	691b      	ldr	r3, [r3, #16]
 800666c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8006670:	2b00      	cmp	r3, #0
 8006672:	d133      	bne.n	80066dc <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8006674:	69bb      	ldr	r3, [r7, #24]
 8006676:	015a      	lsls	r2, r3, #5
 8006678:	69fb      	ldr	r3, [r7, #28]
 800667a:	4413      	add	r3, r2
 800667c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	69ba      	ldr	r2, [r7, #24]
 8006684:	0151      	lsls	r1, r2, #5
 8006686:	69fa      	ldr	r2, [r7, #28]
 8006688:	440a      	add	r2, r1
 800668a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800668e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006692:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8006694:	69bb      	ldr	r3, [r7, #24]
 8006696:	015a      	lsls	r2, r3, #5
 8006698:	69fb      	ldr	r3, [r7, #28]
 800669a:	4413      	add	r3, r2
 800669c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	69ba      	ldr	r2, [r7, #24]
 80066a4:	0151      	lsls	r1, r2, #5
 80066a6:	69fa      	ldr	r2, [r7, #28]
 80066a8:	440a      	add	r2, r1
 80066aa:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80066ae:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80066b2:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 80066b4:	68bb      	ldr	r3, [r7, #8]
 80066b6:	3301      	adds	r3, #1
 80066b8:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 80066ba:	68bb      	ldr	r3, [r7, #8]
 80066bc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80066c0:	d81d      	bhi.n	80066fe <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80066c2:	69bb      	ldr	r3, [r7, #24]
 80066c4:	015a      	lsls	r2, r3, #5
 80066c6:	69fb      	ldr	r3, [r7, #28]
 80066c8:	4413      	add	r3, r2
 80066ca:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80066d4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80066d8:	d0ec      	beq.n	80066b4 <USB_HC_Halt+0x1e6>
 80066da:	e011      	b.n	8006700 <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80066dc:	69bb      	ldr	r3, [r7, #24]
 80066de:	015a      	lsls	r2, r3, #5
 80066e0:	69fb      	ldr	r3, [r7, #28]
 80066e2:	4413      	add	r3, r2
 80066e4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	69ba      	ldr	r2, [r7, #24]
 80066ec:	0151      	lsls	r1, r2, #5
 80066ee:	69fa      	ldr	r2, [r7, #28]
 80066f0:	440a      	add	r2, r1
 80066f2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80066f6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80066fa:	6013      	str	r3, [r2, #0]
 80066fc:	e000      	b.n	8006700 <USB_HC_Halt+0x232>
          break;
 80066fe:	bf00      	nop
    }
  }

  return HAL_OK;
 8006700:	2300      	movs	r3, #0
}
 8006702:	4618      	mov	r0, r3
 8006704:	3724      	adds	r7, #36	@ 0x24
 8006706:	46bd      	mov	sp, r7
 8006708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800670c:	4770      	bx	lr

0800670e <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 800670e:	b580      	push	{r7, lr}
 8006710:	b088      	sub	sp, #32
 8006712:	af00      	add	r7, sp, #0
 8006714:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8006716:	2300      	movs	r3, #0
 8006718:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 800671e:	2300      	movs	r3, #0
 8006720:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8006722:	6878      	ldr	r0, [r7, #4]
 8006724:	f7ff f82b 	bl	800577e <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8006728:	2110      	movs	r1, #16
 800672a:	6878      	ldr	r0, [r7, #4]
 800672c:	f7ff f884 	bl	8005838 <USB_FlushTxFifo>
 8006730:	4603      	mov	r3, r0
 8006732:	2b00      	cmp	r3, #0
 8006734:	d001      	beq.n	800673a <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 8006736:	2301      	movs	r3, #1
 8006738:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800673a:	6878      	ldr	r0, [r7, #4]
 800673c:	f7ff f8ae 	bl	800589c <USB_FlushRxFifo>
 8006740:	4603      	mov	r3, r0
 8006742:	2b00      	cmp	r3, #0
 8006744:	d001      	beq.n	800674a <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 8006746:	2301      	movs	r3, #1
 8006748:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 800674a:	2300      	movs	r3, #0
 800674c:	61bb      	str	r3, [r7, #24]
 800674e:	e01f      	b.n	8006790 <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 8006750:	69bb      	ldr	r3, [r7, #24]
 8006752:	015a      	lsls	r2, r3, #5
 8006754:	697b      	ldr	r3, [r7, #20]
 8006756:	4413      	add	r3, r2
 8006758:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8006760:	693b      	ldr	r3, [r7, #16]
 8006762:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006766:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8006768:	693b      	ldr	r3, [r7, #16]
 800676a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800676e:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8006770:	693b      	ldr	r3, [r7, #16]
 8006772:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006776:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8006778:	69bb      	ldr	r3, [r7, #24]
 800677a:	015a      	lsls	r2, r3, #5
 800677c:	697b      	ldr	r3, [r7, #20]
 800677e:	4413      	add	r3, r2
 8006780:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006784:	461a      	mov	r2, r3
 8006786:	693b      	ldr	r3, [r7, #16]
 8006788:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 800678a:	69bb      	ldr	r3, [r7, #24]
 800678c:	3301      	adds	r3, #1
 800678e:	61bb      	str	r3, [r7, #24]
 8006790:	69bb      	ldr	r3, [r7, #24]
 8006792:	2b0f      	cmp	r3, #15
 8006794:	d9dc      	bls.n	8006750 <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8006796:	2300      	movs	r3, #0
 8006798:	61bb      	str	r3, [r7, #24]
 800679a:	e034      	b.n	8006806 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 800679c:	69bb      	ldr	r3, [r7, #24]
 800679e:	015a      	lsls	r2, r3, #5
 80067a0:	697b      	ldr	r3, [r7, #20]
 80067a2:	4413      	add	r3, r2
 80067a4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 80067ac:	693b      	ldr	r3, [r7, #16]
 80067ae:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80067b2:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 80067b4:	693b      	ldr	r3, [r7, #16]
 80067b6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80067ba:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 80067bc:	693b      	ldr	r3, [r7, #16]
 80067be:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80067c2:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 80067c4:	69bb      	ldr	r3, [r7, #24]
 80067c6:	015a      	lsls	r2, r3, #5
 80067c8:	697b      	ldr	r3, [r7, #20]
 80067ca:	4413      	add	r3, r2
 80067cc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80067d0:	461a      	mov	r2, r3
 80067d2:	693b      	ldr	r3, [r7, #16]
 80067d4:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	3301      	adds	r3, #1
 80067da:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80067e2:	d80c      	bhi.n	80067fe <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80067e4:	69bb      	ldr	r3, [r7, #24]
 80067e6:	015a      	lsls	r2, r3, #5
 80067e8:	697b      	ldr	r3, [r7, #20]
 80067ea:	4413      	add	r3, r2
 80067ec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80067f6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80067fa:	d0ec      	beq.n	80067d6 <USB_StopHost+0xc8>
 80067fc:	e000      	b.n	8006800 <USB_StopHost+0xf2>
        break;
 80067fe:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8006800:	69bb      	ldr	r3, [r7, #24]
 8006802:	3301      	adds	r3, #1
 8006804:	61bb      	str	r3, [r7, #24]
 8006806:	69bb      	ldr	r3, [r7, #24]
 8006808:	2b0f      	cmp	r3, #15
 800680a:	d9c7      	bls.n	800679c <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 800680c:	697b      	ldr	r3, [r7, #20]
 800680e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006812:	461a      	mov	r2, r3
 8006814:	f04f 33ff 	mov.w	r3, #4294967295
 8006818:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	f04f 32ff 	mov.w	r2, #4294967295
 8006820:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 8006822:	6878      	ldr	r0, [r7, #4]
 8006824:	f7fe ff9a 	bl	800575c <USB_EnableGlobalInt>

  return ret;
 8006828:	7ffb      	ldrb	r3, [r7, #31]
}
 800682a:	4618      	mov	r0, r3
 800682c:	3720      	adds	r7, #32
 800682e:	46bd      	mov	sp, r7
 8006830:	bd80      	pop	{r7, pc}

08006832 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 8006832:	b590      	push	{r4, r7, lr}
 8006834:	b089      	sub	sp, #36	@ 0x24
 8006836:	af04      	add	r7, sp, #16
 8006838:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 800683a:	2301      	movs	r3, #1
 800683c:	2202      	movs	r2, #2
 800683e:	2102      	movs	r1, #2
 8006840:	6878      	ldr	r0, [r7, #4]
 8006842:	f000 fcd2 	bl	80071ea <USBH_FindInterface>
 8006846:	4603      	mov	r3, r0
 8006848:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 800684a:	7bfb      	ldrb	r3, [r7, #15]
 800684c:	2bff      	cmp	r3, #255	@ 0xff
 800684e:	d002      	beq.n	8006856 <USBH_CDC_InterfaceInit+0x24>
 8006850:	7bfb      	ldrb	r3, [r7, #15]
 8006852:	2b01      	cmp	r3, #1
 8006854:	d901      	bls.n	800685a <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8006856:	2302      	movs	r3, #2
 8006858:	e13d      	b.n	8006ad6 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 800685a:	7bfb      	ldrb	r3, [r7, #15]
 800685c:	4619      	mov	r1, r3
 800685e:	6878      	ldr	r0, [r7, #4]
 8006860:	f000 fca7 	bl	80071b2 <USBH_SelectInterface>
 8006864:	4603      	mov	r3, r0
 8006866:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 8006868:	7bbb      	ldrb	r3, [r7, #14]
 800686a:	2b00      	cmp	r3, #0
 800686c:	d001      	beq.n	8006872 <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 800686e:	2302      	movs	r3, #2
 8006870:	e131      	b.n	8006ad6 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	f8d3 437c 	ldr.w	r4, [r3, #892]	@ 0x37c
 8006878:	2050      	movs	r0, #80	@ 0x50
 800687a:	f005 fd99 	bl	800c3b0 <malloc>
 800687e:	4603      	mov	r3, r0
 8006880:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8006888:	69db      	ldr	r3, [r3, #28]
 800688a:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 800688c:	68bb      	ldr	r3, [r7, #8]
 800688e:	2b00      	cmp	r3, #0
 8006890:	d101      	bne.n	8006896 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 8006892:	2302      	movs	r3, #2
 8006894:	e11f      	b.n	8006ad6 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 8006896:	2250      	movs	r2, #80	@ 0x50
 8006898:	2100      	movs	r1, #0
 800689a:	68b8      	ldr	r0, [r7, #8]
 800689c:	f005 fe46 	bl	800c52c <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 80068a0:	7bfb      	ldrb	r3, [r7, #15]
 80068a2:	687a      	ldr	r2, [r7, #4]
 80068a4:	211a      	movs	r1, #26
 80068a6:	fb01 f303 	mul.w	r3, r1, r3
 80068aa:	4413      	add	r3, r2
 80068ac:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 80068b0:	781b      	ldrb	r3, [r3, #0]
 80068b2:	b25b      	sxtb	r3, r3
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	da15      	bge.n	80068e4 <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 80068b8:	7bfb      	ldrb	r3, [r7, #15]
 80068ba:	687a      	ldr	r2, [r7, #4]
 80068bc:	211a      	movs	r1, #26
 80068be:	fb01 f303 	mul.w	r3, r1, r3
 80068c2:	4413      	add	r3, r2
 80068c4:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 80068c8:	781a      	ldrb	r2, [r3, #0]
 80068ca:	68bb      	ldr	r3, [r7, #8]
 80068cc:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80068ce:	7bfb      	ldrb	r3, [r7, #15]
 80068d0:	687a      	ldr	r2, [r7, #4]
 80068d2:	211a      	movs	r1, #26
 80068d4:	fb01 f303 	mul.w	r3, r1, r3
 80068d8:	4413      	add	r3, r2
 80068da:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 80068de:	881a      	ldrh	r2, [r3, #0]
 80068e0:	68bb      	ldr	r3, [r7, #8]
 80068e2:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 80068e4:	68bb      	ldr	r3, [r7, #8]
 80068e6:	785b      	ldrb	r3, [r3, #1]
 80068e8:	4619      	mov	r1, r3
 80068ea:	6878      	ldr	r0, [r7, #4]
 80068ec:	f002 fa19 	bl	8008d22 <USBH_AllocPipe>
 80068f0:	4603      	mov	r3, r0
 80068f2:	461a      	mov	r2, r3
 80068f4:	68bb      	ldr	r3, [r7, #8]
 80068f6:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 80068f8:	68bb      	ldr	r3, [r7, #8]
 80068fa:	7819      	ldrb	r1, [r3, #0]
 80068fc:	68bb      	ldr	r3, [r7, #8]
 80068fe:	7858      	ldrb	r0, [r3, #1]
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800690c:	68ba      	ldr	r2, [r7, #8]
 800690e:	8952      	ldrh	r2, [r2, #10]
 8006910:	9202      	str	r2, [sp, #8]
 8006912:	2203      	movs	r2, #3
 8006914:	9201      	str	r2, [sp, #4]
 8006916:	9300      	str	r3, [sp, #0]
 8006918:	4623      	mov	r3, r4
 800691a:	4602      	mov	r2, r0
 800691c:	6878      	ldr	r0, [r7, #4]
 800691e:	f002 f9d1 	bl	8008cc4 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 8006922:	68bb      	ldr	r3, [r7, #8]
 8006924:	781b      	ldrb	r3, [r3, #0]
 8006926:	2200      	movs	r2, #0
 8006928:	4619      	mov	r1, r3
 800692a:	6878      	ldr	r0, [r7, #4]
 800692c:	f005 fcba 	bl	800c2a4 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 8006930:	2300      	movs	r3, #0
 8006932:	2200      	movs	r2, #0
 8006934:	210a      	movs	r1, #10
 8006936:	6878      	ldr	r0, [r7, #4]
 8006938:	f000 fc57 	bl	80071ea <USBH_FindInterface>
 800693c:	4603      	mov	r3, r0
 800693e:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8006940:	7bfb      	ldrb	r3, [r7, #15]
 8006942:	2bff      	cmp	r3, #255	@ 0xff
 8006944:	d002      	beq.n	800694c <USBH_CDC_InterfaceInit+0x11a>
 8006946:	7bfb      	ldrb	r3, [r7, #15]
 8006948:	2b01      	cmp	r3, #1
 800694a:	d901      	bls.n	8006950 <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 800694c:	2302      	movs	r3, #2
 800694e:	e0c2      	b.n	8006ad6 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8006950:	7bfb      	ldrb	r3, [r7, #15]
 8006952:	687a      	ldr	r2, [r7, #4]
 8006954:	211a      	movs	r1, #26
 8006956:	fb01 f303 	mul.w	r3, r1, r3
 800695a:	4413      	add	r3, r2
 800695c:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8006960:	781b      	ldrb	r3, [r3, #0]
 8006962:	b25b      	sxtb	r3, r3
 8006964:	2b00      	cmp	r3, #0
 8006966:	da16      	bge.n	8006996 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8006968:	7bfb      	ldrb	r3, [r7, #15]
 800696a:	687a      	ldr	r2, [r7, #4]
 800696c:	211a      	movs	r1, #26
 800696e:	fb01 f303 	mul.w	r3, r1, r3
 8006972:	4413      	add	r3, r2
 8006974:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8006978:	781a      	ldrb	r2, [r3, #0]
 800697a:	68bb      	ldr	r3, [r7, #8]
 800697c:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800697e:	7bfb      	ldrb	r3, [r7, #15]
 8006980:	687a      	ldr	r2, [r7, #4]
 8006982:	211a      	movs	r1, #26
 8006984:	fb01 f303 	mul.w	r3, r1, r3
 8006988:	4413      	add	r3, r2
 800698a:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800698e:	881a      	ldrh	r2, [r3, #0]
 8006990:	68bb      	ldr	r3, [r7, #8]
 8006992:	835a      	strh	r2, [r3, #26]
 8006994:	e015      	b.n	80069c2 <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8006996:	7bfb      	ldrb	r3, [r7, #15]
 8006998:	687a      	ldr	r2, [r7, #4]
 800699a:	211a      	movs	r1, #26
 800699c:	fb01 f303 	mul.w	r3, r1, r3
 80069a0:	4413      	add	r3, r2
 80069a2:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 80069a6:	781a      	ldrb	r2, [r3, #0]
 80069a8:	68bb      	ldr	r3, [r7, #8]
 80069aa:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80069ac:	7bfb      	ldrb	r3, [r7, #15]
 80069ae:	687a      	ldr	r2, [r7, #4]
 80069b0:	211a      	movs	r1, #26
 80069b2:	fb01 f303 	mul.w	r3, r1, r3
 80069b6:	4413      	add	r3, r2
 80069b8:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 80069bc:	881a      	ldrh	r2, [r3, #0]
 80069be:	68bb      	ldr	r3, [r7, #8]
 80069c0:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 80069c2:	7bfb      	ldrb	r3, [r7, #15]
 80069c4:	687a      	ldr	r2, [r7, #4]
 80069c6:	211a      	movs	r1, #26
 80069c8:	fb01 f303 	mul.w	r3, r1, r3
 80069cc:	4413      	add	r3, r2
 80069ce:	f203 3356 	addw	r3, r3, #854	@ 0x356
 80069d2:	781b      	ldrb	r3, [r3, #0]
 80069d4:	b25b      	sxtb	r3, r3
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	da16      	bge.n	8006a08 <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 80069da:	7bfb      	ldrb	r3, [r7, #15]
 80069dc:	687a      	ldr	r2, [r7, #4]
 80069de:	211a      	movs	r1, #26
 80069e0:	fb01 f303 	mul.w	r3, r1, r3
 80069e4:	4413      	add	r3, r2
 80069e6:	f203 3356 	addw	r3, r3, #854	@ 0x356
 80069ea:	781a      	ldrb	r2, [r3, #0]
 80069ec:	68bb      	ldr	r3, [r7, #8]
 80069ee:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 80069f0:	7bfb      	ldrb	r3, [r7, #15]
 80069f2:	687a      	ldr	r2, [r7, #4]
 80069f4:	211a      	movs	r1, #26
 80069f6:	fb01 f303 	mul.w	r3, r1, r3
 80069fa:	4413      	add	r3, r2
 80069fc:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 8006a00:	881a      	ldrh	r2, [r3, #0]
 8006a02:	68bb      	ldr	r3, [r7, #8]
 8006a04:	835a      	strh	r2, [r3, #26]
 8006a06:	e015      	b.n	8006a34 <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8006a08:	7bfb      	ldrb	r3, [r7, #15]
 8006a0a:	687a      	ldr	r2, [r7, #4]
 8006a0c:	211a      	movs	r1, #26
 8006a0e:	fb01 f303 	mul.w	r3, r1, r3
 8006a12:	4413      	add	r3, r2
 8006a14:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8006a18:	781a      	ldrb	r2, [r3, #0]
 8006a1a:	68bb      	ldr	r3, [r7, #8]
 8006a1c:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8006a1e:	7bfb      	ldrb	r3, [r7, #15]
 8006a20:	687a      	ldr	r2, [r7, #4]
 8006a22:	211a      	movs	r1, #26
 8006a24:	fb01 f303 	mul.w	r3, r1, r3
 8006a28:	4413      	add	r3, r2
 8006a2a:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 8006a2e:	881a      	ldrh	r2, [r3, #0]
 8006a30:	68bb      	ldr	r3, [r7, #8]
 8006a32:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 8006a34:	68bb      	ldr	r3, [r7, #8]
 8006a36:	7b9b      	ldrb	r3, [r3, #14]
 8006a38:	4619      	mov	r1, r3
 8006a3a:	6878      	ldr	r0, [r7, #4]
 8006a3c:	f002 f971 	bl	8008d22 <USBH_AllocPipe>
 8006a40:	4603      	mov	r3, r0
 8006a42:	461a      	mov	r2, r3
 8006a44:	68bb      	ldr	r3, [r7, #8]
 8006a46:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 8006a48:	68bb      	ldr	r3, [r7, #8]
 8006a4a:	7bdb      	ldrb	r3, [r3, #15]
 8006a4c:	4619      	mov	r1, r3
 8006a4e:	6878      	ldr	r0, [r7, #4]
 8006a50:	f002 f967 	bl	8008d22 <USBH_AllocPipe>
 8006a54:	4603      	mov	r3, r0
 8006a56:	461a      	mov	r2, r3
 8006a58:	68bb      	ldr	r3, [r7, #8]
 8006a5a:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 8006a5c:	68bb      	ldr	r3, [r7, #8]
 8006a5e:	7b59      	ldrb	r1, [r3, #13]
 8006a60:	68bb      	ldr	r3, [r7, #8]
 8006a62:	7b98      	ldrb	r0, [r3, #14]
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8006a70:	68ba      	ldr	r2, [r7, #8]
 8006a72:	8b12      	ldrh	r2, [r2, #24]
 8006a74:	9202      	str	r2, [sp, #8]
 8006a76:	2202      	movs	r2, #2
 8006a78:	9201      	str	r2, [sp, #4]
 8006a7a:	9300      	str	r3, [sp, #0]
 8006a7c:	4623      	mov	r3, r4
 8006a7e:	4602      	mov	r2, r0
 8006a80:	6878      	ldr	r0, [r7, #4]
 8006a82:	f002 f91f 	bl	8008cc4 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 8006a86:	68bb      	ldr	r3, [r7, #8]
 8006a88:	7b19      	ldrb	r1, [r3, #12]
 8006a8a:	68bb      	ldr	r3, [r7, #8]
 8006a8c:	7bd8      	ldrb	r0, [r3, #15]
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8006a9a:	68ba      	ldr	r2, [r7, #8]
 8006a9c:	8b52      	ldrh	r2, [r2, #26]
 8006a9e:	9202      	str	r2, [sp, #8]
 8006aa0:	2202      	movs	r2, #2
 8006aa2:	9201      	str	r2, [sp, #4]
 8006aa4:	9300      	str	r3, [sp, #0]
 8006aa6:	4623      	mov	r3, r4
 8006aa8:	4602      	mov	r2, r0
 8006aaa:	6878      	ldr	r0, [r7, #4]
 8006aac:	f002 f90a 	bl	8008cc4 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 8006ab0:	68bb      	ldr	r3, [r7, #8]
 8006ab2:	2200      	movs	r2, #0
 8006ab4:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 8006ab8:	68bb      	ldr	r3, [r7, #8]
 8006aba:	7b5b      	ldrb	r3, [r3, #13]
 8006abc:	2200      	movs	r2, #0
 8006abe:	4619      	mov	r1, r3
 8006ac0:	6878      	ldr	r0, [r7, #4]
 8006ac2:	f005 fbef 	bl	800c2a4 <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 8006ac6:	68bb      	ldr	r3, [r7, #8]
 8006ac8:	7b1b      	ldrb	r3, [r3, #12]
 8006aca:	2200      	movs	r2, #0
 8006acc:	4619      	mov	r1, r3
 8006ace:	6878      	ldr	r0, [r7, #4]
 8006ad0:	f005 fbe8 	bl	800c2a4 <USBH_LL_SetToggle>

  return USBH_OK;
 8006ad4:	2300      	movs	r3, #0
}
 8006ad6:	4618      	mov	r0, r3
 8006ad8:	3714      	adds	r7, #20
 8006ada:	46bd      	mov	sp, r7
 8006adc:	bd90      	pop	{r4, r7, pc}

08006ade <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 8006ade:	b580      	push	{r7, lr}
 8006ae0:	b084      	sub	sp, #16
 8006ae2:	af00      	add	r7, sp, #0
 8006ae4:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8006aec:	69db      	ldr	r3, [r3, #28]
 8006aee:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	781b      	ldrb	r3, [r3, #0]
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	d00e      	beq.n	8006b16 <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	781b      	ldrb	r3, [r3, #0]
 8006afc:	4619      	mov	r1, r3
 8006afe:	6878      	ldr	r0, [r7, #4]
 8006b00:	f002 f8ff 	bl	8008d02 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	781b      	ldrb	r3, [r3, #0]
 8006b08:	4619      	mov	r1, r3
 8006b0a:	6878      	ldr	r0, [r7, #4]
 8006b0c:	f002 f92a 	bl	8008d64 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	2200      	movs	r2, #0
 8006b14:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	7b1b      	ldrb	r3, [r3, #12]
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d00e      	beq.n	8006b3c <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	7b1b      	ldrb	r3, [r3, #12]
 8006b22:	4619      	mov	r1, r3
 8006b24:	6878      	ldr	r0, [r7, #4]
 8006b26:	f002 f8ec 	bl	8008d02 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	7b1b      	ldrb	r3, [r3, #12]
 8006b2e:	4619      	mov	r1, r3
 8006b30:	6878      	ldr	r0, [r7, #4]
 8006b32:	f002 f917 	bl	8008d64 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	2200      	movs	r2, #0
 8006b3a:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	7b5b      	ldrb	r3, [r3, #13]
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	d00e      	beq.n	8006b62 <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	7b5b      	ldrb	r3, [r3, #13]
 8006b48:	4619      	mov	r1, r3
 8006b4a:	6878      	ldr	r0, [r7, #4]
 8006b4c:	f002 f8d9 	bl	8008d02 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	7b5b      	ldrb	r3, [r3, #13]
 8006b54:	4619      	mov	r1, r3
 8006b56:	6878      	ldr	r0, [r7, #4]
 8006b58:	f002 f904 	bl	8008d64 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	2200      	movs	r2, #0
 8006b60:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8006b68:	69db      	ldr	r3, [r3, #28]
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d00b      	beq.n	8006b86 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8006b74:	69db      	ldr	r3, [r3, #28]
 8006b76:	4618      	mov	r0, r3
 8006b78:	f005 fc22 	bl	800c3c0 <free>
    phost->pActiveClass->pData = 0U;
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8006b82:	2200      	movs	r2, #0
 8006b84:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 8006b86:	2300      	movs	r3, #0
}
 8006b88:	4618      	mov	r0, r3
 8006b8a:	3710      	adds	r7, #16
 8006b8c:	46bd      	mov	sp, r7
 8006b8e:	bd80      	pop	{r7, pc}

08006b90 <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 8006b90:	b580      	push	{r7, lr}
 8006b92:	b084      	sub	sp, #16
 8006b94:	af00      	add	r7, sp, #0
 8006b96:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8006b9e:	69db      	ldr	r3, [r3, #28]
 8006ba0:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	3340      	adds	r3, #64	@ 0x40
 8006ba6:	4619      	mov	r1, r3
 8006ba8:	6878      	ldr	r0, [r7, #4]
 8006baa:	f000 f8b2 	bl	8006d12 <GetLineCoding>
 8006bae:	4603      	mov	r3, r0
 8006bb0:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 8006bb2:	7afb      	ldrb	r3, [r7, #11]
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	d105      	bne.n	8006bc4 <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8006bbe:	2102      	movs	r1, #2
 8006bc0:	6878      	ldr	r0, [r7, #4]
 8006bc2:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 8006bc4:	7afb      	ldrb	r3, [r7, #11]
}
 8006bc6:	4618      	mov	r0, r3
 8006bc8:	3710      	adds	r7, #16
 8006bca:	46bd      	mov	sp, r7
 8006bcc:	bd80      	pop	{r7, pc}
	...

08006bd0 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 8006bd0:	b580      	push	{r7, lr}
 8006bd2:	b084      	sub	sp, #16
 8006bd4:	af00      	add	r7, sp, #0
 8006bd6:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 8006bd8:	2301      	movs	r3, #1
 8006bda:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 8006bdc:	2300      	movs	r3, #0
 8006bde:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8006be6:	69db      	ldr	r3, [r3, #28]
 8006be8:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 8006bea:	68bb      	ldr	r3, [r7, #8]
 8006bec:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8006bf0:	2b04      	cmp	r3, #4
 8006bf2:	d877      	bhi.n	8006ce4 <USBH_CDC_Process+0x114>
 8006bf4:	a201      	add	r2, pc, #4	@ (adr r2, 8006bfc <USBH_CDC_Process+0x2c>)
 8006bf6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006bfa:	bf00      	nop
 8006bfc:	08006c11 	.word	0x08006c11
 8006c00:	08006c17 	.word	0x08006c17
 8006c04:	08006c47 	.word	0x08006c47
 8006c08:	08006cbb 	.word	0x08006cbb
 8006c0c:	08006cc9 	.word	0x08006cc9
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 8006c10:	2300      	movs	r3, #0
 8006c12:	73fb      	strb	r3, [r7, #15]
      break;
 8006c14:	e06d      	b.n	8006cf2 <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 8006c16:	68bb      	ldr	r3, [r7, #8]
 8006c18:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006c1a:	4619      	mov	r1, r3
 8006c1c:	6878      	ldr	r0, [r7, #4]
 8006c1e:	f000 f897 	bl	8006d50 <SetLineCoding>
 8006c22:	4603      	mov	r3, r0
 8006c24:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8006c26:	7bbb      	ldrb	r3, [r7, #14]
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	d104      	bne.n	8006c36 <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 8006c2c:	68bb      	ldr	r3, [r7, #8]
 8006c2e:	2202      	movs	r2, #2
 8006c30:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8006c34:	e058      	b.n	8006ce8 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 8006c36:	7bbb      	ldrb	r3, [r7, #14]
 8006c38:	2b01      	cmp	r3, #1
 8006c3a:	d055      	beq.n	8006ce8 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 8006c3c:	68bb      	ldr	r3, [r7, #8]
 8006c3e:	2204      	movs	r2, #4
 8006c40:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 8006c44:	e050      	b.n	8006ce8 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 8006c46:	68bb      	ldr	r3, [r7, #8]
 8006c48:	3340      	adds	r3, #64	@ 0x40
 8006c4a:	4619      	mov	r1, r3
 8006c4c:	6878      	ldr	r0, [r7, #4]
 8006c4e:	f000 f860 	bl	8006d12 <GetLineCoding>
 8006c52:	4603      	mov	r3, r0
 8006c54:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8006c56:	7bbb      	ldrb	r3, [r7, #14]
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	d126      	bne.n	8006caa <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 8006c5c:	68bb      	ldr	r3, [r7, #8]
 8006c5e:	2200      	movs	r2, #0
 8006c60:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8006c64:	68bb      	ldr	r3, [r7, #8]
 8006c66:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 8006c6a:	68bb      	ldr	r3, [r7, #8]
 8006c6c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006c6e:	791b      	ldrb	r3, [r3, #4]
 8006c70:	429a      	cmp	r2, r3
 8006c72:	d13b      	bne.n	8006cec <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8006c74:	68bb      	ldr	r3, [r7, #8]
 8006c76:	f893 2046 	ldrb.w	r2, [r3, #70]	@ 0x46
 8006c7a:	68bb      	ldr	r3, [r7, #8]
 8006c7c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006c7e:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8006c80:	429a      	cmp	r2, r3
 8006c82:	d133      	bne.n	8006cec <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8006c84:	68bb      	ldr	r3, [r7, #8]
 8006c86:	f893 2045 	ldrb.w	r2, [r3, #69]	@ 0x45
 8006c8a:	68bb      	ldr	r3, [r7, #8]
 8006c8c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006c8e:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8006c90:	429a      	cmp	r2, r3
 8006c92:	d12b      	bne.n	8006cec <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 8006c94:	68bb      	ldr	r3, [r7, #8]
 8006c96:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006c98:	68bb      	ldr	r3, [r7, #8]
 8006c9a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006c9c:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8006c9e:	429a      	cmp	r2, r3
 8006ca0:	d124      	bne.n	8006cec <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 8006ca2:	6878      	ldr	r0, [r7, #4]
 8006ca4:	f000 f982 	bl	8006fac <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8006ca8:	e020      	b.n	8006cec <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 8006caa:	7bbb      	ldrb	r3, [r7, #14]
 8006cac:	2b01      	cmp	r3, #1
 8006cae:	d01d      	beq.n	8006cec <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 8006cb0:	68bb      	ldr	r3, [r7, #8]
 8006cb2:	2204      	movs	r2, #4
 8006cb4:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 8006cb8:	e018      	b.n	8006cec <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 8006cba:	6878      	ldr	r0, [r7, #4]
 8006cbc:	f000 f867 	bl	8006d8e <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 8006cc0:	6878      	ldr	r0, [r7, #4]
 8006cc2:	f000 f8f6 	bl	8006eb2 <CDC_ProcessReception>
      break;
 8006cc6:	e014      	b.n	8006cf2 <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 8006cc8:	2100      	movs	r1, #0
 8006cca:	6878      	ldr	r0, [r7, #4]
 8006ccc:	f001 f984 	bl	8007fd8 <USBH_ClrFeature>
 8006cd0:	4603      	mov	r3, r0
 8006cd2:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8006cd4:	7bbb      	ldrb	r3, [r7, #14]
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d10a      	bne.n	8006cf0 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 8006cda:	68bb      	ldr	r3, [r7, #8]
 8006cdc:	2200      	movs	r2, #0
 8006cde:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      }
      break;
 8006ce2:	e005      	b.n	8006cf0 <USBH_CDC_Process+0x120>

    default:
      break;
 8006ce4:	bf00      	nop
 8006ce6:	e004      	b.n	8006cf2 <USBH_CDC_Process+0x122>
      break;
 8006ce8:	bf00      	nop
 8006cea:	e002      	b.n	8006cf2 <USBH_CDC_Process+0x122>
      break;
 8006cec:	bf00      	nop
 8006cee:	e000      	b.n	8006cf2 <USBH_CDC_Process+0x122>
      break;
 8006cf0:	bf00      	nop

  }

  return status;
 8006cf2:	7bfb      	ldrb	r3, [r7, #15]
}
 8006cf4:	4618      	mov	r0, r3
 8006cf6:	3710      	adds	r7, #16
 8006cf8:	46bd      	mov	sp, r7
 8006cfa:	bd80      	pop	{r7, pc}

08006cfc <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 8006cfc:	b480      	push	{r7}
 8006cfe:	b083      	sub	sp, #12
 8006d00:	af00      	add	r7, sp, #0
 8006d02:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 8006d04:	2300      	movs	r3, #0
}
 8006d06:	4618      	mov	r0, r3
 8006d08:	370c      	adds	r7, #12
 8006d0a:	46bd      	mov	sp, r7
 8006d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d10:	4770      	bx	lr

08006d12 <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 8006d12:	b580      	push	{r7, lr}
 8006d14:	b082      	sub	sp, #8
 8006d16:	af00      	add	r7, sp, #0
 8006d18:	6078      	str	r0, [r7, #4]
 8006d1a:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	22a1      	movs	r2, #161	@ 0xa1
 8006d20:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	2221      	movs	r2, #33	@ 0x21
 8006d26:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	2200      	movs	r2, #0
 8006d2c:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	2200      	movs	r2, #0
 8006d32:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	2207      	movs	r2, #7
 8006d38:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8006d3a:	683b      	ldr	r3, [r7, #0]
 8006d3c:	2207      	movs	r2, #7
 8006d3e:	4619      	mov	r1, r3
 8006d40:	6878      	ldr	r0, [r7, #4]
 8006d42:	f001 fc7e 	bl	8008642 <USBH_CtlReq>
 8006d46:	4603      	mov	r3, r0
}
 8006d48:	4618      	mov	r0, r3
 8006d4a:	3708      	adds	r7, #8
 8006d4c:	46bd      	mov	sp, r7
 8006d4e:	bd80      	pop	{r7, pc}

08006d50 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 8006d50:	b580      	push	{r7, lr}
 8006d52:	b082      	sub	sp, #8
 8006d54:	af00      	add	r7, sp, #0
 8006d56:	6078      	str	r0, [r7, #4]
 8006d58:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	2221      	movs	r2, #33	@ 0x21
 8006d5e:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	2220      	movs	r2, #32
 8006d64:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	2200      	movs	r2, #0
 8006d6a:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	2200      	movs	r2, #0
 8006d70:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	2207      	movs	r2, #7
 8006d76:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8006d78:	683b      	ldr	r3, [r7, #0]
 8006d7a:	2207      	movs	r2, #7
 8006d7c:	4619      	mov	r1, r3
 8006d7e:	6878      	ldr	r0, [r7, #4]
 8006d80:	f001 fc5f 	bl	8008642 <USBH_CtlReq>
 8006d84:	4603      	mov	r3, r0
}
 8006d86:	4618      	mov	r0, r3
 8006d88:	3708      	adds	r7, #8
 8006d8a:	46bd      	mov	sp, r7
 8006d8c:	bd80      	pop	{r7, pc}

08006d8e <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 8006d8e:	b580      	push	{r7, lr}
 8006d90:	b086      	sub	sp, #24
 8006d92:	af02      	add	r7, sp, #8
 8006d94:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8006d9c:	69db      	ldr	r3, [r3, #28]
 8006d9e:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8006da0:	2300      	movs	r3, #0
 8006da2:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 8006daa:	2b01      	cmp	r3, #1
 8006dac:	d002      	beq.n	8006db4 <CDC_ProcessTransmission+0x26>
 8006dae:	2b02      	cmp	r3, #2
 8006db0:	d023      	beq.n	8006dfa <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 8006db2:	e07a      	b.n	8006eaa <CDC_ProcessTransmission+0x11c>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006db8:	68fa      	ldr	r2, [r7, #12]
 8006dba:	8b12      	ldrh	r2, [r2, #24]
 8006dbc:	4293      	cmp	r3, r2
 8006dbe:	d90b      	bls.n	8006dd8 <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	69d9      	ldr	r1, [r3, #28]
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	8b1a      	ldrh	r2, [r3, #24]
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	7b5b      	ldrb	r3, [r3, #13]
 8006dcc:	2001      	movs	r0, #1
 8006dce:	9000      	str	r0, [sp, #0]
 8006dd0:	6878      	ldr	r0, [r7, #4]
 8006dd2:	f001 ff34 	bl	8008c3e <USBH_BulkSendData>
 8006dd6:	e00b      	b.n	8006df0 <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        (void)USBH_BulkSendData(phost,
 8006de0:	b29a      	uxth	r2, r3
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	7b5b      	ldrb	r3, [r3, #13]
 8006de6:	2001      	movs	r0, #1
 8006de8:	9000      	str	r0, [sp, #0]
 8006dea:	6878      	ldr	r0, [r7, #4]
 8006dec:	f001 ff27 	bl	8008c3e <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	2202      	movs	r2, #2
 8006df4:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 8006df8:	e057      	b.n	8006eaa <CDC_ProcessTransmission+0x11c>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	7b5b      	ldrb	r3, [r3, #13]
 8006dfe:	4619      	mov	r1, r3
 8006e00:	6878      	ldr	r0, [r7, #4]
 8006e02:	f005 fa25 	bl	800c250 <USBH_LL_GetURBState>
 8006e06:	4603      	mov	r3, r0
 8006e08:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 8006e0a:	7afb      	ldrb	r3, [r7, #11]
 8006e0c:	2b01      	cmp	r3, #1
 8006e0e:	d136      	bne.n	8006e7e <CDC_ProcessTransmission+0xf0>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e14:	68fa      	ldr	r2, [r7, #12]
 8006e16:	8b12      	ldrh	r2, [r2, #24]
 8006e18:	4293      	cmp	r3, r2
 8006e1a:	d90e      	bls.n	8006e3a <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e20:	68fa      	ldr	r2, [r7, #12]
 8006e22:	8b12      	ldrh	r2, [r2, #24]
 8006e24:	1a9a      	subs	r2, r3, r2
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	625a      	str	r2, [r3, #36]	@ 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	69db      	ldr	r3, [r3, #28]
 8006e2e:	68fa      	ldr	r2, [r7, #12]
 8006e30:	8b12      	ldrh	r2, [r2, #24]
 8006e32:	441a      	add	r2, r3
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	61da      	str	r2, [r3, #28]
 8006e38:	e002      	b.n	8006e40 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	2200      	movs	r2, #0
 8006e3e:	625a      	str	r2, [r3, #36]	@ 0x24
        if (CDC_Handle->TxDataLength > 0U)
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	d004      	beq.n	8006e52 <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	2201      	movs	r2, #1
 8006e4c:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
 8006e50:	e006      	b.n	8006e60 <CDC_ProcessTransmission+0xd2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	2200      	movs	r2, #0
 8006e56:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_CDC_TransmitCallback(phost);
 8006e5a:	6878      	ldr	r0, [r7, #4]
 8006e5c:	f000 f892 	bl	8006f84 <USBH_CDC_TransmitCallback>
        phost->os_msg = (uint32_t)USBH_CLASS_EVENT;
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	2204      	movs	r2, #4
 8006e64:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	f503 7178 	add.w	r1, r3, #992	@ 0x3e0
 8006e74:	2300      	movs	r3, #0
 8006e76:	2200      	movs	r2, #0
 8006e78:	f002 f964 	bl	8009144 <osMessageQueuePut>
      break;
 8006e7c:	e014      	b.n	8006ea8 <CDC_ProcessTransmission+0x11a>
        if (URB_Status == USBH_URB_NOTREADY)
 8006e7e:	7afb      	ldrb	r3, [r7, #11]
 8006e80:	2b02      	cmp	r3, #2
 8006e82:	d111      	bne.n	8006ea8 <CDC_ProcessTransmission+0x11a>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	2201      	movs	r2, #1
 8006e88:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          phost->os_msg = (uint32_t)USBH_CLASS_EVENT;
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	2204      	movs	r2, #4
 8006e90:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	f503 7178 	add.w	r1, r3, #992	@ 0x3e0
 8006ea0:	2300      	movs	r3, #0
 8006ea2:	2200      	movs	r2, #0
 8006ea4:	f002 f94e 	bl	8009144 <osMessageQueuePut>
      break;
 8006ea8:	bf00      	nop
  }
}
 8006eaa:	bf00      	nop
 8006eac:	3710      	adds	r7, #16
 8006eae:	46bd      	mov	sp, r7
 8006eb0:	bd80      	pop	{r7, pc}

08006eb2 <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 8006eb2:	b580      	push	{r7, lr}
 8006eb4:	b086      	sub	sp, #24
 8006eb6:	af00      	add	r7, sp, #0
 8006eb8:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8006ec0:	69db      	ldr	r3, [r3, #28]
 8006ec2:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8006ec4:	2300      	movs	r3, #0
 8006ec6:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 8006ec8:	697b      	ldr	r3, [r7, #20]
 8006eca:	f893 304e 	ldrb.w	r3, [r3, #78]	@ 0x4e
 8006ece:	2b03      	cmp	r3, #3
 8006ed0:	d002      	beq.n	8006ed8 <CDC_ProcessReception+0x26>
 8006ed2:	2b04      	cmp	r3, #4
 8006ed4:	d00e      	beq.n	8006ef4 <CDC_ProcessReception+0x42>
#endif
      }
      break;

    default:
      break;
 8006ed6:	e051      	b.n	8006f7c <CDC_ProcessReception+0xca>
      (void)USBH_BulkReceiveData(phost,
 8006ed8:	697b      	ldr	r3, [r7, #20]
 8006eda:	6a19      	ldr	r1, [r3, #32]
 8006edc:	697b      	ldr	r3, [r7, #20]
 8006ede:	8b5a      	ldrh	r2, [r3, #26]
 8006ee0:	697b      	ldr	r3, [r7, #20]
 8006ee2:	7b1b      	ldrb	r3, [r3, #12]
 8006ee4:	6878      	ldr	r0, [r7, #4]
 8006ee6:	f001 fecf 	bl	8008c88 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 8006eea:	697b      	ldr	r3, [r7, #20]
 8006eec:	2204      	movs	r2, #4
 8006eee:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 8006ef2:	e043      	b.n	8006f7c <CDC_ProcessReception+0xca>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 8006ef4:	697b      	ldr	r3, [r7, #20]
 8006ef6:	7b1b      	ldrb	r3, [r3, #12]
 8006ef8:	4619      	mov	r1, r3
 8006efa:	6878      	ldr	r0, [r7, #4]
 8006efc:	f005 f9a8 	bl	800c250 <USBH_LL_GetURBState>
 8006f00:	4603      	mov	r3, r0
 8006f02:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 8006f04:	7cfb      	ldrb	r3, [r7, #19]
 8006f06:	2b01      	cmp	r3, #1
 8006f08:	d137      	bne.n	8006f7a <CDC_ProcessReception+0xc8>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 8006f0a:	697b      	ldr	r3, [r7, #20]
 8006f0c:	7b1b      	ldrb	r3, [r3, #12]
 8006f0e:	4619      	mov	r1, r3
 8006f10:	6878      	ldr	r0, [r7, #4]
 8006f12:	f005 f90b 	bl	800c12c <USBH_LL_GetLastXferSize>
 8006f16:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length == CDC_Handle->DataItf.InEpSize))
 8006f18:	697b      	ldr	r3, [r7, #20]
 8006f1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f1c:	68fa      	ldr	r2, [r7, #12]
 8006f1e:	429a      	cmp	r2, r3
 8006f20:	d016      	beq.n	8006f50 <CDC_ProcessReception+0x9e>
 8006f22:	697b      	ldr	r3, [r7, #20]
 8006f24:	8b5b      	ldrh	r3, [r3, #26]
 8006f26:	461a      	mov	r2, r3
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	4293      	cmp	r3, r2
 8006f2c:	d110      	bne.n	8006f50 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length;
 8006f2e:	697b      	ldr	r3, [r7, #20]
 8006f30:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	1ad2      	subs	r2, r2, r3
 8006f36:	697b      	ldr	r3, [r7, #20]
 8006f38:	629a      	str	r2, [r3, #40]	@ 0x28
          CDC_Handle->pRxData += length;
 8006f3a:	697b      	ldr	r3, [r7, #20]
 8006f3c:	6a1a      	ldr	r2, [r3, #32]
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	441a      	add	r2, r3
 8006f42:	697b      	ldr	r3, [r7, #20]
 8006f44:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 8006f46:	697b      	ldr	r3, [r7, #20]
 8006f48:	2203      	movs	r2, #3
 8006f4a:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
 8006f4e:	e006      	b.n	8006f5e <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 8006f50:	697b      	ldr	r3, [r7, #20]
 8006f52:	2200      	movs	r2, #0
 8006f54:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
          USBH_CDC_ReceiveCallback(phost);
 8006f58:	6878      	ldr	r0, [r7, #4]
 8006f5a:	f000 f81d 	bl	8006f98 <USBH_CDC_ReceiveCallback>
        phost->os_msg = (uint32_t)USBH_CLASS_EVENT;
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	2204      	movs	r2, #4
 8006f62:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	f503 7178 	add.w	r1, r3, #992	@ 0x3e0
 8006f72:	2300      	movs	r3, #0
 8006f74:	2200      	movs	r2, #0
 8006f76:	f002 f8e5 	bl	8009144 <osMessageQueuePut>
      break;
 8006f7a:	bf00      	nop
  }
}
 8006f7c:	bf00      	nop
 8006f7e:	3718      	adds	r7, #24
 8006f80:	46bd      	mov	sp, r7
 8006f82:	bd80      	pop	{r7, pc}

08006f84 <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 8006f84:	b480      	push	{r7}
 8006f86:	b083      	sub	sp, #12
 8006f88:	af00      	add	r7, sp, #0
 8006f8a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8006f8c:	bf00      	nop
 8006f8e:	370c      	adds	r7, #12
 8006f90:	46bd      	mov	sp, r7
 8006f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f96:	4770      	bx	lr

08006f98 <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 8006f98:	b480      	push	{r7}
 8006f9a:	b083      	sub	sp, #12
 8006f9c:	af00      	add	r7, sp, #0
 8006f9e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8006fa0:	bf00      	nop
 8006fa2:	370c      	adds	r7, #12
 8006fa4:	46bd      	mov	sp, r7
 8006fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006faa:	4770      	bx	lr

08006fac <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 8006fac:	b480      	push	{r7}
 8006fae:	b083      	sub	sp, #12
 8006fb0:	af00      	add	r7, sp, #0
 8006fb2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8006fb4:	bf00      	nop
 8006fb6:	370c      	adds	r7, #12
 8006fb8:	46bd      	mov	sp, r7
 8006fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fbe:	4770      	bx	lr

08006fc0 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 8006fc0:	b580      	push	{r7, lr}
 8006fc2:	b084      	sub	sp, #16
 8006fc4:	af00      	add	r7, sp, #0
 8006fc6:	60f8      	str	r0, [r7, #12]
 8006fc8:	60b9      	str	r1, [r7, #8]
 8006fca:	4613      	mov	r3, r2
 8006fcc:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	d101      	bne.n	8006fd8 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 8006fd4:	2302      	movs	r3, #2
 8006fd6:	e044      	b.n	8007062 <USBH_Init+0xa2>
  }

  /* Set DRiver ID */
  phost->id = id;
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	79fa      	ldrb	r2, [r7, #7]
 8006fdc:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	2200      	movs	r2, #0
 8006fe4:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
  phost->ClassNumber = 0U;
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	2200      	movs	r2, #0
 8006fec:	f8c3 2380 	str.w	r2, [r3, #896]	@ 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 8006ff0:	68f8      	ldr	r0, [r7, #12]
 8006ff2:	f000 f841 	bl	8007078 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	2200      	movs	r2, #0
 8006ffa:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_connected = 0U;
 8006ffe:	68fb      	ldr	r3, [r7, #12]
 8007000:	2200      	movs	r2, #0
 8007002:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	2200      	movs	r2, #0
 800700a:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	2200      	movs	r2, #0
 8007012:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 8007016:	68bb      	ldr	r3, [r7, #8]
 8007018:	2b00      	cmp	r3, #0
 800701a:	d003      	beq.n	8007024 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	68ba      	ldr	r2, [r7, #8]
 8007020:	f8c3 23d4 	str.w	r2, [r3, #980]	@ 0x3d4
  phost->thread = osThreadCreate(osThread(USBH_Thread), phost);

#else

  /* Create USB Host Queue */
  phost->os_event = osMessageQueueNew(MSGQUEUE_OBJECTS, sizeof(uint32_t), NULL);
 8007024:	2200      	movs	r2, #0
 8007026:	2104      	movs	r1, #4
 8007028:	2010      	movs	r0, #16
 800702a:	f002 f818 	bl	800905e <osMessageQueueNew>
 800702e:	4602      	mov	r2, r0
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	f8c3 23d8 	str.w	r2, [r3, #984]	@ 0x3d8

  /* Create USB Host Task */
  USBH_Thread_Atrr.name = "USBH_Queue";
 8007036:	4b0d      	ldr	r3, [pc, #52]	@ (800706c <USBH_Init+0xac>)
 8007038:	4a0d      	ldr	r2, [pc, #52]	@ (8007070 <USBH_Init+0xb0>)
 800703a:	601a      	str	r2, [r3, #0]

#if defined (USBH_PROCESS_STACK_SIZE)
  USBH_Thread_Atrr.stack_size = USBH_PROCESS_STACK_SIZE;
 800703c:	4b0b      	ldr	r3, [pc, #44]	@ (800706c <USBH_Init+0xac>)
 800703e:	2280      	movs	r2, #128	@ 0x80
 8007040:	615a      	str	r2, [r3, #20]
#else
  USBH_Thread_Atrr.stack_size = (8U * configMINIMAL_STACK_SIZE);
#endif /* defined (USBH_PROCESS_STACK_SIZE) */

  USBH_Thread_Atrr.priority = USBH_PROCESS_PRIO;
 8007042:	4b0a      	ldr	r3, [pc, #40]	@ (800706c <USBH_Init+0xac>)
 8007044:	2218      	movs	r2, #24
 8007046:	619a      	str	r2, [r3, #24]
  phost->thread = osThreadNew(USBH_Process_OS, phost, &USBH_Thread_Atrr);
 8007048:	4a08      	ldr	r2, [pc, #32]	@ (800706c <USBH_Init+0xac>)
 800704a:	68f9      	ldr	r1, [r7, #12]
 800704c:	4809      	ldr	r0, [pc, #36]	@ (8007074 <USBH_Init+0xb4>)
 800704e:	f001 ff59 	bl	8008f04 <osThreadNew>
 8007052:	4602      	mov	r2, r0
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	f8c3 23dc 	str.w	r2, [r3, #988]	@ 0x3dc

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 800705a:	68f8      	ldr	r0, [r7, #12]
 800705c:	f004 ffb2 	bl	800bfc4 <USBH_LL_Init>

  return USBH_OK;
 8007060:	2300      	movs	r3, #0
}
 8007062:	4618      	mov	r0, r3
 8007064:	3710      	adds	r7, #16
 8007066:	46bd      	mov	sp, r7
 8007068:	bd80      	pop	{r7, pc}
 800706a:	bf00      	nop
 800706c:	20000234 	.word	0x20000234
 8007070:	0800c76c 	.word	0x0800c76c
 8007074:	08007d29 	.word	0x08007d29

08007078 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8007078:	b580      	push	{r7, lr}
 800707a:	b084      	sub	sp, #16
 800707c:	af00      	add	r7, sp, #0
 800707e:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 8007080:	2300      	movs	r3, #0
 8007082:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8007084:	2300      	movs	r3, #0
 8007086:	60fb      	str	r3, [r7, #12]
 8007088:	e009      	b.n	800709e <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 800708a:	687a      	ldr	r2, [r7, #4]
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	33e0      	adds	r3, #224	@ 0xe0
 8007090:	009b      	lsls	r3, r3, #2
 8007092:	4413      	add	r3, r2
 8007094:	2200      	movs	r2, #0
 8007096:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	3301      	adds	r3, #1
 800709c:	60fb      	str	r3, [r7, #12]
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	2b0f      	cmp	r3, #15
 80070a2:	d9f2      	bls.n	800708a <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 80070a4:	2300      	movs	r3, #0
 80070a6:	60fb      	str	r3, [r7, #12]
 80070a8:	e009      	b.n	80070be <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 80070aa:	687a      	ldr	r2, [r7, #4]
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	4413      	add	r3, r2
 80070b0:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 80070b4:	2200      	movs	r2, #0
 80070b6:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	3301      	adds	r3, #1
 80070bc:	60fb      	str	r3, [r7, #12]
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80070c4:	d3f1      	bcc.n	80070aa <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	2200      	movs	r2, #0
 80070ca:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	2200      	movs	r2, #0
 80070d0:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	2201      	movs	r2, #1
 80070d6:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	2200      	movs	r2, #0
 80070dc:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4

  phost->Control.state = CTRL_SETUP;
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	2201      	movs	r2, #1
 80070e4:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	2240      	movs	r2, #64	@ 0x40
 80070ea:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	2200      	movs	r2, #0
 80070f0:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	2200      	movs	r2, #0
 80070f6:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	2201      	movs	r2, #1
 80070fe:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d
  phost->device.RstCnt = 0U;
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	2200      	movs	r2, #0
 8007106:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
  phost->device.EnumCnt = 0U;
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	2200      	movs	r2, #0
 800710e:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	331c      	adds	r3, #28
 8007116:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800711a:	2100      	movs	r1, #0
 800711c:	4618      	mov	r0, r3
 800711e:	f005 fa05 	bl	800c52c <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8007128:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800712c:	2100      	movs	r1, #0
 800712e:	4618      	mov	r0, r3
 8007130:	f005 f9fc 	bl	800c52c <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	f203 3326 	addw	r3, r3, #806	@ 0x326
 800713a:	2212      	movs	r2, #18
 800713c:	2100      	movs	r1, #0
 800713e:	4618      	mov	r0, r3
 8007140:	f005 f9f4 	bl	800c52c <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 800714a:	223e      	movs	r2, #62	@ 0x3e
 800714c:	2100      	movs	r1, #0
 800714e:	4618      	mov	r0, r3
 8007150:	f005 f9ec 	bl	800c52c <memset>

  return USBH_OK;
 8007154:	2300      	movs	r3, #0
}
 8007156:	4618      	mov	r0, r3
 8007158:	3710      	adds	r7, #16
 800715a:	46bd      	mov	sp, r7
 800715c:	bd80      	pop	{r7, pc}

0800715e <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 800715e:	b480      	push	{r7}
 8007160:	b085      	sub	sp, #20
 8007162:	af00      	add	r7, sp, #0
 8007164:	6078      	str	r0, [r7, #4]
 8007166:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 8007168:	2300      	movs	r3, #0
 800716a:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 800716c:	683b      	ldr	r3, [r7, #0]
 800716e:	2b00      	cmp	r3, #0
 8007170:	d016      	beq.n	80071a0 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8007178:	2b00      	cmp	r3, #0
 800717a:	d10e      	bne.n	800719a <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8007182:	1c59      	adds	r1, r3, #1
 8007184:	687a      	ldr	r2, [r7, #4]
 8007186:	f8c2 1380 	str.w	r1, [r2, #896]	@ 0x380
 800718a:	687a      	ldr	r2, [r7, #4]
 800718c:	33de      	adds	r3, #222	@ 0xde
 800718e:	6839      	ldr	r1, [r7, #0]
 8007190:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 8007194:	2300      	movs	r3, #0
 8007196:	73fb      	strb	r3, [r7, #15]
 8007198:	e004      	b.n	80071a4 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 800719a:	2302      	movs	r3, #2
 800719c:	73fb      	strb	r3, [r7, #15]
 800719e:	e001      	b.n	80071a4 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 80071a0:	2302      	movs	r3, #2
 80071a2:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80071a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80071a6:	4618      	mov	r0, r3
 80071a8:	3714      	adds	r7, #20
 80071aa:	46bd      	mov	sp, r7
 80071ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071b0:	4770      	bx	lr

080071b2 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 80071b2:	b480      	push	{r7}
 80071b4:	b085      	sub	sp, #20
 80071b6:	af00      	add	r7, sp, #0
 80071b8:	6078      	str	r0, [r7, #4]
 80071ba:	460b      	mov	r3, r1
 80071bc:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 80071be:	2300      	movs	r3, #0
 80071c0:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 80071c8:	78fa      	ldrb	r2, [r7, #3]
 80071ca:	429a      	cmp	r2, r3
 80071cc:	d204      	bcs.n	80071d8 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	78fa      	ldrb	r2, [r7, #3]
 80071d2:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324
 80071d6:	e001      	b.n	80071dc <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 80071d8:	2302      	movs	r3, #2
 80071da:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80071dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80071de:	4618      	mov	r0, r3
 80071e0:	3714      	adds	r7, #20
 80071e2:	46bd      	mov	sp, r7
 80071e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071e8:	4770      	bx	lr

080071ea <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 80071ea:	b480      	push	{r7}
 80071ec:	b087      	sub	sp, #28
 80071ee:	af00      	add	r7, sp, #0
 80071f0:	6078      	str	r0, [r7, #4]
 80071f2:	4608      	mov	r0, r1
 80071f4:	4611      	mov	r1, r2
 80071f6:	461a      	mov	r2, r3
 80071f8:	4603      	mov	r3, r0
 80071fa:	70fb      	strb	r3, [r7, #3]
 80071fc:	460b      	mov	r3, r1
 80071fe:	70bb      	strb	r3, [r7, #2]
 8007200:	4613      	mov	r3, r2
 8007202:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 8007204:	2300      	movs	r3, #0
 8007206:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 8007208:	2300      	movs	r3, #0
 800720a:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8007212:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8007214:	e025      	b.n	8007262 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 8007216:	7dfb      	ldrb	r3, [r7, #23]
 8007218:	221a      	movs	r2, #26
 800721a:	fb02 f303 	mul.w	r3, r2, r3
 800721e:	3308      	adds	r3, #8
 8007220:	68fa      	ldr	r2, [r7, #12]
 8007222:	4413      	add	r3, r2
 8007224:	3302      	adds	r3, #2
 8007226:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8007228:	693b      	ldr	r3, [r7, #16]
 800722a:	795b      	ldrb	r3, [r3, #5]
 800722c:	78fa      	ldrb	r2, [r7, #3]
 800722e:	429a      	cmp	r2, r3
 8007230:	d002      	beq.n	8007238 <USBH_FindInterface+0x4e>
 8007232:	78fb      	ldrb	r3, [r7, #3]
 8007234:	2bff      	cmp	r3, #255	@ 0xff
 8007236:	d111      	bne.n	800725c <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8007238:	693b      	ldr	r3, [r7, #16]
 800723a:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800723c:	78ba      	ldrb	r2, [r7, #2]
 800723e:	429a      	cmp	r2, r3
 8007240:	d002      	beq.n	8007248 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8007242:	78bb      	ldrb	r3, [r7, #2]
 8007244:	2bff      	cmp	r3, #255	@ 0xff
 8007246:	d109      	bne.n	800725c <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8007248:	693b      	ldr	r3, [r7, #16]
 800724a:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800724c:	787a      	ldrb	r2, [r7, #1]
 800724e:	429a      	cmp	r2, r3
 8007250:	d002      	beq.n	8007258 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8007252:	787b      	ldrb	r3, [r7, #1]
 8007254:	2bff      	cmp	r3, #255	@ 0xff
 8007256:	d101      	bne.n	800725c <USBH_FindInterface+0x72>
    {
      return  if_ix;
 8007258:	7dfb      	ldrb	r3, [r7, #23]
 800725a:	e006      	b.n	800726a <USBH_FindInterface+0x80>
    }
    if_ix++;
 800725c:	7dfb      	ldrb	r3, [r7, #23]
 800725e:	3301      	adds	r3, #1
 8007260:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8007262:	7dfb      	ldrb	r3, [r7, #23]
 8007264:	2b01      	cmp	r3, #1
 8007266:	d9d6      	bls.n	8007216 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 8007268:	23ff      	movs	r3, #255	@ 0xff
}
 800726a:	4618      	mov	r0, r3
 800726c:	371c      	adds	r7, #28
 800726e:	46bd      	mov	sp, r7
 8007270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007274:	4770      	bx	lr

08007276 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 8007276:	b580      	push	{r7, lr}
 8007278:	b082      	sub	sp, #8
 800727a:	af00      	add	r7, sp, #0
 800727c:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 800727e:	6878      	ldr	r0, [r7, #4]
 8007280:	f004 fedc 	bl	800c03c <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 8007284:	2101      	movs	r1, #1
 8007286:	6878      	ldr	r0, [r7, #4]
 8007288:	f004 fff5 	bl	800c276 <USBH_LL_DriverVBUS>

  return USBH_OK;
 800728c:	2300      	movs	r3, #0
}
 800728e:	4618      	mov	r0, r3
 8007290:	3708      	adds	r7, #8
 8007292:	46bd      	mov	sp, r7
 8007294:	bd80      	pop	{r7, pc}
	...

08007298 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Process(USBH_HandleTypeDef *phost)
{
 8007298:	b580      	push	{r7, lr}
 800729a:	b088      	sub	sp, #32
 800729c:	af04      	add	r7, sp, #16
 800729e:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 80072a0:	2302      	movs	r3, #2
 80072a2:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 80072a4:	2300      	movs	r3, #0
 80072a6:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	f893 3321 	ldrb.w	r3, [r3, #801]	@ 0x321
 80072ae:	b2db      	uxtb	r3, r3
 80072b0:	2b01      	cmp	r3, #1
 80072b2:	d102      	bne.n	80072ba <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	2203      	movs	r2, #3
 80072b8:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	781b      	ldrb	r3, [r3, #0]
 80072be:	b2db      	uxtb	r3, r3
 80072c0:	2b0b      	cmp	r3, #11
 80072c2:	f200 8244 	bhi.w	800774e <USBH_Process+0x4b6>
 80072c6:	a201      	add	r2, pc, #4	@ (adr r2, 80072cc <USBH_Process+0x34>)
 80072c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80072cc:	080072fd 	.word	0x080072fd
 80072d0:	0800734b 	.word	0x0800734b
 80072d4:	080073cf 	.word	0x080073cf
 80072d8:	080076cd 	.word	0x080076cd
 80072dc:	0800774f 	.word	0x0800774f
 80072e0:	0800748b 	.word	0x0800748b
 80072e4:	08007657 	.word	0x08007657
 80072e8:	080074dd 	.word	0x080074dd
 80072ec:	08007519 	.word	0x08007519
 80072f0:	08007551 	.word	0x08007551
 80072f4:	080075af 	.word	0x080075af
 80072f8:	080076b5 	.word	0x080076b5
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 8007302:	b2db      	uxtb	r3, r3
 8007304:	2b00      	cmp	r3, #0
 8007306:	f000 8224 	beq.w	8007752 <USBH_Process+0x4ba>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	2201      	movs	r2, #1
 800730e:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 8007310:	20c8      	movs	r0, #200	@ 0xc8
 8007312:	f004 fffa 	bl	800c30a <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 8007316:	6878      	ldr	r0, [r7, #4]
 8007318:	f004 feed 	bl	800c0f6 <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	2200      	movs	r2, #0
 8007320:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
        phost->Timeout = 0U;
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	2200      	movs	r2, #0
 8007328:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	2201      	movs	r2, #1
 8007330:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	f503 7178 	add.w	r1, r3, #992	@ 0x3e0
 8007340:	2300      	movs	r3, #0
 8007342:	2200      	movs	r2, #0
 8007344:	f001 fefe 	bl	8009144 <osMessageQueuePut>
#endif
#endif
      }
      break;
 8007348:	e203      	b.n	8007752 <USBH_Process+0x4ba>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	f893 3323 	ldrb.w	r3, [r3, #803]	@ 0x323
 8007350:	2b01      	cmp	r3, #1
 8007352:	d107      	bne.n	8007364 <USBH_Process+0xcc>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	2200      	movs	r2, #0
 8007358:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	2202      	movs	r2, #2
 8007360:	701a      	strb	r2, [r3, #0]
 8007362:	e025      	b.n	80073b0 <USBH_Process+0x118>
      }
      else
      {
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 800736a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800736e:	d914      	bls.n	800739a <USBH_Process+0x102>
        {
          phost->device.RstCnt++;
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8007376:	3301      	adds	r3, #1
 8007378:	b2da      	uxtb	r2, r3
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
          if (phost->device.RstCnt > 3U)
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8007386:	2b03      	cmp	r3, #3
 8007388:	d903      	bls.n	8007392 <USBH_Process+0xfa>
          {
            /* Buggy Device can't complete reset */
            USBH_UsrLog("USB Reset Failed, Please unplug the Device.");
            phost->gState = HOST_ABORT_STATE;
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	220d      	movs	r2, #13
 800738e:	701a      	strb	r2, [r3, #0]
 8007390:	e00e      	b.n	80073b0 <USBH_Process+0x118>
          }
          else
          {
            phost->gState = HOST_IDLE;
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	2200      	movs	r2, #0
 8007396:	701a      	strb	r2, [r3, #0]
 8007398:	e00a      	b.n	80073b0 <USBH_Process+0x118>
          }
        }
        else
        {
          phost->Timeout += 10U;
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 80073a0:	f103 020a 	add.w	r2, r3, #10
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
          USBH_Delay(10U);
 80073aa:	200a      	movs	r0, #10
 80073ac:	f004 ffad 	bl	800c30a <USBH_Delay>
        }
      }
#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	2201      	movs	r2, #1
 80073b4:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	f503 7178 	add.w	r1, r3, #992	@ 0x3e0
 80073c4:	2300      	movs	r3, #0
 80073c6:	2200      	movs	r2, #0
 80073c8:	f001 febc 	bl	8009144 <osMessageQueuePut>
#endif
#endif
      break;
 80073cc:	e1c8      	b.n	8007760 <USBH_Process+0x4c8>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80073d4:	2b00      	cmp	r3, #0
 80073d6:	d005      	beq.n	80073e4 <USBH_Process+0x14c>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80073de:	2104      	movs	r1, #4
 80073e0:	6878      	ldr	r0, [r7, #4]
 80073e2:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 80073e4:	2064      	movs	r0, #100	@ 0x64
 80073e6:	f004 ff90 	bl	800c30a <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 80073ea:	6878      	ldr	r0, [r7, #4]
 80073ec:	f004 fe5c 	bl	800c0a8 <USBH_LL_GetSpeed>
 80073f0:	4603      	mov	r3, r0
 80073f2:	461a      	mov	r2, r3
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d

      phost->gState = HOST_ENUMERATION;
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	2205      	movs	r2, #5
 80073fe:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 8007400:	2100      	movs	r1, #0
 8007402:	6878      	ldr	r0, [r7, #4]
 8007404:	f001 fc8d 	bl	8008d22 <USBH_AllocPipe>
 8007408:	4603      	mov	r3, r0
 800740a:	461a      	mov	r2, r3
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 8007410:	2180      	movs	r1, #128	@ 0x80
 8007412:	6878      	ldr	r0, [r7, #4]
 8007414:	f001 fc85 	bl	8008d22 <USBH_AllocPipe>
 8007418:	4603      	mov	r3, r0
 800741a:	461a      	mov	r2, r3
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	7919      	ldrb	r1, [r3, #4]
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8007430:	687a      	ldr	r2, [r7, #4]
 8007432:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8007434:	9202      	str	r2, [sp, #8]
 8007436:	2200      	movs	r2, #0
 8007438:	9201      	str	r2, [sp, #4]
 800743a:	9300      	str	r3, [sp, #0]
 800743c:	4603      	mov	r3, r0
 800743e:	2280      	movs	r2, #128	@ 0x80
 8007440:	6878      	ldr	r0, [r7, #4]
 8007442:	f001 fc3f 	bl	8008cc4 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	7959      	ldrb	r1, [r3, #5]
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8007456:	687a      	ldr	r2, [r7, #4]
 8007458:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800745a:	9202      	str	r2, [sp, #8]
 800745c:	2200      	movs	r2, #0
 800745e:	9201      	str	r2, [sp, #4]
 8007460:	9300      	str	r3, [sp, #0]
 8007462:	4603      	mov	r3, r0
 8007464:	2200      	movs	r2, #0
 8007466:	6878      	ldr	r0, [r7, #4]
 8007468:	f001 fc2c 	bl	8008cc4 <USBH_OpenPipe>

#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	2201      	movs	r2, #1
 8007470:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	f503 7178 	add.w	r1, r3, #992	@ 0x3e0
 8007480:	2300      	movs	r3, #0
 8007482:	2200      	movs	r2, #0
 8007484:	f001 fe5e 	bl	8009144 <osMessageQueuePut>
#endif
#endif
      break;
 8007488:	e16a      	b.n	8007760 <USBH_Process+0x4c8>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 800748a:	6878      	ldr	r0, [r7, #4]
 800748c:	f000 f96e 	bl	800776c <USBH_HandleEnum>
 8007490:	4603      	mov	r3, r0
 8007492:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 8007494:	7bbb      	ldrb	r3, [r7, #14]
 8007496:	b2db      	uxtb	r3, r3
 8007498:	2b00      	cmp	r3, #0
 800749a:	f040 815c 	bne.w	8007756 <USBH_Process+0x4be>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	2200      	movs	r2, #0
 80074a2:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	f893 3337 	ldrb.w	r3, [r3, #823]	@ 0x337
 80074ac:	2b01      	cmp	r3, #1
 80074ae:	d103      	bne.n	80074b8 <USBH_Process+0x220>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	2208      	movs	r2, #8
 80074b4:	701a      	strb	r2, [r3, #0]
 80074b6:	e002      	b.n	80074be <USBH_Process+0x226>
        }
        else
        {
          phost->gState = HOST_INPUT;
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	2207      	movs	r2, #7
 80074bc:	701a      	strb	r2, [r3, #0]
        }
#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	2205      	movs	r2, #5
 80074c2:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	f503 7178 	add.w	r1, r3, #992	@ 0x3e0
 80074d2:	2300      	movs	r3, #0
 80074d4:	2200      	movs	r2, #0
 80074d6:	f001 fe35 	bl	8009144 <osMessageQueuePut>
#endif
#endif
      }
      break;
 80074da:	e13c      	b.n	8007756 <USBH_Process+0x4be>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	f000 8139 	beq.w	800775a <USBH_Process+0x4c2>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80074ee:	2101      	movs	r1, #1
 80074f0:	6878      	ldr	r0, [r7, #4]
 80074f2:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	2208      	movs	r2, #8
 80074f8:	701a      	strb	r2, [r3, #0]

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	2205      	movs	r2, #5
 80074fe:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	f503 7178 	add.w	r1, r3, #992	@ 0x3e0
 800750e:	2300      	movs	r3, #0
 8007510:	2200      	movs	r2, #0
 8007512:	f001 fe17 	bl	8009144 <osMessageQueuePut>
#endif
#endif
      }
    }
    break;
 8007516:	e120      	b.n	800775a <USBH_Process+0x4c2>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	f893 333d 	ldrb.w	r3, [r3, #829]	@ 0x33d
 800751e:	4619      	mov	r1, r3
 8007520:	6878      	ldr	r0, [r7, #4]
 8007522:	f000 fd12 	bl	8007f4a <USBH_SetCfg>
 8007526:	4603      	mov	r3, r0
 8007528:	2b00      	cmp	r3, #0
 800752a:	d102      	bne.n	8007532 <USBH_Process+0x29a>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	2209      	movs	r2, #9
 8007530:	701a      	strb	r2, [r3, #0]
        USBH_UsrLog("Default configuration set.");
      }

#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	2201      	movs	r2, #1
 8007536:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	f503 7178 	add.w	r1, r3, #992	@ 0x3e0
 8007546:	2300      	movs	r3, #0
 8007548:	2200      	movs	r2, #0
 800754a:	f001 fdfb 	bl	8009144 <osMessageQueuePut>
#endif
#endif
      break;
 800754e:	e107      	b.n	8007760 <USBH_Process+0x4c8>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	f893 333f 	ldrb.w	r3, [r3, #831]	@ 0x33f
 8007556:	f003 0320 	and.w	r3, r3, #32
 800755a:	2b00      	cmp	r3, #0
 800755c:	d015      	beq.n	800758a <USBH_Process+0x2f2>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 800755e:	2101      	movs	r1, #1
 8007560:	6878      	ldr	r0, [r7, #4]
 8007562:	f000 fd15 	bl	8007f90 <USBH_SetFeature>
 8007566:	4603      	mov	r3, r0
 8007568:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800756a:	7bbb      	ldrb	r3, [r7, #14]
 800756c:	b2db      	uxtb	r3, r3
 800756e:	2b00      	cmp	r3, #0
 8007570:	d103      	bne.n	800757a <USBH_Process+0x2e2>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	220a      	movs	r2, #10
 8007576:	701a      	strb	r2, [r3, #0]
 8007578:	e00a      	b.n	8007590 <USBH_Process+0x2f8>
        }
        else if (status == USBH_NOT_SUPPORTED)
 800757a:	7bbb      	ldrb	r3, [r7, #14]
 800757c:	b2db      	uxtb	r3, r3
 800757e:	2b03      	cmp	r3, #3
 8007580:	d106      	bne.n	8007590 <USBH_Process+0x2f8>
        {
          USBH_UsrLog("Remote wakeup not supported by the device");
          phost->gState = HOST_CHECK_CLASS;
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	220a      	movs	r2, #10
 8007586:	701a      	strb	r2, [r3, #0]
 8007588:	e002      	b.n	8007590 <USBH_Process+0x2f8>
          /* .. */
        }
      }
      else
      {
        phost->gState = HOST_CHECK_CLASS;
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	220a      	movs	r2, #10
 800758e:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	2201      	movs	r2, #1
 8007594:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	f503 7178 	add.w	r1, r3, #992	@ 0x3e0
 80075a4:	2300      	movs	r3, #0
 80075a6:	2200      	movs	r2, #0
 80075a8:	f001 fdcc 	bl	8009144 <osMessageQueuePut>
#endif
#endif
      break;
 80075ac:	e0d8      	b.n	8007760 <USBH_Process+0x4c8>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	d03f      	beq.n	8007638 <USBH_Process+0x3a0>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	2200      	movs	r2, #0
 80075bc:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 80075c0:	2300      	movs	r3, #0
 80075c2:	73fb      	strb	r3, [r7, #15]
 80075c4:	e016      	b.n	80075f4 <USBH_Process+0x35c>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 80075c6:	7bfa      	ldrb	r2, [r7, #15]
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	32de      	adds	r2, #222	@ 0xde
 80075cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80075d0:	791a      	ldrb	r2, [r3, #4]
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	f893 3347 	ldrb.w	r3, [r3, #839]	@ 0x347
 80075d8:	429a      	cmp	r2, r3
 80075da:	d108      	bne.n	80075ee <USBH_Process+0x356>
          {
            phost->pActiveClass = phost->pClass[idx];
 80075dc:	7bfa      	ldrb	r2, [r7, #15]
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	32de      	adds	r2, #222	@ 0xde
 80075e2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
            break;
 80075ec:	e005      	b.n	80075fa <USBH_Process+0x362>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 80075ee:	7bfb      	ldrb	r3, [r7, #15]
 80075f0:	3301      	adds	r3, #1
 80075f2:	73fb      	strb	r3, [r7, #15]
 80075f4:	7bfb      	ldrb	r3, [r7, #15]
 80075f6:	2b00      	cmp	r3, #0
 80075f8:	d0e5      	beq.n	80075c6 <USBH_Process+0x32e>
          }
        }

        if (phost->pActiveClass != NULL)
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007600:	2b00      	cmp	r3, #0
 8007602:	d016      	beq.n	8007632 <USBH_Process+0x39a>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800760a:	689b      	ldr	r3, [r3, #8]
 800760c:	6878      	ldr	r0, [r7, #4]
 800760e:	4798      	blx	r3
 8007610:	4603      	mov	r3, r0
 8007612:	2b00      	cmp	r3, #0
 8007614:	d109      	bne.n	800762a <USBH_Process+0x392>
          {
            phost->gState = HOST_CLASS_REQUEST;
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	2206      	movs	r2, #6
 800761a:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8007622:	2103      	movs	r1, #3
 8007624:	6878      	ldr	r0, [r7, #4]
 8007626:	4798      	blx	r3
 8007628:	e006      	b.n	8007638 <USBH_Process+0x3a0>
          }
          else
          {
            phost->gState = HOST_ABORT_STATE;
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	220d      	movs	r2, #13
 800762e:	701a      	strb	r2, [r3, #0]
 8007630:	e002      	b.n	8007638 <USBH_Process+0x3a0>
            USBH_UsrLog("Device not supporting %s class.", phost->pActiveClass->Name);
          }
        }
        else
        {
          phost->gState = HOST_ABORT_STATE;
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	220d      	movs	r2, #13
 8007636:	701a      	strb	r2, [r3, #0]
          USBH_UsrLog("No registered class for this device.");
        }
      }

#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	2205      	movs	r2, #5
 800763c:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	f503 7178 	add.w	r1, r3, #992	@ 0x3e0
 800764c:	2300      	movs	r3, #0
 800764e:	2200      	movs	r2, #0
 8007650:	f001 fd78 	bl	8009144 <osMessageQueuePut>
#endif
#endif
      break;
 8007654:	e084      	b.n	8007760 <USBH_Process+0x4c8>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800765c:	2b00      	cmp	r3, #0
 800765e:	d017      	beq.n	8007690 <USBH_Process+0x3f8>
      {
        status = phost->pActiveClass->Requests(phost);
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007666:	691b      	ldr	r3, [r3, #16]
 8007668:	6878      	ldr	r0, [r7, #4]
 800766a:	4798      	blx	r3
 800766c:	4603      	mov	r3, r0
 800766e:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8007670:	7bbb      	ldrb	r3, [r7, #14]
 8007672:	b2db      	uxtb	r3, r3
 8007674:	2b00      	cmp	r3, #0
 8007676:	d103      	bne.n	8007680 <USBH_Process+0x3e8>
        {
          phost->gState = HOST_CLASS;
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	220b      	movs	r2, #11
 800767c:	701a      	strb	r2, [r3, #0]
 800767e:	e00a      	b.n	8007696 <USBH_Process+0x3fe>
        }
        else if (status == USBH_FAIL)
 8007680:	7bbb      	ldrb	r3, [r7, #14]
 8007682:	b2db      	uxtb	r3, r3
 8007684:	2b02      	cmp	r3, #2
 8007686:	d106      	bne.n	8007696 <USBH_Process+0x3fe>
        {
          phost->gState = HOST_ABORT_STATE;
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	220d      	movs	r2, #13
 800768c:	701a      	strb	r2, [r3, #0]
 800768e:	e002      	b.n	8007696 <USBH_Process+0x3fe>
          /* .. */
        }
      }
      else
      {
        phost->gState = HOST_ABORT_STATE;
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	220d      	movs	r2, #13
 8007694:	701a      	strb	r2, [r3, #0]
        USBH_ErrLog("Invalid Class Driver.");
      }
#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	2205      	movs	r2, #5
 800769a:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	f503 7178 	add.w	r1, r3, #992	@ 0x3e0
 80076aa:	2300      	movs	r3, #0
 80076ac:	2200      	movs	r2, #0
 80076ae:	f001 fd49 	bl	8009144 <osMessageQueuePut>
#endif
#endif
      break;
 80076b2:	e055      	b.n	8007760 <USBH_Process+0x4c8>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	d04f      	beq.n	800775e <USBH_Process+0x4c6>
      {
        phost->pActiveClass->BgndProcess(phost);
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80076c4:	695b      	ldr	r3, [r3, #20]
 80076c6:	6878      	ldr	r0, [r7, #4]
 80076c8:	4798      	blx	r3
      }
      break;
 80076ca:	e048      	b.n	800775e <USBH_Process+0x4c6>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	2200      	movs	r2, #0
 80076d0:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

      (void)DeInitStateMachine(phost);
 80076d4:	6878      	ldr	r0, [r7, #4]
 80076d6:	f7ff fccf 	bl	8007078 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	d009      	beq.n	80076f8 <USBH_Process+0x460>
      {
        phost->pActiveClass->DeInit(phost);
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80076ea:	68db      	ldr	r3, [r3, #12]
 80076ec:	6878      	ldr	r0, [r7, #4]
 80076ee:	4798      	blx	r3
        phost->pActiveClass = NULL;
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	2200      	movs	r2, #0
 80076f4:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
      }

      if (phost->pUser != NULL)
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80076fe:	2b00      	cmp	r3, #0
 8007700:	d005      	beq.n	800770e <USBH_Process+0x476>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8007708:	2105      	movs	r1, #5
 800770a:	6878      	ldr	r0, [r7, #4]
 800770c:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 8007714:	b2db      	uxtb	r3, r3
 8007716:	2b01      	cmp	r3, #1
 8007718:	d107      	bne.n	800772a <USBH_Process+0x492>
      {
        phost->device.is_ReEnumerated = 0U;
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	2200      	movs	r2, #0
 800771e:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 8007722:	6878      	ldr	r0, [r7, #4]
 8007724:	f7ff fda7 	bl	8007276 <USBH_Start>
 8007728:	e002      	b.n	8007730 <USBH_Process+0x498>
      }
      else
      {
        /* Device Disconnection Completed, start USB Driver */
        (void)USBH_LL_Start(phost);
 800772a:	6878      	ldr	r0, [r7, #4]
 800772c:	f004 fc86 	bl	800c03c <USBH_LL_Start>
      }

#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	2201      	movs	r2, #1
 8007734:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	f503 7178 	add.w	r1, r3, #992	@ 0x3e0
 8007744:	2300      	movs	r3, #0
 8007746:	2200      	movs	r2, #0
 8007748:	f001 fcfc 	bl	8009144 <osMessageQueuePut>
#endif
#endif
      break;
 800774c:	e008      	b.n	8007760 <USBH_Process+0x4c8>

    case HOST_ABORT_STATE:
    default :
      break;
 800774e:	bf00      	nop
 8007750:	e006      	b.n	8007760 <USBH_Process+0x4c8>
      break;
 8007752:	bf00      	nop
 8007754:	e004      	b.n	8007760 <USBH_Process+0x4c8>
      break;
 8007756:	bf00      	nop
 8007758:	e002      	b.n	8007760 <USBH_Process+0x4c8>
    break;
 800775a:	bf00      	nop
 800775c:	e000      	b.n	8007760 <USBH_Process+0x4c8>
      break;
 800775e:	bf00      	nop
  }
  return USBH_OK;
 8007760:	2300      	movs	r3, #0
}
 8007762:	4618      	mov	r0, r3
 8007764:	3710      	adds	r7, #16
 8007766:	46bd      	mov	sp, r7
 8007768:	bd80      	pop	{r7, pc}
 800776a:	bf00      	nop

0800776c <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 800776c:	b580      	push	{r7, lr}
 800776e:	b088      	sub	sp, #32
 8007770:	af04      	add	r7, sp, #16
 8007772:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8007774:	2301      	movs	r3, #1
 8007776:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 8007778:	2301      	movs	r3, #1
 800777a:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	785b      	ldrb	r3, [r3, #1]
 8007780:	2b07      	cmp	r3, #7
 8007782:	f200 8204 	bhi.w	8007b8e <USBH_HandleEnum+0x422>
 8007786:	a201      	add	r2, pc, #4	@ (adr r2, 800778c <USBH_HandleEnum+0x20>)
 8007788:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800778c:	080077ad 	.word	0x080077ad
 8007790:	08007867 	.word	0x08007867
 8007794:	080078d1 	.word	0x080078d1
 8007798:	0800795b 	.word	0x0800795b
 800779c:	080079c5 	.word	0x080079c5
 80077a0:	08007a35 	.word	0x08007a35
 80077a4:	08007ad1 	.word	0x08007ad1
 80077a8:	08007b4f 	.word	0x08007b4f
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 80077ac:	2108      	movs	r1, #8
 80077ae:	6878      	ldr	r0, [r7, #4]
 80077b0:	f000 fae8 	bl	8007d84 <USBH_Get_DevDesc>
 80077b4:	4603      	mov	r3, r0
 80077b6:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80077b8:	7bbb      	ldrb	r3, [r7, #14]
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	d12e      	bne.n	800781c <USBH_HandleEnum+0xb0>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	f893 232d 	ldrb.w	r2, [r3, #813]	@ 0x32d
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	2201      	movs	r2, #1
 80077cc:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	7919      	ldrb	r1, [r3, #4]
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 80077de:	687a      	ldr	r2, [r7, #4]
 80077e0:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 80077e2:	9202      	str	r2, [sp, #8]
 80077e4:	2200      	movs	r2, #0
 80077e6:	9201      	str	r2, [sp, #4]
 80077e8:	9300      	str	r3, [sp, #0]
 80077ea:	4603      	mov	r3, r0
 80077ec:	2280      	movs	r2, #128	@ 0x80
 80077ee:	6878      	ldr	r0, [r7, #4]
 80077f0:	f001 fa68 	bl	8008cc4 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	7959      	ldrb	r1, [r3, #5]
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8007804:	687a      	ldr	r2, [r7, #4]
 8007806:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8007808:	9202      	str	r2, [sp, #8]
 800780a:	2200      	movs	r2, #0
 800780c:	9201      	str	r2, [sp, #4]
 800780e:	9300      	str	r3, [sp, #0]
 8007810:	4603      	mov	r3, r0
 8007812:	2200      	movs	r2, #0
 8007814:	6878      	ldr	r0, [r7, #4]
 8007816:	f001 fa55 	bl	8008cc4 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800781a:	e1ba      	b.n	8007b92 <USBH_HandleEnum+0x426>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800781c:	7bbb      	ldrb	r3, [r7, #14]
 800781e:	2b03      	cmp	r3, #3
 8007820:	f040 81b7 	bne.w	8007b92 <USBH_HandleEnum+0x426>
        phost->device.EnumCnt++;
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800782a:	3301      	adds	r3, #1
 800782c:	b2da      	uxtb	r2, r3
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800783a:	2b03      	cmp	r3, #3
 800783c:	d903      	bls.n	8007846 <USBH_HandleEnum+0xda>
          phost->gState = HOST_ABORT_STATE;
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	220d      	movs	r2, #13
 8007842:	701a      	strb	r2, [r3, #0]
      break;
 8007844:	e1a5      	b.n	8007b92 <USBH_HandleEnum+0x426>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	795b      	ldrb	r3, [r3, #5]
 800784a:	4619      	mov	r1, r3
 800784c:	6878      	ldr	r0, [r7, #4]
 800784e:	f001 fa89 	bl	8008d64 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	791b      	ldrb	r3, [r3, #4]
 8007856:	4619      	mov	r1, r3
 8007858:	6878      	ldr	r0, [r7, #4]
 800785a:	f001 fa83 	bl	8008d64 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	2200      	movs	r2, #0
 8007862:	701a      	strb	r2, [r3, #0]
      break;
 8007864:	e195      	b.n	8007b92 <USBH_HandleEnum+0x426>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 8007866:	2112      	movs	r1, #18
 8007868:	6878      	ldr	r0, [r7, #4]
 800786a:	f000 fa8b 	bl	8007d84 <USBH_Get_DevDesc>
 800786e:	4603      	mov	r3, r0
 8007870:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8007872:	7bbb      	ldrb	r3, [r7, #14]
 8007874:	2b00      	cmp	r3, #0
 8007876:	d103      	bne.n	8007880 <USBH_HandleEnum+0x114>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	2202      	movs	r2, #2
 800787c:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800787e:	e18a      	b.n	8007b96 <USBH_HandleEnum+0x42a>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007880:	7bbb      	ldrb	r3, [r7, #14]
 8007882:	2b03      	cmp	r3, #3
 8007884:	f040 8187 	bne.w	8007b96 <USBH_HandleEnum+0x42a>
        phost->device.EnumCnt++;
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800788e:	3301      	adds	r3, #1
 8007890:	b2da      	uxtb	r2, r3
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800789e:	2b03      	cmp	r3, #3
 80078a0:	d903      	bls.n	80078aa <USBH_HandleEnum+0x13e>
          phost->gState = HOST_ABORT_STATE;
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	220d      	movs	r2, #13
 80078a6:	701a      	strb	r2, [r3, #0]
      break;
 80078a8:	e175      	b.n	8007b96 <USBH_HandleEnum+0x42a>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	795b      	ldrb	r3, [r3, #5]
 80078ae:	4619      	mov	r1, r3
 80078b0:	6878      	ldr	r0, [r7, #4]
 80078b2:	f001 fa57 	bl	8008d64 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	791b      	ldrb	r3, [r3, #4]
 80078ba:	4619      	mov	r1, r3
 80078bc:	6878      	ldr	r0, [r7, #4]
 80078be:	f001 fa51 	bl	8008d64 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	2200      	movs	r2, #0
 80078c6:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	2200      	movs	r2, #0
 80078cc:	701a      	strb	r2, [r3, #0]
      break;
 80078ce:	e162      	b.n	8007b96 <USBH_HandleEnum+0x42a>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 80078d0:	2101      	movs	r1, #1
 80078d2:	6878      	ldr	r0, [r7, #4]
 80078d4:	f000 fb15 	bl	8007f02 <USBH_SetAddress>
 80078d8:	4603      	mov	r3, r0
 80078da:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80078dc:	7bbb      	ldrb	r3, [r7, #14]
 80078de:	2b00      	cmp	r3, #0
 80078e0:	d130      	bne.n	8007944 <USBH_HandleEnum+0x1d8>
      {
        USBH_Delay(2U);
 80078e2:	2002      	movs	r0, #2
 80078e4:	f004 fd11 	bl	800c30a <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	2201      	movs	r2, #1
 80078ec:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	2203      	movs	r2, #3
 80078f4:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	7919      	ldrb	r1, [r3, #4]
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8007906:	687a      	ldr	r2, [r7, #4]
 8007908:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800790a:	9202      	str	r2, [sp, #8]
 800790c:	2200      	movs	r2, #0
 800790e:	9201      	str	r2, [sp, #4]
 8007910:	9300      	str	r3, [sp, #0]
 8007912:	4603      	mov	r3, r0
 8007914:	2280      	movs	r2, #128	@ 0x80
 8007916:	6878      	ldr	r0, [r7, #4]
 8007918:	f001 f9d4 	bl	8008cc4 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	7959      	ldrb	r1, [r3, #5]
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800792c:	687a      	ldr	r2, [r7, #4]
 800792e:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8007930:	9202      	str	r2, [sp, #8]
 8007932:	2200      	movs	r2, #0
 8007934:	9201      	str	r2, [sp, #4]
 8007936:	9300      	str	r3, [sp, #0]
 8007938:	4603      	mov	r3, r0
 800793a:	2200      	movs	r2, #0
 800793c:	6878      	ldr	r0, [r7, #4]
 800793e:	f001 f9c1 	bl	8008cc4 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8007942:	e12a      	b.n	8007b9a <USBH_HandleEnum+0x42e>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007944:	7bbb      	ldrb	r3, [r7, #14]
 8007946:	2b03      	cmp	r3, #3
 8007948:	f040 8127 	bne.w	8007b9a <USBH_HandleEnum+0x42e>
        phost->gState = HOST_ABORT_STATE;
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	220d      	movs	r2, #13
 8007950:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	2200      	movs	r2, #0
 8007956:	705a      	strb	r2, [r3, #1]
      break;
 8007958:	e11f      	b.n	8007b9a <USBH_HandleEnum+0x42e>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 800795a:	2109      	movs	r1, #9
 800795c:	6878      	ldr	r0, [r7, #4]
 800795e:	f000 fa3d 	bl	8007ddc <USBH_Get_CfgDesc>
 8007962:	4603      	mov	r3, r0
 8007964:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8007966:	7bbb      	ldrb	r3, [r7, #14]
 8007968:	2b00      	cmp	r3, #0
 800796a:	d103      	bne.n	8007974 <USBH_HandleEnum+0x208>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	2204      	movs	r2, #4
 8007970:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8007972:	e114      	b.n	8007b9e <USBH_HandleEnum+0x432>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007974:	7bbb      	ldrb	r3, [r7, #14]
 8007976:	2b03      	cmp	r3, #3
 8007978:	f040 8111 	bne.w	8007b9e <USBH_HandleEnum+0x432>
        phost->device.EnumCnt++;
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8007982:	3301      	adds	r3, #1
 8007984:	b2da      	uxtb	r2, r3
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8007992:	2b03      	cmp	r3, #3
 8007994:	d903      	bls.n	800799e <USBH_HandleEnum+0x232>
          phost->gState = HOST_ABORT_STATE;
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	220d      	movs	r2, #13
 800799a:	701a      	strb	r2, [r3, #0]
      break;
 800799c:	e0ff      	b.n	8007b9e <USBH_HandleEnum+0x432>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	795b      	ldrb	r3, [r3, #5]
 80079a2:	4619      	mov	r1, r3
 80079a4:	6878      	ldr	r0, [r7, #4]
 80079a6:	f001 f9dd 	bl	8008d64 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	791b      	ldrb	r3, [r3, #4]
 80079ae:	4619      	mov	r1, r3
 80079b0:	6878      	ldr	r0, [r7, #4]
 80079b2:	f001 f9d7 	bl	8008d64 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	2200      	movs	r2, #0
 80079ba:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	2200      	movs	r2, #0
 80079c0:	701a      	strb	r2, [r3, #0]
      break;
 80079c2:	e0ec      	b.n	8007b9e <USBH_HandleEnum+0x432>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	f8b3 333a 	ldrh.w	r3, [r3, #826]	@ 0x33a
 80079ca:	4619      	mov	r1, r3
 80079cc:	6878      	ldr	r0, [r7, #4]
 80079ce:	f000 fa05 	bl	8007ddc <USBH_Get_CfgDesc>
 80079d2:	4603      	mov	r3, r0
 80079d4:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80079d6:	7bbb      	ldrb	r3, [r7, #14]
 80079d8:	2b00      	cmp	r3, #0
 80079da:	d103      	bne.n	80079e4 <USBH_HandleEnum+0x278>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	2205      	movs	r2, #5
 80079e0:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 80079e2:	e0de      	b.n	8007ba2 <USBH_HandleEnum+0x436>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80079e4:	7bbb      	ldrb	r3, [r7, #14]
 80079e6:	2b03      	cmp	r3, #3
 80079e8:	f040 80db 	bne.w	8007ba2 <USBH_HandleEnum+0x436>
        phost->device.EnumCnt++;
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80079f2:	3301      	adds	r3, #1
 80079f4:	b2da      	uxtb	r2, r3
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8007a02:	2b03      	cmp	r3, #3
 8007a04:	d903      	bls.n	8007a0e <USBH_HandleEnum+0x2a2>
          phost->gState = HOST_ABORT_STATE;
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	220d      	movs	r2, #13
 8007a0a:	701a      	strb	r2, [r3, #0]
      break;
 8007a0c:	e0c9      	b.n	8007ba2 <USBH_HandleEnum+0x436>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	795b      	ldrb	r3, [r3, #5]
 8007a12:	4619      	mov	r1, r3
 8007a14:	6878      	ldr	r0, [r7, #4]
 8007a16:	f001 f9a5 	bl	8008d64 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	791b      	ldrb	r3, [r3, #4]
 8007a1e:	4619      	mov	r1, r3
 8007a20:	6878      	ldr	r0, [r7, #4]
 8007a22:	f001 f99f 	bl	8008d64 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	2200      	movs	r2, #0
 8007a2a:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	2200      	movs	r2, #0
 8007a30:	701a      	strb	r2, [r3, #0]
      break;
 8007a32:	e0b6      	b.n	8007ba2 <USBH_HandleEnum+0x436>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	d036      	beq.n	8007aac <USBH_HandleEnum+0x340>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	f893 1334 	ldrb.w	r1, [r3, #820]	@ 0x334
                                        phost->device.Data, 0xFFU);
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8007a4a:	23ff      	movs	r3, #255	@ 0xff
 8007a4c:	6878      	ldr	r0, [r7, #4]
 8007a4e:	f000 f9ef 	bl	8007e30 <USBH_Get_StringDesc>
 8007a52:	4603      	mov	r3, r0
 8007a54:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8007a56:	7bbb      	ldrb	r3, [r7, #14]
 8007a58:	2b00      	cmp	r3, #0
 8007a5a:	d111      	bne.n	8007a80 <USBH_HandleEnum+0x314>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	2206      	movs	r2, #6
 8007a60:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
          phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	2205      	movs	r2, #5
 8007a66:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
#if (osCMSIS < 0x20000U)
          (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	f503 7178 	add.w	r1, r3, #992	@ 0x3e0
 8007a76:	2300      	movs	r3, #0
 8007a78:	2200      	movs	r2, #0
 8007a7a:	f001 fb63 	bl	8009144 <osMessageQueuePut>
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8007a7e:	e092      	b.n	8007ba6 <USBH_HandleEnum+0x43a>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007a80:	7bbb      	ldrb	r3, [r7, #14]
 8007a82:	2b03      	cmp	r3, #3
 8007a84:	f040 808f 	bne.w	8007ba6 <USBH_HandleEnum+0x43a>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	2206      	movs	r2, #6
 8007a8c:	705a      	strb	r2, [r3, #1]
          phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	2205      	movs	r2, #5
 8007a92:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	f503 7178 	add.w	r1, r3, #992	@ 0x3e0
 8007aa2:	2300      	movs	r3, #0
 8007aa4:	2200      	movs	r2, #0
 8007aa6:	f001 fb4d 	bl	8009144 <osMessageQueuePut>
      break;
 8007aaa:	e07c      	b.n	8007ba6 <USBH_HandleEnum+0x43a>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	2206      	movs	r2, #6
 8007ab0:	705a      	strb	r2, [r3, #1]
        phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	2205      	movs	r2, #5
 8007ab6:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	f503 7178 	add.w	r1, r3, #992	@ 0x3e0
 8007ac6:	2300      	movs	r3, #0
 8007ac8:	2200      	movs	r2, #0
 8007aca:	f001 fb3b 	bl	8009144 <osMessageQueuePut>
      break;
 8007ace:	e06a      	b.n	8007ba6 <USBH_HandleEnum+0x43a>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	f893 3335 	ldrb.w	r3, [r3, #821]	@ 0x335
 8007ad6:	2b00      	cmp	r3, #0
 8007ad8:	d027      	beq.n	8007b2a <USBH_HandleEnum+0x3be>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	f893 1335 	ldrb.w	r1, [r3, #821]	@ 0x335
                                        phost->device.Data, 0xFFU);
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8007ae6:	23ff      	movs	r3, #255	@ 0xff
 8007ae8:	6878      	ldr	r0, [r7, #4]
 8007aea:	f000 f9a1 	bl	8007e30 <USBH_Get_StringDesc>
 8007aee:	4603      	mov	r3, r0
 8007af0:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8007af2:	7bbb      	ldrb	r3, [r7, #14]
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	d103      	bne.n	8007b00 <USBH_HandleEnum+0x394>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	2207      	movs	r2, #7
 8007afc:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8007afe:	e054      	b.n	8007baa <USBH_HandleEnum+0x43e>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007b00:	7bbb      	ldrb	r3, [r7, #14]
 8007b02:	2b03      	cmp	r3, #3
 8007b04:	d151      	bne.n	8007baa <USBH_HandleEnum+0x43e>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	2207      	movs	r2, #7
 8007b0a:	705a      	strb	r2, [r3, #1]
          phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	2205      	movs	r2, #5
 8007b10:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	f503 7178 	add.w	r1, r3, #992	@ 0x3e0
 8007b20:	2300      	movs	r3, #0
 8007b22:	2200      	movs	r2, #0
 8007b24:	f001 fb0e 	bl	8009144 <osMessageQueuePut>
      break;
 8007b28:	e03f      	b.n	8007baa <USBH_HandleEnum+0x43e>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	2207      	movs	r2, #7
 8007b2e:	705a      	strb	r2, [r3, #1]
        phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	2205      	movs	r2, #5
 8007b34:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	f503 7178 	add.w	r1, r3, #992	@ 0x3e0
 8007b44:	2300      	movs	r3, #0
 8007b46:	2200      	movs	r2, #0
 8007b48:	f001 fafc 	bl	8009144 <osMessageQueuePut>
      break;
 8007b4c:	e02d      	b.n	8007baa <USBH_HandleEnum+0x43e>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	f893 3336 	ldrb.w	r3, [r3, #822]	@ 0x336
 8007b54:	2b00      	cmp	r3, #0
 8007b56:	d017      	beq.n	8007b88 <USBH_HandleEnum+0x41c>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	f893 1336 	ldrb.w	r1, [r3, #822]	@ 0x336
                                        phost->device.Data, 0xFFU);
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8007b64:	23ff      	movs	r3, #255	@ 0xff
 8007b66:	6878      	ldr	r0, [r7, #4]
 8007b68:	f000 f962 	bl	8007e30 <USBH_Get_StringDesc>
 8007b6c:	4603      	mov	r3, r0
 8007b6e:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8007b70:	7bbb      	ldrb	r3, [r7, #14]
 8007b72:	2b00      	cmp	r3, #0
 8007b74:	d102      	bne.n	8007b7c <USBH_HandleEnum+0x410>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 8007b76:	2300      	movs	r3, #0
 8007b78:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 8007b7a:	e018      	b.n	8007bae <USBH_HandleEnum+0x442>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007b7c:	7bbb      	ldrb	r3, [r7, #14]
 8007b7e:	2b03      	cmp	r3, #3
 8007b80:	d115      	bne.n	8007bae <USBH_HandleEnum+0x442>
          Status = USBH_OK;
 8007b82:	2300      	movs	r3, #0
 8007b84:	73fb      	strb	r3, [r7, #15]
      break;
 8007b86:	e012      	b.n	8007bae <USBH_HandleEnum+0x442>
        Status = USBH_OK;
 8007b88:	2300      	movs	r3, #0
 8007b8a:	73fb      	strb	r3, [r7, #15]
      break;
 8007b8c:	e00f      	b.n	8007bae <USBH_HandleEnum+0x442>

    default:
      break;
 8007b8e:	bf00      	nop
 8007b90:	e00e      	b.n	8007bb0 <USBH_HandleEnum+0x444>
      break;
 8007b92:	bf00      	nop
 8007b94:	e00c      	b.n	8007bb0 <USBH_HandleEnum+0x444>
      break;
 8007b96:	bf00      	nop
 8007b98:	e00a      	b.n	8007bb0 <USBH_HandleEnum+0x444>
      break;
 8007b9a:	bf00      	nop
 8007b9c:	e008      	b.n	8007bb0 <USBH_HandleEnum+0x444>
      break;
 8007b9e:	bf00      	nop
 8007ba0:	e006      	b.n	8007bb0 <USBH_HandleEnum+0x444>
      break;
 8007ba2:	bf00      	nop
 8007ba4:	e004      	b.n	8007bb0 <USBH_HandleEnum+0x444>
      break;
 8007ba6:	bf00      	nop
 8007ba8:	e002      	b.n	8007bb0 <USBH_HandleEnum+0x444>
      break;
 8007baa:	bf00      	nop
 8007bac:	e000      	b.n	8007bb0 <USBH_HandleEnum+0x444>
      break;
 8007bae:	bf00      	nop
  }
  return Status;
 8007bb0:	7bfb      	ldrb	r3, [r7, #15]
}
 8007bb2:	4618      	mov	r0, r3
 8007bb4:	3710      	adds	r7, #16
 8007bb6:	46bd      	mov	sp, r7
 8007bb8:	bd80      	pop	{r7, pc}
 8007bba:	bf00      	nop

08007bbc <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 8007bbc:	b480      	push	{r7}
 8007bbe:	b083      	sub	sp, #12
 8007bc0:	af00      	add	r7, sp, #0
 8007bc2:	6078      	str	r0, [r7, #4]
 8007bc4:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	683a      	ldr	r2, [r7, #0]
 8007bca:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
}
 8007bce:	bf00      	nop
 8007bd0:	370c      	adds	r7, #12
 8007bd2:	46bd      	mov	sp, r7
 8007bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bd8:	4770      	bx	lr

08007bda <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 8007bda:	b580      	push	{r7, lr}
 8007bdc:	b082      	sub	sp, #8
 8007bde:	af00      	add	r7, sp, #0
 8007be0:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8007be8:	1c5a      	adds	r2, r3, #1
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 8007bf0:	6878      	ldr	r0, [r7, #4]
 8007bf2:	f000 f804 	bl	8007bfe <USBH_HandleSof>
}
 8007bf6:	bf00      	nop
 8007bf8:	3708      	adds	r7, #8
 8007bfa:	46bd      	mov	sp, r7
 8007bfc:	bd80      	pop	{r7, pc}

08007bfe <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 8007bfe:	b580      	push	{r7, lr}
 8007c00:	b082      	sub	sp, #8
 8007c02:	af00      	add	r7, sp, #0
 8007c04:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	781b      	ldrb	r3, [r3, #0]
 8007c0a:	b2db      	uxtb	r3, r3
 8007c0c:	2b0b      	cmp	r3, #11
 8007c0e:	d10a      	bne.n	8007c26 <USBH_HandleSof+0x28>
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	d005      	beq.n	8007c26 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007c20:	699b      	ldr	r3, [r3, #24]
 8007c22:	6878      	ldr	r0, [r7, #4]
 8007c24:	4798      	blx	r3
  }
}
 8007c26:	bf00      	nop
 8007c28:	3708      	adds	r7, #8
 8007c2a:	46bd      	mov	sp, r7
 8007c2c:	bd80      	pop	{r7, pc}

08007c2e <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 8007c2e:	b580      	push	{r7, lr}
 8007c30:	b082      	sub	sp, #8
 8007c32:	af00      	add	r7, sp, #0
 8007c34:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	2201      	movs	r2, #1
 8007c3a:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

#if (USBH_USE_OS == 1U)
  phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	2201      	movs	r2, #1
 8007c42:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
#if (osCMSIS < 0x20000U)
  (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	f503 7178 	add.w	r1, r3, #992	@ 0x3e0
 8007c52:	2300      	movs	r3, #0
 8007c54:	2200      	movs	r2, #0
 8007c56:	f001 fa75 	bl	8009144 <osMessageQueuePut>
#endif
#endif

  return;
 8007c5a:	bf00      	nop
}
 8007c5c:	3708      	adds	r7, #8
 8007c5e:	46bd      	mov	sp, r7
 8007c60:	bd80      	pop	{r7, pc}

08007c62 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 8007c62:	b480      	push	{r7}
 8007c64:	b083      	sub	sp, #12
 8007c66:	af00      	add	r7, sp, #0
 8007c68:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	2200      	movs	r2, #0
 8007c6e:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  return;
 8007c72:	bf00      	nop
}
 8007c74:	370c      	adds	r7, #12
 8007c76:	46bd      	mov	sp, r7
 8007c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c7c:	4770      	bx	lr

08007c7e <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 8007c7e:	b580      	push	{r7, lr}
 8007c80:	b082      	sub	sp, #8
 8007c82:	af00      	add	r7, sp, #0
 8007c84:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	2201      	movs	r2, #1
 8007c8a:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	2200      	movs	r2, #0
 8007c92:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	2200      	movs	r2, #0
 8007c9a:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322


#if (USBH_USE_OS == 1U)
  phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	2201      	movs	r2, #1
 8007ca2:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
#if (osCMSIS < 0x20000U)
  (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	f503 7178 	add.w	r1, r3, #992	@ 0x3e0
 8007cb2:	2300      	movs	r3, #0
 8007cb4:	2200      	movs	r2, #0
 8007cb6:	f001 fa45 	bl	8009144 <osMessageQueuePut>
#endif
#endif

  return USBH_OK;
 8007cba:	2300      	movs	r3, #0
}
 8007cbc:	4618      	mov	r0, r3
 8007cbe:	3708      	adds	r7, #8
 8007cc0:	46bd      	mov	sp, r7
 8007cc2:	bd80      	pop	{r7, pc}

08007cc4 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 8007cc4:	b580      	push	{r7, lr}
 8007cc6:	b082      	sub	sp, #8
 8007cc8:	af00      	add	r7, sp, #0
 8007cca:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	2201      	movs	r2, #1
 8007cd0:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	2200      	movs	r2, #0
 8007cd8:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	2200      	movs	r2, #0
 8007ce0:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 8007ce4:	6878      	ldr	r0, [r7, #4]
 8007ce6:	f004 f9c4 	bl	800c072 <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	791b      	ldrb	r3, [r3, #4]
 8007cee:	4619      	mov	r1, r3
 8007cf0:	6878      	ldr	r0, [r7, #4]
 8007cf2:	f001 f837 	bl	8008d64 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	795b      	ldrb	r3, [r3, #5]
 8007cfa:	4619      	mov	r1, r3
 8007cfc:	6878      	ldr	r0, [r7, #4]
 8007cfe:	f001 f831 	bl	8008d64 <USBH_FreePipe>
#if (USBH_USE_OS == 1U)
  phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	2201      	movs	r2, #1
 8007d06:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
#if (osCMSIS < 0x20000U)
  (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	f503 7178 	add.w	r1, r3, #992	@ 0x3e0
 8007d16:	2300      	movs	r3, #0
 8007d18:	2200      	movs	r2, #0
 8007d1a:	f001 fa13 	bl	8009144 <osMessageQueuePut>
#endif
#endif

  return USBH_OK;
 8007d1e:	2300      	movs	r3, #0
}
 8007d20:	4618      	mov	r0, r3
 8007d22:	3708      	adds	r7, #8
 8007d24:	46bd      	mov	sp, r7
 8007d26:	bd80      	pop	{r7, pc}

08007d28 <USBH_Process_OS>:
    }
  }
}
#else
static void USBH_Process_OS(void *argument)
{
 8007d28:	b580      	push	{r7, lr}
 8007d2a:	b084      	sub	sp, #16
 8007d2c:	af00      	add	r7, sp, #0
 8007d2e:	6078      	str	r0, [r7, #4]
  osStatus_t status;

  for (;;)
  {
    status = osMessageQueueGet(((USBH_HandleTypeDef *)argument)->os_event,
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
                               &((USBH_HandleTypeDef *)argument)->os_msg, NULL, osWaitForever);
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	f503 7178 	add.w	r1, r3, #992	@ 0x3e0
    status = osMessageQueueGet(((USBH_HandleTypeDef *)argument)->os_event,
 8007d3c:	f04f 33ff 	mov.w	r3, #4294967295
 8007d40:	2200      	movs	r2, #0
 8007d42:	f001 fa5f 	bl	8009204 <osMessageQueueGet>
 8007d46:	60f8      	str	r0, [r7, #12]
    if (status == osOK)
 8007d48:	68fb      	ldr	r3, [r7, #12]
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	d1f0      	bne.n	8007d30 <USBH_Process_OS+0x8>
    {
      USBH_Process((USBH_HandleTypeDef *)argument);
 8007d4e:	6878      	ldr	r0, [r7, #4]
 8007d50:	f7ff faa2 	bl	8007298 <USBH_Process>
    status = osMessageQueueGet(((USBH_HandleTypeDef *)argument)->os_event,
 8007d54:	e7ec      	b.n	8007d30 <USBH_Process_OS+0x8>

08007d56 <USBH_LL_NotifyURBChange>:
  *         Notify URB state Change
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_LL_NotifyURBChange(USBH_HandleTypeDef *phost)
{
 8007d56:	b580      	push	{r7, lr}
 8007d58:	b082      	sub	sp, #8
 8007d5a:	af00      	add	r7, sp, #0
 8007d5c:	6078      	str	r0, [r7, #4]
  phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	2201      	movs	r2, #1
 8007d62:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0

#if (osCMSIS < 0x20000U)
  (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	f503 7178 	add.w	r1, r3, #992	@ 0x3e0
 8007d72:	2300      	movs	r3, #0
 8007d74:	2200      	movs	r2, #0
 8007d76:	f001 f9e5 	bl	8009144 <osMessageQueuePut>
#endif

  return USBH_OK;
 8007d7a:	2300      	movs	r3, #0
}
 8007d7c:	4618      	mov	r0, r3
 8007d7e:	3708      	adds	r7, #8
 8007d80:	46bd      	mov	sp, r7
 8007d82:	bd80      	pop	{r7, pc}

08007d84 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 8007d84:	b580      	push	{r7, lr}
 8007d86:	b086      	sub	sp, #24
 8007d88:	af02      	add	r7, sp, #8
 8007d8a:	6078      	str	r0, [r7, #4]
 8007d8c:	460b      	mov	r3, r1
 8007d8e:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 8007d90:	887b      	ldrh	r3, [r7, #2]
 8007d92:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007d96:	d901      	bls.n	8007d9c <USBH_Get_DevDesc+0x18>
  {
    USBH_ErrLog("Control error: Get Device Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8007d98:	2303      	movs	r3, #3
 8007d9a:	e01b      	b.n	8007dd4 <USBH_Get_DevDesc+0x50>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data, length);
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 8007da2:	887b      	ldrh	r3, [r7, #2]
 8007da4:	9300      	str	r3, [sp, #0]
 8007da6:	4613      	mov	r3, r2
 8007da8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007dac:	2100      	movs	r1, #0
 8007dae:	6878      	ldr	r0, [r7, #4]
 8007db0:	f000 f872 	bl	8007e98 <USBH_GetDescriptor>
 8007db4:	4603      	mov	r3, r0
 8007db6:	73fb      	strb	r3, [r7, #15]

  if (status == USBH_OK)
 8007db8:	7bfb      	ldrb	r3, [r7, #15]
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	d109      	bne.n	8007dd2 <USBH_Get_DevDesc+0x4e>
  {
    /* Commands successfully sent and Response Received */
    status = USBH_ParseDevDesc(phost, phost->device.Data, length);
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8007dc4:	887a      	ldrh	r2, [r7, #2]
 8007dc6:	4619      	mov	r1, r3
 8007dc8:	6878      	ldr	r0, [r7, #4]
 8007dca:	f000 f929 	bl	8008020 <USBH_ParseDevDesc>
 8007dce:	4603      	mov	r3, r0
 8007dd0:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8007dd2:	7bfb      	ldrb	r3, [r7, #15]
}
 8007dd4:	4618      	mov	r0, r3
 8007dd6:	3710      	adds	r7, #16
 8007dd8:	46bd      	mov	sp, r7
 8007dda:	bd80      	pop	{r7, pc}

08007ddc <USBH_Get_CfgDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 8007ddc:	b580      	push	{r7, lr}
 8007dde:	b086      	sub	sp, #24
 8007de0:	af02      	add	r7, sp, #8
 8007de2:	6078      	str	r0, [r7, #4]
 8007de4:	460b      	mov	r3, r1
 8007de6:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	331c      	adds	r3, #28
 8007dec:	60bb      	str	r3, [r7, #8]

  if (length > sizeof(phost->device.CfgDesc_Raw))
 8007dee:	887b      	ldrh	r3, [r7, #2]
 8007df0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007df4:	d901      	bls.n	8007dfa <USBH_Get_CfgDesc+0x1e>
  {
    USBH_ErrLog("Control error: Get configuration Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8007df6:	2303      	movs	r3, #3
 8007df8:	e016      	b.n	8007e28 <USBH_Get_CfgDesc+0x4c>
  }

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 8007dfa:	887b      	ldrh	r3, [r7, #2]
 8007dfc:	9300      	str	r3, [sp, #0]
 8007dfe:	68bb      	ldr	r3, [r7, #8]
 8007e00:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007e04:	2100      	movs	r1, #0
 8007e06:	6878      	ldr	r0, [r7, #4]
 8007e08:	f000 f846 	bl	8007e98 <USBH_GetDescriptor>
 8007e0c:	4603      	mov	r3, r0
 8007e0e:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 8007e10:	7bfb      	ldrb	r3, [r7, #15]
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	d107      	bne.n	8007e26 <USBH_Get_CfgDesc+0x4a>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 8007e16:	887b      	ldrh	r3, [r7, #2]
 8007e18:	461a      	mov	r2, r3
 8007e1a:	68b9      	ldr	r1, [r7, #8]
 8007e1c:	6878      	ldr	r0, [r7, #4]
 8007e1e:	f000 f9af 	bl	8008180 <USBH_ParseCfgDesc>
 8007e22:	4603      	mov	r3, r0
 8007e24:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8007e26:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e28:	4618      	mov	r0, r3
 8007e2a:	3710      	adds	r7, #16
 8007e2c:	46bd      	mov	sp, r7
 8007e2e:	bd80      	pop	{r7, pc}

08007e30 <USBH_Get_StringDesc>:
  * @param  buff: Buffer address for the descriptor
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost, uint8_t string_index, uint8_t *buff, uint16_t length)
{
 8007e30:	b580      	push	{r7, lr}
 8007e32:	b088      	sub	sp, #32
 8007e34:	af02      	add	r7, sp, #8
 8007e36:	60f8      	str	r0, [r7, #12]
 8007e38:	607a      	str	r2, [r7, #4]
 8007e3a:	461a      	mov	r2, r3
 8007e3c:	460b      	mov	r3, r1
 8007e3e:	72fb      	strb	r3, [r7, #11]
 8007e40:	4613      	mov	r3, r2
 8007e42:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((length > sizeof(phost->device.Data)) || (buff == NULL))
 8007e44:	893b      	ldrh	r3, [r7, #8]
 8007e46:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007e4a:	d802      	bhi.n	8007e52 <USBH_Get_StringDesc+0x22>
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	2b00      	cmp	r3, #0
 8007e50:	d101      	bne.n	8007e56 <USBH_Get_StringDesc+0x26>
  {
    USBH_ErrLog("Control error: Get String Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8007e52:	2303      	movs	r3, #3
 8007e54:	e01c      	b.n	8007e90 <USBH_Get_StringDesc+0x60>
  }

  status = USBH_GetDescriptor(phost,
 8007e56:	7afb      	ldrb	r3, [r7, #11]
 8007e58:	b29b      	uxth	r3, r3
 8007e5a:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8007e5e:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 8007e60:	68fb      	ldr	r3, [r7, #12]
 8007e62:	f503 718e 	add.w	r1, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 8007e66:	893b      	ldrh	r3, [r7, #8]
 8007e68:	9300      	str	r3, [sp, #0]
 8007e6a:	460b      	mov	r3, r1
 8007e6c:	2100      	movs	r1, #0
 8007e6e:	68f8      	ldr	r0, [r7, #12]
 8007e70:	f000 f812 	bl	8007e98 <USBH_GetDescriptor>
 8007e74:	4603      	mov	r3, r0
 8007e76:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 8007e78:	7dfb      	ldrb	r3, [r7, #23]
 8007e7a:	2b00      	cmp	r3, #0
 8007e7c:	d107      	bne.n	8007e8e <USBH_Get_StringDesc+0x5e>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 8007e7e:	68fb      	ldr	r3, [r7, #12]
 8007e80:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8007e84:	893a      	ldrh	r2, [r7, #8]
 8007e86:	6879      	ldr	r1, [r7, #4]
 8007e88:	4618      	mov	r0, r3
 8007e8a:	f000 fb8d 	bl	80085a8 <USBH_ParseStringDesc>
  }

  return status;
 8007e8e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007e90:	4618      	mov	r0, r3
 8007e92:	3718      	adds	r7, #24
 8007e94:	46bd      	mov	sp, r7
 8007e96:	bd80      	pop	{r7, pc}

08007e98 <USBH_GetDescriptor>:
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost, uint8_t req_type, uint16_t value_idx,
                                      uint8_t *buff, uint16_t length)
{
 8007e98:	b580      	push	{r7, lr}
 8007e9a:	b084      	sub	sp, #16
 8007e9c:	af00      	add	r7, sp, #0
 8007e9e:	60f8      	str	r0, [r7, #12]
 8007ea0:	607b      	str	r3, [r7, #4]
 8007ea2:	460b      	mov	r3, r1
 8007ea4:	72fb      	strb	r3, [r7, #11]
 8007ea6:	4613      	mov	r3, r2
 8007ea8:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 8007eaa:	68fb      	ldr	r3, [r7, #12]
 8007eac:	789b      	ldrb	r3, [r3, #2]
 8007eae:	2b01      	cmp	r3, #1
 8007eb0:	d11c      	bne.n	8007eec <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 8007eb2:	7afb      	ldrb	r3, [r7, #11]
 8007eb4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8007eb8:	b2da      	uxtb	r2, r3
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 8007ebe:	68fb      	ldr	r3, [r7, #12]
 8007ec0:	2206      	movs	r2, #6
 8007ec2:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 8007ec4:	68fb      	ldr	r3, [r7, #12]
 8007ec6:	893a      	ldrh	r2, [r7, #8]
 8007ec8:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 8007eca:	893b      	ldrh	r3, [r7, #8]
 8007ecc:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8007ed0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007ed4:	d104      	bne.n	8007ee0 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 8007ed6:	68fb      	ldr	r3, [r7, #12]
 8007ed8:	f240 4209 	movw	r2, #1033	@ 0x409
 8007edc:	829a      	strh	r2, [r3, #20]
 8007ede:	e002      	b.n	8007ee6 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	2200      	movs	r2, #0
 8007ee4:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	8b3a      	ldrh	r2, [r7, #24]
 8007eea:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 8007eec:	8b3b      	ldrh	r3, [r7, #24]
 8007eee:	461a      	mov	r2, r3
 8007ef0:	6879      	ldr	r1, [r7, #4]
 8007ef2:	68f8      	ldr	r0, [r7, #12]
 8007ef4:	f000 fba5 	bl	8008642 <USBH_CtlReq>
 8007ef8:	4603      	mov	r3, r0
}
 8007efa:	4618      	mov	r0, r3
 8007efc:	3710      	adds	r7, #16
 8007efe:	46bd      	mov	sp, r7
 8007f00:	bd80      	pop	{r7, pc}

08007f02 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 8007f02:	b580      	push	{r7, lr}
 8007f04:	b082      	sub	sp, #8
 8007f06:	af00      	add	r7, sp, #0
 8007f08:	6078      	str	r0, [r7, #4]
 8007f0a:	460b      	mov	r3, r1
 8007f0c:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	789b      	ldrb	r3, [r3, #2]
 8007f12:	2b01      	cmp	r3, #1
 8007f14:	d10f      	bne.n	8007f36 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	2200      	movs	r2, #0
 8007f1a:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	2205      	movs	r2, #5
 8007f20:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 8007f22:	78fb      	ldrb	r3, [r7, #3]
 8007f24:	b29a      	uxth	r2, r3
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	2200      	movs	r2, #0
 8007f2e:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	2200      	movs	r2, #0
 8007f34:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8007f36:	2200      	movs	r2, #0
 8007f38:	2100      	movs	r1, #0
 8007f3a:	6878      	ldr	r0, [r7, #4]
 8007f3c:	f000 fb81 	bl	8008642 <USBH_CtlReq>
 8007f40:	4603      	mov	r3, r0
}
 8007f42:	4618      	mov	r0, r3
 8007f44:	3708      	adds	r7, #8
 8007f46:	46bd      	mov	sp, r7
 8007f48:	bd80      	pop	{r7, pc}

08007f4a <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 8007f4a:	b580      	push	{r7, lr}
 8007f4c:	b082      	sub	sp, #8
 8007f4e:	af00      	add	r7, sp, #0
 8007f50:	6078      	str	r0, [r7, #4]
 8007f52:	460b      	mov	r3, r1
 8007f54:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	789b      	ldrb	r3, [r3, #2]
 8007f5a:	2b01      	cmp	r3, #1
 8007f5c:	d10e      	bne.n	8007f7c <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	2200      	movs	r2, #0
 8007f62:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	2209      	movs	r2, #9
 8007f68:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	887a      	ldrh	r2, [r7, #2]
 8007f6e:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	2200      	movs	r2, #0
 8007f74:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	2200      	movs	r2, #0
 8007f7a:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8007f7c:	2200      	movs	r2, #0
 8007f7e:	2100      	movs	r1, #0
 8007f80:	6878      	ldr	r0, [r7, #4]
 8007f82:	f000 fb5e 	bl	8008642 <USBH_CtlReq>
 8007f86:	4603      	mov	r3, r0
}
 8007f88:	4618      	mov	r0, r3
 8007f8a:	3708      	adds	r7, #8
 8007f8c:	46bd      	mov	sp, r7
 8007f8e:	bd80      	pop	{r7, pc}

08007f90 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 8007f90:	b580      	push	{r7, lr}
 8007f92:	b082      	sub	sp, #8
 8007f94:	af00      	add	r7, sp, #0
 8007f96:	6078      	str	r0, [r7, #4]
 8007f98:	460b      	mov	r3, r1
 8007f9a:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	789b      	ldrb	r3, [r3, #2]
 8007fa0:	2b01      	cmp	r3, #1
 8007fa2:	d10f      	bne.n	8007fc4 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	2200      	movs	r2, #0
 8007fa8:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	2203      	movs	r2, #3
 8007fae:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 8007fb0:	78fb      	ldrb	r3, [r7, #3]
 8007fb2:	b29a      	uxth	r2, r3
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	2200      	movs	r2, #0
 8007fbc:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	2200      	movs	r2, #0
 8007fc2:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8007fc4:	2200      	movs	r2, #0
 8007fc6:	2100      	movs	r1, #0
 8007fc8:	6878      	ldr	r0, [r7, #4]
 8007fca:	f000 fb3a 	bl	8008642 <USBH_CtlReq>
 8007fce:	4603      	mov	r3, r0
}
 8007fd0:	4618      	mov	r0, r3
 8007fd2:	3708      	adds	r7, #8
 8007fd4:	46bd      	mov	sp, r7
 8007fd6:	bd80      	pop	{r7, pc}

08007fd8 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 8007fd8:	b580      	push	{r7, lr}
 8007fda:	b082      	sub	sp, #8
 8007fdc:	af00      	add	r7, sp, #0
 8007fde:	6078      	str	r0, [r7, #4]
 8007fe0:	460b      	mov	r3, r1
 8007fe2:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	789b      	ldrb	r3, [r3, #2]
 8007fe8:	2b01      	cmp	r3, #1
 8007fea:	d10f      	bne.n	800800c <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	2202      	movs	r2, #2
 8007ff0:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	2201      	movs	r2, #1
 8007ff6:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	2200      	movs	r2, #0
 8007ffc:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 8007ffe:	78fb      	ldrb	r3, [r7, #3]
 8008000:	b29a      	uxth	r2, r3
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	2200      	movs	r2, #0
 800800a:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800800c:	2200      	movs	r2, #0
 800800e:	2100      	movs	r1, #0
 8008010:	6878      	ldr	r0, [r7, #4]
 8008012:	f000 fb16 	bl	8008642 <USBH_CtlReq>
 8008016:	4603      	mov	r3, r0
}
 8008018:	4618      	mov	r0, r3
 800801a:	3708      	adds	r7, #8
 800801c:	46bd      	mov	sp, r7
 800801e:	bd80      	pop	{r7, pc}

08008020 <USBH_ParseDevDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseDevDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8008020:	b480      	push	{r7}
 8008022:	b087      	sub	sp, #28
 8008024:	af00      	add	r7, sp, #0
 8008026:	60f8      	str	r0, [r7, #12]
 8008028:	60b9      	str	r1, [r7, #8]
 800802a:	4613      	mov	r3, r2
 800802c:	80fb      	strh	r3, [r7, #6]
  USBH_DevDescTypeDef *dev_desc = &phost->device.DevDesc;
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	f203 3326 	addw	r3, r3, #806	@ 0x326
 8008034:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_OK;
 8008036:	2300      	movs	r3, #0
 8008038:	75fb      	strb	r3, [r7, #23]

  if (buf == NULL)
 800803a:	68bb      	ldr	r3, [r7, #8]
 800803c:	2b00      	cmp	r3, #0
 800803e:	d101      	bne.n	8008044 <USBH_ParseDevDesc+0x24>
  {
    return USBH_FAIL;
 8008040:	2302      	movs	r3, #2
 8008042:	e094      	b.n	800816e <USBH_ParseDevDesc+0x14e>
  }

  dev_desc->bLength            = *(uint8_t *)(buf +  0U);
 8008044:	68bb      	ldr	r3, [r7, #8]
 8008046:	781a      	ldrb	r2, [r3, #0]
 8008048:	693b      	ldr	r3, [r7, #16]
 800804a:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1U);
 800804c:	68bb      	ldr	r3, [r7, #8]
 800804e:	785a      	ldrb	r2, [r3, #1]
 8008050:	693b      	ldr	r3, [r7, #16]
 8008052:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2U);
 8008054:	68bb      	ldr	r3, [r7, #8]
 8008056:	3302      	adds	r3, #2
 8008058:	781b      	ldrb	r3, [r3, #0]
 800805a:	461a      	mov	r2, r3
 800805c:	68bb      	ldr	r3, [r7, #8]
 800805e:	3303      	adds	r3, #3
 8008060:	781b      	ldrb	r3, [r3, #0]
 8008062:	021b      	lsls	r3, r3, #8
 8008064:	b29b      	uxth	r3, r3
 8008066:	4313      	orrs	r3, r2
 8008068:	b29a      	uxth	r2, r3
 800806a:	693b      	ldr	r3, [r7, #16]
 800806c:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4U);
 800806e:	68bb      	ldr	r3, [r7, #8]
 8008070:	791a      	ldrb	r2, [r3, #4]
 8008072:	693b      	ldr	r3, [r7, #16]
 8008074:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5U);
 8008076:	68bb      	ldr	r3, [r7, #8]
 8008078:	795a      	ldrb	r2, [r3, #5]
 800807a:	693b      	ldr	r3, [r7, #16]
 800807c:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6U);
 800807e:	68bb      	ldr	r3, [r7, #8]
 8008080:	799a      	ldrb	r2, [r3, #6]
 8008082:	693b      	ldr	r3, [r7, #16]
 8008084:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7U);
 8008086:	68bb      	ldr	r3, [r7, #8]
 8008088:	79da      	ldrb	r2, [r3, #7]
 800808a:	693b      	ldr	r3, [r7, #16]
 800808c:	71da      	strb	r2, [r3, #7]

  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 800808e:	68fb      	ldr	r3, [r7, #12]
 8008090:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008094:	2b00      	cmp	r3, #0
 8008096:	d004      	beq.n	80080a2 <USBH_ParseDevDesc+0x82>
      (phost->device.speed == (uint8_t)USBH_SPEED_FULL))
 8008098:	68fb      	ldr	r3, [r7, #12]
 800809a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 800809e:	2b01      	cmp	r3, #1
 80080a0:	d11b      	bne.n	80080da <USBH_ParseDevDesc+0xba>
  {
    /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to minimum allowed value */
    switch (dev_desc->bMaxPacketSize)
 80080a2:	693b      	ldr	r3, [r7, #16]
 80080a4:	79db      	ldrb	r3, [r3, #7]
 80080a6:	2b20      	cmp	r3, #32
 80080a8:	dc0f      	bgt.n	80080ca <USBH_ParseDevDesc+0xaa>
 80080aa:	2b08      	cmp	r3, #8
 80080ac:	db0f      	blt.n	80080ce <USBH_ParseDevDesc+0xae>
 80080ae:	3b08      	subs	r3, #8
 80080b0:	4a32      	ldr	r2, [pc, #200]	@ (800817c <USBH_ParseDevDesc+0x15c>)
 80080b2:	fa22 f303 	lsr.w	r3, r2, r3
 80080b6:	f003 0301 	and.w	r3, r3, #1
 80080ba:	2b00      	cmp	r3, #0
 80080bc:	bf14      	ite	ne
 80080be:	2301      	movne	r3, #1
 80080c0:	2300      	moveq	r3, #0
 80080c2:	b2db      	uxtb	r3, r3
 80080c4:	2b00      	cmp	r3, #0
 80080c6:	d106      	bne.n	80080d6 <USBH_ParseDevDesc+0xb6>
 80080c8:	e001      	b.n	80080ce <USBH_ParseDevDesc+0xae>
 80080ca:	2b40      	cmp	r3, #64	@ 0x40
 80080cc:	d003      	beq.n	80080d6 <USBH_ParseDevDesc+0xb6>
      case 64:
        break;

      default:
        /* set the size to min allowed value in case the device has answered with incorrect size */
        dev_desc->bMaxPacketSize = 8U;
 80080ce:	693b      	ldr	r3, [r7, #16]
 80080d0:	2208      	movs	r2, #8
 80080d2:	71da      	strb	r2, [r3, #7]
        break;
 80080d4:	e000      	b.n	80080d8 <USBH_ParseDevDesc+0xb8>
        break;
 80080d6:	bf00      	nop
    switch (dev_desc->bMaxPacketSize)
 80080d8:	e00e      	b.n	80080f8 <USBH_ParseDevDesc+0xd8>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80080e0:	2b02      	cmp	r3, #2
 80080e2:	d107      	bne.n	80080f4 <USBH_ParseDevDesc+0xd4>
  {
    if (dev_desc->bMaxPacketSize != 8U)
 80080e4:	693b      	ldr	r3, [r7, #16]
 80080e6:	79db      	ldrb	r3, [r3, #7]
 80080e8:	2b08      	cmp	r3, #8
 80080ea:	d005      	beq.n	80080f8 <USBH_ParseDevDesc+0xd8>
    {
      /* set the size to 8 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 8U;
 80080ec:	693b      	ldr	r3, [r7, #16]
 80080ee:	2208      	movs	r2, #8
 80080f0:	71da      	strb	r2, [r3, #7]
 80080f2:	e001      	b.n	80080f8 <USBH_ParseDevDesc+0xd8>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 80080f4:	2303      	movs	r3, #3
 80080f6:	75fb      	strb	r3, [r7, #23]
  }

  if (length > 8U)
 80080f8:	88fb      	ldrh	r3, [r7, #6]
 80080fa:	2b08      	cmp	r3, #8
 80080fc:	d936      	bls.n	800816c <USBH_ParseDevDesc+0x14c>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8U);
 80080fe:	68bb      	ldr	r3, [r7, #8]
 8008100:	3308      	adds	r3, #8
 8008102:	781b      	ldrb	r3, [r3, #0]
 8008104:	461a      	mov	r2, r3
 8008106:	68bb      	ldr	r3, [r7, #8]
 8008108:	3309      	adds	r3, #9
 800810a:	781b      	ldrb	r3, [r3, #0]
 800810c:	021b      	lsls	r3, r3, #8
 800810e:	b29b      	uxth	r3, r3
 8008110:	4313      	orrs	r3, r2
 8008112:	b29a      	uxth	r2, r3
 8008114:	693b      	ldr	r3, [r7, #16]
 8008116:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10U);
 8008118:	68bb      	ldr	r3, [r7, #8]
 800811a:	330a      	adds	r3, #10
 800811c:	781b      	ldrb	r3, [r3, #0]
 800811e:	461a      	mov	r2, r3
 8008120:	68bb      	ldr	r3, [r7, #8]
 8008122:	330b      	adds	r3, #11
 8008124:	781b      	ldrb	r3, [r3, #0]
 8008126:	021b      	lsls	r3, r3, #8
 8008128:	b29b      	uxth	r3, r3
 800812a:	4313      	orrs	r3, r2
 800812c:	b29a      	uxth	r2, r3
 800812e:	693b      	ldr	r3, [r7, #16]
 8008130:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12U);
 8008132:	68bb      	ldr	r3, [r7, #8]
 8008134:	330c      	adds	r3, #12
 8008136:	781b      	ldrb	r3, [r3, #0]
 8008138:	461a      	mov	r2, r3
 800813a:	68bb      	ldr	r3, [r7, #8]
 800813c:	330d      	adds	r3, #13
 800813e:	781b      	ldrb	r3, [r3, #0]
 8008140:	021b      	lsls	r3, r3, #8
 8008142:	b29b      	uxth	r3, r3
 8008144:	4313      	orrs	r3, r2
 8008146:	b29a      	uxth	r2, r3
 8008148:	693b      	ldr	r3, [r7, #16]
 800814a:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14U);
 800814c:	68bb      	ldr	r3, [r7, #8]
 800814e:	7b9a      	ldrb	r2, [r3, #14]
 8008150:	693b      	ldr	r3, [r7, #16]
 8008152:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15U);
 8008154:	68bb      	ldr	r3, [r7, #8]
 8008156:	7bda      	ldrb	r2, [r3, #15]
 8008158:	693b      	ldr	r3, [r7, #16]
 800815a:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16U);
 800815c:	68bb      	ldr	r3, [r7, #8]
 800815e:	7c1a      	ldrb	r2, [r3, #16]
 8008160:	693b      	ldr	r3, [r7, #16]
 8008162:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U);
 8008164:	68bb      	ldr	r3, [r7, #8]
 8008166:	7c5a      	ldrb	r2, [r3, #17]
 8008168:	693b      	ldr	r3, [r7, #16]
 800816a:	745a      	strb	r2, [r3, #17]
  }

  return status;
 800816c:	7dfb      	ldrb	r3, [r7, #23]
}
 800816e:	4618      	mov	r0, r3
 8008170:	371c      	adds	r7, #28
 8008172:	46bd      	mov	sp, r7
 8008174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008178:	4770      	bx	lr
 800817a:	bf00      	nop
 800817c:	01000101 	.word	0x01000101

08008180 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8008180:	b580      	push	{r7, lr}
 8008182:	b08c      	sub	sp, #48	@ 0x30
 8008184:	af00      	add	r7, sp, #0
 8008186:	60f8      	str	r0, [r7, #12]
 8008188:	60b9      	str	r1, [r7, #8]
 800818a:	4613      	mov	r3, r2
 800818c:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 800818e:	68fb      	ldr	r3, [r7, #12]
 8008190:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8008194:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 8008196:	2300      	movs	r3, #0
 8008198:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  USBH_InterfaceDescTypeDef    *pif;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc;
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 800819c:	2300      	movs	r3, #0
 800819e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint8_t                      ep_ix = 0U;
 80081a2:	2300      	movs	r3, #0
 80081a4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  if (buf == NULL)
 80081a8:	68bb      	ldr	r3, [r7, #8]
 80081aa:	2b00      	cmp	r3, #0
 80081ac:	d101      	bne.n	80081b2 <USBH_ParseCfgDesc+0x32>
  {
    return USBH_FAIL;
 80081ae:	2302      	movs	r3, #2
 80081b0:	e0da      	b.n	8008368 <USBH_ParseCfgDesc+0x1e8>
  }

  pdesc = (USBH_DescHeader_t *)(void *)buf;
 80081b2:	68bb      	ldr	r3, [r7, #8]
 80081b4:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Make sure that the Configuration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (pdesc->bLength != USB_CONFIGURATION_DESC_SIZE)
 80081b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081b8:	781b      	ldrb	r3, [r3, #0]
 80081ba:	2b09      	cmp	r3, #9
 80081bc:	d002      	beq.n	80081c4 <USBH_ParseCfgDesc+0x44>
  {
    pdesc->bLength = USB_CONFIGURATION_DESC_SIZE;
 80081be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081c0:	2209      	movs	r2, #9
 80081c2:	701a      	strb	r2, [r3, #0]
  }

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0U);
 80081c4:	68bb      	ldr	r3, [r7, #8]
 80081c6:	781a      	ldrb	r2, [r3, #0]
 80081c8:	6a3b      	ldr	r3, [r7, #32]
 80081ca:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1U);
 80081cc:	68bb      	ldr	r3, [r7, #8]
 80081ce:	785a      	ldrb	r2, [r3, #1]
 80081d0:	6a3b      	ldr	r3, [r7, #32]
 80081d2:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2U)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 80081d4:	68bb      	ldr	r3, [r7, #8]
 80081d6:	3302      	adds	r3, #2
 80081d8:	781b      	ldrb	r3, [r3, #0]
 80081da:	461a      	mov	r2, r3
 80081dc:	68bb      	ldr	r3, [r7, #8]
 80081de:	3303      	adds	r3, #3
 80081e0:	781b      	ldrb	r3, [r3, #0]
 80081e2:	021b      	lsls	r3, r3, #8
 80081e4:	b29b      	uxth	r3, r3
 80081e6:	4313      	orrs	r3, r2
 80081e8:	b29b      	uxth	r3, r3
 80081ea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80081ee:	bf28      	it	cs
 80081f0:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 80081f4:	b29a      	uxth	r2, r3
 80081f6:	6a3b      	ldr	r3, [r7, #32]
 80081f8:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4U);
 80081fa:	68bb      	ldr	r3, [r7, #8]
 80081fc:	791a      	ldrb	r2, [r3, #4]
 80081fe:	6a3b      	ldr	r3, [r7, #32]
 8008200:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U);
 8008202:	68bb      	ldr	r3, [r7, #8]
 8008204:	795a      	ldrb	r2, [r3, #5]
 8008206:	6a3b      	ldr	r3, [r7, #32]
 8008208:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6U);
 800820a:	68bb      	ldr	r3, [r7, #8]
 800820c:	799a      	ldrb	r2, [r3, #6]
 800820e:	6a3b      	ldr	r3, [r7, #32]
 8008210:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7U);
 8008212:	68bb      	ldr	r3, [r7, #8]
 8008214:	79da      	ldrb	r2, [r3, #7]
 8008216:	6a3b      	ldr	r3, [r7, #32]
 8008218:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8U);
 800821a:	68bb      	ldr	r3, [r7, #8]
 800821c:	7a1a      	ldrb	r2, [r3, #8]
 800821e:	6a3b      	ldr	r3, [r7, #32]
 8008220:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 8008222:	88fb      	ldrh	r3, [r7, #6]
 8008224:	2b09      	cmp	r3, #9
 8008226:	f240 809d 	bls.w	8008364 <USBH_ParseCfgDesc+0x1e4>
  {
    ptr = USB_LEN_CFG_DESC;
 800822a:	2309      	movs	r3, #9
 800822c:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 800822e:	2300      	movs	r3, #0
 8008230:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8008232:	e081      	b.n	8008338 <USBH_ParseCfgDesc+0x1b8>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8008234:	f107 0316 	add.w	r3, r7, #22
 8008238:	4619      	mov	r1, r3
 800823a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800823c:	f000 f9e7 	bl	800860e <USBH_GetNextDesc>
 8008240:	62b8      	str	r0, [r7, #40]	@ 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 8008242:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008244:	785b      	ldrb	r3, [r3, #1]
 8008246:	2b04      	cmp	r3, #4
 8008248:	d176      	bne.n	8008338 <USBH_ParseCfgDesc+0x1b8>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 800824a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800824c:	781b      	ldrb	r3, [r3, #0]
 800824e:	2b09      	cmp	r3, #9
 8008250:	d002      	beq.n	8008258 <USBH_ParseCfgDesc+0xd8>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 8008252:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008254:	2209      	movs	r2, #9
 8008256:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 8008258:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800825c:	221a      	movs	r2, #26
 800825e:	fb02 f303 	mul.w	r3, r2, r3
 8008262:	3308      	adds	r3, #8
 8008264:	6a3a      	ldr	r2, [r7, #32]
 8008266:	4413      	add	r3, r2
 8008268:	3302      	adds	r3, #2
 800826a:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 800826c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800826e:	69f8      	ldr	r0, [r7, #28]
 8008270:	f000 f87e 	bl	8008370 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 8008274:	2300      	movs	r3, #0
 8008276:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 800827a:	2300      	movs	r3, #0
 800827c:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800827e:	e043      	b.n	8008308 <USBH_ParseCfgDesc+0x188>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8008280:	f107 0316 	add.w	r3, r7, #22
 8008284:	4619      	mov	r1, r3
 8008286:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008288:	f000 f9c1 	bl	800860e <USBH_GetNextDesc>
 800828c:	62b8      	str	r0, [r7, #40]	@ 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800828e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008290:	785b      	ldrb	r3, [r3, #1]
 8008292:	2b05      	cmp	r3, #5
 8008294:	d138      	bne.n	8008308 <USBH_ParseCfgDesc+0x188>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) &&
 8008296:	69fb      	ldr	r3, [r7, #28]
 8008298:	795b      	ldrb	r3, [r3, #5]
 800829a:	2b01      	cmp	r3, #1
 800829c:	d113      	bne.n	80082c6 <USBH_ParseCfgDesc+0x146>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 800829e:	69fb      	ldr	r3, [r7, #28]
 80082a0:	799b      	ldrb	r3, [r3, #6]
            if ((pif->bInterfaceClass == 0x01U) &&
 80082a2:	2b02      	cmp	r3, #2
 80082a4:	d003      	beq.n	80082ae <USBH_ParseCfgDesc+0x12e>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 80082a6:	69fb      	ldr	r3, [r7, #28]
 80082a8:	799b      	ldrb	r3, [r3, #6]
 80082aa:	2b03      	cmp	r3, #3
 80082ac:	d10b      	bne.n	80082c6 <USBH_ParseCfgDesc+0x146>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 80082ae:	69fb      	ldr	r3, [r7, #28]
 80082b0:	79db      	ldrb	r3, [r3, #7]
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	d10b      	bne.n	80082ce <USBH_ParseCfgDesc+0x14e>
 80082b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80082b8:	781b      	ldrb	r3, [r3, #0]
 80082ba:	2b09      	cmp	r3, #9
 80082bc:	d007      	beq.n	80082ce <USBH_ParseCfgDesc+0x14e>
              {
                pdesc->bLength = 0x09U;
 80082be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80082c0:	2209      	movs	r2, #9
 80082c2:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 80082c4:	e003      	b.n	80082ce <USBH_ParseCfgDesc+0x14e>
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 80082c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80082c8:	2207      	movs	r2, #7
 80082ca:	701a      	strb	r2, [r3, #0]
 80082cc:	e000      	b.n	80082d0 <USBH_ParseCfgDesc+0x150>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 80082ce:	bf00      	nop
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 80082d0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80082d4:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80082d8:	3201      	adds	r2, #1
 80082da:	00d2      	lsls	r2, r2, #3
 80082dc:	211a      	movs	r1, #26
 80082de:	fb01 f303 	mul.w	r3, r1, r3
 80082e2:	4413      	add	r3, r2
 80082e4:	3308      	adds	r3, #8
 80082e6:	6a3a      	ldr	r2, [r7, #32]
 80082e8:	4413      	add	r3, r2
 80082ea:	3304      	adds	r3, #4
 80082ec:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 80082ee:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80082f0:	69b9      	ldr	r1, [r7, #24]
 80082f2:	68f8      	ldr	r0, [r7, #12]
 80082f4:	f000 f870 	bl	80083d8 <USBH_ParseEPDesc>
 80082f8:	4603      	mov	r3, r0
 80082fa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            ep_ix++;
 80082fe:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8008302:	3301      	adds	r3, #1
 8008304:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8008308:	69fb      	ldr	r3, [r7, #28]
 800830a:	791b      	ldrb	r3, [r3, #4]
 800830c:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8008310:	429a      	cmp	r2, r3
 8008312:	d204      	bcs.n	800831e <USBH_ParseCfgDesc+0x19e>
 8008314:	6a3b      	ldr	r3, [r7, #32]
 8008316:	885a      	ldrh	r2, [r3, #2]
 8008318:	8afb      	ldrh	r3, [r7, #22]
 800831a:	429a      	cmp	r2, r3
 800831c:	d8b0      	bhi.n	8008280 <USBH_ParseCfgDesc+0x100>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 800831e:	69fb      	ldr	r3, [r7, #28]
 8008320:	791b      	ldrb	r3, [r3, #4]
 8008322:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8008326:	429a      	cmp	r2, r3
 8008328:	d201      	bcs.n	800832e <USBH_ParseCfgDesc+0x1ae>
        {
          return USBH_NOT_SUPPORTED;
 800832a:	2303      	movs	r3, #3
 800832c:	e01c      	b.n	8008368 <USBH_ParseCfgDesc+0x1e8>
        }

        if_ix++;
 800832e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008332:	3301      	adds	r3, #1
 8008334:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8008338:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800833c:	2b01      	cmp	r3, #1
 800833e:	d805      	bhi.n	800834c <USBH_ParseCfgDesc+0x1cc>
 8008340:	6a3b      	ldr	r3, [r7, #32]
 8008342:	885a      	ldrh	r2, [r3, #2]
 8008344:	8afb      	ldrh	r3, [r7, #22]
 8008346:	429a      	cmp	r2, r3
 8008348:	f63f af74 	bhi.w	8008234 <USBH_ParseCfgDesc+0xb4>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 800834c:	6a3b      	ldr	r3, [r7, #32]
 800834e:	791b      	ldrb	r3, [r3, #4]
 8008350:	2b02      	cmp	r3, #2
 8008352:	bf28      	it	cs
 8008354:	2302      	movcs	r3, #2
 8008356:	b2db      	uxtb	r3, r3
 8008358:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800835c:	429a      	cmp	r2, r3
 800835e:	d201      	bcs.n	8008364 <USBH_ParseCfgDesc+0x1e4>
    {
      return USBH_NOT_SUPPORTED;
 8008360:	2303      	movs	r3, #3
 8008362:	e001      	b.n	8008368 <USBH_ParseCfgDesc+0x1e8>
    }
  }

  return status;
 8008364:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8008368:	4618      	mov	r0, r3
 800836a:	3730      	adds	r7, #48	@ 0x30
 800836c:	46bd      	mov	sp, r7
 800836e:	bd80      	pop	{r7, pc}

08008370 <USBH_ParseInterfaceDesc>:
  * @param  if_descriptor : Interface descriptor destination
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor, uint8_t *buf)
{
 8008370:	b480      	push	{r7}
 8008372:	b083      	sub	sp, #12
 8008374:	af00      	add	r7, sp, #0
 8008376:	6078      	str	r0, [r7, #4]
 8008378:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0U);
 800837a:	683b      	ldr	r3, [r7, #0]
 800837c:	781a      	ldrb	r2, [r3, #0]
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1U);
 8008382:	683b      	ldr	r3, [r7, #0]
 8008384:	785a      	ldrb	r2, [r3, #1]
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2U);
 800838a:	683b      	ldr	r3, [r7, #0]
 800838c:	789a      	ldrb	r2, [r3, #2]
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3U);
 8008392:	683b      	ldr	r3, [r7, #0]
 8008394:	78da      	ldrb	r2, [r3, #3]
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = MIN(*(uint8_t *)(buf + 4U), USBH_MAX_NUM_ENDPOINTS);
 800839a:	683b      	ldr	r3, [r7, #0]
 800839c:	3304      	adds	r3, #4
 800839e:	781b      	ldrb	r3, [r3, #0]
 80083a0:	2b02      	cmp	r3, #2
 80083a2:	bf28      	it	cs
 80083a4:	2302      	movcs	r3, #2
 80083a6:	b2da      	uxtb	r2, r3
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5U);
 80083ac:	683b      	ldr	r3, [r7, #0]
 80083ae:	795a      	ldrb	r2, [r3, #5]
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U);
 80083b4:	683b      	ldr	r3, [r7, #0]
 80083b6:	799a      	ldrb	r2, [r3, #6]
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U);
 80083bc:	683b      	ldr	r3, [r7, #0]
 80083be:	79da      	ldrb	r2, [r3, #7]
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8U);
 80083c4:	683b      	ldr	r3, [r7, #0]
 80083c6:	7a1a      	ldrb	r2, [r3, #8]
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	721a      	strb	r2, [r3, #8]
}
 80083cc:	bf00      	nop
 80083ce:	370c      	adds	r7, #12
 80083d0:	46bd      	mov	sp, r7
 80083d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083d6:	4770      	bx	lr

080083d8 <USBH_ParseEPDesc>:
  * @param  ep_descriptor: Endpoint descriptor destination address
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef *ep_descriptor, uint8_t *buf)
{
 80083d8:	b480      	push	{r7}
 80083da:	b087      	sub	sp, #28
 80083dc:	af00      	add	r7, sp, #0
 80083de:	60f8      	str	r0, [r7, #12]
 80083e0:	60b9      	str	r1, [r7, #8]
 80083e2:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 80083e4:	2300      	movs	r3, #0
 80083e6:	75fb      	strb	r3, [r7, #23]

  ep_descriptor->bLength          = *(uint8_t *)(buf + 0U);
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	781a      	ldrb	r2, [r3, #0]
 80083ec:	68bb      	ldr	r3, [r7, #8]
 80083ee:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1U);
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	785a      	ldrb	r2, [r3, #1]
 80083f4:	68bb      	ldr	r3, [r7, #8]
 80083f6:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U);
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	789a      	ldrb	r2, [r3, #2]
 80083fc:	68bb      	ldr	r3, [r7, #8]
 80083fe:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3U);
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	78da      	ldrb	r2, [r3, #3]
 8008404:	68bb      	ldr	r3, [r7, #8]
 8008406:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4U);
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	3304      	adds	r3, #4
 800840c:	781b      	ldrb	r3, [r3, #0]
 800840e:	461a      	mov	r2, r3
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	3305      	adds	r3, #5
 8008414:	781b      	ldrb	r3, [r3, #0]
 8008416:	021b      	lsls	r3, r3, #8
 8008418:	b29b      	uxth	r3, r3
 800841a:	4313      	orrs	r3, r2
 800841c:	b29a      	uxth	r2, r3
 800841e:	68bb      	ldr	r3, [r7, #8]
 8008420:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6U);
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	799a      	ldrb	r2, [r3, #6]
 8008426:	68bb      	ldr	r3, [r7, #8]
 8008428:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 800842a:	68bb      	ldr	r3, [r7, #8]
 800842c:	889b      	ldrh	r3, [r3, #4]
 800842e:	2b00      	cmp	r3, #0
 8008430:	d009      	beq.n	8008446 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8008432:	68bb      	ldr	r3, [r7, #8]
 8008434:	889b      	ldrh	r3, [r3, #4]
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 8008436:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800843a:	d804      	bhi.n	8008446 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_DATA_BUFFER))
 800843c:	68bb      	ldr	r3, [r7, #8]
 800843e:	889b      	ldrh	r3, [r3, #4]
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8008440:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008444:	d901      	bls.n	800844a <USBH_ParseEPDesc+0x72>
  {
    status = USBH_NOT_SUPPORTED;
 8008446:	2303      	movs	r3, #3
 8008448:	75fb      	strb	r3, [r7, #23]
  }

  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 800844a:	68fb      	ldr	r3, [r7, #12]
 800844c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008450:	2b00      	cmp	r3, #0
 8008452:	d136      	bne.n	80084c2 <USBH_ParseEPDesc+0xea>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK)
 8008454:	68bb      	ldr	r3, [r7, #8]
 8008456:	78db      	ldrb	r3, [r3, #3]
 8008458:	f003 0303 	and.w	r3, r3, #3
 800845c:	2b02      	cmp	r3, #2
 800845e:	d108      	bne.n	8008472 <USBH_ParseEPDesc+0x9a>
    {
      if (ep_descriptor->wMaxPacketSize > 512U)
 8008460:	68bb      	ldr	r3, [r7, #8]
 8008462:	889b      	ldrh	r3, [r3, #4]
 8008464:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008468:	f240 8097 	bls.w	800859a <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800846c:	2303      	movs	r3, #3
 800846e:	75fb      	strb	r3, [r7, #23]
 8008470:	e093      	b.n	800859a <USBH_ParseEPDesc+0x1c2>
      }
    }
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 8008472:	68bb      	ldr	r3, [r7, #8]
 8008474:	78db      	ldrb	r3, [r3, #3]
 8008476:	f003 0303 	and.w	r3, r3, #3
 800847a:	2b00      	cmp	r3, #0
 800847c:	d107      	bne.n	800848e <USBH_ParseEPDesc+0xb6>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 800847e:	68bb      	ldr	r3, [r7, #8]
 8008480:	889b      	ldrh	r3, [r3, #4]
 8008482:	2b40      	cmp	r3, #64	@ 0x40
 8008484:	f240 8089 	bls.w	800859a <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8008488:	2303      	movs	r3, #3
 800848a:	75fb      	strb	r3, [r7, #23]
 800848c:	e085      	b.n	800859a <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800848e:	68bb      	ldr	r3, [r7, #8]
 8008490:	78db      	ldrb	r3, [r3, #3]
 8008492:	f003 0303 	and.w	r3, r3, #3
 8008496:	2b01      	cmp	r3, #1
 8008498:	d005      	beq.n	80084a6 <USBH_ParseEPDesc+0xce>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 800849a:	68bb      	ldr	r3, [r7, #8]
 800849c:	78db      	ldrb	r3, [r3, #3]
 800849e:	f003 0303 	and.w	r3, r3, #3
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 80084a2:	2b03      	cmp	r3, #3
 80084a4:	d10a      	bne.n	80084bc <USBH_ParseEPDesc+0xe4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 80084a6:	68bb      	ldr	r3, [r7, #8]
 80084a8:	799b      	ldrb	r3, [r3, #6]
 80084aa:	2b00      	cmp	r3, #0
 80084ac:	d003      	beq.n	80084b6 <USBH_ParseEPDesc+0xde>
 80084ae:	68bb      	ldr	r3, [r7, #8]
 80084b0:	799b      	ldrb	r3, [r3, #6]
 80084b2:	2b10      	cmp	r3, #16
 80084b4:	d970      	bls.n	8008598 <USBH_ParseEPDesc+0x1c0>
      {
        status = USBH_NOT_SUPPORTED;
 80084b6:	2303      	movs	r3, #3
 80084b8:	75fb      	strb	r3, [r7, #23]
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 80084ba:	e06d      	b.n	8008598 <USBH_ParseEPDesc+0x1c0>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 80084bc:	2303      	movs	r3, #3
 80084be:	75fb      	strb	r3, [r7, #23]
 80084c0:	e06b      	b.n	800859a <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 80084c2:	68fb      	ldr	r3, [r7, #12]
 80084c4:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80084c8:	2b01      	cmp	r3, #1
 80084ca:	d13c      	bne.n	8008546 <USBH_ParseEPDesc+0x16e>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 80084cc:	68bb      	ldr	r3, [r7, #8]
 80084ce:	78db      	ldrb	r3, [r3, #3]
 80084d0:	f003 0303 	and.w	r3, r3, #3
 80084d4:	2b02      	cmp	r3, #2
 80084d6:	d005      	beq.n	80084e4 <USBH_ParseEPDesc+0x10c>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL))
 80084d8:	68bb      	ldr	r3, [r7, #8]
 80084da:	78db      	ldrb	r3, [r3, #3]
 80084dc:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 80084e0:	2b00      	cmp	r3, #0
 80084e2:	d106      	bne.n	80084f2 <USBH_ParseEPDesc+0x11a>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 80084e4:	68bb      	ldr	r3, [r7, #8]
 80084e6:	889b      	ldrh	r3, [r3, #4]
 80084e8:	2b40      	cmp	r3, #64	@ 0x40
 80084ea:	d956      	bls.n	800859a <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 80084ec:	2303      	movs	r3, #3
 80084ee:	75fb      	strb	r3, [r7, #23]
      if (ep_descriptor->wMaxPacketSize > 64U)
 80084f0:	e053      	b.n	800859a <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 80084f2:	68bb      	ldr	r3, [r7, #8]
 80084f4:	78db      	ldrb	r3, [r3, #3]
 80084f6:	f003 0303 	and.w	r3, r3, #3
 80084fa:	2b01      	cmp	r3, #1
 80084fc:	d10e      	bne.n	800851c <USBH_ParseEPDesc+0x144>
    {
      if ((ep_descriptor->bInterval == 0U) ||
 80084fe:	68bb      	ldr	r3, [r7, #8]
 8008500:	799b      	ldrb	r3, [r3, #6]
 8008502:	2b00      	cmp	r3, #0
 8008504:	d007      	beq.n	8008516 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->bInterval > 0x10U) ||
 8008506:	68bb      	ldr	r3, [r7, #8]
 8008508:	799b      	ldrb	r3, [r3, #6]
      if ((ep_descriptor->bInterval == 0U) ||
 800850a:	2b10      	cmp	r3, #16
 800850c:	d803      	bhi.n	8008516 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->wMaxPacketSize > 64U))
 800850e:	68bb      	ldr	r3, [r7, #8]
 8008510:	889b      	ldrh	r3, [r3, #4]
          (ep_descriptor->bInterval > 0x10U) ||
 8008512:	2b40      	cmp	r3, #64	@ 0x40
 8008514:	d941      	bls.n	800859a <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8008516:	2303      	movs	r3, #3
 8008518:	75fb      	strb	r3, [r7, #23]
 800851a:	e03e      	b.n	800859a <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 800851c:	68bb      	ldr	r3, [r7, #8]
 800851e:	78db      	ldrb	r3, [r3, #3]
 8008520:	f003 0303 	and.w	r3, r3, #3
 8008524:	2b03      	cmp	r3, #3
 8008526:	d10b      	bne.n	8008540 <USBH_ParseEPDesc+0x168>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 1023U))
 8008528:	68bb      	ldr	r3, [r7, #8]
 800852a:	799b      	ldrb	r3, [r3, #6]
 800852c:	2b00      	cmp	r3, #0
 800852e:	d004      	beq.n	800853a <USBH_ParseEPDesc+0x162>
 8008530:	68bb      	ldr	r3, [r7, #8]
 8008532:	889b      	ldrh	r3, [r3, #4]
 8008534:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008538:	d32f      	bcc.n	800859a <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800853a:	2303      	movs	r3, #3
 800853c:	75fb      	strb	r3, [r7, #23]
 800853e:	e02c      	b.n	800859a <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8008540:	2303      	movs	r3, #3
 8008542:	75fb      	strb	r3, [r7, #23]
 8008544:	e029      	b.n	800859a <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 8008546:	68fb      	ldr	r3, [r7, #12]
 8008548:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800854c:	2b02      	cmp	r3, #2
 800854e:	d120      	bne.n	8008592 <USBH_ParseEPDesc+0x1ba>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 8008550:	68bb      	ldr	r3, [r7, #8]
 8008552:	78db      	ldrb	r3, [r3, #3]
 8008554:	f003 0303 	and.w	r3, r3, #3
 8008558:	2b00      	cmp	r3, #0
 800855a:	d106      	bne.n	800856a <USBH_ParseEPDesc+0x192>
    {
      if (ep_descriptor->wMaxPacketSize != 8U)
 800855c:	68bb      	ldr	r3, [r7, #8]
 800855e:	889b      	ldrh	r3, [r3, #4]
 8008560:	2b08      	cmp	r3, #8
 8008562:	d01a      	beq.n	800859a <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8008564:	2303      	movs	r3, #3
 8008566:	75fb      	strb	r3, [r7, #23]
 8008568:	e017      	b.n	800859a <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 800856a:	68bb      	ldr	r3, [r7, #8]
 800856c:	78db      	ldrb	r3, [r3, #3]
 800856e:	f003 0303 	and.w	r3, r3, #3
 8008572:	2b03      	cmp	r3, #3
 8008574:	d10a      	bne.n	800858c <USBH_ParseEPDesc+0x1b4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 8U))
 8008576:	68bb      	ldr	r3, [r7, #8]
 8008578:	799b      	ldrb	r3, [r3, #6]
 800857a:	2b00      	cmp	r3, #0
 800857c:	d003      	beq.n	8008586 <USBH_ParseEPDesc+0x1ae>
 800857e:	68bb      	ldr	r3, [r7, #8]
 8008580:	889b      	ldrh	r3, [r3, #4]
 8008582:	2b08      	cmp	r3, #8
 8008584:	d909      	bls.n	800859a <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8008586:	2303      	movs	r3, #3
 8008588:	75fb      	strb	r3, [r7, #23]
 800858a:	e006      	b.n	800859a <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800858c:	2303      	movs	r3, #3
 800858e:	75fb      	strb	r3, [r7, #23]
 8008590:	e003      	b.n	800859a <USBH_ParseEPDesc+0x1c2>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 8008592:	2303      	movs	r3, #3
 8008594:	75fb      	strb	r3, [r7, #23]
 8008596:	e000      	b.n	800859a <USBH_ParseEPDesc+0x1c2>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8008598:	bf00      	nop
  }

  return status;
 800859a:	7dfb      	ldrb	r3, [r7, #23]
}
 800859c:	4618      	mov	r0, r3
 800859e:	371c      	adds	r7, #28
 80085a0:	46bd      	mov	sp, r7
 80085a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085a6:	4770      	bx	lr

080085a8 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 80085a8:	b480      	push	{r7}
 80085aa:	b087      	sub	sp, #28
 80085ac:	af00      	add	r7, sp, #0
 80085ae:	60f8      	str	r0, [r7, #12]
 80085b0:	60b9      	str	r1, [r7, #8]
 80085b2:	4613      	mov	r3, r2
 80085b4:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 80085b6:	68fb      	ldr	r3, [r7, #12]
 80085b8:	3301      	adds	r3, #1
 80085ba:	781b      	ldrb	r3, [r3, #0]
 80085bc:	2b03      	cmp	r3, #3
 80085be:	d120      	bne.n	8008602 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 80085c0:	68fb      	ldr	r3, [r7, #12]
 80085c2:	781b      	ldrb	r3, [r3, #0]
 80085c4:	1e9a      	subs	r2, r3, #2
 80085c6:	88fb      	ldrh	r3, [r7, #6]
 80085c8:	4293      	cmp	r3, r2
 80085ca:	bf28      	it	cs
 80085cc:	4613      	movcs	r3, r2
 80085ce:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 80085d0:	68fb      	ldr	r3, [r7, #12]
 80085d2:	3302      	adds	r3, #2
 80085d4:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 80085d6:	2300      	movs	r3, #0
 80085d8:	82fb      	strh	r3, [r7, #22]
 80085da:	e00b      	b.n	80085f4 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 80085dc:	8afb      	ldrh	r3, [r7, #22]
 80085de:	68fa      	ldr	r2, [r7, #12]
 80085e0:	4413      	add	r3, r2
 80085e2:	781a      	ldrb	r2, [r3, #0]
 80085e4:	68bb      	ldr	r3, [r7, #8]
 80085e6:	701a      	strb	r2, [r3, #0]
      pdest++;
 80085e8:	68bb      	ldr	r3, [r7, #8]
 80085ea:	3301      	adds	r3, #1
 80085ec:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 80085ee:	8afb      	ldrh	r3, [r7, #22]
 80085f0:	3302      	adds	r3, #2
 80085f2:	82fb      	strh	r3, [r7, #22]
 80085f4:	8afa      	ldrh	r2, [r7, #22]
 80085f6:	8abb      	ldrh	r3, [r7, #20]
 80085f8:	429a      	cmp	r2, r3
 80085fa:	d3ef      	bcc.n	80085dc <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 80085fc:	68bb      	ldr	r3, [r7, #8]
 80085fe:	2200      	movs	r2, #0
 8008600:	701a      	strb	r2, [r3, #0]
  }
}
 8008602:	bf00      	nop
 8008604:	371c      	adds	r7, #28
 8008606:	46bd      	mov	sp, r7
 8008608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800860c:	4770      	bx	lr

0800860e <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800860e:	b480      	push	{r7}
 8008610:	b085      	sub	sp, #20
 8008612:	af00      	add	r7, sp, #0
 8008614:	6078      	str	r0, [r7, #4]
 8008616:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 8008618:	683b      	ldr	r3, [r7, #0]
 800861a:	881b      	ldrh	r3, [r3, #0]
 800861c:	687a      	ldr	r2, [r7, #4]
 800861e:	7812      	ldrb	r2, [r2, #0]
 8008620:	4413      	add	r3, r2
 8008622:	b29a      	uxth	r2, r3
 8008624:	683b      	ldr	r3, [r7, #0]
 8008626:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	781b      	ldrb	r3, [r3, #0]
 800862c:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	4413      	add	r3, r2
 8008632:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8008634:	68fb      	ldr	r3, [r7, #12]
}
 8008636:	4618      	mov	r0, r3
 8008638:	3714      	adds	r7, #20
 800863a:	46bd      	mov	sp, r7
 800863c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008640:	4770      	bx	lr

08008642 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 8008642:	b580      	push	{r7, lr}
 8008644:	b086      	sub	sp, #24
 8008646:	af00      	add	r7, sp, #0
 8008648:	60f8      	str	r0, [r7, #12]
 800864a:	60b9      	str	r1, [r7, #8]
 800864c:	4613      	mov	r3, r2
 800864e:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 8008650:	2301      	movs	r3, #1
 8008652:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 8008654:	68fb      	ldr	r3, [r7, #12]
 8008656:	789b      	ldrb	r3, [r3, #2]
 8008658:	2b01      	cmp	r3, #1
 800865a:	d002      	beq.n	8008662 <USBH_CtlReq+0x20>
 800865c:	2b02      	cmp	r3, #2
 800865e:	d01d      	beq.n	800869c <USBH_CtlReq+0x5a>
#endif
#endif
      break;

    default:
      break;
 8008660:	e043      	b.n	80086ea <USBH_CtlReq+0xa8>
      phost->Control.buff = buff;
 8008662:	68fb      	ldr	r3, [r7, #12]
 8008664:	68ba      	ldr	r2, [r7, #8]
 8008666:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 8008668:	68fb      	ldr	r3, [r7, #12]
 800866a:	88fa      	ldrh	r2, [r7, #6]
 800866c:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 800866e:	68fb      	ldr	r3, [r7, #12]
 8008670:	2201      	movs	r2, #1
 8008672:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 8008674:	68fb      	ldr	r3, [r7, #12]
 8008676:	2202      	movs	r2, #2
 8008678:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 800867a:	2301      	movs	r3, #1
 800867c:	75fb      	strb	r3, [r7, #23]
      phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800867e:	68fb      	ldr	r3, [r7, #12]
 8008680:	2203      	movs	r2, #3
 8008682:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
 8008686:	68fb      	ldr	r3, [r7, #12]
 8008688:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 800868c:	68fb      	ldr	r3, [r7, #12]
 800868e:	f503 7178 	add.w	r1, r3, #992	@ 0x3e0
 8008692:	2300      	movs	r3, #0
 8008694:	2200      	movs	r2, #0
 8008696:	f000 fd55 	bl	8009144 <osMessageQueuePut>
      break;
 800869a:	e026      	b.n	80086ea <USBH_CtlReq+0xa8>
      status = USBH_HandleControl(phost);
 800869c:	68f8      	ldr	r0, [r7, #12]
 800869e:	f000 f829 	bl	80086f4 <USBH_HandleControl>
 80086a2:	4603      	mov	r3, r0
 80086a4:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 80086a6:	7dfb      	ldrb	r3, [r7, #23]
 80086a8:	2b00      	cmp	r3, #0
 80086aa:	d002      	beq.n	80086b2 <USBH_CtlReq+0x70>
 80086ac:	7dfb      	ldrb	r3, [r7, #23]
 80086ae:	2b03      	cmp	r3, #3
 80086b0:	d106      	bne.n	80086c0 <USBH_CtlReq+0x7e>
        phost->RequestState = CMD_SEND;
 80086b2:	68fb      	ldr	r3, [r7, #12]
 80086b4:	2201      	movs	r2, #1
 80086b6:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 80086b8:	68fb      	ldr	r3, [r7, #12]
 80086ba:	2200      	movs	r2, #0
 80086bc:	761a      	strb	r2, [r3, #24]
 80086be:	e005      	b.n	80086cc <USBH_CtlReq+0x8a>
      else if (status == USBH_FAIL)
 80086c0:	7dfb      	ldrb	r3, [r7, #23]
 80086c2:	2b02      	cmp	r3, #2
 80086c4:	d102      	bne.n	80086cc <USBH_CtlReq+0x8a>
        phost->RequestState = CMD_SEND;
 80086c6:	68fb      	ldr	r3, [r7, #12]
 80086c8:	2201      	movs	r2, #1
 80086ca:	709a      	strb	r2, [r3, #2]
      phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 80086cc:	68fb      	ldr	r3, [r7, #12]
 80086ce:	2203      	movs	r2, #3
 80086d0:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
 80086d4:	68fb      	ldr	r3, [r7, #12]
 80086d6:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 80086da:	68fb      	ldr	r3, [r7, #12]
 80086dc:	f503 7178 	add.w	r1, r3, #992	@ 0x3e0
 80086e0:	2300      	movs	r3, #0
 80086e2:	2200      	movs	r2, #0
 80086e4:	f000 fd2e 	bl	8009144 <osMessageQueuePut>
      break;
 80086e8:	bf00      	nop
  }
  return status;
 80086ea:	7dfb      	ldrb	r3, [r7, #23]
}
 80086ec:	4618      	mov	r0, r3
 80086ee:	3718      	adds	r7, #24
 80086f0:	46bd      	mov	sp, r7
 80086f2:	bd80      	pop	{r7, pc}

080086f4 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 80086f4:	b580      	push	{r7, lr}
 80086f6:	b086      	sub	sp, #24
 80086f8:	af02      	add	r7, sp, #8
 80086fa:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 80086fc:	2301      	movs	r3, #1
 80086fe:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8008700:	2300      	movs	r3, #0
 8008702:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	7e1b      	ldrb	r3, [r3, #24]
 8008708:	3b01      	subs	r3, #1
 800870a:	2b0a      	cmp	r3, #10
 800870c:	f200 8229 	bhi.w	8008b62 <USBH_HandleControl+0x46e>
 8008710:	a201      	add	r2, pc, #4	@ (adr r2, 8008718 <USBH_HandleControl+0x24>)
 8008712:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008716:	bf00      	nop
 8008718:	08008745 	.word	0x08008745
 800871c:	0800875f 	.word	0x0800875f
 8008720:	08008801 	.word	0x08008801
 8008724:	08008827 	.word	0x08008827
 8008728:	080088b3 	.word	0x080088b3
 800872c:	080088dd 	.word	0x080088dd
 8008730:	0800899f 	.word	0x0800899f
 8008734:	080089c1 	.word	0x080089c1
 8008738:	08008a53 	.word	0x08008a53
 800873c:	08008a79 	.word	0x08008a79
 8008740:	08008b0b 	.word	0x08008b0b
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	f103 0110 	add.w	r1, r3, #16
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	795b      	ldrb	r3, [r3, #5]
 800874e:	461a      	mov	r2, r3
 8008750:	6878      	ldr	r0, [r7, #4]
 8008752:	f000 fa17 	bl	8008b84 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	2202      	movs	r2, #2
 800875a:	761a      	strb	r2, [r3, #24]
      break;
 800875c:	e20c      	b.n	8008b78 <USBH_HandleControl+0x484>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	795b      	ldrb	r3, [r3, #5]
 8008762:	4619      	mov	r1, r3
 8008764:	6878      	ldr	r0, [r7, #4]
 8008766:	f003 fd73 	bl	800c250 <USBH_LL_GetURBState>
 800876a:	4603      	mov	r3, r0
 800876c:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 800876e:	7bbb      	ldrb	r3, [r7, #14]
 8008770:	2b01      	cmp	r3, #1
 8008772:	d12c      	bne.n	80087ce <USBH_HandleControl+0xda>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	7c1b      	ldrb	r3, [r3, #16]
 8008778:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800877c:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	8adb      	ldrh	r3, [r3, #22]
 8008782:	2b00      	cmp	r3, #0
 8008784:	d00a      	beq.n	800879c <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 8008786:	7b7b      	ldrb	r3, [r7, #13]
 8008788:	2b80      	cmp	r3, #128	@ 0x80
 800878a:	d103      	bne.n	8008794 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	2203      	movs	r2, #3
 8008790:	761a      	strb	r2, [r3, #24]
 8008792:	e00d      	b.n	80087b0 <USBH_HandleControl+0xbc>
          }
          else
          {
            /* Data Direction is OUT */
            phost->Control.state = CTRL_DATA_OUT;
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	2205      	movs	r2, #5
 8008798:	761a      	strb	r2, [r3, #24]
 800879a:	e009      	b.n	80087b0 <USBH_HandleControl+0xbc>
        }
        /* No DATA stage */
        else
        {
          /* If there is No Data Transfer Stage */
          if (direction == USB_D2H)
 800879c:	7b7b      	ldrb	r3, [r7, #13]
 800879e:	2b80      	cmp	r3, #128	@ 0x80
 80087a0:	d103      	bne.n	80087aa <USBH_HandleControl+0xb6>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_STATUS_OUT;
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	2209      	movs	r2, #9
 80087a6:	761a      	strb	r2, [r3, #24]
 80087a8:	e002      	b.n	80087b0 <USBH_HandleControl+0xbc>
          }
          else
          {
            /* Data Direction is OUT */
            phost->Control.state = CTRL_STATUS_IN;
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	2207      	movs	r2, #7
 80087ae:	761a      	strb	r2, [r3, #24]
          }
        }

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	2203      	movs	r2, #3
 80087b4:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	f503 7178 	add.w	r1, r3, #992	@ 0x3e0
 80087c4:	2300      	movs	r3, #0
 80087c6:	2200      	movs	r2, #0
 80087c8:	f000 fcbc 	bl	8009144 <osMessageQueuePut>
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 80087cc:	e1cb      	b.n	8008b66 <USBH_HandleControl+0x472>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 80087ce:	7bbb      	ldrb	r3, [r7, #14]
 80087d0:	2b04      	cmp	r3, #4
 80087d2:	d003      	beq.n	80087dc <USBH_HandleControl+0xe8>
 80087d4:	7bbb      	ldrb	r3, [r7, #14]
 80087d6:	2b02      	cmp	r3, #2
 80087d8:	f040 81c5 	bne.w	8008b66 <USBH_HandleControl+0x472>
          phost->Control.state = CTRL_ERROR;
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	220b      	movs	r2, #11
 80087e0:	761a      	strb	r2, [r3, #24]
          phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	2203      	movs	r2, #3
 80087e6:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	f503 7178 	add.w	r1, r3, #992	@ 0x3e0
 80087f6:	2300      	movs	r3, #0
 80087f8:	2200      	movs	r2, #0
 80087fa:	f000 fca3 	bl	8009144 <osMessageQueuePut>
      break;
 80087fe:	e1b2      	b.n	8008b66 <USBH_HandleControl+0x472>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8008806:	b29a      	uxth	r2, r3
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	81da      	strh	r2, [r3, #14]
      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	6899      	ldr	r1, [r3, #8]
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	899a      	ldrh	r2, [r3, #12]
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	791b      	ldrb	r3, [r3, #4]
 8008818:	6878      	ldr	r0, [r7, #4]
 800881a:	f000 f9f2 	bl	8008c02 <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	2204      	movs	r2, #4
 8008822:	761a      	strb	r2, [r3, #24]
      break;
 8008824:	e1a8      	b.n	8008b78 <USBH_HandleControl+0x484>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	791b      	ldrb	r3, [r3, #4]
 800882a:	4619      	mov	r1, r3
 800882c:	6878      	ldr	r0, [r7, #4]
 800882e:	f003 fd0f 	bl	800c250 <USBH_LL_GetURBState>
 8008832:	4603      	mov	r3, r0
 8008834:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 8008836:	7bbb      	ldrb	r3, [r7, #14]
 8008838:	2b01      	cmp	r3, #1
 800883a:	d110      	bne.n	800885e <USBH_HandleControl+0x16a>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	2209      	movs	r2, #9
 8008840:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	2203      	movs	r2, #3
 8008846:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	f503 7178 	add.w	r1, r3, #992	@ 0x3e0
 8008856:	2300      	movs	r3, #0
 8008858:	2200      	movs	r2, #0
 800885a:	f000 fc73 	bl	8009144 <osMessageQueuePut>
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 800885e:	7bbb      	ldrb	r3, [r7, #14]
 8008860:	2b05      	cmp	r3, #5
 8008862:	d110      	bne.n	8008886 <USBH_HandleControl+0x192>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 8008864:	2303      	movs	r3, #3
 8008866:	73fb      	strb	r3, [r7, #15]

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	2203      	movs	r2, #3
 800886c:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	f503 7178 	add.w	r1, r3, #992	@ 0x3e0
 800887c:	2300      	movs	r3, #0
 800887e:	2200      	movs	r2, #0
 8008880:	f000 fc60 	bl	8009144 <osMessageQueuePut>
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8008884:	e171      	b.n	8008b6a <USBH_HandleControl+0x476>
        if (URB_Status == USBH_URB_ERROR)
 8008886:	7bbb      	ldrb	r3, [r7, #14]
 8008888:	2b04      	cmp	r3, #4
 800888a:	f040 816e 	bne.w	8008b6a <USBH_HandleControl+0x476>
          phost->Control.state = CTRL_ERROR;
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	220b      	movs	r2, #11
 8008892:	761a      	strb	r2, [r3, #24]
          phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	2203      	movs	r2, #3
 8008898:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	f503 7178 	add.w	r1, r3, #992	@ 0x3e0
 80088a8:	2300      	movs	r3, #0
 80088aa:	2200      	movs	r2, #0
 80088ac:	f000 fc4a 	bl	8009144 <osMessageQueuePut>
      break;
 80088b0:	e15b      	b.n	8008b6a <USBH_HandleControl+0x476>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	6899      	ldr	r1, [r3, #8]
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	899a      	ldrh	r2, [r3, #12]
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	795b      	ldrb	r3, [r3, #5]
 80088be:	2001      	movs	r0, #1
 80088c0:	9000      	str	r0, [sp, #0]
 80088c2:	6878      	ldr	r0, [r7, #4]
 80088c4:	f000 f978 	bl	8008bb8 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 80088ce:	b29a      	uxth	r2, r3
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	2206      	movs	r2, #6
 80088d8:	761a      	strb	r2, [r3, #24]
      break;
 80088da:	e14d      	b.n	8008b78 <USBH_HandleControl+0x484>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	795b      	ldrb	r3, [r3, #5]
 80088e0:	4619      	mov	r1, r3
 80088e2:	6878      	ldr	r0, [r7, #4]
 80088e4:	f003 fcb4 	bl	800c250 <USBH_LL_GetURBState>
 80088e8:	4603      	mov	r3, r0
 80088ea:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 80088ec:	7bbb      	ldrb	r3, [r7, #14]
 80088ee:	2b01      	cmp	r3, #1
 80088f0:	d111      	bne.n	8008916 <USBH_HandleControl+0x222>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	2207      	movs	r2, #7
 80088f6:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	2203      	movs	r2, #3
 80088fc:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	f503 7178 	add.w	r1, r3, #992	@ 0x3e0
 800890c:	2300      	movs	r3, #0
 800890e:	2200      	movs	r2, #0
 8008910:	f000 fc18 	bl	8009144 <osMessageQueuePut>
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8008914:	e12b      	b.n	8008b6e <USBH_HandleControl+0x47a>
      else if (URB_Status == USBH_URB_STALL)
 8008916:	7bbb      	ldrb	r3, [r7, #14]
 8008918:	2b05      	cmp	r3, #5
 800891a:	d113      	bne.n	8008944 <USBH_HandleControl+0x250>
        phost->Control.state = CTRL_STALLED;
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	220c      	movs	r2, #12
 8008920:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 8008922:	2303      	movs	r3, #3
 8008924:	73fb      	strb	r3, [r7, #15]
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	2203      	movs	r2, #3
 800892a:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	f503 7178 	add.w	r1, r3, #992	@ 0x3e0
 800893a:	2300      	movs	r3, #0
 800893c:	2200      	movs	r2, #0
 800893e:	f000 fc01 	bl	8009144 <osMessageQueuePut>
      break;
 8008942:	e114      	b.n	8008b6e <USBH_HandleControl+0x47a>
      else if (URB_Status == USBH_URB_NOTREADY)
 8008944:	7bbb      	ldrb	r3, [r7, #14]
 8008946:	2b02      	cmp	r3, #2
 8008948:	d111      	bne.n	800896e <USBH_HandleControl+0x27a>
        phost->Control.state = CTRL_DATA_OUT;
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	2205      	movs	r2, #5
 800894e:	761a      	strb	r2, [r3, #24]
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	2203      	movs	r2, #3
 8008954:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	f503 7178 	add.w	r1, r3, #992	@ 0x3e0
 8008964:	2300      	movs	r3, #0
 8008966:	2200      	movs	r2, #0
 8008968:	f000 fbec 	bl	8009144 <osMessageQueuePut>
      break;
 800896c:	e0ff      	b.n	8008b6e <USBH_HandleControl+0x47a>
        if (URB_Status == USBH_URB_ERROR)
 800896e:	7bbb      	ldrb	r3, [r7, #14]
 8008970:	2b04      	cmp	r3, #4
 8008972:	f040 80fc 	bne.w	8008b6e <USBH_HandleControl+0x47a>
          phost->Control.state = CTRL_ERROR;
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	220b      	movs	r2, #11
 800897a:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 800897c:	2302      	movs	r3, #2
 800897e:	73fb      	strb	r3, [r7, #15]
          phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	2203      	movs	r2, #3
 8008984:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	f503 7178 	add.w	r1, r3, #992	@ 0x3e0
 8008994:	2300      	movs	r3, #0
 8008996:	2200      	movs	r2, #0
 8008998:	f000 fbd4 	bl	8009144 <osMessageQueuePut>
      break;
 800899c:	e0e7      	b.n	8008b6e <USBH_HandleControl+0x47a>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	791b      	ldrb	r3, [r3, #4]
 80089a2:	2200      	movs	r2, #0
 80089a4:	2100      	movs	r1, #0
 80089a6:	6878      	ldr	r0, [r7, #4]
 80089a8:	f000 f92b 	bl	8008c02 <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 80089b2:	b29a      	uxth	r2, r3
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	2208      	movs	r2, #8
 80089bc:	761a      	strb	r2, [r3, #24]

      break;
 80089be:	e0db      	b.n	8008b78 <USBH_HandleControl+0x484>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	791b      	ldrb	r3, [r3, #4]
 80089c4:	4619      	mov	r1, r3
 80089c6:	6878      	ldr	r0, [r7, #4]
 80089c8:	f003 fc42 	bl	800c250 <USBH_LL_GetURBState>
 80089cc:	4603      	mov	r3, r0
 80089ce:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 80089d0:	7bbb      	ldrb	r3, [r7, #14]
 80089d2:	2b01      	cmp	r3, #1
 80089d4:	d113      	bne.n	80089fe <USBH_HandleControl+0x30a>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	220d      	movs	r2, #13
 80089da:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 80089dc:	2300      	movs	r3, #0
 80089de:	73fb      	strb	r3, [r7, #15]

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	2203      	movs	r2, #3
 80089e4:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	f503 7178 	add.w	r1, r3, #992	@ 0x3e0
 80089f4:	2300      	movs	r3, #0
 80089f6:	2200      	movs	r2, #0
 80089f8:	f000 fba4 	bl	8009144 <osMessageQueuePut>
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 80089fc:	e0b9      	b.n	8008b72 <USBH_HandleControl+0x47e>
      else if (URB_Status == USBH_URB_ERROR)
 80089fe:	7bbb      	ldrb	r3, [r7, #14]
 8008a00:	2b04      	cmp	r3, #4
 8008a02:	d111      	bne.n	8008a28 <USBH_HandleControl+0x334>
        phost->Control.state = CTRL_ERROR;
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	220b      	movs	r2, #11
 8008a08:	761a      	strb	r2, [r3, #24]
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	2203      	movs	r2, #3
 8008a0e:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	f503 7178 	add.w	r1, r3, #992	@ 0x3e0
 8008a1e:	2300      	movs	r3, #0
 8008a20:	2200      	movs	r2, #0
 8008a22:	f000 fb8f 	bl	8009144 <osMessageQueuePut>
      break;
 8008a26:	e0a4      	b.n	8008b72 <USBH_HandleControl+0x47e>
        if (URB_Status == USBH_URB_STALL)
 8008a28:	7bbb      	ldrb	r3, [r7, #14]
 8008a2a:	2b05      	cmp	r3, #5
 8008a2c:	f040 80a1 	bne.w	8008b72 <USBH_HandleControl+0x47e>
          status = USBH_NOT_SUPPORTED;
 8008a30:	2303      	movs	r3, #3
 8008a32:	73fb      	strb	r3, [r7, #15]
          phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	2203      	movs	r2, #3
 8008a38:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	f503 7178 	add.w	r1, r3, #992	@ 0x3e0
 8008a48:	2300      	movs	r3, #0
 8008a4a:	2200      	movs	r2, #0
 8008a4c:	f000 fb7a 	bl	8009144 <osMessageQueuePut>
      break;
 8008a50:	e08f      	b.n	8008b72 <USBH_HandleControl+0x47e>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	795b      	ldrb	r3, [r3, #5]
 8008a56:	2201      	movs	r2, #1
 8008a58:	9200      	str	r2, [sp, #0]
 8008a5a:	2200      	movs	r2, #0
 8008a5c:	2100      	movs	r1, #0
 8008a5e:	6878      	ldr	r0, [r7, #4]
 8008a60:	f000 f8aa 	bl	8008bb8 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8008a6a:	b29a      	uxth	r2, r3
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	220a      	movs	r2, #10
 8008a74:	761a      	strb	r2, [r3, #24]
      break;
 8008a76:	e07f      	b.n	8008b78 <USBH_HandleControl+0x484>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	795b      	ldrb	r3, [r3, #5]
 8008a7c:	4619      	mov	r1, r3
 8008a7e:	6878      	ldr	r0, [r7, #4]
 8008a80:	f003 fbe6 	bl	800c250 <USBH_LL_GetURBState>
 8008a84:	4603      	mov	r3, r0
 8008a86:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 8008a88:	7bbb      	ldrb	r3, [r7, #14]
 8008a8a:	2b01      	cmp	r3, #1
 8008a8c:	d113      	bne.n	8008ab6 <USBH_HandleControl+0x3c2>
      {
        status = USBH_OK;
 8008a8e:	2300      	movs	r3, #0
 8008a90:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	220d      	movs	r2, #13
 8008a96:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	2203      	movs	r2, #3
 8008a9c:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	f503 7178 	add.w	r1, r3, #992	@ 0x3e0
 8008aac:	2300      	movs	r3, #0
 8008aae:	2200      	movs	r2, #0
 8008ab0:	f000 fb48 	bl	8009144 <osMessageQueuePut>
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8008ab4:	e05f      	b.n	8008b76 <USBH_HandleControl+0x482>
      else if (URB_Status == USBH_URB_NOTREADY)
 8008ab6:	7bbb      	ldrb	r3, [r7, #14]
 8008ab8:	2b02      	cmp	r3, #2
 8008aba:	d111      	bne.n	8008ae0 <USBH_HandleControl+0x3ec>
        phost->Control.state = CTRL_STATUS_OUT;
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	2209      	movs	r2, #9
 8008ac0:	761a      	strb	r2, [r3, #24]
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	2203      	movs	r2, #3
 8008ac6:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	f503 7178 	add.w	r1, r3, #992	@ 0x3e0
 8008ad6:	2300      	movs	r3, #0
 8008ad8:	2200      	movs	r2, #0
 8008ada:	f000 fb33 	bl	8009144 <osMessageQueuePut>
      break;
 8008ade:	e04a      	b.n	8008b76 <USBH_HandleControl+0x482>
        if (URB_Status == USBH_URB_ERROR)
 8008ae0:	7bbb      	ldrb	r3, [r7, #14]
 8008ae2:	2b04      	cmp	r3, #4
 8008ae4:	d147      	bne.n	8008b76 <USBH_HandleControl+0x482>
          phost->Control.state = CTRL_ERROR;
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	220b      	movs	r2, #11
 8008aea:	761a      	strb	r2, [r3, #24]
          phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	2203      	movs	r2, #3
 8008af0:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	f503 7178 	add.w	r1, r3, #992	@ 0x3e0
 8008b00:	2300      	movs	r3, #0
 8008b02:	2200      	movs	r2, #0
 8008b04:	f000 fb1e 	bl	8009144 <osMessageQueuePut>
      break;
 8008b08:	e035      	b.n	8008b76 <USBH_HandleControl+0x482>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	7e5b      	ldrb	r3, [r3, #25]
 8008b0e:	3301      	adds	r3, #1
 8008b10:	b2da      	uxtb	r2, r3
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	765a      	strb	r2, [r3, #25]
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	7e5b      	ldrb	r3, [r3, #25]
 8008b1a:	2b02      	cmp	r3, #2
 8008b1c:	d806      	bhi.n	8008b2c <USBH_HandleControl+0x438>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	2201      	movs	r2, #1
 8008b22:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	2201      	movs	r2, #1
 8008b28:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 8008b2a:	e025      	b.n	8008b78 <USBH_HandleControl+0x484>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008b32:	2106      	movs	r1, #6
 8008b34:	6878      	ldr	r0, [r7, #4]
 8008b36:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	2200      	movs	r2, #0
 8008b3c:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	795b      	ldrb	r3, [r3, #5]
 8008b42:	4619      	mov	r1, r3
 8008b44:	6878      	ldr	r0, [r7, #4]
 8008b46:	f000 f90d 	bl	8008d64 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	791b      	ldrb	r3, [r3, #4]
 8008b4e:	4619      	mov	r1, r3
 8008b50:	6878      	ldr	r0, [r7, #4]
 8008b52:	f000 f907 	bl	8008d64 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	2200      	movs	r2, #0
 8008b5a:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 8008b5c:	2302      	movs	r3, #2
 8008b5e:	73fb      	strb	r3, [r7, #15]
      break;
 8008b60:	e00a      	b.n	8008b78 <USBH_HandleControl+0x484>

    default:
      break;
 8008b62:	bf00      	nop
 8008b64:	e008      	b.n	8008b78 <USBH_HandleControl+0x484>
      break;
 8008b66:	bf00      	nop
 8008b68:	e006      	b.n	8008b78 <USBH_HandleControl+0x484>
      break;
 8008b6a:	bf00      	nop
 8008b6c:	e004      	b.n	8008b78 <USBH_HandleControl+0x484>
      break;
 8008b6e:	bf00      	nop
 8008b70:	e002      	b.n	8008b78 <USBH_HandleControl+0x484>
      break;
 8008b72:	bf00      	nop
 8008b74:	e000      	b.n	8008b78 <USBH_HandleControl+0x484>
      break;
 8008b76:	bf00      	nop
  }

  return status;
 8008b78:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b7a:	4618      	mov	r0, r3
 8008b7c:	3710      	adds	r7, #16
 8008b7e:	46bd      	mov	sp, r7
 8008b80:	bd80      	pop	{r7, pc}
 8008b82:	bf00      	nop

08008b84 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 8008b84:	b580      	push	{r7, lr}
 8008b86:	b088      	sub	sp, #32
 8008b88:	af04      	add	r7, sp, #16
 8008b8a:	60f8      	str	r0, [r7, #12]
 8008b8c:	60b9      	str	r1, [r7, #8]
 8008b8e:	4613      	mov	r3, r2
 8008b90:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8008b92:	79f9      	ldrb	r1, [r7, #7]
 8008b94:	2300      	movs	r3, #0
 8008b96:	9303      	str	r3, [sp, #12]
 8008b98:	2308      	movs	r3, #8
 8008b9a:	9302      	str	r3, [sp, #8]
 8008b9c:	68bb      	ldr	r3, [r7, #8]
 8008b9e:	9301      	str	r3, [sp, #4]
 8008ba0:	2300      	movs	r3, #0
 8008ba2:	9300      	str	r3, [sp, #0]
 8008ba4:	2300      	movs	r3, #0
 8008ba6:	2200      	movs	r2, #0
 8008ba8:	68f8      	ldr	r0, [r7, #12]
 8008baa:	f003 fb20 	bl	800c1ee <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 8008bae:	2300      	movs	r3, #0
}
 8008bb0:	4618      	mov	r0, r3
 8008bb2:	3710      	adds	r7, #16
 8008bb4:	46bd      	mov	sp, r7
 8008bb6:	bd80      	pop	{r7, pc}

08008bb8 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 8008bb8:	b580      	push	{r7, lr}
 8008bba:	b088      	sub	sp, #32
 8008bbc:	af04      	add	r7, sp, #16
 8008bbe:	60f8      	str	r0, [r7, #12]
 8008bc0:	60b9      	str	r1, [r7, #8]
 8008bc2:	4611      	mov	r1, r2
 8008bc4:	461a      	mov	r2, r3
 8008bc6:	460b      	mov	r3, r1
 8008bc8:	80fb      	strh	r3, [r7, #6]
 8008bca:	4613      	mov	r3, r2
 8008bcc:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8008bce:	68fb      	ldr	r3, [r7, #12]
 8008bd0:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008bd4:	2b00      	cmp	r3, #0
 8008bd6:	d001      	beq.n	8008bdc <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 8008bd8:	2300      	movs	r3, #0
 8008bda:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8008bdc:	7979      	ldrb	r1, [r7, #5]
 8008bde:	7e3b      	ldrb	r3, [r7, #24]
 8008be0:	9303      	str	r3, [sp, #12]
 8008be2:	88fb      	ldrh	r3, [r7, #6]
 8008be4:	9302      	str	r3, [sp, #8]
 8008be6:	68bb      	ldr	r3, [r7, #8]
 8008be8:	9301      	str	r3, [sp, #4]
 8008bea:	2301      	movs	r3, #1
 8008bec:	9300      	str	r3, [sp, #0]
 8008bee:	2300      	movs	r3, #0
 8008bf0:	2200      	movs	r2, #0
 8008bf2:	68f8      	ldr	r0, [r7, #12]
 8008bf4:	f003 fafb 	bl	800c1ee <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 8008bf8:	2300      	movs	r3, #0
}
 8008bfa:	4618      	mov	r0, r3
 8008bfc:	3710      	adds	r7, #16
 8008bfe:	46bd      	mov	sp, r7
 8008c00:	bd80      	pop	{r7, pc}

08008c02 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 8008c02:	b580      	push	{r7, lr}
 8008c04:	b088      	sub	sp, #32
 8008c06:	af04      	add	r7, sp, #16
 8008c08:	60f8      	str	r0, [r7, #12]
 8008c0a:	60b9      	str	r1, [r7, #8]
 8008c0c:	4611      	mov	r1, r2
 8008c0e:	461a      	mov	r2, r3
 8008c10:	460b      	mov	r3, r1
 8008c12:	80fb      	strh	r3, [r7, #6]
 8008c14:	4613      	mov	r3, r2
 8008c16:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8008c18:	7979      	ldrb	r1, [r7, #5]
 8008c1a:	2300      	movs	r3, #0
 8008c1c:	9303      	str	r3, [sp, #12]
 8008c1e:	88fb      	ldrh	r3, [r7, #6]
 8008c20:	9302      	str	r3, [sp, #8]
 8008c22:	68bb      	ldr	r3, [r7, #8]
 8008c24:	9301      	str	r3, [sp, #4]
 8008c26:	2301      	movs	r3, #1
 8008c28:	9300      	str	r3, [sp, #0]
 8008c2a:	2300      	movs	r3, #0
 8008c2c:	2201      	movs	r2, #1
 8008c2e:	68f8      	ldr	r0, [r7, #12]
 8008c30:	f003 fadd 	bl	800c1ee <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8008c34:	2300      	movs	r3, #0

}
 8008c36:	4618      	mov	r0, r3
 8008c38:	3710      	adds	r7, #16
 8008c3a:	46bd      	mov	sp, r7
 8008c3c:	bd80      	pop	{r7, pc}

08008c3e <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 8008c3e:	b580      	push	{r7, lr}
 8008c40:	b088      	sub	sp, #32
 8008c42:	af04      	add	r7, sp, #16
 8008c44:	60f8      	str	r0, [r7, #12]
 8008c46:	60b9      	str	r1, [r7, #8]
 8008c48:	4611      	mov	r1, r2
 8008c4a:	461a      	mov	r2, r3
 8008c4c:	460b      	mov	r3, r1
 8008c4e:	80fb      	strh	r3, [r7, #6]
 8008c50:	4613      	mov	r3, r2
 8008c52:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8008c54:	68fb      	ldr	r3, [r7, #12]
 8008c56:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008c5a:	2b00      	cmp	r3, #0
 8008c5c:	d001      	beq.n	8008c62 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 8008c5e:	2300      	movs	r3, #0
 8008c60:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8008c62:	7979      	ldrb	r1, [r7, #5]
 8008c64:	7e3b      	ldrb	r3, [r7, #24]
 8008c66:	9303      	str	r3, [sp, #12]
 8008c68:	88fb      	ldrh	r3, [r7, #6]
 8008c6a:	9302      	str	r3, [sp, #8]
 8008c6c:	68bb      	ldr	r3, [r7, #8]
 8008c6e:	9301      	str	r3, [sp, #4]
 8008c70:	2301      	movs	r3, #1
 8008c72:	9300      	str	r3, [sp, #0]
 8008c74:	2302      	movs	r3, #2
 8008c76:	2200      	movs	r2, #0
 8008c78:	68f8      	ldr	r0, [r7, #12]
 8008c7a:	f003 fab8 	bl	800c1ee <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 8008c7e:	2300      	movs	r3, #0
}
 8008c80:	4618      	mov	r0, r3
 8008c82:	3710      	adds	r7, #16
 8008c84:	46bd      	mov	sp, r7
 8008c86:	bd80      	pop	{r7, pc}

08008c88 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 8008c88:	b580      	push	{r7, lr}
 8008c8a:	b088      	sub	sp, #32
 8008c8c:	af04      	add	r7, sp, #16
 8008c8e:	60f8      	str	r0, [r7, #12]
 8008c90:	60b9      	str	r1, [r7, #8]
 8008c92:	4611      	mov	r1, r2
 8008c94:	461a      	mov	r2, r3
 8008c96:	460b      	mov	r3, r1
 8008c98:	80fb      	strh	r3, [r7, #6]
 8008c9a:	4613      	mov	r3, r2
 8008c9c:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8008c9e:	7979      	ldrb	r1, [r7, #5]
 8008ca0:	2300      	movs	r3, #0
 8008ca2:	9303      	str	r3, [sp, #12]
 8008ca4:	88fb      	ldrh	r3, [r7, #6]
 8008ca6:	9302      	str	r3, [sp, #8]
 8008ca8:	68bb      	ldr	r3, [r7, #8]
 8008caa:	9301      	str	r3, [sp, #4]
 8008cac:	2301      	movs	r3, #1
 8008cae:	9300      	str	r3, [sp, #0]
 8008cb0:	2302      	movs	r3, #2
 8008cb2:	2201      	movs	r2, #1
 8008cb4:	68f8      	ldr	r0, [r7, #12]
 8008cb6:	f003 fa9a 	bl	800c1ee <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8008cba:	2300      	movs	r3, #0
}
 8008cbc:	4618      	mov	r0, r3
 8008cbe:	3710      	adds	r7, #16
 8008cc0:	46bd      	mov	sp, r7
 8008cc2:	bd80      	pop	{r7, pc}

08008cc4 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8008cc4:	b580      	push	{r7, lr}
 8008cc6:	b086      	sub	sp, #24
 8008cc8:	af04      	add	r7, sp, #16
 8008cca:	6078      	str	r0, [r7, #4]
 8008ccc:	4608      	mov	r0, r1
 8008cce:	4611      	mov	r1, r2
 8008cd0:	461a      	mov	r2, r3
 8008cd2:	4603      	mov	r3, r0
 8008cd4:	70fb      	strb	r3, [r7, #3]
 8008cd6:	460b      	mov	r3, r1
 8008cd8:	70bb      	strb	r3, [r7, #2]
 8008cda:	4613      	mov	r3, r2
 8008cdc:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 8008cde:	7878      	ldrb	r0, [r7, #1]
 8008ce0:	78ba      	ldrb	r2, [r7, #2]
 8008ce2:	78f9      	ldrb	r1, [r7, #3]
 8008ce4:	8b3b      	ldrh	r3, [r7, #24]
 8008ce6:	9302      	str	r3, [sp, #8]
 8008ce8:	7d3b      	ldrb	r3, [r7, #20]
 8008cea:	9301      	str	r3, [sp, #4]
 8008cec:	7c3b      	ldrb	r3, [r7, #16]
 8008cee:	9300      	str	r3, [sp, #0]
 8008cf0:	4603      	mov	r3, r0
 8008cf2:	6878      	ldr	r0, [r7, #4]
 8008cf4:	f003 fa2d 	bl	800c152 <USBH_LL_OpenPipe>

  return USBH_OK;
 8008cf8:	2300      	movs	r3, #0
}
 8008cfa:	4618      	mov	r0, r3
 8008cfc:	3708      	adds	r7, #8
 8008cfe:	46bd      	mov	sp, r7
 8008d00:	bd80      	pop	{r7, pc}

08008d02 <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 8008d02:	b580      	push	{r7, lr}
 8008d04:	b082      	sub	sp, #8
 8008d06:	af00      	add	r7, sp, #0
 8008d08:	6078      	str	r0, [r7, #4]
 8008d0a:	460b      	mov	r3, r1
 8008d0c:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 8008d0e:	78fb      	ldrb	r3, [r7, #3]
 8008d10:	4619      	mov	r1, r3
 8008d12:	6878      	ldr	r0, [r7, #4]
 8008d14:	f003 fa4c 	bl	800c1b0 <USBH_LL_ClosePipe>

  return USBH_OK;
 8008d18:	2300      	movs	r3, #0
}
 8008d1a:	4618      	mov	r0, r3
 8008d1c:	3708      	adds	r7, #8
 8008d1e:	46bd      	mov	sp, r7
 8008d20:	bd80      	pop	{r7, pc}

08008d22 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 8008d22:	b580      	push	{r7, lr}
 8008d24:	b084      	sub	sp, #16
 8008d26:	af00      	add	r7, sp, #0
 8008d28:	6078      	str	r0, [r7, #4]
 8008d2a:	460b      	mov	r3, r1
 8008d2c:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 8008d2e:	6878      	ldr	r0, [r7, #4]
 8008d30:	f000 f836 	bl	8008da0 <USBH_GetFreePipe>
 8008d34:	4603      	mov	r3, r0
 8008d36:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 8008d38:	89fb      	ldrh	r3, [r7, #14]
 8008d3a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8008d3e:	4293      	cmp	r3, r2
 8008d40:	d00a      	beq.n	8008d58 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 8008d42:	78fa      	ldrb	r2, [r7, #3]
 8008d44:	89fb      	ldrh	r3, [r7, #14]
 8008d46:	f003 030f 	and.w	r3, r3, #15
 8008d4a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008d4e:	6879      	ldr	r1, [r7, #4]
 8008d50:	33e0      	adds	r3, #224	@ 0xe0
 8008d52:	009b      	lsls	r3, r3, #2
 8008d54:	440b      	add	r3, r1
 8008d56:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 8008d58:	89fb      	ldrh	r3, [r7, #14]
 8008d5a:	b2db      	uxtb	r3, r3
}
 8008d5c:	4618      	mov	r0, r3
 8008d5e:	3710      	adds	r7, #16
 8008d60:	46bd      	mov	sp, r7
 8008d62:	bd80      	pop	{r7, pc}

08008d64 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 8008d64:	b480      	push	{r7}
 8008d66:	b083      	sub	sp, #12
 8008d68:	af00      	add	r7, sp, #0
 8008d6a:	6078      	str	r0, [r7, #4]
 8008d6c:	460b      	mov	r3, r1
 8008d6e:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 8008d70:	78fb      	ldrb	r3, [r7, #3]
 8008d72:	2b0f      	cmp	r3, #15
 8008d74:	d80d      	bhi.n	8008d92 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 8008d76:	78fb      	ldrb	r3, [r7, #3]
 8008d78:	687a      	ldr	r2, [r7, #4]
 8008d7a:	33e0      	adds	r3, #224	@ 0xe0
 8008d7c:	009b      	lsls	r3, r3, #2
 8008d7e:	4413      	add	r3, r2
 8008d80:	685a      	ldr	r2, [r3, #4]
 8008d82:	78fb      	ldrb	r3, [r7, #3]
 8008d84:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8008d88:	6879      	ldr	r1, [r7, #4]
 8008d8a:	33e0      	adds	r3, #224	@ 0xe0
 8008d8c:	009b      	lsls	r3, r3, #2
 8008d8e:	440b      	add	r3, r1
 8008d90:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 8008d92:	2300      	movs	r3, #0
}
 8008d94:	4618      	mov	r0, r3
 8008d96:	370c      	adds	r7, #12
 8008d98:	46bd      	mov	sp, r7
 8008d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d9e:	4770      	bx	lr

08008da0 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 8008da0:	b480      	push	{r7}
 8008da2:	b085      	sub	sp, #20
 8008da4:	af00      	add	r7, sp, #0
 8008da6:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 8008da8:	2300      	movs	r3, #0
 8008daa:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 8008dac:	2300      	movs	r3, #0
 8008dae:	73fb      	strb	r3, [r7, #15]
 8008db0:	e00f      	b.n	8008dd2 <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 8008db2:	7bfb      	ldrb	r3, [r7, #15]
 8008db4:	687a      	ldr	r2, [r7, #4]
 8008db6:	33e0      	adds	r3, #224	@ 0xe0
 8008db8:	009b      	lsls	r3, r3, #2
 8008dba:	4413      	add	r3, r2
 8008dbc:	685b      	ldr	r3, [r3, #4]
 8008dbe:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008dc2:	2b00      	cmp	r3, #0
 8008dc4:	d102      	bne.n	8008dcc <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 8008dc6:	7bfb      	ldrb	r3, [r7, #15]
 8008dc8:	b29b      	uxth	r3, r3
 8008dca:	e007      	b.n	8008ddc <USBH_GetFreePipe+0x3c>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 8008dcc:	7bfb      	ldrb	r3, [r7, #15]
 8008dce:	3301      	adds	r3, #1
 8008dd0:	73fb      	strb	r3, [r7, #15]
 8008dd2:	7bfb      	ldrb	r3, [r7, #15]
 8008dd4:	2b0f      	cmp	r3, #15
 8008dd6:	d9ec      	bls.n	8008db2 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 8008dd8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 8008ddc:	4618      	mov	r0, r3
 8008dde:	3714      	adds	r7, #20
 8008de0:	46bd      	mov	sp, r7
 8008de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008de6:	4770      	bx	lr

08008de8 <__NVIC_SetPriority>:
{
 8008de8:	b480      	push	{r7}
 8008dea:	b083      	sub	sp, #12
 8008dec:	af00      	add	r7, sp, #0
 8008dee:	4603      	mov	r3, r0
 8008df0:	6039      	str	r1, [r7, #0]
 8008df2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008df4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008df8:	2b00      	cmp	r3, #0
 8008dfa:	db0a      	blt.n	8008e12 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008dfc:	683b      	ldr	r3, [r7, #0]
 8008dfe:	b2da      	uxtb	r2, r3
 8008e00:	490c      	ldr	r1, [pc, #48]	@ (8008e34 <__NVIC_SetPriority+0x4c>)
 8008e02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008e06:	0112      	lsls	r2, r2, #4
 8008e08:	b2d2      	uxtb	r2, r2
 8008e0a:	440b      	add	r3, r1
 8008e0c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8008e10:	e00a      	b.n	8008e28 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008e12:	683b      	ldr	r3, [r7, #0]
 8008e14:	b2da      	uxtb	r2, r3
 8008e16:	4908      	ldr	r1, [pc, #32]	@ (8008e38 <__NVIC_SetPriority+0x50>)
 8008e18:	79fb      	ldrb	r3, [r7, #7]
 8008e1a:	f003 030f 	and.w	r3, r3, #15
 8008e1e:	3b04      	subs	r3, #4
 8008e20:	0112      	lsls	r2, r2, #4
 8008e22:	b2d2      	uxtb	r2, r2
 8008e24:	440b      	add	r3, r1
 8008e26:	761a      	strb	r2, [r3, #24]
}
 8008e28:	bf00      	nop
 8008e2a:	370c      	adds	r7, #12
 8008e2c:	46bd      	mov	sp, r7
 8008e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e32:	4770      	bx	lr
 8008e34:	e000e100 	.word	0xe000e100
 8008e38:	e000ed00 	.word	0xe000ed00

08008e3c <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8008e3c:	b580      	push	{r7, lr}
 8008e3e:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8008e40:	4b05      	ldr	r3, [pc, #20]	@ (8008e58 <SysTick_Handler+0x1c>)
 8008e42:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8008e44:	f001 ff34 	bl	800acb0 <xTaskGetSchedulerState>
 8008e48:	4603      	mov	r3, r0
 8008e4a:	2b01      	cmp	r3, #1
 8008e4c:	d001      	beq.n	8008e52 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8008e4e:	f002 fd2b 	bl	800b8a8 <xPortSysTickHandler>
  }
}
 8008e52:	bf00      	nop
 8008e54:	bd80      	pop	{r7, pc}
 8008e56:	bf00      	nop
 8008e58:	e000e010 	.word	0xe000e010

08008e5c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8008e5c:	b580      	push	{r7, lr}
 8008e5e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8008e60:	2100      	movs	r1, #0
 8008e62:	f06f 0004 	mvn.w	r0, #4
 8008e66:	f7ff ffbf 	bl	8008de8 <__NVIC_SetPriority>
#endif
}
 8008e6a:	bf00      	nop
 8008e6c:	bd80      	pop	{r7, pc}
	...

08008e70 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8008e70:	b480      	push	{r7}
 8008e72:	b083      	sub	sp, #12
 8008e74:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008e76:	f3ef 8305 	mrs	r3, IPSR
 8008e7a:	603b      	str	r3, [r7, #0]
  return(result);
 8008e7c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008e7e:	2b00      	cmp	r3, #0
 8008e80:	d003      	beq.n	8008e8a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8008e82:	f06f 0305 	mvn.w	r3, #5
 8008e86:	607b      	str	r3, [r7, #4]
 8008e88:	e00c      	b.n	8008ea4 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8008e8a:	4b0a      	ldr	r3, [pc, #40]	@ (8008eb4 <osKernelInitialize+0x44>)
 8008e8c:	681b      	ldr	r3, [r3, #0]
 8008e8e:	2b00      	cmp	r3, #0
 8008e90:	d105      	bne.n	8008e9e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8008e92:	4b08      	ldr	r3, [pc, #32]	@ (8008eb4 <osKernelInitialize+0x44>)
 8008e94:	2201      	movs	r2, #1
 8008e96:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8008e98:	2300      	movs	r3, #0
 8008e9a:	607b      	str	r3, [r7, #4]
 8008e9c:	e002      	b.n	8008ea4 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8008e9e:	f04f 33ff 	mov.w	r3, #4294967295
 8008ea2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8008ea4:	687b      	ldr	r3, [r7, #4]
}
 8008ea6:	4618      	mov	r0, r3
 8008ea8:	370c      	adds	r7, #12
 8008eaa:	46bd      	mov	sp, r7
 8008eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eb0:	4770      	bx	lr
 8008eb2:	bf00      	nop
 8008eb4:	20000258 	.word	0x20000258

08008eb8 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8008eb8:	b580      	push	{r7, lr}
 8008eba:	b082      	sub	sp, #8
 8008ebc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008ebe:	f3ef 8305 	mrs	r3, IPSR
 8008ec2:	603b      	str	r3, [r7, #0]
  return(result);
 8008ec4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008ec6:	2b00      	cmp	r3, #0
 8008ec8:	d003      	beq.n	8008ed2 <osKernelStart+0x1a>
    stat = osErrorISR;
 8008eca:	f06f 0305 	mvn.w	r3, #5
 8008ece:	607b      	str	r3, [r7, #4]
 8008ed0:	e010      	b.n	8008ef4 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8008ed2:	4b0b      	ldr	r3, [pc, #44]	@ (8008f00 <osKernelStart+0x48>)
 8008ed4:	681b      	ldr	r3, [r3, #0]
 8008ed6:	2b01      	cmp	r3, #1
 8008ed8:	d109      	bne.n	8008eee <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8008eda:	f7ff ffbf 	bl	8008e5c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8008ede:	4b08      	ldr	r3, [pc, #32]	@ (8008f00 <osKernelStart+0x48>)
 8008ee0:	2202      	movs	r2, #2
 8008ee2:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8008ee4:	f001 fa80 	bl	800a3e8 <vTaskStartScheduler>
      stat = osOK;
 8008ee8:	2300      	movs	r3, #0
 8008eea:	607b      	str	r3, [r7, #4]
 8008eec:	e002      	b.n	8008ef4 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8008eee:	f04f 33ff 	mov.w	r3, #4294967295
 8008ef2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8008ef4:	687b      	ldr	r3, [r7, #4]
}
 8008ef6:	4618      	mov	r0, r3
 8008ef8:	3708      	adds	r7, #8
 8008efa:	46bd      	mov	sp, r7
 8008efc:	bd80      	pop	{r7, pc}
 8008efe:	bf00      	nop
 8008f00:	20000258 	.word	0x20000258

08008f04 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8008f04:	b580      	push	{r7, lr}
 8008f06:	b08e      	sub	sp, #56	@ 0x38
 8008f08:	af04      	add	r7, sp, #16
 8008f0a:	60f8      	str	r0, [r7, #12]
 8008f0c:	60b9      	str	r1, [r7, #8]
 8008f0e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8008f10:	2300      	movs	r3, #0
 8008f12:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008f14:	f3ef 8305 	mrs	r3, IPSR
 8008f18:	617b      	str	r3, [r7, #20]
  return(result);
 8008f1a:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8008f1c:	2b00      	cmp	r3, #0
 8008f1e:	d17e      	bne.n	800901e <osThreadNew+0x11a>
 8008f20:	68fb      	ldr	r3, [r7, #12]
 8008f22:	2b00      	cmp	r3, #0
 8008f24:	d07b      	beq.n	800901e <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8008f26:	2380      	movs	r3, #128	@ 0x80
 8008f28:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8008f2a:	2318      	movs	r3, #24
 8008f2c:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8008f2e:	2300      	movs	r3, #0
 8008f30:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8008f32:	f04f 33ff 	mov.w	r3, #4294967295
 8008f36:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	2b00      	cmp	r3, #0
 8008f3c:	d045      	beq.n	8008fca <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	2b00      	cmp	r3, #0
 8008f44:	d002      	beq.n	8008f4c <osThreadNew+0x48>
        name = attr->name;
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	681b      	ldr	r3, [r3, #0]
 8008f4a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	699b      	ldr	r3, [r3, #24]
 8008f50:	2b00      	cmp	r3, #0
 8008f52:	d002      	beq.n	8008f5a <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	699b      	ldr	r3, [r3, #24]
 8008f58:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8008f5a:	69fb      	ldr	r3, [r7, #28]
 8008f5c:	2b00      	cmp	r3, #0
 8008f5e:	d008      	beq.n	8008f72 <osThreadNew+0x6e>
 8008f60:	69fb      	ldr	r3, [r7, #28]
 8008f62:	2b38      	cmp	r3, #56	@ 0x38
 8008f64:	d805      	bhi.n	8008f72 <osThreadNew+0x6e>
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	685b      	ldr	r3, [r3, #4]
 8008f6a:	f003 0301 	and.w	r3, r3, #1
 8008f6e:	2b00      	cmp	r3, #0
 8008f70:	d001      	beq.n	8008f76 <osThreadNew+0x72>
        return (NULL);
 8008f72:	2300      	movs	r3, #0
 8008f74:	e054      	b.n	8009020 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	695b      	ldr	r3, [r3, #20]
 8008f7a:	2b00      	cmp	r3, #0
 8008f7c:	d003      	beq.n	8008f86 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	695b      	ldr	r3, [r3, #20]
 8008f82:	089b      	lsrs	r3, r3, #2
 8008f84:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	689b      	ldr	r3, [r3, #8]
 8008f8a:	2b00      	cmp	r3, #0
 8008f8c:	d00e      	beq.n	8008fac <osThreadNew+0xa8>
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	68db      	ldr	r3, [r3, #12]
 8008f92:	2ba7      	cmp	r3, #167	@ 0xa7
 8008f94:	d90a      	bls.n	8008fac <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8008f9a:	2b00      	cmp	r3, #0
 8008f9c:	d006      	beq.n	8008fac <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	695b      	ldr	r3, [r3, #20]
 8008fa2:	2b00      	cmp	r3, #0
 8008fa4:	d002      	beq.n	8008fac <osThreadNew+0xa8>
        mem = 1;
 8008fa6:	2301      	movs	r3, #1
 8008fa8:	61bb      	str	r3, [r7, #24]
 8008faa:	e010      	b.n	8008fce <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	689b      	ldr	r3, [r3, #8]
 8008fb0:	2b00      	cmp	r3, #0
 8008fb2:	d10c      	bne.n	8008fce <osThreadNew+0xca>
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	68db      	ldr	r3, [r3, #12]
 8008fb8:	2b00      	cmp	r3, #0
 8008fba:	d108      	bne.n	8008fce <osThreadNew+0xca>
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	691b      	ldr	r3, [r3, #16]
 8008fc0:	2b00      	cmp	r3, #0
 8008fc2:	d104      	bne.n	8008fce <osThreadNew+0xca>
          mem = 0;
 8008fc4:	2300      	movs	r3, #0
 8008fc6:	61bb      	str	r3, [r7, #24]
 8008fc8:	e001      	b.n	8008fce <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8008fca:	2300      	movs	r3, #0
 8008fcc:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8008fce:	69bb      	ldr	r3, [r7, #24]
 8008fd0:	2b01      	cmp	r3, #1
 8008fd2:	d110      	bne.n	8008ff6 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8008fd8:	687a      	ldr	r2, [r7, #4]
 8008fda:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8008fdc:	9202      	str	r2, [sp, #8]
 8008fde:	9301      	str	r3, [sp, #4]
 8008fe0:	69fb      	ldr	r3, [r7, #28]
 8008fe2:	9300      	str	r3, [sp, #0]
 8008fe4:	68bb      	ldr	r3, [r7, #8]
 8008fe6:	6a3a      	ldr	r2, [r7, #32]
 8008fe8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008fea:	68f8      	ldr	r0, [r7, #12]
 8008fec:	f001 f808 	bl	800a000 <xTaskCreateStatic>
 8008ff0:	4603      	mov	r3, r0
 8008ff2:	613b      	str	r3, [r7, #16]
 8008ff4:	e013      	b.n	800901e <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8008ff6:	69bb      	ldr	r3, [r7, #24]
 8008ff8:	2b00      	cmp	r3, #0
 8008ffa:	d110      	bne.n	800901e <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8008ffc:	6a3b      	ldr	r3, [r7, #32]
 8008ffe:	b29a      	uxth	r2, r3
 8009000:	f107 0310 	add.w	r3, r7, #16
 8009004:	9301      	str	r3, [sp, #4]
 8009006:	69fb      	ldr	r3, [r7, #28]
 8009008:	9300      	str	r3, [sp, #0]
 800900a:	68bb      	ldr	r3, [r7, #8]
 800900c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800900e:	68f8      	ldr	r0, [r7, #12]
 8009010:	f001 f856 	bl	800a0c0 <xTaskCreate>
 8009014:	4603      	mov	r3, r0
 8009016:	2b01      	cmp	r3, #1
 8009018:	d001      	beq.n	800901e <osThreadNew+0x11a>
            hTask = NULL;
 800901a:	2300      	movs	r3, #0
 800901c:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800901e:	693b      	ldr	r3, [r7, #16]
}
 8009020:	4618      	mov	r0, r3
 8009022:	3728      	adds	r7, #40	@ 0x28
 8009024:	46bd      	mov	sp, r7
 8009026:	bd80      	pop	{r7, pc}

08009028 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8009028:	b580      	push	{r7, lr}
 800902a:	b084      	sub	sp, #16
 800902c:	af00      	add	r7, sp, #0
 800902e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009030:	f3ef 8305 	mrs	r3, IPSR
 8009034:	60bb      	str	r3, [r7, #8]
  return(result);
 8009036:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009038:	2b00      	cmp	r3, #0
 800903a:	d003      	beq.n	8009044 <osDelay+0x1c>
    stat = osErrorISR;
 800903c:	f06f 0305 	mvn.w	r3, #5
 8009040:	60fb      	str	r3, [r7, #12]
 8009042:	e007      	b.n	8009054 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8009044:	2300      	movs	r3, #0
 8009046:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	2b00      	cmp	r3, #0
 800904c:	d002      	beq.n	8009054 <osDelay+0x2c>
      vTaskDelay(ticks);
 800904e:	6878      	ldr	r0, [r7, #4]
 8009050:	f001 f994 	bl	800a37c <vTaskDelay>
    }
  }

  return (stat);
 8009054:	68fb      	ldr	r3, [r7, #12]
}
 8009056:	4618      	mov	r0, r3
 8009058:	3710      	adds	r7, #16
 800905a:	46bd      	mov	sp, r7
 800905c:	bd80      	pop	{r7, pc}

0800905e <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800905e:	b580      	push	{r7, lr}
 8009060:	b08a      	sub	sp, #40	@ 0x28
 8009062:	af02      	add	r7, sp, #8
 8009064:	60f8      	str	r0, [r7, #12]
 8009066:	60b9      	str	r1, [r7, #8]
 8009068:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 800906a:	2300      	movs	r3, #0
 800906c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800906e:	f3ef 8305 	mrs	r3, IPSR
 8009072:	613b      	str	r3, [r7, #16]
  return(result);
 8009074:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8009076:	2b00      	cmp	r3, #0
 8009078:	d15f      	bne.n	800913a <osMessageQueueNew+0xdc>
 800907a:	68fb      	ldr	r3, [r7, #12]
 800907c:	2b00      	cmp	r3, #0
 800907e:	d05c      	beq.n	800913a <osMessageQueueNew+0xdc>
 8009080:	68bb      	ldr	r3, [r7, #8]
 8009082:	2b00      	cmp	r3, #0
 8009084:	d059      	beq.n	800913a <osMessageQueueNew+0xdc>
    mem = -1;
 8009086:	f04f 33ff 	mov.w	r3, #4294967295
 800908a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	2b00      	cmp	r3, #0
 8009090:	d029      	beq.n	80090e6 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	689b      	ldr	r3, [r3, #8]
 8009096:	2b00      	cmp	r3, #0
 8009098:	d012      	beq.n	80090c0 <osMessageQueueNew+0x62>
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	68db      	ldr	r3, [r3, #12]
 800909e:	2b4f      	cmp	r3, #79	@ 0x4f
 80090a0:	d90e      	bls.n	80090c0 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80090a6:	2b00      	cmp	r3, #0
 80090a8:	d00a      	beq.n	80090c0 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	695a      	ldr	r2, [r3, #20]
 80090ae:	68fb      	ldr	r3, [r7, #12]
 80090b0:	68b9      	ldr	r1, [r7, #8]
 80090b2:	fb01 f303 	mul.w	r3, r1, r3
 80090b6:	429a      	cmp	r2, r3
 80090b8:	d302      	bcc.n	80090c0 <osMessageQueueNew+0x62>
        mem = 1;
 80090ba:	2301      	movs	r3, #1
 80090bc:	61bb      	str	r3, [r7, #24]
 80090be:	e014      	b.n	80090ea <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	689b      	ldr	r3, [r3, #8]
 80090c4:	2b00      	cmp	r3, #0
 80090c6:	d110      	bne.n	80090ea <osMessageQueueNew+0x8c>
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	68db      	ldr	r3, [r3, #12]
 80090cc:	2b00      	cmp	r3, #0
 80090ce:	d10c      	bne.n	80090ea <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 80090d4:	2b00      	cmp	r3, #0
 80090d6:	d108      	bne.n	80090ea <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	695b      	ldr	r3, [r3, #20]
 80090dc:	2b00      	cmp	r3, #0
 80090de:	d104      	bne.n	80090ea <osMessageQueueNew+0x8c>
          mem = 0;
 80090e0:	2300      	movs	r3, #0
 80090e2:	61bb      	str	r3, [r7, #24]
 80090e4:	e001      	b.n	80090ea <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 80090e6:	2300      	movs	r3, #0
 80090e8:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80090ea:	69bb      	ldr	r3, [r7, #24]
 80090ec:	2b01      	cmp	r3, #1
 80090ee:	d10b      	bne.n	8009108 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	691a      	ldr	r2, [r3, #16]
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	689b      	ldr	r3, [r3, #8]
 80090f8:	2100      	movs	r1, #0
 80090fa:	9100      	str	r1, [sp, #0]
 80090fc:	68b9      	ldr	r1, [r7, #8]
 80090fe:	68f8      	ldr	r0, [r7, #12]
 8009100:	f000 fa30 	bl	8009564 <xQueueGenericCreateStatic>
 8009104:	61f8      	str	r0, [r7, #28]
 8009106:	e008      	b.n	800911a <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8009108:	69bb      	ldr	r3, [r7, #24]
 800910a:	2b00      	cmp	r3, #0
 800910c:	d105      	bne.n	800911a <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 800910e:	2200      	movs	r2, #0
 8009110:	68b9      	ldr	r1, [r7, #8]
 8009112:	68f8      	ldr	r0, [r7, #12]
 8009114:	f000 faa3 	bl	800965e <xQueueGenericCreate>
 8009118:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 800911a:	69fb      	ldr	r3, [r7, #28]
 800911c:	2b00      	cmp	r3, #0
 800911e:	d00c      	beq.n	800913a <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	2b00      	cmp	r3, #0
 8009124:	d003      	beq.n	800912e <osMessageQueueNew+0xd0>
        name = attr->name;
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	681b      	ldr	r3, [r3, #0]
 800912a:	617b      	str	r3, [r7, #20]
 800912c:	e001      	b.n	8009132 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 800912e:	2300      	movs	r3, #0
 8009130:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8009132:	6979      	ldr	r1, [r7, #20]
 8009134:	69f8      	ldr	r0, [r7, #28]
 8009136:	f000 ff05 	bl	8009f44 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 800913a:	69fb      	ldr	r3, [r7, #28]
}
 800913c:	4618      	mov	r0, r3
 800913e:	3720      	adds	r7, #32
 8009140:	46bd      	mov	sp, r7
 8009142:	bd80      	pop	{r7, pc}

08009144 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8009144:	b580      	push	{r7, lr}
 8009146:	b088      	sub	sp, #32
 8009148:	af00      	add	r7, sp, #0
 800914a:	60f8      	str	r0, [r7, #12]
 800914c:	60b9      	str	r1, [r7, #8]
 800914e:	603b      	str	r3, [r7, #0]
 8009150:	4613      	mov	r3, r2
 8009152:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8009154:	68fb      	ldr	r3, [r7, #12]
 8009156:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8009158:	2300      	movs	r3, #0
 800915a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800915c:	f3ef 8305 	mrs	r3, IPSR
 8009160:	617b      	str	r3, [r7, #20]
  return(result);
 8009162:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8009164:	2b00      	cmp	r3, #0
 8009166:	d028      	beq.n	80091ba <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8009168:	69bb      	ldr	r3, [r7, #24]
 800916a:	2b00      	cmp	r3, #0
 800916c:	d005      	beq.n	800917a <osMessageQueuePut+0x36>
 800916e:	68bb      	ldr	r3, [r7, #8]
 8009170:	2b00      	cmp	r3, #0
 8009172:	d002      	beq.n	800917a <osMessageQueuePut+0x36>
 8009174:	683b      	ldr	r3, [r7, #0]
 8009176:	2b00      	cmp	r3, #0
 8009178:	d003      	beq.n	8009182 <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 800917a:	f06f 0303 	mvn.w	r3, #3
 800917e:	61fb      	str	r3, [r7, #28]
 8009180:	e038      	b.n	80091f4 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 8009182:	2300      	movs	r3, #0
 8009184:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8009186:	f107 0210 	add.w	r2, r7, #16
 800918a:	2300      	movs	r3, #0
 800918c:	68b9      	ldr	r1, [r7, #8]
 800918e:	69b8      	ldr	r0, [r7, #24]
 8009190:	f000 fbc6 	bl	8009920 <xQueueGenericSendFromISR>
 8009194:	4603      	mov	r3, r0
 8009196:	2b01      	cmp	r3, #1
 8009198:	d003      	beq.n	80091a2 <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 800919a:	f06f 0302 	mvn.w	r3, #2
 800919e:	61fb      	str	r3, [r7, #28]
 80091a0:	e028      	b.n	80091f4 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 80091a2:	693b      	ldr	r3, [r7, #16]
 80091a4:	2b00      	cmp	r3, #0
 80091a6:	d025      	beq.n	80091f4 <osMessageQueuePut+0xb0>
 80091a8:	4b15      	ldr	r3, [pc, #84]	@ (8009200 <osMessageQueuePut+0xbc>)
 80091aa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80091ae:	601a      	str	r2, [r3, #0]
 80091b0:	f3bf 8f4f 	dsb	sy
 80091b4:	f3bf 8f6f 	isb	sy
 80091b8:	e01c      	b.n	80091f4 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 80091ba:	69bb      	ldr	r3, [r7, #24]
 80091bc:	2b00      	cmp	r3, #0
 80091be:	d002      	beq.n	80091c6 <osMessageQueuePut+0x82>
 80091c0:	68bb      	ldr	r3, [r7, #8]
 80091c2:	2b00      	cmp	r3, #0
 80091c4:	d103      	bne.n	80091ce <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 80091c6:	f06f 0303 	mvn.w	r3, #3
 80091ca:	61fb      	str	r3, [r7, #28]
 80091cc:	e012      	b.n	80091f4 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 80091ce:	2300      	movs	r3, #0
 80091d0:	683a      	ldr	r2, [r7, #0]
 80091d2:	68b9      	ldr	r1, [r7, #8]
 80091d4:	69b8      	ldr	r0, [r7, #24]
 80091d6:	f000 faa1 	bl	800971c <xQueueGenericSend>
 80091da:	4603      	mov	r3, r0
 80091dc:	2b01      	cmp	r3, #1
 80091de:	d009      	beq.n	80091f4 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 80091e0:	683b      	ldr	r3, [r7, #0]
 80091e2:	2b00      	cmp	r3, #0
 80091e4:	d003      	beq.n	80091ee <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 80091e6:	f06f 0301 	mvn.w	r3, #1
 80091ea:	61fb      	str	r3, [r7, #28]
 80091ec:	e002      	b.n	80091f4 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 80091ee:	f06f 0302 	mvn.w	r3, #2
 80091f2:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 80091f4:	69fb      	ldr	r3, [r7, #28]
}
 80091f6:	4618      	mov	r0, r3
 80091f8:	3720      	adds	r7, #32
 80091fa:	46bd      	mov	sp, r7
 80091fc:	bd80      	pop	{r7, pc}
 80091fe:	bf00      	nop
 8009200:	e000ed04 	.word	0xe000ed04

08009204 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8009204:	b580      	push	{r7, lr}
 8009206:	b088      	sub	sp, #32
 8009208:	af00      	add	r7, sp, #0
 800920a:	60f8      	str	r0, [r7, #12]
 800920c:	60b9      	str	r1, [r7, #8]
 800920e:	607a      	str	r2, [r7, #4]
 8009210:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8009212:	68fb      	ldr	r3, [r7, #12]
 8009214:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8009216:	2300      	movs	r3, #0
 8009218:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800921a:	f3ef 8305 	mrs	r3, IPSR
 800921e:	617b      	str	r3, [r7, #20]
  return(result);
 8009220:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8009222:	2b00      	cmp	r3, #0
 8009224:	d028      	beq.n	8009278 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8009226:	69bb      	ldr	r3, [r7, #24]
 8009228:	2b00      	cmp	r3, #0
 800922a:	d005      	beq.n	8009238 <osMessageQueueGet+0x34>
 800922c:	68bb      	ldr	r3, [r7, #8]
 800922e:	2b00      	cmp	r3, #0
 8009230:	d002      	beq.n	8009238 <osMessageQueueGet+0x34>
 8009232:	683b      	ldr	r3, [r7, #0]
 8009234:	2b00      	cmp	r3, #0
 8009236:	d003      	beq.n	8009240 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 8009238:	f06f 0303 	mvn.w	r3, #3
 800923c:	61fb      	str	r3, [r7, #28]
 800923e:	e037      	b.n	80092b0 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 8009240:	2300      	movs	r3, #0
 8009242:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8009244:	f107 0310 	add.w	r3, r7, #16
 8009248:	461a      	mov	r2, r3
 800924a:	68b9      	ldr	r1, [r7, #8]
 800924c:	69b8      	ldr	r0, [r7, #24]
 800924e:	f000 fce7 	bl	8009c20 <xQueueReceiveFromISR>
 8009252:	4603      	mov	r3, r0
 8009254:	2b01      	cmp	r3, #1
 8009256:	d003      	beq.n	8009260 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 8009258:	f06f 0302 	mvn.w	r3, #2
 800925c:	61fb      	str	r3, [r7, #28]
 800925e:	e027      	b.n	80092b0 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 8009260:	693b      	ldr	r3, [r7, #16]
 8009262:	2b00      	cmp	r3, #0
 8009264:	d024      	beq.n	80092b0 <osMessageQueueGet+0xac>
 8009266:	4b15      	ldr	r3, [pc, #84]	@ (80092bc <osMessageQueueGet+0xb8>)
 8009268:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800926c:	601a      	str	r2, [r3, #0]
 800926e:	f3bf 8f4f 	dsb	sy
 8009272:	f3bf 8f6f 	isb	sy
 8009276:	e01b      	b.n	80092b0 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8009278:	69bb      	ldr	r3, [r7, #24]
 800927a:	2b00      	cmp	r3, #0
 800927c:	d002      	beq.n	8009284 <osMessageQueueGet+0x80>
 800927e:	68bb      	ldr	r3, [r7, #8]
 8009280:	2b00      	cmp	r3, #0
 8009282:	d103      	bne.n	800928c <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 8009284:	f06f 0303 	mvn.w	r3, #3
 8009288:	61fb      	str	r3, [r7, #28]
 800928a:	e011      	b.n	80092b0 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800928c:	683a      	ldr	r2, [r7, #0]
 800928e:	68b9      	ldr	r1, [r7, #8]
 8009290:	69b8      	ldr	r0, [r7, #24]
 8009292:	f000 fbe3 	bl	8009a5c <xQueueReceive>
 8009296:	4603      	mov	r3, r0
 8009298:	2b01      	cmp	r3, #1
 800929a:	d009      	beq.n	80092b0 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 800929c:	683b      	ldr	r3, [r7, #0]
 800929e:	2b00      	cmp	r3, #0
 80092a0:	d003      	beq.n	80092aa <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 80092a2:	f06f 0301 	mvn.w	r3, #1
 80092a6:	61fb      	str	r3, [r7, #28]
 80092a8:	e002      	b.n	80092b0 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 80092aa:	f06f 0302 	mvn.w	r3, #2
 80092ae:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 80092b0:	69fb      	ldr	r3, [r7, #28]
}
 80092b2:	4618      	mov	r0, r3
 80092b4:	3720      	adds	r7, #32
 80092b6:	46bd      	mov	sp, r7
 80092b8:	bd80      	pop	{r7, pc}
 80092ba:	bf00      	nop
 80092bc:	e000ed04 	.word	0xe000ed04

080092c0 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80092c0:	b480      	push	{r7}
 80092c2:	b085      	sub	sp, #20
 80092c4:	af00      	add	r7, sp, #0
 80092c6:	60f8      	str	r0, [r7, #12]
 80092c8:	60b9      	str	r1, [r7, #8]
 80092ca:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80092cc:	68fb      	ldr	r3, [r7, #12]
 80092ce:	4a07      	ldr	r2, [pc, #28]	@ (80092ec <vApplicationGetIdleTaskMemory+0x2c>)
 80092d0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80092d2:	68bb      	ldr	r3, [r7, #8]
 80092d4:	4a06      	ldr	r2, [pc, #24]	@ (80092f0 <vApplicationGetIdleTaskMemory+0x30>)
 80092d6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	2280      	movs	r2, #128	@ 0x80
 80092dc:	601a      	str	r2, [r3, #0]
}
 80092de:	bf00      	nop
 80092e0:	3714      	adds	r7, #20
 80092e2:	46bd      	mov	sp, r7
 80092e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092e8:	4770      	bx	lr
 80092ea:	bf00      	nop
 80092ec:	2000025c 	.word	0x2000025c
 80092f0:	20000304 	.word	0x20000304

080092f4 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80092f4:	b480      	push	{r7}
 80092f6:	b085      	sub	sp, #20
 80092f8:	af00      	add	r7, sp, #0
 80092fa:	60f8      	str	r0, [r7, #12]
 80092fc:	60b9      	str	r1, [r7, #8]
 80092fe:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8009300:	68fb      	ldr	r3, [r7, #12]
 8009302:	4a07      	ldr	r2, [pc, #28]	@ (8009320 <vApplicationGetTimerTaskMemory+0x2c>)
 8009304:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8009306:	68bb      	ldr	r3, [r7, #8]
 8009308:	4a06      	ldr	r2, [pc, #24]	@ (8009324 <vApplicationGetTimerTaskMemory+0x30>)
 800930a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8009312:	601a      	str	r2, [r3, #0]
}
 8009314:	bf00      	nop
 8009316:	3714      	adds	r7, #20
 8009318:	46bd      	mov	sp, r7
 800931a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800931e:	4770      	bx	lr
 8009320:	20000504 	.word	0x20000504
 8009324:	200005ac 	.word	0x200005ac

08009328 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8009328:	b480      	push	{r7}
 800932a:	b083      	sub	sp, #12
 800932c:	af00      	add	r7, sp, #0
 800932e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	f103 0208 	add.w	r2, r3, #8
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	f04f 32ff 	mov.w	r2, #4294967295
 8009340:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	f103 0208 	add.w	r2, r3, #8
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	f103 0208 	add.w	r2, r3, #8
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	2200      	movs	r2, #0
 800935a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800935c:	bf00      	nop
 800935e:	370c      	adds	r7, #12
 8009360:	46bd      	mov	sp, r7
 8009362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009366:	4770      	bx	lr

08009368 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8009368:	b480      	push	{r7}
 800936a:	b083      	sub	sp, #12
 800936c:	af00      	add	r7, sp, #0
 800936e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	2200      	movs	r2, #0
 8009374:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8009376:	bf00      	nop
 8009378:	370c      	adds	r7, #12
 800937a:	46bd      	mov	sp, r7
 800937c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009380:	4770      	bx	lr

08009382 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009382:	b480      	push	{r7}
 8009384:	b085      	sub	sp, #20
 8009386:	af00      	add	r7, sp, #0
 8009388:	6078      	str	r0, [r7, #4]
 800938a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	685b      	ldr	r3, [r3, #4]
 8009390:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8009392:	683b      	ldr	r3, [r7, #0]
 8009394:	68fa      	ldr	r2, [r7, #12]
 8009396:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8009398:	68fb      	ldr	r3, [r7, #12]
 800939a:	689a      	ldr	r2, [r3, #8]
 800939c:	683b      	ldr	r3, [r7, #0]
 800939e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80093a0:	68fb      	ldr	r3, [r7, #12]
 80093a2:	689b      	ldr	r3, [r3, #8]
 80093a4:	683a      	ldr	r2, [r7, #0]
 80093a6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80093a8:	68fb      	ldr	r3, [r7, #12]
 80093aa:	683a      	ldr	r2, [r7, #0]
 80093ac:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80093ae:	683b      	ldr	r3, [r7, #0]
 80093b0:	687a      	ldr	r2, [r7, #4]
 80093b2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	681b      	ldr	r3, [r3, #0]
 80093b8:	1c5a      	adds	r2, r3, #1
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	601a      	str	r2, [r3, #0]
}
 80093be:	bf00      	nop
 80093c0:	3714      	adds	r7, #20
 80093c2:	46bd      	mov	sp, r7
 80093c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093c8:	4770      	bx	lr

080093ca <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80093ca:	b480      	push	{r7}
 80093cc:	b085      	sub	sp, #20
 80093ce:	af00      	add	r7, sp, #0
 80093d0:	6078      	str	r0, [r7, #4]
 80093d2:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80093d4:	683b      	ldr	r3, [r7, #0]
 80093d6:	681b      	ldr	r3, [r3, #0]
 80093d8:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80093da:	68bb      	ldr	r3, [r7, #8]
 80093dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80093e0:	d103      	bne.n	80093ea <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	691b      	ldr	r3, [r3, #16]
 80093e6:	60fb      	str	r3, [r7, #12]
 80093e8:	e00c      	b.n	8009404 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	3308      	adds	r3, #8
 80093ee:	60fb      	str	r3, [r7, #12]
 80093f0:	e002      	b.n	80093f8 <vListInsert+0x2e>
 80093f2:	68fb      	ldr	r3, [r7, #12]
 80093f4:	685b      	ldr	r3, [r3, #4]
 80093f6:	60fb      	str	r3, [r7, #12]
 80093f8:	68fb      	ldr	r3, [r7, #12]
 80093fa:	685b      	ldr	r3, [r3, #4]
 80093fc:	681b      	ldr	r3, [r3, #0]
 80093fe:	68ba      	ldr	r2, [r7, #8]
 8009400:	429a      	cmp	r2, r3
 8009402:	d2f6      	bcs.n	80093f2 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8009404:	68fb      	ldr	r3, [r7, #12]
 8009406:	685a      	ldr	r2, [r3, #4]
 8009408:	683b      	ldr	r3, [r7, #0]
 800940a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800940c:	683b      	ldr	r3, [r7, #0]
 800940e:	685b      	ldr	r3, [r3, #4]
 8009410:	683a      	ldr	r2, [r7, #0]
 8009412:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8009414:	683b      	ldr	r3, [r7, #0]
 8009416:	68fa      	ldr	r2, [r7, #12]
 8009418:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800941a:	68fb      	ldr	r3, [r7, #12]
 800941c:	683a      	ldr	r2, [r7, #0]
 800941e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8009420:	683b      	ldr	r3, [r7, #0]
 8009422:	687a      	ldr	r2, [r7, #4]
 8009424:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	681b      	ldr	r3, [r3, #0]
 800942a:	1c5a      	adds	r2, r3, #1
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	601a      	str	r2, [r3, #0]
}
 8009430:	bf00      	nop
 8009432:	3714      	adds	r7, #20
 8009434:	46bd      	mov	sp, r7
 8009436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800943a:	4770      	bx	lr

0800943c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800943c:	b480      	push	{r7}
 800943e:	b085      	sub	sp, #20
 8009440:	af00      	add	r7, sp, #0
 8009442:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	691b      	ldr	r3, [r3, #16]
 8009448:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	685b      	ldr	r3, [r3, #4]
 800944e:	687a      	ldr	r2, [r7, #4]
 8009450:	6892      	ldr	r2, [r2, #8]
 8009452:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	689b      	ldr	r3, [r3, #8]
 8009458:	687a      	ldr	r2, [r7, #4]
 800945a:	6852      	ldr	r2, [r2, #4]
 800945c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800945e:	68fb      	ldr	r3, [r7, #12]
 8009460:	685b      	ldr	r3, [r3, #4]
 8009462:	687a      	ldr	r2, [r7, #4]
 8009464:	429a      	cmp	r2, r3
 8009466:	d103      	bne.n	8009470 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	689a      	ldr	r2, [r3, #8]
 800946c:	68fb      	ldr	r3, [r7, #12]
 800946e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	2200      	movs	r2, #0
 8009474:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8009476:	68fb      	ldr	r3, [r7, #12]
 8009478:	681b      	ldr	r3, [r3, #0]
 800947a:	1e5a      	subs	r2, r3, #1
 800947c:	68fb      	ldr	r3, [r7, #12]
 800947e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8009480:	68fb      	ldr	r3, [r7, #12]
 8009482:	681b      	ldr	r3, [r3, #0]
}
 8009484:	4618      	mov	r0, r3
 8009486:	3714      	adds	r7, #20
 8009488:	46bd      	mov	sp, r7
 800948a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800948e:	4770      	bx	lr

08009490 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8009490:	b580      	push	{r7, lr}
 8009492:	b084      	sub	sp, #16
 8009494:	af00      	add	r7, sp, #0
 8009496:	6078      	str	r0, [r7, #4]
 8009498:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800949e:	68fb      	ldr	r3, [r7, #12]
 80094a0:	2b00      	cmp	r3, #0
 80094a2:	d10b      	bne.n	80094bc <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80094a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094a8:	f383 8811 	msr	BASEPRI, r3
 80094ac:	f3bf 8f6f 	isb	sy
 80094b0:	f3bf 8f4f 	dsb	sy
 80094b4:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80094b6:	bf00      	nop
 80094b8:	bf00      	nop
 80094ba:	e7fd      	b.n	80094b8 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80094bc:	f002 f964 	bl	800b788 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80094c0:	68fb      	ldr	r3, [r7, #12]
 80094c2:	681a      	ldr	r2, [r3, #0]
 80094c4:	68fb      	ldr	r3, [r7, #12]
 80094c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80094c8:	68f9      	ldr	r1, [r7, #12]
 80094ca:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80094cc:	fb01 f303 	mul.w	r3, r1, r3
 80094d0:	441a      	add	r2, r3
 80094d2:	68fb      	ldr	r3, [r7, #12]
 80094d4:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80094d6:	68fb      	ldr	r3, [r7, #12]
 80094d8:	2200      	movs	r2, #0
 80094da:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80094dc:	68fb      	ldr	r3, [r7, #12]
 80094de:	681a      	ldr	r2, [r3, #0]
 80094e0:	68fb      	ldr	r3, [r7, #12]
 80094e2:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80094e4:	68fb      	ldr	r3, [r7, #12]
 80094e6:	681a      	ldr	r2, [r3, #0]
 80094e8:	68fb      	ldr	r3, [r7, #12]
 80094ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80094ec:	3b01      	subs	r3, #1
 80094ee:	68f9      	ldr	r1, [r7, #12]
 80094f0:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80094f2:	fb01 f303 	mul.w	r3, r1, r3
 80094f6:	441a      	add	r2, r3
 80094f8:	68fb      	ldr	r3, [r7, #12]
 80094fa:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80094fc:	68fb      	ldr	r3, [r7, #12]
 80094fe:	22ff      	movs	r2, #255	@ 0xff
 8009500:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8009504:	68fb      	ldr	r3, [r7, #12]
 8009506:	22ff      	movs	r2, #255	@ 0xff
 8009508:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800950c:	683b      	ldr	r3, [r7, #0]
 800950e:	2b00      	cmp	r3, #0
 8009510:	d114      	bne.n	800953c <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009512:	68fb      	ldr	r3, [r7, #12]
 8009514:	691b      	ldr	r3, [r3, #16]
 8009516:	2b00      	cmp	r3, #0
 8009518:	d01a      	beq.n	8009550 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800951a:	68fb      	ldr	r3, [r7, #12]
 800951c:	3310      	adds	r3, #16
 800951e:	4618      	mov	r0, r3
 8009520:	f001 fa00 	bl	800a924 <xTaskRemoveFromEventList>
 8009524:	4603      	mov	r3, r0
 8009526:	2b00      	cmp	r3, #0
 8009528:	d012      	beq.n	8009550 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800952a:	4b0d      	ldr	r3, [pc, #52]	@ (8009560 <xQueueGenericReset+0xd0>)
 800952c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009530:	601a      	str	r2, [r3, #0]
 8009532:	f3bf 8f4f 	dsb	sy
 8009536:	f3bf 8f6f 	isb	sy
 800953a:	e009      	b.n	8009550 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800953c:	68fb      	ldr	r3, [r7, #12]
 800953e:	3310      	adds	r3, #16
 8009540:	4618      	mov	r0, r3
 8009542:	f7ff fef1 	bl	8009328 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8009546:	68fb      	ldr	r3, [r7, #12]
 8009548:	3324      	adds	r3, #36	@ 0x24
 800954a:	4618      	mov	r0, r3
 800954c:	f7ff feec 	bl	8009328 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8009550:	f002 f94c 	bl	800b7ec <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8009554:	2301      	movs	r3, #1
}
 8009556:	4618      	mov	r0, r3
 8009558:	3710      	adds	r7, #16
 800955a:	46bd      	mov	sp, r7
 800955c:	bd80      	pop	{r7, pc}
 800955e:	bf00      	nop
 8009560:	e000ed04 	.word	0xe000ed04

08009564 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8009564:	b580      	push	{r7, lr}
 8009566:	b08e      	sub	sp, #56	@ 0x38
 8009568:	af02      	add	r7, sp, #8
 800956a:	60f8      	str	r0, [r7, #12]
 800956c:	60b9      	str	r1, [r7, #8]
 800956e:	607a      	str	r2, [r7, #4]
 8009570:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8009572:	68fb      	ldr	r3, [r7, #12]
 8009574:	2b00      	cmp	r3, #0
 8009576:	d10b      	bne.n	8009590 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8009578:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800957c:	f383 8811 	msr	BASEPRI, r3
 8009580:	f3bf 8f6f 	isb	sy
 8009584:	f3bf 8f4f 	dsb	sy
 8009588:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800958a:	bf00      	nop
 800958c:	bf00      	nop
 800958e:	e7fd      	b.n	800958c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8009590:	683b      	ldr	r3, [r7, #0]
 8009592:	2b00      	cmp	r3, #0
 8009594:	d10b      	bne.n	80095ae <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8009596:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800959a:	f383 8811 	msr	BASEPRI, r3
 800959e:	f3bf 8f6f 	isb	sy
 80095a2:	f3bf 8f4f 	dsb	sy
 80095a6:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80095a8:	bf00      	nop
 80095aa:	bf00      	nop
 80095ac:	e7fd      	b.n	80095aa <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	2b00      	cmp	r3, #0
 80095b2:	d002      	beq.n	80095ba <xQueueGenericCreateStatic+0x56>
 80095b4:	68bb      	ldr	r3, [r7, #8]
 80095b6:	2b00      	cmp	r3, #0
 80095b8:	d001      	beq.n	80095be <xQueueGenericCreateStatic+0x5a>
 80095ba:	2301      	movs	r3, #1
 80095bc:	e000      	b.n	80095c0 <xQueueGenericCreateStatic+0x5c>
 80095be:	2300      	movs	r3, #0
 80095c0:	2b00      	cmp	r3, #0
 80095c2:	d10b      	bne.n	80095dc <xQueueGenericCreateStatic+0x78>
	__asm volatile
 80095c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095c8:	f383 8811 	msr	BASEPRI, r3
 80095cc:	f3bf 8f6f 	isb	sy
 80095d0:	f3bf 8f4f 	dsb	sy
 80095d4:	623b      	str	r3, [r7, #32]
}
 80095d6:	bf00      	nop
 80095d8:	bf00      	nop
 80095da:	e7fd      	b.n	80095d8 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	2b00      	cmp	r3, #0
 80095e0:	d102      	bne.n	80095e8 <xQueueGenericCreateStatic+0x84>
 80095e2:	68bb      	ldr	r3, [r7, #8]
 80095e4:	2b00      	cmp	r3, #0
 80095e6:	d101      	bne.n	80095ec <xQueueGenericCreateStatic+0x88>
 80095e8:	2301      	movs	r3, #1
 80095ea:	e000      	b.n	80095ee <xQueueGenericCreateStatic+0x8a>
 80095ec:	2300      	movs	r3, #0
 80095ee:	2b00      	cmp	r3, #0
 80095f0:	d10b      	bne.n	800960a <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 80095f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095f6:	f383 8811 	msr	BASEPRI, r3
 80095fa:	f3bf 8f6f 	isb	sy
 80095fe:	f3bf 8f4f 	dsb	sy
 8009602:	61fb      	str	r3, [r7, #28]
}
 8009604:	bf00      	nop
 8009606:	bf00      	nop
 8009608:	e7fd      	b.n	8009606 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800960a:	2350      	movs	r3, #80	@ 0x50
 800960c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800960e:	697b      	ldr	r3, [r7, #20]
 8009610:	2b50      	cmp	r3, #80	@ 0x50
 8009612:	d00b      	beq.n	800962c <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8009614:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009618:	f383 8811 	msr	BASEPRI, r3
 800961c:	f3bf 8f6f 	isb	sy
 8009620:	f3bf 8f4f 	dsb	sy
 8009624:	61bb      	str	r3, [r7, #24]
}
 8009626:	bf00      	nop
 8009628:	bf00      	nop
 800962a:	e7fd      	b.n	8009628 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800962c:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800962e:	683b      	ldr	r3, [r7, #0]
 8009630:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8009632:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009634:	2b00      	cmp	r3, #0
 8009636:	d00d      	beq.n	8009654 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8009638:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800963a:	2201      	movs	r2, #1
 800963c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8009640:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8009644:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009646:	9300      	str	r3, [sp, #0]
 8009648:	4613      	mov	r3, r2
 800964a:	687a      	ldr	r2, [r7, #4]
 800964c:	68b9      	ldr	r1, [r7, #8]
 800964e:	68f8      	ldr	r0, [r7, #12]
 8009650:	f000 f840 	bl	80096d4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8009654:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8009656:	4618      	mov	r0, r3
 8009658:	3730      	adds	r7, #48	@ 0x30
 800965a:	46bd      	mov	sp, r7
 800965c:	bd80      	pop	{r7, pc}

0800965e <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800965e:	b580      	push	{r7, lr}
 8009660:	b08a      	sub	sp, #40	@ 0x28
 8009662:	af02      	add	r7, sp, #8
 8009664:	60f8      	str	r0, [r7, #12]
 8009666:	60b9      	str	r1, [r7, #8]
 8009668:	4613      	mov	r3, r2
 800966a:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800966c:	68fb      	ldr	r3, [r7, #12]
 800966e:	2b00      	cmp	r3, #0
 8009670:	d10b      	bne.n	800968a <xQueueGenericCreate+0x2c>
	__asm volatile
 8009672:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009676:	f383 8811 	msr	BASEPRI, r3
 800967a:	f3bf 8f6f 	isb	sy
 800967e:	f3bf 8f4f 	dsb	sy
 8009682:	613b      	str	r3, [r7, #16]
}
 8009684:	bf00      	nop
 8009686:	bf00      	nop
 8009688:	e7fd      	b.n	8009686 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800968a:	68fb      	ldr	r3, [r7, #12]
 800968c:	68ba      	ldr	r2, [r7, #8]
 800968e:	fb02 f303 	mul.w	r3, r2, r3
 8009692:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8009694:	69fb      	ldr	r3, [r7, #28]
 8009696:	3350      	adds	r3, #80	@ 0x50
 8009698:	4618      	mov	r0, r3
 800969a:	f002 f997 	bl	800b9cc <pvPortMalloc>
 800969e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80096a0:	69bb      	ldr	r3, [r7, #24]
 80096a2:	2b00      	cmp	r3, #0
 80096a4:	d011      	beq.n	80096ca <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80096a6:	69bb      	ldr	r3, [r7, #24]
 80096a8:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80096aa:	697b      	ldr	r3, [r7, #20]
 80096ac:	3350      	adds	r3, #80	@ 0x50
 80096ae:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80096b0:	69bb      	ldr	r3, [r7, #24]
 80096b2:	2200      	movs	r2, #0
 80096b4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80096b8:	79fa      	ldrb	r2, [r7, #7]
 80096ba:	69bb      	ldr	r3, [r7, #24]
 80096bc:	9300      	str	r3, [sp, #0]
 80096be:	4613      	mov	r3, r2
 80096c0:	697a      	ldr	r2, [r7, #20]
 80096c2:	68b9      	ldr	r1, [r7, #8]
 80096c4:	68f8      	ldr	r0, [r7, #12]
 80096c6:	f000 f805 	bl	80096d4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80096ca:	69bb      	ldr	r3, [r7, #24]
	}
 80096cc:	4618      	mov	r0, r3
 80096ce:	3720      	adds	r7, #32
 80096d0:	46bd      	mov	sp, r7
 80096d2:	bd80      	pop	{r7, pc}

080096d4 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80096d4:	b580      	push	{r7, lr}
 80096d6:	b084      	sub	sp, #16
 80096d8:	af00      	add	r7, sp, #0
 80096da:	60f8      	str	r0, [r7, #12]
 80096dc:	60b9      	str	r1, [r7, #8]
 80096de:	607a      	str	r2, [r7, #4]
 80096e0:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80096e2:	68bb      	ldr	r3, [r7, #8]
 80096e4:	2b00      	cmp	r3, #0
 80096e6:	d103      	bne.n	80096f0 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80096e8:	69bb      	ldr	r3, [r7, #24]
 80096ea:	69ba      	ldr	r2, [r7, #24]
 80096ec:	601a      	str	r2, [r3, #0]
 80096ee:	e002      	b.n	80096f6 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80096f0:	69bb      	ldr	r3, [r7, #24]
 80096f2:	687a      	ldr	r2, [r7, #4]
 80096f4:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80096f6:	69bb      	ldr	r3, [r7, #24]
 80096f8:	68fa      	ldr	r2, [r7, #12]
 80096fa:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80096fc:	69bb      	ldr	r3, [r7, #24]
 80096fe:	68ba      	ldr	r2, [r7, #8]
 8009700:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8009702:	2101      	movs	r1, #1
 8009704:	69b8      	ldr	r0, [r7, #24]
 8009706:	f7ff fec3 	bl	8009490 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800970a:	69bb      	ldr	r3, [r7, #24]
 800970c:	78fa      	ldrb	r2, [r7, #3]
 800970e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8009712:	bf00      	nop
 8009714:	3710      	adds	r7, #16
 8009716:	46bd      	mov	sp, r7
 8009718:	bd80      	pop	{r7, pc}
	...

0800971c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800971c:	b580      	push	{r7, lr}
 800971e:	b08e      	sub	sp, #56	@ 0x38
 8009720:	af00      	add	r7, sp, #0
 8009722:	60f8      	str	r0, [r7, #12]
 8009724:	60b9      	str	r1, [r7, #8]
 8009726:	607a      	str	r2, [r7, #4]
 8009728:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800972a:	2300      	movs	r3, #0
 800972c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800972e:	68fb      	ldr	r3, [r7, #12]
 8009730:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8009732:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009734:	2b00      	cmp	r3, #0
 8009736:	d10b      	bne.n	8009750 <xQueueGenericSend+0x34>
	__asm volatile
 8009738:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800973c:	f383 8811 	msr	BASEPRI, r3
 8009740:	f3bf 8f6f 	isb	sy
 8009744:	f3bf 8f4f 	dsb	sy
 8009748:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800974a:	bf00      	nop
 800974c:	bf00      	nop
 800974e:	e7fd      	b.n	800974c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009750:	68bb      	ldr	r3, [r7, #8]
 8009752:	2b00      	cmp	r3, #0
 8009754:	d103      	bne.n	800975e <xQueueGenericSend+0x42>
 8009756:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009758:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800975a:	2b00      	cmp	r3, #0
 800975c:	d101      	bne.n	8009762 <xQueueGenericSend+0x46>
 800975e:	2301      	movs	r3, #1
 8009760:	e000      	b.n	8009764 <xQueueGenericSend+0x48>
 8009762:	2300      	movs	r3, #0
 8009764:	2b00      	cmp	r3, #0
 8009766:	d10b      	bne.n	8009780 <xQueueGenericSend+0x64>
	__asm volatile
 8009768:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800976c:	f383 8811 	msr	BASEPRI, r3
 8009770:	f3bf 8f6f 	isb	sy
 8009774:	f3bf 8f4f 	dsb	sy
 8009778:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800977a:	bf00      	nop
 800977c:	bf00      	nop
 800977e:	e7fd      	b.n	800977c <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009780:	683b      	ldr	r3, [r7, #0]
 8009782:	2b02      	cmp	r3, #2
 8009784:	d103      	bne.n	800978e <xQueueGenericSend+0x72>
 8009786:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009788:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800978a:	2b01      	cmp	r3, #1
 800978c:	d101      	bne.n	8009792 <xQueueGenericSend+0x76>
 800978e:	2301      	movs	r3, #1
 8009790:	e000      	b.n	8009794 <xQueueGenericSend+0x78>
 8009792:	2300      	movs	r3, #0
 8009794:	2b00      	cmp	r3, #0
 8009796:	d10b      	bne.n	80097b0 <xQueueGenericSend+0x94>
	__asm volatile
 8009798:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800979c:	f383 8811 	msr	BASEPRI, r3
 80097a0:	f3bf 8f6f 	isb	sy
 80097a4:	f3bf 8f4f 	dsb	sy
 80097a8:	623b      	str	r3, [r7, #32]
}
 80097aa:	bf00      	nop
 80097ac:	bf00      	nop
 80097ae:	e7fd      	b.n	80097ac <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80097b0:	f001 fa7e 	bl	800acb0 <xTaskGetSchedulerState>
 80097b4:	4603      	mov	r3, r0
 80097b6:	2b00      	cmp	r3, #0
 80097b8:	d102      	bne.n	80097c0 <xQueueGenericSend+0xa4>
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	2b00      	cmp	r3, #0
 80097be:	d101      	bne.n	80097c4 <xQueueGenericSend+0xa8>
 80097c0:	2301      	movs	r3, #1
 80097c2:	e000      	b.n	80097c6 <xQueueGenericSend+0xaa>
 80097c4:	2300      	movs	r3, #0
 80097c6:	2b00      	cmp	r3, #0
 80097c8:	d10b      	bne.n	80097e2 <xQueueGenericSend+0xc6>
	__asm volatile
 80097ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80097ce:	f383 8811 	msr	BASEPRI, r3
 80097d2:	f3bf 8f6f 	isb	sy
 80097d6:	f3bf 8f4f 	dsb	sy
 80097da:	61fb      	str	r3, [r7, #28]
}
 80097dc:	bf00      	nop
 80097de:	bf00      	nop
 80097e0:	e7fd      	b.n	80097de <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80097e2:	f001 ffd1 	bl	800b788 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80097e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097e8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80097ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80097ee:	429a      	cmp	r2, r3
 80097f0:	d302      	bcc.n	80097f8 <xQueueGenericSend+0xdc>
 80097f2:	683b      	ldr	r3, [r7, #0]
 80097f4:	2b02      	cmp	r3, #2
 80097f6:	d129      	bne.n	800984c <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80097f8:	683a      	ldr	r2, [r7, #0]
 80097fa:	68b9      	ldr	r1, [r7, #8]
 80097fc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80097fe:	f000 fa91 	bl	8009d24 <prvCopyDataToQueue>
 8009802:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009804:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009806:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009808:	2b00      	cmp	r3, #0
 800980a:	d010      	beq.n	800982e <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800980c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800980e:	3324      	adds	r3, #36	@ 0x24
 8009810:	4618      	mov	r0, r3
 8009812:	f001 f887 	bl	800a924 <xTaskRemoveFromEventList>
 8009816:	4603      	mov	r3, r0
 8009818:	2b00      	cmp	r3, #0
 800981a:	d013      	beq.n	8009844 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800981c:	4b3f      	ldr	r3, [pc, #252]	@ (800991c <xQueueGenericSend+0x200>)
 800981e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009822:	601a      	str	r2, [r3, #0]
 8009824:	f3bf 8f4f 	dsb	sy
 8009828:	f3bf 8f6f 	isb	sy
 800982c:	e00a      	b.n	8009844 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800982e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009830:	2b00      	cmp	r3, #0
 8009832:	d007      	beq.n	8009844 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8009834:	4b39      	ldr	r3, [pc, #228]	@ (800991c <xQueueGenericSend+0x200>)
 8009836:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800983a:	601a      	str	r2, [r3, #0]
 800983c:	f3bf 8f4f 	dsb	sy
 8009840:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8009844:	f001 ffd2 	bl	800b7ec <vPortExitCritical>
				return pdPASS;
 8009848:	2301      	movs	r3, #1
 800984a:	e063      	b.n	8009914 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	2b00      	cmp	r3, #0
 8009850:	d103      	bne.n	800985a <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8009852:	f001 ffcb 	bl	800b7ec <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8009856:	2300      	movs	r3, #0
 8009858:	e05c      	b.n	8009914 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800985a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800985c:	2b00      	cmp	r3, #0
 800985e:	d106      	bne.n	800986e <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009860:	f107 0314 	add.w	r3, r7, #20
 8009864:	4618      	mov	r0, r3
 8009866:	f001 f8c1 	bl	800a9ec <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800986a:	2301      	movs	r3, #1
 800986c:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800986e:	f001 ffbd 	bl	800b7ec <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009872:	f000 fe29 	bl	800a4c8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009876:	f001 ff87 	bl	800b788 <vPortEnterCritical>
 800987a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800987c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009880:	b25b      	sxtb	r3, r3
 8009882:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009886:	d103      	bne.n	8009890 <xQueueGenericSend+0x174>
 8009888:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800988a:	2200      	movs	r2, #0
 800988c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009890:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009892:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009896:	b25b      	sxtb	r3, r3
 8009898:	f1b3 3fff 	cmp.w	r3, #4294967295
 800989c:	d103      	bne.n	80098a6 <xQueueGenericSend+0x18a>
 800989e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80098a0:	2200      	movs	r2, #0
 80098a2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80098a6:	f001 ffa1 	bl	800b7ec <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80098aa:	1d3a      	adds	r2, r7, #4
 80098ac:	f107 0314 	add.w	r3, r7, #20
 80098b0:	4611      	mov	r1, r2
 80098b2:	4618      	mov	r0, r3
 80098b4:	f001 f8b0 	bl	800aa18 <xTaskCheckForTimeOut>
 80098b8:	4603      	mov	r3, r0
 80098ba:	2b00      	cmp	r3, #0
 80098bc:	d124      	bne.n	8009908 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80098be:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80098c0:	f000 fb28 	bl	8009f14 <prvIsQueueFull>
 80098c4:	4603      	mov	r3, r0
 80098c6:	2b00      	cmp	r3, #0
 80098c8:	d018      	beq.n	80098fc <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80098ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80098cc:	3310      	adds	r3, #16
 80098ce:	687a      	ldr	r2, [r7, #4]
 80098d0:	4611      	mov	r1, r2
 80098d2:	4618      	mov	r0, r3
 80098d4:	f000 ffd4 	bl	800a880 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80098d8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80098da:	f000 fab3 	bl	8009e44 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80098de:	f000 fe01 	bl	800a4e4 <xTaskResumeAll>
 80098e2:	4603      	mov	r3, r0
 80098e4:	2b00      	cmp	r3, #0
 80098e6:	f47f af7c 	bne.w	80097e2 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80098ea:	4b0c      	ldr	r3, [pc, #48]	@ (800991c <xQueueGenericSend+0x200>)
 80098ec:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80098f0:	601a      	str	r2, [r3, #0]
 80098f2:	f3bf 8f4f 	dsb	sy
 80098f6:	f3bf 8f6f 	isb	sy
 80098fa:	e772      	b.n	80097e2 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80098fc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80098fe:	f000 faa1 	bl	8009e44 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009902:	f000 fdef 	bl	800a4e4 <xTaskResumeAll>
 8009906:	e76c      	b.n	80097e2 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8009908:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800990a:	f000 fa9b 	bl	8009e44 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800990e:	f000 fde9 	bl	800a4e4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8009912:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8009914:	4618      	mov	r0, r3
 8009916:	3738      	adds	r7, #56	@ 0x38
 8009918:	46bd      	mov	sp, r7
 800991a:	bd80      	pop	{r7, pc}
 800991c:	e000ed04 	.word	0xe000ed04

08009920 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8009920:	b580      	push	{r7, lr}
 8009922:	b090      	sub	sp, #64	@ 0x40
 8009924:	af00      	add	r7, sp, #0
 8009926:	60f8      	str	r0, [r7, #12]
 8009928:	60b9      	str	r1, [r7, #8]
 800992a:	607a      	str	r2, [r7, #4]
 800992c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800992e:	68fb      	ldr	r3, [r7, #12]
 8009930:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8009932:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009934:	2b00      	cmp	r3, #0
 8009936:	d10b      	bne.n	8009950 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8009938:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800993c:	f383 8811 	msr	BASEPRI, r3
 8009940:	f3bf 8f6f 	isb	sy
 8009944:	f3bf 8f4f 	dsb	sy
 8009948:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800994a:	bf00      	nop
 800994c:	bf00      	nop
 800994e:	e7fd      	b.n	800994c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009950:	68bb      	ldr	r3, [r7, #8]
 8009952:	2b00      	cmp	r3, #0
 8009954:	d103      	bne.n	800995e <xQueueGenericSendFromISR+0x3e>
 8009956:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009958:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800995a:	2b00      	cmp	r3, #0
 800995c:	d101      	bne.n	8009962 <xQueueGenericSendFromISR+0x42>
 800995e:	2301      	movs	r3, #1
 8009960:	e000      	b.n	8009964 <xQueueGenericSendFromISR+0x44>
 8009962:	2300      	movs	r3, #0
 8009964:	2b00      	cmp	r3, #0
 8009966:	d10b      	bne.n	8009980 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8009968:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800996c:	f383 8811 	msr	BASEPRI, r3
 8009970:	f3bf 8f6f 	isb	sy
 8009974:	f3bf 8f4f 	dsb	sy
 8009978:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800997a:	bf00      	nop
 800997c:	bf00      	nop
 800997e:	e7fd      	b.n	800997c <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009980:	683b      	ldr	r3, [r7, #0]
 8009982:	2b02      	cmp	r3, #2
 8009984:	d103      	bne.n	800998e <xQueueGenericSendFromISR+0x6e>
 8009986:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009988:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800998a:	2b01      	cmp	r3, #1
 800998c:	d101      	bne.n	8009992 <xQueueGenericSendFromISR+0x72>
 800998e:	2301      	movs	r3, #1
 8009990:	e000      	b.n	8009994 <xQueueGenericSendFromISR+0x74>
 8009992:	2300      	movs	r3, #0
 8009994:	2b00      	cmp	r3, #0
 8009996:	d10b      	bne.n	80099b0 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8009998:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800999c:	f383 8811 	msr	BASEPRI, r3
 80099a0:	f3bf 8f6f 	isb	sy
 80099a4:	f3bf 8f4f 	dsb	sy
 80099a8:	623b      	str	r3, [r7, #32]
}
 80099aa:	bf00      	nop
 80099ac:	bf00      	nop
 80099ae:	e7fd      	b.n	80099ac <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80099b0:	f001 ffca 	bl	800b948 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80099b4:	f3ef 8211 	mrs	r2, BASEPRI
 80099b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80099bc:	f383 8811 	msr	BASEPRI, r3
 80099c0:	f3bf 8f6f 	isb	sy
 80099c4:	f3bf 8f4f 	dsb	sy
 80099c8:	61fa      	str	r2, [r7, #28]
 80099ca:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80099cc:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80099ce:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80099d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80099d2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80099d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80099d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80099d8:	429a      	cmp	r2, r3
 80099da:	d302      	bcc.n	80099e2 <xQueueGenericSendFromISR+0xc2>
 80099dc:	683b      	ldr	r3, [r7, #0]
 80099de:	2b02      	cmp	r3, #2
 80099e0:	d12f      	bne.n	8009a42 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80099e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80099e4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80099e8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80099ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80099ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80099f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80099f2:	683a      	ldr	r2, [r7, #0]
 80099f4:	68b9      	ldr	r1, [r7, #8]
 80099f6:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80099f8:	f000 f994 	bl	8009d24 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80099fc:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8009a00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009a04:	d112      	bne.n	8009a2c <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009a06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009a0a:	2b00      	cmp	r3, #0
 8009a0c:	d016      	beq.n	8009a3c <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009a0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a10:	3324      	adds	r3, #36	@ 0x24
 8009a12:	4618      	mov	r0, r3
 8009a14:	f000 ff86 	bl	800a924 <xTaskRemoveFromEventList>
 8009a18:	4603      	mov	r3, r0
 8009a1a:	2b00      	cmp	r3, #0
 8009a1c:	d00e      	beq.n	8009a3c <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	2b00      	cmp	r3, #0
 8009a22:	d00b      	beq.n	8009a3c <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	2201      	movs	r2, #1
 8009a28:	601a      	str	r2, [r3, #0]
 8009a2a:	e007      	b.n	8009a3c <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8009a2c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8009a30:	3301      	adds	r3, #1
 8009a32:	b2db      	uxtb	r3, r3
 8009a34:	b25a      	sxtb	r2, r3
 8009a36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a38:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8009a3c:	2301      	movs	r3, #1
 8009a3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8009a40:	e001      	b.n	8009a46 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8009a42:	2300      	movs	r3, #0
 8009a44:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009a46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009a48:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8009a4a:	697b      	ldr	r3, [r7, #20]
 8009a4c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8009a50:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8009a52:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8009a54:	4618      	mov	r0, r3
 8009a56:	3740      	adds	r7, #64	@ 0x40
 8009a58:	46bd      	mov	sp, r7
 8009a5a:	bd80      	pop	{r7, pc}

08009a5c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8009a5c:	b580      	push	{r7, lr}
 8009a5e:	b08c      	sub	sp, #48	@ 0x30
 8009a60:	af00      	add	r7, sp, #0
 8009a62:	60f8      	str	r0, [r7, #12]
 8009a64:	60b9      	str	r1, [r7, #8]
 8009a66:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8009a68:	2300      	movs	r3, #0
 8009a6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009a6c:	68fb      	ldr	r3, [r7, #12]
 8009a6e:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8009a70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a72:	2b00      	cmp	r3, #0
 8009a74:	d10b      	bne.n	8009a8e <xQueueReceive+0x32>
	__asm volatile
 8009a76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a7a:	f383 8811 	msr	BASEPRI, r3
 8009a7e:	f3bf 8f6f 	isb	sy
 8009a82:	f3bf 8f4f 	dsb	sy
 8009a86:	623b      	str	r3, [r7, #32]
}
 8009a88:	bf00      	nop
 8009a8a:	bf00      	nop
 8009a8c:	e7fd      	b.n	8009a8a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009a8e:	68bb      	ldr	r3, [r7, #8]
 8009a90:	2b00      	cmp	r3, #0
 8009a92:	d103      	bne.n	8009a9c <xQueueReceive+0x40>
 8009a94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009a98:	2b00      	cmp	r3, #0
 8009a9a:	d101      	bne.n	8009aa0 <xQueueReceive+0x44>
 8009a9c:	2301      	movs	r3, #1
 8009a9e:	e000      	b.n	8009aa2 <xQueueReceive+0x46>
 8009aa0:	2300      	movs	r3, #0
 8009aa2:	2b00      	cmp	r3, #0
 8009aa4:	d10b      	bne.n	8009abe <xQueueReceive+0x62>
	__asm volatile
 8009aa6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009aaa:	f383 8811 	msr	BASEPRI, r3
 8009aae:	f3bf 8f6f 	isb	sy
 8009ab2:	f3bf 8f4f 	dsb	sy
 8009ab6:	61fb      	str	r3, [r7, #28]
}
 8009ab8:	bf00      	nop
 8009aba:	bf00      	nop
 8009abc:	e7fd      	b.n	8009aba <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009abe:	f001 f8f7 	bl	800acb0 <xTaskGetSchedulerState>
 8009ac2:	4603      	mov	r3, r0
 8009ac4:	2b00      	cmp	r3, #0
 8009ac6:	d102      	bne.n	8009ace <xQueueReceive+0x72>
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	2b00      	cmp	r3, #0
 8009acc:	d101      	bne.n	8009ad2 <xQueueReceive+0x76>
 8009ace:	2301      	movs	r3, #1
 8009ad0:	e000      	b.n	8009ad4 <xQueueReceive+0x78>
 8009ad2:	2300      	movs	r3, #0
 8009ad4:	2b00      	cmp	r3, #0
 8009ad6:	d10b      	bne.n	8009af0 <xQueueReceive+0x94>
	__asm volatile
 8009ad8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009adc:	f383 8811 	msr	BASEPRI, r3
 8009ae0:	f3bf 8f6f 	isb	sy
 8009ae4:	f3bf 8f4f 	dsb	sy
 8009ae8:	61bb      	str	r3, [r7, #24]
}
 8009aea:	bf00      	nop
 8009aec:	bf00      	nop
 8009aee:	e7fd      	b.n	8009aec <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009af0:	f001 fe4a 	bl	800b788 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009af4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009af6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009af8:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009afa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009afc:	2b00      	cmp	r3, #0
 8009afe:	d01f      	beq.n	8009b40 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8009b00:	68b9      	ldr	r1, [r7, #8]
 8009b02:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009b04:	f000 f978 	bl	8009df8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8009b08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b0a:	1e5a      	subs	r2, r3, #1
 8009b0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b0e:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009b10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b12:	691b      	ldr	r3, [r3, #16]
 8009b14:	2b00      	cmp	r3, #0
 8009b16:	d00f      	beq.n	8009b38 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009b18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b1a:	3310      	adds	r3, #16
 8009b1c:	4618      	mov	r0, r3
 8009b1e:	f000 ff01 	bl	800a924 <xTaskRemoveFromEventList>
 8009b22:	4603      	mov	r3, r0
 8009b24:	2b00      	cmp	r3, #0
 8009b26:	d007      	beq.n	8009b38 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8009b28:	4b3c      	ldr	r3, [pc, #240]	@ (8009c1c <xQueueReceive+0x1c0>)
 8009b2a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009b2e:	601a      	str	r2, [r3, #0]
 8009b30:	f3bf 8f4f 	dsb	sy
 8009b34:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8009b38:	f001 fe58 	bl	800b7ec <vPortExitCritical>
				return pdPASS;
 8009b3c:	2301      	movs	r3, #1
 8009b3e:	e069      	b.n	8009c14 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	2b00      	cmp	r3, #0
 8009b44:	d103      	bne.n	8009b4e <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8009b46:	f001 fe51 	bl	800b7ec <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8009b4a:	2300      	movs	r3, #0
 8009b4c:	e062      	b.n	8009c14 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009b4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b50:	2b00      	cmp	r3, #0
 8009b52:	d106      	bne.n	8009b62 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009b54:	f107 0310 	add.w	r3, r7, #16
 8009b58:	4618      	mov	r0, r3
 8009b5a:	f000 ff47 	bl	800a9ec <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009b5e:	2301      	movs	r3, #1
 8009b60:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009b62:	f001 fe43 	bl	800b7ec <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009b66:	f000 fcaf 	bl	800a4c8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009b6a:	f001 fe0d 	bl	800b788 <vPortEnterCritical>
 8009b6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b70:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009b74:	b25b      	sxtb	r3, r3
 8009b76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009b7a:	d103      	bne.n	8009b84 <xQueueReceive+0x128>
 8009b7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b7e:	2200      	movs	r2, #0
 8009b80:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009b84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b86:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009b8a:	b25b      	sxtb	r3, r3
 8009b8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009b90:	d103      	bne.n	8009b9a <xQueueReceive+0x13e>
 8009b92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b94:	2200      	movs	r2, #0
 8009b96:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009b9a:	f001 fe27 	bl	800b7ec <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009b9e:	1d3a      	adds	r2, r7, #4
 8009ba0:	f107 0310 	add.w	r3, r7, #16
 8009ba4:	4611      	mov	r1, r2
 8009ba6:	4618      	mov	r0, r3
 8009ba8:	f000 ff36 	bl	800aa18 <xTaskCheckForTimeOut>
 8009bac:	4603      	mov	r3, r0
 8009bae:	2b00      	cmp	r3, #0
 8009bb0:	d123      	bne.n	8009bfa <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009bb2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009bb4:	f000 f998 	bl	8009ee8 <prvIsQueueEmpty>
 8009bb8:	4603      	mov	r3, r0
 8009bba:	2b00      	cmp	r3, #0
 8009bbc:	d017      	beq.n	8009bee <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8009bbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009bc0:	3324      	adds	r3, #36	@ 0x24
 8009bc2:	687a      	ldr	r2, [r7, #4]
 8009bc4:	4611      	mov	r1, r2
 8009bc6:	4618      	mov	r0, r3
 8009bc8:	f000 fe5a 	bl	800a880 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8009bcc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009bce:	f000 f939 	bl	8009e44 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8009bd2:	f000 fc87 	bl	800a4e4 <xTaskResumeAll>
 8009bd6:	4603      	mov	r3, r0
 8009bd8:	2b00      	cmp	r3, #0
 8009bda:	d189      	bne.n	8009af0 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8009bdc:	4b0f      	ldr	r3, [pc, #60]	@ (8009c1c <xQueueReceive+0x1c0>)
 8009bde:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009be2:	601a      	str	r2, [r3, #0]
 8009be4:	f3bf 8f4f 	dsb	sy
 8009be8:	f3bf 8f6f 	isb	sy
 8009bec:	e780      	b.n	8009af0 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8009bee:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009bf0:	f000 f928 	bl	8009e44 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009bf4:	f000 fc76 	bl	800a4e4 <xTaskResumeAll>
 8009bf8:	e77a      	b.n	8009af0 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8009bfa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009bfc:	f000 f922 	bl	8009e44 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009c00:	f000 fc70 	bl	800a4e4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009c04:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009c06:	f000 f96f 	bl	8009ee8 <prvIsQueueEmpty>
 8009c0a:	4603      	mov	r3, r0
 8009c0c:	2b00      	cmp	r3, #0
 8009c0e:	f43f af6f 	beq.w	8009af0 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8009c12:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8009c14:	4618      	mov	r0, r3
 8009c16:	3730      	adds	r7, #48	@ 0x30
 8009c18:	46bd      	mov	sp, r7
 8009c1a:	bd80      	pop	{r7, pc}
 8009c1c:	e000ed04 	.word	0xe000ed04

08009c20 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8009c20:	b580      	push	{r7, lr}
 8009c22:	b08e      	sub	sp, #56	@ 0x38
 8009c24:	af00      	add	r7, sp, #0
 8009c26:	60f8      	str	r0, [r7, #12]
 8009c28:	60b9      	str	r1, [r7, #8]
 8009c2a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8009c2c:	68fb      	ldr	r3, [r7, #12]
 8009c2e:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8009c30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c32:	2b00      	cmp	r3, #0
 8009c34:	d10b      	bne.n	8009c4e <xQueueReceiveFromISR+0x2e>
	__asm volatile
 8009c36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c3a:	f383 8811 	msr	BASEPRI, r3
 8009c3e:	f3bf 8f6f 	isb	sy
 8009c42:	f3bf 8f4f 	dsb	sy
 8009c46:	623b      	str	r3, [r7, #32]
}
 8009c48:	bf00      	nop
 8009c4a:	bf00      	nop
 8009c4c:	e7fd      	b.n	8009c4a <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009c4e:	68bb      	ldr	r3, [r7, #8]
 8009c50:	2b00      	cmp	r3, #0
 8009c52:	d103      	bne.n	8009c5c <xQueueReceiveFromISR+0x3c>
 8009c54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009c58:	2b00      	cmp	r3, #0
 8009c5a:	d101      	bne.n	8009c60 <xQueueReceiveFromISR+0x40>
 8009c5c:	2301      	movs	r3, #1
 8009c5e:	e000      	b.n	8009c62 <xQueueReceiveFromISR+0x42>
 8009c60:	2300      	movs	r3, #0
 8009c62:	2b00      	cmp	r3, #0
 8009c64:	d10b      	bne.n	8009c7e <xQueueReceiveFromISR+0x5e>
	__asm volatile
 8009c66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c6a:	f383 8811 	msr	BASEPRI, r3
 8009c6e:	f3bf 8f6f 	isb	sy
 8009c72:	f3bf 8f4f 	dsb	sy
 8009c76:	61fb      	str	r3, [r7, #28]
}
 8009c78:	bf00      	nop
 8009c7a:	bf00      	nop
 8009c7c:	e7fd      	b.n	8009c7a <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009c7e:	f001 fe63 	bl	800b948 <vPortValidateInterruptPriority>
	__asm volatile
 8009c82:	f3ef 8211 	mrs	r2, BASEPRI
 8009c86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c8a:	f383 8811 	msr	BASEPRI, r3
 8009c8e:	f3bf 8f6f 	isb	sy
 8009c92:	f3bf 8f4f 	dsb	sy
 8009c96:	61ba      	str	r2, [r7, #24]
 8009c98:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8009c9a:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009c9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009c9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ca0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009ca2:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009ca4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ca6:	2b00      	cmp	r3, #0
 8009ca8:	d02f      	beq.n	8009d0a <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8009caa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009cac:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009cb0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8009cb4:	68b9      	ldr	r1, [r7, #8]
 8009cb6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009cb8:	f000 f89e 	bl	8009df8 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8009cbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009cbe:	1e5a      	subs	r2, r3, #1
 8009cc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009cc2:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8009cc4:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8009cc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009ccc:	d112      	bne.n	8009cf4 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009cce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009cd0:	691b      	ldr	r3, [r3, #16]
 8009cd2:	2b00      	cmp	r3, #0
 8009cd4:	d016      	beq.n	8009d04 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009cd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009cd8:	3310      	adds	r3, #16
 8009cda:	4618      	mov	r0, r3
 8009cdc:	f000 fe22 	bl	800a924 <xTaskRemoveFromEventList>
 8009ce0:	4603      	mov	r3, r0
 8009ce2:	2b00      	cmp	r3, #0
 8009ce4:	d00e      	beq.n	8009d04 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	2b00      	cmp	r3, #0
 8009cea:	d00b      	beq.n	8009d04 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	2201      	movs	r2, #1
 8009cf0:	601a      	str	r2, [r3, #0]
 8009cf2:	e007      	b.n	8009d04 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8009cf4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009cf8:	3301      	adds	r3, #1
 8009cfa:	b2db      	uxtb	r3, r3
 8009cfc:	b25a      	sxtb	r2, r3
 8009cfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d00:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8009d04:	2301      	movs	r3, #1
 8009d06:	637b      	str	r3, [r7, #52]	@ 0x34
 8009d08:	e001      	b.n	8009d0e <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 8009d0a:	2300      	movs	r3, #0
 8009d0c:	637b      	str	r3, [r7, #52]	@ 0x34
 8009d0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009d10:	613b      	str	r3, [r7, #16]
	__asm volatile
 8009d12:	693b      	ldr	r3, [r7, #16]
 8009d14:	f383 8811 	msr	BASEPRI, r3
}
 8009d18:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8009d1a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8009d1c:	4618      	mov	r0, r3
 8009d1e:	3738      	adds	r7, #56	@ 0x38
 8009d20:	46bd      	mov	sp, r7
 8009d22:	bd80      	pop	{r7, pc}

08009d24 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8009d24:	b580      	push	{r7, lr}
 8009d26:	b086      	sub	sp, #24
 8009d28:	af00      	add	r7, sp, #0
 8009d2a:	60f8      	str	r0, [r7, #12]
 8009d2c:	60b9      	str	r1, [r7, #8]
 8009d2e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8009d30:	2300      	movs	r3, #0
 8009d32:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009d34:	68fb      	ldr	r3, [r7, #12]
 8009d36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009d38:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8009d3a:	68fb      	ldr	r3, [r7, #12]
 8009d3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009d3e:	2b00      	cmp	r3, #0
 8009d40:	d10d      	bne.n	8009d5e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009d42:	68fb      	ldr	r3, [r7, #12]
 8009d44:	681b      	ldr	r3, [r3, #0]
 8009d46:	2b00      	cmp	r3, #0
 8009d48:	d14d      	bne.n	8009de6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8009d4a:	68fb      	ldr	r3, [r7, #12]
 8009d4c:	689b      	ldr	r3, [r3, #8]
 8009d4e:	4618      	mov	r0, r3
 8009d50:	f000 ffcc 	bl	800acec <xTaskPriorityDisinherit>
 8009d54:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8009d56:	68fb      	ldr	r3, [r7, #12]
 8009d58:	2200      	movs	r2, #0
 8009d5a:	609a      	str	r2, [r3, #8]
 8009d5c:	e043      	b.n	8009de6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	2b00      	cmp	r3, #0
 8009d62:	d119      	bne.n	8009d98 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009d64:	68fb      	ldr	r3, [r7, #12]
 8009d66:	6858      	ldr	r0, [r3, #4]
 8009d68:	68fb      	ldr	r3, [r7, #12]
 8009d6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009d6c:	461a      	mov	r2, r3
 8009d6e:	68b9      	ldr	r1, [r7, #8]
 8009d70:	f002 fc76 	bl	800c660 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009d74:	68fb      	ldr	r3, [r7, #12]
 8009d76:	685a      	ldr	r2, [r3, #4]
 8009d78:	68fb      	ldr	r3, [r7, #12]
 8009d7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009d7c:	441a      	add	r2, r3
 8009d7e:	68fb      	ldr	r3, [r7, #12]
 8009d80:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009d82:	68fb      	ldr	r3, [r7, #12]
 8009d84:	685a      	ldr	r2, [r3, #4]
 8009d86:	68fb      	ldr	r3, [r7, #12]
 8009d88:	689b      	ldr	r3, [r3, #8]
 8009d8a:	429a      	cmp	r2, r3
 8009d8c:	d32b      	bcc.n	8009de6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8009d8e:	68fb      	ldr	r3, [r7, #12]
 8009d90:	681a      	ldr	r2, [r3, #0]
 8009d92:	68fb      	ldr	r3, [r7, #12]
 8009d94:	605a      	str	r2, [r3, #4]
 8009d96:	e026      	b.n	8009de6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8009d98:	68fb      	ldr	r3, [r7, #12]
 8009d9a:	68d8      	ldr	r0, [r3, #12]
 8009d9c:	68fb      	ldr	r3, [r7, #12]
 8009d9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009da0:	461a      	mov	r2, r3
 8009da2:	68b9      	ldr	r1, [r7, #8]
 8009da4:	f002 fc5c 	bl	800c660 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8009da8:	68fb      	ldr	r3, [r7, #12]
 8009daa:	68da      	ldr	r2, [r3, #12]
 8009dac:	68fb      	ldr	r3, [r7, #12]
 8009dae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009db0:	425b      	negs	r3, r3
 8009db2:	441a      	add	r2, r3
 8009db4:	68fb      	ldr	r3, [r7, #12]
 8009db6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009db8:	68fb      	ldr	r3, [r7, #12]
 8009dba:	68da      	ldr	r2, [r3, #12]
 8009dbc:	68fb      	ldr	r3, [r7, #12]
 8009dbe:	681b      	ldr	r3, [r3, #0]
 8009dc0:	429a      	cmp	r2, r3
 8009dc2:	d207      	bcs.n	8009dd4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8009dc4:	68fb      	ldr	r3, [r7, #12]
 8009dc6:	689a      	ldr	r2, [r3, #8]
 8009dc8:	68fb      	ldr	r3, [r7, #12]
 8009dca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009dcc:	425b      	negs	r3, r3
 8009dce:	441a      	add	r2, r3
 8009dd0:	68fb      	ldr	r3, [r7, #12]
 8009dd2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	2b02      	cmp	r3, #2
 8009dd8:	d105      	bne.n	8009de6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009dda:	693b      	ldr	r3, [r7, #16]
 8009ddc:	2b00      	cmp	r3, #0
 8009dde:	d002      	beq.n	8009de6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8009de0:	693b      	ldr	r3, [r7, #16]
 8009de2:	3b01      	subs	r3, #1
 8009de4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8009de6:	693b      	ldr	r3, [r7, #16]
 8009de8:	1c5a      	adds	r2, r3, #1
 8009dea:	68fb      	ldr	r3, [r7, #12]
 8009dec:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8009dee:	697b      	ldr	r3, [r7, #20]
}
 8009df0:	4618      	mov	r0, r3
 8009df2:	3718      	adds	r7, #24
 8009df4:	46bd      	mov	sp, r7
 8009df6:	bd80      	pop	{r7, pc}

08009df8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8009df8:	b580      	push	{r7, lr}
 8009dfa:	b082      	sub	sp, #8
 8009dfc:	af00      	add	r7, sp, #0
 8009dfe:	6078      	str	r0, [r7, #4]
 8009e00:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009e06:	2b00      	cmp	r3, #0
 8009e08:	d018      	beq.n	8009e3c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	68da      	ldr	r2, [r3, #12]
 8009e0e:	687b      	ldr	r3, [r7, #4]
 8009e10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009e12:	441a      	add	r2, r3
 8009e14:	687b      	ldr	r3, [r7, #4]
 8009e16:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	68da      	ldr	r2, [r3, #12]
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	689b      	ldr	r3, [r3, #8]
 8009e20:	429a      	cmp	r2, r3
 8009e22:	d303      	bcc.n	8009e2c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	681a      	ldr	r2, [r3, #0]
 8009e28:	687b      	ldr	r3, [r7, #4]
 8009e2a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	68d9      	ldr	r1, [r3, #12]
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009e34:	461a      	mov	r2, r3
 8009e36:	6838      	ldr	r0, [r7, #0]
 8009e38:	f002 fc12 	bl	800c660 <memcpy>
	}
}
 8009e3c:	bf00      	nop
 8009e3e:	3708      	adds	r7, #8
 8009e40:	46bd      	mov	sp, r7
 8009e42:	bd80      	pop	{r7, pc}

08009e44 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8009e44:	b580      	push	{r7, lr}
 8009e46:	b084      	sub	sp, #16
 8009e48:	af00      	add	r7, sp, #0
 8009e4a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8009e4c:	f001 fc9c 	bl	800b788 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009e56:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009e58:	e011      	b.n	8009e7e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009e5a:	687b      	ldr	r3, [r7, #4]
 8009e5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009e5e:	2b00      	cmp	r3, #0
 8009e60:	d012      	beq.n	8009e88 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	3324      	adds	r3, #36	@ 0x24
 8009e66:	4618      	mov	r0, r3
 8009e68:	f000 fd5c 	bl	800a924 <xTaskRemoveFromEventList>
 8009e6c:	4603      	mov	r3, r0
 8009e6e:	2b00      	cmp	r3, #0
 8009e70:	d001      	beq.n	8009e76 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8009e72:	f000 fe35 	bl	800aae0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8009e76:	7bfb      	ldrb	r3, [r7, #15]
 8009e78:	3b01      	subs	r3, #1
 8009e7a:	b2db      	uxtb	r3, r3
 8009e7c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009e7e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009e82:	2b00      	cmp	r3, #0
 8009e84:	dce9      	bgt.n	8009e5a <prvUnlockQueue+0x16>
 8009e86:	e000      	b.n	8009e8a <prvUnlockQueue+0x46>
					break;
 8009e88:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	22ff      	movs	r2, #255	@ 0xff
 8009e8e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8009e92:	f001 fcab 	bl	800b7ec <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8009e96:	f001 fc77 	bl	800b788 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009ea0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009ea2:	e011      	b.n	8009ec8 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	691b      	ldr	r3, [r3, #16]
 8009ea8:	2b00      	cmp	r3, #0
 8009eaa:	d012      	beq.n	8009ed2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	3310      	adds	r3, #16
 8009eb0:	4618      	mov	r0, r3
 8009eb2:	f000 fd37 	bl	800a924 <xTaskRemoveFromEventList>
 8009eb6:	4603      	mov	r3, r0
 8009eb8:	2b00      	cmp	r3, #0
 8009eba:	d001      	beq.n	8009ec0 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8009ebc:	f000 fe10 	bl	800aae0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8009ec0:	7bbb      	ldrb	r3, [r7, #14]
 8009ec2:	3b01      	subs	r3, #1
 8009ec4:	b2db      	uxtb	r3, r3
 8009ec6:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009ec8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009ecc:	2b00      	cmp	r3, #0
 8009ece:	dce9      	bgt.n	8009ea4 <prvUnlockQueue+0x60>
 8009ed0:	e000      	b.n	8009ed4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8009ed2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	22ff      	movs	r2, #255	@ 0xff
 8009ed8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8009edc:	f001 fc86 	bl	800b7ec <vPortExitCritical>
}
 8009ee0:	bf00      	nop
 8009ee2:	3710      	adds	r7, #16
 8009ee4:	46bd      	mov	sp, r7
 8009ee6:	bd80      	pop	{r7, pc}

08009ee8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8009ee8:	b580      	push	{r7, lr}
 8009eea:	b084      	sub	sp, #16
 8009eec:	af00      	add	r7, sp, #0
 8009eee:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009ef0:	f001 fc4a 	bl	800b788 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009ef8:	2b00      	cmp	r3, #0
 8009efa:	d102      	bne.n	8009f02 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8009efc:	2301      	movs	r3, #1
 8009efe:	60fb      	str	r3, [r7, #12]
 8009f00:	e001      	b.n	8009f06 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8009f02:	2300      	movs	r3, #0
 8009f04:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8009f06:	f001 fc71 	bl	800b7ec <vPortExitCritical>

	return xReturn;
 8009f0a:	68fb      	ldr	r3, [r7, #12]
}
 8009f0c:	4618      	mov	r0, r3
 8009f0e:	3710      	adds	r7, #16
 8009f10:	46bd      	mov	sp, r7
 8009f12:	bd80      	pop	{r7, pc}

08009f14 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8009f14:	b580      	push	{r7, lr}
 8009f16:	b084      	sub	sp, #16
 8009f18:	af00      	add	r7, sp, #0
 8009f1a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009f1c:	f001 fc34 	bl	800b788 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009f28:	429a      	cmp	r2, r3
 8009f2a:	d102      	bne.n	8009f32 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8009f2c:	2301      	movs	r3, #1
 8009f2e:	60fb      	str	r3, [r7, #12]
 8009f30:	e001      	b.n	8009f36 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8009f32:	2300      	movs	r3, #0
 8009f34:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8009f36:	f001 fc59 	bl	800b7ec <vPortExitCritical>

	return xReturn;
 8009f3a:	68fb      	ldr	r3, [r7, #12]
}
 8009f3c:	4618      	mov	r0, r3
 8009f3e:	3710      	adds	r7, #16
 8009f40:	46bd      	mov	sp, r7
 8009f42:	bd80      	pop	{r7, pc}

08009f44 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8009f44:	b480      	push	{r7}
 8009f46:	b085      	sub	sp, #20
 8009f48:	af00      	add	r7, sp, #0
 8009f4a:	6078      	str	r0, [r7, #4]
 8009f4c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009f4e:	2300      	movs	r3, #0
 8009f50:	60fb      	str	r3, [r7, #12]
 8009f52:	e014      	b.n	8009f7e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8009f54:	4a0f      	ldr	r2, [pc, #60]	@ (8009f94 <vQueueAddToRegistry+0x50>)
 8009f56:	68fb      	ldr	r3, [r7, #12]
 8009f58:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8009f5c:	2b00      	cmp	r3, #0
 8009f5e:	d10b      	bne.n	8009f78 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8009f60:	490c      	ldr	r1, [pc, #48]	@ (8009f94 <vQueueAddToRegistry+0x50>)
 8009f62:	68fb      	ldr	r3, [r7, #12]
 8009f64:	683a      	ldr	r2, [r7, #0]
 8009f66:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8009f6a:	4a0a      	ldr	r2, [pc, #40]	@ (8009f94 <vQueueAddToRegistry+0x50>)
 8009f6c:	68fb      	ldr	r3, [r7, #12]
 8009f6e:	00db      	lsls	r3, r3, #3
 8009f70:	4413      	add	r3, r2
 8009f72:	687a      	ldr	r2, [r7, #4]
 8009f74:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8009f76:	e006      	b.n	8009f86 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009f78:	68fb      	ldr	r3, [r7, #12]
 8009f7a:	3301      	adds	r3, #1
 8009f7c:	60fb      	str	r3, [r7, #12]
 8009f7e:	68fb      	ldr	r3, [r7, #12]
 8009f80:	2b07      	cmp	r3, #7
 8009f82:	d9e7      	bls.n	8009f54 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8009f84:	bf00      	nop
 8009f86:	bf00      	nop
 8009f88:	3714      	adds	r7, #20
 8009f8a:	46bd      	mov	sp, r7
 8009f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f90:	4770      	bx	lr
 8009f92:	bf00      	nop
 8009f94:	200009ac 	.word	0x200009ac

08009f98 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8009f98:	b580      	push	{r7, lr}
 8009f9a:	b086      	sub	sp, #24
 8009f9c:	af00      	add	r7, sp, #0
 8009f9e:	60f8      	str	r0, [r7, #12]
 8009fa0:	60b9      	str	r1, [r7, #8]
 8009fa2:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8009fa4:	68fb      	ldr	r3, [r7, #12]
 8009fa6:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8009fa8:	f001 fbee 	bl	800b788 <vPortEnterCritical>
 8009fac:	697b      	ldr	r3, [r7, #20]
 8009fae:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009fb2:	b25b      	sxtb	r3, r3
 8009fb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009fb8:	d103      	bne.n	8009fc2 <vQueueWaitForMessageRestricted+0x2a>
 8009fba:	697b      	ldr	r3, [r7, #20]
 8009fbc:	2200      	movs	r2, #0
 8009fbe:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009fc2:	697b      	ldr	r3, [r7, #20]
 8009fc4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009fc8:	b25b      	sxtb	r3, r3
 8009fca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009fce:	d103      	bne.n	8009fd8 <vQueueWaitForMessageRestricted+0x40>
 8009fd0:	697b      	ldr	r3, [r7, #20]
 8009fd2:	2200      	movs	r2, #0
 8009fd4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009fd8:	f001 fc08 	bl	800b7ec <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8009fdc:	697b      	ldr	r3, [r7, #20]
 8009fde:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009fe0:	2b00      	cmp	r3, #0
 8009fe2:	d106      	bne.n	8009ff2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8009fe4:	697b      	ldr	r3, [r7, #20]
 8009fe6:	3324      	adds	r3, #36	@ 0x24
 8009fe8:	687a      	ldr	r2, [r7, #4]
 8009fea:	68b9      	ldr	r1, [r7, #8]
 8009fec:	4618      	mov	r0, r3
 8009fee:	f000 fc6d 	bl	800a8cc <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8009ff2:	6978      	ldr	r0, [r7, #20]
 8009ff4:	f7ff ff26 	bl	8009e44 <prvUnlockQueue>
	}
 8009ff8:	bf00      	nop
 8009ffa:	3718      	adds	r7, #24
 8009ffc:	46bd      	mov	sp, r7
 8009ffe:	bd80      	pop	{r7, pc}

0800a000 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800a000:	b580      	push	{r7, lr}
 800a002:	b08e      	sub	sp, #56	@ 0x38
 800a004:	af04      	add	r7, sp, #16
 800a006:	60f8      	str	r0, [r7, #12]
 800a008:	60b9      	str	r1, [r7, #8]
 800a00a:	607a      	str	r2, [r7, #4]
 800a00c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800a00e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a010:	2b00      	cmp	r3, #0
 800a012:	d10b      	bne.n	800a02c <xTaskCreateStatic+0x2c>
	__asm volatile
 800a014:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a018:	f383 8811 	msr	BASEPRI, r3
 800a01c:	f3bf 8f6f 	isb	sy
 800a020:	f3bf 8f4f 	dsb	sy
 800a024:	623b      	str	r3, [r7, #32]
}
 800a026:	bf00      	nop
 800a028:	bf00      	nop
 800a02a:	e7fd      	b.n	800a028 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800a02c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a02e:	2b00      	cmp	r3, #0
 800a030:	d10b      	bne.n	800a04a <xTaskCreateStatic+0x4a>
	__asm volatile
 800a032:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a036:	f383 8811 	msr	BASEPRI, r3
 800a03a:	f3bf 8f6f 	isb	sy
 800a03e:	f3bf 8f4f 	dsb	sy
 800a042:	61fb      	str	r3, [r7, #28]
}
 800a044:	bf00      	nop
 800a046:	bf00      	nop
 800a048:	e7fd      	b.n	800a046 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800a04a:	23a8      	movs	r3, #168	@ 0xa8
 800a04c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800a04e:	693b      	ldr	r3, [r7, #16]
 800a050:	2ba8      	cmp	r3, #168	@ 0xa8
 800a052:	d00b      	beq.n	800a06c <xTaskCreateStatic+0x6c>
	__asm volatile
 800a054:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a058:	f383 8811 	msr	BASEPRI, r3
 800a05c:	f3bf 8f6f 	isb	sy
 800a060:	f3bf 8f4f 	dsb	sy
 800a064:	61bb      	str	r3, [r7, #24]
}
 800a066:	bf00      	nop
 800a068:	bf00      	nop
 800a06a:	e7fd      	b.n	800a068 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800a06c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800a06e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a070:	2b00      	cmp	r3, #0
 800a072:	d01e      	beq.n	800a0b2 <xTaskCreateStatic+0xb2>
 800a074:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a076:	2b00      	cmp	r3, #0
 800a078:	d01b      	beq.n	800a0b2 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a07a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a07c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800a07e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a080:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a082:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800a084:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a086:	2202      	movs	r2, #2
 800a088:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800a08c:	2300      	movs	r3, #0
 800a08e:	9303      	str	r3, [sp, #12]
 800a090:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a092:	9302      	str	r3, [sp, #8]
 800a094:	f107 0314 	add.w	r3, r7, #20
 800a098:	9301      	str	r3, [sp, #4]
 800a09a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a09c:	9300      	str	r3, [sp, #0]
 800a09e:	683b      	ldr	r3, [r7, #0]
 800a0a0:	687a      	ldr	r2, [r7, #4]
 800a0a2:	68b9      	ldr	r1, [r7, #8]
 800a0a4:	68f8      	ldr	r0, [r7, #12]
 800a0a6:	f000 f851 	bl	800a14c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a0aa:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800a0ac:	f000 f8f6 	bl	800a29c <prvAddNewTaskToReadyList>
 800a0b0:	e001      	b.n	800a0b6 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800a0b2:	2300      	movs	r3, #0
 800a0b4:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800a0b6:	697b      	ldr	r3, [r7, #20]
	}
 800a0b8:	4618      	mov	r0, r3
 800a0ba:	3728      	adds	r7, #40	@ 0x28
 800a0bc:	46bd      	mov	sp, r7
 800a0be:	bd80      	pop	{r7, pc}

0800a0c0 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800a0c0:	b580      	push	{r7, lr}
 800a0c2:	b08c      	sub	sp, #48	@ 0x30
 800a0c4:	af04      	add	r7, sp, #16
 800a0c6:	60f8      	str	r0, [r7, #12]
 800a0c8:	60b9      	str	r1, [r7, #8]
 800a0ca:	603b      	str	r3, [r7, #0]
 800a0cc:	4613      	mov	r3, r2
 800a0ce:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800a0d0:	88fb      	ldrh	r3, [r7, #6]
 800a0d2:	009b      	lsls	r3, r3, #2
 800a0d4:	4618      	mov	r0, r3
 800a0d6:	f001 fc79 	bl	800b9cc <pvPortMalloc>
 800a0da:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800a0dc:	697b      	ldr	r3, [r7, #20]
 800a0de:	2b00      	cmp	r3, #0
 800a0e0:	d00e      	beq.n	800a100 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800a0e2:	20a8      	movs	r0, #168	@ 0xa8
 800a0e4:	f001 fc72 	bl	800b9cc <pvPortMalloc>
 800a0e8:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800a0ea:	69fb      	ldr	r3, [r7, #28]
 800a0ec:	2b00      	cmp	r3, #0
 800a0ee:	d003      	beq.n	800a0f8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800a0f0:	69fb      	ldr	r3, [r7, #28]
 800a0f2:	697a      	ldr	r2, [r7, #20]
 800a0f4:	631a      	str	r2, [r3, #48]	@ 0x30
 800a0f6:	e005      	b.n	800a104 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800a0f8:	6978      	ldr	r0, [r7, #20]
 800a0fa:	f001 fd35 	bl	800bb68 <vPortFree>
 800a0fe:	e001      	b.n	800a104 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800a100:	2300      	movs	r3, #0
 800a102:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800a104:	69fb      	ldr	r3, [r7, #28]
 800a106:	2b00      	cmp	r3, #0
 800a108:	d017      	beq.n	800a13a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800a10a:	69fb      	ldr	r3, [r7, #28]
 800a10c:	2200      	movs	r2, #0
 800a10e:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800a112:	88fa      	ldrh	r2, [r7, #6]
 800a114:	2300      	movs	r3, #0
 800a116:	9303      	str	r3, [sp, #12]
 800a118:	69fb      	ldr	r3, [r7, #28]
 800a11a:	9302      	str	r3, [sp, #8]
 800a11c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a11e:	9301      	str	r3, [sp, #4]
 800a120:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a122:	9300      	str	r3, [sp, #0]
 800a124:	683b      	ldr	r3, [r7, #0]
 800a126:	68b9      	ldr	r1, [r7, #8]
 800a128:	68f8      	ldr	r0, [r7, #12]
 800a12a:	f000 f80f 	bl	800a14c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a12e:	69f8      	ldr	r0, [r7, #28]
 800a130:	f000 f8b4 	bl	800a29c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800a134:	2301      	movs	r3, #1
 800a136:	61bb      	str	r3, [r7, #24]
 800a138:	e002      	b.n	800a140 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800a13a:	f04f 33ff 	mov.w	r3, #4294967295
 800a13e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800a140:	69bb      	ldr	r3, [r7, #24]
	}
 800a142:	4618      	mov	r0, r3
 800a144:	3720      	adds	r7, #32
 800a146:	46bd      	mov	sp, r7
 800a148:	bd80      	pop	{r7, pc}
	...

0800a14c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800a14c:	b580      	push	{r7, lr}
 800a14e:	b088      	sub	sp, #32
 800a150:	af00      	add	r7, sp, #0
 800a152:	60f8      	str	r0, [r7, #12]
 800a154:	60b9      	str	r1, [r7, #8]
 800a156:	607a      	str	r2, [r7, #4]
 800a158:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800a15a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a15c:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800a15e:	687b      	ldr	r3, [r7, #4]
 800a160:	009b      	lsls	r3, r3, #2
 800a162:	461a      	mov	r2, r3
 800a164:	21a5      	movs	r1, #165	@ 0xa5
 800a166:	f002 f9e1 	bl	800c52c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800a16a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a16c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a16e:	687b      	ldr	r3, [r7, #4]
 800a170:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a174:	3b01      	subs	r3, #1
 800a176:	009b      	lsls	r3, r3, #2
 800a178:	4413      	add	r3, r2
 800a17a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800a17c:	69bb      	ldr	r3, [r7, #24]
 800a17e:	f023 0307 	bic.w	r3, r3, #7
 800a182:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800a184:	69bb      	ldr	r3, [r7, #24]
 800a186:	f003 0307 	and.w	r3, r3, #7
 800a18a:	2b00      	cmp	r3, #0
 800a18c:	d00b      	beq.n	800a1a6 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800a18e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a192:	f383 8811 	msr	BASEPRI, r3
 800a196:	f3bf 8f6f 	isb	sy
 800a19a:	f3bf 8f4f 	dsb	sy
 800a19e:	617b      	str	r3, [r7, #20]
}
 800a1a0:	bf00      	nop
 800a1a2:	bf00      	nop
 800a1a4:	e7fd      	b.n	800a1a2 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800a1a6:	68bb      	ldr	r3, [r7, #8]
 800a1a8:	2b00      	cmp	r3, #0
 800a1aa:	d01f      	beq.n	800a1ec <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a1ac:	2300      	movs	r3, #0
 800a1ae:	61fb      	str	r3, [r7, #28]
 800a1b0:	e012      	b.n	800a1d8 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800a1b2:	68ba      	ldr	r2, [r7, #8]
 800a1b4:	69fb      	ldr	r3, [r7, #28]
 800a1b6:	4413      	add	r3, r2
 800a1b8:	7819      	ldrb	r1, [r3, #0]
 800a1ba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a1bc:	69fb      	ldr	r3, [r7, #28]
 800a1be:	4413      	add	r3, r2
 800a1c0:	3334      	adds	r3, #52	@ 0x34
 800a1c2:	460a      	mov	r2, r1
 800a1c4:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800a1c6:	68ba      	ldr	r2, [r7, #8]
 800a1c8:	69fb      	ldr	r3, [r7, #28]
 800a1ca:	4413      	add	r3, r2
 800a1cc:	781b      	ldrb	r3, [r3, #0]
 800a1ce:	2b00      	cmp	r3, #0
 800a1d0:	d006      	beq.n	800a1e0 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a1d2:	69fb      	ldr	r3, [r7, #28]
 800a1d4:	3301      	adds	r3, #1
 800a1d6:	61fb      	str	r3, [r7, #28]
 800a1d8:	69fb      	ldr	r3, [r7, #28]
 800a1da:	2b0f      	cmp	r3, #15
 800a1dc:	d9e9      	bls.n	800a1b2 <prvInitialiseNewTask+0x66>
 800a1de:	e000      	b.n	800a1e2 <prvInitialiseNewTask+0x96>
			{
				break;
 800a1e0:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800a1e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1e4:	2200      	movs	r2, #0
 800a1e6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800a1ea:	e003      	b.n	800a1f4 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800a1ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1ee:	2200      	movs	r2, #0
 800a1f0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800a1f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a1f6:	2b37      	cmp	r3, #55	@ 0x37
 800a1f8:	d901      	bls.n	800a1fe <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800a1fa:	2337      	movs	r3, #55	@ 0x37
 800a1fc:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800a1fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a200:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a202:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800a204:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a206:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a208:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800a20a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a20c:	2200      	movs	r2, #0
 800a20e:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800a210:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a212:	3304      	adds	r3, #4
 800a214:	4618      	mov	r0, r3
 800a216:	f7ff f8a7 	bl	8009368 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800a21a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a21c:	3318      	adds	r3, #24
 800a21e:	4618      	mov	r0, r3
 800a220:	f7ff f8a2 	bl	8009368 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800a224:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a226:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a228:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a22a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a22c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800a230:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a232:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800a234:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a236:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a238:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800a23a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a23c:	2200      	movs	r2, #0
 800a23e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800a242:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a244:	2200      	movs	r2, #0
 800a246:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800a24a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a24c:	3354      	adds	r3, #84	@ 0x54
 800a24e:	224c      	movs	r2, #76	@ 0x4c
 800a250:	2100      	movs	r1, #0
 800a252:	4618      	mov	r0, r3
 800a254:	f002 f96a 	bl	800c52c <memset>
 800a258:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a25a:	4a0d      	ldr	r2, [pc, #52]	@ (800a290 <prvInitialiseNewTask+0x144>)
 800a25c:	659a      	str	r2, [r3, #88]	@ 0x58
 800a25e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a260:	4a0c      	ldr	r2, [pc, #48]	@ (800a294 <prvInitialiseNewTask+0x148>)
 800a262:	65da      	str	r2, [r3, #92]	@ 0x5c
 800a264:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a266:	4a0c      	ldr	r2, [pc, #48]	@ (800a298 <prvInitialiseNewTask+0x14c>)
 800a268:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800a26a:	683a      	ldr	r2, [r7, #0]
 800a26c:	68f9      	ldr	r1, [r7, #12]
 800a26e:	69b8      	ldr	r0, [r7, #24]
 800a270:	f001 f95a 	bl	800b528 <pxPortInitialiseStack>
 800a274:	4602      	mov	r2, r0
 800a276:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a278:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800a27a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a27c:	2b00      	cmp	r3, #0
 800a27e:	d002      	beq.n	800a286 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800a280:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a282:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a284:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a286:	bf00      	nop
 800a288:	3720      	adds	r7, #32
 800a28a:	46bd      	mov	sp, r7
 800a28c:	bd80      	pop	{r7, pc}
 800a28e:	bf00      	nop
 800a290:	20005410 	.word	0x20005410
 800a294:	20005478 	.word	0x20005478
 800a298:	200054e0 	.word	0x200054e0

0800a29c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800a29c:	b580      	push	{r7, lr}
 800a29e:	b082      	sub	sp, #8
 800a2a0:	af00      	add	r7, sp, #0
 800a2a2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800a2a4:	f001 fa70 	bl	800b788 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800a2a8:	4b2d      	ldr	r3, [pc, #180]	@ (800a360 <prvAddNewTaskToReadyList+0xc4>)
 800a2aa:	681b      	ldr	r3, [r3, #0]
 800a2ac:	3301      	adds	r3, #1
 800a2ae:	4a2c      	ldr	r2, [pc, #176]	@ (800a360 <prvAddNewTaskToReadyList+0xc4>)
 800a2b0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800a2b2:	4b2c      	ldr	r3, [pc, #176]	@ (800a364 <prvAddNewTaskToReadyList+0xc8>)
 800a2b4:	681b      	ldr	r3, [r3, #0]
 800a2b6:	2b00      	cmp	r3, #0
 800a2b8:	d109      	bne.n	800a2ce <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800a2ba:	4a2a      	ldr	r2, [pc, #168]	@ (800a364 <prvAddNewTaskToReadyList+0xc8>)
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800a2c0:	4b27      	ldr	r3, [pc, #156]	@ (800a360 <prvAddNewTaskToReadyList+0xc4>)
 800a2c2:	681b      	ldr	r3, [r3, #0]
 800a2c4:	2b01      	cmp	r3, #1
 800a2c6:	d110      	bne.n	800a2ea <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800a2c8:	f000 fc2e 	bl	800ab28 <prvInitialiseTaskLists>
 800a2cc:	e00d      	b.n	800a2ea <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800a2ce:	4b26      	ldr	r3, [pc, #152]	@ (800a368 <prvAddNewTaskToReadyList+0xcc>)
 800a2d0:	681b      	ldr	r3, [r3, #0]
 800a2d2:	2b00      	cmp	r3, #0
 800a2d4:	d109      	bne.n	800a2ea <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800a2d6:	4b23      	ldr	r3, [pc, #140]	@ (800a364 <prvAddNewTaskToReadyList+0xc8>)
 800a2d8:	681b      	ldr	r3, [r3, #0]
 800a2da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a2e0:	429a      	cmp	r2, r3
 800a2e2:	d802      	bhi.n	800a2ea <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800a2e4:	4a1f      	ldr	r2, [pc, #124]	@ (800a364 <prvAddNewTaskToReadyList+0xc8>)
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800a2ea:	4b20      	ldr	r3, [pc, #128]	@ (800a36c <prvAddNewTaskToReadyList+0xd0>)
 800a2ec:	681b      	ldr	r3, [r3, #0]
 800a2ee:	3301      	adds	r3, #1
 800a2f0:	4a1e      	ldr	r2, [pc, #120]	@ (800a36c <prvAddNewTaskToReadyList+0xd0>)
 800a2f2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800a2f4:	4b1d      	ldr	r3, [pc, #116]	@ (800a36c <prvAddNewTaskToReadyList+0xd0>)
 800a2f6:	681a      	ldr	r2, [r3, #0]
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800a2fc:	687b      	ldr	r3, [r7, #4]
 800a2fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a300:	4b1b      	ldr	r3, [pc, #108]	@ (800a370 <prvAddNewTaskToReadyList+0xd4>)
 800a302:	681b      	ldr	r3, [r3, #0]
 800a304:	429a      	cmp	r2, r3
 800a306:	d903      	bls.n	800a310 <prvAddNewTaskToReadyList+0x74>
 800a308:	687b      	ldr	r3, [r7, #4]
 800a30a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a30c:	4a18      	ldr	r2, [pc, #96]	@ (800a370 <prvAddNewTaskToReadyList+0xd4>)
 800a30e:	6013      	str	r3, [r2, #0]
 800a310:	687b      	ldr	r3, [r7, #4]
 800a312:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a314:	4613      	mov	r3, r2
 800a316:	009b      	lsls	r3, r3, #2
 800a318:	4413      	add	r3, r2
 800a31a:	009b      	lsls	r3, r3, #2
 800a31c:	4a15      	ldr	r2, [pc, #84]	@ (800a374 <prvAddNewTaskToReadyList+0xd8>)
 800a31e:	441a      	add	r2, r3
 800a320:	687b      	ldr	r3, [r7, #4]
 800a322:	3304      	adds	r3, #4
 800a324:	4619      	mov	r1, r3
 800a326:	4610      	mov	r0, r2
 800a328:	f7ff f82b 	bl	8009382 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800a32c:	f001 fa5e 	bl	800b7ec <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800a330:	4b0d      	ldr	r3, [pc, #52]	@ (800a368 <prvAddNewTaskToReadyList+0xcc>)
 800a332:	681b      	ldr	r3, [r3, #0]
 800a334:	2b00      	cmp	r3, #0
 800a336:	d00e      	beq.n	800a356 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800a338:	4b0a      	ldr	r3, [pc, #40]	@ (800a364 <prvAddNewTaskToReadyList+0xc8>)
 800a33a:	681b      	ldr	r3, [r3, #0]
 800a33c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a342:	429a      	cmp	r2, r3
 800a344:	d207      	bcs.n	800a356 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800a346:	4b0c      	ldr	r3, [pc, #48]	@ (800a378 <prvAddNewTaskToReadyList+0xdc>)
 800a348:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a34c:	601a      	str	r2, [r3, #0]
 800a34e:	f3bf 8f4f 	dsb	sy
 800a352:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a356:	bf00      	nop
 800a358:	3708      	adds	r7, #8
 800a35a:	46bd      	mov	sp, r7
 800a35c:	bd80      	pop	{r7, pc}
 800a35e:	bf00      	nop
 800a360:	20000ec0 	.word	0x20000ec0
 800a364:	200009ec 	.word	0x200009ec
 800a368:	20000ecc 	.word	0x20000ecc
 800a36c:	20000edc 	.word	0x20000edc
 800a370:	20000ec8 	.word	0x20000ec8
 800a374:	200009f0 	.word	0x200009f0
 800a378:	e000ed04 	.word	0xe000ed04

0800a37c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800a37c:	b580      	push	{r7, lr}
 800a37e:	b084      	sub	sp, #16
 800a380:	af00      	add	r7, sp, #0
 800a382:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800a384:	2300      	movs	r3, #0
 800a386:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	2b00      	cmp	r3, #0
 800a38c:	d018      	beq.n	800a3c0 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800a38e:	4b14      	ldr	r3, [pc, #80]	@ (800a3e0 <vTaskDelay+0x64>)
 800a390:	681b      	ldr	r3, [r3, #0]
 800a392:	2b00      	cmp	r3, #0
 800a394:	d00b      	beq.n	800a3ae <vTaskDelay+0x32>
	__asm volatile
 800a396:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a39a:	f383 8811 	msr	BASEPRI, r3
 800a39e:	f3bf 8f6f 	isb	sy
 800a3a2:	f3bf 8f4f 	dsb	sy
 800a3a6:	60bb      	str	r3, [r7, #8]
}
 800a3a8:	bf00      	nop
 800a3aa:	bf00      	nop
 800a3ac:	e7fd      	b.n	800a3aa <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800a3ae:	f000 f88b 	bl	800a4c8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800a3b2:	2100      	movs	r1, #0
 800a3b4:	6878      	ldr	r0, [r7, #4]
 800a3b6:	f000 fd09 	bl	800adcc <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800a3ba:	f000 f893 	bl	800a4e4 <xTaskResumeAll>
 800a3be:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800a3c0:	68fb      	ldr	r3, [r7, #12]
 800a3c2:	2b00      	cmp	r3, #0
 800a3c4:	d107      	bne.n	800a3d6 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800a3c6:	4b07      	ldr	r3, [pc, #28]	@ (800a3e4 <vTaskDelay+0x68>)
 800a3c8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a3cc:	601a      	str	r2, [r3, #0]
 800a3ce:	f3bf 8f4f 	dsb	sy
 800a3d2:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a3d6:	bf00      	nop
 800a3d8:	3710      	adds	r7, #16
 800a3da:	46bd      	mov	sp, r7
 800a3dc:	bd80      	pop	{r7, pc}
 800a3de:	bf00      	nop
 800a3e0:	20000ee8 	.word	0x20000ee8
 800a3e4:	e000ed04 	.word	0xe000ed04

0800a3e8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800a3e8:	b580      	push	{r7, lr}
 800a3ea:	b08a      	sub	sp, #40	@ 0x28
 800a3ec:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800a3ee:	2300      	movs	r3, #0
 800a3f0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800a3f2:	2300      	movs	r3, #0
 800a3f4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800a3f6:	463a      	mov	r2, r7
 800a3f8:	1d39      	adds	r1, r7, #4
 800a3fa:	f107 0308 	add.w	r3, r7, #8
 800a3fe:	4618      	mov	r0, r3
 800a400:	f7fe ff5e 	bl	80092c0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800a404:	6839      	ldr	r1, [r7, #0]
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	68ba      	ldr	r2, [r7, #8]
 800a40a:	9202      	str	r2, [sp, #8]
 800a40c:	9301      	str	r3, [sp, #4]
 800a40e:	2300      	movs	r3, #0
 800a410:	9300      	str	r3, [sp, #0]
 800a412:	2300      	movs	r3, #0
 800a414:	460a      	mov	r2, r1
 800a416:	4924      	ldr	r1, [pc, #144]	@ (800a4a8 <vTaskStartScheduler+0xc0>)
 800a418:	4824      	ldr	r0, [pc, #144]	@ (800a4ac <vTaskStartScheduler+0xc4>)
 800a41a:	f7ff fdf1 	bl	800a000 <xTaskCreateStatic>
 800a41e:	4603      	mov	r3, r0
 800a420:	4a23      	ldr	r2, [pc, #140]	@ (800a4b0 <vTaskStartScheduler+0xc8>)
 800a422:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800a424:	4b22      	ldr	r3, [pc, #136]	@ (800a4b0 <vTaskStartScheduler+0xc8>)
 800a426:	681b      	ldr	r3, [r3, #0]
 800a428:	2b00      	cmp	r3, #0
 800a42a:	d002      	beq.n	800a432 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800a42c:	2301      	movs	r3, #1
 800a42e:	617b      	str	r3, [r7, #20]
 800a430:	e001      	b.n	800a436 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800a432:	2300      	movs	r3, #0
 800a434:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800a436:	697b      	ldr	r3, [r7, #20]
 800a438:	2b01      	cmp	r3, #1
 800a43a:	d102      	bne.n	800a442 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800a43c:	f000 fd1a 	bl	800ae74 <xTimerCreateTimerTask>
 800a440:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800a442:	697b      	ldr	r3, [r7, #20]
 800a444:	2b01      	cmp	r3, #1
 800a446:	d11b      	bne.n	800a480 <vTaskStartScheduler+0x98>
	__asm volatile
 800a448:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a44c:	f383 8811 	msr	BASEPRI, r3
 800a450:	f3bf 8f6f 	isb	sy
 800a454:	f3bf 8f4f 	dsb	sy
 800a458:	613b      	str	r3, [r7, #16]
}
 800a45a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800a45c:	4b15      	ldr	r3, [pc, #84]	@ (800a4b4 <vTaskStartScheduler+0xcc>)
 800a45e:	681b      	ldr	r3, [r3, #0]
 800a460:	3354      	adds	r3, #84	@ 0x54
 800a462:	4a15      	ldr	r2, [pc, #84]	@ (800a4b8 <vTaskStartScheduler+0xd0>)
 800a464:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800a466:	4b15      	ldr	r3, [pc, #84]	@ (800a4bc <vTaskStartScheduler+0xd4>)
 800a468:	f04f 32ff 	mov.w	r2, #4294967295
 800a46c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800a46e:	4b14      	ldr	r3, [pc, #80]	@ (800a4c0 <vTaskStartScheduler+0xd8>)
 800a470:	2201      	movs	r2, #1
 800a472:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800a474:	4b13      	ldr	r3, [pc, #76]	@ (800a4c4 <vTaskStartScheduler+0xdc>)
 800a476:	2200      	movs	r2, #0
 800a478:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800a47a:	f001 f8e1 	bl	800b640 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800a47e:	e00f      	b.n	800a4a0 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800a480:	697b      	ldr	r3, [r7, #20]
 800a482:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a486:	d10b      	bne.n	800a4a0 <vTaskStartScheduler+0xb8>
	__asm volatile
 800a488:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a48c:	f383 8811 	msr	BASEPRI, r3
 800a490:	f3bf 8f6f 	isb	sy
 800a494:	f3bf 8f4f 	dsb	sy
 800a498:	60fb      	str	r3, [r7, #12]
}
 800a49a:	bf00      	nop
 800a49c:	bf00      	nop
 800a49e:	e7fd      	b.n	800a49c <vTaskStartScheduler+0xb4>
}
 800a4a0:	bf00      	nop
 800a4a2:	3718      	adds	r7, #24
 800a4a4:	46bd      	mov	sp, r7
 800a4a6:	bd80      	pop	{r7, pc}
 800a4a8:	0800c778 	.word	0x0800c778
 800a4ac:	0800aaf9 	.word	0x0800aaf9
 800a4b0:	20000ee4 	.word	0x20000ee4
 800a4b4:	200009ec 	.word	0x200009ec
 800a4b8:	20000030 	.word	0x20000030
 800a4bc:	20000ee0 	.word	0x20000ee0
 800a4c0:	20000ecc 	.word	0x20000ecc
 800a4c4:	20000ec4 	.word	0x20000ec4

0800a4c8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800a4c8:	b480      	push	{r7}
 800a4ca:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800a4cc:	4b04      	ldr	r3, [pc, #16]	@ (800a4e0 <vTaskSuspendAll+0x18>)
 800a4ce:	681b      	ldr	r3, [r3, #0]
 800a4d0:	3301      	adds	r3, #1
 800a4d2:	4a03      	ldr	r2, [pc, #12]	@ (800a4e0 <vTaskSuspendAll+0x18>)
 800a4d4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800a4d6:	bf00      	nop
 800a4d8:	46bd      	mov	sp, r7
 800a4da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4de:	4770      	bx	lr
 800a4e0:	20000ee8 	.word	0x20000ee8

0800a4e4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800a4e4:	b580      	push	{r7, lr}
 800a4e6:	b084      	sub	sp, #16
 800a4e8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800a4ea:	2300      	movs	r3, #0
 800a4ec:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800a4ee:	2300      	movs	r3, #0
 800a4f0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800a4f2:	4b42      	ldr	r3, [pc, #264]	@ (800a5fc <xTaskResumeAll+0x118>)
 800a4f4:	681b      	ldr	r3, [r3, #0]
 800a4f6:	2b00      	cmp	r3, #0
 800a4f8:	d10b      	bne.n	800a512 <xTaskResumeAll+0x2e>
	__asm volatile
 800a4fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a4fe:	f383 8811 	msr	BASEPRI, r3
 800a502:	f3bf 8f6f 	isb	sy
 800a506:	f3bf 8f4f 	dsb	sy
 800a50a:	603b      	str	r3, [r7, #0]
}
 800a50c:	bf00      	nop
 800a50e:	bf00      	nop
 800a510:	e7fd      	b.n	800a50e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800a512:	f001 f939 	bl	800b788 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800a516:	4b39      	ldr	r3, [pc, #228]	@ (800a5fc <xTaskResumeAll+0x118>)
 800a518:	681b      	ldr	r3, [r3, #0]
 800a51a:	3b01      	subs	r3, #1
 800a51c:	4a37      	ldr	r2, [pc, #220]	@ (800a5fc <xTaskResumeAll+0x118>)
 800a51e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a520:	4b36      	ldr	r3, [pc, #216]	@ (800a5fc <xTaskResumeAll+0x118>)
 800a522:	681b      	ldr	r3, [r3, #0]
 800a524:	2b00      	cmp	r3, #0
 800a526:	d162      	bne.n	800a5ee <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800a528:	4b35      	ldr	r3, [pc, #212]	@ (800a600 <xTaskResumeAll+0x11c>)
 800a52a:	681b      	ldr	r3, [r3, #0]
 800a52c:	2b00      	cmp	r3, #0
 800a52e:	d05e      	beq.n	800a5ee <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a530:	e02f      	b.n	800a592 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a532:	4b34      	ldr	r3, [pc, #208]	@ (800a604 <xTaskResumeAll+0x120>)
 800a534:	68db      	ldr	r3, [r3, #12]
 800a536:	68db      	ldr	r3, [r3, #12]
 800a538:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a53a:	68fb      	ldr	r3, [r7, #12]
 800a53c:	3318      	adds	r3, #24
 800a53e:	4618      	mov	r0, r3
 800a540:	f7fe ff7c 	bl	800943c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a544:	68fb      	ldr	r3, [r7, #12]
 800a546:	3304      	adds	r3, #4
 800a548:	4618      	mov	r0, r3
 800a54a:	f7fe ff77 	bl	800943c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800a54e:	68fb      	ldr	r3, [r7, #12]
 800a550:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a552:	4b2d      	ldr	r3, [pc, #180]	@ (800a608 <xTaskResumeAll+0x124>)
 800a554:	681b      	ldr	r3, [r3, #0]
 800a556:	429a      	cmp	r2, r3
 800a558:	d903      	bls.n	800a562 <xTaskResumeAll+0x7e>
 800a55a:	68fb      	ldr	r3, [r7, #12]
 800a55c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a55e:	4a2a      	ldr	r2, [pc, #168]	@ (800a608 <xTaskResumeAll+0x124>)
 800a560:	6013      	str	r3, [r2, #0]
 800a562:	68fb      	ldr	r3, [r7, #12]
 800a564:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a566:	4613      	mov	r3, r2
 800a568:	009b      	lsls	r3, r3, #2
 800a56a:	4413      	add	r3, r2
 800a56c:	009b      	lsls	r3, r3, #2
 800a56e:	4a27      	ldr	r2, [pc, #156]	@ (800a60c <xTaskResumeAll+0x128>)
 800a570:	441a      	add	r2, r3
 800a572:	68fb      	ldr	r3, [r7, #12]
 800a574:	3304      	adds	r3, #4
 800a576:	4619      	mov	r1, r3
 800a578:	4610      	mov	r0, r2
 800a57a:	f7fe ff02 	bl	8009382 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a57e:	68fb      	ldr	r3, [r7, #12]
 800a580:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a582:	4b23      	ldr	r3, [pc, #140]	@ (800a610 <xTaskResumeAll+0x12c>)
 800a584:	681b      	ldr	r3, [r3, #0]
 800a586:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a588:	429a      	cmp	r2, r3
 800a58a:	d302      	bcc.n	800a592 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800a58c:	4b21      	ldr	r3, [pc, #132]	@ (800a614 <xTaskResumeAll+0x130>)
 800a58e:	2201      	movs	r2, #1
 800a590:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a592:	4b1c      	ldr	r3, [pc, #112]	@ (800a604 <xTaskResumeAll+0x120>)
 800a594:	681b      	ldr	r3, [r3, #0]
 800a596:	2b00      	cmp	r3, #0
 800a598:	d1cb      	bne.n	800a532 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800a59a:	68fb      	ldr	r3, [r7, #12]
 800a59c:	2b00      	cmp	r3, #0
 800a59e:	d001      	beq.n	800a5a4 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800a5a0:	f000 fb66 	bl	800ac70 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800a5a4:	4b1c      	ldr	r3, [pc, #112]	@ (800a618 <xTaskResumeAll+0x134>)
 800a5a6:	681b      	ldr	r3, [r3, #0]
 800a5a8:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	2b00      	cmp	r3, #0
 800a5ae:	d010      	beq.n	800a5d2 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800a5b0:	f000 f846 	bl	800a640 <xTaskIncrementTick>
 800a5b4:	4603      	mov	r3, r0
 800a5b6:	2b00      	cmp	r3, #0
 800a5b8:	d002      	beq.n	800a5c0 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800a5ba:	4b16      	ldr	r3, [pc, #88]	@ (800a614 <xTaskResumeAll+0x130>)
 800a5bc:	2201      	movs	r2, #1
 800a5be:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	3b01      	subs	r3, #1
 800a5c4:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800a5c6:	687b      	ldr	r3, [r7, #4]
 800a5c8:	2b00      	cmp	r3, #0
 800a5ca:	d1f1      	bne.n	800a5b0 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800a5cc:	4b12      	ldr	r3, [pc, #72]	@ (800a618 <xTaskResumeAll+0x134>)
 800a5ce:	2200      	movs	r2, #0
 800a5d0:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800a5d2:	4b10      	ldr	r3, [pc, #64]	@ (800a614 <xTaskResumeAll+0x130>)
 800a5d4:	681b      	ldr	r3, [r3, #0]
 800a5d6:	2b00      	cmp	r3, #0
 800a5d8:	d009      	beq.n	800a5ee <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800a5da:	2301      	movs	r3, #1
 800a5dc:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800a5de:	4b0f      	ldr	r3, [pc, #60]	@ (800a61c <xTaskResumeAll+0x138>)
 800a5e0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a5e4:	601a      	str	r2, [r3, #0]
 800a5e6:	f3bf 8f4f 	dsb	sy
 800a5ea:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a5ee:	f001 f8fd 	bl	800b7ec <vPortExitCritical>

	return xAlreadyYielded;
 800a5f2:	68bb      	ldr	r3, [r7, #8]
}
 800a5f4:	4618      	mov	r0, r3
 800a5f6:	3710      	adds	r7, #16
 800a5f8:	46bd      	mov	sp, r7
 800a5fa:	bd80      	pop	{r7, pc}
 800a5fc:	20000ee8 	.word	0x20000ee8
 800a600:	20000ec0 	.word	0x20000ec0
 800a604:	20000e80 	.word	0x20000e80
 800a608:	20000ec8 	.word	0x20000ec8
 800a60c:	200009f0 	.word	0x200009f0
 800a610:	200009ec 	.word	0x200009ec
 800a614:	20000ed4 	.word	0x20000ed4
 800a618:	20000ed0 	.word	0x20000ed0
 800a61c:	e000ed04 	.word	0xe000ed04

0800a620 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800a620:	b480      	push	{r7}
 800a622:	b083      	sub	sp, #12
 800a624:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800a626:	4b05      	ldr	r3, [pc, #20]	@ (800a63c <xTaskGetTickCount+0x1c>)
 800a628:	681b      	ldr	r3, [r3, #0]
 800a62a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800a62c:	687b      	ldr	r3, [r7, #4]
}
 800a62e:	4618      	mov	r0, r3
 800a630:	370c      	adds	r7, #12
 800a632:	46bd      	mov	sp, r7
 800a634:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a638:	4770      	bx	lr
 800a63a:	bf00      	nop
 800a63c:	20000ec4 	.word	0x20000ec4

0800a640 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800a640:	b580      	push	{r7, lr}
 800a642:	b086      	sub	sp, #24
 800a644:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800a646:	2300      	movs	r3, #0
 800a648:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a64a:	4b4f      	ldr	r3, [pc, #316]	@ (800a788 <xTaskIncrementTick+0x148>)
 800a64c:	681b      	ldr	r3, [r3, #0]
 800a64e:	2b00      	cmp	r3, #0
 800a650:	f040 8090 	bne.w	800a774 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800a654:	4b4d      	ldr	r3, [pc, #308]	@ (800a78c <xTaskIncrementTick+0x14c>)
 800a656:	681b      	ldr	r3, [r3, #0]
 800a658:	3301      	adds	r3, #1
 800a65a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800a65c:	4a4b      	ldr	r2, [pc, #300]	@ (800a78c <xTaskIncrementTick+0x14c>)
 800a65e:	693b      	ldr	r3, [r7, #16]
 800a660:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800a662:	693b      	ldr	r3, [r7, #16]
 800a664:	2b00      	cmp	r3, #0
 800a666:	d121      	bne.n	800a6ac <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800a668:	4b49      	ldr	r3, [pc, #292]	@ (800a790 <xTaskIncrementTick+0x150>)
 800a66a:	681b      	ldr	r3, [r3, #0]
 800a66c:	681b      	ldr	r3, [r3, #0]
 800a66e:	2b00      	cmp	r3, #0
 800a670:	d00b      	beq.n	800a68a <xTaskIncrementTick+0x4a>
	__asm volatile
 800a672:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a676:	f383 8811 	msr	BASEPRI, r3
 800a67a:	f3bf 8f6f 	isb	sy
 800a67e:	f3bf 8f4f 	dsb	sy
 800a682:	603b      	str	r3, [r7, #0]
}
 800a684:	bf00      	nop
 800a686:	bf00      	nop
 800a688:	e7fd      	b.n	800a686 <xTaskIncrementTick+0x46>
 800a68a:	4b41      	ldr	r3, [pc, #260]	@ (800a790 <xTaskIncrementTick+0x150>)
 800a68c:	681b      	ldr	r3, [r3, #0]
 800a68e:	60fb      	str	r3, [r7, #12]
 800a690:	4b40      	ldr	r3, [pc, #256]	@ (800a794 <xTaskIncrementTick+0x154>)
 800a692:	681b      	ldr	r3, [r3, #0]
 800a694:	4a3e      	ldr	r2, [pc, #248]	@ (800a790 <xTaskIncrementTick+0x150>)
 800a696:	6013      	str	r3, [r2, #0]
 800a698:	4a3e      	ldr	r2, [pc, #248]	@ (800a794 <xTaskIncrementTick+0x154>)
 800a69a:	68fb      	ldr	r3, [r7, #12]
 800a69c:	6013      	str	r3, [r2, #0]
 800a69e:	4b3e      	ldr	r3, [pc, #248]	@ (800a798 <xTaskIncrementTick+0x158>)
 800a6a0:	681b      	ldr	r3, [r3, #0]
 800a6a2:	3301      	adds	r3, #1
 800a6a4:	4a3c      	ldr	r2, [pc, #240]	@ (800a798 <xTaskIncrementTick+0x158>)
 800a6a6:	6013      	str	r3, [r2, #0]
 800a6a8:	f000 fae2 	bl	800ac70 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800a6ac:	4b3b      	ldr	r3, [pc, #236]	@ (800a79c <xTaskIncrementTick+0x15c>)
 800a6ae:	681b      	ldr	r3, [r3, #0]
 800a6b0:	693a      	ldr	r2, [r7, #16]
 800a6b2:	429a      	cmp	r2, r3
 800a6b4:	d349      	bcc.n	800a74a <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a6b6:	4b36      	ldr	r3, [pc, #216]	@ (800a790 <xTaskIncrementTick+0x150>)
 800a6b8:	681b      	ldr	r3, [r3, #0]
 800a6ba:	681b      	ldr	r3, [r3, #0]
 800a6bc:	2b00      	cmp	r3, #0
 800a6be:	d104      	bne.n	800a6ca <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a6c0:	4b36      	ldr	r3, [pc, #216]	@ (800a79c <xTaskIncrementTick+0x15c>)
 800a6c2:	f04f 32ff 	mov.w	r2, #4294967295
 800a6c6:	601a      	str	r2, [r3, #0]
					break;
 800a6c8:	e03f      	b.n	800a74a <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a6ca:	4b31      	ldr	r3, [pc, #196]	@ (800a790 <xTaskIncrementTick+0x150>)
 800a6cc:	681b      	ldr	r3, [r3, #0]
 800a6ce:	68db      	ldr	r3, [r3, #12]
 800a6d0:	68db      	ldr	r3, [r3, #12]
 800a6d2:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800a6d4:	68bb      	ldr	r3, [r7, #8]
 800a6d6:	685b      	ldr	r3, [r3, #4]
 800a6d8:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800a6da:	693a      	ldr	r2, [r7, #16]
 800a6dc:	687b      	ldr	r3, [r7, #4]
 800a6de:	429a      	cmp	r2, r3
 800a6e0:	d203      	bcs.n	800a6ea <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800a6e2:	4a2e      	ldr	r2, [pc, #184]	@ (800a79c <xTaskIncrementTick+0x15c>)
 800a6e4:	687b      	ldr	r3, [r7, #4]
 800a6e6:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800a6e8:	e02f      	b.n	800a74a <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a6ea:	68bb      	ldr	r3, [r7, #8]
 800a6ec:	3304      	adds	r3, #4
 800a6ee:	4618      	mov	r0, r3
 800a6f0:	f7fe fea4 	bl	800943c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800a6f4:	68bb      	ldr	r3, [r7, #8]
 800a6f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a6f8:	2b00      	cmp	r3, #0
 800a6fa:	d004      	beq.n	800a706 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a6fc:	68bb      	ldr	r3, [r7, #8]
 800a6fe:	3318      	adds	r3, #24
 800a700:	4618      	mov	r0, r3
 800a702:	f7fe fe9b 	bl	800943c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800a706:	68bb      	ldr	r3, [r7, #8]
 800a708:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a70a:	4b25      	ldr	r3, [pc, #148]	@ (800a7a0 <xTaskIncrementTick+0x160>)
 800a70c:	681b      	ldr	r3, [r3, #0]
 800a70e:	429a      	cmp	r2, r3
 800a710:	d903      	bls.n	800a71a <xTaskIncrementTick+0xda>
 800a712:	68bb      	ldr	r3, [r7, #8]
 800a714:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a716:	4a22      	ldr	r2, [pc, #136]	@ (800a7a0 <xTaskIncrementTick+0x160>)
 800a718:	6013      	str	r3, [r2, #0]
 800a71a:	68bb      	ldr	r3, [r7, #8]
 800a71c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a71e:	4613      	mov	r3, r2
 800a720:	009b      	lsls	r3, r3, #2
 800a722:	4413      	add	r3, r2
 800a724:	009b      	lsls	r3, r3, #2
 800a726:	4a1f      	ldr	r2, [pc, #124]	@ (800a7a4 <xTaskIncrementTick+0x164>)
 800a728:	441a      	add	r2, r3
 800a72a:	68bb      	ldr	r3, [r7, #8]
 800a72c:	3304      	adds	r3, #4
 800a72e:	4619      	mov	r1, r3
 800a730:	4610      	mov	r0, r2
 800a732:	f7fe fe26 	bl	8009382 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a736:	68bb      	ldr	r3, [r7, #8]
 800a738:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a73a:	4b1b      	ldr	r3, [pc, #108]	@ (800a7a8 <xTaskIncrementTick+0x168>)
 800a73c:	681b      	ldr	r3, [r3, #0]
 800a73e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a740:	429a      	cmp	r2, r3
 800a742:	d3b8      	bcc.n	800a6b6 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800a744:	2301      	movs	r3, #1
 800a746:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a748:	e7b5      	b.n	800a6b6 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800a74a:	4b17      	ldr	r3, [pc, #92]	@ (800a7a8 <xTaskIncrementTick+0x168>)
 800a74c:	681b      	ldr	r3, [r3, #0]
 800a74e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a750:	4914      	ldr	r1, [pc, #80]	@ (800a7a4 <xTaskIncrementTick+0x164>)
 800a752:	4613      	mov	r3, r2
 800a754:	009b      	lsls	r3, r3, #2
 800a756:	4413      	add	r3, r2
 800a758:	009b      	lsls	r3, r3, #2
 800a75a:	440b      	add	r3, r1
 800a75c:	681b      	ldr	r3, [r3, #0]
 800a75e:	2b01      	cmp	r3, #1
 800a760:	d901      	bls.n	800a766 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800a762:	2301      	movs	r3, #1
 800a764:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800a766:	4b11      	ldr	r3, [pc, #68]	@ (800a7ac <xTaskIncrementTick+0x16c>)
 800a768:	681b      	ldr	r3, [r3, #0]
 800a76a:	2b00      	cmp	r3, #0
 800a76c:	d007      	beq.n	800a77e <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800a76e:	2301      	movs	r3, #1
 800a770:	617b      	str	r3, [r7, #20]
 800a772:	e004      	b.n	800a77e <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800a774:	4b0e      	ldr	r3, [pc, #56]	@ (800a7b0 <xTaskIncrementTick+0x170>)
 800a776:	681b      	ldr	r3, [r3, #0]
 800a778:	3301      	adds	r3, #1
 800a77a:	4a0d      	ldr	r2, [pc, #52]	@ (800a7b0 <xTaskIncrementTick+0x170>)
 800a77c:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800a77e:	697b      	ldr	r3, [r7, #20]
}
 800a780:	4618      	mov	r0, r3
 800a782:	3718      	adds	r7, #24
 800a784:	46bd      	mov	sp, r7
 800a786:	bd80      	pop	{r7, pc}
 800a788:	20000ee8 	.word	0x20000ee8
 800a78c:	20000ec4 	.word	0x20000ec4
 800a790:	20000e78 	.word	0x20000e78
 800a794:	20000e7c 	.word	0x20000e7c
 800a798:	20000ed8 	.word	0x20000ed8
 800a79c:	20000ee0 	.word	0x20000ee0
 800a7a0:	20000ec8 	.word	0x20000ec8
 800a7a4:	200009f0 	.word	0x200009f0
 800a7a8:	200009ec 	.word	0x200009ec
 800a7ac:	20000ed4 	.word	0x20000ed4
 800a7b0:	20000ed0 	.word	0x20000ed0

0800a7b4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800a7b4:	b480      	push	{r7}
 800a7b6:	b085      	sub	sp, #20
 800a7b8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800a7ba:	4b2b      	ldr	r3, [pc, #172]	@ (800a868 <vTaskSwitchContext+0xb4>)
 800a7bc:	681b      	ldr	r3, [r3, #0]
 800a7be:	2b00      	cmp	r3, #0
 800a7c0:	d003      	beq.n	800a7ca <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800a7c2:	4b2a      	ldr	r3, [pc, #168]	@ (800a86c <vTaskSwitchContext+0xb8>)
 800a7c4:	2201      	movs	r2, #1
 800a7c6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800a7c8:	e047      	b.n	800a85a <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800a7ca:	4b28      	ldr	r3, [pc, #160]	@ (800a86c <vTaskSwitchContext+0xb8>)
 800a7cc:	2200      	movs	r2, #0
 800a7ce:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a7d0:	4b27      	ldr	r3, [pc, #156]	@ (800a870 <vTaskSwitchContext+0xbc>)
 800a7d2:	681b      	ldr	r3, [r3, #0]
 800a7d4:	60fb      	str	r3, [r7, #12]
 800a7d6:	e011      	b.n	800a7fc <vTaskSwitchContext+0x48>
 800a7d8:	68fb      	ldr	r3, [r7, #12]
 800a7da:	2b00      	cmp	r3, #0
 800a7dc:	d10b      	bne.n	800a7f6 <vTaskSwitchContext+0x42>
	__asm volatile
 800a7de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a7e2:	f383 8811 	msr	BASEPRI, r3
 800a7e6:	f3bf 8f6f 	isb	sy
 800a7ea:	f3bf 8f4f 	dsb	sy
 800a7ee:	607b      	str	r3, [r7, #4]
}
 800a7f0:	bf00      	nop
 800a7f2:	bf00      	nop
 800a7f4:	e7fd      	b.n	800a7f2 <vTaskSwitchContext+0x3e>
 800a7f6:	68fb      	ldr	r3, [r7, #12]
 800a7f8:	3b01      	subs	r3, #1
 800a7fa:	60fb      	str	r3, [r7, #12]
 800a7fc:	491d      	ldr	r1, [pc, #116]	@ (800a874 <vTaskSwitchContext+0xc0>)
 800a7fe:	68fa      	ldr	r2, [r7, #12]
 800a800:	4613      	mov	r3, r2
 800a802:	009b      	lsls	r3, r3, #2
 800a804:	4413      	add	r3, r2
 800a806:	009b      	lsls	r3, r3, #2
 800a808:	440b      	add	r3, r1
 800a80a:	681b      	ldr	r3, [r3, #0]
 800a80c:	2b00      	cmp	r3, #0
 800a80e:	d0e3      	beq.n	800a7d8 <vTaskSwitchContext+0x24>
 800a810:	68fa      	ldr	r2, [r7, #12]
 800a812:	4613      	mov	r3, r2
 800a814:	009b      	lsls	r3, r3, #2
 800a816:	4413      	add	r3, r2
 800a818:	009b      	lsls	r3, r3, #2
 800a81a:	4a16      	ldr	r2, [pc, #88]	@ (800a874 <vTaskSwitchContext+0xc0>)
 800a81c:	4413      	add	r3, r2
 800a81e:	60bb      	str	r3, [r7, #8]
 800a820:	68bb      	ldr	r3, [r7, #8]
 800a822:	685b      	ldr	r3, [r3, #4]
 800a824:	685a      	ldr	r2, [r3, #4]
 800a826:	68bb      	ldr	r3, [r7, #8]
 800a828:	605a      	str	r2, [r3, #4]
 800a82a:	68bb      	ldr	r3, [r7, #8]
 800a82c:	685a      	ldr	r2, [r3, #4]
 800a82e:	68bb      	ldr	r3, [r7, #8]
 800a830:	3308      	adds	r3, #8
 800a832:	429a      	cmp	r2, r3
 800a834:	d104      	bne.n	800a840 <vTaskSwitchContext+0x8c>
 800a836:	68bb      	ldr	r3, [r7, #8]
 800a838:	685b      	ldr	r3, [r3, #4]
 800a83a:	685a      	ldr	r2, [r3, #4]
 800a83c:	68bb      	ldr	r3, [r7, #8]
 800a83e:	605a      	str	r2, [r3, #4]
 800a840:	68bb      	ldr	r3, [r7, #8]
 800a842:	685b      	ldr	r3, [r3, #4]
 800a844:	68db      	ldr	r3, [r3, #12]
 800a846:	4a0c      	ldr	r2, [pc, #48]	@ (800a878 <vTaskSwitchContext+0xc4>)
 800a848:	6013      	str	r3, [r2, #0]
 800a84a:	4a09      	ldr	r2, [pc, #36]	@ (800a870 <vTaskSwitchContext+0xbc>)
 800a84c:	68fb      	ldr	r3, [r7, #12]
 800a84e:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800a850:	4b09      	ldr	r3, [pc, #36]	@ (800a878 <vTaskSwitchContext+0xc4>)
 800a852:	681b      	ldr	r3, [r3, #0]
 800a854:	3354      	adds	r3, #84	@ 0x54
 800a856:	4a09      	ldr	r2, [pc, #36]	@ (800a87c <vTaskSwitchContext+0xc8>)
 800a858:	6013      	str	r3, [r2, #0]
}
 800a85a:	bf00      	nop
 800a85c:	3714      	adds	r7, #20
 800a85e:	46bd      	mov	sp, r7
 800a860:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a864:	4770      	bx	lr
 800a866:	bf00      	nop
 800a868:	20000ee8 	.word	0x20000ee8
 800a86c:	20000ed4 	.word	0x20000ed4
 800a870:	20000ec8 	.word	0x20000ec8
 800a874:	200009f0 	.word	0x200009f0
 800a878:	200009ec 	.word	0x200009ec
 800a87c:	20000030 	.word	0x20000030

0800a880 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800a880:	b580      	push	{r7, lr}
 800a882:	b084      	sub	sp, #16
 800a884:	af00      	add	r7, sp, #0
 800a886:	6078      	str	r0, [r7, #4]
 800a888:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800a88a:	687b      	ldr	r3, [r7, #4]
 800a88c:	2b00      	cmp	r3, #0
 800a88e:	d10b      	bne.n	800a8a8 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800a890:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a894:	f383 8811 	msr	BASEPRI, r3
 800a898:	f3bf 8f6f 	isb	sy
 800a89c:	f3bf 8f4f 	dsb	sy
 800a8a0:	60fb      	str	r3, [r7, #12]
}
 800a8a2:	bf00      	nop
 800a8a4:	bf00      	nop
 800a8a6:	e7fd      	b.n	800a8a4 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a8a8:	4b07      	ldr	r3, [pc, #28]	@ (800a8c8 <vTaskPlaceOnEventList+0x48>)
 800a8aa:	681b      	ldr	r3, [r3, #0]
 800a8ac:	3318      	adds	r3, #24
 800a8ae:	4619      	mov	r1, r3
 800a8b0:	6878      	ldr	r0, [r7, #4]
 800a8b2:	f7fe fd8a 	bl	80093ca <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800a8b6:	2101      	movs	r1, #1
 800a8b8:	6838      	ldr	r0, [r7, #0]
 800a8ba:	f000 fa87 	bl	800adcc <prvAddCurrentTaskToDelayedList>
}
 800a8be:	bf00      	nop
 800a8c0:	3710      	adds	r7, #16
 800a8c2:	46bd      	mov	sp, r7
 800a8c4:	bd80      	pop	{r7, pc}
 800a8c6:	bf00      	nop
 800a8c8:	200009ec 	.word	0x200009ec

0800a8cc <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800a8cc:	b580      	push	{r7, lr}
 800a8ce:	b086      	sub	sp, #24
 800a8d0:	af00      	add	r7, sp, #0
 800a8d2:	60f8      	str	r0, [r7, #12]
 800a8d4:	60b9      	str	r1, [r7, #8]
 800a8d6:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800a8d8:	68fb      	ldr	r3, [r7, #12]
 800a8da:	2b00      	cmp	r3, #0
 800a8dc:	d10b      	bne.n	800a8f6 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800a8de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a8e2:	f383 8811 	msr	BASEPRI, r3
 800a8e6:	f3bf 8f6f 	isb	sy
 800a8ea:	f3bf 8f4f 	dsb	sy
 800a8ee:	617b      	str	r3, [r7, #20]
}
 800a8f0:	bf00      	nop
 800a8f2:	bf00      	nop
 800a8f4:	e7fd      	b.n	800a8f2 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a8f6:	4b0a      	ldr	r3, [pc, #40]	@ (800a920 <vTaskPlaceOnEventListRestricted+0x54>)
 800a8f8:	681b      	ldr	r3, [r3, #0]
 800a8fa:	3318      	adds	r3, #24
 800a8fc:	4619      	mov	r1, r3
 800a8fe:	68f8      	ldr	r0, [r7, #12]
 800a900:	f7fe fd3f 	bl	8009382 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800a904:	687b      	ldr	r3, [r7, #4]
 800a906:	2b00      	cmp	r3, #0
 800a908:	d002      	beq.n	800a910 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800a90a:	f04f 33ff 	mov.w	r3, #4294967295
 800a90e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800a910:	6879      	ldr	r1, [r7, #4]
 800a912:	68b8      	ldr	r0, [r7, #8]
 800a914:	f000 fa5a 	bl	800adcc <prvAddCurrentTaskToDelayedList>
	}
 800a918:	bf00      	nop
 800a91a:	3718      	adds	r7, #24
 800a91c:	46bd      	mov	sp, r7
 800a91e:	bd80      	pop	{r7, pc}
 800a920:	200009ec 	.word	0x200009ec

0800a924 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800a924:	b580      	push	{r7, lr}
 800a926:	b086      	sub	sp, #24
 800a928:	af00      	add	r7, sp, #0
 800a92a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a92c:	687b      	ldr	r3, [r7, #4]
 800a92e:	68db      	ldr	r3, [r3, #12]
 800a930:	68db      	ldr	r3, [r3, #12]
 800a932:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800a934:	693b      	ldr	r3, [r7, #16]
 800a936:	2b00      	cmp	r3, #0
 800a938:	d10b      	bne.n	800a952 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800a93a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a93e:	f383 8811 	msr	BASEPRI, r3
 800a942:	f3bf 8f6f 	isb	sy
 800a946:	f3bf 8f4f 	dsb	sy
 800a94a:	60fb      	str	r3, [r7, #12]
}
 800a94c:	bf00      	nop
 800a94e:	bf00      	nop
 800a950:	e7fd      	b.n	800a94e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800a952:	693b      	ldr	r3, [r7, #16]
 800a954:	3318      	adds	r3, #24
 800a956:	4618      	mov	r0, r3
 800a958:	f7fe fd70 	bl	800943c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a95c:	4b1d      	ldr	r3, [pc, #116]	@ (800a9d4 <xTaskRemoveFromEventList+0xb0>)
 800a95e:	681b      	ldr	r3, [r3, #0]
 800a960:	2b00      	cmp	r3, #0
 800a962:	d11d      	bne.n	800a9a0 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800a964:	693b      	ldr	r3, [r7, #16]
 800a966:	3304      	adds	r3, #4
 800a968:	4618      	mov	r0, r3
 800a96a:	f7fe fd67 	bl	800943c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800a96e:	693b      	ldr	r3, [r7, #16]
 800a970:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a972:	4b19      	ldr	r3, [pc, #100]	@ (800a9d8 <xTaskRemoveFromEventList+0xb4>)
 800a974:	681b      	ldr	r3, [r3, #0]
 800a976:	429a      	cmp	r2, r3
 800a978:	d903      	bls.n	800a982 <xTaskRemoveFromEventList+0x5e>
 800a97a:	693b      	ldr	r3, [r7, #16]
 800a97c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a97e:	4a16      	ldr	r2, [pc, #88]	@ (800a9d8 <xTaskRemoveFromEventList+0xb4>)
 800a980:	6013      	str	r3, [r2, #0]
 800a982:	693b      	ldr	r3, [r7, #16]
 800a984:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a986:	4613      	mov	r3, r2
 800a988:	009b      	lsls	r3, r3, #2
 800a98a:	4413      	add	r3, r2
 800a98c:	009b      	lsls	r3, r3, #2
 800a98e:	4a13      	ldr	r2, [pc, #76]	@ (800a9dc <xTaskRemoveFromEventList+0xb8>)
 800a990:	441a      	add	r2, r3
 800a992:	693b      	ldr	r3, [r7, #16]
 800a994:	3304      	adds	r3, #4
 800a996:	4619      	mov	r1, r3
 800a998:	4610      	mov	r0, r2
 800a99a:	f7fe fcf2 	bl	8009382 <vListInsertEnd>
 800a99e:	e005      	b.n	800a9ac <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800a9a0:	693b      	ldr	r3, [r7, #16]
 800a9a2:	3318      	adds	r3, #24
 800a9a4:	4619      	mov	r1, r3
 800a9a6:	480e      	ldr	r0, [pc, #56]	@ (800a9e0 <xTaskRemoveFromEventList+0xbc>)
 800a9a8:	f7fe fceb 	bl	8009382 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800a9ac:	693b      	ldr	r3, [r7, #16]
 800a9ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a9b0:	4b0c      	ldr	r3, [pc, #48]	@ (800a9e4 <xTaskRemoveFromEventList+0xc0>)
 800a9b2:	681b      	ldr	r3, [r3, #0]
 800a9b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a9b6:	429a      	cmp	r2, r3
 800a9b8:	d905      	bls.n	800a9c6 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800a9ba:	2301      	movs	r3, #1
 800a9bc:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800a9be:	4b0a      	ldr	r3, [pc, #40]	@ (800a9e8 <xTaskRemoveFromEventList+0xc4>)
 800a9c0:	2201      	movs	r2, #1
 800a9c2:	601a      	str	r2, [r3, #0]
 800a9c4:	e001      	b.n	800a9ca <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800a9c6:	2300      	movs	r3, #0
 800a9c8:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800a9ca:	697b      	ldr	r3, [r7, #20]
}
 800a9cc:	4618      	mov	r0, r3
 800a9ce:	3718      	adds	r7, #24
 800a9d0:	46bd      	mov	sp, r7
 800a9d2:	bd80      	pop	{r7, pc}
 800a9d4:	20000ee8 	.word	0x20000ee8
 800a9d8:	20000ec8 	.word	0x20000ec8
 800a9dc:	200009f0 	.word	0x200009f0
 800a9e0:	20000e80 	.word	0x20000e80
 800a9e4:	200009ec 	.word	0x200009ec
 800a9e8:	20000ed4 	.word	0x20000ed4

0800a9ec <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800a9ec:	b480      	push	{r7}
 800a9ee:	b083      	sub	sp, #12
 800a9f0:	af00      	add	r7, sp, #0
 800a9f2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800a9f4:	4b06      	ldr	r3, [pc, #24]	@ (800aa10 <vTaskInternalSetTimeOutState+0x24>)
 800a9f6:	681a      	ldr	r2, [r3, #0]
 800a9f8:	687b      	ldr	r3, [r7, #4]
 800a9fa:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800a9fc:	4b05      	ldr	r3, [pc, #20]	@ (800aa14 <vTaskInternalSetTimeOutState+0x28>)
 800a9fe:	681a      	ldr	r2, [r3, #0]
 800aa00:	687b      	ldr	r3, [r7, #4]
 800aa02:	605a      	str	r2, [r3, #4]
}
 800aa04:	bf00      	nop
 800aa06:	370c      	adds	r7, #12
 800aa08:	46bd      	mov	sp, r7
 800aa0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa0e:	4770      	bx	lr
 800aa10:	20000ed8 	.word	0x20000ed8
 800aa14:	20000ec4 	.word	0x20000ec4

0800aa18 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800aa18:	b580      	push	{r7, lr}
 800aa1a:	b088      	sub	sp, #32
 800aa1c:	af00      	add	r7, sp, #0
 800aa1e:	6078      	str	r0, [r7, #4]
 800aa20:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800aa22:	687b      	ldr	r3, [r7, #4]
 800aa24:	2b00      	cmp	r3, #0
 800aa26:	d10b      	bne.n	800aa40 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800aa28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa2c:	f383 8811 	msr	BASEPRI, r3
 800aa30:	f3bf 8f6f 	isb	sy
 800aa34:	f3bf 8f4f 	dsb	sy
 800aa38:	613b      	str	r3, [r7, #16]
}
 800aa3a:	bf00      	nop
 800aa3c:	bf00      	nop
 800aa3e:	e7fd      	b.n	800aa3c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800aa40:	683b      	ldr	r3, [r7, #0]
 800aa42:	2b00      	cmp	r3, #0
 800aa44:	d10b      	bne.n	800aa5e <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800aa46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa4a:	f383 8811 	msr	BASEPRI, r3
 800aa4e:	f3bf 8f6f 	isb	sy
 800aa52:	f3bf 8f4f 	dsb	sy
 800aa56:	60fb      	str	r3, [r7, #12]
}
 800aa58:	bf00      	nop
 800aa5a:	bf00      	nop
 800aa5c:	e7fd      	b.n	800aa5a <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800aa5e:	f000 fe93 	bl	800b788 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800aa62:	4b1d      	ldr	r3, [pc, #116]	@ (800aad8 <xTaskCheckForTimeOut+0xc0>)
 800aa64:	681b      	ldr	r3, [r3, #0]
 800aa66:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800aa68:	687b      	ldr	r3, [r7, #4]
 800aa6a:	685b      	ldr	r3, [r3, #4]
 800aa6c:	69ba      	ldr	r2, [r7, #24]
 800aa6e:	1ad3      	subs	r3, r2, r3
 800aa70:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800aa72:	683b      	ldr	r3, [r7, #0]
 800aa74:	681b      	ldr	r3, [r3, #0]
 800aa76:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aa7a:	d102      	bne.n	800aa82 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800aa7c:	2300      	movs	r3, #0
 800aa7e:	61fb      	str	r3, [r7, #28]
 800aa80:	e023      	b.n	800aaca <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800aa82:	687b      	ldr	r3, [r7, #4]
 800aa84:	681a      	ldr	r2, [r3, #0]
 800aa86:	4b15      	ldr	r3, [pc, #84]	@ (800aadc <xTaskCheckForTimeOut+0xc4>)
 800aa88:	681b      	ldr	r3, [r3, #0]
 800aa8a:	429a      	cmp	r2, r3
 800aa8c:	d007      	beq.n	800aa9e <xTaskCheckForTimeOut+0x86>
 800aa8e:	687b      	ldr	r3, [r7, #4]
 800aa90:	685b      	ldr	r3, [r3, #4]
 800aa92:	69ba      	ldr	r2, [r7, #24]
 800aa94:	429a      	cmp	r2, r3
 800aa96:	d302      	bcc.n	800aa9e <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800aa98:	2301      	movs	r3, #1
 800aa9a:	61fb      	str	r3, [r7, #28]
 800aa9c:	e015      	b.n	800aaca <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800aa9e:	683b      	ldr	r3, [r7, #0]
 800aaa0:	681b      	ldr	r3, [r3, #0]
 800aaa2:	697a      	ldr	r2, [r7, #20]
 800aaa4:	429a      	cmp	r2, r3
 800aaa6:	d20b      	bcs.n	800aac0 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800aaa8:	683b      	ldr	r3, [r7, #0]
 800aaaa:	681a      	ldr	r2, [r3, #0]
 800aaac:	697b      	ldr	r3, [r7, #20]
 800aaae:	1ad2      	subs	r2, r2, r3
 800aab0:	683b      	ldr	r3, [r7, #0]
 800aab2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800aab4:	6878      	ldr	r0, [r7, #4]
 800aab6:	f7ff ff99 	bl	800a9ec <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800aaba:	2300      	movs	r3, #0
 800aabc:	61fb      	str	r3, [r7, #28]
 800aabe:	e004      	b.n	800aaca <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800aac0:	683b      	ldr	r3, [r7, #0]
 800aac2:	2200      	movs	r2, #0
 800aac4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800aac6:	2301      	movs	r3, #1
 800aac8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800aaca:	f000 fe8f 	bl	800b7ec <vPortExitCritical>

	return xReturn;
 800aace:	69fb      	ldr	r3, [r7, #28]
}
 800aad0:	4618      	mov	r0, r3
 800aad2:	3720      	adds	r7, #32
 800aad4:	46bd      	mov	sp, r7
 800aad6:	bd80      	pop	{r7, pc}
 800aad8:	20000ec4 	.word	0x20000ec4
 800aadc:	20000ed8 	.word	0x20000ed8

0800aae0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800aae0:	b480      	push	{r7}
 800aae2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800aae4:	4b03      	ldr	r3, [pc, #12]	@ (800aaf4 <vTaskMissedYield+0x14>)
 800aae6:	2201      	movs	r2, #1
 800aae8:	601a      	str	r2, [r3, #0]
}
 800aaea:	bf00      	nop
 800aaec:	46bd      	mov	sp, r7
 800aaee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaf2:	4770      	bx	lr
 800aaf4:	20000ed4 	.word	0x20000ed4

0800aaf8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800aaf8:	b580      	push	{r7, lr}
 800aafa:	b082      	sub	sp, #8
 800aafc:	af00      	add	r7, sp, #0
 800aafe:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800ab00:	f000 f852 	bl	800aba8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800ab04:	4b06      	ldr	r3, [pc, #24]	@ (800ab20 <prvIdleTask+0x28>)
 800ab06:	681b      	ldr	r3, [r3, #0]
 800ab08:	2b01      	cmp	r3, #1
 800ab0a:	d9f9      	bls.n	800ab00 <prvIdleTask+0x8>
			{
				taskYIELD();
 800ab0c:	4b05      	ldr	r3, [pc, #20]	@ (800ab24 <prvIdleTask+0x2c>)
 800ab0e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ab12:	601a      	str	r2, [r3, #0]
 800ab14:	f3bf 8f4f 	dsb	sy
 800ab18:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800ab1c:	e7f0      	b.n	800ab00 <prvIdleTask+0x8>
 800ab1e:	bf00      	nop
 800ab20:	200009f0 	.word	0x200009f0
 800ab24:	e000ed04 	.word	0xe000ed04

0800ab28 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800ab28:	b580      	push	{r7, lr}
 800ab2a:	b082      	sub	sp, #8
 800ab2c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800ab2e:	2300      	movs	r3, #0
 800ab30:	607b      	str	r3, [r7, #4]
 800ab32:	e00c      	b.n	800ab4e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800ab34:	687a      	ldr	r2, [r7, #4]
 800ab36:	4613      	mov	r3, r2
 800ab38:	009b      	lsls	r3, r3, #2
 800ab3a:	4413      	add	r3, r2
 800ab3c:	009b      	lsls	r3, r3, #2
 800ab3e:	4a12      	ldr	r2, [pc, #72]	@ (800ab88 <prvInitialiseTaskLists+0x60>)
 800ab40:	4413      	add	r3, r2
 800ab42:	4618      	mov	r0, r3
 800ab44:	f7fe fbf0 	bl	8009328 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800ab48:	687b      	ldr	r3, [r7, #4]
 800ab4a:	3301      	adds	r3, #1
 800ab4c:	607b      	str	r3, [r7, #4]
 800ab4e:	687b      	ldr	r3, [r7, #4]
 800ab50:	2b37      	cmp	r3, #55	@ 0x37
 800ab52:	d9ef      	bls.n	800ab34 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800ab54:	480d      	ldr	r0, [pc, #52]	@ (800ab8c <prvInitialiseTaskLists+0x64>)
 800ab56:	f7fe fbe7 	bl	8009328 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800ab5a:	480d      	ldr	r0, [pc, #52]	@ (800ab90 <prvInitialiseTaskLists+0x68>)
 800ab5c:	f7fe fbe4 	bl	8009328 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800ab60:	480c      	ldr	r0, [pc, #48]	@ (800ab94 <prvInitialiseTaskLists+0x6c>)
 800ab62:	f7fe fbe1 	bl	8009328 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800ab66:	480c      	ldr	r0, [pc, #48]	@ (800ab98 <prvInitialiseTaskLists+0x70>)
 800ab68:	f7fe fbde 	bl	8009328 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800ab6c:	480b      	ldr	r0, [pc, #44]	@ (800ab9c <prvInitialiseTaskLists+0x74>)
 800ab6e:	f7fe fbdb 	bl	8009328 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800ab72:	4b0b      	ldr	r3, [pc, #44]	@ (800aba0 <prvInitialiseTaskLists+0x78>)
 800ab74:	4a05      	ldr	r2, [pc, #20]	@ (800ab8c <prvInitialiseTaskLists+0x64>)
 800ab76:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800ab78:	4b0a      	ldr	r3, [pc, #40]	@ (800aba4 <prvInitialiseTaskLists+0x7c>)
 800ab7a:	4a05      	ldr	r2, [pc, #20]	@ (800ab90 <prvInitialiseTaskLists+0x68>)
 800ab7c:	601a      	str	r2, [r3, #0]
}
 800ab7e:	bf00      	nop
 800ab80:	3708      	adds	r7, #8
 800ab82:	46bd      	mov	sp, r7
 800ab84:	bd80      	pop	{r7, pc}
 800ab86:	bf00      	nop
 800ab88:	200009f0 	.word	0x200009f0
 800ab8c:	20000e50 	.word	0x20000e50
 800ab90:	20000e64 	.word	0x20000e64
 800ab94:	20000e80 	.word	0x20000e80
 800ab98:	20000e94 	.word	0x20000e94
 800ab9c:	20000eac 	.word	0x20000eac
 800aba0:	20000e78 	.word	0x20000e78
 800aba4:	20000e7c 	.word	0x20000e7c

0800aba8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800aba8:	b580      	push	{r7, lr}
 800abaa:	b082      	sub	sp, #8
 800abac:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800abae:	e019      	b.n	800abe4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800abb0:	f000 fdea 	bl	800b788 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800abb4:	4b10      	ldr	r3, [pc, #64]	@ (800abf8 <prvCheckTasksWaitingTermination+0x50>)
 800abb6:	68db      	ldr	r3, [r3, #12]
 800abb8:	68db      	ldr	r3, [r3, #12]
 800abba:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800abbc:	687b      	ldr	r3, [r7, #4]
 800abbe:	3304      	adds	r3, #4
 800abc0:	4618      	mov	r0, r3
 800abc2:	f7fe fc3b 	bl	800943c <uxListRemove>
				--uxCurrentNumberOfTasks;
 800abc6:	4b0d      	ldr	r3, [pc, #52]	@ (800abfc <prvCheckTasksWaitingTermination+0x54>)
 800abc8:	681b      	ldr	r3, [r3, #0]
 800abca:	3b01      	subs	r3, #1
 800abcc:	4a0b      	ldr	r2, [pc, #44]	@ (800abfc <prvCheckTasksWaitingTermination+0x54>)
 800abce:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800abd0:	4b0b      	ldr	r3, [pc, #44]	@ (800ac00 <prvCheckTasksWaitingTermination+0x58>)
 800abd2:	681b      	ldr	r3, [r3, #0]
 800abd4:	3b01      	subs	r3, #1
 800abd6:	4a0a      	ldr	r2, [pc, #40]	@ (800ac00 <prvCheckTasksWaitingTermination+0x58>)
 800abd8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800abda:	f000 fe07 	bl	800b7ec <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800abde:	6878      	ldr	r0, [r7, #4]
 800abe0:	f000 f810 	bl	800ac04 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800abe4:	4b06      	ldr	r3, [pc, #24]	@ (800ac00 <prvCheckTasksWaitingTermination+0x58>)
 800abe6:	681b      	ldr	r3, [r3, #0]
 800abe8:	2b00      	cmp	r3, #0
 800abea:	d1e1      	bne.n	800abb0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800abec:	bf00      	nop
 800abee:	bf00      	nop
 800abf0:	3708      	adds	r7, #8
 800abf2:	46bd      	mov	sp, r7
 800abf4:	bd80      	pop	{r7, pc}
 800abf6:	bf00      	nop
 800abf8:	20000e94 	.word	0x20000e94
 800abfc:	20000ec0 	.word	0x20000ec0
 800ac00:	20000ea8 	.word	0x20000ea8

0800ac04 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800ac04:	b580      	push	{r7, lr}
 800ac06:	b084      	sub	sp, #16
 800ac08:	af00      	add	r7, sp, #0
 800ac0a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800ac0c:	687b      	ldr	r3, [r7, #4]
 800ac0e:	3354      	adds	r3, #84	@ 0x54
 800ac10:	4618      	mov	r0, r3
 800ac12:	f001 fc93 	bl	800c53c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800ac16:	687b      	ldr	r3, [r7, #4]
 800ac18:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800ac1c:	2b00      	cmp	r3, #0
 800ac1e:	d108      	bne.n	800ac32 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800ac20:	687b      	ldr	r3, [r7, #4]
 800ac22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ac24:	4618      	mov	r0, r3
 800ac26:	f000 ff9f 	bl	800bb68 <vPortFree>
				vPortFree( pxTCB );
 800ac2a:	6878      	ldr	r0, [r7, #4]
 800ac2c:	f000 ff9c 	bl	800bb68 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800ac30:	e019      	b.n	800ac66 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800ac32:	687b      	ldr	r3, [r7, #4]
 800ac34:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800ac38:	2b01      	cmp	r3, #1
 800ac3a:	d103      	bne.n	800ac44 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800ac3c:	6878      	ldr	r0, [r7, #4]
 800ac3e:	f000 ff93 	bl	800bb68 <vPortFree>
	}
 800ac42:	e010      	b.n	800ac66 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800ac44:	687b      	ldr	r3, [r7, #4]
 800ac46:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800ac4a:	2b02      	cmp	r3, #2
 800ac4c:	d00b      	beq.n	800ac66 <prvDeleteTCB+0x62>
	__asm volatile
 800ac4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac52:	f383 8811 	msr	BASEPRI, r3
 800ac56:	f3bf 8f6f 	isb	sy
 800ac5a:	f3bf 8f4f 	dsb	sy
 800ac5e:	60fb      	str	r3, [r7, #12]
}
 800ac60:	bf00      	nop
 800ac62:	bf00      	nop
 800ac64:	e7fd      	b.n	800ac62 <prvDeleteTCB+0x5e>
	}
 800ac66:	bf00      	nop
 800ac68:	3710      	adds	r7, #16
 800ac6a:	46bd      	mov	sp, r7
 800ac6c:	bd80      	pop	{r7, pc}
	...

0800ac70 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800ac70:	b480      	push	{r7}
 800ac72:	b083      	sub	sp, #12
 800ac74:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ac76:	4b0c      	ldr	r3, [pc, #48]	@ (800aca8 <prvResetNextTaskUnblockTime+0x38>)
 800ac78:	681b      	ldr	r3, [r3, #0]
 800ac7a:	681b      	ldr	r3, [r3, #0]
 800ac7c:	2b00      	cmp	r3, #0
 800ac7e:	d104      	bne.n	800ac8a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800ac80:	4b0a      	ldr	r3, [pc, #40]	@ (800acac <prvResetNextTaskUnblockTime+0x3c>)
 800ac82:	f04f 32ff 	mov.w	r2, #4294967295
 800ac86:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800ac88:	e008      	b.n	800ac9c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ac8a:	4b07      	ldr	r3, [pc, #28]	@ (800aca8 <prvResetNextTaskUnblockTime+0x38>)
 800ac8c:	681b      	ldr	r3, [r3, #0]
 800ac8e:	68db      	ldr	r3, [r3, #12]
 800ac90:	68db      	ldr	r3, [r3, #12]
 800ac92:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800ac94:	687b      	ldr	r3, [r7, #4]
 800ac96:	685b      	ldr	r3, [r3, #4]
 800ac98:	4a04      	ldr	r2, [pc, #16]	@ (800acac <prvResetNextTaskUnblockTime+0x3c>)
 800ac9a:	6013      	str	r3, [r2, #0]
}
 800ac9c:	bf00      	nop
 800ac9e:	370c      	adds	r7, #12
 800aca0:	46bd      	mov	sp, r7
 800aca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aca6:	4770      	bx	lr
 800aca8:	20000e78 	.word	0x20000e78
 800acac:	20000ee0 	.word	0x20000ee0

0800acb0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800acb0:	b480      	push	{r7}
 800acb2:	b083      	sub	sp, #12
 800acb4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800acb6:	4b0b      	ldr	r3, [pc, #44]	@ (800ace4 <xTaskGetSchedulerState+0x34>)
 800acb8:	681b      	ldr	r3, [r3, #0]
 800acba:	2b00      	cmp	r3, #0
 800acbc:	d102      	bne.n	800acc4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800acbe:	2301      	movs	r3, #1
 800acc0:	607b      	str	r3, [r7, #4]
 800acc2:	e008      	b.n	800acd6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800acc4:	4b08      	ldr	r3, [pc, #32]	@ (800ace8 <xTaskGetSchedulerState+0x38>)
 800acc6:	681b      	ldr	r3, [r3, #0]
 800acc8:	2b00      	cmp	r3, #0
 800acca:	d102      	bne.n	800acd2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800accc:	2302      	movs	r3, #2
 800acce:	607b      	str	r3, [r7, #4]
 800acd0:	e001      	b.n	800acd6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800acd2:	2300      	movs	r3, #0
 800acd4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800acd6:	687b      	ldr	r3, [r7, #4]
	}
 800acd8:	4618      	mov	r0, r3
 800acda:	370c      	adds	r7, #12
 800acdc:	46bd      	mov	sp, r7
 800acde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ace2:	4770      	bx	lr
 800ace4:	20000ecc 	.word	0x20000ecc
 800ace8:	20000ee8 	.word	0x20000ee8

0800acec <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800acec:	b580      	push	{r7, lr}
 800acee:	b086      	sub	sp, #24
 800acf0:	af00      	add	r7, sp, #0
 800acf2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800acf4:	687b      	ldr	r3, [r7, #4]
 800acf6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800acf8:	2300      	movs	r3, #0
 800acfa:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800acfc:	687b      	ldr	r3, [r7, #4]
 800acfe:	2b00      	cmp	r3, #0
 800ad00:	d058      	beq.n	800adb4 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800ad02:	4b2f      	ldr	r3, [pc, #188]	@ (800adc0 <xTaskPriorityDisinherit+0xd4>)
 800ad04:	681b      	ldr	r3, [r3, #0]
 800ad06:	693a      	ldr	r2, [r7, #16]
 800ad08:	429a      	cmp	r2, r3
 800ad0a:	d00b      	beq.n	800ad24 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800ad0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad10:	f383 8811 	msr	BASEPRI, r3
 800ad14:	f3bf 8f6f 	isb	sy
 800ad18:	f3bf 8f4f 	dsb	sy
 800ad1c:	60fb      	str	r3, [r7, #12]
}
 800ad1e:	bf00      	nop
 800ad20:	bf00      	nop
 800ad22:	e7fd      	b.n	800ad20 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800ad24:	693b      	ldr	r3, [r7, #16]
 800ad26:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ad28:	2b00      	cmp	r3, #0
 800ad2a:	d10b      	bne.n	800ad44 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800ad2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad30:	f383 8811 	msr	BASEPRI, r3
 800ad34:	f3bf 8f6f 	isb	sy
 800ad38:	f3bf 8f4f 	dsb	sy
 800ad3c:	60bb      	str	r3, [r7, #8]
}
 800ad3e:	bf00      	nop
 800ad40:	bf00      	nop
 800ad42:	e7fd      	b.n	800ad40 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800ad44:	693b      	ldr	r3, [r7, #16]
 800ad46:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ad48:	1e5a      	subs	r2, r3, #1
 800ad4a:	693b      	ldr	r3, [r7, #16]
 800ad4c:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800ad4e:	693b      	ldr	r3, [r7, #16]
 800ad50:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ad52:	693b      	ldr	r3, [r7, #16]
 800ad54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ad56:	429a      	cmp	r2, r3
 800ad58:	d02c      	beq.n	800adb4 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800ad5a:	693b      	ldr	r3, [r7, #16]
 800ad5c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ad5e:	2b00      	cmp	r3, #0
 800ad60:	d128      	bne.n	800adb4 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ad62:	693b      	ldr	r3, [r7, #16]
 800ad64:	3304      	adds	r3, #4
 800ad66:	4618      	mov	r0, r3
 800ad68:	f7fe fb68 	bl	800943c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800ad6c:	693b      	ldr	r3, [r7, #16]
 800ad6e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800ad70:	693b      	ldr	r3, [r7, #16]
 800ad72:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ad74:	693b      	ldr	r3, [r7, #16]
 800ad76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ad78:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800ad7c:	693b      	ldr	r3, [r7, #16]
 800ad7e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800ad80:	693b      	ldr	r3, [r7, #16]
 800ad82:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ad84:	4b0f      	ldr	r3, [pc, #60]	@ (800adc4 <xTaskPriorityDisinherit+0xd8>)
 800ad86:	681b      	ldr	r3, [r3, #0]
 800ad88:	429a      	cmp	r2, r3
 800ad8a:	d903      	bls.n	800ad94 <xTaskPriorityDisinherit+0xa8>
 800ad8c:	693b      	ldr	r3, [r7, #16]
 800ad8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ad90:	4a0c      	ldr	r2, [pc, #48]	@ (800adc4 <xTaskPriorityDisinherit+0xd8>)
 800ad92:	6013      	str	r3, [r2, #0]
 800ad94:	693b      	ldr	r3, [r7, #16]
 800ad96:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ad98:	4613      	mov	r3, r2
 800ad9a:	009b      	lsls	r3, r3, #2
 800ad9c:	4413      	add	r3, r2
 800ad9e:	009b      	lsls	r3, r3, #2
 800ada0:	4a09      	ldr	r2, [pc, #36]	@ (800adc8 <xTaskPriorityDisinherit+0xdc>)
 800ada2:	441a      	add	r2, r3
 800ada4:	693b      	ldr	r3, [r7, #16]
 800ada6:	3304      	adds	r3, #4
 800ada8:	4619      	mov	r1, r3
 800adaa:	4610      	mov	r0, r2
 800adac:	f7fe fae9 	bl	8009382 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800adb0:	2301      	movs	r3, #1
 800adb2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800adb4:	697b      	ldr	r3, [r7, #20]
	}
 800adb6:	4618      	mov	r0, r3
 800adb8:	3718      	adds	r7, #24
 800adba:	46bd      	mov	sp, r7
 800adbc:	bd80      	pop	{r7, pc}
 800adbe:	bf00      	nop
 800adc0:	200009ec 	.word	0x200009ec
 800adc4:	20000ec8 	.word	0x20000ec8
 800adc8:	200009f0 	.word	0x200009f0

0800adcc <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800adcc:	b580      	push	{r7, lr}
 800adce:	b084      	sub	sp, #16
 800add0:	af00      	add	r7, sp, #0
 800add2:	6078      	str	r0, [r7, #4]
 800add4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800add6:	4b21      	ldr	r3, [pc, #132]	@ (800ae5c <prvAddCurrentTaskToDelayedList+0x90>)
 800add8:	681b      	ldr	r3, [r3, #0]
 800adda:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800addc:	4b20      	ldr	r3, [pc, #128]	@ (800ae60 <prvAddCurrentTaskToDelayedList+0x94>)
 800adde:	681b      	ldr	r3, [r3, #0]
 800ade0:	3304      	adds	r3, #4
 800ade2:	4618      	mov	r0, r3
 800ade4:	f7fe fb2a 	bl	800943c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800ade8:	687b      	ldr	r3, [r7, #4]
 800adea:	f1b3 3fff 	cmp.w	r3, #4294967295
 800adee:	d10a      	bne.n	800ae06 <prvAddCurrentTaskToDelayedList+0x3a>
 800adf0:	683b      	ldr	r3, [r7, #0]
 800adf2:	2b00      	cmp	r3, #0
 800adf4:	d007      	beq.n	800ae06 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800adf6:	4b1a      	ldr	r3, [pc, #104]	@ (800ae60 <prvAddCurrentTaskToDelayedList+0x94>)
 800adf8:	681b      	ldr	r3, [r3, #0]
 800adfa:	3304      	adds	r3, #4
 800adfc:	4619      	mov	r1, r3
 800adfe:	4819      	ldr	r0, [pc, #100]	@ (800ae64 <prvAddCurrentTaskToDelayedList+0x98>)
 800ae00:	f7fe fabf 	bl	8009382 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800ae04:	e026      	b.n	800ae54 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800ae06:	68fa      	ldr	r2, [r7, #12]
 800ae08:	687b      	ldr	r3, [r7, #4]
 800ae0a:	4413      	add	r3, r2
 800ae0c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800ae0e:	4b14      	ldr	r3, [pc, #80]	@ (800ae60 <prvAddCurrentTaskToDelayedList+0x94>)
 800ae10:	681b      	ldr	r3, [r3, #0]
 800ae12:	68ba      	ldr	r2, [r7, #8]
 800ae14:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800ae16:	68ba      	ldr	r2, [r7, #8]
 800ae18:	68fb      	ldr	r3, [r7, #12]
 800ae1a:	429a      	cmp	r2, r3
 800ae1c:	d209      	bcs.n	800ae32 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ae1e:	4b12      	ldr	r3, [pc, #72]	@ (800ae68 <prvAddCurrentTaskToDelayedList+0x9c>)
 800ae20:	681a      	ldr	r2, [r3, #0]
 800ae22:	4b0f      	ldr	r3, [pc, #60]	@ (800ae60 <prvAddCurrentTaskToDelayedList+0x94>)
 800ae24:	681b      	ldr	r3, [r3, #0]
 800ae26:	3304      	adds	r3, #4
 800ae28:	4619      	mov	r1, r3
 800ae2a:	4610      	mov	r0, r2
 800ae2c:	f7fe facd 	bl	80093ca <vListInsert>
}
 800ae30:	e010      	b.n	800ae54 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ae32:	4b0e      	ldr	r3, [pc, #56]	@ (800ae6c <prvAddCurrentTaskToDelayedList+0xa0>)
 800ae34:	681a      	ldr	r2, [r3, #0]
 800ae36:	4b0a      	ldr	r3, [pc, #40]	@ (800ae60 <prvAddCurrentTaskToDelayedList+0x94>)
 800ae38:	681b      	ldr	r3, [r3, #0]
 800ae3a:	3304      	adds	r3, #4
 800ae3c:	4619      	mov	r1, r3
 800ae3e:	4610      	mov	r0, r2
 800ae40:	f7fe fac3 	bl	80093ca <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800ae44:	4b0a      	ldr	r3, [pc, #40]	@ (800ae70 <prvAddCurrentTaskToDelayedList+0xa4>)
 800ae46:	681b      	ldr	r3, [r3, #0]
 800ae48:	68ba      	ldr	r2, [r7, #8]
 800ae4a:	429a      	cmp	r2, r3
 800ae4c:	d202      	bcs.n	800ae54 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800ae4e:	4a08      	ldr	r2, [pc, #32]	@ (800ae70 <prvAddCurrentTaskToDelayedList+0xa4>)
 800ae50:	68bb      	ldr	r3, [r7, #8]
 800ae52:	6013      	str	r3, [r2, #0]
}
 800ae54:	bf00      	nop
 800ae56:	3710      	adds	r7, #16
 800ae58:	46bd      	mov	sp, r7
 800ae5a:	bd80      	pop	{r7, pc}
 800ae5c:	20000ec4 	.word	0x20000ec4
 800ae60:	200009ec 	.word	0x200009ec
 800ae64:	20000eac 	.word	0x20000eac
 800ae68:	20000e7c 	.word	0x20000e7c
 800ae6c:	20000e78 	.word	0x20000e78
 800ae70:	20000ee0 	.word	0x20000ee0

0800ae74 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800ae74:	b580      	push	{r7, lr}
 800ae76:	b08a      	sub	sp, #40	@ 0x28
 800ae78:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800ae7a:	2300      	movs	r3, #0
 800ae7c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800ae7e:	f000 fb13 	bl	800b4a8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800ae82:	4b1d      	ldr	r3, [pc, #116]	@ (800aef8 <xTimerCreateTimerTask+0x84>)
 800ae84:	681b      	ldr	r3, [r3, #0]
 800ae86:	2b00      	cmp	r3, #0
 800ae88:	d021      	beq.n	800aece <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800ae8a:	2300      	movs	r3, #0
 800ae8c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800ae8e:	2300      	movs	r3, #0
 800ae90:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800ae92:	1d3a      	adds	r2, r7, #4
 800ae94:	f107 0108 	add.w	r1, r7, #8
 800ae98:	f107 030c 	add.w	r3, r7, #12
 800ae9c:	4618      	mov	r0, r3
 800ae9e:	f7fe fa29 	bl	80092f4 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800aea2:	6879      	ldr	r1, [r7, #4]
 800aea4:	68bb      	ldr	r3, [r7, #8]
 800aea6:	68fa      	ldr	r2, [r7, #12]
 800aea8:	9202      	str	r2, [sp, #8]
 800aeaa:	9301      	str	r3, [sp, #4]
 800aeac:	2302      	movs	r3, #2
 800aeae:	9300      	str	r3, [sp, #0]
 800aeb0:	2300      	movs	r3, #0
 800aeb2:	460a      	mov	r2, r1
 800aeb4:	4911      	ldr	r1, [pc, #68]	@ (800aefc <xTimerCreateTimerTask+0x88>)
 800aeb6:	4812      	ldr	r0, [pc, #72]	@ (800af00 <xTimerCreateTimerTask+0x8c>)
 800aeb8:	f7ff f8a2 	bl	800a000 <xTaskCreateStatic>
 800aebc:	4603      	mov	r3, r0
 800aebe:	4a11      	ldr	r2, [pc, #68]	@ (800af04 <xTimerCreateTimerTask+0x90>)
 800aec0:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800aec2:	4b10      	ldr	r3, [pc, #64]	@ (800af04 <xTimerCreateTimerTask+0x90>)
 800aec4:	681b      	ldr	r3, [r3, #0]
 800aec6:	2b00      	cmp	r3, #0
 800aec8:	d001      	beq.n	800aece <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800aeca:	2301      	movs	r3, #1
 800aecc:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800aece:	697b      	ldr	r3, [r7, #20]
 800aed0:	2b00      	cmp	r3, #0
 800aed2:	d10b      	bne.n	800aeec <xTimerCreateTimerTask+0x78>
	__asm volatile
 800aed4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aed8:	f383 8811 	msr	BASEPRI, r3
 800aedc:	f3bf 8f6f 	isb	sy
 800aee0:	f3bf 8f4f 	dsb	sy
 800aee4:	613b      	str	r3, [r7, #16]
}
 800aee6:	bf00      	nop
 800aee8:	bf00      	nop
 800aeea:	e7fd      	b.n	800aee8 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800aeec:	697b      	ldr	r3, [r7, #20]
}
 800aeee:	4618      	mov	r0, r3
 800aef0:	3718      	adds	r7, #24
 800aef2:	46bd      	mov	sp, r7
 800aef4:	bd80      	pop	{r7, pc}
 800aef6:	bf00      	nop
 800aef8:	20000f1c 	.word	0x20000f1c
 800aefc:	0800c780 	.word	0x0800c780
 800af00:	0800b041 	.word	0x0800b041
 800af04:	20000f20 	.word	0x20000f20

0800af08 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800af08:	b580      	push	{r7, lr}
 800af0a:	b08a      	sub	sp, #40	@ 0x28
 800af0c:	af00      	add	r7, sp, #0
 800af0e:	60f8      	str	r0, [r7, #12]
 800af10:	60b9      	str	r1, [r7, #8]
 800af12:	607a      	str	r2, [r7, #4]
 800af14:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800af16:	2300      	movs	r3, #0
 800af18:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800af1a:	68fb      	ldr	r3, [r7, #12]
 800af1c:	2b00      	cmp	r3, #0
 800af1e:	d10b      	bne.n	800af38 <xTimerGenericCommand+0x30>
	__asm volatile
 800af20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800af24:	f383 8811 	msr	BASEPRI, r3
 800af28:	f3bf 8f6f 	isb	sy
 800af2c:	f3bf 8f4f 	dsb	sy
 800af30:	623b      	str	r3, [r7, #32]
}
 800af32:	bf00      	nop
 800af34:	bf00      	nop
 800af36:	e7fd      	b.n	800af34 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800af38:	4b19      	ldr	r3, [pc, #100]	@ (800afa0 <xTimerGenericCommand+0x98>)
 800af3a:	681b      	ldr	r3, [r3, #0]
 800af3c:	2b00      	cmp	r3, #0
 800af3e:	d02a      	beq.n	800af96 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800af40:	68bb      	ldr	r3, [r7, #8]
 800af42:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800af44:	687b      	ldr	r3, [r7, #4]
 800af46:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800af48:	68fb      	ldr	r3, [r7, #12]
 800af4a:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800af4c:	68bb      	ldr	r3, [r7, #8]
 800af4e:	2b05      	cmp	r3, #5
 800af50:	dc18      	bgt.n	800af84 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800af52:	f7ff fead 	bl	800acb0 <xTaskGetSchedulerState>
 800af56:	4603      	mov	r3, r0
 800af58:	2b02      	cmp	r3, #2
 800af5a:	d109      	bne.n	800af70 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800af5c:	4b10      	ldr	r3, [pc, #64]	@ (800afa0 <xTimerGenericCommand+0x98>)
 800af5e:	6818      	ldr	r0, [r3, #0]
 800af60:	f107 0110 	add.w	r1, r7, #16
 800af64:	2300      	movs	r3, #0
 800af66:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800af68:	f7fe fbd8 	bl	800971c <xQueueGenericSend>
 800af6c:	6278      	str	r0, [r7, #36]	@ 0x24
 800af6e:	e012      	b.n	800af96 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800af70:	4b0b      	ldr	r3, [pc, #44]	@ (800afa0 <xTimerGenericCommand+0x98>)
 800af72:	6818      	ldr	r0, [r3, #0]
 800af74:	f107 0110 	add.w	r1, r7, #16
 800af78:	2300      	movs	r3, #0
 800af7a:	2200      	movs	r2, #0
 800af7c:	f7fe fbce 	bl	800971c <xQueueGenericSend>
 800af80:	6278      	str	r0, [r7, #36]	@ 0x24
 800af82:	e008      	b.n	800af96 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800af84:	4b06      	ldr	r3, [pc, #24]	@ (800afa0 <xTimerGenericCommand+0x98>)
 800af86:	6818      	ldr	r0, [r3, #0]
 800af88:	f107 0110 	add.w	r1, r7, #16
 800af8c:	2300      	movs	r3, #0
 800af8e:	683a      	ldr	r2, [r7, #0]
 800af90:	f7fe fcc6 	bl	8009920 <xQueueGenericSendFromISR>
 800af94:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800af96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800af98:	4618      	mov	r0, r3
 800af9a:	3728      	adds	r7, #40	@ 0x28
 800af9c:	46bd      	mov	sp, r7
 800af9e:	bd80      	pop	{r7, pc}
 800afa0:	20000f1c 	.word	0x20000f1c

0800afa4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800afa4:	b580      	push	{r7, lr}
 800afa6:	b088      	sub	sp, #32
 800afa8:	af02      	add	r7, sp, #8
 800afaa:	6078      	str	r0, [r7, #4]
 800afac:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800afae:	4b23      	ldr	r3, [pc, #140]	@ (800b03c <prvProcessExpiredTimer+0x98>)
 800afb0:	681b      	ldr	r3, [r3, #0]
 800afb2:	68db      	ldr	r3, [r3, #12]
 800afb4:	68db      	ldr	r3, [r3, #12]
 800afb6:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800afb8:	697b      	ldr	r3, [r7, #20]
 800afba:	3304      	adds	r3, #4
 800afbc:	4618      	mov	r0, r3
 800afbe:	f7fe fa3d 	bl	800943c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800afc2:	697b      	ldr	r3, [r7, #20]
 800afc4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800afc8:	f003 0304 	and.w	r3, r3, #4
 800afcc:	2b00      	cmp	r3, #0
 800afce:	d023      	beq.n	800b018 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800afd0:	697b      	ldr	r3, [r7, #20]
 800afd2:	699a      	ldr	r2, [r3, #24]
 800afd4:	687b      	ldr	r3, [r7, #4]
 800afd6:	18d1      	adds	r1, r2, r3
 800afd8:	687b      	ldr	r3, [r7, #4]
 800afda:	683a      	ldr	r2, [r7, #0]
 800afdc:	6978      	ldr	r0, [r7, #20]
 800afde:	f000 f8d5 	bl	800b18c <prvInsertTimerInActiveList>
 800afe2:	4603      	mov	r3, r0
 800afe4:	2b00      	cmp	r3, #0
 800afe6:	d020      	beq.n	800b02a <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800afe8:	2300      	movs	r3, #0
 800afea:	9300      	str	r3, [sp, #0]
 800afec:	2300      	movs	r3, #0
 800afee:	687a      	ldr	r2, [r7, #4]
 800aff0:	2100      	movs	r1, #0
 800aff2:	6978      	ldr	r0, [r7, #20]
 800aff4:	f7ff ff88 	bl	800af08 <xTimerGenericCommand>
 800aff8:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800affa:	693b      	ldr	r3, [r7, #16]
 800affc:	2b00      	cmp	r3, #0
 800affe:	d114      	bne.n	800b02a <prvProcessExpiredTimer+0x86>
	__asm volatile
 800b000:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b004:	f383 8811 	msr	BASEPRI, r3
 800b008:	f3bf 8f6f 	isb	sy
 800b00c:	f3bf 8f4f 	dsb	sy
 800b010:	60fb      	str	r3, [r7, #12]
}
 800b012:	bf00      	nop
 800b014:	bf00      	nop
 800b016:	e7fd      	b.n	800b014 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b018:	697b      	ldr	r3, [r7, #20]
 800b01a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b01e:	f023 0301 	bic.w	r3, r3, #1
 800b022:	b2da      	uxtb	r2, r3
 800b024:	697b      	ldr	r3, [r7, #20]
 800b026:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b02a:	697b      	ldr	r3, [r7, #20]
 800b02c:	6a1b      	ldr	r3, [r3, #32]
 800b02e:	6978      	ldr	r0, [r7, #20]
 800b030:	4798      	blx	r3
}
 800b032:	bf00      	nop
 800b034:	3718      	adds	r7, #24
 800b036:	46bd      	mov	sp, r7
 800b038:	bd80      	pop	{r7, pc}
 800b03a:	bf00      	nop
 800b03c:	20000f14 	.word	0x20000f14

0800b040 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800b040:	b580      	push	{r7, lr}
 800b042:	b084      	sub	sp, #16
 800b044:	af00      	add	r7, sp, #0
 800b046:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800b048:	f107 0308 	add.w	r3, r7, #8
 800b04c:	4618      	mov	r0, r3
 800b04e:	f000 f859 	bl	800b104 <prvGetNextExpireTime>
 800b052:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800b054:	68bb      	ldr	r3, [r7, #8]
 800b056:	4619      	mov	r1, r3
 800b058:	68f8      	ldr	r0, [r7, #12]
 800b05a:	f000 f805 	bl	800b068 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800b05e:	f000 f8d7 	bl	800b210 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800b062:	bf00      	nop
 800b064:	e7f0      	b.n	800b048 <prvTimerTask+0x8>
	...

0800b068 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800b068:	b580      	push	{r7, lr}
 800b06a:	b084      	sub	sp, #16
 800b06c:	af00      	add	r7, sp, #0
 800b06e:	6078      	str	r0, [r7, #4]
 800b070:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800b072:	f7ff fa29 	bl	800a4c8 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800b076:	f107 0308 	add.w	r3, r7, #8
 800b07a:	4618      	mov	r0, r3
 800b07c:	f000 f866 	bl	800b14c <prvSampleTimeNow>
 800b080:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800b082:	68bb      	ldr	r3, [r7, #8]
 800b084:	2b00      	cmp	r3, #0
 800b086:	d130      	bne.n	800b0ea <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800b088:	683b      	ldr	r3, [r7, #0]
 800b08a:	2b00      	cmp	r3, #0
 800b08c:	d10a      	bne.n	800b0a4 <prvProcessTimerOrBlockTask+0x3c>
 800b08e:	687a      	ldr	r2, [r7, #4]
 800b090:	68fb      	ldr	r3, [r7, #12]
 800b092:	429a      	cmp	r2, r3
 800b094:	d806      	bhi.n	800b0a4 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800b096:	f7ff fa25 	bl	800a4e4 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800b09a:	68f9      	ldr	r1, [r7, #12]
 800b09c:	6878      	ldr	r0, [r7, #4]
 800b09e:	f7ff ff81 	bl	800afa4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800b0a2:	e024      	b.n	800b0ee <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800b0a4:	683b      	ldr	r3, [r7, #0]
 800b0a6:	2b00      	cmp	r3, #0
 800b0a8:	d008      	beq.n	800b0bc <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800b0aa:	4b13      	ldr	r3, [pc, #76]	@ (800b0f8 <prvProcessTimerOrBlockTask+0x90>)
 800b0ac:	681b      	ldr	r3, [r3, #0]
 800b0ae:	681b      	ldr	r3, [r3, #0]
 800b0b0:	2b00      	cmp	r3, #0
 800b0b2:	d101      	bne.n	800b0b8 <prvProcessTimerOrBlockTask+0x50>
 800b0b4:	2301      	movs	r3, #1
 800b0b6:	e000      	b.n	800b0ba <prvProcessTimerOrBlockTask+0x52>
 800b0b8:	2300      	movs	r3, #0
 800b0ba:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800b0bc:	4b0f      	ldr	r3, [pc, #60]	@ (800b0fc <prvProcessTimerOrBlockTask+0x94>)
 800b0be:	6818      	ldr	r0, [r3, #0]
 800b0c0:	687a      	ldr	r2, [r7, #4]
 800b0c2:	68fb      	ldr	r3, [r7, #12]
 800b0c4:	1ad3      	subs	r3, r2, r3
 800b0c6:	683a      	ldr	r2, [r7, #0]
 800b0c8:	4619      	mov	r1, r3
 800b0ca:	f7fe ff65 	bl	8009f98 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800b0ce:	f7ff fa09 	bl	800a4e4 <xTaskResumeAll>
 800b0d2:	4603      	mov	r3, r0
 800b0d4:	2b00      	cmp	r3, #0
 800b0d6:	d10a      	bne.n	800b0ee <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800b0d8:	4b09      	ldr	r3, [pc, #36]	@ (800b100 <prvProcessTimerOrBlockTask+0x98>)
 800b0da:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b0de:	601a      	str	r2, [r3, #0]
 800b0e0:	f3bf 8f4f 	dsb	sy
 800b0e4:	f3bf 8f6f 	isb	sy
}
 800b0e8:	e001      	b.n	800b0ee <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800b0ea:	f7ff f9fb 	bl	800a4e4 <xTaskResumeAll>
}
 800b0ee:	bf00      	nop
 800b0f0:	3710      	adds	r7, #16
 800b0f2:	46bd      	mov	sp, r7
 800b0f4:	bd80      	pop	{r7, pc}
 800b0f6:	bf00      	nop
 800b0f8:	20000f18 	.word	0x20000f18
 800b0fc:	20000f1c 	.word	0x20000f1c
 800b100:	e000ed04 	.word	0xe000ed04

0800b104 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800b104:	b480      	push	{r7}
 800b106:	b085      	sub	sp, #20
 800b108:	af00      	add	r7, sp, #0
 800b10a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800b10c:	4b0e      	ldr	r3, [pc, #56]	@ (800b148 <prvGetNextExpireTime+0x44>)
 800b10e:	681b      	ldr	r3, [r3, #0]
 800b110:	681b      	ldr	r3, [r3, #0]
 800b112:	2b00      	cmp	r3, #0
 800b114:	d101      	bne.n	800b11a <prvGetNextExpireTime+0x16>
 800b116:	2201      	movs	r2, #1
 800b118:	e000      	b.n	800b11c <prvGetNextExpireTime+0x18>
 800b11a:	2200      	movs	r2, #0
 800b11c:	687b      	ldr	r3, [r7, #4]
 800b11e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800b120:	687b      	ldr	r3, [r7, #4]
 800b122:	681b      	ldr	r3, [r3, #0]
 800b124:	2b00      	cmp	r3, #0
 800b126:	d105      	bne.n	800b134 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800b128:	4b07      	ldr	r3, [pc, #28]	@ (800b148 <prvGetNextExpireTime+0x44>)
 800b12a:	681b      	ldr	r3, [r3, #0]
 800b12c:	68db      	ldr	r3, [r3, #12]
 800b12e:	681b      	ldr	r3, [r3, #0]
 800b130:	60fb      	str	r3, [r7, #12]
 800b132:	e001      	b.n	800b138 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800b134:	2300      	movs	r3, #0
 800b136:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800b138:	68fb      	ldr	r3, [r7, #12]
}
 800b13a:	4618      	mov	r0, r3
 800b13c:	3714      	adds	r7, #20
 800b13e:	46bd      	mov	sp, r7
 800b140:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b144:	4770      	bx	lr
 800b146:	bf00      	nop
 800b148:	20000f14 	.word	0x20000f14

0800b14c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800b14c:	b580      	push	{r7, lr}
 800b14e:	b084      	sub	sp, #16
 800b150:	af00      	add	r7, sp, #0
 800b152:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800b154:	f7ff fa64 	bl	800a620 <xTaskGetTickCount>
 800b158:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800b15a:	4b0b      	ldr	r3, [pc, #44]	@ (800b188 <prvSampleTimeNow+0x3c>)
 800b15c:	681b      	ldr	r3, [r3, #0]
 800b15e:	68fa      	ldr	r2, [r7, #12]
 800b160:	429a      	cmp	r2, r3
 800b162:	d205      	bcs.n	800b170 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800b164:	f000 f93a 	bl	800b3dc <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800b168:	687b      	ldr	r3, [r7, #4]
 800b16a:	2201      	movs	r2, #1
 800b16c:	601a      	str	r2, [r3, #0]
 800b16e:	e002      	b.n	800b176 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800b170:	687b      	ldr	r3, [r7, #4]
 800b172:	2200      	movs	r2, #0
 800b174:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800b176:	4a04      	ldr	r2, [pc, #16]	@ (800b188 <prvSampleTimeNow+0x3c>)
 800b178:	68fb      	ldr	r3, [r7, #12]
 800b17a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800b17c:	68fb      	ldr	r3, [r7, #12]
}
 800b17e:	4618      	mov	r0, r3
 800b180:	3710      	adds	r7, #16
 800b182:	46bd      	mov	sp, r7
 800b184:	bd80      	pop	{r7, pc}
 800b186:	bf00      	nop
 800b188:	20000f24 	.word	0x20000f24

0800b18c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800b18c:	b580      	push	{r7, lr}
 800b18e:	b086      	sub	sp, #24
 800b190:	af00      	add	r7, sp, #0
 800b192:	60f8      	str	r0, [r7, #12]
 800b194:	60b9      	str	r1, [r7, #8]
 800b196:	607a      	str	r2, [r7, #4]
 800b198:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800b19a:	2300      	movs	r3, #0
 800b19c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800b19e:	68fb      	ldr	r3, [r7, #12]
 800b1a0:	68ba      	ldr	r2, [r7, #8]
 800b1a2:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800b1a4:	68fb      	ldr	r3, [r7, #12]
 800b1a6:	68fa      	ldr	r2, [r7, #12]
 800b1a8:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800b1aa:	68ba      	ldr	r2, [r7, #8]
 800b1ac:	687b      	ldr	r3, [r7, #4]
 800b1ae:	429a      	cmp	r2, r3
 800b1b0:	d812      	bhi.n	800b1d8 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b1b2:	687a      	ldr	r2, [r7, #4]
 800b1b4:	683b      	ldr	r3, [r7, #0]
 800b1b6:	1ad2      	subs	r2, r2, r3
 800b1b8:	68fb      	ldr	r3, [r7, #12]
 800b1ba:	699b      	ldr	r3, [r3, #24]
 800b1bc:	429a      	cmp	r2, r3
 800b1be:	d302      	bcc.n	800b1c6 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800b1c0:	2301      	movs	r3, #1
 800b1c2:	617b      	str	r3, [r7, #20]
 800b1c4:	e01b      	b.n	800b1fe <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800b1c6:	4b10      	ldr	r3, [pc, #64]	@ (800b208 <prvInsertTimerInActiveList+0x7c>)
 800b1c8:	681a      	ldr	r2, [r3, #0]
 800b1ca:	68fb      	ldr	r3, [r7, #12]
 800b1cc:	3304      	adds	r3, #4
 800b1ce:	4619      	mov	r1, r3
 800b1d0:	4610      	mov	r0, r2
 800b1d2:	f7fe f8fa 	bl	80093ca <vListInsert>
 800b1d6:	e012      	b.n	800b1fe <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800b1d8:	687a      	ldr	r2, [r7, #4]
 800b1da:	683b      	ldr	r3, [r7, #0]
 800b1dc:	429a      	cmp	r2, r3
 800b1de:	d206      	bcs.n	800b1ee <prvInsertTimerInActiveList+0x62>
 800b1e0:	68ba      	ldr	r2, [r7, #8]
 800b1e2:	683b      	ldr	r3, [r7, #0]
 800b1e4:	429a      	cmp	r2, r3
 800b1e6:	d302      	bcc.n	800b1ee <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800b1e8:	2301      	movs	r3, #1
 800b1ea:	617b      	str	r3, [r7, #20]
 800b1ec:	e007      	b.n	800b1fe <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800b1ee:	4b07      	ldr	r3, [pc, #28]	@ (800b20c <prvInsertTimerInActiveList+0x80>)
 800b1f0:	681a      	ldr	r2, [r3, #0]
 800b1f2:	68fb      	ldr	r3, [r7, #12]
 800b1f4:	3304      	adds	r3, #4
 800b1f6:	4619      	mov	r1, r3
 800b1f8:	4610      	mov	r0, r2
 800b1fa:	f7fe f8e6 	bl	80093ca <vListInsert>
		}
	}

	return xProcessTimerNow;
 800b1fe:	697b      	ldr	r3, [r7, #20]
}
 800b200:	4618      	mov	r0, r3
 800b202:	3718      	adds	r7, #24
 800b204:	46bd      	mov	sp, r7
 800b206:	bd80      	pop	{r7, pc}
 800b208:	20000f18 	.word	0x20000f18
 800b20c:	20000f14 	.word	0x20000f14

0800b210 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800b210:	b580      	push	{r7, lr}
 800b212:	b08e      	sub	sp, #56	@ 0x38
 800b214:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800b216:	e0ce      	b.n	800b3b6 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800b218:	687b      	ldr	r3, [r7, #4]
 800b21a:	2b00      	cmp	r3, #0
 800b21c:	da19      	bge.n	800b252 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800b21e:	1d3b      	adds	r3, r7, #4
 800b220:	3304      	adds	r3, #4
 800b222:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800b224:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b226:	2b00      	cmp	r3, #0
 800b228:	d10b      	bne.n	800b242 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800b22a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b22e:	f383 8811 	msr	BASEPRI, r3
 800b232:	f3bf 8f6f 	isb	sy
 800b236:	f3bf 8f4f 	dsb	sy
 800b23a:	61fb      	str	r3, [r7, #28]
}
 800b23c:	bf00      	nop
 800b23e:	bf00      	nop
 800b240:	e7fd      	b.n	800b23e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800b242:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b244:	681b      	ldr	r3, [r3, #0]
 800b246:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b248:	6850      	ldr	r0, [r2, #4]
 800b24a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b24c:	6892      	ldr	r2, [r2, #8]
 800b24e:	4611      	mov	r1, r2
 800b250:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800b252:	687b      	ldr	r3, [r7, #4]
 800b254:	2b00      	cmp	r3, #0
 800b256:	f2c0 80ae 	blt.w	800b3b6 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800b25a:	68fb      	ldr	r3, [r7, #12]
 800b25c:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800b25e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b260:	695b      	ldr	r3, [r3, #20]
 800b262:	2b00      	cmp	r3, #0
 800b264:	d004      	beq.n	800b270 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b266:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b268:	3304      	adds	r3, #4
 800b26a:	4618      	mov	r0, r3
 800b26c:	f7fe f8e6 	bl	800943c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800b270:	463b      	mov	r3, r7
 800b272:	4618      	mov	r0, r3
 800b274:	f7ff ff6a 	bl	800b14c <prvSampleTimeNow>
 800b278:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800b27a:	687b      	ldr	r3, [r7, #4]
 800b27c:	2b09      	cmp	r3, #9
 800b27e:	f200 8097 	bhi.w	800b3b0 <prvProcessReceivedCommands+0x1a0>
 800b282:	a201      	add	r2, pc, #4	@ (adr r2, 800b288 <prvProcessReceivedCommands+0x78>)
 800b284:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b288:	0800b2b1 	.word	0x0800b2b1
 800b28c:	0800b2b1 	.word	0x0800b2b1
 800b290:	0800b2b1 	.word	0x0800b2b1
 800b294:	0800b327 	.word	0x0800b327
 800b298:	0800b33b 	.word	0x0800b33b
 800b29c:	0800b387 	.word	0x0800b387
 800b2a0:	0800b2b1 	.word	0x0800b2b1
 800b2a4:	0800b2b1 	.word	0x0800b2b1
 800b2a8:	0800b327 	.word	0x0800b327
 800b2ac:	0800b33b 	.word	0x0800b33b
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800b2b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b2b2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b2b6:	f043 0301 	orr.w	r3, r3, #1
 800b2ba:	b2da      	uxtb	r2, r3
 800b2bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b2be:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800b2c2:	68ba      	ldr	r2, [r7, #8]
 800b2c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b2c6:	699b      	ldr	r3, [r3, #24]
 800b2c8:	18d1      	adds	r1, r2, r3
 800b2ca:	68bb      	ldr	r3, [r7, #8]
 800b2cc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b2ce:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b2d0:	f7ff ff5c 	bl	800b18c <prvInsertTimerInActiveList>
 800b2d4:	4603      	mov	r3, r0
 800b2d6:	2b00      	cmp	r3, #0
 800b2d8:	d06c      	beq.n	800b3b4 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b2da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b2dc:	6a1b      	ldr	r3, [r3, #32]
 800b2de:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b2e0:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b2e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b2e4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b2e8:	f003 0304 	and.w	r3, r3, #4
 800b2ec:	2b00      	cmp	r3, #0
 800b2ee:	d061      	beq.n	800b3b4 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800b2f0:	68ba      	ldr	r2, [r7, #8]
 800b2f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b2f4:	699b      	ldr	r3, [r3, #24]
 800b2f6:	441a      	add	r2, r3
 800b2f8:	2300      	movs	r3, #0
 800b2fa:	9300      	str	r3, [sp, #0]
 800b2fc:	2300      	movs	r3, #0
 800b2fe:	2100      	movs	r1, #0
 800b300:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b302:	f7ff fe01 	bl	800af08 <xTimerGenericCommand>
 800b306:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800b308:	6a3b      	ldr	r3, [r7, #32]
 800b30a:	2b00      	cmp	r3, #0
 800b30c:	d152      	bne.n	800b3b4 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800b30e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b312:	f383 8811 	msr	BASEPRI, r3
 800b316:	f3bf 8f6f 	isb	sy
 800b31a:	f3bf 8f4f 	dsb	sy
 800b31e:	61bb      	str	r3, [r7, #24]
}
 800b320:	bf00      	nop
 800b322:	bf00      	nop
 800b324:	e7fd      	b.n	800b322 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b326:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b328:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b32c:	f023 0301 	bic.w	r3, r3, #1
 800b330:	b2da      	uxtb	r2, r3
 800b332:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b334:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800b338:	e03d      	b.n	800b3b6 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800b33a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b33c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b340:	f043 0301 	orr.w	r3, r3, #1
 800b344:	b2da      	uxtb	r2, r3
 800b346:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b348:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800b34c:	68ba      	ldr	r2, [r7, #8]
 800b34e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b350:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800b352:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b354:	699b      	ldr	r3, [r3, #24]
 800b356:	2b00      	cmp	r3, #0
 800b358:	d10b      	bne.n	800b372 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800b35a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b35e:	f383 8811 	msr	BASEPRI, r3
 800b362:	f3bf 8f6f 	isb	sy
 800b366:	f3bf 8f4f 	dsb	sy
 800b36a:	617b      	str	r3, [r7, #20]
}
 800b36c:	bf00      	nop
 800b36e:	bf00      	nop
 800b370:	e7fd      	b.n	800b36e <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800b372:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b374:	699a      	ldr	r2, [r3, #24]
 800b376:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b378:	18d1      	adds	r1, r2, r3
 800b37a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b37c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b37e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b380:	f7ff ff04 	bl	800b18c <prvInsertTimerInActiveList>
					break;
 800b384:	e017      	b.n	800b3b6 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800b386:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b388:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b38c:	f003 0302 	and.w	r3, r3, #2
 800b390:	2b00      	cmp	r3, #0
 800b392:	d103      	bne.n	800b39c <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800b394:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b396:	f000 fbe7 	bl	800bb68 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800b39a:	e00c      	b.n	800b3b6 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b39c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b39e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b3a2:	f023 0301 	bic.w	r3, r3, #1
 800b3a6:	b2da      	uxtb	r2, r3
 800b3a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b3aa:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800b3ae:	e002      	b.n	800b3b6 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800b3b0:	bf00      	nop
 800b3b2:	e000      	b.n	800b3b6 <prvProcessReceivedCommands+0x1a6>
					break;
 800b3b4:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800b3b6:	4b08      	ldr	r3, [pc, #32]	@ (800b3d8 <prvProcessReceivedCommands+0x1c8>)
 800b3b8:	681b      	ldr	r3, [r3, #0]
 800b3ba:	1d39      	adds	r1, r7, #4
 800b3bc:	2200      	movs	r2, #0
 800b3be:	4618      	mov	r0, r3
 800b3c0:	f7fe fb4c 	bl	8009a5c <xQueueReceive>
 800b3c4:	4603      	mov	r3, r0
 800b3c6:	2b00      	cmp	r3, #0
 800b3c8:	f47f af26 	bne.w	800b218 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800b3cc:	bf00      	nop
 800b3ce:	bf00      	nop
 800b3d0:	3730      	adds	r7, #48	@ 0x30
 800b3d2:	46bd      	mov	sp, r7
 800b3d4:	bd80      	pop	{r7, pc}
 800b3d6:	bf00      	nop
 800b3d8:	20000f1c 	.word	0x20000f1c

0800b3dc <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800b3dc:	b580      	push	{r7, lr}
 800b3de:	b088      	sub	sp, #32
 800b3e0:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800b3e2:	e049      	b.n	800b478 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800b3e4:	4b2e      	ldr	r3, [pc, #184]	@ (800b4a0 <prvSwitchTimerLists+0xc4>)
 800b3e6:	681b      	ldr	r3, [r3, #0]
 800b3e8:	68db      	ldr	r3, [r3, #12]
 800b3ea:	681b      	ldr	r3, [r3, #0]
 800b3ec:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b3ee:	4b2c      	ldr	r3, [pc, #176]	@ (800b4a0 <prvSwitchTimerLists+0xc4>)
 800b3f0:	681b      	ldr	r3, [r3, #0]
 800b3f2:	68db      	ldr	r3, [r3, #12]
 800b3f4:	68db      	ldr	r3, [r3, #12]
 800b3f6:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b3f8:	68fb      	ldr	r3, [r7, #12]
 800b3fa:	3304      	adds	r3, #4
 800b3fc:	4618      	mov	r0, r3
 800b3fe:	f7fe f81d 	bl	800943c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b402:	68fb      	ldr	r3, [r7, #12]
 800b404:	6a1b      	ldr	r3, [r3, #32]
 800b406:	68f8      	ldr	r0, [r7, #12]
 800b408:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b40a:	68fb      	ldr	r3, [r7, #12]
 800b40c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b410:	f003 0304 	and.w	r3, r3, #4
 800b414:	2b00      	cmp	r3, #0
 800b416:	d02f      	beq.n	800b478 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800b418:	68fb      	ldr	r3, [r7, #12]
 800b41a:	699b      	ldr	r3, [r3, #24]
 800b41c:	693a      	ldr	r2, [r7, #16]
 800b41e:	4413      	add	r3, r2
 800b420:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800b422:	68ba      	ldr	r2, [r7, #8]
 800b424:	693b      	ldr	r3, [r7, #16]
 800b426:	429a      	cmp	r2, r3
 800b428:	d90e      	bls.n	800b448 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800b42a:	68fb      	ldr	r3, [r7, #12]
 800b42c:	68ba      	ldr	r2, [r7, #8]
 800b42e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800b430:	68fb      	ldr	r3, [r7, #12]
 800b432:	68fa      	ldr	r2, [r7, #12]
 800b434:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800b436:	4b1a      	ldr	r3, [pc, #104]	@ (800b4a0 <prvSwitchTimerLists+0xc4>)
 800b438:	681a      	ldr	r2, [r3, #0]
 800b43a:	68fb      	ldr	r3, [r7, #12]
 800b43c:	3304      	adds	r3, #4
 800b43e:	4619      	mov	r1, r3
 800b440:	4610      	mov	r0, r2
 800b442:	f7fd ffc2 	bl	80093ca <vListInsert>
 800b446:	e017      	b.n	800b478 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800b448:	2300      	movs	r3, #0
 800b44a:	9300      	str	r3, [sp, #0]
 800b44c:	2300      	movs	r3, #0
 800b44e:	693a      	ldr	r2, [r7, #16]
 800b450:	2100      	movs	r1, #0
 800b452:	68f8      	ldr	r0, [r7, #12]
 800b454:	f7ff fd58 	bl	800af08 <xTimerGenericCommand>
 800b458:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800b45a:	687b      	ldr	r3, [r7, #4]
 800b45c:	2b00      	cmp	r3, #0
 800b45e:	d10b      	bne.n	800b478 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800b460:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b464:	f383 8811 	msr	BASEPRI, r3
 800b468:	f3bf 8f6f 	isb	sy
 800b46c:	f3bf 8f4f 	dsb	sy
 800b470:	603b      	str	r3, [r7, #0]
}
 800b472:	bf00      	nop
 800b474:	bf00      	nop
 800b476:	e7fd      	b.n	800b474 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800b478:	4b09      	ldr	r3, [pc, #36]	@ (800b4a0 <prvSwitchTimerLists+0xc4>)
 800b47a:	681b      	ldr	r3, [r3, #0]
 800b47c:	681b      	ldr	r3, [r3, #0]
 800b47e:	2b00      	cmp	r3, #0
 800b480:	d1b0      	bne.n	800b3e4 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800b482:	4b07      	ldr	r3, [pc, #28]	@ (800b4a0 <prvSwitchTimerLists+0xc4>)
 800b484:	681b      	ldr	r3, [r3, #0]
 800b486:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800b488:	4b06      	ldr	r3, [pc, #24]	@ (800b4a4 <prvSwitchTimerLists+0xc8>)
 800b48a:	681b      	ldr	r3, [r3, #0]
 800b48c:	4a04      	ldr	r2, [pc, #16]	@ (800b4a0 <prvSwitchTimerLists+0xc4>)
 800b48e:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800b490:	4a04      	ldr	r2, [pc, #16]	@ (800b4a4 <prvSwitchTimerLists+0xc8>)
 800b492:	697b      	ldr	r3, [r7, #20]
 800b494:	6013      	str	r3, [r2, #0]
}
 800b496:	bf00      	nop
 800b498:	3718      	adds	r7, #24
 800b49a:	46bd      	mov	sp, r7
 800b49c:	bd80      	pop	{r7, pc}
 800b49e:	bf00      	nop
 800b4a0:	20000f14 	.word	0x20000f14
 800b4a4:	20000f18 	.word	0x20000f18

0800b4a8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800b4a8:	b580      	push	{r7, lr}
 800b4aa:	b082      	sub	sp, #8
 800b4ac:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800b4ae:	f000 f96b 	bl	800b788 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800b4b2:	4b15      	ldr	r3, [pc, #84]	@ (800b508 <prvCheckForValidListAndQueue+0x60>)
 800b4b4:	681b      	ldr	r3, [r3, #0]
 800b4b6:	2b00      	cmp	r3, #0
 800b4b8:	d120      	bne.n	800b4fc <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800b4ba:	4814      	ldr	r0, [pc, #80]	@ (800b50c <prvCheckForValidListAndQueue+0x64>)
 800b4bc:	f7fd ff34 	bl	8009328 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800b4c0:	4813      	ldr	r0, [pc, #76]	@ (800b510 <prvCheckForValidListAndQueue+0x68>)
 800b4c2:	f7fd ff31 	bl	8009328 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800b4c6:	4b13      	ldr	r3, [pc, #76]	@ (800b514 <prvCheckForValidListAndQueue+0x6c>)
 800b4c8:	4a10      	ldr	r2, [pc, #64]	@ (800b50c <prvCheckForValidListAndQueue+0x64>)
 800b4ca:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800b4cc:	4b12      	ldr	r3, [pc, #72]	@ (800b518 <prvCheckForValidListAndQueue+0x70>)
 800b4ce:	4a10      	ldr	r2, [pc, #64]	@ (800b510 <prvCheckForValidListAndQueue+0x68>)
 800b4d0:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800b4d2:	2300      	movs	r3, #0
 800b4d4:	9300      	str	r3, [sp, #0]
 800b4d6:	4b11      	ldr	r3, [pc, #68]	@ (800b51c <prvCheckForValidListAndQueue+0x74>)
 800b4d8:	4a11      	ldr	r2, [pc, #68]	@ (800b520 <prvCheckForValidListAndQueue+0x78>)
 800b4da:	2110      	movs	r1, #16
 800b4dc:	200a      	movs	r0, #10
 800b4de:	f7fe f841 	bl	8009564 <xQueueGenericCreateStatic>
 800b4e2:	4603      	mov	r3, r0
 800b4e4:	4a08      	ldr	r2, [pc, #32]	@ (800b508 <prvCheckForValidListAndQueue+0x60>)
 800b4e6:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800b4e8:	4b07      	ldr	r3, [pc, #28]	@ (800b508 <prvCheckForValidListAndQueue+0x60>)
 800b4ea:	681b      	ldr	r3, [r3, #0]
 800b4ec:	2b00      	cmp	r3, #0
 800b4ee:	d005      	beq.n	800b4fc <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800b4f0:	4b05      	ldr	r3, [pc, #20]	@ (800b508 <prvCheckForValidListAndQueue+0x60>)
 800b4f2:	681b      	ldr	r3, [r3, #0]
 800b4f4:	490b      	ldr	r1, [pc, #44]	@ (800b524 <prvCheckForValidListAndQueue+0x7c>)
 800b4f6:	4618      	mov	r0, r3
 800b4f8:	f7fe fd24 	bl	8009f44 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800b4fc:	f000 f976 	bl	800b7ec <vPortExitCritical>
}
 800b500:	bf00      	nop
 800b502:	46bd      	mov	sp, r7
 800b504:	bd80      	pop	{r7, pc}
 800b506:	bf00      	nop
 800b508:	20000f1c 	.word	0x20000f1c
 800b50c:	20000eec 	.word	0x20000eec
 800b510:	20000f00 	.word	0x20000f00
 800b514:	20000f14 	.word	0x20000f14
 800b518:	20000f18 	.word	0x20000f18
 800b51c:	20000fc8 	.word	0x20000fc8
 800b520:	20000f28 	.word	0x20000f28
 800b524:	0800c788 	.word	0x0800c788

0800b528 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800b528:	b480      	push	{r7}
 800b52a:	b085      	sub	sp, #20
 800b52c:	af00      	add	r7, sp, #0
 800b52e:	60f8      	str	r0, [r7, #12]
 800b530:	60b9      	str	r1, [r7, #8]
 800b532:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800b534:	68fb      	ldr	r3, [r7, #12]
 800b536:	3b04      	subs	r3, #4
 800b538:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800b53a:	68fb      	ldr	r3, [r7, #12]
 800b53c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800b540:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b542:	68fb      	ldr	r3, [r7, #12]
 800b544:	3b04      	subs	r3, #4
 800b546:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800b548:	68bb      	ldr	r3, [r7, #8]
 800b54a:	f023 0201 	bic.w	r2, r3, #1
 800b54e:	68fb      	ldr	r3, [r7, #12]
 800b550:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b552:	68fb      	ldr	r3, [r7, #12]
 800b554:	3b04      	subs	r3, #4
 800b556:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800b558:	4a0c      	ldr	r2, [pc, #48]	@ (800b58c <pxPortInitialiseStack+0x64>)
 800b55a:	68fb      	ldr	r3, [r7, #12]
 800b55c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800b55e:	68fb      	ldr	r3, [r7, #12]
 800b560:	3b14      	subs	r3, #20
 800b562:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800b564:	687a      	ldr	r2, [r7, #4]
 800b566:	68fb      	ldr	r3, [r7, #12]
 800b568:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800b56a:	68fb      	ldr	r3, [r7, #12]
 800b56c:	3b04      	subs	r3, #4
 800b56e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800b570:	68fb      	ldr	r3, [r7, #12]
 800b572:	f06f 0202 	mvn.w	r2, #2
 800b576:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800b578:	68fb      	ldr	r3, [r7, #12]
 800b57a:	3b20      	subs	r3, #32
 800b57c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800b57e:	68fb      	ldr	r3, [r7, #12]
}
 800b580:	4618      	mov	r0, r3
 800b582:	3714      	adds	r7, #20
 800b584:	46bd      	mov	sp, r7
 800b586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b58a:	4770      	bx	lr
 800b58c:	0800b591 	.word	0x0800b591

0800b590 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800b590:	b480      	push	{r7}
 800b592:	b085      	sub	sp, #20
 800b594:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800b596:	2300      	movs	r3, #0
 800b598:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800b59a:	4b13      	ldr	r3, [pc, #76]	@ (800b5e8 <prvTaskExitError+0x58>)
 800b59c:	681b      	ldr	r3, [r3, #0]
 800b59e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b5a2:	d00b      	beq.n	800b5bc <prvTaskExitError+0x2c>
	__asm volatile
 800b5a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b5a8:	f383 8811 	msr	BASEPRI, r3
 800b5ac:	f3bf 8f6f 	isb	sy
 800b5b0:	f3bf 8f4f 	dsb	sy
 800b5b4:	60fb      	str	r3, [r7, #12]
}
 800b5b6:	bf00      	nop
 800b5b8:	bf00      	nop
 800b5ba:	e7fd      	b.n	800b5b8 <prvTaskExitError+0x28>
	__asm volatile
 800b5bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b5c0:	f383 8811 	msr	BASEPRI, r3
 800b5c4:	f3bf 8f6f 	isb	sy
 800b5c8:	f3bf 8f4f 	dsb	sy
 800b5cc:	60bb      	str	r3, [r7, #8]
}
 800b5ce:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800b5d0:	bf00      	nop
 800b5d2:	687b      	ldr	r3, [r7, #4]
 800b5d4:	2b00      	cmp	r3, #0
 800b5d6:	d0fc      	beq.n	800b5d2 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800b5d8:	bf00      	nop
 800b5da:	bf00      	nop
 800b5dc:	3714      	adds	r7, #20
 800b5de:	46bd      	mov	sp, r7
 800b5e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5e4:	4770      	bx	lr
 800b5e6:	bf00      	nop
 800b5e8:	2000002c 	.word	0x2000002c
 800b5ec:	00000000 	.word	0x00000000

0800b5f0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800b5f0:	4b07      	ldr	r3, [pc, #28]	@ (800b610 <pxCurrentTCBConst2>)
 800b5f2:	6819      	ldr	r1, [r3, #0]
 800b5f4:	6808      	ldr	r0, [r1, #0]
 800b5f6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b5fa:	f380 8809 	msr	PSP, r0
 800b5fe:	f3bf 8f6f 	isb	sy
 800b602:	f04f 0000 	mov.w	r0, #0
 800b606:	f380 8811 	msr	BASEPRI, r0
 800b60a:	4770      	bx	lr
 800b60c:	f3af 8000 	nop.w

0800b610 <pxCurrentTCBConst2>:
 800b610:	200009ec 	.word	0x200009ec
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800b614:	bf00      	nop
 800b616:	bf00      	nop

0800b618 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800b618:	4808      	ldr	r0, [pc, #32]	@ (800b63c <prvPortStartFirstTask+0x24>)
 800b61a:	6800      	ldr	r0, [r0, #0]
 800b61c:	6800      	ldr	r0, [r0, #0]
 800b61e:	f380 8808 	msr	MSP, r0
 800b622:	f04f 0000 	mov.w	r0, #0
 800b626:	f380 8814 	msr	CONTROL, r0
 800b62a:	b662      	cpsie	i
 800b62c:	b661      	cpsie	f
 800b62e:	f3bf 8f4f 	dsb	sy
 800b632:	f3bf 8f6f 	isb	sy
 800b636:	df00      	svc	0
 800b638:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800b63a:	bf00      	nop
 800b63c:	e000ed08 	.word	0xe000ed08

0800b640 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800b640:	b580      	push	{r7, lr}
 800b642:	b086      	sub	sp, #24
 800b644:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800b646:	4b47      	ldr	r3, [pc, #284]	@ (800b764 <xPortStartScheduler+0x124>)
 800b648:	681b      	ldr	r3, [r3, #0]
 800b64a:	4a47      	ldr	r2, [pc, #284]	@ (800b768 <xPortStartScheduler+0x128>)
 800b64c:	4293      	cmp	r3, r2
 800b64e:	d10b      	bne.n	800b668 <xPortStartScheduler+0x28>
	__asm volatile
 800b650:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b654:	f383 8811 	msr	BASEPRI, r3
 800b658:	f3bf 8f6f 	isb	sy
 800b65c:	f3bf 8f4f 	dsb	sy
 800b660:	613b      	str	r3, [r7, #16]
}
 800b662:	bf00      	nop
 800b664:	bf00      	nop
 800b666:	e7fd      	b.n	800b664 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800b668:	4b3e      	ldr	r3, [pc, #248]	@ (800b764 <xPortStartScheduler+0x124>)
 800b66a:	681b      	ldr	r3, [r3, #0]
 800b66c:	4a3f      	ldr	r2, [pc, #252]	@ (800b76c <xPortStartScheduler+0x12c>)
 800b66e:	4293      	cmp	r3, r2
 800b670:	d10b      	bne.n	800b68a <xPortStartScheduler+0x4a>
	__asm volatile
 800b672:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b676:	f383 8811 	msr	BASEPRI, r3
 800b67a:	f3bf 8f6f 	isb	sy
 800b67e:	f3bf 8f4f 	dsb	sy
 800b682:	60fb      	str	r3, [r7, #12]
}
 800b684:	bf00      	nop
 800b686:	bf00      	nop
 800b688:	e7fd      	b.n	800b686 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800b68a:	4b39      	ldr	r3, [pc, #228]	@ (800b770 <xPortStartScheduler+0x130>)
 800b68c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800b68e:	697b      	ldr	r3, [r7, #20]
 800b690:	781b      	ldrb	r3, [r3, #0]
 800b692:	b2db      	uxtb	r3, r3
 800b694:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800b696:	697b      	ldr	r3, [r7, #20]
 800b698:	22ff      	movs	r2, #255	@ 0xff
 800b69a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800b69c:	697b      	ldr	r3, [r7, #20]
 800b69e:	781b      	ldrb	r3, [r3, #0]
 800b6a0:	b2db      	uxtb	r3, r3
 800b6a2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800b6a4:	78fb      	ldrb	r3, [r7, #3]
 800b6a6:	b2db      	uxtb	r3, r3
 800b6a8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800b6ac:	b2da      	uxtb	r2, r3
 800b6ae:	4b31      	ldr	r3, [pc, #196]	@ (800b774 <xPortStartScheduler+0x134>)
 800b6b0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800b6b2:	4b31      	ldr	r3, [pc, #196]	@ (800b778 <xPortStartScheduler+0x138>)
 800b6b4:	2207      	movs	r2, #7
 800b6b6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b6b8:	e009      	b.n	800b6ce <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800b6ba:	4b2f      	ldr	r3, [pc, #188]	@ (800b778 <xPortStartScheduler+0x138>)
 800b6bc:	681b      	ldr	r3, [r3, #0]
 800b6be:	3b01      	subs	r3, #1
 800b6c0:	4a2d      	ldr	r2, [pc, #180]	@ (800b778 <xPortStartScheduler+0x138>)
 800b6c2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800b6c4:	78fb      	ldrb	r3, [r7, #3]
 800b6c6:	b2db      	uxtb	r3, r3
 800b6c8:	005b      	lsls	r3, r3, #1
 800b6ca:	b2db      	uxtb	r3, r3
 800b6cc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b6ce:	78fb      	ldrb	r3, [r7, #3]
 800b6d0:	b2db      	uxtb	r3, r3
 800b6d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b6d6:	2b80      	cmp	r3, #128	@ 0x80
 800b6d8:	d0ef      	beq.n	800b6ba <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800b6da:	4b27      	ldr	r3, [pc, #156]	@ (800b778 <xPortStartScheduler+0x138>)
 800b6dc:	681b      	ldr	r3, [r3, #0]
 800b6de:	f1c3 0307 	rsb	r3, r3, #7
 800b6e2:	2b04      	cmp	r3, #4
 800b6e4:	d00b      	beq.n	800b6fe <xPortStartScheduler+0xbe>
	__asm volatile
 800b6e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b6ea:	f383 8811 	msr	BASEPRI, r3
 800b6ee:	f3bf 8f6f 	isb	sy
 800b6f2:	f3bf 8f4f 	dsb	sy
 800b6f6:	60bb      	str	r3, [r7, #8]
}
 800b6f8:	bf00      	nop
 800b6fa:	bf00      	nop
 800b6fc:	e7fd      	b.n	800b6fa <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800b6fe:	4b1e      	ldr	r3, [pc, #120]	@ (800b778 <xPortStartScheduler+0x138>)
 800b700:	681b      	ldr	r3, [r3, #0]
 800b702:	021b      	lsls	r3, r3, #8
 800b704:	4a1c      	ldr	r2, [pc, #112]	@ (800b778 <xPortStartScheduler+0x138>)
 800b706:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800b708:	4b1b      	ldr	r3, [pc, #108]	@ (800b778 <xPortStartScheduler+0x138>)
 800b70a:	681b      	ldr	r3, [r3, #0]
 800b70c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800b710:	4a19      	ldr	r2, [pc, #100]	@ (800b778 <xPortStartScheduler+0x138>)
 800b712:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800b714:	687b      	ldr	r3, [r7, #4]
 800b716:	b2da      	uxtb	r2, r3
 800b718:	697b      	ldr	r3, [r7, #20]
 800b71a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800b71c:	4b17      	ldr	r3, [pc, #92]	@ (800b77c <xPortStartScheduler+0x13c>)
 800b71e:	681b      	ldr	r3, [r3, #0]
 800b720:	4a16      	ldr	r2, [pc, #88]	@ (800b77c <xPortStartScheduler+0x13c>)
 800b722:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800b726:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800b728:	4b14      	ldr	r3, [pc, #80]	@ (800b77c <xPortStartScheduler+0x13c>)
 800b72a:	681b      	ldr	r3, [r3, #0]
 800b72c:	4a13      	ldr	r2, [pc, #76]	@ (800b77c <xPortStartScheduler+0x13c>)
 800b72e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800b732:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800b734:	f000 f8da 	bl	800b8ec <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800b738:	4b11      	ldr	r3, [pc, #68]	@ (800b780 <xPortStartScheduler+0x140>)
 800b73a:	2200      	movs	r2, #0
 800b73c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800b73e:	f000 f8f9 	bl	800b934 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800b742:	4b10      	ldr	r3, [pc, #64]	@ (800b784 <xPortStartScheduler+0x144>)
 800b744:	681b      	ldr	r3, [r3, #0]
 800b746:	4a0f      	ldr	r2, [pc, #60]	@ (800b784 <xPortStartScheduler+0x144>)
 800b748:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800b74c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800b74e:	f7ff ff63 	bl	800b618 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800b752:	f7ff f82f 	bl	800a7b4 <vTaskSwitchContext>
	prvTaskExitError();
 800b756:	f7ff ff1b 	bl	800b590 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800b75a:	2300      	movs	r3, #0
}
 800b75c:	4618      	mov	r0, r3
 800b75e:	3718      	adds	r7, #24
 800b760:	46bd      	mov	sp, r7
 800b762:	bd80      	pop	{r7, pc}
 800b764:	e000ed00 	.word	0xe000ed00
 800b768:	410fc271 	.word	0x410fc271
 800b76c:	410fc270 	.word	0x410fc270
 800b770:	e000e400 	.word	0xe000e400
 800b774:	20001018 	.word	0x20001018
 800b778:	2000101c 	.word	0x2000101c
 800b77c:	e000ed20 	.word	0xe000ed20
 800b780:	2000002c 	.word	0x2000002c
 800b784:	e000ef34 	.word	0xe000ef34

0800b788 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800b788:	b480      	push	{r7}
 800b78a:	b083      	sub	sp, #12
 800b78c:	af00      	add	r7, sp, #0
	__asm volatile
 800b78e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b792:	f383 8811 	msr	BASEPRI, r3
 800b796:	f3bf 8f6f 	isb	sy
 800b79a:	f3bf 8f4f 	dsb	sy
 800b79e:	607b      	str	r3, [r7, #4]
}
 800b7a0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800b7a2:	4b10      	ldr	r3, [pc, #64]	@ (800b7e4 <vPortEnterCritical+0x5c>)
 800b7a4:	681b      	ldr	r3, [r3, #0]
 800b7a6:	3301      	adds	r3, #1
 800b7a8:	4a0e      	ldr	r2, [pc, #56]	@ (800b7e4 <vPortEnterCritical+0x5c>)
 800b7aa:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800b7ac:	4b0d      	ldr	r3, [pc, #52]	@ (800b7e4 <vPortEnterCritical+0x5c>)
 800b7ae:	681b      	ldr	r3, [r3, #0]
 800b7b0:	2b01      	cmp	r3, #1
 800b7b2:	d110      	bne.n	800b7d6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800b7b4:	4b0c      	ldr	r3, [pc, #48]	@ (800b7e8 <vPortEnterCritical+0x60>)
 800b7b6:	681b      	ldr	r3, [r3, #0]
 800b7b8:	b2db      	uxtb	r3, r3
 800b7ba:	2b00      	cmp	r3, #0
 800b7bc:	d00b      	beq.n	800b7d6 <vPortEnterCritical+0x4e>
	__asm volatile
 800b7be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b7c2:	f383 8811 	msr	BASEPRI, r3
 800b7c6:	f3bf 8f6f 	isb	sy
 800b7ca:	f3bf 8f4f 	dsb	sy
 800b7ce:	603b      	str	r3, [r7, #0]
}
 800b7d0:	bf00      	nop
 800b7d2:	bf00      	nop
 800b7d4:	e7fd      	b.n	800b7d2 <vPortEnterCritical+0x4a>
	}
}
 800b7d6:	bf00      	nop
 800b7d8:	370c      	adds	r7, #12
 800b7da:	46bd      	mov	sp, r7
 800b7dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7e0:	4770      	bx	lr
 800b7e2:	bf00      	nop
 800b7e4:	2000002c 	.word	0x2000002c
 800b7e8:	e000ed04 	.word	0xe000ed04

0800b7ec <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800b7ec:	b480      	push	{r7}
 800b7ee:	b083      	sub	sp, #12
 800b7f0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800b7f2:	4b12      	ldr	r3, [pc, #72]	@ (800b83c <vPortExitCritical+0x50>)
 800b7f4:	681b      	ldr	r3, [r3, #0]
 800b7f6:	2b00      	cmp	r3, #0
 800b7f8:	d10b      	bne.n	800b812 <vPortExitCritical+0x26>
	__asm volatile
 800b7fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b7fe:	f383 8811 	msr	BASEPRI, r3
 800b802:	f3bf 8f6f 	isb	sy
 800b806:	f3bf 8f4f 	dsb	sy
 800b80a:	607b      	str	r3, [r7, #4]
}
 800b80c:	bf00      	nop
 800b80e:	bf00      	nop
 800b810:	e7fd      	b.n	800b80e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800b812:	4b0a      	ldr	r3, [pc, #40]	@ (800b83c <vPortExitCritical+0x50>)
 800b814:	681b      	ldr	r3, [r3, #0]
 800b816:	3b01      	subs	r3, #1
 800b818:	4a08      	ldr	r2, [pc, #32]	@ (800b83c <vPortExitCritical+0x50>)
 800b81a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800b81c:	4b07      	ldr	r3, [pc, #28]	@ (800b83c <vPortExitCritical+0x50>)
 800b81e:	681b      	ldr	r3, [r3, #0]
 800b820:	2b00      	cmp	r3, #0
 800b822:	d105      	bne.n	800b830 <vPortExitCritical+0x44>
 800b824:	2300      	movs	r3, #0
 800b826:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b828:	683b      	ldr	r3, [r7, #0]
 800b82a:	f383 8811 	msr	BASEPRI, r3
}
 800b82e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800b830:	bf00      	nop
 800b832:	370c      	adds	r7, #12
 800b834:	46bd      	mov	sp, r7
 800b836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b83a:	4770      	bx	lr
 800b83c:	2000002c 	.word	0x2000002c

0800b840 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800b840:	f3ef 8009 	mrs	r0, PSP
 800b844:	f3bf 8f6f 	isb	sy
 800b848:	4b15      	ldr	r3, [pc, #84]	@ (800b8a0 <pxCurrentTCBConst>)
 800b84a:	681a      	ldr	r2, [r3, #0]
 800b84c:	f01e 0f10 	tst.w	lr, #16
 800b850:	bf08      	it	eq
 800b852:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800b856:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b85a:	6010      	str	r0, [r2, #0]
 800b85c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800b860:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800b864:	f380 8811 	msr	BASEPRI, r0
 800b868:	f3bf 8f4f 	dsb	sy
 800b86c:	f3bf 8f6f 	isb	sy
 800b870:	f7fe ffa0 	bl	800a7b4 <vTaskSwitchContext>
 800b874:	f04f 0000 	mov.w	r0, #0
 800b878:	f380 8811 	msr	BASEPRI, r0
 800b87c:	bc09      	pop	{r0, r3}
 800b87e:	6819      	ldr	r1, [r3, #0]
 800b880:	6808      	ldr	r0, [r1, #0]
 800b882:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b886:	f01e 0f10 	tst.w	lr, #16
 800b88a:	bf08      	it	eq
 800b88c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800b890:	f380 8809 	msr	PSP, r0
 800b894:	f3bf 8f6f 	isb	sy
 800b898:	4770      	bx	lr
 800b89a:	bf00      	nop
 800b89c:	f3af 8000 	nop.w

0800b8a0 <pxCurrentTCBConst>:
 800b8a0:	200009ec 	.word	0x200009ec
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800b8a4:	bf00      	nop
 800b8a6:	bf00      	nop

0800b8a8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800b8a8:	b580      	push	{r7, lr}
 800b8aa:	b082      	sub	sp, #8
 800b8ac:	af00      	add	r7, sp, #0
	__asm volatile
 800b8ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b8b2:	f383 8811 	msr	BASEPRI, r3
 800b8b6:	f3bf 8f6f 	isb	sy
 800b8ba:	f3bf 8f4f 	dsb	sy
 800b8be:	607b      	str	r3, [r7, #4]
}
 800b8c0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800b8c2:	f7fe febd 	bl	800a640 <xTaskIncrementTick>
 800b8c6:	4603      	mov	r3, r0
 800b8c8:	2b00      	cmp	r3, #0
 800b8ca:	d003      	beq.n	800b8d4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800b8cc:	4b06      	ldr	r3, [pc, #24]	@ (800b8e8 <xPortSysTickHandler+0x40>)
 800b8ce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b8d2:	601a      	str	r2, [r3, #0]
 800b8d4:	2300      	movs	r3, #0
 800b8d6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b8d8:	683b      	ldr	r3, [r7, #0]
 800b8da:	f383 8811 	msr	BASEPRI, r3
}
 800b8de:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800b8e0:	bf00      	nop
 800b8e2:	3708      	adds	r7, #8
 800b8e4:	46bd      	mov	sp, r7
 800b8e6:	bd80      	pop	{r7, pc}
 800b8e8:	e000ed04 	.word	0xe000ed04

0800b8ec <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800b8ec:	b480      	push	{r7}
 800b8ee:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800b8f0:	4b0b      	ldr	r3, [pc, #44]	@ (800b920 <vPortSetupTimerInterrupt+0x34>)
 800b8f2:	2200      	movs	r2, #0
 800b8f4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800b8f6:	4b0b      	ldr	r3, [pc, #44]	@ (800b924 <vPortSetupTimerInterrupt+0x38>)
 800b8f8:	2200      	movs	r2, #0
 800b8fa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800b8fc:	4b0a      	ldr	r3, [pc, #40]	@ (800b928 <vPortSetupTimerInterrupt+0x3c>)
 800b8fe:	681b      	ldr	r3, [r3, #0]
 800b900:	4a0a      	ldr	r2, [pc, #40]	@ (800b92c <vPortSetupTimerInterrupt+0x40>)
 800b902:	fba2 2303 	umull	r2, r3, r2, r3
 800b906:	099b      	lsrs	r3, r3, #6
 800b908:	4a09      	ldr	r2, [pc, #36]	@ (800b930 <vPortSetupTimerInterrupt+0x44>)
 800b90a:	3b01      	subs	r3, #1
 800b90c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800b90e:	4b04      	ldr	r3, [pc, #16]	@ (800b920 <vPortSetupTimerInterrupt+0x34>)
 800b910:	2207      	movs	r2, #7
 800b912:	601a      	str	r2, [r3, #0]
}
 800b914:	bf00      	nop
 800b916:	46bd      	mov	sp, r7
 800b918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b91c:	4770      	bx	lr
 800b91e:	bf00      	nop
 800b920:	e000e010 	.word	0xe000e010
 800b924:	e000e018 	.word	0xe000e018
 800b928:	20000000 	.word	0x20000000
 800b92c:	10624dd3 	.word	0x10624dd3
 800b930:	e000e014 	.word	0xe000e014

0800b934 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800b934:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800b944 <vPortEnableVFP+0x10>
 800b938:	6801      	ldr	r1, [r0, #0]
 800b93a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800b93e:	6001      	str	r1, [r0, #0]
 800b940:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800b942:	bf00      	nop
 800b944:	e000ed88 	.word	0xe000ed88

0800b948 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800b948:	b480      	push	{r7}
 800b94a:	b085      	sub	sp, #20
 800b94c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800b94e:	f3ef 8305 	mrs	r3, IPSR
 800b952:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800b954:	68fb      	ldr	r3, [r7, #12]
 800b956:	2b0f      	cmp	r3, #15
 800b958:	d915      	bls.n	800b986 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800b95a:	4a18      	ldr	r2, [pc, #96]	@ (800b9bc <vPortValidateInterruptPriority+0x74>)
 800b95c:	68fb      	ldr	r3, [r7, #12]
 800b95e:	4413      	add	r3, r2
 800b960:	781b      	ldrb	r3, [r3, #0]
 800b962:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800b964:	4b16      	ldr	r3, [pc, #88]	@ (800b9c0 <vPortValidateInterruptPriority+0x78>)
 800b966:	781b      	ldrb	r3, [r3, #0]
 800b968:	7afa      	ldrb	r2, [r7, #11]
 800b96a:	429a      	cmp	r2, r3
 800b96c:	d20b      	bcs.n	800b986 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800b96e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b972:	f383 8811 	msr	BASEPRI, r3
 800b976:	f3bf 8f6f 	isb	sy
 800b97a:	f3bf 8f4f 	dsb	sy
 800b97e:	607b      	str	r3, [r7, #4]
}
 800b980:	bf00      	nop
 800b982:	bf00      	nop
 800b984:	e7fd      	b.n	800b982 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800b986:	4b0f      	ldr	r3, [pc, #60]	@ (800b9c4 <vPortValidateInterruptPriority+0x7c>)
 800b988:	681b      	ldr	r3, [r3, #0]
 800b98a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800b98e:	4b0e      	ldr	r3, [pc, #56]	@ (800b9c8 <vPortValidateInterruptPriority+0x80>)
 800b990:	681b      	ldr	r3, [r3, #0]
 800b992:	429a      	cmp	r2, r3
 800b994:	d90b      	bls.n	800b9ae <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800b996:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b99a:	f383 8811 	msr	BASEPRI, r3
 800b99e:	f3bf 8f6f 	isb	sy
 800b9a2:	f3bf 8f4f 	dsb	sy
 800b9a6:	603b      	str	r3, [r7, #0]
}
 800b9a8:	bf00      	nop
 800b9aa:	bf00      	nop
 800b9ac:	e7fd      	b.n	800b9aa <vPortValidateInterruptPriority+0x62>
	}
 800b9ae:	bf00      	nop
 800b9b0:	3714      	adds	r7, #20
 800b9b2:	46bd      	mov	sp, r7
 800b9b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9b8:	4770      	bx	lr
 800b9ba:	bf00      	nop
 800b9bc:	e000e3f0 	.word	0xe000e3f0
 800b9c0:	20001018 	.word	0x20001018
 800b9c4:	e000ed0c 	.word	0xe000ed0c
 800b9c8:	2000101c 	.word	0x2000101c

0800b9cc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800b9cc:	b580      	push	{r7, lr}
 800b9ce:	b08a      	sub	sp, #40	@ 0x28
 800b9d0:	af00      	add	r7, sp, #0
 800b9d2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800b9d4:	2300      	movs	r3, #0
 800b9d6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800b9d8:	f7fe fd76 	bl	800a4c8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800b9dc:	4b5c      	ldr	r3, [pc, #368]	@ (800bb50 <pvPortMalloc+0x184>)
 800b9de:	681b      	ldr	r3, [r3, #0]
 800b9e0:	2b00      	cmp	r3, #0
 800b9e2:	d101      	bne.n	800b9e8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800b9e4:	f000 f924 	bl	800bc30 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800b9e8:	4b5a      	ldr	r3, [pc, #360]	@ (800bb54 <pvPortMalloc+0x188>)
 800b9ea:	681a      	ldr	r2, [r3, #0]
 800b9ec:	687b      	ldr	r3, [r7, #4]
 800b9ee:	4013      	ands	r3, r2
 800b9f0:	2b00      	cmp	r3, #0
 800b9f2:	f040 8095 	bne.w	800bb20 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800b9f6:	687b      	ldr	r3, [r7, #4]
 800b9f8:	2b00      	cmp	r3, #0
 800b9fa:	d01e      	beq.n	800ba3a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800b9fc:	2208      	movs	r2, #8
 800b9fe:	687b      	ldr	r3, [r7, #4]
 800ba00:	4413      	add	r3, r2
 800ba02:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800ba04:	687b      	ldr	r3, [r7, #4]
 800ba06:	f003 0307 	and.w	r3, r3, #7
 800ba0a:	2b00      	cmp	r3, #0
 800ba0c:	d015      	beq.n	800ba3a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800ba0e:	687b      	ldr	r3, [r7, #4]
 800ba10:	f023 0307 	bic.w	r3, r3, #7
 800ba14:	3308      	adds	r3, #8
 800ba16:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800ba18:	687b      	ldr	r3, [r7, #4]
 800ba1a:	f003 0307 	and.w	r3, r3, #7
 800ba1e:	2b00      	cmp	r3, #0
 800ba20:	d00b      	beq.n	800ba3a <pvPortMalloc+0x6e>
	__asm volatile
 800ba22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ba26:	f383 8811 	msr	BASEPRI, r3
 800ba2a:	f3bf 8f6f 	isb	sy
 800ba2e:	f3bf 8f4f 	dsb	sy
 800ba32:	617b      	str	r3, [r7, #20]
}
 800ba34:	bf00      	nop
 800ba36:	bf00      	nop
 800ba38:	e7fd      	b.n	800ba36 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800ba3a:	687b      	ldr	r3, [r7, #4]
 800ba3c:	2b00      	cmp	r3, #0
 800ba3e:	d06f      	beq.n	800bb20 <pvPortMalloc+0x154>
 800ba40:	4b45      	ldr	r3, [pc, #276]	@ (800bb58 <pvPortMalloc+0x18c>)
 800ba42:	681b      	ldr	r3, [r3, #0]
 800ba44:	687a      	ldr	r2, [r7, #4]
 800ba46:	429a      	cmp	r2, r3
 800ba48:	d86a      	bhi.n	800bb20 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800ba4a:	4b44      	ldr	r3, [pc, #272]	@ (800bb5c <pvPortMalloc+0x190>)
 800ba4c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800ba4e:	4b43      	ldr	r3, [pc, #268]	@ (800bb5c <pvPortMalloc+0x190>)
 800ba50:	681b      	ldr	r3, [r3, #0]
 800ba52:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800ba54:	e004      	b.n	800ba60 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800ba56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba58:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800ba5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba5c:	681b      	ldr	r3, [r3, #0]
 800ba5e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800ba60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba62:	685b      	ldr	r3, [r3, #4]
 800ba64:	687a      	ldr	r2, [r7, #4]
 800ba66:	429a      	cmp	r2, r3
 800ba68:	d903      	bls.n	800ba72 <pvPortMalloc+0xa6>
 800ba6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba6c:	681b      	ldr	r3, [r3, #0]
 800ba6e:	2b00      	cmp	r3, #0
 800ba70:	d1f1      	bne.n	800ba56 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800ba72:	4b37      	ldr	r3, [pc, #220]	@ (800bb50 <pvPortMalloc+0x184>)
 800ba74:	681b      	ldr	r3, [r3, #0]
 800ba76:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ba78:	429a      	cmp	r2, r3
 800ba7a:	d051      	beq.n	800bb20 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800ba7c:	6a3b      	ldr	r3, [r7, #32]
 800ba7e:	681b      	ldr	r3, [r3, #0]
 800ba80:	2208      	movs	r2, #8
 800ba82:	4413      	add	r3, r2
 800ba84:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800ba86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba88:	681a      	ldr	r2, [r3, #0]
 800ba8a:	6a3b      	ldr	r3, [r7, #32]
 800ba8c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800ba8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba90:	685a      	ldr	r2, [r3, #4]
 800ba92:	687b      	ldr	r3, [r7, #4]
 800ba94:	1ad2      	subs	r2, r2, r3
 800ba96:	2308      	movs	r3, #8
 800ba98:	005b      	lsls	r3, r3, #1
 800ba9a:	429a      	cmp	r2, r3
 800ba9c:	d920      	bls.n	800bae0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800ba9e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800baa0:	687b      	ldr	r3, [r7, #4]
 800baa2:	4413      	add	r3, r2
 800baa4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800baa6:	69bb      	ldr	r3, [r7, #24]
 800baa8:	f003 0307 	and.w	r3, r3, #7
 800baac:	2b00      	cmp	r3, #0
 800baae:	d00b      	beq.n	800bac8 <pvPortMalloc+0xfc>
	__asm volatile
 800bab0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bab4:	f383 8811 	msr	BASEPRI, r3
 800bab8:	f3bf 8f6f 	isb	sy
 800babc:	f3bf 8f4f 	dsb	sy
 800bac0:	613b      	str	r3, [r7, #16]
}
 800bac2:	bf00      	nop
 800bac4:	bf00      	nop
 800bac6:	e7fd      	b.n	800bac4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800bac8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800baca:	685a      	ldr	r2, [r3, #4]
 800bacc:	687b      	ldr	r3, [r7, #4]
 800bace:	1ad2      	subs	r2, r2, r3
 800bad0:	69bb      	ldr	r3, [r7, #24]
 800bad2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800bad4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bad6:	687a      	ldr	r2, [r7, #4]
 800bad8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800bada:	69b8      	ldr	r0, [r7, #24]
 800badc:	f000 f90a 	bl	800bcf4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800bae0:	4b1d      	ldr	r3, [pc, #116]	@ (800bb58 <pvPortMalloc+0x18c>)
 800bae2:	681a      	ldr	r2, [r3, #0]
 800bae4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bae6:	685b      	ldr	r3, [r3, #4]
 800bae8:	1ad3      	subs	r3, r2, r3
 800baea:	4a1b      	ldr	r2, [pc, #108]	@ (800bb58 <pvPortMalloc+0x18c>)
 800baec:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800baee:	4b1a      	ldr	r3, [pc, #104]	@ (800bb58 <pvPortMalloc+0x18c>)
 800baf0:	681a      	ldr	r2, [r3, #0]
 800baf2:	4b1b      	ldr	r3, [pc, #108]	@ (800bb60 <pvPortMalloc+0x194>)
 800baf4:	681b      	ldr	r3, [r3, #0]
 800baf6:	429a      	cmp	r2, r3
 800baf8:	d203      	bcs.n	800bb02 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800bafa:	4b17      	ldr	r3, [pc, #92]	@ (800bb58 <pvPortMalloc+0x18c>)
 800bafc:	681b      	ldr	r3, [r3, #0]
 800bafe:	4a18      	ldr	r2, [pc, #96]	@ (800bb60 <pvPortMalloc+0x194>)
 800bb00:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800bb02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb04:	685a      	ldr	r2, [r3, #4]
 800bb06:	4b13      	ldr	r3, [pc, #76]	@ (800bb54 <pvPortMalloc+0x188>)
 800bb08:	681b      	ldr	r3, [r3, #0]
 800bb0a:	431a      	orrs	r2, r3
 800bb0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb0e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800bb10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb12:	2200      	movs	r2, #0
 800bb14:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800bb16:	4b13      	ldr	r3, [pc, #76]	@ (800bb64 <pvPortMalloc+0x198>)
 800bb18:	681b      	ldr	r3, [r3, #0]
 800bb1a:	3301      	adds	r3, #1
 800bb1c:	4a11      	ldr	r2, [pc, #68]	@ (800bb64 <pvPortMalloc+0x198>)
 800bb1e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800bb20:	f7fe fce0 	bl	800a4e4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800bb24:	69fb      	ldr	r3, [r7, #28]
 800bb26:	f003 0307 	and.w	r3, r3, #7
 800bb2a:	2b00      	cmp	r3, #0
 800bb2c:	d00b      	beq.n	800bb46 <pvPortMalloc+0x17a>
	__asm volatile
 800bb2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bb32:	f383 8811 	msr	BASEPRI, r3
 800bb36:	f3bf 8f6f 	isb	sy
 800bb3a:	f3bf 8f4f 	dsb	sy
 800bb3e:	60fb      	str	r3, [r7, #12]
}
 800bb40:	bf00      	nop
 800bb42:	bf00      	nop
 800bb44:	e7fd      	b.n	800bb42 <pvPortMalloc+0x176>
	return pvReturn;
 800bb46:	69fb      	ldr	r3, [r7, #28]
}
 800bb48:	4618      	mov	r0, r3
 800bb4a:	3728      	adds	r7, #40	@ 0x28
 800bb4c:	46bd      	mov	sp, r7
 800bb4e:	bd80      	pop	{r7, pc}
 800bb50:	20004c28 	.word	0x20004c28
 800bb54:	20004c3c 	.word	0x20004c3c
 800bb58:	20004c2c 	.word	0x20004c2c
 800bb5c:	20004c20 	.word	0x20004c20
 800bb60:	20004c30 	.word	0x20004c30
 800bb64:	20004c34 	.word	0x20004c34

0800bb68 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800bb68:	b580      	push	{r7, lr}
 800bb6a:	b086      	sub	sp, #24
 800bb6c:	af00      	add	r7, sp, #0
 800bb6e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800bb70:	687b      	ldr	r3, [r7, #4]
 800bb72:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800bb74:	687b      	ldr	r3, [r7, #4]
 800bb76:	2b00      	cmp	r3, #0
 800bb78:	d04f      	beq.n	800bc1a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800bb7a:	2308      	movs	r3, #8
 800bb7c:	425b      	negs	r3, r3
 800bb7e:	697a      	ldr	r2, [r7, #20]
 800bb80:	4413      	add	r3, r2
 800bb82:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800bb84:	697b      	ldr	r3, [r7, #20]
 800bb86:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800bb88:	693b      	ldr	r3, [r7, #16]
 800bb8a:	685a      	ldr	r2, [r3, #4]
 800bb8c:	4b25      	ldr	r3, [pc, #148]	@ (800bc24 <vPortFree+0xbc>)
 800bb8e:	681b      	ldr	r3, [r3, #0]
 800bb90:	4013      	ands	r3, r2
 800bb92:	2b00      	cmp	r3, #0
 800bb94:	d10b      	bne.n	800bbae <vPortFree+0x46>
	__asm volatile
 800bb96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bb9a:	f383 8811 	msr	BASEPRI, r3
 800bb9e:	f3bf 8f6f 	isb	sy
 800bba2:	f3bf 8f4f 	dsb	sy
 800bba6:	60fb      	str	r3, [r7, #12]
}
 800bba8:	bf00      	nop
 800bbaa:	bf00      	nop
 800bbac:	e7fd      	b.n	800bbaa <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800bbae:	693b      	ldr	r3, [r7, #16]
 800bbb0:	681b      	ldr	r3, [r3, #0]
 800bbb2:	2b00      	cmp	r3, #0
 800bbb4:	d00b      	beq.n	800bbce <vPortFree+0x66>
	__asm volatile
 800bbb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bbba:	f383 8811 	msr	BASEPRI, r3
 800bbbe:	f3bf 8f6f 	isb	sy
 800bbc2:	f3bf 8f4f 	dsb	sy
 800bbc6:	60bb      	str	r3, [r7, #8]
}
 800bbc8:	bf00      	nop
 800bbca:	bf00      	nop
 800bbcc:	e7fd      	b.n	800bbca <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800bbce:	693b      	ldr	r3, [r7, #16]
 800bbd0:	685a      	ldr	r2, [r3, #4]
 800bbd2:	4b14      	ldr	r3, [pc, #80]	@ (800bc24 <vPortFree+0xbc>)
 800bbd4:	681b      	ldr	r3, [r3, #0]
 800bbd6:	4013      	ands	r3, r2
 800bbd8:	2b00      	cmp	r3, #0
 800bbda:	d01e      	beq.n	800bc1a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800bbdc:	693b      	ldr	r3, [r7, #16]
 800bbde:	681b      	ldr	r3, [r3, #0]
 800bbe0:	2b00      	cmp	r3, #0
 800bbe2:	d11a      	bne.n	800bc1a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800bbe4:	693b      	ldr	r3, [r7, #16]
 800bbe6:	685a      	ldr	r2, [r3, #4]
 800bbe8:	4b0e      	ldr	r3, [pc, #56]	@ (800bc24 <vPortFree+0xbc>)
 800bbea:	681b      	ldr	r3, [r3, #0]
 800bbec:	43db      	mvns	r3, r3
 800bbee:	401a      	ands	r2, r3
 800bbf0:	693b      	ldr	r3, [r7, #16]
 800bbf2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800bbf4:	f7fe fc68 	bl	800a4c8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800bbf8:	693b      	ldr	r3, [r7, #16]
 800bbfa:	685a      	ldr	r2, [r3, #4]
 800bbfc:	4b0a      	ldr	r3, [pc, #40]	@ (800bc28 <vPortFree+0xc0>)
 800bbfe:	681b      	ldr	r3, [r3, #0]
 800bc00:	4413      	add	r3, r2
 800bc02:	4a09      	ldr	r2, [pc, #36]	@ (800bc28 <vPortFree+0xc0>)
 800bc04:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800bc06:	6938      	ldr	r0, [r7, #16]
 800bc08:	f000 f874 	bl	800bcf4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800bc0c:	4b07      	ldr	r3, [pc, #28]	@ (800bc2c <vPortFree+0xc4>)
 800bc0e:	681b      	ldr	r3, [r3, #0]
 800bc10:	3301      	adds	r3, #1
 800bc12:	4a06      	ldr	r2, [pc, #24]	@ (800bc2c <vPortFree+0xc4>)
 800bc14:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800bc16:	f7fe fc65 	bl	800a4e4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800bc1a:	bf00      	nop
 800bc1c:	3718      	adds	r7, #24
 800bc1e:	46bd      	mov	sp, r7
 800bc20:	bd80      	pop	{r7, pc}
 800bc22:	bf00      	nop
 800bc24:	20004c3c 	.word	0x20004c3c
 800bc28:	20004c2c 	.word	0x20004c2c
 800bc2c:	20004c38 	.word	0x20004c38

0800bc30 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800bc30:	b480      	push	{r7}
 800bc32:	b085      	sub	sp, #20
 800bc34:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800bc36:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800bc3a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800bc3c:	4b27      	ldr	r3, [pc, #156]	@ (800bcdc <prvHeapInit+0xac>)
 800bc3e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800bc40:	68fb      	ldr	r3, [r7, #12]
 800bc42:	f003 0307 	and.w	r3, r3, #7
 800bc46:	2b00      	cmp	r3, #0
 800bc48:	d00c      	beq.n	800bc64 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800bc4a:	68fb      	ldr	r3, [r7, #12]
 800bc4c:	3307      	adds	r3, #7
 800bc4e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800bc50:	68fb      	ldr	r3, [r7, #12]
 800bc52:	f023 0307 	bic.w	r3, r3, #7
 800bc56:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800bc58:	68ba      	ldr	r2, [r7, #8]
 800bc5a:	68fb      	ldr	r3, [r7, #12]
 800bc5c:	1ad3      	subs	r3, r2, r3
 800bc5e:	4a1f      	ldr	r2, [pc, #124]	@ (800bcdc <prvHeapInit+0xac>)
 800bc60:	4413      	add	r3, r2
 800bc62:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800bc64:	68fb      	ldr	r3, [r7, #12]
 800bc66:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800bc68:	4a1d      	ldr	r2, [pc, #116]	@ (800bce0 <prvHeapInit+0xb0>)
 800bc6a:	687b      	ldr	r3, [r7, #4]
 800bc6c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800bc6e:	4b1c      	ldr	r3, [pc, #112]	@ (800bce0 <prvHeapInit+0xb0>)
 800bc70:	2200      	movs	r2, #0
 800bc72:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800bc74:	687b      	ldr	r3, [r7, #4]
 800bc76:	68ba      	ldr	r2, [r7, #8]
 800bc78:	4413      	add	r3, r2
 800bc7a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800bc7c:	2208      	movs	r2, #8
 800bc7e:	68fb      	ldr	r3, [r7, #12]
 800bc80:	1a9b      	subs	r3, r3, r2
 800bc82:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800bc84:	68fb      	ldr	r3, [r7, #12]
 800bc86:	f023 0307 	bic.w	r3, r3, #7
 800bc8a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800bc8c:	68fb      	ldr	r3, [r7, #12]
 800bc8e:	4a15      	ldr	r2, [pc, #84]	@ (800bce4 <prvHeapInit+0xb4>)
 800bc90:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800bc92:	4b14      	ldr	r3, [pc, #80]	@ (800bce4 <prvHeapInit+0xb4>)
 800bc94:	681b      	ldr	r3, [r3, #0]
 800bc96:	2200      	movs	r2, #0
 800bc98:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800bc9a:	4b12      	ldr	r3, [pc, #72]	@ (800bce4 <prvHeapInit+0xb4>)
 800bc9c:	681b      	ldr	r3, [r3, #0]
 800bc9e:	2200      	movs	r2, #0
 800bca0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800bca2:	687b      	ldr	r3, [r7, #4]
 800bca4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800bca6:	683b      	ldr	r3, [r7, #0]
 800bca8:	68fa      	ldr	r2, [r7, #12]
 800bcaa:	1ad2      	subs	r2, r2, r3
 800bcac:	683b      	ldr	r3, [r7, #0]
 800bcae:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800bcb0:	4b0c      	ldr	r3, [pc, #48]	@ (800bce4 <prvHeapInit+0xb4>)
 800bcb2:	681a      	ldr	r2, [r3, #0]
 800bcb4:	683b      	ldr	r3, [r7, #0]
 800bcb6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800bcb8:	683b      	ldr	r3, [r7, #0]
 800bcba:	685b      	ldr	r3, [r3, #4]
 800bcbc:	4a0a      	ldr	r2, [pc, #40]	@ (800bce8 <prvHeapInit+0xb8>)
 800bcbe:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800bcc0:	683b      	ldr	r3, [r7, #0]
 800bcc2:	685b      	ldr	r3, [r3, #4]
 800bcc4:	4a09      	ldr	r2, [pc, #36]	@ (800bcec <prvHeapInit+0xbc>)
 800bcc6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800bcc8:	4b09      	ldr	r3, [pc, #36]	@ (800bcf0 <prvHeapInit+0xc0>)
 800bcca:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800bcce:	601a      	str	r2, [r3, #0]
}
 800bcd0:	bf00      	nop
 800bcd2:	3714      	adds	r7, #20
 800bcd4:	46bd      	mov	sp, r7
 800bcd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcda:	4770      	bx	lr
 800bcdc:	20001020 	.word	0x20001020
 800bce0:	20004c20 	.word	0x20004c20
 800bce4:	20004c28 	.word	0x20004c28
 800bce8:	20004c30 	.word	0x20004c30
 800bcec:	20004c2c 	.word	0x20004c2c
 800bcf0:	20004c3c 	.word	0x20004c3c

0800bcf4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800bcf4:	b480      	push	{r7}
 800bcf6:	b085      	sub	sp, #20
 800bcf8:	af00      	add	r7, sp, #0
 800bcfa:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800bcfc:	4b28      	ldr	r3, [pc, #160]	@ (800bda0 <prvInsertBlockIntoFreeList+0xac>)
 800bcfe:	60fb      	str	r3, [r7, #12]
 800bd00:	e002      	b.n	800bd08 <prvInsertBlockIntoFreeList+0x14>
 800bd02:	68fb      	ldr	r3, [r7, #12]
 800bd04:	681b      	ldr	r3, [r3, #0]
 800bd06:	60fb      	str	r3, [r7, #12]
 800bd08:	68fb      	ldr	r3, [r7, #12]
 800bd0a:	681b      	ldr	r3, [r3, #0]
 800bd0c:	687a      	ldr	r2, [r7, #4]
 800bd0e:	429a      	cmp	r2, r3
 800bd10:	d8f7      	bhi.n	800bd02 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800bd12:	68fb      	ldr	r3, [r7, #12]
 800bd14:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800bd16:	68fb      	ldr	r3, [r7, #12]
 800bd18:	685b      	ldr	r3, [r3, #4]
 800bd1a:	68ba      	ldr	r2, [r7, #8]
 800bd1c:	4413      	add	r3, r2
 800bd1e:	687a      	ldr	r2, [r7, #4]
 800bd20:	429a      	cmp	r2, r3
 800bd22:	d108      	bne.n	800bd36 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800bd24:	68fb      	ldr	r3, [r7, #12]
 800bd26:	685a      	ldr	r2, [r3, #4]
 800bd28:	687b      	ldr	r3, [r7, #4]
 800bd2a:	685b      	ldr	r3, [r3, #4]
 800bd2c:	441a      	add	r2, r3
 800bd2e:	68fb      	ldr	r3, [r7, #12]
 800bd30:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800bd32:	68fb      	ldr	r3, [r7, #12]
 800bd34:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800bd36:	687b      	ldr	r3, [r7, #4]
 800bd38:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800bd3a:	687b      	ldr	r3, [r7, #4]
 800bd3c:	685b      	ldr	r3, [r3, #4]
 800bd3e:	68ba      	ldr	r2, [r7, #8]
 800bd40:	441a      	add	r2, r3
 800bd42:	68fb      	ldr	r3, [r7, #12]
 800bd44:	681b      	ldr	r3, [r3, #0]
 800bd46:	429a      	cmp	r2, r3
 800bd48:	d118      	bne.n	800bd7c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800bd4a:	68fb      	ldr	r3, [r7, #12]
 800bd4c:	681a      	ldr	r2, [r3, #0]
 800bd4e:	4b15      	ldr	r3, [pc, #84]	@ (800bda4 <prvInsertBlockIntoFreeList+0xb0>)
 800bd50:	681b      	ldr	r3, [r3, #0]
 800bd52:	429a      	cmp	r2, r3
 800bd54:	d00d      	beq.n	800bd72 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800bd56:	687b      	ldr	r3, [r7, #4]
 800bd58:	685a      	ldr	r2, [r3, #4]
 800bd5a:	68fb      	ldr	r3, [r7, #12]
 800bd5c:	681b      	ldr	r3, [r3, #0]
 800bd5e:	685b      	ldr	r3, [r3, #4]
 800bd60:	441a      	add	r2, r3
 800bd62:	687b      	ldr	r3, [r7, #4]
 800bd64:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800bd66:	68fb      	ldr	r3, [r7, #12]
 800bd68:	681b      	ldr	r3, [r3, #0]
 800bd6a:	681a      	ldr	r2, [r3, #0]
 800bd6c:	687b      	ldr	r3, [r7, #4]
 800bd6e:	601a      	str	r2, [r3, #0]
 800bd70:	e008      	b.n	800bd84 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800bd72:	4b0c      	ldr	r3, [pc, #48]	@ (800bda4 <prvInsertBlockIntoFreeList+0xb0>)
 800bd74:	681a      	ldr	r2, [r3, #0]
 800bd76:	687b      	ldr	r3, [r7, #4]
 800bd78:	601a      	str	r2, [r3, #0]
 800bd7a:	e003      	b.n	800bd84 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800bd7c:	68fb      	ldr	r3, [r7, #12]
 800bd7e:	681a      	ldr	r2, [r3, #0]
 800bd80:	687b      	ldr	r3, [r7, #4]
 800bd82:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800bd84:	68fa      	ldr	r2, [r7, #12]
 800bd86:	687b      	ldr	r3, [r7, #4]
 800bd88:	429a      	cmp	r2, r3
 800bd8a:	d002      	beq.n	800bd92 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800bd8c:	68fb      	ldr	r3, [r7, #12]
 800bd8e:	687a      	ldr	r2, [r7, #4]
 800bd90:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800bd92:	bf00      	nop
 800bd94:	3714      	adds	r7, #20
 800bd96:	46bd      	mov	sp, r7
 800bd98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd9c:	4770      	bx	lr
 800bd9e:	bf00      	nop
 800bda0:	20004c20 	.word	0x20004c20
 800bda4:	20004c28 	.word	0x20004c28

0800bda8 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 800bda8:	b580      	push	{r7, lr}
 800bdaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 800bdac:	2201      	movs	r2, #1
 800bdae:	490e      	ldr	r1, [pc, #56]	@ (800bde8 <MX_USB_HOST_Init+0x40>)
 800bdb0:	480e      	ldr	r0, [pc, #56]	@ (800bdec <MX_USB_HOST_Init+0x44>)
 800bdb2:	f7fb f905 	bl	8006fc0 <USBH_Init>
 800bdb6:	4603      	mov	r3, r0
 800bdb8:	2b00      	cmp	r3, #0
 800bdba:	d001      	beq.n	800bdc0 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 800bdbc:	f7f4 fea0 	bl	8000b00 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 800bdc0:	490b      	ldr	r1, [pc, #44]	@ (800bdf0 <MX_USB_HOST_Init+0x48>)
 800bdc2:	480a      	ldr	r0, [pc, #40]	@ (800bdec <MX_USB_HOST_Init+0x44>)
 800bdc4:	f7fb f9cb 	bl	800715e <USBH_RegisterClass>
 800bdc8:	4603      	mov	r3, r0
 800bdca:	2b00      	cmp	r3, #0
 800bdcc:	d001      	beq.n	800bdd2 <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800bdce:	f7f4 fe97 	bl	8000b00 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 800bdd2:	4806      	ldr	r0, [pc, #24]	@ (800bdec <MX_USB_HOST_Init+0x44>)
 800bdd4:	f7fb fa4f 	bl	8007276 <USBH_Start>
 800bdd8:	4603      	mov	r3, r0
 800bdda:	2b00      	cmp	r3, #0
 800bddc:	d001      	beq.n	800bde2 <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800bdde:	f7f4 fe8f 	bl	8000b00 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800bde2:	bf00      	nop
 800bde4:	bd80      	pop	{r7, pc}
 800bde6:	bf00      	nop
 800bde8:	0800bdf5 	.word	0x0800bdf5
 800bdec:	20004c40 	.word	0x20004c40
 800bdf0:	2000000c 	.word	0x2000000c

0800bdf4 <USBH_UserProcess>:

/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 800bdf4:	b480      	push	{r7}
 800bdf6:	b083      	sub	sp, #12
 800bdf8:	af00      	add	r7, sp, #0
 800bdfa:	6078      	str	r0, [r7, #4]
 800bdfc:	460b      	mov	r3, r1
 800bdfe:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 800be00:	78fb      	ldrb	r3, [r7, #3]
 800be02:	3b01      	subs	r3, #1
 800be04:	2b04      	cmp	r3, #4
 800be06:	d819      	bhi.n	800be3c <USBH_UserProcess+0x48>
 800be08:	a201      	add	r2, pc, #4	@ (adr r2, 800be10 <USBH_UserProcess+0x1c>)
 800be0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800be0e:	bf00      	nop
 800be10:	0800be3d 	.word	0x0800be3d
 800be14:	0800be2d 	.word	0x0800be2d
 800be18:	0800be3d 	.word	0x0800be3d
 800be1c:	0800be35 	.word	0x0800be35
 800be20:	0800be25 	.word	0x0800be25
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800be24:	4b09      	ldr	r3, [pc, #36]	@ (800be4c <USBH_UserProcess+0x58>)
 800be26:	2203      	movs	r2, #3
 800be28:	701a      	strb	r2, [r3, #0]
  break;
 800be2a:	e008      	b.n	800be3e <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 800be2c:	4b07      	ldr	r3, [pc, #28]	@ (800be4c <USBH_UserProcess+0x58>)
 800be2e:	2202      	movs	r2, #2
 800be30:	701a      	strb	r2, [r3, #0]
  break;
 800be32:	e004      	b.n	800be3e <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 800be34:	4b05      	ldr	r3, [pc, #20]	@ (800be4c <USBH_UserProcess+0x58>)
 800be36:	2201      	movs	r2, #1
 800be38:	701a      	strb	r2, [r3, #0]
  break;
 800be3a:	e000      	b.n	800be3e <USBH_UserProcess+0x4a>

  default:
  break;
 800be3c:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800be3e:	bf00      	nop
 800be40:	370c      	adds	r7, #12
 800be42:	46bd      	mov	sp, r7
 800be44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be48:	4770      	bx	lr
 800be4a:	bf00      	nop
 800be4c:	20005024 	.word	0x20005024

0800be50 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800be50:	b580      	push	{r7, lr}
 800be52:	b08a      	sub	sp, #40	@ 0x28
 800be54:	af00      	add	r7, sp, #0
 800be56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800be58:	f107 0314 	add.w	r3, r7, #20
 800be5c:	2200      	movs	r2, #0
 800be5e:	601a      	str	r2, [r3, #0]
 800be60:	605a      	str	r2, [r3, #4]
 800be62:	609a      	str	r2, [r3, #8]
 800be64:	60da      	str	r2, [r3, #12]
 800be66:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 800be68:	687b      	ldr	r3, [r7, #4]
 800be6a:	681b      	ldr	r3, [r3, #0]
 800be6c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800be70:	d147      	bne.n	800bf02 <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800be72:	2300      	movs	r3, #0
 800be74:	613b      	str	r3, [r7, #16]
 800be76:	4b25      	ldr	r3, [pc, #148]	@ (800bf0c <HAL_HCD_MspInit+0xbc>)
 800be78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800be7a:	4a24      	ldr	r2, [pc, #144]	@ (800bf0c <HAL_HCD_MspInit+0xbc>)
 800be7c:	f043 0301 	orr.w	r3, r3, #1
 800be80:	6313      	str	r3, [r2, #48]	@ 0x30
 800be82:	4b22      	ldr	r3, [pc, #136]	@ (800bf0c <HAL_HCD_MspInit+0xbc>)
 800be84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800be86:	f003 0301 	and.w	r3, r3, #1
 800be8a:	613b      	str	r3, [r7, #16]
 800be8c:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800be8e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800be92:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800be94:	2300      	movs	r3, #0
 800be96:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800be98:	2300      	movs	r3, #0
 800be9a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800be9c:	f107 0314 	add.w	r3, r7, #20
 800bea0:	4619      	mov	r1, r3
 800bea2:	481b      	ldr	r0, [pc, #108]	@ (800bf10 <HAL_HCD_MspInit+0xc0>)
 800bea4:	f7f5 fa22 	bl	80012ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800bea8:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 800beac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800beae:	2302      	movs	r3, #2
 800beb0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800beb2:	2300      	movs	r3, #0
 800beb4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800beb6:	2303      	movs	r3, #3
 800beb8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800beba:	230a      	movs	r3, #10
 800bebc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800bebe:	f107 0314 	add.w	r3, r7, #20
 800bec2:	4619      	mov	r1, r3
 800bec4:	4812      	ldr	r0, [pc, #72]	@ (800bf10 <HAL_HCD_MspInit+0xc0>)
 800bec6:	f7f5 fa11 	bl	80012ec <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800beca:	4b10      	ldr	r3, [pc, #64]	@ (800bf0c <HAL_HCD_MspInit+0xbc>)
 800becc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bece:	4a0f      	ldr	r2, [pc, #60]	@ (800bf0c <HAL_HCD_MspInit+0xbc>)
 800bed0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bed4:	6353      	str	r3, [r2, #52]	@ 0x34
 800bed6:	2300      	movs	r3, #0
 800bed8:	60fb      	str	r3, [r7, #12]
 800beda:	4b0c      	ldr	r3, [pc, #48]	@ (800bf0c <HAL_HCD_MspInit+0xbc>)
 800bedc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bede:	4a0b      	ldr	r2, [pc, #44]	@ (800bf0c <HAL_HCD_MspInit+0xbc>)
 800bee0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800bee4:	6453      	str	r3, [r2, #68]	@ 0x44
 800bee6:	4b09      	ldr	r3, [pc, #36]	@ (800bf0c <HAL_HCD_MspInit+0xbc>)
 800bee8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800beea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800beee:	60fb      	str	r3, [r7, #12]
 800bef0:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 800bef2:	2200      	movs	r2, #0
 800bef4:	2105      	movs	r1, #5
 800bef6:	2043      	movs	r0, #67	@ 0x43
 800bef8:	f7f5 f9ce 	bl	8001298 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800befc:	2043      	movs	r0, #67	@ 0x43
 800befe:	f7f5 f9e7 	bl	80012d0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800bf02:	bf00      	nop
 800bf04:	3728      	adds	r7, #40	@ 0x28
 800bf06:	46bd      	mov	sp, r7
 800bf08:	bd80      	pop	{r7, pc}
 800bf0a:	bf00      	nop
 800bf0c:	40023800 	.word	0x40023800
 800bf10:	40020000 	.word	0x40020000

0800bf14 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800bf14:	b580      	push	{r7, lr}
 800bf16:	b082      	sub	sp, #8
 800bf18:	af00      	add	r7, sp, #0
 800bf1a:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800bf1c:	687b      	ldr	r3, [r7, #4]
 800bf1e:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800bf22:	4618      	mov	r0, r3
 800bf24:	f7fb fe59 	bl	8007bda <USBH_LL_IncTimer>
}
 800bf28:	bf00      	nop
 800bf2a:	3708      	adds	r7, #8
 800bf2c:	46bd      	mov	sp, r7
 800bf2e:	bd80      	pop	{r7, pc}

0800bf30 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800bf30:	b580      	push	{r7, lr}
 800bf32:	b082      	sub	sp, #8
 800bf34:	af00      	add	r7, sp, #0
 800bf36:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800bf38:	687b      	ldr	r3, [r7, #4]
 800bf3a:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800bf3e:	4618      	mov	r0, r3
 800bf40:	f7fb fe9d 	bl	8007c7e <USBH_LL_Connect>
}
 800bf44:	bf00      	nop
 800bf46:	3708      	adds	r7, #8
 800bf48:	46bd      	mov	sp, r7
 800bf4a:	bd80      	pop	{r7, pc}

0800bf4c <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800bf4c:	b580      	push	{r7, lr}
 800bf4e:	b082      	sub	sp, #8
 800bf50:	af00      	add	r7, sp, #0
 800bf52:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800bf54:	687b      	ldr	r3, [r7, #4]
 800bf56:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800bf5a:	4618      	mov	r0, r3
 800bf5c:	f7fb feb2 	bl	8007cc4 <USBH_LL_Disconnect>
}
 800bf60:	bf00      	nop
 800bf62:	3708      	adds	r7, #8
 800bf64:	46bd      	mov	sp, r7
 800bf66:	bd80      	pop	{r7, pc}

0800bf68 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800bf68:	b580      	push	{r7, lr}
 800bf6a:	b082      	sub	sp, #8
 800bf6c:	af00      	add	r7, sp, #0
 800bf6e:	6078      	str	r0, [r7, #4]
 800bf70:	460b      	mov	r3, r1
 800bf72:	70fb      	strb	r3, [r7, #3]
 800bf74:	4613      	mov	r3, r2
 800bf76:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
 800bf78:	687b      	ldr	r3, [r7, #4]
 800bf7a:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800bf7e:	4618      	mov	r0, r3
 800bf80:	f7fb fee9 	bl	8007d56 <USBH_LL_NotifyURBChange>
#endif
}
 800bf84:	bf00      	nop
 800bf86:	3708      	adds	r7, #8
 800bf88:	46bd      	mov	sp, r7
 800bf8a:	bd80      	pop	{r7, pc}

0800bf8c <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800bf8c:	b580      	push	{r7, lr}
 800bf8e:	b082      	sub	sp, #8
 800bf90:	af00      	add	r7, sp, #0
 800bf92:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800bf94:	687b      	ldr	r3, [r7, #4]
 800bf96:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800bf9a:	4618      	mov	r0, r3
 800bf9c:	f7fb fe47 	bl	8007c2e <USBH_LL_PortEnabled>
}
 800bfa0:	bf00      	nop
 800bfa2:	3708      	adds	r7, #8
 800bfa4:	46bd      	mov	sp, r7
 800bfa6:	bd80      	pop	{r7, pc}

0800bfa8 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800bfa8:	b580      	push	{r7, lr}
 800bfaa:	b082      	sub	sp, #8
 800bfac:	af00      	add	r7, sp, #0
 800bfae:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800bfb0:	687b      	ldr	r3, [r7, #4]
 800bfb2:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800bfb6:	4618      	mov	r0, r3
 800bfb8:	f7fb fe53 	bl	8007c62 <USBH_LL_PortDisabled>
}
 800bfbc:	bf00      	nop
 800bfbe:	3708      	adds	r7, #8
 800bfc0:	46bd      	mov	sp, r7
 800bfc2:	bd80      	pop	{r7, pc}

0800bfc4 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800bfc4:	b580      	push	{r7, lr}
 800bfc6:	b082      	sub	sp, #8
 800bfc8:	af00      	add	r7, sp, #0
 800bfca:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 800bfcc:	687b      	ldr	r3, [r7, #4]
 800bfce:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 800bfd2:	2b01      	cmp	r3, #1
 800bfd4:	d12a      	bne.n	800c02c <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800bfd6:	4a18      	ldr	r2, [pc, #96]	@ (800c038 <USBH_LL_Init+0x74>)
 800bfd8:	687b      	ldr	r3, [r7, #4]
 800bfda:	f8c2 33dc 	str.w	r3, [r2, #988]	@ 0x3dc
  phost->pData = &hhcd_USB_OTG_FS;
 800bfde:	687b      	ldr	r3, [r7, #4]
 800bfe0:	4a15      	ldr	r2, [pc, #84]	@ (800c038 <USBH_LL_Init+0x74>)
 800bfe2:	f8c3 23d0 	str.w	r2, [r3, #976]	@ 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800bfe6:	4b14      	ldr	r3, [pc, #80]	@ (800c038 <USBH_LL_Init+0x74>)
 800bfe8:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800bfec:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800bfee:	4b12      	ldr	r3, [pc, #72]	@ (800c038 <USBH_LL_Init+0x74>)
 800bff0:	2208      	movs	r2, #8
 800bff2:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800bff4:	4b10      	ldr	r3, [pc, #64]	@ (800c038 <USBH_LL_Init+0x74>)
 800bff6:	2201      	movs	r2, #1
 800bff8:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800bffa:	4b0f      	ldr	r3, [pc, #60]	@ (800c038 <USBH_LL_Init+0x74>)
 800bffc:	2200      	movs	r2, #0
 800bffe:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 800c000:	4b0d      	ldr	r3, [pc, #52]	@ (800c038 <USBH_LL_Init+0x74>)
 800c002:	2202      	movs	r2, #2
 800c004:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800c006:	4b0c      	ldr	r3, [pc, #48]	@ (800c038 <USBH_LL_Init+0x74>)
 800c008:	2200      	movs	r2, #0
 800c00a:	729a      	strb	r2, [r3, #10]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 800c00c:	480a      	ldr	r0, [pc, #40]	@ (800c038 <USBH_LL_Init+0x74>)
 800c00e:	f7f5 fb24 	bl	800165a <HAL_HCD_Init>
 800c012:	4603      	mov	r3, r0
 800c014:	2b00      	cmp	r3, #0
 800c016:	d001      	beq.n	800c01c <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 800c018:	f7f4 fd72 	bl	8000b00 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 800c01c:	4806      	ldr	r0, [pc, #24]	@ (800c038 <USBH_LL_Init+0x74>)
 800c01e:	f7f5 ff85 	bl	8001f2c <HAL_HCD_GetCurrentFrame>
 800c022:	4603      	mov	r3, r0
 800c024:	4619      	mov	r1, r3
 800c026:	6878      	ldr	r0, [r7, #4]
 800c028:	f7fb fdc8 	bl	8007bbc <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800c02c:	2300      	movs	r3, #0
}
 800c02e:	4618      	mov	r0, r3
 800c030:	3708      	adds	r7, #8
 800c032:	46bd      	mov	sp, r7
 800c034:	bd80      	pop	{r7, pc}
 800c036:	bf00      	nop
 800c038:	20005028 	.word	0x20005028

0800c03c <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800c03c:	b580      	push	{r7, lr}
 800c03e:	b084      	sub	sp, #16
 800c040:	af00      	add	r7, sp, #0
 800c042:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c044:	2300      	movs	r3, #0
 800c046:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800c048:	2300      	movs	r3, #0
 800c04a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800c04c:	687b      	ldr	r3, [r7, #4]
 800c04e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800c052:	4618      	mov	r0, r3
 800c054:	f7f5 fef2 	bl	8001e3c <HAL_HCD_Start>
 800c058:	4603      	mov	r3, r0
 800c05a:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800c05c:	7bfb      	ldrb	r3, [r7, #15]
 800c05e:	4618      	mov	r0, r3
 800c060:	f000 f95e 	bl	800c320 <USBH_Get_USB_Status>
 800c064:	4603      	mov	r3, r0
 800c066:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c068:	7bbb      	ldrb	r3, [r7, #14]
}
 800c06a:	4618      	mov	r0, r3
 800c06c:	3710      	adds	r7, #16
 800c06e:	46bd      	mov	sp, r7
 800c070:	bd80      	pop	{r7, pc}

0800c072 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800c072:	b580      	push	{r7, lr}
 800c074:	b084      	sub	sp, #16
 800c076:	af00      	add	r7, sp, #0
 800c078:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c07a:	2300      	movs	r3, #0
 800c07c:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800c07e:	2300      	movs	r3, #0
 800c080:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800c082:	687b      	ldr	r3, [r7, #4]
 800c084:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800c088:	4618      	mov	r0, r3
 800c08a:	f7f5 fefa 	bl	8001e82 <HAL_HCD_Stop>
 800c08e:	4603      	mov	r3, r0
 800c090:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800c092:	7bfb      	ldrb	r3, [r7, #15]
 800c094:	4618      	mov	r0, r3
 800c096:	f000 f943 	bl	800c320 <USBH_Get_USB_Status>
 800c09a:	4603      	mov	r3, r0
 800c09c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c09e:	7bbb      	ldrb	r3, [r7, #14]
}
 800c0a0:	4618      	mov	r0, r3
 800c0a2:	3710      	adds	r7, #16
 800c0a4:	46bd      	mov	sp, r7
 800c0a6:	bd80      	pop	{r7, pc}

0800c0a8 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800c0a8:	b580      	push	{r7, lr}
 800c0aa:	b084      	sub	sp, #16
 800c0ac:	af00      	add	r7, sp, #0
 800c0ae:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 800c0b0:	2301      	movs	r3, #1
 800c0b2:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800c0b4:	687b      	ldr	r3, [r7, #4]
 800c0b6:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800c0ba:	4618      	mov	r0, r3
 800c0bc:	f7f5 ff44 	bl	8001f48 <HAL_HCD_GetCurrentSpeed>
 800c0c0:	4603      	mov	r3, r0
 800c0c2:	2b02      	cmp	r3, #2
 800c0c4:	d00c      	beq.n	800c0e0 <USBH_LL_GetSpeed+0x38>
 800c0c6:	2b02      	cmp	r3, #2
 800c0c8:	d80d      	bhi.n	800c0e6 <USBH_LL_GetSpeed+0x3e>
 800c0ca:	2b00      	cmp	r3, #0
 800c0cc:	d002      	beq.n	800c0d4 <USBH_LL_GetSpeed+0x2c>
 800c0ce:	2b01      	cmp	r3, #1
 800c0d0:	d003      	beq.n	800c0da <USBH_LL_GetSpeed+0x32>
 800c0d2:	e008      	b.n	800c0e6 <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 800c0d4:	2300      	movs	r3, #0
 800c0d6:	73fb      	strb	r3, [r7, #15]
    break;
 800c0d8:	e008      	b.n	800c0ec <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 800c0da:	2301      	movs	r3, #1
 800c0dc:	73fb      	strb	r3, [r7, #15]
    break;
 800c0de:	e005      	b.n	800c0ec <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 800c0e0:	2302      	movs	r3, #2
 800c0e2:	73fb      	strb	r3, [r7, #15]
    break;
 800c0e4:	e002      	b.n	800c0ec <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 800c0e6:	2301      	movs	r3, #1
 800c0e8:	73fb      	strb	r3, [r7, #15]
    break;
 800c0ea:	bf00      	nop
  }
  return  speed;
 800c0ec:	7bfb      	ldrb	r3, [r7, #15]
}
 800c0ee:	4618      	mov	r0, r3
 800c0f0:	3710      	adds	r7, #16
 800c0f2:	46bd      	mov	sp, r7
 800c0f4:	bd80      	pop	{r7, pc}

0800c0f6 <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800c0f6:	b580      	push	{r7, lr}
 800c0f8:	b084      	sub	sp, #16
 800c0fa:	af00      	add	r7, sp, #0
 800c0fc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c0fe:	2300      	movs	r3, #0
 800c100:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800c102:	2300      	movs	r3, #0
 800c104:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800c106:	687b      	ldr	r3, [r7, #4]
 800c108:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800c10c:	4618      	mov	r0, r3
 800c10e:	f7f5 fed5 	bl	8001ebc <HAL_HCD_ResetPort>
 800c112:	4603      	mov	r3, r0
 800c114:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800c116:	7bfb      	ldrb	r3, [r7, #15]
 800c118:	4618      	mov	r0, r3
 800c11a:	f000 f901 	bl	800c320 <USBH_Get_USB_Status>
 800c11e:	4603      	mov	r3, r0
 800c120:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c122:	7bbb      	ldrb	r3, [r7, #14]
}
 800c124:	4618      	mov	r0, r3
 800c126:	3710      	adds	r7, #16
 800c128:	46bd      	mov	sp, r7
 800c12a:	bd80      	pop	{r7, pc}

0800c12c <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800c12c:	b580      	push	{r7, lr}
 800c12e:	b082      	sub	sp, #8
 800c130:	af00      	add	r7, sp, #0
 800c132:	6078      	str	r0, [r7, #4]
 800c134:	460b      	mov	r3, r1
 800c136:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800c138:	687b      	ldr	r3, [r7, #4]
 800c13a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800c13e:	78fa      	ldrb	r2, [r7, #3]
 800c140:	4611      	mov	r1, r2
 800c142:	4618      	mov	r0, r3
 800c144:	f7f5 fedd 	bl	8001f02 <HAL_HCD_HC_GetXferCount>
 800c148:	4603      	mov	r3, r0
}
 800c14a:	4618      	mov	r0, r3
 800c14c:	3708      	adds	r7, #8
 800c14e:	46bd      	mov	sp, r7
 800c150:	bd80      	pop	{r7, pc}

0800c152 <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800c152:	b590      	push	{r4, r7, lr}
 800c154:	b089      	sub	sp, #36	@ 0x24
 800c156:	af04      	add	r7, sp, #16
 800c158:	6078      	str	r0, [r7, #4]
 800c15a:	4608      	mov	r0, r1
 800c15c:	4611      	mov	r1, r2
 800c15e:	461a      	mov	r2, r3
 800c160:	4603      	mov	r3, r0
 800c162:	70fb      	strb	r3, [r7, #3]
 800c164:	460b      	mov	r3, r1
 800c166:	70bb      	strb	r3, [r7, #2]
 800c168:	4613      	mov	r3, r2
 800c16a:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c16c:	2300      	movs	r3, #0
 800c16e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800c170:	2300      	movs	r3, #0
 800c172:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 800c174:	687b      	ldr	r3, [r7, #4]
 800c176:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800c17a:	787c      	ldrb	r4, [r7, #1]
 800c17c:	78ba      	ldrb	r2, [r7, #2]
 800c17e:	78f9      	ldrb	r1, [r7, #3]
 800c180:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800c182:	9302      	str	r3, [sp, #8]
 800c184:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800c188:	9301      	str	r3, [sp, #4]
 800c18a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c18e:	9300      	str	r3, [sp, #0]
 800c190:	4623      	mov	r3, r4
 800c192:	f7f5 fac9 	bl	8001728 <HAL_HCD_HC_Init>
 800c196:	4603      	mov	r3, r0
 800c198:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800c19a:	7bfb      	ldrb	r3, [r7, #15]
 800c19c:	4618      	mov	r0, r3
 800c19e:	f000 f8bf 	bl	800c320 <USBH_Get_USB_Status>
 800c1a2:	4603      	mov	r3, r0
 800c1a4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c1a6:	7bbb      	ldrb	r3, [r7, #14]
}
 800c1a8:	4618      	mov	r0, r3
 800c1aa:	3714      	adds	r7, #20
 800c1ac:	46bd      	mov	sp, r7
 800c1ae:	bd90      	pop	{r4, r7, pc}

0800c1b0 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800c1b0:	b580      	push	{r7, lr}
 800c1b2:	b084      	sub	sp, #16
 800c1b4:	af00      	add	r7, sp, #0
 800c1b6:	6078      	str	r0, [r7, #4]
 800c1b8:	460b      	mov	r3, r1
 800c1ba:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c1bc:	2300      	movs	r3, #0
 800c1be:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800c1c0:	2300      	movs	r3, #0
 800c1c2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 800c1c4:	687b      	ldr	r3, [r7, #4]
 800c1c6:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800c1ca:	78fa      	ldrb	r2, [r7, #3]
 800c1cc:	4611      	mov	r1, r2
 800c1ce:	4618      	mov	r0, r3
 800c1d0:	f7f5 fb62 	bl	8001898 <HAL_HCD_HC_Halt>
 800c1d4:	4603      	mov	r3, r0
 800c1d6:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800c1d8:	7bfb      	ldrb	r3, [r7, #15]
 800c1da:	4618      	mov	r0, r3
 800c1dc:	f000 f8a0 	bl	800c320 <USBH_Get_USB_Status>
 800c1e0:	4603      	mov	r3, r0
 800c1e2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c1e4:	7bbb      	ldrb	r3, [r7, #14]
}
 800c1e6:	4618      	mov	r0, r3
 800c1e8:	3710      	adds	r7, #16
 800c1ea:	46bd      	mov	sp, r7
 800c1ec:	bd80      	pop	{r7, pc}

0800c1ee <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800c1ee:	b590      	push	{r4, r7, lr}
 800c1f0:	b089      	sub	sp, #36	@ 0x24
 800c1f2:	af04      	add	r7, sp, #16
 800c1f4:	6078      	str	r0, [r7, #4]
 800c1f6:	4608      	mov	r0, r1
 800c1f8:	4611      	mov	r1, r2
 800c1fa:	461a      	mov	r2, r3
 800c1fc:	4603      	mov	r3, r0
 800c1fe:	70fb      	strb	r3, [r7, #3]
 800c200:	460b      	mov	r3, r1
 800c202:	70bb      	strb	r3, [r7, #2]
 800c204:	4613      	mov	r3, r2
 800c206:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c208:	2300      	movs	r3, #0
 800c20a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800c20c:	2300      	movs	r3, #0
 800c20e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800c210:	687b      	ldr	r3, [r7, #4]
 800c212:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800c216:	787c      	ldrb	r4, [r7, #1]
 800c218:	78ba      	ldrb	r2, [r7, #2]
 800c21a:	78f9      	ldrb	r1, [r7, #3]
 800c21c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800c220:	9303      	str	r3, [sp, #12]
 800c222:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800c224:	9302      	str	r3, [sp, #8]
 800c226:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c228:	9301      	str	r3, [sp, #4]
 800c22a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c22e:	9300      	str	r3, [sp, #0]
 800c230:	4623      	mov	r3, r4
 800c232:	f7f5 fb55 	bl	80018e0 <HAL_HCD_HC_SubmitRequest>
 800c236:	4603      	mov	r3, r0
 800c238:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800c23a:	7bfb      	ldrb	r3, [r7, #15]
 800c23c:	4618      	mov	r0, r3
 800c23e:	f000 f86f 	bl	800c320 <USBH_Get_USB_Status>
 800c242:	4603      	mov	r3, r0
 800c244:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c246:	7bbb      	ldrb	r3, [r7, #14]
}
 800c248:	4618      	mov	r0, r3
 800c24a:	3714      	adds	r7, #20
 800c24c:	46bd      	mov	sp, r7
 800c24e:	bd90      	pop	{r4, r7, pc}

0800c250 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800c250:	b580      	push	{r7, lr}
 800c252:	b082      	sub	sp, #8
 800c254:	af00      	add	r7, sp, #0
 800c256:	6078      	str	r0, [r7, #4]
 800c258:	460b      	mov	r3, r1
 800c25a:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800c25c:	687b      	ldr	r3, [r7, #4]
 800c25e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800c262:	78fa      	ldrb	r2, [r7, #3]
 800c264:	4611      	mov	r1, r2
 800c266:	4618      	mov	r0, r3
 800c268:	f7f5 fe36 	bl	8001ed8 <HAL_HCD_HC_GetURBState>
 800c26c:	4603      	mov	r3, r0
}
 800c26e:	4618      	mov	r0, r3
 800c270:	3708      	adds	r7, #8
 800c272:	46bd      	mov	sp, r7
 800c274:	bd80      	pop	{r7, pc}

0800c276 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800c276:	b580      	push	{r7, lr}
 800c278:	b082      	sub	sp, #8
 800c27a:	af00      	add	r7, sp, #0
 800c27c:	6078      	str	r0, [r7, #4]
 800c27e:	460b      	mov	r3, r1
 800c280:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 800c282:	687b      	ldr	r3, [r7, #4]
 800c284:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 800c288:	2b01      	cmp	r3, #1
 800c28a:	d103      	bne.n	800c294 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 800c28c:	78fb      	ldrb	r3, [r7, #3]
 800c28e:	4618      	mov	r0, r3
 800c290:	f000 f872 	bl	800c378 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800c294:	20c8      	movs	r0, #200	@ 0xc8
 800c296:	f7f4 ff23 	bl	80010e0 <HAL_Delay>
  return USBH_OK;
 800c29a:	2300      	movs	r3, #0
}
 800c29c:	4618      	mov	r0, r3
 800c29e:	3708      	adds	r7, #8
 800c2a0:	46bd      	mov	sp, r7
 800c2a2:	bd80      	pop	{r7, pc}

0800c2a4 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800c2a4:	b480      	push	{r7}
 800c2a6:	b085      	sub	sp, #20
 800c2a8:	af00      	add	r7, sp, #0
 800c2aa:	6078      	str	r0, [r7, #4]
 800c2ac:	460b      	mov	r3, r1
 800c2ae:	70fb      	strb	r3, [r7, #3]
 800c2b0:	4613      	mov	r3, r2
 800c2b2:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800c2b4:	687b      	ldr	r3, [r7, #4]
 800c2b6:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800c2ba:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800c2bc:	78fa      	ldrb	r2, [r7, #3]
 800c2be:	68f9      	ldr	r1, [r7, #12]
 800c2c0:	4613      	mov	r3, r2
 800c2c2:	011b      	lsls	r3, r3, #4
 800c2c4:	1a9b      	subs	r3, r3, r2
 800c2c6:	009b      	lsls	r3, r3, #2
 800c2c8:	440b      	add	r3, r1
 800c2ca:	3317      	adds	r3, #23
 800c2cc:	781b      	ldrb	r3, [r3, #0]
 800c2ce:	2b00      	cmp	r3, #0
 800c2d0:	d00a      	beq.n	800c2e8 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800c2d2:	78fa      	ldrb	r2, [r7, #3]
 800c2d4:	68f9      	ldr	r1, [r7, #12]
 800c2d6:	4613      	mov	r3, r2
 800c2d8:	011b      	lsls	r3, r3, #4
 800c2da:	1a9b      	subs	r3, r3, r2
 800c2dc:	009b      	lsls	r3, r3, #2
 800c2de:	440b      	add	r3, r1
 800c2e0:	333c      	adds	r3, #60	@ 0x3c
 800c2e2:	78ba      	ldrb	r2, [r7, #2]
 800c2e4:	701a      	strb	r2, [r3, #0]
 800c2e6:	e009      	b.n	800c2fc <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800c2e8:	78fa      	ldrb	r2, [r7, #3]
 800c2ea:	68f9      	ldr	r1, [r7, #12]
 800c2ec:	4613      	mov	r3, r2
 800c2ee:	011b      	lsls	r3, r3, #4
 800c2f0:	1a9b      	subs	r3, r3, r2
 800c2f2:	009b      	lsls	r3, r3, #2
 800c2f4:	440b      	add	r3, r1
 800c2f6:	333d      	adds	r3, #61	@ 0x3d
 800c2f8:	78ba      	ldrb	r2, [r7, #2]
 800c2fa:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800c2fc:	2300      	movs	r3, #0
}
 800c2fe:	4618      	mov	r0, r3
 800c300:	3714      	adds	r7, #20
 800c302:	46bd      	mov	sp, r7
 800c304:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c308:	4770      	bx	lr

0800c30a <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800c30a:	b580      	push	{r7, lr}
 800c30c:	b082      	sub	sp, #8
 800c30e:	af00      	add	r7, sp, #0
 800c310:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800c312:	6878      	ldr	r0, [r7, #4]
 800c314:	f7f4 fee4 	bl	80010e0 <HAL_Delay>
}
 800c318:	bf00      	nop
 800c31a:	3708      	adds	r7, #8
 800c31c:	46bd      	mov	sp, r7
 800c31e:	bd80      	pop	{r7, pc}

0800c320 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800c320:	b480      	push	{r7}
 800c322:	b085      	sub	sp, #20
 800c324:	af00      	add	r7, sp, #0
 800c326:	4603      	mov	r3, r0
 800c328:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800c32a:	2300      	movs	r3, #0
 800c32c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800c32e:	79fb      	ldrb	r3, [r7, #7]
 800c330:	2b03      	cmp	r3, #3
 800c332:	d817      	bhi.n	800c364 <USBH_Get_USB_Status+0x44>
 800c334:	a201      	add	r2, pc, #4	@ (adr r2, 800c33c <USBH_Get_USB_Status+0x1c>)
 800c336:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c33a:	bf00      	nop
 800c33c:	0800c34d 	.word	0x0800c34d
 800c340:	0800c353 	.word	0x0800c353
 800c344:	0800c359 	.word	0x0800c359
 800c348:	0800c35f 	.word	0x0800c35f
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800c34c:	2300      	movs	r3, #0
 800c34e:	73fb      	strb	r3, [r7, #15]
    break;
 800c350:	e00b      	b.n	800c36a <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800c352:	2302      	movs	r3, #2
 800c354:	73fb      	strb	r3, [r7, #15]
    break;
 800c356:	e008      	b.n	800c36a <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800c358:	2301      	movs	r3, #1
 800c35a:	73fb      	strb	r3, [r7, #15]
    break;
 800c35c:	e005      	b.n	800c36a <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800c35e:	2302      	movs	r3, #2
 800c360:	73fb      	strb	r3, [r7, #15]
    break;
 800c362:	e002      	b.n	800c36a <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800c364:	2302      	movs	r3, #2
 800c366:	73fb      	strb	r3, [r7, #15]
    break;
 800c368:	bf00      	nop
  }
  return usb_status;
 800c36a:	7bfb      	ldrb	r3, [r7, #15]
}
 800c36c:	4618      	mov	r0, r3
 800c36e:	3714      	adds	r7, #20
 800c370:	46bd      	mov	sp, r7
 800c372:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c376:	4770      	bx	lr

0800c378 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 800c378:	b580      	push	{r7, lr}
 800c37a:	b084      	sub	sp, #16
 800c37c:	af00      	add	r7, sp, #0
 800c37e:	4603      	mov	r3, r0
 800c380:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 800c382:	79fb      	ldrb	r3, [r7, #7]
 800c384:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 800c386:	79fb      	ldrb	r3, [r7, #7]
 800c388:	2b00      	cmp	r3, #0
 800c38a:	d102      	bne.n	800c392 <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 800c38c:	2300      	movs	r3, #0
 800c38e:	73fb      	strb	r3, [r7, #15]
 800c390:	e001      	b.n	800c396 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 800c392:	2301      	movs	r3, #1
 800c394:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 800c396:	7bfb      	ldrb	r3, [r7, #15]
 800c398:	461a      	mov	r2, r3
 800c39a:	2101      	movs	r1, #1
 800c39c:	4803      	ldr	r0, [pc, #12]	@ (800c3ac <MX_DriverVbusFS+0x34>)
 800c39e:	f7f5 f929 	bl	80015f4 <HAL_GPIO_WritePin>
}
 800c3a2:	bf00      	nop
 800c3a4:	3710      	adds	r7, #16
 800c3a6:	46bd      	mov	sp, r7
 800c3a8:	bd80      	pop	{r7, pc}
 800c3aa:	bf00      	nop
 800c3ac:	40020800 	.word	0x40020800

0800c3b0 <malloc>:
 800c3b0:	4b02      	ldr	r3, [pc, #8]	@ (800c3bc <malloc+0xc>)
 800c3b2:	4601      	mov	r1, r0
 800c3b4:	6818      	ldr	r0, [r3, #0]
 800c3b6:	f000 b82d 	b.w	800c414 <_malloc_r>
 800c3ba:	bf00      	nop
 800c3bc:	20000030 	.word	0x20000030

0800c3c0 <free>:
 800c3c0:	4b02      	ldr	r3, [pc, #8]	@ (800c3cc <free+0xc>)
 800c3c2:	4601      	mov	r1, r0
 800c3c4:	6818      	ldr	r0, [r3, #0]
 800c3c6:	f000 b959 	b.w	800c67c <_free_r>
 800c3ca:	bf00      	nop
 800c3cc:	20000030 	.word	0x20000030

0800c3d0 <sbrk_aligned>:
 800c3d0:	b570      	push	{r4, r5, r6, lr}
 800c3d2:	4e0f      	ldr	r6, [pc, #60]	@ (800c410 <sbrk_aligned+0x40>)
 800c3d4:	460c      	mov	r4, r1
 800c3d6:	6831      	ldr	r1, [r6, #0]
 800c3d8:	4605      	mov	r5, r0
 800c3da:	b911      	cbnz	r1, 800c3e2 <sbrk_aligned+0x12>
 800c3dc:	f000 f904 	bl	800c5e8 <_sbrk_r>
 800c3e0:	6030      	str	r0, [r6, #0]
 800c3e2:	4621      	mov	r1, r4
 800c3e4:	4628      	mov	r0, r5
 800c3e6:	f000 f8ff 	bl	800c5e8 <_sbrk_r>
 800c3ea:	1c43      	adds	r3, r0, #1
 800c3ec:	d103      	bne.n	800c3f6 <sbrk_aligned+0x26>
 800c3ee:	f04f 34ff 	mov.w	r4, #4294967295
 800c3f2:	4620      	mov	r0, r4
 800c3f4:	bd70      	pop	{r4, r5, r6, pc}
 800c3f6:	1cc4      	adds	r4, r0, #3
 800c3f8:	f024 0403 	bic.w	r4, r4, #3
 800c3fc:	42a0      	cmp	r0, r4
 800c3fe:	d0f8      	beq.n	800c3f2 <sbrk_aligned+0x22>
 800c400:	1a21      	subs	r1, r4, r0
 800c402:	4628      	mov	r0, r5
 800c404:	f000 f8f0 	bl	800c5e8 <_sbrk_r>
 800c408:	3001      	adds	r0, #1
 800c40a:	d1f2      	bne.n	800c3f2 <sbrk_aligned+0x22>
 800c40c:	e7ef      	b.n	800c3ee <sbrk_aligned+0x1e>
 800c40e:	bf00      	nop
 800c410:	20005408 	.word	0x20005408

0800c414 <_malloc_r>:
 800c414:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c418:	1ccd      	adds	r5, r1, #3
 800c41a:	f025 0503 	bic.w	r5, r5, #3
 800c41e:	3508      	adds	r5, #8
 800c420:	2d0c      	cmp	r5, #12
 800c422:	bf38      	it	cc
 800c424:	250c      	movcc	r5, #12
 800c426:	2d00      	cmp	r5, #0
 800c428:	4606      	mov	r6, r0
 800c42a:	db01      	blt.n	800c430 <_malloc_r+0x1c>
 800c42c:	42a9      	cmp	r1, r5
 800c42e:	d904      	bls.n	800c43a <_malloc_r+0x26>
 800c430:	230c      	movs	r3, #12
 800c432:	6033      	str	r3, [r6, #0]
 800c434:	2000      	movs	r0, #0
 800c436:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c43a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800c510 <_malloc_r+0xfc>
 800c43e:	f000 f869 	bl	800c514 <__malloc_lock>
 800c442:	f8d8 3000 	ldr.w	r3, [r8]
 800c446:	461c      	mov	r4, r3
 800c448:	bb44      	cbnz	r4, 800c49c <_malloc_r+0x88>
 800c44a:	4629      	mov	r1, r5
 800c44c:	4630      	mov	r0, r6
 800c44e:	f7ff ffbf 	bl	800c3d0 <sbrk_aligned>
 800c452:	1c43      	adds	r3, r0, #1
 800c454:	4604      	mov	r4, r0
 800c456:	d158      	bne.n	800c50a <_malloc_r+0xf6>
 800c458:	f8d8 4000 	ldr.w	r4, [r8]
 800c45c:	4627      	mov	r7, r4
 800c45e:	2f00      	cmp	r7, #0
 800c460:	d143      	bne.n	800c4ea <_malloc_r+0xd6>
 800c462:	2c00      	cmp	r4, #0
 800c464:	d04b      	beq.n	800c4fe <_malloc_r+0xea>
 800c466:	6823      	ldr	r3, [r4, #0]
 800c468:	4639      	mov	r1, r7
 800c46a:	4630      	mov	r0, r6
 800c46c:	eb04 0903 	add.w	r9, r4, r3
 800c470:	f000 f8ba 	bl	800c5e8 <_sbrk_r>
 800c474:	4581      	cmp	r9, r0
 800c476:	d142      	bne.n	800c4fe <_malloc_r+0xea>
 800c478:	6821      	ldr	r1, [r4, #0]
 800c47a:	1a6d      	subs	r5, r5, r1
 800c47c:	4629      	mov	r1, r5
 800c47e:	4630      	mov	r0, r6
 800c480:	f7ff ffa6 	bl	800c3d0 <sbrk_aligned>
 800c484:	3001      	adds	r0, #1
 800c486:	d03a      	beq.n	800c4fe <_malloc_r+0xea>
 800c488:	6823      	ldr	r3, [r4, #0]
 800c48a:	442b      	add	r3, r5
 800c48c:	6023      	str	r3, [r4, #0]
 800c48e:	f8d8 3000 	ldr.w	r3, [r8]
 800c492:	685a      	ldr	r2, [r3, #4]
 800c494:	bb62      	cbnz	r2, 800c4f0 <_malloc_r+0xdc>
 800c496:	f8c8 7000 	str.w	r7, [r8]
 800c49a:	e00f      	b.n	800c4bc <_malloc_r+0xa8>
 800c49c:	6822      	ldr	r2, [r4, #0]
 800c49e:	1b52      	subs	r2, r2, r5
 800c4a0:	d420      	bmi.n	800c4e4 <_malloc_r+0xd0>
 800c4a2:	2a0b      	cmp	r2, #11
 800c4a4:	d917      	bls.n	800c4d6 <_malloc_r+0xc2>
 800c4a6:	1961      	adds	r1, r4, r5
 800c4a8:	42a3      	cmp	r3, r4
 800c4aa:	6025      	str	r5, [r4, #0]
 800c4ac:	bf18      	it	ne
 800c4ae:	6059      	strne	r1, [r3, #4]
 800c4b0:	6863      	ldr	r3, [r4, #4]
 800c4b2:	bf08      	it	eq
 800c4b4:	f8c8 1000 	streq.w	r1, [r8]
 800c4b8:	5162      	str	r2, [r4, r5]
 800c4ba:	604b      	str	r3, [r1, #4]
 800c4bc:	4630      	mov	r0, r6
 800c4be:	f000 f82f 	bl	800c520 <__malloc_unlock>
 800c4c2:	f104 000b 	add.w	r0, r4, #11
 800c4c6:	1d23      	adds	r3, r4, #4
 800c4c8:	f020 0007 	bic.w	r0, r0, #7
 800c4cc:	1ac2      	subs	r2, r0, r3
 800c4ce:	bf1c      	itt	ne
 800c4d0:	1a1b      	subne	r3, r3, r0
 800c4d2:	50a3      	strne	r3, [r4, r2]
 800c4d4:	e7af      	b.n	800c436 <_malloc_r+0x22>
 800c4d6:	6862      	ldr	r2, [r4, #4]
 800c4d8:	42a3      	cmp	r3, r4
 800c4da:	bf0c      	ite	eq
 800c4dc:	f8c8 2000 	streq.w	r2, [r8]
 800c4e0:	605a      	strne	r2, [r3, #4]
 800c4e2:	e7eb      	b.n	800c4bc <_malloc_r+0xa8>
 800c4e4:	4623      	mov	r3, r4
 800c4e6:	6864      	ldr	r4, [r4, #4]
 800c4e8:	e7ae      	b.n	800c448 <_malloc_r+0x34>
 800c4ea:	463c      	mov	r4, r7
 800c4ec:	687f      	ldr	r7, [r7, #4]
 800c4ee:	e7b6      	b.n	800c45e <_malloc_r+0x4a>
 800c4f0:	461a      	mov	r2, r3
 800c4f2:	685b      	ldr	r3, [r3, #4]
 800c4f4:	42a3      	cmp	r3, r4
 800c4f6:	d1fb      	bne.n	800c4f0 <_malloc_r+0xdc>
 800c4f8:	2300      	movs	r3, #0
 800c4fa:	6053      	str	r3, [r2, #4]
 800c4fc:	e7de      	b.n	800c4bc <_malloc_r+0xa8>
 800c4fe:	230c      	movs	r3, #12
 800c500:	6033      	str	r3, [r6, #0]
 800c502:	4630      	mov	r0, r6
 800c504:	f000 f80c 	bl	800c520 <__malloc_unlock>
 800c508:	e794      	b.n	800c434 <_malloc_r+0x20>
 800c50a:	6005      	str	r5, [r0, #0]
 800c50c:	e7d6      	b.n	800c4bc <_malloc_r+0xa8>
 800c50e:	bf00      	nop
 800c510:	2000540c 	.word	0x2000540c

0800c514 <__malloc_lock>:
 800c514:	4801      	ldr	r0, [pc, #4]	@ (800c51c <__malloc_lock+0x8>)
 800c516:	f000 b8a1 	b.w	800c65c <__retarget_lock_acquire_recursive>
 800c51a:	bf00      	nop
 800c51c:	2000554c 	.word	0x2000554c

0800c520 <__malloc_unlock>:
 800c520:	4801      	ldr	r0, [pc, #4]	@ (800c528 <__malloc_unlock+0x8>)
 800c522:	f000 b89c 	b.w	800c65e <__retarget_lock_release_recursive>
 800c526:	bf00      	nop
 800c528:	2000554c 	.word	0x2000554c

0800c52c <memset>:
 800c52c:	4402      	add	r2, r0
 800c52e:	4603      	mov	r3, r0
 800c530:	4293      	cmp	r3, r2
 800c532:	d100      	bne.n	800c536 <memset+0xa>
 800c534:	4770      	bx	lr
 800c536:	f803 1b01 	strb.w	r1, [r3], #1
 800c53a:	e7f9      	b.n	800c530 <memset+0x4>

0800c53c <_reclaim_reent>:
 800c53c:	4b29      	ldr	r3, [pc, #164]	@ (800c5e4 <_reclaim_reent+0xa8>)
 800c53e:	681b      	ldr	r3, [r3, #0]
 800c540:	4283      	cmp	r3, r0
 800c542:	b570      	push	{r4, r5, r6, lr}
 800c544:	4604      	mov	r4, r0
 800c546:	d04b      	beq.n	800c5e0 <_reclaim_reent+0xa4>
 800c548:	69c3      	ldr	r3, [r0, #28]
 800c54a:	b1ab      	cbz	r3, 800c578 <_reclaim_reent+0x3c>
 800c54c:	68db      	ldr	r3, [r3, #12]
 800c54e:	b16b      	cbz	r3, 800c56c <_reclaim_reent+0x30>
 800c550:	2500      	movs	r5, #0
 800c552:	69e3      	ldr	r3, [r4, #28]
 800c554:	68db      	ldr	r3, [r3, #12]
 800c556:	5959      	ldr	r1, [r3, r5]
 800c558:	2900      	cmp	r1, #0
 800c55a:	d13b      	bne.n	800c5d4 <_reclaim_reent+0x98>
 800c55c:	3504      	adds	r5, #4
 800c55e:	2d80      	cmp	r5, #128	@ 0x80
 800c560:	d1f7      	bne.n	800c552 <_reclaim_reent+0x16>
 800c562:	69e3      	ldr	r3, [r4, #28]
 800c564:	4620      	mov	r0, r4
 800c566:	68d9      	ldr	r1, [r3, #12]
 800c568:	f000 f888 	bl	800c67c <_free_r>
 800c56c:	69e3      	ldr	r3, [r4, #28]
 800c56e:	6819      	ldr	r1, [r3, #0]
 800c570:	b111      	cbz	r1, 800c578 <_reclaim_reent+0x3c>
 800c572:	4620      	mov	r0, r4
 800c574:	f000 f882 	bl	800c67c <_free_r>
 800c578:	6961      	ldr	r1, [r4, #20]
 800c57a:	b111      	cbz	r1, 800c582 <_reclaim_reent+0x46>
 800c57c:	4620      	mov	r0, r4
 800c57e:	f000 f87d 	bl	800c67c <_free_r>
 800c582:	69e1      	ldr	r1, [r4, #28]
 800c584:	b111      	cbz	r1, 800c58c <_reclaim_reent+0x50>
 800c586:	4620      	mov	r0, r4
 800c588:	f000 f878 	bl	800c67c <_free_r>
 800c58c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800c58e:	b111      	cbz	r1, 800c596 <_reclaim_reent+0x5a>
 800c590:	4620      	mov	r0, r4
 800c592:	f000 f873 	bl	800c67c <_free_r>
 800c596:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c598:	b111      	cbz	r1, 800c5a0 <_reclaim_reent+0x64>
 800c59a:	4620      	mov	r0, r4
 800c59c:	f000 f86e 	bl	800c67c <_free_r>
 800c5a0:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800c5a2:	b111      	cbz	r1, 800c5aa <_reclaim_reent+0x6e>
 800c5a4:	4620      	mov	r0, r4
 800c5a6:	f000 f869 	bl	800c67c <_free_r>
 800c5aa:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800c5ac:	b111      	cbz	r1, 800c5b4 <_reclaim_reent+0x78>
 800c5ae:	4620      	mov	r0, r4
 800c5b0:	f000 f864 	bl	800c67c <_free_r>
 800c5b4:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800c5b6:	b111      	cbz	r1, 800c5be <_reclaim_reent+0x82>
 800c5b8:	4620      	mov	r0, r4
 800c5ba:	f000 f85f 	bl	800c67c <_free_r>
 800c5be:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800c5c0:	b111      	cbz	r1, 800c5c8 <_reclaim_reent+0x8c>
 800c5c2:	4620      	mov	r0, r4
 800c5c4:	f000 f85a 	bl	800c67c <_free_r>
 800c5c8:	6a23      	ldr	r3, [r4, #32]
 800c5ca:	b14b      	cbz	r3, 800c5e0 <_reclaim_reent+0xa4>
 800c5cc:	4620      	mov	r0, r4
 800c5ce:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800c5d2:	4718      	bx	r3
 800c5d4:	680e      	ldr	r6, [r1, #0]
 800c5d6:	4620      	mov	r0, r4
 800c5d8:	f000 f850 	bl	800c67c <_free_r>
 800c5dc:	4631      	mov	r1, r6
 800c5de:	e7bb      	b.n	800c558 <_reclaim_reent+0x1c>
 800c5e0:	bd70      	pop	{r4, r5, r6, pc}
 800c5e2:	bf00      	nop
 800c5e4:	20000030 	.word	0x20000030

0800c5e8 <_sbrk_r>:
 800c5e8:	b538      	push	{r3, r4, r5, lr}
 800c5ea:	4d06      	ldr	r5, [pc, #24]	@ (800c604 <_sbrk_r+0x1c>)
 800c5ec:	2300      	movs	r3, #0
 800c5ee:	4604      	mov	r4, r0
 800c5f0:	4608      	mov	r0, r1
 800c5f2:	602b      	str	r3, [r5, #0]
 800c5f4:	f7f4 fcc0 	bl	8000f78 <_sbrk>
 800c5f8:	1c43      	adds	r3, r0, #1
 800c5fa:	d102      	bne.n	800c602 <_sbrk_r+0x1a>
 800c5fc:	682b      	ldr	r3, [r5, #0]
 800c5fe:	b103      	cbz	r3, 800c602 <_sbrk_r+0x1a>
 800c600:	6023      	str	r3, [r4, #0]
 800c602:	bd38      	pop	{r3, r4, r5, pc}
 800c604:	20005548 	.word	0x20005548

0800c608 <__errno>:
 800c608:	4b01      	ldr	r3, [pc, #4]	@ (800c610 <__errno+0x8>)
 800c60a:	6818      	ldr	r0, [r3, #0]
 800c60c:	4770      	bx	lr
 800c60e:	bf00      	nop
 800c610:	20000030 	.word	0x20000030

0800c614 <__libc_init_array>:
 800c614:	b570      	push	{r4, r5, r6, lr}
 800c616:	4d0d      	ldr	r5, [pc, #52]	@ (800c64c <__libc_init_array+0x38>)
 800c618:	4c0d      	ldr	r4, [pc, #52]	@ (800c650 <__libc_init_array+0x3c>)
 800c61a:	1b64      	subs	r4, r4, r5
 800c61c:	10a4      	asrs	r4, r4, #2
 800c61e:	2600      	movs	r6, #0
 800c620:	42a6      	cmp	r6, r4
 800c622:	d109      	bne.n	800c638 <__libc_init_array+0x24>
 800c624:	4d0b      	ldr	r5, [pc, #44]	@ (800c654 <__libc_init_array+0x40>)
 800c626:	4c0c      	ldr	r4, [pc, #48]	@ (800c658 <__libc_init_array+0x44>)
 800c628:	f000 f872 	bl	800c710 <_init>
 800c62c:	1b64      	subs	r4, r4, r5
 800c62e:	10a4      	asrs	r4, r4, #2
 800c630:	2600      	movs	r6, #0
 800c632:	42a6      	cmp	r6, r4
 800c634:	d105      	bne.n	800c642 <__libc_init_array+0x2e>
 800c636:	bd70      	pop	{r4, r5, r6, pc}
 800c638:	f855 3b04 	ldr.w	r3, [r5], #4
 800c63c:	4798      	blx	r3
 800c63e:	3601      	adds	r6, #1
 800c640:	e7ee      	b.n	800c620 <__libc_init_array+0xc>
 800c642:	f855 3b04 	ldr.w	r3, [r5], #4
 800c646:	4798      	blx	r3
 800c648:	3601      	adds	r6, #1
 800c64a:	e7f2      	b.n	800c632 <__libc_init_array+0x1e>
 800c64c:	0800c7d4 	.word	0x0800c7d4
 800c650:	0800c7d4 	.word	0x0800c7d4
 800c654:	0800c7d4 	.word	0x0800c7d4
 800c658:	0800c7d8 	.word	0x0800c7d8

0800c65c <__retarget_lock_acquire_recursive>:
 800c65c:	4770      	bx	lr

0800c65e <__retarget_lock_release_recursive>:
 800c65e:	4770      	bx	lr

0800c660 <memcpy>:
 800c660:	440a      	add	r2, r1
 800c662:	4291      	cmp	r1, r2
 800c664:	f100 33ff 	add.w	r3, r0, #4294967295
 800c668:	d100      	bne.n	800c66c <memcpy+0xc>
 800c66a:	4770      	bx	lr
 800c66c:	b510      	push	{r4, lr}
 800c66e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c672:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c676:	4291      	cmp	r1, r2
 800c678:	d1f9      	bne.n	800c66e <memcpy+0xe>
 800c67a:	bd10      	pop	{r4, pc}

0800c67c <_free_r>:
 800c67c:	b538      	push	{r3, r4, r5, lr}
 800c67e:	4605      	mov	r5, r0
 800c680:	2900      	cmp	r1, #0
 800c682:	d041      	beq.n	800c708 <_free_r+0x8c>
 800c684:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c688:	1f0c      	subs	r4, r1, #4
 800c68a:	2b00      	cmp	r3, #0
 800c68c:	bfb8      	it	lt
 800c68e:	18e4      	addlt	r4, r4, r3
 800c690:	f7ff ff40 	bl	800c514 <__malloc_lock>
 800c694:	4a1d      	ldr	r2, [pc, #116]	@ (800c70c <_free_r+0x90>)
 800c696:	6813      	ldr	r3, [r2, #0]
 800c698:	b933      	cbnz	r3, 800c6a8 <_free_r+0x2c>
 800c69a:	6063      	str	r3, [r4, #4]
 800c69c:	6014      	str	r4, [r2, #0]
 800c69e:	4628      	mov	r0, r5
 800c6a0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c6a4:	f7ff bf3c 	b.w	800c520 <__malloc_unlock>
 800c6a8:	42a3      	cmp	r3, r4
 800c6aa:	d908      	bls.n	800c6be <_free_r+0x42>
 800c6ac:	6820      	ldr	r0, [r4, #0]
 800c6ae:	1821      	adds	r1, r4, r0
 800c6b0:	428b      	cmp	r3, r1
 800c6b2:	bf01      	itttt	eq
 800c6b4:	6819      	ldreq	r1, [r3, #0]
 800c6b6:	685b      	ldreq	r3, [r3, #4]
 800c6b8:	1809      	addeq	r1, r1, r0
 800c6ba:	6021      	streq	r1, [r4, #0]
 800c6bc:	e7ed      	b.n	800c69a <_free_r+0x1e>
 800c6be:	461a      	mov	r2, r3
 800c6c0:	685b      	ldr	r3, [r3, #4]
 800c6c2:	b10b      	cbz	r3, 800c6c8 <_free_r+0x4c>
 800c6c4:	42a3      	cmp	r3, r4
 800c6c6:	d9fa      	bls.n	800c6be <_free_r+0x42>
 800c6c8:	6811      	ldr	r1, [r2, #0]
 800c6ca:	1850      	adds	r0, r2, r1
 800c6cc:	42a0      	cmp	r0, r4
 800c6ce:	d10b      	bne.n	800c6e8 <_free_r+0x6c>
 800c6d0:	6820      	ldr	r0, [r4, #0]
 800c6d2:	4401      	add	r1, r0
 800c6d4:	1850      	adds	r0, r2, r1
 800c6d6:	4283      	cmp	r3, r0
 800c6d8:	6011      	str	r1, [r2, #0]
 800c6da:	d1e0      	bne.n	800c69e <_free_r+0x22>
 800c6dc:	6818      	ldr	r0, [r3, #0]
 800c6de:	685b      	ldr	r3, [r3, #4]
 800c6e0:	6053      	str	r3, [r2, #4]
 800c6e2:	4408      	add	r0, r1
 800c6e4:	6010      	str	r0, [r2, #0]
 800c6e6:	e7da      	b.n	800c69e <_free_r+0x22>
 800c6e8:	d902      	bls.n	800c6f0 <_free_r+0x74>
 800c6ea:	230c      	movs	r3, #12
 800c6ec:	602b      	str	r3, [r5, #0]
 800c6ee:	e7d6      	b.n	800c69e <_free_r+0x22>
 800c6f0:	6820      	ldr	r0, [r4, #0]
 800c6f2:	1821      	adds	r1, r4, r0
 800c6f4:	428b      	cmp	r3, r1
 800c6f6:	bf04      	itt	eq
 800c6f8:	6819      	ldreq	r1, [r3, #0]
 800c6fa:	685b      	ldreq	r3, [r3, #4]
 800c6fc:	6063      	str	r3, [r4, #4]
 800c6fe:	bf04      	itt	eq
 800c700:	1809      	addeq	r1, r1, r0
 800c702:	6021      	streq	r1, [r4, #0]
 800c704:	6054      	str	r4, [r2, #4]
 800c706:	e7ca      	b.n	800c69e <_free_r+0x22>
 800c708:	bd38      	pop	{r3, r4, r5, pc}
 800c70a:	bf00      	nop
 800c70c:	2000540c 	.word	0x2000540c

0800c710 <_init>:
 800c710:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c712:	bf00      	nop
 800c714:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c716:	bc08      	pop	{r3}
 800c718:	469e      	mov	lr, r3
 800c71a:	4770      	bx	lr

0800c71c <_fini>:
 800c71c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c71e:	bf00      	nop
 800c720:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c722:	bc08      	pop	{r3}
 800c724:	469e      	mov	lr, r3
 800c726:	4770      	bx	lr
