/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [11:0] _00_;
  reg [12:0] _01_;
  wire celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [15:0] celloutsig_0_13z;
  wire [5:0] celloutsig_0_14z;
  wire [6:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_24z;
  wire [9:0] celloutsig_0_25z;
  wire [4:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [9:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  reg [7:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire [13:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [7:0] celloutsig_1_11z;
  wire celloutsig_1_14z;
  wire [4:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  reg [17:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [7:0] celloutsig_1_8z;
  wire [14:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_7z = ~(celloutsig_1_6z ^ celloutsig_1_0z);
  always_ff @(negedge clkin_data[128], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _00_ <= 12'h000;
    else _00_ <= { celloutsig_0_5z[3:1], celloutsig_0_5z, celloutsig_0_0z };
  always_ff @(negedge clkin_data[128], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _01_ <= 13'h0000;
    else _01_ <= { celloutsig_0_14z[1:0], celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_1_9z = { celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_8z } & { celloutsig_1_8z[0], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_5z };
  assign celloutsig_1_16z = { celloutsig_1_9z[12:10], celloutsig_1_10z, celloutsig_1_7z } & celloutsig_1_8z[6:2];
  assign celloutsig_0_13z = { celloutsig_0_9z[6:1], celloutsig_0_2z } / { 1'h1, in_data[26:20], celloutsig_0_10z, celloutsig_0_8z };
  assign celloutsig_0_4z = { in_data[62:56], celloutsig_0_0z } == celloutsig_0_2z[8:1];
  assign celloutsig_1_3z = { in_data[122], celloutsig_1_2z, celloutsig_1_2z } >= { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_18z = { celloutsig_1_8z[3:0], celloutsig_1_14z, celloutsig_1_16z, celloutsig_1_3z } >= { celloutsig_1_11z[7:2], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_0z };
  assign celloutsig_0_11z = celloutsig_0_2z[7:3] >= { celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_7z };
  assign celloutsig_1_6z = celloutsig_1_4z[16:3] > { celloutsig_1_4z[10:1], celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_28z = { _00_[4], celloutsig_0_25z } > { celloutsig_0_1z[6:2], celloutsig_0_14z };
  assign celloutsig_1_1z = { in_data[120:107], celloutsig_1_0z } < in_data[182:168];
  assign celloutsig_0_10z = { celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_4z } % { 1'h1, in_data[63:62], celloutsig_0_7z, celloutsig_0_3z };
  assign celloutsig_0_1z = in_data[12:6] % { 1'h1, in_data[15:12], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_6z = celloutsig_0_1z[4:2] != celloutsig_0_5z[5:3];
  assign celloutsig_0_7z = { in_data[85:83], celloutsig_0_6z, celloutsig_0_6z } != celloutsig_0_1z[6:2];
  assign celloutsig_1_2z = { in_data[140:139], celloutsig_1_0z, celloutsig_1_1z } != in_data[107:104];
  assign celloutsig_0_25z = ~ { celloutsig_0_5z[7:2], celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_21z, celloutsig_0_24z };
  assign celloutsig_0_27z = celloutsig_0_13z[9:5] | _01_[9:5];
  assign celloutsig_0_21z = & { celloutsig_0_13z[12:7], celloutsig_0_0z };
  assign celloutsig_0_24z = & _00_[10:3];
  assign celloutsig_0_0z = in_data[17] & in_data[52];
  assign celloutsig_0_3z = celloutsig_0_2z[7] & in_data[4];
  assign celloutsig_1_5z = in_data[183] & celloutsig_1_3z;
  assign celloutsig_1_14z = celloutsig_1_1z & celloutsig_1_10z;
  assign celloutsig_1_19z = in_data[115] & celloutsig_1_11z[1];
  assign celloutsig_1_0z = in_data[167] & in_data[153];
  assign celloutsig_1_10z = ^ { celloutsig_1_8z[6:0], celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_0_14z = { celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_8z } >> celloutsig_0_5z[7:2];
  assign celloutsig_0_8z = celloutsig_0_1z[2:0] >> { celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_6z };
  assign celloutsig_0_2z = { celloutsig_0_1z[5:3], celloutsig_0_1z } >> { celloutsig_0_1z[6:4], celloutsig_0_1z };
  assign celloutsig_1_8z = in_data[190:183] ~^ { in_data[124:119], celloutsig_1_2z, celloutsig_1_5z };
  assign celloutsig_1_11z = { celloutsig_1_8z[5:0], celloutsig_1_5z, celloutsig_1_2z } ^ { celloutsig_1_4z[11:7], celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_7z };
  assign celloutsig_0_9z = { celloutsig_0_1z[2:1], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_4z } ^ { in_data[37:30], celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_6z };
  always_latch
    if (clkin_data[64]) celloutsig_1_4z = 18'h00000;
    else if (clkin_data[32]) celloutsig_1_4z = { in_data[128:112], celloutsig_1_3z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_5z = 8'h00;
    else if (clkin_data[0]) celloutsig_0_5z = in_data[45:38];
  assign { out_data[128], out_data[96], out_data[36:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_27z, celloutsig_0_28z };
endmodule
