<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="processor_16_bits.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_debug_module_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_debug_module_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_debug_module_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_debug_module_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1500494198" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1500494198">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1500494198" xil_pn:in_ck="-4830110591526379432" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1500494198">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="D-flip-flop.vhd"/>
      <outfile xil_pn:name="MUX1.vhd"/>
      <outfile xil_pn:name="UKM901.vhd"/>
      <outfile xil_pn:name="control unit.vhd"/>
      <outfile xil_pn:name="debug_module.vhd"/>
      <outfile xil_pn:name="interrupt controller.vhd"/>
      <outfile xil_pn:name="memory.vhd"/>
      <outfile xil_pn:name="memory_int.vhd"/>
      <outfile xil_pn:name="rotart encoder.vhd"/>
      <outfile xil_pn:name="test_bench_module.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1500494202" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-3601952215884489376" xil_pn:start_ts="1500494202">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1500494202" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="4109566675650583970" xil_pn:start_ts="1500494202">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1500494202" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="8101726116196709736" xil_pn:start_ts="1500494202">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1500494203" xil_pn:in_ck="-4830110591526379432" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1500494202">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="D-flip-flop.vhd"/>
      <outfile xil_pn:name="MUX1.vhd"/>
      <outfile xil_pn:name="UKM901.vhd"/>
      <outfile xil_pn:name="control unit.vhd"/>
      <outfile xil_pn:name="debug_module.vhd"/>
      <outfile xil_pn:name="interrupt controller.vhd"/>
      <outfile xil_pn:name="memory.vhd"/>
      <outfile xil_pn:name="memory_int.vhd"/>
      <outfile xil_pn:name="rotart encoder.vhd"/>
      <outfile xil_pn:name="test_bench_module.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1500494208" xil_pn:in_ck="-4830110591526379432" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="5549902836710672473" xil_pn:start_ts="1500494203">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="tb_debug_module_beh.prj"/>
      <outfile xil_pn:name="tb_debug_module_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1500494208" xil_pn:in_ck="-879402005920391984" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="1619485062208959516" xil_pn:start_ts="1500494208">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="tb_debug_module_isim_beh.wdb"/>
    </transform>
  </transforms>

</generated_project>
