
ADC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00007acc  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00407acc  00407acc  00017acc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009b8  20400000  00407ad4  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          0000018c  204009b8  0040848c  000209b8  2**2
                  ALLOC
  4 .stack        00002004  20400b44  00408618  000209b8  2**0
                  ALLOC
  5 .heap         00000200  20402b48  0040a61c  000209b8  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000209b8  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000209e6  2**0
                  CONTENTS, READONLY
  8 .debug_info   0001711a  00000000  00000000  00020a3f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 0000314d  00000000  00000000  00037b59  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000050d4  00000000  00000000  0003aca6  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000b40  00000000  00000000  0003fd7a  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000b78  00000000  00000000  000408ba  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0001f8c6  00000000  00000000  00041432  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000c2c4  00000000  00000000  00060cf8  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0008c5dc  00000000  00000000  0006cfbc  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00002b70  00000000  00000000  000f9598  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	48 2b 40 20 cd 0f 40 00 cb 0f 40 00 cb 0f 40 00     H+@ ..@...@...@.
  400010:	cb 0f 40 00 cb 0f 40 00 cb 0f 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	cb 0f 40 00 cb 0f 40 00 00 00 00 00 cb 0f 40 00     ..@...@.......@.
  40003c:	cb 0f 40 00 cb 0f 40 00 cb 0f 40 00 cb 0f 40 00     ..@...@...@...@.
  40004c:	cb 0f 40 00 cb 0f 40 00 cb 0f 40 00 cb 0f 40 00     ..@...@...@...@.
  40005c:	cb 0f 40 00 cb 0f 40 00 00 00 00 00 bd 0c 40 00     ..@...@.......@.
  40006c:	d1 0c 40 00 e5 0c 40 00 cb 0f 40 00 cb 0f 40 00     ..@...@...@...@.
  40007c:	cb 0f 40 00 f9 0c 40 00 0d 0d 40 00 cb 0f 40 00     ..@...@...@...@.
  40008c:	cb 0f 40 00 cb 0f 40 00 cb 0f 40 00 cb 0f 40 00     ..@...@...@...@.
  40009c:	cb 0f 40 00 7d 03 40 00 cb 0f 40 00 cb 0f 40 00     ..@.}.@...@...@.
  4000ac:	cb 0f 40 00 cb 0f 40 00 d9 0b 40 00 cb 0f 40 00     ..@...@...@...@.
  4000bc:	cb 0f 40 00 cb 0f 40 00 cb 0f 40 00 cb 0f 40 00     ..@...@...@...@.
  4000cc:	cb 0f 40 00 00 00 00 00 cb 0f 40 00 00 00 00 00     ..@.......@.....
  4000dc:	cb 0f 40 00 ed 0b 40 00 cb 0f 40 00 cb 0f 40 00     ..@...@...@...@.
  4000ec:	cb 0f 40 00 cb 0f 40 00 cb 0f 40 00 cb 0f 40 00     ..@...@...@...@.
  4000fc:	cb 0f 40 00 cb 0f 40 00 cb 0f 40 00 cb 0f 40 00     ..@...@...@...@.
  40010c:	cb 0f 40 00 cb 0f 40 00 00 00 00 00 00 00 00 00     ..@...@.........
  40011c:	00 00 00 00 cb 0f 40 00 cb 0f 40 00 cb 0f 40 00     ......@...@...@.
  40012c:	cb 0f 40 00 cb 0f 40 00 00 00 00 00 cb 0f 40 00     ..@...@.......@.
  40013c:	cb 0f 40 00                                         ..@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	204009b8 	.word	0x204009b8
  40015c:	00000000 	.word	0x00000000
  400160:	00407ad4 	.word	0x00407ad4

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	00407ad4 	.word	0x00407ad4
  4001a0:	204009bc 	.word	0x204009bc
  4001a4:	00407ad4 	.word	0x00407ad4
  4001a8:	00000000 	.word	0x00000000

004001ac <AFEC_Pot_callback>:
static inline uint32_t afec_channel_get_value(Afec *const afec,
		enum afec_channel_num afec_ch)
{
	afec_ch_sanity_check(afec, afec_ch);

	afec->AFEC_CSELR = afec_ch;
  4001ac:	4b04      	ldr	r3, [pc, #16]	; (4001c0 <AFEC_Pot_callback+0x14>)
  4001ae:	2202      	movs	r2, #2
  4001b0:	665a      	str	r2, [r3, #100]	; 0x64
	return afec->AFEC_CDR;
  4001b2:	6e9a      	ldr	r2, [r3, #104]	; 0x68
*/


static void AFEC_Pot_callback(void)
{
	g_ul_value_analog = afec_channel_get_value(AFEC0, ANALOG_CHANNEL);
  4001b4:	4b03      	ldr	r3, [pc, #12]	; (4001c4 <AFEC_Pot_callback+0x18>)
  4001b6:	601a      	str	r2, [r3, #0]
	g_is_conversion_done_analog = true;
  4001b8:	2201      	movs	r2, #1
  4001ba:	4b03      	ldr	r3, [pc, #12]	; (4001c8 <AFEC_Pot_callback+0x1c>)
  4001bc:	701a      	strb	r2, [r3, #0]
  4001be:	4770      	bx	lr
  4001c0:	4003c000 	.word	0x4003c000
  4001c4:	204009d8 	.word	0x204009d8
  4001c8:	204009d4 	.word	0x204009d4

004001cc <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  4001cc:	b5f0      	push	{r4, r5, r6, r7, lr}
  4001ce:	b083      	sub	sp, #12
  4001d0:	4605      	mov	r5, r0
  4001d2:	460c      	mov	r4, r1
	uint32_t val = 0;
  4001d4:	2300      	movs	r3, #0
  4001d6:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  4001d8:	4b2a      	ldr	r3, [pc, #168]	; (400284 <usart_serial_getchar+0xb8>)
  4001da:	4298      	cmp	r0, r3
  4001dc:	d013      	beq.n	400206 <usart_serial_getchar+0x3a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4001de:	4b2a      	ldr	r3, [pc, #168]	; (400288 <usart_serial_getchar+0xbc>)
  4001e0:	4298      	cmp	r0, r3
  4001e2:	d018      	beq.n	400216 <usart_serial_getchar+0x4a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  4001e4:	4b29      	ldr	r3, [pc, #164]	; (40028c <usart_serial_getchar+0xc0>)
  4001e6:	4298      	cmp	r0, r3
  4001e8:	d01d      	beq.n	400226 <usart_serial_getchar+0x5a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  4001ea:	4b29      	ldr	r3, [pc, #164]	; (400290 <usart_serial_getchar+0xc4>)
  4001ec:	429d      	cmp	r5, r3
  4001ee:	d022      	beq.n	400236 <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  4001f0:	4b28      	ldr	r3, [pc, #160]	; (400294 <usart_serial_getchar+0xc8>)
  4001f2:	429d      	cmp	r5, r3
  4001f4:	d027      	beq.n	400246 <usart_serial_getchar+0x7a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  4001f6:	4b28      	ldr	r3, [pc, #160]	; (400298 <usart_serial_getchar+0xcc>)
  4001f8:	429d      	cmp	r5, r3
  4001fa:	d02e      	beq.n	40025a <usart_serial_getchar+0x8e>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  4001fc:	4b27      	ldr	r3, [pc, #156]	; (40029c <usart_serial_getchar+0xd0>)
  4001fe:	429d      	cmp	r5, r3
  400200:	d035      	beq.n	40026e <usart_serial_getchar+0xa2>
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  400202:	b003      	add	sp, #12
  400204:	bdf0      	pop	{r4, r5, r6, r7, pc}
		while (uart_read((Uart*)p_usart, data));
  400206:	461f      	mov	r7, r3
  400208:	4e25      	ldr	r6, [pc, #148]	; (4002a0 <usart_serial_getchar+0xd4>)
  40020a:	4621      	mov	r1, r4
  40020c:	4638      	mov	r0, r7
  40020e:	47b0      	blx	r6
  400210:	2800      	cmp	r0, #0
  400212:	d1fa      	bne.n	40020a <usart_serial_getchar+0x3e>
  400214:	e7e9      	b.n	4001ea <usart_serial_getchar+0x1e>
		while (uart_read((Uart*)p_usart, data));
  400216:	461f      	mov	r7, r3
  400218:	4e21      	ldr	r6, [pc, #132]	; (4002a0 <usart_serial_getchar+0xd4>)
  40021a:	4621      	mov	r1, r4
  40021c:	4638      	mov	r0, r7
  40021e:	47b0      	blx	r6
  400220:	2800      	cmp	r0, #0
  400222:	d1fa      	bne.n	40021a <usart_serial_getchar+0x4e>
  400224:	e7e4      	b.n	4001f0 <usart_serial_getchar+0x24>
		while (uart_read((Uart*)p_usart, data));
  400226:	461f      	mov	r7, r3
  400228:	4e1d      	ldr	r6, [pc, #116]	; (4002a0 <usart_serial_getchar+0xd4>)
  40022a:	4621      	mov	r1, r4
  40022c:	4638      	mov	r0, r7
  40022e:	47b0      	blx	r6
  400230:	2800      	cmp	r0, #0
  400232:	d1fa      	bne.n	40022a <usart_serial_getchar+0x5e>
  400234:	e7df      	b.n	4001f6 <usart_serial_getchar+0x2a>
		while (uart_read((Uart*)p_usart, data));
  400236:	461f      	mov	r7, r3
  400238:	4e19      	ldr	r6, [pc, #100]	; (4002a0 <usart_serial_getchar+0xd4>)
  40023a:	4621      	mov	r1, r4
  40023c:	4638      	mov	r0, r7
  40023e:	47b0      	blx	r6
  400240:	2800      	cmp	r0, #0
  400242:	d1fa      	bne.n	40023a <usart_serial_getchar+0x6e>
  400244:	e7da      	b.n	4001fc <usart_serial_getchar+0x30>
		while (usart_read(p_usart, &val));
  400246:	461e      	mov	r6, r3
  400248:	4d16      	ldr	r5, [pc, #88]	; (4002a4 <usart_serial_getchar+0xd8>)
  40024a:	a901      	add	r1, sp, #4
  40024c:	4630      	mov	r0, r6
  40024e:	47a8      	blx	r5
  400250:	2800      	cmp	r0, #0
  400252:	d1fa      	bne.n	40024a <usart_serial_getchar+0x7e>
		*data = (uint8_t)(val & 0xFF);
  400254:	9b01      	ldr	r3, [sp, #4]
  400256:	7023      	strb	r3, [r4, #0]
  400258:	e7d3      	b.n	400202 <usart_serial_getchar+0x36>
		while (usart_read(p_usart, &val));
  40025a:	461e      	mov	r6, r3
  40025c:	4d11      	ldr	r5, [pc, #68]	; (4002a4 <usart_serial_getchar+0xd8>)
  40025e:	a901      	add	r1, sp, #4
  400260:	4630      	mov	r0, r6
  400262:	47a8      	blx	r5
  400264:	2800      	cmp	r0, #0
  400266:	d1fa      	bne.n	40025e <usart_serial_getchar+0x92>
		*data = (uint8_t)(val & 0xFF);
  400268:	9b01      	ldr	r3, [sp, #4]
  40026a:	7023      	strb	r3, [r4, #0]
  40026c:	e7c9      	b.n	400202 <usart_serial_getchar+0x36>
		while (usart_read(p_usart, &val));
  40026e:	461e      	mov	r6, r3
  400270:	4d0c      	ldr	r5, [pc, #48]	; (4002a4 <usart_serial_getchar+0xd8>)
  400272:	a901      	add	r1, sp, #4
  400274:	4630      	mov	r0, r6
  400276:	47a8      	blx	r5
  400278:	2800      	cmp	r0, #0
  40027a:	d1fa      	bne.n	400272 <usart_serial_getchar+0xa6>
		*data = (uint8_t)(val & 0xFF);
  40027c:	9b01      	ldr	r3, [sp, #4]
  40027e:	7023      	strb	r3, [r4, #0]
}
  400280:	e7bf      	b.n	400202 <usart_serial_getchar+0x36>
  400282:	bf00      	nop
  400284:	400e0800 	.word	0x400e0800
  400288:	400e0a00 	.word	0x400e0a00
  40028c:	400e1a00 	.word	0x400e1a00
  400290:	400e1c00 	.word	0x400e1c00
  400294:	40024000 	.word	0x40024000
  400298:	40028000 	.word	0x40028000
  40029c:	4002c000 	.word	0x4002c000
  4002a0:	00400ea7 	.word	0x00400ea7
  4002a4:	00400fb3 	.word	0x00400fb3

004002a8 <usart_serial_putchar>:
{
  4002a8:	b570      	push	{r4, r5, r6, lr}
  4002aa:	460c      	mov	r4, r1
	if (UART0 == (Uart*)p_usart) {
  4002ac:	4b2a      	ldr	r3, [pc, #168]	; (400358 <usart_serial_putchar+0xb0>)
  4002ae:	4298      	cmp	r0, r3
  4002b0:	d013      	beq.n	4002da <usart_serial_putchar+0x32>
	if (UART1 == (Uart*)p_usart) {
  4002b2:	4b2a      	ldr	r3, [pc, #168]	; (40035c <usart_serial_putchar+0xb4>)
  4002b4:	4298      	cmp	r0, r3
  4002b6:	d019      	beq.n	4002ec <usart_serial_putchar+0x44>
	if (UART2 == (Uart*)p_usart) {
  4002b8:	4b29      	ldr	r3, [pc, #164]	; (400360 <usart_serial_putchar+0xb8>)
  4002ba:	4298      	cmp	r0, r3
  4002bc:	d01f      	beq.n	4002fe <usart_serial_putchar+0x56>
	if (UART3 == (Uart*)p_usart) {
  4002be:	4b29      	ldr	r3, [pc, #164]	; (400364 <usart_serial_putchar+0xbc>)
  4002c0:	4298      	cmp	r0, r3
  4002c2:	d025      	beq.n	400310 <usart_serial_putchar+0x68>
	if (USART0 == p_usart) {
  4002c4:	4b28      	ldr	r3, [pc, #160]	; (400368 <usart_serial_putchar+0xc0>)
  4002c6:	4298      	cmp	r0, r3
  4002c8:	d02b      	beq.n	400322 <usart_serial_putchar+0x7a>
	if (USART1 == p_usart) {
  4002ca:	4b28      	ldr	r3, [pc, #160]	; (40036c <usart_serial_putchar+0xc4>)
  4002cc:	4298      	cmp	r0, r3
  4002ce:	d031      	beq.n	400334 <usart_serial_putchar+0x8c>
	if (USART2 == p_usart) {
  4002d0:	4b27      	ldr	r3, [pc, #156]	; (400370 <usart_serial_putchar+0xc8>)
  4002d2:	4298      	cmp	r0, r3
  4002d4:	d037      	beq.n	400346 <usart_serial_putchar+0x9e>
	return 0;
  4002d6:	2000      	movs	r0, #0
}
  4002d8:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  4002da:	461e      	mov	r6, r3
  4002dc:	4d25      	ldr	r5, [pc, #148]	; (400374 <usart_serial_putchar+0xcc>)
  4002de:	4621      	mov	r1, r4
  4002e0:	4630      	mov	r0, r6
  4002e2:	47a8      	blx	r5
  4002e4:	2800      	cmp	r0, #0
  4002e6:	d1fa      	bne.n	4002de <usart_serial_putchar+0x36>
		return 1;
  4002e8:	2001      	movs	r0, #1
  4002ea:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  4002ec:	461e      	mov	r6, r3
  4002ee:	4d21      	ldr	r5, [pc, #132]	; (400374 <usart_serial_putchar+0xcc>)
  4002f0:	4621      	mov	r1, r4
  4002f2:	4630      	mov	r0, r6
  4002f4:	47a8      	blx	r5
  4002f6:	2800      	cmp	r0, #0
  4002f8:	d1fa      	bne.n	4002f0 <usart_serial_putchar+0x48>
		return 1;
  4002fa:	2001      	movs	r0, #1
  4002fc:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  4002fe:	461e      	mov	r6, r3
  400300:	4d1c      	ldr	r5, [pc, #112]	; (400374 <usart_serial_putchar+0xcc>)
  400302:	4621      	mov	r1, r4
  400304:	4630      	mov	r0, r6
  400306:	47a8      	blx	r5
  400308:	2800      	cmp	r0, #0
  40030a:	d1fa      	bne.n	400302 <usart_serial_putchar+0x5a>
		return 1;
  40030c:	2001      	movs	r0, #1
  40030e:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  400310:	461e      	mov	r6, r3
  400312:	4d18      	ldr	r5, [pc, #96]	; (400374 <usart_serial_putchar+0xcc>)
  400314:	4621      	mov	r1, r4
  400316:	4630      	mov	r0, r6
  400318:	47a8      	blx	r5
  40031a:	2800      	cmp	r0, #0
  40031c:	d1fa      	bne.n	400314 <usart_serial_putchar+0x6c>
		return 1;
  40031e:	2001      	movs	r0, #1
  400320:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  400322:	461e      	mov	r6, r3
  400324:	4d14      	ldr	r5, [pc, #80]	; (400378 <usart_serial_putchar+0xd0>)
  400326:	4621      	mov	r1, r4
  400328:	4630      	mov	r0, r6
  40032a:	47a8      	blx	r5
  40032c:	2800      	cmp	r0, #0
  40032e:	d1fa      	bne.n	400326 <usart_serial_putchar+0x7e>
		return 1;
  400330:	2001      	movs	r0, #1
  400332:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  400334:	461e      	mov	r6, r3
  400336:	4d10      	ldr	r5, [pc, #64]	; (400378 <usart_serial_putchar+0xd0>)
  400338:	4621      	mov	r1, r4
  40033a:	4630      	mov	r0, r6
  40033c:	47a8      	blx	r5
  40033e:	2800      	cmp	r0, #0
  400340:	d1fa      	bne.n	400338 <usart_serial_putchar+0x90>
		return 1;
  400342:	2001      	movs	r0, #1
  400344:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  400346:	461e      	mov	r6, r3
  400348:	4d0b      	ldr	r5, [pc, #44]	; (400378 <usart_serial_putchar+0xd0>)
  40034a:	4621      	mov	r1, r4
  40034c:	4630      	mov	r0, r6
  40034e:	47a8      	blx	r5
  400350:	2800      	cmp	r0, #0
  400352:	d1fa      	bne.n	40034a <usart_serial_putchar+0xa2>
		return 1;
  400354:	2001      	movs	r0, #1
  400356:	bd70      	pop	{r4, r5, r6, pc}
  400358:	400e0800 	.word	0x400e0800
  40035c:	400e0a00 	.word	0x400e0a00
  400360:	400e1a00 	.word	0x400e1a00
  400364:	400e1c00 	.word	0x400e1c00
  400368:	40024000 	.word	0x40024000
  40036c:	40028000 	.word	0x40028000
  400370:	4002c000 	.word	0x4002c000
  400374:	00400e95 	.word	0x00400e95
  400378:	00400f9d 	.word	0x00400f9d

0040037c <TC1_Handler>:
void TC1_Handler(void){
  40037c:	b500      	push	{lr}
  40037e:	b083      	sub	sp, #12
	ul_dummy = tc_get_status(TC0, 1);
  400380:	2101      	movs	r1, #1
  400382:	4806      	ldr	r0, [pc, #24]	; (40039c <TC1_Handler+0x20>)
  400384:	4b06      	ldr	r3, [pc, #24]	; (4003a0 <TC1_Handler+0x24>)
  400386:	4798      	blx	r3
  400388:	9001      	str	r0, [sp, #4]
	UNUSED(ul_dummy);
  40038a:	9b01      	ldr	r3, [sp, #4]
	afec->AFEC_CHER = (afec_ch == AFEC_CHANNEL_ALL) ?
  40038c:	4b05      	ldr	r3, [pc, #20]	; (4003a4 <TC1_Handler+0x28>)
  40038e:	2204      	movs	r2, #4
  400390:	615a      	str	r2, [r3, #20]
	afec->AFEC_CR = AFEC_CR_START;
  400392:	2202      	movs	r2, #2
  400394:	601a      	str	r2, [r3, #0]
}
  400396:	b003      	add	sp, #12
  400398:	f85d fb04 	ldr.w	pc, [sp], #4
  40039c:	4000c000 	.word	0x4000c000
  4003a0:	0040067f 	.word	0x0040067f
  4003a4:	4003c000 	.word	0x4003c000

004003a8 <TC_init>:

/************************************************************************/
/* Funcoes                                                              */
/************************************************************************/

void TC_init(Tc * TC, int ID_TC, int TC_CHANNEL, int freq){
  4003a8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  4003ac:	b085      	sub	sp, #20
  4003ae:	4606      	mov	r6, r0
  4003b0:	460c      	mov	r4, r1
  4003b2:	4617      	mov	r7, r2
  4003b4:	4698      	mov	r8, r3
	o uC possui 3 TCs, cada TC possui 3 canais
	TC0 : ID_TC0, ID_TC1, ID_TC2
	TC1 : ID_TC3, ID_TC4, ID_TC5
	TC2 : ID_TC6, ID_TC7, ID_TC8
	*/
	pmc_enable_periph_clk(ID_TC);
  4003b6:	4608      	mov	r0, r1
  4003b8:	4b18      	ldr	r3, [pc, #96]	; (40041c <TC_init+0x74>)
  4003ba:	4798      	blx	r3

	/** Configura o TC para operar em  4Mhz e interrupçcão no RC compare */
	tc_find_mck_divisor(freq, ul_sysclk, &ul_div, &ul_tcclks, ul_sysclk);
  4003bc:	4d18      	ldr	r5, [pc, #96]	; (400420 <TC_init+0x78>)
  4003be:	9500      	str	r5, [sp, #0]
  4003c0:	ab02      	add	r3, sp, #8
  4003c2:	aa03      	add	r2, sp, #12
  4003c4:	4629      	mov	r1, r5
  4003c6:	4640      	mov	r0, r8
  4003c8:	f8df 906c 	ldr.w	r9, [pc, #108]	; 400438 <TC_init+0x90>
  4003cc:	47c8      	blx	r9
	tc_init(TC, TC_CHANNEL, ul_tcclks | TC_CMR_CPCTRG);
  4003ce:	9a02      	ldr	r2, [sp, #8]
  4003d0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
  4003d4:	4639      	mov	r1, r7
  4003d6:	4630      	mov	r0, r6
  4003d8:	4b12      	ldr	r3, [pc, #72]	; (400424 <TC_init+0x7c>)
  4003da:	4798      	blx	r3
	tc_write_rc(TC, TC_CHANNEL, (ul_sysclk / ul_div) / freq);
  4003dc:	9a03      	ldr	r2, [sp, #12]
  4003de:	fbb5 f2f2 	udiv	r2, r5, r2
  4003e2:	fbb2 f2f8 	udiv	r2, r2, r8
  4003e6:	4639      	mov	r1, r7
  4003e8:	4630      	mov	r0, r6
  4003ea:	4b0f      	ldr	r3, [pc, #60]	; (400428 <TC_init+0x80>)
  4003ec:	4798      	blx	r3
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4003ee:	b263      	sxtb	r3, r4
  4003f0:	095b      	lsrs	r3, r3, #5
  4003f2:	f004 041f 	and.w	r4, r4, #31
  4003f6:	2201      	movs	r2, #1
  4003f8:	fa02 f404 	lsl.w	r4, r2, r4
  4003fc:	4a0b      	ldr	r2, [pc, #44]	; (40042c <TC_init+0x84>)
  4003fe:	f842 4023 	str.w	r4, [r2, r3, lsl #2]

	/* Configura e ativa interrupçcão no TC canal 0 */
	/* Interrupção no C */
	NVIC_EnableIRQ((IRQn_Type) ID_TC);
	tc_enable_interrupt(TC, TC_CHANNEL, TC_IER_CPCS);
  400402:	2210      	movs	r2, #16
  400404:	4639      	mov	r1, r7
  400406:	4630      	mov	r0, r6
  400408:	4b09      	ldr	r3, [pc, #36]	; (400430 <TC_init+0x88>)
  40040a:	4798      	blx	r3

	/* Inicializa o canal 0 do TC */
	tc_start(TC, TC_CHANNEL);
  40040c:	4639      	mov	r1, r7
  40040e:	4630      	mov	r0, r6
  400410:	4b08      	ldr	r3, [pc, #32]	; (400434 <TC_init+0x8c>)
  400412:	4798      	blx	r3
}
  400414:	b005      	add	sp, #20
  400416:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40041a:	bf00      	nop
  40041c:	00400e41 	.word	0x00400e41
  400420:	11e1a300 	.word	0x11e1a300
  400424:	0040064d 	.word	0x0040064d
  400428:	0040066f 	.word	0x0040066f
  40042c:	e000e100 	.word	0xe000e100
  400430:	00400677 	.word	0x00400677
  400434:	00400667 	.word	0x00400667
  400438:	00400687 	.word	0x00400687

0040043c <main>:
* \brief Application entry point.
*
* \return Unused (ANSI-C compatibility).
*/
int main(void)
{
  40043c:	b580      	push	{r7, lr}
  40043e:	b08e      	sub	sp, #56	; 0x38

	/* Initialize the SAM system. */
	sysclk_init();
  400440:	4b5d      	ldr	r3, [pc, #372]	; (4005b8 <main+0x17c>)
  400442:	4798      	blx	r3
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  400444:	200a      	movs	r0, #10
  400446:	4c5d      	ldr	r4, [pc, #372]	; (4005bc <main+0x180>)
  400448:	47a0      	blx	r4
  40044a:	200b      	movs	r0, #11
  40044c:	47a0      	blx	r4
  40044e:	200c      	movs	r0, #12
  400450:	47a0      	blx	r4
  400452:	2010      	movs	r0, #16
  400454:	47a0      	blx	r4
  400456:	2011      	movs	r0, #17
  400458:	47a0      	blx	r4
	ioport_init();
	board_init();
  40045a:	4b59      	ldr	r3, [pc, #356]	; (4005c0 <main+0x184>)
  40045c:	4798      	blx	r3
	
	TC_init(TC0, ID_TC1, 1, 2);
  40045e:	2302      	movs	r3, #2
  400460:	2201      	movs	r2, #1
  400462:	2118      	movs	r1, #24
  400464:	4857      	ldr	r0, [pc, #348]	; (4005c4 <main+0x188>)
  400466:	4d58      	ldr	r5, [pc, #352]	; (4005c8 <main+0x18c>)
  400468:	47a8      	blx	r5
  40046a:	200e      	movs	r0, #14
  40046c:	47a0      	blx	r4
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  40046e:	4e57      	ldr	r6, [pc, #348]	; (4005cc <main+0x190>)
  400470:	4b57      	ldr	r3, [pc, #348]	; (4005d0 <main+0x194>)
  400472:	601e      	str	r6, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  400474:	4a57      	ldr	r2, [pc, #348]	; (4005d4 <main+0x198>)
  400476:	4b58      	ldr	r3, [pc, #352]	; (4005d8 <main+0x19c>)
  400478:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  40047a:	4a58      	ldr	r2, [pc, #352]	; (4005dc <main+0x1a0>)
  40047c:	4b58      	ldr	r3, [pc, #352]	; (4005e0 <main+0x1a4>)
  40047e:	601a      	str	r2, [r3, #0]
	usart_settings.baudrate = opt->baudrate;
  400480:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  400484:	9302      	str	r3, [sp, #8]
	usart_settings.char_length = opt->charlength;
  400486:	23c0      	movs	r3, #192	; 0xc0
  400488:	9303      	str	r3, [sp, #12]
	usart_settings.parity_type = opt->paritytype;
  40048a:	f44f 6300 	mov.w	r3, #2048	; 0x800
  40048e:	9304      	str	r3, [sp, #16]
	usart_settings.stop_bits= opt->stopbits;
  400490:	2500      	movs	r5, #0
  400492:	9505      	str	r5, [sp, #20]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  400494:	9506      	str	r5, [sp, #24]
  400496:	200e      	movs	r0, #14
  400498:	47a0      	blx	r4
		usart_init_rs232(p_usart, &usart_settings,
  40049a:	4a52      	ldr	r2, [pc, #328]	; (4005e4 <main+0x1a8>)
  40049c:	a902      	add	r1, sp, #8
  40049e:	4630      	mov	r0, r6
  4004a0:	4b51      	ldr	r3, [pc, #324]	; (4005e8 <main+0x1ac>)
  4004a2:	4798      	blx	r3
		usart_enable_tx(p_usart);
  4004a4:	4630      	mov	r0, r6
  4004a6:	4b51      	ldr	r3, [pc, #324]	; (4005ec <main+0x1b0>)
  4004a8:	4798      	blx	r3
		usart_enable_rx(p_usart);
  4004aa:	4630      	mov	r0, r6
  4004ac:	4b50      	ldr	r3, [pc, #320]	; (4005f0 <main+0x1b4>)
  4004ae:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  4004b0:	4e50      	ldr	r6, [pc, #320]	; (4005f4 <main+0x1b8>)
  4004b2:	6833      	ldr	r3, [r6, #0]
  4004b4:	4629      	mov	r1, r5
  4004b6:	6898      	ldr	r0, [r3, #8]
  4004b8:	4c4f      	ldr	r4, [pc, #316]	; (4005f8 <main+0x1bc>)
  4004ba:	47a0      	blx	r4
	setbuf(stdin, NULL);
  4004bc:	6833      	ldr	r3, [r6, #0]
  4004be:	4629      	mov	r1, r5
  4004c0:	6858      	ldr	r0, [r3, #4]
  4004c2:	47a0      	blx	r4
	afec_enable(AFEC0);
  4004c4:	4c4d      	ldr	r4, [pc, #308]	; (4005fc <main+0x1c0>)
  4004c6:	4620      	mov	r0, r4
  4004c8:	4b4d      	ldr	r3, [pc, #308]	; (400600 <main+0x1c4>)
  4004ca:	4798      	blx	r3
	afec_get_config_defaults(&afec_cfg);
  4004cc:	a802      	add	r0, sp, #8
  4004ce:	4b4d      	ldr	r3, [pc, #308]	; (400604 <main+0x1c8>)
  4004d0:	4798      	blx	r3
	afec_init(AFEC0, &afec_cfg);
  4004d2:	a902      	add	r1, sp, #8
  4004d4:	4620      	mov	r0, r4
  4004d6:	4b4c      	ldr	r3, [pc, #304]	; (400608 <main+0x1cc>)
  4004d8:	4798      	blx	r3
	reg = afec->AFEC_MR;
  4004da:	6863      	ldr	r3, [r4, #4]
		reg &= ~(AFEC_MR_TRGSEL_Msk | AFEC_MR_TRGEN | AFEC_MR_FREERUN_ON);
  4004dc:	f023 038f 	bic.w	r3, r3, #143	; 0x8f
	afec->AFEC_MR = reg;
  4004e0:	6063      	str	r3, [r4, #4]
	afec_set_callback(AFEC0, AFEC_INTERRUPT_EOC_2,	AFEC_Pot_callback, 1);
  4004e2:	2301      	movs	r3, #1
  4004e4:	4a49      	ldr	r2, [pc, #292]	; (40060c <main+0x1d0>)
  4004e6:	2102      	movs	r1, #2
  4004e8:	4620      	mov	r0, r4
  4004ea:	4e49      	ldr	r6, [pc, #292]	; (400610 <main+0x1d4>)
  4004ec:	47b0      	blx	r6
	afec_ch_get_config_defaults(&afec_ch_cfg);
  4004ee:	a801      	add	r0, sp, #4
  4004f0:	4b48      	ldr	r3, [pc, #288]	; (400614 <main+0x1d8>)
  4004f2:	4798      	blx	r3
	afec_ch_cfg.gain = AFEC_GAINVALUE_0;
  4004f4:	f88d 5005 	strb.w	r5, [sp, #5]
	afec_ch_set_config(AFEC0, ANALOG_CHANNEL, &afec_ch_cfg);
  4004f8:	aa01      	add	r2, sp, #4
  4004fa:	2102      	movs	r1, #2
  4004fc:	4620      	mov	r0, r4
  4004fe:	4b46      	ldr	r3, [pc, #280]	; (400618 <main+0x1dc>)
  400500:	4798      	blx	r3
static inline void afec_channel_set_analog_offset(Afec *const afec,
		enum afec_channel_num afec_ch, uint16_t aoffset)
{
	afec_ch_sanity_check(afec, afec_ch);

	afec->AFEC_CSELR = afec_ch;
  400502:	2502      	movs	r5, #2
  400504:	6665      	str	r5, [r4, #100]	; 0x64
	afec->AFEC_COCR = (aoffset & AFEC_COCR_AOFF_Msk);
  400506:	f44f 7300 	mov.w	r3, #512	; 0x200
  40050a:	66e3      	str	r3, [r4, #108]	; 0x6c
	afec->AFEC_CHER = (afec_ch == AFEC_CHANNEL_ALL) ?
  40050c:	2304      	movs	r3, #4
  40050e:	6163      	str	r3, [r4, #20]

	/* inicializa e configura adc */
	config_ADC_VOLUME();

	/* Output example information. */
	puts(STRING_HEADER);
  400510:	4842      	ldr	r0, [pc, #264]	; (40061c <main+0x1e0>)
  400512:	4b43      	ldr	r3, [pc, #268]	; (400620 <main+0x1e4>)
  400514:	4798      	blx	r3
	afec->AFEC_CR = AFEC_CR_START;
  400516:	6025      	str	r5, [r4, #0]
	
	/* incializa conversão ADC */
	afec_start_software_conversion(AFEC0);
	
	char volume[3];
	char codigos[18] = {'D', 'E', 'F', 'G', 'H', 'I', 'J', 'K', 'L', 'M', 'N', 'O', 'P', 'Q', 'R', 'S', 'T', 'U'};
  400518:	ac08      	add	r4, sp, #32
  40051a:	4d42      	ldr	r5, [pc, #264]	; (400624 <main+0x1e8>)
  40051c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  40051e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  400520:	682b      	ldr	r3, [r5, #0]
  400522:	8023      	strh	r3, [r4, #0]
	
	while (1) {
		if(g_is_conversion_done_analog == true) {
  400524:	4c40      	ldr	r4, [pc, #256]	; (400628 <main+0x1ec>)
	ul_vol = ADC_value * VOLT_REF / (float) MAX_DIGITAL;
  400526:	ed9f 8a41 	vldr	s16, [pc, #260]	; 40062c <main+0x1f0>
	ul_volume = (16*(ul_vol)-300)/3270;
  40052a:	4d41      	ldr	r5, [pc, #260]	; (400630 <main+0x1f4>)
		if(g_is_conversion_done_analog == true) {
  40052c:	7823      	ldrb	r3, [r4, #0]
  40052e:	2b00      	cmp	r3, #0
  400530:	d0fc      	beq.n	40052c <main+0xf0>
			g_is_conversion_done_analog = false;
  400532:	2300      	movs	r3, #0
  400534:	7023      	strb	r3, [r4, #0]
			sprintf(volume, "%d", convert_adc_to_volume(g_ul_value_analog));
  400536:	f8df 8110 	ldr.w	r8, [pc, #272]	; 400648 <main+0x20c>
  40053a:	f8d8 3000 	ldr.w	r3, [r8]
	ul_vol = ADC_value * VOLT_REF / (float) MAX_DIGITAL;
  40053e:	f640 47e4 	movw	r7, #3300	; 0xce4
  400542:	fb07 f303 	mul.w	r3, r7, r3
  400546:	ee07 3a90 	vmov	s15, r3
  40054a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
  40054e:	eec7 7a08 	vdiv.f32	s15, s14, s16
  400552:	eefd 7ae7 	vcvt.s32.f32	s15, s15
  400556:	ee17 3a90 	vmov	r3, s15
	ul_volume = (16*(ul_vol)-300)/3270;
  40055a:	011b      	lsls	r3, r3, #4
  40055c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
  400560:	fb85 1203 	smull	r1, r2, r5, r3
  400564:	441a      	add	r2, r3
  400566:	17db      	asrs	r3, r3, #31
			sprintf(volume, "%d", convert_adc_to_volume(g_ul_value_analog));
  400568:	ebc3 22e2 	rsb	r2, r3, r2, asr #11
  40056c:	4931      	ldr	r1, [pc, #196]	; (400634 <main+0x1f8>)
  40056e:	a80d      	add	r0, sp, #52	; 0x34
  400570:	4b31      	ldr	r3, [pc, #196]	; (400638 <main+0x1fc>)
  400572:	4798      	blx	r3
			printf("Volume: %s \n",volume);
  400574:	a90d      	add	r1, sp, #52	; 0x34
  400576:	4831      	ldr	r0, [pc, #196]	; (40063c <main+0x200>)
  400578:	4e31      	ldr	r6, [pc, #196]	; (400640 <main+0x204>)
  40057a:	47b0      	blx	r6
			printf("CODigo: %c", codigos[convert_adc_to_volume(g_ul_value_analog)]);
  40057c:	f8d8 3000 	ldr.w	r3, [r8]
	ul_vol = ADC_value * VOLT_REF / (float) MAX_DIGITAL;
  400580:	fb07 f703 	mul.w	r7, r7, r3
  400584:	ee07 7a90 	vmov	s15, r7
  400588:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
  40058c:	eec7 7a08 	vdiv.f32	s15, s14, s16
  400590:	eefd 7ae7 	vcvt.s32.f32	s15, s15
  400594:	ee17 3a90 	vmov	r3, s15
	ul_volume = (16*(ul_vol)-300)/3270;
  400598:	011b      	lsls	r3, r3, #4
  40059a:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
  40059e:	fb85 1203 	smull	r1, r2, r5, r3
  4005a2:	441a      	add	r2, r3
  4005a4:	17db      	asrs	r3, r3, #31
  4005a6:	ebc3 23e2 	rsb	r3, r3, r2, asr #11
			printf("CODigo: %c", codigos[convert_adc_to_volume(g_ul_value_analog)]);
  4005aa:	aa0e      	add	r2, sp, #56	; 0x38
  4005ac:	4413      	add	r3, r2
  4005ae:	f813 1c18 	ldrb.w	r1, [r3, #-24]
  4005b2:	4824      	ldr	r0, [pc, #144]	; (400644 <main+0x208>)
  4005b4:	47b0      	blx	r6
  4005b6:	e7b9      	b.n	40052c <main+0xf0>
  4005b8:	004006f9 	.word	0x004006f9
  4005bc:	00400e41 	.word	0x00400e41
  4005c0:	004007f5 	.word	0x004007f5
  4005c4:	4000c000 	.word	0x4000c000
  4005c8:	004003a9 	.word	0x004003a9
  4005cc:	40028000 	.word	0x40028000
  4005d0:	20400a98 	.word	0x20400a98
  4005d4:	004002a9 	.word	0x004002a9
  4005d8:	20400a94 	.word	0x20400a94
  4005dc:	004001cd 	.word	0x004001cd
  4005e0:	20400a90 	.word	0x20400a90
  4005e4:	08f0d180 	.word	0x08f0d180
  4005e8:	00400f3d 	.word	0x00400f3d
  4005ec:	00400f91 	.word	0x00400f91
  4005f0:	00400f97 	.word	0x00400f97
  4005f4:	20400008 	.word	0x20400008
  4005f8:	0040143d 	.word	0x0040143d
  4005fc:	4003c000 	.word	0x4003c000
  400600:	00400c01 	.word	0x00400c01
  400604:	00400a45 	.word	0x00400a45
  400608:	00400a81 	.word	0x00400a81
  40060c:	004001ad 	.word	0x004001ad
  400610:	00400b81 	.word	0x00400b81
  400614:	00400a75 	.word	0x00400a75
  400618:	00400a15 	.word	0x00400a15
  40061c:	0040777c 	.word	0x0040777c
  400620:	0040142d 	.word	0x0040142d
  400624:	00407768 	.word	0x00407768
  400628:	204009d4 	.word	0x204009d4
  40062c:	457ff000 	.word	0x457ff000
  400630:	a0552d41 	.word	0xa0552d41
  400634:	004077dc 	.word	0x004077dc
  400638:	004015dd 	.word	0x004015dd
  40063c:	004077e0 	.word	0x004077e0
  400640:	004012cd 	.word	0x004012cd
  400644:	004077f0 	.word	0x004077f0
  400648:	204009d8 	.word	0x204009d8

0040064c <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  40064c:	b410      	push	{r4}

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  40064e:	0189      	lsls	r1, r1, #6
  400650:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  400652:	2402      	movs	r4, #2
  400654:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  400656:	f04f 31ff 	mov.w	r1, #4294967295
  40065a:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  40065c:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  40065e:	605a      	str	r2, [r3, #4]
}
  400660:	f85d 4b04 	ldr.w	r4, [sp], #4
  400664:	4770      	bx	lr

00400666 <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  400666:	0189      	lsls	r1, r1, #6
  400668:	2305      	movs	r3, #5
  40066a:	5043      	str	r3, [r0, r1]
  40066c:	4770      	bx	lr

0040066e <tc_write_rc>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  40066e:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  400672:	61ca      	str	r2, [r1, #28]
  400674:	4770      	bx	lr

00400676 <tc_enable_interrupt>:

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400676:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	tc_channel->TC_IER = ul_sources;
  40067a:	624a      	str	r2, [r1, #36]	; 0x24
  40067c:	4770      	bx	lr

0040067e <tc_get_status>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  40067e:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	return tc_channel->TC_SR;
  400682:	6a08      	ldr	r0, [r1, #32]
}
  400684:	4770      	bx	lr

00400686 <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
  400686:	b4f0      	push	{r4, r5, r6, r7}
  400688:	b086      	sub	sp, #24
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  40068a:	2402      	movs	r4, #2
  40068c:	9401      	str	r4, [sp, #4]
  40068e:	2408      	movs	r4, #8
  400690:	9402      	str	r4, [sp, #8]
  400692:	2420      	movs	r4, #32
  400694:	9403      	str	r4, [sp, #12]
  400696:	2480      	movs	r4, #128	; 0x80
  400698:	9404      	str	r4, [sp, #16]
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
  40069a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40069c:	0be4      	lsrs	r4, r4, #15
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  40069e:	9405      	str	r4, [sp, #20]
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
		ul_low  = ul_high / TC_DIV_FACTOR;
		if (ul_freq > ul_high) {
  4006a0:	ebb0 0f51 	cmp.w	r0, r1, lsr #1
  4006a4:	d814      	bhi.n	4006d0 <tc_find_mck_divisor+0x4a>
  4006a6:	0c4c      	lsrs	r4, r1, #17
			return 0;
		} else if (ul_freq >= ul_low) {
  4006a8:	42a0      	cmp	r0, r4
  4006aa:	d217      	bcs.n	4006dc <tc_find_mck_divisor+0x56>
  4006ac:	2501      	movs	r5, #1
		ul_high = ul_mck / divisors[ul_index];
  4006ae:	af01      	add	r7, sp, #4
  4006b0:	f857 4025 	ldr.w	r4, [r7, r5, lsl #2]
  4006b4:	fbb1 f4f4 	udiv	r4, r1, r4
		ul_low  = ul_high / TC_DIV_FACTOR;
  4006b8:	0c26      	lsrs	r6, r4, #16
		if (ul_freq > ul_high) {
  4006ba:	4284      	cmp	r4, r0
  4006bc:	d30a      	bcc.n	4006d4 <tc_find_mck_divisor+0x4e>
		} else if (ul_freq >= ul_low) {
  4006be:	4286      	cmp	r6, r0
  4006c0:	d90d      	bls.n	4006de <tc_find_mck_divisor+0x58>
			ul_index++) {
  4006c2:	3501      	adds	r5, #1
	for (ul_index = 0;
  4006c4:	2d05      	cmp	r5, #5
  4006c6:	d1f3      	bne.n	4006b0 <tc_find_mck_divisor+0x2a>
			break;
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
		return 0;
  4006c8:	2000      	movs	r0, #0
	if (p_ultcclks) {
		*p_ultcclks = ul_index;
	}

	return 1;
}
  4006ca:	b006      	add	sp, #24
  4006cc:	bcf0      	pop	{r4, r5, r6, r7}
  4006ce:	4770      	bx	lr
			return 0;
  4006d0:	2000      	movs	r0, #0
  4006d2:	e7fa      	b.n	4006ca <tc_find_mck_divisor+0x44>
  4006d4:	2000      	movs	r0, #0
  4006d6:	e7f8      	b.n	4006ca <tc_find_mck_divisor+0x44>
	return 1;
  4006d8:	2001      	movs	r0, #1
  4006da:	e7f6      	b.n	4006ca <tc_find_mck_divisor+0x44>
	for (ul_index = 0;
  4006dc:	2500      	movs	r5, #0
	if (p_uldiv) {
  4006de:	b12a      	cbz	r2, 4006ec <tc_find_mck_divisor+0x66>
		*p_uldiv = divisors[ul_index];
  4006e0:	a906      	add	r1, sp, #24
  4006e2:	eb01 0185 	add.w	r1, r1, r5, lsl #2
  4006e6:	f851 1c14 	ldr.w	r1, [r1, #-20]
  4006ea:	6011      	str	r1, [r2, #0]
	if (p_ultcclks) {
  4006ec:	2b00      	cmp	r3, #0
  4006ee:	d0f3      	beq.n	4006d8 <tc_find_mck_divisor+0x52>
		*p_ultcclks = ul_index;
  4006f0:	601d      	str	r5, [r3, #0]
	return 1;
  4006f2:	2001      	movs	r0, #1
  4006f4:	e7e9      	b.n	4006ca <tc_find_mck_divisor+0x44>
	...

004006f8 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  4006f8:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  4006fa:	4810      	ldr	r0, [pc, #64]	; (40073c <sysclk_init+0x44>)
  4006fc:	4b10      	ldr	r3, [pc, #64]	; (400740 <sysclk_init+0x48>)
  4006fe:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400700:	213e      	movs	r1, #62	; 0x3e
  400702:	2000      	movs	r0, #0
  400704:	4b0f      	ldr	r3, [pc, #60]	; (400744 <sysclk_init+0x4c>)
  400706:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400708:	4c0f      	ldr	r4, [pc, #60]	; (400748 <sysclk_init+0x50>)
  40070a:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  40070c:	2800      	cmp	r0, #0
  40070e:	d0fc      	beq.n	40070a <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400710:	4b0e      	ldr	r3, [pc, #56]	; (40074c <sysclk_init+0x54>)
  400712:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400714:	4a0e      	ldr	r2, [pc, #56]	; (400750 <sysclk_init+0x58>)
  400716:	4b0f      	ldr	r3, [pc, #60]	; (400754 <sysclk_init+0x5c>)
  400718:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  40071a:	4c0f      	ldr	r4, [pc, #60]	; (400758 <sysclk_init+0x60>)
  40071c:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  40071e:	2800      	cmp	r0, #0
  400720:	d0fc      	beq.n	40071c <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  400722:	2002      	movs	r0, #2
  400724:	4b0d      	ldr	r3, [pc, #52]	; (40075c <sysclk_init+0x64>)
  400726:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400728:	2000      	movs	r0, #0
  40072a:	4b0d      	ldr	r3, [pc, #52]	; (400760 <sysclk_init+0x68>)
  40072c:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  40072e:	4b0d      	ldr	r3, [pc, #52]	; (400764 <sysclk_init+0x6c>)
  400730:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  400732:	4802      	ldr	r0, [pc, #8]	; (40073c <sysclk_init+0x44>)
  400734:	4b02      	ldr	r3, [pc, #8]	; (400740 <sysclk_init+0x48>)
  400736:	4798      	blx	r3
  400738:	bd10      	pop	{r4, pc}
  40073a:	bf00      	nop
  40073c:	11e1a300 	.word	0x11e1a300
  400740:	004011a1 	.word	0x004011a1
  400744:	00400dbd 	.word	0x00400dbd
  400748:	00400e11 	.word	0x00400e11
  40074c:	00400e21 	.word	0x00400e21
  400750:	20183f01 	.word	0x20183f01
  400754:	400e0600 	.word	0x400e0600
  400758:	00400e31 	.word	0x00400e31
  40075c:	00400d21 	.word	0x00400d21
  400760:	00400d59 	.word	0x00400d59
  400764:	00401095 	.word	0x00401095

00400768 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  400768:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int nChars = 0;

	if (file != 0) {
  40076c:	b980      	cbnz	r0, 400790 <_read+0x28>
  40076e:	460c      	mov	r4, r1
  400770:	4690      	mov	r8, r2
		return -1;
	}

	for (; len > 0; --len) {
  400772:	2a00      	cmp	r2, #0
  400774:	dd0f      	ble.n	400796 <_read+0x2e>
  400776:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  400778:	4e08      	ldr	r6, [pc, #32]	; (40079c <_read+0x34>)
  40077a:	4d09      	ldr	r5, [pc, #36]	; (4007a0 <_read+0x38>)
  40077c:	6830      	ldr	r0, [r6, #0]
  40077e:	4621      	mov	r1, r4
  400780:	682b      	ldr	r3, [r5, #0]
  400782:	4798      	blx	r3
		ptr++;
  400784:	3401      	adds	r4, #1
	for (; len > 0; --len) {
  400786:	42bc      	cmp	r4, r7
  400788:	d1f8      	bne.n	40077c <_read+0x14>
		nChars++;
	}
	return nChars;
}
  40078a:	4640      	mov	r0, r8
  40078c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  400790:	f04f 38ff 	mov.w	r8, #4294967295
  400794:	e7f9      	b.n	40078a <_read+0x22>
	for (; len > 0; --len) {
  400796:	4680      	mov	r8, r0
  400798:	e7f7      	b.n	40078a <_read+0x22>
  40079a:	bf00      	nop
  40079c:	20400a98 	.word	0x20400a98
  4007a0:	20400a90 	.word	0x20400a90

004007a4 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  4007a4:	3801      	subs	r0, #1
  4007a6:	2802      	cmp	r0, #2
  4007a8:	d815      	bhi.n	4007d6 <_write+0x32>
{
  4007aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4007ae:	460e      	mov	r6, r1
  4007b0:	4614      	mov	r4, r2
		return -1;
	}

	for (; len != 0; --len) {
  4007b2:	b19a      	cbz	r2, 4007dc <_write+0x38>
  4007b4:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  4007b6:	f8df 8038 	ldr.w	r8, [pc, #56]	; 4007f0 <_write+0x4c>
  4007ba:	4f0c      	ldr	r7, [pc, #48]	; (4007ec <_write+0x48>)
  4007bc:	f8d8 0000 	ldr.w	r0, [r8]
  4007c0:	f815 1b01 	ldrb.w	r1, [r5], #1
  4007c4:	683b      	ldr	r3, [r7, #0]
  4007c6:	4798      	blx	r3
  4007c8:	2800      	cmp	r0, #0
  4007ca:	db0a      	blt.n	4007e2 <_write+0x3e>
  4007cc:	1ba8      	subs	r0, r5, r6
	for (; len != 0; --len) {
  4007ce:	3c01      	subs	r4, #1
  4007d0:	d1f4      	bne.n	4007bc <_write+0x18>
  4007d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  4007d6:	f04f 30ff 	mov.w	r0, #4294967295
  4007da:	4770      	bx	lr
	for (; len != 0; --len) {
  4007dc:	4610      	mov	r0, r2
  4007de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return -1;
  4007e2:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  4007e6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4007ea:	bf00      	nop
  4007ec:	20400a94 	.word	0x20400a94
  4007f0:	20400a98 	.word	0x20400a98

004007f4 <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  4007f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  4007f6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4007fa:	4b5c      	ldr	r3, [pc, #368]	; (40096c <board_init+0x178>)
  4007fc:	605a      	str	r2, [r3, #4]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  4007fe:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400802:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache(void)
{
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  400806:	4b5a      	ldr	r3, [pc, #360]	; (400970 <board_init+0x17c>)
  400808:	2200      	movs	r2, #0
  40080a:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  40080e:	695a      	ldr	r2, [r3, #20]
  400810:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
  400814:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb");
  400816:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  40081a:	f3bf 8f6f 	isb	sy
{
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  40081e:	f8d3 7080 	ldr.w	r7, [r3, #128]	; 0x80
    sets    = CCSIDR_SETS(ccsidr);
  400822:	f3c7 364e 	ubfx	r6, r7, #13, #15
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  400826:	f007 0007 	and.w	r0, r7, #7
  40082a:	3004      	adds	r0, #4
    ways    = CCSIDR_WAYS(ccsidr);
  40082c:	f3c7 07c9 	ubfx	r7, r7, #3, #10
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  400830:	fab7 fe87 	clz	lr, r7
    wshift  = __CLZ(ways) & 0x1f;
  400834:	f00e 0e1f 	and.w	lr, lr, #31
  __ASM volatile ("dsb");
  400838:	f3bf 8f4f 	dsb	sy
  40083c:	f04f 34ff 	mov.w	r4, #4294967295
  400840:	fa04 fc00 	lsl.w	ip, r4, r0
  400844:	fa06 f000 	lsl.w	r0, r6, r0
  400848:	fa04 f40e 	lsl.w	r4, r4, lr
  40084c:	fa07 fe0e 	lsl.w	lr, r7, lr

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              SCB->DCISW = sw;
  400850:	461d      	mov	r5, r3
         int32_t tmpways = ways;
  400852:	463a      	mov	r2, r7
  400854:	4673      	mov	r3, lr
              sw = ((tmpways << wshift) | (sets << sshift));
  400856:	ea40 0103 	orr.w	r1, r0, r3
              SCB->DCISW = sw;
  40085a:	f8c5 1260 	str.w	r1, [r5, #608]	; 0x260
            } while(tmpways--);
  40085e:	3a01      	subs	r2, #1
  400860:	4423      	add	r3, r4
  400862:	f1b2 3fff 	cmp.w	r2, #4294967295
  400866:	d1f6      	bne.n	400856 <board_init+0x62>
        } while(sets--);
  400868:	3e01      	subs	r6, #1
  40086a:	4460      	add	r0, ip
  40086c:	f1b6 3fff 	cmp.w	r6, #4294967295
  400870:	d1ef      	bne.n	400852 <board_init+0x5e>
  400872:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  400876:	4b3e      	ldr	r3, [pc, #248]	; (400970 <board_init+0x17c>)
  400878:	695a      	ldr	r2, [r3, #20]
  40087a:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  40087e:	615a      	str	r2, [r3, #20]
  400880:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400884:	f3bf 8f6f 	isb	sy
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400888:	4a3a      	ldr	r2, [pc, #232]	; (400974 <board_init+0x180>)
  40088a:	493b      	ldr	r1, [pc, #236]	; (400978 <board_init+0x184>)
  40088c:	6051      	str	r1, [r2, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  40088e:	f5a1 7180 	sub.w	r1, r1, #256	; 0x100
  400892:	6051      	str	r1, [r2, #4]
  __ASM volatile ("dsb");
  400894:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400898:	f3bf 8f6f 	isb	sy
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  40089c:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  4008a0:	f022 0201 	bic.w	r2, r2, #1
  4008a4:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  4008a8:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  4008ac:	f022 0201 	bic.w	r2, r2, #1
  4008b0:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  __ASM volatile ("dsb");
  4008b4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4008b8:	f3bf 8f6f 	isb	sy
  4008bc:	200a      	movs	r0, #10
  4008be:	4c2f      	ldr	r4, [pc, #188]	; (40097c <board_init+0x188>)
  4008c0:	47a0      	blx	r4
  4008c2:	200b      	movs	r0, #11
  4008c4:	47a0      	blx	r4
  4008c6:	200c      	movs	r0, #12
  4008c8:	47a0      	blx	r4
  4008ca:	2010      	movs	r0, #16
  4008cc:	47a0      	blx	r4
  4008ce:	2011      	movs	r0, #17
  4008d0:	47a0      	blx	r4
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4008d2:	4b2b      	ldr	r3, [pc, #172]	; (400980 <board_init+0x18c>)
  4008d4:	f44f 7280 	mov.w	r2, #256	; 0x100
  4008d8:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4008da:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4008de:	631a      	str	r2, [r3, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  4008e0:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
  4008e4:	f44f 6200 	mov.w	r2, #2048	; 0x800
  4008e8:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4008ea:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  4008ee:	665a      	str	r2, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  4008f0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  4008f4:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFER = mask;
  4008f6:	621a      	str	r2, [r3, #32]
		base->PIO_IFSCER = mask;
  4008f8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  4008fc:	6f19      	ldr	r1, [r3, #112]	; 0x70
  4008fe:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400902:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400904:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400906:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  40090a:	6759      	str	r1, [r3, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  40090c:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  400910:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  400914:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
		base->PIO_PUDR = mask;
  400918:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  40091c:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  40091e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400922:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  400924:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400926:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  40092a:	6f19      	ldr	r1, [r3, #112]	; 0x70
  40092c:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  400930:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400932:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400934:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  400938:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  40093a:	605a      	str	r2, [r3, #4]
			GPIO_PUSH_BUTTON_1_SENSE);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	ioport_set_pin_peripheral_mode(USART1_RXD_GPIO, USART1_RXD_FLAGS);
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  40093c:	4a11      	ldr	r2, [pc, #68]	; (400984 <board_init+0x190>)
  40093e:	f8d2 3114 	ldr.w	r3, [r2, #276]	; 0x114
  400942:	f043 0310 	orr.w	r3, r3, #16
  400946:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
		base->PIO_PUDR = mask;
  40094a:	4b0f      	ldr	r3, [pc, #60]	; (400988 <board_init+0x194>)
  40094c:	2210      	movs	r2, #16
  40094e:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  400950:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400954:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  400956:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400958:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] |= mask;
  40095c:	6f19      	ldr	r1, [r3, #112]	; 0x70
  40095e:	4311      	orrs	r1, r2
  400960:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] |= mask;
  400962:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400964:	4311      	orrs	r1, r2
  400966:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400968:	605a      	str	r2, [r3, #4]
  40096a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40096c:	400e1850 	.word	0x400e1850
  400970:	e000ed00 	.word	0xe000ed00
  400974:	400e0c00 	.word	0x400e0c00
  400978:	5a00080c 	.word	0x5a00080c
  40097c:	00400e41 	.word	0x00400e41
  400980:	400e1200 	.word	0x400e1200
  400984:	40088000 	.word	0x40088000
  400988:	400e1000 	.word	0x400e1000

0040098c <afec_process_callback>:
 * \brief Call the callback function if the corresponding interrupt is asserted
 *
 * \param afec  Base address of the AFEC.
 */
static void afec_process_callback(Afec *const afec)
{
  40098c:	b570      	push	{r4, r5, r6, lr}
  40098e:	b082      	sub	sp, #8
 *
 * \return The interrupt status value.
 */
static inline uint32_t afec_get_interrupt_status(Afec *const afec)
{
	return afec->AFEC_ISR;
  400990:	6b02      	ldr	r2, [r0, #48]	; 0x30
 *
 * \return The interrupt mask value.
 */
static inline uint32_t afec_get_interrupt_mask(Afec *const afec)
{
	return afec->AFEC_IMR;
  400992:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
	volatile uint32_t status;
	uint32_t cnt, inst_num;

	status = afec_get_interrupt_status(afec) & afec_get_interrupt_mask(afec);
  400994:	4013      	ands	r3, r2
  400996:	9301      	str	r3, [sp, #4]
	inst_num = afec_find_inst_num(afec);

	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  400998:	2400      	movs	r4, #0
	if (afec_callback_pointer[inst_num][source]) {
  40099a:	4e1c      	ldr	r6, [pc, #112]	; (400a0c <afec_process_callback+0x80>)
  40099c:	4d1c      	ldr	r5, [pc, #112]	; (400a10 <afec_process_callback+0x84>)
  40099e:	42a8      	cmp	r0, r5
  4009a0:	bf14      	ite	ne
  4009a2:	2000      	movne	r0, #0
  4009a4:	2001      	moveq	r0, #1
  4009a6:	0105      	lsls	r5, r0, #4
  4009a8:	e00b      	b.n	4009c2 <afec_process_callback+0x36>
		#elif defined __SAM4E8E__  || defined __SAM4E16E__ || SAMV71 || SAMV70 || SAMS70 || SAME70
			if (status & (1 << cnt)) {
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		#endif
		} else if (cnt < AFEC_INTERRUPT_TEMP_CHANGE) {
  4009aa:	2c0e      	cmp	r4, #14
  4009ac:	d81e      	bhi.n	4009ec <afec_process_callback+0x60>
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1))) {
  4009ae:	9a01      	ldr	r2, [sp, #4]
  4009b0:	f104 010c 	add.w	r1, r4, #12
  4009b4:	2301      	movs	r3, #1
  4009b6:	408b      	lsls	r3, r1
  4009b8:	4213      	tst	r3, r2
  4009ba:	d110      	bne.n	4009de <afec_process_callback+0x52>
	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  4009bc:	3401      	adds	r4, #1
  4009be:	2c10      	cmp	r4, #16
  4009c0:	d022      	beq.n	400a08 <afec_process_callback+0x7c>
		if (cnt < AFEC_INTERRUPT_DATA_READY) {
  4009c2:	2c0b      	cmp	r4, #11
  4009c4:	d8f1      	bhi.n	4009aa <afec_process_callback+0x1e>
			if (status & (1 << cnt)) {
  4009c6:	9a01      	ldr	r2, [sp, #4]
  4009c8:	2301      	movs	r3, #1
  4009ca:	40a3      	lsls	r3, r4
  4009cc:	4213      	tst	r3, r2
  4009ce:	d0f5      	beq.n	4009bc <afec_process_callback+0x30>
	if (afec_callback_pointer[inst_num][source]) {
  4009d0:	192b      	adds	r3, r5, r4
  4009d2:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  4009d6:	2b00      	cmp	r3, #0
  4009d8:	d0f0      	beq.n	4009bc <afec_process_callback+0x30>
		afec_callback_pointer[inst_num][source]();
  4009da:	4798      	blx	r3
  4009dc:	e7ee      	b.n	4009bc <afec_process_callback+0x30>
	if (afec_callback_pointer[inst_num][source]) {
  4009de:	192b      	adds	r3, r5, r4
  4009e0:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  4009e4:	2b00      	cmp	r3, #0
  4009e6:	d0e9      	beq.n	4009bc <afec_process_callback+0x30>
		afec_callback_pointer[inst_num][source]();
  4009e8:	4798      	blx	r3
  4009ea:	e7e7      	b.n	4009bc <afec_process_callback+0x30>
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		} else {
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1 + AFEC_INTERRUPT_GAP2))) {
  4009ec:	9a01      	ldr	r2, [sp, #4]
  4009ee:	f104 010f 	add.w	r1, r4, #15
  4009f2:	2301      	movs	r3, #1
  4009f4:	408b      	lsls	r3, r1
  4009f6:	4213      	tst	r3, r2
  4009f8:	d0e0      	beq.n	4009bc <afec_process_callback+0x30>
	if (afec_callback_pointer[inst_num][source]) {
  4009fa:	192b      	adds	r3, r5, r4
  4009fc:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  400a00:	2b00      	cmp	r3, #0
  400a02:	d0db      	beq.n	4009bc <afec_process_callback+0x30>
		afec_callback_pointer[inst_num][source]();
  400a04:	4798      	blx	r3
  400a06:	e7d9      	b.n	4009bc <afec_process_callback+0x30>
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		}
	}
}
  400a08:	b002      	add	sp, #8
  400a0a:	bd70      	pop	{r4, r5, r6, pc}
  400a0c:	20400a9c 	.word	0x20400a9c
  400a10:	40064000 	.word	0x40064000

00400a14 <afec_ch_set_config>:
{
  400a14:	b430      	push	{r4, r5}
	reg = afec->AFEC_DIFFR;
  400a16:	6e04      	ldr	r4, [r0, #96]	; 0x60
	reg &= ~(0x1u << channel);
  400a18:	2301      	movs	r3, #1
  400a1a:	408b      	lsls	r3, r1
  400a1c:	ea24 0403 	bic.w	r4, r4, r3
	reg |= (config->diff) ? (0x1u << channel) : 0;
  400a20:	7815      	ldrb	r5, [r2, #0]
  400a22:	2d00      	cmp	r5, #0
  400a24:	bf08      	it	eq
  400a26:	2300      	moveq	r3, #0
  400a28:	4323      	orrs	r3, r4
	afec->AFEC_DIFFR = reg;
  400a2a:	6603      	str	r3, [r0, #96]	; 0x60
	reg = afec->AFEC_CGR;
  400a2c:	6d44      	ldr	r4, [r0, #84]	; 0x54
	reg &= ~(0x03u << (2 * channel));
  400a2e:	004b      	lsls	r3, r1, #1
  400a30:	2103      	movs	r1, #3
  400a32:	4099      	lsls	r1, r3
  400a34:	ea24 0401 	bic.w	r4, r4, r1
	reg |= (config->gain) << (2 * channel);
  400a38:	7851      	ldrb	r1, [r2, #1]
  400a3a:	4099      	lsls	r1, r3
  400a3c:	4321      	orrs	r1, r4
	afec->AFEC_CGR = reg;
  400a3e:	6541      	str	r1, [r0, #84]	; 0x54
}
  400a40:	bc30      	pop	{r4, r5}
  400a42:	4770      	bx	lr

00400a44 <afec_get_config_defaults>:
	cfg->resolution = AFEC_12_BITS;
  400a44:	2200      	movs	r2, #0
  400a46:	6002      	str	r2, [r0, #0]
	cfg->mck = sysclk_get_cpu_hz();
  400a48:	4b08      	ldr	r3, [pc, #32]	; (400a6c <afec_get_config_defaults+0x28>)
  400a4a:	6043      	str	r3, [r0, #4]
		cfg->afec_clock = 6000000UL;
  400a4c:	4b08      	ldr	r3, [pc, #32]	; (400a70 <afec_get_config_defaults+0x2c>)
  400a4e:	6083      	str	r3, [r0, #8]
		cfg->startup_time = AFEC_STARTUP_TIME_4;
  400a50:	f44f 2380 	mov.w	r3, #262144	; 0x40000
  400a54:	60c3      	str	r3, [r0, #12]
		cfg->tracktim = 2;
  400a56:	2302      	movs	r3, #2
  400a58:	7403      	strb	r3, [r0, #16]
		cfg->transfer = 1;
  400a5a:	2301      	movs	r3, #1
  400a5c:	7443      	strb	r3, [r0, #17]
		cfg->anach = true;
  400a5e:	7483      	strb	r3, [r0, #18]
		cfg->useq = false;
  400a60:	74c2      	strb	r2, [r0, #19]
		cfg->tag = true;
  400a62:	7503      	strb	r3, [r0, #20]
		cfg->stm = true;
  400a64:	7543      	strb	r3, [r0, #21]
		cfg->ibctl = 1;
  400a66:	7583      	strb	r3, [r0, #22]
  400a68:	4770      	bx	lr
  400a6a:	bf00      	nop
  400a6c:	11e1a300 	.word	0x11e1a300
  400a70:	005b8d80 	.word	0x005b8d80

00400a74 <afec_ch_get_config_defaults>:
	cfg->diff = false;
  400a74:	2300      	movs	r3, #0
  400a76:	7003      	strb	r3, [r0, #0]
   	cfg->gain = AFEC_GAINVALUE_1;
  400a78:	2301      	movs	r3, #1
  400a7a:	7043      	strb	r3, [r0, #1]
  400a7c:	4770      	bx	lr
	...

00400a80 <afec_init>:
	return afec->AFEC_ISR;
  400a80:	6b02      	ldr	r2, [r0, #48]	; 0x30
	if ((afec_get_interrupt_status(afec) & AFEC_ISR_DRDY) == AFEC_ISR_DRDY) {
  400a82:	f012 7280 	ands.w	r2, r2, #16777216	; 0x1000000
  400a86:	d001      	beq.n	400a8c <afec_init+0xc>
		return STATUS_ERR_BUSY;
  400a88:	2019      	movs	r0, #25
  400a8a:	4770      	bx	lr
{
  400a8c:	b410      	push	{r4}
	afec->AFEC_CR = AFEC_CR_SWRST;
  400a8e:	2301      	movs	r3, #1
  400a90:	6003      	str	r3, [r0, #0]
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  400a92:	7ccb      	ldrb	r3, [r1, #19]
  400a94:	2b00      	cmp	r3, #0
  400a96:	bf18      	it	ne
  400a98:	f04f 4200 	movne.w	r2, #2147483648	; 0x80000000
			AFEC_MR_PRESCAL((config->mck / config->afec_clock )- 1) |
  400a9c:	684b      	ldr	r3, [r1, #4]
  400a9e:	688c      	ldr	r4, [r1, #8]
  400aa0:	fbb3 f3f4 	udiv	r3, r3, r4
  400aa4:	3b01      	subs	r3, #1
  400aa6:	021b      	lsls	r3, r3, #8
  400aa8:	b29b      	uxth	r3, r3
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  400aaa:	68cc      	ldr	r4, [r1, #12]
  400aac:	f444 0400 	orr.w	r4, r4, #8388608	; 0x800000
  400ab0:	4323      	orrs	r3, r4
			AFEC_MR_TRACKTIM(config->tracktim) |
  400ab2:	7c0c      	ldrb	r4, [r1, #16]
  400ab4:	0624      	lsls	r4, r4, #24
  400ab6:	f004 6470 	and.w	r4, r4, #251658240	; 0xf000000
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  400aba:	4323      	orrs	r3, r4
			AFEC_MR_TRANSFER(config->transfer) |
  400abc:	7c4c      	ldrb	r4, [r1, #17]
  400abe:	0724      	lsls	r4, r4, #28
  400ac0:	f004 5440 	and.w	r4, r4, #805306368	; 0x30000000
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  400ac4:	4323      	orrs	r3, r4
  400ac6:	4313      	orrs	r3, r2
	afec->AFEC_MR = reg;
  400ac8:	6043      	str	r3, [r0, #4]
	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
  400aca:	7d0b      	ldrb	r3, [r1, #20]
  400acc:	2b00      	cmp	r3, #0
  400ace:	bf14      	ite	ne
  400ad0:	f04f 7380 	movne.w	r3, #16777216	; 0x1000000
  400ad4:	2300      	moveq	r3, #0
  400ad6:	680a      	ldr	r2, [r1, #0]
  400ad8:	4313      	orrs	r3, r2
			(config->stm ? AFEC_EMR_STM : 0);
  400ada:	7d4a      	ldrb	r2, [r1, #21]
  400adc:	2a00      	cmp	r2, #0
  400ade:	bf14      	ite	ne
  400ae0:	f04f 7200 	movne.w	r2, #33554432	; 0x2000000
  400ae4:	2200      	moveq	r2, #0
			(config->resolution) |
  400ae6:	4313      	orrs	r3, r2
	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
  400ae8:	6083      	str	r3, [r0, #8]
	afec->AFEC_ACR = AFEC_ACR_IBCTL(config->ibctl) | AFEC_ACR_PGA0EN | AFEC_ACR_PGA1EN;
  400aea:	7d8b      	ldrb	r3, [r1, #22]
  400aec:	021b      	lsls	r3, r3, #8
  400aee:	f403 7340 	and.w	r3, r3, #768	; 0x300
  400af2:	f043 030c 	orr.w	r3, r3, #12
  400af6:	f8c0 3094 	str.w	r3, [r0, #148]	; 0x94
	if(afec == AFEC0) {
  400afa:	4b0f      	ldr	r3, [pc, #60]	; (400b38 <afec_init+0xb8>)
  400afc:	4298      	cmp	r0, r3
  400afe:	d006      	beq.n	400b0e <afec_init+0x8e>
	if(afec == AFEC1) {
  400b00:	4b0e      	ldr	r3, [pc, #56]	; (400b3c <afec_init+0xbc>)
  400b02:	4298      	cmp	r0, r3
  400b04:	d00d      	beq.n	400b22 <afec_init+0xa2>
	return STATUS_OK;
  400b06:	2000      	movs	r0, #0
}
  400b08:	f85d 4b04 	ldr.w	r4, [sp], #4
  400b0c:	4770      	bx	lr
  400b0e:	4b0c      	ldr	r3, [pc, #48]	; (400b40 <afec_init+0xc0>)
  400b10:	f103 0140 	add.w	r1, r3, #64	; 0x40
			afec_callback_pointer[0][i] = 0;
  400b14:	2200      	movs	r2, #0
  400b16:	f843 2f04 	str.w	r2, [r3, #4]!
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
  400b1a:	428b      	cmp	r3, r1
  400b1c:	d1fb      	bne.n	400b16 <afec_init+0x96>
	return STATUS_OK;
  400b1e:	2000      	movs	r0, #0
  400b20:	e7f2      	b.n	400b08 <afec_init+0x88>
  400b22:	4b08      	ldr	r3, [pc, #32]	; (400b44 <afec_init+0xc4>)
  400b24:	f103 0140 	add.w	r1, r3, #64	; 0x40
			afec_callback_pointer[1][i] = 0;
  400b28:	2200      	movs	r2, #0
  400b2a:	f843 2b04 	str.w	r2, [r3], #4
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
  400b2e:	428b      	cmp	r3, r1
  400b30:	d1fb      	bne.n	400b2a <afec_init+0xaa>
	return STATUS_OK;
  400b32:	2000      	movs	r0, #0
  400b34:	e7e8      	b.n	400b08 <afec_init+0x88>
  400b36:	bf00      	nop
  400b38:	4003c000 	.word	0x4003c000
  400b3c:	40064000 	.word	0x40064000
  400b40:	20400a98 	.word	0x20400a98
  400b44:	20400adc 	.word	0x20400adc

00400b48 <afec_enable_interrupt>:
	if (interrupt_source == AFEC_INTERRUPT_ALL) {
  400b48:	4b0c      	ldr	r3, [pc, #48]	; (400b7c <afec_enable_interrupt+0x34>)
  400b4a:	4299      	cmp	r1, r3
  400b4c:	d007      	beq.n	400b5e <afec_enable_interrupt+0x16>
	if (interrupt_source < AFEC_INTERRUPT_DATA_READY) {
  400b4e:	290b      	cmp	r1, #11
  400b50:	d80b      	bhi.n	400b6a <afec_enable_interrupt+0x22>
		if (interrupt_source == AFEC_INTERRUPT_EOC_11) {
  400b52:	d006      	beq.n	400b62 <afec_enable_interrupt+0x1a>
			afec->AFEC_IER = 1 << interrupt_source;
  400b54:	2301      	movs	r3, #1
  400b56:	fa03 f101 	lsl.w	r1, r3, r1
  400b5a:	6241      	str	r1, [r0, #36]	; 0x24
  400b5c:	4770      	bx	lr
		afec->AFEC_IER = AFEC_INTERRUPT_ALL;
  400b5e:	6243      	str	r3, [r0, #36]	; 0x24
		return;
  400b60:	4770      	bx	lr
			afec->AFEC_IER = 1 << AFEC_TEMP_INT_SOURCE_NUM;
  400b62:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400b66:	6243      	str	r3, [r0, #36]	; 0x24
  400b68:	4770      	bx	lr
	} else if (interrupt_source < AFEC_INTERRUPT_TEMP_CHANGE) {
  400b6a:	290e      	cmp	r1, #14
		afec->AFEC_IER = 1 << (interrupt_source + AFEC_INTERRUPT_GAP1);
  400b6c:	bf94      	ite	ls
  400b6e:	310c      	addls	r1, #12
				+ AFEC_INTERRUPT_GAP2);
  400b70:	310f      	addhi	r1, #15
		afec->AFEC_IER = 1 << (interrupt_source + AFEC_INTERRUPT_GAP1
  400b72:	2301      	movs	r3, #1
  400b74:	fa03 f101 	lsl.w	r1, r3, r1
  400b78:	6241      	str	r1, [r0, #36]	; 0x24
  400b7a:	4770      	bx	lr
  400b7c:	47000fff 	.word	0x47000fff

00400b80 <afec_set_callback>:
{
  400b80:	b538      	push	{r3, r4, r5, lr}
	if (afec == AFEC1) {
  400b82:	4c11      	ldr	r4, [pc, #68]	; (400bc8 <afec_set_callback+0x48>)
  400b84:	42a0      	cmp	r0, r4
	afec_callback_pointer[i][source] = callback;
  400b86:	bf0c      	ite	eq
  400b88:	2410      	moveq	r4, #16
  400b8a:	2400      	movne	r4, #0
  400b8c:	440c      	add	r4, r1
  400b8e:	4d0f      	ldr	r5, [pc, #60]	; (400bcc <afec_set_callback+0x4c>)
  400b90:	f845 2024 	str.w	r2, [r5, r4, lsl #2]
	if (!i) {
  400b94:	d10a      	bne.n	400bac <afec_set_callback+0x2c>
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  400b96:	4a0e      	ldr	r2, [pc, #56]	; (400bd0 <afec_set_callback+0x50>)
  400b98:	f44f 7480 	mov.w	r4, #256	; 0x100
  400b9c:	f8c2 4184 	str.w	r4, [r2, #388]	; 0x184
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  400ba0:	015b      	lsls	r3, r3, #5
  400ba2:	b2db      	uxtb	r3, r3
  400ba4:	f882 3328 	strb.w	r3, [r2, #808]	; 0x328
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  400ba8:	6054      	str	r4, [r2, #4]
  400baa:	e009      	b.n	400bc0 <afec_set_callback+0x40>
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  400bac:	4a08      	ldr	r2, [pc, #32]	; (400bd0 <afec_set_callback+0x50>)
  400bae:	f04f 5400 	mov.w	r4, #536870912	; 0x20000000
  400bb2:	f8c2 4180 	str.w	r4, [r2, #384]	; 0x180
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  400bb6:	015b      	lsls	r3, r3, #5
  400bb8:	b2db      	uxtb	r3, r3
  400bba:	f882 331d 	strb.w	r3, [r2, #797]	; 0x31d
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  400bbe:	6014      	str	r4, [r2, #0]
	afec_enable_interrupt(afec, source);
  400bc0:	4b04      	ldr	r3, [pc, #16]	; (400bd4 <afec_set_callback+0x54>)
  400bc2:	4798      	blx	r3
  400bc4:	bd38      	pop	{r3, r4, r5, pc}
  400bc6:	bf00      	nop
  400bc8:	40064000 	.word	0x40064000
  400bcc:	20400a9c 	.word	0x20400a9c
  400bd0:	e000e100 	.word	0xe000e100
  400bd4:	00400b49 	.word	0x00400b49

00400bd8 <AFEC0_Handler>:

/**
 * \brief Interrupt handler for AFEC0.
 */
void AFEC0_Handler(void)
{
  400bd8:	b508      	push	{r3, lr}
	afec_process_callback(AFEC0);
  400bda:	4802      	ldr	r0, [pc, #8]	; (400be4 <AFEC0_Handler+0xc>)
  400bdc:	4b02      	ldr	r3, [pc, #8]	; (400be8 <AFEC0_Handler+0x10>)
  400bde:	4798      	blx	r3
  400be0:	bd08      	pop	{r3, pc}
  400be2:	bf00      	nop
  400be4:	4003c000 	.word	0x4003c000
  400be8:	0040098d 	.word	0x0040098d

00400bec <AFEC1_Handler>:

/**
 * \brief Interrupt handler for AFEC1.
 */
void AFEC1_Handler(void)
{
  400bec:	b508      	push	{r3, lr}
	afec_process_callback(AFEC1);
  400bee:	4802      	ldr	r0, [pc, #8]	; (400bf8 <AFEC1_Handler+0xc>)
  400bf0:	4b02      	ldr	r3, [pc, #8]	; (400bfc <AFEC1_Handler+0x10>)
  400bf2:	4798      	blx	r3
  400bf4:	bd08      	pop	{r3, pc}
  400bf6:	bf00      	nop
  400bf8:	40064000 	.word	0x40064000
  400bfc:	0040098d 	.word	0x0040098d

00400c00 <afec_enable>:
 * \brief Enable AFEC Module.
 *
 * \param afec  Base address of the AFEC
 */
void afec_enable(Afec *const afec)
{
  400c00:	b500      	push	{lr}
  400c02:	b083      	sub	sp, #12
	Assert(afec);
	uint32_t pid;

	pid = afec_find_pid(afec);
	/* Enable peripheral clock. */
	pmc_enable_periph_clk(pid);
  400c04:	4b13      	ldr	r3, [pc, #76]	; (400c54 <afec_enable+0x54>)
  400c06:	4298      	cmp	r0, r3
  400c08:	bf0c      	ite	eq
  400c0a:	2028      	moveq	r0, #40	; 0x28
  400c0c:	201d      	movne	r0, #29
  400c0e:	4b12      	ldr	r3, [pc, #72]	; (400c58 <afec_enable+0x58>)
  400c10:	4798      	blx	r3
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
  400c12:	4b12      	ldr	r3, [pc, #72]	; (400c5c <afec_enable+0x5c>)
  400c14:	789b      	ldrb	r3, [r3, #2]
  400c16:	2bff      	cmp	r3, #255	; 0xff
  400c18:	d01a      	beq.n	400c50 <afec_enable+0x50>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  400c1a:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  400c1e:	fab3 f383 	clz	r3, r3
  400c22:	095b      	lsrs	r3, r3, #5
  400c24:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  400c26:	b672      	cpsid	i
  __ASM volatile ("dmb");
  400c28:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  400c2c:	2200      	movs	r2, #0
  400c2e:	4b0c      	ldr	r3, [pc, #48]	; (400c60 <afec_enable+0x60>)
  400c30:	701a      	strb	r2, [r3, #0]
	return flags;
  400c32:	9901      	ldr	r1, [sp, #4]
	}

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
  400c34:	4a09      	ldr	r2, [pc, #36]	; (400c5c <afec_enable+0x5c>)
  400c36:	7893      	ldrb	r3, [r2, #2]
  400c38:	3301      	adds	r3, #1
  400c3a:	7093      	strb	r3, [r2, #2]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  400c3c:	b129      	cbz	r1, 400c4a <afec_enable+0x4a>
		cpu_irq_enable();
  400c3e:	2201      	movs	r2, #1
  400c40:	4b07      	ldr	r3, [pc, #28]	; (400c60 <afec_enable+0x60>)
  400c42:	701a      	strb	r2, [r3, #0]
  400c44:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  400c48:	b662      	cpsie	i
	sleepmgr_lock_mode(SLEEPMGR_SLEEP_WFI);
}
  400c4a:	b003      	add	sp, #12
  400c4c:	f85d fb04 	ldr.w	pc, [sp], #4
  400c50:	e7fe      	b.n	400c50 <afec_enable+0x50>
  400c52:	bf00      	nop
  400c54:	40064000 	.word	0x40064000
  400c58:	00400e41 	.word	0x00400e41
  400c5c:	20400a88 	.word	0x20400a88
  400c60:	20400000 	.word	0x20400000

00400c64 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400c64:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400c66:	4770      	bx	lr

00400c68 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400c68:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  400c6a:	4770      	bx	lr

00400c6c <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400c6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400c70:	4604      	mov	r4, r0
  400c72:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400c74:	4b0e      	ldr	r3, [pc, #56]	; (400cb0 <pio_handler_process+0x44>)
  400c76:	4798      	blx	r3
  400c78:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  400c7a:	4620      	mov	r0, r4
  400c7c:	4b0d      	ldr	r3, [pc, #52]	; (400cb4 <pio_handler_process+0x48>)
  400c7e:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  400c80:	4005      	ands	r5, r0
  400c82:	d013      	beq.n	400cac <pio_handler_process+0x40>
  400c84:	4c0c      	ldr	r4, [pc, #48]	; (400cb8 <pio_handler_process+0x4c>)
  400c86:	f104 0660 	add.w	r6, r4, #96	; 0x60
  400c8a:	e003      	b.n	400c94 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  400c8c:	42b4      	cmp	r4, r6
  400c8e:	d00d      	beq.n	400cac <pio_handler_process+0x40>
  400c90:	3410      	adds	r4, #16
		while (status != 0) {
  400c92:	b15d      	cbz	r5, 400cac <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  400c94:	6820      	ldr	r0, [r4, #0]
  400c96:	4540      	cmp	r0, r8
  400c98:	d1f8      	bne.n	400c8c <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400c9a:	6861      	ldr	r1, [r4, #4]
  400c9c:	4229      	tst	r1, r5
  400c9e:	d0f5      	beq.n	400c8c <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400ca0:	68e3      	ldr	r3, [r4, #12]
  400ca2:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  400ca4:	6863      	ldr	r3, [r4, #4]
  400ca6:	ea25 0503 	bic.w	r5, r5, r3
  400caa:	e7ef      	b.n	400c8c <pio_handler_process+0x20>
  400cac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400cb0:	00400c65 	.word	0x00400c65
  400cb4:	00400c69 	.word	0x00400c69
  400cb8:	204009dc 	.word	0x204009dc

00400cbc <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400cbc:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  400cbe:	210a      	movs	r1, #10
  400cc0:	4801      	ldr	r0, [pc, #4]	; (400cc8 <PIOA_Handler+0xc>)
  400cc2:	4b02      	ldr	r3, [pc, #8]	; (400ccc <PIOA_Handler+0x10>)
  400cc4:	4798      	blx	r3
  400cc6:	bd08      	pop	{r3, pc}
  400cc8:	400e0e00 	.word	0x400e0e00
  400ccc:	00400c6d 	.word	0x00400c6d

00400cd0 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400cd0:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  400cd2:	210b      	movs	r1, #11
  400cd4:	4801      	ldr	r0, [pc, #4]	; (400cdc <PIOB_Handler+0xc>)
  400cd6:	4b02      	ldr	r3, [pc, #8]	; (400ce0 <PIOB_Handler+0x10>)
  400cd8:	4798      	blx	r3
  400cda:	bd08      	pop	{r3, pc}
  400cdc:	400e1000 	.word	0x400e1000
  400ce0:	00400c6d 	.word	0x00400c6d

00400ce4 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400ce4:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  400ce6:	210c      	movs	r1, #12
  400ce8:	4801      	ldr	r0, [pc, #4]	; (400cf0 <PIOC_Handler+0xc>)
  400cea:	4b02      	ldr	r3, [pc, #8]	; (400cf4 <PIOC_Handler+0x10>)
  400cec:	4798      	blx	r3
  400cee:	bd08      	pop	{r3, pc}
  400cf0:	400e1200 	.word	0x400e1200
  400cf4:	00400c6d 	.word	0x00400c6d

00400cf8 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  400cf8:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  400cfa:	2110      	movs	r1, #16
  400cfc:	4801      	ldr	r0, [pc, #4]	; (400d04 <PIOD_Handler+0xc>)
  400cfe:	4b02      	ldr	r3, [pc, #8]	; (400d08 <PIOD_Handler+0x10>)
  400d00:	4798      	blx	r3
  400d02:	bd08      	pop	{r3, pc}
  400d04:	400e1400 	.word	0x400e1400
  400d08:	00400c6d 	.word	0x00400c6d

00400d0c <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  400d0c:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  400d0e:	2111      	movs	r1, #17
  400d10:	4801      	ldr	r0, [pc, #4]	; (400d18 <PIOE_Handler+0xc>)
  400d12:	4b02      	ldr	r3, [pc, #8]	; (400d1c <PIOE_Handler+0x10>)
  400d14:	4798      	blx	r3
  400d16:	bd08      	pop	{r3, pc}
  400d18:	400e1600 	.word	0x400e1600
  400d1c:	00400c6d 	.word	0x00400c6d

00400d20 <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  400d20:	2803      	cmp	r0, #3
  400d22:	d011      	beq.n	400d48 <pmc_mck_set_division+0x28>
  400d24:	2804      	cmp	r0, #4
  400d26:	d012      	beq.n	400d4e <pmc_mck_set_division+0x2e>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400d28:	2802      	cmp	r0, #2
  400d2a:	bf0c      	ite	eq
  400d2c:	f44f 7180 	moveq.w	r1, #256	; 0x100
  400d30:	2100      	movne	r1, #0
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  400d32:	4a08      	ldr	r2, [pc, #32]	; (400d54 <pmc_mck_set_division+0x34>)
  400d34:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400d36:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  400d3a:	430b      	orrs	r3, r1
	PMC->PMC_MCKR =
  400d3c:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400d3e:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400d40:	f013 0f08 	tst.w	r3, #8
  400d44:	d0fb      	beq.n	400d3e <pmc_mck_set_division+0x1e>
}
  400d46:	4770      	bx	lr
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  400d48:	f44f 7140 	mov.w	r1, #768	; 0x300
			break;
  400d4c:	e7f1      	b.n	400d32 <pmc_mck_set_division+0x12>
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  400d4e:	f44f 7100 	mov.w	r1, #512	; 0x200
			break;
  400d52:	e7ee      	b.n	400d32 <pmc_mck_set_division+0x12>
  400d54:	400e0600 	.word	0x400e0600

00400d58 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400d58:	4a17      	ldr	r2, [pc, #92]	; (400db8 <pmc_switch_mck_to_pllack+0x60>)
  400d5a:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400d5c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  400d60:	4318      	orrs	r0, r3
  400d62:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400d64:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400d66:	f013 0f08 	tst.w	r3, #8
  400d6a:	d10a      	bne.n	400d82 <pmc_switch_mck_to_pllack+0x2a>
  400d6c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400d70:	4911      	ldr	r1, [pc, #68]	; (400db8 <pmc_switch_mck_to_pllack+0x60>)
  400d72:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400d74:	f012 0f08 	tst.w	r2, #8
  400d78:	d103      	bne.n	400d82 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400d7a:	3b01      	subs	r3, #1
  400d7c:	d1f9      	bne.n	400d72 <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  400d7e:	2001      	movs	r0, #1
  400d80:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400d82:	4a0d      	ldr	r2, [pc, #52]	; (400db8 <pmc_switch_mck_to_pllack+0x60>)
  400d84:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400d86:	f023 0303 	bic.w	r3, r3, #3
  400d8a:	f043 0302 	orr.w	r3, r3, #2
  400d8e:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400d90:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400d92:	f013 0f08 	tst.w	r3, #8
  400d96:	d10a      	bne.n	400dae <pmc_switch_mck_to_pllack+0x56>
  400d98:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400d9c:	4906      	ldr	r1, [pc, #24]	; (400db8 <pmc_switch_mck_to_pllack+0x60>)
  400d9e:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400da0:	f012 0f08 	tst.w	r2, #8
  400da4:	d105      	bne.n	400db2 <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400da6:	3b01      	subs	r3, #1
  400da8:	d1f9      	bne.n	400d9e <pmc_switch_mck_to_pllack+0x46>
			return 1;
  400daa:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  400dac:	4770      	bx	lr
	return 0;
  400dae:	2000      	movs	r0, #0
  400db0:	4770      	bx	lr
  400db2:	2000      	movs	r0, #0
  400db4:	4770      	bx	lr
  400db6:	bf00      	nop
  400db8:	400e0600 	.word	0x400e0600

00400dbc <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400dbc:	b9a0      	cbnz	r0, 400de8 <pmc_switch_mainck_to_xtal+0x2c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400dbe:	480e      	ldr	r0, [pc, #56]	; (400df8 <pmc_switch_mainck_to_xtal+0x3c>)
  400dc0:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  400dc2:	0209      	lsls	r1, r1, #8
  400dc4:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400dc6:	4a0d      	ldr	r2, [pc, #52]	; (400dfc <pmc_switch_mainck_to_xtal+0x40>)
  400dc8:	401a      	ands	r2, r3
  400dca:	4b0d      	ldr	r3, [pc, #52]	; (400e00 <pmc_switch_mainck_to_xtal+0x44>)
  400dcc:	4313      	orrs	r3, r2
  400dce:	4319      	orrs	r1, r3
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400dd0:	6201      	str	r1, [r0, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400dd2:	4602      	mov	r2, r0
  400dd4:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400dd6:	f013 0f01 	tst.w	r3, #1
  400dda:	d0fb      	beq.n	400dd4 <pmc_switch_mainck_to_xtal+0x18>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400ddc:	4a06      	ldr	r2, [pc, #24]	; (400df8 <pmc_switch_mainck_to_xtal+0x3c>)
  400dde:	6a11      	ldr	r1, [r2, #32]
  400de0:	4b08      	ldr	r3, [pc, #32]	; (400e04 <pmc_switch_mainck_to_xtal+0x48>)
  400de2:	430b      	orrs	r3, r1
  400de4:	6213      	str	r3, [r2, #32]
  400de6:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400de8:	4903      	ldr	r1, [pc, #12]	; (400df8 <pmc_switch_mainck_to_xtal+0x3c>)
  400dea:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400dec:	4a06      	ldr	r2, [pc, #24]	; (400e08 <pmc_switch_mainck_to_xtal+0x4c>)
  400dee:	401a      	ands	r2, r3
  400df0:	4b06      	ldr	r3, [pc, #24]	; (400e0c <pmc_switch_mainck_to_xtal+0x50>)
  400df2:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400df4:	620b      	str	r3, [r1, #32]
  400df6:	4770      	bx	lr
  400df8:	400e0600 	.word	0x400e0600
  400dfc:	ffc8fffc 	.word	0xffc8fffc
  400e00:	00370001 	.word	0x00370001
  400e04:	01370000 	.word	0x01370000
  400e08:	fec8fffc 	.word	0xfec8fffc
  400e0c:	01370002 	.word	0x01370002

00400e10 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  400e10:	4b02      	ldr	r3, [pc, #8]	; (400e1c <pmc_osc_is_ready_mainck+0xc>)
  400e12:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400e14:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  400e18:	4770      	bx	lr
  400e1a:	bf00      	nop
  400e1c:	400e0600 	.word	0x400e0600

00400e20 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400e20:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400e24:	4b01      	ldr	r3, [pc, #4]	; (400e2c <pmc_disable_pllack+0xc>)
  400e26:	629a      	str	r2, [r3, #40]	; 0x28
  400e28:	4770      	bx	lr
  400e2a:	bf00      	nop
  400e2c:	400e0600 	.word	0x400e0600

00400e30 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400e30:	4b02      	ldr	r3, [pc, #8]	; (400e3c <pmc_is_locked_pllack+0xc>)
  400e32:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400e34:	f000 0002 	and.w	r0, r0, #2
  400e38:	4770      	bx	lr
  400e3a:	bf00      	nop
  400e3c:	400e0600 	.word	0x400e0600

00400e40 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  400e40:	283f      	cmp	r0, #63	; 0x3f
  400e42:	d81e      	bhi.n	400e82 <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  400e44:	281f      	cmp	r0, #31
  400e46:	d80c      	bhi.n	400e62 <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400e48:	4b11      	ldr	r3, [pc, #68]	; (400e90 <pmc_enable_periph_clk+0x50>)
  400e4a:	699a      	ldr	r2, [r3, #24]
  400e4c:	2301      	movs	r3, #1
  400e4e:	4083      	lsls	r3, r0
  400e50:	4393      	bics	r3, r2
  400e52:	d018      	beq.n	400e86 <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  400e54:	2301      	movs	r3, #1
  400e56:	fa03 f000 	lsl.w	r0, r3, r0
  400e5a:	4b0d      	ldr	r3, [pc, #52]	; (400e90 <pmc_enable_periph_clk+0x50>)
  400e5c:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  400e5e:	2000      	movs	r0, #0
  400e60:	4770      	bx	lr
		ul_id -= 32;
  400e62:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  400e64:	4b0a      	ldr	r3, [pc, #40]	; (400e90 <pmc_enable_periph_clk+0x50>)
  400e66:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  400e6a:	2301      	movs	r3, #1
  400e6c:	4083      	lsls	r3, r0
  400e6e:	4393      	bics	r3, r2
  400e70:	d00b      	beq.n	400e8a <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  400e72:	2301      	movs	r3, #1
  400e74:	fa03 f000 	lsl.w	r0, r3, r0
  400e78:	4b05      	ldr	r3, [pc, #20]	; (400e90 <pmc_enable_periph_clk+0x50>)
  400e7a:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  400e7e:	2000      	movs	r0, #0
  400e80:	4770      	bx	lr
		return 1;
  400e82:	2001      	movs	r0, #1
  400e84:	4770      	bx	lr
	return 0;
  400e86:	2000      	movs	r0, #0
  400e88:	4770      	bx	lr
  400e8a:	2000      	movs	r0, #0
}
  400e8c:	4770      	bx	lr
  400e8e:	bf00      	nop
  400e90:	400e0600 	.word	0x400e0600

00400e94 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  400e94:	6943      	ldr	r3, [r0, #20]
  400e96:	f013 0f02 	tst.w	r3, #2
  400e9a:	d002      	beq.n	400ea2 <uart_write+0xe>
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  400e9c:	61c1      	str	r1, [r0, #28]
	return 0;
  400e9e:	2000      	movs	r0, #0
  400ea0:	4770      	bx	lr
		return 1;
  400ea2:	2001      	movs	r0, #1
}
  400ea4:	4770      	bx	lr

00400ea6 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  400ea6:	6943      	ldr	r3, [r0, #20]
  400ea8:	f013 0f01 	tst.w	r3, #1
  400eac:	d003      	beq.n	400eb6 <uart_read+0x10>
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  400eae:	6983      	ldr	r3, [r0, #24]
  400eb0:	700b      	strb	r3, [r1, #0]
	return 0;
  400eb2:	2000      	movs	r0, #0
  400eb4:	4770      	bx	lr
		return 1;
  400eb6:	2001      	movs	r0, #1
}
  400eb8:	4770      	bx	lr

00400eba <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  400eba:	b410      	push	{r4}
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  400ebc:	010b      	lsls	r3, r1, #4
  400ebe:	4293      	cmp	r3, r2
  400ec0:	d914      	bls.n	400eec <usart_set_async_baudrate+0x32>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  400ec2:	00c9      	lsls	r1, r1, #3
  400ec4:	084b      	lsrs	r3, r1, #1
  400ec6:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
  400eca:	fbb2 f2f1 	udiv	r2, r2, r1
	cd = cd_fp >> 3;
  400ece:	08d3      	lsrs	r3, r2, #3
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  400ed0:	1e5c      	subs	r4, r3, #1
  400ed2:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  400ed6:	428c      	cmp	r4, r1
  400ed8:	d901      	bls.n	400ede <usart_set_async_baudrate+0x24>
		return 1;
  400eda:	2001      	movs	r0, #1
  400edc:	e017      	b.n	400f0e <usart_set_async_baudrate+0x54>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
		p_usart->US_MR |= US_MR_OVER;
  400ede:	6841      	ldr	r1, [r0, #4]
  400ee0:	f441 2100 	orr.w	r1, r1, #524288	; 0x80000
  400ee4:	6041      	str	r1, [r0, #4]
  400ee6:	e00c      	b.n	400f02 <usart_set_async_baudrate+0x48>
		return 1;
  400ee8:	2001      	movs	r0, #1
  400eea:	e010      	b.n	400f0e <usart_set_async_baudrate+0x54>
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  400eec:	0859      	lsrs	r1, r3, #1
  400eee:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
  400ef2:	fbb2 f2f3 	udiv	r2, r2, r3
	cd = cd_fp >> 3;
  400ef6:	08d3      	lsrs	r3, r2, #3
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  400ef8:	1e5c      	subs	r4, r3, #1
  400efa:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  400efe:	428c      	cmp	r4, r1
  400f00:	d8f2      	bhi.n	400ee8 <usart_set_async_baudrate+0x2e>
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  400f02:	0412      	lsls	r2, r2, #16
  400f04:	f402 22e0 	and.w	r2, r2, #458752	; 0x70000
  400f08:	431a      	orrs	r2, r3
  400f0a:	6202      	str	r2, [r0, #32]

	return 0;
  400f0c:	2000      	movs	r0, #0
}
  400f0e:	f85d 4b04 	ldr.w	r4, [sp], #4
  400f12:	4770      	bx	lr

00400f14 <usart_reset>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  400f14:	4b08      	ldr	r3, [pc, #32]	; (400f38 <usart_reset+0x24>)
  400f16:	f8c0 30e4 	str.w	r3, [r0, #228]	; 0xe4
	p_usart->US_MR = 0;
  400f1a:	2300      	movs	r3, #0
  400f1c:	6043      	str	r3, [r0, #4]
	p_usart->US_RTOR = 0;
  400f1e:	6243      	str	r3, [r0, #36]	; 0x24
	p_usart->US_TTGR = 0;
  400f20:	6283      	str	r3, [r0, #40]	; 0x28
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  400f22:	2388      	movs	r3, #136	; 0x88
  400f24:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  400f26:	2324      	movs	r3, #36	; 0x24
  400f28:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTSTA;
  400f2a:	f44f 7380 	mov.w	r3, #256	; 0x100
  400f2e:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RTSDIS;
  400f30:	f44f 2300 	mov.w	r3, #524288	; 0x80000
  400f34:	6003      	str	r3, [r0, #0]
  400f36:	4770      	bx	lr
  400f38:	55534100 	.word	0x55534100

00400f3c <usart_init_rs232>:
{
  400f3c:	b570      	push	{r4, r5, r6, lr}
  400f3e:	4605      	mov	r5, r0
  400f40:	460c      	mov	r4, r1
  400f42:	4616      	mov	r6, r2
	usart_reset(p_usart);
  400f44:	4b0f      	ldr	r3, [pc, #60]	; (400f84 <usart_init_rs232+0x48>)
  400f46:	4798      	blx	r3
	ul_reg_val = 0;
  400f48:	2200      	movs	r2, #0
  400f4a:	4b0f      	ldr	r3, [pc, #60]	; (400f88 <usart_init_rs232+0x4c>)
  400f4c:	601a      	str	r2, [r3, #0]
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  400f4e:	b1a4      	cbz	r4, 400f7a <usart_init_rs232+0x3e>
  400f50:	4632      	mov	r2, r6
  400f52:	6821      	ldr	r1, [r4, #0]
  400f54:	4628      	mov	r0, r5
  400f56:	4b0d      	ldr	r3, [pc, #52]	; (400f8c <usart_init_rs232+0x50>)
  400f58:	4798      	blx	r3
  400f5a:	4602      	mov	r2, r0
  400f5c:	b978      	cbnz	r0, 400f7e <usart_init_rs232+0x42>
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  400f5e:	6863      	ldr	r3, [r4, #4]
  400f60:	68a1      	ldr	r1, [r4, #8]
  400f62:	430b      	orrs	r3, r1
  400f64:	6921      	ldr	r1, [r4, #16]
  400f66:	430b      	orrs	r3, r1
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  400f68:	68e1      	ldr	r1, [r4, #12]
  400f6a:	430b      	orrs	r3, r1
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  400f6c:	4906      	ldr	r1, [pc, #24]	; (400f88 <usart_init_rs232+0x4c>)
  400f6e:	600b      	str	r3, [r1, #0]
	p_usart->US_MR |= ul_reg_val;
  400f70:	6869      	ldr	r1, [r5, #4]
  400f72:	430b      	orrs	r3, r1
  400f74:	606b      	str	r3, [r5, #4]
}
  400f76:	4610      	mov	r0, r2
  400f78:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
  400f7a:	2201      	movs	r2, #1
  400f7c:	e7fb      	b.n	400f76 <usart_init_rs232+0x3a>
  400f7e:	2201      	movs	r2, #1
  400f80:	e7f9      	b.n	400f76 <usart_init_rs232+0x3a>
  400f82:	bf00      	nop
  400f84:	00400f15 	.word	0x00400f15
  400f88:	20400a4c 	.word	0x20400a4c
  400f8c:	00400ebb 	.word	0x00400ebb

00400f90 <usart_enable_tx>:
	p_usart->US_CR = US_CR_TXEN;
  400f90:	2340      	movs	r3, #64	; 0x40
  400f92:	6003      	str	r3, [r0, #0]
  400f94:	4770      	bx	lr

00400f96 <usart_enable_rx>:
	p_usart->US_CR = US_CR_RXEN;
  400f96:	2310      	movs	r3, #16
  400f98:	6003      	str	r3, [r0, #0]
  400f9a:	4770      	bx	lr

00400f9c <usart_write>:
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  400f9c:	6943      	ldr	r3, [r0, #20]
  400f9e:	f013 0f02 	tst.w	r3, #2
  400fa2:	d004      	beq.n	400fae <usart_write+0x12>
	p_usart->US_THR = US_THR_TXCHR(c);
  400fa4:	f3c1 0108 	ubfx	r1, r1, #0, #9
  400fa8:	61c1      	str	r1, [r0, #28]
	return 0;
  400faa:	2000      	movs	r0, #0
  400fac:	4770      	bx	lr
		return 1;
  400fae:	2001      	movs	r0, #1
}
  400fb0:	4770      	bx	lr

00400fb2 <usart_read>:
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  400fb2:	6943      	ldr	r3, [r0, #20]
  400fb4:	f013 0f01 	tst.w	r3, #1
  400fb8:	d005      	beq.n	400fc6 <usart_read+0x14>
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  400fba:	6983      	ldr	r3, [r0, #24]
  400fbc:	f3c3 0308 	ubfx	r3, r3, #0, #9
  400fc0:	600b      	str	r3, [r1, #0]
	return 0;
  400fc2:	2000      	movs	r0, #0
  400fc4:	4770      	bx	lr
		return 1;
  400fc6:	2001      	movs	r0, #1
}
  400fc8:	4770      	bx	lr

00400fca <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  400fca:	e7fe      	b.n	400fca <Dummy_Handler>

00400fcc <Reset_Handler>:
{
  400fcc:	b500      	push	{lr}
  400fce:	b083      	sub	sp, #12
        if (pSrc != pDest) {
  400fd0:	4b25      	ldr	r3, [pc, #148]	; (401068 <Reset_Handler+0x9c>)
  400fd2:	4a26      	ldr	r2, [pc, #152]	; (40106c <Reset_Handler+0xa0>)
  400fd4:	429a      	cmp	r2, r3
  400fd6:	d010      	beq.n	400ffa <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
  400fd8:	4b25      	ldr	r3, [pc, #148]	; (401070 <Reset_Handler+0xa4>)
  400fda:	4a23      	ldr	r2, [pc, #140]	; (401068 <Reset_Handler+0x9c>)
  400fdc:	429a      	cmp	r2, r3
  400fde:	d20c      	bcs.n	400ffa <Reset_Handler+0x2e>
  400fe0:	3b01      	subs	r3, #1
  400fe2:	1a9b      	subs	r3, r3, r2
  400fe4:	f023 0303 	bic.w	r3, r3, #3
  400fe8:	3304      	adds	r3, #4
  400fea:	4413      	add	r3, r2
  400fec:	491f      	ldr	r1, [pc, #124]	; (40106c <Reset_Handler+0xa0>)
                        *pDest++ = *pSrc++;
  400fee:	f851 0b04 	ldr.w	r0, [r1], #4
  400ff2:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
  400ff6:	429a      	cmp	r2, r3
  400ff8:	d1f9      	bne.n	400fee <Reset_Handler+0x22>
        for (pDest = &_szero; pDest < &_ezero;) {
  400ffa:	4b1e      	ldr	r3, [pc, #120]	; (401074 <Reset_Handler+0xa8>)
  400ffc:	4a1e      	ldr	r2, [pc, #120]	; (401078 <Reset_Handler+0xac>)
  400ffe:	429a      	cmp	r2, r3
  401000:	d20a      	bcs.n	401018 <Reset_Handler+0x4c>
  401002:	3b01      	subs	r3, #1
  401004:	1a9b      	subs	r3, r3, r2
  401006:	f023 0303 	bic.w	r3, r3, #3
  40100a:	3304      	adds	r3, #4
  40100c:	4413      	add	r3, r2
                *pDest++ = 0;
  40100e:	2100      	movs	r1, #0
  401010:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
  401014:	4293      	cmp	r3, r2
  401016:	d1fb      	bne.n	401010 <Reset_Handler+0x44>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  401018:	4a18      	ldr	r2, [pc, #96]	; (40107c <Reset_Handler+0xb0>)
  40101a:	4b19      	ldr	r3, [pc, #100]	; (401080 <Reset_Handler+0xb4>)
  40101c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  401020:	6093      	str	r3, [r2, #8]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  401022:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
  401026:	fab3 f383 	clz	r3, r3
  40102a:	095b      	lsrs	r3, r3, #5
  40102c:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  40102e:	b672      	cpsid	i
  401030:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  401034:	2200      	movs	r2, #0
  401036:	4b13      	ldr	r3, [pc, #76]	; (401084 <Reset_Handler+0xb8>)
  401038:	701a      	strb	r2, [r3, #0]
	return flags;
  40103a:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  40103c:	4a12      	ldr	r2, [pc, #72]	; (401088 <Reset_Handler+0xbc>)
  40103e:	6813      	ldr	r3, [r2, #0]
  401040:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  401044:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  401046:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  40104a:	f3bf 8f6f 	isb	sy
	if (cpu_irq_is_enabled_flags(flags))
  40104e:	b129      	cbz	r1, 40105c <Reset_Handler+0x90>
		cpu_irq_enable();
  401050:	2201      	movs	r2, #1
  401052:	4b0c      	ldr	r3, [pc, #48]	; (401084 <Reset_Handler+0xb8>)
  401054:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  401056:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  40105a:	b662      	cpsie	i
        __libc_init_array();
  40105c:	4b0b      	ldr	r3, [pc, #44]	; (40108c <Reset_Handler+0xc0>)
  40105e:	4798      	blx	r3
        main();
  401060:	4b0b      	ldr	r3, [pc, #44]	; (401090 <Reset_Handler+0xc4>)
  401062:	4798      	blx	r3
  401064:	e7fe      	b.n	401064 <Reset_Handler+0x98>
  401066:	bf00      	nop
  401068:	20400000 	.word	0x20400000
  40106c:	00407ad4 	.word	0x00407ad4
  401070:	204009b8 	.word	0x204009b8
  401074:	20400b44 	.word	0x20400b44
  401078:	204009b8 	.word	0x204009b8
  40107c:	e000ed00 	.word	0xe000ed00
  401080:	00400000 	.word	0x00400000
  401084:	20400000 	.word	0x20400000
  401088:	e000ed88 	.word	0xe000ed88
  40108c:	0040127d 	.word	0x0040127d
  401090:	0040043d 	.word	0x0040043d

00401094 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  401094:	4b3b      	ldr	r3, [pc, #236]	; (401184 <SystemCoreClockUpdate+0xf0>)
  401096:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401098:	f003 0303 	and.w	r3, r3, #3
  40109c:	2b01      	cmp	r3, #1
  40109e:	d01d      	beq.n	4010dc <SystemCoreClockUpdate+0x48>
  4010a0:	b183      	cbz	r3, 4010c4 <SystemCoreClockUpdate+0x30>
  4010a2:	2b02      	cmp	r3, #2
  4010a4:	d036      	beq.n	401114 <SystemCoreClockUpdate+0x80>

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  4010a6:	4b37      	ldr	r3, [pc, #220]	; (401184 <SystemCoreClockUpdate+0xf0>)
  4010a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4010aa:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4010ae:	2b70      	cmp	r3, #112	; 0x70
  4010b0:	d05f      	beq.n	401172 <SystemCoreClockUpdate+0xde>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  4010b2:	4b34      	ldr	r3, [pc, #208]	; (401184 <SystemCoreClockUpdate+0xf0>)
  4010b4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  4010b6:	4934      	ldr	r1, [pc, #208]	; (401188 <SystemCoreClockUpdate+0xf4>)
  4010b8:	f3c2 1202 	ubfx	r2, r2, #4, #3
  4010bc:	680b      	ldr	r3, [r1, #0]
  4010be:	40d3      	lsrs	r3, r2
  4010c0:	600b      	str	r3, [r1, #0]
  4010c2:	4770      	bx	lr
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  4010c4:	4b31      	ldr	r3, [pc, #196]	; (40118c <SystemCoreClockUpdate+0xf8>)
  4010c6:	695b      	ldr	r3, [r3, #20]
  4010c8:	f013 0f80 	tst.w	r3, #128	; 0x80
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  4010cc:	bf14      	ite	ne
  4010ce:	f44f 4200 	movne.w	r2, #32768	; 0x8000
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  4010d2:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  4010d6:	4b2c      	ldr	r3, [pc, #176]	; (401188 <SystemCoreClockUpdate+0xf4>)
  4010d8:	601a      	str	r2, [r3, #0]
  4010da:	e7e4      	b.n	4010a6 <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  4010dc:	4b29      	ldr	r3, [pc, #164]	; (401184 <SystemCoreClockUpdate+0xf0>)
  4010de:	6a1b      	ldr	r3, [r3, #32]
  4010e0:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4010e4:	d003      	beq.n	4010ee <SystemCoreClockUpdate+0x5a>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  4010e6:	4a2a      	ldr	r2, [pc, #168]	; (401190 <SystemCoreClockUpdate+0xfc>)
  4010e8:	4b27      	ldr	r3, [pc, #156]	; (401188 <SystemCoreClockUpdate+0xf4>)
  4010ea:	601a      	str	r2, [r3, #0]
  4010ec:	e7db      	b.n	4010a6 <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4010ee:	4a29      	ldr	r2, [pc, #164]	; (401194 <SystemCoreClockUpdate+0x100>)
  4010f0:	4b25      	ldr	r3, [pc, #148]	; (401188 <SystemCoreClockUpdate+0xf4>)
  4010f2:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  4010f4:	4b23      	ldr	r3, [pc, #140]	; (401184 <SystemCoreClockUpdate+0xf0>)
  4010f6:	6a1b      	ldr	r3, [r3, #32]
  4010f8:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4010fc:	2b10      	cmp	r3, #16
  4010fe:	d005      	beq.n	40110c <SystemCoreClockUpdate+0x78>
  401100:	2b20      	cmp	r3, #32
  401102:	d1d0      	bne.n	4010a6 <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 3U;
  401104:	4a22      	ldr	r2, [pc, #136]	; (401190 <SystemCoreClockUpdate+0xfc>)
  401106:	4b20      	ldr	r3, [pc, #128]	; (401188 <SystemCoreClockUpdate+0xf4>)
  401108:	601a      	str	r2, [r3, #0]
          break;
  40110a:	e7cc      	b.n	4010a6 <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 2U;
  40110c:	4a22      	ldr	r2, [pc, #136]	; (401198 <SystemCoreClockUpdate+0x104>)
  40110e:	4b1e      	ldr	r3, [pc, #120]	; (401188 <SystemCoreClockUpdate+0xf4>)
  401110:	601a      	str	r2, [r3, #0]
          break;
  401112:	e7c8      	b.n	4010a6 <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  401114:	4b1b      	ldr	r3, [pc, #108]	; (401184 <SystemCoreClockUpdate+0xf0>)
  401116:	6a1b      	ldr	r3, [r3, #32]
  401118:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  40111c:	d016      	beq.n	40114c <SystemCoreClockUpdate+0xb8>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  40111e:	4a1c      	ldr	r2, [pc, #112]	; (401190 <SystemCoreClockUpdate+0xfc>)
  401120:	4b19      	ldr	r3, [pc, #100]	; (401188 <SystemCoreClockUpdate+0xf4>)
  401122:	601a      	str	r2, [r3, #0]
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  401124:	4b17      	ldr	r3, [pc, #92]	; (401184 <SystemCoreClockUpdate+0xf0>)
  401126:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401128:	f003 0303 	and.w	r3, r3, #3
  40112c:	2b02      	cmp	r3, #2
  40112e:	d1ba      	bne.n	4010a6 <SystemCoreClockUpdate+0x12>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  401130:	4a14      	ldr	r2, [pc, #80]	; (401184 <SystemCoreClockUpdate+0xf0>)
  401132:	6a91      	ldr	r1, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  401134:	6a92      	ldr	r2, [r2, #40]	; 0x28
  401136:	4814      	ldr	r0, [pc, #80]	; (401188 <SystemCoreClockUpdate+0xf4>)
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  401138:	f3c1 410a 	ubfx	r1, r1, #16, #11
  40113c:	6803      	ldr	r3, [r0, #0]
  40113e:	fb01 3303 	mla	r3, r1, r3, r3
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  401142:	b2d2      	uxtb	r2, r2
  401144:	fbb3 f3f2 	udiv	r3, r3, r2
  401148:	6003      	str	r3, [r0, #0]
  40114a:	e7ac      	b.n	4010a6 <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40114c:	4a11      	ldr	r2, [pc, #68]	; (401194 <SystemCoreClockUpdate+0x100>)
  40114e:	4b0e      	ldr	r3, [pc, #56]	; (401188 <SystemCoreClockUpdate+0xf4>)
  401150:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  401152:	4b0c      	ldr	r3, [pc, #48]	; (401184 <SystemCoreClockUpdate+0xf0>)
  401154:	6a1b      	ldr	r3, [r3, #32]
  401156:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40115a:	2b10      	cmp	r3, #16
  40115c:	d005      	beq.n	40116a <SystemCoreClockUpdate+0xd6>
  40115e:	2b20      	cmp	r3, #32
  401160:	d1e0      	bne.n	401124 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 3U;
  401162:	4a0b      	ldr	r2, [pc, #44]	; (401190 <SystemCoreClockUpdate+0xfc>)
  401164:	4b08      	ldr	r3, [pc, #32]	; (401188 <SystemCoreClockUpdate+0xf4>)
  401166:	601a      	str	r2, [r3, #0]
          break;
  401168:	e7dc      	b.n	401124 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 2U;
  40116a:	4a0b      	ldr	r2, [pc, #44]	; (401198 <SystemCoreClockUpdate+0x104>)
  40116c:	4b06      	ldr	r3, [pc, #24]	; (401188 <SystemCoreClockUpdate+0xf4>)
  40116e:	601a      	str	r2, [r3, #0]
          break;
  401170:	e7d8      	b.n	401124 <SystemCoreClockUpdate+0x90>
    SystemCoreClock /= 3U;
  401172:	4a05      	ldr	r2, [pc, #20]	; (401188 <SystemCoreClockUpdate+0xf4>)
  401174:	6813      	ldr	r3, [r2, #0]
  401176:	4909      	ldr	r1, [pc, #36]	; (40119c <SystemCoreClockUpdate+0x108>)
  401178:	fba1 1303 	umull	r1, r3, r1, r3
  40117c:	085b      	lsrs	r3, r3, #1
  40117e:	6013      	str	r3, [r2, #0]
  401180:	4770      	bx	lr
  401182:	bf00      	nop
  401184:	400e0600 	.word	0x400e0600
  401188:	20400004 	.word	0x20400004
  40118c:	400e1810 	.word	0x400e1810
  401190:	00b71b00 	.word	0x00b71b00
  401194:	003d0900 	.word	0x003d0900
  401198:	007a1200 	.word	0x007a1200
  40119c:	aaaaaaab 	.word	0xaaaaaaab

004011a0 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  4011a0:	4b16      	ldr	r3, [pc, #88]	; (4011fc <system_init_flash+0x5c>)
  4011a2:	4298      	cmp	r0, r3
  4011a4:	d913      	bls.n	4011ce <system_init_flash+0x2e>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  4011a6:	4b16      	ldr	r3, [pc, #88]	; (401200 <system_init_flash+0x60>)
  4011a8:	4298      	cmp	r0, r3
  4011aa:	d915      	bls.n	4011d8 <system_init_flash+0x38>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  4011ac:	4b15      	ldr	r3, [pc, #84]	; (401204 <system_init_flash+0x64>)
  4011ae:	4298      	cmp	r0, r3
  4011b0:	d916      	bls.n	4011e0 <system_init_flash+0x40>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  4011b2:	4b15      	ldr	r3, [pc, #84]	; (401208 <system_init_flash+0x68>)
  4011b4:	4298      	cmp	r0, r3
  4011b6:	d917      	bls.n	4011e8 <system_init_flash+0x48>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  4011b8:	4b14      	ldr	r3, [pc, #80]	; (40120c <system_init_flash+0x6c>)
  4011ba:	4298      	cmp	r0, r3
  4011bc:	d918      	bls.n	4011f0 <system_init_flash+0x50>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
          }
          else
          {
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  4011be:	4b14      	ldr	r3, [pc, #80]	; (401210 <system_init_flash+0x70>)
  4011c0:	4298      	cmp	r0, r3
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  4011c2:	bf94      	ite	ls
  4011c4:	4a13      	ldrls	r2, [pc, #76]	; (401214 <system_init_flash+0x74>)
            }
            else
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  4011c6:	4a14      	ldrhi	r2, [pc, #80]	; (401218 <system_init_flash+0x78>)
  4011c8:	4b14      	ldr	r3, [pc, #80]	; (40121c <system_init_flash+0x7c>)
  4011ca:	601a      	str	r2, [r3, #0]
  4011cc:	4770      	bx	lr
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4011ce:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  4011d2:	4b12      	ldr	r3, [pc, #72]	; (40121c <system_init_flash+0x7c>)
  4011d4:	601a      	str	r2, [r3, #0]
  4011d6:	4770      	bx	lr
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  4011d8:	4a11      	ldr	r2, [pc, #68]	; (401220 <system_init_flash+0x80>)
  4011da:	4b10      	ldr	r3, [pc, #64]	; (40121c <system_init_flash+0x7c>)
  4011dc:	601a      	str	r2, [r3, #0]
  4011de:	4770      	bx	lr
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  4011e0:	4a10      	ldr	r2, [pc, #64]	; (401224 <system_init_flash+0x84>)
  4011e2:	4b0e      	ldr	r3, [pc, #56]	; (40121c <system_init_flash+0x7c>)
  4011e4:	601a      	str	r2, [r3, #0]
  4011e6:	4770      	bx	lr
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  4011e8:	4a0f      	ldr	r2, [pc, #60]	; (401228 <system_init_flash+0x88>)
  4011ea:	4b0c      	ldr	r3, [pc, #48]	; (40121c <system_init_flash+0x7c>)
  4011ec:	601a      	str	r2, [r3, #0]
  4011ee:	4770      	bx	lr
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  4011f0:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  4011f4:	4b09      	ldr	r3, [pc, #36]	; (40121c <system_init_flash+0x7c>)
  4011f6:	601a      	str	r2, [r3, #0]
  4011f8:	4770      	bx	lr
  4011fa:	bf00      	nop
  4011fc:	015ef3bf 	.word	0x015ef3bf
  401200:	02bde77f 	.word	0x02bde77f
  401204:	041cdb3f 	.word	0x041cdb3f
  401208:	057bceff 	.word	0x057bceff
  40120c:	06dac2bf 	.word	0x06dac2bf
  401210:	0839b67f 	.word	0x0839b67f
  401214:	04000500 	.word	0x04000500
  401218:	04000600 	.word	0x04000600
  40121c:	400e0c00 	.word	0x400e0c00
  401220:	04000100 	.word	0x04000100
  401224:	04000200 	.word	0x04000200
  401228:	04000300 	.word	0x04000300

0040122c <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  40122c:	4b0a      	ldr	r3, [pc, #40]	; (401258 <_sbrk+0x2c>)
  40122e:	681b      	ldr	r3, [r3, #0]
  401230:	b153      	cbz	r3, 401248 <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  401232:	4b09      	ldr	r3, [pc, #36]	; (401258 <_sbrk+0x2c>)
  401234:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  401236:	181a      	adds	r2, r3, r0
  401238:	4908      	ldr	r1, [pc, #32]	; (40125c <_sbrk+0x30>)
  40123a:	4291      	cmp	r1, r2
  40123c:	db08      	blt.n	401250 <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  40123e:	4610      	mov	r0, r2
  401240:	4a05      	ldr	r2, [pc, #20]	; (401258 <_sbrk+0x2c>)
  401242:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  401244:	4618      	mov	r0, r3
  401246:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  401248:	4a05      	ldr	r2, [pc, #20]	; (401260 <_sbrk+0x34>)
  40124a:	4b03      	ldr	r3, [pc, #12]	; (401258 <_sbrk+0x2c>)
  40124c:	601a      	str	r2, [r3, #0]
  40124e:	e7f0      	b.n	401232 <_sbrk+0x6>
		return (caddr_t) -1;	
  401250:	f04f 30ff 	mov.w	r0, #4294967295
}
  401254:	4770      	bx	lr
  401256:	bf00      	nop
  401258:	20400a50 	.word	0x20400a50
  40125c:	2045fffc 	.word	0x2045fffc
  401260:	20402d48 	.word	0x20402d48

00401264 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  401264:	f04f 30ff 	mov.w	r0, #4294967295
  401268:	4770      	bx	lr

0040126a <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  40126a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  40126e:	604b      	str	r3, [r1, #4]

	return 0;
}
  401270:	2000      	movs	r0, #0
  401272:	4770      	bx	lr

00401274 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  401274:	2001      	movs	r0, #1
  401276:	4770      	bx	lr

00401278 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  401278:	2000      	movs	r0, #0
  40127a:	4770      	bx	lr

0040127c <__libc_init_array>:
  40127c:	b570      	push	{r4, r5, r6, lr}
  40127e:	4e0f      	ldr	r6, [pc, #60]	; (4012bc <__libc_init_array+0x40>)
  401280:	4d0f      	ldr	r5, [pc, #60]	; (4012c0 <__libc_init_array+0x44>)
  401282:	1b76      	subs	r6, r6, r5
  401284:	10b6      	asrs	r6, r6, #2
  401286:	bf18      	it	ne
  401288:	2400      	movne	r4, #0
  40128a:	d005      	beq.n	401298 <__libc_init_array+0x1c>
  40128c:	3401      	adds	r4, #1
  40128e:	f855 3b04 	ldr.w	r3, [r5], #4
  401292:	4798      	blx	r3
  401294:	42a6      	cmp	r6, r4
  401296:	d1f9      	bne.n	40128c <__libc_init_array+0x10>
  401298:	4e0a      	ldr	r6, [pc, #40]	; (4012c4 <__libc_init_array+0x48>)
  40129a:	4d0b      	ldr	r5, [pc, #44]	; (4012c8 <__libc_init_array+0x4c>)
  40129c:	1b76      	subs	r6, r6, r5
  40129e:	f006 fc03 	bl	407aa8 <_init>
  4012a2:	10b6      	asrs	r6, r6, #2
  4012a4:	bf18      	it	ne
  4012a6:	2400      	movne	r4, #0
  4012a8:	d006      	beq.n	4012b8 <__libc_init_array+0x3c>
  4012aa:	3401      	adds	r4, #1
  4012ac:	f855 3b04 	ldr.w	r3, [r5], #4
  4012b0:	4798      	blx	r3
  4012b2:	42a6      	cmp	r6, r4
  4012b4:	d1f9      	bne.n	4012aa <__libc_init_array+0x2e>
  4012b6:	bd70      	pop	{r4, r5, r6, pc}
  4012b8:	bd70      	pop	{r4, r5, r6, pc}
  4012ba:	bf00      	nop
  4012bc:	00407ab4 	.word	0x00407ab4
  4012c0:	00407ab4 	.word	0x00407ab4
  4012c4:	00407abc 	.word	0x00407abc
  4012c8:	00407ab4 	.word	0x00407ab4

004012cc <iprintf>:
  4012cc:	b40f      	push	{r0, r1, r2, r3}
  4012ce:	b500      	push	{lr}
  4012d0:	4907      	ldr	r1, [pc, #28]	; (4012f0 <iprintf+0x24>)
  4012d2:	b083      	sub	sp, #12
  4012d4:	ab04      	add	r3, sp, #16
  4012d6:	6808      	ldr	r0, [r1, #0]
  4012d8:	f853 2b04 	ldr.w	r2, [r3], #4
  4012dc:	6881      	ldr	r1, [r0, #8]
  4012de:	9301      	str	r3, [sp, #4]
  4012e0:	f001 fc8a 	bl	402bf8 <_vfiprintf_r>
  4012e4:	b003      	add	sp, #12
  4012e6:	f85d eb04 	ldr.w	lr, [sp], #4
  4012ea:	b004      	add	sp, #16
  4012ec:	4770      	bx	lr
  4012ee:	bf00      	nop
  4012f0:	20400008 	.word	0x20400008

004012f4 <memset>:
  4012f4:	b470      	push	{r4, r5, r6}
  4012f6:	0786      	lsls	r6, r0, #30
  4012f8:	d046      	beq.n	401388 <memset+0x94>
  4012fa:	1e54      	subs	r4, r2, #1
  4012fc:	2a00      	cmp	r2, #0
  4012fe:	d041      	beq.n	401384 <memset+0x90>
  401300:	b2ca      	uxtb	r2, r1
  401302:	4603      	mov	r3, r0
  401304:	e002      	b.n	40130c <memset+0x18>
  401306:	f114 34ff 	adds.w	r4, r4, #4294967295
  40130a:	d33b      	bcc.n	401384 <memset+0x90>
  40130c:	f803 2b01 	strb.w	r2, [r3], #1
  401310:	079d      	lsls	r5, r3, #30
  401312:	d1f8      	bne.n	401306 <memset+0x12>
  401314:	2c03      	cmp	r4, #3
  401316:	d92e      	bls.n	401376 <memset+0x82>
  401318:	b2cd      	uxtb	r5, r1
  40131a:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  40131e:	2c0f      	cmp	r4, #15
  401320:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  401324:	d919      	bls.n	40135a <memset+0x66>
  401326:	f103 0210 	add.w	r2, r3, #16
  40132a:	4626      	mov	r6, r4
  40132c:	3e10      	subs	r6, #16
  40132e:	2e0f      	cmp	r6, #15
  401330:	f842 5c10 	str.w	r5, [r2, #-16]
  401334:	f842 5c0c 	str.w	r5, [r2, #-12]
  401338:	f842 5c08 	str.w	r5, [r2, #-8]
  40133c:	f842 5c04 	str.w	r5, [r2, #-4]
  401340:	f102 0210 	add.w	r2, r2, #16
  401344:	d8f2      	bhi.n	40132c <memset+0x38>
  401346:	f1a4 0210 	sub.w	r2, r4, #16
  40134a:	f022 020f 	bic.w	r2, r2, #15
  40134e:	f004 040f 	and.w	r4, r4, #15
  401352:	3210      	adds	r2, #16
  401354:	2c03      	cmp	r4, #3
  401356:	4413      	add	r3, r2
  401358:	d90d      	bls.n	401376 <memset+0x82>
  40135a:	461e      	mov	r6, r3
  40135c:	4622      	mov	r2, r4
  40135e:	3a04      	subs	r2, #4
  401360:	2a03      	cmp	r2, #3
  401362:	f846 5b04 	str.w	r5, [r6], #4
  401366:	d8fa      	bhi.n	40135e <memset+0x6a>
  401368:	1f22      	subs	r2, r4, #4
  40136a:	f022 0203 	bic.w	r2, r2, #3
  40136e:	3204      	adds	r2, #4
  401370:	4413      	add	r3, r2
  401372:	f004 0403 	and.w	r4, r4, #3
  401376:	b12c      	cbz	r4, 401384 <memset+0x90>
  401378:	b2c9      	uxtb	r1, r1
  40137a:	441c      	add	r4, r3
  40137c:	f803 1b01 	strb.w	r1, [r3], #1
  401380:	429c      	cmp	r4, r3
  401382:	d1fb      	bne.n	40137c <memset+0x88>
  401384:	bc70      	pop	{r4, r5, r6}
  401386:	4770      	bx	lr
  401388:	4614      	mov	r4, r2
  40138a:	4603      	mov	r3, r0
  40138c:	e7c2      	b.n	401314 <memset+0x20>
  40138e:	bf00      	nop

00401390 <_puts_r>:
  401390:	b5f0      	push	{r4, r5, r6, r7, lr}
  401392:	4605      	mov	r5, r0
  401394:	b089      	sub	sp, #36	; 0x24
  401396:	4608      	mov	r0, r1
  401398:	460c      	mov	r4, r1
  40139a:	f000 f951 	bl	401640 <strlen>
  40139e:	6bab      	ldr	r3, [r5, #56]	; 0x38
  4013a0:	4f21      	ldr	r7, [pc, #132]	; (401428 <_puts_r+0x98>)
  4013a2:	9404      	str	r4, [sp, #16]
  4013a4:	2601      	movs	r6, #1
  4013a6:	1c44      	adds	r4, r0, #1
  4013a8:	a904      	add	r1, sp, #16
  4013aa:	2202      	movs	r2, #2
  4013ac:	9403      	str	r4, [sp, #12]
  4013ae:	9005      	str	r0, [sp, #20]
  4013b0:	68ac      	ldr	r4, [r5, #8]
  4013b2:	9706      	str	r7, [sp, #24]
  4013b4:	9607      	str	r6, [sp, #28]
  4013b6:	9101      	str	r1, [sp, #4]
  4013b8:	9202      	str	r2, [sp, #8]
  4013ba:	b353      	cbz	r3, 401412 <_puts_r+0x82>
  4013bc:	6e63      	ldr	r3, [r4, #100]	; 0x64
  4013be:	f013 0f01 	tst.w	r3, #1
  4013c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4013c6:	b29a      	uxth	r2, r3
  4013c8:	d101      	bne.n	4013ce <_puts_r+0x3e>
  4013ca:	0590      	lsls	r0, r2, #22
  4013cc:	d525      	bpl.n	40141a <_puts_r+0x8a>
  4013ce:	0491      	lsls	r1, r2, #18
  4013d0:	d406      	bmi.n	4013e0 <_puts_r+0x50>
  4013d2:	6e62      	ldr	r2, [r4, #100]	; 0x64
  4013d4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  4013d8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  4013dc:	81a3      	strh	r3, [r4, #12]
  4013de:	6662      	str	r2, [r4, #100]	; 0x64
  4013e0:	4628      	mov	r0, r5
  4013e2:	aa01      	add	r2, sp, #4
  4013e4:	4621      	mov	r1, r4
  4013e6:	f003 fdc9 	bl	404f7c <__sfvwrite_r>
  4013ea:	6e63      	ldr	r3, [r4, #100]	; 0x64
  4013ec:	2800      	cmp	r0, #0
  4013ee:	bf0c      	ite	eq
  4013f0:	250a      	moveq	r5, #10
  4013f2:	f04f 35ff 	movne.w	r5, #4294967295
  4013f6:	07da      	lsls	r2, r3, #31
  4013f8:	d402      	bmi.n	401400 <_puts_r+0x70>
  4013fa:	89a3      	ldrh	r3, [r4, #12]
  4013fc:	059b      	lsls	r3, r3, #22
  4013fe:	d502      	bpl.n	401406 <_puts_r+0x76>
  401400:	4628      	mov	r0, r5
  401402:	b009      	add	sp, #36	; 0x24
  401404:	bdf0      	pop	{r4, r5, r6, r7, pc}
  401406:	6da0      	ldr	r0, [r4, #88]	; 0x58
  401408:	f003 ff7c 	bl	405304 <__retarget_lock_release_recursive>
  40140c:	4628      	mov	r0, r5
  40140e:	b009      	add	sp, #36	; 0x24
  401410:	bdf0      	pop	{r4, r5, r6, r7, pc}
  401412:	4628      	mov	r0, r5
  401414:	f003 fba6 	bl	404b64 <__sinit>
  401418:	e7d0      	b.n	4013bc <_puts_r+0x2c>
  40141a:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40141c:	f003 ff70 	bl	405300 <__retarget_lock_acquire_recursive>
  401420:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  401424:	b29a      	uxth	r2, r3
  401426:	e7d2      	b.n	4013ce <_puts_r+0x3e>
  401428:	00407800 	.word	0x00407800

0040142c <puts>:
  40142c:	4b02      	ldr	r3, [pc, #8]	; (401438 <puts+0xc>)
  40142e:	4601      	mov	r1, r0
  401430:	6818      	ldr	r0, [r3, #0]
  401432:	f7ff bfad 	b.w	401390 <_puts_r>
  401436:	bf00      	nop
  401438:	20400008 	.word	0x20400008

0040143c <setbuf>:
  40143c:	2900      	cmp	r1, #0
  40143e:	bf0c      	ite	eq
  401440:	2202      	moveq	r2, #2
  401442:	2200      	movne	r2, #0
  401444:	f44f 6380 	mov.w	r3, #1024	; 0x400
  401448:	f000 b800 	b.w	40144c <setvbuf>

0040144c <setvbuf>:
  40144c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  401450:	4c61      	ldr	r4, [pc, #388]	; (4015d8 <setvbuf+0x18c>)
  401452:	6825      	ldr	r5, [r4, #0]
  401454:	b083      	sub	sp, #12
  401456:	4604      	mov	r4, r0
  401458:	460f      	mov	r7, r1
  40145a:	4690      	mov	r8, r2
  40145c:	461e      	mov	r6, r3
  40145e:	b115      	cbz	r5, 401466 <setvbuf+0x1a>
  401460:	6bab      	ldr	r3, [r5, #56]	; 0x38
  401462:	2b00      	cmp	r3, #0
  401464:	d064      	beq.n	401530 <setvbuf+0xe4>
  401466:	f1b8 0f02 	cmp.w	r8, #2
  40146a:	d006      	beq.n	40147a <setvbuf+0x2e>
  40146c:	f1b8 0f01 	cmp.w	r8, #1
  401470:	f200 809f 	bhi.w	4015b2 <setvbuf+0x166>
  401474:	2e00      	cmp	r6, #0
  401476:	f2c0 809c 	blt.w	4015b2 <setvbuf+0x166>
  40147a:	6e63      	ldr	r3, [r4, #100]	; 0x64
  40147c:	07d8      	lsls	r0, r3, #31
  40147e:	d534      	bpl.n	4014ea <setvbuf+0x9e>
  401480:	4621      	mov	r1, r4
  401482:	4628      	mov	r0, r5
  401484:	f003 fb16 	bl	404ab4 <_fflush_r>
  401488:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40148a:	b141      	cbz	r1, 40149e <setvbuf+0x52>
  40148c:	f104 0340 	add.w	r3, r4, #64	; 0x40
  401490:	4299      	cmp	r1, r3
  401492:	d002      	beq.n	40149a <setvbuf+0x4e>
  401494:	4628      	mov	r0, r5
  401496:	f003 fc8b 	bl	404db0 <_free_r>
  40149a:	2300      	movs	r3, #0
  40149c:	6323      	str	r3, [r4, #48]	; 0x30
  40149e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4014a2:	2200      	movs	r2, #0
  4014a4:	61a2      	str	r2, [r4, #24]
  4014a6:	6062      	str	r2, [r4, #4]
  4014a8:	061a      	lsls	r2, r3, #24
  4014aa:	d43a      	bmi.n	401522 <setvbuf+0xd6>
  4014ac:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  4014b0:	f023 0303 	bic.w	r3, r3, #3
  4014b4:	f1b8 0f02 	cmp.w	r8, #2
  4014b8:	81a3      	strh	r3, [r4, #12]
  4014ba:	d01d      	beq.n	4014f8 <setvbuf+0xac>
  4014bc:	ab01      	add	r3, sp, #4
  4014be:	466a      	mov	r2, sp
  4014c0:	4621      	mov	r1, r4
  4014c2:	4628      	mov	r0, r5
  4014c4:	f003 ff20 	bl	405308 <__swhatbuf_r>
  4014c8:	89a3      	ldrh	r3, [r4, #12]
  4014ca:	4318      	orrs	r0, r3
  4014cc:	81a0      	strh	r0, [r4, #12]
  4014ce:	2e00      	cmp	r6, #0
  4014d0:	d132      	bne.n	401538 <setvbuf+0xec>
  4014d2:	9e00      	ldr	r6, [sp, #0]
  4014d4:	4630      	mov	r0, r6
  4014d6:	f003 ff8f 	bl	4053f8 <malloc>
  4014da:	4607      	mov	r7, r0
  4014dc:	2800      	cmp	r0, #0
  4014de:	d06b      	beq.n	4015b8 <setvbuf+0x16c>
  4014e0:	89a3      	ldrh	r3, [r4, #12]
  4014e2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4014e6:	81a3      	strh	r3, [r4, #12]
  4014e8:	e028      	b.n	40153c <setvbuf+0xf0>
  4014ea:	89a3      	ldrh	r3, [r4, #12]
  4014ec:	0599      	lsls	r1, r3, #22
  4014ee:	d4c7      	bmi.n	401480 <setvbuf+0x34>
  4014f0:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4014f2:	f003 ff05 	bl	405300 <__retarget_lock_acquire_recursive>
  4014f6:	e7c3      	b.n	401480 <setvbuf+0x34>
  4014f8:	2500      	movs	r5, #0
  4014fa:	6e61      	ldr	r1, [r4, #100]	; 0x64
  4014fc:	2600      	movs	r6, #0
  4014fe:	f104 0243 	add.w	r2, r4, #67	; 0x43
  401502:	f043 0302 	orr.w	r3, r3, #2
  401506:	2001      	movs	r0, #1
  401508:	60a6      	str	r6, [r4, #8]
  40150a:	07ce      	lsls	r6, r1, #31
  40150c:	81a3      	strh	r3, [r4, #12]
  40150e:	6022      	str	r2, [r4, #0]
  401510:	6122      	str	r2, [r4, #16]
  401512:	6160      	str	r0, [r4, #20]
  401514:	d401      	bmi.n	40151a <setvbuf+0xce>
  401516:	0598      	lsls	r0, r3, #22
  401518:	d53e      	bpl.n	401598 <setvbuf+0x14c>
  40151a:	4628      	mov	r0, r5
  40151c:	b003      	add	sp, #12
  40151e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  401522:	6921      	ldr	r1, [r4, #16]
  401524:	4628      	mov	r0, r5
  401526:	f003 fc43 	bl	404db0 <_free_r>
  40152a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40152e:	e7bd      	b.n	4014ac <setvbuf+0x60>
  401530:	4628      	mov	r0, r5
  401532:	f003 fb17 	bl	404b64 <__sinit>
  401536:	e796      	b.n	401466 <setvbuf+0x1a>
  401538:	2f00      	cmp	r7, #0
  40153a:	d0cb      	beq.n	4014d4 <setvbuf+0x88>
  40153c:	6bab      	ldr	r3, [r5, #56]	; 0x38
  40153e:	2b00      	cmp	r3, #0
  401540:	d033      	beq.n	4015aa <setvbuf+0x15e>
  401542:	9b00      	ldr	r3, [sp, #0]
  401544:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  401548:	6027      	str	r7, [r4, #0]
  40154a:	429e      	cmp	r6, r3
  40154c:	bf1c      	itt	ne
  40154e:	f442 6200 	orrne.w	r2, r2, #2048	; 0x800
  401552:	81a2      	strhne	r2, [r4, #12]
  401554:	f1b8 0f01 	cmp.w	r8, #1
  401558:	bf04      	itt	eq
  40155a:	f042 0201 	orreq.w	r2, r2, #1
  40155e:	81a2      	strheq	r2, [r4, #12]
  401560:	b292      	uxth	r2, r2
  401562:	f012 0308 	ands.w	r3, r2, #8
  401566:	6127      	str	r7, [r4, #16]
  401568:	6166      	str	r6, [r4, #20]
  40156a:	d00e      	beq.n	40158a <setvbuf+0x13e>
  40156c:	07d1      	lsls	r1, r2, #31
  40156e:	d51a      	bpl.n	4015a6 <setvbuf+0x15a>
  401570:	6e65      	ldr	r5, [r4, #100]	; 0x64
  401572:	4276      	negs	r6, r6
  401574:	2300      	movs	r3, #0
  401576:	f015 0501 	ands.w	r5, r5, #1
  40157a:	61a6      	str	r6, [r4, #24]
  40157c:	60a3      	str	r3, [r4, #8]
  40157e:	d009      	beq.n	401594 <setvbuf+0x148>
  401580:	2500      	movs	r5, #0
  401582:	4628      	mov	r0, r5
  401584:	b003      	add	sp, #12
  401586:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40158a:	60a3      	str	r3, [r4, #8]
  40158c:	6e65      	ldr	r5, [r4, #100]	; 0x64
  40158e:	f015 0501 	ands.w	r5, r5, #1
  401592:	d1f5      	bne.n	401580 <setvbuf+0x134>
  401594:	0593      	lsls	r3, r2, #22
  401596:	d4c0      	bmi.n	40151a <setvbuf+0xce>
  401598:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40159a:	f003 feb3 	bl	405304 <__retarget_lock_release_recursive>
  40159e:	4628      	mov	r0, r5
  4015a0:	b003      	add	sp, #12
  4015a2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4015a6:	60a6      	str	r6, [r4, #8]
  4015a8:	e7f0      	b.n	40158c <setvbuf+0x140>
  4015aa:	4628      	mov	r0, r5
  4015ac:	f003 fada 	bl	404b64 <__sinit>
  4015b0:	e7c7      	b.n	401542 <setvbuf+0xf6>
  4015b2:	f04f 35ff 	mov.w	r5, #4294967295
  4015b6:	e7b0      	b.n	40151a <setvbuf+0xce>
  4015b8:	f8dd 9000 	ldr.w	r9, [sp]
  4015bc:	45b1      	cmp	r9, r6
  4015be:	d004      	beq.n	4015ca <setvbuf+0x17e>
  4015c0:	4648      	mov	r0, r9
  4015c2:	f003 ff19 	bl	4053f8 <malloc>
  4015c6:	4607      	mov	r7, r0
  4015c8:	b920      	cbnz	r0, 4015d4 <setvbuf+0x188>
  4015ca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4015ce:	f04f 35ff 	mov.w	r5, #4294967295
  4015d2:	e792      	b.n	4014fa <setvbuf+0xae>
  4015d4:	464e      	mov	r6, r9
  4015d6:	e783      	b.n	4014e0 <setvbuf+0x94>
  4015d8:	20400008 	.word	0x20400008

004015dc <sprintf>:
  4015dc:	b40e      	push	{r1, r2, r3}
  4015de:	b5f0      	push	{r4, r5, r6, r7, lr}
  4015e0:	b09c      	sub	sp, #112	; 0x70
  4015e2:	ab21      	add	r3, sp, #132	; 0x84
  4015e4:	490f      	ldr	r1, [pc, #60]	; (401624 <sprintf+0x48>)
  4015e6:	f853 2b04 	ldr.w	r2, [r3], #4
  4015ea:	9301      	str	r3, [sp, #4]
  4015ec:	4605      	mov	r5, r0
  4015ee:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  4015f2:	6808      	ldr	r0, [r1, #0]
  4015f4:	9502      	str	r5, [sp, #8]
  4015f6:	f44f 7702 	mov.w	r7, #520	; 0x208
  4015fa:	f64f 76ff 	movw	r6, #65535	; 0xffff
  4015fe:	a902      	add	r1, sp, #8
  401600:	9506      	str	r5, [sp, #24]
  401602:	f8ad 7014 	strh.w	r7, [sp, #20]
  401606:	9404      	str	r4, [sp, #16]
  401608:	9407      	str	r4, [sp, #28]
  40160a:	f8ad 6016 	strh.w	r6, [sp, #22]
  40160e:	f000 f885 	bl	40171c <_svfprintf_r>
  401612:	9b02      	ldr	r3, [sp, #8]
  401614:	2200      	movs	r2, #0
  401616:	701a      	strb	r2, [r3, #0]
  401618:	b01c      	add	sp, #112	; 0x70
  40161a:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  40161e:	b003      	add	sp, #12
  401620:	4770      	bx	lr
  401622:	bf00      	nop
  401624:	20400008 	.word	0x20400008
	...

00401640 <strlen>:
  401640:	f890 f000 	pld	[r0]
  401644:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  401648:	f020 0107 	bic.w	r1, r0, #7
  40164c:	f06f 0c00 	mvn.w	ip, #0
  401650:	f010 0407 	ands.w	r4, r0, #7
  401654:	f891 f020 	pld	[r1, #32]
  401658:	f040 8049 	bne.w	4016ee <strlen+0xae>
  40165c:	f04f 0400 	mov.w	r4, #0
  401660:	f06f 0007 	mvn.w	r0, #7
  401664:	e9d1 2300 	ldrd	r2, r3, [r1]
  401668:	f891 f040 	pld	[r1, #64]	; 0x40
  40166c:	f100 0008 	add.w	r0, r0, #8
  401670:	fa82 f24c 	uadd8	r2, r2, ip
  401674:	faa4 f28c 	sel	r2, r4, ip
  401678:	fa83 f34c 	uadd8	r3, r3, ip
  40167c:	faa2 f38c 	sel	r3, r2, ip
  401680:	bb4b      	cbnz	r3, 4016d6 <strlen+0x96>
  401682:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  401686:	fa82 f24c 	uadd8	r2, r2, ip
  40168a:	f100 0008 	add.w	r0, r0, #8
  40168e:	faa4 f28c 	sel	r2, r4, ip
  401692:	fa83 f34c 	uadd8	r3, r3, ip
  401696:	faa2 f38c 	sel	r3, r2, ip
  40169a:	b9e3      	cbnz	r3, 4016d6 <strlen+0x96>
  40169c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  4016a0:	fa82 f24c 	uadd8	r2, r2, ip
  4016a4:	f100 0008 	add.w	r0, r0, #8
  4016a8:	faa4 f28c 	sel	r2, r4, ip
  4016ac:	fa83 f34c 	uadd8	r3, r3, ip
  4016b0:	faa2 f38c 	sel	r3, r2, ip
  4016b4:	b97b      	cbnz	r3, 4016d6 <strlen+0x96>
  4016b6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  4016ba:	f101 0120 	add.w	r1, r1, #32
  4016be:	fa82 f24c 	uadd8	r2, r2, ip
  4016c2:	f100 0008 	add.w	r0, r0, #8
  4016c6:	faa4 f28c 	sel	r2, r4, ip
  4016ca:	fa83 f34c 	uadd8	r3, r3, ip
  4016ce:	faa2 f38c 	sel	r3, r2, ip
  4016d2:	2b00      	cmp	r3, #0
  4016d4:	d0c6      	beq.n	401664 <strlen+0x24>
  4016d6:	2a00      	cmp	r2, #0
  4016d8:	bf04      	itt	eq
  4016da:	3004      	addeq	r0, #4
  4016dc:	461a      	moveq	r2, r3
  4016de:	ba12      	rev	r2, r2
  4016e0:	fab2 f282 	clz	r2, r2
  4016e4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  4016e8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  4016ec:	4770      	bx	lr
  4016ee:	e9d1 2300 	ldrd	r2, r3, [r1]
  4016f2:	f004 0503 	and.w	r5, r4, #3
  4016f6:	f1c4 0000 	rsb	r0, r4, #0
  4016fa:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  4016fe:	f014 0f04 	tst.w	r4, #4
  401702:	f891 f040 	pld	[r1, #64]	; 0x40
  401706:	fa0c f505 	lsl.w	r5, ip, r5
  40170a:	ea62 0205 	orn	r2, r2, r5
  40170e:	bf1c      	itt	ne
  401710:	ea63 0305 	ornne	r3, r3, r5
  401714:	4662      	movne	r2, ip
  401716:	f04f 0400 	mov.w	r4, #0
  40171a:	e7a9      	b.n	401670 <strlen+0x30>

0040171c <_svfprintf_r>:
  40171c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401720:	b0c3      	sub	sp, #268	; 0x10c
  401722:	460c      	mov	r4, r1
  401724:	910b      	str	r1, [sp, #44]	; 0x2c
  401726:	4692      	mov	sl, r2
  401728:	930f      	str	r3, [sp, #60]	; 0x3c
  40172a:	900c      	str	r0, [sp, #48]	; 0x30
  40172c:	f003 fdd6 	bl	4052dc <_localeconv_r>
  401730:	6803      	ldr	r3, [r0, #0]
  401732:	931a      	str	r3, [sp, #104]	; 0x68
  401734:	4618      	mov	r0, r3
  401736:	f7ff ff83 	bl	401640 <strlen>
  40173a:	89a3      	ldrh	r3, [r4, #12]
  40173c:	9019      	str	r0, [sp, #100]	; 0x64
  40173e:	0619      	lsls	r1, r3, #24
  401740:	d503      	bpl.n	40174a <_svfprintf_r+0x2e>
  401742:	6923      	ldr	r3, [r4, #16]
  401744:	2b00      	cmp	r3, #0
  401746:	f001 8003 	beq.w	402750 <_svfprintf_r+0x1034>
  40174a:	2300      	movs	r3, #0
  40174c:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
  401750:	9313      	str	r3, [sp, #76]	; 0x4c
  401752:	9315      	str	r3, [sp, #84]	; 0x54
  401754:	9314      	str	r3, [sp, #80]	; 0x50
  401756:	9327      	str	r3, [sp, #156]	; 0x9c
  401758:	9326      	str	r3, [sp, #152]	; 0x98
  40175a:	9318      	str	r3, [sp, #96]	; 0x60
  40175c:	931b      	str	r3, [sp, #108]	; 0x6c
  40175e:	9309      	str	r3, [sp, #36]	; 0x24
  401760:	f8cd 9094 	str.w	r9, [sp, #148]	; 0x94
  401764:	46c8      	mov	r8, r9
  401766:	9316      	str	r3, [sp, #88]	; 0x58
  401768:	9317      	str	r3, [sp, #92]	; 0x5c
  40176a:	f89a 3000 	ldrb.w	r3, [sl]
  40176e:	4654      	mov	r4, sl
  401770:	b1e3      	cbz	r3, 4017ac <_svfprintf_r+0x90>
  401772:	2b25      	cmp	r3, #37	; 0x25
  401774:	d102      	bne.n	40177c <_svfprintf_r+0x60>
  401776:	e019      	b.n	4017ac <_svfprintf_r+0x90>
  401778:	2b25      	cmp	r3, #37	; 0x25
  40177a:	d003      	beq.n	401784 <_svfprintf_r+0x68>
  40177c:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  401780:	2b00      	cmp	r3, #0
  401782:	d1f9      	bne.n	401778 <_svfprintf_r+0x5c>
  401784:	eba4 050a 	sub.w	r5, r4, sl
  401788:	b185      	cbz	r5, 4017ac <_svfprintf_r+0x90>
  40178a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40178c:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  40178e:	f8c8 a000 	str.w	sl, [r8]
  401792:	3301      	adds	r3, #1
  401794:	442a      	add	r2, r5
  401796:	2b07      	cmp	r3, #7
  401798:	f8c8 5004 	str.w	r5, [r8, #4]
  40179c:	9227      	str	r2, [sp, #156]	; 0x9c
  40179e:	9326      	str	r3, [sp, #152]	; 0x98
  4017a0:	dc7f      	bgt.n	4018a2 <_svfprintf_r+0x186>
  4017a2:	f108 0808 	add.w	r8, r8, #8
  4017a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4017a8:	442b      	add	r3, r5
  4017aa:	9309      	str	r3, [sp, #36]	; 0x24
  4017ac:	7823      	ldrb	r3, [r4, #0]
  4017ae:	2b00      	cmp	r3, #0
  4017b0:	d07f      	beq.n	4018b2 <_svfprintf_r+0x196>
  4017b2:	2300      	movs	r3, #0
  4017b4:	461a      	mov	r2, r3
  4017b6:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  4017ba:	4619      	mov	r1, r3
  4017bc:	930d      	str	r3, [sp, #52]	; 0x34
  4017be:	469b      	mov	fp, r3
  4017c0:	f04f 30ff 	mov.w	r0, #4294967295
  4017c4:	7863      	ldrb	r3, [r4, #1]
  4017c6:	900a      	str	r0, [sp, #40]	; 0x28
  4017c8:	f104 0a01 	add.w	sl, r4, #1
  4017cc:	f10a 0a01 	add.w	sl, sl, #1
  4017d0:	f1a3 0020 	sub.w	r0, r3, #32
  4017d4:	2858      	cmp	r0, #88	; 0x58
  4017d6:	f200 83c1 	bhi.w	401f5c <_svfprintf_r+0x840>
  4017da:	e8df f010 	tbh	[pc, r0, lsl #1]
  4017de:	0238      	.short	0x0238
  4017e0:	03bf03bf 	.word	0x03bf03bf
  4017e4:	03bf0240 	.word	0x03bf0240
  4017e8:	03bf03bf 	.word	0x03bf03bf
  4017ec:	03bf03bf 	.word	0x03bf03bf
  4017f0:	024503bf 	.word	0x024503bf
  4017f4:	03bf0203 	.word	0x03bf0203
  4017f8:	026b005d 	.word	0x026b005d
  4017fc:	028603bf 	.word	0x028603bf
  401800:	039d039d 	.word	0x039d039d
  401804:	039d039d 	.word	0x039d039d
  401808:	039d039d 	.word	0x039d039d
  40180c:	039d039d 	.word	0x039d039d
  401810:	03bf039d 	.word	0x03bf039d
  401814:	03bf03bf 	.word	0x03bf03bf
  401818:	03bf03bf 	.word	0x03bf03bf
  40181c:	03bf03bf 	.word	0x03bf03bf
  401820:	03bf03bf 	.word	0x03bf03bf
  401824:	033703bf 	.word	0x033703bf
  401828:	03bf0357 	.word	0x03bf0357
  40182c:	03bf0357 	.word	0x03bf0357
  401830:	03bf03bf 	.word	0x03bf03bf
  401834:	039803bf 	.word	0x039803bf
  401838:	03bf03bf 	.word	0x03bf03bf
  40183c:	03bf03ad 	.word	0x03bf03ad
  401840:	03bf03bf 	.word	0x03bf03bf
  401844:	03bf03bf 	.word	0x03bf03bf
  401848:	03bf0259 	.word	0x03bf0259
  40184c:	031e03bf 	.word	0x031e03bf
  401850:	03bf03bf 	.word	0x03bf03bf
  401854:	03bf03bf 	.word	0x03bf03bf
  401858:	03bf03bf 	.word	0x03bf03bf
  40185c:	03bf03bf 	.word	0x03bf03bf
  401860:	03bf03bf 	.word	0x03bf03bf
  401864:	02db02c6 	.word	0x02db02c6
  401868:	03570357 	.word	0x03570357
  40186c:	028b0357 	.word	0x028b0357
  401870:	03bf02db 	.word	0x03bf02db
  401874:	029003bf 	.word	0x029003bf
  401878:	029d03bf 	.word	0x029d03bf
  40187c:	02b401cc 	.word	0x02b401cc
  401880:	03bf0208 	.word	0x03bf0208
  401884:	03bf01e1 	.word	0x03bf01e1
  401888:	03bf007e 	.word	0x03bf007e
  40188c:	020d03bf 	.word	0x020d03bf
  401890:	980d      	ldr	r0, [sp, #52]	; 0x34
  401892:	930f      	str	r3, [sp, #60]	; 0x3c
  401894:	4240      	negs	r0, r0
  401896:	900d      	str	r0, [sp, #52]	; 0x34
  401898:	f04b 0b04 	orr.w	fp, fp, #4
  40189c:	f89a 3000 	ldrb.w	r3, [sl]
  4018a0:	e794      	b.n	4017cc <_svfprintf_r+0xb0>
  4018a2:	aa25      	add	r2, sp, #148	; 0x94
  4018a4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4018a6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4018a8:	f004 feca 	bl	406640 <__ssprint_r>
  4018ac:	b940      	cbnz	r0, 4018c0 <_svfprintf_r+0x1a4>
  4018ae:	46c8      	mov	r8, r9
  4018b0:	e779      	b.n	4017a6 <_svfprintf_r+0x8a>
  4018b2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  4018b4:	b123      	cbz	r3, 4018c0 <_svfprintf_r+0x1a4>
  4018b6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4018b8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4018ba:	aa25      	add	r2, sp, #148	; 0x94
  4018bc:	f004 fec0 	bl	406640 <__ssprint_r>
  4018c0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4018c2:	899b      	ldrh	r3, [r3, #12]
  4018c4:	f013 0f40 	tst.w	r3, #64	; 0x40
  4018c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4018ca:	bf18      	it	ne
  4018cc:	f04f 33ff 	movne.w	r3, #4294967295
  4018d0:	9309      	str	r3, [sp, #36]	; 0x24
  4018d2:	9809      	ldr	r0, [sp, #36]	; 0x24
  4018d4:	b043      	add	sp, #268	; 0x10c
  4018d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4018da:	f01b 0f20 	tst.w	fp, #32
  4018de:	9311      	str	r3, [sp, #68]	; 0x44
  4018e0:	f040 81dd 	bne.w	401c9e <_svfprintf_r+0x582>
  4018e4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4018e6:	f01b 0f10 	tst.w	fp, #16
  4018ea:	4613      	mov	r3, r2
  4018ec:	f040 856e 	bne.w	4023cc <_svfprintf_r+0xcb0>
  4018f0:	f01b 0f40 	tst.w	fp, #64	; 0x40
  4018f4:	f000 856a 	beq.w	4023cc <_svfprintf_r+0xcb0>
  4018f8:	8814      	ldrh	r4, [r2, #0]
  4018fa:	3204      	adds	r2, #4
  4018fc:	2500      	movs	r5, #0
  4018fe:	2301      	movs	r3, #1
  401900:	920f      	str	r2, [sp, #60]	; 0x3c
  401902:	2700      	movs	r7, #0
  401904:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  401908:	990a      	ldr	r1, [sp, #40]	; 0x28
  40190a:	1c4a      	adds	r2, r1, #1
  40190c:	f000 8265 	beq.w	401dda <_svfprintf_r+0x6be>
  401910:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  401914:	9207      	str	r2, [sp, #28]
  401916:	ea54 0205 	orrs.w	r2, r4, r5
  40191a:	f040 8264 	bne.w	401de6 <_svfprintf_r+0x6ca>
  40191e:	2900      	cmp	r1, #0
  401920:	f040 843c 	bne.w	40219c <_svfprintf_r+0xa80>
  401924:	2b00      	cmp	r3, #0
  401926:	f040 84d7 	bne.w	4022d8 <_svfprintf_r+0xbbc>
  40192a:	f01b 0301 	ands.w	r3, fp, #1
  40192e:	930e      	str	r3, [sp, #56]	; 0x38
  401930:	f000 8604 	beq.w	40253c <_svfprintf_r+0xe20>
  401934:	ae42      	add	r6, sp, #264	; 0x108
  401936:	2330      	movs	r3, #48	; 0x30
  401938:	f806 3d41 	strb.w	r3, [r6, #-65]!
  40193c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40193e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  401940:	4293      	cmp	r3, r2
  401942:	bfb8      	it	lt
  401944:	4613      	movlt	r3, r2
  401946:	9308      	str	r3, [sp, #32]
  401948:	2300      	movs	r3, #0
  40194a:	9312      	str	r3, [sp, #72]	; 0x48
  40194c:	b117      	cbz	r7, 401954 <_svfprintf_r+0x238>
  40194e:	9b08      	ldr	r3, [sp, #32]
  401950:	3301      	adds	r3, #1
  401952:	9308      	str	r3, [sp, #32]
  401954:	9b07      	ldr	r3, [sp, #28]
  401956:	f013 0302 	ands.w	r3, r3, #2
  40195a:	9310      	str	r3, [sp, #64]	; 0x40
  40195c:	d002      	beq.n	401964 <_svfprintf_r+0x248>
  40195e:	9b08      	ldr	r3, [sp, #32]
  401960:	3302      	adds	r3, #2
  401962:	9308      	str	r3, [sp, #32]
  401964:	9b07      	ldr	r3, [sp, #28]
  401966:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  40196a:	f040 830e 	bne.w	401f8a <_svfprintf_r+0x86e>
  40196e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  401970:	9a08      	ldr	r2, [sp, #32]
  401972:	eba3 0b02 	sub.w	fp, r3, r2
  401976:	f1bb 0f00 	cmp.w	fp, #0
  40197a:	f340 8306 	ble.w	401f8a <_svfprintf_r+0x86e>
  40197e:	f1bb 0f10 	cmp.w	fp, #16
  401982:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  401984:	9a26      	ldr	r2, [sp, #152]	; 0x98
  401986:	dd29      	ble.n	4019dc <_svfprintf_r+0x2c0>
  401988:	4643      	mov	r3, r8
  40198a:	4621      	mov	r1, r4
  40198c:	46a8      	mov	r8, r5
  40198e:	2710      	movs	r7, #16
  401990:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  401992:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  401994:	e006      	b.n	4019a4 <_svfprintf_r+0x288>
  401996:	f1ab 0b10 	sub.w	fp, fp, #16
  40199a:	f1bb 0f10 	cmp.w	fp, #16
  40199e:	f103 0308 	add.w	r3, r3, #8
  4019a2:	dd18      	ble.n	4019d6 <_svfprintf_r+0x2ba>
  4019a4:	3201      	adds	r2, #1
  4019a6:	48b7      	ldr	r0, [pc, #732]	; (401c84 <_svfprintf_r+0x568>)
  4019a8:	9226      	str	r2, [sp, #152]	; 0x98
  4019aa:	3110      	adds	r1, #16
  4019ac:	2a07      	cmp	r2, #7
  4019ae:	9127      	str	r1, [sp, #156]	; 0x9c
  4019b0:	e883 0081 	stmia.w	r3, {r0, r7}
  4019b4:	ddef      	ble.n	401996 <_svfprintf_r+0x27a>
  4019b6:	aa25      	add	r2, sp, #148	; 0x94
  4019b8:	4629      	mov	r1, r5
  4019ba:	4620      	mov	r0, r4
  4019bc:	f004 fe40 	bl	406640 <__ssprint_r>
  4019c0:	2800      	cmp	r0, #0
  4019c2:	f47f af7d 	bne.w	4018c0 <_svfprintf_r+0x1a4>
  4019c6:	f1ab 0b10 	sub.w	fp, fp, #16
  4019ca:	f1bb 0f10 	cmp.w	fp, #16
  4019ce:	9927      	ldr	r1, [sp, #156]	; 0x9c
  4019d0:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4019d2:	464b      	mov	r3, r9
  4019d4:	dce6      	bgt.n	4019a4 <_svfprintf_r+0x288>
  4019d6:	4645      	mov	r5, r8
  4019d8:	460c      	mov	r4, r1
  4019da:	4698      	mov	r8, r3
  4019dc:	3201      	adds	r2, #1
  4019de:	4ba9      	ldr	r3, [pc, #676]	; (401c84 <_svfprintf_r+0x568>)
  4019e0:	9226      	str	r2, [sp, #152]	; 0x98
  4019e2:	445c      	add	r4, fp
  4019e4:	2a07      	cmp	r2, #7
  4019e6:	9427      	str	r4, [sp, #156]	; 0x9c
  4019e8:	e888 0808 	stmia.w	r8, {r3, fp}
  4019ec:	f300 8498 	bgt.w	402320 <_svfprintf_r+0xc04>
  4019f0:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4019f4:	f108 0808 	add.w	r8, r8, #8
  4019f8:	b177      	cbz	r7, 401a18 <_svfprintf_r+0x2fc>
  4019fa:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4019fc:	3301      	adds	r3, #1
  4019fe:	3401      	adds	r4, #1
  401a00:	f10d 0177 	add.w	r1, sp, #119	; 0x77
  401a04:	2201      	movs	r2, #1
  401a06:	2b07      	cmp	r3, #7
  401a08:	9427      	str	r4, [sp, #156]	; 0x9c
  401a0a:	9326      	str	r3, [sp, #152]	; 0x98
  401a0c:	e888 0006 	stmia.w	r8, {r1, r2}
  401a10:	f300 83db 	bgt.w	4021ca <_svfprintf_r+0xaae>
  401a14:	f108 0808 	add.w	r8, r8, #8
  401a18:	9b10      	ldr	r3, [sp, #64]	; 0x40
  401a1a:	b16b      	cbz	r3, 401a38 <_svfprintf_r+0x31c>
  401a1c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401a1e:	3301      	adds	r3, #1
  401a20:	3402      	adds	r4, #2
  401a22:	a91e      	add	r1, sp, #120	; 0x78
  401a24:	2202      	movs	r2, #2
  401a26:	2b07      	cmp	r3, #7
  401a28:	9427      	str	r4, [sp, #156]	; 0x9c
  401a2a:	9326      	str	r3, [sp, #152]	; 0x98
  401a2c:	e888 0006 	stmia.w	r8, {r1, r2}
  401a30:	f300 83d6 	bgt.w	4021e0 <_svfprintf_r+0xac4>
  401a34:	f108 0808 	add.w	r8, r8, #8
  401a38:	2d80      	cmp	r5, #128	; 0x80
  401a3a:	f000 8315 	beq.w	402068 <_svfprintf_r+0x94c>
  401a3e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  401a40:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  401a42:	1a9f      	subs	r7, r3, r2
  401a44:	2f00      	cmp	r7, #0
  401a46:	dd36      	ble.n	401ab6 <_svfprintf_r+0x39a>
  401a48:	2f10      	cmp	r7, #16
  401a4a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401a4c:	4d8e      	ldr	r5, [pc, #568]	; (401c88 <_svfprintf_r+0x56c>)
  401a4e:	dd27      	ble.n	401aa0 <_svfprintf_r+0x384>
  401a50:	4642      	mov	r2, r8
  401a52:	4621      	mov	r1, r4
  401a54:	46b0      	mov	r8, r6
  401a56:	f04f 0b10 	mov.w	fp, #16
  401a5a:	462e      	mov	r6, r5
  401a5c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  401a5e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  401a60:	e004      	b.n	401a6c <_svfprintf_r+0x350>
  401a62:	3f10      	subs	r7, #16
  401a64:	2f10      	cmp	r7, #16
  401a66:	f102 0208 	add.w	r2, r2, #8
  401a6a:	dd15      	ble.n	401a98 <_svfprintf_r+0x37c>
  401a6c:	3301      	adds	r3, #1
  401a6e:	3110      	adds	r1, #16
  401a70:	2b07      	cmp	r3, #7
  401a72:	9127      	str	r1, [sp, #156]	; 0x9c
  401a74:	9326      	str	r3, [sp, #152]	; 0x98
  401a76:	e882 0840 	stmia.w	r2, {r6, fp}
  401a7a:	ddf2      	ble.n	401a62 <_svfprintf_r+0x346>
  401a7c:	aa25      	add	r2, sp, #148	; 0x94
  401a7e:	4629      	mov	r1, r5
  401a80:	4620      	mov	r0, r4
  401a82:	f004 fddd 	bl	406640 <__ssprint_r>
  401a86:	2800      	cmp	r0, #0
  401a88:	f47f af1a 	bne.w	4018c0 <_svfprintf_r+0x1a4>
  401a8c:	3f10      	subs	r7, #16
  401a8e:	2f10      	cmp	r7, #16
  401a90:	9927      	ldr	r1, [sp, #156]	; 0x9c
  401a92:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401a94:	464a      	mov	r2, r9
  401a96:	dce9      	bgt.n	401a6c <_svfprintf_r+0x350>
  401a98:	4635      	mov	r5, r6
  401a9a:	460c      	mov	r4, r1
  401a9c:	4646      	mov	r6, r8
  401a9e:	4690      	mov	r8, r2
  401aa0:	3301      	adds	r3, #1
  401aa2:	443c      	add	r4, r7
  401aa4:	2b07      	cmp	r3, #7
  401aa6:	9427      	str	r4, [sp, #156]	; 0x9c
  401aa8:	9326      	str	r3, [sp, #152]	; 0x98
  401aaa:	e888 00a0 	stmia.w	r8, {r5, r7}
  401aae:	f300 8381 	bgt.w	4021b4 <_svfprintf_r+0xa98>
  401ab2:	f108 0808 	add.w	r8, r8, #8
  401ab6:	9b07      	ldr	r3, [sp, #28]
  401ab8:	05df      	lsls	r7, r3, #23
  401aba:	f100 8268 	bmi.w	401f8e <_svfprintf_r+0x872>
  401abe:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401ac0:	990e      	ldr	r1, [sp, #56]	; 0x38
  401ac2:	f8c8 6000 	str.w	r6, [r8]
  401ac6:	3301      	adds	r3, #1
  401ac8:	440c      	add	r4, r1
  401aca:	2b07      	cmp	r3, #7
  401acc:	9427      	str	r4, [sp, #156]	; 0x9c
  401ace:	f8c8 1004 	str.w	r1, [r8, #4]
  401ad2:	9326      	str	r3, [sp, #152]	; 0x98
  401ad4:	f300 834d 	bgt.w	402172 <_svfprintf_r+0xa56>
  401ad8:	f108 0808 	add.w	r8, r8, #8
  401adc:	9b07      	ldr	r3, [sp, #28]
  401ade:	075b      	lsls	r3, r3, #29
  401ae0:	d53a      	bpl.n	401b58 <_svfprintf_r+0x43c>
  401ae2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  401ae4:	9a08      	ldr	r2, [sp, #32]
  401ae6:	1a9d      	subs	r5, r3, r2
  401ae8:	2d00      	cmp	r5, #0
  401aea:	dd35      	ble.n	401b58 <_svfprintf_r+0x43c>
  401aec:	2d10      	cmp	r5, #16
  401aee:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401af0:	dd20      	ble.n	401b34 <_svfprintf_r+0x418>
  401af2:	2610      	movs	r6, #16
  401af4:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  401af6:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
  401afa:	e004      	b.n	401b06 <_svfprintf_r+0x3ea>
  401afc:	3d10      	subs	r5, #16
  401afe:	2d10      	cmp	r5, #16
  401b00:	f108 0808 	add.w	r8, r8, #8
  401b04:	dd16      	ble.n	401b34 <_svfprintf_r+0x418>
  401b06:	3301      	adds	r3, #1
  401b08:	4a5e      	ldr	r2, [pc, #376]	; (401c84 <_svfprintf_r+0x568>)
  401b0a:	9326      	str	r3, [sp, #152]	; 0x98
  401b0c:	3410      	adds	r4, #16
  401b0e:	2b07      	cmp	r3, #7
  401b10:	9427      	str	r4, [sp, #156]	; 0x9c
  401b12:	e888 0044 	stmia.w	r8, {r2, r6}
  401b16:	ddf1      	ble.n	401afc <_svfprintf_r+0x3e0>
  401b18:	aa25      	add	r2, sp, #148	; 0x94
  401b1a:	4659      	mov	r1, fp
  401b1c:	4638      	mov	r0, r7
  401b1e:	f004 fd8f 	bl	406640 <__ssprint_r>
  401b22:	2800      	cmp	r0, #0
  401b24:	f47f aecc 	bne.w	4018c0 <_svfprintf_r+0x1a4>
  401b28:	3d10      	subs	r5, #16
  401b2a:	2d10      	cmp	r5, #16
  401b2c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  401b2e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401b30:	46c8      	mov	r8, r9
  401b32:	dce8      	bgt.n	401b06 <_svfprintf_r+0x3ea>
  401b34:	3301      	adds	r3, #1
  401b36:	4a53      	ldr	r2, [pc, #332]	; (401c84 <_svfprintf_r+0x568>)
  401b38:	9326      	str	r3, [sp, #152]	; 0x98
  401b3a:	442c      	add	r4, r5
  401b3c:	2b07      	cmp	r3, #7
  401b3e:	9427      	str	r4, [sp, #156]	; 0x9c
  401b40:	e888 0024 	stmia.w	r8, {r2, r5}
  401b44:	dd08      	ble.n	401b58 <_svfprintf_r+0x43c>
  401b46:	aa25      	add	r2, sp, #148	; 0x94
  401b48:	990b      	ldr	r1, [sp, #44]	; 0x2c
  401b4a:	980c      	ldr	r0, [sp, #48]	; 0x30
  401b4c:	f004 fd78 	bl	406640 <__ssprint_r>
  401b50:	2800      	cmp	r0, #0
  401b52:	f47f aeb5 	bne.w	4018c0 <_svfprintf_r+0x1a4>
  401b56:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  401b58:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401b5a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  401b5c:	9908      	ldr	r1, [sp, #32]
  401b5e:	428a      	cmp	r2, r1
  401b60:	bfac      	ite	ge
  401b62:	189b      	addge	r3, r3, r2
  401b64:	185b      	addlt	r3, r3, r1
  401b66:	9309      	str	r3, [sp, #36]	; 0x24
  401b68:	2c00      	cmp	r4, #0
  401b6a:	f040 830d 	bne.w	402188 <_svfprintf_r+0xa6c>
  401b6e:	2300      	movs	r3, #0
  401b70:	9326      	str	r3, [sp, #152]	; 0x98
  401b72:	46c8      	mov	r8, r9
  401b74:	e5f9      	b.n	40176a <_svfprintf_r+0x4e>
  401b76:	9311      	str	r3, [sp, #68]	; 0x44
  401b78:	f01b 0320 	ands.w	r3, fp, #32
  401b7c:	f040 81e3 	bne.w	401f46 <_svfprintf_r+0x82a>
  401b80:	f01b 0210 	ands.w	r2, fp, #16
  401b84:	f040 842e 	bne.w	4023e4 <_svfprintf_r+0xcc8>
  401b88:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  401b8c:	f000 842a 	beq.w	4023e4 <_svfprintf_r+0xcc8>
  401b90:	990f      	ldr	r1, [sp, #60]	; 0x3c
  401b92:	4613      	mov	r3, r2
  401b94:	460a      	mov	r2, r1
  401b96:	3204      	adds	r2, #4
  401b98:	880c      	ldrh	r4, [r1, #0]
  401b9a:	920f      	str	r2, [sp, #60]	; 0x3c
  401b9c:	2500      	movs	r5, #0
  401b9e:	e6b0      	b.n	401902 <_svfprintf_r+0x1e6>
  401ba0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401ba2:	9311      	str	r3, [sp, #68]	; 0x44
  401ba4:	6816      	ldr	r6, [r2, #0]
  401ba6:	2400      	movs	r4, #0
  401ba8:	f88d 4077 	strb.w	r4, [sp, #119]	; 0x77
  401bac:	1d15      	adds	r5, r2, #4
  401bae:	2e00      	cmp	r6, #0
  401bb0:	f000 86a7 	beq.w	402902 <_svfprintf_r+0x11e6>
  401bb4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  401bb6:	1c53      	adds	r3, r2, #1
  401bb8:	f000 8609 	beq.w	4027ce <_svfprintf_r+0x10b2>
  401bbc:	4621      	mov	r1, r4
  401bbe:	4630      	mov	r0, r6
  401bc0:	f003 feee 	bl	4059a0 <memchr>
  401bc4:	2800      	cmp	r0, #0
  401bc6:	f000 86e1 	beq.w	40298c <_svfprintf_r+0x1270>
  401bca:	1b83      	subs	r3, r0, r6
  401bcc:	930e      	str	r3, [sp, #56]	; 0x38
  401bce:	940a      	str	r4, [sp, #40]	; 0x28
  401bd0:	950f      	str	r5, [sp, #60]	; 0x3c
  401bd2:	f8cd b01c 	str.w	fp, [sp, #28]
  401bd6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  401bda:	9308      	str	r3, [sp, #32]
  401bdc:	9412      	str	r4, [sp, #72]	; 0x48
  401bde:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  401be2:	e6b3      	b.n	40194c <_svfprintf_r+0x230>
  401be4:	f89a 3000 	ldrb.w	r3, [sl]
  401be8:	2201      	movs	r2, #1
  401bea:	212b      	movs	r1, #43	; 0x2b
  401bec:	e5ee      	b.n	4017cc <_svfprintf_r+0xb0>
  401bee:	f04b 0b20 	orr.w	fp, fp, #32
  401bf2:	f89a 3000 	ldrb.w	r3, [sl]
  401bf6:	e5e9      	b.n	4017cc <_svfprintf_r+0xb0>
  401bf8:	9311      	str	r3, [sp, #68]	; 0x44
  401bfa:	2a00      	cmp	r2, #0
  401bfc:	f040 8795 	bne.w	402b2a <_svfprintf_r+0x140e>
  401c00:	4b22      	ldr	r3, [pc, #136]	; (401c8c <_svfprintf_r+0x570>)
  401c02:	9318      	str	r3, [sp, #96]	; 0x60
  401c04:	f01b 0f20 	tst.w	fp, #32
  401c08:	f040 8111 	bne.w	401e2e <_svfprintf_r+0x712>
  401c0c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401c0e:	f01b 0f10 	tst.w	fp, #16
  401c12:	4613      	mov	r3, r2
  401c14:	f040 83e1 	bne.w	4023da <_svfprintf_r+0xcbe>
  401c18:	f01b 0f40 	tst.w	fp, #64	; 0x40
  401c1c:	f000 83dd 	beq.w	4023da <_svfprintf_r+0xcbe>
  401c20:	3304      	adds	r3, #4
  401c22:	8814      	ldrh	r4, [r2, #0]
  401c24:	930f      	str	r3, [sp, #60]	; 0x3c
  401c26:	2500      	movs	r5, #0
  401c28:	f01b 0f01 	tst.w	fp, #1
  401c2c:	f000 810c 	beq.w	401e48 <_svfprintf_r+0x72c>
  401c30:	ea54 0305 	orrs.w	r3, r4, r5
  401c34:	f000 8108 	beq.w	401e48 <_svfprintf_r+0x72c>
  401c38:	2330      	movs	r3, #48	; 0x30
  401c3a:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  401c3e:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  401c42:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
  401c46:	f04b 0b02 	orr.w	fp, fp, #2
  401c4a:	2302      	movs	r3, #2
  401c4c:	e659      	b.n	401902 <_svfprintf_r+0x1e6>
  401c4e:	f89a 3000 	ldrb.w	r3, [sl]
  401c52:	2900      	cmp	r1, #0
  401c54:	f47f adba 	bne.w	4017cc <_svfprintf_r+0xb0>
  401c58:	2201      	movs	r2, #1
  401c5a:	2120      	movs	r1, #32
  401c5c:	e5b6      	b.n	4017cc <_svfprintf_r+0xb0>
  401c5e:	f04b 0b01 	orr.w	fp, fp, #1
  401c62:	f89a 3000 	ldrb.w	r3, [sl]
  401c66:	e5b1      	b.n	4017cc <_svfprintf_r+0xb0>
  401c68:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  401c6a:	6823      	ldr	r3, [r4, #0]
  401c6c:	930d      	str	r3, [sp, #52]	; 0x34
  401c6e:	4618      	mov	r0, r3
  401c70:	2800      	cmp	r0, #0
  401c72:	4623      	mov	r3, r4
  401c74:	f103 0304 	add.w	r3, r3, #4
  401c78:	f6ff ae0a 	blt.w	401890 <_svfprintf_r+0x174>
  401c7c:	930f      	str	r3, [sp, #60]	; 0x3c
  401c7e:	f89a 3000 	ldrb.w	r3, [sl]
  401c82:	e5a3      	b.n	4017cc <_svfprintf_r+0xb0>
  401c84:	00407848 	.word	0x00407848
  401c88:	00407858 	.word	0x00407858
  401c8c:	00407828 	.word	0x00407828
  401c90:	f04b 0b10 	orr.w	fp, fp, #16
  401c94:	f01b 0f20 	tst.w	fp, #32
  401c98:	9311      	str	r3, [sp, #68]	; 0x44
  401c9a:	f43f ae23 	beq.w	4018e4 <_svfprintf_r+0x1c8>
  401c9e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  401ca0:	3507      	adds	r5, #7
  401ca2:	f025 0307 	bic.w	r3, r5, #7
  401ca6:	f103 0208 	add.w	r2, r3, #8
  401caa:	e9d3 4500 	ldrd	r4, r5, [r3]
  401cae:	920f      	str	r2, [sp, #60]	; 0x3c
  401cb0:	2301      	movs	r3, #1
  401cb2:	e626      	b.n	401902 <_svfprintf_r+0x1e6>
  401cb4:	f89a 3000 	ldrb.w	r3, [sl]
  401cb8:	2b2a      	cmp	r3, #42	; 0x2a
  401cba:	f10a 0401 	add.w	r4, sl, #1
  401cbe:	f000 8727 	beq.w	402b10 <_svfprintf_r+0x13f4>
  401cc2:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  401cc6:	2809      	cmp	r0, #9
  401cc8:	46a2      	mov	sl, r4
  401cca:	f200 86ad 	bhi.w	402a28 <_svfprintf_r+0x130c>
  401cce:	2300      	movs	r3, #0
  401cd0:	461c      	mov	r4, r3
  401cd2:	f81a 3b01 	ldrb.w	r3, [sl], #1
  401cd6:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  401cda:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  401cde:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  401ce2:	2809      	cmp	r0, #9
  401ce4:	d9f5      	bls.n	401cd2 <_svfprintf_r+0x5b6>
  401ce6:	940a      	str	r4, [sp, #40]	; 0x28
  401ce8:	e572      	b.n	4017d0 <_svfprintf_r+0xb4>
  401cea:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  401cee:	f89a 3000 	ldrb.w	r3, [sl]
  401cf2:	e56b      	b.n	4017cc <_svfprintf_r+0xb0>
  401cf4:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  401cf8:	f89a 3000 	ldrb.w	r3, [sl]
  401cfc:	e566      	b.n	4017cc <_svfprintf_r+0xb0>
  401cfe:	f89a 3000 	ldrb.w	r3, [sl]
  401d02:	2b6c      	cmp	r3, #108	; 0x6c
  401d04:	bf03      	ittte	eq
  401d06:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
  401d0a:	f04b 0b20 	orreq.w	fp, fp, #32
  401d0e:	f10a 0a01 	addeq.w	sl, sl, #1
  401d12:	f04b 0b10 	orrne.w	fp, fp, #16
  401d16:	e559      	b.n	4017cc <_svfprintf_r+0xb0>
  401d18:	2a00      	cmp	r2, #0
  401d1a:	f040 8711 	bne.w	402b40 <_svfprintf_r+0x1424>
  401d1e:	f01b 0f20 	tst.w	fp, #32
  401d22:	f040 84f9 	bne.w	402718 <_svfprintf_r+0xffc>
  401d26:	f01b 0f10 	tst.w	fp, #16
  401d2a:	f040 84ac 	bne.w	402686 <_svfprintf_r+0xf6a>
  401d2e:	f01b 0f40 	tst.w	fp, #64	; 0x40
  401d32:	f000 84a8 	beq.w	402686 <_svfprintf_r+0xf6a>
  401d36:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401d38:	6813      	ldr	r3, [r2, #0]
  401d3a:	3204      	adds	r2, #4
  401d3c:	920f      	str	r2, [sp, #60]	; 0x3c
  401d3e:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
  401d42:	801a      	strh	r2, [r3, #0]
  401d44:	e511      	b.n	40176a <_svfprintf_r+0x4e>
  401d46:	990f      	ldr	r1, [sp, #60]	; 0x3c
  401d48:	4bb3      	ldr	r3, [pc, #716]	; (402018 <_svfprintf_r+0x8fc>)
  401d4a:	680c      	ldr	r4, [r1, #0]
  401d4c:	9318      	str	r3, [sp, #96]	; 0x60
  401d4e:	2230      	movs	r2, #48	; 0x30
  401d50:	2378      	movs	r3, #120	; 0x78
  401d52:	3104      	adds	r1, #4
  401d54:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
  401d58:	9311      	str	r3, [sp, #68]	; 0x44
  401d5a:	f04b 0b02 	orr.w	fp, fp, #2
  401d5e:	910f      	str	r1, [sp, #60]	; 0x3c
  401d60:	2500      	movs	r5, #0
  401d62:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
  401d66:	2302      	movs	r3, #2
  401d68:	e5cb      	b.n	401902 <_svfprintf_r+0x1e6>
  401d6a:	990f      	ldr	r1, [sp, #60]	; 0x3c
  401d6c:	9311      	str	r3, [sp, #68]	; 0x44
  401d6e:	680a      	ldr	r2, [r1, #0]
  401d70:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  401d74:	2300      	movs	r3, #0
  401d76:	460a      	mov	r2, r1
  401d78:	461f      	mov	r7, r3
  401d7a:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  401d7e:	3204      	adds	r2, #4
  401d80:	2301      	movs	r3, #1
  401d82:	9308      	str	r3, [sp, #32]
  401d84:	f8cd b01c 	str.w	fp, [sp, #28]
  401d88:	970a      	str	r7, [sp, #40]	; 0x28
  401d8a:	9712      	str	r7, [sp, #72]	; 0x48
  401d8c:	920f      	str	r2, [sp, #60]	; 0x3c
  401d8e:	930e      	str	r3, [sp, #56]	; 0x38
  401d90:	ae28      	add	r6, sp, #160	; 0xa0
  401d92:	e5df      	b.n	401954 <_svfprintf_r+0x238>
  401d94:	9311      	str	r3, [sp, #68]	; 0x44
  401d96:	2a00      	cmp	r2, #0
  401d98:	f040 86ea 	bne.w	402b70 <_svfprintf_r+0x1454>
  401d9c:	f01b 0f20 	tst.w	fp, #32
  401da0:	d15d      	bne.n	401e5e <_svfprintf_r+0x742>
  401da2:	f01b 0f10 	tst.w	fp, #16
  401da6:	f040 8308 	bne.w	4023ba <_svfprintf_r+0xc9e>
  401daa:	f01b 0f40 	tst.w	fp, #64	; 0x40
  401dae:	f000 8304 	beq.w	4023ba <_svfprintf_r+0xc9e>
  401db2:	990f      	ldr	r1, [sp, #60]	; 0x3c
  401db4:	f9b1 4000 	ldrsh.w	r4, [r1]
  401db8:	3104      	adds	r1, #4
  401dba:	17e5      	asrs	r5, r4, #31
  401dbc:	4622      	mov	r2, r4
  401dbe:	462b      	mov	r3, r5
  401dc0:	910f      	str	r1, [sp, #60]	; 0x3c
  401dc2:	2a00      	cmp	r2, #0
  401dc4:	f173 0300 	sbcs.w	r3, r3, #0
  401dc8:	db58      	blt.n	401e7c <_svfprintf_r+0x760>
  401dca:	990a      	ldr	r1, [sp, #40]	; 0x28
  401dcc:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  401dd0:	1c4a      	adds	r2, r1, #1
  401dd2:	f04f 0301 	mov.w	r3, #1
  401dd6:	f47f ad9b 	bne.w	401910 <_svfprintf_r+0x1f4>
  401dda:	ea54 0205 	orrs.w	r2, r4, r5
  401dde:	f000 81df 	beq.w	4021a0 <_svfprintf_r+0xa84>
  401de2:	f8cd b01c 	str.w	fp, [sp, #28]
  401de6:	2b01      	cmp	r3, #1
  401de8:	f000 827b 	beq.w	4022e2 <_svfprintf_r+0xbc6>
  401dec:	2b02      	cmp	r3, #2
  401dee:	f040 8206 	bne.w	4021fe <_svfprintf_r+0xae2>
  401df2:	9818      	ldr	r0, [sp, #96]	; 0x60
  401df4:	464e      	mov	r6, r9
  401df6:	0923      	lsrs	r3, r4, #4
  401df8:	f004 010f 	and.w	r1, r4, #15
  401dfc:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  401e00:	092a      	lsrs	r2, r5, #4
  401e02:	461c      	mov	r4, r3
  401e04:	4615      	mov	r5, r2
  401e06:	5c43      	ldrb	r3, [r0, r1]
  401e08:	f806 3d01 	strb.w	r3, [r6, #-1]!
  401e0c:	ea54 0305 	orrs.w	r3, r4, r5
  401e10:	d1f1      	bne.n	401df6 <_svfprintf_r+0x6da>
  401e12:	eba9 0306 	sub.w	r3, r9, r6
  401e16:	930e      	str	r3, [sp, #56]	; 0x38
  401e18:	e590      	b.n	40193c <_svfprintf_r+0x220>
  401e1a:	9311      	str	r3, [sp, #68]	; 0x44
  401e1c:	2a00      	cmp	r2, #0
  401e1e:	f040 86a3 	bne.w	402b68 <_svfprintf_r+0x144c>
  401e22:	4b7e      	ldr	r3, [pc, #504]	; (40201c <_svfprintf_r+0x900>)
  401e24:	9318      	str	r3, [sp, #96]	; 0x60
  401e26:	f01b 0f20 	tst.w	fp, #32
  401e2a:	f43f aeef 	beq.w	401c0c <_svfprintf_r+0x4f0>
  401e2e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  401e30:	3507      	adds	r5, #7
  401e32:	f025 0307 	bic.w	r3, r5, #7
  401e36:	f103 0208 	add.w	r2, r3, #8
  401e3a:	f01b 0f01 	tst.w	fp, #1
  401e3e:	920f      	str	r2, [sp, #60]	; 0x3c
  401e40:	e9d3 4500 	ldrd	r4, r5, [r3]
  401e44:	f47f aef4 	bne.w	401c30 <_svfprintf_r+0x514>
  401e48:	2302      	movs	r3, #2
  401e4a:	e55a      	b.n	401902 <_svfprintf_r+0x1e6>
  401e4c:	9311      	str	r3, [sp, #68]	; 0x44
  401e4e:	2a00      	cmp	r2, #0
  401e50:	f040 8686 	bne.w	402b60 <_svfprintf_r+0x1444>
  401e54:	f04b 0b10 	orr.w	fp, fp, #16
  401e58:	f01b 0f20 	tst.w	fp, #32
  401e5c:	d0a1      	beq.n	401da2 <_svfprintf_r+0x686>
  401e5e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  401e60:	3507      	adds	r5, #7
  401e62:	f025 0507 	bic.w	r5, r5, #7
  401e66:	e9d5 2300 	ldrd	r2, r3, [r5]
  401e6a:	2a00      	cmp	r2, #0
  401e6c:	f105 0108 	add.w	r1, r5, #8
  401e70:	461d      	mov	r5, r3
  401e72:	f173 0300 	sbcs.w	r3, r3, #0
  401e76:	910f      	str	r1, [sp, #60]	; 0x3c
  401e78:	4614      	mov	r4, r2
  401e7a:	daa6      	bge.n	401dca <_svfprintf_r+0x6ae>
  401e7c:	272d      	movs	r7, #45	; 0x2d
  401e7e:	4264      	negs	r4, r4
  401e80:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  401e84:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  401e88:	2301      	movs	r3, #1
  401e8a:	e53d      	b.n	401908 <_svfprintf_r+0x1ec>
  401e8c:	9311      	str	r3, [sp, #68]	; 0x44
  401e8e:	2a00      	cmp	r2, #0
  401e90:	f040 8662 	bne.w	402b58 <_svfprintf_r+0x143c>
  401e94:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  401e96:	3507      	adds	r5, #7
  401e98:	f025 0307 	bic.w	r3, r5, #7
  401e9c:	f103 0208 	add.w	r2, r3, #8
  401ea0:	920f      	str	r2, [sp, #60]	; 0x3c
  401ea2:	681a      	ldr	r2, [r3, #0]
  401ea4:	9215      	str	r2, [sp, #84]	; 0x54
  401ea6:	685b      	ldr	r3, [r3, #4]
  401ea8:	9314      	str	r3, [sp, #80]	; 0x50
  401eaa:	9b14      	ldr	r3, [sp, #80]	; 0x50
  401eac:	9d15      	ldr	r5, [sp, #84]	; 0x54
  401eae:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  401eb2:	4628      	mov	r0, r5
  401eb4:	4621      	mov	r1, r4
  401eb6:	f04f 32ff 	mov.w	r2, #4294967295
  401eba:	4b59      	ldr	r3, [pc, #356]	; (402020 <_svfprintf_r+0x904>)
  401ebc:	f005 fa8e 	bl	4073dc <__aeabi_dcmpun>
  401ec0:	2800      	cmp	r0, #0
  401ec2:	f040 834a 	bne.w	40255a <_svfprintf_r+0xe3e>
  401ec6:	4628      	mov	r0, r5
  401ec8:	4621      	mov	r1, r4
  401eca:	f04f 32ff 	mov.w	r2, #4294967295
  401ece:	4b54      	ldr	r3, [pc, #336]	; (402020 <_svfprintf_r+0x904>)
  401ed0:	f005 fa66 	bl	4073a0 <__aeabi_dcmple>
  401ed4:	2800      	cmp	r0, #0
  401ed6:	f040 8340 	bne.w	40255a <_svfprintf_r+0xe3e>
  401eda:	a815      	add	r0, sp, #84	; 0x54
  401edc:	c80d      	ldmia	r0, {r0, r2, r3}
  401ede:	9914      	ldr	r1, [sp, #80]	; 0x50
  401ee0:	f005 fa54 	bl	40738c <__aeabi_dcmplt>
  401ee4:	2800      	cmp	r0, #0
  401ee6:	f040 8530 	bne.w	40294a <_svfprintf_r+0x122e>
  401eea:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  401eee:	4e4d      	ldr	r6, [pc, #308]	; (402024 <_svfprintf_r+0x908>)
  401ef0:	4b4d      	ldr	r3, [pc, #308]	; (402028 <_svfprintf_r+0x90c>)
  401ef2:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  401ef6:	9007      	str	r0, [sp, #28]
  401ef8:	9811      	ldr	r0, [sp, #68]	; 0x44
  401efa:	2203      	movs	r2, #3
  401efc:	2100      	movs	r1, #0
  401efe:	9208      	str	r2, [sp, #32]
  401f00:	910a      	str	r1, [sp, #40]	; 0x28
  401f02:	2847      	cmp	r0, #71	; 0x47
  401f04:	bfd8      	it	le
  401f06:	461e      	movle	r6, r3
  401f08:	920e      	str	r2, [sp, #56]	; 0x38
  401f0a:	9112      	str	r1, [sp, #72]	; 0x48
  401f0c:	e51e      	b.n	40194c <_svfprintf_r+0x230>
  401f0e:	f04b 0b08 	orr.w	fp, fp, #8
  401f12:	f89a 3000 	ldrb.w	r3, [sl]
  401f16:	e459      	b.n	4017cc <_svfprintf_r+0xb0>
  401f18:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  401f1c:	2300      	movs	r3, #0
  401f1e:	461c      	mov	r4, r3
  401f20:	f81a 3b01 	ldrb.w	r3, [sl], #1
  401f24:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  401f28:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  401f2c:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  401f30:	2809      	cmp	r0, #9
  401f32:	d9f5      	bls.n	401f20 <_svfprintf_r+0x804>
  401f34:	940d      	str	r4, [sp, #52]	; 0x34
  401f36:	e44b      	b.n	4017d0 <_svfprintf_r+0xb4>
  401f38:	f04b 0b10 	orr.w	fp, fp, #16
  401f3c:	9311      	str	r3, [sp, #68]	; 0x44
  401f3e:	f01b 0320 	ands.w	r3, fp, #32
  401f42:	f43f ae1d 	beq.w	401b80 <_svfprintf_r+0x464>
  401f46:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  401f48:	3507      	adds	r5, #7
  401f4a:	f025 0307 	bic.w	r3, r5, #7
  401f4e:	f103 0208 	add.w	r2, r3, #8
  401f52:	e9d3 4500 	ldrd	r4, r5, [r3]
  401f56:	920f      	str	r2, [sp, #60]	; 0x3c
  401f58:	2300      	movs	r3, #0
  401f5a:	e4d2      	b.n	401902 <_svfprintf_r+0x1e6>
  401f5c:	9311      	str	r3, [sp, #68]	; 0x44
  401f5e:	2a00      	cmp	r2, #0
  401f60:	f040 85e7 	bne.w	402b32 <_svfprintf_r+0x1416>
  401f64:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401f66:	2a00      	cmp	r2, #0
  401f68:	f43f aca3 	beq.w	4018b2 <_svfprintf_r+0x196>
  401f6c:	2300      	movs	r3, #0
  401f6e:	2101      	movs	r1, #1
  401f70:	461f      	mov	r7, r3
  401f72:	9108      	str	r1, [sp, #32]
  401f74:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  401f78:	f8cd b01c 	str.w	fp, [sp, #28]
  401f7c:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  401f80:	930a      	str	r3, [sp, #40]	; 0x28
  401f82:	9312      	str	r3, [sp, #72]	; 0x48
  401f84:	910e      	str	r1, [sp, #56]	; 0x38
  401f86:	ae28      	add	r6, sp, #160	; 0xa0
  401f88:	e4e4      	b.n	401954 <_svfprintf_r+0x238>
  401f8a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  401f8c:	e534      	b.n	4019f8 <_svfprintf_r+0x2dc>
  401f8e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  401f90:	2b65      	cmp	r3, #101	; 0x65
  401f92:	f340 80a7 	ble.w	4020e4 <_svfprintf_r+0x9c8>
  401f96:	a815      	add	r0, sp, #84	; 0x54
  401f98:	c80d      	ldmia	r0, {r0, r2, r3}
  401f9a:	9914      	ldr	r1, [sp, #80]	; 0x50
  401f9c:	f005 f9ec 	bl	407378 <__aeabi_dcmpeq>
  401fa0:	2800      	cmp	r0, #0
  401fa2:	f000 8150 	beq.w	402246 <_svfprintf_r+0xb2a>
  401fa6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401fa8:	4a20      	ldr	r2, [pc, #128]	; (40202c <_svfprintf_r+0x910>)
  401faa:	f8c8 2000 	str.w	r2, [r8]
  401fae:	3301      	adds	r3, #1
  401fb0:	3401      	adds	r4, #1
  401fb2:	2201      	movs	r2, #1
  401fb4:	2b07      	cmp	r3, #7
  401fb6:	9427      	str	r4, [sp, #156]	; 0x9c
  401fb8:	9326      	str	r3, [sp, #152]	; 0x98
  401fba:	f8c8 2004 	str.w	r2, [r8, #4]
  401fbe:	f300 836a 	bgt.w	402696 <_svfprintf_r+0xf7a>
  401fc2:	f108 0808 	add.w	r8, r8, #8
  401fc6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  401fc8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  401fca:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  401fcc:	4293      	cmp	r3, r2
  401fce:	db03      	blt.n	401fd8 <_svfprintf_r+0x8bc>
  401fd0:	9b07      	ldr	r3, [sp, #28]
  401fd2:	07dd      	lsls	r5, r3, #31
  401fd4:	f57f ad82 	bpl.w	401adc <_svfprintf_r+0x3c0>
  401fd8:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401fda:	9919      	ldr	r1, [sp, #100]	; 0x64
  401fdc:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  401fde:	f8c8 2000 	str.w	r2, [r8]
  401fe2:	3301      	adds	r3, #1
  401fe4:	440c      	add	r4, r1
  401fe6:	2b07      	cmp	r3, #7
  401fe8:	f8c8 1004 	str.w	r1, [r8, #4]
  401fec:	9427      	str	r4, [sp, #156]	; 0x9c
  401fee:	9326      	str	r3, [sp, #152]	; 0x98
  401ff0:	f300 839e 	bgt.w	402730 <_svfprintf_r+0x1014>
  401ff4:	f108 0808 	add.w	r8, r8, #8
  401ff8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  401ffa:	1e5e      	subs	r6, r3, #1
  401ffc:	2e00      	cmp	r6, #0
  401ffe:	f77f ad6d 	ble.w	401adc <_svfprintf_r+0x3c0>
  402002:	2e10      	cmp	r6, #16
  402004:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402006:	4d0a      	ldr	r5, [pc, #40]	; (402030 <_svfprintf_r+0x914>)
  402008:	f340 81f5 	ble.w	4023f6 <_svfprintf_r+0xcda>
  40200c:	4622      	mov	r2, r4
  40200e:	2710      	movs	r7, #16
  402010:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  402014:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  402016:	e013      	b.n	402040 <_svfprintf_r+0x924>
  402018:	00407828 	.word	0x00407828
  40201c:	00407814 	.word	0x00407814
  402020:	7fefffff 	.word	0x7fefffff
  402024:	00407808 	.word	0x00407808
  402028:	00407804 	.word	0x00407804
  40202c:	00407844 	.word	0x00407844
  402030:	00407858 	.word	0x00407858
  402034:	f108 0808 	add.w	r8, r8, #8
  402038:	3e10      	subs	r6, #16
  40203a:	2e10      	cmp	r6, #16
  40203c:	f340 81da 	ble.w	4023f4 <_svfprintf_r+0xcd8>
  402040:	3301      	adds	r3, #1
  402042:	3210      	adds	r2, #16
  402044:	2b07      	cmp	r3, #7
  402046:	9227      	str	r2, [sp, #156]	; 0x9c
  402048:	9326      	str	r3, [sp, #152]	; 0x98
  40204a:	e888 00a0 	stmia.w	r8, {r5, r7}
  40204e:	ddf1      	ble.n	402034 <_svfprintf_r+0x918>
  402050:	aa25      	add	r2, sp, #148	; 0x94
  402052:	4621      	mov	r1, r4
  402054:	4658      	mov	r0, fp
  402056:	f004 faf3 	bl	406640 <__ssprint_r>
  40205a:	2800      	cmp	r0, #0
  40205c:	f47f ac30 	bne.w	4018c0 <_svfprintf_r+0x1a4>
  402060:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402062:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402064:	46c8      	mov	r8, r9
  402066:	e7e7      	b.n	402038 <_svfprintf_r+0x91c>
  402068:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40206a:	9a08      	ldr	r2, [sp, #32]
  40206c:	1a9f      	subs	r7, r3, r2
  40206e:	2f00      	cmp	r7, #0
  402070:	f77f ace5 	ble.w	401a3e <_svfprintf_r+0x322>
  402074:	2f10      	cmp	r7, #16
  402076:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402078:	4db6      	ldr	r5, [pc, #728]	; (402354 <_svfprintf_r+0xc38>)
  40207a:	dd27      	ble.n	4020cc <_svfprintf_r+0x9b0>
  40207c:	4642      	mov	r2, r8
  40207e:	4621      	mov	r1, r4
  402080:	46b0      	mov	r8, r6
  402082:	f04f 0b10 	mov.w	fp, #16
  402086:	462e      	mov	r6, r5
  402088:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40208a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  40208c:	e004      	b.n	402098 <_svfprintf_r+0x97c>
  40208e:	3f10      	subs	r7, #16
  402090:	2f10      	cmp	r7, #16
  402092:	f102 0208 	add.w	r2, r2, #8
  402096:	dd15      	ble.n	4020c4 <_svfprintf_r+0x9a8>
  402098:	3301      	adds	r3, #1
  40209a:	3110      	adds	r1, #16
  40209c:	2b07      	cmp	r3, #7
  40209e:	9127      	str	r1, [sp, #156]	; 0x9c
  4020a0:	9326      	str	r3, [sp, #152]	; 0x98
  4020a2:	e882 0840 	stmia.w	r2, {r6, fp}
  4020a6:	ddf2      	ble.n	40208e <_svfprintf_r+0x972>
  4020a8:	aa25      	add	r2, sp, #148	; 0x94
  4020aa:	4629      	mov	r1, r5
  4020ac:	4620      	mov	r0, r4
  4020ae:	f004 fac7 	bl	406640 <__ssprint_r>
  4020b2:	2800      	cmp	r0, #0
  4020b4:	f47f ac04 	bne.w	4018c0 <_svfprintf_r+0x1a4>
  4020b8:	3f10      	subs	r7, #16
  4020ba:	2f10      	cmp	r7, #16
  4020bc:	9927      	ldr	r1, [sp, #156]	; 0x9c
  4020be:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4020c0:	464a      	mov	r2, r9
  4020c2:	dce9      	bgt.n	402098 <_svfprintf_r+0x97c>
  4020c4:	4635      	mov	r5, r6
  4020c6:	460c      	mov	r4, r1
  4020c8:	4646      	mov	r6, r8
  4020ca:	4690      	mov	r8, r2
  4020cc:	3301      	adds	r3, #1
  4020ce:	443c      	add	r4, r7
  4020d0:	2b07      	cmp	r3, #7
  4020d2:	9427      	str	r4, [sp, #156]	; 0x9c
  4020d4:	9326      	str	r3, [sp, #152]	; 0x98
  4020d6:	e888 00a0 	stmia.w	r8, {r5, r7}
  4020da:	f300 8232 	bgt.w	402542 <_svfprintf_r+0xe26>
  4020de:	f108 0808 	add.w	r8, r8, #8
  4020e2:	e4ac      	b.n	401a3e <_svfprintf_r+0x322>
  4020e4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4020e6:	9f26      	ldr	r7, [sp, #152]	; 0x98
  4020e8:	2b01      	cmp	r3, #1
  4020ea:	f340 81fe 	ble.w	4024ea <_svfprintf_r+0xdce>
  4020ee:	3701      	adds	r7, #1
  4020f0:	3401      	adds	r4, #1
  4020f2:	2301      	movs	r3, #1
  4020f4:	2f07      	cmp	r7, #7
  4020f6:	9427      	str	r4, [sp, #156]	; 0x9c
  4020f8:	9726      	str	r7, [sp, #152]	; 0x98
  4020fa:	f8c8 6000 	str.w	r6, [r8]
  4020fe:	f8c8 3004 	str.w	r3, [r8, #4]
  402102:	f300 8203 	bgt.w	40250c <_svfprintf_r+0xdf0>
  402106:	f108 0808 	add.w	r8, r8, #8
  40210a:	9a19      	ldr	r2, [sp, #100]	; 0x64
  40210c:	9b1a      	ldr	r3, [sp, #104]	; 0x68
  40210e:	f8c8 3000 	str.w	r3, [r8]
  402112:	3701      	adds	r7, #1
  402114:	4414      	add	r4, r2
  402116:	2f07      	cmp	r7, #7
  402118:	9427      	str	r4, [sp, #156]	; 0x9c
  40211a:	9726      	str	r7, [sp, #152]	; 0x98
  40211c:	f8c8 2004 	str.w	r2, [r8, #4]
  402120:	f300 8200 	bgt.w	402524 <_svfprintf_r+0xe08>
  402124:	f108 0808 	add.w	r8, r8, #8
  402128:	a815      	add	r0, sp, #84	; 0x54
  40212a:	c80d      	ldmia	r0, {r0, r2, r3}
  40212c:	9914      	ldr	r1, [sp, #80]	; 0x50
  40212e:	f005 f923 	bl	407378 <__aeabi_dcmpeq>
  402132:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402134:	2800      	cmp	r0, #0
  402136:	f040 8101 	bne.w	40233c <_svfprintf_r+0xc20>
  40213a:	3b01      	subs	r3, #1
  40213c:	3701      	adds	r7, #1
  40213e:	3601      	adds	r6, #1
  402140:	441c      	add	r4, r3
  402142:	2f07      	cmp	r7, #7
  402144:	9726      	str	r7, [sp, #152]	; 0x98
  402146:	9427      	str	r4, [sp, #156]	; 0x9c
  402148:	f8c8 6000 	str.w	r6, [r8]
  40214c:	f8c8 3004 	str.w	r3, [r8, #4]
  402150:	f300 8127 	bgt.w	4023a2 <_svfprintf_r+0xc86>
  402154:	f108 0808 	add.w	r8, r8, #8
  402158:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
  40215a:	f8c8 2004 	str.w	r2, [r8, #4]
  40215e:	3701      	adds	r7, #1
  402160:	4414      	add	r4, r2
  402162:	ab21      	add	r3, sp, #132	; 0x84
  402164:	2f07      	cmp	r7, #7
  402166:	9427      	str	r4, [sp, #156]	; 0x9c
  402168:	9726      	str	r7, [sp, #152]	; 0x98
  40216a:	f8c8 3000 	str.w	r3, [r8]
  40216e:	f77f acb3 	ble.w	401ad8 <_svfprintf_r+0x3bc>
  402172:	aa25      	add	r2, sp, #148	; 0x94
  402174:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402176:	980c      	ldr	r0, [sp, #48]	; 0x30
  402178:	f004 fa62 	bl	406640 <__ssprint_r>
  40217c:	2800      	cmp	r0, #0
  40217e:	f47f ab9f 	bne.w	4018c0 <_svfprintf_r+0x1a4>
  402182:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402184:	46c8      	mov	r8, r9
  402186:	e4a9      	b.n	401adc <_svfprintf_r+0x3c0>
  402188:	aa25      	add	r2, sp, #148	; 0x94
  40218a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40218c:	980c      	ldr	r0, [sp, #48]	; 0x30
  40218e:	f004 fa57 	bl	406640 <__ssprint_r>
  402192:	2800      	cmp	r0, #0
  402194:	f43f aceb 	beq.w	401b6e <_svfprintf_r+0x452>
  402198:	f7ff bb92 	b.w	4018c0 <_svfprintf_r+0x1a4>
  40219c:	f8dd b01c 	ldr.w	fp, [sp, #28]
  4021a0:	2b01      	cmp	r3, #1
  4021a2:	f000 8134 	beq.w	40240e <_svfprintf_r+0xcf2>
  4021a6:	2b02      	cmp	r3, #2
  4021a8:	d125      	bne.n	4021f6 <_svfprintf_r+0xada>
  4021aa:	f8cd b01c 	str.w	fp, [sp, #28]
  4021ae:	2400      	movs	r4, #0
  4021b0:	2500      	movs	r5, #0
  4021b2:	e61e      	b.n	401df2 <_svfprintf_r+0x6d6>
  4021b4:	aa25      	add	r2, sp, #148	; 0x94
  4021b6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4021b8:	980c      	ldr	r0, [sp, #48]	; 0x30
  4021ba:	f004 fa41 	bl	406640 <__ssprint_r>
  4021be:	2800      	cmp	r0, #0
  4021c0:	f47f ab7e 	bne.w	4018c0 <_svfprintf_r+0x1a4>
  4021c4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4021c6:	46c8      	mov	r8, r9
  4021c8:	e475      	b.n	401ab6 <_svfprintf_r+0x39a>
  4021ca:	aa25      	add	r2, sp, #148	; 0x94
  4021cc:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4021ce:	980c      	ldr	r0, [sp, #48]	; 0x30
  4021d0:	f004 fa36 	bl	406640 <__ssprint_r>
  4021d4:	2800      	cmp	r0, #0
  4021d6:	f47f ab73 	bne.w	4018c0 <_svfprintf_r+0x1a4>
  4021da:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4021dc:	46c8      	mov	r8, r9
  4021de:	e41b      	b.n	401a18 <_svfprintf_r+0x2fc>
  4021e0:	aa25      	add	r2, sp, #148	; 0x94
  4021e2:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4021e4:	980c      	ldr	r0, [sp, #48]	; 0x30
  4021e6:	f004 fa2b 	bl	406640 <__ssprint_r>
  4021ea:	2800      	cmp	r0, #0
  4021ec:	f47f ab68 	bne.w	4018c0 <_svfprintf_r+0x1a4>
  4021f0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4021f2:	46c8      	mov	r8, r9
  4021f4:	e420      	b.n	401a38 <_svfprintf_r+0x31c>
  4021f6:	f8cd b01c 	str.w	fp, [sp, #28]
  4021fa:	2400      	movs	r4, #0
  4021fc:	2500      	movs	r5, #0
  4021fe:	4649      	mov	r1, r9
  402200:	e000      	b.n	402204 <_svfprintf_r+0xae8>
  402202:	4631      	mov	r1, r6
  402204:	08e2      	lsrs	r2, r4, #3
  402206:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  40220a:	08e8      	lsrs	r0, r5, #3
  40220c:	f004 0307 	and.w	r3, r4, #7
  402210:	4605      	mov	r5, r0
  402212:	4614      	mov	r4, r2
  402214:	3330      	adds	r3, #48	; 0x30
  402216:	ea54 0205 	orrs.w	r2, r4, r5
  40221a:	f801 3c01 	strb.w	r3, [r1, #-1]
  40221e:	f101 36ff 	add.w	r6, r1, #4294967295
  402222:	d1ee      	bne.n	402202 <_svfprintf_r+0xae6>
  402224:	9a07      	ldr	r2, [sp, #28]
  402226:	07d2      	lsls	r2, r2, #31
  402228:	f57f adf3 	bpl.w	401e12 <_svfprintf_r+0x6f6>
  40222c:	2b30      	cmp	r3, #48	; 0x30
  40222e:	f43f adf0 	beq.w	401e12 <_svfprintf_r+0x6f6>
  402232:	3902      	subs	r1, #2
  402234:	2330      	movs	r3, #48	; 0x30
  402236:	f806 3c01 	strb.w	r3, [r6, #-1]
  40223a:	eba9 0301 	sub.w	r3, r9, r1
  40223e:	930e      	str	r3, [sp, #56]	; 0x38
  402240:	460e      	mov	r6, r1
  402242:	f7ff bb7b 	b.w	40193c <_svfprintf_r+0x220>
  402246:	991f      	ldr	r1, [sp, #124]	; 0x7c
  402248:	2900      	cmp	r1, #0
  40224a:	f340 822e 	ble.w	4026aa <_svfprintf_r+0xf8e>
  40224e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402250:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402252:	4293      	cmp	r3, r2
  402254:	bfa8      	it	ge
  402256:	4613      	movge	r3, r2
  402258:	2b00      	cmp	r3, #0
  40225a:	461f      	mov	r7, r3
  40225c:	dd0d      	ble.n	40227a <_svfprintf_r+0xb5e>
  40225e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402260:	f8c8 6000 	str.w	r6, [r8]
  402264:	3301      	adds	r3, #1
  402266:	443c      	add	r4, r7
  402268:	2b07      	cmp	r3, #7
  40226a:	9427      	str	r4, [sp, #156]	; 0x9c
  40226c:	f8c8 7004 	str.w	r7, [r8, #4]
  402270:	9326      	str	r3, [sp, #152]	; 0x98
  402272:	f300 831f 	bgt.w	4028b4 <_svfprintf_r+0x1198>
  402276:	f108 0808 	add.w	r8, r8, #8
  40227a:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40227c:	2f00      	cmp	r7, #0
  40227e:	bfa8      	it	ge
  402280:	1bdb      	subge	r3, r3, r7
  402282:	2b00      	cmp	r3, #0
  402284:	461f      	mov	r7, r3
  402286:	f340 80d6 	ble.w	402436 <_svfprintf_r+0xd1a>
  40228a:	2f10      	cmp	r7, #16
  40228c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40228e:	4d31      	ldr	r5, [pc, #196]	; (402354 <_svfprintf_r+0xc38>)
  402290:	f340 81ed 	ble.w	40266e <_svfprintf_r+0xf52>
  402294:	4642      	mov	r2, r8
  402296:	4621      	mov	r1, r4
  402298:	46b0      	mov	r8, r6
  40229a:	f04f 0b10 	mov.w	fp, #16
  40229e:	462e      	mov	r6, r5
  4022a0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4022a2:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4022a4:	e004      	b.n	4022b0 <_svfprintf_r+0xb94>
  4022a6:	3208      	adds	r2, #8
  4022a8:	3f10      	subs	r7, #16
  4022aa:	2f10      	cmp	r7, #16
  4022ac:	f340 81db 	ble.w	402666 <_svfprintf_r+0xf4a>
  4022b0:	3301      	adds	r3, #1
  4022b2:	3110      	adds	r1, #16
  4022b4:	2b07      	cmp	r3, #7
  4022b6:	9127      	str	r1, [sp, #156]	; 0x9c
  4022b8:	9326      	str	r3, [sp, #152]	; 0x98
  4022ba:	e882 0840 	stmia.w	r2, {r6, fp}
  4022be:	ddf2      	ble.n	4022a6 <_svfprintf_r+0xb8a>
  4022c0:	aa25      	add	r2, sp, #148	; 0x94
  4022c2:	4629      	mov	r1, r5
  4022c4:	4620      	mov	r0, r4
  4022c6:	f004 f9bb 	bl	406640 <__ssprint_r>
  4022ca:	2800      	cmp	r0, #0
  4022cc:	f47f aaf8 	bne.w	4018c0 <_svfprintf_r+0x1a4>
  4022d0:	9927      	ldr	r1, [sp, #156]	; 0x9c
  4022d2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4022d4:	464a      	mov	r2, r9
  4022d6:	e7e7      	b.n	4022a8 <_svfprintf_r+0xb8c>
  4022d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4022da:	930e      	str	r3, [sp, #56]	; 0x38
  4022dc:	464e      	mov	r6, r9
  4022de:	f7ff bb2d 	b.w	40193c <_svfprintf_r+0x220>
  4022e2:	2d00      	cmp	r5, #0
  4022e4:	bf08      	it	eq
  4022e6:	2c0a      	cmpeq	r4, #10
  4022e8:	f0c0 808f 	bcc.w	40240a <_svfprintf_r+0xcee>
  4022ec:	464e      	mov	r6, r9
  4022ee:	4620      	mov	r0, r4
  4022f0:	4629      	mov	r1, r5
  4022f2:	220a      	movs	r2, #10
  4022f4:	2300      	movs	r3, #0
  4022f6:	f005 f8af 	bl	407458 <__aeabi_uldivmod>
  4022fa:	3230      	adds	r2, #48	; 0x30
  4022fc:	f806 2d01 	strb.w	r2, [r6, #-1]!
  402300:	4620      	mov	r0, r4
  402302:	4629      	mov	r1, r5
  402304:	2300      	movs	r3, #0
  402306:	220a      	movs	r2, #10
  402308:	f005 f8a6 	bl	407458 <__aeabi_uldivmod>
  40230c:	4604      	mov	r4, r0
  40230e:	460d      	mov	r5, r1
  402310:	ea54 0305 	orrs.w	r3, r4, r5
  402314:	d1eb      	bne.n	4022ee <_svfprintf_r+0xbd2>
  402316:	eba9 0306 	sub.w	r3, r9, r6
  40231a:	930e      	str	r3, [sp, #56]	; 0x38
  40231c:	f7ff bb0e 	b.w	40193c <_svfprintf_r+0x220>
  402320:	aa25      	add	r2, sp, #148	; 0x94
  402322:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402324:	980c      	ldr	r0, [sp, #48]	; 0x30
  402326:	f004 f98b 	bl	406640 <__ssprint_r>
  40232a:	2800      	cmp	r0, #0
  40232c:	f47f aac8 	bne.w	4018c0 <_svfprintf_r+0x1a4>
  402330:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402334:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402336:	46c8      	mov	r8, r9
  402338:	f7ff bb5e 	b.w	4019f8 <_svfprintf_r+0x2dc>
  40233c:	1e5e      	subs	r6, r3, #1
  40233e:	2e00      	cmp	r6, #0
  402340:	f77f af0a 	ble.w	402158 <_svfprintf_r+0xa3c>
  402344:	2e10      	cmp	r6, #16
  402346:	4d03      	ldr	r5, [pc, #12]	; (402354 <_svfprintf_r+0xc38>)
  402348:	dd22      	ble.n	402390 <_svfprintf_r+0xc74>
  40234a:	4622      	mov	r2, r4
  40234c:	f04f 0b10 	mov.w	fp, #16
  402350:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402352:	e006      	b.n	402362 <_svfprintf_r+0xc46>
  402354:	00407858 	.word	0x00407858
  402358:	3e10      	subs	r6, #16
  40235a:	2e10      	cmp	r6, #16
  40235c:	f108 0808 	add.w	r8, r8, #8
  402360:	dd15      	ble.n	40238e <_svfprintf_r+0xc72>
  402362:	3701      	adds	r7, #1
  402364:	3210      	adds	r2, #16
  402366:	2f07      	cmp	r7, #7
  402368:	9227      	str	r2, [sp, #156]	; 0x9c
  40236a:	9726      	str	r7, [sp, #152]	; 0x98
  40236c:	e888 0820 	stmia.w	r8, {r5, fp}
  402370:	ddf2      	ble.n	402358 <_svfprintf_r+0xc3c>
  402372:	aa25      	add	r2, sp, #148	; 0x94
  402374:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402376:	4620      	mov	r0, r4
  402378:	f004 f962 	bl	406640 <__ssprint_r>
  40237c:	2800      	cmp	r0, #0
  40237e:	f47f aa9f 	bne.w	4018c0 <_svfprintf_r+0x1a4>
  402382:	3e10      	subs	r6, #16
  402384:	2e10      	cmp	r6, #16
  402386:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402388:	9f26      	ldr	r7, [sp, #152]	; 0x98
  40238a:	46c8      	mov	r8, r9
  40238c:	dce9      	bgt.n	402362 <_svfprintf_r+0xc46>
  40238e:	4614      	mov	r4, r2
  402390:	3701      	adds	r7, #1
  402392:	4434      	add	r4, r6
  402394:	2f07      	cmp	r7, #7
  402396:	9427      	str	r4, [sp, #156]	; 0x9c
  402398:	9726      	str	r7, [sp, #152]	; 0x98
  40239a:	e888 0060 	stmia.w	r8, {r5, r6}
  40239e:	f77f aed9 	ble.w	402154 <_svfprintf_r+0xa38>
  4023a2:	aa25      	add	r2, sp, #148	; 0x94
  4023a4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4023a6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4023a8:	f004 f94a 	bl	406640 <__ssprint_r>
  4023ac:	2800      	cmp	r0, #0
  4023ae:	f47f aa87 	bne.w	4018c0 <_svfprintf_r+0x1a4>
  4023b2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4023b4:	9f26      	ldr	r7, [sp, #152]	; 0x98
  4023b6:	46c8      	mov	r8, r9
  4023b8:	e6ce      	b.n	402158 <_svfprintf_r+0xa3c>
  4023ba:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4023bc:	6814      	ldr	r4, [r2, #0]
  4023be:	4613      	mov	r3, r2
  4023c0:	3304      	adds	r3, #4
  4023c2:	17e5      	asrs	r5, r4, #31
  4023c4:	930f      	str	r3, [sp, #60]	; 0x3c
  4023c6:	4622      	mov	r2, r4
  4023c8:	462b      	mov	r3, r5
  4023ca:	e4fa      	b.n	401dc2 <_svfprintf_r+0x6a6>
  4023cc:	3204      	adds	r2, #4
  4023ce:	681c      	ldr	r4, [r3, #0]
  4023d0:	920f      	str	r2, [sp, #60]	; 0x3c
  4023d2:	2301      	movs	r3, #1
  4023d4:	2500      	movs	r5, #0
  4023d6:	f7ff ba94 	b.w	401902 <_svfprintf_r+0x1e6>
  4023da:	681c      	ldr	r4, [r3, #0]
  4023dc:	3304      	adds	r3, #4
  4023de:	930f      	str	r3, [sp, #60]	; 0x3c
  4023e0:	2500      	movs	r5, #0
  4023e2:	e421      	b.n	401c28 <_svfprintf_r+0x50c>
  4023e4:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4023e6:	460a      	mov	r2, r1
  4023e8:	3204      	adds	r2, #4
  4023ea:	680c      	ldr	r4, [r1, #0]
  4023ec:	920f      	str	r2, [sp, #60]	; 0x3c
  4023ee:	2500      	movs	r5, #0
  4023f0:	f7ff ba87 	b.w	401902 <_svfprintf_r+0x1e6>
  4023f4:	4614      	mov	r4, r2
  4023f6:	3301      	adds	r3, #1
  4023f8:	4434      	add	r4, r6
  4023fa:	2b07      	cmp	r3, #7
  4023fc:	9427      	str	r4, [sp, #156]	; 0x9c
  4023fe:	9326      	str	r3, [sp, #152]	; 0x98
  402400:	e888 0060 	stmia.w	r8, {r5, r6}
  402404:	f77f ab68 	ble.w	401ad8 <_svfprintf_r+0x3bc>
  402408:	e6b3      	b.n	402172 <_svfprintf_r+0xa56>
  40240a:	f8dd b01c 	ldr.w	fp, [sp, #28]
  40240e:	f8cd b01c 	str.w	fp, [sp, #28]
  402412:	ae42      	add	r6, sp, #264	; 0x108
  402414:	3430      	adds	r4, #48	; 0x30
  402416:	2301      	movs	r3, #1
  402418:	f806 4d41 	strb.w	r4, [r6, #-65]!
  40241c:	930e      	str	r3, [sp, #56]	; 0x38
  40241e:	f7ff ba8d 	b.w	40193c <_svfprintf_r+0x220>
  402422:	aa25      	add	r2, sp, #148	; 0x94
  402424:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402426:	980c      	ldr	r0, [sp, #48]	; 0x30
  402428:	f004 f90a 	bl	406640 <__ssprint_r>
  40242c:	2800      	cmp	r0, #0
  40242e:	f47f aa47 	bne.w	4018c0 <_svfprintf_r+0x1a4>
  402432:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402434:	46c8      	mov	r8, r9
  402436:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  402438:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40243a:	429a      	cmp	r2, r3
  40243c:	db44      	blt.n	4024c8 <_svfprintf_r+0xdac>
  40243e:	9b07      	ldr	r3, [sp, #28]
  402440:	07d9      	lsls	r1, r3, #31
  402442:	d441      	bmi.n	4024c8 <_svfprintf_r+0xdac>
  402444:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402446:	9812      	ldr	r0, [sp, #72]	; 0x48
  402448:	1a9a      	subs	r2, r3, r2
  40244a:	1a1d      	subs	r5, r3, r0
  40244c:	4295      	cmp	r5, r2
  40244e:	bfa8      	it	ge
  402450:	4615      	movge	r5, r2
  402452:	2d00      	cmp	r5, #0
  402454:	dd0e      	ble.n	402474 <_svfprintf_r+0xd58>
  402456:	9926      	ldr	r1, [sp, #152]	; 0x98
  402458:	f8c8 5004 	str.w	r5, [r8, #4]
  40245c:	3101      	adds	r1, #1
  40245e:	4406      	add	r6, r0
  402460:	442c      	add	r4, r5
  402462:	2907      	cmp	r1, #7
  402464:	f8c8 6000 	str.w	r6, [r8]
  402468:	9427      	str	r4, [sp, #156]	; 0x9c
  40246a:	9126      	str	r1, [sp, #152]	; 0x98
  40246c:	f300 823b 	bgt.w	4028e6 <_svfprintf_r+0x11ca>
  402470:	f108 0808 	add.w	r8, r8, #8
  402474:	2d00      	cmp	r5, #0
  402476:	bfac      	ite	ge
  402478:	1b56      	subge	r6, r2, r5
  40247a:	4616      	movlt	r6, r2
  40247c:	2e00      	cmp	r6, #0
  40247e:	f77f ab2d 	ble.w	401adc <_svfprintf_r+0x3c0>
  402482:	2e10      	cmp	r6, #16
  402484:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402486:	4db0      	ldr	r5, [pc, #704]	; (402748 <_svfprintf_r+0x102c>)
  402488:	ddb5      	ble.n	4023f6 <_svfprintf_r+0xcda>
  40248a:	4622      	mov	r2, r4
  40248c:	2710      	movs	r7, #16
  40248e:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  402492:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  402494:	e004      	b.n	4024a0 <_svfprintf_r+0xd84>
  402496:	f108 0808 	add.w	r8, r8, #8
  40249a:	3e10      	subs	r6, #16
  40249c:	2e10      	cmp	r6, #16
  40249e:	dda9      	ble.n	4023f4 <_svfprintf_r+0xcd8>
  4024a0:	3301      	adds	r3, #1
  4024a2:	3210      	adds	r2, #16
  4024a4:	2b07      	cmp	r3, #7
  4024a6:	9227      	str	r2, [sp, #156]	; 0x9c
  4024a8:	9326      	str	r3, [sp, #152]	; 0x98
  4024aa:	e888 00a0 	stmia.w	r8, {r5, r7}
  4024ae:	ddf2      	ble.n	402496 <_svfprintf_r+0xd7a>
  4024b0:	aa25      	add	r2, sp, #148	; 0x94
  4024b2:	4621      	mov	r1, r4
  4024b4:	4658      	mov	r0, fp
  4024b6:	f004 f8c3 	bl	406640 <__ssprint_r>
  4024ba:	2800      	cmp	r0, #0
  4024bc:	f47f aa00 	bne.w	4018c0 <_svfprintf_r+0x1a4>
  4024c0:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4024c2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4024c4:	46c8      	mov	r8, r9
  4024c6:	e7e8      	b.n	40249a <_svfprintf_r+0xd7e>
  4024c8:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4024ca:	9819      	ldr	r0, [sp, #100]	; 0x64
  4024cc:	991a      	ldr	r1, [sp, #104]	; 0x68
  4024ce:	f8c8 1000 	str.w	r1, [r8]
  4024d2:	3301      	adds	r3, #1
  4024d4:	4404      	add	r4, r0
  4024d6:	2b07      	cmp	r3, #7
  4024d8:	9427      	str	r4, [sp, #156]	; 0x9c
  4024da:	f8c8 0004 	str.w	r0, [r8, #4]
  4024de:	9326      	str	r3, [sp, #152]	; 0x98
  4024e0:	f300 81f5 	bgt.w	4028ce <_svfprintf_r+0x11b2>
  4024e4:	f108 0808 	add.w	r8, r8, #8
  4024e8:	e7ac      	b.n	402444 <_svfprintf_r+0xd28>
  4024ea:	9b07      	ldr	r3, [sp, #28]
  4024ec:	07da      	lsls	r2, r3, #31
  4024ee:	f53f adfe 	bmi.w	4020ee <_svfprintf_r+0x9d2>
  4024f2:	3701      	adds	r7, #1
  4024f4:	3401      	adds	r4, #1
  4024f6:	2301      	movs	r3, #1
  4024f8:	2f07      	cmp	r7, #7
  4024fa:	9427      	str	r4, [sp, #156]	; 0x9c
  4024fc:	9726      	str	r7, [sp, #152]	; 0x98
  4024fe:	f8c8 6000 	str.w	r6, [r8]
  402502:	f8c8 3004 	str.w	r3, [r8, #4]
  402506:	f77f ae25 	ble.w	402154 <_svfprintf_r+0xa38>
  40250a:	e74a      	b.n	4023a2 <_svfprintf_r+0xc86>
  40250c:	aa25      	add	r2, sp, #148	; 0x94
  40250e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402510:	980c      	ldr	r0, [sp, #48]	; 0x30
  402512:	f004 f895 	bl	406640 <__ssprint_r>
  402516:	2800      	cmp	r0, #0
  402518:	f47f a9d2 	bne.w	4018c0 <_svfprintf_r+0x1a4>
  40251c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40251e:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402520:	46c8      	mov	r8, r9
  402522:	e5f2      	b.n	40210a <_svfprintf_r+0x9ee>
  402524:	aa25      	add	r2, sp, #148	; 0x94
  402526:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402528:	980c      	ldr	r0, [sp, #48]	; 0x30
  40252a:	f004 f889 	bl	406640 <__ssprint_r>
  40252e:	2800      	cmp	r0, #0
  402530:	f47f a9c6 	bne.w	4018c0 <_svfprintf_r+0x1a4>
  402534:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402536:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402538:	46c8      	mov	r8, r9
  40253a:	e5f5      	b.n	402128 <_svfprintf_r+0xa0c>
  40253c:	464e      	mov	r6, r9
  40253e:	f7ff b9fd 	b.w	40193c <_svfprintf_r+0x220>
  402542:	aa25      	add	r2, sp, #148	; 0x94
  402544:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402546:	980c      	ldr	r0, [sp, #48]	; 0x30
  402548:	f004 f87a 	bl	406640 <__ssprint_r>
  40254c:	2800      	cmp	r0, #0
  40254e:	f47f a9b7 	bne.w	4018c0 <_svfprintf_r+0x1a4>
  402552:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402554:	46c8      	mov	r8, r9
  402556:	f7ff ba72 	b.w	401a3e <_svfprintf_r+0x322>
  40255a:	9c15      	ldr	r4, [sp, #84]	; 0x54
  40255c:	4622      	mov	r2, r4
  40255e:	4620      	mov	r0, r4
  402560:	9c14      	ldr	r4, [sp, #80]	; 0x50
  402562:	4623      	mov	r3, r4
  402564:	4621      	mov	r1, r4
  402566:	f004 ff39 	bl	4073dc <__aeabi_dcmpun>
  40256a:	2800      	cmp	r0, #0
  40256c:	f040 8286 	bne.w	402a7c <_svfprintf_r+0x1360>
  402570:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402572:	3301      	adds	r3, #1
  402574:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402576:	f023 0320 	bic.w	r3, r3, #32
  40257a:	930e      	str	r3, [sp, #56]	; 0x38
  40257c:	f000 81e2 	beq.w	402944 <_svfprintf_r+0x1228>
  402580:	2b47      	cmp	r3, #71	; 0x47
  402582:	f000 811e 	beq.w	4027c2 <_svfprintf_r+0x10a6>
  402586:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  40258a:	9307      	str	r3, [sp, #28]
  40258c:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40258e:	1e1f      	subs	r7, r3, #0
  402590:	9b15      	ldr	r3, [sp, #84]	; 0x54
  402592:	9308      	str	r3, [sp, #32]
  402594:	bfbb      	ittet	lt
  402596:	463b      	movlt	r3, r7
  402598:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  40259c:	2300      	movge	r3, #0
  40259e:	232d      	movlt	r3, #45	; 0x2d
  4025a0:	9310      	str	r3, [sp, #64]	; 0x40
  4025a2:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4025a4:	2b66      	cmp	r3, #102	; 0x66
  4025a6:	f000 81bb 	beq.w	402920 <_svfprintf_r+0x1204>
  4025aa:	2b46      	cmp	r3, #70	; 0x46
  4025ac:	f000 80df 	beq.w	40276e <_svfprintf_r+0x1052>
  4025b0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4025b2:	9a08      	ldr	r2, [sp, #32]
  4025b4:	2b45      	cmp	r3, #69	; 0x45
  4025b6:	bf0c      	ite	eq
  4025b8:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
  4025ba:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  4025bc:	a823      	add	r0, sp, #140	; 0x8c
  4025be:	a920      	add	r1, sp, #128	; 0x80
  4025c0:	bf08      	it	eq
  4025c2:	1c5d      	addeq	r5, r3, #1
  4025c4:	9004      	str	r0, [sp, #16]
  4025c6:	9103      	str	r1, [sp, #12]
  4025c8:	a81f      	add	r0, sp, #124	; 0x7c
  4025ca:	2102      	movs	r1, #2
  4025cc:	463b      	mov	r3, r7
  4025ce:	9002      	str	r0, [sp, #8]
  4025d0:	9501      	str	r5, [sp, #4]
  4025d2:	9100      	str	r1, [sp, #0]
  4025d4:	980c      	ldr	r0, [sp, #48]	; 0x30
  4025d6:	f001 faa3 	bl	403b20 <_dtoa_r>
  4025da:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4025dc:	2b67      	cmp	r3, #103	; 0x67
  4025de:	4606      	mov	r6, r0
  4025e0:	f040 81e0 	bne.w	4029a4 <_svfprintf_r+0x1288>
  4025e4:	f01b 0f01 	tst.w	fp, #1
  4025e8:	f000 8246 	beq.w	402a78 <_svfprintf_r+0x135c>
  4025ec:	1974      	adds	r4, r6, r5
  4025ee:	9a16      	ldr	r2, [sp, #88]	; 0x58
  4025f0:	9808      	ldr	r0, [sp, #32]
  4025f2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  4025f4:	4639      	mov	r1, r7
  4025f6:	f004 febf 	bl	407378 <__aeabi_dcmpeq>
  4025fa:	2800      	cmp	r0, #0
  4025fc:	f040 8165 	bne.w	4028ca <_svfprintf_r+0x11ae>
  402600:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  402602:	42a3      	cmp	r3, r4
  402604:	d206      	bcs.n	402614 <_svfprintf_r+0xef8>
  402606:	2130      	movs	r1, #48	; 0x30
  402608:	1c5a      	adds	r2, r3, #1
  40260a:	9223      	str	r2, [sp, #140]	; 0x8c
  40260c:	7019      	strb	r1, [r3, #0]
  40260e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  402610:	429c      	cmp	r4, r3
  402612:	d8f9      	bhi.n	402608 <_svfprintf_r+0xeec>
  402614:	1b9b      	subs	r3, r3, r6
  402616:	9313      	str	r3, [sp, #76]	; 0x4c
  402618:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40261a:	2b47      	cmp	r3, #71	; 0x47
  40261c:	f000 80e9 	beq.w	4027f2 <_svfprintf_r+0x10d6>
  402620:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402622:	2b65      	cmp	r3, #101	; 0x65
  402624:	f340 81cd 	ble.w	4029c2 <_svfprintf_r+0x12a6>
  402628:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40262a:	2b66      	cmp	r3, #102	; 0x66
  40262c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  40262e:	9312      	str	r3, [sp, #72]	; 0x48
  402630:	f000 819e 	beq.w	402970 <_svfprintf_r+0x1254>
  402634:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402636:	9a12      	ldr	r2, [sp, #72]	; 0x48
  402638:	4619      	mov	r1, r3
  40263a:	4291      	cmp	r1, r2
  40263c:	f300 818a 	bgt.w	402954 <_svfprintf_r+0x1238>
  402640:	f01b 0f01 	tst.w	fp, #1
  402644:	f040 8213 	bne.w	402a6e <_svfprintf_r+0x1352>
  402648:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  40264c:	9308      	str	r3, [sp, #32]
  40264e:	2367      	movs	r3, #103	; 0x67
  402650:	920e      	str	r2, [sp, #56]	; 0x38
  402652:	9311      	str	r3, [sp, #68]	; 0x44
  402654:	9b10      	ldr	r3, [sp, #64]	; 0x40
  402656:	2b00      	cmp	r3, #0
  402658:	f040 80c4 	bne.w	4027e4 <_svfprintf_r+0x10c8>
  40265c:	930a      	str	r3, [sp, #40]	; 0x28
  40265e:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402662:	f7ff b973 	b.w	40194c <_svfprintf_r+0x230>
  402666:	4635      	mov	r5, r6
  402668:	460c      	mov	r4, r1
  40266a:	4646      	mov	r6, r8
  40266c:	4690      	mov	r8, r2
  40266e:	3301      	adds	r3, #1
  402670:	443c      	add	r4, r7
  402672:	2b07      	cmp	r3, #7
  402674:	9427      	str	r4, [sp, #156]	; 0x9c
  402676:	9326      	str	r3, [sp, #152]	; 0x98
  402678:	e888 00a0 	stmia.w	r8, {r5, r7}
  40267c:	f73f aed1 	bgt.w	402422 <_svfprintf_r+0xd06>
  402680:	f108 0808 	add.w	r8, r8, #8
  402684:	e6d7      	b.n	402436 <_svfprintf_r+0xd1a>
  402686:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402688:	6813      	ldr	r3, [r2, #0]
  40268a:	3204      	adds	r2, #4
  40268c:	920f      	str	r2, [sp, #60]	; 0x3c
  40268e:	9a09      	ldr	r2, [sp, #36]	; 0x24
  402690:	601a      	str	r2, [r3, #0]
  402692:	f7ff b86a 	b.w	40176a <_svfprintf_r+0x4e>
  402696:	aa25      	add	r2, sp, #148	; 0x94
  402698:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40269a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40269c:	f003 ffd0 	bl	406640 <__ssprint_r>
  4026a0:	2800      	cmp	r0, #0
  4026a2:	f47f a90d 	bne.w	4018c0 <_svfprintf_r+0x1a4>
  4026a6:	46c8      	mov	r8, r9
  4026a8:	e48d      	b.n	401fc6 <_svfprintf_r+0x8aa>
  4026aa:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4026ac:	4a27      	ldr	r2, [pc, #156]	; (40274c <_svfprintf_r+0x1030>)
  4026ae:	f8c8 2000 	str.w	r2, [r8]
  4026b2:	3301      	adds	r3, #1
  4026b4:	3401      	adds	r4, #1
  4026b6:	2201      	movs	r2, #1
  4026b8:	2b07      	cmp	r3, #7
  4026ba:	9427      	str	r4, [sp, #156]	; 0x9c
  4026bc:	9326      	str	r3, [sp, #152]	; 0x98
  4026be:	f8c8 2004 	str.w	r2, [r8, #4]
  4026c2:	dc72      	bgt.n	4027aa <_svfprintf_r+0x108e>
  4026c4:	f108 0808 	add.w	r8, r8, #8
  4026c8:	b929      	cbnz	r1, 4026d6 <_svfprintf_r+0xfba>
  4026ca:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4026cc:	b91b      	cbnz	r3, 4026d6 <_svfprintf_r+0xfba>
  4026ce:	9b07      	ldr	r3, [sp, #28]
  4026d0:	07d8      	lsls	r0, r3, #31
  4026d2:	f57f aa03 	bpl.w	401adc <_svfprintf_r+0x3c0>
  4026d6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4026d8:	9819      	ldr	r0, [sp, #100]	; 0x64
  4026da:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  4026dc:	f8c8 2000 	str.w	r2, [r8]
  4026e0:	3301      	adds	r3, #1
  4026e2:	4602      	mov	r2, r0
  4026e4:	4422      	add	r2, r4
  4026e6:	2b07      	cmp	r3, #7
  4026e8:	9227      	str	r2, [sp, #156]	; 0x9c
  4026ea:	f8c8 0004 	str.w	r0, [r8, #4]
  4026ee:	9326      	str	r3, [sp, #152]	; 0x98
  4026f0:	f300 818d 	bgt.w	402a0e <_svfprintf_r+0x12f2>
  4026f4:	f108 0808 	add.w	r8, r8, #8
  4026f8:	2900      	cmp	r1, #0
  4026fa:	f2c0 8165 	blt.w	4029c8 <_svfprintf_r+0x12ac>
  4026fe:	9913      	ldr	r1, [sp, #76]	; 0x4c
  402700:	f8c8 6000 	str.w	r6, [r8]
  402704:	3301      	adds	r3, #1
  402706:	188c      	adds	r4, r1, r2
  402708:	2b07      	cmp	r3, #7
  40270a:	9427      	str	r4, [sp, #156]	; 0x9c
  40270c:	9326      	str	r3, [sp, #152]	; 0x98
  40270e:	f8c8 1004 	str.w	r1, [r8, #4]
  402712:	f77f a9e1 	ble.w	401ad8 <_svfprintf_r+0x3bc>
  402716:	e52c      	b.n	402172 <_svfprintf_r+0xa56>
  402718:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40271a:	9909      	ldr	r1, [sp, #36]	; 0x24
  40271c:	6813      	ldr	r3, [r2, #0]
  40271e:	17cd      	asrs	r5, r1, #31
  402720:	4608      	mov	r0, r1
  402722:	3204      	adds	r2, #4
  402724:	4629      	mov	r1, r5
  402726:	920f      	str	r2, [sp, #60]	; 0x3c
  402728:	e9c3 0100 	strd	r0, r1, [r3]
  40272c:	f7ff b81d 	b.w	40176a <_svfprintf_r+0x4e>
  402730:	aa25      	add	r2, sp, #148	; 0x94
  402732:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402734:	980c      	ldr	r0, [sp, #48]	; 0x30
  402736:	f003 ff83 	bl	406640 <__ssprint_r>
  40273a:	2800      	cmp	r0, #0
  40273c:	f47f a8c0 	bne.w	4018c0 <_svfprintf_r+0x1a4>
  402740:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402742:	46c8      	mov	r8, r9
  402744:	e458      	b.n	401ff8 <_svfprintf_r+0x8dc>
  402746:	bf00      	nop
  402748:	00407858 	.word	0x00407858
  40274c:	00407844 	.word	0x00407844
  402750:	2140      	movs	r1, #64	; 0x40
  402752:	980c      	ldr	r0, [sp, #48]	; 0x30
  402754:	f002 fe58 	bl	405408 <_malloc_r>
  402758:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40275a:	6010      	str	r0, [r2, #0]
  40275c:	6110      	str	r0, [r2, #16]
  40275e:	2800      	cmp	r0, #0
  402760:	f000 81f2 	beq.w	402b48 <_svfprintf_r+0x142c>
  402764:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  402766:	2340      	movs	r3, #64	; 0x40
  402768:	6153      	str	r3, [r2, #20]
  40276a:	f7fe bfee 	b.w	40174a <_svfprintf_r+0x2e>
  40276e:	a823      	add	r0, sp, #140	; 0x8c
  402770:	a920      	add	r1, sp, #128	; 0x80
  402772:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  402774:	9004      	str	r0, [sp, #16]
  402776:	9103      	str	r1, [sp, #12]
  402778:	a81f      	add	r0, sp, #124	; 0x7c
  40277a:	2103      	movs	r1, #3
  40277c:	9002      	str	r0, [sp, #8]
  40277e:	9a08      	ldr	r2, [sp, #32]
  402780:	9401      	str	r4, [sp, #4]
  402782:	463b      	mov	r3, r7
  402784:	9100      	str	r1, [sp, #0]
  402786:	980c      	ldr	r0, [sp, #48]	; 0x30
  402788:	f001 f9ca 	bl	403b20 <_dtoa_r>
  40278c:	4625      	mov	r5, r4
  40278e:	4606      	mov	r6, r0
  402790:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402792:	2b46      	cmp	r3, #70	; 0x46
  402794:	eb06 0405 	add.w	r4, r6, r5
  402798:	f47f af29 	bne.w	4025ee <_svfprintf_r+0xed2>
  40279c:	7833      	ldrb	r3, [r6, #0]
  40279e:	2b30      	cmp	r3, #48	; 0x30
  4027a0:	f000 8178 	beq.w	402a94 <_svfprintf_r+0x1378>
  4027a4:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
  4027a6:	442c      	add	r4, r5
  4027a8:	e721      	b.n	4025ee <_svfprintf_r+0xed2>
  4027aa:	aa25      	add	r2, sp, #148	; 0x94
  4027ac:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4027ae:	980c      	ldr	r0, [sp, #48]	; 0x30
  4027b0:	f003 ff46 	bl	406640 <__ssprint_r>
  4027b4:	2800      	cmp	r0, #0
  4027b6:	f47f a883 	bne.w	4018c0 <_svfprintf_r+0x1a4>
  4027ba:	991f      	ldr	r1, [sp, #124]	; 0x7c
  4027bc:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4027be:	46c8      	mov	r8, r9
  4027c0:	e782      	b.n	4026c8 <_svfprintf_r+0xfac>
  4027c2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4027c4:	2b00      	cmp	r3, #0
  4027c6:	bf08      	it	eq
  4027c8:	2301      	moveq	r3, #1
  4027ca:	930a      	str	r3, [sp, #40]	; 0x28
  4027cc:	e6db      	b.n	402586 <_svfprintf_r+0xe6a>
  4027ce:	4630      	mov	r0, r6
  4027d0:	940a      	str	r4, [sp, #40]	; 0x28
  4027d2:	f7fe ff35 	bl	401640 <strlen>
  4027d6:	950f      	str	r5, [sp, #60]	; 0x3c
  4027d8:	900e      	str	r0, [sp, #56]	; 0x38
  4027da:	f8cd b01c 	str.w	fp, [sp, #28]
  4027de:	4603      	mov	r3, r0
  4027e0:	f7ff b9f9 	b.w	401bd6 <_svfprintf_r+0x4ba>
  4027e4:	272d      	movs	r7, #45	; 0x2d
  4027e6:	2300      	movs	r3, #0
  4027e8:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  4027ec:	930a      	str	r3, [sp, #40]	; 0x28
  4027ee:	f7ff b8ae 	b.w	40194e <_svfprintf_r+0x232>
  4027f2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4027f4:	9312      	str	r3, [sp, #72]	; 0x48
  4027f6:	461a      	mov	r2, r3
  4027f8:	3303      	adds	r3, #3
  4027fa:	db04      	blt.n	402806 <_svfprintf_r+0x10ea>
  4027fc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4027fe:	4619      	mov	r1, r3
  402800:	4291      	cmp	r1, r2
  402802:	f6bf af17 	bge.w	402634 <_svfprintf_r+0xf18>
  402806:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402808:	3b02      	subs	r3, #2
  40280a:	9311      	str	r3, [sp, #68]	; 0x44
  40280c:	f89d 3044 	ldrb.w	r3, [sp, #68]	; 0x44
  402810:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
  402814:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402816:	3b01      	subs	r3, #1
  402818:	2b00      	cmp	r3, #0
  40281a:	931f      	str	r3, [sp, #124]	; 0x7c
  40281c:	bfbd      	ittte	lt
  40281e:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
  402820:	f1c3 0301 	rsblt	r3, r3, #1
  402824:	222d      	movlt	r2, #45	; 0x2d
  402826:	222b      	movge	r2, #43	; 0x2b
  402828:	2b09      	cmp	r3, #9
  40282a:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
  40282e:	f340 8116 	ble.w	402a5e <_svfprintf_r+0x1342>
  402832:	f10d 0493 	add.w	r4, sp, #147	; 0x93
  402836:	4620      	mov	r0, r4
  402838:	4dab      	ldr	r5, [pc, #684]	; (402ae8 <_svfprintf_r+0x13cc>)
  40283a:	e000      	b.n	40283e <_svfprintf_r+0x1122>
  40283c:	4610      	mov	r0, r2
  40283e:	fb85 1203 	smull	r1, r2, r5, r3
  402842:	17d9      	asrs	r1, r3, #31
  402844:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
  402848:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  40284c:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  402850:	3230      	adds	r2, #48	; 0x30
  402852:	2909      	cmp	r1, #9
  402854:	f800 2c01 	strb.w	r2, [r0, #-1]
  402858:	460b      	mov	r3, r1
  40285a:	f100 32ff 	add.w	r2, r0, #4294967295
  40285e:	dced      	bgt.n	40283c <_svfprintf_r+0x1120>
  402860:	3330      	adds	r3, #48	; 0x30
  402862:	3802      	subs	r0, #2
  402864:	b2d9      	uxtb	r1, r3
  402866:	4284      	cmp	r4, r0
  402868:	f802 1c01 	strb.w	r1, [r2, #-1]
  40286c:	f240 8165 	bls.w	402b3a <_svfprintf_r+0x141e>
  402870:	f10d 0086 	add.w	r0, sp, #134	; 0x86
  402874:	4613      	mov	r3, r2
  402876:	e001      	b.n	40287c <_svfprintf_r+0x1160>
  402878:	f813 1b01 	ldrb.w	r1, [r3], #1
  40287c:	f800 1b01 	strb.w	r1, [r0], #1
  402880:	42a3      	cmp	r3, r4
  402882:	d1f9      	bne.n	402878 <_svfprintf_r+0x115c>
  402884:	3301      	adds	r3, #1
  402886:	1a9b      	subs	r3, r3, r2
  402888:	f10d 0286 	add.w	r2, sp, #134	; 0x86
  40288c:	4413      	add	r3, r2
  40288e:	aa21      	add	r2, sp, #132	; 0x84
  402890:	1a9b      	subs	r3, r3, r2
  402892:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402894:	931b      	str	r3, [sp, #108]	; 0x6c
  402896:	2a01      	cmp	r2, #1
  402898:	4413      	add	r3, r2
  40289a:	930e      	str	r3, [sp, #56]	; 0x38
  40289c:	f340 8119 	ble.w	402ad2 <_svfprintf_r+0x13b6>
  4028a0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4028a2:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4028a4:	4413      	add	r3, r2
  4028a6:	930e      	str	r3, [sp, #56]	; 0x38
  4028a8:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4028ac:	9308      	str	r3, [sp, #32]
  4028ae:	2300      	movs	r3, #0
  4028b0:	9312      	str	r3, [sp, #72]	; 0x48
  4028b2:	e6cf      	b.n	402654 <_svfprintf_r+0xf38>
  4028b4:	aa25      	add	r2, sp, #148	; 0x94
  4028b6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4028b8:	980c      	ldr	r0, [sp, #48]	; 0x30
  4028ba:	f003 fec1 	bl	406640 <__ssprint_r>
  4028be:	2800      	cmp	r0, #0
  4028c0:	f47e affe 	bne.w	4018c0 <_svfprintf_r+0x1a4>
  4028c4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4028c6:	46c8      	mov	r8, r9
  4028c8:	e4d7      	b.n	40227a <_svfprintf_r+0xb5e>
  4028ca:	4623      	mov	r3, r4
  4028cc:	e6a2      	b.n	402614 <_svfprintf_r+0xef8>
  4028ce:	aa25      	add	r2, sp, #148	; 0x94
  4028d0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4028d2:	980c      	ldr	r0, [sp, #48]	; 0x30
  4028d4:	f003 feb4 	bl	406640 <__ssprint_r>
  4028d8:	2800      	cmp	r0, #0
  4028da:	f47e aff1 	bne.w	4018c0 <_svfprintf_r+0x1a4>
  4028de:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  4028e0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4028e2:	46c8      	mov	r8, r9
  4028e4:	e5ae      	b.n	402444 <_svfprintf_r+0xd28>
  4028e6:	aa25      	add	r2, sp, #148	; 0x94
  4028e8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4028ea:	980c      	ldr	r0, [sp, #48]	; 0x30
  4028ec:	f003 fea8 	bl	406640 <__ssprint_r>
  4028f0:	2800      	cmp	r0, #0
  4028f2:	f47e afe5 	bne.w	4018c0 <_svfprintf_r+0x1a4>
  4028f6:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  4028f8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4028fa:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4028fc:	1a9a      	subs	r2, r3, r2
  4028fe:	46c8      	mov	r8, r9
  402900:	e5b8      	b.n	402474 <_svfprintf_r+0xd58>
  402902:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402904:	9612      	str	r6, [sp, #72]	; 0x48
  402906:	2b06      	cmp	r3, #6
  402908:	bf28      	it	cs
  40290a:	2306      	movcs	r3, #6
  40290c:	960a      	str	r6, [sp, #40]	; 0x28
  40290e:	4637      	mov	r7, r6
  402910:	9308      	str	r3, [sp, #32]
  402912:	950f      	str	r5, [sp, #60]	; 0x3c
  402914:	f8cd b01c 	str.w	fp, [sp, #28]
  402918:	930e      	str	r3, [sp, #56]	; 0x38
  40291a:	4e74      	ldr	r6, [pc, #464]	; (402aec <_svfprintf_r+0x13d0>)
  40291c:	f7ff b816 	b.w	40194c <_svfprintf_r+0x230>
  402920:	a823      	add	r0, sp, #140	; 0x8c
  402922:	a920      	add	r1, sp, #128	; 0x80
  402924:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  402926:	9004      	str	r0, [sp, #16]
  402928:	9103      	str	r1, [sp, #12]
  40292a:	a81f      	add	r0, sp, #124	; 0x7c
  40292c:	2103      	movs	r1, #3
  40292e:	9002      	str	r0, [sp, #8]
  402930:	9a08      	ldr	r2, [sp, #32]
  402932:	9501      	str	r5, [sp, #4]
  402934:	463b      	mov	r3, r7
  402936:	9100      	str	r1, [sp, #0]
  402938:	980c      	ldr	r0, [sp, #48]	; 0x30
  40293a:	f001 f8f1 	bl	403b20 <_dtoa_r>
  40293e:	4606      	mov	r6, r0
  402940:	1944      	adds	r4, r0, r5
  402942:	e72b      	b.n	40279c <_svfprintf_r+0x1080>
  402944:	2306      	movs	r3, #6
  402946:	930a      	str	r3, [sp, #40]	; 0x28
  402948:	e61d      	b.n	402586 <_svfprintf_r+0xe6a>
  40294a:	272d      	movs	r7, #45	; 0x2d
  40294c:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  402950:	f7ff bacd 	b.w	401eee <_svfprintf_r+0x7d2>
  402954:	9a19      	ldr	r2, [sp, #100]	; 0x64
  402956:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402958:	4413      	add	r3, r2
  40295a:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40295c:	930e      	str	r3, [sp, #56]	; 0x38
  40295e:	2a00      	cmp	r2, #0
  402960:	f340 80b0 	ble.w	402ac4 <_svfprintf_r+0x13a8>
  402964:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  402968:	9308      	str	r3, [sp, #32]
  40296a:	2367      	movs	r3, #103	; 0x67
  40296c:	9311      	str	r3, [sp, #68]	; 0x44
  40296e:	e671      	b.n	402654 <_svfprintf_r+0xf38>
  402970:	2b00      	cmp	r3, #0
  402972:	f340 80c3 	ble.w	402afc <_svfprintf_r+0x13e0>
  402976:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  402978:	2a00      	cmp	r2, #0
  40297a:	f040 8099 	bne.w	402ab0 <_svfprintf_r+0x1394>
  40297e:	f01b 0f01 	tst.w	fp, #1
  402982:	f040 8095 	bne.w	402ab0 <_svfprintf_r+0x1394>
  402986:	9308      	str	r3, [sp, #32]
  402988:	930e      	str	r3, [sp, #56]	; 0x38
  40298a:	e663      	b.n	402654 <_svfprintf_r+0xf38>
  40298c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40298e:	9308      	str	r3, [sp, #32]
  402990:	930e      	str	r3, [sp, #56]	; 0x38
  402992:	900a      	str	r0, [sp, #40]	; 0x28
  402994:	950f      	str	r5, [sp, #60]	; 0x3c
  402996:	f8cd b01c 	str.w	fp, [sp, #28]
  40299a:	9012      	str	r0, [sp, #72]	; 0x48
  40299c:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4029a0:	f7fe bfd4 	b.w	40194c <_svfprintf_r+0x230>
  4029a4:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4029a6:	2b47      	cmp	r3, #71	; 0x47
  4029a8:	f47f ae20 	bne.w	4025ec <_svfprintf_r+0xed0>
  4029ac:	f01b 0f01 	tst.w	fp, #1
  4029b0:	f47f aeee 	bne.w	402790 <_svfprintf_r+0x1074>
  4029b4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4029b6:	1b9b      	subs	r3, r3, r6
  4029b8:	9313      	str	r3, [sp, #76]	; 0x4c
  4029ba:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4029bc:	2b47      	cmp	r3, #71	; 0x47
  4029be:	f43f af18 	beq.w	4027f2 <_svfprintf_r+0x10d6>
  4029c2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4029c4:	9312      	str	r3, [sp, #72]	; 0x48
  4029c6:	e721      	b.n	40280c <_svfprintf_r+0x10f0>
  4029c8:	424f      	negs	r7, r1
  4029ca:	3110      	adds	r1, #16
  4029cc:	4d48      	ldr	r5, [pc, #288]	; (402af0 <_svfprintf_r+0x13d4>)
  4029ce:	da2f      	bge.n	402a30 <_svfprintf_r+0x1314>
  4029d0:	2410      	movs	r4, #16
  4029d2:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  4029d6:	e004      	b.n	4029e2 <_svfprintf_r+0x12c6>
  4029d8:	f108 0808 	add.w	r8, r8, #8
  4029dc:	3f10      	subs	r7, #16
  4029de:	2f10      	cmp	r7, #16
  4029e0:	dd26      	ble.n	402a30 <_svfprintf_r+0x1314>
  4029e2:	3301      	adds	r3, #1
  4029e4:	3210      	adds	r2, #16
  4029e6:	2b07      	cmp	r3, #7
  4029e8:	9227      	str	r2, [sp, #156]	; 0x9c
  4029ea:	9326      	str	r3, [sp, #152]	; 0x98
  4029ec:	f8c8 5000 	str.w	r5, [r8]
  4029f0:	f8c8 4004 	str.w	r4, [r8, #4]
  4029f4:	ddf0      	ble.n	4029d8 <_svfprintf_r+0x12bc>
  4029f6:	aa25      	add	r2, sp, #148	; 0x94
  4029f8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4029fa:	4658      	mov	r0, fp
  4029fc:	f003 fe20 	bl	406640 <__ssprint_r>
  402a00:	2800      	cmp	r0, #0
  402a02:	f47e af5d 	bne.w	4018c0 <_svfprintf_r+0x1a4>
  402a06:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402a08:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402a0a:	46c8      	mov	r8, r9
  402a0c:	e7e6      	b.n	4029dc <_svfprintf_r+0x12c0>
  402a0e:	aa25      	add	r2, sp, #148	; 0x94
  402a10:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402a12:	980c      	ldr	r0, [sp, #48]	; 0x30
  402a14:	f003 fe14 	bl	406640 <__ssprint_r>
  402a18:	2800      	cmp	r0, #0
  402a1a:	f47e af51 	bne.w	4018c0 <_svfprintf_r+0x1a4>
  402a1e:	991f      	ldr	r1, [sp, #124]	; 0x7c
  402a20:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402a22:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402a24:	46c8      	mov	r8, r9
  402a26:	e667      	b.n	4026f8 <_svfprintf_r+0xfdc>
  402a28:	2000      	movs	r0, #0
  402a2a:	900a      	str	r0, [sp, #40]	; 0x28
  402a2c:	f7fe bed0 	b.w	4017d0 <_svfprintf_r+0xb4>
  402a30:	3301      	adds	r3, #1
  402a32:	443a      	add	r2, r7
  402a34:	2b07      	cmp	r3, #7
  402a36:	e888 00a0 	stmia.w	r8, {r5, r7}
  402a3a:	9227      	str	r2, [sp, #156]	; 0x9c
  402a3c:	9326      	str	r3, [sp, #152]	; 0x98
  402a3e:	f108 0808 	add.w	r8, r8, #8
  402a42:	f77f ae5c 	ble.w	4026fe <_svfprintf_r+0xfe2>
  402a46:	aa25      	add	r2, sp, #148	; 0x94
  402a48:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402a4a:	980c      	ldr	r0, [sp, #48]	; 0x30
  402a4c:	f003 fdf8 	bl	406640 <__ssprint_r>
  402a50:	2800      	cmp	r0, #0
  402a52:	f47e af35 	bne.w	4018c0 <_svfprintf_r+0x1a4>
  402a56:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402a58:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402a5a:	46c8      	mov	r8, r9
  402a5c:	e64f      	b.n	4026fe <_svfprintf_r+0xfe2>
  402a5e:	3330      	adds	r3, #48	; 0x30
  402a60:	2230      	movs	r2, #48	; 0x30
  402a62:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
  402a66:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
  402a6a:	ab22      	add	r3, sp, #136	; 0x88
  402a6c:	e70f      	b.n	40288e <_svfprintf_r+0x1172>
  402a6e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402a70:	9a19      	ldr	r2, [sp, #100]	; 0x64
  402a72:	4413      	add	r3, r2
  402a74:	930e      	str	r3, [sp, #56]	; 0x38
  402a76:	e775      	b.n	402964 <_svfprintf_r+0x1248>
  402a78:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  402a7a:	e5cb      	b.n	402614 <_svfprintf_r+0xef8>
  402a7c:	9b14      	ldr	r3, [sp, #80]	; 0x50
  402a7e:	4e1d      	ldr	r6, [pc, #116]	; (402af4 <_svfprintf_r+0x13d8>)
  402a80:	2b00      	cmp	r3, #0
  402a82:	bfb6      	itet	lt
  402a84:	272d      	movlt	r7, #45	; 0x2d
  402a86:	f89d 7077 	ldrbge.w	r7, [sp, #119]	; 0x77
  402a8a:	f88d 7077 	strblt.w	r7, [sp, #119]	; 0x77
  402a8e:	4b1a      	ldr	r3, [pc, #104]	; (402af8 <_svfprintf_r+0x13dc>)
  402a90:	f7ff ba2f 	b.w	401ef2 <_svfprintf_r+0x7d6>
  402a94:	9a16      	ldr	r2, [sp, #88]	; 0x58
  402a96:	9808      	ldr	r0, [sp, #32]
  402a98:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  402a9a:	4639      	mov	r1, r7
  402a9c:	f004 fc6c 	bl	407378 <__aeabi_dcmpeq>
  402aa0:	2800      	cmp	r0, #0
  402aa2:	f47f ae7f 	bne.w	4027a4 <_svfprintf_r+0x1088>
  402aa6:	f1c5 0501 	rsb	r5, r5, #1
  402aaa:	951f      	str	r5, [sp, #124]	; 0x7c
  402aac:	442c      	add	r4, r5
  402aae:	e59e      	b.n	4025ee <_svfprintf_r+0xed2>
  402ab0:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402ab2:	9a19      	ldr	r2, [sp, #100]	; 0x64
  402ab4:	4413      	add	r3, r2
  402ab6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  402ab8:	441a      	add	r2, r3
  402aba:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  402abe:	920e      	str	r2, [sp, #56]	; 0x38
  402ac0:	9308      	str	r3, [sp, #32]
  402ac2:	e5c7      	b.n	402654 <_svfprintf_r+0xf38>
  402ac4:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402ac6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402ac8:	f1c3 0301 	rsb	r3, r3, #1
  402acc:	441a      	add	r2, r3
  402ace:	4613      	mov	r3, r2
  402ad0:	e7d0      	b.n	402a74 <_svfprintf_r+0x1358>
  402ad2:	f01b 0301 	ands.w	r3, fp, #1
  402ad6:	9312      	str	r3, [sp, #72]	; 0x48
  402ad8:	f47f aee2 	bne.w	4028a0 <_svfprintf_r+0x1184>
  402adc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402ade:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  402ae2:	9308      	str	r3, [sp, #32]
  402ae4:	e5b6      	b.n	402654 <_svfprintf_r+0xf38>
  402ae6:	bf00      	nop
  402ae8:	66666667 	.word	0x66666667
  402aec:	0040783c 	.word	0x0040783c
  402af0:	00407858 	.word	0x00407858
  402af4:	00407810 	.word	0x00407810
  402af8:	0040780c 	.word	0x0040780c
  402afc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402afe:	b913      	cbnz	r3, 402b06 <_svfprintf_r+0x13ea>
  402b00:	f01b 0f01 	tst.w	fp, #1
  402b04:	d002      	beq.n	402b0c <_svfprintf_r+0x13f0>
  402b06:	9b19      	ldr	r3, [sp, #100]	; 0x64
  402b08:	3301      	adds	r3, #1
  402b0a:	e7d4      	b.n	402ab6 <_svfprintf_r+0x139a>
  402b0c:	2301      	movs	r3, #1
  402b0e:	e73a      	b.n	402986 <_svfprintf_r+0x126a>
  402b10:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402b12:	f89a 3001 	ldrb.w	r3, [sl, #1]
  402b16:	6828      	ldr	r0, [r5, #0]
  402b18:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
  402b1c:	900a      	str	r0, [sp, #40]	; 0x28
  402b1e:	4628      	mov	r0, r5
  402b20:	3004      	adds	r0, #4
  402b22:	46a2      	mov	sl, r4
  402b24:	900f      	str	r0, [sp, #60]	; 0x3c
  402b26:	f7fe be51 	b.w	4017cc <_svfprintf_r+0xb0>
  402b2a:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  402b2e:	f7ff b867 	b.w	401c00 <_svfprintf_r+0x4e4>
  402b32:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  402b36:	f7ff ba15 	b.w	401f64 <_svfprintf_r+0x848>
  402b3a:	f10d 0386 	add.w	r3, sp, #134	; 0x86
  402b3e:	e6a6      	b.n	40288e <_svfprintf_r+0x1172>
  402b40:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  402b44:	f7ff b8eb 	b.w	401d1e <_svfprintf_r+0x602>
  402b48:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  402b4a:	230c      	movs	r3, #12
  402b4c:	6013      	str	r3, [r2, #0]
  402b4e:	f04f 33ff 	mov.w	r3, #4294967295
  402b52:	9309      	str	r3, [sp, #36]	; 0x24
  402b54:	f7fe bebd 	b.w	4018d2 <_svfprintf_r+0x1b6>
  402b58:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  402b5c:	f7ff b99a 	b.w	401e94 <_svfprintf_r+0x778>
  402b60:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  402b64:	f7ff b976 	b.w	401e54 <_svfprintf_r+0x738>
  402b68:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  402b6c:	f7ff b959 	b.w	401e22 <_svfprintf_r+0x706>
  402b70:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  402b74:	f7ff b912 	b.w	401d9c <_svfprintf_r+0x680>

00402b78 <__sprint_r.part.0>:
  402b78:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402b7c:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  402b7e:	049c      	lsls	r4, r3, #18
  402b80:	4693      	mov	fp, r2
  402b82:	d52f      	bpl.n	402be4 <__sprint_r.part.0+0x6c>
  402b84:	6893      	ldr	r3, [r2, #8]
  402b86:	6812      	ldr	r2, [r2, #0]
  402b88:	b353      	cbz	r3, 402be0 <__sprint_r.part.0+0x68>
  402b8a:	460e      	mov	r6, r1
  402b8c:	4607      	mov	r7, r0
  402b8e:	f102 0908 	add.w	r9, r2, #8
  402b92:	e919 0420 	ldmdb	r9, {r5, sl}
  402b96:	ea5f 089a 	movs.w	r8, sl, lsr #2
  402b9a:	d017      	beq.n	402bcc <__sprint_r.part.0+0x54>
  402b9c:	3d04      	subs	r5, #4
  402b9e:	2400      	movs	r4, #0
  402ba0:	e001      	b.n	402ba6 <__sprint_r.part.0+0x2e>
  402ba2:	45a0      	cmp	r8, r4
  402ba4:	d010      	beq.n	402bc8 <__sprint_r.part.0+0x50>
  402ba6:	4632      	mov	r2, r6
  402ba8:	f855 1f04 	ldr.w	r1, [r5, #4]!
  402bac:	4638      	mov	r0, r7
  402bae:	f002 f87b 	bl	404ca8 <_fputwc_r>
  402bb2:	1c43      	adds	r3, r0, #1
  402bb4:	f104 0401 	add.w	r4, r4, #1
  402bb8:	d1f3      	bne.n	402ba2 <__sprint_r.part.0+0x2a>
  402bba:	2300      	movs	r3, #0
  402bbc:	f8cb 3008 	str.w	r3, [fp, #8]
  402bc0:	f8cb 3004 	str.w	r3, [fp, #4]
  402bc4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402bc8:	f8db 3008 	ldr.w	r3, [fp, #8]
  402bcc:	f02a 0a03 	bic.w	sl, sl, #3
  402bd0:	eba3 030a 	sub.w	r3, r3, sl
  402bd4:	f8cb 3008 	str.w	r3, [fp, #8]
  402bd8:	f109 0908 	add.w	r9, r9, #8
  402bdc:	2b00      	cmp	r3, #0
  402bde:	d1d8      	bne.n	402b92 <__sprint_r.part.0+0x1a>
  402be0:	2000      	movs	r0, #0
  402be2:	e7ea      	b.n	402bba <__sprint_r.part.0+0x42>
  402be4:	f002 f9ca 	bl	404f7c <__sfvwrite_r>
  402be8:	2300      	movs	r3, #0
  402bea:	f8cb 3008 	str.w	r3, [fp, #8]
  402bee:	f8cb 3004 	str.w	r3, [fp, #4]
  402bf2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402bf6:	bf00      	nop

00402bf8 <_vfiprintf_r>:
  402bf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402bfc:	b0ad      	sub	sp, #180	; 0xb4
  402bfe:	461d      	mov	r5, r3
  402c00:	468b      	mov	fp, r1
  402c02:	4690      	mov	r8, r2
  402c04:	9307      	str	r3, [sp, #28]
  402c06:	9006      	str	r0, [sp, #24]
  402c08:	b118      	cbz	r0, 402c12 <_vfiprintf_r+0x1a>
  402c0a:	6b83      	ldr	r3, [r0, #56]	; 0x38
  402c0c:	2b00      	cmp	r3, #0
  402c0e:	f000 80f3 	beq.w	402df8 <_vfiprintf_r+0x200>
  402c12:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  402c16:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  402c1a:	07df      	lsls	r7, r3, #31
  402c1c:	b281      	uxth	r1, r0
  402c1e:	d402      	bmi.n	402c26 <_vfiprintf_r+0x2e>
  402c20:	058e      	lsls	r6, r1, #22
  402c22:	f140 80fc 	bpl.w	402e1e <_vfiprintf_r+0x226>
  402c26:	048c      	lsls	r4, r1, #18
  402c28:	d40a      	bmi.n	402c40 <_vfiprintf_r+0x48>
  402c2a:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  402c2e:	f440 5100 	orr.w	r1, r0, #8192	; 0x2000
  402c32:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  402c36:	f8ab 100c 	strh.w	r1, [fp, #12]
  402c3a:	f8cb 3064 	str.w	r3, [fp, #100]	; 0x64
  402c3e:	b289      	uxth	r1, r1
  402c40:	0708      	lsls	r0, r1, #28
  402c42:	f140 80b3 	bpl.w	402dac <_vfiprintf_r+0x1b4>
  402c46:	f8db 3010 	ldr.w	r3, [fp, #16]
  402c4a:	2b00      	cmp	r3, #0
  402c4c:	f000 80ae 	beq.w	402dac <_vfiprintf_r+0x1b4>
  402c50:	f001 031a 	and.w	r3, r1, #26
  402c54:	2b0a      	cmp	r3, #10
  402c56:	f000 80b5 	beq.w	402dc4 <_vfiprintf_r+0x1cc>
  402c5a:	2300      	movs	r3, #0
  402c5c:	f10d 0970 	add.w	r9, sp, #112	; 0x70
  402c60:	930b      	str	r3, [sp, #44]	; 0x2c
  402c62:	9311      	str	r3, [sp, #68]	; 0x44
  402c64:	9310      	str	r3, [sp, #64]	; 0x40
  402c66:	9303      	str	r3, [sp, #12]
  402c68:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  402c6c:	46ca      	mov	sl, r9
  402c6e:	f8cd b010 	str.w	fp, [sp, #16]
  402c72:	f898 3000 	ldrb.w	r3, [r8]
  402c76:	4644      	mov	r4, r8
  402c78:	b1fb      	cbz	r3, 402cba <_vfiprintf_r+0xc2>
  402c7a:	2b25      	cmp	r3, #37	; 0x25
  402c7c:	d102      	bne.n	402c84 <_vfiprintf_r+0x8c>
  402c7e:	e01c      	b.n	402cba <_vfiprintf_r+0xc2>
  402c80:	2b25      	cmp	r3, #37	; 0x25
  402c82:	d003      	beq.n	402c8c <_vfiprintf_r+0x94>
  402c84:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  402c88:	2b00      	cmp	r3, #0
  402c8a:	d1f9      	bne.n	402c80 <_vfiprintf_r+0x88>
  402c8c:	eba4 0508 	sub.w	r5, r4, r8
  402c90:	b19d      	cbz	r5, 402cba <_vfiprintf_r+0xc2>
  402c92:	9b10      	ldr	r3, [sp, #64]	; 0x40
  402c94:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402c96:	f8ca 8000 	str.w	r8, [sl]
  402c9a:	3301      	adds	r3, #1
  402c9c:	442a      	add	r2, r5
  402c9e:	2b07      	cmp	r3, #7
  402ca0:	f8ca 5004 	str.w	r5, [sl, #4]
  402ca4:	9211      	str	r2, [sp, #68]	; 0x44
  402ca6:	9310      	str	r3, [sp, #64]	; 0x40
  402ca8:	dd7a      	ble.n	402da0 <_vfiprintf_r+0x1a8>
  402caa:	2a00      	cmp	r2, #0
  402cac:	f040 84b0 	bne.w	403610 <_vfiprintf_r+0xa18>
  402cb0:	9b03      	ldr	r3, [sp, #12]
  402cb2:	9210      	str	r2, [sp, #64]	; 0x40
  402cb4:	442b      	add	r3, r5
  402cb6:	46ca      	mov	sl, r9
  402cb8:	9303      	str	r3, [sp, #12]
  402cba:	7823      	ldrb	r3, [r4, #0]
  402cbc:	2b00      	cmp	r3, #0
  402cbe:	f000 83e0 	beq.w	403482 <_vfiprintf_r+0x88a>
  402cc2:	2000      	movs	r0, #0
  402cc4:	f04f 0300 	mov.w	r3, #0
  402cc8:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
  402ccc:	f104 0801 	add.w	r8, r4, #1
  402cd0:	7862      	ldrb	r2, [r4, #1]
  402cd2:	4605      	mov	r5, r0
  402cd4:	4606      	mov	r6, r0
  402cd6:	4603      	mov	r3, r0
  402cd8:	f04f 34ff 	mov.w	r4, #4294967295
  402cdc:	f108 0801 	add.w	r8, r8, #1
  402ce0:	f1a2 0120 	sub.w	r1, r2, #32
  402ce4:	2958      	cmp	r1, #88	; 0x58
  402ce6:	f200 82de 	bhi.w	4032a6 <_vfiprintf_r+0x6ae>
  402cea:	e8df f011 	tbh	[pc, r1, lsl #1]
  402cee:	0221      	.short	0x0221
  402cf0:	02dc02dc 	.word	0x02dc02dc
  402cf4:	02dc0229 	.word	0x02dc0229
  402cf8:	02dc02dc 	.word	0x02dc02dc
  402cfc:	02dc02dc 	.word	0x02dc02dc
  402d00:	028902dc 	.word	0x028902dc
  402d04:	02dc0295 	.word	0x02dc0295
  402d08:	02bd00a2 	.word	0x02bd00a2
  402d0c:	019f02dc 	.word	0x019f02dc
  402d10:	01a401a4 	.word	0x01a401a4
  402d14:	01a401a4 	.word	0x01a401a4
  402d18:	01a401a4 	.word	0x01a401a4
  402d1c:	01a401a4 	.word	0x01a401a4
  402d20:	02dc01a4 	.word	0x02dc01a4
  402d24:	02dc02dc 	.word	0x02dc02dc
  402d28:	02dc02dc 	.word	0x02dc02dc
  402d2c:	02dc02dc 	.word	0x02dc02dc
  402d30:	02dc02dc 	.word	0x02dc02dc
  402d34:	01b202dc 	.word	0x01b202dc
  402d38:	02dc02dc 	.word	0x02dc02dc
  402d3c:	02dc02dc 	.word	0x02dc02dc
  402d40:	02dc02dc 	.word	0x02dc02dc
  402d44:	02dc02dc 	.word	0x02dc02dc
  402d48:	02dc02dc 	.word	0x02dc02dc
  402d4c:	02dc0197 	.word	0x02dc0197
  402d50:	02dc02dc 	.word	0x02dc02dc
  402d54:	02dc02dc 	.word	0x02dc02dc
  402d58:	02dc019b 	.word	0x02dc019b
  402d5c:	025302dc 	.word	0x025302dc
  402d60:	02dc02dc 	.word	0x02dc02dc
  402d64:	02dc02dc 	.word	0x02dc02dc
  402d68:	02dc02dc 	.word	0x02dc02dc
  402d6c:	02dc02dc 	.word	0x02dc02dc
  402d70:	02dc02dc 	.word	0x02dc02dc
  402d74:	021b025a 	.word	0x021b025a
  402d78:	02dc02dc 	.word	0x02dc02dc
  402d7c:	026e02dc 	.word	0x026e02dc
  402d80:	02dc021b 	.word	0x02dc021b
  402d84:	027302dc 	.word	0x027302dc
  402d88:	01f502dc 	.word	0x01f502dc
  402d8c:	02090182 	.word	0x02090182
  402d90:	02dc02d7 	.word	0x02dc02d7
  402d94:	02dc029a 	.word	0x02dc029a
  402d98:	02dc00a7 	.word	0x02dc00a7
  402d9c:	022e02dc 	.word	0x022e02dc
  402da0:	f10a 0a08 	add.w	sl, sl, #8
  402da4:	9b03      	ldr	r3, [sp, #12]
  402da6:	442b      	add	r3, r5
  402da8:	9303      	str	r3, [sp, #12]
  402daa:	e786      	b.n	402cba <_vfiprintf_r+0xc2>
  402dac:	4659      	mov	r1, fp
  402dae:	9806      	ldr	r0, [sp, #24]
  402db0:	f000 fdac 	bl	40390c <__swsetup_r>
  402db4:	bb18      	cbnz	r0, 402dfe <_vfiprintf_r+0x206>
  402db6:	f8bb 100c 	ldrh.w	r1, [fp, #12]
  402dba:	f001 031a 	and.w	r3, r1, #26
  402dbe:	2b0a      	cmp	r3, #10
  402dc0:	f47f af4b 	bne.w	402c5a <_vfiprintf_r+0x62>
  402dc4:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
  402dc8:	2b00      	cmp	r3, #0
  402dca:	f6ff af46 	blt.w	402c5a <_vfiprintf_r+0x62>
  402dce:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  402dd2:	07db      	lsls	r3, r3, #31
  402dd4:	d405      	bmi.n	402de2 <_vfiprintf_r+0x1ea>
  402dd6:	058f      	lsls	r7, r1, #22
  402dd8:	d403      	bmi.n	402de2 <_vfiprintf_r+0x1ea>
  402dda:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  402dde:	f002 fa91 	bl	405304 <__retarget_lock_release_recursive>
  402de2:	462b      	mov	r3, r5
  402de4:	4642      	mov	r2, r8
  402de6:	4659      	mov	r1, fp
  402de8:	9806      	ldr	r0, [sp, #24]
  402dea:	f000 fd4d 	bl	403888 <__sbprintf>
  402dee:	9003      	str	r0, [sp, #12]
  402df0:	9803      	ldr	r0, [sp, #12]
  402df2:	b02d      	add	sp, #180	; 0xb4
  402df4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402df8:	f001 feb4 	bl	404b64 <__sinit>
  402dfc:	e709      	b.n	402c12 <_vfiprintf_r+0x1a>
  402dfe:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  402e02:	07d9      	lsls	r1, r3, #31
  402e04:	d404      	bmi.n	402e10 <_vfiprintf_r+0x218>
  402e06:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  402e0a:	059a      	lsls	r2, r3, #22
  402e0c:	f140 84aa 	bpl.w	403764 <_vfiprintf_r+0xb6c>
  402e10:	f04f 33ff 	mov.w	r3, #4294967295
  402e14:	9303      	str	r3, [sp, #12]
  402e16:	9803      	ldr	r0, [sp, #12]
  402e18:	b02d      	add	sp, #180	; 0xb4
  402e1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402e1e:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  402e22:	f002 fa6d 	bl	405300 <__retarget_lock_acquire_recursive>
  402e26:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  402e2a:	b281      	uxth	r1, r0
  402e2c:	e6fb      	b.n	402c26 <_vfiprintf_r+0x2e>
  402e2e:	4276      	negs	r6, r6
  402e30:	9207      	str	r2, [sp, #28]
  402e32:	f043 0304 	orr.w	r3, r3, #4
  402e36:	f898 2000 	ldrb.w	r2, [r8]
  402e3a:	e74f      	b.n	402cdc <_vfiprintf_r+0xe4>
  402e3c:	9608      	str	r6, [sp, #32]
  402e3e:	069e      	lsls	r6, r3, #26
  402e40:	f100 8450 	bmi.w	4036e4 <_vfiprintf_r+0xaec>
  402e44:	9907      	ldr	r1, [sp, #28]
  402e46:	06dd      	lsls	r5, r3, #27
  402e48:	460a      	mov	r2, r1
  402e4a:	f100 83ef 	bmi.w	40362c <_vfiprintf_r+0xa34>
  402e4e:	0658      	lsls	r0, r3, #25
  402e50:	f140 83ec 	bpl.w	40362c <_vfiprintf_r+0xa34>
  402e54:	880e      	ldrh	r6, [r1, #0]
  402e56:	3104      	adds	r1, #4
  402e58:	2700      	movs	r7, #0
  402e5a:	2201      	movs	r2, #1
  402e5c:	9107      	str	r1, [sp, #28]
  402e5e:	f04f 0100 	mov.w	r1, #0
  402e62:	f88d 1037 	strb.w	r1, [sp, #55]	; 0x37
  402e66:	2500      	movs	r5, #0
  402e68:	1c61      	adds	r1, r4, #1
  402e6a:	f000 8116 	beq.w	40309a <_vfiprintf_r+0x4a2>
  402e6e:	f023 0180 	bic.w	r1, r3, #128	; 0x80
  402e72:	9102      	str	r1, [sp, #8]
  402e74:	ea56 0107 	orrs.w	r1, r6, r7
  402e78:	f040 8114 	bne.w	4030a4 <_vfiprintf_r+0x4ac>
  402e7c:	2c00      	cmp	r4, #0
  402e7e:	f040 835c 	bne.w	40353a <_vfiprintf_r+0x942>
  402e82:	2a00      	cmp	r2, #0
  402e84:	f040 83b7 	bne.w	4035f6 <_vfiprintf_r+0x9fe>
  402e88:	f013 0301 	ands.w	r3, r3, #1
  402e8c:	9305      	str	r3, [sp, #20]
  402e8e:	f000 8457 	beq.w	403740 <_vfiprintf_r+0xb48>
  402e92:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  402e96:	2330      	movs	r3, #48	; 0x30
  402e98:	f80b 3d41 	strb.w	r3, [fp, #-65]!
  402e9c:	9b05      	ldr	r3, [sp, #20]
  402e9e:	42a3      	cmp	r3, r4
  402ea0:	bfb8      	it	lt
  402ea2:	4623      	movlt	r3, r4
  402ea4:	9301      	str	r3, [sp, #4]
  402ea6:	b10d      	cbz	r5, 402eac <_vfiprintf_r+0x2b4>
  402ea8:	3301      	adds	r3, #1
  402eaa:	9301      	str	r3, [sp, #4]
  402eac:	9b02      	ldr	r3, [sp, #8]
  402eae:	f013 0302 	ands.w	r3, r3, #2
  402eb2:	9309      	str	r3, [sp, #36]	; 0x24
  402eb4:	d002      	beq.n	402ebc <_vfiprintf_r+0x2c4>
  402eb6:	9b01      	ldr	r3, [sp, #4]
  402eb8:	3302      	adds	r3, #2
  402eba:	9301      	str	r3, [sp, #4]
  402ebc:	9b02      	ldr	r3, [sp, #8]
  402ebe:	f013 0384 	ands.w	r3, r3, #132	; 0x84
  402ec2:	930a      	str	r3, [sp, #40]	; 0x28
  402ec4:	f040 8217 	bne.w	4032f6 <_vfiprintf_r+0x6fe>
  402ec8:	9b08      	ldr	r3, [sp, #32]
  402eca:	9a01      	ldr	r2, [sp, #4]
  402ecc:	1a9d      	subs	r5, r3, r2
  402ece:	2d00      	cmp	r5, #0
  402ed0:	f340 8211 	ble.w	4032f6 <_vfiprintf_r+0x6fe>
  402ed4:	2d10      	cmp	r5, #16
  402ed6:	f340 8490 	ble.w	4037fa <_vfiprintf_r+0xc02>
  402eda:	9b10      	ldr	r3, [sp, #64]	; 0x40
  402edc:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402ede:	4ec4      	ldr	r6, [pc, #784]	; (4031f0 <_vfiprintf_r+0x5f8>)
  402ee0:	46d6      	mov	lr, sl
  402ee2:	2710      	movs	r7, #16
  402ee4:	46a2      	mov	sl, r4
  402ee6:	4619      	mov	r1, r3
  402ee8:	9c06      	ldr	r4, [sp, #24]
  402eea:	e007      	b.n	402efc <_vfiprintf_r+0x304>
  402eec:	f101 0c02 	add.w	ip, r1, #2
  402ef0:	f10e 0e08 	add.w	lr, lr, #8
  402ef4:	4601      	mov	r1, r0
  402ef6:	3d10      	subs	r5, #16
  402ef8:	2d10      	cmp	r5, #16
  402efa:	dd11      	ble.n	402f20 <_vfiprintf_r+0x328>
  402efc:	1c48      	adds	r0, r1, #1
  402efe:	3210      	adds	r2, #16
  402f00:	2807      	cmp	r0, #7
  402f02:	9211      	str	r2, [sp, #68]	; 0x44
  402f04:	e88e 00c0 	stmia.w	lr, {r6, r7}
  402f08:	9010      	str	r0, [sp, #64]	; 0x40
  402f0a:	ddef      	ble.n	402eec <_vfiprintf_r+0x2f4>
  402f0c:	2a00      	cmp	r2, #0
  402f0e:	f040 81e4 	bne.w	4032da <_vfiprintf_r+0x6e2>
  402f12:	3d10      	subs	r5, #16
  402f14:	2d10      	cmp	r5, #16
  402f16:	4611      	mov	r1, r2
  402f18:	f04f 0c01 	mov.w	ip, #1
  402f1c:	46ce      	mov	lr, r9
  402f1e:	dced      	bgt.n	402efc <_vfiprintf_r+0x304>
  402f20:	4654      	mov	r4, sl
  402f22:	4661      	mov	r1, ip
  402f24:	46f2      	mov	sl, lr
  402f26:	442a      	add	r2, r5
  402f28:	2907      	cmp	r1, #7
  402f2a:	9211      	str	r2, [sp, #68]	; 0x44
  402f2c:	f8ca 6000 	str.w	r6, [sl]
  402f30:	f8ca 5004 	str.w	r5, [sl, #4]
  402f34:	9110      	str	r1, [sp, #64]	; 0x40
  402f36:	f300 82ec 	bgt.w	403512 <_vfiprintf_r+0x91a>
  402f3a:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  402f3e:	f10a 0a08 	add.w	sl, sl, #8
  402f42:	1c48      	adds	r0, r1, #1
  402f44:	2d00      	cmp	r5, #0
  402f46:	f040 81de 	bne.w	403306 <_vfiprintf_r+0x70e>
  402f4a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  402f4c:	2b00      	cmp	r3, #0
  402f4e:	f000 81f8 	beq.w	403342 <_vfiprintf_r+0x74a>
  402f52:	3202      	adds	r2, #2
  402f54:	a90e      	add	r1, sp, #56	; 0x38
  402f56:	2302      	movs	r3, #2
  402f58:	2807      	cmp	r0, #7
  402f5a:	9211      	str	r2, [sp, #68]	; 0x44
  402f5c:	9010      	str	r0, [sp, #64]	; 0x40
  402f5e:	e88a 000a 	stmia.w	sl, {r1, r3}
  402f62:	f340 81ea 	ble.w	40333a <_vfiprintf_r+0x742>
  402f66:	2a00      	cmp	r2, #0
  402f68:	f040 838c 	bne.w	403684 <_vfiprintf_r+0xa8c>
  402f6c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402f6e:	2b80      	cmp	r3, #128	; 0x80
  402f70:	f04f 0001 	mov.w	r0, #1
  402f74:	4611      	mov	r1, r2
  402f76:	46ca      	mov	sl, r9
  402f78:	f040 81e7 	bne.w	40334a <_vfiprintf_r+0x752>
  402f7c:	9b08      	ldr	r3, [sp, #32]
  402f7e:	9d01      	ldr	r5, [sp, #4]
  402f80:	1b5e      	subs	r6, r3, r5
  402f82:	2e00      	cmp	r6, #0
  402f84:	f340 81e1 	ble.w	40334a <_vfiprintf_r+0x752>
  402f88:	2e10      	cmp	r6, #16
  402f8a:	4d9a      	ldr	r5, [pc, #616]	; (4031f4 <_vfiprintf_r+0x5fc>)
  402f8c:	f340 8450 	ble.w	403830 <_vfiprintf_r+0xc38>
  402f90:	46d4      	mov	ip, sl
  402f92:	2710      	movs	r7, #16
  402f94:	46a2      	mov	sl, r4
  402f96:	9c06      	ldr	r4, [sp, #24]
  402f98:	e007      	b.n	402faa <_vfiprintf_r+0x3b2>
  402f9a:	f101 0e02 	add.w	lr, r1, #2
  402f9e:	f10c 0c08 	add.w	ip, ip, #8
  402fa2:	4601      	mov	r1, r0
  402fa4:	3e10      	subs	r6, #16
  402fa6:	2e10      	cmp	r6, #16
  402fa8:	dd11      	ble.n	402fce <_vfiprintf_r+0x3d6>
  402faa:	1c48      	adds	r0, r1, #1
  402fac:	3210      	adds	r2, #16
  402fae:	2807      	cmp	r0, #7
  402fb0:	9211      	str	r2, [sp, #68]	; 0x44
  402fb2:	e88c 00a0 	stmia.w	ip, {r5, r7}
  402fb6:	9010      	str	r0, [sp, #64]	; 0x40
  402fb8:	ddef      	ble.n	402f9a <_vfiprintf_r+0x3a2>
  402fba:	2a00      	cmp	r2, #0
  402fbc:	f040 829d 	bne.w	4034fa <_vfiprintf_r+0x902>
  402fc0:	3e10      	subs	r6, #16
  402fc2:	2e10      	cmp	r6, #16
  402fc4:	f04f 0e01 	mov.w	lr, #1
  402fc8:	4611      	mov	r1, r2
  402fca:	46cc      	mov	ip, r9
  402fcc:	dced      	bgt.n	402faa <_vfiprintf_r+0x3b2>
  402fce:	4654      	mov	r4, sl
  402fd0:	46e2      	mov	sl, ip
  402fd2:	4432      	add	r2, r6
  402fd4:	f1be 0f07 	cmp.w	lr, #7
  402fd8:	9211      	str	r2, [sp, #68]	; 0x44
  402fda:	e88a 0060 	stmia.w	sl, {r5, r6}
  402fde:	f8cd e040 	str.w	lr, [sp, #64]	; 0x40
  402fe2:	f300 8369 	bgt.w	4036b8 <_vfiprintf_r+0xac0>
  402fe6:	f10a 0a08 	add.w	sl, sl, #8
  402fea:	f10e 0001 	add.w	r0, lr, #1
  402fee:	4671      	mov	r1, lr
  402ff0:	e1ab      	b.n	40334a <_vfiprintf_r+0x752>
  402ff2:	9608      	str	r6, [sp, #32]
  402ff4:	f013 0220 	ands.w	r2, r3, #32
  402ff8:	f040 838c 	bne.w	403714 <_vfiprintf_r+0xb1c>
  402ffc:	f013 0110 	ands.w	r1, r3, #16
  403000:	f040 831a 	bne.w	403638 <_vfiprintf_r+0xa40>
  403004:	f013 0240 	ands.w	r2, r3, #64	; 0x40
  403008:	f000 8316 	beq.w	403638 <_vfiprintf_r+0xa40>
  40300c:	9807      	ldr	r0, [sp, #28]
  40300e:	460a      	mov	r2, r1
  403010:	4601      	mov	r1, r0
  403012:	3104      	adds	r1, #4
  403014:	8806      	ldrh	r6, [r0, #0]
  403016:	9107      	str	r1, [sp, #28]
  403018:	2700      	movs	r7, #0
  40301a:	e720      	b.n	402e5e <_vfiprintf_r+0x266>
  40301c:	9608      	str	r6, [sp, #32]
  40301e:	f043 0310 	orr.w	r3, r3, #16
  403022:	e7e7      	b.n	402ff4 <_vfiprintf_r+0x3fc>
  403024:	9608      	str	r6, [sp, #32]
  403026:	f043 0310 	orr.w	r3, r3, #16
  40302a:	e708      	b.n	402e3e <_vfiprintf_r+0x246>
  40302c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  403030:	f898 2000 	ldrb.w	r2, [r8]
  403034:	e652      	b.n	402cdc <_vfiprintf_r+0xe4>
  403036:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  40303a:	2600      	movs	r6, #0
  40303c:	f818 2b01 	ldrb.w	r2, [r8], #1
  403040:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  403044:	eb01 0646 	add.w	r6, r1, r6, lsl #1
  403048:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  40304c:	2909      	cmp	r1, #9
  40304e:	d9f5      	bls.n	40303c <_vfiprintf_r+0x444>
  403050:	e646      	b.n	402ce0 <_vfiprintf_r+0xe8>
  403052:	9608      	str	r6, [sp, #32]
  403054:	2800      	cmp	r0, #0
  403056:	f040 8408 	bne.w	40386a <_vfiprintf_r+0xc72>
  40305a:	f043 0310 	orr.w	r3, r3, #16
  40305e:	069e      	lsls	r6, r3, #26
  403060:	f100 834c 	bmi.w	4036fc <_vfiprintf_r+0xb04>
  403064:	06dd      	lsls	r5, r3, #27
  403066:	f100 82f3 	bmi.w	403650 <_vfiprintf_r+0xa58>
  40306a:	0658      	lsls	r0, r3, #25
  40306c:	f140 82f0 	bpl.w	403650 <_vfiprintf_r+0xa58>
  403070:	9d07      	ldr	r5, [sp, #28]
  403072:	f9b5 6000 	ldrsh.w	r6, [r5]
  403076:	462a      	mov	r2, r5
  403078:	17f7      	asrs	r7, r6, #31
  40307a:	3204      	adds	r2, #4
  40307c:	4630      	mov	r0, r6
  40307e:	4639      	mov	r1, r7
  403080:	9207      	str	r2, [sp, #28]
  403082:	2800      	cmp	r0, #0
  403084:	f171 0200 	sbcs.w	r2, r1, #0
  403088:	f2c0 835d 	blt.w	403746 <_vfiprintf_r+0xb4e>
  40308c:	1c61      	adds	r1, r4, #1
  40308e:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  403092:	f04f 0201 	mov.w	r2, #1
  403096:	f47f aeea 	bne.w	402e6e <_vfiprintf_r+0x276>
  40309a:	ea56 0107 	orrs.w	r1, r6, r7
  40309e:	f000 824d 	beq.w	40353c <_vfiprintf_r+0x944>
  4030a2:	9302      	str	r3, [sp, #8]
  4030a4:	2a01      	cmp	r2, #1
  4030a6:	f000 828c 	beq.w	4035c2 <_vfiprintf_r+0x9ca>
  4030aa:	2a02      	cmp	r2, #2
  4030ac:	f040 825c 	bne.w	403568 <_vfiprintf_r+0x970>
  4030b0:	980b      	ldr	r0, [sp, #44]	; 0x2c
  4030b2:	46cb      	mov	fp, r9
  4030b4:	0933      	lsrs	r3, r6, #4
  4030b6:	f006 010f 	and.w	r1, r6, #15
  4030ba:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
  4030be:	093a      	lsrs	r2, r7, #4
  4030c0:	461e      	mov	r6, r3
  4030c2:	4617      	mov	r7, r2
  4030c4:	5c43      	ldrb	r3, [r0, r1]
  4030c6:	f80b 3d01 	strb.w	r3, [fp, #-1]!
  4030ca:	ea56 0307 	orrs.w	r3, r6, r7
  4030ce:	d1f1      	bne.n	4030b4 <_vfiprintf_r+0x4bc>
  4030d0:	eba9 030b 	sub.w	r3, r9, fp
  4030d4:	9305      	str	r3, [sp, #20]
  4030d6:	e6e1      	b.n	402e9c <_vfiprintf_r+0x2a4>
  4030d8:	2800      	cmp	r0, #0
  4030da:	f040 83c0 	bne.w	40385e <_vfiprintf_r+0xc66>
  4030de:	0699      	lsls	r1, r3, #26
  4030e0:	f100 8367 	bmi.w	4037b2 <_vfiprintf_r+0xbba>
  4030e4:	06da      	lsls	r2, r3, #27
  4030e6:	f100 80f1 	bmi.w	4032cc <_vfiprintf_r+0x6d4>
  4030ea:	065b      	lsls	r3, r3, #25
  4030ec:	f140 80ee 	bpl.w	4032cc <_vfiprintf_r+0x6d4>
  4030f0:	9a07      	ldr	r2, [sp, #28]
  4030f2:	6813      	ldr	r3, [r2, #0]
  4030f4:	3204      	adds	r2, #4
  4030f6:	9207      	str	r2, [sp, #28]
  4030f8:	f8bd 200c 	ldrh.w	r2, [sp, #12]
  4030fc:	801a      	strh	r2, [r3, #0]
  4030fe:	e5b8      	b.n	402c72 <_vfiprintf_r+0x7a>
  403100:	9807      	ldr	r0, [sp, #28]
  403102:	4a3d      	ldr	r2, [pc, #244]	; (4031f8 <_vfiprintf_r+0x600>)
  403104:	9608      	str	r6, [sp, #32]
  403106:	920b      	str	r2, [sp, #44]	; 0x2c
  403108:	6806      	ldr	r6, [r0, #0]
  40310a:	2278      	movs	r2, #120	; 0x78
  40310c:	2130      	movs	r1, #48	; 0x30
  40310e:	3004      	adds	r0, #4
  403110:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  403114:	f043 0302 	orr.w	r3, r3, #2
  403118:	9007      	str	r0, [sp, #28]
  40311a:	2700      	movs	r7, #0
  40311c:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  403120:	2202      	movs	r2, #2
  403122:	e69c      	b.n	402e5e <_vfiprintf_r+0x266>
  403124:	9608      	str	r6, [sp, #32]
  403126:	2800      	cmp	r0, #0
  403128:	d099      	beq.n	40305e <_vfiprintf_r+0x466>
  40312a:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  40312e:	e796      	b.n	40305e <_vfiprintf_r+0x466>
  403130:	f898 2000 	ldrb.w	r2, [r8]
  403134:	2d00      	cmp	r5, #0
  403136:	f47f add1 	bne.w	402cdc <_vfiprintf_r+0xe4>
  40313a:	2001      	movs	r0, #1
  40313c:	2520      	movs	r5, #32
  40313e:	e5cd      	b.n	402cdc <_vfiprintf_r+0xe4>
  403140:	f043 0301 	orr.w	r3, r3, #1
  403144:	f898 2000 	ldrb.w	r2, [r8]
  403148:	e5c8      	b.n	402cdc <_vfiprintf_r+0xe4>
  40314a:	9608      	str	r6, [sp, #32]
  40314c:	2800      	cmp	r0, #0
  40314e:	f040 8393 	bne.w	403878 <_vfiprintf_r+0xc80>
  403152:	4929      	ldr	r1, [pc, #164]	; (4031f8 <_vfiprintf_r+0x600>)
  403154:	910b      	str	r1, [sp, #44]	; 0x2c
  403156:	069f      	lsls	r7, r3, #26
  403158:	f100 82e8 	bmi.w	40372c <_vfiprintf_r+0xb34>
  40315c:	9807      	ldr	r0, [sp, #28]
  40315e:	06de      	lsls	r6, r3, #27
  403160:	4601      	mov	r1, r0
  403162:	f100 8270 	bmi.w	403646 <_vfiprintf_r+0xa4e>
  403166:	065d      	lsls	r5, r3, #25
  403168:	f140 826d 	bpl.w	403646 <_vfiprintf_r+0xa4e>
  40316c:	3104      	adds	r1, #4
  40316e:	8806      	ldrh	r6, [r0, #0]
  403170:	9107      	str	r1, [sp, #28]
  403172:	2700      	movs	r7, #0
  403174:	07d8      	lsls	r0, r3, #31
  403176:	f140 8222 	bpl.w	4035be <_vfiprintf_r+0x9c6>
  40317a:	ea56 0107 	orrs.w	r1, r6, r7
  40317e:	f000 821e 	beq.w	4035be <_vfiprintf_r+0x9c6>
  403182:	2130      	movs	r1, #48	; 0x30
  403184:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  403188:	f043 0302 	orr.w	r3, r3, #2
  40318c:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  403190:	2202      	movs	r2, #2
  403192:	e664      	b.n	402e5e <_vfiprintf_r+0x266>
  403194:	9608      	str	r6, [sp, #32]
  403196:	2800      	cmp	r0, #0
  403198:	f040 836b 	bne.w	403872 <_vfiprintf_r+0xc7a>
  40319c:	4917      	ldr	r1, [pc, #92]	; (4031fc <_vfiprintf_r+0x604>)
  40319e:	910b      	str	r1, [sp, #44]	; 0x2c
  4031a0:	e7d9      	b.n	403156 <_vfiprintf_r+0x55e>
  4031a2:	9907      	ldr	r1, [sp, #28]
  4031a4:	9608      	str	r6, [sp, #32]
  4031a6:	680a      	ldr	r2, [r1, #0]
  4031a8:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  4031ac:	f04f 0000 	mov.w	r0, #0
  4031b0:	460a      	mov	r2, r1
  4031b2:	f88d 0037 	strb.w	r0, [sp, #55]	; 0x37
  4031b6:	3204      	adds	r2, #4
  4031b8:	2001      	movs	r0, #1
  4031ba:	9001      	str	r0, [sp, #4]
  4031bc:	9207      	str	r2, [sp, #28]
  4031be:	9005      	str	r0, [sp, #20]
  4031c0:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  4031c4:	9302      	str	r3, [sp, #8]
  4031c6:	2400      	movs	r4, #0
  4031c8:	e670      	b.n	402eac <_vfiprintf_r+0x2b4>
  4031ca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4031ce:	f898 2000 	ldrb.w	r2, [r8]
  4031d2:	e583      	b.n	402cdc <_vfiprintf_r+0xe4>
  4031d4:	f898 2000 	ldrb.w	r2, [r8]
  4031d8:	2a6c      	cmp	r2, #108	; 0x6c
  4031da:	bf03      	ittte	eq
  4031dc:	f898 2001 	ldrbeq.w	r2, [r8, #1]
  4031e0:	f043 0320 	orreq.w	r3, r3, #32
  4031e4:	f108 0801 	addeq.w	r8, r8, #1
  4031e8:	f043 0310 	orrne.w	r3, r3, #16
  4031ec:	e576      	b.n	402cdc <_vfiprintf_r+0xe4>
  4031ee:	bf00      	nop
  4031f0:	00407868 	.word	0x00407868
  4031f4:	00407878 	.word	0x00407878
  4031f8:	00407828 	.word	0x00407828
  4031fc:	00407814 	.word	0x00407814
  403200:	9907      	ldr	r1, [sp, #28]
  403202:	680e      	ldr	r6, [r1, #0]
  403204:	460a      	mov	r2, r1
  403206:	2e00      	cmp	r6, #0
  403208:	f102 0204 	add.w	r2, r2, #4
  40320c:	f6ff ae0f 	blt.w	402e2e <_vfiprintf_r+0x236>
  403210:	9207      	str	r2, [sp, #28]
  403212:	f898 2000 	ldrb.w	r2, [r8]
  403216:	e561      	b.n	402cdc <_vfiprintf_r+0xe4>
  403218:	f898 2000 	ldrb.w	r2, [r8]
  40321c:	2001      	movs	r0, #1
  40321e:	252b      	movs	r5, #43	; 0x2b
  403220:	e55c      	b.n	402cdc <_vfiprintf_r+0xe4>
  403222:	9907      	ldr	r1, [sp, #28]
  403224:	9608      	str	r6, [sp, #32]
  403226:	f8d1 b000 	ldr.w	fp, [r1]
  40322a:	f04f 0200 	mov.w	r2, #0
  40322e:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  403232:	1d0e      	adds	r6, r1, #4
  403234:	f1bb 0f00 	cmp.w	fp, #0
  403238:	f000 82e5 	beq.w	403806 <_vfiprintf_r+0xc0e>
  40323c:	1c67      	adds	r7, r4, #1
  40323e:	f000 82c4 	beq.w	4037ca <_vfiprintf_r+0xbd2>
  403242:	4622      	mov	r2, r4
  403244:	2100      	movs	r1, #0
  403246:	4658      	mov	r0, fp
  403248:	9301      	str	r3, [sp, #4]
  40324a:	f002 fba9 	bl	4059a0 <memchr>
  40324e:	9b01      	ldr	r3, [sp, #4]
  403250:	2800      	cmp	r0, #0
  403252:	f000 82e5 	beq.w	403820 <_vfiprintf_r+0xc28>
  403256:	eba0 020b 	sub.w	r2, r0, fp
  40325a:	9205      	str	r2, [sp, #20]
  40325c:	9607      	str	r6, [sp, #28]
  40325e:	9302      	str	r3, [sp, #8]
  403260:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  403264:	2400      	movs	r4, #0
  403266:	e619      	b.n	402e9c <_vfiprintf_r+0x2a4>
  403268:	f898 2000 	ldrb.w	r2, [r8]
  40326c:	2a2a      	cmp	r2, #42	; 0x2a
  40326e:	f108 0701 	add.w	r7, r8, #1
  403272:	f000 82e9 	beq.w	403848 <_vfiprintf_r+0xc50>
  403276:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  40327a:	2909      	cmp	r1, #9
  40327c:	46b8      	mov	r8, r7
  40327e:	f04f 0400 	mov.w	r4, #0
  403282:	f63f ad2d 	bhi.w	402ce0 <_vfiprintf_r+0xe8>
  403286:	f818 2b01 	ldrb.w	r2, [r8], #1
  40328a:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  40328e:	eb01 0444 	add.w	r4, r1, r4, lsl #1
  403292:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  403296:	2909      	cmp	r1, #9
  403298:	d9f5      	bls.n	403286 <_vfiprintf_r+0x68e>
  40329a:	e521      	b.n	402ce0 <_vfiprintf_r+0xe8>
  40329c:	f043 0320 	orr.w	r3, r3, #32
  4032a0:	f898 2000 	ldrb.w	r2, [r8]
  4032a4:	e51a      	b.n	402cdc <_vfiprintf_r+0xe4>
  4032a6:	9608      	str	r6, [sp, #32]
  4032a8:	2800      	cmp	r0, #0
  4032aa:	f040 82db 	bne.w	403864 <_vfiprintf_r+0xc6c>
  4032ae:	2a00      	cmp	r2, #0
  4032b0:	f000 80e7 	beq.w	403482 <_vfiprintf_r+0x88a>
  4032b4:	2101      	movs	r1, #1
  4032b6:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  4032ba:	f04f 0200 	mov.w	r2, #0
  4032be:	9101      	str	r1, [sp, #4]
  4032c0:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  4032c4:	9105      	str	r1, [sp, #20]
  4032c6:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  4032ca:	e77b      	b.n	4031c4 <_vfiprintf_r+0x5cc>
  4032cc:	9a07      	ldr	r2, [sp, #28]
  4032ce:	6813      	ldr	r3, [r2, #0]
  4032d0:	3204      	adds	r2, #4
  4032d2:	9207      	str	r2, [sp, #28]
  4032d4:	9a03      	ldr	r2, [sp, #12]
  4032d6:	601a      	str	r2, [r3, #0]
  4032d8:	e4cb      	b.n	402c72 <_vfiprintf_r+0x7a>
  4032da:	aa0f      	add	r2, sp, #60	; 0x3c
  4032dc:	9904      	ldr	r1, [sp, #16]
  4032de:	4620      	mov	r0, r4
  4032e0:	f7ff fc4a 	bl	402b78 <__sprint_r.part.0>
  4032e4:	2800      	cmp	r0, #0
  4032e6:	f040 8139 	bne.w	40355c <_vfiprintf_r+0x964>
  4032ea:	9910      	ldr	r1, [sp, #64]	; 0x40
  4032ec:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4032ee:	f101 0c01 	add.w	ip, r1, #1
  4032f2:	46ce      	mov	lr, r9
  4032f4:	e5ff      	b.n	402ef6 <_vfiprintf_r+0x2fe>
  4032f6:	9910      	ldr	r1, [sp, #64]	; 0x40
  4032f8:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4032fa:	1c48      	adds	r0, r1, #1
  4032fc:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  403300:	2d00      	cmp	r5, #0
  403302:	f43f ae22 	beq.w	402f4a <_vfiprintf_r+0x352>
  403306:	3201      	adds	r2, #1
  403308:	f10d 0537 	add.w	r5, sp, #55	; 0x37
  40330c:	2101      	movs	r1, #1
  40330e:	2807      	cmp	r0, #7
  403310:	9211      	str	r2, [sp, #68]	; 0x44
  403312:	9010      	str	r0, [sp, #64]	; 0x40
  403314:	f8ca 5000 	str.w	r5, [sl]
  403318:	f8ca 1004 	str.w	r1, [sl, #4]
  40331c:	f340 8108 	ble.w	403530 <_vfiprintf_r+0x938>
  403320:	2a00      	cmp	r2, #0
  403322:	f040 81bc 	bne.w	40369e <_vfiprintf_r+0xaa6>
  403326:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403328:	2b00      	cmp	r3, #0
  40332a:	f43f ae1f 	beq.w	402f6c <_vfiprintf_r+0x374>
  40332e:	ab0e      	add	r3, sp, #56	; 0x38
  403330:	2202      	movs	r2, #2
  403332:	4608      	mov	r0, r1
  403334:	931c      	str	r3, [sp, #112]	; 0x70
  403336:	921d      	str	r2, [sp, #116]	; 0x74
  403338:	46ca      	mov	sl, r9
  40333a:	4601      	mov	r1, r0
  40333c:	f10a 0a08 	add.w	sl, sl, #8
  403340:	3001      	adds	r0, #1
  403342:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403344:	2b80      	cmp	r3, #128	; 0x80
  403346:	f43f ae19 	beq.w	402f7c <_vfiprintf_r+0x384>
  40334a:	9b05      	ldr	r3, [sp, #20]
  40334c:	1ae4      	subs	r4, r4, r3
  40334e:	2c00      	cmp	r4, #0
  403350:	dd2e      	ble.n	4033b0 <_vfiprintf_r+0x7b8>
  403352:	2c10      	cmp	r4, #16
  403354:	4db3      	ldr	r5, [pc, #716]	; (403624 <_vfiprintf_r+0xa2c>)
  403356:	dd1e      	ble.n	403396 <_vfiprintf_r+0x79e>
  403358:	46d6      	mov	lr, sl
  40335a:	2610      	movs	r6, #16
  40335c:	9f06      	ldr	r7, [sp, #24]
  40335e:	f8dd a010 	ldr.w	sl, [sp, #16]
  403362:	e006      	b.n	403372 <_vfiprintf_r+0x77a>
  403364:	1c88      	adds	r0, r1, #2
  403366:	f10e 0e08 	add.w	lr, lr, #8
  40336a:	4619      	mov	r1, r3
  40336c:	3c10      	subs	r4, #16
  40336e:	2c10      	cmp	r4, #16
  403370:	dd10      	ble.n	403394 <_vfiprintf_r+0x79c>
  403372:	1c4b      	adds	r3, r1, #1
  403374:	3210      	adds	r2, #16
  403376:	2b07      	cmp	r3, #7
  403378:	9211      	str	r2, [sp, #68]	; 0x44
  40337a:	e88e 0060 	stmia.w	lr, {r5, r6}
  40337e:	9310      	str	r3, [sp, #64]	; 0x40
  403380:	ddf0      	ble.n	403364 <_vfiprintf_r+0x76c>
  403382:	2a00      	cmp	r2, #0
  403384:	d165      	bne.n	403452 <_vfiprintf_r+0x85a>
  403386:	3c10      	subs	r4, #16
  403388:	2c10      	cmp	r4, #16
  40338a:	f04f 0001 	mov.w	r0, #1
  40338e:	4611      	mov	r1, r2
  403390:	46ce      	mov	lr, r9
  403392:	dcee      	bgt.n	403372 <_vfiprintf_r+0x77a>
  403394:	46f2      	mov	sl, lr
  403396:	4422      	add	r2, r4
  403398:	2807      	cmp	r0, #7
  40339a:	9211      	str	r2, [sp, #68]	; 0x44
  40339c:	f8ca 5000 	str.w	r5, [sl]
  4033a0:	f8ca 4004 	str.w	r4, [sl, #4]
  4033a4:	9010      	str	r0, [sp, #64]	; 0x40
  4033a6:	f300 8085 	bgt.w	4034b4 <_vfiprintf_r+0x8bc>
  4033aa:	f10a 0a08 	add.w	sl, sl, #8
  4033ae:	3001      	adds	r0, #1
  4033b0:	9905      	ldr	r1, [sp, #20]
  4033b2:	f8ca b000 	str.w	fp, [sl]
  4033b6:	440a      	add	r2, r1
  4033b8:	2807      	cmp	r0, #7
  4033ba:	9211      	str	r2, [sp, #68]	; 0x44
  4033bc:	f8ca 1004 	str.w	r1, [sl, #4]
  4033c0:	9010      	str	r0, [sp, #64]	; 0x40
  4033c2:	f340 8082 	ble.w	4034ca <_vfiprintf_r+0x8d2>
  4033c6:	2a00      	cmp	r2, #0
  4033c8:	f040 8118 	bne.w	4035fc <_vfiprintf_r+0xa04>
  4033cc:	9b02      	ldr	r3, [sp, #8]
  4033ce:	9210      	str	r2, [sp, #64]	; 0x40
  4033d0:	0758      	lsls	r0, r3, #29
  4033d2:	d535      	bpl.n	403440 <_vfiprintf_r+0x848>
  4033d4:	9b08      	ldr	r3, [sp, #32]
  4033d6:	9901      	ldr	r1, [sp, #4]
  4033d8:	1a5c      	subs	r4, r3, r1
  4033da:	2c00      	cmp	r4, #0
  4033dc:	f340 80e7 	ble.w	4035ae <_vfiprintf_r+0x9b6>
  4033e0:	46ca      	mov	sl, r9
  4033e2:	2c10      	cmp	r4, #16
  4033e4:	f340 8218 	ble.w	403818 <_vfiprintf_r+0xc20>
  4033e8:	9910      	ldr	r1, [sp, #64]	; 0x40
  4033ea:	4e8f      	ldr	r6, [pc, #572]	; (403628 <_vfiprintf_r+0xa30>)
  4033ec:	9f06      	ldr	r7, [sp, #24]
  4033ee:	f8dd b010 	ldr.w	fp, [sp, #16]
  4033f2:	2510      	movs	r5, #16
  4033f4:	e006      	b.n	403404 <_vfiprintf_r+0x80c>
  4033f6:	1c88      	adds	r0, r1, #2
  4033f8:	f10a 0a08 	add.w	sl, sl, #8
  4033fc:	4619      	mov	r1, r3
  4033fe:	3c10      	subs	r4, #16
  403400:	2c10      	cmp	r4, #16
  403402:	dd11      	ble.n	403428 <_vfiprintf_r+0x830>
  403404:	1c4b      	adds	r3, r1, #1
  403406:	3210      	adds	r2, #16
  403408:	2b07      	cmp	r3, #7
  40340a:	9211      	str	r2, [sp, #68]	; 0x44
  40340c:	f8ca 6000 	str.w	r6, [sl]
  403410:	f8ca 5004 	str.w	r5, [sl, #4]
  403414:	9310      	str	r3, [sp, #64]	; 0x40
  403416:	ddee      	ble.n	4033f6 <_vfiprintf_r+0x7fe>
  403418:	bb42      	cbnz	r2, 40346c <_vfiprintf_r+0x874>
  40341a:	3c10      	subs	r4, #16
  40341c:	2c10      	cmp	r4, #16
  40341e:	f04f 0001 	mov.w	r0, #1
  403422:	4611      	mov	r1, r2
  403424:	46ca      	mov	sl, r9
  403426:	dced      	bgt.n	403404 <_vfiprintf_r+0x80c>
  403428:	4422      	add	r2, r4
  40342a:	2807      	cmp	r0, #7
  40342c:	9211      	str	r2, [sp, #68]	; 0x44
  40342e:	f8ca 6000 	str.w	r6, [sl]
  403432:	f8ca 4004 	str.w	r4, [sl, #4]
  403436:	9010      	str	r0, [sp, #64]	; 0x40
  403438:	dd51      	ble.n	4034de <_vfiprintf_r+0x8e6>
  40343a:	2a00      	cmp	r2, #0
  40343c:	f040 819b 	bne.w	403776 <_vfiprintf_r+0xb7e>
  403440:	9b03      	ldr	r3, [sp, #12]
  403442:	9a08      	ldr	r2, [sp, #32]
  403444:	9901      	ldr	r1, [sp, #4]
  403446:	428a      	cmp	r2, r1
  403448:	bfac      	ite	ge
  40344a:	189b      	addge	r3, r3, r2
  40344c:	185b      	addlt	r3, r3, r1
  40344e:	9303      	str	r3, [sp, #12]
  403450:	e04e      	b.n	4034f0 <_vfiprintf_r+0x8f8>
  403452:	aa0f      	add	r2, sp, #60	; 0x3c
  403454:	4651      	mov	r1, sl
  403456:	4638      	mov	r0, r7
  403458:	f7ff fb8e 	bl	402b78 <__sprint_r.part.0>
  40345c:	2800      	cmp	r0, #0
  40345e:	f040 813f 	bne.w	4036e0 <_vfiprintf_r+0xae8>
  403462:	9910      	ldr	r1, [sp, #64]	; 0x40
  403464:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403466:	1c48      	adds	r0, r1, #1
  403468:	46ce      	mov	lr, r9
  40346a:	e77f      	b.n	40336c <_vfiprintf_r+0x774>
  40346c:	aa0f      	add	r2, sp, #60	; 0x3c
  40346e:	4659      	mov	r1, fp
  403470:	4638      	mov	r0, r7
  403472:	f7ff fb81 	bl	402b78 <__sprint_r.part.0>
  403476:	b960      	cbnz	r0, 403492 <_vfiprintf_r+0x89a>
  403478:	9910      	ldr	r1, [sp, #64]	; 0x40
  40347a:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40347c:	1c48      	adds	r0, r1, #1
  40347e:	46ca      	mov	sl, r9
  403480:	e7bd      	b.n	4033fe <_vfiprintf_r+0x806>
  403482:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403484:	f8dd b010 	ldr.w	fp, [sp, #16]
  403488:	2b00      	cmp	r3, #0
  40348a:	f040 81d4 	bne.w	403836 <_vfiprintf_r+0xc3e>
  40348e:	2300      	movs	r3, #0
  403490:	9310      	str	r3, [sp, #64]	; 0x40
  403492:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  403496:	f013 0f01 	tst.w	r3, #1
  40349a:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  40349e:	d102      	bne.n	4034a6 <_vfiprintf_r+0x8ae>
  4034a0:	059a      	lsls	r2, r3, #22
  4034a2:	f140 80de 	bpl.w	403662 <_vfiprintf_r+0xa6a>
  4034a6:	065b      	lsls	r3, r3, #25
  4034a8:	f53f acb2 	bmi.w	402e10 <_vfiprintf_r+0x218>
  4034ac:	9803      	ldr	r0, [sp, #12]
  4034ae:	b02d      	add	sp, #180	; 0xb4
  4034b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4034b4:	2a00      	cmp	r2, #0
  4034b6:	f040 8106 	bne.w	4036c6 <_vfiprintf_r+0xace>
  4034ba:	9a05      	ldr	r2, [sp, #20]
  4034bc:	921d      	str	r2, [sp, #116]	; 0x74
  4034be:	2301      	movs	r3, #1
  4034c0:	9211      	str	r2, [sp, #68]	; 0x44
  4034c2:	f8cd b070 	str.w	fp, [sp, #112]	; 0x70
  4034c6:	9310      	str	r3, [sp, #64]	; 0x40
  4034c8:	46ca      	mov	sl, r9
  4034ca:	f10a 0a08 	add.w	sl, sl, #8
  4034ce:	9b02      	ldr	r3, [sp, #8]
  4034d0:	0759      	lsls	r1, r3, #29
  4034d2:	d504      	bpl.n	4034de <_vfiprintf_r+0x8e6>
  4034d4:	9b08      	ldr	r3, [sp, #32]
  4034d6:	9901      	ldr	r1, [sp, #4]
  4034d8:	1a5c      	subs	r4, r3, r1
  4034da:	2c00      	cmp	r4, #0
  4034dc:	dc81      	bgt.n	4033e2 <_vfiprintf_r+0x7ea>
  4034de:	9b03      	ldr	r3, [sp, #12]
  4034e0:	9908      	ldr	r1, [sp, #32]
  4034e2:	9801      	ldr	r0, [sp, #4]
  4034e4:	4281      	cmp	r1, r0
  4034e6:	bfac      	ite	ge
  4034e8:	185b      	addge	r3, r3, r1
  4034ea:	181b      	addlt	r3, r3, r0
  4034ec:	9303      	str	r3, [sp, #12]
  4034ee:	bb72      	cbnz	r2, 40354e <_vfiprintf_r+0x956>
  4034f0:	2300      	movs	r3, #0
  4034f2:	9310      	str	r3, [sp, #64]	; 0x40
  4034f4:	46ca      	mov	sl, r9
  4034f6:	f7ff bbbc 	b.w	402c72 <_vfiprintf_r+0x7a>
  4034fa:	aa0f      	add	r2, sp, #60	; 0x3c
  4034fc:	9904      	ldr	r1, [sp, #16]
  4034fe:	4620      	mov	r0, r4
  403500:	f7ff fb3a 	bl	402b78 <__sprint_r.part.0>
  403504:	bb50      	cbnz	r0, 40355c <_vfiprintf_r+0x964>
  403506:	9910      	ldr	r1, [sp, #64]	; 0x40
  403508:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40350a:	f101 0e01 	add.w	lr, r1, #1
  40350e:	46cc      	mov	ip, r9
  403510:	e548      	b.n	402fa4 <_vfiprintf_r+0x3ac>
  403512:	2a00      	cmp	r2, #0
  403514:	f040 8140 	bne.w	403798 <_vfiprintf_r+0xba0>
  403518:	f89d 1037 	ldrb.w	r1, [sp, #55]	; 0x37
  40351c:	2900      	cmp	r1, #0
  40351e:	f000 811b 	beq.w	403758 <_vfiprintf_r+0xb60>
  403522:	2201      	movs	r2, #1
  403524:	f10d 0137 	add.w	r1, sp, #55	; 0x37
  403528:	4610      	mov	r0, r2
  40352a:	921d      	str	r2, [sp, #116]	; 0x74
  40352c:	911c      	str	r1, [sp, #112]	; 0x70
  40352e:	46ca      	mov	sl, r9
  403530:	4601      	mov	r1, r0
  403532:	f10a 0a08 	add.w	sl, sl, #8
  403536:	3001      	adds	r0, #1
  403538:	e507      	b.n	402f4a <_vfiprintf_r+0x352>
  40353a:	9b02      	ldr	r3, [sp, #8]
  40353c:	2a01      	cmp	r2, #1
  40353e:	f000 8098 	beq.w	403672 <_vfiprintf_r+0xa7a>
  403542:	2a02      	cmp	r2, #2
  403544:	d10d      	bne.n	403562 <_vfiprintf_r+0x96a>
  403546:	9302      	str	r3, [sp, #8]
  403548:	2600      	movs	r6, #0
  40354a:	2700      	movs	r7, #0
  40354c:	e5b0      	b.n	4030b0 <_vfiprintf_r+0x4b8>
  40354e:	aa0f      	add	r2, sp, #60	; 0x3c
  403550:	9904      	ldr	r1, [sp, #16]
  403552:	9806      	ldr	r0, [sp, #24]
  403554:	f7ff fb10 	bl	402b78 <__sprint_r.part.0>
  403558:	2800      	cmp	r0, #0
  40355a:	d0c9      	beq.n	4034f0 <_vfiprintf_r+0x8f8>
  40355c:	f8dd b010 	ldr.w	fp, [sp, #16]
  403560:	e797      	b.n	403492 <_vfiprintf_r+0x89a>
  403562:	9302      	str	r3, [sp, #8]
  403564:	2600      	movs	r6, #0
  403566:	2700      	movs	r7, #0
  403568:	4649      	mov	r1, r9
  40356a:	e000      	b.n	40356e <_vfiprintf_r+0x976>
  40356c:	4659      	mov	r1, fp
  40356e:	08f2      	lsrs	r2, r6, #3
  403570:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
  403574:	08f8      	lsrs	r0, r7, #3
  403576:	f006 0307 	and.w	r3, r6, #7
  40357a:	4607      	mov	r7, r0
  40357c:	4616      	mov	r6, r2
  40357e:	3330      	adds	r3, #48	; 0x30
  403580:	ea56 0207 	orrs.w	r2, r6, r7
  403584:	f801 3c01 	strb.w	r3, [r1, #-1]
  403588:	f101 3bff 	add.w	fp, r1, #4294967295
  40358c:	d1ee      	bne.n	40356c <_vfiprintf_r+0x974>
  40358e:	9a02      	ldr	r2, [sp, #8]
  403590:	07d6      	lsls	r6, r2, #31
  403592:	f57f ad9d 	bpl.w	4030d0 <_vfiprintf_r+0x4d8>
  403596:	2b30      	cmp	r3, #48	; 0x30
  403598:	f43f ad9a 	beq.w	4030d0 <_vfiprintf_r+0x4d8>
  40359c:	3902      	subs	r1, #2
  40359e:	2330      	movs	r3, #48	; 0x30
  4035a0:	f80b 3c01 	strb.w	r3, [fp, #-1]
  4035a4:	eba9 0301 	sub.w	r3, r9, r1
  4035a8:	9305      	str	r3, [sp, #20]
  4035aa:	468b      	mov	fp, r1
  4035ac:	e476      	b.n	402e9c <_vfiprintf_r+0x2a4>
  4035ae:	9b03      	ldr	r3, [sp, #12]
  4035b0:	9a08      	ldr	r2, [sp, #32]
  4035b2:	428a      	cmp	r2, r1
  4035b4:	bfac      	ite	ge
  4035b6:	189b      	addge	r3, r3, r2
  4035b8:	185b      	addlt	r3, r3, r1
  4035ba:	9303      	str	r3, [sp, #12]
  4035bc:	e798      	b.n	4034f0 <_vfiprintf_r+0x8f8>
  4035be:	2202      	movs	r2, #2
  4035c0:	e44d      	b.n	402e5e <_vfiprintf_r+0x266>
  4035c2:	2f00      	cmp	r7, #0
  4035c4:	bf08      	it	eq
  4035c6:	2e0a      	cmpeq	r6, #10
  4035c8:	d352      	bcc.n	403670 <_vfiprintf_r+0xa78>
  4035ca:	46cb      	mov	fp, r9
  4035cc:	4630      	mov	r0, r6
  4035ce:	4639      	mov	r1, r7
  4035d0:	220a      	movs	r2, #10
  4035d2:	2300      	movs	r3, #0
  4035d4:	f003 ff40 	bl	407458 <__aeabi_uldivmod>
  4035d8:	3230      	adds	r2, #48	; 0x30
  4035da:	f80b 2d01 	strb.w	r2, [fp, #-1]!
  4035de:	4630      	mov	r0, r6
  4035e0:	4639      	mov	r1, r7
  4035e2:	2300      	movs	r3, #0
  4035e4:	220a      	movs	r2, #10
  4035e6:	f003 ff37 	bl	407458 <__aeabi_uldivmod>
  4035ea:	4606      	mov	r6, r0
  4035ec:	460f      	mov	r7, r1
  4035ee:	ea56 0307 	orrs.w	r3, r6, r7
  4035f2:	d1eb      	bne.n	4035cc <_vfiprintf_r+0x9d4>
  4035f4:	e56c      	b.n	4030d0 <_vfiprintf_r+0x4d8>
  4035f6:	9405      	str	r4, [sp, #20]
  4035f8:	46cb      	mov	fp, r9
  4035fa:	e44f      	b.n	402e9c <_vfiprintf_r+0x2a4>
  4035fc:	aa0f      	add	r2, sp, #60	; 0x3c
  4035fe:	9904      	ldr	r1, [sp, #16]
  403600:	9806      	ldr	r0, [sp, #24]
  403602:	f7ff fab9 	bl	402b78 <__sprint_r.part.0>
  403606:	2800      	cmp	r0, #0
  403608:	d1a8      	bne.n	40355c <_vfiprintf_r+0x964>
  40360a:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40360c:	46ca      	mov	sl, r9
  40360e:	e75e      	b.n	4034ce <_vfiprintf_r+0x8d6>
  403610:	aa0f      	add	r2, sp, #60	; 0x3c
  403612:	9904      	ldr	r1, [sp, #16]
  403614:	9806      	ldr	r0, [sp, #24]
  403616:	f7ff faaf 	bl	402b78 <__sprint_r.part.0>
  40361a:	2800      	cmp	r0, #0
  40361c:	d19e      	bne.n	40355c <_vfiprintf_r+0x964>
  40361e:	46ca      	mov	sl, r9
  403620:	f7ff bbc0 	b.w	402da4 <_vfiprintf_r+0x1ac>
  403624:	00407878 	.word	0x00407878
  403628:	00407868 	.word	0x00407868
  40362c:	3104      	adds	r1, #4
  40362e:	6816      	ldr	r6, [r2, #0]
  403630:	9107      	str	r1, [sp, #28]
  403632:	2201      	movs	r2, #1
  403634:	2700      	movs	r7, #0
  403636:	e412      	b.n	402e5e <_vfiprintf_r+0x266>
  403638:	9807      	ldr	r0, [sp, #28]
  40363a:	4601      	mov	r1, r0
  40363c:	3104      	adds	r1, #4
  40363e:	6806      	ldr	r6, [r0, #0]
  403640:	9107      	str	r1, [sp, #28]
  403642:	2700      	movs	r7, #0
  403644:	e40b      	b.n	402e5e <_vfiprintf_r+0x266>
  403646:	680e      	ldr	r6, [r1, #0]
  403648:	3104      	adds	r1, #4
  40364a:	9107      	str	r1, [sp, #28]
  40364c:	2700      	movs	r7, #0
  40364e:	e591      	b.n	403174 <_vfiprintf_r+0x57c>
  403650:	9907      	ldr	r1, [sp, #28]
  403652:	680e      	ldr	r6, [r1, #0]
  403654:	460a      	mov	r2, r1
  403656:	17f7      	asrs	r7, r6, #31
  403658:	3204      	adds	r2, #4
  40365a:	9207      	str	r2, [sp, #28]
  40365c:	4630      	mov	r0, r6
  40365e:	4639      	mov	r1, r7
  403660:	e50f      	b.n	403082 <_vfiprintf_r+0x48a>
  403662:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  403666:	f001 fe4d 	bl	405304 <__retarget_lock_release_recursive>
  40366a:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  40366e:	e71a      	b.n	4034a6 <_vfiprintf_r+0x8ae>
  403670:	9b02      	ldr	r3, [sp, #8]
  403672:	9302      	str	r3, [sp, #8]
  403674:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  403678:	3630      	adds	r6, #48	; 0x30
  40367a:	2301      	movs	r3, #1
  40367c:	f80b 6d41 	strb.w	r6, [fp, #-65]!
  403680:	9305      	str	r3, [sp, #20]
  403682:	e40b      	b.n	402e9c <_vfiprintf_r+0x2a4>
  403684:	aa0f      	add	r2, sp, #60	; 0x3c
  403686:	9904      	ldr	r1, [sp, #16]
  403688:	9806      	ldr	r0, [sp, #24]
  40368a:	f7ff fa75 	bl	402b78 <__sprint_r.part.0>
  40368e:	2800      	cmp	r0, #0
  403690:	f47f af64 	bne.w	40355c <_vfiprintf_r+0x964>
  403694:	9910      	ldr	r1, [sp, #64]	; 0x40
  403696:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403698:	1c48      	adds	r0, r1, #1
  40369a:	46ca      	mov	sl, r9
  40369c:	e651      	b.n	403342 <_vfiprintf_r+0x74a>
  40369e:	aa0f      	add	r2, sp, #60	; 0x3c
  4036a0:	9904      	ldr	r1, [sp, #16]
  4036a2:	9806      	ldr	r0, [sp, #24]
  4036a4:	f7ff fa68 	bl	402b78 <__sprint_r.part.0>
  4036a8:	2800      	cmp	r0, #0
  4036aa:	f47f af57 	bne.w	40355c <_vfiprintf_r+0x964>
  4036ae:	9910      	ldr	r1, [sp, #64]	; 0x40
  4036b0:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4036b2:	1c48      	adds	r0, r1, #1
  4036b4:	46ca      	mov	sl, r9
  4036b6:	e448      	b.n	402f4a <_vfiprintf_r+0x352>
  4036b8:	2a00      	cmp	r2, #0
  4036ba:	f040 8091 	bne.w	4037e0 <_vfiprintf_r+0xbe8>
  4036be:	2001      	movs	r0, #1
  4036c0:	4611      	mov	r1, r2
  4036c2:	46ca      	mov	sl, r9
  4036c4:	e641      	b.n	40334a <_vfiprintf_r+0x752>
  4036c6:	aa0f      	add	r2, sp, #60	; 0x3c
  4036c8:	9904      	ldr	r1, [sp, #16]
  4036ca:	9806      	ldr	r0, [sp, #24]
  4036cc:	f7ff fa54 	bl	402b78 <__sprint_r.part.0>
  4036d0:	2800      	cmp	r0, #0
  4036d2:	f47f af43 	bne.w	40355c <_vfiprintf_r+0x964>
  4036d6:	9810      	ldr	r0, [sp, #64]	; 0x40
  4036d8:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4036da:	3001      	adds	r0, #1
  4036dc:	46ca      	mov	sl, r9
  4036de:	e667      	b.n	4033b0 <_vfiprintf_r+0x7b8>
  4036e0:	46d3      	mov	fp, sl
  4036e2:	e6d6      	b.n	403492 <_vfiprintf_r+0x89a>
  4036e4:	9e07      	ldr	r6, [sp, #28]
  4036e6:	3607      	adds	r6, #7
  4036e8:	f026 0207 	bic.w	r2, r6, #7
  4036ec:	f102 0108 	add.w	r1, r2, #8
  4036f0:	e9d2 6700 	ldrd	r6, r7, [r2]
  4036f4:	9107      	str	r1, [sp, #28]
  4036f6:	2201      	movs	r2, #1
  4036f8:	f7ff bbb1 	b.w	402e5e <_vfiprintf_r+0x266>
  4036fc:	9e07      	ldr	r6, [sp, #28]
  4036fe:	3607      	adds	r6, #7
  403700:	f026 0607 	bic.w	r6, r6, #7
  403704:	e9d6 0100 	ldrd	r0, r1, [r6]
  403708:	f106 0208 	add.w	r2, r6, #8
  40370c:	9207      	str	r2, [sp, #28]
  40370e:	4606      	mov	r6, r0
  403710:	460f      	mov	r7, r1
  403712:	e4b6      	b.n	403082 <_vfiprintf_r+0x48a>
  403714:	9e07      	ldr	r6, [sp, #28]
  403716:	3607      	adds	r6, #7
  403718:	f026 0207 	bic.w	r2, r6, #7
  40371c:	f102 0108 	add.w	r1, r2, #8
  403720:	e9d2 6700 	ldrd	r6, r7, [r2]
  403724:	9107      	str	r1, [sp, #28]
  403726:	2200      	movs	r2, #0
  403728:	f7ff bb99 	b.w	402e5e <_vfiprintf_r+0x266>
  40372c:	9e07      	ldr	r6, [sp, #28]
  40372e:	3607      	adds	r6, #7
  403730:	f026 0107 	bic.w	r1, r6, #7
  403734:	f101 0008 	add.w	r0, r1, #8
  403738:	9007      	str	r0, [sp, #28]
  40373a:	e9d1 6700 	ldrd	r6, r7, [r1]
  40373e:	e519      	b.n	403174 <_vfiprintf_r+0x57c>
  403740:	46cb      	mov	fp, r9
  403742:	f7ff bbab 	b.w	402e9c <_vfiprintf_r+0x2a4>
  403746:	252d      	movs	r5, #45	; 0x2d
  403748:	4276      	negs	r6, r6
  40374a:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
  40374e:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  403752:	2201      	movs	r2, #1
  403754:	f7ff bb88 	b.w	402e68 <_vfiprintf_r+0x270>
  403758:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40375a:	b9b3      	cbnz	r3, 40378a <_vfiprintf_r+0xb92>
  40375c:	4611      	mov	r1, r2
  40375e:	2001      	movs	r0, #1
  403760:	46ca      	mov	sl, r9
  403762:	e5f2      	b.n	40334a <_vfiprintf_r+0x752>
  403764:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  403768:	f001 fdcc 	bl	405304 <__retarget_lock_release_recursive>
  40376c:	f04f 33ff 	mov.w	r3, #4294967295
  403770:	9303      	str	r3, [sp, #12]
  403772:	f7ff bb50 	b.w	402e16 <_vfiprintf_r+0x21e>
  403776:	aa0f      	add	r2, sp, #60	; 0x3c
  403778:	9904      	ldr	r1, [sp, #16]
  40377a:	9806      	ldr	r0, [sp, #24]
  40377c:	f7ff f9fc 	bl	402b78 <__sprint_r.part.0>
  403780:	2800      	cmp	r0, #0
  403782:	f47f aeeb 	bne.w	40355c <_vfiprintf_r+0x964>
  403786:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403788:	e6a9      	b.n	4034de <_vfiprintf_r+0x8e6>
  40378a:	ab0e      	add	r3, sp, #56	; 0x38
  40378c:	2202      	movs	r2, #2
  40378e:	931c      	str	r3, [sp, #112]	; 0x70
  403790:	921d      	str	r2, [sp, #116]	; 0x74
  403792:	2001      	movs	r0, #1
  403794:	46ca      	mov	sl, r9
  403796:	e5d0      	b.n	40333a <_vfiprintf_r+0x742>
  403798:	aa0f      	add	r2, sp, #60	; 0x3c
  40379a:	9904      	ldr	r1, [sp, #16]
  40379c:	9806      	ldr	r0, [sp, #24]
  40379e:	f7ff f9eb 	bl	402b78 <__sprint_r.part.0>
  4037a2:	2800      	cmp	r0, #0
  4037a4:	f47f aeda 	bne.w	40355c <_vfiprintf_r+0x964>
  4037a8:	9910      	ldr	r1, [sp, #64]	; 0x40
  4037aa:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4037ac:	1c48      	adds	r0, r1, #1
  4037ae:	46ca      	mov	sl, r9
  4037b0:	e5a4      	b.n	4032fc <_vfiprintf_r+0x704>
  4037b2:	9a07      	ldr	r2, [sp, #28]
  4037b4:	9903      	ldr	r1, [sp, #12]
  4037b6:	6813      	ldr	r3, [r2, #0]
  4037b8:	17cd      	asrs	r5, r1, #31
  4037ba:	4608      	mov	r0, r1
  4037bc:	3204      	adds	r2, #4
  4037be:	4629      	mov	r1, r5
  4037c0:	9207      	str	r2, [sp, #28]
  4037c2:	e9c3 0100 	strd	r0, r1, [r3]
  4037c6:	f7ff ba54 	b.w	402c72 <_vfiprintf_r+0x7a>
  4037ca:	4658      	mov	r0, fp
  4037cc:	9607      	str	r6, [sp, #28]
  4037ce:	9302      	str	r3, [sp, #8]
  4037d0:	f7fd ff36 	bl	401640 <strlen>
  4037d4:	2400      	movs	r4, #0
  4037d6:	9005      	str	r0, [sp, #20]
  4037d8:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  4037dc:	f7ff bb5e 	b.w	402e9c <_vfiprintf_r+0x2a4>
  4037e0:	aa0f      	add	r2, sp, #60	; 0x3c
  4037e2:	9904      	ldr	r1, [sp, #16]
  4037e4:	9806      	ldr	r0, [sp, #24]
  4037e6:	f7ff f9c7 	bl	402b78 <__sprint_r.part.0>
  4037ea:	2800      	cmp	r0, #0
  4037ec:	f47f aeb6 	bne.w	40355c <_vfiprintf_r+0x964>
  4037f0:	9910      	ldr	r1, [sp, #64]	; 0x40
  4037f2:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4037f4:	1c48      	adds	r0, r1, #1
  4037f6:	46ca      	mov	sl, r9
  4037f8:	e5a7      	b.n	40334a <_vfiprintf_r+0x752>
  4037fa:	9910      	ldr	r1, [sp, #64]	; 0x40
  4037fc:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4037fe:	4e20      	ldr	r6, [pc, #128]	; (403880 <_vfiprintf_r+0xc88>)
  403800:	3101      	adds	r1, #1
  403802:	f7ff bb90 	b.w	402f26 <_vfiprintf_r+0x32e>
  403806:	2c06      	cmp	r4, #6
  403808:	bf28      	it	cs
  40380a:	2406      	movcs	r4, #6
  40380c:	9405      	str	r4, [sp, #20]
  40380e:	9607      	str	r6, [sp, #28]
  403810:	9401      	str	r4, [sp, #4]
  403812:	f8df b070 	ldr.w	fp, [pc, #112]	; 403884 <_vfiprintf_r+0xc8c>
  403816:	e4d5      	b.n	4031c4 <_vfiprintf_r+0x5cc>
  403818:	9810      	ldr	r0, [sp, #64]	; 0x40
  40381a:	4e19      	ldr	r6, [pc, #100]	; (403880 <_vfiprintf_r+0xc88>)
  40381c:	3001      	adds	r0, #1
  40381e:	e603      	b.n	403428 <_vfiprintf_r+0x830>
  403820:	9405      	str	r4, [sp, #20]
  403822:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  403826:	9607      	str	r6, [sp, #28]
  403828:	9302      	str	r3, [sp, #8]
  40382a:	4604      	mov	r4, r0
  40382c:	f7ff bb36 	b.w	402e9c <_vfiprintf_r+0x2a4>
  403830:	4686      	mov	lr, r0
  403832:	f7ff bbce 	b.w	402fd2 <_vfiprintf_r+0x3da>
  403836:	9806      	ldr	r0, [sp, #24]
  403838:	aa0f      	add	r2, sp, #60	; 0x3c
  40383a:	4659      	mov	r1, fp
  40383c:	f7ff f99c 	bl	402b78 <__sprint_r.part.0>
  403840:	2800      	cmp	r0, #0
  403842:	f43f ae24 	beq.w	40348e <_vfiprintf_r+0x896>
  403846:	e624      	b.n	403492 <_vfiprintf_r+0x89a>
  403848:	9907      	ldr	r1, [sp, #28]
  40384a:	f898 2001 	ldrb.w	r2, [r8, #1]
  40384e:	680c      	ldr	r4, [r1, #0]
  403850:	3104      	adds	r1, #4
  403852:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
  403856:	46b8      	mov	r8, r7
  403858:	9107      	str	r1, [sp, #28]
  40385a:	f7ff ba3f 	b.w	402cdc <_vfiprintf_r+0xe4>
  40385e:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  403862:	e43c      	b.n	4030de <_vfiprintf_r+0x4e6>
  403864:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  403868:	e521      	b.n	4032ae <_vfiprintf_r+0x6b6>
  40386a:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  40386e:	f7ff bbf4 	b.w	40305a <_vfiprintf_r+0x462>
  403872:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  403876:	e491      	b.n	40319c <_vfiprintf_r+0x5a4>
  403878:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  40387c:	e469      	b.n	403152 <_vfiprintf_r+0x55a>
  40387e:	bf00      	nop
  403880:	00407868 	.word	0x00407868
  403884:	0040783c 	.word	0x0040783c

00403888 <__sbprintf>:
  403888:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40388c:	460c      	mov	r4, r1
  40388e:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  403892:	8989      	ldrh	r1, [r1, #12]
  403894:	6e66      	ldr	r6, [r4, #100]	; 0x64
  403896:	89e5      	ldrh	r5, [r4, #14]
  403898:	9619      	str	r6, [sp, #100]	; 0x64
  40389a:	f021 0102 	bic.w	r1, r1, #2
  40389e:	4606      	mov	r6, r0
  4038a0:	69e0      	ldr	r0, [r4, #28]
  4038a2:	f8ad 100c 	strh.w	r1, [sp, #12]
  4038a6:	4617      	mov	r7, r2
  4038a8:	f44f 6180 	mov.w	r1, #1024	; 0x400
  4038ac:	6a62      	ldr	r2, [r4, #36]	; 0x24
  4038ae:	f8ad 500e 	strh.w	r5, [sp, #14]
  4038b2:	4698      	mov	r8, r3
  4038b4:	ad1a      	add	r5, sp, #104	; 0x68
  4038b6:	2300      	movs	r3, #0
  4038b8:	9007      	str	r0, [sp, #28]
  4038ba:	a816      	add	r0, sp, #88	; 0x58
  4038bc:	9209      	str	r2, [sp, #36]	; 0x24
  4038be:	9306      	str	r3, [sp, #24]
  4038c0:	9500      	str	r5, [sp, #0]
  4038c2:	9504      	str	r5, [sp, #16]
  4038c4:	9102      	str	r1, [sp, #8]
  4038c6:	9105      	str	r1, [sp, #20]
  4038c8:	f001 fd16 	bl	4052f8 <__retarget_lock_init_recursive>
  4038cc:	4643      	mov	r3, r8
  4038ce:	463a      	mov	r2, r7
  4038d0:	4669      	mov	r1, sp
  4038d2:	4630      	mov	r0, r6
  4038d4:	f7ff f990 	bl	402bf8 <_vfiprintf_r>
  4038d8:	1e05      	subs	r5, r0, #0
  4038da:	db07      	blt.n	4038ec <__sbprintf+0x64>
  4038dc:	4630      	mov	r0, r6
  4038de:	4669      	mov	r1, sp
  4038e0:	f001 f8e8 	bl	404ab4 <_fflush_r>
  4038e4:	2800      	cmp	r0, #0
  4038e6:	bf18      	it	ne
  4038e8:	f04f 35ff 	movne.w	r5, #4294967295
  4038ec:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  4038f0:	065b      	lsls	r3, r3, #25
  4038f2:	d503      	bpl.n	4038fc <__sbprintf+0x74>
  4038f4:	89a3      	ldrh	r3, [r4, #12]
  4038f6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4038fa:	81a3      	strh	r3, [r4, #12]
  4038fc:	9816      	ldr	r0, [sp, #88]	; 0x58
  4038fe:	f001 fcfd 	bl	4052fc <__retarget_lock_close_recursive>
  403902:	4628      	mov	r0, r5
  403904:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  403908:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0040390c <__swsetup_r>:
  40390c:	b538      	push	{r3, r4, r5, lr}
  40390e:	4b30      	ldr	r3, [pc, #192]	; (4039d0 <__swsetup_r+0xc4>)
  403910:	681b      	ldr	r3, [r3, #0]
  403912:	4605      	mov	r5, r0
  403914:	460c      	mov	r4, r1
  403916:	b113      	cbz	r3, 40391e <__swsetup_r+0x12>
  403918:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  40391a:	2a00      	cmp	r2, #0
  40391c:	d038      	beq.n	403990 <__swsetup_r+0x84>
  40391e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  403922:	b293      	uxth	r3, r2
  403924:	0718      	lsls	r0, r3, #28
  403926:	d50c      	bpl.n	403942 <__swsetup_r+0x36>
  403928:	6920      	ldr	r0, [r4, #16]
  40392a:	b1a8      	cbz	r0, 403958 <__swsetup_r+0x4c>
  40392c:	f013 0201 	ands.w	r2, r3, #1
  403930:	d01e      	beq.n	403970 <__swsetup_r+0x64>
  403932:	6963      	ldr	r3, [r4, #20]
  403934:	2200      	movs	r2, #0
  403936:	425b      	negs	r3, r3
  403938:	61a3      	str	r3, [r4, #24]
  40393a:	60a2      	str	r2, [r4, #8]
  40393c:	b1f0      	cbz	r0, 40397c <__swsetup_r+0x70>
  40393e:	2000      	movs	r0, #0
  403940:	bd38      	pop	{r3, r4, r5, pc}
  403942:	06d9      	lsls	r1, r3, #27
  403944:	d53c      	bpl.n	4039c0 <__swsetup_r+0xb4>
  403946:	0758      	lsls	r0, r3, #29
  403948:	d426      	bmi.n	403998 <__swsetup_r+0x8c>
  40394a:	6920      	ldr	r0, [r4, #16]
  40394c:	f042 0308 	orr.w	r3, r2, #8
  403950:	81a3      	strh	r3, [r4, #12]
  403952:	b29b      	uxth	r3, r3
  403954:	2800      	cmp	r0, #0
  403956:	d1e9      	bne.n	40392c <__swsetup_r+0x20>
  403958:	f403 7220 	and.w	r2, r3, #640	; 0x280
  40395c:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  403960:	d0e4      	beq.n	40392c <__swsetup_r+0x20>
  403962:	4628      	mov	r0, r5
  403964:	4621      	mov	r1, r4
  403966:	f001 fcfd 	bl	405364 <__smakebuf_r>
  40396a:	89a3      	ldrh	r3, [r4, #12]
  40396c:	6920      	ldr	r0, [r4, #16]
  40396e:	e7dd      	b.n	40392c <__swsetup_r+0x20>
  403970:	0799      	lsls	r1, r3, #30
  403972:	bf58      	it	pl
  403974:	6962      	ldrpl	r2, [r4, #20]
  403976:	60a2      	str	r2, [r4, #8]
  403978:	2800      	cmp	r0, #0
  40397a:	d1e0      	bne.n	40393e <__swsetup_r+0x32>
  40397c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403980:	061a      	lsls	r2, r3, #24
  403982:	d5dd      	bpl.n	403940 <__swsetup_r+0x34>
  403984:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  403988:	81a3      	strh	r3, [r4, #12]
  40398a:	f04f 30ff 	mov.w	r0, #4294967295
  40398e:	bd38      	pop	{r3, r4, r5, pc}
  403990:	4618      	mov	r0, r3
  403992:	f001 f8e7 	bl	404b64 <__sinit>
  403996:	e7c2      	b.n	40391e <__swsetup_r+0x12>
  403998:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40399a:	b151      	cbz	r1, 4039b2 <__swsetup_r+0xa6>
  40399c:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4039a0:	4299      	cmp	r1, r3
  4039a2:	d004      	beq.n	4039ae <__swsetup_r+0xa2>
  4039a4:	4628      	mov	r0, r5
  4039a6:	f001 fa03 	bl	404db0 <_free_r>
  4039aa:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4039ae:	2300      	movs	r3, #0
  4039b0:	6323      	str	r3, [r4, #48]	; 0x30
  4039b2:	2300      	movs	r3, #0
  4039b4:	6920      	ldr	r0, [r4, #16]
  4039b6:	6063      	str	r3, [r4, #4]
  4039b8:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  4039bc:	6020      	str	r0, [r4, #0]
  4039be:	e7c5      	b.n	40394c <__swsetup_r+0x40>
  4039c0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  4039c4:	2309      	movs	r3, #9
  4039c6:	602b      	str	r3, [r5, #0]
  4039c8:	f04f 30ff 	mov.w	r0, #4294967295
  4039cc:	81a2      	strh	r2, [r4, #12]
  4039ce:	bd38      	pop	{r3, r4, r5, pc}
  4039d0:	20400008 	.word	0x20400008

004039d4 <register_fini>:
  4039d4:	4b02      	ldr	r3, [pc, #8]	; (4039e0 <register_fini+0xc>)
  4039d6:	b113      	cbz	r3, 4039de <register_fini+0xa>
  4039d8:	4802      	ldr	r0, [pc, #8]	; (4039e4 <register_fini+0x10>)
  4039da:	f000 b805 	b.w	4039e8 <atexit>
  4039de:	4770      	bx	lr
  4039e0:	00000000 	.word	0x00000000
  4039e4:	00404bd5 	.word	0x00404bd5

004039e8 <atexit>:
  4039e8:	2300      	movs	r3, #0
  4039ea:	4601      	mov	r1, r0
  4039ec:	461a      	mov	r2, r3
  4039ee:	4618      	mov	r0, r3
  4039f0:	f002 bf4a 	b.w	406888 <__register_exitproc>

004039f4 <quorem>:
  4039f4:	6902      	ldr	r2, [r0, #16]
  4039f6:	690b      	ldr	r3, [r1, #16]
  4039f8:	4293      	cmp	r3, r2
  4039fa:	f300 808d 	bgt.w	403b18 <quorem+0x124>
  4039fe:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403a02:	f103 38ff 	add.w	r8, r3, #4294967295
  403a06:	f101 0714 	add.w	r7, r1, #20
  403a0a:	f100 0b14 	add.w	fp, r0, #20
  403a0e:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  403a12:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  403a16:	ea4f 0488 	mov.w	r4, r8, lsl #2
  403a1a:	b083      	sub	sp, #12
  403a1c:	3201      	adds	r2, #1
  403a1e:	fbb3 f9f2 	udiv	r9, r3, r2
  403a22:	eb0b 0304 	add.w	r3, fp, r4
  403a26:	9400      	str	r4, [sp, #0]
  403a28:	eb07 0a04 	add.w	sl, r7, r4
  403a2c:	9301      	str	r3, [sp, #4]
  403a2e:	f1b9 0f00 	cmp.w	r9, #0
  403a32:	d039      	beq.n	403aa8 <quorem+0xb4>
  403a34:	2500      	movs	r5, #0
  403a36:	462e      	mov	r6, r5
  403a38:	46bc      	mov	ip, r7
  403a3a:	46de      	mov	lr, fp
  403a3c:	f85c 4b04 	ldr.w	r4, [ip], #4
  403a40:	f8de 3000 	ldr.w	r3, [lr]
  403a44:	b2a2      	uxth	r2, r4
  403a46:	fb09 5502 	mla	r5, r9, r2, r5
  403a4a:	0c22      	lsrs	r2, r4, #16
  403a4c:	0c2c      	lsrs	r4, r5, #16
  403a4e:	fb09 4202 	mla	r2, r9, r2, r4
  403a52:	b2ad      	uxth	r5, r5
  403a54:	1b75      	subs	r5, r6, r5
  403a56:	b296      	uxth	r6, r2
  403a58:	ebc6 4613 	rsb	r6, r6, r3, lsr #16
  403a5c:	fa15 f383 	uxtah	r3, r5, r3
  403a60:	eb06 4623 	add.w	r6, r6, r3, asr #16
  403a64:	b29b      	uxth	r3, r3
  403a66:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  403a6a:	45e2      	cmp	sl, ip
  403a6c:	ea4f 4512 	mov.w	r5, r2, lsr #16
  403a70:	f84e 3b04 	str.w	r3, [lr], #4
  403a74:	ea4f 4626 	mov.w	r6, r6, asr #16
  403a78:	d2e0      	bcs.n	403a3c <quorem+0x48>
  403a7a:	9b00      	ldr	r3, [sp, #0]
  403a7c:	f85b 3003 	ldr.w	r3, [fp, r3]
  403a80:	b993      	cbnz	r3, 403aa8 <quorem+0xb4>
  403a82:	9c01      	ldr	r4, [sp, #4]
  403a84:	1f23      	subs	r3, r4, #4
  403a86:	459b      	cmp	fp, r3
  403a88:	d20c      	bcs.n	403aa4 <quorem+0xb0>
  403a8a:	f854 3c04 	ldr.w	r3, [r4, #-4]
  403a8e:	b94b      	cbnz	r3, 403aa4 <quorem+0xb0>
  403a90:	f1a4 0308 	sub.w	r3, r4, #8
  403a94:	e002      	b.n	403a9c <quorem+0xa8>
  403a96:	681a      	ldr	r2, [r3, #0]
  403a98:	3b04      	subs	r3, #4
  403a9a:	b91a      	cbnz	r2, 403aa4 <quorem+0xb0>
  403a9c:	459b      	cmp	fp, r3
  403a9e:	f108 38ff 	add.w	r8, r8, #4294967295
  403aa2:	d3f8      	bcc.n	403a96 <quorem+0xa2>
  403aa4:	f8c0 8010 	str.w	r8, [r0, #16]
  403aa8:	4604      	mov	r4, r0
  403aaa:	f002 fad1 	bl	406050 <__mcmp>
  403aae:	2800      	cmp	r0, #0
  403ab0:	db2e      	blt.n	403b10 <quorem+0x11c>
  403ab2:	f109 0901 	add.w	r9, r9, #1
  403ab6:	465d      	mov	r5, fp
  403ab8:	2300      	movs	r3, #0
  403aba:	f857 1b04 	ldr.w	r1, [r7], #4
  403abe:	6828      	ldr	r0, [r5, #0]
  403ac0:	b28a      	uxth	r2, r1
  403ac2:	1a9a      	subs	r2, r3, r2
  403ac4:	0c0b      	lsrs	r3, r1, #16
  403ac6:	fa12 f280 	uxtah	r2, r2, r0
  403aca:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
  403ace:	eb03 4322 	add.w	r3, r3, r2, asr #16
  403ad2:	b292      	uxth	r2, r2
  403ad4:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  403ad8:	45ba      	cmp	sl, r7
  403ada:	f845 2b04 	str.w	r2, [r5], #4
  403ade:	ea4f 4323 	mov.w	r3, r3, asr #16
  403ae2:	d2ea      	bcs.n	403aba <quorem+0xc6>
  403ae4:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  403ae8:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  403aec:	b982      	cbnz	r2, 403b10 <quorem+0x11c>
  403aee:	1f1a      	subs	r2, r3, #4
  403af0:	4593      	cmp	fp, r2
  403af2:	d20b      	bcs.n	403b0c <quorem+0x118>
  403af4:	f853 2c04 	ldr.w	r2, [r3, #-4]
  403af8:	b942      	cbnz	r2, 403b0c <quorem+0x118>
  403afa:	3b08      	subs	r3, #8
  403afc:	e002      	b.n	403b04 <quorem+0x110>
  403afe:	681a      	ldr	r2, [r3, #0]
  403b00:	3b04      	subs	r3, #4
  403b02:	b91a      	cbnz	r2, 403b0c <quorem+0x118>
  403b04:	459b      	cmp	fp, r3
  403b06:	f108 38ff 	add.w	r8, r8, #4294967295
  403b0a:	d3f8      	bcc.n	403afe <quorem+0x10a>
  403b0c:	f8c4 8010 	str.w	r8, [r4, #16]
  403b10:	4648      	mov	r0, r9
  403b12:	b003      	add	sp, #12
  403b14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403b18:	2000      	movs	r0, #0
  403b1a:	4770      	bx	lr
  403b1c:	0000      	movs	r0, r0
	...

00403b20 <_dtoa_r>:
  403b20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403b24:	6c01      	ldr	r1, [r0, #64]	; 0x40
  403b26:	b09b      	sub	sp, #108	; 0x6c
  403b28:	4604      	mov	r4, r0
  403b2a:	9e27      	ldr	r6, [sp, #156]	; 0x9c
  403b2c:	4692      	mov	sl, r2
  403b2e:	469b      	mov	fp, r3
  403b30:	b141      	cbz	r1, 403b44 <_dtoa_r+0x24>
  403b32:	6c42      	ldr	r2, [r0, #68]	; 0x44
  403b34:	604a      	str	r2, [r1, #4]
  403b36:	2301      	movs	r3, #1
  403b38:	4093      	lsls	r3, r2
  403b3a:	608b      	str	r3, [r1, #8]
  403b3c:	f002 f8b0 	bl	405ca0 <_Bfree>
  403b40:	2300      	movs	r3, #0
  403b42:	6423      	str	r3, [r4, #64]	; 0x40
  403b44:	f1bb 0f00 	cmp.w	fp, #0
  403b48:	465d      	mov	r5, fp
  403b4a:	db35      	blt.n	403bb8 <_dtoa_r+0x98>
  403b4c:	2300      	movs	r3, #0
  403b4e:	6033      	str	r3, [r6, #0]
  403b50:	4b9d      	ldr	r3, [pc, #628]	; (403dc8 <_dtoa_r+0x2a8>)
  403b52:	43ab      	bics	r3, r5
  403b54:	d015      	beq.n	403b82 <_dtoa_r+0x62>
  403b56:	4650      	mov	r0, sl
  403b58:	4659      	mov	r1, fp
  403b5a:	2200      	movs	r2, #0
  403b5c:	2300      	movs	r3, #0
  403b5e:	f003 fc0b 	bl	407378 <__aeabi_dcmpeq>
  403b62:	4680      	mov	r8, r0
  403b64:	2800      	cmp	r0, #0
  403b66:	d02d      	beq.n	403bc4 <_dtoa_r+0xa4>
  403b68:	9a26      	ldr	r2, [sp, #152]	; 0x98
  403b6a:	2301      	movs	r3, #1
  403b6c:	6013      	str	r3, [r2, #0]
  403b6e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  403b70:	2b00      	cmp	r3, #0
  403b72:	f000 80bd 	beq.w	403cf0 <_dtoa_r+0x1d0>
  403b76:	4895      	ldr	r0, [pc, #596]	; (403dcc <_dtoa_r+0x2ac>)
  403b78:	6018      	str	r0, [r3, #0]
  403b7a:	3801      	subs	r0, #1
  403b7c:	b01b      	add	sp, #108	; 0x6c
  403b7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403b82:	9a26      	ldr	r2, [sp, #152]	; 0x98
  403b84:	f242 730f 	movw	r3, #9999	; 0x270f
  403b88:	6013      	str	r3, [r2, #0]
  403b8a:	f1ba 0f00 	cmp.w	sl, #0
  403b8e:	d10d      	bne.n	403bac <_dtoa_r+0x8c>
  403b90:	f3c5 0513 	ubfx	r5, r5, #0, #20
  403b94:	b955      	cbnz	r5, 403bac <_dtoa_r+0x8c>
  403b96:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  403b98:	488d      	ldr	r0, [pc, #564]	; (403dd0 <_dtoa_r+0x2b0>)
  403b9a:	2b00      	cmp	r3, #0
  403b9c:	d0ee      	beq.n	403b7c <_dtoa_r+0x5c>
  403b9e:	f100 0308 	add.w	r3, r0, #8
  403ba2:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  403ba4:	6013      	str	r3, [r2, #0]
  403ba6:	b01b      	add	sp, #108	; 0x6c
  403ba8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403bac:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  403bae:	4889      	ldr	r0, [pc, #548]	; (403dd4 <_dtoa_r+0x2b4>)
  403bb0:	2b00      	cmp	r3, #0
  403bb2:	d0e3      	beq.n	403b7c <_dtoa_r+0x5c>
  403bb4:	1cc3      	adds	r3, r0, #3
  403bb6:	e7f4      	b.n	403ba2 <_dtoa_r+0x82>
  403bb8:	2301      	movs	r3, #1
  403bba:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
  403bbe:	6033      	str	r3, [r6, #0]
  403bc0:	46ab      	mov	fp, r5
  403bc2:	e7c5      	b.n	403b50 <_dtoa_r+0x30>
  403bc4:	aa18      	add	r2, sp, #96	; 0x60
  403bc6:	ab19      	add	r3, sp, #100	; 0x64
  403bc8:	9201      	str	r2, [sp, #4]
  403bca:	9300      	str	r3, [sp, #0]
  403bcc:	4652      	mov	r2, sl
  403bce:	465b      	mov	r3, fp
  403bd0:	4620      	mov	r0, r4
  403bd2:	f002 fadd 	bl	406190 <__d2b>
  403bd6:	0d2b      	lsrs	r3, r5, #20
  403bd8:	4681      	mov	r9, r0
  403bda:	d071      	beq.n	403cc0 <_dtoa_r+0x1a0>
  403bdc:	f3cb 0213 	ubfx	r2, fp, #0, #20
  403be0:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
  403be4:	9f18      	ldr	r7, [sp, #96]	; 0x60
  403be6:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  403bea:	4650      	mov	r0, sl
  403bec:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
  403bf0:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  403bf4:	2200      	movs	r2, #0
  403bf6:	4b78      	ldr	r3, [pc, #480]	; (403dd8 <_dtoa_r+0x2b8>)
  403bf8:	f002 ffa2 	bl	406b40 <__aeabi_dsub>
  403bfc:	a36c      	add	r3, pc, #432	; (adr r3, 403db0 <_dtoa_r+0x290>)
  403bfe:	e9d3 2300 	ldrd	r2, r3, [r3]
  403c02:	f003 f951 	bl	406ea8 <__aeabi_dmul>
  403c06:	a36c      	add	r3, pc, #432	; (adr r3, 403db8 <_dtoa_r+0x298>)
  403c08:	e9d3 2300 	ldrd	r2, r3, [r3]
  403c0c:	f002 ff9a 	bl	406b44 <__adddf3>
  403c10:	e9cd 0102 	strd	r0, r1, [sp, #8]
  403c14:	4630      	mov	r0, r6
  403c16:	f003 f8e1 	bl	406ddc <__aeabi_i2d>
  403c1a:	a369      	add	r3, pc, #420	; (adr r3, 403dc0 <_dtoa_r+0x2a0>)
  403c1c:	e9d3 2300 	ldrd	r2, r3, [r3]
  403c20:	f003 f942 	bl	406ea8 <__aeabi_dmul>
  403c24:	4602      	mov	r2, r0
  403c26:	460b      	mov	r3, r1
  403c28:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403c2c:	f002 ff8a 	bl	406b44 <__adddf3>
  403c30:	e9cd 0104 	strd	r0, r1, [sp, #16]
  403c34:	f003 fbe8 	bl	407408 <__aeabi_d2iz>
  403c38:	2200      	movs	r2, #0
  403c3a:	9002      	str	r0, [sp, #8]
  403c3c:	2300      	movs	r3, #0
  403c3e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  403c42:	f003 fba3 	bl	40738c <__aeabi_dcmplt>
  403c46:	2800      	cmp	r0, #0
  403c48:	f040 8173 	bne.w	403f32 <_dtoa_r+0x412>
  403c4c:	9d02      	ldr	r5, [sp, #8]
  403c4e:	2d16      	cmp	r5, #22
  403c50:	f200 815d 	bhi.w	403f0e <_dtoa_r+0x3ee>
  403c54:	4b61      	ldr	r3, [pc, #388]	; (403ddc <_dtoa_r+0x2bc>)
  403c56:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
  403c5a:	e9d3 0100 	ldrd	r0, r1, [r3]
  403c5e:	4652      	mov	r2, sl
  403c60:	465b      	mov	r3, fp
  403c62:	f003 fbb1 	bl	4073c8 <__aeabi_dcmpgt>
  403c66:	2800      	cmp	r0, #0
  403c68:	f000 81c5 	beq.w	403ff6 <_dtoa_r+0x4d6>
  403c6c:	1e6b      	subs	r3, r5, #1
  403c6e:	9302      	str	r3, [sp, #8]
  403c70:	2300      	movs	r3, #0
  403c72:	930e      	str	r3, [sp, #56]	; 0x38
  403c74:	1bbf      	subs	r7, r7, r6
  403c76:	1e7b      	subs	r3, r7, #1
  403c78:	9306      	str	r3, [sp, #24]
  403c7a:	f100 8154 	bmi.w	403f26 <_dtoa_r+0x406>
  403c7e:	2300      	movs	r3, #0
  403c80:	9308      	str	r3, [sp, #32]
  403c82:	9b02      	ldr	r3, [sp, #8]
  403c84:	2b00      	cmp	r3, #0
  403c86:	f2c0 8145 	blt.w	403f14 <_dtoa_r+0x3f4>
  403c8a:	9a06      	ldr	r2, [sp, #24]
  403c8c:	930d      	str	r3, [sp, #52]	; 0x34
  403c8e:	4611      	mov	r1, r2
  403c90:	4419      	add	r1, r3
  403c92:	2300      	movs	r3, #0
  403c94:	9106      	str	r1, [sp, #24]
  403c96:	930c      	str	r3, [sp, #48]	; 0x30
  403c98:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403c9a:	2b09      	cmp	r3, #9
  403c9c:	d82a      	bhi.n	403cf4 <_dtoa_r+0x1d4>
  403c9e:	2b05      	cmp	r3, #5
  403ca0:	f340 865b 	ble.w	40495a <_dtoa_r+0xe3a>
  403ca4:	3b04      	subs	r3, #4
  403ca6:	9324      	str	r3, [sp, #144]	; 0x90
  403ca8:	2500      	movs	r5, #0
  403caa:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403cac:	3b02      	subs	r3, #2
  403cae:	2b03      	cmp	r3, #3
  403cb0:	f200 8642 	bhi.w	404938 <_dtoa_r+0xe18>
  403cb4:	e8df f013 	tbh	[pc, r3, lsl #1]
  403cb8:	02c903d4 	.word	0x02c903d4
  403cbc:	046103df 	.word	0x046103df
  403cc0:	9f18      	ldr	r7, [sp, #96]	; 0x60
  403cc2:	9e19      	ldr	r6, [sp, #100]	; 0x64
  403cc4:	443e      	add	r6, r7
  403cc6:	f206 4332 	addw	r3, r6, #1074	; 0x432
  403cca:	2b20      	cmp	r3, #32
  403ccc:	f340 818e 	ble.w	403fec <_dtoa_r+0x4cc>
  403cd0:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  403cd4:	f206 4012 	addw	r0, r6, #1042	; 0x412
  403cd8:	409d      	lsls	r5, r3
  403cda:	fa2a f000 	lsr.w	r0, sl, r0
  403cde:	4328      	orrs	r0, r5
  403ce0:	f003 f86c 	bl	406dbc <__aeabi_ui2d>
  403ce4:	2301      	movs	r3, #1
  403ce6:	3e01      	subs	r6, #1
  403ce8:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  403cec:	9314      	str	r3, [sp, #80]	; 0x50
  403cee:	e781      	b.n	403bf4 <_dtoa_r+0xd4>
  403cf0:	483b      	ldr	r0, [pc, #236]	; (403de0 <_dtoa_r+0x2c0>)
  403cf2:	e743      	b.n	403b7c <_dtoa_r+0x5c>
  403cf4:	2100      	movs	r1, #0
  403cf6:	6461      	str	r1, [r4, #68]	; 0x44
  403cf8:	4620      	mov	r0, r4
  403cfa:	9125      	str	r1, [sp, #148]	; 0x94
  403cfc:	f001 ffaa 	bl	405c54 <_Balloc>
  403d00:	f04f 33ff 	mov.w	r3, #4294967295
  403d04:	930a      	str	r3, [sp, #40]	; 0x28
  403d06:	9a25      	ldr	r2, [sp, #148]	; 0x94
  403d08:	930f      	str	r3, [sp, #60]	; 0x3c
  403d0a:	2301      	movs	r3, #1
  403d0c:	9004      	str	r0, [sp, #16]
  403d0e:	6420      	str	r0, [r4, #64]	; 0x40
  403d10:	9224      	str	r2, [sp, #144]	; 0x90
  403d12:	930b      	str	r3, [sp, #44]	; 0x2c
  403d14:	9b19      	ldr	r3, [sp, #100]	; 0x64
  403d16:	2b00      	cmp	r3, #0
  403d18:	f2c0 80d9 	blt.w	403ece <_dtoa_r+0x3ae>
  403d1c:	9a02      	ldr	r2, [sp, #8]
  403d1e:	2a0e      	cmp	r2, #14
  403d20:	f300 80d5 	bgt.w	403ece <_dtoa_r+0x3ae>
  403d24:	4b2d      	ldr	r3, [pc, #180]	; (403ddc <_dtoa_r+0x2bc>)
  403d26:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  403d2a:	e9d3 2300 	ldrd	r2, r3, [r3]
  403d2e:	e9cd 2308 	strd	r2, r3, [sp, #32]
  403d32:	9b25      	ldr	r3, [sp, #148]	; 0x94
  403d34:	2b00      	cmp	r3, #0
  403d36:	f2c0 83ba 	blt.w	4044ae <_dtoa_r+0x98e>
  403d3a:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
  403d3e:	4650      	mov	r0, sl
  403d40:	462a      	mov	r2, r5
  403d42:	4633      	mov	r3, r6
  403d44:	4659      	mov	r1, fp
  403d46:	f003 f9d9 	bl	4070fc <__aeabi_ddiv>
  403d4a:	f003 fb5d 	bl	407408 <__aeabi_d2iz>
  403d4e:	4680      	mov	r8, r0
  403d50:	f003 f844 	bl	406ddc <__aeabi_i2d>
  403d54:	462a      	mov	r2, r5
  403d56:	4633      	mov	r3, r6
  403d58:	f003 f8a6 	bl	406ea8 <__aeabi_dmul>
  403d5c:	460b      	mov	r3, r1
  403d5e:	4602      	mov	r2, r0
  403d60:	4659      	mov	r1, fp
  403d62:	4650      	mov	r0, sl
  403d64:	f002 feec 	bl	406b40 <__aeabi_dsub>
  403d68:	9d04      	ldr	r5, [sp, #16]
  403d6a:	f108 0330 	add.w	r3, r8, #48	; 0x30
  403d6e:	702b      	strb	r3, [r5, #0]
  403d70:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403d72:	2b01      	cmp	r3, #1
  403d74:	4606      	mov	r6, r0
  403d76:	460f      	mov	r7, r1
  403d78:	f105 0501 	add.w	r5, r5, #1
  403d7c:	d068      	beq.n	403e50 <_dtoa_r+0x330>
  403d7e:	2200      	movs	r2, #0
  403d80:	4b18      	ldr	r3, [pc, #96]	; (403de4 <_dtoa_r+0x2c4>)
  403d82:	f003 f891 	bl	406ea8 <__aeabi_dmul>
  403d86:	2200      	movs	r2, #0
  403d88:	2300      	movs	r3, #0
  403d8a:	4606      	mov	r6, r0
  403d8c:	460f      	mov	r7, r1
  403d8e:	f003 faf3 	bl	407378 <__aeabi_dcmpeq>
  403d92:	2800      	cmp	r0, #0
  403d94:	f040 8088 	bne.w	403ea8 <_dtoa_r+0x388>
  403d98:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  403d9c:	f04f 0a00 	mov.w	sl, #0
  403da0:	f8df b040 	ldr.w	fp, [pc, #64]	; 403de4 <_dtoa_r+0x2c4>
  403da4:	940c      	str	r4, [sp, #48]	; 0x30
  403da6:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  403daa:	e028      	b.n	403dfe <_dtoa_r+0x2de>
  403dac:	f3af 8000 	nop.w
  403db0:	636f4361 	.word	0x636f4361
  403db4:	3fd287a7 	.word	0x3fd287a7
  403db8:	8b60c8b3 	.word	0x8b60c8b3
  403dbc:	3fc68a28 	.word	0x3fc68a28
  403dc0:	509f79fb 	.word	0x509f79fb
  403dc4:	3fd34413 	.word	0x3fd34413
  403dc8:	7ff00000 	.word	0x7ff00000
  403dcc:	00407845 	.word	0x00407845
  403dd0:	00407888 	.word	0x00407888
  403dd4:	00407894 	.word	0x00407894
  403dd8:	3ff80000 	.word	0x3ff80000
  403ddc:	004078d0 	.word	0x004078d0
  403de0:	00407844 	.word	0x00407844
  403de4:	40240000 	.word	0x40240000
  403de8:	f003 f85e 	bl	406ea8 <__aeabi_dmul>
  403dec:	2200      	movs	r2, #0
  403dee:	2300      	movs	r3, #0
  403df0:	4606      	mov	r6, r0
  403df2:	460f      	mov	r7, r1
  403df4:	f003 fac0 	bl	407378 <__aeabi_dcmpeq>
  403df8:	2800      	cmp	r0, #0
  403dfa:	f040 83c1 	bne.w	404580 <_dtoa_r+0xa60>
  403dfe:	4642      	mov	r2, r8
  403e00:	464b      	mov	r3, r9
  403e02:	4630      	mov	r0, r6
  403e04:	4639      	mov	r1, r7
  403e06:	f003 f979 	bl	4070fc <__aeabi_ddiv>
  403e0a:	f003 fafd 	bl	407408 <__aeabi_d2iz>
  403e0e:	4604      	mov	r4, r0
  403e10:	f002 ffe4 	bl	406ddc <__aeabi_i2d>
  403e14:	4642      	mov	r2, r8
  403e16:	464b      	mov	r3, r9
  403e18:	f003 f846 	bl	406ea8 <__aeabi_dmul>
  403e1c:	4602      	mov	r2, r0
  403e1e:	460b      	mov	r3, r1
  403e20:	4630      	mov	r0, r6
  403e22:	4639      	mov	r1, r7
  403e24:	f002 fe8c 	bl	406b40 <__aeabi_dsub>
  403e28:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  403e2c:	9e04      	ldr	r6, [sp, #16]
  403e2e:	f805 eb01 	strb.w	lr, [r5], #1
  403e32:	eba5 0e06 	sub.w	lr, r5, r6
  403e36:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  403e38:	45b6      	cmp	lr, r6
  403e3a:	e9cd 0106 	strd	r0, r1, [sp, #24]
  403e3e:	4652      	mov	r2, sl
  403e40:	465b      	mov	r3, fp
  403e42:	d1d1      	bne.n	403de8 <_dtoa_r+0x2c8>
  403e44:	46a0      	mov	r8, r4
  403e46:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  403e4a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  403e4c:	4606      	mov	r6, r0
  403e4e:	460f      	mov	r7, r1
  403e50:	4632      	mov	r2, r6
  403e52:	463b      	mov	r3, r7
  403e54:	4630      	mov	r0, r6
  403e56:	4639      	mov	r1, r7
  403e58:	f002 fe74 	bl	406b44 <__adddf3>
  403e5c:	4606      	mov	r6, r0
  403e5e:	460f      	mov	r7, r1
  403e60:	4602      	mov	r2, r0
  403e62:	460b      	mov	r3, r1
  403e64:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  403e68:	f003 fa90 	bl	40738c <__aeabi_dcmplt>
  403e6c:	b948      	cbnz	r0, 403e82 <_dtoa_r+0x362>
  403e6e:	4632      	mov	r2, r6
  403e70:	463b      	mov	r3, r7
  403e72:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  403e76:	f003 fa7f 	bl	407378 <__aeabi_dcmpeq>
  403e7a:	b1a8      	cbz	r0, 403ea8 <_dtoa_r+0x388>
  403e7c:	f018 0f01 	tst.w	r8, #1
  403e80:	d012      	beq.n	403ea8 <_dtoa_r+0x388>
  403e82:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  403e86:	9a04      	ldr	r2, [sp, #16]
  403e88:	1e6b      	subs	r3, r5, #1
  403e8a:	e004      	b.n	403e96 <_dtoa_r+0x376>
  403e8c:	429a      	cmp	r2, r3
  403e8e:	f000 8401 	beq.w	404694 <_dtoa_r+0xb74>
  403e92:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  403e96:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  403e9a:	f103 0501 	add.w	r5, r3, #1
  403e9e:	d0f5      	beq.n	403e8c <_dtoa_r+0x36c>
  403ea0:	f108 0801 	add.w	r8, r8, #1
  403ea4:	f883 8000 	strb.w	r8, [r3]
  403ea8:	4649      	mov	r1, r9
  403eaa:	4620      	mov	r0, r4
  403eac:	f001 fef8 	bl	405ca0 <_Bfree>
  403eb0:	2200      	movs	r2, #0
  403eb2:	9b02      	ldr	r3, [sp, #8]
  403eb4:	702a      	strb	r2, [r5, #0]
  403eb6:	9a26      	ldr	r2, [sp, #152]	; 0x98
  403eb8:	3301      	adds	r3, #1
  403eba:	6013      	str	r3, [r2, #0]
  403ebc:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  403ebe:	2b00      	cmp	r3, #0
  403ec0:	f000 839e 	beq.w	404600 <_dtoa_r+0xae0>
  403ec4:	9804      	ldr	r0, [sp, #16]
  403ec6:	601d      	str	r5, [r3, #0]
  403ec8:	b01b      	add	sp, #108	; 0x6c
  403eca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403ece:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  403ed0:	2a00      	cmp	r2, #0
  403ed2:	d03e      	beq.n	403f52 <_dtoa_r+0x432>
  403ed4:	9a24      	ldr	r2, [sp, #144]	; 0x90
  403ed6:	2a01      	cmp	r2, #1
  403ed8:	f340 8311 	ble.w	4044fe <_dtoa_r+0x9de>
  403edc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403ede:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  403ee0:	1e5f      	subs	r7, r3, #1
  403ee2:	42ba      	cmp	r2, r7
  403ee4:	f2c0 838f 	blt.w	404606 <_dtoa_r+0xae6>
  403ee8:	1bd7      	subs	r7, r2, r7
  403eea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403eec:	2b00      	cmp	r3, #0
  403eee:	f2c0 848b 	blt.w	404808 <_dtoa_r+0xce8>
  403ef2:	9d08      	ldr	r5, [sp, #32]
  403ef4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403ef6:	9a08      	ldr	r2, [sp, #32]
  403ef8:	441a      	add	r2, r3
  403efa:	9208      	str	r2, [sp, #32]
  403efc:	9a06      	ldr	r2, [sp, #24]
  403efe:	2101      	movs	r1, #1
  403f00:	441a      	add	r2, r3
  403f02:	4620      	mov	r0, r4
  403f04:	9206      	str	r2, [sp, #24]
  403f06:	f001 ff65 	bl	405dd4 <__i2b>
  403f0a:	4606      	mov	r6, r0
  403f0c:	e024      	b.n	403f58 <_dtoa_r+0x438>
  403f0e:	2301      	movs	r3, #1
  403f10:	930e      	str	r3, [sp, #56]	; 0x38
  403f12:	e6af      	b.n	403c74 <_dtoa_r+0x154>
  403f14:	9a08      	ldr	r2, [sp, #32]
  403f16:	9b02      	ldr	r3, [sp, #8]
  403f18:	1ad2      	subs	r2, r2, r3
  403f1a:	425b      	negs	r3, r3
  403f1c:	930c      	str	r3, [sp, #48]	; 0x30
  403f1e:	2300      	movs	r3, #0
  403f20:	9208      	str	r2, [sp, #32]
  403f22:	930d      	str	r3, [sp, #52]	; 0x34
  403f24:	e6b8      	b.n	403c98 <_dtoa_r+0x178>
  403f26:	f1c7 0301 	rsb	r3, r7, #1
  403f2a:	9308      	str	r3, [sp, #32]
  403f2c:	2300      	movs	r3, #0
  403f2e:	9306      	str	r3, [sp, #24]
  403f30:	e6a7      	b.n	403c82 <_dtoa_r+0x162>
  403f32:	9d02      	ldr	r5, [sp, #8]
  403f34:	4628      	mov	r0, r5
  403f36:	f002 ff51 	bl	406ddc <__aeabi_i2d>
  403f3a:	4602      	mov	r2, r0
  403f3c:	460b      	mov	r3, r1
  403f3e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  403f42:	f003 fa19 	bl	407378 <__aeabi_dcmpeq>
  403f46:	2800      	cmp	r0, #0
  403f48:	f47f ae80 	bne.w	403c4c <_dtoa_r+0x12c>
  403f4c:	1e6b      	subs	r3, r5, #1
  403f4e:	9302      	str	r3, [sp, #8]
  403f50:	e67c      	b.n	403c4c <_dtoa_r+0x12c>
  403f52:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  403f54:	9d08      	ldr	r5, [sp, #32]
  403f56:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  403f58:	2d00      	cmp	r5, #0
  403f5a:	dd0c      	ble.n	403f76 <_dtoa_r+0x456>
  403f5c:	9906      	ldr	r1, [sp, #24]
  403f5e:	2900      	cmp	r1, #0
  403f60:	460b      	mov	r3, r1
  403f62:	dd08      	ble.n	403f76 <_dtoa_r+0x456>
  403f64:	42a9      	cmp	r1, r5
  403f66:	9a08      	ldr	r2, [sp, #32]
  403f68:	bfa8      	it	ge
  403f6a:	462b      	movge	r3, r5
  403f6c:	1ad2      	subs	r2, r2, r3
  403f6e:	1aed      	subs	r5, r5, r3
  403f70:	1acb      	subs	r3, r1, r3
  403f72:	9208      	str	r2, [sp, #32]
  403f74:	9306      	str	r3, [sp, #24]
  403f76:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403f78:	b1d3      	cbz	r3, 403fb0 <_dtoa_r+0x490>
  403f7a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403f7c:	2b00      	cmp	r3, #0
  403f7e:	f000 82b7 	beq.w	4044f0 <_dtoa_r+0x9d0>
  403f82:	2f00      	cmp	r7, #0
  403f84:	dd10      	ble.n	403fa8 <_dtoa_r+0x488>
  403f86:	4631      	mov	r1, r6
  403f88:	463a      	mov	r2, r7
  403f8a:	4620      	mov	r0, r4
  403f8c:	f001 ffbe 	bl	405f0c <__pow5mult>
  403f90:	464a      	mov	r2, r9
  403f92:	4601      	mov	r1, r0
  403f94:	4606      	mov	r6, r0
  403f96:	4620      	mov	r0, r4
  403f98:	f001 ff26 	bl	405de8 <__multiply>
  403f9c:	4649      	mov	r1, r9
  403f9e:	4680      	mov	r8, r0
  403fa0:	4620      	mov	r0, r4
  403fa2:	f001 fe7d 	bl	405ca0 <_Bfree>
  403fa6:	46c1      	mov	r9, r8
  403fa8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403faa:	1bda      	subs	r2, r3, r7
  403fac:	f040 82a1 	bne.w	4044f2 <_dtoa_r+0x9d2>
  403fb0:	2101      	movs	r1, #1
  403fb2:	4620      	mov	r0, r4
  403fb4:	f001 ff0e 	bl	405dd4 <__i2b>
  403fb8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403fba:	2b00      	cmp	r3, #0
  403fbc:	4680      	mov	r8, r0
  403fbe:	dd1c      	ble.n	403ffa <_dtoa_r+0x4da>
  403fc0:	4601      	mov	r1, r0
  403fc2:	461a      	mov	r2, r3
  403fc4:	4620      	mov	r0, r4
  403fc6:	f001 ffa1 	bl	405f0c <__pow5mult>
  403fca:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403fcc:	2b01      	cmp	r3, #1
  403fce:	4680      	mov	r8, r0
  403fd0:	f340 8254 	ble.w	40447c <_dtoa_r+0x95c>
  403fd4:	2300      	movs	r3, #0
  403fd6:	930c      	str	r3, [sp, #48]	; 0x30
  403fd8:	f8d8 3010 	ldr.w	r3, [r8, #16]
  403fdc:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  403fe0:	6918      	ldr	r0, [r3, #16]
  403fe2:	f001 fea7 	bl	405d34 <__hi0bits>
  403fe6:	f1c0 0020 	rsb	r0, r0, #32
  403fea:	e010      	b.n	40400e <_dtoa_r+0x4ee>
  403fec:	f1c3 0520 	rsb	r5, r3, #32
  403ff0:	fa0a f005 	lsl.w	r0, sl, r5
  403ff4:	e674      	b.n	403ce0 <_dtoa_r+0x1c0>
  403ff6:	900e      	str	r0, [sp, #56]	; 0x38
  403ff8:	e63c      	b.n	403c74 <_dtoa_r+0x154>
  403ffa:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403ffc:	2b01      	cmp	r3, #1
  403ffe:	f340 8287 	ble.w	404510 <_dtoa_r+0x9f0>
  404002:	2300      	movs	r3, #0
  404004:	930c      	str	r3, [sp, #48]	; 0x30
  404006:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  404008:	2001      	movs	r0, #1
  40400a:	2b00      	cmp	r3, #0
  40400c:	d1e4      	bne.n	403fd8 <_dtoa_r+0x4b8>
  40400e:	9a06      	ldr	r2, [sp, #24]
  404010:	4410      	add	r0, r2
  404012:	f010 001f 	ands.w	r0, r0, #31
  404016:	f000 80a1 	beq.w	40415c <_dtoa_r+0x63c>
  40401a:	f1c0 0320 	rsb	r3, r0, #32
  40401e:	2b04      	cmp	r3, #4
  404020:	f340 849e 	ble.w	404960 <_dtoa_r+0xe40>
  404024:	9b08      	ldr	r3, [sp, #32]
  404026:	f1c0 001c 	rsb	r0, r0, #28
  40402a:	4403      	add	r3, r0
  40402c:	9308      	str	r3, [sp, #32]
  40402e:	4613      	mov	r3, r2
  404030:	4403      	add	r3, r0
  404032:	4405      	add	r5, r0
  404034:	9306      	str	r3, [sp, #24]
  404036:	9b08      	ldr	r3, [sp, #32]
  404038:	2b00      	cmp	r3, #0
  40403a:	dd05      	ble.n	404048 <_dtoa_r+0x528>
  40403c:	4649      	mov	r1, r9
  40403e:	461a      	mov	r2, r3
  404040:	4620      	mov	r0, r4
  404042:	f001 ffb3 	bl	405fac <__lshift>
  404046:	4681      	mov	r9, r0
  404048:	9b06      	ldr	r3, [sp, #24]
  40404a:	2b00      	cmp	r3, #0
  40404c:	dd05      	ble.n	40405a <_dtoa_r+0x53a>
  40404e:	4641      	mov	r1, r8
  404050:	461a      	mov	r2, r3
  404052:	4620      	mov	r0, r4
  404054:	f001 ffaa 	bl	405fac <__lshift>
  404058:	4680      	mov	r8, r0
  40405a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40405c:	2b00      	cmp	r3, #0
  40405e:	f040 8086 	bne.w	40416e <_dtoa_r+0x64e>
  404062:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404064:	2b00      	cmp	r3, #0
  404066:	f340 8266 	ble.w	404536 <_dtoa_r+0xa16>
  40406a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40406c:	2b00      	cmp	r3, #0
  40406e:	f000 8098 	beq.w	4041a2 <_dtoa_r+0x682>
  404072:	2d00      	cmp	r5, #0
  404074:	dd05      	ble.n	404082 <_dtoa_r+0x562>
  404076:	4631      	mov	r1, r6
  404078:	462a      	mov	r2, r5
  40407a:	4620      	mov	r0, r4
  40407c:	f001 ff96 	bl	405fac <__lshift>
  404080:	4606      	mov	r6, r0
  404082:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  404084:	2b00      	cmp	r3, #0
  404086:	f040 8337 	bne.w	4046f8 <_dtoa_r+0xbd8>
  40408a:	9606      	str	r6, [sp, #24]
  40408c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40408e:	9a04      	ldr	r2, [sp, #16]
  404090:	f8dd b018 	ldr.w	fp, [sp, #24]
  404094:	3b01      	subs	r3, #1
  404096:	18d3      	adds	r3, r2, r3
  404098:	930b      	str	r3, [sp, #44]	; 0x2c
  40409a:	f00a 0301 	and.w	r3, sl, #1
  40409e:	930c      	str	r3, [sp, #48]	; 0x30
  4040a0:	4617      	mov	r7, r2
  4040a2:	46c2      	mov	sl, r8
  4040a4:	4651      	mov	r1, sl
  4040a6:	4648      	mov	r0, r9
  4040a8:	f7ff fca4 	bl	4039f4 <quorem>
  4040ac:	4631      	mov	r1, r6
  4040ae:	4605      	mov	r5, r0
  4040b0:	4648      	mov	r0, r9
  4040b2:	f001 ffcd 	bl	406050 <__mcmp>
  4040b6:	465a      	mov	r2, fp
  4040b8:	900a      	str	r0, [sp, #40]	; 0x28
  4040ba:	4651      	mov	r1, sl
  4040bc:	4620      	mov	r0, r4
  4040be:	f001 ffe3 	bl	406088 <__mdiff>
  4040c2:	68c2      	ldr	r2, [r0, #12]
  4040c4:	4680      	mov	r8, r0
  4040c6:	f105 0330 	add.w	r3, r5, #48	; 0x30
  4040ca:	2a00      	cmp	r2, #0
  4040cc:	f040 822b 	bne.w	404526 <_dtoa_r+0xa06>
  4040d0:	4601      	mov	r1, r0
  4040d2:	4648      	mov	r0, r9
  4040d4:	9308      	str	r3, [sp, #32]
  4040d6:	f001 ffbb 	bl	406050 <__mcmp>
  4040da:	4641      	mov	r1, r8
  4040dc:	9006      	str	r0, [sp, #24]
  4040de:	4620      	mov	r0, r4
  4040e0:	f001 fdde 	bl	405ca0 <_Bfree>
  4040e4:	9a06      	ldr	r2, [sp, #24]
  4040e6:	9b08      	ldr	r3, [sp, #32]
  4040e8:	b932      	cbnz	r2, 4040f8 <_dtoa_r+0x5d8>
  4040ea:	9924      	ldr	r1, [sp, #144]	; 0x90
  4040ec:	b921      	cbnz	r1, 4040f8 <_dtoa_r+0x5d8>
  4040ee:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4040f0:	2a00      	cmp	r2, #0
  4040f2:	f000 83ef 	beq.w	4048d4 <_dtoa_r+0xdb4>
  4040f6:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4040f8:	990a      	ldr	r1, [sp, #40]	; 0x28
  4040fa:	2900      	cmp	r1, #0
  4040fc:	f2c0 829f 	blt.w	40463e <_dtoa_r+0xb1e>
  404100:	d105      	bne.n	40410e <_dtoa_r+0x5ee>
  404102:	9924      	ldr	r1, [sp, #144]	; 0x90
  404104:	b919      	cbnz	r1, 40410e <_dtoa_r+0x5ee>
  404106:	990c      	ldr	r1, [sp, #48]	; 0x30
  404108:	2900      	cmp	r1, #0
  40410a:	f000 8298 	beq.w	40463e <_dtoa_r+0xb1e>
  40410e:	2a00      	cmp	r2, #0
  404110:	f300 8306 	bgt.w	404720 <_dtoa_r+0xc00>
  404114:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  404116:	703b      	strb	r3, [r7, #0]
  404118:	f107 0801 	add.w	r8, r7, #1
  40411c:	4297      	cmp	r7, r2
  40411e:	4645      	mov	r5, r8
  404120:	f000 830c 	beq.w	40473c <_dtoa_r+0xc1c>
  404124:	4649      	mov	r1, r9
  404126:	2300      	movs	r3, #0
  404128:	220a      	movs	r2, #10
  40412a:	4620      	mov	r0, r4
  40412c:	f001 fdc2 	bl	405cb4 <__multadd>
  404130:	455e      	cmp	r6, fp
  404132:	4681      	mov	r9, r0
  404134:	4631      	mov	r1, r6
  404136:	f04f 0300 	mov.w	r3, #0
  40413a:	f04f 020a 	mov.w	r2, #10
  40413e:	4620      	mov	r0, r4
  404140:	f000 81eb 	beq.w	40451a <_dtoa_r+0x9fa>
  404144:	f001 fdb6 	bl	405cb4 <__multadd>
  404148:	4659      	mov	r1, fp
  40414a:	4606      	mov	r6, r0
  40414c:	2300      	movs	r3, #0
  40414e:	220a      	movs	r2, #10
  404150:	4620      	mov	r0, r4
  404152:	f001 fdaf 	bl	405cb4 <__multadd>
  404156:	4647      	mov	r7, r8
  404158:	4683      	mov	fp, r0
  40415a:	e7a3      	b.n	4040a4 <_dtoa_r+0x584>
  40415c:	201c      	movs	r0, #28
  40415e:	9b08      	ldr	r3, [sp, #32]
  404160:	4403      	add	r3, r0
  404162:	9308      	str	r3, [sp, #32]
  404164:	9b06      	ldr	r3, [sp, #24]
  404166:	4403      	add	r3, r0
  404168:	4405      	add	r5, r0
  40416a:	9306      	str	r3, [sp, #24]
  40416c:	e763      	b.n	404036 <_dtoa_r+0x516>
  40416e:	4641      	mov	r1, r8
  404170:	4648      	mov	r0, r9
  404172:	f001 ff6d 	bl	406050 <__mcmp>
  404176:	2800      	cmp	r0, #0
  404178:	f6bf af73 	bge.w	404062 <_dtoa_r+0x542>
  40417c:	9f02      	ldr	r7, [sp, #8]
  40417e:	4649      	mov	r1, r9
  404180:	2300      	movs	r3, #0
  404182:	220a      	movs	r2, #10
  404184:	4620      	mov	r0, r4
  404186:	3f01      	subs	r7, #1
  404188:	9702      	str	r7, [sp, #8]
  40418a:	f001 fd93 	bl	405cb4 <__multadd>
  40418e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  404190:	4681      	mov	r9, r0
  404192:	2b00      	cmp	r3, #0
  404194:	f040 83b6 	bne.w	404904 <_dtoa_r+0xde4>
  404198:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40419a:	2b00      	cmp	r3, #0
  40419c:	f340 83bf 	ble.w	40491e <_dtoa_r+0xdfe>
  4041a0:	930a      	str	r3, [sp, #40]	; 0x28
  4041a2:	f8dd b010 	ldr.w	fp, [sp, #16]
  4041a6:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  4041a8:	465d      	mov	r5, fp
  4041aa:	e002      	b.n	4041b2 <_dtoa_r+0x692>
  4041ac:	f001 fd82 	bl	405cb4 <__multadd>
  4041b0:	4681      	mov	r9, r0
  4041b2:	4641      	mov	r1, r8
  4041b4:	4648      	mov	r0, r9
  4041b6:	f7ff fc1d 	bl	4039f4 <quorem>
  4041ba:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  4041be:	f805 ab01 	strb.w	sl, [r5], #1
  4041c2:	eba5 030b 	sub.w	r3, r5, fp
  4041c6:	42bb      	cmp	r3, r7
  4041c8:	f04f 020a 	mov.w	r2, #10
  4041cc:	f04f 0300 	mov.w	r3, #0
  4041d0:	4649      	mov	r1, r9
  4041d2:	4620      	mov	r0, r4
  4041d4:	dbea      	blt.n	4041ac <_dtoa_r+0x68c>
  4041d6:	9b04      	ldr	r3, [sp, #16]
  4041d8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4041da:	2a01      	cmp	r2, #1
  4041dc:	bfac      	ite	ge
  4041de:	189b      	addge	r3, r3, r2
  4041e0:	3301      	addlt	r3, #1
  4041e2:	461d      	mov	r5, r3
  4041e4:	f04f 0b00 	mov.w	fp, #0
  4041e8:	4649      	mov	r1, r9
  4041ea:	2201      	movs	r2, #1
  4041ec:	4620      	mov	r0, r4
  4041ee:	f001 fedd 	bl	405fac <__lshift>
  4041f2:	4641      	mov	r1, r8
  4041f4:	4681      	mov	r9, r0
  4041f6:	f001 ff2b 	bl	406050 <__mcmp>
  4041fa:	2800      	cmp	r0, #0
  4041fc:	f340 823d 	ble.w	40467a <_dtoa_r+0xb5a>
  404200:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  404204:	9904      	ldr	r1, [sp, #16]
  404206:	1e6b      	subs	r3, r5, #1
  404208:	e004      	b.n	404214 <_dtoa_r+0x6f4>
  40420a:	428b      	cmp	r3, r1
  40420c:	f000 81ae 	beq.w	40456c <_dtoa_r+0xa4c>
  404210:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  404214:	2a39      	cmp	r2, #57	; 0x39
  404216:	f103 0501 	add.w	r5, r3, #1
  40421a:	d0f6      	beq.n	40420a <_dtoa_r+0x6ea>
  40421c:	3201      	adds	r2, #1
  40421e:	701a      	strb	r2, [r3, #0]
  404220:	4641      	mov	r1, r8
  404222:	4620      	mov	r0, r4
  404224:	f001 fd3c 	bl	405ca0 <_Bfree>
  404228:	2e00      	cmp	r6, #0
  40422a:	f43f ae3d 	beq.w	403ea8 <_dtoa_r+0x388>
  40422e:	f1bb 0f00 	cmp.w	fp, #0
  404232:	d005      	beq.n	404240 <_dtoa_r+0x720>
  404234:	45b3      	cmp	fp, r6
  404236:	d003      	beq.n	404240 <_dtoa_r+0x720>
  404238:	4659      	mov	r1, fp
  40423a:	4620      	mov	r0, r4
  40423c:	f001 fd30 	bl	405ca0 <_Bfree>
  404240:	4631      	mov	r1, r6
  404242:	4620      	mov	r0, r4
  404244:	f001 fd2c 	bl	405ca0 <_Bfree>
  404248:	e62e      	b.n	403ea8 <_dtoa_r+0x388>
  40424a:	2300      	movs	r3, #0
  40424c:	930b      	str	r3, [sp, #44]	; 0x2c
  40424e:	9b02      	ldr	r3, [sp, #8]
  404250:	9a25      	ldr	r2, [sp, #148]	; 0x94
  404252:	4413      	add	r3, r2
  404254:	930f      	str	r3, [sp, #60]	; 0x3c
  404256:	3301      	adds	r3, #1
  404258:	2b01      	cmp	r3, #1
  40425a:	461f      	mov	r7, r3
  40425c:	461e      	mov	r6, r3
  40425e:	930a      	str	r3, [sp, #40]	; 0x28
  404260:	bfb8      	it	lt
  404262:	2701      	movlt	r7, #1
  404264:	2100      	movs	r1, #0
  404266:	2f17      	cmp	r7, #23
  404268:	6461      	str	r1, [r4, #68]	; 0x44
  40426a:	d90a      	bls.n	404282 <_dtoa_r+0x762>
  40426c:	2201      	movs	r2, #1
  40426e:	2304      	movs	r3, #4
  404270:	005b      	lsls	r3, r3, #1
  404272:	f103 0014 	add.w	r0, r3, #20
  404276:	4287      	cmp	r7, r0
  404278:	4611      	mov	r1, r2
  40427a:	f102 0201 	add.w	r2, r2, #1
  40427e:	d2f7      	bcs.n	404270 <_dtoa_r+0x750>
  404280:	6461      	str	r1, [r4, #68]	; 0x44
  404282:	4620      	mov	r0, r4
  404284:	f001 fce6 	bl	405c54 <_Balloc>
  404288:	2e0e      	cmp	r6, #14
  40428a:	9004      	str	r0, [sp, #16]
  40428c:	6420      	str	r0, [r4, #64]	; 0x40
  40428e:	f63f ad41 	bhi.w	403d14 <_dtoa_r+0x1f4>
  404292:	2d00      	cmp	r5, #0
  404294:	f43f ad3e 	beq.w	403d14 <_dtoa_r+0x1f4>
  404298:	9902      	ldr	r1, [sp, #8]
  40429a:	2900      	cmp	r1, #0
  40429c:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
  4042a0:	f340 8202 	ble.w	4046a8 <_dtoa_r+0xb88>
  4042a4:	4bb8      	ldr	r3, [pc, #736]	; (404588 <_dtoa_r+0xa68>)
  4042a6:	f001 020f 	and.w	r2, r1, #15
  4042aa:	110d      	asrs	r5, r1, #4
  4042ac:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4042b0:	06e9      	lsls	r1, r5, #27
  4042b2:	e9d3 6700 	ldrd	r6, r7, [r3]
  4042b6:	f140 81ae 	bpl.w	404616 <_dtoa_r+0xaf6>
  4042ba:	4bb4      	ldr	r3, [pc, #720]	; (40458c <_dtoa_r+0xa6c>)
  4042bc:	4650      	mov	r0, sl
  4042be:	4659      	mov	r1, fp
  4042c0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  4042c4:	f002 ff1a 	bl	4070fc <__aeabi_ddiv>
  4042c8:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  4042cc:	f005 050f 	and.w	r5, r5, #15
  4042d0:	f04f 0a03 	mov.w	sl, #3
  4042d4:	b18d      	cbz	r5, 4042fa <_dtoa_r+0x7da>
  4042d6:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 40458c <_dtoa_r+0xa6c>
  4042da:	07ea      	lsls	r2, r5, #31
  4042dc:	d509      	bpl.n	4042f2 <_dtoa_r+0x7d2>
  4042de:	4630      	mov	r0, r6
  4042e0:	4639      	mov	r1, r7
  4042e2:	e9d8 2300 	ldrd	r2, r3, [r8]
  4042e6:	f002 fddf 	bl	406ea8 <__aeabi_dmul>
  4042ea:	f10a 0a01 	add.w	sl, sl, #1
  4042ee:	4606      	mov	r6, r0
  4042f0:	460f      	mov	r7, r1
  4042f2:	106d      	asrs	r5, r5, #1
  4042f4:	f108 0808 	add.w	r8, r8, #8
  4042f8:	d1ef      	bne.n	4042da <_dtoa_r+0x7ba>
  4042fa:	463b      	mov	r3, r7
  4042fc:	4632      	mov	r2, r6
  4042fe:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  404302:	f002 fefb 	bl	4070fc <__aeabi_ddiv>
  404306:	4607      	mov	r7, r0
  404308:	4688      	mov	r8, r1
  40430a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40430c:	b143      	cbz	r3, 404320 <_dtoa_r+0x800>
  40430e:	2200      	movs	r2, #0
  404310:	4b9f      	ldr	r3, [pc, #636]	; (404590 <_dtoa_r+0xa70>)
  404312:	4638      	mov	r0, r7
  404314:	4641      	mov	r1, r8
  404316:	f003 f839 	bl	40738c <__aeabi_dcmplt>
  40431a:	2800      	cmp	r0, #0
  40431c:	f040 8286 	bne.w	40482c <_dtoa_r+0xd0c>
  404320:	4650      	mov	r0, sl
  404322:	f002 fd5b 	bl	406ddc <__aeabi_i2d>
  404326:	463a      	mov	r2, r7
  404328:	4643      	mov	r3, r8
  40432a:	f002 fdbd 	bl	406ea8 <__aeabi_dmul>
  40432e:	4b99      	ldr	r3, [pc, #612]	; (404594 <_dtoa_r+0xa74>)
  404330:	2200      	movs	r2, #0
  404332:	f002 fc07 	bl	406b44 <__adddf3>
  404336:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404338:	4605      	mov	r5, r0
  40433a:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  40433e:	2b00      	cmp	r3, #0
  404340:	f000 813e 	beq.w	4045c0 <_dtoa_r+0xaa0>
  404344:	9b02      	ldr	r3, [sp, #8]
  404346:	9315      	str	r3, [sp, #84]	; 0x54
  404348:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40434a:	9312      	str	r3, [sp, #72]	; 0x48
  40434c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40434e:	2b00      	cmp	r3, #0
  404350:	f000 81fa 	beq.w	404748 <_dtoa_r+0xc28>
  404354:	9a12      	ldr	r2, [sp, #72]	; 0x48
  404356:	4b8c      	ldr	r3, [pc, #560]	; (404588 <_dtoa_r+0xa68>)
  404358:	498f      	ldr	r1, [pc, #572]	; (404598 <_dtoa_r+0xa78>)
  40435a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40435e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  404362:	2000      	movs	r0, #0
  404364:	f002 feca 	bl	4070fc <__aeabi_ddiv>
  404368:	462a      	mov	r2, r5
  40436a:	4633      	mov	r3, r6
  40436c:	f002 fbe8 	bl	406b40 <__aeabi_dsub>
  404370:	4682      	mov	sl, r0
  404372:	468b      	mov	fp, r1
  404374:	4638      	mov	r0, r7
  404376:	4641      	mov	r1, r8
  404378:	f003 f846 	bl	407408 <__aeabi_d2iz>
  40437c:	4605      	mov	r5, r0
  40437e:	f002 fd2d 	bl	406ddc <__aeabi_i2d>
  404382:	4602      	mov	r2, r0
  404384:	460b      	mov	r3, r1
  404386:	4638      	mov	r0, r7
  404388:	4641      	mov	r1, r8
  40438a:	f002 fbd9 	bl	406b40 <__aeabi_dsub>
  40438e:	3530      	adds	r5, #48	; 0x30
  404390:	fa5f f885 	uxtb.w	r8, r5
  404394:	9d04      	ldr	r5, [sp, #16]
  404396:	4606      	mov	r6, r0
  404398:	460f      	mov	r7, r1
  40439a:	f885 8000 	strb.w	r8, [r5]
  40439e:	4602      	mov	r2, r0
  4043a0:	460b      	mov	r3, r1
  4043a2:	4650      	mov	r0, sl
  4043a4:	4659      	mov	r1, fp
  4043a6:	3501      	adds	r5, #1
  4043a8:	f003 f80e 	bl	4073c8 <__aeabi_dcmpgt>
  4043ac:	2800      	cmp	r0, #0
  4043ae:	d154      	bne.n	40445a <_dtoa_r+0x93a>
  4043b0:	4632      	mov	r2, r6
  4043b2:	463b      	mov	r3, r7
  4043b4:	2000      	movs	r0, #0
  4043b6:	4976      	ldr	r1, [pc, #472]	; (404590 <_dtoa_r+0xa70>)
  4043b8:	f002 fbc2 	bl	406b40 <__aeabi_dsub>
  4043bc:	4602      	mov	r2, r0
  4043be:	460b      	mov	r3, r1
  4043c0:	4650      	mov	r0, sl
  4043c2:	4659      	mov	r1, fp
  4043c4:	f003 f800 	bl	4073c8 <__aeabi_dcmpgt>
  4043c8:	2800      	cmp	r0, #0
  4043ca:	f040 8270 	bne.w	4048ae <_dtoa_r+0xd8e>
  4043ce:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4043d0:	2a01      	cmp	r2, #1
  4043d2:	f000 8111 	beq.w	4045f8 <_dtoa_r+0xad8>
  4043d6:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4043d8:	9a04      	ldr	r2, [sp, #16]
  4043da:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  4043de:	4413      	add	r3, r2
  4043e0:	4699      	mov	r9, r3
  4043e2:	e00d      	b.n	404400 <_dtoa_r+0x8e0>
  4043e4:	2000      	movs	r0, #0
  4043e6:	496a      	ldr	r1, [pc, #424]	; (404590 <_dtoa_r+0xa70>)
  4043e8:	f002 fbaa 	bl	406b40 <__aeabi_dsub>
  4043ec:	4652      	mov	r2, sl
  4043ee:	465b      	mov	r3, fp
  4043f0:	f002 ffcc 	bl	40738c <__aeabi_dcmplt>
  4043f4:	2800      	cmp	r0, #0
  4043f6:	f040 8258 	bne.w	4048aa <_dtoa_r+0xd8a>
  4043fa:	454d      	cmp	r5, r9
  4043fc:	f000 80fa 	beq.w	4045f4 <_dtoa_r+0xad4>
  404400:	4650      	mov	r0, sl
  404402:	4659      	mov	r1, fp
  404404:	2200      	movs	r2, #0
  404406:	4b65      	ldr	r3, [pc, #404]	; (40459c <_dtoa_r+0xa7c>)
  404408:	f002 fd4e 	bl	406ea8 <__aeabi_dmul>
  40440c:	2200      	movs	r2, #0
  40440e:	4b63      	ldr	r3, [pc, #396]	; (40459c <_dtoa_r+0xa7c>)
  404410:	4682      	mov	sl, r0
  404412:	468b      	mov	fp, r1
  404414:	4630      	mov	r0, r6
  404416:	4639      	mov	r1, r7
  404418:	f002 fd46 	bl	406ea8 <__aeabi_dmul>
  40441c:	460f      	mov	r7, r1
  40441e:	4606      	mov	r6, r0
  404420:	f002 fff2 	bl	407408 <__aeabi_d2iz>
  404424:	4680      	mov	r8, r0
  404426:	f002 fcd9 	bl	406ddc <__aeabi_i2d>
  40442a:	4602      	mov	r2, r0
  40442c:	460b      	mov	r3, r1
  40442e:	4630      	mov	r0, r6
  404430:	4639      	mov	r1, r7
  404432:	f002 fb85 	bl	406b40 <__aeabi_dsub>
  404436:	f108 0830 	add.w	r8, r8, #48	; 0x30
  40443a:	fa5f f888 	uxtb.w	r8, r8
  40443e:	4652      	mov	r2, sl
  404440:	465b      	mov	r3, fp
  404442:	f805 8b01 	strb.w	r8, [r5], #1
  404446:	4606      	mov	r6, r0
  404448:	460f      	mov	r7, r1
  40444a:	f002 ff9f 	bl	40738c <__aeabi_dcmplt>
  40444e:	4632      	mov	r2, r6
  404450:	463b      	mov	r3, r7
  404452:	2800      	cmp	r0, #0
  404454:	d0c6      	beq.n	4043e4 <_dtoa_r+0x8c4>
  404456:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  40445a:	9b15      	ldr	r3, [sp, #84]	; 0x54
  40445c:	9302      	str	r3, [sp, #8]
  40445e:	e523      	b.n	403ea8 <_dtoa_r+0x388>
  404460:	2300      	movs	r3, #0
  404462:	930b      	str	r3, [sp, #44]	; 0x2c
  404464:	9b25      	ldr	r3, [sp, #148]	; 0x94
  404466:	2b00      	cmp	r3, #0
  404468:	f340 80dc 	ble.w	404624 <_dtoa_r+0xb04>
  40446c:	461f      	mov	r7, r3
  40446e:	461e      	mov	r6, r3
  404470:	930f      	str	r3, [sp, #60]	; 0x3c
  404472:	930a      	str	r3, [sp, #40]	; 0x28
  404474:	e6f6      	b.n	404264 <_dtoa_r+0x744>
  404476:	2301      	movs	r3, #1
  404478:	930b      	str	r3, [sp, #44]	; 0x2c
  40447a:	e7f3      	b.n	404464 <_dtoa_r+0x944>
  40447c:	f1ba 0f00 	cmp.w	sl, #0
  404480:	f47f ada8 	bne.w	403fd4 <_dtoa_r+0x4b4>
  404484:	f3cb 0313 	ubfx	r3, fp, #0, #20
  404488:	2b00      	cmp	r3, #0
  40448a:	f47f adba 	bne.w	404002 <_dtoa_r+0x4e2>
  40448e:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  404492:	0d3f      	lsrs	r7, r7, #20
  404494:	053f      	lsls	r7, r7, #20
  404496:	2f00      	cmp	r7, #0
  404498:	f000 820d 	beq.w	4048b6 <_dtoa_r+0xd96>
  40449c:	9b08      	ldr	r3, [sp, #32]
  40449e:	3301      	adds	r3, #1
  4044a0:	9308      	str	r3, [sp, #32]
  4044a2:	9b06      	ldr	r3, [sp, #24]
  4044a4:	3301      	adds	r3, #1
  4044a6:	9306      	str	r3, [sp, #24]
  4044a8:	2301      	movs	r3, #1
  4044aa:	930c      	str	r3, [sp, #48]	; 0x30
  4044ac:	e5ab      	b.n	404006 <_dtoa_r+0x4e6>
  4044ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4044b0:	2b00      	cmp	r3, #0
  4044b2:	f73f ac42 	bgt.w	403d3a <_dtoa_r+0x21a>
  4044b6:	f040 8221 	bne.w	4048fc <_dtoa_r+0xddc>
  4044ba:	2200      	movs	r2, #0
  4044bc:	4b38      	ldr	r3, [pc, #224]	; (4045a0 <_dtoa_r+0xa80>)
  4044be:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  4044c2:	f002 fcf1 	bl	406ea8 <__aeabi_dmul>
  4044c6:	4652      	mov	r2, sl
  4044c8:	465b      	mov	r3, fp
  4044ca:	f002 ff73 	bl	4073b4 <__aeabi_dcmpge>
  4044ce:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  4044d2:	4646      	mov	r6, r8
  4044d4:	2800      	cmp	r0, #0
  4044d6:	d041      	beq.n	40455c <_dtoa_r+0xa3c>
  4044d8:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4044da:	9d04      	ldr	r5, [sp, #16]
  4044dc:	43db      	mvns	r3, r3
  4044de:	9302      	str	r3, [sp, #8]
  4044e0:	4641      	mov	r1, r8
  4044e2:	4620      	mov	r0, r4
  4044e4:	f001 fbdc 	bl	405ca0 <_Bfree>
  4044e8:	2e00      	cmp	r6, #0
  4044ea:	f43f acdd 	beq.w	403ea8 <_dtoa_r+0x388>
  4044ee:	e6a7      	b.n	404240 <_dtoa_r+0x720>
  4044f0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4044f2:	4649      	mov	r1, r9
  4044f4:	4620      	mov	r0, r4
  4044f6:	f001 fd09 	bl	405f0c <__pow5mult>
  4044fa:	4681      	mov	r9, r0
  4044fc:	e558      	b.n	403fb0 <_dtoa_r+0x490>
  4044fe:	9a14      	ldr	r2, [sp, #80]	; 0x50
  404500:	2a00      	cmp	r2, #0
  404502:	f000 8187 	beq.w	404814 <_dtoa_r+0xcf4>
  404506:	f203 4333 	addw	r3, r3, #1075	; 0x433
  40450a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  40450c:	9d08      	ldr	r5, [sp, #32]
  40450e:	e4f2      	b.n	403ef6 <_dtoa_r+0x3d6>
  404510:	f1ba 0f00 	cmp.w	sl, #0
  404514:	f47f ad75 	bne.w	404002 <_dtoa_r+0x4e2>
  404518:	e7b4      	b.n	404484 <_dtoa_r+0x964>
  40451a:	f001 fbcb 	bl	405cb4 <__multadd>
  40451e:	4647      	mov	r7, r8
  404520:	4606      	mov	r6, r0
  404522:	4683      	mov	fp, r0
  404524:	e5be      	b.n	4040a4 <_dtoa_r+0x584>
  404526:	4601      	mov	r1, r0
  404528:	4620      	mov	r0, r4
  40452a:	9306      	str	r3, [sp, #24]
  40452c:	f001 fbb8 	bl	405ca0 <_Bfree>
  404530:	2201      	movs	r2, #1
  404532:	9b06      	ldr	r3, [sp, #24]
  404534:	e5e0      	b.n	4040f8 <_dtoa_r+0x5d8>
  404536:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404538:	2b02      	cmp	r3, #2
  40453a:	f77f ad96 	ble.w	40406a <_dtoa_r+0x54a>
  40453e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404540:	2b00      	cmp	r3, #0
  404542:	d1c9      	bne.n	4044d8 <_dtoa_r+0x9b8>
  404544:	4641      	mov	r1, r8
  404546:	2205      	movs	r2, #5
  404548:	4620      	mov	r0, r4
  40454a:	f001 fbb3 	bl	405cb4 <__multadd>
  40454e:	4601      	mov	r1, r0
  404550:	4680      	mov	r8, r0
  404552:	4648      	mov	r0, r9
  404554:	f001 fd7c 	bl	406050 <__mcmp>
  404558:	2800      	cmp	r0, #0
  40455a:	ddbd      	ble.n	4044d8 <_dtoa_r+0x9b8>
  40455c:	9a02      	ldr	r2, [sp, #8]
  40455e:	9904      	ldr	r1, [sp, #16]
  404560:	2331      	movs	r3, #49	; 0x31
  404562:	3201      	adds	r2, #1
  404564:	9202      	str	r2, [sp, #8]
  404566:	700b      	strb	r3, [r1, #0]
  404568:	1c4d      	adds	r5, r1, #1
  40456a:	e7b9      	b.n	4044e0 <_dtoa_r+0x9c0>
  40456c:	9a02      	ldr	r2, [sp, #8]
  40456e:	3201      	adds	r2, #1
  404570:	9202      	str	r2, [sp, #8]
  404572:	9a04      	ldr	r2, [sp, #16]
  404574:	2331      	movs	r3, #49	; 0x31
  404576:	7013      	strb	r3, [r2, #0]
  404578:	e652      	b.n	404220 <_dtoa_r+0x700>
  40457a:	2301      	movs	r3, #1
  40457c:	930b      	str	r3, [sp, #44]	; 0x2c
  40457e:	e666      	b.n	40424e <_dtoa_r+0x72e>
  404580:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  404584:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  404586:	e48f      	b.n	403ea8 <_dtoa_r+0x388>
  404588:	004078d0 	.word	0x004078d0
  40458c:	004078a8 	.word	0x004078a8
  404590:	3ff00000 	.word	0x3ff00000
  404594:	401c0000 	.word	0x401c0000
  404598:	3fe00000 	.word	0x3fe00000
  40459c:	40240000 	.word	0x40240000
  4045a0:	40140000 	.word	0x40140000
  4045a4:	4650      	mov	r0, sl
  4045a6:	f002 fc19 	bl	406ddc <__aeabi_i2d>
  4045aa:	463a      	mov	r2, r7
  4045ac:	4643      	mov	r3, r8
  4045ae:	f002 fc7b 	bl	406ea8 <__aeabi_dmul>
  4045b2:	2200      	movs	r2, #0
  4045b4:	4bc1      	ldr	r3, [pc, #772]	; (4048bc <_dtoa_r+0xd9c>)
  4045b6:	f002 fac5 	bl	406b44 <__adddf3>
  4045ba:	4605      	mov	r5, r0
  4045bc:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  4045c0:	4641      	mov	r1, r8
  4045c2:	2200      	movs	r2, #0
  4045c4:	4bbe      	ldr	r3, [pc, #760]	; (4048c0 <_dtoa_r+0xda0>)
  4045c6:	4638      	mov	r0, r7
  4045c8:	f002 faba 	bl	406b40 <__aeabi_dsub>
  4045cc:	462a      	mov	r2, r5
  4045ce:	4633      	mov	r3, r6
  4045d0:	4682      	mov	sl, r0
  4045d2:	468b      	mov	fp, r1
  4045d4:	f002 fef8 	bl	4073c8 <__aeabi_dcmpgt>
  4045d8:	4680      	mov	r8, r0
  4045da:	2800      	cmp	r0, #0
  4045dc:	f040 8110 	bne.w	404800 <_dtoa_r+0xce0>
  4045e0:	462a      	mov	r2, r5
  4045e2:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
  4045e6:	4650      	mov	r0, sl
  4045e8:	4659      	mov	r1, fp
  4045ea:	f002 fecf 	bl	40738c <__aeabi_dcmplt>
  4045ee:	b118      	cbz	r0, 4045f8 <_dtoa_r+0xad8>
  4045f0:	4646      	mov	r6, r8
  4045f2:	e771      	b.n	4044d8 <_dtoa_r+0x9b8>
  4045f4:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  4045f8:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  4045fc:	f7ff bb8a 	b.w	403d14 <_dtoa_r+0x1f4>
  404600:	9804      	ldr	r0, [sp, #16]
  404602:	f7ff babb 	b.w	403b7c <_dtoa_r+0x5c>
  404606:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  404608:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40460a:	970c      	str	r7, [sp, #48]	; 0x30
  40460c:	1afb      	subs	r3, r7, r3
  40460e:	441a      	add	r2, r3
  404610:	920d      	str	r2, [sp, #52]	; 0x34
  404612:	2700      	movs	r7, #0
  404614:	e469      	b.n	403eea <_dtoa_r+0x3ca>
  404616:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  40461a:	f04f 0a02 	mov.w	sl, #2
  40461e:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  404622:	e657      	b.n	4042d4 <_dtoa_r+0x7b4>
  404624:	2100      	movs	r1, #0
  404626:	2301      	movs	r3, #1
  404628:	6461      	str	r1, [r4, #68]	; 0x44
  40462a:	4620      	mov	r0, r4
  40462c:	9325      	str	r3, [sp, #148]	; 0x94
  40462e:	f001 fb11 	bl	405c54 <_Balloc>
  404632:	9b25      	ldr	r3, [sp, #148]	; 0x94
  404634:	9004      	str	r0, [sp, #16]
  404636:	6420      	str	r0, [r4, #64]	; 0x40
  404638:	930a      	str	r3, [sp, #40]	; 0x28
  40463a:	930f      	str	r3, [sp, #60]	; 0x3c
  40463c:	e629      	b.n	404292 <_dtoa_r+0x772>
  40463e:	2a00      	cmp	r2, #0
  404640:	46d0      	mov	r8, sl
  404642:	f8cd b018 	str.w	fp, [sp, #24]
  404646:	469a      	mov	sl, r3
  404648:	dd11      	ble.n	40466e <_dtoa_r+0xb4e>
  40464a:	4649      	mov	r1, r9
  40464c:	2201      	movs	r2, #1
  40464e:	4620      	mov	r0, r4
  404650:	f001 fcac 	bl	405fac <__lshift>
  404654:	4641      	mov	r1, r8
  404656:	4681      	mov	r9, r0
  404658:	f001 fcfa 	bl	406050 <__mcmp>
  40465c:	2800      	cmp	r0, #0
  40465e:	f340 8146 	ble.w	4048ee <_dtoa_r+0xdce>
  404662:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  404666:	f000 8106 	beq.w	404876 <_dtoa_r+0xd56>
  40466a:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  40466e:	46b3      	mov	fp, r6
  404670:	f887 a000 	strb.w	sl, [r7]
  404674:	1c7d      	adds	r5, r7, #1
  404676:	9e06      	ldr	r6, [sp, #24]
  404678:	e5d2      	b.n	404220 <_dtoa_r+0x700>
  40467a:	d104      	bne.n	404686 <_dtoa_r+0xb66>
  40467c:	f01a 0f01 	tst.w	sl, #1
  404680:	d001      	beq.n	404686 <_dtoa_r+0xb66>
  404682:	e5bd      	b.n	404200 <_dtoa_r+0x6e0>
  404684:	4615      	mov	r5, r2
  404686:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  40468a:	2b30      	cmp	r3, #48	; 0x30
  40468c:	f105 32ff 	add.w	r2, r5, #4294967295
  404690:	d0f8      	beq.n	404684 <_dtoa_r+0xb64>
  404692:	e5c5      	b.n	404220 <_dtoa_r+0x700>
  404694:	9904      	ldr	r1, [sp, #16]
  404696:	2230      	movs	r2, #48	; 0x30
  404698:	700a      	strb	r2, [r1, #0]
  40469a:	9a02      	ldr	r2, [sp, #8]
  40469c:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  4046a0:	3201      	adds	r2, #1
  4046a2:	9202      	str	r2, [sp, #8]
  4046a4:	f7ff bbfc 	b.w	403ea0 <_dtoa_r+0x380>
  4046a8:	f000 80bb 	beq.w	404822 <_dtoa_r+0xd02>
  4046ac:	9b02      	ldr	r3, [sp, #8]
  4046ae:	425d      	negs	r5, r3
  4046b0:	4b84      	ldr	r3, [pc, #528]	; (4048c4 <_dtoa_r+0xda4>)
  4046b2:	f005 020f 	and.w	r2, r5, #15
  4046b6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4046ba:	e9d3 2300 	ldrd	r2, r3, [r3]
  4046be:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  4046c2:	f002 fbf1 	bl	406ea8 <__aeabi_dmul>
  4046c6:	112d      	asrs	r5, r5, #4
  4046c8:	4607      	mov	r7, r0
  4046ca:	4688      	mov	r8, r1
  4046cc:	f000 812c 	beq.w	404928 <_dtoa_r+0xe08>
  4046d0:	4e7d      	ldr	r6, [pc, #500]	; (4048c8 <_dtoa_r+0xda8>)
  4046d2:	f04f 0a02 	mov.w	sl, #2
  4046d6:	07eb      	lsls	r3, r5, #31
  4046d8:	d509      	bpl.n	4046ee <_dtoa_r+0xbce>
  4046da:	4638      	mov	r0, r7
  4046dc:	4641      	mov	r1, r8
  4046de:	e9d6 2300 	ldrd	r2, r3, [r6]
  4046e2:	f002 fbe1 	bl	406ea8 <__aeabi_dmul>
  4046e6:	f10a 0a01 	add.w	sl, sl, #1
  4046ea:	4607      	mov	r7, r0
  4046ec:	4688      	mov	r8, r1
  4046ee:	106d      	asrs	r5, r5, #1
  4046f0:	f106 0608 	add.w	r6, r6, #8
  4046f4:	d1ef      	bne.n	4046d6 <_dtoa_r+0xbb6>
  4046f6:	e608      	b.n	40430a <_dtoa_r+0x7ea>
  4046f8:	6871      	ldr	r1, [r6, #4]
  4046fa:	4620      	mov	r0, r4
  4046fc:	f001 faaa 	bl	405c54 <_Balloc>
  404700:	6933      	ldr	r3, [r6, #16]
  404702:	3302      	adds	r3, #2
  404704:	009a      	lsls	r2, r3, #2
  404706:	4605      	mov	r5, r0
  404708:	f106 010c 	add.w	r1, r6, #12
  40470c:	300c      	adds	r0, #12
  40470e:	f001 f997 	bl	405a40 <memcpy>
  404712:	4629      	mov	r1, r5
  404714:	2201      	movs	r2, #1
  404716:	4620      	mov	r0, r4
  404718:	f001 fc48 	bl	405fac <__lshift>
  40471c:	9006      	str	r0, [sp, #24]
  40471e:	e4b5      	b.n	40408c <_dtoa_r+0x56c>
  404720:	2b39      	cmp	r3, #57	; 0x39
  404722:	f8cd b018 	str.w	fp, [sp, #24]
  404726:	46d0      	mov	r8, sl
  404728:	f000 80a5 	beq.w	404876 <_dtoa_r+0xd56>
  40472c:	f103 0a01 	add.w	sl, r3, #1
  404730:	46b3      	mov	fp, r6
  404732:	f887 a000 	strb.w	sl, [r7]
  404736:	1c7d      	adds	r5, r7, #1
  404738:	9e06      	ldr	r6, [sp, #24]
  40473a:	e571      	b.n	404220 <_dtoa_r+0x700>
  40473c:	465a      	mov	r2, fp
  40473e:	46d0      	mov	r8, sl
  404740:	46b3      	mov	fp, r6
  404742:	469a      	mov	sl, r3
  404744:	4616      	mov	r6, r2
  404746:	e54f      	b.n	4041e8 <_dtoa_r+0x6c8>
  404748:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40474a:	495e      	ldr	r1, [pc, #376]	; (4048c4 <_dtoa_r+0xda4>)
  40474c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  404750:	462a      	mov	r2, r5
  404752:	4633      	mov	r3, r6
  404754:	e951 0102 	ldrd	r0, r1, [r1, #-8]
  404758:	f002 fba6 	bl	406ea8 <__aeabi_dmul>
  40475c:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  404760:	4638      	mov	r0, r7
  404762:	4641      	mov	r1, r8
  404764:	f002 fe50 	bl	407408 <__aeabi_d2iz>
  404768:	4605      	mov	r5, r0
  40476a:	f002 fb37 	bl	406ddc <__aeabi_i2d>
  40476e:	460b      	mov	r3, r1
  404770:	4602      	mov	r2, r0
  404772:	4641      	mov	r1, r8
  404774:	4638      	mov	r0, r7
  404776:	f002 f9e3 	bl	406b40 <__aeabi_dsub>
  40477a:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40477c:	460f      	mov	r7, r1
  40477e:	9904      	ldr	r1, [sp, #16]
  404780:	3530      	adds	r5, #48	; 0x30
  404782:	2b01      	cmp	r3, #1
  404784:	700d      	strb	r5, [r1, #0]
  404786:	4606      	mov	r6, r0
  404788:	f101 0501 	add.w	r5, r1, #1
  40478c:	d026      	beq.n	4047dc <_dtoa_r+0xcbc>
  40478e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404790:	9a04      	ldr	r2, [sp, #16]
  404792:	f8df b13c 	ldr.w	fp, [pc, #316]	; 4048d0 <_dtoa_r+0xdb0>
  404796:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  40479a:	4413      	add	r3, r2
  40479c:	f04f 0a00 	mov.w	sl, #0
  4047a0:	4699      	mov	r9, r3
  4047a2:	4652      	mov	r2, sl
  4047a4:	465b      	mov	r3, fp
  4047a6:	4630      	mov	r0, r6
  4047a8:	4639      	mov	r1, r7
  4047aa:	f002 fb7d 	bl	406ea8 <__aeabi_dmul>
  4047ae:	460f      	mov	r7, r1
  4047b0:	4606      	mov	r6, r0
  4047b2:	f002 fe29 	bl	407408 <__aeabi_d2iz>
  4047b6:	4680      	mov	r8, r0
  4047b8:	f002 fb10 	bl	406ddc <__aeabi_i2d>
  4047bc:	f108 0830 	add.w	r8, r8, #48	; 0x30
  4047c0:	4602      	mov	r2, r0
  4047c2:	460b      	mov	r3, r1
  4047c4:	4630      	mov	r0, r6
  4047c6:	4639      	mov	r1, r7
  4047c8:	f002 f9ba 	bl	406b40 <__aeabi_dsub>
  4047cc:	f805 8b01 	strb.w	r8, [r5], #1
  4047d0:	454d      	cmp	r5, r9
  4047d2:	4606      	mov	r6, r0
  4047d4:	460f      	mov	r7, r1
  4047d6:	d1e4      	bne.n	4047a2 <_dtoa_r+0xc82>
  4047d8:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  4047dc:	4b3b      	ldr	r3, [pc, #236]	; (4048cc <_dtoa_r+0xdac>)
  4047de:	2200      	movs	r2, #0
  4047e0:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  4047e4:	f002 f9ae 	bl	406b44 <__adddf3>
  4047e8:	4632      	mov	r2, r6
  4047ea:	463b      	mov	r3, r7
  4047ec:	f002 fdce 	bl	40738c <__aeabi_dcmplt>
  4047f0:	2800      	cmp	r0, #0
  4047f2:	d046      	beq.n	404882 <_dtoa_r+0xd62>
  4047f4:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4047f6:	9302      	str	r3, [sp, #8]
  4047f8:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  4047fc:	f7ff bb43 	b.w	403e86 <_dtoa_r+0x366>
  404800:	f04f 0800 	mov.w	r8, #0
  404804:	4646      	mov	r6, r8
  404806:	e6a9      	b.n	40455c <_dtoa_r+0xa3c>
  404808:	9b08      	ldr	r3, [sp, #32]
  40480a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40480c:	1a9d      	subs	r5, r3, r2
  40480e:	2300      	movs	r3, #0
  404810:	f7ff bb71 	b.w	403ef6 <_dtoa_r+0x3d6>
  404814:	9b18      	ldr	r3, [sp, #96]	; 0x60
  404816:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  404818:	9d08      	ldr	r5, [sp, #32]
  40481a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  40481e:	f7ff bb6a 	b.w	403ef6 <_dtoa_r+0x3d6>
  404822:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
  404826:	f04f 0a02 	mov.w	sl, #2
  40482a:	e56e      	b.n	40430a <_dtoa_r+0x7ea>
  40482c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40482e:	2b00      	cmp	r3, #0
  404830:	f43f aeb8 	beq.w	4045a4 <_dtoa_r+0xa84>
  404834:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404836:	2b00      	cmp	r3, #0
  404838:	f77f aede 	ble.w	4045f8 <_dtoa_r+0xad8>
  40483c:	2200      	movs	r2, #0
  40483e:	4b24      	ldr	r3, [pc, #144]	; (4048d0 <_dtoa_r+0xdb0>)
  404840:	4638      	mov	r0, r7
  404842:	4641      	mov	r1, r8
  404844:	f002 fb30 	bl	406ea8 <__aeabi_dmul>
  404848:	4607      	mov	r7, r0
  40484a:	4688      	mov	r8, r1
  40484c:	f10a 0001 	add.w	r0, sl, #1
  404850:	f002 fac4 	bl	406ddc <__aeabi_i2d>
  404854:	463a      	mov	r2, r7
  404856:	4643      	mov	r3, r8
  404858:	f002 fb26 	bl	406ea8 <__aeabi_dmul>
  40485c:	2200      	movs	r2, #0
  40485e:	4b17      	ldr	r3, [pc, #92]	; (4048bc <_dtoa_r+0xd9c>)
  404860:	f002 f970 	bl	406b44 <__adddf3>
  404864:	9a02      	ldr	r2, [sp, #8]
  404866:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404868:	9312      	str	r3, [sp, #72]	; 0x48
  40486a:	3a01      	subs	r2, #1
  40486c:	4605      	mov	r5, r0
  40486e:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  404872:	9215      	str	r2, [sp, #84]	; 0x54
  404874:	e56a      	b.n	40434c <_dtoa_r+0x82c>
  404876:	2239      	movs	r2, #57	; 0x39
  404878:	46b3      	mov	fp, r6
  40487a:	703a      	strb	r2, [r7, #0]
  40487c:	9e06      	ldr	r6, [sp, #24]
  40487e:	1c7d      	adds	r5, r7, #1
  404880:	e4c0      	b.n	404204 <_dtoa_r+0x6e4>
  404882:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  404886:	2000      	movs	r0, #0
  404888:	4910      	ldr	r1, [pc, #64]	; (4048cc <_dtoa_r+0xdac>)
  40488a:	f002 f959 	bl	406b40 <__aeabi_dsub>
  40488e:	4632      	mov	r2, r6
  404890:	463b      	mov	r3, r7
  404892:	f002 fd99 	bl	4073c8 <__aeabi_dcmpgt>
  404896:	b908      	cbnz	r0, 40489c <_dtoa_r+0xd7c>
  404898:	e6ae      	b.n	4045f8 <_dtoa_r+0xad8>
  40489a:	4615      	mov	r5, r2
  40489c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  4048a0:	2b30      	cmp	r3, #48	; 0x30
  4048a2:	f105 32ff 	add.w	r2, r5, #4294967295
  4048a6:	d0f8      	beq.n	40489a <_dtoa_r+0xd7a>
  4048a8:	e5d7      	b.n	40445a <_dtoa_r+0x93a>
  4048aa:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  4048ae:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4048b0:	9302      	str	r3, [sp, #8]
  4048b2:	f7ff bae8 	b.w	403e86 <_dtoa_r+0x366>
  4048b6:	970c      	str	r7, [sp, #48]	; 0x30
  4048b8:	f7ff bba5 	b.w	404006 <_dtoa_r+0x4e6>
  4048bc:	401c0000 	.word	0x401c0000
  4048c0:	40140000 	.word	0x40140000
  4048c4:	004078d0 	.word	0x004078d0
  4048c8:	004078a8 	.word	0x004078a8
  4048cc:	3fe00000 	.word	0x3fe00000
  4048d0:	40240000 	.word	0x40240000
  4048d4:	2b39      	cmp	r3, #57	; 0x39
  4048d6:	f8cd b018 	str.w	fp, [sp, #24]
  4048da:	46d0      	mov	r8, sl
  4048dc:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  4048e0:	469a      	mov	sl, r3
  4048e2:	d0c8      	beq.n	404876 <_dtoa_r+0xd56>
  4048e4:	f1bb 0f00 	cmp.w	fp, #0
  4048e8:	f73f aebf 	bgt.w	40466a <_dtoa_r+0xb4a>
  4048ec:	e6bf      	b.n	40466e <_dtoa_r+0xb4e>
  4048ee:	f47f aebe 	bne.w	40466e <_dtoa_r+0xb4e>
  4048f2:	f01a 0f01 	tst.w	sl, #1
  4048f6:	f43f aeba 	beq.w	40466e <_dtoa_r+0xb4e>
  4048fa:	e6b2      	b.n	404662 <_dtoa_r+0xb42>
  4048fc:	f04f 0800 	mov.w	r8, #0
  404900:	4646      	mov	r6, r8
  404902:	e5e9      	b.n	4044d8 <_dtoa_r+0x9b8>
  404904:	4631      	mov	r1, r6
  404906:	2300      	movs	r3, #0
  404908:	220a      	movs	r2, #10
  40490a:	4620      	mov	r0, r4
  40490c:	f001 f9d2 	bl	405cb4 <__multadd>
  404910:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404912:	2b00      	cmp	r3, #0
  404914:	4606      	mov	r6, r0
  404916:	dd0a      	ble.n	40492e <_dtoa_r+0xe0e>
  404918:	930a      	str	r3, [sp, #40]	; 0x28
  40491a:	f7ff bbaa 	b.w	404072 <_dtoa_r+0x552>
  40491e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404920:	2b02      	cmp	r3, #2
  404922:	dc23      	bgt.n	40496c <_dtoa_r+0xe4c>
  404924:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404926:	e43b      	b.n	4041a0 <_dtoa_r+0x680>
  404928:	f04f 0a02 	mov.w	sl, #2
  40492c:	e4ed      	b.n	40430a <_dtoa_r+0x7ea>
  40492e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404930:	2b02      	cmp	r3, #2
  404932:	dc1b      	bgt.n	40496c <_dtoa_r+0xe4c>
  404934:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404936:	e7ef      	b.n	404918 <_dtoa_r+0xdf8>
  404938:	2500      	movs	r5, #0
  40493a:	6465      	str	r5, [r4, #68]	; 0x44
  40493c:	4629      	mov	r1, r5
  40493e:	4620      	mov	r0, r4
  404940:	f001 f988 	bl	405c54 <_Balloc>
  404944:	f04f 33ff 	mov.w	r3, #4294967295
  404948:	930a      	str	r3, [sp, #40]	; 0x28
  40494a:	930f      	str	r3, [sp, #60]	; 0x3c
  40494c:	2301      	movs	r3, #1
  40494e:	9004      	str	r0, [sp, #16]
  404950:	9525      	str	r5, [sp, #148]	; 0x94
  404952:	6420      	str	r0, [r4, #64]	; 0x40
  404954:	930b      	str	r3, [sp, #44]	; 0x2c
  404956:	f7ff b9dd 	b.w	403d14 <_dtoa_r+0x1f4>
  40495a:	2501      	movs	r5, #1
  40495c:	f7ff b9a5 	b.w	403caa <_dtoa_r+0x18a>
  404960:	f43f ab69 	beq.w	404036 <_dtoa_r+0x516>
  404964:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  404968:	f7ff bbf9 	b.w	40415e <_dtoa_r+0x63e>
  40496c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40496e:	930a      	str	r3, [sp, #40]	; 0x28
  404970:	e5e5      	b.n	40453e <_dtoa_r+0xa1e>
  404972:	bf00      	nop

00404974 <__sflush_r>:
  404974:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  404978:	b29a      	uxth	r2, r3
  40497a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40497e:	460d      	mov	r5, r1
  404980:	0711      	lsls	r1, r2, #28
  404982:	4680      	mov	r8, r0
  404984:	d43a      	bmi.n	4049fc <__sflush_r+0x88>
  404986:	686a      	ldr	r2, [r5, #4]
  404988:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  40498c:	2a00      	cmp	r2, #0
  40498e:	81ab      	strh	r3, [r5, #12]
  404990:	dd6f      	ble.n	404a72 <__sflush_r+0xfe>
  404992:	6aac      	ldr	r4, [r5, #40]	; 0x28
  404994:	2c00      	cmp	r4, #0
  404996:	d049      	beq.n	404a2c <__sflush_r+0xb8>
  404998:	2200      	movs	r2, #0
  40499a:	b29b      	uxth	r3, r3
  40499c:	f8d8 6000 	ldr.w	r6, [r8]
  4049a0:	f8c8 2000 	str.w	r2, [r8]
  4049a4:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  4049a8:	d067      	beq.n	404a7a <__sflush_r+0x106>
  4049aa:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  4049ac:	075f      	lsls	r7, r3, #29
  4049ae:	d505      	bpl.n	4049bc <__sflush_r+0x48>
  4049b0:	6869      	ldr	r1, [r5, #4]
  4049b2:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  4049b4:	1a52      	subs	r2, r2, r1
  4049b6:	b10b      	cbz	r3, 4049bc <__sflush_r+0x48>
  4049b8:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  4049ba:	1ad2      	subs	r2, r2, r3
  4049bc:	2300      	movs	r3, #0
  4049be:	69e9      	ldr	r1, [r5, #28]
  4049c0:	4640      	mov	r0, r8
  4049c2:	47a0      	blx	r4
  4049c4:	1c44      	adds	r4, r0, #1
  4049c6:	d03c      	beq.n	404a42 <__sflush_r+0xce>
  4049c8:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  4049cc:	692a      	ldr	r2, [r5, #16]
  4049ce:	602a      	str	r2, [r5, #0]
  4049d0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  4049d4:	2200      	movs	r2, #0
  4049d6:	81ab      	strh	r3, [r5, #12]
  4049d8:	04db      	lsls	r3, r3, #19
  4049da:	606a      	str	r2, [r5, #4]
  4049dc:	d447      	bmi.n	404a6e <__sflush_r+0xfa>
  4049de:	6b29      	ldr	r1, [r5, #48]	; 0x30
  4049e0:	f8c8 6000 	str.w	r6, [r8]
  4049e4:	b311      	cbz	r1, 404a2c <__sflush_r+0xb8>
  4049e6:	f105 0340 	add.w	r3, r5, #64	; 0x40
  4049ea:	4299      	cmp	r1, r3
  4049ec:	d002      	beq.n	4049f4 <__sflush_r+0x80>
  4049ee:	4640      	mov	r0, r8
  4049f0:	f000 f9de 	bl	404db0 <_free_r>
  4049f4:	2000      	movs	r0, #0
  4049f6:	6328      	str	r0, [r5, #48]	; 0x30
  4049f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4049fc:	692e      	ldr	r6, [r5, #16]
  4049fe:	b1ae      	cbz	r6, 404a2c <__sflush_r+0xb8>
  404a00:	682c      	ldr	r4, [r5, #0]
  404a02:	602e      	str	r6, [r5, #0]
  404a04:	0791      	lsls	r1, r2, #30
  404a06:	bf0c      	ite	eq
  404a08:	696b      	ldreq	r3, [r5, #20]
  404a0a:	2300      	movne	r3, #0
  404a0c:	1ba4      	subs	r4, r4, r6
  404a0e:	60ab      	str	r3, [r5, #8]
  404a10:	e00a      	b.n	404a28 <__sflush_r+0xb4>
  404a12:	4623      	mov	r3, r4
  404a14:	4632      	mov	r2, r6
  404a16:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  404a18:	69e9      	ldr	r1, [r5, #28]
  404a1a:	4640      	mov	r0, r8
  404a1c:	47b8      	blx	r7
  404a1e:	2800      	cmp	r0, #0
  404a20:	eba4 0400 	sub.w	r4, r4, r0
  404a24:	4406      	add	r6, r0
  404a26:	dd04      	ble.n	404a32 <__sflush_r+0xbe>
  404a28:	2c00      	cmp	r4, #0
  404a2a:	dcf2      	bgt.n	404a12 <__sflush_r+0x9e>
  404a2c:	2000      	movs	r0, #0
  404a2e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404a32:	89ab      	ldrh	r3, [r5, #12]
  404a34:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404a38:	81ab      	strh	r3, [r5, #12]
  404a3a:	f04f 30ff 	mov.w	r0, #4294967295
  404a3e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404a42:	f8d8 4000 	ldr.w	r4, [r8]
  404a46:	2c1d      	cmp	r4, #29
  404a48:	d8f3      	bhi.n	404a32 <__sflush_r+0xbe>
  404a4a:	4b19      	ldr	r3, [pc, #100]	; (404ab0 <__sflush_r+0x13c>)
  404a4c:	40e3      	lsrs	r3, r4
  404a4e:	43db      	mvns	r3, r3
  404a50:	f013 0301 	ands.w	r3, r3, #1
  404a54:	d1ed      	bne.n	404a32 <__sflush_r+0xbe>
  404a56:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  404a5a:	606b      	str	r3, [r5, #4]
  404a5c:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  404a60:	6929      	ldr	r1, [r5, #16]
  404a62:	81ab      	strh	r3, [r5, #12]
  404a64:	04da      	lsls	r2, r3, #19
  404a66:	6029      	str	r1, [r5, #0]
  404a68:	d5b9      	bpl.n	4049de <__sflush_r+0x6a>
  404a6a:	2c00      	cmp	r4, #0
  404a6c:	d1b7      	bne.n	4049de <__sflush_r+0x6a>
  404a6e:	6528      	str	r0, [r5, #80]	; 0x50
  404a70:	e7b5      	b.n	4049de <__sflush_r+0x6a>
  404a72:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  404a74:	2a00      	cmp	r2, #0
  404a76:	dc8c      	bgt.n	404992 <__sflush_r+0x1e>
  404a78:	e7d8      	b.n	404a2c <__sflush_r+0xb8>
  404a7a:	2301      	movs	r3, #1
  404a7c:	69e9      	ldr	r1, [r5, #28]
  404a7e:	4640      	mov	r0, r8
  404a80:	47a0      	blx	r4
  404a82:	1c43      	adds	r3, r0, #1
  404a84:	4602      	mov	r2, r0
  404a86:	d002      	beq.n	404a8e <__sflush_r+0x11a>
  404a88:	89ab      	ldrh	r3, [r5, #12]
  404a8a:	6aac      	ldr	r4, [r5, #40]	; 0x28
  404a8c:	e78e      	b.n	4049ac <__sflush_r+0x38>
  404a8e:	f8d8 3000 	ldr.w	r3, [r8]
  404a92:	2b00      	cmp	r3, #0
  404a94:	d0f8      	beq.n	404a88 <__sflush_r+0x114>
  404a96:	2b1d      	cmp	r3, #29
  404a98:	d001      	beq.n	404a9e <__sflush_r+0x12a>
  404a9a:	2b16      	cmp	r3, #22
  404a9c:	d102      	bne.n	404aa4 <__sflush_r+0x130>
  404a9e:	f8c8 6000 	str.w	r6, [r8]
  404aa2:	e7c3      	b.n	404a2c <__sflush_r+0xb8>
  404aa4:	89ab      	ldrh	r3, [r5, #12]
  404aa6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404aaa:	81ab      	strh	r3, [r5, #12]
  404aac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404ab0:	20400001 	.word	0x20400001

00404ab4 <_fflush_r>:
  404ab4:	b538      	push	{r3, r4, r5, lr}
  404ab6:	460d      	mov	r5, r1
  404ab8:	4604      	mov	r4, r0
  404aba:	b108      	cbz	r0, 404ac0 <_fflush_r+0xc>
  404abc:	6b83      	ldr	r3, [r0, #56]	; 0x38
  404abe:	b1bb      	cbz	r3, 404af0 <_fflush_r+0x3c>
  404ac0:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
  404ac4:	b188      	cbz	r0, 404aea <_fflush_r+0x36>
  404ac6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  404ac8:	07db      	lsls	r3, r3, #31
  404aca:	d401      	bmi.n	404ad0 <_fflush_r+0x1c>
  404acc:	0581      	lsls	r1, r0, #22
  404ace:	d517      	bpl.n	404b00 <_fflush_r+0x4c>
  404ad0:	4620      	mov	r0, r4
  404ad2:	4629      	mov	r1, r5
  404ad4:	f7ff ff4e 	bl	404974 <__sflush_r>
  404ad8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  404ada:	07da      	lsls	r2, r3, #31
  404adc:	4604      	mov	r4, r0
  404ade:	d402      	bmi.n	404ae6 <_fflush_r+0x32>
  404ae0:	89ab      	ldrh	r3, [r5, #12]
  404ae2:	059b      	lsls	r3, r3, #22
  404ae4:	d507      	bpl.n	404af6 <_fflush_r+0x42>
  404ae6:	4620      	mov	r0, r4
  404ae8:	bd38      	pop	{r3, r4, r5, pc}
  404aea:	4604      	mov	r4, r0
  404aec:	4620      	mov	r0, r4
  404aee:	bd38      	pop	{r3, r4, r5, pc}
  404af0:	f000 f838 	bl	404b64 <__sinit>
  404af4:	e7e4      	b.n	404ac0 <_fflush_r+0xc>
  404af6:	6da8      	ldr	r0, [r5, #88]	; 0x58
  404af8:	f000 fc04 	bl	405304 <__retarget_lock_release_recursive>
  404afc:	4620      	mov	r0, r4
  404afe:	bd38      	pop	{r3, r4, r5, pc}
  404b00:	6da8      	ldr	r0, [r5, #88]	; 0x58
  404b02:	f000 fbfd 	bl	405300 <__retarget_lock_acquire_recursive>
  404b06:	e7e3      	b.n	404ad0 <_fflush_r+0x1c>

00404b08 <_cleanup_r>:
  404b08:	4901      	ldr	r1, [pc, #4]	; (404b10 <_cleanup_r+0x8>)
  404b0a:	f000 bbaf 	b.w	40526c <_fwalk_reent>
  404b0e:	bf00      	nop
  404b10:	004069d1 	.word	0x004069d1

00404b14 <std.isra.0>:
  404b14:	b510      	push	{r4, lr}
  404b16:	2300      	movs	r3, #0
  404b18:	4604      	mov	r4, r0
  404b1a:	8181      	strh	r1, [r0, #12]
  404b1c:	81c2      	strh	r2, [r0, #14]
  404b1e:	6003      	str	r3, [r0, #0]
  404b20:	6043      	str	r3, [r0, #4]
  404b22:	6083      	str	r3, [r0, #8]
  404b24:	6643      	str	r3, [r0, #100]	; 0x64
  404b26:	6103      	str	r3, [r0, #16]
  404b28:	6143      	str	r3, [r0, #20]
  404b2a:	6183      	str	r3, [r0, #24]
  404b2c:	4619      	mov	r1, r3
  404b2e:	2208      	movs	r2, #8
  404b30:	305c      	adds	r0, #92	; 0x5c
  404b32:	f7fc fbdf 	bl	4012f4 <memset>
  404b36:	4807      	ldr	r0, [pc, #28]	; (404b54 <std.isra.0+0x40>)
  404b38:	4907      	ldr	r1, [pc, #28]	; (404b58 <std.isra.0+0x44>)
  404b3a:	4a08      	ldr	r2, [pc, #32]	; (404b5c <std.isra.0+0x48>)
  404b3c:	4b08      	ldr	r3, [pc, #32]	; (404b60 <std.isra.0+0x4c>)
  404b3e:	6220      	str	r0, [r4, #32]
  404b40:	61e4      	str	r4, [r4, #28]
  404b42:	6261      	str	r1, [r4, #36]	; 0x24
  404b44:	62a2      	str	r2, [r4, #40]	; 0x28
  404b46:	62e3      	str	r3, [r4, #44]	; 0x2c
  404b48:	f104 0058 	add.w	r0, r4, #88	; 0x58
  404b4c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  404b50:	f000 bbd2 	b.w	4052f8 <__retarget_lock_init_recursive>
  404b54:	004065b9 	.word	0x004065b9
  404b58:	004065dd 	.word	0x004065dd
  404b5c:	00406619 	.word	0x00406619
  404b60:	00406639 	.word	0x00406639

00404b64 <__sinit>:
  404b64:	b510      	push	{r4, lr}
  404b66:	4604      	mov	r4, r0
  404b68:	4812      	ldr	r0, [pc, #72]	; (404bb4 <__sinit+0x50>)
  404b6a:	f000 fbc9 	bl	405300 <__retarget_lock_acquire_recursive>
  404b6e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  404b70:	b9d2      	cbnz	r2, 404ba8 <__sinit+0x44>
  404b72:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
  404b76:	4810      	ldr	r0, [pc, #64]	; (404bb8 <__sinit+0x54>)
  404b78:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
  404b7c:	2103      	movs	r1, #3
  404b7e:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
  404b82:	63e0      	str	r0, [r4, #60]	; 0x3c
  404b84:	f8c4 12e4 	str.w	r1, [r4, #740]	; 0x2e4
  404b88:	6860      	ldr	r0, [r4, #4]
  404b8a:	2104      	movs	r1, #4
  404b8c:	f7ff ffc2 	bl	404b14 <std.isra.0>
  404b90:	2201      	movs	r2, #1
  404b92:	2109      	movs	r1, #9
  404b94:	68a0      	ldr	r0, [r4, #8]
  404b96:	f7ff ffbd 	bl	404b14 <std.isra.0>
  404b9a:	2202      	movs	r2, #2
  404b9c:	2112      	movs	r1, #18
  404b9e:	68e0      	ldr	r0, [r4, #12]
  404ba0:	f7ff ffb8 	bl	404b14 <std.isra.0>
  404ba4:	2301      	movs	r3, #1
  404ba6:	63a3      	str	r3, [r4, #56]	; 0x38
  404ba8:	4802      	ldr	r0, [pc, #8]	; (404bb4 <__sinit+0x50>)
  404baa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  404bae:	f000 bba9 	b.w	405304 <__retarget_lock_release_recursive>
  404bb2:	bf00      	nop
  404bb4:	20400b28 	.word	0x20400b28
  404bb8:	00404b09 	.word	0x00404b09

00404bbc <__sfp_lock_acquire>:
  404bbc:	4801      	ldr	r0, [pc, #4]	; (404bc4 <__sfp_lock_acquire+0x8>)
  404bbe:	f000 bb9f 	b.w	405300 <__retarget_lock_acquire_recursive>
  404bc2:	bf00      	nop
  404bc4:	20400b3c 	.word	0x20400b3c

00404bc8 <__sfp_lock_release>:
  404bc8:	4801      	ldr	r0, [pc, #4]	; (404bd0 <__sfp_lock_release+0x8>)
  404bca:	f000 bb9b 	b.w	405304 <__retarget_lock_release_recursive>
  404bce:	bf00      	nop
  404bd0:	20400b3c 	.word	0x20400b3c

00404bd4 <__libc_fini_array>:
  404bd4:	b538      	push	{r3, r4, r5, lr}
  404bd6:	4c0a      	ldr	r4, [pc, #40]	; (404c00 <__libc_fini_array+0x2c>)
  404bd8:	4d0a      	ldr	r5, [pc, #40]	; (404c04 <__libc_fini_array+0x30>)
  404bda:	1b64      	subs	r4, r4, r5
  404bdc:	10a4      	asrs	r4, r4, #2
  404bde:	d00a      	beq.n	404bf6 <__libc_fini_array+0x22>
  404be0:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  404be4:	3b01      	subs	r3, #1
  404be6:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  404bea:	3c01      	subs	r4, #1
  404bec:	f855 3904 	ldr.w	r3, [r5], #-4
  404bf0:	4798      	blx	r3
  404bf2:	2c00      	cmp	r4, #0
  404bf4:	d1f9      	bne.n	404bea <__libc_fini_array+0x16>
  404bf6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  404bfa:	f002 bf5f 	b.w	407abc <_fini>
  404bfe:	bf00      	nop
  404c00:	00407acc 	.word	0x00407acc
  404c04:	00407ac8 	.word	0x00407ac8

00404c08 <__fputwc>:
  404c08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  404c0c:	b082      	sub	sp, #8
  404c0e:	4680      	mov	r8, r0
  404c10:	4689      	mov	r9, r1
  404c12:	4614      	mov	r4, r2
  404c14:	f000 fb54 	bl	4052c0 <__locale_mb_cur_max>
  404c18:	2801      	cmp	r0, #1
  404c1a:	d036      	beq.n	404c8a <__fputwc+0x82>
  404c1c:	464a      	mov	r2, r9
  404c1e:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  404c22:	a901      	add	r1, sp, #4
  404c24:	4640      	mov	r0, r8
  404c26:	f001 fde1 	bl	4067ec <_wcrtomb_r>
  404c2a:	1c42      	adds	r2, r0, #1
  404c2c:	4606      	mov	r6, r0
  404c2e:	d025      	beq.n	404c7c <__fputwc+0x74>
  404c30:	b3a8      	cbz	r0, 404c9e <__fputwc+0x96>
  404c32:	f89d e004 	ldrb.w	lr, [sp, #4]
  404c36:	2500      	movs	r5, #0
  404c38:	f10d 0a04 	add.w	sl, sp, #4
  404c3c:	e009      	b.n	404c52 <__fputwc+0x4a>
  404c3e:	6823      	ldr	r3, [r4, #0]
  404c40:	1c5a      	adds	r2, r3, #1
  404c42:	6022      	str	r2, [r4, #0]
  404c44:	f883 e000 	strb.w	lr, [r3]
  404c48:	3501      	adds	r5, #1
  404c4a:	42b5      	cmp	r5, r6
  404c4c:	d227      	bcs.n	404c9e <__fputwc+0x96>
  404c4e:	f815 e00a 	ldrb.w	lr, [r5, sl]
  404c52:	68a3      	ldr	r3, [r4, #8]
  404c54:	3b01      	subs	r3, #1
  404c56:	2b00      	cmp	r3, #0
  404c58:	60a3      	str	r3, [r4, #8]
  404c5a:	daf0      	bge.n	404c3e <__fputwc+0x36>
  404c5c:	69a7      	ldr	r7, [r4, #24]
  404c5e:	42bb      	cmp	r3, r7
  404c60:	4671      	mov	r1, lr
  404c62:	4622      	mov	r2, r4
  404c64:	4640      	mov	r0, r8
  404c66:	db02      	blt.n	404c6e <__fputwc+0x66>
  404c68:	f1be 0f0a 	cmp.w	lr, #10
  404c6c:	d1e7      	bne.n	404c3e <__fputwc+0x36>
  404c6e:	f001 fd65 	bl	40673c <__swbuf_r>
  404c72:	1c43      	adds	r3, r0, #1
  404c74:	d1e8      	bne.n	404c48 <__fputwc+0x40>
  404c76:	b002      	add	sp, #8
  404c78:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404c7c:	89a3      	ldrh	r3, [r4, #12]
  404c7e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404c82:	81a3      	strh	r3, [r4, #12]
  404c84:	b002      	add	sp, #8
  404c86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404c8a:	f109 33ff 	add.w	r3, r9, #4294967295
  404c8e:	2bfe      	cmp	r3, #254	; 0xfe
  404c90:	d8c4      	bhi.n	404c1c <__fputwc+0x14>
  404c92:	fa5f fe89 	uxtb.w	lr, r9
  404c96:	4606      	mov	r6, r0
  404c98:	f88d e004 	strb.w	lr, [sp, #4]
  404c9c:	e7cb      	b.n	404c36 <__fputwc+0x2e>
  404c9e:	4648      	mov	r0, r9
  404ca0:	b002      	add	sp, #8
  404ca2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404ca6:	bf00      	nop

00404ca8 <_fputwc_r>:
  404ca8:	b530      	push	{r4, r5, lr}
  404caa:	6e53      	ldr	r3, [r2, #100]	; 0x64
  404cac:	f013 0f01 	tst.w	r3, #1
  404cb0:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  404cb4:	4614      	mov	r4, r2
  404cb6:	b083      	sub	sp, #12
  404cb8:	4605      	mov	r5, r0
  404cba:	b29a      	uxth	r2, r3
  404cbc:	d101      	bne.n	404cc2 <_fputwc_r+0x1a>
  404cbe:	0590      	lsls	r0, r2, #22
  404cc0:	d51c      	bpl.n	404cfc <_fputwc_r+0x54>
  404cc2:	0490      	lsls	r0, r2, #18
  404cc4:	d406      	bmi.n	404cd4 <_fputwc_r+0x2c>
  404cc6:	6e62      	ldr	r2, [r4, #100]	; 0x64
  404cc8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  404ccc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  404cd0:	81a3      	strh	r3, [r4, #12]
  404cd2:	6662      	str	r2, [r4, #100]	; 0x64
  404cd4:	4628      	mov	r0, r5
  404cd6:	4622      	mov	r2, r4
  404cd8:	f7ff ff96 	bl	404c08 <__fputwc>
  404cdc:	6e63      	ldr	r3, [r4, #100]	; 0x64
  404cde:	07da      	lsls	r2, r3, #31
  404ce0:	4605      	mov	r5, r0
  404ce2:	d402      	bmi.n	404cea <_fputwc_r+0x42>
  404ce4:	89a3      	ldrh	r3, [r4, #12]
  404ce6:	059b      	lsls	r3, r3, #22
  404ce8:	d502      	bpl.n	404cf0 <_fputwc_r+0x48>
  404cea:	4628      	mov	r0, r5
  404cec:	b003      	add	sp, #12
  404cee:	bd30      	pop	{r4, r5, pc}
  404cf0:	6da0      	ldr	r0, [r4, #88]	; 0x58
  404cf2:	f000 fb07 	bl	405304 <__retarget_lock_release_recursive>
  404cf6:	4628      	mov	r0, r5
  404cf8:	b003      	add	sp, #12
  404cfa:	bd30      	pop	{r4, r5, pc}
  404cfc:	6da0      	ldr	r0, [r4, #88]	; 0x58
  404cfe:	9101      	str	r1, [sp, #4]
  404d00:	f000 fafe 	bl	405300 <__retarget_lock_acquire_recursive>
  404d04:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404d08:	9901      	ldr	r1, [sp, #4]
  404d0a:	b29a      	uxth	r2, r3
  404d0c:	e7d9      	b.n	404cc2 <_fputwc_r+0x1a>
  404d0e:	bf00      	nop

00404d10 <_malloc_trim_r>:
  404d10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  404d12:	4f24      	ldr	r7, [pc, #144]	; (404da4 <_malloc_trim_r+0x94>)
  404d14:	460c      	mov	r4, r1
  404d16:	4606      	mov	r6, r0
  404d18:	f000 ff90 	bl	405c3c <__malloc_lock>
  404d1c:	68bb      	ldr	r3, [r7, #8]
  404d1e:	685d      	ldr	r5, [r3, #4]
  404d20:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  404d24:	310f      	adds	r1, #15
  404d26:	f025 0503 	bic.w	r5, r5, #3
  404d2a:	4429      	add	r1, r5
  404d2c:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  404d30:	f021 010f 	bic.w	r1, r1, #15
  404d34:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  404d38:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  404d3c:	db07      	blt.n	404d4e <_malloc_trim_r+0x3e>
  404d3e:	2100      	movs	r1, #0
  404d40:	4630      	mov	r0, r6
  404d42:	f001 fc27 	bl	406594 <_sbrk_r>
  404d46:	68bb      	ldr	r3, [r7, #8]
  404d48:	442b      	add	r3, r5
  404d4a:	4298      	cmp	r0, r3
  404d4c:	d004      	beq.n	404d58 <_malloc_trim_r+0x48>
  404d4e:	4630      	mov	r0, r6
  404d50:	f000 ff7a 	bl	405c48 <__malloc_unlock>
  404d54:	2000      	movs	r0, #0
  404d56:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404d58:	4261      	negs	r1, r4
  404d5a:	4630      	mov	r0, r6
  404d5c:	f001 fc1a 	bl	406594 <_sbrk_r>
  404d60:	3001      	adds	r0, #1
  404d62:	d00d      	beq.n	404d80 <_malloc_trim_r+0x70>
  404d64:	4b10      	ldr	r3, [pc, #64]	; (404da8 <_malloc_trim_r+0x98>)
  404d66:	68ba      	ldr	r2, [r7, #8]
  404d68:	6819      	ldr	r1, [r3, #0]
  404d6a:	1b2d      	subs	r5, r5, r4
  404d6c:	f045 0501 	orr.w	r5, r5, #1
  404d70:	4630      	mov	r0, r6
  404d72:	1b09      	subs	r1, r1, r4
  404d74:	6055      	str	r5, [r2, #4]
  404d76:	6019      	str	r1, [r3, #0]
  404d78:	f000 ff66 	bl	405c48 <__malloc_unlock>
  404d7c:	2001      	movs	r0, #1
  404d7e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404d80:	2100      	movs	r1, #0
  404d82:	4630      	mov	r0, r6
  404d84:	f001 fc06 	bl	406594 <_sbrk_r>
  404d88:	68ba      	ldr	r2, [r7, #8]
  404d8a:	1a83      	subs	r3, r0, r2
  404d8c:	2b0f      	cmp	r3, #15
  404d8e:	ddde      	ble.n	404d4e <_malloc_trim_r+0x3e>
  404d90:	4c06      	ldr	r4, [pc, #24]	; (404dac <_malloc_trim_r+0x9c>)
  404d92:	4905      	ldr	r1, [pc, #20]	; (404da8 <_malloc_trim_r+0x98>)
  404d94:	6824      	ldr	r4, [r4, #0]
  404d96:	f043 0301 	orr.w	r3, r3, #1
  404d9a:	1b00      	subs	r0, r0, r4
  404d9c:	6053      	str	r3, [r2, #4]
  404d9e:	6008      	str	r0, [r1, #0]
  404da0:	e7d5      	b.n	404d4e <_malloc_trim_r+0x3e>
  404da2:	bf00      	nop
  404da4:	204005a8 	.word	0x204005a8
  404da8:	20400a54 	.word	0x20400a54
  404dac:	204009b0 	.word	0x204009b0

00404db0 <_free_r>:
  404db0:	2900      	cmp	r1, #0
  404db2:	d044      	beq.n	404e3e <_free_r+0x8e>
  404db4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404db8:	460d      	mov	r5, r1
  404dba:	4680      	mov	r8, r0
  404dbc:	f000 ff3e 	bl	405c3c <__malloc_lock>
  404dc0:	f855 7c04 	ldr.w	r7, [r5, #-4]
  404dc4:	4969      	ldr	r1, [pc, #420]	; (404f6c <_free_r+0x1bc>)
  404dc6:	f027 0301 	bic.w	r3, r7, #1
  404dca:	f1a5 0408 	sub.w	r4, r5, #8
  404dce:	18e2      	adds	r2, r4, r3
  404dd0:	688e      	ldr	r6, [r1, #8]
  404dd2:	6850      	ldr	r0, [r2, #4]
  404dd4:	42b2      	cmp	r2, r6
  404dd6:	f020 0003 	bic.w	r0, r0, #3
  404dda:	d05e      	beq.n	404e9a <_free_r+0xea>
  404ddc:	07fe      	lsls	r6, r7, #31
  404dde:	6050      	str	r0, [r2, #4]
  404de0:	d40b      	bmi.n	404dfa <_free_r+0x4a>
  404de2:	f855 7c08 	ldr.w	r7, [r5, #-8]
  404de6:	1be4      	subs	r4, r4, r7
  404de8:	f101 0e08 	add.w	lr, r1, #8
  404dec:	68a5      	ldr	r5, [r4, #8]
  404dee:	4575      	cmp	r5, lr
  404df0:	443b      	add	r3, r7
  404df2:	d06d      	beq.n	404ed0 <_free_r+0x120>
  404df4:	68e7      	ldr	r7, [r4, #12]
  404df6:	60ef      	str	r7, [r5, #12]
  404df8:	60bd      	str	r5, [r7, #8]
  404dfa:	1815      	adds	r5, r2, r0
  404dfc:	686d      	ldr	r5, [r5, #4]
  404dfe:	07ed      	lsls	r5, r5, #31
  404e00:	d53e      	bpl.n	404e80 <_free_r+0xd0>
  404e02:	f043 0201 	orr.w	r2, r3, #1
  404e06:	6062      	str	r2, [r4, #4]
  404e08:	50e3      	str	r3, [r4, r3]
  404e0a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  404e0e:	d217      	bcs.n	404e40 <_free_r+0x90>
  404e10:	08db      	lsrs	r3, r3, #3
  404e12:	1c58      	adds	r0, r3, #1
  404e14:	109a      	asrs	r2, r3, #2
  404e16:	684d      	ldr	r5, [r1, #4]
  404e18:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  404e1c:	60a7      	str	r7, [r4, #8]
  404e1e:	2301      	movs	r3, #1
  404e20:	4093      	lsls	r3, r2
  404e22:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  404e26:	432b      	orrs	r3, r5
  404e28:	3a08      	subs	r2, #8
  404e2a:	60e2      	str	r2, [r4, #12]
  404e2c:	604b      	str	r3, [r1, #4]
  404e2e:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  404e32:	60fc      	str	r4, [r7, #12]
  404e34:	4640      	mov	r0, r8
  404e36:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  404e3a:	f000 bf05 	b.w	405c48 <__malloc_unlock>
  404e3e:	4770      	bx	lr
  404e40:	0a5a      	lsrs	r2, r3, #9
  404e42:	2a04      	cmp	r2, #4
  404e44:	d852      	bhi.n	404eec <_free_r+0x13c>
  404e46:	099a      	lsrs	r2, r3, #6
  404e48:	f102 0739 	add.w	r7, r2, #57	; 0x39
  404e4c:	00ff      	lsls	r7, r7, #3
  404e4e:	f102 0538 	add.w	r5, r2, #56	; 0x38
  404e52:	19c8      	adds	r0, r1, r7
  404e54:	59ca      	ldr	r2, [r1, r7]
  404e56:	3808      	subs	r0, #8
  404e58:	4290      	cmp	r0, r2
  404e5a:	d04f      	beq.n	404efc <_free_r+0x14c>
  404e5c:	6851      	ldr	r1, [r2, #4]
  404e5e:	f021 0103 	bic.w	r1, r1, #3
  404e62:	428b      	cmp	r3, r1
  404e64:	d232      	bcs.n	404ecc <_free_r+0x11c>
  404e66:	6892      	ldr	r2, [r2, #8]
  404e68:	4290      	cmp	r0, r2
  404e6a:	d1f7      	bne.n	404e5c <_free_r+0xac>
  404e6c:	68c3      	ldr	r3, [r0, #12]
  404e6e:	60a0      	str	r0, [r4, #8]
  404e70:	60e3      	str	r3, [r4, #12]
  404e72:	609c      	str	r4, [r3, #8]
  404e74:	60c4      	str	r4, [r0, #12]
  404e76:	4640      	mov	r0, r8
  404e78:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  404e7c:	f000 bee4 	b.w	405c48 <__malloc_unlock>
  404e80:	6895      	ldr	r5, [r2, #8]
  404e82:	4f3b      	ldr	r7, [pc, #236]	; (404f70 <_free_r+0x1c0>)
  404e84:	42bd      	cmp	r5, r7
  404e86:	4403      	add	r3, r0
  404e88:	d040      	beq.n	404f0c <_free_r+0x15c>
  404e8a:	68d0      	ldr	r0, [r2, #12]
  404e8c:	60e8      	str	r0, [r5, #12]
  404e8e:	f043 0201 	orr.w	r2, r3, #1
  404e92:	6085      	str	r5, [r0, #8]
  404e94:	6062      	str	r2, [r4, #4]
  404e96:	50e3      	str	r3, [r4, r3]
  404e98:	e7b7      	b.n	404e0a <_free_r+0x5a>
  404e9a:	07ff      	lsls	r7, r7, #31
  404e9c:	4403      	add	r3, r0
  404e9e:	d407      	bmi.n	404eb0 <_free_r+0x100>
  404ea0:	f855 2c08 	ldr.w	r2, [r5, #-8]
  404ea4:	1aa4      	subs	r4, r4, r2
  404ea6:	4413      	add	r3, r2
  404ea8:	68a0      	ldr	r0, [r4, #8]
  404eaa:	68e2      	ldr	r2, [r4, #12]
  404eac:	60c2      	str	r2, [r0, #12]
  404eae:	6090      	str	r0, [r2, #8]
  404eb0:	4a30      	ldr	r2, [pc, #192]	; (404f74 <_free_r+0x1c4>)
  404eb2:	6812      	ldr	r2, [r2, #0]
  404eb4:	f043 0001 	orr.w	r0, r3, #1
  404eb8:	4293      	cmp	r3, r2
  404eba:	6060      	str	r0, [r4, #4]
  404ebc:	608c      	str	r4, [r1, #8]
  404ebe:	d3b9      	bcc.n	404e34 <_free_r+0x84>
  404ec0:	4b2d      	ldr	r3, [pc, #180]	; (404f78 <_free_r+0x1c8>)
  404ec2:	4640      	mov	r0, r8
  404ec4:	6819      	ldr	r1, [r3, #0]
  404ec6:	f7ff ff23 	bl	404d10 <_malloc_trim_r>
  404eca:	e7b3      	b.n	404e34 <_free_r+0x84>
  404ecc:	4610      	mov	r0, r2
  404ece:	e7cd      	b.n	404e6c <_free_r+0xbc>
  404ed0:	1811      	adds	r1, r2, r0
  404ed2:	6849      	ldr	r1, [r1, #4]
  404ed4:	07c9      	lsls	r1, r1, #31
  404ed6:	d444      	bmi.n	404f62 <_free_r+0x1b2>
  404ed8:	6891      	ldr	r1, [r2, #8]
  404eda:	68d2      	ldr	r2, [r2, #12]
  404edc:	60ca      	str	r2, [r1, #12]
  404ede:	4403      	add	r3, r0
  404ee0:	f043 0001 	orr.w	r0, r3, #1
  404ee4:	6091      	str	r1, [r2, #8]
  404ee6:	6060      	str	r0, [r4, #4]
  404ee8:	50e3      	str	r3, [r4, r3]
  404eea:	e7a3      	b.n	404e34 <_free_r+0x84>
  404eec:	2a14      	cmp	r2, #20
  404eee:	d816      	bhi.n	404f1e <_free_r+0x16e>
  404ef0:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  404ef4:	00ff      	lsls	r7, r7, #3
  404ef6:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  404efa:	e7aa      	b.n	404e52 <_free_r+0xa2>
  404efc:	10aa      	asrs	r2, r5, #2
  404efe:	2301      	movs	r3, #1
  404f00:	684d      	ldr	r5, [r1, #4]
  404f02:	4093      	lsls	r3, r2
  404f04:	432b      	orrs	r3, r5
  404f06:	604b      	str	r3, [r1, #4]
  404f08:	4603      	mov	r3, r0
  404f0a:	e7b0      	b.n	404e6e <_free_r+0xbe>
  404f0c:	f043 0201 	orr.w	r2, r3, #1
  404f10:	614c      	str	r4, [r1, #20]
  404f12:	610c      	str	r4, [r1, #16]
  404f14:	60e5      	str	r5, [r4, #12]
  404f16:	60a5      	str	r5, [r4, #8]
  404f18:	6062      	str	r2, [r4, #4]
  404f1a:	50e3      	str	r3, [r4, r3]
  404f1c:	e78a      	b.n	404e34 <_free_r+0x84>
  404f1e:	2a54      	cmp	r2, #84	; 0x54
  404f20:	d806      	bhi.n	404f30 <_free_r+0x180>
  404f22:	0b1a      	lsrs	r2, r3, #12
  404f24:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  404f28:	00ff      	lsls	r7, r7, #3
  404f2a:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  404f2e:	e790      	b.n	404e52 <_free_r+0xa2>
  404f30:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  404f34:	d806      	bhi.n	404f44 <_free_r+0x194>
  404f36:	0bda      	lsrs	r2, r3, #15
  404f38:	f102 0778 	add.w	r7, r2, #120	; 0x78
  404f3c:	00ff      	lsls	r7, r7, #3
  404f3e:	f102 0577 	add.w	r5, r2, #119	; 0x77
  404f42:	e786      	b.n	404e52 <_free_r+0xa2>
  404f44:	f240 5054 	movw	r0, #1364	; 0x554
  404f48:	4282      	cmp	r2, r0
  404f4a:	d806      	bhi.n	404f5a <_free_r+0x1aa>
  404f4c:	0c9a      	lsrs	r2, r3, #18
  404f4e:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  404f52:	00ff      	lsls	r7, r7, #3
  404f54:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  404f58:	e77b      	b.n	404e52 <_free_r+0xa2>
  404f5a:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  404f5e:	257e      	movs	r5, #126	; 0x7e
  404f60:	e777      	b.n	404e52 <_free_r+0xa2>
  404f62:	f043 0101 	orr.w	r1, r3, #1
  404f66:	6061      	str	r1, [r4, #4]
  404f68:	6013      	str	r3, [r2, #0]
  404f6a:	e763      	b.n	404e34 <_free_r+0x84>
  404f6c:	204005a8 	.word	0x204005a8
  404f70:	204005b0 	.word	0x204005b0
  404f74:	204009b4 	.word	0x204009b4
  404f78:	20400a84 	.word	0x20400a84

00404f7c <__sfvwrite_r>:
  404f7c:	6893      	ldr	r3, [r2, #8]
  404f7e:	2b00      	cmp	r3, #0
  404f80:	d073      	beq.n	40506a <__sfvwrite_r+0xee>
  404f82:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404f86:	898b      	ldrh	r3, [r1, #12]
  404f88:	b083      	sub	sp, #12
  404f8a:	460c      	mov	r4, r1
  404f8c:	0719      	lsls	r1, r3, #28
  404f8e:	9000      	str	r0, [sp, #0]
  404f90:	4616      	mov	r6, r2
  404f92:	d526      	bpl.n	404fe2 <__sfvwrite_r+0x66>
  404f94:	6922      	ldr	r2, [r4, #16]
  404f96:	b322      	cbz	r2, 404fe2 <__sfvwrite_r+0x66>
  404f98:	f013 0002 	ands.w	r0, r3, #2
  404f9c:	6835      	ldr	r5, [r6, #0]
  404f9e:	d02c      	beq.n	404ffa <__sfvwrite_r+0x7e>
  404fa0:	f04f 0900 	mov.w	r9, #0
  404fa4:	4fb0      	ldr	r7, [pc, #704]	; (405268 <__sfvwrite_r+0x2ec>)
  404fa6:	46c8      	mov	r8, r9
  404fa8:	46b2      	mov	sl, r6
  404faa:	45b8      	cmp	r8, r7
  404fac:	4643      	mov	r3, r8
  404fae:	464a      	mov	r2, r9
  404fb0:	bf28      	it	cs
  404fb2:	463b      	movcs	r3, r7
  404fb4:	9800      	ldr	r0, [sp, #0]
  404fb6:	f1b8 0f00 	cmp.w	r8, #0
  404fba:	d050      	beq.n	40505e <__sfvwrite_r+0xe2>
  404fbc:	69e1      	ldr	r1, [r4, #28]
  404fbe:	6a66      	ldr	r6, [r4, #36]	; 0x24
  404fc0:	47b0      	blx	r6
  404fc2:	2800      	cmp	r0, #0
  404fc4:	dd58      	ble.n	405078 <__sfvwrite_r+0xfc>
  404fc6:	f8da 3008 	ldr.w	r3, [sl, #8]
  404fca:	1a1b      	subs	r3, r3, r0
  404fcc:	4481      	add	r9, r0
  404fce:	eba8 0800 	sub.w	r8, r8, r0
  404fd2:	f8ca 3008 	str.w	r3, [sl, #8]
  404fd6:	2b00      	cmp	r3, #0
  404fd8:	d1e7      	bne.n	404faa <__sfvwrite_r+0x2e>
  404fda:	2000      	movs	r0, #0
  404fdc:	b003      	add	sp, #12
  404fde:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404fe2:	4621      	mov	r1, r4
  404fe4:	9800      	ldr	r0, [sp, #0]
  404fe6:	f7fe fc91 	bl	40390c <__swsetup_r>
  404fea:	2800      	cmp	r0, #0
  404fec:	f040 8133 	bne.w	405256 <__sfvwrite_r+0x2da>
  404ff0:	89a3      	ldrh	r3, [r4, #12]
  404ff2:	6835      	ldr	r5, [r6, #0]
  404ff4:	f013 0002 	ands.w	r0, r3, #2
  404ff8:	d1d2      	bne.n	404fa0 <__sfvwrite_r+0x24>
  404ffa:	f013 0901 	ands.w	r9, r3, #1
  404ffe:	d145      	bne.n	40508c <__sfvwrite_r+0x110>
  405000:	464f      	mov	r7, r9
  405002:	9601      	str	r6, [sp, #4]
  405004:	b337      	cbz	r7, 405054 <__sfvwrite_r+0xd8>
  405006:	059a      	lsls	r2, r3, #22
  405008:	f8d4 8008 	ldr.w	r8, [r4, #8]
  40500c:	f140 8083 	bpl.w	405116 <__sfvwrite_r+0x19a>
  405010:	4547      	cmp	r7, r8
  405012:	46c3      	mov	fp, r8
  405014:	f0c0 80ab 	bcc.w	40516e <__sfvwrite_r+0x1f2>
  405018:	f413 6f90 	tst.w	r3, #1152	; 0x480
  40501c:	f040 80ac 	bne.w	405178 <__sfvwrite_r+0x1fc>
  405020:	6820      	ldr	r0, [r4, #0]
  405022:	46ba      	mov	sl, r7
  405024:	465a      	mov	r2, fp
  405026:	4649      	mov	r1, r9
  405028:	f000 fda4 	bl	405b74 <memmove>
  40502c:	68a2      	ldr	r2, [r4, #8]
  40502e:	6823      	ldr	r3, [r4, #0]
  405030:	eba2 0208 	sub.w	r2, r2, r8
  405034:	445b      	add	r3, fp
  405036:	60a2      	str	r2, [r4, #8]
  405038:	6023      	str	r3, [r4, #0]
  40503a:	9a01      	ldr	r2, [sp, #4]
  40503c:	6893      	ldr	r3, [r2, #8]
  40503e:	eba3 030a 	sub.w	r3, r3, sl
  405042:	44d1      	add	r9, sl
  405044:	eba7 070a 	sub.w	r7, r7, sl
  405048:	6093      	str	r3, [r2, #8]
  40504a:	2b00      	cmp	r3, #0
  40504c:	d0c5      	beq.n	404fda <__sfvwrite_r+0x5e>
  40504e:	89a3      	ldrh	r3, [r4, #12]
  405050:	2f00      	cmp	r7, #0
  405052:	d1d8      	bne.n	405006 <__sfvwrite_r+0x8a>
  405054:	f8d5 9000 	ldr.w	r9, [r5]
  405058:	686f      	ldr	r7, [r5, #4]
  40505a:	3508      	adds	r5, #8
  40505c:	e7d2      	b.n	405004 <__sfvwrite_r+0x88>
  40505e:	f8d5 9000 	ldr.w	r9, [r5]
  405062:	f8d5 8004 	ldr.w	r8, [r5, #4]
  405066:	3508      	adds	r5, #8
  405068:	e79f      	b.n	404faa <__sfvwrite_r+0x2e>
  40506a:	2000      	movs	r0, #0
  40506c:	4770      	bx	lr
  40506e:	4621      	mov	r1, r4
  405070:	9800      	ldr	r0, [sp, #0]
  405072:	f7ff fd1f 	bl	404ab4 <_fflush_r>
  405076:	b370      	cbz	r0, 4050d6 <__sfvwrite_r+0x15a>
  405078:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40507c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405080:	f04f 30ff 	mov.w	r0, #4294967295
  405084:	81a3      	strh	r3, [r4, #12]
  405086:	b003      	add	sp, #12
  405088:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40508c:	4681      	mov	r9, r0
  40508e:	4633      	mov	r3, r6
  405090:	464e      	mov	r6, r9
  405092:	46a8      	mov	r8, r5
  405094:	469a      	mov	sl, r3
  405096:	464d      	mov	r5, r9
  405098:	b34e      	cbz	r6, 4050ee <__sfvwrite_r+0x172>
  40509a:	b380      	cbz	r0, 4050fe <__sfvwrite_r+0x182>
  40509c:	6820      	ldr	r0, [r4, #0]
  40509e:	6923      	ldr	r3, [r4, #16]
  4050a0:	6962      	ldr	r2, [r4, #20]
  4050a2:	45b1      	cmp	r9, r6
  4050a4:	46cb      	mov	fp, r9
  4050a6:	bf28      	it	cs
  4050a8:	46b3      	movcs	fp, r6
  4050aa:	4298      	cmp	r0, r3
  4050ac:	465f      	mov	r7, fp
  4050ae:	d904      	bls.n	4050ba <__sfvwrite_r+0x13e>
  4050b0:	68a3      	ldr	r3, [r4, #8]
  4050b2:	4413      	add	r3, r2
  4050b4:	459b      	cmp	fp, r3
  4050b6:	f300 80a6 	bgt.w	405206 <__sfvwrite_r+0x28a>
  4050ba:	4593      	cmp	fp, r2
  4050bc:	db4b      	blt.n	405156 <__sfvwrite_r+0x1da>
  4050be:	4613      	mov	r3, r2
  4050c0:	6a67      	ldr	r7, [r4, #36]	; 0x24
  4050c2:	69e1      	ldr	r1, [r4, #28]
  4050c4:	9800      	ldr	r0, [sp, #0]
  4050c6:	462a      	mov	r2, r5
  4050c8:	47b8      	blx	r7
  4050ca:	1e07      	subs	r7, r0, #0
  4050cc:	ddd4      	ble.n	405078 <__sfvwrite_r+0xfc>
  4050ce:	ebb9 0907 	subs.w	r9, r9, r7
  4050d2:	d0cc      	beq.n	40506e <__sfvwrite_r+0xf2>
  4050d4:	2001      	movs	r0, #1
  4050d6:	f8da 3008 	ldr.w	r3, [sl, #8]
  4050da:	1bdb      	subs	r3, r3, r7
  4050dc:	443d      	add	r5, r7
  4050de:	1bf6      	subs	r6, r6, r7
  4050e0:	f8ca 3008 	str.w	r3, [sl, #8]
  4050e4:	2b00      	cmp	r3, #0
  4050e6:	f43f af78 	beq.w	404fda <__sfvwrite_r+0x5e>
  4050ea:	2e00      	cmp	r6, #0
  4050ec:	d1d5      	bne.n	40509a <__sfvwrite_r+0x11e>
  4050ee:	f108 0308 	add.w	r3, r8, #8
  4050f2:	e913 0060 	ldmdb	r3, {r5, r6}
  4050f6:	4698      	mov	r8, r3
  4050f8:	3308      	adds	r3, #8
  4050fa:	2e00      	cmp	r6, #0
  4050fc:	d0f9      	beq.n	4050f2 <__sfvwrite_r+0x176>
  4050fe:	4632      	mov	r2, r6
  405100:	210a      	movs	r1, #10
  405102:	4628      	mov	r0, r5
  405104:	f000 fc4c 	bl	4059a0 <memchr>
  405108:	2800      	cmp	r0, #0
  40510a:	f000 80a1 	beq.w	405250 <__sfvwrite_r+0x2d4>
  40510e:	3001      	adds	r0, #1
  405110:	eba0 0905 	sub.w	r9, r0, r5
  405114:	e7c2      	b.n	40509c <__sfvwrite_r+0x120>
  405116:	6820      	ldr	r0, [r4, #0]
  405118:	6923      	ldr	r3, [r4, #16]
  40511a:	4298      	cmp	r0, r3
  40511c:	d802      	bhi.n	405124 <__sfvwrite_r+0x1a8>
  40511e:	6963      	ldr	r3, [r4, #20]
  405120:	429f      	cmp	r7, r3
  405122:	d25d      	bcs.n	4051e0 <__sfvwrite_r+0x264>
  405124:	45b8      	cmp	r8, r7
  405126:	bf28      	it	cs
  405128:	46b8      	movcs	r8, r7
  40512a:	4642      	mov	r2, r8
  40512c:	4649      	mov	r1, r9
  40512e:	f000 fd21 	bl	405b74 <memmove>
  405132:	68a3      	ldr	r3, [r4, #8]
  405134:	6822      	ldr	r2, [r4, #0]
  405136:	eba3 0308 	sub.w	r3, r3, r8
  40513a:	4442      	add	r2, r8
  40513c:	60a3      	str	r3, [r4, #8]
  40513e:	6022      	str	r2, [r4, #0]
  405140:	b10b      	cbz	r3, 405146 <__sfvwrite_r+0x1ca>
  405142:	46c2      	mov	sl, r8
  405144:	e779      	b.n	40503a <__sfvwrite_r+0xbe>
  405146:	4621      	mov	r1, r4
  405148:	9800      	ldr	r0, [sp, #0]
  40514a:	f7ff fcb3 	bl	404ab4 <_fflush_r>
  40514e:	2800      	cmp	r0, #0
  405150:	d192      	bne.n	405078 <__sfvwrite_r+0xfc>
  405152:	46c2      	mov	sl, r8
  405154:	e771      	b.n	40503a <__sfvwrite_r+0xbe>
  405156:	465a      	mov	r2, fp
  405158:	4629      	mov	r1, r5
  40515a:	f000 fd0b 	bl	405b74 <memmove>
  40515e:	68a2      	ldr	r2, [r4, #8]
  405160:	6823      	ldr	r3, [r4, #0]
  405162:	eba2 020b 	sub.w	r2, r2, fp
  405166:	445b      	add	r3, fp
  405168:	60a2      	str	r2, [r4, #8]
  40516a:	6023      	str	r3, [r4, #0]
  40516c:	e7af      	b.n	4050ce <__sfvwrite_r+0x152>
  40516e:	6820      	ldr	r0, [r4, #0]
  405170:	46b8      	mov	r8, r7
  405172:	46ba      	mov	sl, r7
  405174:	46bb      	mov	fp, r7
  405176:	e755      	b.n	405024 <__sfvwrite_r+0xa8>
  405178:	6962      	ldr	r2, [r4, #20]
  40517a:	6820      	ldr	r0, [r4, #0]
  40517c:	6921      	ldr	r1, [r4, #16]
  40517e:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  405182:	eba0 0a01 	sub.w	sl, r0, r1
  405186:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  40518a:	f10a 0001 	add.w	r0, sl, #1
  40518e:	ea4f 0868 	mov.w	r8, r8, asr #1
  405192:	4438      	add	r0, r7
  405194:	4540      	cmp	r0, r8
  405196:	4642      	mov	r2, r8
  405198:	bf84      	itt	hi
  40519a:	4680      	movhi	r8, r0
  40519c:	4642      	movhi	r2, r8
  40519e:	055b      	lsls	r3, r3, #21
  4051a0:	d544      	bpl.n	40522c <__sfvwrite_r+0x2b0>
  4051a2:	4611      	mov	r1, r2
  4051a4:	9800      	ldr	r0, [sp, #0]
  4051a6:	f000 f92f 	bl	405408 <_malloc_r>
  4051aa:	4683      	mov	fp, r0
  4051ac:	2800      	cmp	r0, #0
  4051ae:	d055      	beq.n	40525c <__sfvwrite_r+0x2e0>
  4051b0:	4652      	mov	r2, sl
  4051b2:	6921      	ldr	r1, [r4, #16]
  4051b4:	f000 fc44 	bl	405a40 <memcpy>
  4051b8:	89a3      	ldrh	r3, [r4, #12]
  4051ba:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  4051be:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4051c2:	81a3      	strh	r3, [r4, #12]
  4051c4:	eb0b 000a 	add.w	r0, fp, sl
  4051c8:	eba8 030a 	sub.w	r3, r8, sl
  4051cc:	f8c4 b010 	str.w	fp, [r4, #16]
  4051d0:	f8c4 8014 	str.w	r8, [r4, #20]
  4051d4:	6020      	str	r0, [r4, #0]
  4051d6:	60a3      	str	r3, [r4, #8]
  4051d8:	46b8      	mov	r8, r7
  4051da:	46ba      	mov	sl, r7
  4051dc:	46bb      	mov	fp, r7
  4051de:	e721      	b.n	405024 <__sfvwrite_r+0xa8>
  4051e0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  4051e4:	42b9      	cmp	r1, r7
  4051e6:	bf28      	it	cs
  4051e8:	4639      	movcs	r1, r7
  4051ea:	464a      	mov	r2, r9
  4051ec:	fb91 f1f3 	sdiv	r1, r1, r3
  4051f0:	9800      	ldr	r0, [sp, #0]
  4051f2:	6a66      	ldr	r6, [r4, #36]	; 0x24
  4051f4:	fb03 f301 	mul.w	r3, r3, r1
  4051f8:	69e1      	ldr	r1, [r4, #28]
  4051fa:	47b0      	blx	r6
  4051fc:	f1b0 0a00 	subs.w	sl, r0, #0
  405200:	f73f af1b 	bgt.w	40503a <__sfvwrite_r+0xbe>
  405204:	e738      	b.n	405078 <__sfvwrite_r+0xfc>
  405206:	461a      	mov	r2, r3
  405208:	4629      	mov	r1, r5
  40520a:	9301      	str	r3, [sp, #4]
  40520c:	f000 fcb2 	bl	405b74 <memmove>
  405210:	6822      	ldr	r2, [r4, #0]
  405212:	9b01      	ldr	r3, [sp, #4]
  405214:	9800      	ldr	r0, [sp, #0]
  405216:	441a      	add	r2, r3
  405218:	6022      	str	r2, [r4, #0]
  40521a:	4621      	mov	r1, r4
  40521c:	f7ff fc4a 	bl	404ab4 <_fflush_r>
  405220:	9b01      	ldr	r3, [sp, #4]
  405222:	2800      	cmp	r0, #0
  405224:	f47f af28 	bne.w	405078 <__sfvwrite_r+0xfc>
  405228:	461f      	mov	r7, r3
  40522a:	e750      	b.n	4050ce <__sfvwrite_r+0x152>
  40522c:	9800      	ldr	r0, [sp, #0]
  40522e:	f001 f80b 	bl	406248 <_realloc_r>
  405232:	4683      	mov	fp, r0
  405234:	2800      	cmp	r0, #0
  405236:	d1c5      	bne.n	4051c4 <__sfvwrite_r+0x248>
  405238:	9d00      	ldr	r5, [sp, #0]
  40523a:	6921      	ldr	r1, [r4, #16]
  40523c:	4628      	mov	r0, r5
  40523e:	f7ff fdb7 	bl	404db0 <_free_r>
  405242:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405246:	220c      	movs	r2, #12
  405248:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  40524c:	602a      	str	r2, [r5, #0]
  40524e:	e715      	b.n	40507c <__sfvwrite_r+0x100>
  405250:	f106 0901 	add.w	r9, r6, #1
  405254:	e722      	b.n	40509c <__sfvwrite_r+0x120>
  405256:	f04f 30ff 	mov.w	r0, #4294967295
  40525a:	e6bf      	b.n	404fdc <__sfvwrite_r+0x60>
  40525c:	9a00      	ldr	r2, [sp, #0]
  40525e:	230c      	movs	r3, #12
  405260:	6013      	str	r3, [r2, #0]
  405262:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405266:	e709      	b.n	40507c <__sfvwrite_r+0x100>
  405268:	7ffffc00 	.word	0x7ffffc00

0040526c <_fwalk_reent>:
  40526c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  405270:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  405274:	d01f      	beq.n	4052b6 <_fwalk_reent+0x4a>
  405276:	4688      	mov	r8, r1
  405278:	4606      	mov	r6, r0
  40527a:	f04f 0900 	mov.w	r9, #0
  40527e:	687d      	ldr	r5, [r7, #4]
  405280:	68bc      	ldr	r4, [r7, #8]
  405282:	3d01      	subs	r5, #1
  405284:	d411      	bmi.n	4052aa <_fwalk_reent+0x3e>
  405286:	89a3      	ldrh	r3, [r4, #12]
  405288:	2b01      	cmp	r3, #1
  40528a:	f105 35ff 	add.w	r5, r5, #4294967295
  40528e:	d908      	bls.n	4052a2 <_fwalk_reent+0x36>
  405290:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  405294:	3301      	adds	r3, #1
  405296:	4621      	mov	r1, r4
  405298:	4630      	mov	r0, r6
  40529a:	d002      	beq.n	4052a2 <_fwalk_reent+0x36>
  40529c:	47c0      	blx	r8
  40529e:	ea49 0900 	orr.w	r9, r9, r0
  4052a2:	1c6b      	adds	r3, r5, #1
  4052a4:	f104 0468 	add.w	r4, r4, #104	; 0x68
  4052a8:	d1ed      	bne.n	405286 <_fwalk_reent+0x1a>
  4052aa:	683f      	ldr	r7, [r7, #0]
  4052ac:	2f00      	cmp	r7, #0
  4052ae:	d1e6      	bne.n	40527e <_fwalk_reent+0x12>
  4052b0:	4648      	mov	r0, r9
  4052b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4052b6:	46b9      	mov	r9, r7
  4052b8:	4648      	mov	r0, r9
  4052ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4052be:	bf00      	nop

004052c0 <__locale_mb_cur_max>:
  4052c0:	4b04      	ldr	r3, [pc, #16]	; (4052d4 <__locale_mb_cur_max+0x14>)
  4052c2:	4a05      	ldr	r2, [pc, #20]	; (4052d8 <__locale_mb_cur_max+0x18>)
  4052c4:	681b      	ldr	r3, [r3, #0]
  4052c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  4052c8:	2b00      	cmp	r3, #0
  4052ca:	bf08      	it	eq
  4052cc:	4613      	moveq	r3, r2
  4052ce:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
  4052d2:	4770      	bx	lr
  4052d4:	20400008 	.word	0x20400008
  4052d8:	2040043c 	.word	0x2040043c

004052dc <_localeconv_r>:
  4052dc:	4a04      	ldr	r2, [pc, #16]	; (4052f0 <_localeconv_r+0x14>)
  4052de:	4b05      	ldr	r3, [pc, #20]	; (4052f4 <_localeconv_r+0x18>)
  4052e0:	6812      	ldr	r2, [r2, #0]
  4052e2:	6b50      	ldr	r0, [r2, #52]	; 0x34
  4052e4:	2800      	cmp	r0, #0
  4052e6:	bf08      	it	eq
  4052e8:	4618      	moveq	r0, r3
  4052ea:	30f0      	adds	r0, #240	; 0xf0
  4052ec:	4770      	bx	lr
  4052ee:	bf00      	nop
  4052f0:	20400008 	.word	0x20400008
  4052f4:	2040043c 	.word	0x2040043c

004052f8 <__retarget_lock_init_recursive>:
  4052f8:	4770      	bx	lr
  4052fa:	bf00      	nop

004052fc <__retarget_lock_close_recursive>:
  4052fc:	4770      	bx	lr
  4052fe:	bf00      	nop

00405300 <__retarget_lock_acquire_recursive>:
  405300:	4770      	bx	lr
  405302:	bf00      	nop

00405304 <__retarget_lock_release_recursive>:
  405304:	4770      	bx	lr
  405306:	bf00      	nop

00405308 <__swhatbuf_r>:
  405308:	b570      	push	{r4, r5, r6, lr}
  40530a:	460c      	mov	r4, r1
  40530c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  405310:	2900      	cmp	r1, #0
  405312:	b090      	sub	sp, #64	; 0x40
  405314:	4615      	mov	r5, r2
  405316:	461e      	mov	r6, r3
  405318:	db14      	blt.n	405344 <__swhatbuf_r+0x3c>
  40531a:	aa01      	add	r2, sp, #4
  40531c:	f001 fbba 	bl	406a94 <_fstat_r>
  405320:	2800      	cmp	r0, #0
  405322:	db0f      	blt.n	405344 <__swhatbuf_r+0x3c>
  405324:	9a02      	ldr	r2, [sp, #8]
  405326:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  40532a:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  40532e:	fab2 f282 	clz	r2, r2
  405332:	0952      	lsrs	r2, r2, #5
  405334:	f44f 6380 	mov.w	r3, #1024	; 0x400
  405338:	f44f 6000 	mov.w	r0, #2048	; 0x800
  40533c:	6032      	str	r2, [r6, #0]
  40533e:	602b      	str	r3, [r5, #0]
  405340:	b010      	add	sp, #64	; 0x40
  405342:	bd70      	pop	{r4, r5, r6, pc}
  405344:	89a2      	ldrh	r2, [r4, #12]
  405346:	2300      	movs	r3, #0
  405348:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  40534c:	6033      	str	r3, [r6, #0]
  40534e:	d004      	beq.n	40535a <__swhatbuf_r+0x52>
  405350:	2240      	movs	r2, #64	; 0x40
  405352:	4618      	mov	r0, r3
  405354:	602a      	str	r2, [r5, #0]
  405356:	b010      	add	sp, #64	; 0x40
  405358:	bd70      	pop	{r4, r5, r6, pc}
  40535a:	f44f 6380 	mov.w	r3, #1024	; 0x400
  40535e:	602b      	str	r3, [r5, #0]
  405360:	b010      	add	sp, #64	; 0x40
  405362:	bd70      	pop	{r4, r5, r6, pc}

00405364 <__smakebuf_r>:
  405364:	898a      	ldrh	r2, [r1, #12]
  405366:	0792      	lsls	r2, r2, #30
  405368:	460b      	mov	r3, r1
  40536a:	d506      	bpl.n	40537a <__smakebuf_r+0x16>
  40536c:	f101 0243 	add.w	r2, r1, #67	; 0x43
  405370:	2101      	movs	r1, #1
  405372:	601a      	str	r2, [r3, #0]
  405374:	611a      	str	r2, [r3, #16]
  405376:	6159      	str	r1, [r3, #20]
  405378:	4770      	bx	lr
  40537a:	b5f0      	push	{r4, r5, r6, r7, lr}
  40537c:	b083      	sub	sp, #12
  40537e:	ab01      	add	r3, sp, #4
  405380:	466a      	mov	r2, sp
  405382:	460c      	mov	r4, r1
  405384:	4606      	mov	r6, r0
  405386:	f7ff ffbf 	bl	405308 <__swhatbuf_r>
  40538a:	9900      	ldr	r1, [sp, #0]
  40538c:	4605      	mov	r5, r0
  40538e:	4630      	mov	r0, r6
  405390:	f000 f83a 	bl	405408 <_malloc_r>
  405394:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405398:	b1d8      	cbz	r0, 4053d2 <__smakebuf_r+0x6e>
  40539a:	9a01      	ldr	r2, [sp, #4]
  40539c:	4f15      	ldr	r7, [pc, #84]	; (4053f4 <__smakebuf_r+0x90>)
  40539e:	9900      	ldr	r1, [sp, #0]
  4053a0:	63f7      	str	r7, [r6, #60]	; 0x3c
  4053a2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4053a6:	81a3      	strh	r3, [r4, #12]
  4053a8:	6020      	str	r0, [r4, #0]
  4053aa:	6120      	str	r0, [r4, #16]
  4053ac:	6161      	str	r1, [r4, #20]
  4053ae:	b91a      	cbnz	r2, 4053b8 <__smakebuf_r+0x54>
  4053b0:	432b      	orrs	r3, r5
  4053b2:	81a3      	strh	r3, [r4, #12]
  4053b4:	b003      	add	sp, #12
  4053b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4053b8:	4630      	mov	r0, r6
  4053ba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  4053be:	f001 fb7d 	bl	406abc <_isatty_r>
  4053c2:	b1a0      	cbz	r0, 4053ee <__smakebuf_r+0x8a>
  4053c4:	89a3      	ldrh	r3, [r4, #12]
  4053c6:	f023 0303 	bic.w	r3, r3, #3
  4053ca:	f043 0301 	orr.w	r3, r3, #1
  4053ce:	b21b      	sxth	r3, r3
  4053d0:	e7ee      	b.n	4053b0 <__smakebuf_r+0x4c>
  4053d2:	059a      	lsls	r2, r3, #22
  4053d4:	d4ee      	bmi.n	4053b4 <__smakebuf_r+0x50>
  4053d6:	f023 0303 	bic.w	r3, r3, #3
  4053da:	f104 0243 	add.w	r2, r4, #67	; 0x43
  4053de:	f043 0302 	orr.w	r3, r3, #2
  4053e2:	2101      	movs	r1, #1
  4053e4:	81a3      	strh	r3, [r4, #12]
  4053e6:	6022      	str	r2, [r4, #0]
  4053e8:	6122      	str	r2, [r4, #16]
  4053ea:	6161      	str	r1, [r4, #20]
  4053ec:	e7e2      	b.n	4053b4 <__smakebuf_r+0x50>
  4053ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4053f2:	e7dd      	b.n	4053b0 <__smakebuf_r+0x4c>
  4053f4:	00404b09 	.word	0x00404b09

004053f8 <malloc>:
  4053f8:	4b02      	ldr	r3, [pc, #8]	; (405404 <malloc+0xc>)
  4053fa:	4601      	mov	r1, r0
  4053fc:	6818      	ldr	r0, [r3, #0]
  4053fe:	f000 b803 	b.w	405408 <_malloc_r>
  405402:	bf00      	nop
  405404:	20400008 	.word	0x20400008

00405408 <_malloc_r>:
  405408:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40540c:	f101 060b 	add.w	r6, r1, #11
  405410:	2e16      	cmp	r6, #22
  405412:	b083      	sub	sp, #12
  405414:	4605      	mov	r5, r0
  405416:	f240 809e 	bls.w	405556 <_malloc_r+0x14e>
  40541a:	f036 0607 	bics.w	r6, r6, #7
  40541e:	f100 80bd 	bmi.w	40559c <_malloc_r+0x194>
  405422:	42b1      	cmp	r1, r6
  405424:	f200 80ba 	bhi.w	40559c <_malloc_r+0x194>
  405428:	f000 fc08 	bl	405c3c <__malloc_lock>
  40542c:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  405430:	f0c0 8293 	bcc.w	40595a <_malloc_r+0x552>
  405434:	0a73      	lsrs	r3, r6, #9
  405436:	f000 80b8 	beq.w	4055aa <_malloc_r+0x1a2>
  40543a:	2b04      	cmp	r3, #4
  40543c:	f200 8179 	bhi.w	405732 <_malloc_r+0x32a>
  405440:	09b3      	lsrs	r3, r6, #6
  405442:	f103 0039 	add.w	r0, r3, #57	; 0x39
  405446:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  40544a:	00c3      	lsls	r3, r0, #3
  40544c:	4fbf      	ldr	r7, [pc, #764]	; (40574c <_malloc_r+0x344>)
  40544e:	443b      	add	r3, r7
  405450:	f1a3 0108 	sub.w	r1, r3, #8
  405454:	685c      	ldr	r4, [r3, #4]
  405456:	42a1      	cmp	r1, r4
  405458:	d106      	bne.n	405468 <_malloc_r+0x60>
  40545a:	e00c      	b.n	405476 <_malloc_r+0x6e>
  40545c:	2a00      	cmp	r2, #0
  40545e:	f280 80aa 	bge.w	4055b6 <_malloc_r+0x1ae>
  405462:	68e4      	ldr	r4, [r4, #12]
  405464:	42a1      	cmp	r1, r4
  405466:	d006      	beq.n	405476 <_malloc_r+0x6e>
  405468:	6863      	ldr	r3, [r4, #4]
  40546a:	f023 0303 	bic.w	r3, r3, #3
  40546e:	1b9a      	subs	r2, r3, r6
  405470:	2a0f      	cmp	r2, #15
  405472:	ddf3      	ble.n	40545c <_malloc_r+0x54>
  405474:	4670      	mov	r0, lr
  405476:	693c      	ldr	r4, [r7, #16]
  405478:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 405760 <_malloc_r+0x358>
  40547c:	4574      	cmp	r4, lr
  40547e:	f000 81ab 	beq.w	4057d8 <_malloc_r+0x3d0>
  405482:	6863      	ldr	r3, [r4, #4]
  405484:	f023 0303 	bic.w	r3, r3, #3
  405488:	1b9a      	subs	r2, r3, r6
  40548a:	2a0f      	cmp	r2, #15
  40548c:	f300 8190 	bgt.w	4057b0 <_malloc_r+0x3a8>
  405490:	2a00      	cmp	r2, #0
  405492:	f8c7 e014 	str.w	lr, [r7, #20]
  405496:	f8c7 e010 	str.w	lr, [r7, #16]
  40549a:	f280 809d 	bge.w	4055d8 <_malloc_r+0x1d0>
  40549e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4054a2:	f080 8161 	bcs.w	405768 <_malloc_r+0x360>
  4054a6:	08db      	lsrs	r3, r3, #3
  4054a8:	f103 0c01 	add.w	ip, r3, #1
  4054ac:	1099      	asrs	r1, r3, #2
  4054ae:	687a      	ldr	r2, [r7, #4]
  4054b0:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  4054b4:	f8c4 8008 	str.w	r8, [r4, #8]
  4054b8:	2301      	movs	r3, #1
  4054ba:	408b      	lsls	r3, r1
  4054bc:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  4054c0:	4313      	orrs	r3, r2
  4054c2:	3908      	subs	r1, #8
  4054c4:	60e1      	str	r1, [r4, #12]
  4054c6:	607b      	str	r3, [r7, #4]
  4054c8:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  4054cc:	f8c8 400c 	str.w	r4, [r8, #12]
  4054d0:	1082      	asrs	r2, r0, #2
  4054d2:	2401      	movs	r4, #1
  4054d4:	4094      	lsls	r4, r2
  4054d6:	429c      	cmp	r4, r3
  4054d8:	f200 808b 	bhi.w	4055f2 <_malloc_r+0x1ea>
  4054dc:	421c      	tst	r4, r3
  4054de:	d106      	bne.n	4054ee <_malloc_r+0xe6>
  4054e0:	f020 0003 	bic.w	r0, r0, #3
  4054e4:	0064      	lsls	r4, r4, #1
  4054e6:	421c      	tst	r4, r3
  4054e8:	f100 0004 	add.w	r0, r0, #4
  4054ec:	d0fa      	beq.n	4054e4 <_malloc_r+0xdc>
  4054ee:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  4054f2:	46cc      	mov	ip, r9
  4054f4:	4680      	mov	r8, r0
  4054f6:	f8dc 300c 	ldr.w	r3, [ip, #12]
  4054fa:	459c      	cmp	ip, r3
  4054fc:	d107      	bne.n	40550e <_malloc_r+0x106>
  4054fe:	e16d      	b.n	4057dc <_malloc_r+0x3d4>
  405500:	2a00      	cmp	r2, #0
  405502:	f280 817b 	bge.w	4057fc <_malloc_r+0x3f4>
  405506:	68db      	ldr	r3, [r3, #12]
  405508:	459c      	cmp	ip, r3
  40550a:	f000 8167 	beq.w	4057dc <_malloc_r+0x3d4>
  40550e:	6859      	ldr	r1, [r3, #4]
  405510:	f021 0103 	bic.w	r1, r1, #3
  405514:	1b8a      	subs	r2, r1, r6
  405516:	2a0f      	cmp	r2, #15
  405518:	ddf2      	ble.n	405500 <_malloc_r+0xf8>
  40551a:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  40551e:	f8d3 8008 	ldr.w	r8, [r3, #8]
  405522:	9300      	str	r3, [sp, #0]
  405524:	199c      	adds	r4, r3, r6
  405526:	4628      	mov	r0, r5
  405528:	f046 0601 	orr.w	r6, r6, #1
  40552c:	f042 0501 	orr.w	r5, r2, #1
  405530:	605e      	str	r6, [r3, #4]
  405532:	f8c8 c00c 	str.w	ip, [r8, #12]
  405536:	f8cc 8008 	str.w	r8, [ip, #8]
  40553a:	617c      	str	r4, [r7, #20]
  40553c:	613c      	str	r4, [r7, #16]
  40553e:	f8c4 e00c 	str.w	lr, [r4, #12]
  405542:	f8c4 e008 	str.w	lr, [r4, #8]
  405546:	6065      	str	r5, [r4, #4]
  405548:	505a      	str	r2, [r3, r1]
  40554a:	f000 fb7d 	bl	405c48 <__malloc_unlock>
  40554e:	9b00      	ldr	r3, [sp, #0]
  405550:	f103 0408 	add.w	r4, r3, #8
  405554:	e01e      	b.n	405594 <_malloc_r+0x18c>
  405556:	2910      	cmp	r1, #16
  405558:	d820      	bhi.n	40559c <_malloc_r+0x194>
  40555a:	f000 fb6f 	bl	405c3c <__malloc_lock>
  40555e:	2610      	movs	r6, #16
  405560:	2318      	movs	r3, #24
  405562:	2002      	movs	r0, #2
  405564:	4f79      	ldr	r7, [pc, #484]	; (40574c <_malloc_r+0x344>)
  405566:	443b      	add	r3, r7
  405568:	f1a3 0208 	sub.w	r2, r3, #8
  40556c:	685c      	ldr	r4, [r3, #4]
  40556e:	4294      	cmp	r4, r2
  405570:	f000 813d 	beq.w	4057ee <_malloc_r+0x3e6>
  405574:	6863      	ldr	r3, [r4, #4]
  405576:	68e1      	ldr	r1, [r4, #12]
  405578:	68a6      	ldr	r6, [r4, #8]
  40557a:	f023 0303 	bic.w	r3, r3, #3
  40557e:	4423      	add	r3, r4
  405580:	4628      	mov	r0, r5
  405582:	685a      	ldr	r2, [r3, #4]
  405584:	60f1      	str	r1, [r6, #12]
  405586:	f042 0201 	orr.w	r2, r2, #1
  40558a:	608e      	str	r6, [r1, #8]
  40558c:	605a      	str	r2, [r3, #4]
  40558e:	f000 fb5b 	bl	405c48 <__malloc_unlock>
  405592:	3408      	adds	r4, #8
  405594:	4620      	mov	r0, r4
  405596:	b003      	add	sp, #12
  405598:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40559c:	2400      	movs	r4, #0
  40559e:	230c      	movs	r3, #12
  4055a0:	4620      	mov	r0, r4
  4055a2:	602b      	str	r3, [r5, #0]
  4055a4:	b003      	add	sp, #12
  4055a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4055aa:	2040      	movs	r0, #64	; 0x40
  4055ac:	f44f 7300 	mov.w	r3, #512	; 0x200
  4055b0:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  4055b4:	e74a      	b.n	40544c <_malloc_r+0x44>
  4055b6:	4423      	add	r3, r4
  4055b8:	68e1      	ldr	r1, [r4, #12]
  4055ba:	685a      	ldr	r2, [r3, #4]
  4055bc:	68a6      	ldr	r6, [r4, #8]
  4055be:	f042 0201 	orr.w	r2, r2, #1
  4055c2:	60f1      	str	r1, [r6, #12]
  4055c4:	4628      	mov	r0, r5
  4055c6:	608e      	str	r6, [r1, #8]
  4055c8:	605a      	str	r2, [r3, #4]
  4055ca:	f000 fb3d 	bl	405c48 <__malloc_unlock>
  4055ce:	3408      	adds	r4, #8
  4055d0:	4620      	mov	r0, r4
  4055d2:	b003      	add	sp, #12
  4055d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4055d8:	4423      	add	r3, r4
  4055da:	4628      	mov	r0, r5
  4055dc:	685a      	ldr	r2, [r3, #4]
  4055de:	f042 0201 	orr.w	r2, r2, #1
  4055e2:	605a      	str	r2, [r3, #4]
  4055e4:	f000 fb30 	bl	405c48 <__malloc_unlock>
  4055e8:	3408      	adds	r4, #8
  4055ea:	4620      	mov	r0, r4
  4055ec:	b003      	add	sp, #12
  4055ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4055f2:	68bc      	ldr	r4, [r7, #8]
  4055f4:	6863      	ldr	r3, [r4, #4]
  4055f6:	f023 0803 	bic.w	r8, r3, #3
  4055fa:	45b0      	cmp	r8, r6
  4055fc:	d304      	bcc.n	405608 <_malloc_r+0x200>
  4055fe:	eba8 0306 	sub.w	r3, r8, r6
  405602:	2b0f      	cmp	r3, #15
  405604:	f300 8085 	bgt.w	405712 <_malloc_r+0x30a>
  405608:	f8df 9158 	ldr.w	r9, [pc, #344]	; 405764 <_malloc_r+0x35c>
  40560c:	4b50      	ldr	r3, [pc, #320]	; (405750 <_malloc_r+0x348>)
  40560e:	f8d9 2000 	ldr.w	r2, [r9]
  405612:	681b      	ldr	r3, [r3, #0]
  405614:	3201      	adds	r2, #1
  405616:	4433      	add	r3, r6
  405618:	eb04 0a08 	add.w	sl, r4, r8
  40561c:	f000 8155 	beq.w	4058ca <_malloc_r+0x4c2>
  405620:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  405624:	330f      	adds	r3, #15
  405626:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  40562a:	f02b 0b0f 	bic.w	fp, fp, #15
  40562e:	4659      	mov	r1, fp
  405630:	4628      	mov	r0, r5
  405632:	f000 ffaf 	bl	406594 <_sbrk_r>
  405636:	1c41      	adds	r1, r0, #1
  405638:	4602      	mov	r2, r0
  40563a:	f000 80fc 	beq.w	405836 <_malloc_r+0x42e>
  40563e:	4582      	cmp	sl, r0
  405640:	f200 80f7 	bhi.w	405832 <_malloc_r+0x42a>
  405644:	4b43      	ldr	r3, [pc, #268]	; (405754 <_malloc_r+0x34c>)
  405646:	6819      	ldr	r1, [r3, #0]
  405648:	4459      	add	r1, fp
  40564a:	6019      	str	r1, [r3, #0]
  40564c:	f000 814d 	beq.w	4058ea <_malloc_r+0x4e2>
  405650:	f8d9 0000 	ldr.w	r0, [r9]
  405654:	3001      	adds	r0, #1
  405656:	bf1b      	ittet	ne
  405658:	eba2 0a0a 	subne.w	sl, r2, sl
  40565c:	4451      	addne	r1, sl
  40565e:	f8c9 2000 	streq.w	r2, [r9]
  405662:	6019      	strne	r1, [r3, #0]
  405664:	f012 0107 	ands.w	r1, r2, #7
  405668:	f000 8115 	beq.w	405896 <_malloc_r+0x48e>
  40566c:	f1c1 0008 	rsb	r0, r1, #8
  405670:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  405674:	4402      	add	r2, r0
  405676:	3108      	adds	r1, #8
  405678:	eb02 090b 	add.w	r9, r2, fp
  40567c:	f3c9 090b 	ubfx	r9, r9, #0, #12
  405680:	eba1 0909 	sub.w	r9, r1, r9
  405684:	4649      	mov	r1, r9
  405686:	4628      	mov	r0, r5
  405688:	9301      	str	r3, [sp, #4]
  40568a:	9200      	str	r2, [sp, #0]
  40568c:	f000 ff82 	bl	406594 <_sbrk_r>
  405690:	1c43      	adds	r3, r0, #1
  405692:	e89d 000c 	ldmia.w	sp, {r2, r3}
  405696:	f000 8143 	beq.w	405920 <_malloc_r+0x518>
  40569a:	1a80      	subs	r0, r0, r2
  40569c:	4448      	add	r0, r9
  40569e:	f040 0001 	orr.w	r0, r0, #1
  4056a2:	6819      	ldr	r1, [r3, #0]
  4056a4:	60ba      	str	r2, [r7, #8]
  4056a6:	4449      	add	r1, r9
  4056a8:	42bc      	cmp	r4, r7
  4056aa:	6050      	str	r0, [r2, #4]
  4056ac:	6019      	str	r1, [r3, #0]
  4056ae:	d017      	beq.n	4056e0 <_malloc_r+0x2d8>
  4056b0:	f1b8 0f0f 	cmp.w	r8, #15
  4056b4:	f240 80fb 	bls.w	4058ae <_malloc_r+0x4a6>
  4056b8:	6860      	ldr	r0, [r4, #4]
  4056ba:	f1a8 020c 	sub.w	r2, r8, #12
  4056be:	f022 0207 	bic.w	r2, r2, #7
  4056c2:	eb04 0e02 	add.w	lr, r4, r2
  4056c6:	f000 0001 	and.w	r0, r0, #1
  4056ca:	f04f 0c05 	mov.w	ip, #5
  4056ce:	4310      	orrs	r0, r2
  4056d0:	2a0f      	cmp	r2, #15
  4056d2:	6060      	str	r0, [r4, #4]
  4056d4:	f8ce c004 	str.w	ip, [lr, #4]
  4056d8:	f8ce c008 	str.w	ip, [lr, #8]
  4056dc:	f200 8117 	bhi.w	40590e <_malloc_r+0x506>
  4056e0:	4b1d      	ldr	r3, [pc, #116]	; (405758 <_malloc_r+0x350>)
  4056e2:	68bc      	ldr	r4, [r7, #8]
  4056e4:	681a      	ldr	r2, [r3, #0]
  4056e6:	4291      	cmp	r1, r2
  4056e8:	bf88      	it	hi
  4056ea:	6019      	strhi	r1, [r3, #0]
  4056ec:	4b1b      	ldr	r3, [pc, #108]	; (40575c <_malloc_r+0x354>)
  4056ee:	681a      	ldr	r2, [r3, #0]
  4056f0:	4291      	cmp	r1, r2
  4056f2:	6862      	ldr	r2, [r4, #4]
  4056f4:	bf88      	it	hi
  4056f6:	6019      	strhi	r1, [r3, #0]
  4056f8:	f022 0203 	bic.w	r2, r2, #3
  4056fc:	4296      	cmp	r6, r2
  4056fe:	eba2 0306 	sub.w	r3, r2, r6
  405702:	d801      	bhi.n	405708 <_malloc_r+0x300>
  405704:	2b0f      	cmp	r3, #15
  405706:	dc04      	bgt.n	405712 <_malloc_r+0x30a>
  405708:	4628      	mov	r0, r5
  40570a:	f000 fa9d 	bl	405c48 <__malloc_unlock>
  40570e:	2400      	movs	r4, #0
  405710:	e740      	b.n	405594 <_malloc_r+0x18c>
  405712:	19a2      	adds	r2, r4, r6
  405714:	f043 0301 	orr.w	r3, r3, #1
  405718:	f046 0601 	orr.w	r6, r6, #1
  40571c:	6066      	str	r6, [r4, #4]
  40571e:	4628      	mov	r0, r5
  405720:	60ba      	str	r2, [r7, #8]
  405722:	6053      	str	r3, [r2, #4]
  405724:	f000 fa90 	bl	405c48 <__malloc_unlock>
  405728:	3408      	adds	r4, #8
  40572a:	4620      	mov	r0, r4
  40572c:	b003      	add	sp, #12
  40572e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405732:	2b14      	cmp	r3, #20
  405734:	d971      	bls.n	40581a <_malloc_r+0x412>
  405736:	2b54      	cmp	r3, #84	; 0x54
  405738:	f200 80a3 	bhi.w	405882 <_malloc_r+0x47a>
  40573c:	0b33      	lsrs	r3, r6, #12
  40573e:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  405742:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  405746:	00c3      	lsls	r3, r0, #3
  405748:	e680      	b.n	40544c <_malloc_r+0x44>
  40574a:	bf00      	nop
  40574c:	204005a8 	.word	0x204005a8
  405750:	20400a84 	.word	0x20400a84
  405754:	20400a54 	.word	0x20400a54
  405758:	20400a7c 	.word	0x20400a7c
  40575c:	20400a80 	.word	0x20400a80
  405760:	204005b0 	.word	0x204005b0
  405764:	204009b0 	.word	0x204009b0
  405768:	0a5a      	lsrs	r2, r3, #9
  40576a:	2a04      	cmp	r2, #4
  40576c:	d95b      	bls.n	405826 <_malloc_r+0x41e>
  40576e:	2a14      	cmp	r2, #20
  405770:	f200 80ae 	bhi.w	4058d0 <_malloc_r+0x4c8>
  405774:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  405778:	00c9      	lsls	r1, r1, #3
  40577a:	325b      	adds	r2, #91	; 0x5b
  40577c:	eb07 0c01 	add.w	ip, r7, r1
  405780:	5879      	ldr	r1, [r7, r1]
  405782:	f1ac 0c08 	sub.w	ip, ip, #8
  405786:	458c      	cmp	ip, r1
  405788:	f000 8088 	beq.w	40589c <_malloc_r+0x494>
  40578c:	684a      	ldr	r2, [r1, #4]
  40578e:	f022 0203 	bic.w	r2, r2, #3
  405792:	4293      	cmp	r3, r2
  405794:	d273      	bcs.n	40587e <_malloc_r+0x476>
  405796:	6889      	ldr	r1, [r1, #8]
  405798:	458c      	cmp	ip, r1
  40579a:	d1f7      	bne.n	40578c <_malloc_r+0x384>
  40579c:	f8dc 200c 	ldr.w	r2, [ip, #12]
  4057a0:	687b      	ldr	r3, [r7, #4]
  4057a2:	60e2      	str	r2, [r4, #12]
  4057a4:	f8c4 c008 	str.w	ip, [r4, #8]
  4057a8:	6094      	str	r4, [r2, #8]
  4057aa:	f8cc 400c 	str.w	r4, [ip, #12]
  4057ae:	e68f      	b.n	4054d0 <_malloc_r+0xc8>
  4057b0:	19a1      	adds	r1, r4, r6
  4057b2:	f046 0c01 	orr.w	ip, r6, #1
  4057b6:	f042 0601 	orr.w	r6, r2, #1
  4057ba:	f8c4 c004 	str.w	ip, [r4, #4]
  4057be:	4628      	mov	r0, r5
  4057c0:	6179      	str	r1, [r7, #20]
  4057c2:	6139      	str	r1, [r7, #16]
  4057c4:	f8c1 e00c 	str.w	lr, [r1, #12]
  4057c8:	f8c1 e008 	str.w	lr, [r1, #8]
  4057cc:	604e      	str	r6, [r1, #4]
  4057ce:	50e2      	str	r2, [r4, r3]
  4057d0:	f000 fa3a 	bl	405c48 <__malloc_unlock>
  4057d4:	3408      	adds	r4, #8
  4057d6:	e6dd      	b.n	405594 <_malloc_r+0x18c>
  4057d8:	687b      	ldr	r3, [r7, #4]
  4057da:	e679      	b.n	4054d0 <_malloc_r+0xc8>
  4057dc:	f108 0801 	add.w	r8, r8, #1
  4057e0:	f018 0f03 	tst.w	r8, #3
  4057e4:	f10c 0c08 	add.w	ip, ip, #8
  4057e8:	f47f ae85 	bne.w	4054f6 <_malloc_r+0xee>
  4057ec:	e02d      	b.n	40584a <_malloc_r+0x442>
  4057ee:	68dc      	ldr	r4, [r3, #12]
  4057f0:	42a3      	cmp	r3, r4
  4057f2:	bf08      	it	eq
  4057f4:	3002      	addeq	r0, #2
  4057f6:	f43f ae3e 	beq.w	405476 <_malloc_r+0x6e>
  4057fa:	e6bb      	b.n	405574 <_malloc_r+0x16c>
  4057fc:	4419      	add	r1, r3
  4057fe:	461c      	mov	r4, r3
  405800:	684a      	ldr	r2, [r1, #4]
  405802:	68db      	ldr	r3, [r3, #12]
  405804:	f854 6f08 	ldr.w	r6, [r4, #8]!
  405808:	f042 0201 	orr.w	r2, r2, #1
  40580c:	604a      	str	r2, [r1, #4]
  40580e:	4628      	mov	r0, r5
  405810:	60f3      	str	r3, [r6, #12]
  405812:	609e      	str	r6, [r3, #8]
  405814:	f000 fa18 	bl	405c48 <__malloc_unlock>
  405818:	e6bc      	b.n	405594 <_malloc_r+0x18c>
  40581a:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  40581e:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  405822:	00c3      	lsls	r3, r0, #3
  405824:	e612      	b.n	40544c <_malloc_r+0x44>
  405826:	099a      	lsrs	r2, r3, #6
  405828:	f102 0139 	add.w	r1, r2, #57	; 0x39
  40582c:	00c9      	lsls	r1, r1, #3
  40582e:	3238      	adds	r2, #56	; 0x38
  405830:	e7a4      	b.n	40577c <_malloc_r+0x374>
  405832:	42bc      	cmp	r4, r7
  405834:	d054      	beq.n	4058e0 <_malloc_r+0x4d8>
  405836:	68bc      	ldr	r4, [r7, #8]
  405838:	6862      	ldr	r2, [r4, #4]
  40583a:	f022 0203 	bic.w	r2, r2, #3
  40583e:	e75d      	b.n	4056fc <_malloc_r+0x2f4>
  405840:	f859 3908 	ldr.w	r3, [r9], #-8
  405844:	4599      	cmp	r9, r3
  405846:	f040 8086 	bne.w	405956 <_malloc_r+0x54e>
  40584a:	f010 0f03 	tst.w	r0, #3
  40584e:	f100 30ff 	add.w	r0, r0, #4294967295
  405852:	d1f5      	bne.n	405840 <_malloc_r+0x438>
  405854:	687b      	ldr	r3, [r7, #4]
  405856:	ea23 0304 	bic.w	r3, r3, r4
  40585a:	607b      	str	r3, [r7, #4]
  40585c:	0064      	lsls	r4, r4, #1
  40585e:	429c      	cmp	r4, r3
  405860:	f63f aec7 	bhi.w	4055f2 <_malloc_r+0x1ea>
  405864:	2c00      	cmp	r4, #0
  405866:	f43f aec4 	beq.w	4055f2 <_malloc_r+0x1ea>
  40586a:	421c      	tst	r4, r3
  40586c:	4640      	mov	r0, r8
  40586e:	f47f ae3e 	bne.w	4054ee <_malloc_r+0xe6>
  405872:	0064      	lsls	r4, r4, #1
  405874:	421c      	tst	r4, r3
  405876:	f100 0004 	add.w	r0, r0, #4
  40587a:	d0fa      	beq.n	405872 <_malloc_r+0x46a>
  40587c:	e637      	b.n	4054ee <_malloc_r+0xe6>
  40587e:	468c      	mov	ip, r1
  405880:	e78c      	b.n	40579c <_malloc_r+0x394>
  405882:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  405886:	d815      	bhi.n	4058b4 <_malloc_r+0x4ac>
  405888:	0bf3      	lsrs	r3, r6, #15
  40588a:	f103 0078 	add.w	r0, r3, #120	; 0x78
  40588e:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  405892:	00c3      	lsls	r3, r0, #3
  405894:	e5da      	b.n	40544c <_malloc_r+0x44>
  405896:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  40589a:	e6ed      	b.n	405678 <_malloc_r+0x270>
  40589c:	687b      	ldr	r3, [r7, #4]
  40589e:	1092      	asrs	r2, r2, #2
  4058a0:	2101      	movs	r1, #1
  4058a2:	fa01 f202 	lsl.w	r2, r1, r2
  4058a6:	4313      	orrs	r3, r2
  4058a8:	607b      	str	r3, [r7, #4]
  4058aa:	4662      	mov	r2, ip
  4058ac:	e779      	b.n	4057a2 <_malloc_r+0x39a>
  4058ae:	2301      	movs	r3, #1
  4058b0:	6053      	str	r3, [r2, #4]
  4058b2:	e729      	b.n	405708 <_malloc_r+0x300>
  4058b4:	f240 5254 	movw	r2, #1364	; 0x554
  4058b8:	4293      	cmp	r3, r2
  4058ba:	d822      	bhi.n	405902 <_malloc_r+0x4fa>
  4058bc:	0cb3      	lsrs	r3, r6, #18
  4058be:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  4058c2:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  4058c6:	00c3      	lsls	r3, r0, #3
  4058c8:	e5c0      	b.n	40544c <_malloc_r+0x44>
  4058ca:	f103 0b10 	add.w	fp, r3, #16
  4058ce:	e6ae      	b.n	40562e <_malloc_r+0x226>
  4058d0:	2a54      	cmp	r2, #84	; 0x54
  4058d2:	d829      	bhi.n	405928 <_malloc_r+0x520>
  4058d4:	0b1a      	lsrs	r2, r3, #12
  4058d6:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  4058da:	00c9      	lsls	r1, r1, #3
  4058dc:	326e      	adds	r2, #110	; 0x6e
  4058de:	e74d      	b.n	40577c <_malloc_r+0x374>
  4058e0:	4b20      	ldr	r3, [pc, #128]	; (405964 <_malloc_r+0x55c>)
  4058e2:	6819      	ldr	r1, [r3, #0]
  4058e4:	4459      	add	r1, fp
  4058e6:	6019      	str	r1, [r3, #0]
  4058e8:	e6b2      	b.n	405650 <_malloc_r+0x248>
  4058ea:	f3ca 000b 	ubfx	r0, sl, #0, #12
  4058ee:	2800      	cmp	r0, #0
  4058f0:	f47f aeae 	bne.w	405650 <_malloc_r+0x248>
  4058f4:	eb08 030b 	add.w	r3, r8, fp
  4058f8:	68ba      	ldr	r2, [r7, #8]
  4058fa:	f043 0301 	orr.w	r3, r3, #1
  4058fe:	6053      	str	r3, [r2, #4]
  405900:	e6ee      	b.n	4056e0 <_malloc_r+0x2d8>
  405902:	207f      	movs	r0, #127	; 0x7f
  405904:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  405908:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  40590c:	e59e      	b.n	40544c <_malloc_r+0x44>
  40590e:	f104 0108 	add.w	r1, r4, #8
  405912:	4628      	mov	r0, r5
  405914:	9300      	str	r3, [sp, #0]
  405916:	f7ff fa4b 	bl	404db0 <_free_r>
  40591a:	9b00      	ldr	r3, [sp, #0]
  40591c:	6819      	ldr	r1, [r3, #0]
  40591e:	e6df      	b.n	4056e0 <_malloc_r+0x2d8>
  405920:	2001      	movs	r0, #1
  405922:	f04f 0900 	mov.w	r9, #0
  405926:	e6bc      	b.n	4056a2 <_malloc_r+0x29a>
  405928:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  40592c:	d805      	bhi.n	40593a <_malloc_r+0x532>
  40592e:	0bda      	lsrs	r2, r3, #15
  405930:	f102 0178 	add.w	r1, r2, #120	; 0x78
  405934:	00c9      	lsls	r1, r1, #3
  405936:	3277      	adds	r2, #119	; 0x77
  405938:	e720      	b.n	40577c <_malloc_r+0x374>
  40593a:	f240 5154 	movw	r1, #1364	; 0x554
  40593e:	428a      	cmp	r2, r1
  405940:	d805      	bhi.n	40594e <_malloc_r+0x546>
  405942:	0c9a      	lsrs	r2, r3, #18
  405944:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  405948:	00c9      	lsls	r1, r1, #3
  40594a:	327c      	adds	r2, #124	; 0x7c
  40594c:	e716      	b.n	40577c <_malloc_r+0x374>
  40594e:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  405952:	227e      	movs	r2, #126	; 0x7e
  405954:	e712      	b.n	40577c <_malloc_r+0x374>
  405956:	687b      	ldr	r3, [r7, #4]
  405958:	e780      	b.n	40585c <_malloc_r+0x454>
  40595a:	08f0      	lsrs	r0, r6, #3
  40595c:	f106 0308 	add.w	r3, r6, #8
  405960:	e600      	b.n	405564 <_malloc_r+0x15c>
  405962:	bf00      	nop
  405964:	20400a54 	.word	0x20400a54

00405968 <__ascii_mbtowc>:
  405968:	b082      	sub	sp, #8
  40596a:	b149      	cbz	r1, 405980 <__ascii_mbtowc+0x18>
  40596c:	b15a      	cbz	r2, 405986 <__ascii_mbtowc+0x1e>
  40596e:	b16b      	cbz	r3, 40598c <__ascii_mbtowc+0x24>
  405970:	7813      	ldrb	r3, [r2, #0]
  405972:	600b      	str	r3, [r1, #0]
  405974:	7812      	ldrb	r2, [r2, #0]
  405976:	1c10      	adds	r0, r2, #0
  405978:	bf18      	it	ne
  40597a:	2001      	movne	r0, #1
  40597c:	b002      	add	sp, #8
  40597e:	4770      	bx	lr
  405980:	a901      	add	r1, sp, #4
  405982:	2a00      	cmp	r2, #0
  405984:	d1f3      	bne.n	40596e <__ascii_mbtowc+0x6>
  405986:	4610      	mov	r0, r2
  405988:	b002      	add	sp, #8
  40598a:	4770      	bx	lr
  40598c:	f06f 0001 	mvn.w	r0, #1
  405990:	e7f4      	b.n	40597c <__ascii_mbtowc+0x14>
  405992:	bf00      	nop
	...

004059a0 <memchr>:
  4059a0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4059a4:	2a10      	cmp	r2, #16
  4059a6:	db2b      	blt.n	405a00 <memchr+0x60>
  4059a8:	f010 0f07 	tst.w	r0, #7
  4059ac:	d008      	beq.n	4059c0 <memchr+0x20>
  4059ae:	f810 3b01 	ldrb.w	r3, [r0], #1
  4059b2:	3a01      	subs	r2, #1
  4059b4:	428b      	cmp	r3, r1
  4059b6:	d02d      	beq.n	405a14 <memchr+0x74>
  4059b8:	f010 0f07 	tst.w	r0, #7
  4059bc:	b342      	cbz	r2, 405a10 <memchr+0x70>
  4059be:	d1f6      	bne.n	4059ae <memchr+0xe>
  4059c0:	b4f0      	push	{r4, r5, r6, r7}
  4059c2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  4059c6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  4059ca:	f022 0407 	bic.w	r4, r2, #7
  4059ce:	f07f 0700 	mvns.w	r7, #0
  4059d2:	2300      	movs	r3, #0
  4059d4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  4059d8:	3c08      	subs	r4, #8
  4059da:	ea85 0501 	eor.w	r5, r5, r1
  4059de:	ea86 0601 	eor.w	r6, r6, r1
  4059e2:	fa85 f547 	uadd8	r5, r5, r7
  4059e6:	faa3 f587 	sel	r5, r3, r7
  4059ea:	fa86 f647 	uadd8	r6, r6, r7
  4059ee:	faa5 f687 	sel	r6, r5, r7
  4059f2:	b98e      	cbnz	r6, 405a18 <memchr+0x78>
  4059f4:	d1ee      	bne.n	4059d4 <memchr+0x34>
  4059f6:	bcf0      	pop	{r4, r5, r6, r7}
  4059f8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4059fc:	f002 0207 	and.w	r2, r2, #7
  405a00:	b132      	cbz	r2, 405a10 <memchr+0x70>
  405a02:	f810 3b01 	ldrb.w	r3, [r0], #1
  405a06:	3a01      	subs	r2, #1
  405a08:	ea83 0301 	eor.w	r3, r3, r1
  405a0c:	b113      	cbz	r3, 405a14 <memchr+0x74>
  405a0e:	d1f8      	bne.n	405a02 <memchr+0x62>
  405a10:	2000      	movs	r0, #0
  405a12:	4770      	bx	lr
  405a14:	3801      	subs	r0, #1
  405a16:	4770      	bx	lr
  405a18:	2d00      	cmp	r5, #0
  405a1a:	bf06      	itte	eq
  405a1c:	4635      	moveq	r5, r6
  405a1e:	3803      	subeq	r0, #3
  405a20:	3807      	subne	r0, #7
  405a22:	f015 0f01 	tst.w	r5, #1
  405a26:	d107      	bne.n	405a38 <memchr+0x98>
  405a28:	3001      	adds	r0, #1
  405a2a:	f415 7f80 	tst.w	r5, #256	; 0x100
  405a2e:	bf02      	ittt	eq
  405a30:	3001      	addeq	r0, #1
  405a32:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  405a36:	3001      	addeq	r0, #1
  405a38:	bcf0      	pop	{r4, r5, r6, r7}
  405a3a:	3801      	subs	r0, #1
  405a3c:	4770      	bx	lr
  405a3e:	bf00      	nop

00405a40 <memcpy>:
  405a40:	4684      	mov	ip, r0
  405a42:	ea41 0300 	orr.w	r3, r1, r0
  405a46:	f013 0303 	ands.w	r3, r3, #3
  405a4a:	d16d      	bne.n	405b28 <memcpy+0xe8>
  405a4c:	3a40      	subs	r2, #64	; 0x40
  405a4e:	d341      	bcc.n	405ad4 <memcpy+0x94>
  405a50:	f851 3b04 	ldr.w	r3, [r1], #4
  405a54:	f840 3b04 	str.w	r3, [r0], #4
  405a58:	f851 3b04 	ldr.w	r3, [r1], #4
  405a5c:	f840 3b04 	str.w	r3, [r0], #4
  405a60:	f851 3b04 	ldr.w	r3, [r1], #4
  405a64:	f840 3b04 	str.w	r3, [r0], #4
  405a68:	f851 3b04 	ldr.w	r3, [r1], #4
  405a6c:	f840 3b04 	str.w	r3, [r0], #4
  405a70:	f851 3b04 	ldr.w	r3, [r1], #4
  405a74:	f840 3b04 	str.w	r3, [r0], #4
  405a78:	f851 3b04 	ldr.w	r3, [r1], #4
  405a7c:	f840 3b04 	str.w	r3, [r0], #4
  405a80:	f851 3b04 	ldr.w	r3, [r1], #4
  405a84:	f840 3b04 	str.w	r3, [r0], #4
  405a88:	f851 3b04 	ldr.w	r3, [r1], #4
  405a8c:	f840 3b04 	str.w	r3, [r0], #4
  405a90:	f851 3b04 	ldr.w	r3, [r1], #4
  405a94:	f840 3b04 	str.w	r3, [r0], #4
  405a98:	f851 3b04 	ldr.w	r3, [r1], #4
  405a9c:	f840 3b04 	str.w	r3, [r0], #4
  405aa0:	f851 3b04 	ldr.w	r3, [r1], #4
  405aa4:	f840 3b04 	str.w	r3, [r0], #4
  405aa8:	f851 3b04 	ldr.w	r3, [r1], #4
  405aac:	f840 3b04 	str.w	r3, [r0], #4
  405ab0:	f851 3b04 	ldr.w	r3, [r1], #4
  405ab4:	f840 3b04 	str.w	r3, [r0], #4
  405ab8:	f851 3b04 	ldr.w	r3, [r1], #4
  405abc:	f840 3b04 	str.w	r3, [r0], #4
  405ac0:	f851 3b04 	ldr.w	r3, [r1], #4
  405ac4:	f840 3b04 	str.w	r3, [r0], #4
  405ac8:	f851 3b04 	ldr.w	r3, [r1], #4
  405acc:	f840 3b04 	str.w	r3, [r0], #4
  405ad0:	3a40      	subs	r2, #64	; 0x40
  405ad2:	d2bd      	bcs.n	405a50 <memcpy+0x10>
  405ad4:	3230      	adds	r2, #48	; 0x30
  405ad6:	d311      	bcc.n	405afc <memcpy+0xbc>
  405ad8:	f851 3b04 	ldr.w	r3, [r1], #4
  405adc:	f840 3b04 	str.w	r3, [r0], #4
  405ae0:	f851 3b04 	ldr.w	r3, [r1], #4
  405ae4:	f840 3b04 	str.w	r3, [r0], #4
  405ae8:	f851 3b04 	ldr.w	r3, [r1], #4
  405aec:	f840 3b04 	str.w	r3, [r0], #4
  405af0:	f851 3b04 	ldr.w	r3, [r1], #4
  405af4:	f840 3b04 	str.w	r3, [r0], #4
  405af8:	3a10      	subs	r2, #16
  405afa:	d2ed      	bcs.n	405ad8 <memcpy+0x98>
  405afc:	320c      	adds	r2, #12
  405afe:	d305      	bcc.n	405b0c <memcpy+0xcc>
  405b00:	f851 3b04 	ldr.w	r3, [r1], #4
  405b04:	f840 3b04 	str.w	r3, [r0], #4
  405b08:	3a04      	subs	r2, #4
  405b0a:	d2f9      	bcs.n	405b00 <memcpy+0xc0>
  405b0c:	3204      	adds	r2, #4
  405b0e:	d008      	beq.n	405b22 <memcpy+0xe2>
  405b10:	07d2      	lsls	r2, r2, #31
  405b12:	bf1c      	itt	ne
  405b14:	f811 3b01 	ldrbne.w	r3, [r1], #1
  405b18:	f800 3b01 	strbne.w	r3, [r0], #1
  405b1c:	d301      	bcc.n	405b22 <memcpy+0xe2>
  405b1e:	880b      	ldrh	r3, [r1, #0]
  405b20:	8003      	strh	r3, [r0, #0]
  405b22:	4660      	mov	r0, ip
  405b24:	4770      	bx	lr
  405b26:	bf00      	nop
  405b28:	2a08      	cmp	r2, #8
  405b2a:	d313      	bcc.n	405b54 <memcpy+0x114>
  405b2c:	078b      	lsls	r3, r1, #30
  405b2e:	d08d      	beq.n	405a4c <memcpy+0xc>
  405b30:	f010 0303 	ands.w	r3, r0, #3
  405b34:	d08a      	beq.n	405a4c <memcpy+0xc>
  405b36:	f1c3 0304 	rsb	r3, r3, #4
  405b3a:	1ad2      	subs	r2, r2, r3
  405b3c:	07db      	lsls	r3, r3, #31
  405b3e:	bf1c      	itt	ne
  405b40:	f811 3b01 	ldrbne.w	r3, [r1], #1
  405b44:	f800 3b01 	strbne.w	r3, [r0], #1
  405b48:	d380      	bcc.n	405a4c <memcpy+0xc>
  405b4a:	f831 3b02 	ldrh.w	r3, [r1], #2
  405b4e:	f820 3b02 	strh.w	r3, [r0], #2
  405b52:	e77b      	b.n	405a4c <memcpy+0xc>
  405b54:	3a04      	subs	r2, #4
  405b56:	d3d9      	bcc.n	405b0c <memcpy+0xcc>
  405b58:	3a01      	subs	r2, #1
  405b5a:	f811 3b01 	ldrb.w	r3, [r1], #1
  405b5e:	f800 3b01 	strb.w	r3, [r0], #1
  405b62:	d2f9      	bcs.n	405b58 <memcpy+0x118>
  405b64:	780b      	ldrb	r3, [r1, #0]
  405b66:	7003      	strb	r3, [r0, #0]
  405b68:	784b      	ldrb	r3, [r1, #1]
  405b6a:	7043      	strb	r3, [r0, #1]
  405b6c:	788b      	ldrb	r3, [r1, #2]
  405b6e:	7083      	strb	r3, [r0, #2]
  405b70:	4660      	mov	r0, ip
  405b72:	4770      	bx	lr

00405b74 <memmove>:
  405b74:	4288      	cmp	r0, r1
  405b76:	b5f0      	push	{r4, r5, r6, r7, lr}
  405b78:	d90d      	bls.n	405b96 <memmove+0x22>
  405b7a:	188b      	adds	r3, r1, r2
  405b7c:	4298      	cmp	r0, r3
  405b7e:	d20a      	bcs.n	405b96 <memmove+0x22>
  405b80:	1884      	adds	r4, r0, r2
  405b82:	2a00      	cmp	r2, #0
  405b84:	d051      	beq.n	405c2a <memmove+0xb6>
  405b86:	4622      	mov	r2, r4
  405b88:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  405b8c:	f802 4d01 	strb.w	r4, [r2, #-1]!
  405b90:	4299      	cmp	r1, r3
  405b92:	d1f9      	bne.n	405b88 <memmove+0x14>
  405b94:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405b96:	2a0f      	cmp	r2, #15
  405b98:	d948      	bls.n	405c2c <memmove+0xb8>
  405b9a:	ea41 0300 	orr.w	r3, r1, r0
  405b9e:	079b      	lsls	r3, r3, #30
  405ba0:	d146      	bne.n	405c30 <memmove+0xbc>
  405ba2:	f100 0410 	add.w	r4, r0, #16
  405ba6:	f101 0310 	add.w	r3, r1, #16
  405baa:	4615      	mov	r5, r2
  405bac:	f853 6c10 	ldr.w	r6, [r3, #-16]
  405bb0:	f844 6c10 	str.w	r6, [r4, #-16]
  405bb4:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  405bb8:	f844 6c0c 	str.w	r6, [r4, #-12]
  405bbc:	f853 6c08 	ldr.w	r6, [r3, #-8]
  405bc0:	f844 6c08 	str.w	r6, [r4, #-8]
  405bc4:	3d10      	subs	r5, #16
  405bc6:	f853 6c04 	ldr.w	r6, [r3, #-4]
  405bca:	f844 6c04 	str.w	r6, [r4, #-4]
  405bce:	2d0f      	cmp	r5, #15
  405bd0:	f103 0310 	add.w	r3, r3, #16
  405bd4:	f104 0410 	add.w	r4, r4, #16
  405bd8:	d8e8      	bhi.n	405bac <memmove+0x38>
  405bda:	f1a2 0310 	sub.w	r3, r2, #16
  405bde:	f023 030f 	bic.w	r3, r3, #15
  405be2:	f002 0e0f 	and.w	lr, r2, #15
  405be6:	3310      	adds	r3, #16
  405be8:	f1be 0f03 	cmp.w	lr, #3
  405bec:	4419      	add	r1, r3
  405bee:	4403      	add	r3, r0
  405bf0:	d921      	bls.n	405c36 <memmove+0xc2>
  405bf2:	1f1e      	subs	r6, r3, #4
  405bf4:	460d      	mov	r5, r1
  405bf6:	4674      	mov	r4, lr
  405bf8:	3c04      	subs	r4, #4
  405bfa:	f855 7b04 	ldr.w	r7, [r5], #4
  405bfe:	f846 7f04 	str.w	r7, [r6, #4]!
  405c02:	2c03      	cmp	r4, #3
  405c04:	d8f8      	bhi.n	405bf8 <memmove+0x84>
  405c06:	f1ae 0404 	sub.w	r4, lr, #4
  405c0a:	f024 0403 	bic.w	r4, r4, #3
  405c0e:	3404      	adds	r4, #4
  405c10:	4421      	add	r1, r4
  405c12:	4423      	add	r3, r4
  405c14:	f002 0203 	and.w	r2, r2, #3
  405c18:	b162      	cbz	r2, 405c34 <memmove+0xc0>
  405c1a:	3b01      	subs	r3, #1
  405c1c:	440a      	add	r2, r1
  405c1e:	f811 4b01 	ldrb.w	r4, [r1], #1
  405c22:	f803 4f01 	strb.w	r4, [r3, #1]!
  405c26:	428a      	cmp	r2, r1
  405c28:	d1f9      	bne.n	405c1e <memmove+0xaa>
  405c2a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405c2c:	4603      	mov	r3, r0
  405c2e:	e7f3      	b.n	405c18 <memmove+0xa4>
  405c30:	4603      	mov	r3, r0
  405c32:	e7f2      	b.n	405c1a <memmove+0xa6>
  405c34:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405c36:	4672      	mov	r2, lr
  405c38:	e7ee      	b.n	405c18 <memmove+0xa4>
  405c3a:	bf00      	nop

00405c3c <__malloc_lock>:
  405c3c:	4801      	ldr	r0, [pc, #4]	; (405c44 <__malloc_lock+0x8>)
  405c3e:	f7ff bb5f 	b.w	405300 <__retarget_lock_acquire_recursive>
  405c42:	bf00      	nop
  405c44:	20400b2c 	.word	0x20400b2c

00405c48 <__malloc_unlock>:
  405c48:	4801      	ldr	r0, [pc, #4]	; (405c50 <__malloc_unlock+0x8>)
  405c4a:	f7ff bb5b 	b.w	405304 <__retarget_lock_release_recursive>
  405c4e:	bf00      	nop
  405c50:	20400b2c 	.word	0x20400b2c

00405c54 <_Balloc>:
  405c54:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  405c56:	b570      	push	{r4, r5, r6, lr}
  405c58:	4605      	mov	r5, r0
  405c5a:	460c      	mov	r4, r1
  405c5c:	b14b      	cbz	r3, 405c72 <_Balloc+0x1e>
  405c5e:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  405c62:	b180      	cbz	r0, 405c86 <_Balloc+0x32>
  405c64:	6802      	ldr	r2, [r0, #0]
  405c66:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  405c6a:	2300      	movs	r3, #0
  405c6c:	6103      	str	r3, [r0, #16]
  405c6e:	60c3      	str	r3, [r0, #12]
  405c70:	bd70      	pop	{r4, r5, r6, pc}
  405c72:	2221      	movs	r2, #33	; 0x21
  405c74:	2104      	movs	r1, #4
  405c76:	f000 fe69 	bl	40694c <_calloc_r>
  405c7a:	64e8      	str	r0, [r5, #76]	; 0x4c
  405c7c:	4603      	mov	r3, r0
  405c7e:	2800      	cmp	r0, #0
  405c80:	d1ed      	bne.n	405c5e <_Balloc+0xa>
  405c82:	2000      	movs	r0, #0
  405c84:	bd70      	pop	{r4, r5, r6, pc}
  405c86:	2101      	movs	r1, #1
  405c88:	fa01 f604 	lsl.w	r6, r1, r4
  405c8c:	1d72      	adds	r2, r6, #5
  405c8e:	4628      	mov	r0, r5
  405c90:	0092      	lsls	r2, r2, #2
  405c92:	f000 fe5b 	bl	40694c <_calloc_r>
  405c96:	2800      	cmp	r0, #0
  405c98:	d0f3      	beq.n	405c82 <_Balloc+0x2e>
  405c9a:	6044      	str	r4, [r0, #4]
  405c9c:	6086      	str	r6, [r0, #8]
  405c9e:	e7e4      	b.n	405c6a <_Balloc+0x16>

00405ca0 <_Bfree>:
  405ca0:	b131      	cbz	r1, 405cb0 <_Bfree+0x10>
  405ca2:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  405ca4:	684a      	ldr	r2, [r1, #4]
  405ca6:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  405caa:	6008      	str	r0, [r1, #0]
  405cac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  405cb0:	4770      	bx	lr
  405cb2:	bf00      	nop

00405cb4 <__multadd>:
  405cb4:	b5f0      	push	{r4, r5, r6, r7, lr}
  405cb6:	690c      	ldr	r4, [r1, #16]
  405cb8:	b083      	sub	sp, #12
  405cba:	460d      	mov	r5, r1
  405cbc:	4606      	mov	r6, r0
  405cbe:	f101 0e14 	add.w	lr, r1, #20
  405cc2:	2700      	movs	r7, #0
  405cc4:	f8de 0000 	ldr.w	r0, [lr]
  405cc8:	b281      	uxth	r1, r0
  405cca:	fb02 3301 	mla	r3, r2, r1, r3
  405cce:	0c01      	lsrs	r1, r0, #16
  405cd0:	0c18      	lsrs	r0, r3, #16
  405cd2:	fb02 0101 	mla	r1, r2, r1, r0
  405cd6:	b29b      	uxth	r3, r3
  405cd8:	3701      	adds	r7, #1
  405cda:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  405cde:	42bc      	cmp	r4, r7
  405ce0:	f84e 3b04 	str.w	r3, [lr], #4
  405ce4:	ea4f 4311 	mov.w	r3, r1, lsr #16
  405ce8:	dcec      	bgt.n	405cc4 <__multadd+0x10>
  405cea:	b13b      	cbz	r3, 405cfc <__multadd+0x48>
  405cec:	68aa      	ldr	r2, [r5, #8]
  405cee:	4294      	cmp	r4, r2
  405cf0:	da07      	bge.n	405d02 <__multadd+0x4e>
  405cf2:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  405cf6:	3401      	adds	r4, #1
  405cf8:	6153      	str	r3, [r2, #20]
  405cfa:	612c      	str	r4, [r5, #16]
  405cfc:	4628      	mov	r0, r5
  405cfe:	b003      	add	sp, #12
  405d00:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405d02:	6869      	ldr	r1, [r5, #4]
  405d04:	9301      	str	r3, [sp, #4]
  405d06:	3101      	adds	r1, #1
  405d08:	4630      	mov	r0, r6
  405d0a:	f7ff ffa3 	bl	405c54 <_Balloc>
  405d0e:	692a      	ldr	r2, [r5, #16]
  405d10:	3202      	adds	r2, #2
  405d12:	f105 010c 	add.w	r1, r5, #12
  405d16:	4607      	mov	r7, r0
  405d18:	0092      	lsls	r2, r2, #2
  405d1a:	300c      	adds	r0, #12
  405d1c:	f7ff fe90 	bl	405a40 <memcpy>
  405d20:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  405d22:	6869      	ldr	r1, [r5, #4]
  405d24:	9b01      	ldr	r3, [sp, #4]
  405d26:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  405d2a:	6028      	str	r0, [r5, #0]
  405d2c:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  405d30:	463d      	mov	r5, r7
  405d32:	e7de      	b.n	405cf2 <__multadd+0x3e>

00405d34 <__hi0bits>:
  405d34:	0c02      	lsrs	r2, r0, #16
  405d36:	0412      	lsls	r2, r2, #16
  405d38:	4603      	mov	r3, r0
  405d3a:	b9b2      	cbnz	r2, 405d6a <__hi0bits+0x36>
  405d3c:	0403      	lsls	r3, r0, #16
  405d3e:	2010      	movs	r0, #16
  405d40:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  405d44:	bf04      	itt	eq
  405d46:	021b      	lsleq	r3, r3, #8
  405d48:	3008      	addeq	r0, #8
  405d4a:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  405d4e:	bf04      	itt	eq
  405d50:	011b      	lsleq	r3, r3, #4
  405d52:	3004      	addeq	r0, #4
  405d54:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  405d58:	bf04      	itt	eq
  405d5a:	009b      	lsleq	r3, r3, #2
  405d5c:	3002      	addeq	r0, #2
  405d5e:	2b00      	cmp	r3, #0
  405d60:	db02      	blt.n	405d68 <__hi0bits+0x34>
  405d62:	005b      	lsls	r3, r3, #1
  405d64:	d403      	bmi.n	405d6e <__hi0bits+0x3a>
  405d66:	2020      	movs	r0, #32
  405d68:	4770      	bx	lr
  405d6a:	2000      	movs	r0, #0
  405d6c:	e7e8      	b.n	405d40 <__hi0bits+0xc>
  405d6e:	3001      	adds	r0, #1
  405d70:	4770      	bx	lr
  405d72:	bf00      	nop

00405d74 <__lo0bits>:
  405d74:	6803      	ldr	r3, [r0, #0]
  405d76:	f013 0207 	ands.w	r2, r3, #7
  405d7a:	4601      	mov	r1, r0
  405d7c:	d007      	beq.n	405d8e <__lo0bits+0x1a>
  405d7e:	07da      	lsls	r2, r3, #31
  405d80:	d421      	bmi.n	405dc6 <__lo0bits+0x52>
  405d82:	0798      	lsls	r0, r3, #30
  405d84:	d421      	bmi.n	405dca <__lo0bits+0x56>
  405d86:	089b      	lsrs	r3, r3, #2
  405d88:	600b      	str	r3, [r1, #0]
  405d8a:	2002      	movs	r0, #2
  405d8c:	4770      	bx	lr
  405d8e:	b298      	uxth	r0, r3
  405d90:	b198      	cbz	r0, 405dba <__lo0bits+0x46>
  405d92:	4610      	mov	r0, r2
  405d94:	f013 0fff 	tst.w	r3, #255	; 0xff
  405d98:	bf04      	itt	eq
  405d9a:	0a1b      	lsreq	r3, r3, #8
  405d9c:	3008      	addeq	r0, #8
  405d9e:	071a      	lsls	r2, r3, #28
  405da0:	bf04      	itt	eq
  405da2:	091b      	lsreq	r3, r3, #4
  405da4:	3004      	addeq	r0, #4
  405da6:	079a      	lsls	r2, r3, #30
  405da8:	bf04      	itt	eq
  405daa:	089b      	lsreq	r3, r3, #2
  405dac:	3002      	addeq	r0, #2
  405dae:	07da      	lsls	r2, r3, #31
  405db0:	d407      	bmi.n	405dc2 <__lo0bits+0x4e>
  405db2:	085b      	lsrs	r3, r3, #1
  405db4:	d104      	bne.n	405dc0 <__lo0bits+0x4c>
  405db6:	2020      	movs	r0, #32
  405db8:	4770      	bx	lr
  405dba:	0c1b      	lsrs	r3, r3, #16
  405dbc:	2010      	movs	r0, #16
  405dbe:	e7e9      	b.n	405d94 <__lo0bits+0x20>
  405dc0:	3001      	adds	r0, #1
  405dc2:	600b      	str	r3, [r1, #0]
  405dc4:	4770      	bx	lr
  405dc6:	2000      	movs	r0, #0
  405dc8:	4770      	bx	lr
  405dca:	085b      	lsrs	r3, r3, #1
  405dcc:	600b      	str	r3, [r1, #0]
  405dce:	2001      	movs	r0, #1
  405dd0:	4770      	bx	lr
  405dd2:	bf00      	nop

00405dd4 <__i2b>:
  405dd4:	b510      	push	{r4, lr}
  405dd6:	460c      	mov	r4, r1
  405dd8:	2101      	movs	r1, #1
  405dda:	f7ff ff3b 	bl	405c54 <_Balloc>
  405dde:	2201      	movs	r2, #1
  405de0:	6144      	str	r4, [r0, #20]
  405de2:	6102      	str	r2, [r0, #16]
  405de4:	bd10      	pop	{r4, pc}
  405de6:	bf00      	nop

00405de8 <__multiply>:
  405de8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405dec:	690c      	ldr	r4, [r1, #16]
  405dee:	6915      	ldr	r5, [r2, #16]
  405df0:	42ac      	cmp	r4, r5
  405df2:	b083      	sub	sp, #12
  405df4:	468b      	mov	fp, r1
  405df6:	4616      	mov	r6, r2
  405df8:	da04      	bge.n	405e04 <__multiply+0x1c>
  405dfa:	4622      	mov	r2, r4
  405dfc:	46b3      	mov	fp, r6
  405dfe:	462c      	mov	r4, r5
  405e00:	460e      	mov	r6, r1
  405e02:	4615      	mov	r5, r2
  405e04:	f8db 3008 	ldr.w	r3, [fp, #8]
  405e08:	f8db 1004 	ldr.w	r1, [fp, #4]
  405e0c:	eb04 0805 	add.w	r8, r4, r5
  405e10:	4598      	cmp	r8, r3
  405e12:	bfc8      	it	gt
  405e14:	3101      	addgt	r1, #1
  405e16:	f7ff ff1d 	bl	405c54 <_Balloc>
  405e1a:	f100 0914 	add.w	r9, r0, #20
  405e1e:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
  405e22:	45d1      	cmp	r9, sl
  405e24:	9000      	str	r0, [sp, #0]
  405e26:	d205      	bcs.n	405e34 <__multiply+0x4c>
  405e28:	464b      	mov	r3, r9
  405e2a:	2100      	movs	r1, #0
  405e2c:	f843 1b04 	str.w	r1, [r3], #4
  405e30:	459a      	cmp	sl, r3
  405e32:	d8fb      	bhi.n	405e2c <__multiply+0x44>
  405e34:	f106 0c14 	add.w	ip, r6, #20
  405e38:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
  405e3c:	f10b 0b14 	add.w	fp, fp, #20
  405e40:	459c      	cmp	ip, r3
  405e42:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
  405e46:	d24c      	bcs.n	405ee2 <__multiply+0xfa>
  405e48:	f8cd a004 	str.w	sl, [sp, #4]
  405e4c:	469a      	mov	sl, r3
  405e4e:	f8dc 5000 	ldr.w	r5, [ip]
  405e52:	b2af      	uxth	r7, r5
  405e54:	b1ef      	cbz	r7, 405e92 <__multiply+0xaa>
  405e56:	2100      	movs	r1, #0
  405e58:	464d      	mov	r5, r9
  405e5a:	465e      	mov	r6, fp
  405e5c:	460c      	mov	r4, r1
  405e5e:	f856 2b04 	ldr.w	r2, [r6], #4
  405e62:	6828      	ldr	r0, [r5, #0]
  405e64:	b293      	uxth	r3, r2
  405e66:	b281      	uxth	r1, r0
  405e68:	fb07 1303 	mla	r3, r7, r3, r1
  405e6c:	0c12      	lsrs	r2, r2, #16
  405e6e:	0c01      	lsrs	r1, r0, #16
  405e70:	4423      	add	r3, r4
  405e72:	fb07 1102 	mla	r1, r7, r2, r1
  405e76:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  405e7a:	b29b      	uxth	r3, r3
  405e7c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  405e80:	45b6      	cmp	lr, r6
  405e82:	f845 3b04 	str.w	r3, [r5], #4
  405e86:	ea4f 4411 	mov.w	r4, r1, lsr #16
  405e8a:	d8e8      	bhi.n	405e5e <__multiply+0x76>
  405e8c:	602c      	str	r4, [r5, #0]
  405e8e:	f8dc 5000 	ldr.w	r5, [ip]
  405e92:	0c2d      	lsrs	r5, r5, #16
  405e94:	d01d      	beq.n	405ed2 <__multiply+0xea>
  405e96:	f8d9 3000 	ldr.w	r3, [r9]
  405e9a:	4648      	mov	r0, r9
  405e9c:	461c      	mov	r4, r3
  405e9e:	4659      	mov	r1, fp
  405ea0:	2200      	movs	r2, #0
  405ea2:	880e      	ldrh	r6, [r1, #0]
  405ea4:	0c24      	lsrs	r4, r4, #16
  405ea6:	fb05 4406 	mla	r4, r5, r6, r4
  405eaa:	4422      	add	r2, r4
  405eac:	b29b      	uxth	r3, r3
  405eae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  405eb2:	f840 3b04 	str.w	r3, [r0], #4
  405eb6:	f851 3b04 	ldr.w	r3, [r1], #4
  405eba:	6804      	ldr	r4, [r0, #0]
  405ebc:	0c1b      	lsrs	r3, r3, #16
  405ebe:	b2a6      	uxth	r6, r4
  405ec0:	fb05 6303 	mla	r3, r5, r3, r6
  405ec4:	eb03 4312 	add.w	r3, r3, r2, lsr #16
  405ec8:	458e      	cmp	lr, r1
  405eca:	ea4f 4213 	mov.w	r2, r3, lsr #16
  405ece:	d8e8      	bhi.n	405ea2 <__multiply+0xba>
  405ed0:	6003      	str	r3, [r0, #0]
  405ed2:	f10c 0c04 	add.w	ip, ip, #4
  405ed6:	45e2      	cmp	sl, ip
  405ed8:	f109 0904 	add.w	r9, r9, #4
  405edc:	d8b7      	bhi.n	405e4e <__multiply+0x66>
  405ede:	f8dd a004 	ldr.w	sl, [sp, #4]
  405ee2:	f1b8 0f00 	cmp.w	r8, #0
  405ee6:	dd0b      	ble.n	405f00 <__multiply+0x118>
  405ee8:	f85a 3c04 	ldr.w	r3, [sl, #-4]
  405eec:	f1aa 0a04 	sub.w	sl, sl, #4
  405ef0:	b11b      	cbz	r3, 405efa <__multiply+0x112>
  405ef2:	e005      	b.n	405f00 <__multiply+0x118>
  405ef4:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
  405ef8:	b913      	cbnz	r3, 405f00 <__multiply+0x118>
  405efa:	f1b8 0801 	subs.w	r8, r8, #1
  405efe:	d1f9      	bne.n	405ef4 <__multiply+0x10c>
  405f00:	9800      	ldr	r0, [sp, #0]
  405f02:	f8c0 8010 	str.w	r8, [r0, #16]
  405f06:	b003      	add	sp, #12
  405f08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00405f0c <__pow5mult>:
  405f0c:	f012 0303 	ands.w	r3, r2, #3
  405f10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405f14:	4614      	mov	r4, r2
  405f16:	4607      	mov	r7, r0
  405f18:	d12e      	bne.n	405f78 <__pow5mult+0x6c>
  405f1a:	460d      	mov	r5, r1
  405f1c:	10a4      	asrs	r4, r4, #2
  405f1e:	d01c      	beq.n	405f5a <__pow5mult+0x4e>
  405f20:	6cbe      	ldr	r6, [r7, #72]	; 0x48
  405f22:	b396      	cbz	r6, 405f8a <__pow5mult+0x7e>
  405f24:	07e3      	lsls	r3, r4, #31
  405f26:	f04f 0800 	mov.w	r8, #0
  405f2a:	d406      	bmi.n	405f3a <__pow5mult+0x2e>
  405f2c:	1064      	asrs	r4, r4, #1
  405f2e:	d014      	beq.n	405f5a <__pow5mult+0x4e>
  405f30:	6830      	ldr	r0, [r6, #0]
  405f32:	b1a8      	cbz	r0, 405f60 <__pow5mult+0x54>
  405f34:	4606      	mov	r6, r0
  405f36:	07e3      	lsls	r3, r4, #31
  405f38:	d5f8      	bpl.n	405f2c <__pow5mult+0x20>
  405f3a:	4632      	mov	r2, r6
  405f3c:	4629      	mov	r1, r5
  405f3e:	4638      	mov	r0, r7
  405f40:	f7ff ff52 	bl	405de8 <__multiply>
  405f44:	b1b5      	cbz	r5, 405f74 <__pow5mult+0x68>
  405f46:	686a      	ldr	r2, [r5, #4]
  405f48:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  405f4a:	1064      	asrs	r4, r4, #1
  405f4c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  405f50:	6029      	str	r1, [r5, #0]
  405f52:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  405f56:	4605      	mov	r5, r0
  405f58:	d1ea      	bne.n	405f30 <__pow5mult+0x24>
  405f5a:	4628      	mov	r0, r5
  405f5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405f60:	4632      	mov	r2, r6
  405f62:	4631      	mov	r1, r6
  405f64:	4638      	mov	r0, r7
  405f66:	f7ff ff3f 	bl	405de8 <__multiply>
  405f6a:	6030      	str	r0, [r6, #0]
  405f6c:	f8c0 8000 	str.w	r8, [r0]
  405f70:	4606      	mov	r6, r0
  405f72:	e7e0      	b.n	405f36 <__pow5mult+0x2a>
  405f74:	4605      	mov	r5, r0
  405f76:	e7d9      	b.n	405f2c <__pow5mult+0x20>
  405f78:	1e5a      	subs	r2, r3, #1
  405f7a:	4d0b      	ldr	r5, [pc, #44]	; (405fa8 <__pow5mult+0x9c>)
  405f7c:	2300      	movs	r3, #0
  405f7e:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  405f82:	f7ff fe97 	bl	405cb4 <__multadd>
  405f86:	4605      	mov	r5, r0
  405f88:	e7c8      	b.n	405f1c <__pow5mult+0x10>
  405f8a:	2101      	movs	r1, #1
  405f8c:	4638      	mov	r0, r7
  405f8e:	f7ff fe61 	bl	405c54 <_Balloc>
  405f92:	f240 2171 	movw	r1, #625	; 0x271
  405f96:	2201      	movs	r2, #1
  405f98:	2300      	movs	r3, #0
  405f9a:	6141      	str	r1, [r0, #20]
  405f9c:	6102      	str	r2, [r0, #16]
  405f9e:	4606      	mov	r6, r0
  405fa0:	64b8      	str	r0, [r7, #72]	; 0x48
  405fa2:	6003      	str	r3, [r0, #0]
  405fa4:	e7be      	b.n	405f24 <__pow5mult+0x18>
  405fa6:	bf00      	nop
  405fa8:	00407998 	.word	0x00407998

00405fac <__lshift>:
  405fac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  405fb0:	4691      	mov	r9, r2
  405fb2:	690a      	ldr	r2, [r1, #16]
  405fb4:	688b      	ldr	r3, [r1, #8]
  405fb6:	ea4f 1469 	mov.w	r4, r9, asr #5
  405fba:	eb04 0802 	add.w	r8, r4, r2
  405fbe:	f108 0501 	add.w	r5, r8, #1
  405fc2:	429d      	cmp	r5, r3
  405fc4:	460e      	mov	r6, r1
  405fc6:	4607      	mov	r7, r0
  405fc8:	6849      	ldr	r1, [r1, #4]
  405fca:	dd04      	ble.n	405fd6 <__lshift+0x2a>
  405fcc:	005b      	lsls	r3, r3, #1
  405fce:	429d      	cmp	r5, r3
  405fd0:	f101 0101 	add.w	r1, r1, #1
  405fd4:	dcfa      	bgt.n	405fcc <__lshift+0x20>
  405fd6:	4638      	mov	r0, r7
  405fd8:	f7ff fe3c 	bl	405c54 <_Balloc>
  405fdc:	2c00      	cmp	r4, #0
  405fde:	f100 0314 	add.w	r3, r0, #20
  405fe2:	dd06      	ble.n	405ff2 <__lshift+0x46>
  405fe4:	eb03 0284 	add.w	r2, r3, r4, lsl #2
  405fe8:	2100      	movs	r1, #0
  405fea:	f843 1b04 	str.w	r1, [r3], #4
  405fee:	429a      	cmp	r2, r3
  405ff0:	d1fb      	bne.n	405fea <__lshift+0x3e>
  405ff2:	6934      	ldr	r4, [r6, #16]
  405ff4:	f106 0114 	add.w	r1, r6, #20
  405ff8:	f019 091f 	ands.w	r9, r9, #31
  405ffc:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  406000:	d01d      	beq.n	40603e <__lshift+0x92>
  406002:	f1c9 0c20 	rsb	ip, r9, #32
  406006:	2200      	movs	r2, #0
  406008:	680c      	ldr	r4, [r1, #0]
  40600a:	fa04 f409 	lsl.w	r4, r4, r9
  40600e:	4314      	orrs	r4, r2
  406010:	f843 4b04 	str.w	r4, [r3], #4
  406014:	f851 2b04 	ldr.w	r2, [r1], #4
  406018:	458e      	cmp	lr, r1
  40601a:	fa22 f20c 	lsr.w	r2, r2, ip
  40601e:	d8f3      	bhi.n	406008 <__lshift+0x5c>
  406020:	601a      	str	r2, [r3, #0]
  406022:	b10a      	cbz	r2, 406028 <__lshift+0x7c>
  406024:	f108 0502 	add.w	r5, r8, #2
  406028:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  40602a:	6872      	ldr	r2, [r6, #4]
  40602c:	3d01      	subs	r5, #1
  40602e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  406032:	6105      	str	r5, [r0, #16]
  406034:	6031      	str	r1, [r6, #0]
  406036:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  40603a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40603e:	3b04      	subs	r3, #4
  406040:	f851 2b04 	ldr.w	r2, [r1], #4
  406044:	f843 2f04 	str.w	r2, [r3, #4]!
  406048:	458e      	cmp	lr, r1
  40604a:	d8f9      	bhi.n	406040 <__lshift+0x94>
  40604c:	e7ec      	b.n	406028 <__lshift+0x7c>
  40604e:	bf00      	nop

00406050 <__mcmp>:
  406050:	b430      	push	{r4, r5}
  406052:	690b      	ldr	r3, [r1, #16]
  406054:	4605      	mov	r5, r0
  406056:	6900      	ldr	r0, [r0, #16]
  406058:	1ac0      	subs	r0, r0, r3
  40605a:	d10f      	bne.n	40607c <__mcmp+0x2c>
  40605c:	009b      	lsls	r3, r3, #2
  40605e:	3514      	adds	r5, #20
  406060:	3114      	adds	r1, #20
  406062:	4419      	add	r1, r3
  406064:	442b      	add	r3, r5
  406066:	e001      	b.n	40606c <__mcmp+0x1c>
  406068:	429d      	cmp	r5, r3
  40606a:	d207      	bcs.n	40607c <__mcmp+0x2c>
  40606c:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  406070:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  406074:	4294      	cmp	r4, r2
  406076:	d0f7      	beq.n	406068 <__mcmp+0x18>
  406078:	d302      	bcc.n	406080 <__mcmp+0x30>
  40607a:	2001      	movs	r0, #1
  40607c:	bc30      	pop	{r4, r5}
  40607e:	4770      	bx	lr
  406080:	f04f 30ff 	mov.w	r0, #4294967295
  406084:	e7fa      	b.n	40607c <__mcmp+0x2c>
  406086:	bf00      	nop

00406088 <__mdiff>:
  406088:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40608c:	690f      	ldr	r7, [r1, #16]
  40608e:	460e      	mov	r6, r1
  406090:	6911      	ldr	r1, [r2, #16]
  406092:	1a7f      	subs	r7, r7, r1
  406094:	2f00      	cmp	r7, #0
  406096:	4690      	mov	r8, r2
  406098:	d117      	bne.n	4060ca <__mdiff+0x42>
  40609a:	0089      	lsls	r1, r1, #2
  40609c:	f106 0514 	add.w	r5, r6, #20
  4060a0:	f102 0e14 	add.w	lr, r2, #20
  4060a4:	186b      	adds	r3, r5, r1
  4060a6:	4471      	add	r1, lr
  4060a8:	e001      	b.n	4060ae <__mdiff+0x26>
  4060aa:	429d      	cmp	r5, r3
  4060ac:	d25c      	bcs.n	406168 <__mdiff+0xe0>
  4060ae:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  4060b2:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  4060b6:	42a2      	cmp	r2, r4
  4060b8:	d0f7      	beq.n	4060aa <__mdiff+0x22>
  4060ba:	d25e      	bcs.n	40617a <__mdiff+0xf2>
  4060bc:	4633      	mov	r3, r6
  4060be:	462c      	mov	r4, r5
  4060c0:	4646      	mov	r6, r8
  4060c2:	4675      	mov	r5, lr
  4060c4:	4698      	mov	r8, r3
  4060c6:	2701      	movs	r7, #1
  4060c8:	e005      	b.n	4060d6 <__mdiff+0x4e>
  4060ca:	db58      	blt.n	40617e <__mdiff+0xf6>
  4060cc:	f106 0514 	add.w	r5, r6, #20
  4060d0:	f108 0414 	add.w	r4, r8, #20
  4060d4:	2700      	movs	r7, #0
  4060d6:	6871      	ldr	r1, [r6, #4]
  4060d8:	f7ff fdbc 	bl	405c54 <_Balloc>
  4060dc:	f8d8 3010 	ldr.w	r3, [r8, #16]
  4060e0:	6936      	ldr	r6, [r6, #16]
  4060e2:	60c7      	str	r7, [r0, #12]
  4060e4:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  4060e8:	46a6      	mov	lr, r4
  4060ea:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  4060ee:	f100 0414 	add.w	r4, r0, #20
  4060f2:	2300      	movs	r3, #0
  4060f4:	f85e 1b04 	ldr.w	r1, [lr], #4
  4060f8:	f855 8b04 	ldr.w	r8, [r5], #4
  4060fc:	b28a      	uxth	r2, r1
  4060fe:	fa13 f388 	uxtah	r3, r3, r8
  406102:	0c09      	lsrs	r1, r1, #16
  406104:	1a9a      	subs	r2, r3, r2
  406106:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  40610a:	eb03 4322 	add.w	r3, r3, r2, asr #16
  40610e:	b292      	uxth	r2, r2
  406110:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  406114:	45f4      	cmp	ip, lr
  406116:	f844 2b04 	str.w	r2, [r4], #4
  40611a:	ea4f 4323 	mov.w	r3, r3, asr #16
  40611e:	d8e9      	bhi.n	4060f4 <__mdiff+0x6c>
  406120:	42af      	cmp	r7, r5
  406122:	d917      	bls.n	406154 <__mdiff+0xcc>
  406124:	46a4      	mov	ip, r4
  406126:	46ae      	mov	lr, r5
  406128:	f85e 2b04 	ldr.w	r2, [lr], #4
  40612c:	fa13 f382 	uxtah	r3, r3, r2
  406130:	1419      	asrs	r1, r3, #16
  406132:	eb01 4112 	add.w	r1, r1, r2, lsr #16
  406136:	b29b      	uxth	r3, r3
  406138:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
  40613c:	4577      	cmp	r7, lr
  40613e:	f84c 2b04 	str.w	r2, [ip], #4
  406142:	ea4f 4321 	mov.w	r3, r1, asr #16
  406146:	d8ef      	bhi.n	406128 <__mdiff+0xa0>
  406148:	43ed      	mvns	r5, r5
  40614a:	442f      	add	r7, r5
  40614c:	f027 0703 	bic.w	r7, r7, #3
  406150:	3704      	adds	r7, #4
  406152:	443c      	add	r4, r7
  406154:	3c04      	subs	r4, #4
  406156:	b922      	cbnz	r2, 406162 <__mdiff+0xda>
  406158:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  40615c:	3e01      	subs	r6, #1
  40615e:	2b00      	cmp	r3, #0
  406160:	d0fa      	beq.n	406158 <__mdiff+0xd0>
  406162:	6106      	str	r6, [r0, #16]
  406164:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406168:	2100      	movs	r1, #0
  40616a:	f7ff fd73 	bl	405c54 <_Balloc>
  40616e:	2201      	movs	r2, #1
  406170:	2300      	movs	r3, #0
  406172:	6102      	str	r2, [r0, #16]
  406174:	6143      	str	r3, [r0, #20]
  406176:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40617a:	4674      	mov	r4, lr
  40617c:	e7ab      	b.n	4060d6 <__mdiff+0x4e>
  40617e:	4633      	mov	r3, r6
  406180:	f106 0414 	add.w	r4, r6, #20
  406184:	f102 0514 	add.w	r5, r2, #20
  406188:	4616      	mov	r6, r2
  40618a:	2701      	movs	r7, #1
  40618c:	4698      	mov	r8, r3
  40618e:	e7a2      	b.n	4060d6 <__mdiff+0x4e>

00406190 <__d2b>:
  406190:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406194:	b082      	sub	sp, #8
  406196:	2101      	movs	r1, #1
  406198:	461c      	mov	r4, r3
  40619a:	f3c3 570a 	ubfx	r7, r3, #20, #11
  40619e:	4615      	mov	r5, r2
  4061a0:	9e08      	ldr	r6, [sp, #32]
  4061a2:	f7ff fd57 	bl	405c54 <_Balloc>
  4061a6:	f3c4 0413 	ubfx	r4, r4, #0, #20
  4061aa:	4680      	mov	r8, r0
  4061ac:	b10f      	cbz	r7, 4061b2 <__d2b+0x22>
  4061ae:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  4061b2:	9401      	str	r4, [sp, #4]
  4061b4:	b31d      	cbz	r5, 4061fe <__d2b+0x6e>
  4061b6:	a802      	add	r0, sp, #8
  4061b8:	f840 5d08 	str.w	r5, [r0, #-8]!
  4061bc:	f7ff fdda 	bl	405d74 <__lo0bits>
  4061c0:	2800      	cmp	r0, #0
  4061c2:	d134      	bne.n	40622e <__d2b+0x9e>
  4061c4:	e89d 000c 	ldmia.w	sp, {r2, r3}
  4061c8:	f8c8 2014 	str.w	r2, [r8, #20]
  4061cc:	2b00      	cmp	r3, #0
  4061ce:	bf0c      	ite	eq
  4061d0:	2101      	moveq	r1, #1
  4061d2:	2102      	movne	r1, #2
  4061d4:	f8c8 3018 	str.w	r3, [r8, #24]
  4061d8:	f8c8 1010 	str.w	r1, [r8, #16]
  4061dc:	b9df      	cbnz	r7, 406216 <__d2b+0x86>
  4061de:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  4061e2:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  4061e6:	6030      	str	r0, [r6, #0]
  4061e8:	6918      	ldr	r0, [r3, #16]
  4061ea:	f7ff fda3 	bl	405d34 <__hi0bits>
  4061ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4061f0:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  4061f4:	6018      	str	r0, [r3, #0]
  4061f6:	4640      	mov	r0, r8
  4061f8:	b002      	add	sp, #8
  4061fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4061fe:	a801      	add	r0, sp, #4
  406200:	f7ff fdb8 	bl	405d74 <__lo0bits>
  406204:	9b01      	ldr	r3, [sp, #4]
  406206:	f8c8 3014 	str.w	r3, [r8, #20]
  40620a:	2101      	movs	r1, #1
  40620c:	3020      	adds	r0, #32
  40620e:	f8c8 1010 	str.w	r1, [r8, #16]
  406212:	2f00      	cmp	r7, #0
  406214:	d0e3      	beq.n	4061de <__d2b+0x4e>
  406216:	9b09      	ldr	r3, [sp, #36]	; 0x24
  406218:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  40621c:	4407      	add	r7, r0
  40621e:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  406222:	6037      	str	r7, [r6, #0]
  406224:	6018      	str	r0, [r3, #0]
  406226:	4640      	mov	r0, r8
  406228:	b002      	add	sp, #8
  40622a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40622e:	e89d 000a 	ldmia.w	sp, {r1, r3}
  406232:	f1c0 0220 	rsb	r2, r0, #32
  406236:	fa03 f202 	lsl.w	r2, r3, r2
  40623a:	430a      	orrs	r2, r1
  40623c:	40c3      	lsrs	r3, r0
  40623e:	9301      	str	r3, [sp, #4]
  406240:	f8c8 2014 	str.w	r2, [r8, #20]
  406244:	e7c2      	b.n	4061cc <__d2b+0x3c>
  406246:	bf00      	nop

00406248 <_realloc_r>:
  406248:	2900      	cmp	r1, #0
  40624a:	f000 8095 	beq.w	406378 <_realloc_r+0x130>
  40624e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406252:	460d      	mov	r5, r1
  406254:	4616      	mov	r6, r2
  406256:	b083      	sub	sp, #12
  406258:	4680      	mov	r8, r0
  40625a:	f106 070b 	add.w	r7, r6, #11
  40625e:	f7ff fced 	bl	405c3c <__malloc_lock>
  406262:	f855 ec04 	ldr.w	lr, [r5, #-4]
  406266:	2f16      	cmp	r7, #22
  406268:	f02e 0403 	bic.w	r4, lr, #3
  40626c:	f1a5 0908 	sub.w	r9, r5, #8
  406270:	d83c      	bhi.n	4062ec <_realloc_r+0xa4>
  406272:	2210      	movs	r2, #16
  406274:	4617      	mov	r7, r2
  406276:	42be      	cmp	r6, r7
  406278:	d83d      	bhi.n	4062f6 <_realloc_r+0xae>
  40627a:	4294      	cmp	r4, r2
  40627c:	da43      	bge.n	406306 <_realloc_r+0xbe>
  40627e:	4bc4      	ldr	r3, [pc, #784]	; (406590 <_realloc_r+0x348>)
  406280:	6899      	ldr	r1, [r3, #8]
  406282:	eb09 0004 	add.w	r0, r9, r4
  406286:	4288      	cmp	r0, r1
  406288:	f000 80b4 	beq.w	4063f4 <_realloc_r+0x1ac>
  40628c:	6843      	ldr	r3, [r0, #4]
  40628e:	f023 0101 	bic.w	r1, r3, #1
  406292:	4401      	add	r1, r0
  406294:	6849      	ldr	r1, [r1, #4]
  406296:	07c9      	lsls	r1, r1, #31
  406298:	d54c      	bpl.n	406334 <_realloc_r+0xec>
  40629a:	f01e 0f01 	tst.w	lr, #1
  40629e:	f000 809b 	beq.w	4063d8 <_realloc_r+0x190>
  4062a2:	4631      	mov	r1, r6
  4062a4:	4640      	mov	r0, r8
  4062a6:	f7ff f8af 	bl	405408 <_malloc_r>
  4062aa:	4606      	mov	r6, r0
  4062ac:	2800      	cmp	r0, #0
  4062ae:	d03a      	beq.n	406326 <_realloc_r+0xde>
  4062b0:	f855 3c04 	ldr.w	r3, [r5, #-4]
  4062b4:	f023 0301 	bic.w	r3, r3, #1
  4062b8:	444b      	add	r3, r9
  4062ba:	f1a0 0208 	sub.w	r2, r0, #8
  4062be:	429a      	cmp	r2, r3
  4062c0:	f000 8121 	beq.w	406506 <_realloc_r+0x2be>
  4062c4:	1f22      	subs	r2, r4, #4
  4062c6:	2a24      	cmp	r2, #36	; 0x24
  4062c8:	f200 8107 	bhi.w	4064da <_realloc_r+0x292>
  4062cc:	2a13      	cmp	r2, #19
  4062ce:	f200 80db 	bhi.w	406488 <_realloc_r+0x240>
  4062d2:	4603      	mov	r3, r0
  4062d4:	462a      	mov	r2, r5
  4062d6:	6811      	ldr	r1, [r2, #0]
  4062d8:	6019      	str	r1, [r3, #0]
  4062da:	6851      	ldr	r1, [r2, #4]
  4062dc:	6059      	str	r1, [r3, #4]
  4062de:	6892      	ldr	r2, [r2, #8]
  4062e0:	609a      	str	r2, [r3, #8]
  4062e2:	4629      	mov	r1, r5
  4062e4:	4640      	mov	r0, r8
  4062e6:	f7fe fd63 	bl	404db0 <_free_r>
  4062ea:	e01c      	b.n	406326 <_realloc_r+0xde>
  4062ec:	f027 0707 	bic.w	r7, r7, #7
  4062f0:	2f00      	cmp	r7, #0
  4062f2:	463a      	mov	r2, r7
  4062f4:	dabf      	bge.n	406276 <_realloc_r+0x2e>
  4062f6:	2600      	movs	r6, #0
  4062f8:	230c      	movs	r3, #12
  4062fa:	4630      	mov	r0, r6
  4062fc:	f8c8 3000 	str.w	r3, [r8]
  406300:	b003      	add	sp, #12
  406302:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406306:	462e      	mov	r6, r5
  406308:	1be3      	subs	r3, r4, r7
  40630a:	2b0f      	cmp	r3, #15
  40630c:	d81e      	bhi.n	40634c <_realloc_r+0x104>
  40630e:	f8d9 3004 	ldr.w	r3, [r9, #4]
  406312:	f003 0301 	and.w	r3, r3, #1
  406316:	4323      	orrs	r3, r4
  406318:	444c      	add	r4, r9
  40631a:	f8c9 3004 	str.w	r3, [r9, #4]
  40631e:	6863      	ldr	r3, [r4, #4]
  406320:	f043 0301 	orr.w	r3, r3, #1
  406324:	6063      	str	r3, [r4, #4]
  406326:	4640      	mov	r0, r8
  406328:	f7ff fc8e 	bl	405c48 <__malloc_unlock>
  40632c:	4630      	mov	r0, r6
  40632e:	b003      	add	sp, #12
  406330:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406334:	f023 0303 	bic.w	r3, r3, #3
  406338:	18e1      	adds	r1, r4, r3
  40633a:	4291      	cmp	r1, r2
  40633c:	db1f      	blt.n	40637e <_realloc_r+0x136>
  40633e:	68c3      	ldr	r3, [r0, #12]
  406340:	6882      	ldr	r2, [r0, #8]
  406342:	462e      	mov	r6, r5
  406344:	60d3      	str	r3, [r2, #12]
  406346:	460c      	mov	r4, r1
  406348:	609a      	str	r2, [r3, #8]
  40634a:	e7dd      	b.n	406308 <_realloc_r+0xc0>
  40634c:	f8d9 2004 	ldr.w	r2, [r9, #4]
  406350:	eb09 0107 	add.w	r1, r9, r7
  406354:	f002 0201 	and.w	r2, r2, #1
  406358:	444c      	add	r4, r9
  40635a:	f043 0301 	orr.w	r3, r3, #1
  40635e:	4317      	orrs	r7, r2
  406360:	f8c9 7004 	str.w	r7, [r9, #4]
  406364:	604b      	str	r3, [r1, #4]
  406366:	6863      	ldr	r3, [r4, #4]
  406368:	f043 0301 	orr.w	r3, r3, #1
  40636c:	3108      	adds	r1, #8
  40636e:	6063      	str	r3, [r4, #4]
  406370:	4640      	mov	r0, r8
  406372:	f7fe fd1d 	bl	404db0 <_free_r>
  406376:	e7d6      	b.n	406326 <_realloc_r+0xde>
  406378:	4611      	mov	r1, r2
  40637a:	f7ff b845 	b.w	405408 <_malloc_r>
  40637e:	f01e 0f01 	tst.w	lr, #1
  406382:	d18e      	bne.n	4062a2 <_realloc_r+0x5a>
  406384:	f855 1c08 	ldr.w	r1, [r5, #-8]
  406388:	eba9 0a01 	sub.w	sl, r9, r1
  40638c:	f8da 1004 	ldr.w	r1, [sl, #4]
  406390:	f021 0103 	bic.w	r1, r1, #3
  406394:	440b      	add	r3, r1
  406396:	4423      	add	r3, r4
  406398:	4293      	cmp	r3, r2
  40639a:	db25      	blt.n	4063e8 <_realloc_r+0x1a0>
  40639c:	68c2      	ldr	r2, [r0, #12]
  40639e:	6881      	ldr	r1, [r0, #8]
  4063a0:	4656      	mov	r6, sl
  4063a2:	60ca      	str	r2, [r1, #12]
  4063a4:	6091      	str	r1, [r2, #8]
  4063a6:	f8da 100c 	ldr.w	r1, [sl, #12]
  4063aa:	f856 0f08 	ldr.w	r0, [r6, #8]!
  4063ae:	1f22      	subs	r2, r4, #4
  4063b0:	2a24      	cmp	r2, #36	; 0x24
  4063b2:	60c1      	str	r1, [r0, #12]
  4063b4:	6088      	str	r0, [r1, #8]
  4063b6:	f200 8094 	bhi.w	4064e2 <_realloc_r+0x29a>
  4063ba:	2a13      	cmp	r2, #19
  4063bc:	d96f      	bls.n	40649e <_realloc_r+0x256>
  4063be:	6829      	ldr	r1, [r5, #0]
  4063c0:	f8ca 1008 	str.w	r1, [sl, #8]
  4063c4:	6869      	ldr	r1, [r5, #4]
  4063c6:	f8ca 100c 	str.w	r1, [sl, #12]
  4063ca:	2a1b      	cmp	r2, #27
  4063cc:	f200 80a2 	bhi.w	406514 <_realloc_r+0x2cc>
  4063d0:	3508      	adds	r5, #8
  4063d2:	f10a 0210 	add.w	r2, sl, #16
  4063d6:	e063      	b.n	4064a0 <_realloc_r+0x258>
  4063d8:	f855 3c08 	ldr.w	r3, [r5, #-8]
  4063dc:	eba9 0a03 	sub.w	sl, r9, r3
  4063e0:	f8da 1004 	ldr.w	r1, [sl, #4]
  4063e4:	f021 0103 	bic.w	r1, r1, #3
  4063e8:	1863      	adds	r3, r4, r1
  4063ea:	4293      	cmp	r3, r2
  4063ec:	f6ff af59 	blt.w	4062a2 <_realloc_r+0x5a>
  4063f0:	4656      	mov	r6, sl
  4063f2:	e7d8      	b.n	4063a6 <_realloc_r+0x15e>
  4063f4:	6841      	ldr	r1, [r0, #4]
  4063f6:	f021 0b03 	bic.w	fp, r1, #3
  4063fa:	44a3      	add	fp, r4
  4063fc:	f107 0010 	add.w	r0, r7, #16
  406400:	4583      	cmp	fp, r0
  406402:	da56      	bge.n	4064b2 <_realloc_r+0x26a>
  406404:	f01e 0f01 	tst.w	lr, #1
  406408:	f47f af4b 	bne.w	4062a2 <_realloc_r+0x5a>
  40640c:	f855 1c08 	ldr.w	r1, [r5, #-8]
  406410:	eba9 0a01 	sub.w	sl, r9, r1
  406414:	f8da 1004 	ldr.w	r1, [sl, #4]
  406418:	f021 0103 	bic.w	r1, r1, #3
  40641c:	448b      	add	fp, r1
  40641e:	4558      	cmp	r0, fp
  406420:	dce2      	bgt.n	4063e8 <_realloc_r+0x1a0>
  406422:	4656      	mov	r6, sl
  406424:	f8da 100c 	ldr.w	r1, [sl, #12]
  406428:	f856 0f08 	ldr.w	r0, [r6, #8]!
  40642c:	1f22      	subs	r2, r4, #4
  40642e:	2a24      	cmp	r2, #36	; 0x24
  406430:	60c1      	str	r1, [r0, #12]
  406432:	6088      	str	r0, [r1, #8]
  406434:	f200 808f 	bhi.w	406556 <_realloc_r+0x30e>
  406438:	2a13      	cmp	r2, #19
  40643a:	f240 808a 	bls.w	406552 <_realloc_r+0x30a>
  40643e:	6829      	ldr	r1, [r5, #0]
  406440:	f8ca 1008 	str.w	r1, [sl, #8]
  406444:	6869      	ldr	r1, [r5, #4]
  406446:	f8ca 100c 	str.w	r1, [sl, #12]
  40644a:	2a1b      	cmp	r2, #27
  40644c:	f200 808a 	bhi.w	406564 <_realloc_r+0x31c>
  406450:	3508      	adds	r5, #8
  406452:	f10a 0210 	add.w	r2, sl, #16
  406456:	6829      	ldr	r1, [r5, #0]
  406458:	6011      	str	r1, [r2, #0]
  40645a:	6869      	ldr	r1, [r5, #4]
  40645c:	6051      	str	r1, [r2, #4]
  40645e:	68a9      	ldr	r1, [r5, #8]
  406460:	6091      	str	r1, [r2, #8]
  406462:	eb0a 0107 	add.w	r1, sl, r7
  406466:	ebab 0207 	sub.w	r2, fp, r7
  40646a:	f042 0201 	orr.w	r2, r2, #1
  40646e:	6099      	str	r1, [r3, #8]
  406470:	604a      	str	r2, [r1, #4]
  406472:	f8da 3004 	ldr.w	r3, [sl, #4]
  406476:	f003 0301 	and.w	r3, r3, #1
  40647a:	431f      	orrs	r7, r3
  40647c:	4640      	mov	r0, r8
  40647e:	f8ca 7004 	str.w	r7, [sl, #4]
  406482:	f7ff fbe1 	bl	405c48 <__malloc_unlock>
  406486:	e751      	b.n	40632c <_realloc_r+0xe4>
  406488:	682b      	ldr	r3, [r5, #0]
  40648a:	6003      	str	r3, [r0, #0]
  40648c:	686b      	ldr	r3, [r5, #4]
  40648e:	6043      	str	r3, [r0, #4]
  406490:	2a1b      	cmp	r2, #27
  406492:	d82d      	bhi.n	4064f0 <_realloc_r+0x2a8>
  406494:	f100 0308 	add.w	r3, r0, #8
  406498:	f105 0208 	add.w	r2, r5, #8
  40649c:	e71b      	b.n	4062d6 <_realloc_r+0x8e>
  40649e:	4632      	mov	r2, r6
  4064a0:	6829      	ldr	r1, [r5, #0]
  4064a2:	6011      	str	r1, [r2, #0]
  4064a4:	6869      	ldr	r1, [r5, #4]
  4064a6:	6051      	str	r1, [r2, #4]
  4064a8:	68a9      	ldr	r1, [r5, #8]
  4064aa:	6091      	str	r1, [r2, #8]
  4064ac:	461c      	mov	r4, r3
  4064ae:	46d1      	mov	r9, sl
  4064b0:	e72a      	b.n	406308 <_realloc_r+0xc0>
  4064b2:	eb09 0107 	add.w	r1, r9, r7
  4064b6:	ebab 0b07 	sub.w	fp, fp, r7
  4064ba:	f04b 0201 	orr.w	r2, fp, #1
  4064be:	6099      	str	r1, [r3, #8]
  4064c0:	604a      	str	r2, [r1, #4]
  4064c2:	f855 3c04 	ldr.w	r3, [r5, #-4]
  4064c6:	f003 0301 	and.w	r3, r3, #1
  4064ca:	431f      	orrs	r7, r3
  4064cc:	4640      	mov	r0, r8
  4064ce:	f845 7c04 	str.w	r7, [r5, #-4]
  4064d2:	f7ff fbb9 	bl	405c48 <__malloc_unlock>
  4064d6:	462e      	mov	r6, r5
  4064d8:	e728      	b.n	40632c <_realloc_r+0xe4>
  4064da:	4629      	mov	r1, r5
  4064dc:	f7ff fb4a 	bl	405b74 <memmove>
  4064e0:	e6ff      	b.n	4062e2 <_realloc_r+0x9a>
  4064e2:	4629      	mov	r1, r5
  4064e4:	4630      	mov	r0, r6
  4064e6:	461c      	mov	r4, r3
  4064e8:	46d1      	mov	r9, sl
  4064ea:	f7ff fb43 	bl	405b74 <memmove>
  4064ee:	e70b      	b.n	406308 <_realloc_r+0xc0>
  4064f0:	68ab      	ldr	r3, [r5, #8]
  4064f2:	6083      	str	r3, [r0, #8]
  4064f4:	68eb      	ldr	r3, [r5, #12]
  4064f6:	60c3      	str	r3, [r0, #12]
  4064f8:	2a24      	cmp	r2, #36	; 0x24
  4064fa:	d017      	beq.n	40652c <_realloc_r+0x2e4>
  4064fc:	f100 0310 	add.w	r3, r0, #16
  406500:	f105 0210 	add.w	r2, r5, #16
  406504:	e6e7      	b.n	4062d6 <_realloc_r+0x8e>
  406506:	f850 3c04 	ldr.w	r3, [r0, #-4]
  40650a:	f023 0303 	bic.w	r3, r3, #3
  40650e:	441c      	add	r4, r3
  406510:	462e      	mov	r6, r5
  406512:	e6f9      	b.n	406308 <_realloc_r+0xc0>
  406514:	68a9      	ldr	r1, [r5, #8]
  406516:	f8ca 1010 	str.w	r1, [sl, #16]
  40651a:	68e9      	ldr	r1, [r5, #12]
  40651c:	f8ca 1014 	str.w	r1, [sl, #20]
  406520:	2a24      	cmp	r2, #36	; 0x24
  406522:	d00c      	beq.n	40653e <_realloc_r+0x2f6>
  406524:	3510      	adds	r5, #16
  406526:	f10a 0218 	add.w	r2, sl, #24
  40652a:	e7b9      	b.n	4064a0 <_realloc_r+0x258>
  40652c:	692b      	ldr	r3, [r5, #16]
  40652e:	6103      	str	r3, [r0, #16]
  406530:	696b      	ldr	r3, [r5, #20]
  406532:	6143      	str	r3, [r0, #20]
  406534:	f105 0218 	add.w	r2, r5, #24
  406538:	f100 0318 	add.w	r3, r0, #24
  40653c:	e6cb      	b.n	4062d6 <_realloc_r+0x8e>
  40653e:	692a      	ldr	r2, [r5, #16]
  406540:	f8ca 2018 	str.w	r2, [sl, #24]
  406544:	696a      	ldr	r2, [r5, #20]
  406546:	f8ca 201c 	str.w	r2, [sl, #28]
  40654a:	3518      	adds	r5, #24
  40654c:	f10a 0220 	add.w	r2, sl, #32
  406550:	e7a6      	b.n	4064a0 <_realloc_r+0x258>
  406552:	4632      	mov	r2, r6
  406554:	e77f      	b.n	406456 <_realloc_r+0x20e>
  406556:	4629      	mov	r1, r5
  406558:	4630      	mov	r0, r6
  40655a:	9301      	str	r3, [sp, #4]
  40655c:	f7ff fb0a 	bl	405b74 <memmove>
  406560:	9b01      	ldr	r3, [sp, #4]
  406562:	e77e      	b.n	406462 <_realloc_r+0x21a>
  406564:	68a9      	ldr	r1, [r5, #8]
  406566:	f8ca 1010 	str.w	r1, [sl, #16]
  40656a:	68e9      	ldr	r1, [r5, #12]
  40656c:	f8ca 1014 	str.w	r1, [sl, #20]
  406570:	2a24      	cmp	r2, #36	; 0x24
  406572:	d003      	beq.n	40657c <_realloc_r+0x334>
  406574:	3510      	adds	r5, #16
  406576:	f10a 0218 	add.w	r2, sl, #24
  40657a:	e76c      	b.n	406456 <_realloc_r+0x20e>
  40657c:	692a      	ldr	r2, [r5, #16]
  40657e:	f8ca 2018 	str.w	r2, [sl, #24]
  406582:	696a      	ldr	r2, [r5, #20]
  406584:	f8ca 201c 	str.w	r2, [sl, #28]
  406588:	3518      	adds	r5, #24
  40658a:	f10a 0220 	add.w	r2, sl, #32
  40658e:	e762      	b.n	406456 <_realloc_r+0x20e>
  406590:	204005a8 	.word	0x204005a8

00406594 <_sbrk_r>:
  406594:	b538      	push	{r3, r4, r5, lr}
  406596:	4c07      	ldr	r4, [pc, #28]	; (4065b4 <_sbrk_r+0x20>)
  406598:	2300      	movs	r3, #0
  40659a:	4605      	mov	r5, r0
  40659c:	4608      	mov	r0, r1
  40659e:	6023      	str	r3, [r4, #0]
  4065a0:	f7fa fe44 	bl	40122c <_sbrk>
  4065a4:	1c43      	adds	r3, r0, #1
  4065a6:	d000      	beq.n	4065aa <_sbrk_r+0x16>
  4065a8:	bd38      	pop	{r3, r4, r5, pc}
  4065aa:	6823      	ldr	r3, [r4, #0]
  4065ac:	2b00      	cmp	r3, #0
  4065ae:	d0fb      	beq.n	4065a8 <_sbrk_r+0x14>
  4065b0:	602b      	str	r3, [r5, #0]
  4065b2:	bd38      	pop	{r3, r4, r5, pc}
  4065b4:	20400b40 	.word	0x20400b40

004065b8 <__sread>:
  4065b8:	b510      	push	{r4, lr}
  4065ba:	460c      	mov	r4, r1
  4065bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4065c0:	f000 faa4 	bl	406b0c <_read_r>
  4065c4:	2800      	cmp	r0, #0
  4065c6:	db03      	blt.n	4065d0 <__sread+0x18>
  4065c8:	6d23      	ldr	r3, [r4, #80]	; 0x50
  4065ca:	4403      	add	r3, r0
  4065cc:	6523      	str	r3, [r4, #80]	; 0x50
  4065ce:	bd10      	pop	{r4, pc}
  4065d0:	89a3      	ldrh	r3, [r4, #12]
  4065d2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  4065d6:	81a3      	strh	r3, [r4, #12]
  4065d8:	bd10      	pop	{r4, pc}
  4065da:	bf00      	nop

004065dc <__swrite>:
  4065dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4065e0:	4616      	mov	r6, r2
  4065e2:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  4065e6:	461f      	mov	r7, r3
  4065e8:	05d3      	lsls	r3, r2, #23
  4065ea:	460c      	mov	r4, r1
  4065ec:	4605      	mov	r5, r0
  4065ee:	d507      	bpl.n	406600 <__swrite+0x24>
  4065f0:	2200      	movs	r2, #0
  4065f2:	2302      	movs	r3, #2
  4065f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4065f8:	f000 fa72 	bl	406ae0 <_lseek_r>
  4065fc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  406600:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  406604:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  406608:	81a2      	strh	r2, [r4, #12]
  40660a:	463b      	mov	r3, r7
  40660c:	4632      	mov	r2, r6
  40660e:	4628      	mov	r0, r5
  406610:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  406614:	f000 b922 	b.w	40685c <_write_r>

00406618 <__sseek>:
  406618:	b510      	push	{r4, lr}
  40661a:	460c      	mov	r4, r1
  40661c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  406620:	f000 fa5e 	bl	406ae0 <_lseek_r>
  406624:	89a3      	ldrh	r3, [r4, #12]
  406626:	1c42      	adds	r2, r0, #1
  406628:	bf0e      	itee	eq
  40662a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  40662e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  406632:	6520      	strne	r0, [r4, #80]	; 0x50
  406634:	81a3      	strh	r3, [r4, #12]
  406636:	bd10      	pop	{r4, pc}

00406638 <__sclose>:
  406638:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40663c:	f000 b9b6 	b.w	4069ac <_close_r>

00406640 <__ssprint_r>:
  406640:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406644:	6893      	ldr	r3, [r2, #8]
  406646:	b083      	sub	sp, #12
  406648:	4690      	mov	r8, r2
  40664a:	2b00      	cmp	r3, #0
  40664c:	d070      	beq.n	406730 <__ssprint_r+0xf0>
  40664e:	4682      	mov	sl, r0
  406650:	460c      	mov	r4, r1
  406652:	6817      	ldr	r7, [r2, #0]
  406654:	688d      	ldr	r5, [r1, #8]
  406656:	6808      	ldr	r0, [r1, #0]
  406658:	e042      	b.n	4066e0 <__ssprint_r+0xa0>
  40665a:	89a3      	ldrh	r3, [r4, #12]
  40665c:	f413 6f90 	tst.w	r3, #1152	; 0x480
  406660:	d02e      	beq.n	4066c0 <__ssprint_r+0x80>
  406662:	6965      	ldr	r5, [r4, #20]
  406664:	6921      	ldr	r1, [r4, #16]
  406666:	eb05 0545 	add.w	r5, r5, r5, lsl #1
  40666a:	eba0 0b01 	sub.w	fp, r0, r1
  40666e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
  406672:	f10b 0001 	add.w	r0, fp, #1
  406676:	106d      	asrs	r5, r5, #1
  406678:	4430      	add	r0, r6
  40667a:	42a8      	cmp	r0, r5
  40667c:	462a      	mov	r2, r5
  40667e:	bf84      	itt	hi
  406680:	4605      	movhi	r5, r0
  406682:	462a      	movhi	r2, r5
  406684:	055b      	lsls	r3, r3, #21
  406686:	d538      	bpl.n	4066fa <__ssprint_r+0xba>
  406688:	4611      	mov	r1, r2
  40668a:	4650      	mov	r0, sl
  40668c:	f7fe febc 	bl	405408 <_malloc_r>
  406690:	2800      	cmp	r0, #0
  406692:	d03c      	beq.n	40670e <__ssprint_r+0xce>
  406694:	465a      	mov	r2, fp
  406696:	6921      	ldr	r1, [r4, #16]
  406698:	9001      	str	r0, [sp, #4]
  40669a:	f7ff f9d1 	bl	405a40 <memcpy>
  40669e:	89a2      	ldrh	r2, [r4, #12]
  4066a0:	9b01      	ldr	r3, [sp, #4]
  4066a2:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  4066a6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  4066aa:	81a2      	strh	r2, [r4, #12]
  4066ac:	eba5 020b 	sub.w	r2, r5, fp
  4066b0:	eb03 000b 	add.w	r0, r3, fp
  4066b4:	6165      	str	r5, [r4, #20]
  4066b6:	6123      	str	r3, [r4, #16]
  4066b8:	6020      	str	r0, [r4, #0]
  4066ba:	60a2      	str	r2, [r4, #8]
  4066bc:	4635      	mov	r5, r6
  4066be:	46b3      	mov	fp, r6
  4066c0:	465a      	mov	r2, fp
  4066c2:	4649      	mov	r1, r9
  4066c4:	f7ff fa56 	bl	405b74 <memmove>
  4066c8:	f8d8 3008 	ldr.w	r3, [r8, #8]
  4066cc:	68a2      	ldr	r2, [r4, #8]
  4066ce:	6820      	ldr	r0, [r4, #0]
  4066d0:	1b55      	subs	r5, r2, r5
  4066d2:	4458      	add	r0, fp
  4066d4:	1b9e      	subs	r6, r3, r6
  4066d6:	60a5      	str	r5, [r4, #8]
  4066d8:	6020      	str	r0, [r4, #0]
  4066da:	f8c8 6008 	str.w	r6, [r8, #8]
  4066de:	b33e      	cbz	r6, 406730 <__ssprint_r+0xf0>
  4066e0:	687e      	ldr	r6, [r7, #4]
  4066e2:	463b      	mov	r3, r7
  4066e4:	3708      	adds	r7, #8
  4066e6:	2e00      	cmp	r6, #0
  4066e8:	d0fa      	beq.n	4066e0 <__ssprint_r+0xa0>
  4066ea:	42ae      	cmp	r6, r5
  4066ec:	f8d3 9000 	ldr.w	r9, [r3]
  4066f0:	46ab      	mov	fp, r5
  4066f2:	d2b2      	bcs.n	40665a <__ssprint_r+0x1a>
  4066f4:	4635      	mov	r5, r6
  4066f6:	46b3      	mov	fp, r6
  4066f8:	e7e2      	b.n	4066c0 <__ssprint_r+0x80>
  4066fa:	4650      	mov	r0, sl
  4066fc:	f7ff fda4 	bl	406248 <_realloc_r>
  406700:	4603      	mov	r3, r0
  406702:	2800      	cmp	r0, #0
  406704:	d1d2      	bne.n	4066ac <__ssprint_r+0x6c>
  406706:	6921      	ldr	r1, [r4, #16]
  406708:	4650      	mov	r0, sl
  40670a:	f7fe fb51 	bl	404db0 <_free_r>
  40670e:	230c      	movs	r3, #12
  406710:	f8ca 3000 	str.w	r3, [sl]
  406714:	89a3      	ldrh	r3, [r4, #12]
  406716:	2200      	movs	r2, #0
  406718:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40671c:	f04f 30ff 	mov.w	r0, #4294967295
  406720:	81a3      	strh	r3, [r4, #12]
  406722:	f8c8 2008 	str.w	r2, [r8, #8]
  406726:	f8c8 2004 	str.w	r2, [r8, #4]
  40672a:	b003      	add	sp, #12
  40672c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406730:	2000      	movs	r0, #0
  406732:	f8c8 0004 	str.w	r0, [r8, #4]
  406736:	b003      	add	sp, #12
  406738:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0040673c <__swbuf_r>:
  40673c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40673e:	460d      	mov	r5, r1
  406740:	4614      	mov	r4, r2
  406742:	4606      	mov	r6, r0
  406744:	b110      	cbz	r0, 40674c <__swbuf_r+0x10>
  406746:	6b83      	ldr	r3, [r0, #56]	; 0x38
  406748:	2b00      	cmp	r3, #0
  40674a:	d04b      	beq.n	4067e4 <__swbuf_r+0xa8>
  40674c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  406750:	69a3      	ldr	r3, [r4, #24]
  406752:	60a3      	str	r3, [r4, #8]
  406754:	b291      	uxth	r1, r2
  406756:	0708      	lsls	r0, r1, #28
  406758:	d539      	bpl.n	4067ce <__swbuf_r+0x92>
  40675a:	6923      	ldr	r3, [r4, #16]
  40675c:	2b00      	cmp	r3, #0
  40675e:	d036      	beq.n	4067ce <__swbuf_r+0x92>
  406760:	b2ed      	uxtb	r5, r5
  406762:	0489      	lsls	r1, r1, #18
  406764:	462f      	mov	r7, r5
  406766:	d515      	bpl.n	406794 <__swbuf_r+0x58>
  406768:	6822      	ldr	r2, [r4, #0]
  40676a:	6961      	ldr	r1, [r4, #20]
  40676c:	1ad3      	subs	r3, r2, r3
  40676e:	428b      	cmp	r3, r1
  406770:	da1c      	bge.n	4067ac <__swbuf_r+0x70>
  406772:	3301      	adds	r3, #1
  406774:	68a1      	ldr	r1, [r4, #8]
  406776:	1c50      	adds	r0, r2, #1
  406778:	3901      	subs	r1, #1
  40677a:	60a1      	str	r1, [r4, #8]
  40677c:	6020      	str	r0, [r4, #0]
  40677e:	7015      	strb	r5, [r2, #0]
  406780:	6962      	ldr	r2, [r4, #20]
  406782:	429a      	cmp	r2, r3
  406784:	d01a      	beq.n	4067bc <__swbuf_r+0x80>
  406786:	89a3      	ldrh	r3, [r4, #12]
  406788:	07db      	lsls	r3, r3, #31
  40678a:	d501      	bpl.n	406790 <__swbuf_r+0x54>
  40678c:	2d0a      	cmp	r5, #10
  40678e:	d015      	beq.n	4067bc <__swbuf_r+0x80>
  406790:	4638      	mov	r0, r7
  406792:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  406794:	6e61      	ldr	r1, [r4, #100]	; 0x64
  406796:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  40679a:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  40679e:	81a2      	strh	r2, [r4, #12]
  4067a0:	6822      	ldr	r2, [r4, #0]
  4067a2:	6661      	str	r1, [r4, #100]	; 0x64
  4067a4:	6961      	ldr	r1, [r4, #20]
  4067a6:	1ad3      	subs	r3, r2, r3
  4067a8:	428b      	cmp	r3, r1
  4067aa:	dbe2      	blt.n	406772 <__swbuf_r+0x36>
  4067ac:	4621      	mov	r1, r4
  4067ae:	4630      	mov	r0, r6
  4067b0:	f7fe f980 	bl	404ab4 <_fflush_r>
  4067b4:	b940      	cbnz	r0, 4067c8 <__swbuf_r+0x8c>
  4067b6:	6822      	ldr	r2, [r4, #0]
  4067b8:	2301      	movs	r3, #1
  4067ba:	e7db      	b.n	406774 <__swbuf_r+0x38>
  4067bc:	4621      	mov	r1, r4
  4067be:	4630      	mov	r0, r6
  4067c0:	f7fe f978 	bl	404ab4 <_fflush_r>
  4067c4:	2800      	cmp	r0, #0
  4067c6:	d0e3      	beq.n	406790 <__swbuf_r+0x54>
  4067c8:	f04f 37ff 	mov.w	r7, #4294967295
  4067cc:	e7e0      	b.n	406790 <__swbuf_r+0x54>
  4067ce:	4621      	mov	r1, r4
  4067d0:	4630      	mov	r0, r6
  4067d2:	f7fd f89b 	bl	40390c <__swsetup_r>
  4067d6:	2800      	cmp	r0, #0
  4067d8:	d1f6      	bne.n	4067c8 <__swbuf_r+0x8c>
  4067da:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4067de:	6923      	ldr	r3, [r4, #16]
  4067e0:	b291      	uxth	r1, r2
  4067e2:	e7bd      	b.n	406760 <__swbuf_r+0x24>
  4067e4:	f7fe f9be 	bl	404b64 <__sinit>
  4067e8:	e7b0      	b.n	40674c <__swbuf_r+0x10>
  4067ea:	bf00      	nop

004067ec <_wcrtomb_r>:
  4067ec:	b5f0      	push	{r4, r5, r6, r7, lr}
  4067ee:	4606      	mov	r6, r0
  4067f0:	b085      	sub	sp, #20
  4067f2:	461f      	mov	r7, r3
  4067f4:	b189      	cbz	r1, 40681a <_wcrtomb_r+0x2e>
  4067f6:	4c10      	ldr	r4, [pc, #64]	; (406838 <_wcrtomb_r+0x4c>)
  4067f8:	4d10      	ldr	r5, [pc, #64]	; (40683c <_wcrtomb_r+0x50>)
  4067fa:	6824      	ldr	r4, [r4, #0]
  4067fc:	6b64      	ldr	r4, [r4, #52]	; 0x34
  4067fe:	2c00      	cmp	r4, #0
  406800:	bf08      	it	eq
  406802:	462c      	moveq	r4, r5
  406804:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
  406808:	47a0      	blx	r4
  40680a:	1c43      	adds	r3, r0, #1
  40680c:	d103      	bne.n	406816 <_wcrtomb_r+0x2a>
  40680e:	2200      	movs	r2, #0
  406810:	238a      	movs	r3, #138	; 0x8a
  406812:	603a      	str	r2, [r7, #0]
  406814:	6033      	str	r3, [r6, #0]
  406816:	b005      	add	sp, #20
  406818:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40681a:	460c      	mov	r4, r1
  40681c:	4906      	ldr	r1, [pc, #24]	; (406838 <_wcrtomb_r+0x4c>)
  40681e:	4a07      	ldr	r2, [pc, #28]	; (40683c <_wcrtomb_r+0x50>)
  406820:	6809      	ldr	r1, [r1, #0]
  406822:	6b49      	ldr	r1, [r1, #52]	; 0x34
  406824:	2900      	cmp	r1, #0
  406826:	bf08      	it	eq
  406828:	4611      	moveq	r1, r2
  40682a:	4622      	mov	r2, r4
  40682c:	f8d1 40e0 	ldr.w	r4, [r1, #224]	; 0xe0
  406830:	a901      	add	r1, sp, #4
  406832:	47a0      	blx	r4
  406834:	e7e9      	b.n	40680a <_wcrtomb_r+0x1e>
  406836:	bf00      	nop
  406838:	20400008 	.word	0x20400008
  40683c:	2040043c 	.word	0x2040043c

00406840 <__ascii_wctomb>:
  406840:	b121      	cbz	r1, 40684c <__ascii_wctomb+0xc>
  406842:	2aff      	cmp	r2, #255	; 0xff
  406844:	d804      	bhi.n	406850 <__ascii_wctomb+0x10>
  406846:	700a      	strb	r2, [r1, #0]
  406848:	2001      	movs	r0, #1
  40684a:	4770      	bx	lr
  40684c:	4608      	mov	r0, r1
  40684e:	4770      	bx	lr
  406850:	238a      	movs	r3, #138	; 0x8a
  406852:	6003      	str	r3, [r0, #0]
  406854:	f04f 30ff 	mov.w	r0, #4294967295
  406858:	4770      	bx	lr
  40685a:	bf00      	nop

0040685c <_write_r>:
  40685c:	b570      	push	{r4, r5, r6, lr}
  40685e:	460d      	mov	r5, r1
  406860:	4c08      	ldr	r4, [pc, #32]	; (406884 <_write_r+0x28>)
  406862:	4611      	mov	r1, r2
  406864:	4606      	mov	r6, r0
  406866:	461a      	mov	r2, r3
  406868:	4628      	mov	r0, r5
  40686a:	2300      	movs	r3, #0
  40686c:	6023      	str	r3, [r4, #0]
  40686e:	f7f9 ff99 	bl	4007a4 <_write>
  406872:	1c43      	adds	r3, r0, #1
  406874:	d000      	beq.n	406878 <_write_r+0x1c>
  406876:	bd70      	pop	{r4, r5, r6, pc}
  406878:	6823      	ldr	r3, [r4, #0]
  40687a:	2b00      	cmp	r3, #0
  40687c:	d0fb      	beq.n	406876 <_write_r+0x1a>
  40687e:	6033      	str	r3, [r6, #0]
  406880:	bd70      	pop	{r4, r5, r6, pc}
  406882:	bf00      	nop
  406884:	20400b40 	.word	0x20400b40

00406888 <__register_exitproc>:
  406888:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40688c:	4d2c      	ldr	r5, [pc, #176]	; (406940 <__register_exitproc+0xb8>)
  40688e:	4606      	mov	r6, r0
  406890:	6828      	ldr	r0, [r5, #0]
  406892:	4698      	mov	r8, r3
  406894:	460f      	mov	r7, r1
  406896:	4691      	mov	r9, r2
  406898:	f7fe fd32 	bl	405300 <__retarget_lock_acquire_recursive>
  40689c:	4b29      	ldr	r3, [pc, #164]	; (406944 <__register_exitproc+0xbc>)
  40689e:	681c      	ldr	r4, [r3, #0]
  4068a0:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  4068a4:	2b00      	cmp	r3, #0
  4068a6:	d03e      	beq.n	406926 <__register_exitproc+0x9e>
  4068a8:	685a      	ldr	r2, [r3, #4]
  4068aa:	2a1f      	cmp	r2, #31
  4068ac:	dc1c      	bgt.n	4068e8 <__register_exitproc+0x60>
  4068ae:	f102 0e01 	add.w	lr, r2, #1
  4068b2:	b176      	cbz	r6, 4068d2 <__register_exitproc+0x4a>
  4068b4:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  4068b8:	2401      	movs	r4, #1
  4068ba:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  4068be:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  4068c2:	4094      	lsls	r4, r2
  4068c4:	4320      	orrs	r0, r4
  4068c6:	2e02      	cmp	r6, #2
  4068c8:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  4068cc:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  4068d0:	d023      	beq.n	40691a <__register_exitproc+0x92>
  4068d2:	3202      	adds	r2, #2
  4068d4:	f8c3 e004 	str.w	lr, [r3, #4]
  4068d8:	6828      	ldr	r0, [r5, #0]
  4068da:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  4068de:	f7fe fd11 	bl	405304 <__retarget_lock_release_recursive>
  4068e2:	2000      	movs	r0, #0
  4068e4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4068e8:	4b17      	ldr	r3, [pc, #92]	; (406948 <__register_exitproc+0xc0>)
  4068ea:	b30b      	cbz	r3, 406930 <__register_exitproc+0xa8>
  4068ec:	f44f 70c8 	mov.w	r0, #400	; 0x190
  4068f0:	f7fe fd82 	bl	4053f8 <malloc>
  4068f4:	4603      	mov	r3, r0
  4068f6:	b1d8      	cbz	r0, 406930 <__register_exitproc+0xa8>
  4068f8:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  4068fc:	6002      	str	r2, [r0, #0]
  4068fe:	2100      	movs	r1, #0
  406900:	6041      	str	r1, [r0, #4]
  406902:	460a      	mov	r2, r1
  406904:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  406908:	f04f 0e01 	mov.w	lr, #1
  40690c:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  406910:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  406914:	2e00      	cmp	r6, #0
  406916:	d0dc      	beq.n	4068d2 <__register_exitproc+0x4a>
  406918:	e7cc      	b.n	4068b4 <__register_exitproc+0x2c>
  40691a:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  40691e:	430c      	orrs	r4, r1
  406920:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  406924:	e7d5      	b.n	4068d2 <__register_exitproc+0x4a>
  406926:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  40692a:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  40692e:	e7bb      	b.n	4068a8 <__register_exitproc+0x20>
  406930:	6828      	ldr	r0, [r5, #0]
  406932:	f7fe fce7 	bl	405304 <__retarget_lock_release_recursive>
  406936:	f04f 30ff 	mov.w	r0, #4294967295
  40693a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40693e:	bf00      	nop
  406940:	20400438 	.word	0x20400438
  406944:	004077fc 	.word	0x004077fc
  406948:	004053f9 	.word	0x004053f9

0040694c <_calloc_r>:
  40694c:	b510      	push	{r4, lr}
  40694e:	fb02 f101 	mul.w	r1, r2, r1
  406952:	f7fe fd59 	bl	405408 <_malloc_r>
  406956:	4604      	mov	r4, r0
  406958:	b1d8      	cbz	r0, 406992 <_calloc_r+0x46>
  40695a:	f850 2c04 	ldr.w	r2, [r0, #-4]
  40695e:	f022 0203 	bic.w	r2, r2, #3
  406962:	3a04      	subs	r2, #4
  406964:	2a24      	cmp	r2, #36	; 0x24
  406966:	d818      	bhi.n	40699a <_calloc_r+0x4e>
  406968:	2a13      	cmp	r2, #19
  40696a:	d914      	bls.n	406996 <_calloc_r+0x4a>
  40696c:	2300      	movs	r3, #0
  40696e:	2a1b      	cmp	r2, #27
  406970:	6003      	str	r3, [r0, #0]
  406972:	6043      	str	r3, [r0, #4]
  406974:	d916      	bls.n	4069a4 <_calloc_r+0x58>
  406976:	2a24      	cmp	r2, #36	; 0x24
  406978:	6083      	str	r3, [r0, #8]
  40697a:	60c3      	str	r3, [r0, #12]
  40697c:	bf11      	iteee	ne
  40697e:	f100 0210 	addne.w	r2, r0, #16
  406982:	6103      	streq	r3, [r0, #16]
  406984:	6143      	streq	r3, [r0, #20]
  406986:	f100 0218 	addeq.w	r2, r0, #24
  40698a:	2300      	movs	r3, #0
  40698c:	6013      	str	r3, [r2, #0]
  40698e:	6053      	str	r3, [r2, #4]
  406990:	6093      	str	r3, [r2, #8]
  406992:	4620      	mov	r0, r4
  406994:	bd10      	pop	{r4, pc}
  406996:	4602      	mov	r2, r0
  406998:	e7f7      	b.n	40698a <_calloc_r+0x3e>
  40699a:	2100      	movs	r1, #0
  40699c:	f7fa fcaa 	bl	4012f4 <memset>
  4069a0:	4620      	mov	r0, r4
  4069a2:	bd10      	pop	{r4, pc}
  4069a4:	f100 0208 	add.w	r2, r0, #8
  4069a8:	e7ef      	b.n	40698a <_calloc_r+0x3e>
  4069aa:	bf00      	nop

004069ac <_close_r>:
  4069ac:	b538      	push	{r3, r4, r5, lr}
  4069ae:	4c07      	ldr	r4, [pc, #28]	; (4069cc <_close_r+0x20>)
  4069b0:	2300      	movs	r3, #0
  4069b2:	4605      	mov	r5, r0
  4069b4:	4608      	mov	r0, r1
  4069b6:	6023      	str	r3, [r4, #0]
  4069b8:	f7fa fc54 	bl	401264 <_close>
  4069bc:	1c43      	adds	r3, r0, #1
  4069be:	d000      	beq.n	4069c2 <_close_r+0x16>
  4069c0:	bd38      	pop	{r3, r4, r5, pc}
  4069c2:	6823      	ldr	r3, [r4, #0]
  4069c4:	2b00      	cmp	r3, #0
  4069c6:	d0fb      	beq.n	4069c0 <_close_r+0x14>
  4069c8:	602b      	str	r3, [r5, #0]
  4069ca:	bd38      	pop	{r3, r4, r5, pc}
  4069cc:	20400b40 	.word	0x20400b40

004069d0 <_fclose_r>:
  4069d0:	b570      	push	{r4, r5, r6, lr}
  4069d2:	b159      	cbz	r1, 4069ec <_fclose_r+0x1c>
  4069d4:	4605      	mov	r5, r0
  4069d6:	460c      	mov	r4, r1
  4069d8:	b110      	cbz	r0, 4069e0 <_fclose_r+0x10>
  4069da:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4069dc:	2b00      	cmp	r3, #0
  4069de:	d03c      	beq.n	406a5a <_fclose_r+0x8a>
  4069e0:	6e63      	ldr	r3, [r4, #100]	; 0x64
  4069e2:	07d8      	lsls	r0, r3, #31
  4069e4:	d505      	bpl.n	4069f2 <_fclose_r+0x22>
  4069e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4069ea:	b92b      	cbnz	r3, 4069f8 <_fclose_r+0x28>
  4069ec:	2600      	movs	r6, #0
  4069ee:	4630      	mov	r0, r6
  4069f0:	bd70      	pop	{r4, r5, r6, pc}
  4069f2:	89a3      	ldrh	r3, [r4, #12]
  4069f4:	0599      	lsls	r1, r3, #22
  4069f6:	d53c      	bpl.n	406a72 <_fclose_r+0xa2>
  4069f8:	4621      	mov	r1, r4
  4069fa:	4628      	mov	r0, r5
  4069fc:	f7fd ffba 	bl	404974 <__sflush_r>
  406a00:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  406a02:	4606      	mov	r6, r0
  406a04:	b133      	cbz	r3, 406a14 <_fclose_r+0x44>
  406a06:	69e1      	ldr	r1, [r4, #28]
  406a08:	4628      	mov	r0, r5
  406a0a:	4798      	blx	r3
  406a0c:	2800      	cmp	r0, #0
  406a0e:	bfb8      	it	lt
  406a10:	f04f 36ff 	movlt.w	r6, #4294967295
  406a14:	89a3      	ldrh	r3, [r4, #12]
  406a16:	061a      	lsls	r2, r3, #24
  406a18:	d422      	bmi.n	406a60 <_fclose_r+0x90>
  406a1a:	6b21      	ldr	r1, [r4, #48]	; 0x30
  406a1c:	b141      	cbz	r1, 406a30 <_fclose_r+0x60>
  406a1e:	f104 0340 	add.w	r3, r4, #64	; 0x40
  406a22:	4299      	cmp	r1, r3
  406a24:	d002      	beq.n	406a2c <_fclose_r+0x5c>
  406a26:	4628      	mov	r0, r5
  406a28:	f7fe f9c2 	bl	404db0 <_free_r>
  406a2c:	2300      	movs	r3, #0
  406a2e:	6323      	str	r3, [r4, #48]	; 0x30
  406a30:	6c61      	ldr	r1, [r4, #68]	; 0x44
  406a32:	b121      	cbz	r1, 406a3e <_fclose_r+0x6e>
  406a34:	4628      	mov	r0, r5
  406a36:	f7fe f9bb 	bl	404db0 <_free_r>
  406a3a:	2300      	movs	r3, #0
  406a3c:	6463      	str	r3, [r4, #68]	; 0x44
  406a3e:	f7fe f8bd 	bl	404bbc <__sfp_lock_acquire>
  406a42:	6e63      	ldr	r3, [r4, #100]	; 0x64
  406a44:	2200      	movs	r2, #0
  406a46:	07db      	lsls	r3, r3, #31
  406a48:	81a2      	strh	r2, [r4, #12]
  406a4a:	d50e      	bpl.n	406a6a <_fclose_r+0x9a>
  406a4c:	6da0      	ldr	r0, [r4, #88]	; 0x58
  406a4e:	f7fe fc55 	bl	4052fc <__retarget_lock_close_recursive>
  406a52:	f7fe f8b9 	bl	404bc8 <__sfp_lock_release>
  406a56:	4630      	mov	r0, r6
  406a58:	bd70      	pop	{r4, r5, r6, pc}
  406a5a:	f7fe f883 	bl	404b64 <__sinit>
  406a5e:	e7bf      	b.n	4069e0 <_fclose_r+0x10>
  406a60:	6921      	ldr	r1, [r4, #16]
  406a62:	4628      	mov	r0, r5
  406a64:	f7fe f9a4 	bl	404db0 <_free_r>
  406a68:	e7d7      	b.n	406a1a <_fclose_r+0x4a>
  406a6a:	6da0      	ldr	r0, [r4, #88]	; 0x58
  406a6c:	f7fe fc4a 	bl	405304 <__retarget_lock_release_recursive>
  406a70:	e7ec      	b.n	406a4c <_fclose_r+0x7c>
  406a72:	6da0      	ldr	r0, [r4, #88]	; 0x58
  406a74:	f7fe fc44 	bl	405300 <__retarget_lock_acquire_recursive>
  406a78:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406a7c:	2b00      	cmp	r3, #0
  406a7e:	d1bb      	bne.n	4069f8 <_fclose_r+0x28>
  406a80:	6e66      	ldr	r6, [r4, #100]	; 0x64
  406a82:	f016 0601 	ands.w	r6, r6, #1
  406a86:	d1b1      	bne.n	4069ec <_fclose_r+0x1c>
  406a88:	6da0      	ldr	r0, [r4, #88]	; 0x58
  406a8a:	f7fe fc3b 	bl	405304 <__retarget_lock_release_recursive>
  406a8e:	4630      	mov	r0, r6
  406a90:	bd70      	pop	{r4, r5, r6, pc}
  406a92:	bf00      	nop

00406a94 <_fstat_r>:
  406a94:	b538      	push	{r3, r4, r5, lr}
  406a96:	460b      	mov	r3, r1
  406a98:	4c07      	ldr	r4, [pc, #28]	; (406ab8 <_fstat_r+0x24>)
  406a9a:	4605      	mov	r5, r0
  406a9c:	4611      	mov	r1, r2
  406a9e:	4618      	mov	r0, r3
  406aa0:	2300      	movs	r3, #0
  406aa2:	6023      	str	r3, [r4, #0]
  406aa4:	f7fa fbe1 	bl	40126a <_fstat>
  406aa8:	1c43      	adds	r3, r0, #1
  406aaa:	d000      	beq.n	406aae <_fstat_r+0x1a>
  406aac:	bd38      	pop	{r3, r4, r5, pc}
  406aae:	6823      	ldr	r3, [r4, #0]
  406ab0:	2b00      	cmp	r3, #0
  406ab2:	d0fb      	beq.n	406aac <_fstat_r+0x18>
  406ab4:	602b      	str	r3, [r5, #0]
  406ab6:	bd38      	pop	{r3, r4, r5, pc}
  406ab8:	20400b40 	.word	0x20400b40

00406abc <_isatty_r>:
  406abc:	b538      	push	{r3, r4, r5, lr}
  406abe:	4c07      	ldr	r4, [pc, #28]	; (406adc <_isatty_r+0x20>)
  406ac0:	2300      	movs	r3, #0
  406ac2:	4605      	mov	r5, r0
  406ac4:	4608      	mov	r0, r1
  406ac6:	6023      	str	r3, [r4, #0]
  406ac8:	f7fa fbd4 	bl	401274 <_isatty>
  406acc:	1c43      	adds	r3, r0, #1
  406ace:	d000      	beq.n	406ad2 <_isatty_r+0x16>
  406ad0:	bd38      	pop	{r3, r4, r5, pc}
  406ad2:	6823      	ldr	r3, [r4, #0]
  406ad4:	2b00      	cmp	r3, #0
  406ad6:	d0fb      	beq.n	406ad0 <_isatty_r+0x14>
  406ad8:	602b      	str	r3, [r5, #0]
  406ada:	bd38      	pop	{r3, r4, r5, pc}
  406adc:	20400b40 	.word	0x20400b40

00406ae0 <_lseek_r>:
  406ae0:	b570      	push	{r4, r5, r6, lr}
  406ae2:	460d      	mov	r5, r1
  406ae4:	4c08      	ldr	r4, [pc, #32]	; (406b08 <_lseek_r+0x28>)
  406ae6:	4611      	mov	r1, r2
  406ae8:	4606      	mov	r6, r0
  406aea:	461a      	mov	r2, r3
  406aec:	4628      	mov	r0, r5
  406aee:	2300      	movs	r3, #0
  406af0:	6023      	str	r3, [r4, #0]
  406af2:	f7fa fbc1 	bl	401278 <_lseek>
  406af6:	1c43      	adds	r3, r0, #1
  406af8:	d000      	beq.n	406afc <_lseek_r+0x1c>
  406afa:	bd70      	pop	{r4, r5, r6, pc}
  406afc:	6823      	ldr	r3, [r4, #0]
  406afe:	2b00      	cmp	r3, #0
  406b00:	d0fb      	beq.n	406afa <_lseek_r+0x1a>
  406b02:	6033      	str	r3, [r6, #0]
  406b04:	bd70      	pop	{r4, r5, r6, pc}
  406b06:	bf00      	nop
  406b08:	20400b40 	.word	0x20400b40

00406b0c <_read_r>:
  406b0c:	b570      	push	{r4, r5, r6, lr}
  406b0e:	460d      	mov	r5, r1
  406b10:	4c08      	ldr	r4, [pc, #32]	; (406b34 <_read_r+0x28>)
  406b12:	4611      	mov	r1, r2
  406b14:	4606      	mov	r6, r0
  406b16:	461a      	mov	r2, r3
  406b18:	4628      	mov	r0, r5
  406b1a:	2300      	movs	r3, #0
  406b1c:	6023      	str	r3, [r4, #0]
  406b1e:	f7f9 fe23 	bl	400768 <_read>
  406b22:	1c43      	adds	r3, r0, #1
  406b24:	d000      	beq.n	406b28 <_read_r+0x1c>
  406b26:	bd70      	pop	{r4, r5, r6, pc}
  406b28:	6823      	ldr	r3, [r4, #0]
  406b2a:	2b00      	cmp	r3, #0
  406b2c:	d0fb      	beq.n	406b26 <_read_r+0x1a>
  406b2e:	6033      	str	r3, [r6, #0]
  406b30:	bd70      	pop	{r4, r5, r6, pc}
  406b32:	bf00      	nop
  406b34:	20400b40 	.word	0x20400b40

00406b38 <__aeabi_drsub>:
  406b38:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  406b3c:	e002      	b.n	406b44 <__adddf3>
  406b3e:	bf00      	nop

00406b40 <__aeabi_dsub>:
  406b40:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00406b44 <__adddf3>:
  406b44:	b530      	push	{r4, r5, lr}
  406b46:	ea4f 0441 	mov.w	r4, r1, lsl #1
  406b4a:	ea4f 0543 	mov.w	r5, r3, lsl #1
  406b4e:	ea94 0f05 	teq	r4, r5
  406b52:	bf08      	it	eq
  406b54:	ea90 0f02 	teqeq	r0, r2
  406b58:	bf1f      	itttt	ne
  406b5a:	ea54 0c00 	orrsne.w	ip, r4, r0
  406b5e:	ea55 0c02 	orrsne.w	ip, r5, r2
  406b62:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  406b66:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  406b6a:	f000 80e2 	beq.w	406d32 <__adddf3+0x1ee>
  406b6e:	ea4f 5454 	mov.w	r4, r4, lsr #21
  406b72:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  406b76:	bfb8      	it	lt
  406b78:	426d      	neglt	r5, r5
  406b7a:	dd0c      	ble.n	406b96 <__adddf3+0x52>
  406b7c:	442c      	add	r4, r5
  406b7e:	ea80 0202 	eor.w	r2, r0, r2
  406b82:	ea81 0303 	eor.w	r3, r1, r3
  406b86:	ea82 0000 	eor.w	r0, r2, r0
  406b8a:	ea83 0101 	eor.w	r1, r3, r1
  406b8e:	ea80 0202 	eor.w	r2, r0, r2
  406b92:	ea81 0303 	eor.w	r3, r1, r3
  406b96:	2d36      	cmp	r5, #54	; 0x36
  406b98:	bf88      	it	hi
  406b9a:	bd30      	pophi	{r4, r5, pc}
  406b9c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  406ba0:	ea4f 3101 	mov.w	r1, r1, lsl #12
  406ba4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  406ba8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  406bac:	d002      	beq.n	406bb4 <__adddf3+0x70>
  406bae:	4240      	negs	r0, r0
  406bb0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  406bb4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  406bb8:	ea4f 3303 	mov.w	r3, r3, lsl #12
  406bbc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  406bc0:	d002      	beq.n	406bc8 <__adddf3+0x84>
  406bc2:	4252      	negs	r2, r2
  406bc4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  406bc8:	ea94 0f05 	teq	r4, r5
  406bcc:	f000 80a7 	beq.w	406d1e <__adddf3+0x1da>
  406bd0:	f1a4 0401 	sub.w	r4, r4, #1
  406bd4:	f1d5 0e20 	rsbs	lr, r5, #32
  406bd8:	db0d      	blt.n	406bf6 <__adddf3+0xb2>
  406bda:	fa02 fc0e 	lsl.w	ip, r2, lr
  406bde:	fa22 f205 	lsr.w	r2, r2, r5
  406be2:	1880      	adds	r0, r0, r2
  406be4:	f141 0100 	adc.w	r1, r1, #0
  406be8:	fa03 f20e 	lsl.w	r2, r3, lr
  406bec:	1880      	adds	r0, r0, r2
  406bee:	fa43 f305 	asr.w	r3, r3, r5
  406bf2:	4159      	adcs	r1, r3
  406bf4:	e00e      	b.n	406c14 <__adddf3+0xd0>
  406bf6:	f1a5 0520 	sub.w	r5, r5, #32
  406bfa:	f10e 0e20 	add.w	lr, lr, #32
  406bfe:	2a01      	cmp	r2, #1
  406c00:	fa03 fc0e 	lsl.w	ip, r3, lr
  406c04:	bf28      	it	cs
  406c06:	f04c 0c02 	orrcs.w	ip, ip, #2
  406c0a:	fa43 f305 	asr.w	r3, r3, r5
  406c0e:	18c0      	adds	r0, r0, r3
  406c10:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  406c14:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  406c18:	d507      	bpl.n	406c2a <__adddf3+0xe6>
  406c1a:	f04f 0e00 	mov.w	lr, #0
  406c1e:	f1dc 0c00 	rsbs	ip, ip, #0
  406c22:	eb7e 0000 	sbcs.w	r0, lr, r0
  406c26:	eb6e 0101 	sbc.w	r1, lr, r1
  406c2a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  406c2e:	d31b      	bcc.n	406c68 <__adddf3+0x124>
  406c30:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  406c34:	d30c      	bcc.n	406c50 <__adddf3+0x10c>
  406c36:	0849      	lsrs	r1, r1, #1
  406c38:	ea5f 0030 	movs.w	r0, r0, rrx
  406c3c:	ea4f 0c3c 	mov.w	ip, ip, rrx
  406c40:	f104 0401 	add.w	r4, r4, #1
  406c44:	ea4f 5244 	mov.w	r2, r4, lsl #21
  406c48:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  406c4c:	f080 809a 	bcs.w	406d84 <__adddf3+0x240>
  406c50:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  406c54:	bf08      	it	eq
  406c56:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  406c5a:	f150 0000 	adcs.w	r0, r0, #0
  406c5e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  406c62:	ea41 0105 	orr.w	r1, r1, r5
  406c66:	bd30      	pop	{r4, r5, pc}
  406c68:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  406c6c:	4140      	adcs	r0, r0
  406c6e:	eb41 0101 	adc.w	r1, r1, r1
  406c72:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  406c76:	f1a4 0401 	sub.w	r4, r4, #1
  406c7a:	d1e9      	bne.n	406c50 <__adddf3+0x10c>
  406c7c:	f091 0f00 	teq	r1, #0
  406c80:	bf04      	itt	eq
  406c82:	4601      	moveq	r1, r0
  406c84:	2000      	moveq	r0, #0
  406c86:	fab1 f381 	clz	r3, r1
  406c8a:	bf08      	it	eq
  406c8c:	3320      	addeq	r3, #32
  406c8e:	f1a3 030b 	sub.w	r3, r3, #11
  406c92:	f1b3 0220 	subs.w	r2, r3, #32
  406c96:	da0c      	bge.n	406cb2 <__adddf3+0x16e>
  406c98:	320c      	adds	r2, #12
  406c9a:	dd08      	ble.n	406cae <__adddf3+0x16a>
  406c9c:	f102 0c14 	add.w	ip, r2, #20
  406ca0:	f1c2 020c 	rsb	r2, r2, #12
  406ca4:	fa01 f00c 	lsl.w	r0, r1, ip
  406ca8:	fa21 f102 	lsr.w	r1, r1, r2
  406cac:	e00c      	b.n	406cc8 <__adddf3+0x184>
  406cae:	f102 0214 	add.w	r2, r2, #20
  406cb2:	bfd8      	it	le
  406cb4:	f1c2 0c20 	rsble	ip, r2, #32
  406cb8:	fa01 f102 	lsl.w	r1, r1, r2
  406cbc:	fa20 fc0c 	lsr.w	ip, r0, ip
  406cc0:	bfdc      	itt	le
  406cc2:	ea41 010c 	orrle.w	r1, r1, ip
  406cc6:	4090      	lslle	r0, r2
  406cc8:	1ae4      	subs	r4, r4, r3
  406cca:	bfa2      	ittt	ge
  406ccc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  406cd0:	4329      	orrge	r1, r5
  406cd2:	bd30      	popge	{r4, r5, pc}
  406cd4:	ea6f 0404 	mvn.w	r4, r4
  406cd8:	3c1f      	subs	r4, #31
  406cda:	da1c      	bge.n	406d16 <__adddf3+0x1d2>
  406cdc:	340c      	adds	r4, #12
  406cde:	dc0e      	bgt.n	406cfe <__adddf3+0x1ba>
  406ce0:	f104 0414 	add.w	r4, r4, #20
  406ce4:	f1c4 0220 	rsb	r2, r4, #32
  406ce8:	fa20 f004 	lsr.w	r0, r0, r4
  406cec:	fa01 f302 	lsl.w	r3, r1, r2
  406cf0:	ea40 0003 	orr.w	r0, r0, r3
  406cf4:	fa21 f304 	lsr.w	r3, r1, r4
  406cf8:	ea45 0103 	orr.w	r1, r5, r3
  406cfc:	bd30      	pop	{r4, r5, pc}
  406cfe:	f1c4 040c 	rsb	r4, r4, #12
  406d02:	f1c4 0220 	rsb	r2, r4, #32
  406d06:	fa20 f002 	lsr.w	r0, r0, r2
  406d0a:	fa01 f304 	lsl.w	r3, r1, r4
  406d0e:	ea40 0003 	orr.w	r0, r0, r3
  406d12:	4629      	mov	r1, r5
  406d14:	bd30      	pop	{r4, r5, pc}
  406d16:	fa21 f004 	lsr.w	r0, r1, r4
  406d1a:	4629      	mov	r1, r5
  406d1c:	bd30      	pop	{r4, r5, pc}
  406d1e:	f094 0f00 	teq	r4, #0
  406d22:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  406d26:	bf06      	itte	eq
  406d28:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  406d2c:	3401      	addeq	r4, #1
  406d2e:	3d01      	subne	r5, #1
  406d30:	e74e      	b.n	406bd0 <__adddf3+0x8c>
  406d32:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  406d36:	bf18      	it	ne
  406d38:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  406d3c:	d029      	beq.n	406d92 <__adddf3+0x24e>
  406d3e:	ea94 0f05 	teq	r4, r5
  406d42:	bf08      	it	eq
  406d44:	ea90 0f02 	teqeq	r0, r2
  406d48:	d005      	beq.n	406d56 <__adddf3+0x212>
  406d4a:	ea54 0c00 	orrs.w	ip, r4, r0
  406d4e:	bf04      	itt	eq
  406d50:	4619      	moveq	r1, r3
  406d52:	4610      	moveq	r0, r2
  406d54:	bd30      	pop	{r4, r5, pc}
  406d56:	ea91 0f03 	teq	r1, r3
  406d5a:	bf1e      	ittt	ne
  406d5c:	2100      	movne	r1, #0
  406d5e:	2000      	movne	r0, #0
  406d60:	bd30      	popne	{r4, r5, pc}
  406d62:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  406d66:	d105      	bne.n	406d74 <__adddf3+0x230>
  406d68:	0040      	lsls	r0, r0, #1
  406d6a:	4149      	adcs	r1, r1
  406d6c:	bf28      	it	cs
  406d6e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  406d72:	bd30      	pop	{r4, r5, pc}
  406d74:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  406d78:	bf3c      	itt	cc
  406d7a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  406d7e:	bd30      	popcc	{r4, r5, pc}
  406d80:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  406d84:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  406d88:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  406d8c:	f04f 0000 	mov.w	r0, #0
  406d90:	bd30      	pop	{r4, r5, pc}
  406d92:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  406d96:	bf1a      	itte	ne
  406d98:	4619      	movne	r1, r3
  406d9a:	4610      	movne	r0, r2
  406d9c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  406da0:	bf1c      	itt	ne
  406da2:	460b      	movne	r3, r1
  406da4:	4602      	movne	r2, r0
  406da6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  406daa:	bf06      	itte	eq
  406dac:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  406db0:	ea91 0f03 	teqeq	r1, r3
  406db4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  406db8:	bd30      	pop	{r4, r5, pc}
  406dba:	bf00      	nop

00406dbc <__aeabi_ui2d>:
  406dbc:	f090 0f00 	teq	r0, #0
  406dc0:	bf04      	itt	eq
  406dc2:	2100      	moveq	r1, #0
  406dc4:	4770      	bxeq	lr
  406dc6:	b530      	push	{r4, r5, lr}
  406dc8:	f44f 6480 	mov.w	r4, #1024	; 0x400
  406dcc:	f104 0432 	add.w	r4, r4, #50	; 0x32
  406dd0:	f04f 0500 	mov.w	r5, #0
  406dd4:	f04f 0100 	mov.w	r1, #0
  406dd8:	e750      	b.n	406c7c <__adddf3+0x138>
  406dda:	bf00      	nop

00406ddc <__aeabi_i2d>:
  406ddc:	f090 0f00 	teq	r0, #0
  406de0:	bf04      	itt	eq
  406de2:	2100      	moveq	r1, #0
  406de4:	4770      	bxeq	lr
  406de6:	b530      	push	{r4, r5, lr}
  406de8:	f44f 6480 	mov.w	r4, #1024	; 0x400
  406dec:	f104 0432 	add.w	r4, r4, #50	; 0x32
  406df0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  406df4:	bf48      	it	mi
  406df6:	4240      	negmi	r0, r0
  406df8:	f04f 0100 	mov.w	r1, #0
  406dfc:	e73e      	b.n	406c7c <__adddf3+0x138>
  406dfe:	bf00      	nop

00406e00 <__aeabi_f2d>:
  406e00:	0042      	lsls	r2, r0, #1
  406e02:	ea4f 01e2 	mov.w	r1, r2, asr #3
  406e06:	ea4f 0131 	mov.w	r1, r1, rrx
  406e0a:	ea4f 7002 	mov.w	r0, r2, lsl #28
  406e0e:	bf1f      	itttt	ne
  406e10:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  406e14:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  406e18:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  406e1c:	4770      	bxne	lr
  406e1e:	f092 0f00 	teq	r2, #0
  406e22:	bf14      	ite	ne
  406e24:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  406e28:	4770      	bxeq	lr
  406e2a:	b530      	push	{r4, r5, lr}
  406e2c:	f44f 7460 	mov.w	r4, #896	; 0x380
  406e30:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  406e34:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  406e38:	e720      	b.n	406c7c <__adddf3+0x138>
  406e3a:	bf00      	nop

00406e3c <__aeabi_ul2d>:
  406e3c:	ea50 0201 	orrs.w	r2, r0, r1
  406e40:	bf08      	it	eq
  406e42:	4770      	bxeq	lr
  406e44:	b530      	push	{r4, r5, lr}
  406e46:	f04f 0500 	mov.w	r5, #0
  406e4a:	e00a      	b.n	406e62 <__aeabi_l2d+0x16>

00406e4c <__aeabi_l2d>:
  406e4c:	ea50 0201 	orrs.w	r2, r0, r1
  406e50:	bf08      	it	eq
  406e52:	4770      	bxeq	lr
  406e54:	b530      	push	{r4, r5, lr}
  406e56:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  406e5a:	d502      	bpl.n	406e62 <__aeabi_l2d+0x16>
  406e5c:	4240      	negs	r0, r0
  406e5e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  406e62:	f44f 6480 	mov.w	r4, #1024	; 0x400
  406e66:	f104 0432 	add.w	r4, r4, #50	; 0x32
  406e6a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  406e6e:	f43f aedc 	beq.w	406c2a <__adddf3+0xe6>
  406e72:	f04f 0203 	mov.w	r2, #3
  406e76:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  406e7a:	bf18      	it	ne
  406e7c:	3203      	addne	r2, #3
  406e7e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  406e82:	bf18      	it	ne
  406e84:	3203      	addne	r2, #3
  406e86:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  406e8a:	f1c2 0320 	rsb	r3, r2, #32
  406e8e:	fa00 fc03 	lsl.w	ip, r0, r3
  406e92:	fa20 f002 	lsr.w	r0, r0, r2
  406e96:	fa01 fe03 	lsl.w	lr, r1, r3
  406e9a:	ea40 000e 	orr.w	r0, r0, lr
  406e9e:	fa21 f102 	lsr.w	r1, r1, r2
  406ea2:	4414      	add	r4, r2
  406ea4:	e6c1      	b.n	406c2a <__adddf3+0xe6>
  406ea6:	bf00      	nop

00406ea8 <__aeabi_dmul>:
  406ea8:	b570      	push	{r4, r5, r6, lr}
  406eaa:	f04f 0cff 	mov.w	ip, #255	; 0xff
  406eae:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  406eb2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  406eb6:	bf1d      	ittte	ne
  406eb8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  406ebc:	ea94 0f0c 	teqne	r4, ip
  406ec0:	ea95 0f0c 	teqne	r5, ip
  406ec4:	f000 f8de 	bleq	407084 <__aeabi_dmul+0x1dc>
  406ec8:	442c      	add	r4, r5
  406eca:	ea81 0603 	eor.w	r6, r1, r3
  406ece:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  406ed2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  406ed6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  406eda:	bf18      	it	ne
  406edc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  406ee0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  406ee4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  406ee8:	d038      	beq.n	406f5c <__aeabi_dmul+0xb4>
  406eea:	fba0 ce02 	umull	ip, lr, r0, r2
  406eee:	f04f 0500 	mov.w	r5, #0
  406ef2:	fbe1 e502 	umlal	lr, r5, r1, r2
  406ef6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  406efa:	fbe0 e503 	umlal	lr, r5, r0, r3
  406efe:	f04f 0600 	mov.w	r6, #0
  406f02:	fbe1 5603 	umlal	r5, r6, r1, r3
  406f06:	f09c 0f00 	teq	ip, #0
  406f0a:	bf18      	it	ne
  406f0c:	f04e 0e01 	orrne.w	lr, lr, #1
  406f10:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  406f14:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  406f18:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  406f1c:	d204      	bcs.n	406f28 <__aeabi_dmul+0x80>
  406f1e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  406f22:	416d      	adcs	r5, r5
  406f24:	eb46 0606 	adc.w	r6, r6, r6
  406f28:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  406f2c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  406f30:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  406f34:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  406f38:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  406f3c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  406f40:	bf88      	it	hi
  406f42:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  406f46:	d81e      	bhi.n	406f86 <__aeabi_dmul+0xde>
  406f48:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  406f4c:	bf08      	it	eq
  406f4e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  406f52:	f150 0000 	adcs.w	r0, r0, #0
  406f56:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  406f5a:	bd70      	pop	{r4, r5, r6, pc}
  406f5c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  406f60:	ea46 0101 	orr.w	r1, r6, r1
  406f64:	ea40 0002 	orr.w	r0, r0, r2
  406f68:	ea81 0103 	eor.w	r1, r1, r3
  406f6c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  406f70:	bfc2      	ittt	gt
  406f72:	ebd4 050c 	rsbsgt	r5, r4, ip
  406f76:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  406f7a:	bd70      	popgt	{r4, r5, r6, pc}
  406f7c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  406f80:	f04f 0e00 	mov.w	lr, #0
  406f84:	3c01      	subs	r4, #1
  406f86:	f300 80ab 	bgt.w	4070e0 <__aeabi_dmul+0x238>
  406f8a:	f114 0f36 	cmn.w	r4, #54	; 0x36
  406f8e:	bfde      	ittt	le
  406f90:	2000      	movle	r0, #0
  406f92:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  406f96:	bd70      	pople	{r4, r5, r6, pc}
  406f98:	f1c4 0400 	rsb	r4, r4, #0
  406f9c:	3c20      	subs	r4, #32
  406f9e:	da35      	bge.n	40700c <__aeabi_dmul+0x164>
  406fa0:	340c      	adds	r4, #12
  406fa2:	dc1b      	bgt.n	406fdc <__aeabi_dmul+0x134>
  406fa4:	f104 0414 	add.w	r4, r4, #20
  406fa8:	f1c4 0520 	rsb	r5, r4, #32
  406fac:	fa00 f305 	lsl.w	r3, r0, r5
  406fb0:	fa20 f004 	lsr.w	r0, r0, r4
  406fb4:	fa01 f205 	lsl.w	r2, r1, r5
  406fb8:	ea40 0002 	orr.w	r0, r0, r2
  406fbc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  406fc0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  406fc4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  406fc8:	fa21 f604 	lsr.w	r6, r1, r4
  406fcc:	eb42 0106 	adc.w	r1, r2, r6
  406fd0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  406fd4:	bf08      	it	eq
  406fd6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  406fda:	bd70      	pop	{r4, r5, r6, pc}
  406fdc:	f1c4 040c 	rsb	r4, r4, #12
  406fe0:	f1c4 0520 	rsb	r5, r4, #32
  406fe4:	fa00 f304 	lsl.w	r3, r0, r4
  406fe8:	fa20 f005 	lsr.w	r0, r0, r5
  406fec:	fa01 f204 	lsl.w	r2, r1, r4
  406ff0:	ea40 0002 	orr.w	r0, r0, r2
  406ff4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  406ff8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  406ffc:	f141 0100 	adc.w	r1, r1, #0
  407000:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  407004:	bf08      	it	eq
  407006:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40700a:	bd70      	pop	{r4, r5, r6, pc}
  40700c:	f1c4 0520 	rsb	r5, r4, #32
  407010:	fa00 f205 	lsl.w	r2, r0, r5
  407014:	ea4e 0e02 	orr.w	lr, lr, r2
  407018:	fa20 f304 	lsr.w	r3, r0, r4
  40701c:	fa01 f205 	lsl.w	r2, r1, r5
  407020:	ea43 0302 	orr.w	r3, r3, r2
  407024:	fa21 f004 	lsr.w	r0, r1, r4
  407028:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40702c:	fa21 f204 	lsr.w	r2, r1, r4
  407030:	ea20 0002 	bic.w	r0, r0, r2
  407034:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  407038:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  40703c:	bf08      	it	eq
  40703e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  407042:	bd70      	pop	{r4, r5, r6, pc}
  407044:	f094 0f00 	teq	r4, #0
  407048:	d10f      	bne.n	40706a <__aeabi_dmul+0x1c2>
  40704a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  40704e:	0040      	lsls	r0, r0, #1
  407050:	eb41 0101 	adc.w	r1, r1, r1
  407054:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  407058:	bf08      	it	eq
  40705a:	3c01      	subeq	r4, #1
  40705c:	d0f7      	beq.n	40704e <__aeabi_dmul+0x1a6>
  40705e:	ea41 0106 	orr.w	r1, r1, r6
  407062:	f095 0f00 	teq	r5, #0
  407066:	bf18      	it	ne
  407068:	4770      	bxne	lr
  40706a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  40706e:	0052      	lsls	r2, r2, #1
  407070:	eb43 0303 	adc.w	r3, r3, r3
  407074:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  407078:	bf08      	it	eq
  40707a:	3d01      	subeq	r5, #1
  40707c:	d0f7      	beq.n	40706e <__aeabi_dmul+0x1c6>
  40707e:	ea43 0306 	orr.w	r3, r3, r6
  407082:	4770      	bx	lr
  407084:	ea94 0f0c 	teq	r4, ip
  407088:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  40708c:	bf18      	it	ne
  40708e:	ea95 0f0c 	teqne	r5, ip
  407092:	d00c      	beq.n	4070ae <__aeabi_dmul+0x206>
  407094:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  407098:	bf18      	it	ne
  40709a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40709e:	d1d1      	bne.n	407044 <__aeabi_dmul+0x19c>
  4070a0:	ea81 0103 	eor.w	r1, r1, r3
  4070a4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4070a8:	f04f 0000 	mov.w	r0, #0
  4070ac:	bd70      	pop	{r4, r5, r6, pc}
  4070ae:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4070b2:	bf06      	itte	eq
  4070b4:	4610      	moveq	r0, r2
  4070b6:	4619      	moveq	r1, r3
  4070b8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4070bc:	d019      	beq.n	4070f2 <__aeabi_dmul+0x24a>
  4070be:	ea94 0f0c 	teq	r4, ip
  4070c2:	d102      	bne.n	4070ca <__aeabi_dmul+0x222>
  4070c4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  4070c8:	d113      	bne.n	4070f2 <__aeabi_dmul+0x24a>
  4070ca:	ea95 0f0c 	teq	r5, ip
  4070ce:	d105      	bne.n	4070dc <__aeabi_dmul+0x234>
  4070d0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  4070d4:	bf1c      	itt	ne
  4070d6:	4610      	movne	r0, r2
  4070d8:	4619      	movne	r1, r3
  4070da:	d10a      	bne.n	4070f2 <__aeabi_dmul+0x24a>
  4070dc:	ea81 0103 	eor.w	r1, r1, r3
  4070e0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4070e4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  4070e8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  4070ec:	f04f 0000 	mov.w	r0, #0
  4070f0:	bd70      	pop	{r4, r5, r6, pc}
  4070f2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  4070f6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  4070fa:	bd70      	pop	{r4, r5, r6, pc}

004070fc <__aeabi_ddiv>:
  4070fc:	b570      	push	{r4, r5, r6, lr}
  4070fe:	f04f 0cff 	mov.w	ip, #255	; 0xff
  407102:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  407106:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  40710a:	bf1d      	ittte	ne
  40710c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  407110:	ea94 0f0c 	teqne	r4, ip
  407114:	ea95 0f0c 	teqne	r5, ip
  407118:	f000 f8a7 	bleq	40726a <__aeabi_ddiv+0x16e>
  40711c:	eba4 0405 	sub.w	r4, r4, r5
  407120:	ea81 0e03 	eor.w	lr, r1, r3
  407124:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  407128:	ea4f 3101 	mov.w	r1, r1, lsl #12
  40712c:	f000 8088 	beq.w	407240 <__aeabi_ddiv+0x144>
  407130:	ea4f 3303 	mov.w	r3, r3, lsl #12
  407134:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  407138:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  40713c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  407140:	ea4f 2202 	mov.w	r2, r2, lsl #8
  407144:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  407148:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  40714c:	ea4f 2600 	mov.w	r6, r0, lsl #8
  407150:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  407154:	429d      	cmp	r5, r3
  407156:	bf08      	it	eq
  407158:	4296      	cmpeq	r6, r2
  40715a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  40715e:	f504 7440 	add.w	r4, r4, #768	; 0x300
  407162:	d202      	bcs.n	40716a <__aeabi_ddiv+0x6e>
  407164:	085b      	lsrs	r3, r3, #1
  407166:	ea4f 0232 	mov.w	r2, r2, rrx
  40716a:	1ab6      	subs	r6, r6, r2
  40716c:	eb65 0503 	sbc.w	r5, r5, r3
  407170:	085b      	lsrs	r3, r3, #1
  407172:	ea4f 0232 	mov.w	r2, r2, rrx
  407176:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  40717a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  40717e:	ebb6 0e02 	subs.w	lr, r6, r2
  407182:	eb75 0e03 	sbcs.w	lr, r5, r3
  407186:	bf22      	ittt	cs
  407188:	1ab6      	subcs	r6, r6, r2
  40718a:	4675      	movcs	r5, lr
  40718c:	ea40 000c 	orrcs.w	r0, r0, ip
  407190:	085b      	lsrs	r3, r3, #1
  407192:	ea4f 0232 	mov.w	r2, r2, rrx
  407196:	ebb6 0e02 	subs.w	lr, r6, r2
  40719a:	eb75 0e03 	sbcs.w	lr, r5, r3
  40719e:	bf22      	ittt	cs
  4071a0:	1ab6      	subcs	r6, r6, r2
  4071a2:	4675      	movcs	r5, lr
  4071a4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  4071a8:	085b      	lsrs	r3, r3, #1
  4071aa:	ea4f 0232 	mov.w	r2, r2, rrx
  4071ae:	ebb6 0e02 	subs.w	lr, r6, r2
  4071b2:	eb75 0e03 	sbcs.w	lr, r5, r3
  4071b6:	bf22      	ittt	cs
  4071b8:	1ab6      	subcs	r6, r6, r2
  4071ba:	4675      	movcs	r5, lr
  4071bc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  4071c0:	085b      	lsrs	r3, r3, #1
  4071c2:	ea4f 0232 	mov.w	r2, r2, rrx
  4071c6:	ebb6 0e02 	subs.w	lr, r6, r2
  4071ca:	eb75 0e03 	sbcs.w	lr, r5, r3
  4071ce:	bf22      	ittt	cs
  4071d0:	1ab6      	subcs	r6, r6, r2
  4071d2:	4675      	movcs	r5, lr
  4071d4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  4071d8:	ea55 0e06 	orrs.w	lr, r5, r6
  4071dc:	d018      	beq.n	407210 <__aeabi_ddiv+0x114>
  4071de:	ea4f 1505 	mov.w	r5, r5, lsl #4
  4071e2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  4071e6:	ea4f 1606 	mov.w	r6, r6, lsl #4
  4071ea:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  4071ee:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  4071f2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  4071f6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  4071fa:	d1c0      	bne.n	40717e <__aeabi_ddiv+0x82>
  4071fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  407200:	d10b      	bne.n	40721a <__aeabi_ddiv+0x11e>
  407202:	ea41 0100 	orr.w	r1, r1, r0
  407206:	f04f 0000 	mov.w	r0, #0
  40720a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  40720e:	e7b6      	b.n	40717e <__aeabi_ddiv+0x82>
  407210:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  407214:	bf04      	itt	eq
  407216:	4301      	orreq	r1, r0
  407218:	2000      	moveq	r0, #0
  40721a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40721e:	bf88      	it	hi
  407220:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  407224:	f63f aeaf 	bhi.w	406f86 <__aeabi_dmul+0xde>
  407228:	ebb5 0c03 	subs.w	ip, r5, r3
  40722c:	bf04      	itt	eq
  40722e:	ebb6 0c02 	subseq.w	ip, r6, r2
  407232:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  407236:	f150 0000 	adcs.w	r0, r0, #0
  40723a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40723e:	bd70      	pop	{r4, r5, r6, pc}
  407240:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  407244:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  407248:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  40724c:	bfc2      	ittt	gt
  40724e:	ebd4 050c 	rsbsgt	r5, r4, ip
  407252:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  407256:	bd70      	popgt	{r4, r5, r6, pc}
  407258:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40725c:	f04f 0e00 	mov.w	lr, #0
  407260:	3c01      	subs	r4, #1
  407262:	e690      	b.n	406f86 <__aeabi_dmul+0xde>
  407264:	ea45 0e06 	orr.w	lr, r5, r6
  407268:	e68d      	b.n	406f86 <__aeabi_dmul+0xde>
  40726a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  40726e:	ea94 0f0c 	teq	r4, ip
  407272:	bf08      	it	eq
  407274:	ea95 0f0c 	teqeq	r5, ip
  407278:	f43f af3b 	beq.w	4070f2 <__aeabi_dmul+0x24a>
  40727c:	ea94 0f0c 	teq	r4, ip
  407280:	d10a      	bne.n	407298 <__aeabi_ddiv+0x19c>
  407282:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  407286:	f47f af34 	bne.w	4070f2 <__aeabi_dmul+0x24a>
  40728a:	ea95 0f0c 	teq	r5, ip
  40728e:	f47f af25 	bne.w	4070dc <__aeabi_dmul+0x234>
  407292:	4610      	mov	r0, r2
  407294:	4619      	mov	r1, r3
  407296:	e72c      	b.n	4070f2 <__aeabi_dmul+0x24a>
  407298:	ea95 0f0c 	teq	r5, ip
  40729c:	d106      	bne.n	4072ac <__aeabi_ddiv+0x1b0>
  40729e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  4072a2:	f43f aefd 	beq.w	4070a0 <__aeabi_dmul+0x1f8>
  4072a6:	4610      	mov	r0, r2
  4072a8:	4619      	mov	r1, r3
  4072aa:	e722      	b.n	4070f2 <__aeabi_dmul+0x24a>
  4072ac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4072b0:	bf18      	it	ne
  4072b2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4072b6:	f47f aec5 	bne.w	407044 <__aeabi_dmul+0x19c>
  4072ba:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  4072be:	f47f af0d 	bne.w	4070dc <__aeabi_dmul+0x234>
  4072c2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  4072c6:	f47f aeeb 	bne.w	4070a0 <__aeabi_dmul+0x1f8>
  4072ca:	e712      	b.n	4070f2 <__aeabi_dmul+0x24a>

004072cc <__gedf2>:
  4072cc:	f04f 3cff 	mov.w	ip, #4294967295
  4072d0:	e006      	b.n	4072e0 <__cmpdf2+0x4>
  4072d2:	bf00      	nop

004072d4 <__ledf2>:
  4072d4:	f04f 0c01 	mov.w	ip, #1
  4072d8:	e002      	b.n	4072e0 <__cmpdf2+0x4>
  4072da:	bf00      	nop

004072dc <__cmpdf2>:
  4072dc:	f04f 0c01 	mov.w	ip, #1
  4072e0:	f84d cd04 	str.w	ip, [sp, #-4]!
  4072e4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4072e8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4072ec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4072f0:	bf18      	it	ne
  4072f2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  4072f6:	d01b      	beq.n	407330 <__cmpdf2+0x54>
  4072f8:	b001      	add	sp, #4
  4072fa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  4072fe:	bf0c      	ite	eq
  407300:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  407304:	ea91 0f03 	teqne	r1, r3
  407308:	bf02      	ittt	eq
  40730a:	ea90 0f02 	teqeq	r0, r2
  40730e:	2000      	moveq	r0, #0
  407310:	4770      	bxeq	lr
  407312:	f110 0f00 	cmn.w	r0, #0
  407316:	ea91 0f03 	teq	r1, r3
  40731a:	bf58      	it	pl
  40731c:	4299      	cmppl	r1, r3
  40731e:	bf08      	it	eq
  407320:	4290      	cmpeq	r0, r2
  407322:	bf2c      	ite	cs
  407324:	17d8      	asrcs	r0, r3, #31
  407326:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  40732a:	f040 0001 	orr.w	r0, r0, #1
  40732e:	4770      	bx	lr
  407330:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  407334:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  407338:	d102      	bne.n	407340 <__cmpdf2+0x64>
  40733a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  40733e:	d107      	bne.n	407350 <__cmpdf2+0x74>
  407340:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  407344:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  407348:	d1d6      	bne.n	4072f8 <__cmpdf2+0x1c>
  40734a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  40734e:	d0d3      	beq.n	4072f8 <__cmpdf2+0x1c>
  407350:	f85d 0b04 	ldr.w	r0, [sp], #4
  407354:	4770      	bx	lr
  407356:	bf00      	nop

00407358 <__aeabi_cdrcmple>:
  407358:	4684      	mov	ip, r0
  40735a:	4610      	mov	r0, r2
  40735c:	4662      	mov	r2, ip
  40735e:	468c      	mov	ip, r1
  407360:	4619      	mov	r1, r3
  407362:	4663      	mov	r3, ip
  407364:	e000      	b.n	407368 <__aeabi_cdcmpeq>
  407366:	bf00      	nop

00407368 <__aeabi_cdcmpeq>:
  407368:	b501      	push	{r0, lr}
  40736a:	f7ff ffb7 	bl	4072dc <__cmpdf2>
  40736e:	2800      	cmp	r0, #0
  407370:	bf48      	it	mi
  407372:	f110 0f00 	cmnmi.w	r0, #0
  407376:	bd01      	pop	{r0, pc}

00407378 <__aeabi_dcmpeq>:
  407378:	f84d ed08 	str.w	lr, [sp, #-8]!
  40737c:	f7ff fff4 	bl	407368 <__aeabi_cdcmpeq>
  407380:	bf0c      	ite	eq
  407382:	2001      	moveq	r0, #1
  407384:	2000      	movne	r0, #0
  407386:	f85d fb08 	ldr.w	pc, [sp], #8
  40738a:	bf00      	nop

0040738c <__aeabi_dcmplt>:
  40738c:	f84d ed08 	str.w	lr, [sp, #-8]!
  407390:	f7ff ffea 	bl	407368 <__aeabi_cdcmpeq>
  407394:	bf34      	ite	cc
  407396:	2001      	movcc	r0, #1
  407398:	2000      	movcs	r0, #0
  40739a:	f85d fb08 	ldr.w	pc, [sp], #8
  40739e:	bf00      	nop

004073a0 <__aeabi_dcmple>:
  4073a0:	f84d ed08 	str.w	lr, [sp, #-8]!
  4073a4:	f7ff ffe0 	bl	407368 <__aeabi_cdcmpeq>
  4073a8:	bf94      	ite	ls
  4073aa:	2001      	movls	r0, #1
  4073ac:	2000      	movhi	r0, #0
  4073ae:	f85d fb08 	ldr.w	pc, [sp], #8
  4073b2:	bf00      	nop

004073b4 <__aeabi_dcmpge>:
  4073b4:	f84d ed08 	str.w	lr, [sp, #-8]!
  4073b8:	f7ff ffce 	bl	407358 <__aeabi_cdrcmple>
  4073bc:	bf94      	ite	ls
  4073be:	2001      	movls	r0, #1
  4073c0:	2000      	movhi	r0, #0
  4073c2:	f85d fb08 	ldr.w	pc, [sp], #8
  4073c6:	bf00      	nop

004073c8 <__aeabi_dcmpgt>:
  4073c8:	f84d ed08 	str.w	lr, [sp, #-8]!
  4073cc:	f7ff ffc4 	bl	407358 <__aeabi_cdrcmple>
  4073d0:	bf34      	ite	cc
  4073d2:	2001      	movcc	r0, #1
  4073d4:	2000      	movcs	r0, #0
  4073d6:	f85d fb08 	ldr.w	pc, [sp], #8
  4073da:	bf00      	nop

004073dc <__aeabi_dcmpun>:
  4073dc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4073e0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4073e4:	d102      	bne.n	4073ec <__aeabi_dcmpun+0x10>
  4073e6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  4073ea:	d10a      	bne.n	407402 <__aeabi_dcmpun+0x26>
  4073ec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4073f0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4073f4:	d102      	bne.n	4073fc <__aeabi_dcmpun+0x20>
  4073f6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  4073fa:	d102      	bne.n	407402 <__aeabi_dcmpun+0x26>
  4073fc:	f04f 0000 	mov.w	r0, #0
  407400:	4770      	bx	lr
  407402:	f04f 0001 	mov.w	r0, #1
  407406:	4770      	bx	lr

00407408 <__aeabi_d2iz>:
  407408:	ea4f 0241 	mov.w	r2, r1, lsl #1
  40740c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  407410:	d215      	bcs.n	40743e <__aeabi_d2iz+0x36>
  407412:	d511      	bpl.n	407438 <__aeabi_d2iz+0x30>
  407414:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  407418:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  40741c:	d912      	bls.n	407444 <__aeabi_d2iz+0x3c>
  40741e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  407422:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  407426:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  40742a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40742e:	fa23 f002 	lsr.w	r0, r3, r2
  407432:	bf18      	it	ne
  407434:	4240      	negne	r0, r0
  407436:	4770      	bx	lr
  407438:	f04f 0000 	mov.w	r0, #0
  40743c:	4770      	bx	lr
  40743e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  407442:	d105      	bne.n	407450 <__aeabi_d2iz+0x48>
  407444:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  407448:	bf08      	it	eq
  40744a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  40744e:	4770      	bx	lr
  407450:	f04f 0000 	mov.w	r0, #0
  407454:	4770      	bx	lr
  407456:	bf00      	nop

00407458 <__aeabi_uldivmod>:
  407458:	b953      	cbnz	r3, 407470 <__aeabi_uldivmod+0x18>
  40745a:	b94a      	cbnz	r2, 407470 <__aeabi_uldivmod+0x18>
  40745c:	2900      	cmp	r1, #0
  40745e:	bf08      	it	eq
  407460:	2800      	cmpeq	r0, #0
  407462:	bf1c      	itt	ne
  407464:	f04f 31ff 	movne.w	r1, #4294967295
  407468:	f04f 30ff 	movne.w	r0, #4294967295
  40746c:	f000 b97a 	b.w	407764 <__aeabi_idiv0>
  407470:	f1ad 0c08 	sub.w	ip, sp, #8
  407474:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  407478:	f000 f806 	bl	407488 <__udivmoddi4>
  40747c:	f8dd e004 	ldr.w	lr, [sp, #4]
  407480:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  407484:	b004      	add	sp, #16
  407486:	4770      	bx	lr

00407488 <__udivmoddi4>:
  407488:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40748c:	468c      	mov	ip, r1
  40748e:	460d      	mov	r5, r1
  407490:	4604      	mov	r4, r0
  407492:	9e08      	ldr	r6, [sp, #32]
  407494:	2b00      	cmp	r3, #0
  407496:	d151      	bne.n	40753c <__udivmoddi4+0xb4>
  407498:	428a      	cmp	r2, r1
  40749a:	4617      	mov	r7, r2
  40749c:	d96d      	bls.n	40757a <__udivmoddi4+0xf2>
  40749e:	fab2 fe82 	clz	lr, r2
  4074a2:	f1be 0f00 	cmp.w	lr, #0
  4074a6:	d00b      	beq.n	4074c0 <__udivmoddi4+0x38>
  4074a8:	f1ce 0c20 	rsb	ip, lr, #32
  4074ac:	fa01 f50e 	lsl.w	r5, r1, lr
  4074b0:	fa20 fc0c 	lsr.w	ip, r0, ip
  4074b4:	fa02 f70e 	lsl.w	r7, r2, lr
  4074b8:	ea4c 0c05 	orr.w	ip, ip, r5
  4074bc:	fa00 f40e 	lsl.w	r4, r0, lr
  4074c0:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  4074c4:	0c25      	lsrs	r5, r4, #16
  4074c6:	fbbc f8fa 	udiv	r8, ip, sl
  4074ca:	fa1f f987 	uxth.w	r9, r7
  4074ce:	fb0a cc18 	mls	ip, sl, r8, ip
  4074d2:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  4074d6:	fb08 f309 	mul.w	r3, r8, r9
  4074da:	42ab      	cmp	r3, r5
  4074dc:	d90a      	bls.n	4074f4 <__udivmoddi4+0x6c>
  4074de:	19ed      	adds	r5, r5, r7
  4074e0:	f108 32ff 	add.w	r2, r8, #4294967295
  4074e4:	f080 8123 	bcs.w	40772e <__udivmoddi4+0x2a6>
  4074e8:	42ab      	cmp	r3, r5
  4074ea:	f240 8120 	bls.w	40772e <__udivmoddi4+0x2a6>
  4074ee:	f1a8 0802 	sub.w	r8, r8, #2
  4074f2:	443d      	add	r5, r7
  4074f4:	1aed      	subs	r5, r5, r3
  4074f6:	b2a4      	uxth	r4, r4
  4074f8:	fbb5 f0fa 	udiv	r0, r5, sl
  4074fc:	fb0a 5510 	mls	r5, sl, r0, r5
  407500:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  407504:	fb00 f909 	mul.w	r9, r0, r9
  407508:	45a1      	cmp	r9, r4
  40750a:	d909      	bls.n	407520 <__udivmoddi4+0x98>
  40750c:	19e4      	adds	r4, r4, r7
  40750e:	f100 33ff 	add.w	r3, r0, #4294967295
  407512:	f080 810a 	bcs.w	40772a <__udivmoddi4+0x2a2>
  407516:	45a1      	cmp	r9, r4
  407518:	f240 8107 	bls.w	40772a <__udivmoddi4+0x2a2>
  40751c:	3802      	subs	r0, #2
  40751e:	443c      	add	r4, r7
  407520:	eba4 0409 	sub.w	r4, r4, r9
  407524:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  407528:	2100      	movs	r1, #0
  40752a:	2e00      	cmp	r6, #0
  40752c:	d061      	beq.n	4075f2 <__udivmoddi4+0x16a>
  40752e:	fa24 f40e 	lsr.w	r4, r4, lr
  407532:	2300      	movs	r3, #0
  407534:	6034      	str	r4, [r6, #0]
  407536:	6073      	str	r3, [r6, #4]
  407538:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40753c:	428b      	cmp	r3, r1
  40753e:	d907      	bls.n	407550 <__udivmoddi4+0xc8>
  407540:	2e00      	cmp	r6, #0
  407542:	d054      	beq.n	4075ee <__udivmoddi4+0x166>
  407544:	2100      	movs	r1, #0
  407546:	e886 0021 	stmia.w	r6, {r0, r5}
  40754a:	4608      	mov	r0, r1
  40754c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  407550:	fab3 f183 	clz	r1, r3
  407554:	2900      	cmp	r1, #0
  407556:	f040 808e 	bne.w	407676 <__udivmoddi4+0x1ee>
  40755a:	42ab      	cmp	r3, r5
  40755c:	d302      	bcc.n	407564 <__udivmoddi4+0xdc>
  40755e:	4282      	cmp	r2, r0
  407560:	f200 80fa 	bhi.w	407758 <__udivmoddi4+0x2d0>
  407564:	1a84      	subs	r4, r0, r2
  407566:	eb65 0503 	sbc.w	r5, r5, r3
  40756a:	2001      	movs	r0, #1
  40756c:	46ac      	mov	ip, r5
  40756e:	2e00      	cmp	r6, #0
  407570:	d03f      	beq.n	4075f2 <__udivmoddi4+0x16a>
  407572:	e886 1010 	stmia.w	r6, {r4, ip}
  407576:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40757a:	b912      	cbnz	r2, 407582 <__udivmoddi4+0xfa>
  40757c:	2701      	movs	r7, #1
  40757e:	fbb7 f7f2 	udiv	r7, r7, r2
  407582:	fab7 fe87 	clz	lr, r7
  407586:	f1be 0f00 	cmp.w	lr, #0
  40758a:	d134      	bne.n	4075f6 <__udivmoddi4+0x16e>
  40758c:	1beb      	subs	r3, r5, r7
  40758e:	0c3a      	lsrs	r2, r7, #16
  407590:	fa1f fc87 	uxth.w	ip, r7
  407594:	2101      	movs	r1, #1
  407596:	fbb3 f8f2 	udiv	r8, r3, r2
  40759a:	0c25      	lsrs	r5, r4, #16
  40759c:	fb02 3318 	mls	r3, r2, r8, r3
  4075a0:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  4075a4:	fb0c f308 	mul.w	r3, ip, r8
  4075a8:	42ab      	cmp	r3, r5
  4075aa:	d907      	bls.n	4075bc <__udivmoddi4+0x134>
  4075ac:	19ed      	adds	r5, r5, r7
  4075ae:	f108 30ff 	add.w	r0, r8, #4294967295
  4075b2:	d202      	bcs.n	4075ba <__udivmoddi4+0x132>
  4075b4:	42ab      	cmp	r3, r5
  4075b6:	f200 80d1 	bhi.w	40775c <__udivmoddi4+0x2d4>
  4075ba:	4680      	mov	r8, r0
  4075bc:	1aed      	subs	r5, r5, r3
  4075be:	b2a3      	uxth	r3, r4
  4075c0:	fbb5 f0f2 	udiv	r0, r5, r2
  4075c4:	fb02 5510 	mls	r5, r2, r0, r5
  4075c8:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  4075cc:	fb0c fc00 	mul.w	ip, ip, r0
  4075d0:	45a4      	cmp	ip, r4
  4075d2:	d907      	bls.n	4075e4 <__udivmoddi4+0x15c>
  4075d4:	19e4      	adds	r4, r4, r7
  4075d6:	f100 33ff 	add.w	r3, r0, #4294967295
  4075da:	d202      	bcs.n	4075e2 <__udivmoddi4+0x15a>
  4075dc:	45a4      	cmp	ip, r4
  4075de:	f200 80b8 	bhi.w	407752 <__udivmoddi4+0x2ca>
  4075e2:	4618      	mov	r0, r3
  4075e4:	eba4 040c 	sub.w	r4, r4, ip
  4075e8:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  4075ec:	e79d      	b.n	40752a <__udivmoddi4+0xa2>
  4075ee:	4631      	mov	r1, r6
  4075f0:	4630      	mov	r0, r6
  4075f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4075f6:	f1ce 0420 	rsb	r4, lr, #32
  4075fa:	fa05 f30e 	lsl.w	r3, r5, lr
  4075fe:	fa07 f70e 	lsl.w	r7, r7, lr
  407602:	fa20 f804 	lsr.w	r8, r0, r4
  407606:	0c3a      	lsrs	r2, r7, #16
  407608:	fa25 f404 	lsr.w	r4, r5, r4
  40760c:	ea48 0803 	orr.w	r8, r8, r3
  407610:	fbb4 f1f2 	udiv	r1, r4, r2
  407614:	ea4f 4518 	mov.w	r5, r8, lsr #16
  407618:	fb02 4411 	mls	r4, r2, r1, r4
  40761c:	fa1f fc87 	uxth.w	ip, r7
  407620:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  407624:	fb01 f30c 	mul.w	r3, r1, ip
  407628:	42ab      	cmp	r3, r5
  40762a:	fa00 f40e 	lsl.w	r4, r0, lr
  40762e:	d909      	bls.n	407644 <__udivmoddi4+0x1bc>
  407630:	19ed      	adds	r5, r5, r7
  407632:	f101 30ff 	add.w	r0, r1, #4294967295
  407636:	f080 808a 	bcs.w	40774e <__udivmoddi4+0x2c6>
  40763a:	42ab      	cmp	r3, r5
  40763c:	f240 8087 	bls.w	40774e <__udivmoddi4+0x2c6>
  407640:	3902      	subs	r1, #2
  407642:	443d      	add	r5, r7
  407644:	1aeb      	subs	r3, r5, r3
  407646:	fa1f f588 	uxth.w	r5, r8
  40764a:	fbb3 f0f2 	udiv	r0, r3, r2
  40764e:	fb02 3310 	mls	r3, r2, r0, r3
  407652:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  407656:	fb00 f30c 	mul.w	r3, r0, ip
  40765a:	42ab      	cmp	r3, r5
  40765c:	d907      	bls.n	40766e <__udivmoddi4+0x1e6>
  40765e:	19ed      	adds	r5, r5, r7
  407660:	f100 38ff 	add.w	r8, r0, #4294967295
  407664:	d26f      	bcs.n	407746 <__udivmoddi4+0x2be>
  407666:	42ab      	cmp	r3, r5
  407668:	d96d      	bls.n	407746 <__udivmoddi4+0x2be>
  40766a:	3802      	subs	r0, #2
  40766c:	443d      	add	r5, r7
  40766e:	1aeb      	subs	r3, r5, r3
  407670:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  407674:	e78f      	b.n	407596 <__udivmoddi4+0x10e>
  407676:	f1c1 0720 	rsb	r7, r1, #32
  40767a:	fa22 f807 	lsr.w	r8, r2, r7
  40767e:	408b      	lsls	r3, r1
  407680:	fa05 f401 	lsl.w	r4, r5, r1
  407684:	ea48 0303 	orr.w	r3, r8, r3
  407688:	fa20 fe07 	lsr.w	lr, r0, r7
  40768c:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  407690:	40fd      	lsrs	r5, r7
  407692:	ea4e 0e04 	orr.w	lr, lr, r4
  407696:	fbb5 f9fc 	udiv	r9, r5, ip
  40769a:	ea4f 441e 	mov.w	r4, lr, lsr #16
  40769e:	fb0c 5519 	mls	r5, ip, r9, r5
  4076a2:	fa1f f883 	uxth.w	r8, r3
  4076a6:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  4076aa:	fb09 f408 	mul.w	r4, r9, r8
  4076ae:	42ac      	cmp	r4, r5
  4076b0:	fa02 f201 	lsl.w	r2, r2, r1
  4076b4:	fa00 fa01 	lsl.w	sl, r0, r1
  4076b8:	d908      	bls.n	4076cc <__udivmoddi4+0x244>
  4076ba:	18ed      	adds	r5, r5, r3
  4076bc:	f109 30ff 	add.w	r0, r9, #4294967295
  4076c0:	d243      	bcs.n	40774a <__udivmoddi4+0x2c2>
  4076c2:	42ac      	cmp	r4, r5
  4076c4:	d941      	bls.n	40774a <__udivmoddi4+0x2c2>
  4076c6:	f1a9 0902 	sub.w	r9, r9, #2
  4076ca:	441d      	add	r5, r3
  4076cc:	1b2d      	subs	r5, r5, r4
  4076ce:	fa1f fe8e 	uxth.w	lr, lr
  4076d2:	fbb5 f0fc 	udiv	r0, r5, ip
  4076d6:	fb0c 5510 	mls	r5, ip, r0, r5
  4076da:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  4076de:	fb00 f808 	mul.w	r8, r0, r8
  4076e2:	45a0      	cmp	r8, r4
  4076e4:	d907      	bls.n	4076f6 <__udivmoddi4+0x26e>
  4076e6:	18e4      	adds	r4, r4, r3
  4076e8:	f100 35ff 	add.w	r5, r0, #4294967295
  4076ec:	d229      	bcs.n	407742 <__udivmoddi4+0x2ba>
  4076ee:	45a0      	cmp	r8, r4
  4076f0:	d927      	bls.n	407742 <__udivmoddi4+0x2ba>
  4076f2:	3802      	subs	r0, #2
  4076f4:	441c      	add	r4, r3
  4076f6:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  4076fa:	eba4 0408 	sub.w	r4, r4, r8
  4076fe:	fba0 8902 	umull	r8, r9, r0, r2
  407702:	454c      	cmp	r4, r9
  407704:	46c6      	mov	lr, r8
  407706:	464d      	mov	r5, r9
  407708:	d315      	bcc.n	407736 <__udivmoddi4+0x2ae>
  40770a:	d012      	beq.n	407732 <__udivmoddi4+0x2aa>
  40770c:	b156      	cbz	r6, 407724 <__udivmoddi4+0x29c>
  40770e:	ebba 030e 	subs.w	r3, sl, lr
  407712:	eb64 0405 	sbc.w	r4, r4, r5
  407716:	fa04 f707 	lsl.w	r7, r4, r7
  40771a:	40cb      	lsrs	r3, r1
  40771c:	431f      	orrs	r7, r3
  40771e:	40cc      	lsrs	r4, r1
  407720:	6037      	str	r7, [r6, #0]
  407722:	6074      	str	r4, [r6, #4]
  407724:	2100      	movs	r1, #0
  407726:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40772a:	4618      	mov	r0, r3
  40772c:	e6f8      	b.n	407520 <__udivmoddi4+0x98>
  40772e:	4690      	mov	r8, r2
  407730:	e6e0      	b.n	4074f4 <__udivmoddi4+0x6c>
  407732:	45c2      	cmp	sl, r8
  407734:	d2ea      	bcs.n	40770c <__udivmoddi4+0x284>
  407736:	ebb8 0e02 	subs.w	lr, r8, r2
  40773a:	eb69 0503 	sbc.w	r5, r9, r3
  40773e:	3801      	subs	r0, #1
  407740:	e7e4      	b.n	40770c <__udivmoddi4+0x284>
  407742:	4628      	mov	r0, r5
  407744:	e7d7      	b.n	4076f6 <__udivmoddi4+0x26e>
  407746:	4640      	mov	r0, r8
  407748:	e791      	b.n	40766e <__udivmoddi4+0x1e6>
  40774a:	4681      	mov	r9, r0
  40774c:	e7be      	b.n	4076cc <__udivmoddi4+0x244>
  40774e:	4601      	mov	r1, r0
  407750:	e778      	b.n	407644 <__udivmoddi4+0x1bc>
  407752:	3802      	subs	r0, #2
  407754:	443c      	add	r4, r7
  407756:	e745      	b.n	4075e4 <__udivmoddi4+0x15c>
  407758:	4608      	mov	r0, r1
  40775a:	e708      	b.n	40756e <__udivmoddi4+0xe6>
  40775c:	f1a8 0802 	sub.w	r8, r8, #2
  407760:	443d      	add	r5, r7
  407762:	e72b      	b.n	4075bc <__udivmoddi4+0x134>

00407764 <__aeabi_idiv0>:
  407764:	4770      	bx	lr
  407766:	bf00      	nop
  407768:	47464544 	.word	0x47464544
  40776c:	4b4a4948 	.word	0x4b4a4948
  407770:	4f4e4d4c 	.word	0x4f4e4d4c
  407774:	53525150 	.word	0x53525150
  407778:	00005554 	.word	0x00005554
  40777c:	41202d2d 	.word	0x41202d2d
  407780:	20434546 	.word	0x20434546
  407784:	706d6554 	.word	0x706d6554
  407788:	74617265 	.word	0x74617265
  40778c:	20657275 	.word	0x20657275
  407790:	736e6553 	.word	0x736e6553
  407794:	4520726f 	.word	0x4520726f
  407798:	706d6178 	.word	0x706d6178
  40779c:	2d20656c 	.word	0x2d20656c
  4077a0:	2d0a0d2d 	.word	0x2d0a0d2d
  4077a4:	4153202d 	.word	0x4153202d
  4077a8:	3037454d 	.word	0x3037454d
  4077ac:	4c50582d 	.word	0x4c50582d
  4077b0:	2d2d2044 	.word	0x2d2d2044
  4077b4:	2d2d0a0d 	.word	0x2d2d0a0d
  4077b8:	6d6f4320 	.word	0x6d6f4320
  4077bc:	656c6970 	.word	0x656c6970
  4077c0:	41203a64 	.word	0x41203a64
  4077c4:	31207270 	.word	0x31207270
  4077c8:	30322034 	.word	0x30322034
  4077cc:	31203931 	.word	0x31203931
  4077d0:	37333a36 	.word	0x37333a36
  4077d4:	2039303a 	.word	0x2039303a
  4077d8:	000d2d2d 	.word	0x000d2d2d
  4077dc:	00006425 	.word	0x00006425
  4077e0:	756c6f56 	.word	0x756c6f56
  4077e4:	203a656d 	.word	0x203a656d
  4077e8:	0a207325 	.word	0x0a207325
  4077ec:	00000000 	.word	0x00000000
  4077f0:	69444f43 	.word	0x69444f43
  4077f4:	203a6f67 	.word	0x203a6f67
  4077f8:	00006325 	.word	0x00006325

004077fc <_global_impure_ptr>:
  4077fc:	20400010 0000000a 00464e49 00666e69     ..@ ....INF.inf.
  40780c:	004e414e 006e616e 33323130 37363534     NAN.nan.01234567
  40781c:	42413938 46454443 00000000 33323130     89ABCDEF....0123
  40782c:	37363534 62613938 66656463 00000000     456789abcdef....
  40783c:	6c756e28 0000296c 00000030              (null)..0...

00407848 <blanks.7223>:
  407848:	20202020 20202020 20202020 20202020                     

00407858 <zeroes.7224>:
  407858:	30303030 30303030 30303030 30303030     0000000000000000

00407868 <blanks.7217>:
  407868:	20202020 20202020 20202020 20202020                     

00407878 <zeroes.7218>:
  407878:	30303030 30303030 30303030 30303030     0000000000000000
  407888:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.
  407898:	00000043 49534f50 00000058 0000002e     C...POSIX.......

004078a8 <__mprec_bigtens>:
  4078a8:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
  4078b8:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
  4078c8:	7f73bf3c 75154fdd                       <.s..O.u

004078d0 <__mprec_tens>:
  4078d0:	00000000 3ff00000 00000000 40240000     .......?......$@
  4078e0:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
  4078f0:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
  407900:	00000000 412e8480 00000000 416312d0     .......A......cA
  407910:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
  407920:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
  407930:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
  407940:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
  407950:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
  407960:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
  407970:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
  407980:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
  407990:	79d99db4 44ea7843                       ...yCx.D

00407998 <p05.6055>:
  407998:	00000005 00000019 0000007d              ........}...

004079a4 <_ctype_>:
  4079a4:	20202000 20202020 28282020 20282828     .         ((((( 
  4079b4:	20202020 20202020 20202020 20202020                     
  4079c4:	10108820 10101010 10101010 10101010      ...............
  4079d4:	04040410 04040404 10040404 10101010     ................
  4079e4:	41411010 41414141 01010101 01010101     ..AAAAAA........
  4079f4:	01010101 01010101 01010101 10101010     ................
  407a04:	42421010 42424242 02020202 02020202     ..BBBBBB........
  407a14:	02020202 02020202 02020202 10101010     ................
  407a24:	00000020 00000000 00000000 00000000      ...............
	...

00407aa8 <_init>:
  407aa8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  407aaa:	bf00      	nop
  407aac:	bcf8      	pop	{r3, r4, r5, r6, r7}
  407aae:	bc08      	pop	{r3}
  407ab0:	469e      	mov	lr, r3
  407ab2:	4770      	bx	lr

00407ab4 <__init_array_start>:
  407ab4:	004039d5 	.word	0x004039d5

00407ab8 <__frame_dummy_init_array_entry>:
  407ab8:	00400165                                e.@.

00407abc <_fini>:
  407abc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  407abe:	bf00      	nop
  407ac0:	bcf8      	pop	{r3, r4, r5, r6, r7}
  407ac2:	bc08      	pop	{r3}
  407ac4:	469e      	mov	lr, r3
  407ac6:	4770      	bx	lr

00407ac8 <__fini_array_start>:
  407ac8:	00400141 	.word	0x00400141
