<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › gpu › drm › nouveau › nv50_instmem.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>nv50_instmem.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright (C) 2007 Ben Skeggs.</span>
<span class="cm"> *</span>
<span class="cm"> * All Rights Reserved.</span>
<span class="cm"> *</span>
<span class="cm"> * Permission is hereby granted, free of charge, to any person obtaining</span>
<span class="cm"> * a copy of this software and associated documentation files (the</span>
<span class="cm"> * &quot;Software&quot;), to deal in the Software without restriction, including</span>
<span class="cm"> * without limitation the rights to use, copy, modify, merge, publish,</span>
<span class="cm"> * distribute, sublicense, and/or sell copies of the Software, and to</span>
<span class="cm"> * permit persons to whom the Software is furnished to do so, subject to</span>
<span class="cm"> * the following conditions:</span>
<span class="cm"> *</span>
<span class="cm"> * The above copyright notice and this permission notice (including the</span>
<span class="cm"> * next paragraph) shall be included in all copies or substantial</span>
<span class="cm"> * portions of the Software.</span>
<span class="cm"> *</span>
<span class="cm"> * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND,</span>
<span class="cm"> * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF</span>
<span class="cm"> * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.</span>
<span class="cm"> * IN NO EVENT SHALL THE COPYRIGHT OWNER(S) AND/OR ITS SUPPLIERS BE</span>
<span class="cm"> * LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION</span>
<span class="cm"> * OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION</span>
<span class="cm"> * WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cp">#include &quot;drmP.h&quot;</span>
<span class="cp">#include &quot;drm.h&quot;</span>

<span class="cp">#include &quot;nouveau_drv.h&quot;</span>
<span class="cp">#include &quot;nouveau_vm.h&quot;</span>

<span class="cp">#define BAR1_VM_BASE 0x0020000000ULL</span>
<span class="cp">#define BAR1_VM_SIZE pci_resource_len(dev-&gt;pdev, 1)</span>
<span class="cp">#define BAR3_VM_BASE 0x0000000000ULL</span>
<span class="cp">#define BAR3_VM_SIZE pci_resource_len(dev-&gt;pdev, 3)</span>

<span class="k">struct</span> <span class="n">nv50_instmem_priv</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">save1700</span><span class="p">[</span><span class="mi">5</span><span class="p">];</span> <span class="cm">/* 0x1700-&gt;0x1710 */</span>

	<span class="k">struct</span> <span class="n">nouveau_gpuobj</span> <span class="o">*</span><span class="n">bar1_dmaobj</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_gpuobj</span> <span class="o">*</span><span class="n">bar3_dmaobj</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">nv50_channel_del</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">**</span><span class="n">pchan</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="n">chan</span><span class="p">;</span>

	<span class="n">chan</span> <span class="o">=</span> <span class="o">*</span><span class="n">pchan</span><span class="p">;</span>
	<span class="o">*</span><span class="n">pchan</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">chan</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">nouveau_gpuobj_ref</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">ramfc</span><span class="p">);</span>
	<span class="n">nouveau_vm_ref</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">vm</span><span class="p">,</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">vm_pd</span><span class="p">);</span>
	<span class="n">nouveau_gpuobj_ref</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">vm_pd</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">drm_mm_initialized</span><span class="p">(</span><span class="o">&amp;</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">ramin_heap</span><span class="p">))</span>
		<span class="n">drm_mm_takedown</span><span class="p">(</span><span class="o">&amp;</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">ramin_heap</span><span class="p">);</span>
	<span class="n">nouveau_gpuobj_ref</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">ramin</span><span class="p">);</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">chan</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">nv50_channel_new</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u32</span> <span class="n">size</span><span class="p">,</span> <span class="k">struct</span> <span class="n">nouveau_vm</span> <span class="o">*</span><span class="n">vm</span><span class="p">,</span>
		 <span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">**</span><span class="n">pchan</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pgd</span> <span class="o">=</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">chipset</span> <span class="o">==</span> <span class="mh">0x50</span><span class="p">)</span> <span class="o">?</span> <span class="mh">0x1400</span> <span class="o">:</span> <span class="mh">0x0200</span><span class="p">;</span>
	<span class="n">u32</span>  <span class="n">fc</span> <span class="o">=</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">chipset</span> <span class="o">==</span> <span class="mh">0x50</span><span class="p">)</span> <span class="o">?</span> <span class="mh">0x0000</span> <span class="o">:</span> <span class="mh">0x4200</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="n">chan</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">,</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">chan</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">chan</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">chan</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
	<span class="n">chan</span><span class="o">-&gt;</span><span class="n">dev</span> <span class="o">=</span> <span class="n">dev</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">nouveau_gpuobj_new</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="n">size</span><span class="p">,</span> <span class="mh">0x1000</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">ramin</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">nv50_channel_del</span><span class="p">(</span><span class="o">&amp;</span><span class="n">chan</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">drm_mm_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">ramin_heap</span><span class="p">,</span> <span class="mh">0x6000</span><span class="p">,</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">ramin</span><span class="o">-&gt;</span><span class="n">size</span> <span class="o">-</span> <span class="mh">0x6000</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">nv50_channel_del</span><span class="p">(</span><span class="o">&amp;</span><span class="n">chan</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">nouveau_gpuobj_new_fake</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">ramin</span><span class="o">-&gt;</span><span class="n">pinst</span> <span class="o">==</span> <span class="o">~</span><span class="mi">0</span> <span class="o">?</span> <span class="o">~</span><span class="mi">0</span> <span class="o">:</span>
				      <span class="n">chan</span><span class="o">-&gt;</span><span class="n">ramin</span><span class="o">-&gt;</span><span class="n">pinst</span> <span class="o">+</span> <span class="n">pgd</span><span class="p">,</span>
				      <span class="n">chan</span><span class="o">-&gt;</span><span class="n">ramin</span><span class="o">-&gt;</span><span class="n">vinst</span> <span class="o">+</span> <span class="n">pgd</span><span class="p">,</span>
				      <span class="mh">0x4000</span><span class="p">,</span> <span class="n">NVOBJ_FLAG_ZERO_ALLOC</span><span class="p">,</span>
				      <span class="o">&amp;</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">vm_pd</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">nv50_channel_del</span><span class="p">(</span><span class="o">&amp;</span><span class="n">chan</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mh">0x4000</span><span class="p">;</span> <span class="n">i</span> <span class="o">+=</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">nv_wo32</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">vm_pd</span><span class="p">,</span> <span class="n">i</span> <span class="o">+</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
		<span class="n">nv_wo32</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">vm_pd</span><span class="p">,</span> <span class="n">i</span> <span class="o">+</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0xdeadcafe</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">nouveau_vm_ref</span><span class="p">(</span><span class="n">vm</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">vm</span><span class="p">,</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">vm_pd</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">nv50_channel_del</span><span class="p">(</span><span class="o">&amp;</span><span class="n">chan</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">nouveau_gpuobj_new_fake</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">ramin</span><span class="o">-&gt;</span><span class="n">pinst</span> <span class="o">==</span> <span class="o">~</span><span class="mi">0</span> <span class="o">?</span> <span class="o">~</span><span class="mi">0</span> <span class="o">:</span>
				      <span class="n">chan</span><span class="o">-&gt;</span><span class="n">ramin</span><span class="o">-&gt;</span><span class="n">pinst</span> <span class="o">+</span> <span class="n">fc</span><span class="p">,</span>
				      <span class="n">chan</span><span class="o">-&gt;</span><span class="n">ramin</span><span class="o">-&gt;</span><span class="n">vinst</span> <span class="o">+</span> <span class="n">fc</span><span class="p">,</span> <span class="mh">0x100</span><span class="p">,</span>
				      <span class="n">NVOBJ_FLAG_ZERO_ALLOC</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">ramfc</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">nv50_channel_del</span><span class="p">(</span><span class="o">&amp;</span><span class="n">chan</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="o">*</span><span class="n">pchan</span> <span class="o">=</span> <span class="n">chan</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span>
<span class="nf">nv50_instmem_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nv50_instmem_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="n">chan</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_vm</span> <span class="o">*</span><span class="n">vm</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">,</span> <span class="n">i</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="n">priv</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">priv</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">priv</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">engine</span><span class="p">.</span><span class="n">instmem</span><span class="p">.</span><span class="n">priv</span> <span class="o">=</span> <span class="n">priv</span><span class="p">;</span>

	<span class="cm">/* Save state, will restore at takedown. */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mh">0x1700</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;=</span> <span class="mh">0x1710</span><span class="p">;</span> <span class="n">i</span> <span class="o">+=</span> <span class="mi">4</span><span class="p">)</span>
		<span class="n">priv</span><span class="o">-&gt;</span><span class="n">save1700</span><span class="p">[(</span><span class="n">i</span><span class="o">-</span><span class="mh">0x1700</span><span class="p">)</span><span class="o">/</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>

	<span class="cm">/* Global PRAMIN heap */</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">drm_mm_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ramin_heap</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ramin_size</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">NV_ERROR</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Failed to init RAMIN heap</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">error</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* BAR3 */</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">nouveau_vm_new</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">BAR3_VM_BASE</span><span class="p">,</span> <span class="n">BAR3_VM_SIZE</span><span class="p">,</span> <span class="n">BAR3_VM_BASE</span><span class="p">,</span>
			     <span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">bar3_vm</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">error</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">nouveau_gpuobj_new</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="p">(</span><span class="n">BAR3_VM_SIZE</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">)</span> <span class="o">*</span> <span class="mi">8</span><span class="p">,</span>
				 <span class="mh">0x1000</span><span class="p">,</span> <span class="n">NVOBJ_FLAG_DONT_MAP</span> <span class="o">|</span>
				 <span class="n">NVOBJ_FLAG_ZERO_ALLOC</span><span class="p">,</span>
				 <span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">bar3_vm</span><span class="o">-&gt;</span><span class="n">pgt</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">obj</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">error</span><span class="p">;</span>
	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">bar3_vm</span><span class="o">-&gt;</span><span class="n">pgt</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">refcount</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="n">nv50_instmem_map</span><span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">bar3_vm</span><span class="o">-&gt;</span><span class="n">pgt</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">obj</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">nv50_channel_new</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">128</span> <span class="o">*</span> <span class="mi">1024</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">bar3_vm</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">chan</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">error</span><span class="p">;</span>
	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">channels</span><span class="p">.</span><span class="n">ptr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">channels</span><span class="p">.</span><span class="n">ptr</span><span class="p">[</span><span class="mi">127</span><span class="p">]</span> <span class="o">=</span> <span class="n">chan</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">nv50_gpuobj_dma_new</span><span class="p">(</span><span class="n">chan</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="n">BAR3_VM_BASE</span><span class="p">,</span> <span class="n">BAR3_VM_SIZE</span><span class="p">,</span>
				  <span class="n">NV_MEM_TARGET_VM</span><span class="p">,</span> <span class="n">NV_MEM_ACCESS_VM</span><span class="p">,</span>
				  <span class="n">NV_MEM_TYPE_VM</span><span class="p">,</span> <span class="n">NV_MEM_COMP_VM</span><span class="p">,</span>
				  <span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">bar3_dmaobj</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">error</span><span class="p">;</span>

	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x001704</span><span class="p">,</span> <span class="mh">0x00000000</span> <span class="o">|</span> <span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">ramin</span><span class="o">-&gt;</span><span class="n">vinst</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">));</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x001704</span><span class="p">,</span> <span class="mh">0x40000000</span> <span class="o">|</span> <span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">ramin</span><span class="o">-&gt;</span><span class="n">vinst</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">));</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x00170c</span><span class="p">,</span> <span class="mh">0x80000000</span> <span class="o">|</span> <span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">bar3_dmaobj</span><span class="o">-&gt;</span><span class="n">cinst</span> <span class="o">&gt;&gt;</span> <span class="mi">4</span><span class="p">));</span>

	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">engine</span><span class="p">.</span><span class="n">instmem</span><span class="p">.</span><span class="n">flush</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ramin_available</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>

	<span class="n">tmp</span> <span class="o">=</span> <span class="n">nv_ro32</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">ramin</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">ramin</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="o">~</span><span class="n">tmp</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">nv_ro32</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">ramin</span><span class="p">,</span> <span class="mi">0</span><span class="p">)</span> <span class="o">!=</span> <span class="o">~</span><span class="n">tmp</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">NV_ERROR</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;PRAMIN readback failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EIO</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">error</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">ramin</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

	<span class="cm">/* BAR1 */</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">nouveau_vm_new</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">BAR1_VM_BASE</span><span class="p">,</span> <span class="n">BAR1_VM_SIZE</span><span class="p">,</span> <span class="n">BAR1_VM_BASE</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">vm</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">error</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">nouveau_vm_ref</span><span class="p">(</span><span class="n">vm</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">bar1_vm</span><span class="p">,</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">vm_pd</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">error</span><span class="p">;</span>
	<span class="n">nouveau_vm_ref</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">vm</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">nv50_gpuobj_dma_new</span><span class="p">(</span><span class="n">chan</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="n">BAR1_VM_BASE</span><span class="p">,</span> <span class="n">BAR1_VM_SIZE</span><span class="p">,</span>
				  <span class="n">NV_MEM_TARGET_VM</span><span class="p">,</span> <span class="n">NV_MEM_ACCESS_VM</span><span class="p">,</span>
				  <span class="n">NV_MEM_TYPE_VM</span><span class="p">,</span> <span class="n">NV_MEM_COMP_VM</span><span class="p">,</span>
				  <span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">bar1_dmaobj</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">error</span><span class="p">;</span>

	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x001708</span><span class="p">,</span> <span class="mh">0x80000000</span> <span class="o">|</span> <span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">bar1_dmaobj</span><span class="o">-&gt;</span><span class="n">cinst</span> <span class="o">&gt;&gt;</span> <span class="mi">4</span><span class="p">));</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">8</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x1900</span> <span class="o">+</span> <span class="p">(</span><span class="n">i</span><span class="o">*</span><span class="mi">4</span><span class="p">),</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* Create shared channel VM, space is reserved at the beginning</span>
<span class="cm">	 * to catch &quot;NULL pointer&quot; references</span>
<span class="cm">	 */</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">nouveau_vm_new</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="p">(</span><span class="mi">1ULL</span> <span class="o">&lt;&lt;</span> <span class="mi">40</span><span class="p">),</span> <span class="mh">0x0020000000ULL</span><span class="p">,</span>
			     <span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">chan_vm</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

<span class="nl">error:</span>
	<span class="n">nv50_instmem_takedown</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span>
<span class="nf">nv50_instmem_takedown</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nv50_instmem_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">engine</span><span class="p">.</span><span class="n">instmem</span><span class="p">.</span><span class="n">priv</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="n">chan</span> <span class="o">=</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">channels</span><span class="p">.</span><span class="n">ptr</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">NV_DEBUG</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">priv</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ramin_available</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>

	<span class="n">nouveau_vm_ref</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">chan_vm</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mh">0x1700</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;=</span> <span class="mh">0x1710</span><span class="p">;</span> <span class="n">i</span> <span class="o">+=</span> <span class="mi">4</span><span class="p">)</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">save1700</span><span class="p">[(</span><span class="n">i</span> <span class="o">-</span> <span class="mh">0x1700</span><span class="p">)</span> <span class="o">/</span> <span class="mi">4</span><span class="p">]);</span>

	<span class="n">nouveau_gpuobj_ref</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">bar3_dmaobj</span><span class="p">);</span>
	<span class="n">nouveau_gpuobj_ref</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">bar1_dmaobj</span><span class="p">);</span>

	<span class="n">nouveau_vm_ref</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">bar1_vm</span><span class="p">,</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">vm_pd</span><span class="p">);</span>
	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">channels</span><span class="p">.</span><span class="n">ptr</span><span class="p">[</span><span class="mi">127</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">nv50_channel_del</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">channels</span><span class="p">.</span><span class="n">ptr</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>

	<span class="n">nouveau_gpuobj_ref</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">bar3_vm</span><span class="o">-&gt;</span><span class="n">pgt</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">obj</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
	<span class="n">nouveau_vm_ref</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">bar3_vm</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">drm_mm_initialized</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ramin_heap</span><span class="p">))</span>
		<span class="n">drm_mm_takedown</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ramin_heap</span><span class="p">);</span>

	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">engine</span><span class="p">.</span><span class="n">instmem</span><span class="p">.</span><span class="n">priv</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">priv</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span>
<span class="nf">nv50_instmem_suspend</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>

	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ramin_available</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span>
<span class="nf">nv50_instmem_resume</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nv50_instmem_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">engine</span><span class="p">.</span><span class="n">instmem</span><span class="p">.</span><span class="n">priv</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="n">chan</span> <span class="o">=</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">channels</span><span class="p">.</span><span class="n">ptr</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="cm">/* Poke the relevant regs, and pray it works :) */</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV50_PUNK_BAR_CFG_BASE</span><span class="p">,</span> <span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">ramin</span><span class="o">-&gt;</span><span class="n">vinst</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">));</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV50_PUNK_UNK1710</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV50_PUNK_BAR_CFG_BASE</span><span class="p">,</span> <span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">ramin</span><span class="o">-&gt;</span><span class="n">vinst</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">)</span> <span class="o">|</span>
					 <span class="n">NV50_PUNK_BAR_CFG_BASE_VALID</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV50_PUNK_BAR1_CTXDMA</span><span class="p">,</span> <span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">bar1_dmaobj</span><span class="o">-&gt;</span><span class="n">cinst</span> <span class="o">&gt;&gt;</span> <span class="mi">4</span><span class="p">)</span> <span class="o">|</span>
					<span class="n">NV50_PUNK_BAR1_CTXDMA_VALID</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV50_PUNK_BAR3_CTXDMA</span><span class="p">,</span> <span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">bar3_dmaobj</span><span class="o">-&gt;</span><span class="n">cinst</span> <span class="o">&gt;&gt;</span> <span class="mi">4</span><span class="p">)</span> <span class="o">|</span>
					<span class="n">NV50_PUNK_BAR3_CTXDMA_VALID</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">8</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x1900</span> <span class="o">+</span> <span class="p">(</span><span class="n">i</span><span class="o">*</span><span class="mi">4</span><span class="p">),</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ramin_available</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">struct</span> <span class="n">nv50_gpuobj_node</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">nouveau_mem</span> <span class="o">*</span><span class="n">vram</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_vma</span> <span class="n">chan_vma</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">align</span><span class="p">;</span>
<span class="p">};</span>

<span class="kt">int</span>
<span class="nf">nv50_instmem_get</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_gpuobj</span> <span class="o">*</span><span class="n">gpuobj</span><span class="p">,</span> <span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span>
		 <span class="n">u32</span> <span class="n">size</span><span class="p">,</span> <span class="n">u32</span> <span class="n">align</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">gpuobj</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_vram_engine</span> <span class="o">*</span><span class="n">vram</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">engine</span><span class="p">.</span><span class="n">vram</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nv50_gpuobj_node</span> <span class="o">*</span><span class="n">node</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">node</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">node</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">node</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
	<span class="n">node</span><span class="o">-&gt;</span><span class="n">align</span> <span class="o">=</span> <span class="n">align</span><span class="p">;</span>

	<span class="n">size</span>  <span class="o">=</span> <span class="p">(</span><span class="n">size</span> <span class="o">+</span> <span class="mi">4095</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mi">4095</span><span class="p">;</span>
	<span class="n">align</span> <span class="o">=</span> <span class="n">max</span><span class="p">(</span><span class="n">align</span><span class="p">,</span> <span class="p">(</span><span class="n">u32</span><span class="p">)</span><span class="mi">4096</span><span class="p">);</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">vram</span><span class="o">-&gt;</span><span class="n">get</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">size</span><span class="p">,</span> <span class="n">align</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">node</span><span class="o">-&gt;</span><span class="n">vram</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">kfree</span><span class="p">(</span><span class="n">node</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">gpuobj</span><span class="o">-&gt;</span><span class="n">vinst</span> <span class="o">=</span> <span class="n">node</span><span class="o">-&gt;</span><span class="n">vram</span><span class="o">-&gt;</span><span class="n">offset</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">gpuobj</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">NVOBJ_FLAG_VM</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">flags</span> <span class="o">=</span> <span class="n">NV_MEM_ACCESS_RW</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">gpuobj</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">NVOBJ_FLAG_VM_USER</span><span class="p">))</span>
			<span class="n">flags</span> <span class="o">|=</span> <span class="n">NV_MEM_ACCESS_SYS</span><span class="p">;</span>

		<span class="n">ret</span> <span class="o">=</span> <span class="n">nouveau_vm_get</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">vm</span><span class="p">,</span> <span class="n">size</span><span class="p">,</span> <span class="mi">12</span><span class="p">,</span> <span class="n">flags</span><span class="p">,</span>
				     <span class="o">&amp;</span><span class="n">node</span><span class="o">-&gt;</span><span class="n">chan_vma</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">vram</span><span class="o">-&gt;</span><span class="n">put</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">node</span><span class="o">-&gt;</span><span class="n">vram</span><span class="p">);</span>
			<span class="n">kfree</span><span class="p">(</span><span class="n">node</span><span class="p">);</span>
			<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">nouveau_vm_map</span><span class="p">(</span><span class="o">&amp;</span><span class="n">node</span><span class="o">-&gt;</span><span class="n">chan_vma</span><span class="p">,</span> <span class="n">node</span><span class="o">-&gt;</span><span class="n">vram</span><span class="p">);</span>
		<span class="n">gpuobj</span><span class="o">-&gt;</span><span class="n">linst</span> <span class="o">=</span> <span class="n">node</span><span class="o">-&gt;</span><span class="n">chan_vma</span><span class="p">.</span><span class="n">offset</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">gpuobj</span><span class="o">-&gt;</span><span class="n">size</span> <span class="o">=</span> <span class="n">size</span><span class="p">;</span>
	<span class="n">gpuobj</span><span class="o">-&gt;</span><span class="n">node</span> <span class="o">=</span> <span class="n">node</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span>
<span class="nf">nv50_instmem_put</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_gpuobj</span> <span class="o">*</span><span class="n">gpuobj</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">gpuobj</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_vram_engine</span> <span class="o">*</span><span class="n">vram</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">engine</span><span class="p">.</span><span class="n">vram</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nv50_gpuobj_node</span> <span class="o">*</span><span class="n">node</span><span class="p">;</span>

	<span class="n">node</span> <span class="o">=</span> <span class="n">gpuobj</span><span class="o">-&gt;</span><span class="n">node</span><span class="p">;</span>
	<span class="n">gpuobj</span><span class="o">-&gt;</span><span class="n">node</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">node</span><span class="o">-&gt;</span><span class="n">chan_vma</span><span class="p">.</span><span class="n">node</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">nouveau_vm_unmap</span><span class="p">(</span><span class="o">&amp;</span><span class="n">node</span><span class="o">-&gt;</span><span class="n">chan_vma</span><span class="p">);</span>
		<span class="n">nouveau_vm_put</span><span class="p">(</span><span class="o">&amp;</span><span class="n">node</span><span class="o">-&gt;</span><span class="n">chan_vma</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">vram</span><span class="o">-&gt;</span><span class="n">put</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">node</span><span class="o">-&gt;</span><span class="n">vram</span><span class="p">);</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">node</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span>
<span class="nf">nv50_instmem_map</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_gpuobj</span> <span class="o">*</span><span class="n">gpuobj</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">gpuobj</span><span class="o">-&gt;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nv50_gpuobj_node</span> <span class="o">*</span><span class="n">node</span> <span class="o">=</span> <span class="n">gpuobj</span><span class="o">-&gt;</span><span class="n">node</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">nouveau_vm_get</span><span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">bar3_vm</span><span class="p">,</span> <span class="n">gpuobj</span><span class="o">-&gt;</span><span class="n">size</span><span class="p">,</span> <span class="mi">12</span><span class="p">,</span>
			     <span class="n">NV_MEM_ACCESS_RW</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">node</span><span class="o">-&gt;</span><span class="n">vram</span><span class="o">-&gt;</span><span class="n">bar_vma</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">nouveau_vm_map</span><span class="p">(</span><span class="o">&amp;</span><span class="n">node</span><span class="o">-&gt;</span><span class="n">vram</span><span class="o">-&gt;</span><span class="n">bar_vma</span><span class="p">,</span> <span class="n">node</span><span class="o">-&gt;</span><span class="n">vram</span><span class="p">);</span>
	<span class="n">gpuobj</span><span class="o">-&gt;</span><span class="n">pinst</span> <span class="o">=</span> <span class="n">node</span><span class="o">-&gt;</span><span class="n">vram</span><span class="o">-&gt;</span><span class="n">bar_vma</span><span class="p">.</span><span class="n">offset</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span>
<span class="nf">nv50_instmem_unmap</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_gpuobj</span> <span class="o">*</span><span class="n">gpuobj</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">nv50_gpuobj_node</span> <span class="o">*</span><span class="n">node</span> <span class="o">=</span> <span class="n">gpuobj</span><span class="o">-&gt;</span><span class="n">node</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">node</span><span class="o">-&gt;</span><span class="n">vram</span><span class="o">-&gt;</span><span class="n">bar_vma</span><span class="p">.</span><span class="n">node</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">nouveau_vm_unmap</span><span class="p">(</span><span class="o">&amp;</span><span class="n">node</span><span class="o">-&gt;</span><span class="n">vram</span><span class="o">-&gt;</span><span class="n">bar_vma</span><span class="p">);</span>
		<span class="n">nouveau_vm_put</span><span class="p">(</span><span class="o">&amp;</span><span class="n">node</span><span class="o">-&gt;</span><span class="n">vram</span><span class="o">-&gt;</span><span class="n">bar_vma</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">void</span>
<span class="nf">nv50_instmem_flush</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">vm_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x00330c</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">nv_wait</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x00330c</span><span class="p">,</span> <span class="mh">0x00000002</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">))</span>
		<span class="n">NV_ERROR</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;PRAMIN flush timeout</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">vm_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span>
<span class="nf">nv84_instmem_flush</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">vm_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x070000</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">nv_wait</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x070000</span><span class="p">,</span> <span class="mh">0x00000002</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">))</span>
		<span class="n">NV_ERROR</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;PRAMIN flush timeout</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">vm_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
