{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1623511046699 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1623511046701 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 12 23:17:26 2021 " "Processing started: Sat Jun 12 23:17:26 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1623511046701 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1623511046701 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off genFace -c genFace " "Command: quartus_map --read_settings_files=on --write_settings_files=off genFace -c genFace" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1623511046701 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1623511047453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "genface.bdf 1 1 " "Found 1 design units, including 1 entities, in source file genface.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 genFace " "Found entity 1: genFace" {  } { { "genFace.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/by-Nian/genFace/genFace.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1623511047560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1623511047560 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "genFace " "Elaborating entity \"genFace\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1623511047626 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "col_s " "Converted elements in bus name \"col_s\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "col_s\[0..7\] col_s0..7 " "Converted element name(s) from \"col_s\[0..7\]\" to \"col_s0..7\"" {  } { { "genFace.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/by-Nian/genFace/genFace.bdf" { { 328 800 960 344 "col_s\[0..7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1623511047646 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "col_s\[0\] col_s0 " "Converted element name(s) from \"col_s\[0\]\" to \"col_s0\"" {  } { { "genFace.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/by-Nian/genFace/genFace.bdf" { { 216 960 1128 232 "col_s\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1623511047646 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "col_s\[1\] col_s1 " "Converted element name(s) from \"col_s\[1\]\" to \"col_s1\"" {  } { { "genFace.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/by-Nian/genFace/genFace.bdf" { { 232 976 1128 248 "col_s\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1623511047646 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "col_s\[2\] col_s2 " "Converted element name(s) from \"col_s\[2\]\" to \"col_s2\"" {  } { { "genFace.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/by-Nian/genFace/genFace.bdf" { { 248 992 1128 264 "col_s\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1623511047646 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "col_s\[3\] col_s3 " "Converted element name(s) from \"col_s\[3\]\" to \"col_s3\"" {  } { { "genFace.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/by-Nian/genFace/genFace.bdf" { { 264 1008 1128 280 "col_s\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1623511047646 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "col_s\[4\] col_s4 " "Converted element name(s) from \"col_s\[4\]\" to \"col_s4\"" {  } { { "genFace.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/by-Nian/genFace/genFace.bdf" { { 280 1024 1128 296 "col_s\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1623511047646 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "col_s\[5\] col_s5 " "Converted element name(s) from \"col_s\[5\]\" to \"col_s5\"" {  } { { "genFace.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/by-Nian/genFace/genFace.bdf" { { 296 1040 1128 312 "col_s\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1623511047646 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "col_s\[6\] col_s6 " "Converted element name(s) from \"col_s\[6\]\" to \"col_s6\"" {  } { { "genFace.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/by-Nian/genFace/genFace.bdf" { { 312 1056 1128 328 "col_s\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1623511047646 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "col_s\[7\] col_s7 " "Converted element name(s) from \"col_s\[7\]\" to \"col_s7\"" {  } { { "genFace.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/by-Nian/genFace/genFace.bdf" { { 328 1064 1128 344 "col_s\[7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1623511047646 ""}  } { { "genFace.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/by-Nian/genFace/genFace.bdf" { { 328 800 960 344 "col_s\[0..7\]" "" } { 216 960 1128 232 "col_s\[0\]" "" } { 232 976 1128 248 "col_s\[1\]" "" } { 248 992 1128 264 "col_s\[2\]" "" } { 264 1008 1128 280 "col_s\[3\]" "" } { 280 1024 1128 296 "col_s\[4\]" "" } { 296 1040 1128 312 "col_s\[5\]" "" } { 312 1056 1128 328 "col_s\[6\]" "" } { 328 1064 1128 344 "col_s\[7\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1623511047646 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "row_s " "Converted elements in bus name \"row_s\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "row_s\[0..7\] row_s0..7 " "Converted element name(s) from \"row_s\[0..7\]\" to \"row_s0..7\"" {  } { { "genFace.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/by-Nian/genFace/genFace.bdf" { { 344 800 960 360 "row_s\[0..7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1623511047647 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "row_s\[1\] row_s1 " "Converted element name(s) from \"row_s\[1\]\" to \"row_s1\"" {  } { { "genFace.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/by-Nian/genFace/genFace.bdf" { { 360 1056 1128 376 "row_s\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1623511047647 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "row_s\[2\] row_s2 " "Converted element name(s) from \"row_s\[2\]\" to \"row_s2\"" {  } { { "genFace.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/by-Nian/genFace/genFace.bdf" { { 376 1040 1128 392 "row_s\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1623511047647 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "row_s\[3\] row_s3 " "Converted element name(s) from \"row_s\[3\]\" to \"row_s3\"" {  } { { "genFace.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/by-Nian/genFace/genFace.bdf" { { 392 1024 1128 408 "row_s\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1623511047647 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "row_s\[4\] row_s4 " "Converted element name(s) from \"row_s\[4\]\" to \"row_s4\"" {  } { { "genFace.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/by-Nian/genFace/genFace.bdf" { { 408 1008 1128 424 "row_s\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1623511047647 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "row_s\[5\] row_s5 " "Converted element name(s) from \"row_s\[5\]\" to \"row_s5\"" {  } { { "genFace.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/by-Nian/genFace/genFace.bdf" { { 424 992 1128 440 "row_s\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1623511047647 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "row_s\[6\] row_s6 " "Converted element name(s) from \"row_s\[6\]\" to \"row_s6\"" {  } { { "genFace.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/by-Nian/genFace/genFace.bdf" { { 440 976 1128 456 "row_s\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1623511047647 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "row_s\[7\] row_s7 " "Converted element name(s) from \"row_s\[7\]\" to \"row_s7\"" {  } { { "genFace.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/by-Nian/genFace/genFace.bdf" { { 456 960 1128 472 "row_s\[7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1623511047647 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "row_s\[0\] row_s0 " "Converted element name(s) from \"row_s\[0\]\" to \"row_s0\"" {  } { { "genFace.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/by-Nian/genFace/genFace.bdf" { { 344 1064 1128 360 "row_s\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1623511047647 ""}  } { { "genFace.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/by-Nian/genFace/genFace.bdf" { { 344 800 960 360 "row_s\[0..7\]" "" } { 360 1056 1128 376 "row_s\[1\]" "" } { 376 1040 1128 392 "row_s\[2\]" "" } { 392 1024 1128 408 "row_s\[3\]" "" } { 408 1008 1128 424 "row_s\[4\]" "" } { 424 992 1128 440 "row_s\[5\]" "" } { 440 976 1128 456 "row_s\[6\]" "" } { 456 960 1128 472 "row_s\[7\]" "" } { 344 1064 1128 360 "row_s\[0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1623511047647 ""}
{ "Warning" "WSGN_SEARCH_FILE" "matrixface.vhd 2 1 " "Using design file matrixface.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 matrixFace-a " "Found design unit 1: matrixFace-a" {  } { { "matrixface.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/by-Nian/genFace/matrixface.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1623511048155 ""} { "Info" "ISGN_ENTITY_NAME" "1 matrixFace " "Found entity 1: matrixFace" {  } { { "matrixface.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/by-Nian/genFace/matrixface.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1623511048155 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1623511048155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrixFace matrixFace:inst " "Elaborating entity \"matrixFace\" for hierarchy \"matrixFace:inst\"" {  } { { "genFace.bdf" "inst" { Schematic "C:/CircuitFinalProject/logic-circuit-design/by-Nian/genFace/genFace.bdf" { { 312 608 800 424 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1623511048162 ""}
{ "Warning" "WSGN_SEARCH_FILE" "scanf_gen.vhd 2 1 " "Using design file scanf_gen.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 scanf_gen-arch " "Found design unit 1: scanf_gen-arch" {  } { { "scanf_gen.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/by-Nian/genFace/scanf_gen.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1623511048202 ""} { "Info" "ISGN_ENTITY_NAME" "1 scanf_gen " "Found entity 1: scanf_gen" {  } { { "scanf_gen.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/by-Nian/genFace/scanf_gen.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1623511048202 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1623511048202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scanf_gen scanf_gen:inst1 " "Elaborating entity \"scanf_gen\" for hierarchy \"scanf_gen:inst1\"" {  } { { "genFace.bdf" "inst1" { Schematic "C:/CircuitFinalProject/logic-circuit-design/by-Nian/genFace/genFace.bdf" { { 312 312 472 392 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1623511048202 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PULSE scanf_gen.vhd(38) " "VHDL Process Statement warning at scanf_gen.vhd(38): signal \"PULSE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "scanf_gen.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/by-Nian/genFace/scanf_gen.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623511048233 "|genFace|scanf_gen:inst1"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "col_s0 GND " "Pin \"col_s0\" is stuck at GND" {  } { { "genFace.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/by-Nian/genFace/genFace.bdf" { { 224 1128 1304 240 "col_s0" "" } { 328 800 960 344 "col_s\[0..7\]" "" } { 216 960 1128 232 "col_s\[0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1623511048820 "|genFace|col_s0"} { "Warning" "WMLS_MLS_STUCK_PIN" "col_s7 GND " "Pin \"col_s7\" is stuck at GND" {  } { { "genFace.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/by-Nian/genFace/genFace.bdf" { { 336 1128 1304 352 "col_s7" "" } { 328 800 960 344 "col_s\[0..7\]" "" } { 328 1064 1128 344 "col_s\[7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1623511048820 "|genFace|col_s7"} { "Warning" "WMLS_MLS_STUCK_PIN" "col2_0 GND " "Pin \"col2_0\" is stuck at GND" {  } { { "genFace.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/by-Nian/genFace/genFace.bdf" { { 480 1128 1304 496 "col2_0" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1623511048820 "|genFace|col2_0"} { "Warning" "WMLS_MLS_STUCK_PIN" "col2_1 GND " "Pin \"col2_1\" is stuck at GND" {  } { { "genFace.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/by-Nian/genFace/genFace.bdf" { { 496 1128 1304 512 "col2_1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1623511048820 "|genFace|col2_1"} { "Warning" "WMLS_MLS_STUCK_PIN" "col2_2 GND " "Pin \"col2_2\" is stuck at GND" {  } { { "genFace.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/by-Nian/genFace/genFace.bdf" { { 512 1128 1304 528 "col2_2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1623511048820 "|genFace|col2_2"} { "Warning" "WMLS_MLS_STUCK_PIN" "col2_3 GND " "Pin \"col2_3\" is stuck at GND" {  } { { "genFace.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/by-Nian/genFace/genFace.bdf" { { 528 1128 1304 544 "col2_3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1623511048820 "|genFace|col2_3"} { "Warning" "WMLS_MLS_STUCK_PIN" "col2_4 GND " "Pin \"col2_4\" is stuck at GND" {  } { { "genFace.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/by-Nian/genFace/genFace.bdf" { { 544 1128 1304 560 "col2_4" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1623511048820 "|genFace|col2_4"} { "Warning" "WMLS_MLS_STUCK_PIN" "col2_5 GND " "Pin \"col2_5\" is stuck at GND" {  } { { "genFace.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/by-Nian/genFace/genFace.bdf" { { 560 1128 1304 576 "col2_5" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1623511048820 "|genFace|col2_5"} { "Warning" "WMLS_MLS_STUCK_PIN" "col2_6 GND " "Pin \"col2_6\" is stuck at GND" {  } { { "genFace.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/by-Nian/genFace/genFace.bdf" { { 576 1128 1304 592 "col2_6" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1623511048820 "|genFace|col2_6"} { "Warning" "WMLS_MLS_STUCK_PIN" "col2_7 GND " "Pin \"col2_7\" is stuck at GND" {  } { { "genFace.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/by-Nian/genFace/genFace.bdf" { { 592 1128 1304 608 "col2_7" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1623511048820 "|genFace|col2_7"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1623511048820 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1623511048907 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1623511049343 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1623511049343 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gameStatus " "No output dependent on input pin \"gameStatus\"" {  } { { "genFace.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/by-Nian/genFace/genFace.bdf" { { 424 104 272 440 "gameStatus" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1623511049397 "|genFace|gameStatus"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1623511049397 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "81 " "Implemented 81 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1623511049398 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1623511049398 ""} { "Info" "ICUT_CUT_TM_LCELLS" "54 " "Implemented 54 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1623511049398 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1623511049398 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4795 " "Peak virtual memory: 4795 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1623511049440 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 12 23:17:29 2021 " "Processing ended: Sat Jun 12 23:17:29 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1623511049440 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1623511049440 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1623511049440 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1623511049440 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1623511052498 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1623511052499 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 12 23:17:31 2021 " "Processing started: Sat Jun 12 23:17:31 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1623511052499 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1623511052499 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off genFace -c genFace " "Command: quartus_fit --read_settings_files=off --write_settings_files=off genFace -c genFace" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1623511052499 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1623511052698 ""}
{ "Info" "0" "" "Project  = genFace" {  } {  } 0 0 "Project  = genFace" 0 0 "Fitter" 0 0 1623511052698 ""}
{ "Info" "0" "" "Revision = genFace" {  } {  } 0 0 "Revision = genFace" 0 0 "Fitter" 0 0 1623511052698 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1623511052926 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "genFace 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"genFace\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1623511052936 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1623511052996 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1623511052996 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1623511053911 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1623511053950 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1623511054162 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "27 27 " "No exact pin location assignment(s) for 27 pins of 27 total pins. For the list of the pins please refer to the Input Pins, Output Pins, and Bidir Pins tables in the Fitter report and look for the user pins whose location is assigned by Fitter." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of the pins please refer to the Input Pins, Output Pins, and Bidir Pins tables in the Fitter report and look for the user pins whose location is assigned by Fitter." 0 0 "Fitter" 0 -1 1623511054402 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1623511064030 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clock~inputCLKENA0 17 global CLKCTRL_G10 " "clock~inputCLKENA0 with 17 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1623511065033 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1623511065033 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:01 " "Fitter periphery placement operations ending: elapsed time is 00:00:01" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1623511065308 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1623511065315 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1623511065317 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1623511065318 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1623511065319 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1623511065320 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1623511065321 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "genFace.sdc " "Synopsys Design Constraints File file not found: 'genFace.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1623511066491 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1623511066491 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1623511066494 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1623511066494 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1623511066495 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1623511066509 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1623511066510 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1623511066510 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:12 " "Fitter preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1623511066785 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1623511075792 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1623511076349 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1623511076415 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1623511081525 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1623511081526 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1623511083501 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X78_Y35 X89_Y45 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X78_Y35 to location X89_Y45" {  } { { "loc" "" { Generic "C:/CircuitFinalProject/logic-circuit-design/by-Nian/genFace/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X78_Y35 to location X89_Y45"} { { 11 { 0 ""} 78 35 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1623511091912 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1623511091912 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1623511094832 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1623511094833 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1623511094833 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.60 " "Total time spent on timing analysis during the Fitter is 0.60 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1623511096551 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1623511096768 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1623511097676 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1623511097832 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1623511099440 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:07 " "Fitter post-fit operations ending: elapsed time is 00:00:07" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1623511103994 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/CircuitFinalProject/logic-circuit-design/by-Nian/genFace/output_files/genFace.fit.smsg " "Generated suppressed messages file C:/CircuitFinalProject/logic-circuit-design/by-Nian/genFace/output_files/genFace.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1623511104385 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6395 " "Peak virtual memory: 6395 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1623511105394 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 12 23:18:25 2021 " "Processing ended: Sat Jun 12 23:18:25 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1623511105394 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:54 " "Elapsed time: 00:00:54" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1623511105394 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:24 " "Total CPU time (on all processors): 00:01:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1623511105394 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1623511105394 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1623511108795 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1623511108796 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 12 23:18:28 2021 " "Processing started: Sat Jun 12 23:18:28 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1623511108796 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1623511108796 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off genFace -c genFace " "Command: quartus_asm --read_settings_files=off --write_settings_files=off genFace -c genFace" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1623511108796 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1623511131084 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4805 " "Peak virtual memory: 4805 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1623511138183 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 12 23:18:58 2021 " "Processing ended: Sat Jun 12 23:18:58 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1623511138183 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1623511138183 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1623511138183 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1623511138183 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1623511139053 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1623511141494 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1623511141496 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 12 23:19:00 2021 " "Processing started: Sat Jun 12 23:19:00 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1623511141496 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1623511141496 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta genFace -c genFace " "Command: quartus_sta genFace -c genFace" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1623511141497 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1623511141754 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1623511142953 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1623511143019 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1623511143019 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "genFace.sdc " "Synopsys Design Constraints File file not found: 'genFace.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1623511144859 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1623511144859 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1623511144860 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name scanf_gen:inst1\|PULSE scanf_gen:inst1\|PULSE " "create_clock -period 1.000 -name scanf_gen:inst1\|PULSE scanf_gen:inst1\|PULSE" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1623511144860 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1623511144860 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1623511144861 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1623511144864 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1623511144866 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1623511144888 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1623511144913 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1623511144913 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.587 " "Worst-case setup slack is -5.587" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623511144917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623511144917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.587             -58.386 clock  " "   -5.587             -58.386 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623511144917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.001             -29.615 scanf_gen:inst1\|PULSE  " "   -2.001             -29.615 scanf_gen:inst1\|PULSE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623511144917 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1623511144917 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.519 " "Worst-case hold slack is -0.519" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623511144937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623511144937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.519              -0.519 clock  " "   -0.519              -0.519 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623511144937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.825               0.000 scanf_gen:inst1\|PULSE  " "    0.825               0.000 scanf_gen:inst1\|PULSE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623511144937 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1623511144937 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1623511144949 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1623511144957 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623511144970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623511144970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724             -26.751 clock  " "   -0.724             -26.751 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623511144970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724             -21.625 scanf_gen:inst1\|PULSE  " "   -0.724             -21.625 scanf_gen:inst1\|PULSE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623511144970 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1623511144970 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1623511145004 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1623511145070 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1623511147642 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1623511147868 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1623511147880 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1623511147880 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.937 " "Worst-case setup slack is -5.937" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623511147890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623511147890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.937             -60.564 clock  " "   -5.937             -60.564 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623511147890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.044             -30.324 scanf_gen:inst1\|PULSE  " "   -2.044             -30.324 scanf_gen:inst1\|PULSE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623511147890 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1623511147890 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.481 " "Worst-case hold slack is -0.481" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623511147896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623511147896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.481              -0.481 clock  " "   -0.481              -0.481 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623511147896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.823               0.000 scanf_gen:inst1\|PULSE  " "    0.823               0.000 scanf_gen:inst1\|PULSE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623511147896 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1623511147896 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1623511147907 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1623511147913 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623511147923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623511147923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724             -27.113 clock  " "   -0.724             -27.113 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623511147923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724             -21.463 scanf_gen:inst1\|PULSE  " "   -0.724             -21.463 scanf_gen:inst1\|PULSE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623511147923 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1623511147923 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1623511147952 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1623511148607 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1623511151031 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1623511151172 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1623511151174 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1623511151174 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.238 " "Worst-case setup slack is -2.238" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623511151180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623511151180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.238             -13.610 clock  " "   -2.238             -13.610 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623511151180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.605              -7.341 scanf_gen:inst1\|PULSE  " "   -0.605              -7.341 scanf_gen:inst1\|PULSE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623511151180 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1623511151180 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.002 " "Worst-case hold slack is 0.002" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623511151194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623511151194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.002               0.000 clock  " "    0.002               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623511151194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.285               0.000 scanf_gen:inst1\|PULSE  " "    0.285               0.000 scanf_gen:inst1\|PULSE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623511151194 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1623511151194 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1623511151200 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1623511151257 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.430 " "Worst-case minimum pulse width slack is -0.430" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623511151267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623511151267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.430              -2.322 clock  " "   -0.430              -2.322 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623511151267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.130               0.000 scanf_gen:inst1\|PULSE  " "    0.130               0.000 scanf_gen:inst1\|PULSE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623511151267 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1623511151267 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1623511151320 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1623511152367 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1623511152369 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1623511152369 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.040 " "Worst-case setup slack is -2.040" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623511152377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623511152377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.040             -11.495 clock  " "   -2.040             -11.495 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623511152377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.497              -5.782 scanf_gen:inst1\|PULSE  " "   -0.497              -5.782 scanf_gen:inst1\|PULSE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623511152377 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1623511152377 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.070 " "Worst-case hold slack is -0.070" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623511152389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623511152389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.070              -0.070 clock  " "   -0.070              -0.070 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623511152389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.257               0.000 scanf_gen:inst1\|PULSE  " "    0.257               0.000 scanf_gen:inst1\|PULSE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623511152389 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1623511152389 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1623511152396 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1623511152410 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.402 " "Worst-case minimum pulse width slack is -0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623511152415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623511152415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.402              -2.287 clock  " "   -0.402              -2.287 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623511152415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.139               0.000 scanf_gen:inst1\|PULSE  " "    0.139               0.000 scanf_gen:inst1\|PULSE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623511152415 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1623511152415 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1623511155760 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1623511155760 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5118 " "Peak virtual memory: 5118 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1623511155961 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 12 23:19:15 2021 " "Processing ended: Sat Jun 12 23:19:15 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1623511155961 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1623511155961 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1623511155961 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1623511155961 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1623511158738 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1623511158739 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 12 23:19:18 2021 " "Processing started: Sat Jun 12 23:19:18 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1623511158739 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1623511158739 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off genFace -c genFace " "Command: quartus_eda --read_settings_files=off --write_settings_files=off genFace -c genFace" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1623511158739 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "genFace.vo C:/altera/14.0/genFace/simulation/qsim// simulation " "Generated file genFace.vo in folder \"C:/altera/14.0/genFace/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1623511160179 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4679 " "Peak virtual memory: 4679 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1623511160313 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 12 23:19:20 2021 " "Processing ended: Sat Jun 12 23:19:20 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1623511160313 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1623511160313 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1623511160313 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1623511160313 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 45 s " "Quartus II Full Compilation was successful. 0 errors, 45 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1623511161000 ""}
