<?xml version="1.0" encoding="UTF-8"?>
<system name="$${FILENAME}">
 <component
   name="$${FILENAME}"
   displayName="$${FILENAME}"
   version="1.0"
   description=""
   tags=""
   categories="System" />
 <parameter name="bonusData"><![CDATA[bonusData 
{
   element clk_0
   {
      datum _sortIndex
      {
         value = "0";
         type = "int";
      }
   }
   element clk_0.clk
   {
      datum color
      {
         value = "-39424";
         type = "int";
      }
   }
   element clk_0.clk_reset
   {
      datum color
      {
         value = "-16776961";
         type = "int";
      }
   }
   element disenyo_qsys
   {
      datum _originalDeviceFamily
      {
         value = "Cyclone IV E";
         type = "String";
      }
   }
   element disenyo_qsys
   {
      datum _originalDeviceFamily
      {
         value = "Cyclone IV E";
         type = "String";
      }
   }
   element disenyo_qsys
   {
      datum _originalDeviceFamily
      {
         value = "Cyclone IV E";
         type = "String";
      }
   }
   element disenyo_qsys
   {
      datum _originalDeviceFamily
      {
         value = "Cyclone IV E";
         type = "String";
      }
   }
   element disenyo_qsys
   {
      datum _originalDeviceFamily
      {
         value = "Cyclone IV E";
         type = "String";
      }
   }
   element disenyo_qsys
   {
      datum _originalDeviceFamily
      {
         value = "Cyclone IV E";
         type = "String";
      }
   }
   element disenyo_qsys
   {
      datum _originalDeviceFamily
      {
         value = "Cyclone IV E";
         type = "String";
      }
   }
   element disenyo_qsys
   {
      datum _originalDeviceFamily
      {
         value = "Cyclone IV E";
         type = "String";
      }
   }
   element disenyo_qsys
   {
      datum _originalDeviceFamily
      {
         value = "Cyclone IV E";
         type = "String";
      }
   }
   element disenyo_qsys
   {
      datum _originalDeviceFamily
      {
         value = "Cyclone IV E";
         type = "String";
      }
   }
   element disenyo_qsys
   {
      datum _originalDeviceFamily
      {
         value = "Cyclone IV E";
         type = "String";
      }
   }
   element disenyo_qsys
   {
      datum _originalDeviceFamily
      {
         value = "Cyclone IV E";
         type = "String";
      }
   }
   element disenyo_qsys
   {
      datum _originalDeviceFamily
      {
         value = "Cyclone IV E";
         type = "String";
      }
   }
   element disenyo_qsys
   {
      datum _originalDeviceFamily
      {
         value = "Cyclone IV E";
         type = "String";
      }
   }
   element disenyo_qsys
   {
      datum _originalDeviceFamily
      {
         value = "Cyclone IV E";
         type = "String";
      }
   }
   element disenyo_qsys
   {
      datum _originalDeviceFamily
      {
         value = "Cyclone IV E";
         type = "String";
      }
   }
   element disenyo_qsys
   {
      datum _originalDeviceFamily
      {
         value = "Cyclone IV E";
         type = "String";
      }
   }
   element disenyo_qsys
   {
      datum _originalDeviceFamily
      {
         value = "Cyclone IV E";
         type = "String";
      }
   }
   element disenyo_qsys
   {
      datum _originalDeviceFamily
      {
         value = "Cyclone IV E";
         type = "String";
      }
   }
   element disenyo_qsys
   {
      datum _originalDeviceFamily
      {
         value = "Cyclone IV E";
         type = "String";
      }
   }
   element disenyo_qsys
   {
      datum _originalDeviceFamily
      {
         value = "Cyclone IV E";
         type = "String";
      }
   }
   element disenyo_qsys
   {
      datum _originalDeviceFamily
      {
         value = "Cyclone IV E";
         type = "String";
      }
   }
   element ensamblado_placa
   {
      datum _originalDeviceFamily
      {
         value = "Cyclone IV E";
         type = "String";
      }
   }
   element ensamblado_placa
   {
      datum _originalDeviceFamily
      {
         value = "Cyclone IV E";
         type = "String";
      }
   }
   element ensamblado_placa
   {
      datum _originalDeviceFamily
      {
         value = "Cyclone IV E";
         type = "String";
      }
   }
   element ensamblado_placa
   {
      datum _originalDeviceFamily
      {
         value = "Cyclone IV E";
         type = "String";
      }
   }
   element ensamblado_procesador_0
   {
      datum _sortIndex
      {
         value = "3";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element master_0
   {
      datum _sortIndex
      {
         value = "2";
         type = "int";
      }
   }
   element new_sdram_controller_0
   {
      datum _sortIndex
      {
         value = "4";
         type = "int";
      }
   }
   element new_sdram_controller_0.s1
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
   }
   element sys_sdram_pll_0
   {
      datum _sortIndex
      {
         value = "1";
         type = "int";
      }
   }
}
]]></parameter>
 <parameter name="clockCrossingAdapter" value="HANDSHAKE" />
 <parameter name="device" value="EP4CE115F29C7" />
 <parameter name="deviceFamily" value="Cyclone IV E" />
 <parameter name="deviceSpeedGrade" value="7" />
 <parameter name="fabricMode" value="QSYS" />
 <parameter name="generateLegacySim" value="false" />
 <parameter name="generationId" value="0" />
 <parameter name="globalResetBus" value="false" />
 <parameter name="hdlLanguage" value="VERILOG" />
 <parameter name="hideFromIPCatalog" value="false" />
 <parameter name="lockedInterfaceDefinition" value="" />
 <parameter name="maxAdditionalLatency" value="1" />
 <parameter name="projectName" value="" />
 <parameter name="sopcBorderPoints" value="false" />
 <parameter name="systemHash" value="0" />
 <parameter name="testBenchDutName" value="" />
 <parameter name="timeStamp" value="0" />
 <parameter name="useTestBenchNamingPattern" value="false" />
 <instanceScript></instanceScript>
 <interface name="clk" internal="clk_0.clk_in" type="clock" dir="end" />
 <interface name="reset" internal="clk_0.clk_in_reset" type="reset" dir="end" />
 <interface
   name="sdram_clk"
   internal="sys_sdram_pll_0.sdram_clk"
   type="clock"
   dir="start" />
 <interface
   name="sdram_wire"
   internal="new_sdram_controller_0.wire"
   type="conduit"
   dir="end" />
 <interface name="start" internal="ensamblado_procesador_0.start" />
 <module name="clk_0" kind="clock_source" version="19.1" enabled="1">
  <parameter name="clockFrequency" value="50000000" />
  <parameter name="clockFrequencyKnown" value="true" />
  <parameter name="inputClockFrequency" value="0" />
  <parameter name="resetSynchronousEdges" value="NONE" />
 </module>
 <module
   name="ensamblado_procesador_0"
   kind="ensamblado_procesador"
   version="1.0"
   enabled="1" />
 <module
   name="master_0"
   kind="altera_jtag_avalon_master"
   version="19.1"
   enabled="1">
  <parameter name="AUTO_DEVICE" value="EP4CE115F29C7" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7" />
  <parameter name="COMPONENT_CLOCK" value="0" />
  <parameter name="FAST_VER" value="0" />
  <parameter name="FIFO_DEPTHS" value="2" />
  <parameter name="PLI_PORT" value="50000" />
  <parameter name="USE_PLI" value="0" />
 </module>
 <module
   name="new_sdram_controller_0"
   kind="altera_avalon_new_sdram_controller"
   version="19.1"
   enabled="1">
  <parameter name="TAC" value="5.5" />
  <parameter name="TMRD" value="3" />
  <parameter name="TRCD" value="20.0" />
  <parameter name="TRFC" value="70.0" />
  <parameter name="TRP" value="20.0" />
  <parameter name="TWR" value="14.0" />
  <parameter name="casLatency" value="3" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="columnWidth" value="10" />
  <parameter name="componentName">$${FILENAME}_new_sdram_controller_0</parameter>
  <parameter name="dataWidth" value="32" />
  <parameter name="generateSimulationModel" value="true" />
  <parameter name="initNOPDelay" value="0.0" />
  <parameter name="initRefreshCommands" value="2" />
  <parameter name="masteredTristateBridgeSlave" value="0" />
  <parameter name="model">single_Micron_MT48LC4M32B2_7_chip</parameter>
  <parameter name="numberOfBanks" value="4" />
  <parameter name="numberOfChipSelects" value="1" />
  <parameter name="pinsSharedViaTriState" value="false" />
  <parameter name="powerUpDelay" value="100.0" />
  <parameter name="refreshPeriod" value="0.2" />
  <parameter name="registerDataIn" value="true" />
  <parameter name="rowWidth" value="13" />
 </module>
 <module
   name="sys_sdram_pll_0"
   kind="altera_up_avalon_sys_sdram_pll"
   version="18.0"
   enabled="1">
  <parameter name="AUTO_DEVICE" value="EP4CE115F29C7" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7" />
  <parameter name="CIII_boards" value="DE0" />
  <parameter name="CIV_boards" value="DE2-115" />
  <parameter name="CV_boards" value="DE10-Standard" />
  <parameter name="MAX10_boards" value="DE10-Lite" />
  <parameter name="device_family" value="Cyclone IV E" />
  <parameter name="gui_outclk" value="50.0" />
  <parameter name="gui_refclk" value="50.0" />
  <parameter name="other_boards" value="None" />
 </module>
 <connection
   kind="avalon"
   version="19.1"
   start="ensamblado_procesador_0.avalon_master_B"
   end="new_sdram_controller_0.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="19.1"
   start="ensamblado_procesador_0.avalon_master_M"
   end="new_sdram_controller_0.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="19.1"
   start="master_0.master"
   end="new_sdram_controller_0.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="clock"
   version="19.1"
   start="clk_0.clk"
   end="sys_sdram_pll_0.ref_clk" />
 <connection
   kind="clock"
   version="19.1"
   start="sys_sdram_pll_0.sys_clk"
   end="master_0.clk" />
 <connection
   kind="clock"
   version="19.1"
   start="sys_sdram_pll_0.sys_clk"
   end="new_sdram_controller_0.clk" />
 <connection
   kind="clock"
   version="19.1"
   start="sys_sdram_pll_0.sys_clk"
   end="ensamblado_procesador_0.clock_sink" />
 <connection
   kind="reset"
   version="19.1"
   start="clk_0.clk_reset"
   end="master_0.clk_reset" />
 <connection
   kind="reset"
   version="19.1"
   start="clk_0.clk_reset"
   end="sys_sdram_pll_0.ref_reset" />
 <connection
   kind="reset"
   version="19.1"
   start="clk_0.clk_reset"
   end="new_sdram_controller_0.reset" />
 <connection
   kind="reset"
   version="19.1"
   start="clk_0.clk_reset"
   end="ensamblado_procesador_0.reset_sink" />
 <connection
   kind="reset"
   version="19.1"
   start="master_0.master_reset"
   end="master_0.clk_reset" />
 <connection
   kind="reset"
   version="19.1"
   start="master_0.master_reset"
   end="new_sdram_controller_0.reset" />
 <connection
   kind="reset"
   version="19.1"
   start="master_0.master_reset"
   end="ensamblado_procesador_0.reset_sink" />
 <connection
   kind="reset"
   version="19.1"
   start="sys_sdram_pll_0.reset_source"
   end="master_0.clk_reset" />
 <connection
   kind="reset"
   version="19.1"
   start="sys_sdram_pll_0.reset_source"
   end="new_sdram_controller_0.reset" />
 <connection
   kind="reset"
   version="19.1"
   start="sys_sdram_pll_0.reset_source"
   end="ensamblado_procesador_0.reset_sink" />
 <interconnectRequirement for="$system" name="qsys_mm.clockCrossingAdapter" value="HANDSHAKE" />
 <interconnectRequirement for="$system" name="qsys_mm.enableEccProtection" value="FALSE" />
 <interconnectRequirement for="$system" name="qsys_mm.insertDefaultSlave" value="FALSE" />
 <interconnectRequirement for="$system" name="qsys_mm.maxAdditionalLatency" value="1" />
</system>
