{
  "Top": "pad2",
  "RtlTop": "pad2",
  "RtlPrefix": "",
  "RtlSubPrefix": "pad2_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu7ev",
    "Package": "-ffvc1156",
    "Speed": "-2-i",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "inp_img": {
      "index": "0",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "inp_img_address0",
          "name": "inp_img_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "inp_img_ce0",
          "name": "inp_img_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "inp_img_q0",
          "name": "inp_img_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "out_img": {
      "index": "1",
      "direction": "out",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "out_img_address0",
          "name": "out_img_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "out_img_ce0",
          "name": "out_img_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "out_img_we0",
          "name": "out_img_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "out_img_d0",
          "name": "out_img_d0",
          "usage": "data",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "pad2"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "57603",
    "Latency": "57605"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "pad2",
    "Version": "1.0",
    "DisplayName": "Pad2",
    "Revision": "2113926554",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_pad2_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/AlexNet-FPGA-implementation\/Pad2\/src\/pad2.h",
      "..\/..\/AlexNet-FPGA-implementation\/Pad2\/src\/pad2.cpp"
    ],
    "TestBench": ["..\/..\/AlexNet-FPGA-implementation\/Pad2\/src\/testbench.cpp"],
    "Vhdl": [
      "impl\/vhdl\/pad2_flow_control_loop_delay_pipe.vhd",
      "impl\/vhdl\/pad2_mac_muladd_4ns_4ns_16ns_16_4_1.vhd",
      "impl\/vhdl\/pad2_mac_muladd_9ns_8ns_4ns_16_4_1.vhd",
      "impl\/vhdl\/pad2_mul_9ns_9ns_16_1_1.vhd",
      "impl\/vhdl\/pad2.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/pad2_flow_control_loop_delay_pipe.v",
      "impl\/verilog\/pad2_mac_muladd_4ns_4ns_16ns_16_4_1.v",
      "impl\/verilog\/pad2_mac_muladd_9ns_8ns_4ns_16_4_1.v",
      "impl\/verilog\/pad2_mul_9ns_9ns_16_1_1.v",
      "impl\/verilog\/pad2.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/pad2.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "inp_img_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "16",
      "portMap": {"inp_img_address0": "DATA"},
      "ports": ["inp_img_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "inp_img"
        }]
    },
    "inp_img_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"inp_img_q0": "DATA"},
      "ports": ["inp_img_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "inp_img"
        }]
    },
    "out_img_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "16",
      "portMap": {"out_img_address0": "DATA"},
      "ports": ["out_img_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "out_img"
        }]
    },
    "out_img_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"out_img_d0": "DATA"},
      "ports": ["out_img_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "out_img"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "inp_img_address0": {
      "dir": "out",
      "width": "16"
    },
    "inp_img_ce0": {
      "dir": "out",
      "width": "1"
    },
    "inp_img_q0": {
      "dir": "in",
      "width": "32"
    },
    "out_img_address0": {
      "dir": "out",
      "width": "16"
    },
    "out_img_ce0": {
      "dir": "out",
      "width": "1"
    },
    "out_img_we0": {
      "dir": "out",
      "width": "1"
    },
    "out_img_d0": {
      "dir": "out",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "pad2",
      "BindInstances": "select_ln34_fu_185_p3 xor_ln34_fu_193_p2 and_ln34_fu_199_p2 c_fu_363_p3 add_ln35_fu_205_p2 empty_fu_211_p2 j_mid2_fu_217_p3 i_fu_225_p3 first_iter_0_fu_233_p2 mac_muladd_9ns_8ns_4ns_16_4_1_U3 mul_9ns_9ns_16_1_1_U1 cmp9_fu_243_p2 empty_4_fu_257_p2 cmp10_fu_263_p2 mac_muladd_4ns_4ns_16ns_16_4_1_U2 mac_muladd_4ns_4ns_16ns_16_4_1_U2 icmp_ln39_fu_269_p2 or_ln39_fu_275_p2 or_ln39_2_fu_281_p2 or_ln39_1_fu_287_p2 mac_muladd_9ns_8ns_4ns_16_4_1_U3 add_ln45_fu_425_p2 mac_muladd_4ns_4ns_16ns_16_4_1_U2 add_ln45_4_fu_402_p2 add_ln45_1_fu_412_p2 empty_6_fu_435_p3 j_fu_293_p2 add_ln35_1_fu_299_p2 select_ln35_1_fu_305_p3 add_ln34_1_fu_313_p2 icmp_ln36_fu_319_p2 icmp_ln35_fu_325_p2 add_ln34_fu_375_p2 icmp_ln34_fu_331_p2"
    },
    "Info": {"pad2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"pad2": {
        "Latency": {
          "LatencyBest": "57605",
          "LatencyAvg": "57605",
          "LatencyWorst": "57605",
          "PipelineII": "57603",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=3 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.090"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3",
            "TripCount": "57600",
            "Latency": "57603",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "~0",
          "FF": "281",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "611",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-01-25 23:14:10 IST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.2"
  }
}
