<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.14.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RTOS: C:/Users/TOVIS/test/TestRtos/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_tim.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">RTOS<span id="projectnumber">&#160;1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.14.0 -->
<script type="text/javascript">
$(function() { codefold.init(); });
</script>
<div id="main-nav">
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="topics.html"><span>Topics</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- main-nav -->
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a href="dir_60925fc218da8ca7908795bf5f624060.html">Drivers</a></li><li class="navelem"><a href="dir_0f7073d6b1d1d49104212e142cbd4b45.html">STM32F4xx_HAL_Driver</a></li><li class="navelem"><a href="dir_30168dac808c8ac2b97106172ddd8c3b.html">Src</a></li>  </ul>
</div>
</div><!-- top -->
<div id="doc-content">
<div class="header">
  <div class="headertitle"><div class="title">stm32f4xx_ll_tim.c</div></div>
</div><!--header-->
<div class="contents">
<a href="stm32f4xx__ll__tim_8c.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span> </div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="comment">/* Includes ------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="preprocessor">#include &quot;<a class="code" href="stm32f4xx__ll__tim_8h.html">stm32f4xx_ll_tim.h</a>&quot;</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="preprocessor">#include &quot;<a class="code" href="stm32f4xx__ll__bus_8h.html">stm32f4xx_ll_bus.h</a>&quot;</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span> </div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="preprocessor">#ifdef  USE_FULL_ASSERT</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="preprocessor">#include &quot;stm32_assert.h&quot;</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="preprocessor">#define assert_param(expr) ((void)0U)</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_ASSERT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span> </div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="preprocessor">#if defined (TIM1) || defined (TIM2) || defined (TIM3) || defined (TIM4) || defined (TIM5) || defined (TIM6) || defined (TIM7) || defined (TIM8) || defined (TIM9) || defined (TIM10) || defined (TIM11) || defined (TIM12) || defined (TIM13) || defined (TIM14)</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span> </div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="comment">/* Private types -------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment">/* Private variables ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="comment">/* Private constants ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="comment">/* Private macros ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="preprocessor">#define IS_LL_TIM_COUNTERMODE(__VALUE__) (((__VALUE__) == LL_TIM_COUNTERMODE_UP) \</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="preprocessor">                                          || ((__VALUE__) == LL_TIM_COUNTERMODE_DOWN) \</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="preprocessor">                                          || ((__VALUE__) == LL_TIM_COUNTERMODE_CENTER_UP) \</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="preprocessor">                                          || ((__VALUE__) == LL_TIM_COUNTERMODE_CENTER_DOWN) \</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="preprocessor">                                          || ((__VALUE__) == LL_TIM_COUNTERMODE_CENTER_UP_DOWN))</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span> </div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="preprocessor">#define IS_LL_TIM_CLOCKDIVISION(__VALUE__) (((__VALUE__) == LL_TIM_CLOCKDIVISION_DIV1) \</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="preprocessor">                                            || ((__VALUE__) == LL_TIM_CLOCKDIVISION_DIV2) \</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="preprocessor">                                            || ((__VALUE__) == LL_TIM_CLOCKDIVISION_DIV4))</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span> </div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="preprocessor">#define IS_LL_TIM_OCMODE(__VALUE__) (((__VALUE__) == LL_TIM_OCMODE_FROZEN) \</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="preprocessor">                                     || ((__VALUE__) == LL_TIM_OCMODE_ACTIVE) \</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="preprocessor">                                     || ((__VALUE__) == LL_TIM_OCMODE_INACTIVE) \</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="preprocessor">                                     || ((__VALUE__) == LL_TIM_OCMODE_TOGGLE) \</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="preprocessor">                                     || ((__VALUE__) == LL_TIM_OCMODE_FORCED_INACTIVE) \</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span><span class="preprocessor">                                     || ((__VALUE__) == LL_TIM_OCMODE_FORCED_ACTIVE) \</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="preprocessor">                                     || ((__VALUE__) == LL_TIM_OCMODE_PWM1) \</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="preprocessor">                                     || ((__VALUE__) == LL_TIM_OCMODE_PWM2))</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span> </div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="preprocessor">#define IS_LL_TIM_OCSTATE(__VALUE__) (((__VALUE__) == LL_TIM_OCSTATE_DISABLE) \</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="preprocessor">                                      || ((__VALUE__) == LL_TIM_OCSTATE_ENABLE))</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span> </div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="preprocessor">#define IS_LL_TIM_OCPOLARITY(__VALUE__) (((__VALUE__) == LL_TIM_OCPOLARITY_HIGH) \</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="preprocessor">                                         || ((__VALUE__) == LL_TIM_OCPOLARITY_LOW))</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span> </div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="preprocessor">#define IS_LL_TIM_OCIDLESTATE(__VALUE__) (((__VALUE__) == LL_TIM_OCIDLESTATE_LOW) \</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="preprocessor">                                          || ((__VALUE__) == LL_TIM_OCIDLESTATE_HIGH))</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span> </div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span><span class="preprocessor">#define IS_LL_TIM_ACTIVEINPUT(__VALUE__) (((__VALUE__) == LL_TIM_ACTIVEINPUT_DIRECTTI) \</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span><span class="preprocessor">                                          || ((__VALUE__) == LL_TIM_ACTIVEINPUT_INDIRECTTI) \</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="preprocessor">                                          || ((__VALUE__) == LL_TIM_ACTIVEINPUT_TRC))</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span> </div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span><span class="preprocessor">#define IS_LL_TIM_ICPSC(__VALUE__) (((__VALUE__) == LL_TIM_ICPSC_DIV1) \</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="preprocessor">                                    || ((__VALUE__) == LL_TIM_ICPSC_DIV2) \</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="preprocessor">                                    || ((__VALUE__) == LL_TIM_ICPSC_DIV4) \</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="preprocessor">                                    || ((__VALUE__) == LL_TIM_ICPSC_DIV8))</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span> </div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="preprocessor">#define IS_LL_TIM_IC_FILTER(__VALUE__) (((__VALUE__) == LL_TIM_IC_FILTER_FDIV1) \</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="preprocessor">                                        || ((__VALUE__) == LL_TIM_IC_FILTER_FDIV1_N2) \</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="preprocessor">                                        || ((__VALUE__) == LL_TIM_IC_FILTER_FDIV1_N4) \</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span><span class="preprocessor">                                        || ((__VALUE__) == LL_TIM_IC_FILTER_FDIV1_N8) \</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="preprocessor">                                        || ((__VALUE__) == LL_TIM_IC_FILTER_FDIV2_N6) \</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="preprocessor">                                        || ((__VALUE__) == LL_TIM_IC_FILTER_FDIV2_N8) \</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="preprocessor">                                        || ((__VALUE__) == LL_TIM_IC_FILTER_FDIV4_N6) \</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="preprocessor">                                        || ((__VALUE__) == LL_TIM_IC_FILTER_FDIV4_N8) \</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="preprocessor">                                        || ((__VALUE__) == LL_TIM_IC_FILTER_FDIV8_N6) \</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="preprocessor">                                        || ((__VALUE__) == LL_TIM_IC_FILTER_FDIV8_N8) \</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="preprocessor">                                        || ((__VALUE__) == LL_TIM_IC_FILTER_FDIV16_N5) \</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="preprocessor">                                        || ((__VALUE__) == LL_TIM_IC_FILTER_FDIV16_N6) \</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="preprocessor">                                        || ((__VALUE__) == LL_TIM_IC_FILTER_FDIV16_N8) \</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="preprocessor">                                        || ((__VALUE__) == LL_TIM_IC_FILTER_FDIV32_N5) \</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span><span class="preprocessor">                                        || ((__VALUE__) == LL_TIM_IC_FILTER_FDIV32_N6) \</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="preprocessor">                                        || ((__VALUE__) == LL_TIM_IC_FILTER_FDIV32_N8))</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span> </div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="preprocessor">#define IS_LL_TIM_IC_POLARITY(__VALUE__) (((__VALUE__) == LL_TIM_IC_POLARITY_RISING) \</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="preprocessor">                                          || ((__VALUE__) == LL_TIM_IC_POLARITY_FALLING) \</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="preprocessor">                                          || ((__VALUE__) == LL_TIM_IC_POLARITY_BOTHEDGE))</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span> </div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="preprocessor">#define IS_LL_TIM_ENCODERMODE(__VALUE__) (((__VALUE__) == LL_TIM_ENCODERMODE_X2_TI1) \</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="preprocessor">                                          || ((__VALUE__) == LL_TIM_ENCODERMODE_X2_TI2) \</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="preprocessor">                                          || ((__VALUE__) == LL_TIM_ENCODERMODE_X4_TI12))</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span> </div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="preprocessor">#define IS_LL_TIM_IC_POLARITY_ENCODER(__VALUE__) (((__VALUE__) == LL_TIM_IC_POLARITY_RISING) \</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="preprocessor">                                                  || ((__VALUE__) == LL_TIM_IC_POLARITY_FALLING))</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span> </div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="preprocessor">#define IS_LL_TIM_OSSR_STATE(__VALUE__) (((__VALUE__) == LL_TIM_OSSR_DISABLE) \</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="preprocessor">                                         || ((__VALUE__) == LL_TIM_OSSR_ENABLE))</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span> </div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="preprocessor">#define IS_LL_TIM_OSSI_STATE(__VALUE__) (((__VALUE__) == LL_TIM_OSSI_DISABLE) \</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="preprocessor">                                         || ((__VALUE__) == LL_TIM_OSSI_ENABLE))</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span> </div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span><span class="preprocessor">#define IS_LL_TIM_LOCK_LEVEL(__VALUE__) (((__VALUE__) == LL_TIM_LOCKLEVEL_OFF) \</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="preprocessor">                                         || ((__VALUE__) == LL_TIM_LOCKLEVEL_1)   \</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="preprocessor">                                         || ((__VALUE__) == LL_TIM_LOCKLEVEL_2)   \</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="preprocessor">                                         || ((__VALUE__) == LL_TIM_LOCKLEVEL_3))</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span> </div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="preprocessor">#define IS_LL_TIM_BREAK_STATE(__VALUE__) (((__VALUE__) == LL_TIM_BREAK_DISABLE) \</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="preprocessor">                                          || ((__VALUE__) == LL_TIM_BREAK_ENABLE))</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span> </div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="preprocessor">#define IS_LL_TIM_BREAK_POLARITY(__VALUE__) (((__VALUE__) == LL_TIM_BREAK_POLARITY_LOW) \</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="preprocessor">                                             || ((__VALUE__) == LL_TIM_BREAK_POLARITY_HIGH))</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span> </div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="preprocessor">#define IS_LL_TIM_AUTOMATIC_OUTPUT_STATE(__VALUE__) (((__VALUE__) == LL_TIM_AUTOMATICOUTPUT_DISABLE) \</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="preprocessor">                                                     || ((__VALUE__) == LL_TIM_AUTOMATICOUTPUT_ENABLE))</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span> </div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span> </div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="comment">/* Private function prototypes -----------------------------------------------*/</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="keyword">static</span> <a class="code hl_enumeration" href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> OC1Config(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, <span class="keyword">const</span> LL_TIM_OC_InitTypeDef *TIM_OCInitStruct);</div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="keyword">static</span> <a class="code hl_enumeration" href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> OC2Config(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, <span class="keyword">const</span> LL_TIM_OC_InitTypeDef *TIM_OCInitStruct);</div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="keyword">static</span> <a class="code hl_enumeration" href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> OC3Config(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, <span class="keyword">const</span> LL_TIM_OC_InitTypeDef *TIM_OCInitStruct);</div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="keyword">static</span> <a class="code hl_enumeration" href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> OC4Config(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, <span class="keyword">const</span> LL_TIM_OC_InitTypeDef *TIM_OCInitStruct);</div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="keyword">static</span> <a class="code hl_enumeration" href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> IC1Config(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, <span class="keyword">const</span> LL_TIM_IC_InitTypeDef *TIM_ICInitStruct);</div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="keyword">static</span> <a class="code hl_enumeration" href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> IC2Config(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, <span class="keyword">const</span> LL_TIM_IC_InitTypeDef *TIM_ICInitStruct);</div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="keyword">static</span> <a class="code hl_enumeration" href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> IC3Config(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, <span class="keyword">const</span> LL_TIM_IC_InitTypeDef *TIM_ICInitStruct);</div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="keyword">static</span> <a class="code hl_enumeration" href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> IC4Config(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, <span class="keyword">const</span> LL_TIM_IC_InitTypeDef *TIM_ICInitStruct);</div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span> </div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="comment">/* Exported functions --------------------------------------------------------*/</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><a class="code hl_enumeration" href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> LL_TIM_DeInit(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span>{</div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span>  <a class="code hl_enumeration" href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> result = <a class="code hl_enumvalue" href="group___exported__types.html#gga8333b96c67f83cba354b3407fcbb6ee8ac7f69f7c9e5aea9b8f54cf02870e2bf8">SUCCESS</a>;</div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span> </div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___exported__macros.html#gaba506eb03409b21388d7c5a6401a4f98">IS_TIM_INSTANCE</a>(TIMx));</div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span> </div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span>  <span class="keywordflow">if</span> (TIMx == <a class="code hl_define" href="group___peripheral__declaration.html#ga2e87451fea8dc9380056d3cfc5ed81fb">TIM1</a>)</div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span>  {</div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span>    LL_APB2_GRP1_ForceReset(LL_APB2_GRP1_PERIPH_TIM1);</div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span>    LL_APB2_GRP1_ReleaseReset(LL_APB2_GRP1_PERIPH_TIM1);</div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span>  }</div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span><span class="preprocessor">#if defined(TIM2)</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TIMx == <a class="code hl_define" href="group___peripheral__declaration.html#ga3cfac9f2e43673f790f8668d48b4b92b">TIM2</a>)</div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span>  {</div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span>    LL_APB1_GRP1_ForceReset(LL_APB1_GRP1_PERIPH_TIM2);</div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span>    LL_APB1_GRP1_ReleaseReset(LL_APB1_GRP1_PERIPH_TIM2);</div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span>  }</div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="preprocessor">#endif </span><span class="comment">/* TIM2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="preprocessor">#if defined(TIM3)</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TIMx == <a class="code hl_define" href="group___peripheral__declaration.html#ga61ee4c391385607d7af432b63905fcc9">TIM3</a>)</div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span>  {</div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span>    LL_APB1_GRP1_ForceReset(LL_APB1_GRP1_PERIPH_TIM3);</div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span>    LL_APB1_GRP1_ReleaseReset(LL_APB1_GRP1_PERIPH_TIM3);</div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span>  }</div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span><span class="preprocessor">#endif </span><span class="comment">/* TIM3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span><span class="preprocessor">#if defined(TIM4)</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TIMx == <a class="code hl_define" href="group___peripheral__declaration.html#ga91a09bad8bdc7a1cb3d85cf49c94c8ec">TIM4</a>)</div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span>  {</div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span>    LL_APB1_GRP1_ForceReset(LL_APB1_GRP1_PERIPH_TIM4);</div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span>    LL_APB1_GRP1_ReleaseReset(LL_APB1_GRP1_PERIPH_TIM4);</div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span>  }</div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span><span class="preprocessor">#endif </span><span class="comment">/* TIM4 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span><span class="preprocessor">#if defined(TIM5)</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TIMx == <a class="code hl_define" href="group___peripheral__declaration.html#ga5125ff6a23a2ed66e2e19bd196128c14">TIM5</a>)</div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span>  {</div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span>    LL_APB1_GRP1_ForceReset(LL_APB1_GRP1_PERIPH_TIM5);</div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span>    LL_APB1_GRP1_ReleaseReset(LL_APB1_GRP1_PERIPH_TIM5);</div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span>  }</div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span><span class="preprocessor">#endif </span><span class="comment">/* TIM5 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span><span class="preprocessor">#if defined(TIM6)</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TIMx == <a class="code hl_define" href="group___peripheral__declaration.html#gac7b4ed55f9201b498b38c962cca97314">TIM6</a>)</div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span>  {</div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span>    LL_APB1_GRP1_ForceReset(LL_APB1_GRP1_PERIPH_TIM6);</div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span>    LL_APB1_GRP1_ReleaseReset(LL_APB1_GRP1_PERIPH_TIM6);</div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span>  }</div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span><span class="preprocessor">#endif </span><span class="comment">/* TIM6 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span><span class="preprocessor">#if defined (TIM7)</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TIMx == <a class="code hl_define" href="group___peripheral__declaration.html#ga49267c49946fd61db6af8b49bcf16394">TIM7</a>)</div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span>  {</div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span>    LL_APB1_GRP1_ForceReset(LL_APB1_GRP1_PERIPH_TIM7);</div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span>    LL_APB1_GRP1_ReleaseReset(LL_APB1_GRP1_PERIPH_TIM7);</div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span>  }</div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span><span class="preprocessor">#endif </span><span class="comment">/* TIM7 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span><span class="preprocessor">#if defined(TIM8)</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TIMx == <a class="code hl_define" href="group___peripheral__declaration.html#ga9a3660400b17735e91331f256095810e">TIM8</a>)</div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span>  {</div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span>    LL_APB2_GRP1_ForceReset(LL_APB2_GRP1_PERIPH_TIM8);</div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span>    LL_APB2_GRP1_ReleaseReset(LL_APB2_GRP1_PERIPH_TIM8);</div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span>  }</div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span><span class="preprocessor">#endif </span><span class="comment">/* TIM8 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span><span class="preprocessor">#if defined(TIM9)</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TIMx == <a class="code hl_define" href="group___peripheral__declaration.html#gaf52b4b4c36110a0addfa98059f54a50e">TIM9</a>)</div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span>  {</div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span>    LL_APB2_GRP1_ForceReset(LL_APB2_GRP1_PERIPH_TIM9);</div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span>    LL_APB2_GRP1_ReleaseReset(LL_APB2_GRP1_PERIPH_TIM9);</div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span>  }</div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span><span class="preprocessor">#endif </span><span class="comment">/* TIM9 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span><span class="preprocessor">#if defined(TIM10)</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TIMx == <a class="code hl_define" href="group___peripheral__declaration.html#ga46b2ad3f5f506f0f8df0d2ec3e767267">TIM10</a>)</div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span>  {</div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span>    LL_APB2_GRP1_ForceReset(LL_APB2_GRP1_PERIPH_TIM10);</div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span>    LL_APB2_GRP1_ReleaseReset(LL_APB2_GRP1_PERIPH_TIM10);</div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span>  }</div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span><span class="preprocessor">#endif </span><span class="comment">/* TIM10 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span><span class="preprocessor">#if defined(TIM11)</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TIMx == <a class="code hl_define" href="group___peripheral__declaration.html#gacfd11ef966c7165f57e2cebe0abc71ad">TIM11</a>)</div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span>  {</div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span>    LL_APB2_GRP1_ForceReset(LL_APB2_GRP1_PERIPH_TIM11);</div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span>    LL_APB2_GRP1_ReleaseReset(LL_APB2_GRP1_PERIPH_TIM11);</div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span>  }</div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span><span class="preprocessor">#endif </span><span class="comment">/* TIM11 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span><span class="preprocessor">#if defined(TIM12)</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TIMx == <a class="code hl_define" href="group___peripheral__declaration.html#ga2397f8a0f8e7aa10cf8e8c049e431e53">TIM12</a>)</div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span>  {</div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span>    LL_APB1_GRP1_ForceReset(LL_APB1_GRP1_PERIPH_TIM12);</div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span>    LL_APB1_GRP1_ReleaseReset(LL_APB1_GRP1_PERIPH_TIM12);</div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span>  }</div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span><span class="preprocessor">#endif </span><span class="comment">/* TIM12 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span><span class="preprocessor">#if defined(TIM13)</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TIMx == <a class="code hl_define" href="group___peripheral__declaration.html#ga5a959a833074d59bf6cc7fb437c65b18">TIM13</a>)</div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span>  {</div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span>    LL_APB1_GRP1_ForceReset(LL_APB1_GRP1_PERIPH_TIM13);</div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span>    LL_APB1_GRP1_ReleaseReset(LL_APB1_GRP1_PERIPH_TIM13);</div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span>  }</div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span><span class="preprocessor">#endif </span><span class="comment">/* TIM13 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span><span class="preprocessor">#if defined(TIM14)</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TIMx == <a class="code hl_define" href="group___peripheral__declaration.html#ga2dd30f46fad69dd73e1d8941a43daffe">TIM14</a>)</div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span>  {</div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span>    LL_APB1_GRP1_ForceReset(LL_APB1_GRP1_PERIPH_TIM14);</div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span>    LL_APB1_GRP1_ReleaseReset(LL_APB1_GRP1_PERIPH_TIM14);</div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span>  }</div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span><span class="preprocessor">#endif </span><span class="comment">/* TIM14 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span>  {</div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span>    result = <a class="code hl_enumvalue" href="group___exported__types.html#gga8333b96c67f83cba354b3407fcbb6ee8a2fd6f336d08340583bd620a7f5694c90">ERROR</a>;</div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span>  }</div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span> </div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span>  <span class="keywordflow">return</span> result;</div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span>}</div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span><span class="keywordtype">void</span> LL_TIM_StructInit(LL_TIM_InitTypeDef *TIM_InitStruct)</div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span>{</div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span>  <span class="comment">/* Set the default configuration */</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span>  TIM_InitStruct-&gt;Prescaler         = (uint16_t)0x0000;</div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span>  TIM_InitStruct-&gt;CounterMode       = LL_TIM_COUNTERMODE_UP;</div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span>  TIM_InitStruct-&gt;Autoreload        = 0xFFFFFFFFU;</div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span>  TIM_InitStruct-&gt;ClockDivision     = LL_TIM_CLOCKDIVISION_DIV1;</div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span>  TIM_InitStruct-&gt;RepetitionCounter = 0x00000000U;</div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span>}</div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span><a class="code hl_enumeration" href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> LL_TIM_Init(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, <span class="keyword">const</span> LL_TIM_InitTypeDef *TIM_InitStruct)</div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span>{</div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span>  uint32_t tmpcr1;</div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span> </div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___exported__macros.html#gaba506eb03409b21388d7c5a6401a4f98">IS_TIM_INSTANCE</a>(TIMx));</div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_LL_TIM_COUNTERMODE(TIM_InitStruct-&gt;CounterMode));</div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct-&gt;ClockDivision));</div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span> </div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span>  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);</div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span> </div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span>  <span class="keywordflow">if</span> (<a class="code hl_define" href="group___exported__macros.html#gaac0e3e7e7a18fd8eb81734b2baf9e3be">IS_TIM_COUNTER_MODE_SELECT_INSTANCE</a>(TIMx))</div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span>  {</div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span>    <span class="comment">/* Select the Counter Mode */</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span>    <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(tmpcr1, (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gacea10770904af189f3aaeb97b45722aa">TIM_CR1_DIR</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga352b3c389bde13dd6049de0afdd874f1">TIM_CR1_CMS</a>), TIM_InitStruct-&gt;CounterMode);</div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span>  }</div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span> </div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span>  <span class="keywordflow">if</span> (<a class="code hl_define" href="group___exported__macros.html#gac54b9f42e8ab07c41abe7d96d13d698a">IS_TIM_CLOCK_DIVISION_INSTANCE</a>(TIMx))</div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span>  {</div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span>    <span class="comment">/* Set the clock division */</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span>    <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(tmpcr1, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gacacc4ff7e5b75fd2e4e6b672ccd33a72">TIM_CR1_CKD</a>, TIM_InitStruct-&gt;ClockDivision);</div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span>  }</div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span> </div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span>  <span class="comment">/* Write to TIMx CR1 */</span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span>  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);</div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span> </div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span>  <span class="comment">/* Set the Autoreload value */</span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span>  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct-&gt;Autoreload);</div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span> </div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span>  <span class="comment">/* Set the Prescaler value */</span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span>  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct-&gt;Prescaler);</div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span> </div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span>  <span class="keywordflow">if</span> (<a class="code hl_define" href="group___exported__macros.html#ga3b470612fd4c4e29fb985247056b1e07">IS_TIM_REPETITION_COUNTER_INSTANCE</a>(TIMx))</div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span>  {</div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span>    <span class="comment">/* Set the Repetition Counter value */</span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span>    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct-&gt;RepetitionCounter);</div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span>  }</div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span> </div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span>  <span class="comment">/* Generate an update event to reload the Prescaler</span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span><span class="comment">     and the repetition counter value (if applicable) immediately */</span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span>  LL_TIM_GenerateEvent_UPDATE(TIMx);</div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span> </div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="group___exported__types.html#gga8333b96c67f83cba354b3407fcbb6ee8ac7f69f7c9e5aea9b8f54cf02870e2bf8">SUCCESS</a>;</div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span>}</div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span><span class="keywordtype">void</span> LL_TIM_OC_StructInit(LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)</div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span>{</div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span>  <span class="comment">/* Set the default configuration */</span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span>  TIM_OC_InitStruct-&gt;OCMode       = LL_TIM_OCMODE_FROZEN;</div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span>  TIM_OC_InitStruct-&gt;OCState      = LL_TIM_OCSTATE_DISABLE;</div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span>  TIM_OC_InitStruct-&gt;OCNState     = LL_TIM_OCSTATE_DISABLE;</div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span>  TIM_OC_InitStruct-&gt;CompareValue = 0x00000000U;</div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span>  TIM_OC_InitStruct-&gt;OCPolarity   = LL_TIM_OCPOLARITY_HIGH;</div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span>  TIM_OC_InitStruct-&gt;OCNPolarity  = LL_TIM_OCPOLARITY_HIGH;</div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span>  TIM_OC_InitStruct-&gt;OCIdleState  = LL_TIM_OCIDLESTATE_LOW;</div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span>  TIM_OC_InitStruct-&gt;OCNIdleState = LL_TIM_OCIDLESTATE_LOW;</div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span>}</div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span><a class="code hl_enumeration" href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> LL_TIM_OC_Init(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel, <span class="keyword">const</span> LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)</div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span>{</div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span>  <a class="code hl_enumeration" href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> result = <a class="code hl_enumvalue" href="group___exported__types.html#gga8333b96c67f83cba354b3407fcbb6ee8a2fd6f336d08340583bd620a7f5694c90">ERROR</a>;</div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span> </div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span>  <span class="keywordflow">switch</span> (Channel)</div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span>  {</div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span>    <span class="keywordflow">case</span> LL_TIM_CHANNEL_CH1:</div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span>      result = OC1Config(TIMx, TIM_OC_InitStruct);</div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span>    <span class="keywordflow">case</span> LL_TIM_CHANNEL_CH2:</div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span>      result = OC2Config(TIMx, TIM_OC_InitStruct);</div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span>    <span class="keywordflow">case</span> LL_TIM_CHANNEL_CH3:</div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span>      result = OC3Config(TIMx, TIM_OC_InitStruct);</div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span>    <span class="keywordflow">case</span> LL_TIM_CHANNEL_CH4:</div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span>      result = OC4Config(TIMx, TIM_OC_InitStruct);</div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span>    <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span>  }</div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span> </div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span>  <span class="keywordflow">return</span> result;</div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span>}</div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span><span class="keywordtype">void</span> LL_TIM_IC_StructInit(LL_TIM_IC_InitTypeDef *TIM_ICInitStruct)</div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span>{</div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span>  <span class="comment">/* Set the default configuration */</span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span>  TIM_ICInitStruct-&gt;ICPolarity    = LL_TIM_IC_POLARITY_RISING;</div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span>  TIM_ICInitStruct-&gt;ICActiveInput = LL_TIM_ACTIVEINPUT_DIRECTTI;</div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span>  TIM_ICInitStruct-&gt;ICPrescaler   = LL_TIM_ICPSC_DIV1;</div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span>  TIM_ICInitStruct-&gt;ICFilter      = LL_TIM_IC_FILTER_FDIV1;</div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span>}</div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span><a class="code hl_enumeration" href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> LL_TIM_IC_Init(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel, <span class="keyword">const</span> LL_TIM_IC_InitTypeDef *TIM_IC_InitStruct)</div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span>{</div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span>  <a class="code hl_enumeration" href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> result = <a class="code hl_enumvalue" href="group___exported__types.html#gga8333b96c67f83cba354b3407fcbb6ee8a2fd6f336d08340583bd620a7f5694c90">ERROR</a>;</div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span> </div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span>  <span class="keywordflow">switch</span> (Channel)</div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span>  {</div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span>    <span class="keywordflow">case</span> LL_TIM_CHANNEL_CH1:</div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span>      result = IC1Config(TIMx, TIM_IC_InitStruct);</div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span>    <span class="keywordflow">case</span> LL_TIM_CHANNEL_CH2:</div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span>      result = IC2Config(TIMx, TIM_IC_InitStruct);</div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span>    <span class="keywordflow">case</span> LL_TIM_CHANNEL_CH3:</div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span>      result = IC3Config(TIMx, TIM_IC_InitStruct);</div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span>    <span class="keywordflow">case</span> LL_TIM_CHANNEL_CH4:</div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span>      result = IC4Config(TIMx, TIM_IC_InitStruct);</div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span>    <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span>  }</div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span> </div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span>  <span class="keywordflow">return</span> result;</div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span>}</div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span><span class="keywordtype">void</span> LL_TIM_ENCODER_StructInit(LL_TIM_ENCODER_InitTypeDef *TIM_EncoderInitStruct)</div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span>{</div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span>  <span class="comment">/* Set the default configuration */</span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span>  TIM_EncoderInitStruct-&gt;EncoderMode    = LL_TIM_ENCODERMODE_X2_TI1;</div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span>  TIM_EncoderInitStruct-&gt;IC1Polarity    = LL_TIM_IC_POLARITY_RISING;</div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span>  TIM_EncoderInitStruct-&gt;IC1ActiveInput = LL_TIM_ACTIVEINPUT_DIRECTTI;</div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span>  TIM_EncoderInitStruct-&gt;IC1Prescaler   = LL_TIM_ICPSC_DIV1;</div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span>  TIM_EncoderInitStruct-&gt;IC1Filter      = LL_TIM_IC_FILTER_FDIV1;</div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span>  TIM_EncoderInitStruct-&gt;IC2Polarity    = LL_TIM_IC_POLARITY_RISING;</div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span>  TIM_EncoderInitStruct-&gt;IC2ActiveInput = LL_TIM_ACTIVEINPUT_DIRECTTI;</div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span>  TIM_EncoderInitStruct-&gt;IC2Prescaler   = LL_TIM_ICPSC_DIV1;</div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span>  TIM_EncoderInitStruct-&gt;IC2Filter      = LL_TIM_IC_FILTER_FDIV1;</div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span>}</div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span><a class="code hl_enumeration" href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> LL_TIM_ENCODER_Init(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, <span class="keyword">const</span> LL_TIM_ENCODER_InitTypeDef *TIM_EncoderInitStruct)</div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span>{</div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span>  uint32_t tmpccmr1;</div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span>  uint32_t tmpccer;</div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span> </div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___exported__macros.html#gacb14170c4996e004849647d8cb626402">IS_TIM_ENCODER_INTERFACE_INSTANCE</a>(TIMx));</div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_LL_TIM_ENCODERMODE(TIM_EncoderInitStruct-&gt;EncoderMode));</div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_LL_TIM_IC_POLARITY_ENCODER(TIM_EncoderInitStruct-&gt;IC1Polarity));</div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_LL_TIM_ACTIVEINPUT(TIM_EncoderInitStruct-&gt;IC1ActiveInput));</div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_LL_TIM_ICPSC(TIM_EncoderInitStruct-&gt;IC1Prescaler));</div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_LL_TIM_IC_FILTER(TIM_EncoderInitStruct-&gt;IC1Filter));</div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_LL_TIM_IC_POLARITY_ENCODER(TIM_EncoderInitStruct-&gt;IC2Polarity));</div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_LL_TIM_ACTIVEINPUT(TIM_EncoderInitStruct-&gt;IC2ActiveInput));</div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_LL_TIM_ICPSC(TIM_EncoderInitStruct-&gt;IC2Prescaler));</div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_LL_TIM_IC_FILTER(TIM_EncoderInitStruct-&gt;IC2Filter));</div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span> </div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span>  <span class="comment">/* Disable the CC1 and CC2: Reset the CC1E and CC2E Bits */</span></div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span>  TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a098110becfef10e1fd1b6a4f874da496">CCER</a> &amp;= (uint32_t)~(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3f494b9881e7b97bb2d79f7ad4e79937">TIM_CCER_CC1E</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga76392a4d63674cd0db0a55762458f16c">TIM_CCER_CC2E</a>);</div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span> </div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span>  <span class="comment">/* Get the TIMx CCMR1 register value */</span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span>  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);</div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span> </div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span>  <span class="comment">/* Get the TIMx CCER register value */</span></div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span>  tmpccer = LL_TIM_ReadReg(TIMx, CCER);</div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span> </div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span>  <span class="comment">/* Configure TI1 */</span></div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span>  tmpccmr1 &amp;= (uint32_t)~(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab0ee123675d8b8f98b5a6eeeccf37912">TIM_CCMR1_IC1F</a>  | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab46b7186665f5308cd2ca52acfb63e72">TIM_CCMR1_IC1PSC</a>);</div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span>  tmpccmr1 |= (uint32_t)(TIM_EncoderInitStruct-&gt;IC1ActiveInput &gt;&gt; 16U);</div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span>  tmpccmr1 |= (uint32_t)(TIM_EncoderInitStruct-&gt;IC1Filter &gt;&gt; 16U);</div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span>  tmpccmr1 |= (uint32_t)(TIM_EncoderInitStruct-&gt;IC1Prescaler &gt;&gt; 16U);</div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span> </div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span>  <span class="comment">/* Configure TI2 */</span></div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span>  tmpccmr1 &amp;= (uint32_t)~(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gacdb0986b78bea5b53ea61e4ddd667cbf">TIM_CCMR1_CC2S</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga2b942752d686c23323880ff576e7dffb">TIM_CCMR1_IC2F</a>  | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5e8e704f9ce5742f45e15e3b3126aa9d">TIM_CCMR1_IC2PSC</a>);</div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span>  tmpccmr1 |= (uint32_t)(TIM_EncoderInitStruct-&gt;IC2ActiveInput &gt;&gt; 8U);</div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span>  tmpccmr1 |= (uint32_t)(TIM_EncoderInitStruct-&gt;IC2Filter &gt;&gt; 8U);</div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span>  tmpccmr1 |= (uint32_t)(TIM_EncoderInitStruct-&gt;IC2Prescaler &gt;&gt; 8U);</div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span> </div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span>  <span class="comment">/* Set TI1 and TI2 polarity and enable TI1 and TI2 */</span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span>  tmpccer &amp;= (uint32_t)~(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga403fc501d4d8de6cabee6b07acb81a36">TIM_CCER_CC1NP</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3136c6e776c6066509d298b6a9b34912">TIM_CCER_CC2P</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga387de559d8b16b16f3934fddd2aa969f">TIM_CCER_CC2NP</a>);</div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span>  tmpccer |= (uint32_t)(TIM_EncoderInitStruct-&gt;IC1Polarity);</div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span>  tmpccer |= (uint32_t)(TIM_EncoderInitStruct-&gt;IC2Polarity &lt;&lt; 4U);</div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span>  tmpccer |= (uint32_t)(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3f494b9881e7b97bb2d79f7ad4e79937">TIM_CCER_CC1E</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga76392a4d63674cd0db0a55762458f16c">TIM_CCER_CC2E</a>);</div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span> </div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span>  <span class="comment">/* Set encoder mode */</span></div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span>  LL_TIM_SetEncoderMode(TIMx, TIM_EncoderInitStruct-&gt;EncoderMode);</div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span> </div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span>  <span class="comment">/* Write to TIMx CCMR1 */</span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span>  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);</div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span> </div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span>  <span class="comment">/* Write to TIMx CCER */</span></div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span>  LL_TIM_WriteReg(TIMx, CCER, tmpccer);</div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span> </div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="group___exported__types.html#gga8333b96c67f83cba354b3407fcbb6ee8ac7f69f7c9e5aea9b8f54cf02870e2bf8">SUCCESS</a>;</div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span>}</div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno">  547</span></div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span><span class="keywordtype">void</span> LL_TIM_HALLSENSOR_StructInit(LL_TIM_HALLSENSOR_InitTypeDef *TIM_HallSensorInitStruct)</div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span>{</div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span>  <span class="comment">/* Set the default configuration */</span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span>  TIM_HallSensorInitStruct-&gt;IC1Polarity       = LL_TIM_IC_POLARITY_RISING;</div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span>  TIM_HallSensorInitStruct-&gt;IC1Prescaler      = LL_TIM_ICPSC_DIV1;</div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span>  TIM_HallSensorInitStruct-&gt;IC1Filter         = LL_TIM_IC_FILTER_FDIV1;</div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span>  TIM_HallSensorInitStruct-&gt;CommutationDelay  = 0U;</div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span>}</div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span></div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span><a class="code hl_enumeration" href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> LL_TIM_HALLSENSOR_Init(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, <span class="keyword">const</span> LL_TIM_HALLSENSOR_InitTypeDef *TIM_HallSensorInitStruct)</div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span>{</div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span>  uint32_t tmpcr2;</div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span>  uint32_t tmpccmr1;</div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span>  uint32_t tmpccer;</div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span>  uint32_t tmpsmcr;</div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span> </div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___exported__macros.html#ga979ea18ba0931f5ed15cc2f3ac84794b">IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE</a>(TIMx));</div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_LL_TIM_IC_POLARITY_ENCODER(TIM_HallSensorInitStruct-&gt;IC1Polarity));</div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_LL_TIM_ICPSC(TIM_HallSensorInitStruct-&gt;IC1Prescaler));</div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_LL_TIM_IC_FILTER(TIM_HallSensorInitStruct-&gt;IC1Filter));</div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span> </div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span>  <span class="comment">/* Disable the CC1 and CC2: Reset the CC1E and CC2E Bits */</span></div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno">  599</span>  TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a098110becfef10e1fd1b6a4f874da496">CCER</a> &amp;= (uint32_t)~(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3f494b9881e7b97bb2d79f7ad4e79937">TIM_CCER_CC1E</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga76392a4d63674cd0db0a55762458f16c">TIM_CCER_CC2E</a>);</div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span> </div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span>  <span class="comment">/* Get the TIMx CR2 register value */</span></div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span>  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);</div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span> </div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span>  <span class="comment">/* Get the TIMx CCMR1 register value */</span></div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span>  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);</div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span> </div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span>  <span class="comment">/* Get the TIMx CCER register value */</span></div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span>  tmpccer = LL_TIM_ReadReg(TIMx, CCER);</div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span> </div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span>  <span class="comment">/* Get the TIMx SMCR register value */</span></div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span>  tmpsmcr = LL_TIM_ReadReg(TIMx, SMCR);</div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span> </div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span>  <span class="comment">/* Connect TIMx_CH1, CH2 and CH3 pins to the TI1 input */</span></div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span>  tmpcr2 |= <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad07504497b70af628fa1aee8fe7ef63c">TIM_CR2_TI1S</a>;</div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span> </div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span>  <span class="comment">/* OC2REF signal is used as trigger output (TRGO) */</span></div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span>  tmpcr2 |= LL_TIM_TRGO_OC2REF;</div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span> </div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span>  <span class="comment">/* Configure the slave mode controller */</span></div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span>  tmpsmcr &amp;= (uint32_t)~(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga8680e719bca2b672d850504220ae51fc">TIM_SMCR_TS</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae92349731a6107e0f3a251b44a67c7ea">TIM_SMCR_SMS</a>);</div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span>  tmpsmcr |= LL_TIM_TS_TI1F_ED;</div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span>  tmpsmcr |= LL_TIM_SLAVEMODE_RESET;</div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span> </div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span>  <span class="comment">/* Configure input channel 1 */</span></div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span>  tmpccmr1 &amp;= (uint32_t)~(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab0ee123675d8b8f98b5a6eeeccf37912">TIM_CCMR1_IC1F</a>  | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab46b7186665f5308cd2ca52acfb63e72">TIM_CCMR1_IC1PSC</a>);</div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span>  tmpccmr1 |= (uint32_t)(LL_TIM_ACTIVEINPUT_TRC &gt;&gt; 16U);</div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span>  tmpccmr1 |= (uint32_t)(TIM_HallSensorInitStruct-&gt;IC1Filter &gt;&gt; 16U);</div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span>  tmpccmr1 |= (uint32_t)(TIM_HallSensorInitStruct-&gt;IC1Prescaler &gt;&gt; 16U);</div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span> </div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span>  <span class="comment">/* Configure input channel 2 */</span></div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span>  tmpccmr1 &amp;= (uint32_t)~(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga2326bafe64ba2ebdde908d66219eaa6f">TIM_CCMR1_OC2M</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3bf610cf77c3c6c936ce7c4f85992e6c">TIM_CCMR1_OC2FE</a>  | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gabddbf508732039730125ab3e87e9d370">TIM_CCMR1_OC2PE</a>  | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga19a8dd4ea04d262ec4e97b5c7a8677a5">TIM_CCMR1_OC2CE</a>);</div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span>  tmpccmr1 |= (uint32_t)(LL_TIM_OCMODE_PWM2 &lt;&lt; 8U);</div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span> </div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span>  <span class="comment">/* Set Channel 1 polarity and enable Channel 1 and Channel2 */</span></div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span>  tmpccer &amp;= (uint32_t)~(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga403fc501d4d8de6cabee6b07acb81a36">TIM_CCER_CC1NP</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3136c6e776c6066509d298b6a9b34912">TIM_CCER_CC2P</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga387de559d8b16b16f3934fddd2aa969f">TIM_CCER_CC2NP</a>);</div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span>  tmpccer |= (uint32_t)(TIM_HallSensorInitStruct-&gt;IC1Polarity);</div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span>  tmpccer |= (uint32_t)(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3f494b9881e7b97bb2d79f7ad4e79937">TIM_CCER_CC1E</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga76392a4d63674cd0db0a55762458f16c">TIM_CCER_CC2E</a>);</div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span> </div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span>  <span class="comment">/* Write to TIMx CR2 */</span></div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span>  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);</div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span> </div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span>  <span class="comment">/* Write to TIMx SMCR */</span></div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span>  LL_TIM_WriteReg(TIMx, SMCR, tmpsmcr);</div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span> </div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno">  645</span>  <span class="comment">/* Write to TIMx CCMR1 */</span></div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno">  646</span>  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);</div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno">  647</span> </div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span>  <span class="comment">/* Write to TIMx CCER */</span></div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span>  LL_TIM_WriteReg(TIMx, CCER, tmpccer);</div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span> </div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span>  <span class="comment">/* Write to TIMx CCR2 */</span></div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span>  LL_TIM_OC_SetCompareCH2(TIMx, TIM_HallSensorInitStruct-&gt;CommutationDelay);</div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span> </div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="group___exported__types.html#gga8333b96c67f83cba354b3407fcbb6ee8ac7f69f7c9e5aea9b8f54cf02870e2bf8">SUCCESS</a>;</div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span>}</div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span></div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno">  664</span><span class="keywordtype">void</span> LL_TIM_BDTR_StructInit(LL_TIM_BDTR_InitTypeDef *TIM_BDTRInitStruct)</div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span>{</div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span>  <span class="comment">/* Set the default configuration */</span></div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span>  TIM_BDTRInitStruct-&gt;OSSRState       = LL_TIM_OSSR_DISABLE;</div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span>  TIM_BDTRInitStruct-&gt;OSSIState       = LL_TIM_OSSI_DISABLE;</div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span>  TIM_BDTRInitStruct-&gt;LockLevel       = LL_TIM_LOCKLEVEL_OFF;</div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span>  TIM_BDTRInitStruct-&gt;DeadTime        = (uint8_t)0x00;</div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span>  TIM_BDTRInitStruct-&gt;BreakState      = LL_TIM_BREAK_DISABLE;</div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno">  672</span>  TIM_BDTRInitStruct-&gt;BreakPolarity   = LL_TIM_BREAK_POLARITY_LOW;</div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno">  673</span>  TIM_BDTRInitStruct-&gt;AutomaticOutput = LL_TIM_AUTOMATICOUTPUT_DISABLE;</div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno">  674</span>}</div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno">  675</span></div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span><a class="code hl_enumeration" href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> LL_TIM_BDTR_Init(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, <span class="keyword">const</span> LL_TIM_BDTR_InitTypeDef *TIM_BDTRInitStruct)</div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span>{</div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span>  uint32_t tmpbdtr = 0;</div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span> </div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___exported__macros.html#ga68b8d9ca22720c9034753c604d83500d">IS_TIM_BREAK_INSTANCE</a>(TIMx));</div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_LL_TIM_OSSR_STATE(TIM_BDTRInitStruct-&gt;OSSRState));</div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_LL_TIM_OSSI_STATE(TIM_BDTRInitStruct-&gt;OSSIState));</div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno">  698</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_LL_TIM_LOCK_LEVEL(TIM_BDTRInitStruct-&gt;LockLevel));</div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno">  699</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_LL_TIM_BREAK_STATE(TIM_BDTRInitStruct-&gt;BreakState));</div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno">  700</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_LL_TIM_BREAK_POLARITY(TIM_BDTRInitStruct-&gt;BreakPolarity));</div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno">  701</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_LL_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct-&gt;AutomaticOutput));</div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno">  702</span> </div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno">  703</span>  <span class="comment">/* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,</span></div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno">  704</span><span class="comment">  the OSSI State, the dead time value and the Automatic Output Enable Bit */</span></div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span> </div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span>  <span class="comment">/* Set the BDTR bits */</span></div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span>  <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(tmpbdtr, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gabcf985e9c78f15e1e44b2bc4d2bafc67">TIM_BDTR_DTG</a>, TIM_BDTRInitStruct-&gt;DeadTime);</div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno">  708</span>  <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(tmpbdtr, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga7e4215d17f0548dfcf0b15fe4d0f4651">TIM_BDTR_LOCK</a>, TIM_BDTRInitStruct-&gt;LockLevel);</div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno">  709</span>  <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(tmpbdtr, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab1cf04e70ccf3d4aba5afcf2496a411a">TIM_BDTR_OSSI</a>, TIM_BDTRInitStruct-&gt;OSSIState);</div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno">  710</span>  <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(tmpbdtr, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf9435f36d53c6be1107e57ab6a82c16e">TIM_BDTR_OSSR</a>, TIM_BDTRInitStruct-&gt;OSSRState);</div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno">  711</span>  <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(tmpbdtr, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga74250b040dd9fd9c09dcc54cdd6d86d8">TIM_BDTR_BKE</a>, TIM_BDTRInitStruct-&gt;BreakState);</div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno">  712</span>  <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(tmpbdtr, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3247abbbf0d00260be051d176d88020e">TIM_BDTR_BKP</a>, TIM_BDTRInitStruct-&gt;BreakPolarity);</div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno">  713</span>  <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(tmpbdtr, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga59f15008050f91fa3ecc9eaaa971a509">TIM_BDTR_AOE</a>, TIM_BDTRInitStruct-&gt;AutomaticOutput);</div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span> </div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span>  <span class="comment">/* Set TIMx_BDTR */</span></div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno">  716</span>  LL_TIM_WriteReg(TIMx, BDTR, tmpbdtr);</div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno">  717</span> </div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="group___exported__types.html#gga8333b96c67f83cba354b3407fcbb6ee8ac7f69f7c9e5aea9b8f54cf02870e2bf8">SUCCESS</a>;</div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span>}</div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span></div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span></div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno">  740</span><span class="keyword">static</span> <a class="code hl_enumeration" href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> OC1Config(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, <span class="keyword">const</span> LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)</div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span>{</div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno">  742</span>  uint32_t tmpccmr1;</div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno">  743</span>  uint32_t tmpccer;</div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno">  744</span>  uint32_t tmpcr2;</div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno">  745</span> </div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno">  746</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___exported__macros.html#ga0c02efc77b1bfb640d7f6593f58ad464">IS_TIM_CC1_INSTANCE</a>(TIMx));</div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_LL_TIM_OCMODE(TIM_OCInitStruct-&gt;OCMode));</div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_LL_TIM_OCSTATE(TIM_OCInitStruct-&gt;OCState));</div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct-&gt;OCPolarity));</div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno">  751</span> </div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno">  752</span>  <span class="comment">/* Disable the Channel 1: Reset the CC1E Bit */</span></div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno">  753</span>  <a class="code hl_define" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a098110becfef10e1fd1b6a4f874da496">CCER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3f494b9881e7b97bb2d79f7ad4e79937">TIM_CCER_CC1E</a>);</div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno">  754</span> </div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno">  755</span>  <span class="comment">/* Get the TIMx CCER register value */</span></div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno">  756</span>  tmpccer = LL_TIM_ReadReg(TIMx, CCER);</div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span> </div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno">  758</span>  <span class="comment">/* Get the TIMx CR2 register value */</span></div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno">  759</span>  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);</div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span> </div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno">  761</span>  <span class="comment">/* Get the TIMx CCMR1 register value */</span></div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span>  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);</div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno">  763</span> </div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno">  764</span>  <span class="comment">/* Reset Capture/Compare selection Bits */</span></div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno">  765</span>  <a class="code hl_define" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(tmpccmr1, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a>);</div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno">  766</span> </div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno">  767</span>  <span class="comment">/* Set the Output Compare Mode */</span></div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno">  768</span>  <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(tmpccmr1, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6ddb3dc889733e71d812baa3873cb13b">TIM_CCMR1_OC1M</a>, TIM_OCInitStruct-&gt;OCMode);</div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno">  769</span> </div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno">  770</span>  <span class="comment">/* Set the Output Compare Polarity */</span></div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno">  771</span>  <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(tmpccer, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a>, TIM_OCInitStruct-&gt;OCPolarity);</div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno">  772</span> </div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno">  773</span>  <span class="comment">/* Set the Output State */</span></div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno">  774</span>  <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(tmpccer, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3f494b9881e7b97bb2d79f7ad4e79937">TIM_CCER_CC1E</a>, TIM_OCInitStruct-&gt;OCState);</div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno">  775</span> </div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno">  776</span>  <span class="keywordflow">if</span> (<a class="code hl_define" href="group___exported__macros.html#ga68b8d9ca22720c9034753c604d83500d">IS_TIM_BREAK_INSTANCE</a>(TIMx))</div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno">  777</span>  {</div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno">  778</span>    <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct-&gt;OCIdleState));</div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span>    <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_LL_TIM_OCSTATE(TIM_OCInitStruct-&gt;OCNState));</div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno">  780</span>    <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct-&gt;OCNPolarity));</div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span>    <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct-&gt;OCNIdleState));</div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno">  782</span> </div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno">  783</span>    <span class="comment">/* Set the complementary output Polarity */</span></div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno">  784</span>    <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(tmpccer, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga403fc501d4d8de6cabee6b07acb81a36">TIM_CCER_CC1NP</a>, TIM_OCInitStruct-&gt;OCNPolarity &lt;&lt; 2U);</div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno">  785</span> </div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno">  786</span>    <span class="comment">/* Set the complementary output State */</span></div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno">  787</span>    <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(tmpccer, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga813056b3f90a13c4432aeba55f28957e">TIM_CCER_CC1NE</a>, TIM_OCInitStruct-&gt;OCNState &lt;&lt; 2U);</div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno">  788</span> </div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno">  789</span>    <span class="comment">/* Set the Output Idle state */</span></div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno">  790</span>    <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(tmpcr2, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga31b26bf058f88d771c33aff85ec89358">TIM_CR2_OIS1</a>, TIM_OCInitStruct-&gt;OCIdleState);</div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno">  791</span> </div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span>    <span class="comment">/* Set the complementary output Idle state */</span></div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno">  793</span>    <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(tmpcr2, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae61f8d54923999fffb6db381e81f2b69">TIM_CR2_OIS1N</a>, TIM_OCInitStruct-&gt;OCNIdleState &lt;&lt; 1U);</div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno">  794</span>  }</div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno">  795</span> </div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno">  796</span>  <span class="comment">/* Write to TIMx CR2 */</span></div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno">  797</span>  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);</div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno">  798</span> </div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno">  799</span>  <span class="comment">/* Write to TIMx CCMR1 */</span></div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno">  800</span>  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);</div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno">  801</span> </div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno">  802</span>  <span class="comment">/* Set the Capture Compare Register value */</span></div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno">  803</span>  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct-&gt;CompareValue);</div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno">  804</span> </div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno">  805</span>  <span class="comment">/* Write to TIMx CCER */</span></div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno">  806</span>  LL_TIM_WriteReg(TIMx, CCER, tmpccer);</div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno">  807</span> </div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno">  808</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="group___exported__types.html#gga8333b96c67f83cba354b3407fcbb6ee8ac7f69f7c9e5aea9b8f54cf02870e2bf8">SUCCESS</a>;</div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno">  809</span>}</div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno">  810</span></div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno">  819</span><span class="keyword">static</span> <a class="code hl_enumeration" href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> OC2Config(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, <span class="keyword">const</span> LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)</div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno">  820</span>{</div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno">  821</span>  uint32_t tmpccmr1;</div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno">  822</span>  uint32_t tmpccer;</div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno">  823</span>  uint32_t tmpcr2;</div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno">  824</span> </div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno">  825</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno">  826</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___exported__macros.html#ga6ef84d278cf917c7e420b94687b39c7c">IS_TIM_CC2_INSTANCE</a>(TIMx));</div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_LL_TIM_OCMODE(TIM_OCInitStruct-&gt;OCMode));</div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno">  828</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_LL_TIM_OCSTATE(TIM_OCInitStruct-&gt;OCState));</div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno">  829</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct-&gt;OCPolarity));</div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno">  830</span> </div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno">  831</span>  <span class="comment">/* Disable the Channel 2: Reset the CC2E Bit */</span></div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno">  832</span>  <a class="code hl_define" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a098110becfef10e1fd1b6a4f874da496">CCER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga76392a4d63674cd0db0a55762458f16c">TIM_CCER_CC2E</a>);</div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno">  833</span> </div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno">  834</span>  <span class="comment">/* Get the TIMx CCER register value */</span></div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno">  835</span>  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);</div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno">  836</span> </div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno">  837</span>  <span class="comment">/* Get the TIMx CR2 register value */</span></div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno">  838</span>  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);</div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno">  839</span> </div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno">  840</span>  <span class="comment">/* Get the TIMx CCMR1 register value */</span></div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno">  841</span>  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);</div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno">  842</span> </div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno">  843</span>  <span class="comment">/* Reset Capture/Compare selection Bits */</span></div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno">  844</span>  <a class="code hl_define" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(tmpccmr1, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gacdb0986b78bea5b53ea61e4ddd667cbf">TIM_CCMR1_CC2S</a>);</div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno">  845</span> </div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno">  846</span>  <span class="comment">/* Select the Output Compare Mode */</span></div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno">  847</span>  <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(tmpccmr1, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga2326bafe64ba2ebdde908d66219eaa6f">TIM_CCMR1_OC2M</a>, TIM_OCInitStruct-&gt;OCMode &lt;&lt; 8U);</div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno">  848</span> </div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno">  849</span>  <span class="comment">/* Set the Output Compare Polarity */</span></div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno">  850</span>  <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(tmpccer, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3136c6e776c6066509d298b6a9b34912">TIM_CCER_CC2P</a>, TIM_OCInitStruct-&gt;OCPolarity &lt;&lt; 4U);</div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno">  851</span> </div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno">  852</span>  <span class="comment">/* Set the Output State */</span></div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno">  853</span>  <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(tmpccer, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga76392a4d63674cd0db0a55762458f16c">TIM_CCER_CC2E</a>, TIM_OCInitStruct-&gt;OCState &lt;&lt; 4U);</div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno">  854</span> </div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno">  855</span>  <span class="keywordflow">if</span> (<a class="code hl_define" href="group___exported__macros.html#ga68b8d9ca22720c9034753c604d83500d">IS_TIM_BREAK_INSTANCE</a>(TIMx))</div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno">  856</span>  {</div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno">  857</span>    <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct-&gt;OCIdleState));</div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno">  858</span>    <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_LL_TIM_OCSTATE(TIM_OCInitStruct-&gt;OCNState));</div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno">  859</span>    <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct-&gt;OCNPolarity));</div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno">  860</span>    <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct-&gt;OCNIdleState));</div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno">  861</span> </div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno">  862</span>    <span class="comment">/* Set the complementary output Polarity */</span></div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno">  863</span>    <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(tmpccer, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga387de559d8b16b16f3934fddd2aa969f">TIM_CCER_CC2NP</a>, TIM_OCInitStruct-&gt;OCNPolarity &lt;&lt; 6U);</div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno">  864</span> </div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno">  865</span>    <span class="comment">/* Set the complementary output State */</span></div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno">  866</span>    <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(tmpccer, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6a784649120eddec31998f34323d4156">TIM_CCER_CC2NE</a>, TIM_OCInitStruct-&gt;OCNState &lt;&lt; 6U);</div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno">  867</span> </div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno">  868</span>    <span class="comment">/* Set the Output Idle state */</span></div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno">  869</span>    <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(tmpcr2, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga61467648a433bd887683b9a4760021fa">TIM_CR2_OIS2</a>, TIM_OCInitStruct-&gt;OCIdleState &lt;&lt; 2U);</div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno">  870</span> </div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno">  871</span>    <span class="comment">/* Set the complementary output Idle state */</span></div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno">  872</span>    <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(tmpcr2, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga769146db660b832f3ef26f892b567bd4">TIM_CR2_OIS2N</a>, TIM_OCInitStruct-&gt;OCNIdleState &lt;&lt; 3U);</div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno">  873</span>  }</div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno">  874</span> </div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno">  875</span>  <span class="comment">/* Write to TIMx CR2 */</span></div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno">  876</span>  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);</div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno">  877</span> </div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno">  878</span>  <span class="comment">/* Write to TIMx CCMR1 */</span></div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno">  879</span>  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);</div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno">  880</span> </div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno">  881</span>  <span class="comment">/* Set the Capture Compare Register value */</span></div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno">  882</span>  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct-&gt;CompareValue);</div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno">  883</span> </div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno">  884</span>  <span class="comment">/* Write to TIMx CCER */</span></div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno">  885</span>  LL_TIM_WriteReg(TIMx, CCER, tmpccer);</div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno">  886</span> </div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno">  887</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="group___exported__types.html#gga8333b96c67f83cba354b3407fcbb6ee8ac7f69f7c9e5aea9b8f54cf02870e2bf8">SUCCESS</a>;</div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno">  888</span>}</div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno">  889</span></div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno">  898</span><span class="keyword">static</span> <a class="code hl_enumeration" href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> OC3Config(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, <span class="keyword">const</span> LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)</div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno">  899</span>{</div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno">  900</span>  uint32_t tmpccmr2;</div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno">  901</span>  uint32_t tmpccer;</div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno">  902</span>  uint32_t tmpcr2;</div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno">  903</span> </div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno">  904</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno">  905</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___exported__macros.html#ga0c37cb8f925fd43622cce7a4c00fd95e">IS_TIM_CC3_INSTANCE</a>(TIMx));</div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno">  906</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_LL_TIM_OCMODE(TIM_OCInitStruct-&gt;OCMode));</div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno">  907</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_LL_TIM_OCSTATE(TIM_OCInitStruct-&gt;OCState));</div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno">  908</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct-&gt;OCPolarity));</div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno">  909</span> </div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno">  910</span>  <span class="comment">/* Disable the Channel 3: Reset the CC3E Bit */</span></div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno">  911</span>  <a class="code hl_define" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a098110becfef10e1fd1b6a4f874da496">CCER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1da114e666b61f09cf25f50cdaa7f81f">TIM_CCER_CC3E</a>);</div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno">  912</span> </div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno">  913</span>  <span class="comment">/* Get the TIMx CCER register value */</span></div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno">  914</span>  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);</div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno">  915</span> </div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno">  916</span>  <span class="comment">/* Get the TIMx CR2 register value */</span></div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno">  917</span>  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);</div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno">  918</span> </div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno">  919</span>  <span class="comment">/* Get the TIMx CCMR2 register value */</span></div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno">  920</span>  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);</div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno">  921</span> </div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno">  922</span>  <span class="comment">/* Reset Capture/Compare selection Bits */</span></div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno">  923</span>  <a class="code hl_define" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(tmpccmr2, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga2eabcc7e322b02c9c406b3ff70308260">TIM_CCMR2_CC3S</a>);</div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno">  924</span> </div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno">  925</span>  <span class="comment">/* Select the Output Compare Mode */</span></div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno">  926</span>  <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(tmpccmr2, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga52095cae524adb237339bfee92e8168a">TIM_CCMR2_OC3M</a>, TIM_OCInitStruct-&gt;OCMode);</div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno">  927</span> </div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno">  928</span>  <span class="comment">/* Set the Output Compare Polarity */</span></div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno">  929</span>  <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(tmpccer, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6220a5cd34c7a7a39e10c854aa00d2e5">TIM_CCER_CC3P</a>, TIM_OCInitStruct-&gt;OCPolarity &lt;&lt; 8U);</div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno">  930</span> </div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno">  931</span>  <span class="comment">/* Set the Output State */</span></div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno">  932</span>  <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(tmpccer, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1da114e666b61f09cf25f50cdaa7f81f">TIM_CCER_CC3E</a>, TIM_OCInitStruct-&gt;OCState &lt;&lt; 8U);</div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno">  933</span> </div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno">  934</span>  <span class="keywordflow">if</span> (<a class="code hl_define" href="group___exported__macros.html#ga68b8d9ca22720c9034753c604d83500d">IS_TIM_BREAK_INSTANCE</a>(TIMx))</div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno">  935</span>  {</div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno">  936</span>    <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct-&gt;OCIdleState));</div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno">  937</span>    <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_LL_TIM_OCSTATE(TIM_OCInitStruct-&gt;OCNState));</div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno">  938</span>    <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct-&gt;OCNPolarity));</div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno">  939</span>    <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct-&gt;OCNIdleState));</div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno">  940</span> </div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno">  941</span>    <span class="comment">/* Set the complementary output Polarity */</span></div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno">  942</span>    <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(tmpccer, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga4029686d3307111d3f9f4400e29e4521">TIM_CCER_CC3NP</a>, TIM_OCInitStruct-&gt;OCNPolarity &lt;&lt; 10U);</div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno">  943</span> </div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno">  944</span>    <span class="comment">/* Set the complementary output State */</span></div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno">  945</span>    <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(tmpccer, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad46cce61d3bd83b64257ba75e54ee1aa">TIM_CCER_CC3NE</a>, TIM_OCInitStruct-&gt;OCNState &lt;&lt; 10U);</div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno">  946</span> </div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno">  947</span>    <span class="comment">/* Set the Output Idle state */</span></div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno">  948</span>    <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(tmpcr2, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad974d7c91edf6f1bd47e892b3b6f7565">TIM_CR2_OIS3</a>, TIM_OCInitStruct-&gt;OCIdleState &lt;&lt; 4U);</div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno">  949</span> </div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno">  950</span>    <span class="comment">/* Set the complementary output Idle state */</span></div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno">  951</span>    <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(tmpcr2, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga20fb9b62a7e8d114fbd180abd9f8ceae">TIM_CR2_OIS3N</a>, TIM_OCInitStruct-&gt;OCNIdleState &lt;&lt; 5U);</div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno">  952</span>  }</div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno">  953</span> </div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno">  954</span>  <span class="comment">/* Write to TIMx CR2 */</span></div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno">  955</span>  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);</div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno">  956</span> </div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno">  957</span>  <span class="comment">/* Write to TIMx CCMR2 */</span></div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno">  958</span>  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);</div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno">  959</span> </div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno">  960</span>  <span class="comment">/* Set the Capture Compare Register value */</span></div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno">  961</span>  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct-&gt;CompareValue);</div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno">  962</span> </div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno">  963</span>  <span class="comment">/* Write to TIMx CCER */</span></div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno">  964</span>  LL_TIM_WriteReg(TIMx, CCER, tmpccer);</div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno">  965</span> </div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno">  966</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="group___exported__types.html#gga8333b96c67f83cba354b3407fcbb6ee8ac7f69f7c9e5aea9b8f54cf02870e2bf8">SUCCESS</a>;</div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno">  967</span>}</div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno">  968</span></div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno">  977</span><span class="keyword">static</span> <a class="code hl_enumeration" href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> OC4Config(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, <span class="keyword">const</span> LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)</div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno">  978</span>{</div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno">  979</span>  uint32_t tmpccmr2;</div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno">  980</span>  uint32_t tmpccer;</div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno">  981</span>  uint32_t tmpcr2;</div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno">  982</span> </div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno">  983</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno">  984</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___exported__macros.html#gae72b7182a73d81c33196265b31091c07">IS_TIM_CC4_INSTANCE</a>(TIMx));</div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno">  985</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_LL_TIM_OCMODE(TIM_OCInitStruct-&gt;OCMode));</div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno">  986</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_LL_TIM_OCSTATE(TIM_OCInitStruct-&gt;OCState));</div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno">  987</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct-&gt;OCPolarity));</div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno">  988</span> </div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno">  989</span>  <span class="comment">/* Disable the Channel 4: Reset the CC4E Bit */</span></div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno">  990</span>  <a class="code hl_define" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a098110becfef10e1fd1b6a4f874da496">CCER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga940b041ab5975311f42f26d314a4b621">TIM_CCER_CC4E</a>);</div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno">  991</span> </div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno">  992</span>  <span class="comment">/* Get the TIMx CCER register value */</span></div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno">  993</span>  tmpccer = LL_TIM_ReadReg(TIMx, CCER);</div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno">  994</span> </div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno">  995</span>  <span class="comment">/* Get the TIMx CR2 register value */</span></div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno">  996</span>  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);</div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno">  997</span> </div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno">  998</span>  <span class="comment">/* Get the TIMx CCMR2 register value */</span></div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno">  999</span>  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);</div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"> 1000</span> </div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"> 1001</span>  <span class="comment">/* Reset Capture/Compare selection Bits */</span></div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"> 1002</span>  <a class="code hl_define" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(tmpccmr2, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga294e216b50edd1c2f891143e1f971048">TIM_CCMR2_CC4S</a>);</div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"> 1003</span> </div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"> 1004</span>  <span class="comment">/* Select the Output Compare Mode */</span></div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"> 1005</span>  <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(tmpccmr2, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gacbed61ff3ba57c7fe6d3386ce3b7af2b">TIM_CCMR2_OC4M</a>, TIM_OCInitStruct-&gt;OCMode &lt;&lt; 8U);</div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"> 1006</span> </div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"> 1007</span>  <span class="comment">/* Set the Output Compare Polarity */</span></div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"> 1008</span>  <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(tmpccer, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3faf23dc47e1b0877352d7f5a00f72e1">TIM_CCER_CC4P</a>, TIM_OCInitStruct-&gt;OCPolarity &lt;&lt; 12U);</div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"> 1009</span> </div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"> 1010</span>  <span class="comment">/* Set the Output State */</span></div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"> 1011</span>  <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(tmpccer, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga940b041ab5975311f42f26d314a4b621">TIM_CCER_CC4E</a>, TIM_OCInitStruct-&gt;OCState &lt;&lt; 12U);</div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"> 1012</span> </div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"> 1013</span>  <span class="keywordflow">if</span> (<a class="code hl_define" href="group___exported__macros.html#ga68b8d9ca22720c9034753c604d83500d">IS_TIM_BREAK_INSTANCE</a>(TIMx))</div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"> 1014</span>  {</div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"> 1015</span>    <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct-&gt;OCIdleState));</div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"> 1016</span> </div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"> 1017</span>    <span class="comment">/* Set the Output Idle state */</span></div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"> 1018</span>    <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(tmpcr2, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad644f2f4b26e46587abedc8d3164e56e">TIM_CR2_OIS4</a>, TIM_OCInitStruct-&gt;OCIdleState &lt;&lt; 6U);</div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"> 1019</span>  }</div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"> 1020</span> </div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"> 1021</span>  <span class="comment">/* Write to TIMx CR2 */</span></div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"> 1022</span>  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);</div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"> 1023</span> </div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"> 1024</span>  <span class="comment">/* Write to TIMx CCMR2 */</span></div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"> 1025</span>  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);</div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"> 1026</span> </div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"> 1027</span>  <span class="comment">/* Set the Capture Compare Register value */</span></div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"> 1028</span>  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct-&gt;CompareValue);</div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"> 1029</span> </div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"> 1030</span>  <span class="comment">/* Write to TIMx CCER */</span></div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"> 1031</span>  LL_TIM_WriteReg(TIMx, CCER, tmpccer);</div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"> 1032</span> </div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"> 1033</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="group___exported__types.html#gga8333b96c67f83cba354b3407fcbb6ee8ac7f69f7c9e5aea9b8f54cf02870e2bf8">SUCCESS</a>;</div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"> 1034</span>}</div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"> 1035</span></div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"> 1044</span><span class="keyword">static</span> <a class="code hl_enumeration" href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> IC1Config(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, <span class="keyword">const</span> LL_TIM_IC_InitTypeDef *TIM_ICInitStruct)</div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"> 1045</span>{</div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"> 1046</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"> 1047</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___exported__macros.html#ga0c02efc77b1bfb640d7f6593f58ad464">IS_TIM_CC1_INSTANCE</a>(TIMx));</div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"> 1048</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_LL_TIM_IC_POLARITY(TIM_ICInitStruct-&gt;ICPolarity));</div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"> 1049</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_LL_TIM_ACTIVEINPUT(TIM_ICInitStruct-&gt;ICActiveInput));</div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"> 1050</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_LL_TIM_ICPSC(TIM_ICInitStruct-&gt;ICPrescaler));</div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"> 1051</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_LL_TIM_IC_FILTER(TIM_ICInitStruct-&gt;ICFilter));</div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"> 1052</span> </div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"> 1053</span>  <span class="comment">/* Disable the Channel 1: Reset the CC1E Bit */</span></div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"> 1054</span>  TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a098110becfef10e1fd1b6a4f874da496">CCER</a> &amp;= (uint32_t)~<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3f494b9881e7b97bb2d79f7ad4e79937">TIM_CCER_CC1E</a>;</div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"> 1055</span> </div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"> 1056</span>  <span class="comment">/* Select the Input and set the filter and the prescaler value */</span></div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"> 1057</span>  <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#adb72f64492a75e780dd2294075c70fed">CCMR1</a>,</div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"> 1058</span>             (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab0ee123675d8b8f98b5a6eeeccf37912">TIM_CCMR1_IC1F</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab46b7186665f5308cd2ca52acfb63e72">TIM_CCMR1_IC1PSC</a>),</div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"> 1059</span>             (TIM_ICInitStruct-&gt;ICActiveInput | TIM_ICInitStruct-&gt;ICFilter | TIM_ICInitStruct-&gt;ICPrescaler) &gt;&gt; 16U);</div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"> 1060</span> </div>
<div class="line"><a id="l01061" name="l01061"></a><span class="lineno"> 1061</span>  <span class="comment">/* Select the Polarity and set the CC1E Bit */</span></div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"> 1062</span>  <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a098110becfef10e1fd1b6a4f874da496">CCER</a>,</div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"> 1063</span>             (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga403fc501d4d8de6cabee6b07acb81a36">TIM_CCER_CC1NP</a>),</div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"> 1064</span>             (TIM_ICInitStruct-&gt;ICPolarity | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3f494b9881e7b97bb2d79f7ad4e79937">TIM_CCER_CC1E</a>));</div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"> 1065</span> </div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"> 1066</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="group___exported__types.html#gga8333b96c67f83cba354b3407fcbb6ee8ac7f69f7c9e5aea9b8f54cf02870e2bf8">SUCCESS</a>;</div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"> 1067</span>}</div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"> 1068</span></div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"> 1077</span><span class="keyword">static</span> <a class="code hl_enumeration" href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> IC2Config(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, <span class="keyword">const</span> LL_TIM_IC_InitTypeDef *TIM_ICInitStruct)</div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"> 1078</span>{</div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"> 1079</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"> 1080</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___exported__macros.html#ga6ef84d278cf917c7e420b94687b39c7c">IS_TIM_CC2_INSTANCE</a>(TIMx));</div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"> 1081</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_LL_TIM_IC_POLARITY(TIM_ICInitStruct-&gt;ICPolarity));</div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"> 1082</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_LL_TIM_ACTIVEINPUT(TIM_ICInitStruct-&gt;ICActiveInput));</div>
<div class="line"><a id="l01083" name="l01083"></a><span class="lineno"> 1083</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_LL_TIM_ICPSC(TIM_ICInitStruct-&gt;ICPrescaler));</div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"> 1084</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_LL_TIM_IC_FILTER(TIM_ICInitStruct-&gt;ICFilter));</div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"> 1085</span> </div>
<div class="line"><a id="l01086" name="l01086"></a><span class="lineno"> 1086</span>  <span class="comment">/* Disable the Channel 2: Reset the CC2E Bit */</span></div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"> 1087</span>  TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a098110becfef10e1fd1b6a4f874da496">CCER</a> &amp;= (uint32_t)~<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga76392a4d63674cd0db0a55762458f16c">TIM_CCER_CC2E</a>;</div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"> 1088</span> </div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"> 1089</span>  <span class="comment">/* Select the Input and set the filter and the prescaler value */</span></div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"> 1090</span>  <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#adb72f64492a75e780dd2294075c70fed">CCMR1</a>,</div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"> 1091</span>             (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gacdb0986b78bea5b53ea61e4ddd667cbf">TIM_CCMR1_CC2S</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga2b942752d686c23323880ff576e7dffb">TIM_CCMR1_IC2F</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5e8e704f9ce5742f45e15e3b3126aa9d">TIM_CCMR1_IC2PSC</a>),</div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"> 1092</span>             (TIM_ICInitStruct-&gt;ICActiveInput | TIM_ICInitStruct-&gt;ICFilter | TIM_ICInitStruct-&gt;ICPrescaler) &gt;&gt; 8U);</div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"> 1093</span> </div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"> 1094</span>  <span class="comment">/* Select the Polarity and set the CC2E Bit */</span></div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"> 1095</span>  <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a098110becfef10e1fd1b6a4f874da496">CCER</a>,</div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"> 1096</span>             (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3136c6e776c6066509d298b6a9b34912">TIM_CCER_CC2P</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga387de559d8b16b16f3934fddd2aa969f">TIM_CCER_CC2NP</a>),</div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"> 1097</span>             ((TIM_ICInitStruct-&gt;ICPolarity &lt;&lt; 4U) | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga76392a4d63674cd0db0a55762458f16c">TIM_CCER_CC2E</a>));</div>
<div class="line"><a id="l01098" name="l01098"></a><span class="lineno"> 1098</span> </div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"> 1099</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="group___exported__types.html#gga8333b96c67f83cba354b3407fcbb6ee8ac7f69f7c9e5aea9b8f54cf02870e2bf8">SUCCESS</a>;</div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"> 1100</span>}</div>
<div class="line"><a id="l01101" name="l01101"></a><span class="lineno"> 1101</span></div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"> 1110</span><span class="keyword">static</span> <a class="code hl_enumeration" href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> IC3Config(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, <span class="keyword">const</span> LL_TIM_IC_InitTypeDef *TIM_ICInitStruct)</div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"> 1111</span>{</div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"> 1112</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"> 1113</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___exported__macros.html#ga0c37cb8f925fd43622cce7a4c00fd95e">IS_TIM_CC3_INSTANCE</a>(TIMx));</div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"> 1114</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_LL_TIM_IC_POLARITY(TIM_ICInitStruct-&gt;ICPolarity));</div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"> 1115</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_LL_TIM_ACTIVEINPUT(TIM_ICInitStruct-&gt;ICActiveInput));</div>
<div class="line"><a id="l01116" name="l01116"></a><span class="lineno"> 1116</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_LL_TIM_ICPSC(TIM_ICInitStruct-&gt;ICPrescaler));</div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"> 1117</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_LL_TIM_IC_FILTER(TIM_ICInitStruct-&gt;ICFilter));</div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"> 1118</span> </div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"> 1119</span>  <span class="comment">/* Disable the Channel 3: Reset the CC3E Bit */</span></div>
<div class="line"><a id="l01120" name="l01120"></a><span class="lineno"> 1120</span>  TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a098110becfef10e1fd1b6a4f874da496">CCER</a> &amp;= (uint32_t)~<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1da114e666b61f09cf25f50cdaa7f81f">TIM_CCER_CC3E</a>;</div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"> 1121</span> </div>
<div class="line"><a id="l01122" name="l01122"></a><span class="lineno"> 1122</span>  <span class="comment">/* Select the Input and set the filter and the prescaler value */</span></div>
<div class="line"><a id="l01123" name="l01123"></a><span class="lineno"> 1123</span>  <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a091452256c9a16c33d891f4d32b395bf">CCMR2</a>,</div>
<div class="line"><a id="l01124" name="l01124"></a><span class="lineno"> 1124</span>             (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga2eabcc7e322b02c9c406b3ff70308260">TIM_CCMR2_CC3S</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad218af6bd1de72891e1b85d582b766cd">TIM_CCMR2_IC3F</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gafc3d11f2e968752bc9ec7131c986c3a6">TIM_CCMR2_IC3PSC</a>),</div>
<div class="line"><a id="l01125" name="l01125"></a><span class="lineno"> 1125</span>             (TIM_ICInitStruct-&gt;ICActiveInput | TIM_ICInitStruct-&gt;ICFilter | TIM_ICInitStruct-&gt;ICPrescaler) &gt;&gt; 16U);</div>
<div class="line"><a id="l01126" name="l01126"></a><span class="lineno"> 1126</span> </div>
<div class="line"><a id="l01127" name="l01127"></a><span class="lineno"> 1127</span>  <span class="comment">/* Select the Polarity and set the CC3E Bit */</span></div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"> 1128</span>  <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a098110becfef10e1fd1b6a4f874da496">CCER</a>,</div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"> 1129</span>             (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6220a5cd34c7a7a39e10c854aa00d2e5">TIM_CCER_CC3P</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga4029686d3307111d3f9f4400e29e4521">TIM_CCER_CC3NP</a>),</div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"> 1130</span>             ((TIM_ICInitStruct-&gt;ICPolarity &lt;&lt; 8U) | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1da114e666b61f09cf25f50cdaa7f81f">TIM_CCER_CC3E</a>));</div>
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"> 1131</span> </div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"> 1132</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="group___exported__types.html#gga8333b96c67f83cba354b3407fcbb6ee8ac7f69f7c9e5aea9b8f54cf02870e2bf8">SUCCESS</a>;</div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"> 1133</span>}</div>
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"> 1134</span></div>
<div class="line"><a id="l01143" name="l01143"></a><span class="lineno"> 1143</span><span class="keyword">static</span> <a class="code hl_enumeration" href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> IC4Config(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, <span class="keyword">const</span> LL_TIM_IC_InitTypeDef *TIM_ICInitStruct)</div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"> 1144</span>{</div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"> 1145</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"> 1146</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___exported__macros.html#gae72b7182a73d81c33196265b31091c07">IS_TIM_CC4_INSTANCE</a>(TIMx));</div>
<div class="line"><a id="l01147" name="l01147"></a><span class="lineno"> 1147</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_LL_TIM_IC_POLARITY(TIM_ICInitStruct-&gt;ICPolarity));</div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"> 1148</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_LL_TIM_ACTIVEINPUT(TIM_ICInitStruct-&gt;ICActiveInput));</div>
<div class="line"><a id="l01149" name="l01149"></a><span class="lineno"> 1149</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_LL_TIM_ICPSC(TIM_ICInitStruct-&gt;ICPrescaler));</div>
<div class="line"><a id="l01150" name="l01150"></a><span class="lineno"> 1150</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_LL_TIM_IC_FILTER(TIM_ICInitStruct-&gt;ICFilter));</div>
<div class="line"><a id="l01151" name="l01151"></a><span class="lineno"> 1151</span> </div>
<div class="line"><a id="l01152" name="l01152"></a><span class="lineno"> 1152</span>  <span class="comment">/* Disable the Channel 4: Reset the CC4E Bit */</span></div>
<div class="line"><a id="l01153" name="l01153"></a><span class="lineno"> 1153</span>  TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a098110becfef10e1fd1b6a4f874da496">CCER</a> &amp;= (uint32_t)~<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga940b041ab5975311f42f26d314a4b621">TIM_CCER_CC4E</a>;</div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"> 1154</span> </div>
<div class="line"><a id="l01155" name="l01155"></a><span class="lineno"> 1155</span>  <span class="comment">/* Select the Input and set the filter and the prescaler value */</span></div>
<div class="line"><a id="l01156" name="l01156"></a><span class="lineno"> 1156</span>  <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a091452256c9a16c33d891f4d32b395bf">CCMR2</a>,</div>
<div class="line"><a id="l01157" name="l01157"></a><span class="lineno"> 1157</span>             (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga294e216b50edd1c2f891143e1f971048">TIM_CCMR2_CC4S</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad51653fd06a591294d432385e794a19e">TIM_CCMR2_IC4F</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6fd7591e2de10272f7fafb08cdd1b7b0">TIM_CCMR2_IC4PSC</a>),</div>
<div class="line"><a id="l01158" name="l01158"></a><span class="lineno"> 1158</span>             (TIM_ICInitStruct-&gt;ICActiveInput | TIM_ICInitStruct-&gt;ICFilter | TIM_ICInitStruct-&gt;ICPrescaler) &gt;&gt; 8U);</div>
<div class="line"><a id="l01159" name="l01159"></a><span class="lineno"> 1159</span> </div>
<div class="line"><a id="l01160" name="l01160"></a><span class="lineno"> 1160</span>  <span class="comment">/* Select the Polarity and set the CC4E Bit */</span></div>
<div class="line"><a id="l01161" name="l01161"></a><span class="lineno"> 1161</span>  <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a098110becfef10e1fd1b6a4f874da496">CCER</a>,</div>
<div class="line"><a id="l01162" name="l01162"></a><span class="lineno"> 1162</span>             (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3faf23dc47e1b0877352d7f5a00f72e1">TIM_CCER_CC4P</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga41b88bff3f38cec0617ce66fa5aef260">TIM_CCER_CC4NP</a>),</div>
<div class="line"><a id="l01163" name="l01163"></a><span class="lineno"> 1163</span>             ((TIM_ICInitStruct-&gt;ICPolarity &lt;&lt; 12U) | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga940b041ab5975311f42f26d314a4b621">TIM_CCER_CC4E</a>));</div>
<div class="line"><a id="l01164" name="l01164"></a><span class="lineno"> 1164</span> </div>
<div class="line"><a id="l01165" name="l01165"></a><span class="lineno"> 1165</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="group___exported__types.html#gga8333b96c67f83cba354b3407fcbb6ee8ac7f69f7c9e5aea9b8f54cf02870e2bf8">SUCCESS</a>;</div>
<div class="line"><a id="l01166" name="l01166"></a><span class="lineno"> 1166</span>}</div>
<div class="line"><a id="l01167" name="l01167"></a><span class="lineno"> 1167</span> </div>
<div class="line"><a id="l01168" name="l01168"></a><span class="lineno"> 1168</span></div>
<div class="line"><a id="l01172" name="l01172"></a><span class="lineno"> 1172</span></div>
<div class="line"><a id="l01176" name="l01176"></a><span class="lineno"> 1176</span> </div>
<div class="line"><a id="l01177" name="l01177"></a><span class="lineno"> 1177</span><span class="preprocessor">#endif </span><span class="comment">/* TIM1 || TIM2 || TIM3 || TIM4 || TIM5 || TIM6 || TIM7 || TIM8 || TIM9 || TIM10 || TIM11 || TIM12 || TIM13 || TIM14 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01178" name="l01178"></a><span class="lineno"> 1178</span></div>
<div class="line"><a id="l01182" name="l01182"></a><span class="lineno"> 1182</span> </div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"> 1183</span><span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01184" name="l01184"></a><span class="lineno"> 1184</span> </div>
<div class="ttc" id="agroup___exported__macro_html_ga133aae6fc0d41bffab39ab223a7001de"><div class="ttname"><a href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a></div><div class="ttdeci">#define CLEAR_BIT(REG, BIT)</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx_8h_source.html#l00213">stm32f4xx.h:213</a></div></div>
<div class="ttc" id="agroup___exported__macro_html_ga6553c99f510c3bab8cc0a91602053247"><div class="ttname"><a href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a></div><div class="ttdeci">#define MODIFY_REG(REG, CLEARMASK, SETMASK)</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx_8h_source.html#l00223">stm32f4xx.h:223</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_ga0c02efc77b1bfb640d7f6593f58ad464"><div class="ttname"><a href="group___exported__macros.html#ga0c02efc77b1bfb640d7f6593f58ad464">IS_TIM_CC1_INSTANCE</a></div><div class="ttdeci">#define IS_TIM_CC1_INSTANCE(INSTANCE)</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l08327">stm32f401xc.h:8327</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_ga0c37cb8f925fd43622cce7a4c00fd95e"><div class="ttname"><a href="group___exported__macros.html#ga0c37cb8f925fd43622cce7a4c00fd95e">IS_TIM_CC3_INSTANCE</a></div><div class="ttdeci">#define IS_TIM_CC3_INSTANCE(INSTANCE)</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l08345">stm32f401xc.h:8345</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_ga3b470612fd4c4e29fb985247056b1e07"><div class="ttname"><a href="group___exported__macros.html#ga3b470612fd4c4e29fb985247056b1e07">IS_TIM_REPETITION_COUNTER_INSTANCE</a></div><div class="ttdeci">#define IS_TIM_REPETITION_COUNTER_INSTANCE(INSTANCE)</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l08536">stm32f401xc.h:8536</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_ga68b8d9ca22720c9034753c604d83500d"><div class="ttname"><a href="group___exported__macros.html#ga68b8d9ca22720c9034753c604d83500d">IS_TIM_BREAK_INSTANCE</a></div><div class="ttdeci">#define IS_TIM_BREAK_INSTANCE(INSTANCE)</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l08552">stm32f401xc.h:8552</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_ga6ef84d278cf917c7e420b94687b39c7c"><div class="ttname"><a href="group___exported__macros.html#ga6ef84d278cf917c7e420b94687b39c7c">IS_TIM_CC2_INSTANCE</a></div><div class="ttdeci">#define IS_TIM_CC2_INSTANCE(INSTANCE)</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l08337">stm32f401xc.h:8337</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_ga979ea18ba0931f5ed15cc2f3ac84794b"><div class="ttname"><a href="group___exported__macros.html#ga979ea18ba0931f5ed15cc2f3ac84794b">IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE</a></div><div class="ttdeci">#define IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(INSTANCE)</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l08546">stm32f401xc.h:8546</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_gaac0e3e7e7a18fd8eb81734b2baf9e3be"><div class="ttname"><a href="group___exported__macros.html#gaac0e3e7e7a18fd8eb81734b2baf9e3be">IS_TIM_COUNTER_MODE_SELECT_INSTANCE</a></div><div class="ttdeci">#define IS_TIM_COUNTER_MODE_SELECT_INSTANCE(INSTANCE)</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l08476">stm32f401xc.h:8476</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_gaba506eb03409b21388d7c5a6401a4f98"><div class="ttname"><a href="group___exported__macros.html#gaba506eb03409b21388d7c5a6401a4f98">IS_TIM_INSTANCE</a></div><div class="ttdeci">#define IS_TIM_INSTANCE(INSTANCE)</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l08316">stm32f401xc.h:8316</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_gac54b9f42e8ab07c41abe7d96d13d698a"><div class="ttname"><a href="group___exported__macros.html#gac54b9f42e8ab07c41abe7d96d13d698a">IS_TIM_CLOCK_DIVISION_INSTANCE</a></div><div class="ttdeci">#define IS_TIM_CLOCK_DIVISION_INSTANCE(INSTANCE)</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l08483">stm32f401xc.h:8483</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_gacb14170c4996e004849647d8cb626402"><div class="ttname"><a href="group___exported__macros.html#gacb14170c4996e004849647d8cb626402">IS_TIM_ENCODER_INTERFACE_INSTANCE</a></div><div class="ttdeci">#define IS_TIM_ENCODER_INTERFACE_INSTANCE(INSTANCE)</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l08539">stm32f401xc.h:8539</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_gae72b7182a73d81c33196265b31091c07"><div class="ttname"><a href="group___exported__macros.html#gae72b7182a73d81c33196265b31091c07">IS_TIM_CC4_INSTANCE</a></div><div class="ttdeci">#define IS_TIM_CC4_INSTANCE(INSTANCE)</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l08352">stm32f401xc.h:8352</a></div></div>
<div class="ttc" id="agroup___exported__types_html_ga8333b96c67f83cba354b3407fcbb6ee8"><div class="ttname"><a href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a></div><div class="ttdeci">ErrorStatus</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx_8h_source.html#l00197">stm32f4xx.h:198</a></div></div>
<div class="ttc" id="agroup___exported__types_html_gga8333b96c67f83cba354b3407fcbb6ee8a2fd6f336d08340583bd620a7f5694c90"><div class="ttname"><a href="group___exported__types.html#gga8333b96c67f83cba354b3407fcbb6ee8a2fd6f336d08340583bd620a7f5694c90">ERROR</a></div><div class="ttdeci">@ ERROR</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx_8h_source.html#l00200">stm32f4xx.h:200</a></div></div>
<div class="ttc" id="agroup___exported__types_html_gga8333b96c67f83cba354b3407fcbb6ee8ac7f69f7c9e5aea9b8f54cf02870e2bf8"><div class="ttname"><a href="group___exported__types.html#gga8333b96c67f83cba354b3407fcbb6ee8ac7f69f7c9e5aea9b8f54cf02870e2bf8">SUCCESS</a></div><div class="ttdeci">@ SUCCESS</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx_8h_source.html#l00199">stm32f4xx.h:199</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga0ca0aedba14241caff739afb3c3ee291"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a></div><div class="ttdeci">#define TIM_CCER_CC1P</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l06438">stm32f401xc.h:6438</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga19a8dd4ea04d262ec4e97b5c7a8677a5"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga19a8dd4ea04d262ec4e97b5c7a8677a5">TIM_CCMR1_OC2CE</a></div><div class="ttdeci">#define TIM_CCMR1_OC2CE</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l06321">stm32f401xc.h:6321</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga1da114e666b61f09cf25f50cdaa7f81f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1da114e666b61f09cf25f50cdaa7f81f">TIM_CCER_CC3E</a></div><div class="ttdeci">#define TIM_CCER_CC3E</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l06459">stm32f401xc.h:6459</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga20fb9b62a7e8d114fbd180abd9f8ceae"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga20fb9b62a7e8d114fbd180abd9f8ceae">TIM_CR2_OIS3N</a></div><div class="ttdeci">#define TIM_CR2_OIS3N</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l06118">stm32f401xc.h:6118</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga2326bafe64ba2ebdde908d66219eaa6f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2326bafe64ba2ebdde908d66219eaa6f">TIM_CCMR1_OC2M</a></div><div class="ttdeci">#define TIM_CCMR1_OC2M</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l06314">stm32f401xc.h:6314</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga294e216b50edd1c2f891143e1f971048"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga294e216b50edd1c2f891143e1f971048">TIM_CCMR2_CC4S</a></div><div class="ttdeci">#define TIM_CCMR2_CC4S</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l06380">stm32f401xc.h:6380</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga2b942752d686c23323880ff576e7dffb"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2b942752d686c23323880ff576e7dffb">TIM_CCMR1_IC2F</a></div><div class="ttdeci">#define TIM_CCMR1_IC2F</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l06347">stm32f401xc.h:6347</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga2eabcc7e322b02c9c406b3ff70308260"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2eabcc7e322b02c9c406b3ff70308260">TIM_CCMR2_CC3S</a></div><div class="ttdeci">#define TIM_CCMR2_CC3S</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l06356">stm32f401xc.h:6356</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga3136c6e776c6066509d298b6a9b34912"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3136c6e776c6066509d298b6a9b34912">TIM_CCER_CC2P</a></div><div class="ttdeci">#define TIM_CCER_CC2P</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l06450">stm32f401xc.h:6450</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga31b26bf058f88d771c33aff85ec89358"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga31b26bf058f88d771c33aff85ec89358">TIM_CR2_OIS1</a></div><div class="ttdeci">#define TIM_CR2_OIS1</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l06103">stm32f401xc.h:6103</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga3247abbbf0d00260be051d176d88020e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3247abbbf0d00260be051d176d88020e">TIM_BDTR_BKP</a></div><div class="ttdeci">#define TIM_BDTR_BKP</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l06549">stm32f401xc.h:6549</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga352b3c389bde13dd6049de0afdd874f1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga352b3c389bde13dd6049de0afdd874f1">TIM_CR1_CMS</a></div><div class="ttdeci">#define TIM_CR1_CMS</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l06066">stm32f401xc.h:6066</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga387de559d8b16b16f3934fddd2aa969f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga387de559d8b16b16f3934fddd2aa969f">TIM_CCER_CC2NP</a></div><div class="ttdeci">#define TIM_CCER_CC2NP</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l06456">stm32f401xc.h:6456</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga3bf610cf77c3c6c936ce7c4f85992e6c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3bf610cf77c3c6c936ce7c4f85992e6c">TIM_CCMR1_OC2FE</a></div><div class="ttdeci">#define TIM_CCMR1_OC2FE</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l06307">stm32f401xc.h:6307</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga3f494b9881e7b97bb2d79f7ad4e79937"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3f494b9881e7b97bb2d79f7ad4e79937">TIM_CCER_CC1E</a></div><div class="ttdeci">#define TIM_CCER_CC1E</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l06435">stm32f401xc.h:6435</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga3faf23dc47e1b0877352d7f5a00f72e1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3faf23dc47e1b0877352d7f5a00f72e1">TIM_CCER_CC4P</a></div><div class="ttdeci">#define TIM_CCER_CC4P</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l06474">stm32f401xc.h:6474</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga4029686d3307111d3f9f4400e29e4521"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4029686d3307111d3f9f4400e29e4521">TIM_CCER_CC3NP</a></div><div class="ttdeci">#define TIM_CCER_CC3NP</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l06468">stm32f401xc.h:6468</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga403fc501d4d8de6cabee6b07acb81a36"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga403fc501d4d8de6cabee6b07acb81a36">TIM_CCER_CC1NP</a></div><div class="ttdeci">#define TIM_CCER_CC1NP</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l06444">stm32f401xc.h:6444</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga41b88bff3f38cec0617ce66fa5aef260"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga41b88bff3f38cec0617ce66fa5aef260">TIM_CCER_CC4NP</a></div><div class="ttdeci">#define TIM_CCER_CC4NP</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l06477">stm32f401xc.h:6477</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga52095cae524adb237339bfee92e8168a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga52095cae524adb237339bfee92e8168a">TIM_CCMR2_OC3M</a></div><div class="ttdeci">#define TIM_CCMR2_OC3M</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l06369">stm32f401xc.h:6369</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga59f15008050f91fa3ecc9eaaa971a509"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga59f15008050f91fa3ecc9eaaa971a509">TIM_BDTR_AOE</a></div><div class="ttdeci">#define TIM_BDTR_AOE</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l06552">stm32f401xc.h:6552</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5e8e704f9ce5742f45e15e3b3126aa9d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5e8e704f9ce5742f45e15e3b3126aa9d">TIM_CCMR1_IC2PSC</a></div><div class="ttdeci">#define TIM_CCMR1_IC2PSC</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l06341">stm32f401xc.h:6341</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga61467648a433bd887683b9a4760021fa"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga61467648a433bd887683b9a4760021fa">TIM_CR2_OIS2</a></div><div class="ttdeci">#define TIM_CR2_OIS2</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l06109">stm32f401xc.h:6109</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga6220a5cd34c7a7a39e10c854aa00d2e5"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6220a5cd34c7a7a39e10c854aa00d2e5">TIM_CCER_CC3P</a></div><div class="ttdeci">#define TIM_CCER_CC3P</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l06462">stm32f401xc.h:6462</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga6a784649120eddec31998f34323d4156"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6a784649120eddec31998f34323d4156">TIM_CCER_CC2NE</a></div><div class="ttdeci">#define TIM_CCER_CC2NE</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l06453">stm32f401xc.h:6453</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga6ddb3dc889733e71d812baa3873cb13b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6ddb3dc889733e71d812baa3873cb13b">TIM_CCMR1_OC1M</a></div><div class="ttdeci">#define TIM_CCMR1_OC1M</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l06290">stm32f401xc.h:6290</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga6fd7591e2de10272f7fafb08cdd1b7b0"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6fd7591e2de10272f7fafb08cdd1b7b0">TIM_CCMR2_IC4PSC</a></div><div class="ttdeci">#define TIM_CCMR2_IC4PSC</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l06420">stm32f401xc.h:6420</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga74250b040dd9fd9c09dcc54cdd6d86d8"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga74250b040dd9fd9c09dcc54cdd6d86d8">TIM_BDTR_BKE</a></div><div class="ttdeci">#define TIM_BDTR_BKE</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l06546">stm32f401xc.h:6546</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga76392a4d63674cd0db0a55762458f16c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga76392a4d63674cd0db0a55762458f16c">TIM_CCER_CC2E</a></div><div class="ttdeci">#define TIM_CCER_CC2E</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l06447">stm32f401xc.h:6447</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga769146db660b832f3ef26f892b567bd4"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga769146db660b832f3ef26f892b567bd4">TIM_CR2_OIS2N</a></div><div class="ttdeci">#define TIM_CR2_OIS2N</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l06112">stm32f401xc.h:6112</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga7e4215d17f0548dfcf0b15fe4d0f4651"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga7e4215d17f0548dfcf0b15fe4d0f4651">TIM_BDTR_LOCK</a></div><div class="ttdeci">#define TIM_BDTR_LOCK</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l06534">stm32f401xc.h:6534</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga813056b3f90a13c4432aeba55f28957e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga813056b3f90a13c4432aeba55f28957e">TIM_CCER_CC1NE</a></div><div class="ttdeci">#define TIM_CCER_CC1NE</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l06441">stm32f401xc.h:6441</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga8680e719bca2b672d850504220ae51fc"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga8680e719bca2b672d850504220ae51fc">TIM_SMCR_TS</a></div><div class="ttdeci">#define TIM_SMCR_TS</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l06133">stm32f401xc.h:6133</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga940b041ab5975311f42f26d314a4b621"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga940b041ab5975311f42f26d314a4b621">TIM_CCER_CC4E</a></div><div class="ttdeci">#define TIM_CCER_CC4E</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l06471">stm32f401xc.h:6471</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga95291df1eaf532c5c996d176648938eb"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a></div><div class="ttdeci">#define TIM_CCMR1_CC1S</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l06277">stm32f401xc.h:6277</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab0ee123675d8b8f98b5a6eeeccf37912"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab0ee123675d8b8f98b5a6eeeccf37912">TIM_CCMR1_IC1F</a></div><div class="ttdeci">#define TIM_CCMR1_IC1F</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l06333">stm32f401xc.h:6333</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab1cf04e70ccf3d4aba5afcf2496a411a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab1cf04e70ccf3d4aba5afcf2496a411a">TIM_BDTR_OSSI</a></div><div class="ttdeci">#define TIM_BDTR_OSSI</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l06540">stm32f401xc.h:6540</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab46b7186665f5308cd2ca52acfb63e72"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab46b7186665f5308cd2ca52acfb63e72">TIM_CCMR1_IC1PSC</a></div><div class="ttdeci">#define TIM_CCMR1_IC1PSC</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l06327">stm32f401xc.h:6327</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gabcf985e9c78f15e1e44b2bc4d2bafc67"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gabcf985e9c78f15e1e44b2bc4d2bafc67">TIM_BDTR_DTG</a></div><div class="ttdeci">#define TIM_BDTR_DTG</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l06522">stm32f401xc.h:6522</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gabddbf508732039730125ab3e87e9d370"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gabddbf508732039730125ab3e87e9d370">TIM_CCMR1_OC2PE</a></div><div class="ttdeci">#define TIM_CCMR1_OC2PE</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l06310">stm32f401xc.h:6310</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gacacc4ff7e5b75fd2e4e6b672ccd33a72"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gacacc4ff7e5b75fd2e4e6b672ccd33a72">TIM_CR1_CKD</a></div><div class="ttdeci">#define TIM_CR1_CKD</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l06076">stm32f401xc.h:6076</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gacbed61ff3ba57c7fe6d3386ce3b7af2b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gacbed61ff3ba57c7fe6d3386ce3b7af2b">TIM_CCMR2_OC4M</a></div><div class="ttdeci">#define TIM_CCMR2_OC4M</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l06393">stm32f401xc.h:6393</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gacdb0986b78bea5b53ea61e4ddd667cbf"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gacdb0986b78bea5b53ea61e4ddd667cbf">TIM_CCMR1_CC2S</a></div><div class="ttdeci">#define TIM_CCMR1_CC2S</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l06301">stm32f401xc.h:6301</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gacea10770904af189f3aaeb97b45722aa"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gacea10770904af189f3aaeb97b45722aa">TIM_CR1_DIR</a></div><div class="ttdeci">#define TIM_CR1_DIR</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l06062">stm32f401xc.h:6062</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad07504497b70af628fa1aee8fe7ef63c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad07504497b70af628fa1aee8fe7ef63c">TIM_CR2_TI1S</a></div><div class="ttdeci">#define TIM_CR2_TI1S</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l06100">stm32f401xc.h:6100</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad218af6bd1de72891e1b85d582b766cd"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad218af6bd1de72891e1b85d582b766cd">TIM_CCMR2_IC3F</a></div><div class="ttdeci">#define TIM_CCMR2_IC3F</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l06412">stm32f401xc.h:6412</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad46cce61d3bd83b64257ba75e54ee1aa"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad46cce61d3bd83b64257ba75e54ee1aa">TIM_CCER_CC3NE</a></div><div class="ttdeci">#define TIM_CCER_CC3NE</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l06465">stm32f401xc.h:6465</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad51653fd06a591294d432385e794a19e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad51653fd06a591294d432385e794a19e">TIM_CCMR2_IC4F</a></div><div class="ttdeci">#define TIM_CCMR2_IC4F</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l06426">stm32f401xc.h:6426</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad644f2f4b26e46587abedc8d3164e56e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad644f2f4b26e46587abedc8d3164e56e">TIM_CR2_OIS4</a></div><div class="ttdeci">#define TIM_CR2_OIS4</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l06121">stm32f401xc.h:6121</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad974d7c91edf6f1bd47e892b3b6f7565"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad974d7c91edf6f1bd47e892b3b6f7565">TIM_CR2_OIS3</a></div><div class="ttdeci">#define TIM_CR2_OIS3</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l06115">stm32f401xc.h:6115</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae61f8d54923999fffb6db381e81f2b69"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae61f8d54923999fffb6db381e81f2b69">TIM_CR2_OIS1N</a></div><div class="ttdeci">#define TIM_CR2_OIS1N</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l06106">stm32f401xc.h:6106</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae92349731a6107e0f3a251b44a67c7ea"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae92349731a6107e0f3a251b44a67c7ea">TIM_SMCR_SMS</a></div><div class="ttdeci">#define TIM_SMCR_SMS</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l06126">stm32f401xc.h:6126</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf9435f36d53c6be1107e57ab6a82c16e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf9435f36d53c6be1107e57ab6a82c16e">TIM_BDTR_OSSR</a></div><div class="ttdeci">#define TIM_BDTR_OSSR</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l06543">stm32f401xc.h:6543</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gafc3d11f2e968752bc9ec7131c986c3a6"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gafc3d11f2e968752bc9ec7131c986c3a6">TIM_CCMR2_IC3PSC</a></div><div class="ttdeci">#define TIM_CCMR2_IC3PSC</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l06406">stm32f401xc.h:6406</a></div></div>
<div class="ttc" id="agroup___peripheral__declaration_html_ga2397f8a0f8e7aa10cf8e8c049e431e53"><div class="ttname"><a href="group___peripheral__declaration.html#ga2397f8a0f8e7aa10cf8e8c049e431e53">TIM12</a></div><div class="ttdeci">#define TIM12</div><div class="ttdef"><b>Definition</b> <a href="stm32f405xx_8h_source.html#l00961">stm32f405xx.h:961</a></div></div>
<div class="ttc" id="agroup___peripheral__declaration_html_ga2dd30f46fad69dd73e1d8941a43daffe"><div class="ttname"><a href="group___peripheral__declaration.html#ga2dd30f46fad69dd73e1d8941a43daffe">TIM14</a></div><div class="ttdeci">#define TIM14</div><div class="ttdef"><b>Definition</b> <a href="stm32f405xx_8h_source.html#l00963">stm32f405xx.h:963</a></div></div>
<div class="ttc" id="agroup___peripheral__declaration_html_ga2e87451fea8dc9380056d3cfc5ed81fb"><div class="ttname"><a href="group___peripheral__declaration.html#ga2e87451fea8dc9380056d3cfc5ed81fb">TIM1</a></div><div class="ttdeci">#define TIM1</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l00764">stm32f401xc.h:764</a></div></div>
<div class="ttc" id="agroup___peripheral__declaration_html_ga3cfac9f2e43673f790f8668d48b4b92b"><div class="ttname"><a href="group___peripheral__declaration.html#ga3cfac9f2e43673f790f8668d48b4b92b">TIM2</a></div><div class="ttdeci">#define TIM2</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l00748">stm32f401xc.h:748</a></div></div>
<div class="ttc" id="agroup___peripheral__declaration_html_ga46b2ad3f5f506f0f8df0d2ec3e767267"><div class="ttname"><a href="group___peripheral__declaration.html#ga46b2ad3f5f506f0f8df0d2ec3e767267">TIM10</a></div><div class="ttdeci">#define TIM10</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l00777">stm32f401xc.h:777</a></div></div>
<div class="ttc" id="agroup___peripheral__declaration_html_ga49267c49946fd61db6af8b49bcf16394"><div class="ttname"><a href="group___peripheral__declaration.html#ga49267c49946fd61db6af8b49bcf16394">TIM7</a></div><div class="ttdeci">#define TIM7</div><div class="ttdef"><b>Definition</b> <a href="stm32f405xx_8h_source.html#l00960">stm32f405xx.h:960</a></div></div>
<div class="ttc" id="agroup___peripheral__declaration_html_ga5125ff6a23a2ed66e2e19bd196128c14"><div class="ttname"><a href="group___peripheral__declaration.html#ga5125ff6a23a2ed66e2e19bd196128c14">TIM5</a></div><div class="ttdeci">#define TIM5</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l00751">stm32f401xc.h:751</a></div></div>
<div class="ttc" id="agroup___peripheral__declaration_html_ga5a959a833074d59bf6cc7fb437c65b18"><div class="ttname"><a href="group___peripheral__declaration.html#ga5a959a833074d59bf6cc7fb437c65b18">TIM13</a></div><div class="ttdeci">#define TIM13</div><div class="ttdef"><b>Definition</b> <a href="stm32f405xx_8h_source.html#l00962">stm32f405xx.h:962</a></div></div>
<div class="ttc" id="agroup___peripheral__declaration_html_ga61ee4c391385607d7af432b63905fcc9"><div class="ttname"><a href="group___peripheral__declaration.html#ga61ee4c391385607d7af432b63905fcc9">TIM3</a></div><div class="ttdeci">#define TIM3</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l00749">stm32f401xc.h:749</a></div></div>
<div class="ttc" id="agroup___peripheral__declaration_html_ga91a09bad8bdc7a1cb3d85cf49c94c8ec"><div class="ttname"><a href="group___peripheral__declaration.html#ga91a09bad8bdc7a1cb3d85cf49c94c8ec">TIM4</a></div><div class="ttdeci">#define TIM4</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l00750">stm32f401xc.h:750</a></div></div>
<div class="ttc" id="agroup___peripheral__declaration_html_ga9a3660400b17735e91331f256095810e"><div class="ttname"><a href="group___peripheral__declaration.html#ga9a3660400b17735e91331f256095810e">TIM8</a></div><div class="ttdeci">#define TIM8</div><div class="ttdef"><b>Definition</b> <a href="stm32f405xx_8h_source.html#l00984">stm32f405xx.h:984</a></div></div>
<div class="ttc" id="agroup___peripheral__declaration_html_gac7b4ed55f9201b498b38c962cca97314"><div class="ttname"><a href="group___peripheral__declaration.html#gac7b4ed55f9201b498b38c962cca97314">TIM6</a></div><div class="ttdeci">#define TIM6</div><div class="ttdef"><b>Definition</b> <a href="stm32f405xx_8h_source.html#l00959">stm32f405xx.h:959</a></div></div>
<div class="ttc" id="agroup___peripheral__declaration_html_gacfd11ef966c7165f57e2cebe0abc71ad"><div class="ttname"><a href="group___peripheral__declaration.html#gacfd11ef966c7165f57e2cebe0abc71ad">TIM11</a></div><div class="ttdeci">#define TIM11</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l00778">stm32f401xc.h:778</a></div></div>
<div class="ttc" id="agroup___peripheral__declaration_html_gaf52b4b4c36110a0addfa98059f54a50e"><div class="ttname"><a href="group___peripheral__declaration.html#gaf52b4b4c36110a0addfa98059f54a50e">TIM9</a></div><div class="ttdeci">#define TIM9</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l00776">stm32f401xc.h:776</a></div></div>
<div class="ttc" id="astm32f4xx__hal__conf_8h_html_a631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdoc">Include module&#39;s header file.</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__hal__conf_8h_source.html#l00488">stm32f4xx_hal_conf.h:488</a></div></div>
<div class="ttc" id="astm32f4xx__ll__bus_8h_html"><div class="ttname"><a href="stm32f4xx__ll__bus_8h.html">stm32f4xx_ll_bus.h</a></div><div class="ttdoc">Header file of BUS LL module.</div></div>
<div class="ttc" id="astm32f4xx__ll__tim_8h_html"><div class="ttname"><a href="stm32f4xx__ll__tim_8h.html">stm32f4xx_ll_tim.h</a></div><div class="ttdoc">Header file of TIM LL module.</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html"><div class="ttname"><a href="struct_t_i_m___type_def.html">TIM_TypeDef</a></div><div class="ttdoc">TIM.</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l00469">stm32f401xc.h:470</a></div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a091452256c9a16c33d891f4d32b395bf"><div class="ttname"><a href="struct_t_i_m___type_def.html#a091452256c9a16c33d891f4d32b395bf">TIM_TypeDef::CCMR2</a></div><div class="ttdeci">__IO uint32_t CCMR2</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l00478">stm32f401xc.h:478</a></div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a098110becfef10e1fd1b6a4f874da496"><div class="ttname"><a href="struct_t_i_m___type_def.html#a098110becfef10e1fd1b6a4f874da496">TIM_TypeDef::CCER</a></div><div class="ttdeci">__IO uint32_t CCER</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l00479">stm32f401xc.h:479</a></div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_adb72f64492a75e780dd2294075c70fed"><div class="ttname"><a href="struct_t_i_m___type_def.html#adb72f64492a75e780dd2294075c70fed">TIM_TypeDef::CCMR1</a></div><div class="ttdeci">__IO uint32_t CCMR1</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l00477">stm32f401xc.h:477</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.14.0
</small></address>
</div><!-- doc-content -->
</body>
</html>
