Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot decoder_test_behav xil_defaultlib.decoder_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'SEG' [C:/Users/jesud/Desktop/FPGA_Project/decoder_7_seg/decoder_7_seg.srcs/sim_1/new/decoder_test.v:12]
WARNING: [VRFC 10-5021] port 'CLK' is not connected on this instance [C:/Users/jesud/Desktop/FPGA_Project/decoder_7_seg/decoder_7_seg.srcs/sim_1/new/decoder_test.v:10]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder_7_seg
Compiling module xil_defaultlib.decoder_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot decoder_test_behav
