$date
	Sun Aug 25 20:38:33 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module full_adder_2_HA_tb $end
$var wire 1 ! t_out_carry $end
$var wire 1 " t_out_sum $end
$var reg 1 # t_a $end
$var reg 1 $ t_b $end
$var reg 1 % t_c $end
$scope module my_full_adder $end
$var wire 1 & a $end
$var wire 1 ' b $end
$var wire 1 ( c $end
$var wire 1 ! fcarry_out $end
$var wire 1 " fsum $end
$var wire 1 ) half_carry_1 $end
$var wire 1 * half_carry_2 $end
$var wire 1 + half_sum_1 $end
$scope module g1 $end
$var wire 1 & a $end
$var wire 1 ' b $end
$var wire 1 ) carry $end
$var wire 1 + sum $end
$upscope $end
$scope module g2 $end
$var wire 1 + a $end
$var wire 1 ( b $end
$var wire 1 * carry $end
$var wire 1 " sum $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#5
1"
1%
1(
#10
1+
0%
0(
1$
1'
#15
1!
0"
1*
1%
1(
#20
0!
1"
0*
0%
0(
0$
0'
1#
1&
#25
1!
0"
1*
1%
1(
#30
0*
0+
1)
0%
0(
1$
1'
#35
1"
1%
1(
