# Digital Projects

Welcome to the Digital Projects repository! This collection showcases the projects undertaken during the Digital Design and Verification Diploma. Each project demonstrates various aspects of digital design and verification techniques.

## Table of Contents
1. [SPI_Slave_Interface](#spi_slave_interface)
2. [DSP48A1](#dsp48a1)

## SPI_Slave_Interface

**Description:** The SPI_Slave_Interface project focuses on the design and implementation of an SPI Slave Interface. This project includes two implementations: one with a new FSM design with fewer states and another with the required debug core implemented in the constraints file. The debug core in the required design introduces an unwanted negative hold slack, negatively impacting performance.

**Status:** Completed

### Design Files
- **spi_slave_interface.v:** Verilog file containing the optimized design of the SPI Slave Interface.
- **spi_slave_interface_2.v:** Verilog file containing the required design.
- **single_port_async_ram.v:** Verilog file containing the design of the single port asynchronous RAM used in the SPI Slave Interface.

### Test Benches
- **spi_slave_interface_tb.v:** Verilog test bench for the optimized SPI Slave Interface.
- **spi_slave_interface_2_tb.v:** Verilog test bench for the required SPI Slave Interface.
- **single_port_async_ram_tb.v:** Verilog test bench for the single port asynchronous RAM used in the SPI Slave Interface.

### Simulation Results
- **coverage_report.txt:** Coverage report generated from the simulation of the SPI Slave Interface.

### Lint Reports
- **lint.rpt:** Lint report generated by the lint tool, detailing any issues found in the design files.

### Do Files
- **testbench_module_name.do:** Script file used to automate the simulation process for the test benches.

### Constraints Files
- **SPI.xdc:** Constraints file for the optimized SPI Slave Interface.
- **SPI_2.xdc:** Constraints file for the required SPI Slave Interface with the debug core.

### Vivado Project Files
- **SPI.xpr:** Vivado project TCL script for the optimized SPI Slave Interface.
- **SPI_2.xpr:** Vivado project TCL script for the required SPI Slave Interface with the debug core.
### File Locations
- **Design Files:**         [./SPI_Slave_Interface/](./SPI_Slave_Interface/)
- **Test Bench Files:**     [./SPI_Slave_Interface/](./SPI_Slave_Interface/)
- **Coverage Report:**      [./SPI_Slave_Interface/sim/*/coverage_report.txt](./SPI_Slave_Interface/sim/)
- **Do Files:**             [./SPI_Slave_Interface/sim/*/testbench_module_name.do](./SPI_Slave_Interface/sim/)
- **Lint Report:**          [./SPI_Slave_Interface/lint/*/lint.rpt](./SPI_Slave_Interface/lint/)
- **Constraints Files:**    [./SPI_Slave_Interface/viva/*.xdc](./SPI_Slave_Interface/viva/)

## DSP48A1

**Description:** The DSP48A1 project focuses on the design and implementation of the DSP48A1 block, an essential component in digital signal processing systems. This project includes the design files, test benches, and simulation results.

**Status:** In Progress

### Design Files
- **DSP48A1.v:** Verilog file containing the design of the DSP48A1 block.
- **DFF.v:** Verilog file containing the design of the D flip-flop used in the DSP48A1 block.

### Test Benches
- **main.cpp:** C++ file used to generate test vectors and simulate the DSP48A1 block.
- **module.c:** C file containing the simulation model of the DSP48A1 block.
- **DSP48A1_tb.v:** Verilog test bench for the DSP48A1 block.

### Simulation Results
- **simulation.vcd:** VCD file containing the simulation results of the DSP48A1 block.

### Lint Report
- **lint.rpt:** Report generated by the lint tool, detailing any issues found in the design files.

### Do Files
- **DSP48A1_tb.do:** Script file used to automate the simulation process for the test benches.

### Vivado Project Files
- **DSP48A1.xpr:** Vivado project file for the DSP48A1 block.
### File Locations
- **Design Files:**         [./DSP48A1/](./DSP48A1/)
- **Test Bench Files:**     [./DSP48A1/](./DSP48A1/)
- **Simulation Results:**   [./DSP48A1/sim/simulation.vcd](./DSP48A1/sim/simulation.vcd)
- **Lint Report:**          [./DSP48A1/lint/lint.rpt](./DSP48A1/lint/lint.rpt)
- **Do Files:**             [./DSP48A1/sim/DSP48A1_tb.do](./DSP48A1/sim/DSP48A1_tb.do)

### Contact

For any questions or feedback, please reach out via [GitHub issues](https://github.com/salah0eldin/).

---

Thank you for checking out the Digital Projects repository! Happy coding!

---
