Coverage Report by instance with details

=================================================================================
=== Instance: /SPI_Wrapper_tb/DUT/s1
=== Design Unit: work.slave
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        59        59         0   100.00%

================================Branch Details================================

Branch Coverage for instance /SPI_Wrapper_tb/DUT/s1

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File slave.v
------------------------------------IF Branch------------------------------------
    145                                   385264     Count coming in to IF
    145             1                       9469     		if(~rst_n)	begin
    148             1                     375795     		else	begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    154                                   835719     Count coming in to CASE
    155             1                     156070     			IDLE:
    162             1                      83622     			READ_DATA:
    169             1                      89877     			READ_ADD:
    176             1                     120542     			CHK_CMD:
    182             1                      49299     			WAIT_WR:
    185             1                      49384     			WAIT_RD:
    188             1                      44450     			WAIT_RD2:
    195             1                     242474     			WRITE:
    203             1                          1     			default: ns <= IDLE;
Branch totals: 9 hits of 9 branches = 100.00%

------------------------------------IF Branch------------------------------------
    156                                   156070     Count coming in to IF
    156             1                      59062     				if(SS_n)		begin
    159             1                      97008     				else	begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    163                                    83622     Count coming in to IF
    163             1                      11877     				if(SS_n) 	begin
    166             1                       7187     				else if( start_to_take )	begin
                                           64558     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    170                                    89877     Count coming in to IF
    170             1                      62321     				if(~SS_n && start_to_give)	begin
    173             1                      12406     				else if(SS_n)	begin
                                           15150     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    177                                   120542     Count coming in to IF
    177             1                        789     				if(SS_n) ns <= IDLE;
    178             1                     119753     				else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    179                                   119753     Count coming in to IF
    179             1                      59900     					if(MOSI) ns <= WAIT_RD;
    180             1                      59853     					else ns <= WAIT_WR;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    183                                    49299     Count coming in to IF
    183             1                       9802     				if(SS_n || MOSI) ns <= IDLE;
    184             1                      39497     				else ns <= WRITE;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    186                                    49384     Count coming in to IF
    186             1                       9879     				if(SS_n || ~MOSI) ns <= IDLE;
    187             1                      39505     				else ns <= WAIT_RD2;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    189                                    44450     Count coming in to IF
    189             1                        150     				if(SS_n) ns <= IDLE;
    190             1                      44300     				else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    191                                    44300     Count coming in to IF
    191             1                      14015     					if(rd_addr_received && MOSI) ns <= READ_DATA;
    192             1                      12726     					else if(~rd_addr_received && ~MOSI) ns <= READ_ADD;
    193             1                      17559     					else ns <= IDLE;
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    196                                   242474     Count coming in to IF
    196             1                     158967     				if(~SS_n && start_to_give)	begin
    199             1                      28783     				else if(SS_n)	begin
                                           54724     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    208                                   855723     Count coming in to IF
    208             1                      80998     		if(cs == IDLE) begin
                                          774725     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    219                                   346858     Count coming in to IF
    219             1                      25291     		if (cs == READ_ADD)
    221             1                      23903     		else if (cs == READ_DATA)
                                          297664     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    226                                   899078     Count coming in to IF
    226             1                      67268     		if(~rst_n || SS_n) begin
    231             1                     831810     		else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    232                                   831810     Count coming in to IF
    232             1                     487697     			if (start_to_give)	begin
    244             1                     344113     			else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    234                                   487697     Count coming in to IF
    234             1                      51872     				if (i==ADDR_SIZE) begin 					//param
    239             1                     435825     				else  begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    246                                   344113     Count coming in to IF
    246             1                      59192     				if( ((cs == WAIT_WR) && ~MOSI) || ((cs == WAIT_RD) && MOSI) ) begin
                                          284921     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    263                                    13933     Count coming in to IF
    263             1                       2195     		if(~rst_n) begin
    268             1                      11722     		else if(cs == READ_DATA) begin
    272             1                         16     		else start_to_take <= 0;
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    276                                   228737     Count coming in to IF
    276             1                      64516     		if(~rst_n || SS_n) begin
    281             1                     164221     		else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    282                                   164221     Count coming in to IF
    282             1                     104089     			if (tx_valid && start_to_take) begin
    293             1                      60132     			else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    285                                   104089     Count coming in to IF
    285             1                      11360     				if (j == ADDR_SIZE)	begin 				//param
    289             1                      92729     				else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    302                                   734996     Count coming in to IF
    302             1                     206550     	assign rx_data = ( (cs == READ_ADD) || (cs == READ_DATA) ) ? {1'b1, rx_temp} : {1'b0, rx_temp};
    302             2                     528446     	assign rx_data = ( (cs == READ_ADD) || (cs == READ_DATA) ) ? {1'b1, rx_temp} : {1'b0, rx_temp};
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      29        29         0   100.00%

================================Condition Details================================

Condition Coverage for instance /SPI_Wrapper_tb/DUT/s1 --

  File slave.v
----------------Focused Condition View-------------------
Line       170 Item    1  (~SS_n && start_to_give)
Condition totals: 2 of 2 input terms covered = 100.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
           SS_n         Y
  start_to_give         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  SS_n_0                start_to_give                 
  Row   2:          1  SS_n_1                -                             
  Row   3:          1  start_to_give_0       ~SS_n                         
  Row   4:          1  start_to_give_1       ~SS_n                         

----------------Focused Condition View-------------------
Line       183 Item    1  (SS_n || MOSI)
Condition totals: 2 of 2 input terms covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
        SS_n         Y
        MOSI         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  SS_n_0                ~MOSI                         
  Row   2:          1  SS_n_1                -                             
  Row   3:          1  MOSI_0                ~SS_n                         
  Row   4:          1  MOSI_1                ~SS_n                         

----------------Focused Condition View-------------------
Line       186 Item    1  (SS_n || ~MOSI)
Condition totals: 2 of 2 input terms covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
        SS_n         Y
        MOSI         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  SS_n_0                MOSI                          
  Row   2:          1  SS_n_1                -                             
  Row   3:          1  MOSI_0                ~SS_n                         
  Row   4:          1  MOSI_1                ~SS_n                         

----------------Focused Condition View-------------------
Line       191 Item    1  (rd_addr_received && MOSI)
Condition totals: 2 of 2 input terms covered = 100.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
  rd_addr_received         Y
              MOSI         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  rd_addr_received_0    -                             
  Row   2:          1  rd_addr_received_1    MOSI                          
  Row   3:          1  MOSI_0                rd_addr_received              
  Row   4:          1  MOSI_1                rd_addr_received              

----------------Focused Condition View-------------------
Line       192 Item    1  (rd_addr_received ~| MOSI)
Condition totals: 2 of 2 input terms covered = 100.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
  rd_addr_received         Y
              MOSI         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  rd_addr_received_0    ~MOSI                         
  Row   2:          1  rd_addr_received_1    ~MOSI                         
  Row   3:          1  MOSI_0                ~rd_addr_received             
  Row   4:          1  MOSI_1                ~rd_addr_received             

----------------Focused Condition View-------------------
Line       196 Item    1  (~SS_n && start_to_give)
Condition totals: 2 of 2 input terms covered = 100.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
           SS_n         Y
  start_to_give         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  SS_n_0                start_to_give                 
  Row   2:          1  SS_n_1                -                             
  Row   3:          1  start_to_give_0       ~SS_n                         
  Row   4:          1  start_to_give_1       ~SS_n                         

----------------Focused Condition View-------------------
Line       208 Item    1  (cs == 0)
Condition totals: 1 of 1 input term covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
   (cs == 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (cs == 0)_0           -                             
  Row   2:          1  (cs == 0)_1           -                             

----------------Focused Condition View-------------------
Line       219 Item    1  (cs == 2)
Condition totals: 1 of 1 input term covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
   (cs == 2)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (cs == 2)_0           -                             
  Row   2:          1  (cs == 2)_1           -                             

----------------Focused Condition View-------------------
Line       221 Item    1  (cs == 1)
Condition totals: 1 of 1 input term covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
   (cs == 1)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (cs == 1)_0           -                             
  Row   2:          1  (cs == 1)_1           -                             

----------------Focused Condition View-------------------
Line       226 Item    1  (~rst_n || SS_n)
Condition totals: 2 of 2 input terms covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
       rst_n         Y
        SS_n         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  rst_n_0               -                             
  Row   2:          1  rst_n_1               ~SS_n                         
  Row   3:          1  SS_n_0                rst_n                         
  Row   4:          1  SS_n_1                rst_n                         

----------------Focused Condition View-------------------
Line       234 Item    1  (i == 8)
Condition totals: 1 of 1 input term covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
    (i == 8)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (i == 8)_0            -                             
  Row   2:          1  (i == 8)_1            -                             

-----------Focused Condition View (Bimodal)--------------
Line       246 Item    1  (((cs == 5) && ~MOSI) || ((cs == 6) && MOSI))
Condition totals: 3 of 3 input terms covered = 100.00%

   Input Term   Covered  Reason for no coverage                  Hint
  -----------  --------  --------------------------------------  --------------
    (cs == 5)         Y
         MOSI         Y
    (cs == 6)         Y

    Rows:   Hits(->0)   Hits(->1)  FEC Target            Non-masking condition(s)                       

---------  ----------  ----------  --------------------  -------------------------                      
 Row   1:           1           0  (cs == 5)_0           ~((cs == 6) && MOSI)                           
 Row   2:           0           1  (cs == 5)_1           ~MOSI                                          
 Row   3:           1           1  MOSI_0                (cs == 5), (~((cs == 5) && ~MOSI) && (cs == 6))
 Row   4:           0           1  MOSI_1                (~((cs == 6) && MOSI) && (cs == 5)), (cs == 6) 
 Row   5:           1           0  (cs == 6)_0           ~((cs == 5) && ~MOSI)                          
 Row   6:           0           1  (cs == 6)_1           MOSI                                           

----------------Focused Condition View-------------------
Line       268 Item    1  (cs == 1)
Condition totals: 1 of 1 input term covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
   (cs == 1)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (cs == 1)_0           -                             
  Row   2:          1  (cs == 1)_1           -                             

----------------Focused Condition View-------------------
Line       276 Item    1  (~rst_n || SS_n)
Condition totals: 2 of 2 input terms covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
       rst_n         Y
        SS_n         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  rst_n_0               -                             
  Row   2:          1  rst_n_1               ~SS_n                         
  Row   3:          1  SS_n_0                rst_n                         
  Row   4:          1  SS_n_1                rst_n                         

----------------Focused Condition View-------------------
Line       282 Item    1  (tx_valid && start_to_take)
Condition totals: 2 of 2 input terms covered = 100.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
       tx_valid         Y
  start_to_take         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  tx_valid_0            -                             
  Row   2:          1  tx_valid_1            start_to_take                 
  Row   3:          1  start_to_take_0       tx_valid                      
  Row   4:          1  start_to_take_1       tx_valid                      

----------------Focused Condition View-------------------
Line       285 Item    1  (j == 8)
Condition totals: 1 of 1 input term covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
    (j == 8)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (j == 8)_0            -                             
  Row   2:          1  (j == 8)_1            -                             

----------------Focused Condition View-------------------
Line       302 Item    1  ((cs == 2) || (cs == 1))
Condition totals: 2 of 2 input terms covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
   (cs == 2)         Y
   (cs == 1)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (cs == 2)_0           ~(cs == 1)                    
  Row   2:          1  (cs == 2)_1           -                             
  Row   3:          1  (cs == 1)_0           ~(cs == 2)                    
  Row   4:          1  (cs == 1)_1           ~(cs == 2)                    


FSM Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    FSM States                       8         8         0   100.00%
    FSM Transitions                 14        14         0   100.00%

================================FSM Details================================

FSM Coverage for instance /SPI_Wrapper_tb/DUT/s1 --

FSM_ID: cs
    Current State Object : cs
    ----------------------
    State Value MapInfo :
    ---------------------
Line          State Name               Value
----          ----------               -----
 155                IDLE                   0
 176             CHK_CMD                   3
 162           READ_DATA                   1
 169            READ_ADD                   2
 182             WAIT_WR                   5
 185             WAIT_RD                   6
 195               WRITE                   4
 188            WAIT_RD2                   7
    Covered States :
    ----------------
                   State           Hit_count
                   -----           ---------
                    IDLE               88349          
                 CHK_CMD               80054          
               READ_DATA               23916          
                READ_ADD               25334          
                 WAIT_WR               39497          
                 WAIT_RD               39505          
                   WRITE               59042          
                WAIT_RD2               29567          
    Covered Transitions :
    ---------------------
Line            Trans_ID           Hit_count          Transition          
----            --------           ---------          ----------          
 160                   0               80054          IDLE -> CHK_CMD               
 180                   1               39497          CHK_CMD -> WAIT_WR            
 179                   2               39505          CHK_CMD -> WAIT_RD            
 177                   3                1052          CHK_CMD -> IDLE               
 164                   4               11968          READ_DATA -> IDLE             
 174                   5               12709          READ_ADD -> IDLE              
 184                   6               29625          WAIT_WR -> WRITE              
 183                   7                9872          WAIT_WR -> IDLE               
 187                   8               29567          WAIT_RD -> WAIT_RD2           
 186                   9                9938          WAIT_RD -> IDLE               
 200                  10               29625          WRITE -> IDLE                 
 193                  11                4890          WAIT_RD2 -> IDLE              
 192                  12               12709          WAIT_RD2 -> READ_ADD          
 191                  13               11968          WAIT_RD2 -> READ_DATA          


    Summary                       Bins      Hits    Misses  Coverage
    -------                       ----      ----    ------  --------
        FSM States                   8         8         0   100.00%
        FSM Transitions             14        14         0   100.00%
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      69        69         0   100.00%

================================Statement Details================================

Statement Coverage for instance /SPI_Wrapper_tb/DUT/s1 --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File slave.v
    1                                                module slave(MOSI,SS_n,clk,rst_n,tx_valid,tx_data,rx_data,rx_valid,MISO);
    2                                                
    3                                                	//Parameterized Design -> data width is a function of ADDR_SIZE
    4                                                	parameter ADDR_SIZE = 8;
    5                                                
    6                                                	input MOSI,SS_n,clk,rst_n,tx_valid;
    7                                                	input [ADDR_SIZE-1:0] tx_data;			//param
    8                                                	output [ADDR_SIZE+1:0] rx_data;		//param
    9                                                	output reg rx_valid;
    10                                               	output reg MISO;
    11                                               
    12                                               	parameter IDLE = 3'b000;
    13                                               	parameter READ_DATA = 3'b001;
    14                                               	parameter READ_ADD = 3'b010;
    15                                               	parameter CHK_CMD = 3'b011;
    16                                               	parameter WRITE = 3'b100;
    17                                               	parameter WAIT_WR = 3'b101;
    18                                               	parameter WAIT_RD = 3'b110;
    19                                               	parameter WAIT_RD2 = 3'b111;
    20                                               	reg [2:0] cs,ns;
    21                                               	reg start_to_give,start_to_take;
    22                                               	reg [ADDR_SIZE-1:0] temp;				//param
    23                                               	reg rd_addr_received;
    24              1                          1     	reg [3:0] i = 0 ;
    25              1                          1     	reg [3:0] j = 0;
    26                                               	//reg [4:0] k = 0;
    27                                               
    28                                               	reg [ADDR_SIZE:0] rx_temp;
    29                                               
    30                                               
    31                                               /////////////////////////////////Original Code//////////////////////////////////////
    32                                               /*
    33                                               
    34                                               	always@(posedge clk or negedge rst_n)	begin
    35                                               		if(~rst_n)	begin
    36                                               			cs <= IDLE ;
    37                                               		end
    38                                               		else	begin
    39                                               			cs <= ns ;
    40                                               		end
    41                                               	end
    42                                               	//Next state logic
    43                                               	always@(cs,SS_n,MOSI)	begin
    44                                               		case(cs)
    45                                               			IDLE:
    46                                               				if(SS_n)		begin
    47                                               					ns <= IDLE ;
    48                                               				end
    49                                               				else	begin
    50                                               					ns <= CHK_CMD ;
    51                                               				end
    52                                               			READ_DATA:
    53                                               				if(~SS_n &&( start_to_take || start_to_give ))	begin
    54                                               					ns <= READ_DATA ;
    55                                               				end
    56                                               				else	begin
    57                                               					ns <= IDLE ;
    58                                               				end
    59                                               			READ_ADD:
    60                                               				if(~SS_n && start_to_give)	begin
    61                                               					ns <= READ_ADD ;
    62                                               				end
    63                                               				else	begin
    64                                               					ns <= IDLE ;
    65                                               				end
    66                                               			CHK_CMD:
    67                                               				if( (~SS_n) && (MOSI == 1) && rd_addr_received )	begin
    68                                               					ns <= READ_DATA ;
    69                                               				end
    70                                               				else if( (~SS_n) && (MOSI == 1) )	begin
    71                                               					ns <= READ_ADD ;
    72                                               				end
    73                                               				else if ( (~SS_n) && (MOSI == 0) )	begin
    74                                               					ns <= WRITE ;
    75                                               				end
    76                                               				else if (SS_n)	begin
    77                                               					ns <= IDLE ;
    78                                               				end
    79                                               			WRITE:
    80                                               				if(~SS_n && start_to_give)	begin
    81                                               					ns <= WRITE ;
    82                                               				end
    83                                               				else	begin
    84                                               					ns <= IDLE ;
    85                                               				end
    86                                               
    87                                               			default: ns <= IDLE;
    88                                               		endcase
    89                                               	end
    90                                               
    91                                               	always @(posedge clk) begin
    92                                               		if (cs == READ_ADD)
    93                                               			rd_addr_received=1;
    94                                               		else if (cs == READ_DATA)
    95                                               			rd_addr_received=0;
    96                                               	end
    97                                               
    98                                               	always@(posedge clk)	begin
    99                                               		if (start_to_give ==1 && ~SS_n)	begin
    100                                              			rx_data <= {rx_data[ADDR_SIZE:0],MOSI};		//param
    101                                              			if (i==ADDR_SIZE+1) begin 					//param
    102                                              				i<=0;
    103                                              				rx_valid =1;
    104                                              				start_to_give <= 0;
    105                                              			end
    106                                              			else  begin
    107                                              				i <= i + 1 ;
    108                                              				rx_valid <= 0;
    109                                              			end
    110                                              		end
    111                                              		else begin
    112                                              			rx_valid <=0;
    113                                              			if((cs == CHK_CMD) && (SS_n == 0))	
    114                                              				start_to_give <= 1;
    115                                              		end
    116                                              	end
    117                                              
    118                                              	
    119                                              
    120                                              	always@ (posedge tx_valid)begin
    121                                              		start_to_take <=1;
    122                                              		temp <= tx_data;
    123                                              	end
    124                                              
    125                                              	always@(start_to_take,posedge clk)	begin
    126                                              		if (start_to_take==1 && ~SS_n) begin
    127                                              			MISO <= temp[0];
    128                                              			temp <= {1'b0,temp[ADDR_SIZE-1:1]};			//param
    129                                              			if (j == ADDR_SIZE-1)	begin 				//param
    130                                              				start_to_take <= 0 ;
    131                                              				j <= 0;
    132                                              			end
    133                                              			else begin
    134                                              			j <= j + 1 ;
    135                                              			end
    136                                              		end
    137                                              	end
    138                                              */
    139                                              ////////////////////////////////////////////////////////////////////////////////////
    140                                              
    141                                              
    142                                              /////////////////////////////////Edited Code////////////////////////////////////////
    143                                              
    144             1                     385264     	always@(posedge clk or negedge rst_n)	begin
    145                                              		if(~rst_n)	begin
    146             1                       9469     			cs <= IDLE ;
    147                                              		end
    148                                              		else	begin
    149             1                     375795     			cs <= ns ;
    150                                              		end
    151                                              	end
    152                                              	//Next state logic
    153             1                     835719     	always@(cs,SS_n,MOSI)	begin
    154                                              		case(cs)
    155                                              			IDLE:
    156                                              				if(SS_n)		begin
    157             1                      59062     					ns <= IDLE ;
    158                                              				end
    159                                              				else	begin
    160             1                      97008     					ns <= CHK_CMD ;
    161                                              				end
    162                                              			READ_DATA:
    163                                              				if(SS_n) 	begin
    164             1                      11877     					ns <= IDLE;
    165                                              				end
    166                                              				else if( start_to_take )	begin
    167             1                       7187     					ns <= READ_DATA ;
    168                                              				end
    169                                              			READ_ADD:
    170                                              				if(~SS_n && start_to_give)	begin
    171             1                      62321     					ns <= READ_ADD ;
    172                                              				end
    173                                              				else if(SS_n)	begin
    174             1                      12406     					ns <= IDLE ;
    175                                              				end
    176                                              			CHK_CMD:
    177             1                        789     				if(SS_n) ns <= IDLE;
    178                                              				else begin
    179             1                      59900     					if(MOSI) ns <= WAIT_RD;
    180             1                      59853     					else ns <= WAIT_WR;
    181                                              				end
    182                                              			WAIT_WR:
    183             1                       9802     				if(SS_n || MOSI) ns <= IDLE;
    184             1                      39497     				else ns <= WRITE;
    185                                              			WAIT_RD:
    186             1                       9879     				if(SS_n || ~MOSI) ns <= IDLE;
    187             1                      39505     				else ns <= WAIT_RD2;
    188                                              			WAIT_RD2:
    189             1                        150     				if(SS_n) ns <= IDLE;
    190                                              				else begin
    191             1                      14015     					if(rd_addr_received && MOSI) ns <= READ_DATA;
    192             1                      12726     					else if(~rd_addr_received && ~MOSI) ns <= READ_ADD;
    193             1                      17559     					else ns <= IDLE;
    194                                              				end
    195                                              			WRITE:
    196                                              				if(~SS_n && start_to_give)	begin
    197             1                     158967     					ns <= WRITE ;
    198                                              				end
    199                                              				else if(SS_n)	begin
    200             1                      28783     					ns <= IDLE ;
    201                                              				end
    202                                              
    203             1                          1     			default: ns <= IDLE;
    204                                              		endcase
    205                                              	end
    206                                              
    207             1                     855723     	always @(posedge clk or negedge rst_n) begin
    208                                              		if(cs == IDLE) begin
    209             1                      80998     			rx_temp <= 0;
    210             1                      80998     			rx_valid <= 0;
    211             1                      80998     			MISO <= 0;
    212             1                      80998     			start_to_give <= 0;
    213             1                      80998     			start_to_take <= 0;
    214             1                      80998     			temp <= 0;
    215                                              		end
    216                                              	end
    217                                              
    218             1                     346858     	always @(posedge clk) begin
    219                                              		if (cs == READ_ADD)
    220             1                      25291     			rd_addr_received=1;
    221                                              		else if (cs == READ_DATA)
    222             1                      23903     			rd_addr_received=0;
    223                                              	end
    224                                              
    225             1                     899078     	always@(posedge clk or negedge rst_n) begin
    226                                              		if(~rst_n || SS_n) begin
    227             1                      67268     			rx_temp <= 0;
    228             1                      67268     			rx_valid <= 0;
    229             1                      67268     			i <= 0;
    230                                              		end
    231                                              		else begin
    232                                              			if (start_to_give)	begin
    233             1                     487697     				rx_temp <= {rx_temp[ADDR_SIZE-1:0],MOSI};	//param
    234                                              				if (i==ADDR_SIZE) begin 					//param
    235             1                      51872     					i<=0;
    236             1                      51872     					start_to_give <= 0;
    237             1                      51872     					rx_valid <= 1;
    238                                              				end
    239                                              				else  begin
    240             1                     435825     					i <= i + 1 ;
    241             1                     435825     					rx_valid <= 0;
    242                                              				end
    243                                              			end
    244                                              			else begin
    245             1                     344113     				rx_valid <= 0;
    246                                              				if( ((cs == WAIT_WR) && ~MOSI) || ((cs == WAIT_RD) && MOSI) ) begin
    247             1                      59192     					start_to_give <= 1;
    248             1                      59192     					i <= 0;
    249                                              				end
    250                                              			end
    251                                              		end
    252                                              	end
    253                                              /*
    254                                              	always @(posedge clk or negedge rst_n) begin
    255                                              		if(~rst_n || SS_n) k <= 0;
    256                                              		else begin
    257                                              			if(cs == READ_DATA) k <= k + 1;
    258                                              			else k <= 0;
    259                                              		end
    260                                              	end
    261                                              */
    262             1                      13933     	always@ (posedge tx_valid or negedge rst_n)begin
    263                                              		if(~rst_n) begin
    264             1                       2195     			temp <= 0;
    265             1                       2195     			start_to_take <=0;
    266             1                       2195     			rd_addr_received <= 0;
    267                                              		end
    268                                              		else if(cs == READ_DATA) begin
    269             1                      11722     			start_to_take <=1;
    270             1                      11722     			temp <= tx_data;
    271                                              		end
    272             1                         16     		else start_to_take <= 0;
    273                                              	end
    274                                              
    275             1                     228737     	always@(posedge clk or negedge rst_n)	begin
    276                                              		if(~rst_n || SS_n) begin
    277             1                      64516     			MISO <= 0;
    278             1                      64516     			start_to_take <= 0;
    279             1                      64516     			j <= 0;
    280                                              		end
    281                                              		else begin
    282                                              			if (tx_valid && start_to_take) begin
    283             1                     104089     				MISO <= temp[ADDR_SIZE-1];
    284             1                     104089     				temp <= {temp[ADDR_SIZE-2:0], 1'b0};	//param
    285                                              				if (j == ADDR_SIZE)	begin 				//param
    286             1                      11360     					start_to_take <= 0 ;
    287             1                      11360     					j <= 0;
    288                                              				end
    289                                              				else begin
    290             1                      92729     					j <= j + 1 ;
    291                                              				end
    292                                              			end
    293                                              			else begin
    294             1                      60132     				MISO <= 0;
    295             1                      60132     				start_to_take <= 0;
    296             1                      60132     				j <= 0;
    297                                              			end
    298                                              		end
    299                                              	end
    300                                              
    301                                              
    302             1                     734997     	assign rx_data = ( (cs == READ_ADD) || (cs == READ_DATA) ) ? {1'b1, rx_temp} : {1'b0, rx_temp};

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        118       118         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /SPI_Wrapper_tb/DUT/s1 --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                              MISO           1           1                              100.00 
                                              MOSI           1           1                              100.00 
                                              SS_n           1           1                              100.00 
                                               clk           1           1                              100.00 
                                           cs[2-0]           1           1                              100.00 
                                            i[3-0]           1           1                              100.00 
                                            j[3-0]           1           1                              100.00 
                                           ns[2-0]           1           1                              100.00 
                                  rd_addr_received           1           1                              100.00 
                                             rst_n           1           1                              100.00 
                                      rx_data[0-9]           1           1                              100.00 
                                      rx_temp[8-0]           1           1                              100.00 
                                          rx_valid           1           1                              100.00 
                                     start_to_give           1           1                              100.00 
                                     start_to_take           1           1                              100.00 
                                         temp[7-0]           1           1                              100.00 
                                      tx_data[0-7]           1           1                              100.00 
                                          tx_valid           1           1                              100.00 

Total Node Count     =         59 
Toggled Node Count   =         59 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (118 of 118 bins)

=================================================================================
=== Instance: /SPI_Wrapper_tb/DUT/r1
=== Design Unit: work.ram
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         7         7         0   100.00%

================================Branch Details================================

Branch Coverage for instance /SPI_Wrapper_tb/DUT/r1

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ram.sv
------------------------------------IF Branch------------------------------------
    57                                    526761     Count coming in to IF
    57              1                       4390     		if(~rst_n) begin
    63              1                      51817     		else if(rx_valid) begin
                                          470554     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    64                                     51817     Count coming in to CASE
    65              1                      13982     				2'b00: begin
    69              1                      13932     				2'b01: begin
    73              1                      12157     				2'b10: begin
    77              1                      11746     				default: begin
Branch totals: 4 hits of 4 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      13        13         0   100.00%

================================Statement Details================================

Statement Coverage for instance /SPI_Wrapper_tb/DUT/r1 --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ram.sv
    1                                                module ram (din,clk,rst_n,rx_valid,dout,tx_valid);
    2                                                	parameter MEM_DEPTH = 256;
    3                                                	parameter ADDR_SIZE = 8;
    4                                                
    5                                                	input [9:0] din;
    6                                                	input clk, rst_n , rx_valid;
    7                                                	output reg [7:0] dout;
    8                                                	output reg tx_valid;
    9                                                
    10                                               
    11                                               	//Internal Signals are to be passed to Assertions -> Whitebox Verification
    12                                               	logic [ADDR_SIZE-1:0] write_addr, read_addr;
    13                                               	logic [ADDR_SIZE-1:0] mem [MEM_DEPTH-1:0];
    14                                               
    15                                               
    16                                               
    17                                               /////////////////////////////////Original Code//////////////////////////////////
    18                                               
    19                                               /*	
    20                                               	integer i=0;
    21                                               	always @(posedge clk,negedge rst_n) begin
    22                                               		if(~rst_n) begin
    23                                               			for (i=0; i < MEM_DEPTH; i=i+1) begin 		//memory values should not equal zero following each reset, only Module outputs (and wr/rd addresses).
    24                                               				mem[i] = 0;
    25                                               			end
    26                                               		end
    27                                               		else if(rx_valid) begin 						//rx_valid should only affect din-related operations (00, 01, 10)
    28                                               			case (din[9:8])
    29                                               				2'b00: begin
    30                                               					write_addr <= din[7:0];
    31                                               					tx_valid <=0;
    32                                               				end
    33                                               				2'b01: begin
    34                                               					mem [write_addr] <= din[7:0];
    35                                               					tx_valid <=0;
    36                                               				end	
    37                                               				2'b10: begin
    38                                               					read_addr <= din[7:0];
    39                                               					tx_valid <=0;
    40                                               				end
    41                                               				2'b11: begin							//For Code Coverage = 100% -> This branch is moved to default
    42                                               					dout <= mem[read_addr];
    43                                               					tx_valid <=1;
    44                                               				end
    45                                               			endcase
    46                                               		end
    47                                               		else 
    48                                               			tx_valid =0;
    49                                               	end
    50                                               */
    51                                               	
    52                                               
    53                                               
    54                                               /////////////////////////////////Edited Code//////////////////////////////////
    55                                               
    56              1                     526761     	always @(posedge clk,negedge rst_n) begin
    57                                               		if(~rst_n) begin
    58              1                       4390     			dout <= 0;
    59              1                       4390     			tx_valid <= 0;
    60              1                       4390     			write_addr <= 0;
    61              1                       4390     			read_addr <= 0;
    62                                               		end
    63                                               		else if(rx_valid) begin
    64                                               			case (din[ADDR_SIZE+1:ADDR_SIZE])
    65                                               				2'b00: begin
    66              1                      13982     					write_addr <= din[ADDR_SIZE-1:0];
    67              1                      13982     					tx_valid <=0;
    68                                               				end
    69                                               				2'b01: begin
    70              1                      13932     					mem [write_addr] <= din[ADDR_SIZE-1:0];
    71              1                      13932     					tx_valid <=0;
    72                                               				end	
    73                                               				2'b10: begin
    74              1                      12157     					read_addr <= din[ADDR_SIZE-1:0];
    75              1                      12157     					tx_valid <=0;
    76                                               				end
    77                                               				default: begin
    78              1                      11746     					dout <= mem[read_addr];
    79              1                      11746     					tx_valid <=1;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         76        76         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /SPI_Wrapper_tb/DUT/r1 --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                               clk           1           1                              100.00 
                                          din[0-9]           1           1                              100.00 
                                         dout[7-0]           1           1                              100.00 
                                    read_addr[7-0]           1           1                              100.00 
                                             rst_n           1           1                              100.00 
                                          rx_valid           1           1                              100.00 
                                          tx_valid           1           1                              100.00 
                                   write_addr[7-0]           1           1                              100.00 

Total Node Count     =         38 
Toggled Node Count   =         38 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (76 of 76 bins)

=================================================================================
=== Instance: /SPI_Wrapper_tb/DUT/wrap_sva_inst
=== Design Unit: work.wrapper_sva
=================================================================================

Assertion Coverage:
    Assertions                       5         5         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/SPI_Wrapper_tb/DUT/wrap_sva_inst/assertion_reset_asserted
                     wrapper_sva.sv(88)                 0          1
/SPI_Wrapper_tb/DUT/wrap_sva_inst/assertion_no_wr_op
                     wrapper_sva.sv(91)                 0          1
/SPI_Wrapper_tb/DUT/wrap_sva_inst/assertion_SS_inactive
                     wrapper_sva.sv(94)                 0          1
/SPI_Wrapper_tb/DUT/wrap_sva_inst/assertion_MISO_no_rd
                     wrapper_sva.sv(97)                 0          1
/SPI_Wrapper_tb/DUT/wrap_sva_inst/assertion_MISO_tx_inactive
                     wrapper_sva.sv(100)                0          1

Directive Coverage:
    Directives                       5         5         0   100.00%

DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
/SPI_Wrapper_tb/DUT/wrap_sva_inst/cover_reset_asserted 
                                         wrapper_sva Verilog  SVA  wrapper_sva.sv(89)
                                                                              12229 Covered   
/SPI_Wrapper_tb/DUT/wrap_sva_inst/cover_no_wr_op 
                                         wrapper_sva Verilog  SVA  wrapper_sva.sv(92)
                                                                              499210 Covered   
/SPI_Wrapper_tb/DUT/wrap_sva_inst/cover_SS_inactive 
                                         wrapper_sva Verilog  SVA  wrapper_sva.sv(95)
                                                                              55109 Covered   
/SPI_Wrapper_tb/DUT/wrap_sva_inst/cover_SS_MISO_no_rd 
                                         wrapper_sva Verilog  SVA  wrapper_sva.sv(98)
                                                                              804334 Covered   
/SPI_Wrapper_tb/DUT/wrap_sva_inst/cover_MISO_tx_inactive 
                                         wrapper_sva Verilog  SVA  wrapper_sva.sv(101)
                                                                              749894 Covered   
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

================================Statement Details================================

Statement Coverage for instance /SPI_Wrapper_tb/DUT/wrap_sva_inst --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File wrapper_sva.sv
    1                                                module wrapper_sva(MOSI,MISO,SS_n,clk,rst_n,mem,cs,tx_valid,tx_data,rx_valid,rx_data);
    2                                                
    3                                                	//User-defined data_types and Parameters 
    4                                                	typedef enum logic [2:0] {IDLE, READ_DATA, READ_ADD, CHK_CMD, WRITE, WAIT_WR, WAIT_RD, WAIT_RD2} state_e;
    5                                                	parameter ADDR_SIZE = 8;
    6                                                	parameter MEM_DEPTH = 256;
    7                                                
    8                                                	//I/O Ports of DUT
    9                                                	input clk, rst_n, SS_n, MOSI, MISO;
    10                                               
    11                                               	//Internal Signals of DUT
    12                                               	input [ADDR_SIZE-1:0] mem [MEM_DEPTH-1:0];
    13                                               	input [ADDR_SIZE+1:0] rx_data;
    14                                               	input [ADDR_SIZE-1:0] tx_data;
    15                                               	input rx_valid, tx_valid;
    16                                               	input [2:0] cs;
    17                                               
    18                                               	//For Visual Clarity
    19                                               	state_e cs_sva;
    20              1                     322981     	assign cs_sva = state_e'(cs);

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         64        64         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /SPI_Wrapper_tb/DUT/wrap_sva_inst --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                              MISO           1           1                              100.00 
                                              MOSI           1           1                              100.00 
                                              SS_n           1           1                              100.00 
                                               clk           1           1                              100.00 
                                           cs[0-2]           1           1                              100.00 
                                            cs_sva               ENUM type       Value       Count 
                                                                      IDLE           4      100.00 
                                                                 READ_DATA           1      100.00 
                                                                  READ_ADD           1      100.00 
                                                                   CHK_CMD           4      100.00 
                                                                     WRITE           2      100.00 
                                                                   WAIT_WR           2      100.00 
                                                                   WAIT_RD           2      100.00 
                                                                  WAIT_RD2           2      100.00 
                                             rst_n           1           1                              100.00 
                                      rx_data[0-9]           1           1                              100.00 
                                          rx_valid           1           1                              100.00 
                                      tx_data[0-7]           1           1                              100.00 
                                          tx_valid           1           1                              100.00 

Total Node Count     =         36 
Toggled Node Count   =         36 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (64 of 64 bins)

=================================================================================
=== Instance: /SPI_Wrapper_tb/DUT
=== Design Unit: work.SPI_Wrapper
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         50        50         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /SPI_Wrapper_tb/DUT --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                              MISO           1           1                              100.00 
                                              MOSI           1           1                              100.00 
                                              SS_n           1           1                              100.00 
                                               clk           1           1                              100.00 
                                             rst_n           1           1                              100.00 
                                     rx_data1[0-9]           1           1                              100.00 
                                         rx_valid1           1           1                              100.00 
                                     tx_data1[0-7]           1           1                              100.00 
                                         tx_valid1           1           1                              100.00 

Total Node Count     =         25 
Toggled Node Count   =         25 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (50 of 50 bins)

=================================================================================
=== Instance: /SPI_Wrapper_tb/GM/RAM1
=== Design Unit: work.RAM_gm
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         7         7         0   100.00%

================================Branch Details================================

Branch Coverage for instance /SPI_Wrapper_tb/GM/RAM1

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File RAM_gm.v
------------------------------------IF Branch------------------------------------
    20                                    632259     Count coming in to IF
    20              1                       4390     		if(~rst_n) begin
    26              1                      51809     		else if(rx_valid) begin
                                          576060     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    27                                     51809     Count coming in to CASE
    28              1                      13982     				2'b00: begin
    32              1                      13932     				2'b01: begin
    36              1                      12157     				2'b10: begin
    40              1                      11738     				default: begin
Branch totals: 4 hits of 4 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      13        13         0   100.00%

================================Statement Details================================

Statement Coverage for instance /SPI_Wrapper_tb/GM/RAM1 --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File RAM_gm.v
    1                                                module RAM_gm (clk, rst_n, din, rx_valid, dout, tx_valid);
    2                                                	parameter MEM_DEPTH = 256;
    3                                                	parameter ADDR_SIZE = 8;
    4                                                
    5                                                	input [9:0] din;
    6                                                	input clk, rst_n , rx_valid;
    7                                                	output reg [7:0] dout;
    8                                                	output reg tx_valid;
    9                                                
    10                                               	reg [ADDR_SIZE-1:0] wr_addr, rd_addr;
    11                                               	reg [ADDR_SIZE-1:0] mem [MEM_DEPTH-1:0];
    12                                               
    13                                               	wire [1:0] signal;
    14                                               	wire [ADDR_SIZE-1:0] data;
    15                                               
    16                                               	assign signal = din[ADDR_SIZE+1:ADDR_SIZE];
    17                                                   assign data = din[ADDR_SIZE-1:0];
    18                                               
    19              1                     632259     	always @(posedge clk or negedge rst_n) begin
    20                                               		if(~rst_n) begin
    21              1                       4390     			dout <= 0;
    22              1                       4390     			tx_valid <= 0;
    23              1                       4390     			wr_addr <= 0;
    24              1                       4390     			rd_addr <= 0;
    25                                               		end
    26                                               		else if(rx_valid) begin
    27                                               			case (signal)
    28                                               				2'b00: begin
    29              1                      13982     					wr_addr <= data;
    30              1                      13982     					tx_valid <=0;
    31                                               				end
    32                                               				2'b01: begin
    33              1                      13932     					mem [wr_addr] <= data;
    34              1                      13932     					tx_valid <=0;
    35                                               				end	
    36                                               				2'b10: begin
    37              1                      12157     					rd_addr <= data;
    38              1                      12157     					tx_valid <=0;
    39                                               				end
    40                                               				default: begin
    41              1                      11738     					dout <= mem[rd_addr];
    42              1                      11738     					tx_valid <=1;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         96        96         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /SPI_Wrapper_tb/GM/RAM1 --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                               clk           1           1                              100.00 
                                         data[0-7]           1           1                              100.00 
                                          din[0-9]           1           1                              100.00 
                                         dout[7-0]           1           1                              100.00 
                                      rd_addr[7-0]           1           1                              100.00 
                                             rst_n           1           1                              100.00 
                                          rx_valid           1           1                              100.00 
                                       signal[0-1]           1           1                              100.00 
                                          tx_valid           1           1                              100.00 
                                      wr_addr[7-0]           1           1                              100.00 

Total Node Count     =         48 
Toggled Node Count   =         48 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (96 of 96 bins)

=================================================================================
=== Instance: /SPI_Wrapper_tb/GM/SPI1
=== Design Unit: work.SPI_SLAVE_gm
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        71        71         0   100.00%

================================Branch Details================================

Branch Coverage for instance /SPI_Wrapper_tb/GM/SPI1

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_SLAVE_gm.v
------------------------------------IF Branch------------------------------------
    33                                    385264     Count coming in to IF
    33              1                       9469     		if(~rst_n) cs <= IDLE;
    34              1                     375795     		else cs <= ns;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    39                                    835795     Count coming in to CASE
    40              1                     156146     		IDLE: ns = (SS_n) ? IDLE : CHK_CMD;
    41              1                     120542     		CHK_CMD: begin
    48              1                      49299     		WAIT_WR: ns = (SS_n) ? IDLE : (MOSI) ? IDLE : WRITE;
    49              1                      49384     		WAIT_RD: begin
    56              1                      44450     		WAIT_RD2: begin
    64              1                     242474     		WRITE: ns = (SS_n) ? IDLE : WRITE;
    65              1                      89877     		READ_ADD: ns = (SS_n) ? IDLE : READ_ADD;
    66              1                      83622     		READ_DATA: ns = (SS_n) ? IDLE : READ_DATA;
    67              1                          1     		default: ns = IDLE;
Branch totals: 9 hits of 9 branches = 100.00%

------------------------------------IF Branch------------------------------------
    40                                    156146     Count coming in to IF
    40              2                      59064     		IDLE: ns = (SS_n) ? IDLE : CHK_CMD;
    40              3                      97082     		IDLE: ns = (SS_n) ? IDLE : CHK_CMD;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    42                                    120542     Count coming in to IF
    42              1                        789     			if(SS_n) ns = IDLE;
    43              1                     119753     			else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    44                                    119753     Count coming in to IF
    44              1                      59900     				if(MOSI) ns = WAIT_RD;
    45              1                      59853     				else ns = WAIT_WR;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    48                                     49299     Count coming in to IF
    48              2                        337     		WAIT_WR: ns = (SS_n) ? IDLE : (MOSI) ? IDLE : WRITE;
    48              3                      48962     		WAIT_WR: ns = (SS_n) ? IDLE : (MOSI) ? IDLE : WRITE;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    48                                     48962     Count coming in to IF
    48              4                       9465     		WAIT_WR: ns = (SS_n) ? IDLE : (MOSI) ? IDLE : WRITE;
    48              5                      39497     		WAIT_WR: ns = (SS_n) ? IDLE : (MOSI) ? IDLE : WRITE;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    50                                     49384     Count coming in to IF
    50              1                        323     			if(SS_n) ns = IDLE;
    51              1                      49061     			else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    52                                     49061     Count coming in to IF
    52              1                       9556     				if(~MOSI) ns = IDLE;
    53              1                      39505     				else ns = WAIT_RD2;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    57                                     44450     Count coming in to IF
    57              1                        150     			if(SS_n) ns = IDLE;
    58              1                      44300     			else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    59                                     44300     Count coming in to IF
    59              1                      14015     				if(MOSI && data_addr) ns = READ_DATA;
    60              1                      12726     				else if(~MOSI && ~data_addr) ns = READ_ADD;
    61              1                      17559     				else ns = IDLE;
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    64                                    242474     Count coming in to IF
    64              2                      28783     		WRITE: ns = (SS_n) ? IDLE : WRITE;
    64              3                     213691     		WRITE: ns = (SS_n) ? IDLE : WRITE;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    65                                     89877     Count coming in to IF
    65              2                      12406     		READ_ADD: ns = (SS_n) ? IDLE : READ_ADD;
    65              3                      77471     		READ_ADD: ns = (SS_n) ? IDLE : READ_ADD;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    66                                     83622     Count coming in to IF
    66              2                      11877     		READ_DATA: ns = (SS_n) ? IDLE : READ_DATA;
    66              3                      71745     		READ_DATA: ns = (SS_n) ? IDLE : READ_DATA;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    73                                   1046539     Count coming in to IF
    73              1                      11951     		if(~rst_n) begin
    85              1                    1034588     		else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    86                                   1034588     Count coming in to CASE
    87              1                      80813     			IDLE: begin
    98              1                     395986     			WRITE: begin
    108             1                     141592     			READ_ADD: begin
    119             1                     228170     			READ_DATA: begin
    149             1                     188027     			default: begin
Branch totals: 5 hits of 5 branches = 100.00%

------------------------------------IF Branch------------------------------------
    101                                   395986     Count coming in to IF
    101             1                      28078     				if(f_wr && (bit_cntr_wr == (ADDR_SIZE))) begin //next bit_cntr=10, rx_data is ready
    106             1                     367908     				else rx_valid <= 0; //rx_data is not ready yet
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    111                                   141592     Count coming in to IF
    111             1                      12213     				if(f_rd && (bit_cntr_wr == (ADDR_SIZE-1))) begin //next bit_cntr=10, rx_data is ready
    116             1                     129379     				else rx_valid <= 0; //rx_data is not ready yet
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    117                                   141592     Count coming in to IF
    117             1                      12392     				if(SS_n) data_addr <= 1; //SS_n high -> end of state -> READ_DATA next
                                          129200     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    120                                   228170     Count coming in to IF
    120             1                      94987     				if(f_rd && (bit_cntr_wr < ADDR_SIZE)) begin //bit_cntr<10, rx_data (dummy) is being transferred
    129             1                     133183     				else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    122                                    94987     Count coming in to IF
    122             1                      11775     					if(bit_cntr_wr == (ADDR_SIZE-1)) begin //next bit_cntr=10, rx_data is ready
                                           83212     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    123                                    11775     Count coming in to IF
    123             1                          9     						if(tx_valid) rx_valid <= 0;
    124             1                      11766     						else rx_valid <= 1;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    132                                   133183     Count coming in to IF
    132             1                     104432     					if(f_tx && f_rd_d && tx_valid) begin
    142             1                      28751     					else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    134                                   104432     Count coming in to IF
    134             1                      11528     						if(bit_cntr_rd == (ADDR_SIZE-2)) bit_cntr_rd <= 0; //bit_cntr_rd range=0:7
                                           92904     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    135                                   104432     Count coming in to IF
    135             1                      11449     						if(bit_cntr_rd > (ADDR_SIZE-1)) begin //next bit_cntr=8, tx_data is ready
                                           92983     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    147                                   228170     Count coming in to IF
    147             1                      11876     				if(SS_n) data_addr <= 0; //SS_n high -> end of state -> READ_ADD next
                                          216294     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    160                                  1034588     Count coming in to IF
    160             1                      55314     			if(SS_n) begin
                                          979274     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    170                                   860616     Count coming in to IF
    170             1                      94989     	assign rx_data = (cs == READ_DATA) ? {2'b11, temp_rd} : (cs == READ_ADD) ? {2'b10, temp_rd} : {1'b0, temp_wr};
    170             2                     765627     	assign rx_data = (cs == READ_DATA) ? {2'b11, temp_rd} : (cs == READ_ADD) ? {2'b10, temp_rd} : {1'b0, temp_wr};
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    170                                   765627     Count coming in to IF
    170             3                     129335     	assign rx_data = (cs == READ_DATA) ? {2'b11, temp_rd} : (cs == READ_ADD) ? {2'b10, temp_rd} : {1'b0, temp_wr};
    170             4                     636292     	assign rx_data = (cs == READ_DATA) ? {2'b11, temp_rd} : (cs == READ_ADD) ? {2'b10, temp_rd} : {1'b0, temp_wr};
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    173                                    13933     Count coming in to IF
    173             1                       2211     		if(~rst_n || SS_n) f_tx <= 0;
    174             1                      11722     		else f_tx <= 1;
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      20        17         3    85.00%

================================Condition Details================================

Condition Coverage for instance /SPI_Wrapper_tb/GM/SPI1 --

  File SPI_SLAVE_gm.v
----------------Focused Condition View-------------------
Line       59 Item    1  (MOSI && data_addr)
Condition totals: 2 of 2 input terms covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
        MOSI         Y
   data_addr         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  MOSI_0                -                             
  Row   2:          1  MOSI_1                data_addr                     
  Row   3:          1  data_addr_0           MOSI                          
  Row   4:          1  data_addr_1           MOSI                          

----------------Focused Condition View-------------------
Line       60 Item    1  (MOSI ~| data_addr)
Condition totals: 2 of 2 input terms covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
        MOSI         Y
   data_addr         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  MOSI_0                ~data_addr                    
  Row   2:          1  MOSI_1                ~data_addr                    
  Row   3:          1  data_addr_0           ~MOSI                         
  Row   4:          1  data_addr_1           ~MOSI                         

----------------Focused Condition View-------------------
Line       101 Item    1  (f_wr && (bit_cntr_wr == 8))
Condition totals: 2 of 2 input terms covered = 100.00%

          Input Term   Covered  Reason for no coverage   Hint
         -----------  --------  -----------------------  --------------
                f_wr         Y
  (bit_cntr_wr == 8)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  f_wr_0                -                             
  Row   2:          1  f_wr_1                (bit_cntr_wr == 8)            
  Row   3:          1  (bit_cntr_wr == 8)_0  f_wr                          
  Row   4:          1  (bit_cntr_wr == 8)_1  f_wr                          

----------------Focused Condition View-------------------
Line       111 Item    1  (f_rd && (bit_cntr_wr == (8 - 1)))
Condition totals: 2 of 2 input terms covered = 100.00%

                Input Term   Covered  Reason for no coverage   Hint
               -----------  --------  -----------------------  --------------
                      f_rd         Y
  (bit_cntr_wr == (8 - 1))         Y

     Rows:       Hits  FEC Target                  Non-masking condition(s)      
 ---------  ---------  --------------------        -------------------------     
  Row   1:          1  f_rd_0                      -                             
  Row   2:          1  f_rd_1                      (bit_cntr_wr == (8 - 1))      
  Row   3:          1  (bit_cntr_wr == (8 - 1))_0  f_rd                          
  Row   4:          1  (bit_cntr_wr == (8 - 1))_1  f_rd                          

----------------Focused Condition View-------------------
Line       120 Item    1  (f_rd && (bit_cntr_wr < 8))
Condition totals: 1 of 2 input terms covered = 50.00%

         Input Term   Covered  Reason for no coverage   Hint
        -----------  --------  -----------------------  --------------
               f_rd         Y
  (bit_cntr_wr < 8)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  f_rd_0                -                             
  Row   2:          1  f_rd_1                (bit_cntr_wr < 8)             
  Row   3:    ***0***  (bit_cntr_wr < 8)_0   f_rd                          
  Row   4:          1  (bit_cntr_wr < 8)_1   f_rd                          

----------------Focused Condition View-------------------
Line       122 Item    1  (bit_cntr_wr == (8 - 1))
Condition totals: 1 of 1 input term covered = 100.00%

                Input Term   Covered  Reason for no coverage   Hint
               -----------  --------  -----------------------  --------------
  (bit_cntr_wr == (8 - 1))         Y

     Rows:       Hits  FEC Target                  Non-masking condition(s)      
 ---------  ---------  --------------------        -------------------------     
  Row   1:          1  (bit_cntr_wr == (8 - 1))_0  -                             
  Row   2:          1  (bit_cntr_wr == (8 - 1))_1  -                             

----------------Focused Condition View-------------------
Line       132 Item    1  ((f_tx && f_rd_d) && tx_valid)
Condition totals: 1 of 3 input terms covered = 33.33%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
        f_tx         Y
      f_rd_d         N  '_0' not hit             Hit '_0'
    tx_valid         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  f_tx_0                -                             
  Row   2:          1  f_tx_1                (tx_valid && f_rd_d)          
  Row   3:    ***0***  f_rd_d_0              f_tx                          
  Row   4:          1  f_rd_d_1              (tx_valid && f_tx)            
  Row   5:    ***0***  tx_valid_0            (f_tx && f_rd_d)              
  Row   6:          1  tx_valid_1            (f_tx && f_rd_d)              

----------------Focused Condition View-------------------
Line       134 Item    1  (bit_cntr_rd == (8 - 2))
Condition totals: 1 of 1 input term covered = 100.00%

                Input Term   Covered  Reason for no coverage   Hint
               -----------  --------  -----------------------  --------------
  (bit_cntr_rd == (8 - 2))         Y

     Rows:       Hits  FEC Target                  Non-masking condition(s)      
 ---------  ---------  --------------------        -------------------------     
  Row   1:          1  (bit_cntr_rd == (8 - 2))_0  -                             
  Row   2:          1  (bit_cntr_rd == (8 - 2))_1  -                             

----------------Focused Condition View-------------------
Line       135 Item    1  (bit_cntr_rd > (8 - 1))
Condition totals: 1 of 1 input term covered = 100.00%

               Input Term   Covered  Reason for no coverage   Hint
              -----------  --------  -----------------------  --------------
  (bit_cntr_rd > (8 - 1))         Y

     Rows:       Hits  FEC Target                 Non-masking condition(s)      
 ---------  ---------  --------------------       -------------------------     
  Row   1:          1  (bit_cntr_rd > (8 - 1))_0  -                             
  Row   2:          1  (bit_cntr_rd > (8 - 1))_1  -                             

----------------Focused Condition View-------------------
Line       170 Item    1  (cs == 4)
Condition totals: 1 of 1 input term covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
   (cs == 4)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (cs == 4)_0           -                             
  Row   2:          1  (cs == 4)_1           -                             

----------------Focused Condition View-------------------
Line       170 Item    2  (cs == 3)
Condition totals: 1 of 1 input term covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
   (cs == 3)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (cs == 3)_0           -                             
  Row   2:          1  (cs == 3)_1           -                             

----------------Focused Condition View-------------------
Line       173 Item    1  (~rst_n || SS_n)
Condition totals: 2 of 2 input terms covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
       rst_n         Y
        SS_n         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  rst_n_0               -                             
  Row   2:          1  rst_n_1               ~SS_n                         
  Row   3:          1  SS_n_0                rst_n                         
  Row   4:          1  SS_n_1                rst_n                         


FSM Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    FSM States                       8         8         0   100.00%
    FSM Transitions                 14        14         0   100.00%

================================FSM Details================================

FSM Coverage for instance /SPI_Wrapper_tb/GM/SPI1 --

FSM_ID: cs
    Current State Object : cs
    ----------------------
    State Value MapInfo :
    ---------------------
Line          State Name               Value
----          ----------               -----
  40                IDLE                   0
  41             CHK_CMD                   1
  48             WAIT_WR                   5
  49             WAIT_RD                   6
  64               WRITE                   2
  56            WAIT_RD2                   7
  65            READ_ADD                   3
  66           READ_DATA                   4
    Covered States :
    ----------------
                   State           Hit_count
                   -----           ---------
                    IDLE               88349          
                 CHK_CMD               80054          
                 WAIT_WR               39497          
                 WAIT_RD               39505          
                   WRITE               59042          
                WAIT_RD2               29567          
                READ_ADD               25334          
               READ_DATA               23916          
    Covered Transitions :
    ---------------------
Line            Trans_ID           Hit_count          Transition          
----            --------           ---------          ----------          
  40                   0               80054          IDLE -> CHK_CMD               
  45                   1               39497          CHK_CMD -> WAIT_WR            
  44                   2               39505          CHK_CMD -> WAIT_RD            
  42                   3                1052          CHK_CMD -> IDLE               
  48                   4               29625          WAIT_WR -> WRITE              
  48                   5                9872          WAIT_WR -> IDLE               
  53                   6               29567          WAIT_RD -> WAIT_RD2           
  52                   7                9938          WAIT_RD -> IDLE               
  64                   8               29625          WRITE -> IDLE                 
  61                   9                4890          WAIT_RD2 -> IDLE              
  60                  10               12709          WAIT_RD2 -> READ_ADD          
  59                  11               11968          WAIT_RD2 -> READ_DATA          
  65                  12               12709          READ_ADD -> IDLE              
  66                  13               11968          READ_DATA -> IDLE             


    Summary                       Bins      Hits    Misses  Coverage
    -------                       ----      ----    ------  --------
        FSM States                   8         8         0   100.00%
        FSM Transitions             14        14         0   100.00%
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      85        85         0   100.00%

================================Statement Details================================

Statement Coverage for instance /SPI_Wrapper_tb/GM/SPI1 --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_SLAVE_gm.v
    1                                                module SPI_SLAVE_gm(clk, rst_n, SS_n, MOSI, MISO, rx_data, rx_valid, tx_data, tx_valid);
    2                                                	parameter ADDR_SIZE = 8;
    3                                                
    4                                                	parameter IDLE = 3'b000;
    5                                                	parameter CHK_CMD = 3'b001;
    6                                                	parameter WRITE = 3'b010;
    7                                                	parameter READ_ADD = 3'b011;
    8                                                	parameter READ_DATA = 3'b100;
    9                                                	parameter WAIT_WR = 3'b101;
    10                                               	parameter WAIT_RD = 3'b110;
    11                                               	parameter WAIT_RD2 = 3'b111;
    12                                               
    13                                               	input clk, rst_n, SS_n, MOSI, tx_valid;
    14                                               	input [ADDR_SIZE-1:0] tx_data;
    15                                               
    16                                               	output reg MISO, rx_valid;
    17                                               	output [ADDR_SIZE+1:0] rx_data;
    18                                               
    19                                                   (* fsm_encoding = "gray" *)
    20                                               	reg [2:0] cs, ns;
    21                                               	reg data_addr; //0: addr, 1: data
    22                                               	reg [4:0] bit_cntr_wr, bit_cntr_rd; //counting cycles - indicates end of state
    23                                               
    24                                               	reg f_wr, f_rd, f_rd_d;
    25                                               
    26                                               	reg [ADDR_SIZE:0] temp_wr;
    27                                               	reg [ADDR_SIZE-1:0] temp_rd;
    28                                               
    29                                               	reg f_tx;
    30                                               
    31                                               	//State Memory
    32              1                     385264     	always @(posedge clk or negedge rst_n) begin
    33              1                       9469     		if(~rst_n) cs <= IDLE;
    34              1                     375795     		else cs <= ns;
    35                                               	end
    36                                               
    37                                               	//Next State Logic
    38              1                     835795     	always @(*) begin
    39                                               		case(cs)
    40              1                     156146     		IDLE: ns = (SS_n) ? IDLE : CHK_CMD;
    41                                               		CHK_CMD: begin
    42              1                        789     			if(SS_n) ns = IDLE;
    43                                               			else begin
    44              1                      59900     				if(MOSI) ns = WAIT_RD;
    45              1                      59853     				else ns = WAIT_WR;
    46                                               			end
    47                                               		end
    48              1                      49299     		WAIT_WR: ns = (SS_n) ? IDLE : (MOSI) ? IDLE : WRITE;
    49                                               		WAIT_RD: begin
    50              1                        323     			if(SS_n) ns = IDLE;
    51                                               			else begin
    52              1                       9556     				if(~MOSI) ns = IDLE;
    53              1                      39505     				else ns = WAIT_RD2;
    54                                               			end
    55                                               		end
    56                                               		WAIT_RD2: begin
    57              1                        150     			if(SS_n) ns = IDLE;
    58                                               			else begin
    59              1                      14015     				if(MOSI && data_addr) ns = READ_DATA;
    60              1                      12726     				else if(~MOSI && ~data_addr) ns = READ_ADD;
    61              1                      17559     				else ns = IDLE;
    62                                               			end
    63                                               		end
    64              1                     242474     		WRITE: ns = (SS_n) ? IDLE : WRITE;
    65              1                      89877     		READ_ADD: ns = (SS_n) ? IDLE : READ_ADD;
    66              1                      83622     		READ_DATA: ns = (SS_n) ? IDLE : READ_DATA;
    67              1                          1     		default: ns = IDLE;
    68                                               		endcase
    69                                               	end
    70                                               
    71                                               	//Output Logic
    72              1                    1046539     	always @(posedge clk or negedge rst_n) begin
    73                                               		if(~rst_n) begin
    74              1                      11951     			MISO <= 0;
    75              1                      11951     			rx_valid <= 0;
    76              1                      11951     			temp_wr <= 0;
    77              1                      11951     			temp_rd <= 0;
    78              1                      11951     			bit_cntr_wr <= 0;
    79              1                      11951     			bit_cntr_rd <= 0;
    80              1                      11951     			data_addr <= 0;
    81              1                      11951     			f_wr <= 1;
    82              1                      11951     			f_rd <= 1;
    83              1                      11951     			f_rd_d <= 1;
    84                                               		end
    85                                               		else begin
    86                                               			case(cs)
    87                                               			IDLE: begin
    88              1                      80813     				MISO <= 0;
    89              1                      80813     				rx_valid <= 0;
    90              1                      80813     				temp_wr <= 0;
    91              1                      80813     				temp_rd <= 0;
    92              1                      80813     				bit_cntr_wr <= 0;
    93              1                      80813     				bit_cntr_rd <= 0;
    94              1                      80813     				f_wr <= 1;
    95              1                      80813     				f_rd <= 1;
    96              1                      80813     				f_rd_d <= 1;
    97                                               			end
    98                                               			WRITE: begin
    99              1                     395986     				temp_wr <= {temp_wr[ADDR_SIZE-1:0], MOSI}; //Shift OP (Serial to Parallel)
    100             1                     395986     				bit_cntr_wr <= bit_cntr_wr + 1;
    101                                              				if(f_wr && (bit_cntr_wr == (ADDR_SIZE))) begin //next bit_cntr=10, rx_data is ready
    102             1                      28078     					rx_valid <= 1;
    103             1                      28078     					bit_cntr_wr <= 0;
    104             1                      28078     					f_wr <= 0;
    105                                              				end
    106             1                     367908     				else rx_valid <= 0; //rx_data is not ready yet
    107                                              			end
    108                                              			READ_ADD: begin
    109             1                     141592     				temp_rd <= {temp_rd[ADDR_SIZE-2:0], MOSI}; //Shift OP (Serial to Parallel)
    110             1                     141592     				bit_cntr_wr <= bit_cntr_wr + 1;
    111                                              				if(f_rd && (bit_cntr_wr == (ADDR_SIZE-1))) begin //next bit_cntr=10, rx_data is ready
    112             1                      12213     					rx_valid <= 1;
    113             1                      12213     					bit_cntr_wr <= 0;
    114             1                      12213     					f_rd <= 0;
    115                                              				end
    116             1                     129379     				else rx_valid <= 0; //rx_data is not ready yet
    117             1                      12392     				if(SS_n) data_addr <= 1; //SS_n high -> end of state -> READ_DATA next
    118                                              			end
    119                                              			READ_DATA: begin
    120                                              				if(f_rd && (bit_cntr_wr < ADDR_SIZE)) begin //bit_cntr<10, rx_data (dummy) is being transferred
    121             1                      94987     					temp_rd <= {temp_rd[ADDR_SIZE-2:0], MOSI}; //Shift OP (Serial to Parallel)
    122                                              					if(bit_cntr_wr == (ADDR_SIZE-1)) begin //next bit_cntr=10, rx_data is ready
    123             1                          9     						if(tx_valid) rx_valid <= 0;
    124             1                      11766     						else rx_valid <= 1;
    125             1                      11775     						f_rd <= 0;
    126                                              					end
    127             1                      94987     					bit_cntr_wr <= bit_cntr_wr + 1;
    128                                              				end
    129                                              				else begin
    130             1                     133183     					bit_cntr_wr <= 0;
    131             1                     133183     					rx_valid <= 0;
    132                                              					if(f_tx && f_rd_d && tx_valid) begin
    133             1                     104432     						MISO <= tx_data[ADDR_SIZE-1-bit_cntr_rd]; //Parallel to Serial
    134             1                      11528     						if(bit_cntr_rd == (ADDR_SIZE-2)) bit_cntr_rd <= 0; //bit_cntr_rd range=0:7
    135                                              						if(bit_cntr_rd > (ADDR_SIZE-1)) begin //next bit_cntr=8, tx_data is ready
    136             1                      11449     							MISO <= 0;
    137             1                      11449     							f_rd_d <= 0;
    138             1                      11449     							f_tx <= 0;
    139                                              						end
    140             1                     104432     						bit_cntr_rd <= bit_cntr_rd + 1;
    141                                              					end
    142                                              					else begin
    143             1                      28751     						MISO <= 0; //MISO=0 as long as tx_valid is low
    144             1                      28751     						bit_cntr_rd <= 0;
    145                                              					end
    146                                              				end
    147             1                      11876     				if(SS_n) data_addr <= 0; //SS_n high -> end of state -> READ_ADD next
    148                                              			end
    149                                              			default: begin
    150             1                     188027     				MISO <= 0;
    151             1                     188027     				rx_valid <= 0;
    152             1                     188027     				temp_wr <= 0;
    153             1                     188027     				temp_rd <= 0;
    154             1                     188027     				bit_cntr_wr <= 0;
    155             1                     188027     				bit_cntr_rd <= 0;
    156             1                     188027     				f_tx <= 0;
    157                                              			end
    158                                              			endcase
    159                                              
    160                                              			if(SS_n) begin
    161             1                      55314     				temp_wr <= 0;
    162             1                      55314     				temp_rd <= 0;
    163             1                      55314     				rx_valid <= 0;
    164             1                      55314     				MISO <= 0;
    165             1                      55314     				f_tx <= 0;
    166                                              			end
    167                                              		end
    168                                              	end
    169                                              
    170             1                     860617     	assign rx_data = (cs == READ_DATA) ? {2'b11, temp_rd} : (cs == READ_ADD) ? {2'b10, temp_rd} : {1'b0, temp_wr};
    171                                              
    172             1                      13933     	always @(posedge tx_valid or negedge rst_n) begin
    173             1                       2211     		if(~rst_n || SS_n) f_tx <= 0;
    174             1                      11722     		else f_tx <= 1;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        126       124         2    98.41%

================================Toggle Details================================

Toggle Coverage for instance /SPI_Wrapper_tb/GM/SPI1 --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                              MISO           1           1                              100.00 
                                              MOSI           1           1                              100.00 
                                              SS_n           1           1                              100.00 
                                    bit_cntr_rd[4]           0           0                                0.00 
                                  bit_cntr_rd[3-0]           1           1                              100.00 
                                  bit_cntr_wr[4-0]           1           1                              100.00 
                                               clk           1           1                              100.00 
                                           cs[2-0]           1           1                              100.00 
                                         data_addr           1           1                              100.00 
                                              f_rd           1           1                              100.00 
                                            f_rd_d           1           1                              100.00 
                                              f_tx           1           1                              100.00 
                                              f_wr           1           1                              100.00 
                                           ns[2-0]           1           1                              100.00 
                                             rst_n           1           1                              100.00 
                                      rx_data[0-9]           1           1                              100.00 
                                          rx_valid           1           1                              100.00 
                                      temp_rd[7-0]           1           1                              100.00 
                                      temp_wr[8-0]           1           1                              100.00 
                                      tx_data[0-7]           1           1                              100.00 
                                          tx_valid           1           1                              100.00 

Total Node Count     =         63 
Toggled Node Count   =         62 
Untoggled Node Count =          1 

Toggle Coverage      =      98.41% (124 of 126 bins)

=================================================================================
=== Instance: /SPI_Wrapper_tb/GM
=== Design Unit: work.MASTER_SPI_gm
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         50        50         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /SPI_Wrapper_tb/GM --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                              MISO           1           1                              100.00 
                                              MOSI           1           1                              100.00 
                                              SS_n           1           1                              100.00 
                                               clk           1           1                              100.00 
                                             rst_n           1           1                              100.00 
                                      rx_data[0-9]           1           1                              100.00 
                                          rx_valid           1           1                              100.00 
                                      tx_data[0-7]           1           1                              100.00 
                                          tx_valid           1           1                              100.00 

Total Node Count     =         25 
Toggled Node Count   =         25 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (50 of 50 bins)

=================================================================================
=== Instance: /SPI_Wrapper_tb
=== Design Unit: work.SPI_Wrapper_tb
=================================================================================

Assertion Coverage:
    Assertions                       8         8         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/SPI_Wrapper_tb/stimulus_gen_reset/#anonblk#60337058#149#4#/#ublk#60337058#149/immed__150
                     SPI_Wrapper_tb.sv(150)             0          1
/SPI_Wrapper_tb/stimulus_gen1/#anonblk#60337058#195#4#/#ublk#60337058#195/immed__196
                     SPI_Wrapper_tb.sv(196)             0          1
/SPI_Wrapper_tb/stimulus_gen1/#anonblk#60337058#195#4#/#ublk#60337058#195/#anonblk#60337058#221#4#/#ublk#60337058#221/immed__222
                     SPI_Wrapper_tb.sv(222)             0          1
/SPI_Wrapper_tb/stimulus_gen1/#anonblk#60337058#195#4#/#ublk#60337058#195/#anonblk#60337058#253#4#/#ublk#60337058#253/immed__254
                     SPI_Wrapper_tb.sv(254)             0          1
/SPI_Wrapper_tb/stimulus_gen2/#anonblk#60337058#276#4#/#anonblk#60337058#278#4#/#ublk#60337058#278/immed__279
                     SPI_Wrapper_tb.sv(279)             0          1
/SPI_Wrapper_tb/stimulus_gen3/#anonblk#60337058#293#4#/#ublk#60337058#293/immed__294
                     SPI_Wrapper_tb.sv(294)             0          1
/SPI_Wrapper_tb/stimulus_gen3/#anonblk#60337058#293#4#/#ublk#60337058#293/#anonblk#60337058#296#4#/#ublk#60337058#296/immed__297
                     SPI_Wrapper_tb.sv(297)             0          1
/SPI_Wrapper_tb/stimulus_gen4/#anonblk#60337058#311#4#/#ublk#60337058#311/immed__312
                     SPI_Wrapper_tb.sv(312)             0          1
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         8         5         3    62.50%

================================Branch Details================================

Branch Coverage for instance /SPI_Wrapper_tb

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_Wrapper_tb.sv
------------------------------------IF Branch------------------------------------
    163                                    24423     Count coming in to IF
    163             1                    ***0***     		if(MISO !== 0) begin
    167             1                      24423     		else correct_count++;
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    336                                  1051110     Count coming in to IF
    336             1                      14423     		if(~rst_n) check_reset;
    337             1                    1036687     		else check_result;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    341                                  1036687     Count coming in to IF
    341             1                    ***0***     		if(MISO !== MISO_exp) begin
    345             1                    1036687     		else correct_count++;
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    351                                    80000     Count coming in to IF
    351             1                    ***0***     		if(MISO !== saved_MISO[ADDR_SIZE-1-i]) begin
    355             1                      80000     		else correct_count++;
Branch totals: 1 hit of 2 branches = 50.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       3         0         3     0.00%

================================Condition Details================================

Condition Coverage for instance /SPI_Wrapper_tb --

  File SPI_Wrapper_tb.sv
----------------Focused Condition View-------------------
Line       163 Item    1  (MISO !== 1'b0)
Condition totals: 0 of 1 input term covered = 0.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (MISO !== 1'b0)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (MISO !== 1'b0)_0     -                             
  Row   2:    ***0***  (MISO !== 1'b0)_1     -                             

----------------Focused Condition View-------------------
Line       341 Item    1  (MISO !== MISO_exp)
Condition totals: 0 of 1 input term covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
  (MISO !== MISO_exp)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:          1  (MISO !== MISO_exp)_0  -                             
  Row   2:    ***0***  (MISO !== MISO_exp)_1  -                             

----------------Focused Condition View-------------------
Line       351 Item    1  (MISO !== saved_MISO[7-i])
Condition totals: 0 of 1 input term covered = 0.00%

                  Input Term   Covered  Reason for no coverage   Hint
                 -----------  --------  -----------------------  --------------
  (MISO !== saved_MISO[7-i])         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                    Non-masking condition(s)      
 ---------  ---------  --------------------          -------------------------     
  Row   1:          1  (MISO !== saved_MISO[7-i])_0  -                             
  Row   2:    ***0***  (MISO !== saved_MISO[7-i])_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                     125       119         6    95.20%

================================Statement Details================================

Statement Coverage for instance /SPI_Wrapper_tb --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_Wrapper_tb.sv
    4                                                module SPI_Wrapper_tb;
    5                                                	//Parameters
    6                                                	parameter ADDR_SIZE = 8;
    7                                                	parameter MEM_DEPTH = 256;
    8                                                
    9                                                	//Inputs to DUT
    10                                               	bit clk, rst_n, SS_n, MOSI;
    11                                               
    12                                               	//Outputs of DUT
    13                                               	logic MISO;
    14                                               
    15                                               	//Outputs of Golden Model
    16                                               	logic MISO_exp;
    17                                               
    18                                               	//Target Address and Data in RAM (Used in Stimulus Generation)
    19                                               	bit [ADDR_SIZE+1:0] temp_data;
    20                                               	bit [ADDR_SIZE-1:0] temp_address;
    21                                               	bit [ADDR_SIZE-1:0] saved_MISO;
    22                                               
    23                                               	//Number of Tests
    24                                               	parameter TESTS = 10000;
    25                                               
    26                                               	//Correct Count and Error Count Signals
    27                                               	int correct_count, error_count;
    28                                               
    29                                               	//Object Creation
    30              1                          1     	wrapper_class #(.ADDR_SIZE(ADDR_SIZE), .MEM_DEPTH(MEM_DEPTH)) wrap = new();
    31                                               
    32                                               
    33                                               	//Clock Generation
    34                                               	initial begin
    35              1                          1        		forever begin
    36              1                    2100007        			#1 clk = ~clk;
    36              2                    2100006     
    37              1                    2100006        			wrap.clk = clk;
    38                                                  		end
    39                                               	end
    40                                               
    41                                               
    42                                               	//DUT Instantiation
    43                                               	SPI_Wrapper #(.ADDR_SIZE(ADDR_SIZE), .MEM_DEPTH(MEM_DEPTH)) DUT (.clk(clk), .rst_n(rst_n), .SS_n(SS_n), .MOSI(MOSI), .MISO(MISO));
    44                                               
    45                                               	//Golden Model Instantiation
    46                                               	MASTER_SPI_gm #(.ADDR_SIZE(ADDR_SIZE), .MEM_DEPTH(MEM_DEPTH)) GM (.clk(clk), .rst_n(rst_n), .SS_n(SS_n), .MOSI(MOSI), .MISO(MISO_exp));
    47                                               
    48                                               	//Binding Assertions
    49                                               	bind DUT wrapper_sva #(.ADDR_SIZE(ADDR_SIZE), .MEM_DEPTH(MEM_DEPTH)) wrap_sva_inst (MOSI,MISO,SS_n,clk,rst_n,DUT.r1.mem,DUT.s1.cs,DUT.tx_valid1,DUT.tx_data1,DUT.rx_valid1,DUT.rx_data1);
    50                                               
    51                                               
    52                                               
    53                                               	initial begin
    54                                               
    55                                               		//Assert Reset - Initial State
    56              1                          1     		assert_reset;
    57                                               
    58                                               
    59                                               
    60                                               
    61                                               		/*TEST 0: 	- Checks (rst_n) Functionality
    62                                               					- Output (MISO) resets to zero @(rst_n = 0)
    63                                               					- Randomization Under No Constraints
    64                                               		*/
    65              1                          1     		stimulus_gen_reset;
    66                                               
    67                                               
    68                                               
    69                                               
    70                                               		//Deassert Reset
    71              1                          1     		deassert_reset;
    72                                               
    73                                               
    74                                               
    75                                               
    76                                               
    77                                               		/*TEST 1:	- Write Data to a specific address
    78                                               					- All Addresses are Exercised
    79                                               					- Read from the Same address
    80                                               					- Semi Directed Test Cases
    81                                               		*/
    82              1                          1     		stimulus_gen1;
    83                                               
    84                                               
    85                                               
    86                                               
    87                                               
    88                                               		/*TEST 2:	- Normal Operation of SPI
    89                                               					- Randomization of MOSI bit (rst_n inactive, SS_n deactivates each 30 clock cycles)
    90                                               					- SS_n is deacitvated not directly after the supposed ending of a state -> Checking for IDLE behavior
    91                                               					- MISO should always equal zero unless MOSI's first 3 bits, following SS_n falling edge, equal 3'b111
    92                                               		*/
    93              1                          1     		stimulus_gen2;
    94                                               
    95                                               
    96                                               
    97                                               
    98                                               		/*TEST 3:	- Randomization under Constraints ((rst_n inactive, SS_n active) most of the time)
    99                                               					- MOSI bits (representing data/address) experience the effect of rst_n and SS_n
    100                                              					- Ensuring Control Signal's access to all RAM's addresses
    101                                              					- MISO should always equal zero unless MOSI's first 3 bits, following SS_n falling edge, equal 3'b111
    102                                              		*/
    103             1                          1     		stimulus_gen3;
    104                                              
    105                                              
    106                                              
    107                                              
    108                                              
    109                                              		/*TEST 4:	- Randomization under Constraints ((rst_n inactive, SS_n active) most of the time)
    110                                              					- rst_n active -> Output resets to zero
    111                                              					- SS_n inactive -> Output resets to zero
    112                                              					- Otherwise, MOSI bits control the flow
    113                                              					- MISO should always equal zero unless MOSI's first 3 bits, following SS_n falling edge, equal 3'b111
    114                                              		*/
    115             1                          1     		stimulus_gen4;
    116                                              
    117                                              
    118                                              
    119                                              
    120                                              
    121                                              
    122                                              
    123                                              		//Correct Count and Error Count Display
    124             1                          1     		$display("At End of Simulation: Correct Count = %0d, Error Count = %0d", correct_count, error_count);
    125             1                          1     		@(negedge clk); $stop;
    125             2                          1     
    126                                              
    127                                              	end
    128                                              
    129                                              
    130                                              
    131                                              
    132                                              
    133                                              	///////////////////////////////////////////////////////////////////// 		Tasks 		/////////////////////////////////////////////////////////////////////
    134                                              
    135                                              
    136                                              
    137                                              	//////////////////////////////Reset-Related//////////////////////////////
    138                                              
    139                                              	//Assert Reset
    140                                              	task assert_reset;
    141             1                          1     		rst_n = 0;
    142             1                          1     		wrap.constraint_mode(0);
    143                                              
    144             1                          1     		@(negedge clk);
    145                                              	endtask
    146                                              
    147                                              	//TEST 0: Reset Asserted
    148                                              	task stimulus_gen_reset;
    149             1                          1     		for(int i=0; i<TESTS; i++) begin
    149             2                      10000     
    150                                              			assert(wrap.randomize());
    151             1                      10000     			SS_n 		= wrap.SS_n;
    152             1                      10000     			MOSI 		= wrap.MOSI;
    153                                              
    154             1                      10000     			check_reset;
    155             1                      10000     			@(negedge clk);
    156                                              		end
    157                                              	endtask
    158                                              
    159                                              	//CHECKER: Reset Asserted
    160                                              	task check_reset;
    161             1                      24423     		@(posedge clk);
    162                                              
    163                                              		if(MISO !== 0) begin
    164             1                    ***0***     			$display("ERROR: (Reset Asserted) -> Output -MISO- equals %0h, but should equal 0 \t\t--time: %0t", MISO, $time);
    165             1                    ***0***     			error_count++;
    166                                              		end
    167             1                      24423     		else correct_count++;
    168                                              	endtask
    169                                              
    170                                              	//Deassert Reset
    171                                              	task deassert_reset;
    172             1                          1     		rst_n = 1;
    173             1                          1     		SS_n = 1;						//Setting a Starting Point following rst_n deassertion
    174             1                          1     		wrap.constraint_mode(1);
    175                                              
    176             1                          1     		@(negedge clk);
    177                                              	endtask
    178                                              
    179                                              
    180                                              
    181                                              
    182                                              
    183                                              
    184                                              	//////////////////////////////Stimulus Generation//////////////////////////////
    185                                              
    186                                              
    187                                              	//Marks the beginning of every possible sequence
    188                                              	task start_seq;
    189             1                      40000     		SS_n = 0;
    190             1                      40000     		@(negedge clk);
    191                                              	endtask
    192                                              
    193                                              	//TEST 1: Same Address (Write then Read)
    194                                              	task stimulus_gen1;
    195             1                          1     		for(int i=0; i<TESTS; i++) begin
    195             2                      10000     
    196                                              			assert(wrap.randomize());
    197             1                      10000     			temp_address = wrap.temp_address;
    198                                              
    199                                              			//Send Write Address
    200             1                      10000     			start_seq;
    201                                              
    202             1                      10000     			MOSI = 0;
    203             1                      30000     			repeat (3) @(negedge clk);
    203             2                      30000     
    204                                              
    205             1                      10000     			for(int i=0; i<ADDR_SIZE; i++) begin
    205             2                      80000     
    206             1                      80000     				MOSI = temp_address[ADDR_SIZE-1-i];
    207             1                      80000     				@(negedge clk);
    208                                              			end
    209                                              
    210             1                      10000     			SS_n = 1;
    211             1                      10000     			@(negedge clk);
    212                                              			
    213                                              			//Send Write Data
    214             1                      10000     			start_seq;
    215                                              
    216             1                      10000     			MOSI = 0;
    217             1                      20000     			repeat (2) @(negedge clk);
    217             2                      20000     
    218             1                      10000     			MOSI = 1;
    219             1                      10000     			@(negedge clk);
    220                                              
    221             1                      10000     			for(int i=0; i<ADDR_SIZE; i++) begin
    221             2                      80000     
    222                                              				assert(wrap.randomize());
    223             1                      80000     				MOSI = wrap.MOSI;
    224             1                      80000     				saved_MISO[ADDR_SIZE-1-i] = wrap.MOSI;
    225             1                      80000     				@(negedge clk);
    226                                              			end
    227                                              
    228             1                      10000     			SS_n = 1;
    229             1                      10000     			@(negedge clk);
    230                                              
    231                                              			//Send Read Address (= Write Address)
    232             1                      10000     			start_seq;
    233                                              
    234             1                      10000     			MOSI = 1;
    235             1                      20000     			repeat (2) @(negedge clk);
    235             2                      20000     
    236             1                      10000     			MOSI = 0;
    237             1                      10000     			@(negedge clk);
    238                                              
    239             1                      10000     			for(int i=0; i<ADDR_SIZE; i++) begin
    239             2                      80000     
    240             1                      80000     				MOSI = temp_address[ADDR_SIZE-1-i];
    241             1                      80000     				@(negedge clk);
    242                                              			end
    243                                              
    244             1                      10000     			SS_n = 1;
    245             1                      10000     			@(negedge clk);
    246                                              
    247                                              			//Wait for Read Data
    248             1                      10000     			start_seq;
    249                                              
    250             1                      10000     			MOSI = 1;
    251             1                      30000     			repeat (3) @(negedge clk);
    251             2                      30000     
    252                                              
    253             1                      10000     			for(int i=0; i<ADDR_SIZE; i++) begin
    253             2                      80000     
    254                                              				assert(wrap.randomize());
    255             1                      80000     				MOSI = wrap.MOSI;
    256             1                      80000     				@(negedge clk);
    257                                              			end
    258                                              
    259             1                      20000     			repeat (2) @(negedge clk);
    259             2                      20000     
    260                                              
    261             1                      10000     			for(int i=0; i<ADDR_SIZE; i++) begin
    261             2                      80000     
    262             1                      80000     				check_rd_after_wr(i);
    263             1                      80000     				@(negedge clk);
    264                                              			end
    265                                              
    266             1                      10000     			SS_n = 1;
    267             1                      10000     			@(negedge clk);
    268                                              		end
    269                                              
    270                                              	endtask
    271                                              
    272                                              
    273                                              
    274                                              	//TEST 2: Normal Operation
    275                                              	task stimulus_gen2;
    276             1                          1     		for(int i=0; i<TESTS; i++) begin
    276             2                      10000     
    277             1                      10000     			SS_n = 0;
    278             1                      10000     			for(int i=0; i<30; i++) begin
    278             2                     300000     
    279                                              				assert(wrap.randomize());
    280             1                     300000     				MOSI = wrap.MOSI;
    281             1                     300000     				@(negedge clk);
    282                                              			end
    283             1                      10000     			SS_n = 1;
    284             1                      10000     			@(negedge clk);
    285                                              		end
    286                                              	endtask
    287                                              
    288                                              
    289                                              
    290                                              	//TEST 3: SS_n and rst_n randomized accross all data/addresses (MISO bits)
    291                                              	task stimulus_gen3;
    292             1                          1     		wrap.constraint_mode(1);
    293             1                          1     		for(int i=0; i<TESTS; i++) begin
    293             2                      10000     
    294                                              			assert(wrap.randomize());
    295             1                      10000     			temp_data	= wrap.temp_data;
    296             1                      10000     			for(int i=0; i<ADDR_SIZE+2; i++) begin
    296             2                     100000     
    297                                              				assert(wrap.randomize());
    298             1                     100000     				rst_n 	= wrap.rst_n;
    299             1                     100000     				SS_n 	= wrap.SS_n;
    300             1                     100000     				MOSI 	= temp_data[i];
    301             1                     100000     				@(negedge clk);
    302                                              			end
    303                                              		end
    304                                              	endtask
    305                                              
    306                                              
    307                                              
    308                                              	//TEST 3: Randomization 
    309                                              	task stimulus_gen4;
    310             1                          1     		wrap.constraint_mode(1);
    311             1                          1     		for(int i=0; i<TESTS; i++) begin
    311             2                      10000     
    312                                              			assert(wrap.randomize());
    313             1                      10000     			rst_n 	= wrap.rst_n;
    314             1                      10000     			SS_n  	= wrap.SS_n;
    315             1                      10000     			MOSI  	= wrap.MOSI;
    316                                              
    317             1                      10000     			@(negedge clk);
    318                                              		end
    319                                              	endtask
    320                                              
    321                                              
    322                                              	
    323                                              
    324                                              
    325                                              
    326                                              
    327                                              
    328                                              
    329                                              
    330                                              	//////////////////////////////Checking Results//////////////////////////////
    331                                              
    332                                              	//CHECKER:
    333                                              
    334                                              	//General Checking
    335             1                    1051111     	always @(negedge clk or negedge rst_n) begin
    336             1                      14423     		if(~rst_n) check_reset;
    337             1                    1036687     		else check_result;
    338                                              	end
    339                                              
    340                                              	task check_result;
    341                                              		if(MISO !== MISO_exp) begin
    342             1                    ***0***     			$display("ERROR: Output -MISO- equals %0h, but should equal %0h \t\t--time: %0t", MISO, MISO_exp, $time);
    343             1                    ***0***     			error_count++;
    344                                              		end
    345             1                    1036687     		else correct_count++;
    346                                              	endtask
    347                                              
    348                                              
    349                                              	//Specific to Consecutive Write and Read Operations
    350                                              	task check_rd_after_wr(int i);
    351                                              		if(MISO !== saved_MISO[ADDR_SIZE-1-i]) begin
    352             1                    ***0***     			$display("ERROR (Corrupted RAM Data): Output -MISO- equals %0h, but should equal %0h \t\t--time: %0t", MISO, saved_MISO[ADDR_SIZE-1-i], $time);
    353             1                    ***0***     			error_count++;
    354                                              		end
    355             1                      80000     		else correct_count++;
    356                                              	endtask
    357                                              
    358                                              
    359                                              
    360                                              
    361                                              
    362                                              	//////////////////////////////Functional Coverage Related//////////////////////////////
    363                                              
    364                                              
    365                                              	//Sampling of Covergroup
    366             1                    1050004     	always @(posedge clk) wrap.wrapper_cg.sample();
    366             2                    1050003     

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        192       105        87    54.68%

================================Toggle Details================================

Toggle Coverage for instance /SPI_Wrapper_tb --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                              MISO           1           1                              100.00 
                                          MISO_exp           1           1                              100.00 
                                              MOSI           1           1                              100.00 
                                              SS_n           1           1                              100.00 
                                               clk           1           1                              100.00 
                               correct_count[0-19]           1           1                              100.00 
                                 correct_count[20]           0           1                               50.00 
                              correct_count[21-31]           0           0                                0.00 
                                 error_count[0-31]           0           0                                0.00 
                                             rst_n           1           1                              100.00 
                                   saved_MISO[0-7]           1           1                              100.00 
                                 temp_address[0-7]           1           1                              100.00 
                                    temp_data[0-9]           1           1                              100.00 

Total Node Count     =         96 
Toggled Node Count   =         52 
Untoggled Node Count =         44 

Toggle Coverage      =      54.68% (105 of 192 bins)

=================================================================================
=== Instance: /wrapper_pkg
=== Design Unit: work.wrapper_pkg
=================================================================================

Covergroup Coverage:
    Covergroups                      1        na        na   100.00%
        Coverpoints/Crosses          8        na        na        na
            Covergroup Bins        398       398         0   100.00%
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /wrapper_pkg/wrapper_class/wrapper_class__1/wrapper_cg 
                                                      100.00%        100          -    Covered              
    covered/total bins:                                   398        398          -                      
    missing/total bins:                                     0        398          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint addresses_cp                           100.00%        100          -    Covered              
        covered/total bins:                                64         64          -                      
        missing/total bins:                                 0         64          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0:3]                                   16467          1          -    Covered              
        bin auto[4:7]                                   16637          1          -    Covered              
        bin auto[8:11]                                  16052          1          -    Covered              
        bin auto[12:15]                                 15797          1          -    Covered              
        bin auto[16:19]                                 16372          1          -    Covered              
        bin auto[20:23]                                 16299          1          -    Covered              
        bin auto[24:27]                                 16965          1          -    Covered              
        bin auto[28:31]                                 16350          1          -    Covered              
        bin auto[32:35]                                 16478          1          -    Covered              
        bin auto[36:39]                                 16454          1          -    Covered              
        bin auto[40:43]                                 16677          1          -    Covered              
        bin auto[44:47]                                 16110          1          -    Covered              
        bin auto[48:51]                                 16505          1          -    Covered              
        bin auto[52:55]                                 16451          1          -    Covered              
        bin auto[56:59]                                 16511          1          -    Covered              
        bin auto[60:63]                                 16941          1          -    Covered              
        bin auto[64:67]                                 16323          1          -    Covered              
        bin auto[68:71]                                 16325          1          -    Covered              
        bin auto[72:75]                                 16445          1          -    Covered              
        bin auto[76:79]                                 16776          1          -    Covered              
        bin auto[80:83]                                 16447          1          -    Covered              
        bin auto[84:87]                                 16472          1          -    Covered              
        bin auto[88:91]                                 16620          1          -    Covered              
        bin auto[92:95]                                 16171          1          -    Covered              
        bin auto[96:99]                                 15985          1          -    Covered              
        bin auto[100:103]                               16407          1          -    Covered              
        bin auto[104:107]                               16864          1          -    Covered              
        bin auto[108:111]                               15438          1          -    Covered              
        bin auto[112:115]                               16132          1          -    Covered              
        bin auto[116:119]                               16309          1          -    Covered              
        bin auto[120:123]                               16596          1          -    Covered              
        bin auto[124:127]                               15646          1          -    Covered              
        bin auto[128:131]                               16287          1          -    Covered              
        bin auto[132:135]                               16664          1          -    Covered              
        bin auto[136:139]                               16495          1          -    Covered              
        bin auto[140:143]                               16516          1          -    Covered              
        bin auto[144:147]                               16644          1          -    Covered              
        bin auto[148:151]                               16883          1          -    Covered              
        bin auto[152:155]                               16144          1          -    Covered              
        bin auto[156:159]                               17248          1          -    Covered              
        bin auto[160:163]                               16449          1          -    Covered              
        bin auto[164:167]                               16111          1          -    Covered              
        bin auto[168:171]                               16979          1          -    Covered              
        bin auto[172:175]                               16187          1          -    Covered              
        bin auto[176:179]                               16224          1          -    Covered              
        bin auto[180:183]                               16844          1          -    Covered              
        bin auto[184:187]                               16825          1          -    Covered              
        bin auto[188:191]                               16887          1          -    Covered              
        bin auto[192:195]                               16436          1          -    Covered              
        bin auto[196:199]                               16626          1          -    Covered              
        bin auto[200:203]                               15970          1          -    Covered              
        bin auto[204:207]                               16530          1          -    Covered              
        bin auto[208:211]                               16194          1          -    Covered              
        bin auto[212:215]                               16569          1          -    Covered              
        bin auto[216:219]                               15741          1          -    Covered              
        bin auto[220:223]                               16285          1          -    Covered              
        bin auto[224:227]                               16719          1          -    Covered              
        bin auto[228:231]                               16028          1          -    Covered              
        bin auto[232:235]                               16362          1          -    Covered              
        bin auto[236:239]                               16237          1          -    Covered              
        bin auto[240:243]                               16390          1          -    Covered              
        bin auto[244:247]                               16260          1          -    Covered              
        bin auto[248:251]                               15963          1          -    Covered              
        bin auto[252:255]                               16284          1          -    Covered              
    Coverpoint SS_n                                   100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                    993163          1          -    Covered              
        bin auto[1]                                     56840          1          -    Covered              
    Coverpoint temp_data                              100.00%        100          -    Covered              
        covered/total bins:                                64         64          -                      
        missing/total bins:                                 0         64          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0:15]                                  16694          1          -    Covered              
        bin auto[16:31]                                 16065          1          -    Covered              
        bin auto[32:47]                                 16499          1          -    Covered              
        bin auto[48:63]                                 15719          1          -    Covered              
        bin auto[64:79]                                 15982          1          -    Covered              
        bin auto[80:95]                                 16233          1          -    Covered              
        bin auto[96:111]                                16103          1          -    Covered              
        bin auto[112:127]                               15895          1          -    Covered              
        bin auto[128:143]                               16530          1          -    Covered              
        bin auto[144:159]                               16832          1          -    Covered              
        bin auto[160:175]                               16484          1          -    Covered              
        bin auto[176:191]                               16725          1          -    Covered              
        bin auto[192:207]                               17038          1          -    Covered              
        bin auto[208:223]                               16432          1          -    Covered              
        bin auto[224:239]                               15954          1          -    Covered              
        bin auto[240:255]                               16596          1          -    Covered              
        bin auto[256:271]                               16948          1          -    Covered              
        bin auto[272:287]                               16988          1          -    Covered              
        bin auto[288:303]                               16684          1          -    Covered              
        bin auto[304:319]                               15900          1          -    Covered              
        bin auto[320:335]                               16285          1          -    Covered              
        bin auto[336:351]                               16126          1          -    Covered              
        bin auto[352:367]                               17019          1          -    Covered              
        bin auto[368:383]                               16181          1          -    Covered              
        bin auto[384:399]                               16128          1          -    Covered              
        bin auto[400:415]                               16664          1          -    Covered              
        bin auto[416:431]                               16245          1          -    Covered              
        bin auto[432:447]                               15986          1          -    Covered              
        bin auto[448:463]                               15826          1          -    Covered              
        bin auto[464:479]                               17173          1          -    Covered              
        bin auto[480:495]                               17431          1          -    Covered              
        bin auto[496:511]                               16927          1          -    Covered              
        bin auto[512:527]                               15800          1          -    Covered              
        bin auto[528:543]                               16639          1          -    Covered              
        bin auto[544:559]                               15557          1          -    Covered              
        bin auto[560:575]                               16132          1          -    Covered              
        bin auto[576:591]                               16664          1          -    Covered              
        bin auto[592:607]                               15723          1          -    Covered              
        bin auto[608:623]                               15823          1          -    Covered              
        bin auto[624:639]                               15904          1          -    Covered              
        bin auto[640:655]                               16587          1          -    Covered              
        bin auto[656:671]                               16026          1          -    Covered              
        bin auto[672:687]                               16625          1          -    Covered              
        bin auto[688:703]                               16800          1          -    Covered              
        bin auto[704:719]                               15984          1          -    Covered              
        bin auto[720:735]                               16255          1          -    Covered              
        bin auto[736:751]                               15358          1          -    Covered              
        bin auto[752:767]                               16071          1          -    Covered              
        bin auto[768:783]                               15818          1          -    Covered              
        bin auto[784:799]                               16693          1          -    Covered              
        bin auto[800:815]                               16002          1          -    Covered              
        bin auto[816:831]                               15883          1          -    Covered              
        bin auto[832:847]                               17080          1          -    Covered              
        bin auto[848:863]                               16342          1          -    Covered              
        bin auto[864:879]                               16691          1          -    Covered              
        bin auto[880:895]                               16613          1          -    Covered              
        bin auto[896:911]                               16574          1          -    Covered              
        bin auto[912:927]                               16324          1          -    Covered              
        bin auto[928:943]                               17115          1          -    Covered              
        bin auto[944:959]                               16399          1          -    Covered              
        bin auto[960:975]                               16650          1          -    Covered              
        bin auto[976:991]                               17506          1          -    Covered              
        bin auto[992:1007]                              16963          1          -    Covered              
        bin auto[1008:1023]                             17110          1          -    Covered              
    Coverpoint rst_n                                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                     26289          1          -    Covered              
        bin auto[1]                                   1023714          1          -    Covered              
    Coverpoint MOSI                                   100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                    524932          1          -    Covered              
        bin auto[1]                                    525071          1          -    Covered              
    Cross cross_rst_SS                                100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>               26879          1          -    Covered              
            bin <auto[0],auto[1],auto[1]>                1781          1          -    Covered              
            bin <auto[1],auto[0],auto[1]>              485093          1          -    Covered              
            bin <auto[0],auto[0],auto[1]>               11318          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>               26401          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                1779          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>              485341          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>               11411          1          -    Covered              
    Cross cross_rst_n_data                            100.00%        100          -    Covered              
        covered/total bins:                               128        128          -                      
        missing/total bins:                                 0        128          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1008:1023]>               16720          1          -    Covered              
            bin <auto[0],auto[1008:1023]>                 390          1          -    Covered              
            bin <auto[1],auto[992:1007]>                16572          1          -    Covered              
            bin <auto[0],auto[992:1007]>                  391          1          -    Covered              
            bin <auto[1],auto[976:991]>                 17082          1          -    Covered              
            bin <auto[0],auto[976:991]>                   424          1          -    Covered              
            bin <auto[1],auto[960:975]>                 16272          1          -    Covered              
            bin <auto[0],auto[960:975]>                   378          1          -    Covered              
            bin <auto[1],auto[944:959]>                 16012          1          -    Covered              
            bin <auto[0],auto[944:959]>                   387          1          -    Covered              
            bin <auto[1],auto[928:943]>                 16720          1          -    Covered              
            bin <auto[0],auto[928:943]>                   395          1          -    Covered              
            bin <auto[1],auto[912:927]>                 15948          1          -    Covered              
            bin <auto[0],auto[912:927]>                   376          1          -    Covered              
            bin <auto[1],auto[896:911]>                 16153          1          -    Covered              
            bin <auto[0],auto[896:911]>                   421          1          -    Covered              
            bin <auto[1],auto[880:895]>                 16109          1          -    Covered              
            bin <auto[0],auto[880:895]>                   504          1          -    Covered              
            bin <auto[1],auto[864:879]>                 16188          1          -    Covered              
            bin <auto[0],auto[864:879]>                   503          1          -    Covered              
            bin <auto[1],auto[848:863]>                 15991          1          -    Covered              
            bin <auto[0],auto[848:863]>                   351          1          -    Covered              
            bin <auto[1],auto[832:847]>                 16723          1          -    Covered              
            bin <auto[0],auto[832:847]>                   357          1          -    Covered              
            bin <auto[1],auto[816:831]>                 15440          1          -    Covered              
            bin <auto[0],auto[816:831]>                   443          1          -    Covered              
            bin <auto[1],auto[800:815]>                 15554          1          -    Covered              
            bin <auto[0],auto[800:815]>                   448          1          -    Covered              
            bin <auto[1],auto[784:799]>                 16287          1          -    Covered              
            bin <auto[0],auto[784:799]>                   406          1          -    Covered              
            bin <auto[1],auto[768:783]>                 15372          1          -    Covered              
            bin <auto[0],auto[768:783]>                   446          1          -    Covered              
            bin <auto[1],auto[752:767]>                 15740          1          -    Covered              
            bin <auto[0],auto[752:767]>                   331          1          -    Covered              
            bin <auto[1],auto[736:751]>                 14848          1          -    Covered              
            bin <auto[0],auto[736:751]>                   510          1          -    Covered              
            bin <auto[1],auto[720:735]>                 15752          1          -    Covered              
            bin <auto[0],auto[720:735]>                   503          1          -    Covered              
            bin <auto[1],auto[704:719]>                 15541          1          -    Covered              
            bin <auto[0],auto[704:719]>                   443          1          -    Covered              
            bin <auto[1],auto[688:703]>                 16378          1          -    Covered              
            bin <auto[0],auto[688:703]>                   422          1          -    Covered              
            bin <auto[1],auto[672:687]>                 16265          1          -    Covered              
            bin <auto[0],auto[672:687]>                   360          1          -    Covered              
            bin <auto[1],auto[656:671]>                 15608          1          -    Covered              
            bin <auto[0],auto[656:671]>                   418          1          -    Covered              
            bin <auto[1],auto[640:655]>                 16233          1          -    Covered              
            bin <auto[0],auto[640:655]>                   354          1          -    Covered              
            bin <auto[1],auto[624:639]>                 15534          1          -    Covered              
            bin <auto[0],auto[624:639]>                   370          1          -    Covered              
            bin <auto[1],auto[608:623]>                 15389          1          -    Covered              
            bin <auto[0],auto[608:623]>                   434          1          -    Covered              
            bin <auto[1],auto[592:607]>                 15305          1          -    Covered              
            bin <auto[0],auto[592:607]>                   418          1          -    Covered              
            bin <auto[1],auto[576:591]>                 16226          1          -    Covered              
            bin <auto[0],auto[576:591]>                   438          1          -    Covered              
            bin <auto[1],auto[560:575]>                 15693          1          -    Covered              
            bin <auto[0],auto[560:575]>                   439          1          -    Covered              
            bin <auto[1],auto[544:559]>                 15069          1          -    Covered              
            bin <auto[0],auto[544:559]>                   488          1          -    Covered              
            bin <auto[1],auto[528:543]>                 16204          1          -    Covered              
            bin <auto[0],auto[528:543]>                   435          1          -    Covered              
            bin <auto[1],auto[512:527]>                 15415          1          -    Covered              
            bin <auto[0],auto[512:527]>                   385          1          -    Covered              
            bin <auto[1],auto[496:511]>                 16534          1          -    Covered              
            bin <auto[0],auto[496:511]>                   393          1          -    Covered              
            bin <auto[1],auto[480:495]>                 16944          1          -    Covered              
            bin <auto[0],auto[480:495]>                   487          1          -    Covered              
            bin <auto[1],auto[464:479]>                 16690          1          -    Covered              
            bin <auto[0],auto[464:479]>                   483          1          -    Covered              
            bin <auto[1],auto[448:463]>                 15452          1          -    Covered              
            bin <auto[0],auto[448:463]>                   374          1          -    Covered              
            bin <auto[1],auto[432:447]>                 15627          1          -    Covered              
            bin <auto[0],auto[432:447]>                   359          1          -    Covered              
            bin <auto[1],auto[416:431]>                 15863          1          -    Covered              
            bin <auto[0],auto[416:431]>                   382          1          -    Covered              
            bin <auto[1],auto[400:415]>                 16332          1          -    Covered              
            bin <auto[0],auto[400:415]>                   332          1          -    Covered              
            bin <auto[1],auto[384:399]>                 15806          1          -    Covered              
            bin <auto[0],auto[384:399]>                   322          1          -    Covered              
            bin <auto[1],auto[368:383]>                 15790          1          -    Covered              
            bin <auto[0],auto[368:383]>                   391          1          -    Covered              
            bin <auto[1],auto[352:367]>                 16693          1          -    Covered              
            bin <auto[0],auto[352:367]>                   326          1          -    Covered              
            bin <auto[1],auto[336:351]>                 15744          1          -    Covered              
            bin <auto[0],auto[336:351]>                   382          1          -    Covered              
            bin <auto[1],auto[320:335]>                 15902          1          -    Covered              
            bin <auto[0],auto[320:335]>                   383          1          -    Covered              
            bin <auto[1],auto[304:319]>                 15545          1          -    Covered              
            bin <auto[0],auto[304:319]>                   355          1          -    Covered              
            bin <auto[1],auto[288:303]>                 16229          1          -    Covered              
            bin <auto[0],auto[288:303]>                   455          1          -    Covered              
            bin <auto[1],auto[272:287]>                 16588          1          -    Covered              
            bin <auto[0],auto[272:287]>                   400          1          -    Covered              
            bin <auto[1],auto[256:271]>                 16550          1          -    Covered              
            bin <auto[0],auto[256:271]>                   398          1          -    Covered              
            bin <auto[1],auto[240:255]>                 16068          1          -    Covered              
            bin <auto[0],auto[240:255]>                   528          1          -    Covered              
            bin <auto[1],auto[224:239]>                 15560          1          -    Covered              
            bin <auto[0],auto[224:239]>                   394          1          -    Covered              
            bin <auto[1],auto[208:223]>                 15954          1          -    Covered              
            bin <auto[0],auto[208:223]>                   478          1          -    Covered              
            bin <auto[1],auto[192:207]>                 16629          1          -    Covered              
            bin <auto[0],auto[192:207]>                   409          1          -    Covered              
            bin <auto[1],auto[176:191]>                 16242          1          -    Covered              
            bin <auto[0],auto[176:191]>                   483          1          -    Covered              
            bin <auto[1],auto[160:175]>                 16101          1          -    Covered              
            bin <auto[0],auto[160:175]>                   383          1          -    Covered              
            bin <auto[1],auto[144:159]>                 16457          1          -    Covered              
            bin <auto[0],auto[144:159]>                   375          1          -    Covered              
            bin <auto[1],auto[128:143]>                 16057          1          -    Covered              
            bin <auto[0],auto[128:143]>                   473          1          -    Covered              
            bin <auto[1],auto[112:127]>                 15469          1          -    Covered              
            bin <auto[0],auto[112:127]>                   426          1          -    Covered              
            bin <auto[1],auto[96:111]>                  15680          1          -    Covered              
            bin <auto[0],auto[96:111]>                    423          1          -    Covered              
            bin <auto[1],auto[80:95]>                   15919          1          -    Covered              
            bin <auto[0],auto[80:95]>                     314          1          -    Covered              
            bin <auto[1],auto[64:79]>                   15660          1          -    Covered              
            bin <auto[0],auto[64:79]>                     322          1          -    Covered              
            bin <auto[1],auto[48:63]>                   15342          1          -    Covered              
            bin <auto[0],auto[48:63]>                     377          1          -    Covered              
            bin <auto[1],auto[32:47]>                   16054          1          -    Covered              
            bin <auto[0],auto[32:47]>                     445          1          -    Covered              
            bin <auto[1],auto[16:31]>                   15612          1          -    Covered              
            bin <auto[0],auto[16:31]>                     453          1          -    Covered              
            bin <auto[1],auto[0:15]>                    16278          1          -    Covered              
            bin <auto[0],auto[0:15]>                      416          1          -    Covered              
    Cross cross_SS_n_data                             100.00%        100          -    Covered              
        covered/total bins:                               128        128          -                      
        missing/total bins:                                 0        128          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1008:1023]>                 961          1          -    Covered              
            bin <auto[0],auto[1008:1023]>               16149          1          -    Covered              
            bin <auto[1],auto[992:1007]>                  858          1          -    Covered              
            bin <auto[0],auto[992:1007]>                16105          1          -    Covered              
            bin <auto[1],auto[976:991]>                   914          1          -    Covered              
            bin <auto[0],auto[976:991]>                 16592          1          -    Covered              
            bin <auto[1],auto[960:975]>                   899          1          -    Covered              
            bin <auto[0],auto[960:975]>                 15751          1          -    Covered              
            bin <auto[1],auto[944:959]>                  1014          1          -    Covered              
            bin <auto[0],auto[944:959]>                 15385          1          -    Covered              
            bin <auto[1],auto[928:943]>                   822          1          -    Covered              
            bin <auto[0],auto[928:943]>                 16293          1          -    Covered              
            bin <auto[1],auto[912:927]>                   839          1          -    Covered              
            bin <auto[0],auto[912:927]>                 15485          1          -    Covered              
            bin <auto[1],auto[896:911]>                  1019          1          -    Covered              
            bin <auto[0],auto[896:911]>                 15555          1          -    Covered              
            bin <auto[1],auto[880:895]>                   834          1          -    Covered              
            bin <auto[0],auto[880:895]>                 15779          1          -    Covered              
            bin <auto[1],auto[864:879]>                   909          1          -    Covered              
            bin <auto[0],auto[864:879]>                 15782          1          -    Covered              
            bin <auto[1],auto[848:863]>                   702          1          -    Covered              
            bin <auto[0],auto[848:863]>                 15640          1          -    Covered              
            bin <auto[1],auto[832:847]>                   876          1          -    Covered              
            bin <auto[0],auto[832:847]>                 16204          1          -    Covered              
            bin <auto[1],auto[816:831]>                   902          1          -    Covered              
            bin <auto[0],auto[816:831]>                 14981          1          -    Covered              
            bin <auto[1],auto[800:815]>                   987          1          -    Covered              
            bin <auto[0],auto[800:815]>                 15015          1          -    Covered              
            bin <auto[1],auto[784:799]>                   876          1          -    Covered              
            bin <auto[0],auto[784:799]>                 15817          1          -    Covered              
            bin <auto[1],auto[768:783]>                   779          1          -    Covered              
            bin <auto[0],auto[768:783]>                 15039          1          -    Covered              
            bin <auto[1],auto[752:767]>                   913          1          -    Covered              
            bin <auto[0],auto[752:767]>                 15158          1          -    Covered              
            bin <auto[1],auto[736:751]>                   845          1          -    Covered              
            bin <auto[0],auto[736:751]>                 14513          1          -    Covered              
            bin <auto[1],auto[720:735]>                   883          1          -    Covered              
            bin <auto[0],auto[720:735]>                 15372          1          -    Covered              
            bin <auto[1],auto[704:719]>                   799          1          -    Covered              
            bin <auto[0],auto[704:719]>                 15185          1          -    Covered              
            bin <auto[1],auto[688:703]>                   996          1          -    Covered              
            bin <auto[0],auto[688:703]>                 15804          1          -    Covered              
            bin <auto[1],auto[672:687]>                   849          1          -    Covered              
            bin <auto[0],auto[672:687]>                 15776          1          -    Covered              
            bin <auto[1],auto[656:671]>                   872          1          -    Covered              
            bin <auto[0],auto[656:671]>                 15154          1          -    Covered              
            bin <auto[1],auto[640:655]>                  1046          1          -    Covered              
            bin <auto[0],auto[640:655]>                 15541          1          -    Covered              
            bin <auto[1],auto[624:639]>                   936          1          -    Covered              
            bin <auto[0],auto[624:639]>                 14968          1          -    Covered              
            bin <auto[1],auto[608:623]>                   725          1          -    Covered              
            bin <auto[0],auto[608:623]>                 15098          1          -    Covered              
            bin <auto[1],auto[592:607]>                   892          1          -    Covered              
            bin <auto[0],auto[592:607]>                 14831          1          -    Covered              
            bin <auto[1],auto[576:591]>                   966          1          -    Covered              
            bin <auto[0],auto[576:591]>                 15698          1          -    Covered              
            bin <auto[1],auto[560:575]>                   777          1          -    Covered              
            bin <auto[0],auto[560:575]>                 15355          1          -    Covered              
            bin <auto[1],auto[544:559]>                   876          1          -    Covered              
            bin <auto[0],auto[544:559]>                 14681          1          -    Covered              
            bin <auto[1],auto[528:543]>                   923          1          -    Covered              
            bin <auto[0],auto[528:543]>                 15716          1          -    Covered              
            bin <auto[1],auto[512:527]>                   818          1          -    Covered              
            bin <auto[0],auto[512:527]>                 14982          1          -    Covered              
            bin <auto[1],auto[496:511]>                   988          1          -    Covered              
            bin <auto[0],auto[496:511]>                 15939          1          -    Covered              
            bin <auto[1],auto[480:495]>                  1096          1          -    Covered              
            bin <auto[0],auto[480:495]>                 16335          1          -    Covered              
            bin <auto[1],auto[464:479]>                   948          1          -    Covered              
            bin <auto[0],auto[464:479]>                 16225          1          -    Covered              
            bin <auto[1],auto[448:463]>                   864          1          -    Covered              
            bin <auto[0],auto[448:463]>                 14962          1          -    Covered              
            bin <auto[1],auto[432:447]>                   971          1          -    Covered              
            bin <auto[0],auto[432:447]>                 15015          1          -    Covered              
            bin <auto[1],auto[416:431]>                   936          1          -    Covered              
            bin <auto[0],auto[416:431]>                 15309          1          -    Covered              
            bin <auto[1],auto[400:415]>                   959          1          -    Covered              
            bin <auto[0],auto[400:415]>                 15705          1          -    Covered              
            bin <auto[1],auto[384:399]>                   770          1          -    Covered              
            bin <auto[0],auto[384:399]>                 15358          1          -    Covered              
            bin <auto[1],auto[368:383]>                   941          1          -    Covered              
            bin <auto[0],auto[368:383]>                 15240          1          -    Covered              
            bin <auto[1],auto[352:367]>                   857          1          -    Covered              
            bin <auto[0],auto[352:367]>                 16162          1          -    Covered              
            bin <auto[1],auto[336:351]>                   832          1          -    Covered              
            bin <auto[0],auto[336:351]>                 15294          1          -    Covered              
            bin <auto[1],auto[320:335]>                   868          1          -    Covered              
            bin <auto[0],auto[320:335]>                 15417          1          -    Covered              
            bin <auto[1],auto[304:319]>                   765          1          -    Covered              
            bin <auto[0],auto[304:319]>                 15135          1          -    Covered              
            bin <auto[1],auto[288:303]>                   845          1          -    Covered              
            bin <auto[0],auto[288:303]>                 15839          1          -    Covered              
            bin <auto[1],auto[272:287]>                   888          1          -    Covered              
            bin <auto[0],auto[272:287]>                 16100          1          -    Covered              
            bin <auto[1],auto[256:271]>                   956          1          -    Covered              
            bin <auto[0],auto[256:271]>                 15992          1          -    Covered              
            bin <auto[1],auto[240:255]>                   766          1          -    Covered              
            bin <auto[0],auto[240:255]>                 15830          1          -    Covered              
            bin <auto[1],auto[224:239]>                   828          1          -    Covered              
            bin <auto[0],auto[224:239]>                 15126          1          -    Covered              
            bin <auto[1],auto[208:223]>                   957          1          -    Covered              
            bin <auto[0],auto[208:223]>                 15475          1          -    Covered              
            bin <auto[1],auto[192:207]>                   957          1          -    Covered              
            bin <auto[0],auto[192:207]>                 16081          1          -    Covered              
            bin <auto[1],auto[176:191]>                   845          1          -    Covered              
            bin <auto[0],auto[176:191]>                 15880          1          -    Covered              
            bin <auto[1],auto[160:175]>                   765          1          -    Covered              
            bin <auto[0],auto[160:175]>                 15719          1          -    Covered              
            bin <auto[1],auto[144:159]>                  1080          1          -    Covered              
            bin <auto[0],auto[144:159]>                 15752          1          -    Covered              
            bin <auto[1],auto[128:143]>                   773          1          -    Covered              
            bin <auto[0],auto[128:143]>                 15757          1          -    Covered              
            bin <auto[1],auto[112:127]>                   719          1          -    Covered              
            bin <auto[0],auto[112:127]>                 15176          1          -    Covered              
            bin <auto[1],auto[96:111]>                    913          1          -    Covered              
            bin <auto[0],auto[96:111]>                  15190          1          -    Covered              
            bin <auto[1],auto[80:95]>                     948          1          -    Covered              
            bin <auto[0],auto[80:95]>                   15285          1          -    Covered              
            bin <auto[1],auto[64:79]>                     899          1          -    Covered              
            bin <auto[0],auto[64:79]>                   15083          1          -    Covered              
            bin <auto[1],auto[48:63]>                     880          1          -    Covered              
            bin <auto[0],auto[48:63]>                   14839          1          -    Covered              
            bin <auto[1],auto[32:47]>                     866          1          -    Covered              
            bin <auto[0],auto[32:47]>                   15633          1          -    Covered              
            bin <auto[1],auto[16:31]>                     941          1          -    Covered              
            bin <auto[0],auto[16:31]>                   15124          1          -    Covered              
            bin <auto[1],auto[0:15]>                      912          1          -    Covered              
            bin <auto[0],auto[0:15]>                    15782          1          -    Covered              
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       4         4         0   100.00%

================================Statement Details================================

Statement Coverage for instance /wrapper_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File wrapper_pkg.sv
    1                                                package wrapper_pkg;
    2                                                
    3                                                	class wrapper_class #(int ADDR_SIZE = 8, MEM_DEPTH = 256);
    4                                                
    5                                                		//Inputs to DUT
    6                                                		bit clk;
    7                                                		rand bit rst_n, SS_n, MOSI;
    8                                                
    9                                                		//Target Address (Used in Stimulus Generation)
    10                                               		rand bit [ADDR_SIZE-1:0] temp_address;
    11                                               		rand bit [ADDR_SIZE+1:0] temp_data;
    12                                               
    13                                               
    14                                               		constraint rst_c {
    15                                               			rst_n 			dist {0:=2, 	1:=98};				//rst_n is inactive most of the time
    16                                               		}
    17                                               
    18                                               		constraint SS_c {
    19                                               			SS_n 			dist {0:=95,	1:=5};				//SS_n is active most of the time
    20                                               		}
    21                                               
    22                                               
    23                                               		covergroup wrapper_cg;
    24                                               
    25                                               			addresses_cp:		coverpoint temp_address;	//All Addresses are Exercised
    26                                               
    27                                               			cross_rst_SS: 		cross rst_n, SS_n, MOSI;	//All Combinations of Control Signals are experienced
    28                                               
    29                                               			cross_rst_n_data: 	cross rst_n, temp_data;		//All addresses/data experienced the effect of rst_n signal
    30                                               
    31                                               			cross_SS_n_data: 	cross SS_n, temp_data;		//All addresses/data experienced the effect of SS_n signal
    32                                               
    33                                               		endgroup
    34                                               
    35                                               		function new(bit rst_n = 0, SS_n = 1, MOSI = 0);
    36     1 (CP=( 8, 256))                          1     			this.rst_n 		= rst_n;
    37     1 (CP=( 8, 256))                          1     			this.SS_n 		= SS_n;
    38     1 (CP=( 8, 256))                          1     			this.MOSI	 	= MOSI;
    39                                               
    40     1 (CP=( 8, 256))                          1     			wrapper_cg = new();


COVERGROUP COVERAGE:
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /wrapper_pkg/wrapper_class/wrapper_class__1/wrapper_cg 
                                                      100.00%        100          -    Covered              
    covered/total bins:                                   398        398          -                      
    missing/total bins:                                     0        398          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint addresses_cp                           100.00%        100          -    Covered              
        covered/total bins:                                64         64          -                      
        missing/total bins:                                 0         64          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0:3]                                   16467          1          -    Covered              
        bin auto[4:7]                                   16637          1          -    Covered              
        bin auto[8:11]                                  16052          1          -    Covered              
        bin auto[12:15]                                 15797          1          -    Covered              
        bin auto[16:19]                                 16372          1          -    Covered              
        bin auto[20:23]                                 16299          1          -    Covered              
        bin auto[24:27]                                 16965          1          -    Covered              
        bin auto[28:31]                                 16350          1          -    Covered              
        bin auto[32:35]                                 16478          1          -    Covered              
        bin auto[36:39]                                 16454          1          -    Covered              
        bin auto[40:43]                                 16677          1          -    Covered              
        bin auto[44:47]                                 16110          1          -    Covered              
        bin auto[48:51]                                 16505          1          -    Covered              
        bin auto[52:55]                                 16451          1          -    Covered              
        bin auto[56:59]                                 16511          1          -    Covered              
        bin auto[60:63]                                 16941          1          -    Covered              
        bin auto[64:67]                                 16323          1          -    Covered              
        bin auto[68:71]                                 16325          1          -    Covered              
        bin auto[72:75]                                 16445          1          -    Covered              
        bin auto[76:79]                                 16776          1          -    Covered              
        bin auto[80:83]                                 16447          1          -    Covered              
        bin auto[84:87]                                 16472          1          -    Covered              
        bin auto[88:91]                                 16620          1          -    Covered              
        bin auto[92:95]                                 16171          1          -    Covered              
        bin auto[96:99]                                 15985          1          -    Covered              
        bin auto[100:103]                               16407          1          -    Covered              
        bin auto[104:107]                               16864          1          -    Covered              
        bin auto[108:111]                               15438          1          -    Covered              
        bin auto[112:115]                               16132          1          -    Covered              
        bin auto[116:119]                               16309          1          -    Covered              
        bin auto[120:123]                               16596          1          -    Covered              
        bin auto[124:127]                               15646          1          -    Covered              
        bin auto[128:131]                               16287          1          -    Covered              
        bin auto[132:135]                               16664          1          -    Covered              
        bin auto[136:139]                               16495          1          -    Covered              
        bin auto[140:143]                               16516          1          -    Covered              
        bin auto[144:147]                               16644          1          -    Covered              
        bin auto[148:151]                               16883          1          -    Covered              
        bin auto[152:155]                               16144          1          -    Covered              
        bin auto[156:159]                               17248          1          -    Covered              
        bin auto[160:163]                               16449          1          -    Covered              
        bin auto[164:167]                               16111          1          -    Covered              
        bin auto[168:171]                               16979          1          -    Covered              
        bin auto[172:175]                               16187          1          -    Covered              
        bin auto[176:179]                               16224          1          -    Covered              
        bin auto[180:183]                               16844          1          -    Covered              
        bin auto[184:187]                               16825          1          -    Covered              
        bin auto[188:191]                               16887          1          -    Covered              
        bin auto[192:195]                               16436          1          -    Covered              
        bin auto[196:199]                               16626          1          -    Covered              
        bin auto[200:203]                               15970          1          -    Covered              
        bin auto[204:207]                               16530          1          -    Covered              
        bin auto[208:211]                               16194          1          -    Covered              
        bin auto[212:215]                               16569          1          -    Covered              
        bin auto[216:219]                               15741          1          -    Covered              
        bin auto[220:223]                               16285          1          -    Covered              
        bin auto[224:227]                               16719          1          -    Covered              
        bin auto[228:231]                               16028          1          -    Covered              
        bin auto[232:235]                               16362          1          -    Covered              
        bin auto[236:239]                               16237          1          -    Covered              
        bin auto[240:243]                               16390          1          -    Covered              
        bin auto[244:247]                               16260          1          -    Covered              
        bin auto[248:251]                               15963          1          -    Covered              
        bin auto[252:255]                               16284          1          -    Covered              
    Coverpoint SS_n                                   100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                    993163          1          -    Covered              
        bin auto[1]                                     56840          1          -    Covered              
    Coverpoint temp_data                              100.00%        100          -    Covered              
        covered/total bins:                                64         64          -                      
        missing/total bins:                                 0         64          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0:15]                                  16694          1          -    Covered              
        bin auto[16:31]                                 16065          1          -    Covered              
        bin auto[32:47]                                 16499          1          -    Covered              
        bin auto[48:63]                                 15719          1          -    Covered              
        bin auto[64:79]                                 15982          1          -    Covered              
        bin auto[80:95]                                 16233          1          -    Covered              
        bin auto[96:111]                                16103          1          -    Covered              
        bin auto[112:127]                               15895          1          -    Covered              
        bin auto[128:143]                               16530          1          -    Covered              
        bin auto[144:159]                               16832          1          -    Covered              
        bin auto[160:175]                               16484          1          -    Covered              
        bin auto[176:191]                               16725          1          -    Covered              
        bin auto[192:207]                               17038          1          -    Covered              
        bin auto[208:223]                               16432          1          -    Covered              
        bin auto[224:239]                               15954          1          -    Covered              
        bin auto[240:255]                               16596          1          -    Covered              
        bin auto[256:271]                               16948          1          -    Covered              
        bin auto[272:287]                               16988          1          -    Covered              
        bin auto[288:303]                               16684          1          -    Covered              
        bin auto[304:319]                               15900          1          -    Covered              
        bin auto[320:335]                               16285          1          -    Covered              
        bin auto[336:351]                               16126          1          -    Covered              
        bin auto[352:367]                               17019          1          -    Covered              
        bin auto[368:383]                               16181          1          -    Covered              
        bin auto[384:399]                               16128          1          -    Covered              
        bin auto[400:415]                               16664          1          -    Covered              
        bin auto[416:431]                               16245          1          -    Covered              
        bin auto[432:447]                               15986          1          -    Covered              
        bin auto[448:463]                               15826          1          -    Covered              
        bin auto[464:479]                               17173          1          -    Covered              
        bin auto[480:495]                               17431          1          -    Covered              
        bin auto[496:511]                               16927          1          -    Covered              
        bin auto[512:527]                               15800          1          -    Covered              
        bin auto[528:543]                               16639          1          -    Covered              
        bin auto[544:559]                               15557          1          -    Covered              
        bin auto[560:575]                               16132          1          -    Covered              
        bin auto[576:591]                               16664          1          -    Covered              
        bin auto[592:607]                               15723          1          -    Covered              
        bin auto[608:623]                               15823          1          -    Covered              
        bin auto[624:639]                               15904          1          -    Covered              
        bin auto[640:655]                               16587          1          -    Covered              
        bin auto[656:671]                               16026          1          -    Covered              
        bin auto[672:687]                               16625          1          -    Covered              
        bin auto[688:703]                               16800          1          -    Covered              
        bin auto[704:719]                               15984          1          -    Covered              
        bin auto[720:735]                               16255          1          -    Covered              
        bin auto[736:751]                               15358          1          -    Covered              
        bin auto[752:767]                               16071          1          -    Covered              
        bin auto[768:783]                               15818          1          -    Covered              
        bin auto[784:799]                               16693          1          -    Covered              
        bin auto[800:815]                               16002          1          -    Covered              
        bin auto[816:831]                               15883          1          -    Covered              
        bin auto[832:847]                               17080          1          -    Covered              
        bin auto[848:863]                               16342          1          -    Covered              
        bin auto[864:879]                               16691          1          -    Covered              
        bin auto[880:895]                               16613          1          -    Covered              
        bin auto[896:911]                               16574          1          -    Covered              
        bin auto[912:927]                               16324          1          -    Covered              
        bin auto[928:943]                               17115          1          -    Covered              
        bin auto[944:959]                               16399          1          -    Covered              
        bin auto[960:975]                               16650          1          -    Covered              
        bin auto[976:991]                               17506          1          -    Covered              
        bin auto[992:1007]                              16963          1          -    Covered              
        bin auto[1008:1023]                             17110          1          -    Covered              
    Coverpoint rst_n                                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                     26289          1          -    Covered              
        bin auto[1]                                   1023714          1          -    Covered              
    Coverpoint MOSI                                   100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                    524932          1          -    Covered              
        bin auto[1]                                    525071          1          -    Covered              
    Cross cross_rst_SS                                100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>               26879          1          -    Covered              
            bin <auto[0],auto[1],auto[1]>                1781          1          -    Covered              
            bin <auto[1],auto[0],auto[1]>              485093          1          -    Covered              
            bin <auto[0],auto[0],auto[1]>               11318          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>               26401          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                1779          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>              485341          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>               11411          1          -    Covered              
    Cross cross_rst_n_data                            100.00%        100          -    Covered              
        covered/total bins:                               128        128          -                      
        missing/total bins:                                 0        128          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1008:1023]>               16720          1          -    Covered              
            bin <auto[0],auto[1008:1023]>                 390          1          -    Covered              
            bin <auto[1],auto[992:1007]>                16572          1          -    Covered              
            bin <auto[0],auto[992:1007]>                  391          1          -    Covered              
            bin <auto[1],auto[976:991]>                 17082          1          -    Covered              
            bin <auto[0],auto[976:991]>                   424          1          -    Covered              
            bin <auto[1],auto[960:975]>                 16272          1          -    Covered              
            bin <auto[0],auto[960:975]>                   378          1          -    Covered              
            bin <auto[1],auto[944:959]>                 16012          1          -    Covered              
            bin <auto[0],auto[944:959]>                   387          1          -    Covered              
            bin <auto[1],auto[928:943]>                 16720          1          -    Covered              
            bin <auto[0],auto[928:943]>                   395          1          -    Covered              
            bin <auto[1],auto[912:927]>                 15948          1          -    Covered              
            bin <auto[0],auto[912:927]>                   376          1          -    Covered              
            bin <auto[1],auto[896:911]>                 16153          1          -    Covered              
            bin <auto[0],auto[896:911]>                   421          1          -    Covered              
            bin <auto[1],auto[880:895]>                 16109          1          -    Covered              
            bin <auto[0],auto[880:895]>                   504          1          -    Covered              
            bin <auto[1],auto[864:879]>                 16188          1          -    Covered              
            bin <auto[0],auto[864:879]>                   503          1          -    Covered              
            bin <auto[1],auto[848:863]>                 15991          1          -    Covered              
            bin <auto[0],auto[848:863]>                   351          1          -    Covered              
            bin <auto[1],auto[832:847]>                 16723          1          -    Covered              
            bin <auto[0],auto[832:847]>                   357          1          -    Covered              
            bin <auto[1],auto[816:831]>                 15440          1          -    Covered              
            bin <auto[0],auto[816:831]>                   443          1          -    Covered              
            bin <auto[1],auto[800:815]>                 15554          1          -    Covered              
            bin <auto[0],auto[800:815]>                   448          1          -    Covered              
            bin <auto[1],auto[784:799]>                 16287          1          -    Covered              
            bin <auto[0],auto[784:799]>                   406          1          -    Covered              
            bin <auto[1],auto[768:783]>                 15372          1          -    Covered              
            bin <auto[0],auto[768:783]>                   446          1          -    Covered              
            bin <auto[1],auto[752:767]>                 15740          1          -    Covered              
            bin <auto[0],auto[752:767]>                   331          1          -    Covered              
            bin <auto[1],auto[736:751]>                 14848          1          -    Covered              
            bin <auto[0],auto[736:751]>                   510          1          -    Covered              
            bin <auto[1],auto[720:735]>                 15752          1          -    Covered              
            bin <auto[0],auto[720:735]>                   503          1          -    Covered              
            bin <auto[1],auto[704:719]>                 15541          1          -    Covered              
            bin <auto[0],auto[704:719]>                   443          1          -    Covered              
            bin <auto[1],auto[688:703]>                 16378          1          -    Covered              
            bin <auto[0],auto[688:703]>                   422          1          -    Covered              
            bin <auto[1],auto[672:687]>                 16265          1          -    Covered              
            bin <auto[0],auto[672:687]>                   360          1          -    Covered              
            bin <auto[1],auto[656:671]>                 15608          1          -    Covered              
            bin <auto[0],auto[656:671]>                   418          1          -    Covered              
            bin <auto[1],auto[640:655]>                 16233          1          -    Covered              
            bin <auto[0],auto[640:655]>                   354          1          -    Covered              
            bin <auto[1],auto[624:639]>                 15534          1          -    Covered              
            bin <auto[0],auto[624:639]>                   370          1          -    Covered              
            bin <auto[1],auto[608:623]>                 15389          1          -    Covered              
            bin <auto[0],auto[608:623]>                   434          1          -    Covered              
            bin <auto[1],auto[592:607]>                 15305          1          -    Covered              
            bin <auto[0],auto[592:607]>                   418          1          -    Covered              
            bin <auto[1],auto[576:591]>                 16226          1          -    Covered              
            bin <auto[0],auto[576:591]>                   438          1          -    Covered              
            bin <auto[1],auto[560:575]>                 15693          1          -    Covered              
            bin <auto[0],auto[560:575]>                   439          1          -    Covered              
            bin <auto[1],auto[544:559]>                 15069          1          -    Covered              
            bin <auto[0],auto[544:559]>                   488          1          -    Covered              
            bin <auto[1],auto[528:543]>                 16204          1          -    Covered              
            bin <auto[0],auto[528:543]>                   435          1          -    Covered              
            bin <auto[1],auto[512:527]>                 15415          1          -    Covered              
            bin <auto[0],auto[512:527]>                   385          1          -    Covered              
            bin <auto[1],auto[496:511]>                 16534          1          -    Covered              
            bin <auto[0],auto[496:511]>                   393          1          -    Covered              
            bin <auto[1],auto[480:495]>                 16944          1          -    Covered              
            bin <auto[0],auto[480:495]>                   487          1          -    Covered              
            bin <auto[1],auto[464:479]>                 16690          1          -    Covered              
            bin <auto[0],auto[464:479]>                   483          1          -    Covered              
            bin <auto[1],auto[448:463]>                 15452          1          -    Covered              
            bin <auto[0],auto[448:463]>                   374          1          -    Covered              
            bin <auto[1],auto[432:447]>                 15627          1          -    Covered              
            bin <auto[0],auto[432:447]>                   359          1          -    Covered              
            bin <auto[1],auto[416:431]>                 15863          1          -    Covered              
            bin <auto[0],auto[416:431]>                   382          1          -    Covered              
            bin <auto[1],auto[400:415]>                 16332          1          -    Covered              
            bin <auto[0],auto[400:415]>                   332          1          -    Covered              
            bin <auto[1],auto[384:399]>                 15806          1          -    Covered              
            bin <auto[0],auto[384:399]>                   322          1          -    Covered              
            bin <auto[1],auto[368:383]>                 15790          1          -    Covered              
            bin <auto[0],auto[368:383]>                   391          1          -    Covered              
            bin <auto[1],auto[352:367]>                 16693          1          -    Covered              
            bin <auto[0],auto[352:367]>                   326          1          -    Covered              
            bin <auto[1],auto[336:351]>                 15744          1          -    Covered              
            bin <auto[0],auto[336:351]>                   382          1          -    Covered              
            bin <auto[1],auto[320:335]>                 15902          1          -    Covered              
            bin <auto[0],auto[320:335]>                   383          1          -    Covered              
            bin <auto[1],auto[304:319]>                 15545          1          -    Covered              
            bin <auto[0],auto[304:319]>                   355          1          -    Covered              
            bin <auto[1],auto[288:303]>                 16229          1          -    Covered              
            bin <auto[0],auto[288:303]>                   455          1          -    Covered              
            bin <auto[1],auto[272:287]>                 16588          1          -    Covered              
            bin <auto[0],auto[272:287]>                   400          1          -    Covered              
            bin <auto[1],auto[256:271]>                 16550          1          -    Covered              
            bin <auto[0],auto[256:271]>                   398          1          -    Covered              
            bin <auto[1],auto[240:255]>                 16068          1          -    Covered              
            bin <auto[0],auto[240:255]>                   528          1          -    Covered              
            bin <auto[1],auto[224:239]>                 15560          1          -    Covered              
            bin <auto[0],auto[224:239]>                   394          1          -    Covered              
            bin <auto[1],auto[208:223]>                 15954          1          -    Covered              
            bin <auto[0],auto[208:223]>                   478          1          -    Covered              
            bin <auto[1],auto[192:207]>                 16629          1          -    Covered              
            bin <auto[0],auto[192:207]>                   409          1          -    Covered              
            bin <auto[1],auto[176:191]>                 16242          1          -    Covered              
            bin <auto[0],auto[176:191]>                   483          1          -    Covered              
            bin <auto[1],auto[160:175]>                 16101          1          -    Covered              
            bin <auto[0],auto[160:175]>                   383          1          -    Covered              
            bin <auto[1],auto[144:159]>                 16457          1          -    Covered              
            bin <auto[0],auto[144:159]>                   375          1          -    Covered              
            bin <auto[1],auto[128:143]>                 16057          1          -    Covered              
            bin <auto[0],auto[128:143]>                   473          1          -    Covered              
            bin <auto[1],auto[112:127]>                 15469          1          -    Covered              
            bin <auto[0],auto[112:127]>                   426          1          -    Covered              
            bin <auto[1],auto[96:111]>                  15680          1          -    Covered              
            bin <auto[0],auto[96:111]>                    423          1          -    Covered              
            bin <auto[1],auto[80:95]>                   15919          1          -    Covered              
            bin <auto[0],auto[80:95]>                     314          1          -    Covered              
            bin <auto[1],auto[64:79]>                   15660          1          -    Covered              
            bin <auto[0],auto[64:79]>                     322          1          -    Covered              
            bin <auto[1],auto[48:63]>                   15342          1          -    Covered              
            bin <auto[0],auto[48:63]>                     377          1          -    Covered              
            bin <auto[1],auto[32:47]>                   16054          1          -    Covered              
            bin <auto[0],auto[32:47]>                     445          1          -    Covered              
            bin <auto[1],auto[16:31]>                   15612          1          -    Covered              
            bin <auto[0],auto[16:31]>                     453          1          -    Covered              
            bin <auto[1],auto[0:15]>                    16278          1          -    Covered              
            bin <auto[0],auto[0:15]>                      416          1          -    Covered              
    Cross cross_SS_n_data                             100.00%        100          -    Covered              
        covered/total bins:                               128        128          -                      
        missing/total bins:                                 0        128          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1008:1023]>                 961          1          -    Covered              
            bin <auto[0],auto[1008:1023]>               16149          1          -    Covered              
            bin <auto[1],auto[992:1007]>                  858          1          -    Covered              
            bin <auto[0],auto[992:1007]>                16105          1          -    Covered              
            bin <auto[1],auto[976:991]>                   914          1          -    Covered              
            bin <auto[0],auto[976:991]>                 16592          1          -    Covered              
            bin <auto[1],auto[960:975]>                   899          1          -    Covered              
            bin <auto[0],auto[960:975]>                 15751          1          -    Covered              
            bin <auto[1],auto[944:959]>                  1014          1          -    Covered              
            bin <auto[0],auto[944:959]>                 15385          1          -    Covered              
            bin <auto[1],auto[928:943]>                   822          1          -    Covered              
            bin <auto[0],auto[928:943]>                 16293          1          -    Covered              
            bin <auto[1],auto[912:927]>                   839          1          -    Covered              
            bin <auto[0],auto[912:927]>                 15485          1          -    Covered              
            bin <auto[1],auto[896:911]>                  1019          1          -    Covered              
            bin <auto[0],auto[896:911]>                 15555          1          -    Covered              
            bin <auto[1],auto[880:895]>                   834          1          -    Covered              
            bin <auto[0],auto[880:895]>                 15779          1          -    Covered              
            bin <auto[1],auto[864:879]>                   909          1          -    Covered              
            bin <auto[0],auto[864:879]>                 15782          1          -    Covered              
            bin <auto[1],auto[848:863]>                   702          1          -    Covered              
            bin <auto[0],auto[848:863]>                 15640          1          -    Covered              
            bin <auto[1],auto[832:847]>                   876          1          -    Covered              
            bin <auto[0],auto[832:847]>                 16204          1          -    Covered              
            bin <auto[1],auto[816:831]>                   902          1          -    Covered              
            bin <auto[0],auto[816:831]>                 14981          1          -    Covered              
            bin <auto[1],auto[800:815]>                   987          1          -    Covered              
            bin <auto[0],auto[800:815]>                 15015          1          -    Covered              
            bin <auto[1],auto[784:799]>                   876          1          -    Covered              
            bin <auto[0],auto[784:799]>                 15817          1          -    Covered              
            bin <auto[1],auto[768:783]>                   779          1          -    Covered              
            bin <auto[0],auto[768:783]>                 15039          1          -    Covered              
            bin <auto[1],auto[752:767]>                   913          1          -    Covered              
            bin <auto[0],auto[752:767]>                 15158          1          -    Covered              
            bin <auto[1],auto[736:751]>                   845          1          -    Covered              
            bin <auto[0],auto[736:751]>                 14513          1          -    Covered              
            bin <auto[1],auto[720:735]>                   883          1          -    Covered              
            bin <auto[0],auto[720:735]>                 15372          1          -    Covered              
            bin <auto[1],auto[704:719]>                   799          1          -    Covered              
            bin <auto[0],auto[704:719]>                 15185          1          -    Covered              
            bin <auto[1],auto[688:703]>                   996          1          -    Covered              
            bin <auto[0],auto[688:703]>                 15804          1          -    Covered              
            bin <auto[1],auto[672:687]>                   849          1          -    Covered              
            bin <auto[0],auto[672:687]>                 15776          1          -    Covered              
            bin <auto[1],auto[656:671]>                   872          1          -    Covered              
            bin <auto[0],auto[656:671]>                 15154          1          -    Covered              
            bin <auto[1],auto[640:655]>                  1046          1          -    Covered              
            bin <auto[0],auto[640:655]>                 15541          1          -    Covered              
            bin <auto[1],auto[624:639]>                   936          1          -    Covered              
            bin <auto[0],auto[624:639]>                 14968          1          -    Covered              
            bin <auto[1],auto[608:623]>                   725          1          -    Covered              
            bin <auto[0],auto[608:623]>                 15098          1          -    Covered              
            bin <auto[1],auto[592:607]>                   892          1          -    Covered              
            bin <auto[0],auto[592:607]>                 14831          1          -    Covered              
            bin <auto[1],auto[576:591]>                   966          1          -    Covered              
            bin <auto[0],auto[576:591]>                 15698          1          -    Covered              
            bin <auto[1],auto[560:575]>                   777          1          -    Covered              
            bin <auto[0],auto[560:575]>                 15355          1          -    Covered              
            bin <auto[1],auto[544:559]>                   876          1          -    Covered              
            bin <auto[0],auto[544:559]>                 14681          1          -    Covered              
            bin <auto[1],auto[528:543]>                   923          1          -    Covered              
            bin <auto[0],auto[528:543]>                 15716          1          -    Covered              
            bin <auto[1],auto[512:527]>                   818          1          -    Covered              
            bin <auto[0],auto[512:527]>                 14982          1          -    Covered              
            bin <auto[1],auto[496:511]>                   988          1          -    Covered              
            bin <auto[0],auto[496:511]>                 15939          1          -    Covered              
            bin <auto[1],auto[480:495]>                  1096          1          -    Covered              
            bin <auto[0],auto[480:495]>                 16335          1          -    Covered              
            bin <auto[1],auto[464:479]>                   948          1          -    Covered              
            bin <auto[0],auto[464:479]>                 16225          1          -    Covered              
            bin <auto[1],auto[448:463]>                   864          1          -    Covered              
            bin <auto[0],auto[448:463]>                 14962          1          -    Covered              
            bin <auto[1],auto[432:447]>                   971          1          -    Covered              
            bin <auto[0],auto[432:447]>                 15015          1          -    Covered              
            bin <auto[1],auto[416:431]>                   936          1          -    Covered              
            bin <auto[0],auto[416:431]>                 15309          1          -    Covered              
            bin <auto[1],auto[400:415]>                   959          1          -    Covered              
            bin <auto[0],auto[400:415]>                 15705          1          -    Covered              
            bin <auto[1],auto[384:399]>                   770          1          -    Covered              
            bin <auto[0],auto[384:399]>                 15358          1          -    Covered              
            bin <auto[1],auto[368:383]>                   941          1          -    Covered              
            bin <auto[0],auto[368:383]>                 15240          1          -    Covered              
            bin <auto[1],auto[352:367]>                   857          1          -    Covered              
            bin <auto[0],auto[352:367]>                 16162          1          -    Covered              
            bin <auto[1],auto[336:351]>                   832          1          -    Covered              
            bin <auto[0],auto[336:351]>                 15294          1          -    Covered              
            bin <auto[1],auto[320:335]>                   868          1          -    Covered              
            bin <auto[0],auto[320:335]>                 15417          1          -    Covered              
            bin <auto[1],auto[304:319]>                   765          1          -    Covered              
            bin <auto[0],auto[304:319]>                 15135          1          -    Covered              
            bin <auto[1],auto[288:303]>                   845          1          -    Covered              
            bin <auto[0],auto[288:303]>                 15839          1          -    Covered              
            bin <auto[1],auto[272:287]>                   888          1          -    Covered              
            bin <auto[0],auto[272:287]>                 16100          1          -    Covered              
            bin <auto[1],auto[256:271]>                   956          1          -    Covered              
            bin <auto[0],auto[256:271]>                 15992          1          -    Covered              
            bin <auto[1],auto[240:255]>                   766          1          -    Covered              
            bin <auto[0],auto[240:255]>                 15830          1          -    Covered              
            bin <auto[1],auto[224:239]>                   828          1          -    Covered              
            bin <auto[0],auto[224:239]>                 15126          1          -    Covered              
            bin <auto[1],auto[208:223]>                   957          1          -    Covered              
            bin <auto[0],auto[208:223]>                 15475          1          -    Covered              
            bin <auto[1],auto[192:207]>                   957          1          -    Covered              
            bin <auto[0],auto[192:207]>                 16081          1          -    Covered              
            bin <auto[1],auto[176:191]>                   845          1          -    Covered              
            bin <auto[0],auto[176:191]>                 15880          1          -    Covered              
            bin <auto[1],auto[160:175]>                   765          1          -    Covered              
            bin <auto[0],auto[160:175]>                 15719          1          -    Covered              
            bin <auto[1],auto[144:159]>                  1080          1          -    Covered              
            bin <auto[0],auto[144:159]>                 15752          1          -    Covered              
            bin <auto[1],auto[128:143]>                   773          1          -    Covered              
            bin <auto[0],auto[128:143]>                 15757          1          -    Covered              
            bin <auto[1],auto[112:127]>                   719          1          -    Covered              
            bin <auto[0],auto[112:127]>                 15176          1          -    Covered              
            bin <auto[1],auto[96:111]>                    913          1          -    Covered              
            bin <auto[0],auto[96:111]>                  15190          1          -    Covered              
            bin <auto[1],auto[80:95]>                     948          1          -    Covered              
            bin <auto[0],auto[80:95]>                   15285          1          -    Covered              
            bin <auto[1],auto[64:79]>                     899          1          -    Covered              
            bin <auto[0],auto[64:79]>                   15083          1          -    Covered              
            bin <auto[1],auto[48:63]>                     880          1          -    Covered              
            bin <auto[0],auto[48:63]>                   14839          1          -    Covered              
            bin <auto[1],auto[32:47]>                     866          1          -    Covered              
            bin <auto[0],auto[32:47]>                   15633          1          -    Covered              
            bin <auto[1],auto[16:31]>                     941          1          -    Covered              
            bin <auto[0],auto[16:31]>                   15124          1          -    Covered              
            bin <auto[1],auto[0:15]>                      912          1          -    Covered              
            bin <auto[0],auto[0:15]>                    15782          1          -    Covered              

TOTAL COVERGROUP COVERAGE: 100.00%  COVERGROUP TYPES: 1

DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
/SPI_Wrapper_tb/DUT/wrap_sva_inst/cover_reset_asserted 
                                         wrapper_sva Verilog  SVA  wrapper_sva.sv(89)
                                                                              12229 Covered   
/SPI_Wrapper_tb/DUT/wrap_sva_inst/cover_no_wr_op 
                                         wrapper_sva Verilog  SVA  wrapper_sva.sv(92)
                                                                              499210 Covered   
/SPI_Wrapper_tb/DUT/wrap_sva_inst/cover_SS_inactive 
                                         wrapper_sva Verilog  SVA  wrapper_sva.sv(95)
                                                                              55109 Covered   
/SPI_Wrapper_tb/DUT/wrap_sva_inst/cover_SS_MISO_no_rd 
                                         wrapper_sva Verilog  SVA  wrapper_sva.sv(98)
                                                                              804334 Covered   
/SPI_Wrapper_tb/DUT/wrap_sva_inst/cover_MISO_tx_inactive 
                                         wrapper_sva Verilog  SVA  wrapper_sva.sv(101)
                                                                              749894 Covered   

TOTAL DIRECTIVE COVERAGE: 100.00%  COVERS: 5

ASSERTION RESULTS:
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/SPI_Wrapper_tb/stimulus_gen_reset/#anonblk#60337058#149#4#/#ublk#60337058#149/immed__150
                     SPI_Wrapper_tb.sv(150)             0          1
/SPI_Wrapper_tb/stimulus_gen1/#anonblk#60337058#195#4#/#ublk#60337058#195/immed__196
                     SPI_Wrapper_tb.sv(196)             0          1
/SPI_Wrapper_tb/stimulus_gen1/#anonblk#60337058#195#4#/#ublk#60337058#195/#anonblk#60337058#221#4#/#ublk#60337058#221/immed__222
                     SPI_Wrapper_tb.sv(222)             0          1
/SPI_Wrapper_tb/stimulus_gen1/#anonblk#60337058#195#4#/#ublk#60337058#195/#anonblk#60337058#253#4#/#ublk#60337058#253/immed__254
                     SPI_Wrapper_tb.sv(254)             0          1
/SPI_Wrapper_tb/stimulus_gen2/#anonblk#60337058#276#4#/#anonblk#60337058#278#4#/#ublk#60337058#278/immed__279
                     SPI_Wrapper_tb.sv(279)             0          1
/SPI_Wrapper_tb/stimulus_gen3/#anonblk#60337058#293#4#/#ublk#60337058#293/immed__294
                     SPI_Wrapper_tb.sv(294)             0          1
/SPI_Wrapper_tb/stimulus_gen3/#anonblk#60337058#293#4#/#ublk#60337058#293/#anonblk#60337058#296#4#/#ublk#60337058#296/immed__297
                     SPI_Wrapper_tb.sv(297)             0          1
/SPI_Wrapper_tb/stimulus_gen4/#anonblk#60337058#311#4#/#ublk#60337058#311/immed__312
                     SPI_Wrapper_tb.sv(312)             0          1
/SPI_Wrapper_tb/DUT/wrap_sva_inst/assertion_reset_asserted
                     wrapper_sva.sv(88)                 0          1
/SPI_Wrapper_tb/DUT/wrap_sva_inst/assertion_no_wr_op
                     wrapper_sva.sv(91)                 0          1
/SPI_Wrapper_tb/DUT/wrap_sva_inst/assertion_SS_inactive
                     wrapper_sva.sv(94)                 0          1
/SPI_Wrapper_tb/DUT/wrap_sva_inst/assertion_MISO_no_rd
                     wrapper_sva.sv(97)                 0          1
/SPI_Wrapper_tb/DUT/wrap_sva_inst/assertion_MISO_tx_inactive
                     wrapper_sva.sv(100)                0          1

Total Coverage By Instance (filtered view): 96.57%

