# Copyright (C) 2018  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.

# Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
# File: U:\Quartus Workspace\TrafficLightSystem\traffic_light\traffic_light.csv
# Generated on: Fri Jan 21 14:52:05 2022

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Strict Preservation
A,Output,PIN_W10,3,B3_N0,,,,,,
C,Input,,,,,,,,,
G,Output,PIN_V9,3,B3_N0,2.5 V,,,,,
PG,Output,PIN_W13,4,B4_N0,,,,,,
PR,Output,PIN_AA10,3,B3_N0,,,,,,
Q0,Input,PIN_C10,7,B7_N0,,,,,,
Q1,Input,PIN_C11,7,B7_N0,,,,,,
Q2,Input,PIN_D12,7,B7_N0,,,,,,
R,Output,PIN_W9,3,B3_N0,,,,,,
