#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Feb 19 00:59:04 2018
# Process ID: 14120
# Current directory: C:/Users/Jake/Engineering/ZYNQ/PS-MIO
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13180 C:\Users\Jake\Engineering\ZYNQ\PS-MIO\PS-MIO.xpr
# Log file: C:/Users/Jake/Engineering/ZYNQ/PS-MIO/vivado.log
# Journal file: C:/Users/Jake/Engineering/ZYNQ/PS-MIO\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Jake/Engineering/ZYNQ/PS-MIO/PS-MIO.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 766.344 ; gain = 91.547
update_compile_order -fileset sources_1
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jake/Engineering/ZYNQ/PS-MIO/PS-MIO.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Jake/Engineering/ZYNQ/PS-MIO/PS-MIO.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/Jake/Engineering/ZYNQ/PS-MIO/PS-MIO.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [C:/Users/Jake/Engineering/ZYNQ/PS-MIO/PS-MIO.srcs/constrs_1/new/rgb.xdc]
Finished Parsing XDC File [C:/Users/Jake/Engineering/ZYNQ/PS-MIO/PS-MIO.srcs/constrs_1/new/rgb.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 1172.879 ; gain = 399.531
exit
INFO: [Common 17-206] Exiting Vivado at Mon Feb 19 01:01:00 2018...
