
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'k:/ECE532/prj/IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado/2018.1/data/ip'.
add_files: Time (s): cpu = 00:00:12 ; elapsed = 00:00:24 . Memory (MB): peak = 362.066 ; gain = 114.715
Command: synth_design -top design_1_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10352 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 471.129 ; gain = 105.961
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [K:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [K:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_ethernetlite_0_0' [K:/ECE532/prj/project/project.runs/synth_1/.Xil/Vivado-2352-School/realtime/design_1_axi_ethernetlite_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_ethernetlite_0_0' (1#1) [K:/ECE532/prj/project/project.runs/synth_1/.Xil/Vivado-2352-School/realtime/design_1_axi_ethernetlite_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_ethernetlite_0' of module 'design_1_axi_ethernetlite_0_0' requires 34 connections, but only 32 given [K:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/synth/design_1.v:401]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_intc_0_0' [K:/ECE532/prj/project/project.runs/synth_1/.Xil/Vivado-2352-School/realtime/design_1_axi_intc_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_intc_0_0' (2#1) [K:/ECE532/prj/project/project.runs/synth_1/.Xil/Vivado-2352-School/realtime/design_1_axi_intc_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_mem_intercon_0' [K:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/synth/design_1.v:941]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1R706YB' [K:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/synth/design_1.v:2116]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_cc_0' [K:/ECE532/prj/project/project.runs/synth_1/.Xil/Vivado-2352-School/realtime/design_1_auto_cc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_cc_0' (3#1) [K:/ECE532/prj/project/project.runs/synth_1/.Xil/Vivado-2352-School/realtime/design_1_auto_cc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [K:/ECE532/prj/project/project.runs/synth_1/.Xil/Vivado-2352-School/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (4#1) [K:/ECE532/prj/project/project.runs/synth_1/.Xil/Vivado-2352-School/realtime/design_1_auto_pc_0_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'design_1_auto_pc_0' requires 56 connections, but only 54 given [K:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/synth/design_1.v:2405]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1R706YB' (5#1) [K:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/synth/design_1.v:2116]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_3HM21E' [K:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/synth/design_1.v:2462]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_0' [K:/ECE532/prj/project/project.runs/synth_1/.Xil/Vivado-2352-School/realtime/design_1_auto_ds_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_0' (6#1) [K:/ECE532/prj/project/project.runs/synth_1/.Xil/Vivado-2352-School/realtime/design_1_auto_ds_0_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_ds' of module 'design_1_auto_ds_0' requires 40 connections, but only 38 given [K:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/synth/design_1.v:2621]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_3HM21E' (7#1) [K:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/synth/design_1.v:2462]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_1RU8VXS' [K:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/synth/design_1.v:2662]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_cc_1' [K:/ECE532/prj/project/project.runs/synth_1/.Xil/Vivado-2352-School/realtime/design_1_auto_cc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_cc_1' (8#1) [K:/ECE532/prj/project/project.runs/synth_1/.Xil/Vivado-2352-School/realtime/design_1_auto_cc_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_1' [K:/ECE532/prj/project/project.runs/synth_1/.Xil/Vivado-2352-School/realtime/design_1_auto_ds_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_1' (9#1) [K:/ECE532/prj/project/project.runs/synth_1/.Xil/Vivado-2352-School/realtime/design_1_auto_ds_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_1RU8VXS' (10#1) [K:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/synth/design_1.v:2662]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_2KOEHD' [K:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/synth/design_1.v:2938]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_2' [K:/ECE532/prj/project/project.runs/synth_1/.Xil/Vivado-2352-School/realtime/design_1_auto_ds_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_2' (11#1) [K:/ECE532/prj/project/project.runs/synth_1/.Xil/Vivado-2352-School/realtime/design_1_auto_ds_2_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_ds' of module 'design_1_auto_ds_2' requires 40 connections, but only 38 given [K:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/synth/design_1.v:3097]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_2KOEHD' (12#1) [K:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/synth/design_1.v:2938]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_1SHHK51' [K:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/synth/design_1.v:3138]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_3' [K:/ECE532/prj/project/project.runs/synth_1/.Xil/Vivado-2352-School/realtime/design_1_auto_ds_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_3' (13#1) [K:/ECE532/prj/project/project.runs/synth_1/.Xil/Vivado-2352-School/realtime/design_1_auto_ds_3_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_ds' of module 'design_1_auto_ds_3' requires 40 connections, but only 38 given [K:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/synth/design_1.v:3297]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_1SHHK51' (14#1) [K:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/synth/design_1.v:3138]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_208S0K' [K:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/synth/design_1.v:3338]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_4' [K:/ECE532/prj/project/project.runs/synth_1/.Xil/Vivado-2352-School/realtime/design_1_auto_ds_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_4' (15#1) [K:/ECE532/prj/project/project.runs/synth_1/.Xil/Vivado-2352-School/realtime/design_1_auto_ds_4_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_ds' of module 'design_1_auto_ds_4' requires 40 connections, but only 38 given [K:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/synth/design_1.v:3497]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_208S0K' (16#1) [K:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/synth/design_1.v:3338]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_7HNO1D' [K:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/synth/design_1.v:3772]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_us_df_0' [K:/ECE532/prj/project/project.runs/synth_1/.Xil/Vivado-2352-School/realtime/design_1_auto_us_df_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_us_df_0' (17#1) [K:/ECE532/prj/project/project.runs/synth_1/.Xil/Vivado-2352-School/realtime/design_1_auto_us_df_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_7HNO1D' (18#1) [K:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/synth/design_1.v:3772]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_1W60HW0' [K:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/synth/design_1.v:3986]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_us_df_1' [K:/ECE532/prj/project/project.runs/synth_1/.Xil/Vivado-2352-School/realtime/design_1_auto_us_df_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_us_df_1' (19#1) [K:/ECE532/prj/project/project.runs/synth_1/.Xil/Vivado-2352-School/realtime/design_1_auto_us_df_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_1W60HW0' (20#1) [K:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/synth/design_1.v:3986]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_0' [K:/ECE532/prj/project/project.runs/synth_1/.Xil/Vivado-2352-School/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_0' (21#1) [K:/ECE532/prj/project/project.runs/synth_1/.Xil/Vivado-2352-School/realtime/design_1_xbar_0_stub.v:6]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_awready' does not match port width (2) of module 'design_1_xbar_0' [K:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/synth/design_1.v:2101]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_bresp' does not match port width (4) of module 'design_1_xbar_0' [K:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/synth/design_1.v:2104]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_bvalid' does not match port width (2) of module 'design_1_xbar_0' [K:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/synth/design_1.v:2105]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_wready' does not match port width (2) of module 'design_1_xbar_0' [K:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/synth/design_1.v:2111]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_mem_intercon_0' (22#1) [K:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/synth/design_1.v:941]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_timer_0_0' [K:/ECE532/prj/project/project.runs/synth_1/.Xil/Vivado-2352-School/realtime/design_1_axi_timer_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_timer_0_0' (23#1) [K:/ECE532/prj/project/project.runs/synth_1/.Xil/Vivado-2352-School/realtime/design_1_axi_timer_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_timer_0' of module 'design_1_axi_timer_0_0' requires 26 connections, but only 23 given [K:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/synth/design_1.v:622]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_uartlite_0_0' [K:/ECE532/prj/project/project.runs/synth_1/.Xil/Vivado-2352-School/realtime/design_1_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_uartlite_0_0' (24#1) [K:/ECE532/prj/project/project.runs/synth_1/.Xil/Vivado-2352-School/realtime/design_1_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_1_1' [K:/ECE532/prj/project/project.runs/synth_1/.Xil/Vivado-2352-School/realtime/design_1_clk_wiz_1_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_1_1' (25#1) [K:/ECE532/prj/project/project.runs/synth_1/.Xil/Vivado-2352-School/realtime/design_1_clk_wiz_1_1_stub.v:5]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [K:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/synth/design_1.v:676]
INFO: [Synth 8-6157] synthesizing module 'design_1_ila_0_0' [K:/ECE532/prj/project/project.runs/synth_1/.Xil/Vivado-2352-School/realtime/design_1_ila_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ila_0_0' (26#1) [K:/ECE532/prj/project/project.runs/synth_1/.Xil/Vivado-2352-School/realtime/design_1_ila_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_mdm_1_1' [K:/ECE532/prj/project/project.runs/synth_1/.Xil/Vivado-2352-School/realtime/design_1_mdm_1_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_mdm_1_1' (27#1) [K:/ECE532/prj/project/project.runs/synth_1/.Xil/Vivado-2352-School/realtime/design_1_mdm_1_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_microblaze_0_1' [K:/ECE532/prj/project/project.runs/synth_1/.Xil/Vivado-2352-School/realtime/design_1_microblaze_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_microblaze_0_1' (28#1) [K:/ECE532/prj/project/project.runs/synth_1/.Xil/Vivado-2352-School/realtime/design_1_microblaze_0_1_stub.v:6]
WARNING: [Synth 8-350] instance 'microblaze_0' of module 'design_1_microblaze_0_1' requires 71 connections, but only 63 given [K:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/synth/design_1.v:710]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' [K:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/synth/design_1.v:3538]
INFO: [Synth 8-6157] synthesizing module 'design_1_dlmb_bram_if_cntlr_1' [K:/ECE532/prj/project/project.runs/synth_1/.Xil/Vivado-2352-School/realtime/design_1_dlmb_bram_if_cntlr_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_dlmb_bram_if_cntlr_1' (29#1) [K:/ECE532/prj/project/project.runs/synth_1/.Xil/Vivado-2352-School/realtime/design_1_dlmb_bram_if_cntlr_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_dlmb_v10_1' [K:/ECE532/prj/project/project.runs/synth_1/.Xil/Vivado-2352-School/realtime/design_1_dlmb_v10_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_dlmb_v10_1' (30#1) [K:/ECE532/prj/project/project.runs/synth_1/.Xil/Vivado-2352-School/realtime/design_1_dlmb_v10_1_stub.v:6]
WARNING: [Synth 8-350] instance 'dlmb_v10' of module 'design_1_dlmb_v10_1' requires 25 connections, but only 24 given [K:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/synth/design_1.v:3684]
INFO: [Synth 8-6157] synthesizing module 'design_1_ilmb_bram_if_cntlr_1' [K:/ECE532/prj/project/project.runs/synth_1/.Xil/Vivado-2352-School/realtime/design_1_ilmb_bram_if_cntlr_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ilmb_bram_if_cntlr_1' (31#1) [K:/ECE532/prj/project/project.runs/synth_1/.Xil/Vivado-2352-School/realtime/design_1_ilmb_bram_if_cntlr_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_ilmb_v10_1' [K:/ECE532/prj/project/project.runs/synth_1/.Xil/Vivado-2352-School/realtime/design_1_ilmb_v10_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ilmb_v10_1' (32#1) [K:/ECE532/prj/project/project.runs/synth_1/.Xil/Vivado-2352-School/realtime/design_1_ilmb_v10_1_stub.v:6]
WARNING: [Synth 8-350] instance 'ilmb_v10' of module 'design_1_ilmb_v10_1' requires 25 connections, but only 24 given [K:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/synth/design_1.v:3730]
INFO: [Synth 8-6157] synthesizing module 'design_1_lmb_bram_1' [K:/ECE532/prj/project/project.runs/synth_1/.Xil/Vivado-2352-School/realtime/design_1_lmb_bram_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_lmb_bram_1' (33#1) [K:/ECE532/prj/project/project.runs/synth_1/.Xil/Vivado-2352-School/realtime/design_1_lmb_bram_1_stub.v:6]
WARNING: [Synth 8-350] instance 'lmb_bram' of module 'design_1_lmb_bram_1' requires 16 connections, but only 14 given [K:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/synth/design_1.v:3755]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' (34#1) [K:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/synth/design_1.v:3538]
INFO: [Synth 8-6157] synthesizing module 'design_1_mig_7series_0_0' [K:/ECE532/prj/project/project.runs/synth_1/.Xil/Vivado-2352-School/realtime/design_1_mig_7series_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_mig_7series_0_0' (35#1) [K:/ECE532/prj/project/project.runs/synth_1/.Xil/Vivado-2352-School/realtime/design_1_mig_7series_0_0_stub.v:5]
WARNING: [Synth 8-350] instance 'mig_7series_0' of module 'design_1_mig_7series_0_0' requires 66 connections, but only 55 given [K:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/synth/design_1.v:796]
INFO: [Synth 8-6157] synthesizing module 'design_1_mii_to_rmii_0_0' [K:/ECE532/prj/project/project.runs/synth_1/.Xil/Vivado-2352-School/realtime/design_1_mii_to_rmii_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_mii_to_rmii_0_0' (36#1) [K:/ECE532/prj/project/project.runs/synth_1/.Xil/Vivado-2352-School/realtime/design_1_mii_to_rmii_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_ov7670_hdr_module_0_0' [K:/ECE532/prj/project/project.runs/synth_1/.Xil/Vivado-2352-School/realtime/design_1_ov7670_hdr_module_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ov7670_hdr_module_0_0' (37#1) [K:/ECE532/prj/project/project.runs/synth_1/.Xil/Vivado-2352-School/realtime/design_1_ov7670_hdr_module_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_clk_wiz_1_100M_1' [K:/ECE532/prj/project/project.runs/synth_1/.Xil/Vivado-2352-School/realtime/design_1_rst_clk_wiz_1_100M_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_clk_wiz_1_100M_1' (38#1) [K:/ECE532/prj/project/project.runs/synth_1/.Xil/Vivado-2352-School/realtime/design_1_rst_clk_wiz_1_100M_1_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_clk_wiz_1_100M' of module 'design_1_rst_clk_wiz_1_100M_1' requires 10 connections, but only 9 given [K:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/synth/design_1.v:911]
INFO: [Synth 8-6157] synthesizing module 'design_1_proc_sys_reset_0_0' [K:/ECE532/prj/project/project.runs/synth_1/.Xil/Vivado-2352-School/realtime/design_1_proc_sys_reset_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_proc_sys_reset_0_0' (39#1) [K:/ECE532/prj/project/project.runs/synth_1/.Xil/Vivado-2352-School/realtime/design_1_proc_sys_reset_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_clk_wiz_1_25M' of module 'design_1_proc_sys_reset_0_0' requires 10 connections, but only 6 given [K:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/synth/design_1.v:921]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_mig_7series_0_81M_0' [K:/ECE532/prj/project/project.runs/synth_1/.Xil/Vivado-2352-School/realtime/design_1_rst_mig_7series_0_81M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_mig_7series_0_81M_0' (40#1) [K:/ECE532/prj/project/project.runs/synth_1/.Xil/Vivado-2352-School/realtime/design_1_rst_mig_7series_0_81M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_mig_7series_0_81M' of module 'design_1_rst_mig_7series_0_81M_0' requires 10 connections, but only 6 given [K:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/synth/design_1.v:928]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconcat_0_0' [K:/ECE532/prj/project/project.runs/synth_1/.Xil/Vivado-2352-School/realtime/design_1_xlconcat_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconcat_0_0' (41#1) [K:/ECE532/prj/project/project.runs/synth_1/.Xil/Vivado-2352-School/realtime/design_1_xlconcat_0_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ov7670_hdr_module_0'. This will prevent further optimization [K:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/synth/design_1.v:870]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [K:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/synth/design_1.v:676]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axi_mem_intercon'. This will prevent further optimization [K:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/synth/design_1.v:456]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (42#1) [K:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [E:/Vivado/2018.1/scripts/rt/data/unisim_comp.v:22659]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (43#1) [E:/Vivado/2018.1/scripts/rt/data/unisim_comp.v:22659]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (44#1) [K:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-3331] design s01_couplers_imp_1W60HW0 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_1W60HW0 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_7HNO1D has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_7HNO1D has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_208S0K has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_208S0K has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_1SHHK51 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_1SHHK51 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_2KOEHD has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_2KOEHD has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_2KOEHD has unconnected port S_AXI_araddr[31]
WARNING: [Synth 8-3331] design m03_couplers_imp_2KOEHD has unconnected port S_AXI_araddr[30]
WARNING: [Synth 8-3331] design m03_couplers_imp_2KOEHD has unconnected port S_AXI_araddr[29]
WARNING: [Synth 8-3331] design m03_couplers_imp_2KOEHD has unconnected port S_AXI_araddr[28]
WARNING: [Synth 8-3331] design m03_couplers_imp_2KOEHD has unconnected port S_AXI_araddr[27]
WARNING: [Synth 8-3331] design m03_couplers_imp_2KOEHD has unconnected port S_AXI_araddr[26]
WARNING: [Synth 8-3331] design m03_couplers_imp_2KOEHD has unconnected port S_AXI_araddr[25]
WARNING: [Synth 8-3331] design m03_couplers_imp_2KOEHD has unconnected port S_AXI_araddr[24]
WARNING: [Synth 8-3331] design m03_couplers_imp_2KOEHD has unconnected port S_AXI_araddr[23]
WARNING: [Synth 8-3331] design m03_couplers_imp_2KOEHD has unconnected port S_AXI_araddr[22]
WARNING: [Synth 8-3331] design m03_couplers_imp_2KOEHD has unconnected port S_AXI_araddr[21]
WARNING: [Synth 8-3331] design m03_couplers_imp_2KOEHD has unconnected port S_AXI_araddr[20]
WARNING: [Synth 8-3331] design m03_couplers_imp_2KOEHD has unconnected port S_AXI_araddr[19]
WARNING: [Synth 8-3331] design m03_couplers_imp_2KOEHD has unconnected port S_AXI_araddr[18]
WARNING: [Synth 8-3331] design m03_couplers_imp_2KOEHD has unconnected port S_AXI_araddr[17]
WARNING: [Synth 8-3331] design m03_couplers_imp_2KOEHD has unconnected port S_AXI_araddr[16]
WARNING: [Synth 8-3331] design m03_couplers_imp_2KOEHD has unconnected port S_AXI_araddr[15]
WARNING: [Synth 8-3331] design m03_couplers_imp_2KOEHD has unconnected port S_AXI_araddr[14]
WARNING: [Synth 8-3331] design m03_couplers_imp_2KOEHD has unconnected port S_AXI_araddr[13]
WARNING: [Synth 8-3331] design m03_couplers_imp_2KOEHD has unconnected port S_AXI_awaddr[31]
WARNING: [Synth 8-3331] design m03_couplers_imp_2KOEHD has unconnected port S_AXI_awaddr[30]
WARNING: [Synth 8-3331] design m03_couplers_imp_2KOEHD has unconnected port S_AXI_awaddr[29]
WARNING: [Synth 8-3331] design m03_couplers_imp_2KOEHD has unconnected port S_AXI_awaddr[28]
WARNING: [Synth 8-3331] design m03_couplers_imp_2KOEHD has unconnected port S_AXI_awaddr[27]
WARNING: [Synth 8-3331] design m03_couplers_imp_2KOEHD has unconnected port S_AXI_awaddr[26]
WARNING: [Synth 8-3331] design m03_couplers_imp_2KOEHD has unconnected port S_AXI_awaddr[25]
WARNING: [Synth 8-3331] design m03_couplers_imp_2KOEHD has unconnected port S_AXI_awaddr[24]
WARNING: [Synth 8-3331] design m03_couplers_imp_2KOEHD has unconnected port S_AXI_awaddr[23]
WARNING: [Synth 8-3331] design m03_couplers_imp_2KOEHD has unconnected port S_AXI_awaddr[22]
WARNING: [Synth 8-3331] design m03_couplers_imp_2KOEHD has unconnected port S_AXI_awaddr[21]
WARNING: [Synth 8-3331] design m03_couplers_imp_2KOEHD has unconnected port S_AXI_awaddr[20]
WARNING: [Synth 8-3331] design m03_couplers_imp_2KOEHD has unconnected port S_AXI_awaddr[19]
WARNING: [Synth 8-3331] design m03_couplers_imp_2KOEHD has unconnected port S_AXI_awaddr[18]
WARNING: [Synth 8-3331] design m03_couplers_imp_2KOEHD has unconnected port S_AXI_awaddr[17]
WARNING: [Synth 8-3331] design m03_couplers_imp_2KOEHD has unconnected port S_AXI_awaddr[16]
WARNING: [Synth 8-3331] design m03_couplers_imp_2KOEHD has unconnected port S_AXI_awaddr[15]
WARNING: [Synth 8-3331] design m03_couplers_imp_2KOEHD has unconnected port S_AXI_awaddr[14]
WARNING: [Synth 8-3331] design m03_couplers_imp_2KOEHD has unconnected port S_AXI_awaddr[13]
WARNING: [Synth 8-3331] design m01_couplers_imp_3HM21E has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_3HM21E has unconnected port M_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 526.398 ; gain = 161.230
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 526.398 ; gain = 161.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 526.398 ; gain = 161.230
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_1/design_1_microblaze_0_1/design_1_microblaze_0_1_in_context.xdc] for cell 'design_1_i/microblaze_0'
Finished Parsing XDC File [k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_1/design_1_microblaze_0_1/design_1_microblaze_0_1_in_context.xdc] for cell 'design_1_i/microblaze_0'
Parsing XDC File [k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_1/design_1_mdm_1_1/design_1_mdm_1_1_in_context.xdc] for cell 'design_1_i/mdm_1'
Finished Parsing XDC File [k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_1/design_1_mdm_1_1/design_1_mdm_1_1_in_context.xdc] for cell 'design_1_i/mdm_1'
Parsing XDC File [k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_1/design_1_clk_wiz_1_1/design_1_clk_wiz_1_1_in_context.xdc] for cell 'design_1_i/clk_wiz_1'
Finished Parsing XDC File [k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_1/design_1_clk_wiz_1_1/design_1_clk_wiz_1_1_in_context.xdc] for cell 'design_1_i/clk_wiz_1'
Parsing XDC File [k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_1/design_1_rst_clk_wiz_1_100M_1/design_1_rst_clk_wiz_1_100M_1_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_1/design_1_rst_clk_wiz_1_100M_1/design_1_rst_clk_wiz_1_100M_1_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M'
Parsing XDC File [k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_1/design_1_dlmb_v10_1/design_1_dlmb_v10_1_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_1/design_1_dlmb_v10_1/design_1_dlmb_v10_1_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_1/design_1_ilmb_v10_1/design_1_ilmb_v10_1_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_1/design_1_ilmb_v10_1/design_1_ilmb_v10_1_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_1/design_1_dlmb_bram_if_cntlr_1/design_1_dlmb_bram_if_cntlr_1_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_1/design_1_dlmb_bram_if_cntlr_1/design_1_dlmb_bram_if_cntlr_1_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_1/design_1_ilmb_bram_if_cntlr_1/design_1_ilmb_bram_if_cntlr_1_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_1/design_1_ilmb_bram_if_cntlr_1/design_1_ilmb_bram_if_cntlr_1_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_1/design_1_lmb_bram_1/design_1_lmb_bram_1_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_1/design_1_lmb_bram_1/design_1_lmb_bram_1_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc] for cell 'design_1_i/mig_7series_0'
Finished Parsing XDC File [k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc] for cell 'design_1_i/mig_7series_0'
Parsing XDC File [k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_rst_mig_7series_0_81M_0/design_1_rst_mig_7series_0_81M_0/design_1_rst_mig_7series_0_81M_0_in_context.xdc] for cell 'design_1_i/rst_mig_7series_0_81M'
Finished Parsing XDC File [k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_rst_mig_7series_0_81M_0/design_1_rst_mig_7series_0_81M_0/design_1_rst_mig_7series_0_81M_0_in_context.xdc] for cell 'design_1_i/rst_mig_7series_0_81M'
Parsing XDC File [k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'design_1_i/axi_uartlite_0'
Finished Parsing XDC File [k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'design_1_i/axi_uartlite_0'
Parsing XDC File [k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_1_25M'
Finished Parsing XDC File [k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_1_25M'
Parsing XDC File [k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/axi_mem_intercon/xbar'
Finished Parsing XDC File [k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/axi_mem_intercon/xbar'
Parsing XDC File [k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/design_1_ila_0_0/design_1_ila_0_0_in_context.xdc] for cell 'design_1_i/ila_0'
Finished Parsing XDC File [k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/design_1_ila_0_0/design_1_ila_0_0_in_context.xdc] for cell 'design_1_i/ila_0'
Parsing XDC File [k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernetlite_0_0/design_1_axi_ethernetlite_0_0/design_1_axi_ethernetlite_0_0_in_context.xdc] for cell 'design_1_i/axi_ethernetlite_0'
Finished Parsing XDC File [k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernetlite_0_0/design_1_axi_ethernetlite_0_0/design_1_axi_ethernetlite_0_0_in_context.xdc] for cell 'design_1_i/axi_ethernetlite_0'
Parsing XDC File [k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_mii_to_rmii_0_0/design_1_mii_to_rmii_0_0/design_1_mii_to_rmii_0_0_in_context.xdc] for cell 'design_1_i/mii_to_rmii_0'
Finished Parsing XDC File [k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_mii_to_rmii_0_0/design_1_mii_to_rmii_0_0/design_1_mii_to_rmii_0_0_in_context.xdc] for cell 'design_1_i/mii_to_rmii_0'
Parsing XDC File [k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_axi_intc_0_0/design_1_axi_intc_0_0/design_1_axi_intc_0_0_in_context.xdc] for cell 'design_1_i/axi_intc_0'
Finished Parsing XDC File [k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_axi_intc_0_0/design_1_axi_intc_0_0/design_1_axi_intc_0_0_in_context.xdc] for cell 'design_1_i/axi_intc_0'
Parsing XDC File [k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0/design_1_axi_timer_0_0_in_context.xdc] for cell 'design_1_i/axi_timer_0'
Finished Parsing XDC File [k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0/design_1_axi_timer_0_0_in_context.xdc] for cell 'design_1_i/axi_timer_0'
Parsing XDC File [k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/design_1_xlconcat_0_0/design_1_xlconcat_0_0_in_context.xdc] for cell 'design_1_i/xlconcat_0'
Finished Parsing XDC File [k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/design_1_xlconcat_0_0/design_1_xlconcat_0_0_in_context.xdc] for cell 'design_1_i/xlconcat_0'
Parsing XDC File [k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_ov7670_hdr_module_0_0/design_1_ov7670_hdr_module_0_0/design_1_ov7670_hdr_module_0_0_in_context.xdc] for cell 'design_1_i/ov7670_hdr_module_0'
Finished Parsing XDC File [k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_ov7670_hdr_module_0_0/design_1_ov7670_hdr_module_0_0/design_1_ov7670_hdr_module_0_0_in_context.xdc] for cell 'design_1_i/ov7670_hdr_module_0'
Parsing XDC File [k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_4/design_1_auto_ds_4/design_1_auto_ds_4_in_context.xdc] for cell 'design_1_i/axi_mem_intercon/m05_couplers/auto_ds'
Finished Parsing XDC File [k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_4/design_1_auto_ds_4/design_1_auto_ds_4_in_context.xdc] for cell 'design_1_i/axi_mem_intercon/m05_couplers/auto_ds'
Parsing XDC File [k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_3/design_1_auto_ds_3/design_1_auto_ds_3_in_context.xdc] for cell 'design_1_i/axi_mem_intercon/m04_couplers/auto_ds'
Finished Parsing XDC File [k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_3/design_1_auto_ds_3/design_1_auto_ds_3_in_context.xdc] for cell 'design_1_i/axi_mem_intercon/m04_couplers/auto_ds'
Parsing XDC File [k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_2/design_1_auto_ds_2/design_1_auto_ds_2_in_context.xdc] for cell 'design_1_i/axi_mem_intercon/m03_couplers/auto_ds'
Finished Parsing XDC File [k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_2/design_1_auto_ds_2/design_1_auto_ds_2_in_context.xdc] for cell 'design_1_i/axi_mem_intercon/m03_couplers/auto_ds'
Parsing XDC File [k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_1/design_1_auto_cc_1/design_1_auto_cc_1_in_context.xdc] for cell 'design_1_i/axi_mem_intercon/m02_couplers/auto_cc'
Finished Parsing XDC File [k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_1/design_1_auto_cc_1/design_1_auto_cc_1_in_context.xdc] for cell 'design_1_i/axi_mem_intercon/m02_couplers/auto_cc'
Parsing XDC File [k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1/design_1_auto_ds_1_in_context.xdc] for cell 'design_1_i/axi_mem_intercon/m02_couplers/auto_ds'
Finished Parsing XDC File [k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1/design_1_auto_ds_1_in_context.xdc] for cell 'design_1_i/axi_mem_intercon/m02_couplers/auto_ds'
Parsing XDC File [k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/axi_mem_intercon/m01_couplers/auto_ds'
Finished Parsing XDC File [k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/axi_mem_intercon/m01_couplers/auto_ds'
Parsing XDC File [k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0/design_1_auto_cc_0_in_context.xdc] for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_cc'
Finished Parsing XDC File [k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0/design_1_auto_cc_0_in_context.xdc] for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_cc'
Parsing XDC File [k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc'
Finished Parsing XDC File [k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc'
Parsing XDC File [k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_auto_us_df_1/design_1_auto_us_df_1/design_1_auto_us_df_1_in_context.xdc] for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_us_df'
Finished Parsing XDC File [k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_auto_us_df_1/design_1_auto_us_df_1/design_1_auto_us_df_1_in_context.xdc] for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_us_df'
Parsing XDC File [k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_auto_us_df_0/design_1_auto_us_df_0/design_1_auto_us_df_0_in_context.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us_df'
Finished Parsing XDC File [k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_auto_us_df_0/design_1_auto_us_df_0/design_1_auto_us_df_0_in_context.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us_df'
Parsing XDC File [K:/ECE532/prj/project/project.srcs/constrs_1/new/constraint.xdc]
CRITICAL WARNING: [Designutils 20-1307] Command 's#et_property' is not supported in the xdc constraint file. [K:/ECE532/prj/project/project.srcs/constrs_1/new/constraint.xdc:10]
WARNING: [Vivado 12-584] No ports matched 'ov7670_pclk'. [K:/ECE532/prj/project/project.srcs/constrs_1/new/constraint.xdc:55]
WARNING: [Vivado 12-507] No nets matched 'ov7670_pclk'. [K:/ECE532/prj/project/project.srcs/constrs_1/new/constraint.xdc:56]
Finished Parsing XDC File [K:/ECE532/prj/project/project.srcs/constrs_1/new/constraint.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [K:/ECE532/prj/project/project.srcs/constrs_1/new/constraint.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/design_1_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [K:/ECE532/prj/project/project.srcs/constrs_1/new/constraint.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [K:/ECE532/prj/project/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [K:/ECE532/prj/project/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 858.855 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 858.855 ; gain = 493.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 858.855 ; gain = 493.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_1/design_1_clk_wiz_1_1/design_1_clk_wiz_1_1_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_1/design_1_clk_wiz_1_1/design_1_clk_wiz_1_1_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_addr[0]. (constraint file  k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_addr[0]. (constraint file  k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_addr[10]. (constraint file  k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_addr[10]. (constraint file  k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_addr[11]. (constraint file  k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_addr[11]. (constraint file  k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_addr[12]. (constraint file  k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_addr[12]. (constraint file  k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_addr[1]. (constraint file  k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_addr[1]. (constraint file  k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_addr[2]. (constraint file  k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_addr[2]. (constraint file  k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_addr[3]. (constraint file  k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_addr[3]. (constraint file  k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_addr[4]. (constraint file  k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_addr[4]. (constraint file  k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_addr[5]. (constraint file  k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_addr[5]. (constraint file  k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_addr[6]. (constraint file  k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_addr[6]. (constraint file  k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_addr[7]. (constraint file  k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_addr[7]. (constraint file  k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_addr[8]. (constraint file  k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_addr[8]. (constraint file  k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_addr[9]. (constraint file  k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_addr[9]. (constraint file  k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_ba[0]. (constraint file  k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_ba[0]. (constraint file  k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_ba[1]. (constraint file  k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_ba[1]. (constraint file  k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_ba[2]. (constraint file  k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 37).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_ba[2]. (constraint file  k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_cas_n. (constraint file  k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 39).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_cas_n. (constraint file  k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_ck_n[0]. (constraint file  k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 41).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_ck_n[0]. (constraint file  k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 42).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_ck_p[0]. (constraint file  k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 43).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_ck_p[0]. (constraint file  k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 44).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_cke[0]. (constraint file  k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 45).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_cke[0]. (constraint file  k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 46).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_cs_n[0]. (constraint file  k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 47).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_cs_n[0]. (constraint file  k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 48).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_dm[0]. (constraint file  k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 49).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_dm[0]. (constraint file  k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 50).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_dm[1]. (constraint file  k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 51).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_dm[1]. (constraint file  k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 52).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_dq[0]. (constraint file  k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 53).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_dq[0]. (constraint file  k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 54).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_dq[10]. (constraint file  k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 55).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_dq[10]. (constraint file  k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 56).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_dq[11]. (constraint file  k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 57).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_dq[11]. (constraint file  k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 58).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_dq[12]. (constraint file  k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 59).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_dq[12]. (constraint file  k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 60).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_dq[13]. (constraint file  k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 61).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_dq[13]. (constraint file  k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 62).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_dq[14]. (constraint file  k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 63).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_dq[14]. (constraint file  k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 64).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_dq[15]. (constraint file  k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 65).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_dq[15]. (constraint file  k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 66).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_dq[1]. (constraint file  k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 67).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_dq[1]. (constraint file  k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 68).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_dq[2]. (constraint file  k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 69).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_dq[2]. (constraint file  k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 70).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_dq[3]. (constraint file  k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 71).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_dq[3]. (constraint file  k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 72).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_dq[4]. (constraint file  k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 73).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_dq[4]. (constraint file  k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 74).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_dq[5]. (constraint file  k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 75).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_dq[5]. (constraint file  k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 76).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_dq[6]. (constraint file  k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 77).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_dq[6]. (constraint file  k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 78).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_dq[7]. (constraint file  k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 79).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_dq[7]. (constraint file  k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 80).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_dq[8]. (constraint file  k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 81).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_dq[8]. (constraint file  k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 82).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_dq[9]. (constraint file  k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 83).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_dq[9]. (constraint file  k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 84).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_dqs_n[0]. (constraint file  k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 85).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_dqs_n[0]. (constraint file  k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 86).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_dqs_n[1]. (constraint file  k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 87).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_dqs_n[1]. (constraint file  k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 88).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_dqs_p[0]. (constraint file  k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 89).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_dqs_p[0]. (constraint file  k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 90).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_dqs_p[1]. (constraint file  k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 91).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_dqs_p[1]. (constraint file  k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 92).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_odt[0]. (constraint file  k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 93).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_odt[0]. (constraint file  k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 94).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_ras_n. (constraint file  k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 95).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_ras_n. (constraint file  k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 96).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_we_n. (constraint file  k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 97).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_we_n. (constraint file  k:/ECE532/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 98).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mig_7series_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_mig_7series_0_81M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_clk_wiz_1_25M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ila_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_ethernetlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mii_to_rmii_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_intc_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_timer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ov7670_hdr_module_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/m05_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/m04_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/m03_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/m02_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/m02_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/m01_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/m00_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/s01_couplers/auto_us_df. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/s00_couplers/auto_us_df. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 858.855 ; gain = 493.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 858.855 ; gain = 493.688
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design design_1_axi_mem_intercon_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design design_1_axi_mem_intercon_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design design_1_axi_mem_intercon_0 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design design_1_axi_mem_intercon_0 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design design_1_axi_mem_intercon_0 has unconnected port M04_ACLK
WARNING: [Synth 8-3331] design design_1_axi_mem_intercon_0 has unconnected port M04_ARESETN
WARNING: [Synth 8-3331] design design_1_axi_mem_intercon_0 has unconnected port M05_ACLK
WARNING: [Synth 8-3331] design design_1_axi_mem_intercon_0 has unconnected port M05_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 858.855 ; gain = 493.688
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mdm_1/Dbg_Clk_0' to pin 'design_1_i/mdm_1/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mdm_1/Dbg_Update_0' to pin 'design_1_i/mdm_1/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_1/clk_100' to pin 'design_1_i/clk_wiz_1/bbstub_clk_100/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_1/clk_25' to pin 'design_1_i/clk_wiz_1/bbstub_clk_25/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_1/clk_50' to pin 'design_1_i/clk_wiz_1/bbstub_clk_50/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mig_7series_0/ui_addn_clk_0' to pin 'design_1_i/mig_7series_0/bbstub_ui_addn_clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mig_7series_0/ui_addn_clk_1' to pin 'design_1_i/mig_7series_0/bbstub_ui_addn_clk_1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mig_7series_0/ui_addn_clk_2' to pin 'design_1_i/mig_7series_0/bbstub_ui_addn_clk_2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mig_7series_0/ui_addn_clk_3' to pin 'design_1_i/mig_7series_0/bbstub_ui_addn_clk_3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mig_7series_0/ui_addn_clk_4' to pin 'design_1_i/mig_7series_0/bbstub_ui_addn_clk_4/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mig_7series_0/ui_clk' to pin 'design_1_i/mig_7series_0/bbstub_ui_clk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_ethernetlite_0/phy_rx_clk' to pin 'design_1_i/mii_to_rmii_0/bbstub_rmii2mac_rx_clk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_ethernetlite_0/phy_tx_clk' to pin 'design_1_i/mii_to_rmii_0/bbstub_rmii2mac_tx_clk/O'
INFO: [Synth 8-5819] Moved 15 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 858.855 ; gain = 493.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 858.855 ; gain = 493.688
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 858.855 ; gain = 493.688
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 858.855 ; gain = 493.688
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 858.855 ; gain = 493.688
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 858.855 ; gain = 493.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 858.855 ; gain = 493.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 858.855 ; gain = 493.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 858.855 ; gain = 493.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------------+----------+
|      |BlackBox name                    |Instances |
+------+---------------------------------+----------+
|1     |design_1_xbar_0                  |         1|
|2     |design_1_auto_cc_0               |         1|
|3     |design_1_auto_pc_0               |         1|
|4     |design_1_auto_ds_0               |         1|
|5     |design_1_auto_cc_1               |         1|
|6     |design_1_auto_ds_1               |         1|
|7     |design_1_auto_ds_2               |         1|
|8     |design_1_auto_ds_3               |         1|
|9     |design_1_auto_ds_4               |         1|
|10    |design_1_auto_us_df_0            |         1|
|11    |design_1_auto_us_df_1            |         1|
|12    |design_1_axi_ethernetlite_0_0    |         1|
|13    |design_1_axi_intc_0_0            |         1|
|14    |design_1_axi_timer_0_0           |         1|
|15    |design_1_axi_uartlite_0_0        |         1|
|16    |design_1_clk_wiz_1_1             |         1|
|17    |design_1_ila_0_0                 |         1|
|18    |design_1_mdm_1_1                 |         1|
|19    |design_1_microblaze_0_1          |         1|
|20    |design_1_mig_7series_0_0         |         1|
|21    |design_1_mii_to_rmii_0_0         |         1|
|22    |design_1_ov7670_hdr_module_0_0   |         1|
|23    |design_1_rst_clk_wiz_1_100M_1    |         1|
|24    |design_1_proc_sys_reset_0_0      |         1|
|25    |design_1_rst_mig_7series_0_81M_0 |         1|
|26    |design_1_xlconcat_0_0            |         1|
|27    |design_1_dlmb_bram_if_cntlr_1    |         1|
|28    |design_1_dlmb_v10_1              |         1|
|29    |design_1_ilmb_bram_if_cntlr_1    |         1|
|30    |design_1_ilmb_v10_1              |         1|
|31    |design_1_lmb_bram_1              |         1|
+------+---------------------------------+----------+

Report Cell Usage: 
+------+---------------------------------+------+
|      |Cell                             |Count |
+------+---------------------------------+------+
|1     |design_1_auto_cc_0               |     1|
|2     |design_1_auto_cc_1               |     1|
|3     |design_1_auto_ds_0               |     1|
|4     |design_1_auto_ds_1               |     1|
|5     |design_1_auto_ds_2               |     1|
|6     |design_1_auto_ds_3               |     1|
|7     |design_1_auto_ds_4               |     1|
|8     |design_1_auto_pc_0               |     1|
|9     |design_1_auto_us_df_0            |     1|
|10    |design_1_auto_us_df_1            |     1|
|11    |design_1_axi_ethernetlite_0_0    |     1|
|12    |design_1_axi_intc_0_0            |     1|
|13    |design_1_axi_timer_0_0           |     1|
|14    |design_1_axi_uartlite_0_0        |     1|
|15    |design_1_clk_wiz_1_1             |     1|
|16    |design_1_dlmb_bram_if_cntlr_1    |     1|
|17    |design_1_dlmb_v10_1              |     1|
|18    |design_1_ila_0_0                 |     1|
|19    |design_1_ilmb_bram_if_cntlr_1    |     1|
|20    |design_1_ilmb_v10_1              |     1|
|21    |design_1_lmb_bram_1              |     1|
|22    |design_1_mdm_1_1                 |     1|
|23    |design_1_microblaze_0_1          |     1|
|24    |design_1_mig_7series_0_0         |     1|
|25    |design_1_mii_to_rmii_0_0         |     1|
|26    |design_1_ov7670_hdr_module_0_0   |     1|
|27    |design_1_proc_sys_reset_0_0      |     1|
|28    |design_1_rst_clk_wiz_1_100M_1    |     1|
|29    |design_1_rst_mig_7series_0_81M_0 |     1|
|30    |design_1_xbar_0                  |     1|
|31    |design_1_xlconcat_0_0            |     1|
|32    |IBUF                             |    21|
|33    |IOBUF                            |     1|
|34    |OBUF                             |    29|
+------+---------------------------------+------+

Report Instance Areas: 
+------+------------------------------+--------------------------------------+------+
|      |Instance                      |Module                                |Cells |
+------+------------------------------+--------------------------------------+------+
|1     |top                           |                                      |  4170|
|2     |  design_1_i                  |design_1                              |  4119|
|3     |    axi_mem_intercon          |design_1_axi_mem_intercon_0           |  2884|
|4     |      m00_couplers            |m00_couplers_imp_1R706YB              |   493|
|5     |      m01_couplers            |m01_couplers_imp_3HM21E               |   184|
|6     |      m02_couplers            |m02_couplers_imp_1RU8VXS              |   404|
|7     |      m03_couplers            |m03_couplers_imp_2KOEHD               |   146|
|8     |      m04_couplers            |m04_couplers_imp_1SHHK51              |   184|
|9     |      m05_couplers            |m05_couplers_imp_208S0K               |   184|
|10    |      s00_couplers            |s00_couplers_imp_7HNO1D               |   188|
|11    |      s01_couplers            |s01_couplers_imp_1W60HW0              |    73|
|12    |    microblaze_0_local_memory |microblaze_0_local_memory_imp_1K0VQXK |   496|
+------+------------------------------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 858.855 ; gain = 493.688
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 858.855 ; gain = 161.230
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 858.855 ; gain = 493.688
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
124 Infos, 82 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 881.914 ; gain = 519.848
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint 'K:/ECE532/prj/project/project.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 882.195 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Apr  3 16:40:26 2020...
