{
 "Device" : "GW1NR-9C",
 "Files" : [
  {
   "Path" : "C:/Users/Panagiotis/Documents/GitHub/RiscY/riscy9k/src/bus.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Panagiotis/Documents/GitHub/RiscY/riscy9k/src/buttonModule.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Panagiotis/Documents/GitHub/RiscY/riscy9k/src/config.vh",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Panagiotis/Documents/GitHub/RiscY/riscy9k/src/constants.vh",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Panagiotis/Documents/GitHub/RiscY/riscy9k/src/cpu/ALUCPU.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Panagiotis/Documents/GitHub/RiscY/riscy9k/src/cpu/RegFile.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Panagiotis/Documents/GitHub/RiscY/riscy9k/src/cpu/SignExtendSelector.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Panagiotis/Documents/GitHub/RiscY/riscy9k/src/cpu/control_alu.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Panagiotis/Documents/GitHub/RiscY/riscy9k/src/cpu/control_branch.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Panagiotis/Documents/GitHub/RiscY/riscy9k/src/cpu/control_bypass_ex.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Panagiotis/Documents/GitHub/RiscY/riscy9k/src/cpu/control_main.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Panagiotis/Documents/GitHub/RiscY/riscy9k/src/cpu/control_stall_id.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Panagiotis/Documents/GitHub/RiscY/riscy9k/src/cpu/cpu.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Panagiotis/Documents/GitHub/RiscY/riscy9k/src/cpu/mem_read_selector.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Panagiotis/Documents/GitHub/RiscY/riscy9k/src/cpu/mem_write_selector.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Panagiotis/Documents/GitHub/RiscY/riscy9k/src/cpu/signExtend.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Panagiotis/Documents/GitHub/RiscY/riscy9k/src/gowin_rpll/gowin_rpll.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Panagiotis/Documents/GitHub/RiscY/riscy9k/src/i2c.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Panagiotis/Documents/GitHub/RiscY/riscy9k/src/i2capi.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Panagiotis/Documents/GitHub/RiscY/riscy9k/src/memory.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Panagiotis/Documents/GitHub/RiscY/riscy9k/src/screen.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Panagiotis/Documents/GitHub/RiscY/riscy9k/src/seven_segment.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Panagiotis/Documents/GitHub/RiscY/riscy9k/src/soc.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Panagiotis/Documents/GitHub/RiscY/riscy9k/src/soctb.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Panagiotis/Documents/GitHub/RiscY/riscy9k/src/textEngine.v",
   "Type" : "verilog"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 2000,
 "ResultFile" : "C:/Users/Panagiotis/Documents/GitHub/RiscY/riscy9k/impl/temp/rtl_parser.result",
 "Top" : "top",
 "VerilogStd" : "verilog_2001",
 "VhdlStd" : "vhdl_93"
}