Warning: Can't read link_library file 'dft_jtag.sldb'. (UID-3)
Warning: Can't read link_library file 'dft_lbist.sldb'. (UID-3)
Warning: Can't read link_library file 'dft_mbist.sldb'. (UID-3)
Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : newMAC_v5
Version: T-2022.03-SP5
Date   : Fri Jan 30 12:09:06 2026
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              40.00
  Critical Path Length:         12.84
  Critical Path Slack:           9.81
  Critical Path Clk Period:     25.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          7
  Hierarchical Port Count:        227
  Leaf Cell Count:                585
  Buf/Inv Cell Count:              95
  Buf Cell Count:                   1
  Inv Cell Count:                  94
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       538
  Sequential Cell Count:           47
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     1620.720022
  Noncombinational Area:   369.360003
  Buf/Inv Area:            102.960004
  Total Buffer Area:             1.44
  Total Inverter Area:         101.52
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:              1990.080025
  Design Area:            1990.080025


  Design Rules
  -----------------------------------
  Total Number of Nets:           690
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: inlsrv3

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.17
  Logic Optimization:                  1.70
  Mapping Optimization:                8.04
  -----------------------------------------
  Overall Compile Time:               24.53
  Overall Compile Wall Clock Time:    16.17

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
