

================================================================
== Vivado HLS Report for 'AXI_UART_DRIVER'
================================================================
* Date:           Mon May 20 22:54:59 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        SBUS_AXI_UART_Driver
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|  9 ~ 21  |          -|          -|     ?|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    111|
|FIFO             |        -|      -|       -|      -|
|Instance         |        4|      -|    1132|   1440|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    781|
|Register         |        -|      -|     225|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        4|      0|    1357|   2332|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|      0|       1|      4|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------------+-----------------------------+---------+-------+-----+-----+
    |            Instance           |            Module           | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------------+-----------------------------+---------+-------+-----+-----+
    |AXI_UART_DRIVER_CTRL_s_axi_U   |AXI_UART_DRIVER_CTRL_s_axi   |        0|      0|   36|   40|
    |AXI_UART_DRIVER_OUT_r_m_axi_U  |AXI_UART_DRIVER_OUT_r_m_axi  |        2|      0|  548|  700|
    |AXI_UART_DRIVER_UART_m_axi_U   |AXI_UART_DRIVER_UART_m_axi   |        2|      0|  548|  700|
    +-------------------------------+-----------------------------+---------+-------+-----+-----+
    |Total                          |                             |        4|      0| 1132| 1440|
    +-------------------------------+-----------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |             Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |index_1_fu_606_p2                     |     +    |      0|  0|  39|           1|          32|
    |ap_block_state1_io                    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state22_io                   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state28                      |    and   |      0|  0|   2|           1|           1|
    |ap_block_state28_io                   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state58_io                   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state72_io                   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state79_io                   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state92                      |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1227                     |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1234                     |    and   |      0|  0|   2|           1|           1|
    |ap_condition_225                      |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op174_writeresp_state28  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op247_readreq_state72    |    and   |      0|  0|   2|           1|           1|
    |tmp_5_fu_583_p2                       |   icmp   |      0|  0|  11|           8|           4|
    |tmp_6_fu_596_p2                       |   icmp   |      0|  0|  18|          32|           5|
    |tmp_fu_547_p2                         |   icmp   |      0|  0|  11|           8|           7|
    |ap_block_state2_io                    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state51_io                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state58                      |    or    |      0|  0|   2|           1|           1|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                 |          |      0|  0| 111|          65|          64|
    +--------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+-----+-----------+-----+-----------+
    |             Name             | LUT | Input Size| Bits| Total Bits|
    +------------------------------+-----+-----------+-----+-----------+
    |OUT_r_AWADDR                  |   15|          3|   32|         96|
    |OUT_r_AWLEN                   |   15|          3|   32|         96|
    |OUT_r_WDATA                   |  105|         22|    8|        176|
    |OUT_r_blk_n_AW                |    9|          2|    1|          2|
    |OUT_r_blk_n_B                 |    9|          2|    1|          2|
    |OUT_r_blk_n_W                 |    9|          2|    1|          2|
    |UART_ARADDR                   |   33|          6|   32|        192|
    |UART_AWADDR                   |   44|          9|   32|        288|
    |UART_WDATA                    |   38|          7|   32|        224|
    |UART_blk_n_AR                 |    9|          2|    1|          2|
    |UART_blk_n_AW                 |    9|          2|    1|          2|
    |UART_blk_n_B                  |    9|          2|    1|          2|
    |UART_blk_n_R                  |    9|          2|    1|          2|
    |UART_blk_n_W                  |    9|          2|    1|          2|
    |ap_NS_fsm                     |  405|         93|    1|         93|
    |ap_sig_ioackin_OUT_r_AWREADY  |    9|          2|    1|          2|
    |ap_sig_ioackin_OUT_r_WREADY   |    9|          2|    1|          2|
    |ap_sig_ioackin_UART_ARREADY   |    9|          2|    1|          2|
    |ap_sig_ioackin_UART_AWREADY   |    9|          2|    1|          2|
    |ap_sig_ioackin_UART_WREADY    |    9|          2|    1|          2|
    |index_fu_124                  |    9|          2|   32|         64|
    +------------------------------+-----+-----------+-----+-----------+
    |Total                         |  781|        171|  214|       1255|
    +------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |OUT_addr_reg_714              |  32|   0|   32|          0|
    |ap_CS_fsm                     |  92|   0|   92|          0|
    |ap_reg_ioackin_OUT_r_AWREADY  |   1|   0|    1|          0|
    |ap_reg_ioackin_OUT_r_WREADY   |   1|   0|    1|          0|
    |ap_reg_ioackin_UART_ARREADY   |   1|   0|    1|          0|
    |ap_reg_ioackin_UART_AWREADY   |   1|   0|    1|          0|
    |ap_reg_ioackin_UART_WREADY    |   1|   0|    1|          0|
    |calibrationSuccess            |   1|   0|    1|          0|
    |calibrationSuccess_l_reg_670  |   1|   0|    1|          0|
    |firstSample                   |   1|   0|    1|          0|
    |firstSample_load_reg_629      |   1|   0|    1|          0|
    |index_fu_124                  |  32|   0|   32|          0|
    |index_load_reg_701            |  32|   0|   32|          0|
    |temp_reg_661                  |   8|   0|    8|          0|
    |tmp_3_reg_680                 |   1|   0|    1|          0|
    |tmp_4_reg_684                 |   8|   0|    8|          0|
    |tmp_5_reg_690                 |   1|   0|    1|          0|
    |tmp_7_reg_710                 |   1|   0|    1|          0|
    |tmp_8_reg_720                 |   8|   0|    8|          0|
    |tmp_reg_666                   |   1|   0|    1|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 225|   0|  225|          0|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-----------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+----------------------+-----+-----+------------+-----------------+--------------+
|s_axi_CTRL_AWVALID    |  in |    1|    s_axi   |       CTRL      |  return void |
|s_axi_CTRL_AWREADY    | out |    1|    s_axi   |       CTRL      |  return void |
|s_axi_CTRL_AWADDR     |  in |    4|    s_axi   |       CTRL      |  return void |
|s_axi_CTRL_WVALID     |  in |    1|    s_axi   |       CTRL      |  return void |
|s_axi_CTRL_WREADY     | out |    1|    s_axi   |       CTRL      |  return void |
|s_axi_CTRL_WDATA      |  in |   32|    s_axi   |       CTRL      |  return void |
|s_axi_CTRL_WSTRB      |  in |    4|    s_axi   |       CTRL      |  return void |
|s_axi_CTRL_ARVALID    |  in |    1|    s_axi   |       CTRL      |  return void |
|s_axi_CTRL_ARREADY    | out |    1|    s_axi   |       CTRL      |  return void |
|s_axi_CTRL_ARADDR     |  in |    4|    s_axi   |       CTRL      |  return void |
|s_axi_CTRL_RVALID     | out |    1|    s_axi   |       CTRL      |  return void |
|s_axi_CTRL_RREADY     |  in |    1|    s_axi   |       CTRL      |  return void |
|s_axi_CTRL_RDATA      | out |   32|    s_axi   |       CTRL      |  return void |
|s_axi_CTRL_RRESP      | out |    2|    s_axi   |       CTRL      |  return void |
|s_axi_CTRL_BVALID     | out |    1|    s_axi   |       CTRL      |  return void |
|s_axi_CTRL_BREADY     |  in |    1|    s_axi   |       CTRL      |  return void |
|s_axi_CTRL_BRESP      | out |    2|    s_axi   |       CTRL      |  return void |
|ap_clk                |  in |    1| ap_ctrl_hs | AXI_UART_DRIVER | return value |
|ap_rst_n              |  in |    1| ap_ctrl_hs | AXI_UART_DRIVER | return value |
|interrupt             | out |    1| ap_ctrl_hs | AXI_UART_DRIVER | return value |
|m_axi_UART_AWVALID    | out |    1|    m_axi   |       UART      |    pointer   |
|m_axi_UART_AWREADY    |  in |    1|    m_axi   |       UART      |    pointer   |
|m_axi_UART_AWADDR     | out |   32|    m_axi   |       UART      |    pointer   |
|m_axi_UART_AWID       | out |    1|    m_axi   |       UART      |    pointer   |
|m_axi_UART_AWLEN      | out |    8|    m_axi   |       UART      |    pointer   |
|m_axi_UART_AWSIZE     | out |    3|    m_axi   |       UART      |    pointer   |
|m_axi_UART_AWBURST    | out |    2|    m_axi   |       UART      |    pointer   |
|m_axi_UART_AWLOCK     | out |    2|    m_axi   |       UART      |    pointer   |
|m_axi_UART_AWCACHE    | out |    4|    m_axi   |       UART      |    pointer   |
|m_axi_UART_AWPROT     | out |    3|    m_axi   |       UART      |    pointer   |
|m_axi_UART_AWQOS      | out |    4|    m_axi   |       UART      |    pointer   |
|m_axi_UART_AWREGION   | out |    4|    m_axi   |       UART      |    pointer   |
|m_axi_UART_AWUSER     | out |    1|    m_axi   |       UART      |    pointer   |
|m_axi_UART_WVALID     | out |    1|    m_axi   |       UART      |    pointer   |
|m_axi_UART_WREADY     |  in |    1|    m_axi   |       UART      |    pointer   |
|m_axi_UART_WDATA      | out |   32|    m_axi   |       UART      |    pointer   |
|m_axi_UART_WSTRB      | out |    4|    m_axi   |       UART      |    pointer   |
|m_axi_UART_WLAST      | out |    1|    m_axi   |       UART      |    pointer   |
|m_axi_UART_WID        | out |    1|    m_axi   |       UART      |    pointer   |
|m_axi_UART_WUSER      | out |    1|    m_axi   |       UART      |    pointer   |
|m_axi_UART_ARVALID    | out |    1|    m_axi   |       UART      |    pointer   |
|m_axi_UART_ARREADY    |  in |    1|    m_axi   |       UART      |    pointer   |
|m_axi_UART_ARADDR     | out |   32|    m_axi   |       UART      |    pointer   |
|m_axi_UART_ARID       | out |    1|    m_axi   |       UART      |    pointer   |
|m_axi_UART_ARLEN      | out |    8|    m_axi   |       UART      |    pointer   |
|m_axi_UART_ARSIZE     | out |    3|    m_axi   |       UART      |    pointer   |
|m_axi_UART_ARBURST    | out |    2|    m_axi   |       UART      |    pointer   |
|m_axi_UART_ARLOCK     | out |    2|    m_axi   |       UART      |    pointer   |
|m_axi_UART_ARCACHE    | out |    4|    m_axi   |       UART      |    pointer   |
|m_axi_UART_ARPROT     | out |    3|    m_axi   |       UART      |    pointer   |
|m_axi_UART_ARQOS      | out |    4|    m_axi   |       UART      |    pointer   |
|m_axi_UART_ARREGION   | out |    4|    m_axi   |       UART      |    pointer   |
|m_axi_UART_ARUSER     | out |    1|    m_axi   |       UART      |    pointer   |
|m_axi_UART_RVALID     |  in |    1|    m_axi   |       UART      |    pointer   |
|m_axi_UART_RREADY     | out |    1|    m_axi   |       UART      |    pointer   |
|m_axi_UART_RDATA      |  in |   32|    m_axi   |       UART      |    pointer   |
|m_axi_UART_RLAST      |  in |    1|    m_axi   |       UART      |    pointer   |
|m_axi_UART_RID        |  in |    1|    m_axi   |       UART      |    pointer   |
|m_axi_UART_RUSER      |  in |    1|    m_axi   |       UART      |    pointer   |
|m_axi_UART_RRESP      |  in |    2|    m_axi   |       UART      |    pointer   |
|m_axi_UART_BVALID     |  in |    1|    m_axi   |       UART      |    pointer   |
|m_axi_UART_BREADY     | out |    1|    m_axi   |       UART      |    pointer   |
|m_axi_UART_BRESP      |  in |    2|    m_axi   |       UART      |    pointer   |
|m_axi_UART_BID        |  in |    1|    m_axi   |       UART      |    pointer   |
|m_axi_UART_BUSER      |  in |    1|    m_axi   |       UART      |    pointer   |
|m_axi_OUT_r_AWVALID   | out |    1|    m_axi   |      OUT_r      |    pointer   |
|m_axi_OUT_r_AWREADY   |  in |    1|    m_axi   |      OUT_r      |    pointer   |
|m_axi_OUT_r_AWADDR    | out |   32|    m_axi   |      OUT_r      |    pointer   |
|m_axi_OUT_r_AWID      | out |    1|    m_axi   |      OUT_r      |    pointer   |
|m_axi_OUT_r_AWLEN     | out |    8|    m_axi   |      OUT_r      |    pointer   |
|m_axi_OUT_r_AWSIZE    | out |    3|    m_axi   |      OUT_r      |    pointer   |
|m_axi_OUT_r_AWBURST   | out |    2|    m_axi   |      OUT_r      |    pointer   |
|m_axi_OUT_r_AWLOCK    | out |    2|    m_axi   |      OUT_r      |    pointer   |
|m_axi_OUT_r_AWCACHE   | out |    4|    m_axi   |      OUT_r      |    pointer   |
|m_axi_OUT_r_AWPROT    | out |    3|    m_axi   |      OUT_r      |    pointer   |
|m_axi_OUT_r_AWQOS     | out |    4|    m_axi   |      OUT_r      |    pointer   |
|m_axi_OUT_r_AWREGION  | out |    4|    m_axi   |      OUT_r      |    pointer   |
|m_axi_OUT_r_AWUSER    | out |    1|    m_axi   |      OUT_r      |    pointer   |
|m_axi_OUT_r_WVALID    | out |    1|    m_axi   |      OUT_r      |    pointer   |
|m_axi_OUT_r_WREADY    |  in |    1|    m_axi   |      OUT_r      |    pointer   |
|m_axi_OUT_r_WDATA     | out |   32|    m_axi   |      OUT_r      |    pointer   |
|m_axi_OUT_r_WSTRB     | out |    4|    m_axi   |      OUT_r      |    pointer   |
|m_axi_OUT_r_WLAST     | out |    1|    m_axi   |      OUT_r      |    pointer   |
|m_axi_OUT_r_WID       | out |    1|    m_axi   |      OUT_r      |    pointer   |
|m_axi_OUT_r_WUSER     | out |    1|    m_axi   |      OUT_r      |    pointer   |
|m_axi_OUT_r_ARVALID   | out |    1|    m_axi   |      OUT_r      |    pointer   |
|m_axi_OUT_r_ARREADY   |  in |    1|    m_axi   |      OUT_r      |    pointer   |
|m_axi_OUT_r_ARADDR    | out |   32|    m_axi   |      OUT_r      |    pointer   |
|m_axi_OUT_r_ARID      | out |    1|    m_axi   |      OUT_r      |    pointer   |
|m_axi_OUT_r_ARLEN     | out |    8|    m_axi   |      OUT_r      |    pointer   |
|m_axi_OUT_r_ARSIZE    | out |    3|    m_axi   |      OUT_r      |    pointer   |
|m_axi_OUT_r_ARBURST   | out |    2|    m_axi   |      OUT_r      |    pointer   |
|m_axi_OUT_r_ARLOCK    | out |    2|    m_axi   |      OUT_r      |    pointer   |
|m_axi_OUT_r_ARCACHE   | out |    4|    m_axi   |      OUT_r      |    pointer   |
|m_axi_OUT_r_ARPROT    | out |    3|    m_axi   |      OUT_r      |    pointer   |
|m_axi_OUT_r_ARQOS     | out |    4|    m_axi   |      OUT_r      |    pointer   |
|m_axi_OUT_r_ARREGION  | out |    4|    m_axi   |      OUT_r      |    pointer   |
|m_axi_OUT_r_ARUSER    | out |    1|    m_axi   |      OUT_r      |    pointer   |
|m_axi_OUT_r_RVALID    |  in |    1|    m_axi   |      OUT_r      |    pointer   |
|m_axi_OUT_r_RREADY    | out |    1|    m_axi   |      OUT_r      |    pointer   |
|m_axi_OUT_r_RDATA     |  in |   32|    m_axi   |      OUT_r      |    pointer   |
|m_axi_OUT_r_RLAST     |  in |    1|    m_axi   |      OUT_r      |    pointer   |
|m_axi_OUT_r_RID       |  in |    1|    m_axi   |      OUT_r      |    pointer   |
|m_axi_OUT_r_RUSER     |  in |    1|    m_axi   |      OUT_r      |    pointer   |
|m_axi_OUT_r_RRESP     |  in |    2|    m_axi   |      OUT_r      |    pointer   |
|m_axi_OUT_r_BVALID    |  in |    1|    m_axi   |      OUT_r      |    pointer   |
|m_axi_OUT_r_BREADY    | out |    1|    m_axi   |      OUT_r      |    pointer   |
|m_axi_OUT_r_BRESP     |  in |    2|    m_axi   |      OUT_r      |    pointer   |
|m_axi_OUT_r_BID       |  in |    1|    m_axi   |      OUT_r      |    pointer   |
|m_axi_OUT_r_BUSER     |  in |    1|    m_axi   |      OUT_r      |    pointer   |
+----------------------+-----+-----+------------+-----------------+--------------+

