{
  "module_name": "ste_dma40_ll.h",
  "hash_id": "c51d12858eeeed42f5cab4757020fafc8e7978bdeb75c2d2ac19cdbc942c01b8",
  "original_prompt": "Ingested from linux-6.6.14/drivers/dma/ste_dma40_ll.h",
  "human_readable_source": " \n \n#ifndef STE_DMA40_LL_H\n#define STE_DMA40_LL_H\n\n#define D40_DREG_PCBASE\t\t0x400\n#define D40_DREG_PCDELTA\t(8 * 4)\n#define D40_LLI_ALIGN\t\t16  \n\n#define D40_LCPA_CHAN_SIZE 32\n#define D40_LCPA_CHAN_DST_DELTA 16\n\n#define D40_TYPE_TO_GROUP(type) (type / 16)\n#define D40_TYPE_TO_EVENT(type) (type % 16)\n#define D40_GROUP_SIZE 8\n#define D40_PHYS_TO_GROUP(phys) ((phys & (D40_GROUP_SIZE - 1)) / 2)\n\n \n#define D40_SREG_CFG_MST_POS\t\t15\n#define D40_SREG_CFG_TIM_POS\t\t14\n#define D40_SREG_CFG_EIM_POS\t\t13\n#define D40_SREG_CFG_LOG_INCR_POS\t12\n#define D40_SREG_CFG_PHY_PEN_POS\t12\n#define D40_SREG_CFG_PSIZE_POS\t\t10\n#define D40_SREG_CFG_ESIZE_POS\t\t 8\n#define D40_SREG_CFG_PRI_POS\t\t 7\n#define D40_SREG_CFG_LBE_POS\t\t 6\n#define D40_SREG_CFG_LOG_GIM_POS\t 5\n#define D40_SREG_CFG_LOG_MFU_POS\t 4\n#define D40_SREG_CFG_PHY_TM_POS\t\t 4\n#define D40_SREG_CFG_PHY_EVTL_POS\t 0\n\n\n \n#define D40_SREG_ELEM_PHY_ECNT_POS\t16\n#define D40_SREG_ELEM_PHY_EIDX_POS\t 0\n\n#define D40_SREG_ELEM_PHY_ECNT_MASK\t(0xFFFF << D40_SREG_ELEM_PHY_ECNT_POS)\n\n \n#define D40_SREG_LNK_PHY_TCP_POS\t0\n#define D40_SREG_LNK_PHY_LMP_POS\t1\n#define D40_SREG_LNK_PHY_PRE_POS\t2\n \n#define D40_SREG_LNK_PHYS_LNK_MASK\t0xFFFFFFF8UL\n\n \n\n \n#define D40_SREG_ELEM_LOG_ECNT_POS\t16\n#define D40_SREG_ELEM_LOG_LIDX_POS\t 8\n#define D40_SREG_ELEM_LOG_LOS_POS\t 1\n#define D40_SREG_ELEM_LOG_TCP_POS\t 0\n\n#define D40_SREG_ELEM_LOG_LIDX_MASK\t(0xFF << D40_SREG_ELEM_LOG_LIDX_POS)\n\n \n#define D40_EVENTLINE_POS(i)\t\t(2 * i)\n#define D40_EVENTLINE_MASK(i)\t\t(0x3 << D40_EVENTLINE_POS(i))\n\n \n\n \n#define D40_MEM_LCSP0_ECNT_POS\t\t16\n#define D40_MEM_LCSP0_SPTR_POS\t\t 0\n\n#define D40_MEM_LCSP0_ECNT_MASK\t\t(0xFFFF << D40_MEM_LCSP0_ECNT_POS)\n#define D40_MEM_LCSP0_SPTR_MASK\t\t(0xFFFF << D40_MEM_LCSP0_SPTR_POS)\n\n \n#define D40_MEM_LCSP1_SPTR_POS\t\t16\n#define D40_MEM_LCSP1_SCFG_MST_POS\t15\n#define D40_MEM_LCSP1_SCFG_TIM_POS\t14\n#define D40_MEM_LCSP1_SCFG_EIM_POS\t13\n#define D40_MEM_LCSP1_SCFG_INCR_POS\t12\n#define D40_MEM_LCSP1_SCFG_PSIZE_POS\t10\n#define D40_MEM_LCSP1_SCFG_ESIZE_POS\t 8\n#define D40_MEM_LCSP1_SLOS_POS\t\t 1\n#define D40_MEM_LCSP1_STCP_POS\t\t 0\n\n#define D40_MEM_LCSP1_SPTR_MASK\t\t(0xFFFF << D40_MEM_LCSP1_SPTR_POS)\n#define D40_MEM_LCSP1_SCFG_TIM_MASK\t(0x1 << D40_MEM_LCSP1_SCFG_TIM_POS)\n#define D40_MEM_LCSP1_SCFG_INCR_MASK\t(0x1 << D40_MEM_LCSP1_SCFG_INCR_POS)\n#define D40_MEM_LCSP1_SCFG_PSIZE_MASK\t(0x3 << D40_MEM_LCSP1_SCFG_PSIZE_POS)\n#define D40_MEM_LCSP1_SLOS_MASK\t\t(0x7F << D40_MEM_LCSP1_SLOS_POS)\n#define D40_MEM_LCSP1_STCP_MASK\t\t(0x1 << D40_MEM_LCSP1_STCP_POS)\n\n \n#define D40_MEM_LCSP2_ECNT_POS\t\t16\n\n#define D40_MEM_LCSP2_ECNT_MASK\t\t(0xFFFF << D40_MEM_LCSP2_ECNT_POS)\n\n \n#define D40_MEM_LCSP3_DCFG_MST_POS\t15\n#define D40_MEM_LCSP3_DCFG_TIM_POS\t14\n#define D40_MEM_LCSP3_DCFG_EIM_POS\t13\n#define D40_MEM_LCSP3_DCFG_INCR_POS\t12\n#define D40_MEM_LCSP3_DCFG_PSIZE_POS\t10\n#define D40_MEM_LCSP3_DCFG_ESIZE_POS\t 8\n#define D40_MEM_LCSP3_DLOS_POS\t\t 1\n#define D40_MEM_LCSP3_DTCP_POS\t\t 0\n\n#define D40_MEM_LCSP3_DLOS_MASK\t\t(0x7F << D40_MEM_LCSP3_DLOS_POS)\n#define D40_MEM_LCSP3_DTCP_MASK\t\t(0x1 << D40_MEM_LCSP3_DTCP_POS)\n\n\n \n#define D40_CHAN_REG_SSCFG\t0x00\n#define D40_CHAN_REG_SSELT\t0x04\n#define D40_CHAN_REG_SSPTR\t0x08\n#define D40_CHAN_REG_SSLNK\t0x0C\n#define D40_CHAN_REG_SDCFG\t0x10\n#define D40_CHAN_REG_SDELT\t0x14\n#define D40_CHAN_REG_SDPTR\t0x18\n#define D40_CHAN_REG_SDLNK\t0x1C\n\n \n#define D40_DREG_GCC\t\t0x000\n#define D40_DREG_GCC_ENA\t0x1\n \n#define D40_DREG_GCC_ENABLE_ALL\t0x3ff01\n#define D40_DREG_GCC_EVTGRP_POS 8\n#define D40_DREG_GCC_SRC 0\n#define D40_DREG_GCC_DST 1\n#define D40_DREG_GCC_EVTGRP_ENA(x, y) \\\n\t(1 << (D40_DREG_GCC_EVTGRP_POS + 2 * x + y))\n\n#define D40_DREG_PRTYP\t\t0x004\n#define D40_DREG_PRSME\t\t0x008\n#define D40_DREG_PRSMO\t\t0x00C\n#define D40_DREG_PRMSE\t\t0x010\n#define D40_DREG_PRMSO\t\t0x014\n#define D40_DREG_PRMOE\t\t0x018\n#define D40_DREG_PRMOO\t\t0x01C\n#define D40_DREG_PRMO_PCHAN_BASIC\t\t0x1\n#define D40_DREG_PRMO_PCHAN_MODULO\t\t0x2\n#define D40_DREG_PRMO_PCHAN_DOUBLE_DST\t\t0x3\n#define D40_DREG_PRMO_LCHAN_SRC_PHY_DST_LOG\t0x1\n#define D40_DREG_PRMO_LCHAN_SRC_LOG_DST_PHY\t0x2\n#define D40_DREG_PRMO_LCHAN_SRC_LOG_DST_LOG\t0x3\n\n#define D40_DREG_LCPA\t\t0x020\n#define D40_DREG_LCLA\t\t0x024\n\n#define D40_DREG_SSEG1\t\t0x030\n#define D40_DREG_SSEG2\t\t0x034\n#define D40_DREG_SSEG3\t\t0x038\n#define D40_DREG_SSEG4\t\t0x03C\n\n#define D40_DREG_SCEG1\t\t0x040\n#define D40_DREG_SCEG2\t\t0x044\n#define D40_DREG_SCEG3\t\t0x048\n#define D40_DREG_SCEG4\t\t0x04C\n\n#define D40_DREG_ACTIVE\t\t0x050\n#define D40_DREG_ACTIVO\t\t0x054\n#define D40_DREG_CIDMOD\t\t0x058\n#define D40_DREG_TCIDV\t\t0x05C\n#define D40_DREG_PCMIS\t\t0x060\n#define D40_DREG_PCICR\t\t0x064\n#define D40_DREG_PCTIS\t\t0x068\n#define D40_DREG_PCEIS\t\t0x06C\n\n#define D40_DREG_SPCMIS\t\t0x070\n#define D40_DREG_SPCICR\t\t0x074\n#define D40_DREG_SPCTIS\t\t0x078\n#define D40_DREG_SPCEIS\t\t0x07C\n\n#define D40_DREG_LCMIS0\t\t0x080\n#define D40_DREG_LCMIS1\t\t0x084\n#define D40_DREG_LCMIS2\t\t0x088\n#define D40_DREG_LCMIS3\t\t0x08C\n#define D40_DREG_LCICR0\t\t0x090\n#define D40_DREG_LCICR1\t\t0x094\n#define D40_DREG_LCICR2\t\t0x098\n#define D40_DREG_LCICR3\t\t0x09C\n#define D40_DREG_LCTIS0\t\t0x0A0\n#define D40_DREG_LCTIS1\t\t0x0A4\n#define D40_DREG_LCTIS2\t\t0x0A8\n#define D40_DREG_LCTIS3\t\t0x0AC\n#define D40_DREG_LCEIS0\t\t0x0B0\n#define D40_DREG_LCEIS1\t\t0x0B4\n#define D40_DREG_LCEIS2\t\t0x0B8\n#define D40_DREG_LCEIS3\t\t0x0BC\n\n#define D40_DREG_SLCMIS1\t0x0C0\n#define D40_DREG_SLCMIS2\t0x0C4\n#define D40_DREG_SLCMIS3\t0x0C8\n#define D40_DREG_SLCMIS4\t0x0CC\n\n#define D40_DREG_SLCICR1\t0x0D0\n#define D40_DREG_SLCICR2\t0x0D4\n#define D40_DREG_SLCICR3\t0x0D8\n#define D40_DREG_SLCICR4\t0x0DC\n\n#define D40_DREG_SLCTIS1\t0x0E0\n#define D40_DREG_SLCTIS2\t0x0E4\n#define D40_DREG_SLCTIS3\t0x0E8\n#define D40_DREG_SLCTIS4\t0x0EC\n\n#define D40_DREG_SLCEIS1\t0x0F0\n#define D40_DREG_SLCEIS2\t0x0F4\n#define D40_DREG_SLCEIS3\t0x0F8\n#define D40_DREG_SLCEIS4\t0x0FC\n\n#define D40_DREG_FSESS1\t\t0x100\n#define D40_DREG_FSESS2\t\t0x104\n\n#define D40_DREG_FSEBS1\t\t0x108\n#define D40_DREG_FSEBS2\t\t0x10C\n\n#define D40_DREG_PSEG1\t\t0x110\n#define D40_DREG_PSEG2\t\t0x114\n#define D40_DREG_PSEG3\t\t0x118\n#define D40_DREG_PSEG4\t\t0x11C\n#define D40_DREG_PCEG1\t\t0x120\n#define D40_DREG_PCEG2\t\t0x124\n#define D40_DREG_PCEG3\t\t0x128\n#define D40_DREG_PCEG4\t\t0x12C\n#define D40_DREG_RSEG1\t\t0x130\n#define D40_DREG_RSEG2\t\t0x134\n#define D40_DREG_RSEG3\t\t0x138\n#define D40_DREG_RSEG4\t\t0x13C\n#define D40_DREG_RCEG1\t\t0x140\n#define D40_DREG_RCEG2\t\t0x144\n#define D40_DREG_RCEG3\t\t0x148\n#define D40_DREG_RCEG4\t\t0x14C\n\n#define D40_DREG_PREFOT\t\t0x15C\n#define D40_DREG_EXTCFG\t\t0x160\n\n#define D40_DREG_CPSEG1\t\t0x200\n#define D40_DREG_CPSEG2\t\t0x204\n#define D40_DREG_CPSEG3\t\t0x208\n#define D40_DREG_CPSEG4\t\t0x20C\n#define D40_DREG_CPSEG5\t\t0x210\n\n#define D40_DREG_CPCEG1\t\t0x220\n#define D40_DREG_CPCEG2\t\t0x224\n#define D40_DREG_CPCEG3\t\t0x228\n#define D40_DREG_CPCEG4\t\t0x22C\n#define D40_DREG_CPCEG5\t\t0x230\n\n#define D40_DREG_CRSEG1\t\t0x240\n#define D40_DREG_CRSEG2\t\t0x244\n#define D40_DREG_CRSEG3\t\t0x248\n#define D40_DREG_CRSEG4\t\t0x24C\n#define D40_DREG_CRSEG5\t\t0x250\n\n#define D40_DREG_CRCEG1\t\t0x260\n#define D40_DREG_CRCEG2\t\t0x264\n#define D40_DREG_CRCEG3\t\t0x268\n#define D40_DREG_CRCEG4\t\t0x26C\n#define D40_DREG_CRCEG5\t\t0x270\n\n#define D40_DREG_CFSESS1\t0x280\n#define D40_DREG_CFSESS2\t0x284\n#define D40_DREG_CFSESS3\t0x288\n\n#define D40_DREG_CFSEBS1\t0x290\n#define D40_DREG_CFSEBS2\t0x294\n#define D40_DREG_CFSEBS3\t0x298\n\n#define D40_DREG_CLCMIS1\t0x300\n#define D40_DREG_CLCMIS2\t0x304\n#define D40_DREG_CLCMIS3\t0x308\n#define D40_DREG_CLCMIS4\t0x30C\n#define D40_DREG_CLCMIS5\t0x310\n\n#define D40_DREG_CLCICR1\t0x320\n#define D40_DREG_CLCICR2\t0x324\n#define D40_DREG_CLCICR3\t0x328\n#define D40_DREG_CLCICR4\t0x32C\n#define D40_DREG_CLCICR5\t0x330\n\n#define D40_DREG_CLCTIS1\t0x340\n#define D40_DREG_CLCTIS2\t0x344\n#define D40_DREG_CLCTIS3\t0x348\n#define D40_DREG_CLCTIS4\t0x34C\n#define D40_DREG_CLCTIS5\t0x350\n\n#define D40_DREG_CLCEIS1\t0x360\n#define D40_DREG_CLCEIS2\t0x364\n#define D40_DREG_CLCEIS3\t0x368\n#define D40_DREG_CLCEIS4\t0x36C\n#define D40_DREG_CLCEIS5\t0x370\n\n#define D40_DREG_CPCMIS\t\t0x380\n#define D40_DREG_CPCICR\t\t0x384\n#define D40_DREG_CPCTIS\t\t0x388\n#define D40_DREG_CPCEIS\t\t0x38C\n\n#define D40_DREG_SCCIDA1\t0xE80\n#define D40_DREG_SCCIDA2\t0xE90\n#define D40_DREG_SCCIDA3\t0xEA0\n#define D40_DREG_SCCIDA4\t0xEB0\n#define D40_DREG_SCCIDA5\t0xEC0\n\n#define D40_DREG_SCCIDB1\t0xE84\n#define D40_DREG_SCCIDB2\t0xE94\n#define D40_DREG_SCCIDB3\t0xEA4\n#define D40_DREG_SCCIDB4\t0xEB4\n#define D40_DREG_SCCIDB5\t0xEC4\n\n#define D40_DREG_PRSCCIDA\t0xF80\n#define D40_DREG_PRSCCIDB\t0xF84\n\n#define D40_DREG_STFU\t\t0xFC8\n#define D40_DREG_ICFG\t\t0xFCC\n#define D40_DREG_PERIPHID0\t0xFE0\n#define D40_DREG_PERIPHID1\t0xFE4\n#define D40_DREG_PERIPHID2\t0xFE8\n#define D40_DREG_PERIPHID3\t0xFEC\n#define D40_DREG_CELLID0\t0xFF0\n#define D40_DREG_CELLID1\t0xFF4\n#define D40_DREG_CELLID2\t0xFF8\n#define D40_DREG_CELLID3\t0xFFC\n\n \n\n \nstruct d40_phy_lli {\n\tu32 reg_cfg;\n\tu32 reg_elt;\n\tu32 reg_ptr;\n\tu32 reg_lnk;\n};\n\n \n\nstruct d40_phy_lli_bidir {\n\tstruct d40_phy_lli\t*src;\n\tstruct d40_phy_lli\t*dst;\n};\n\n\n \n\nstruct d40_log_lli {\n\tu32 lcsp02;\n\tu32 lcsp13;\n};\n\n \n\nstruct d40_log_lli_bidir {\n\tstruct d40_log_lli *src;\n\tstruct d40_log_lli *dst;\n};\n\n \nstruct d40_log_lli_full {\n\tu32 lcsp0;\n\tu32 lcsp1;\n\tu32 lcsp2;\n\tu32 lcsp3;\n};\n\n \nstruct d40_def_lcsp {\n\tu32 lcsp3;\n\tu32 lcsp1;\n};\n\n \n\nenum d40_lli_flags {\n\tLLI_ADDR_INC\t= 1 << 0,\n\tLLI_TERM_INT\t= 1 << 1,\n\tLLI_CYCLIC\t= 1 << 2,\n\tLLI_LAST_LINK\t= 1 << 3,\n};\n\nvoid d40_phy_cfg(struct stedma40_chan_cfg *cfg,\n\t\t u32 *src_cfg,\n\t\t u32 *dst_cfg);\n\nvoid d40_log_cfg(struct stedma40_chan_cfg *cfg,\n\t\t u32 *lcsp1,\n\t\t u32 *lcsp2);\n\nint d40_phy_sg_to_lli(struct scatterlist *sg,\n\t\t      int sg_len,\n\t\t      dma_addr_t target,\n\t\t      struct d40_phy_lli *lli,\n\t\t      dma_addr_t lli_phys,\n\t\t      u32 reg_cfg,\n\t\t      struct stedma40_half_channel_info *info,\n\t\t      struct stedma40_half_channel_info *otherinfo,\n\t\t      unsigned long flags);\n\n \n\nint d40_log_sg_to_lli(struct scatterlist *sg,\n\t\t      int sg_len,\n\t\t      dma_addr_t dev_addr,\n\t\t      struct d40_log_lli *lli_sg,\n\t\t      u32 lcsp13,  \n\t\t      u32 data_width1, u32 data_width2);\n\nvoid d40_log_lli_lcpa_write(struct d40_log_lli_full *lcpa,\n\t\t\t    struct d40_log_lli *lli_dst,\n\t\t\t    struct d40_log_lli *lli_src,\n\t\t\t    int next, unsigned int flags);\n\nvoid d40_log_lli_lcla_write(struct d40_log_lli *lcla,\n\t\t\t    struct d40_log_lli *lli_dst,\n\t\t\t    struct d40_log_lli *lli_src,\n\t\t\t    int next, unsigned int flags);\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}