TimeQuest Timing Analyzer report for LidarFrameView
Fri May 26 23:24:18 2017
Quartus II 64-Bit Version 11.0 Build 157 04/27/2011 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Fmax Summary
  6. Setup Summary
  7. Hold Summary
  8. Recovery Summary
  9. Removal Summary
 10. Minimum Pulse Width Summary
 11. Setup: 'clk'
 12. Setup: 'CCD_ADC_Control:CCD_ADC_Control_inst|wrclk'
 13. Setup: 'SerialSend:SerialSend_inst|rdclk_reg'
 14. Setup: 'dac7512:dac7512_inst|div_clk'
 15. Hold: 'clk'
 16. Hold: 'SerialSend:SerialSend_inst|rdclk_reg'
 17. Hold: 'CCD_ADC_Control:CCD_ADC_Control_inst|wrclk'
 18. Hold: 'dac7512:dac7512_inst|div_clk'
 19. Recovery: 'CCD_ADC_Control:CCD_ADC_Control_inst|wrclk'
 20. Recovery: 'SerialSend:SerialSend_inst|rdclk_reg'
 21. Removal: 'SerialSend:SerialSend_inst|rdclk_reg'
 22. Removal: 'CCD_ADC_Control:CCD_ADC_Control_inst|wrclk'
 23. Minimum Pulse Width: 'clk'
 24. Minimum Pulse Width: 'CCD_ADC_Control:CCD_ADC_Control_inst|wrclk'
 25. Minimum Pulse Width: 'SerialSend:SerialSend_inst|rdclk_reg'
 26. Minimum Pulse Width: 'dac7512:dac7512_inst|div_clk'
 27. Setup Times
 28. Hold Times
 29. Clock to Output Times
 30. Minimum Clock to Output Times
 31. Setup Transfers
 32. Hold Transfers
 33. Recovery Transfers
 34. Removal Transfers
 35. Report TCCS
 36. Report RSKM
 37. Unconstrained Paths
 38. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                      ;
+--------------------+---------------------------------------------------+
; Quartus II Version ; Version 11.0 Build 157 04/27/2011 SJ Full Version ;
; Revision Name      ; LidarFrameView                                    ;
; Device Family      ; Cyclone                                           ;
; Device Name        ; EP1C3T100C8                                       ;
; Timing Models      ; Final                                             ;
; Delay Model        ; Slow Model                                        ;
; Rise/Fall Delays   ; Unavailable                                       ;
+--------------------+---------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ; < 0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                 ;
+--------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------+
; Clock Name                                 ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                        ;
+--------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------+
; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CCD_ADC_Control:CCD_ADC_Control_inst|wrclk } ;
; clk                                        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                        ;
; dac7512:dac7512_inst|div_clk               ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { dac7512:dac7512_inst|div_clk }               ;
; SerialSend:SerialSend_inst|rdclk_reg       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { SerialSend:SerialSend_inst|rdclk_reg }       ;
+--------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Fmax Summary                                                                                                                      ;
+------------+-----------------+--------------------------------------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                 ; Note                                                  ;
+------------+-----------------+--------------------------------------------+-------------------------------------------------------+
; 114.53 MHz ; 114.53 MHz      ; clk                                        ;                                                       ;
; 126.21 MHz ; 126.21 MHz      ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ;                                                       ;
; 142.37 MHz ; 142.37 MHz      ; SerialSend:SerialSend_inst|rdclk_reg       ;                                                       ;
; 288.93 MHz ; 275.03 MHz      ; dac7512:dac7512_inst|div_clk               ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+--------------------------------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------+
; Setup Summary                                                       ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; clk                                        ; -8.759 ; -901.403      ;
; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; -6.923 ; -321.275      ;
; SerialSend:SerialSend_inst|rdclk_reg       ; -6.024 ; -169.629      ;
; dac7512:dac7512_inst|div_clk               ; -2.461 ; -30.078       ;
+--------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Hold Summary                                                        ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; clk                                        ; -1.783 ; -4.707        ;
; SerialSend:SerialSend_inst|rdclk_reg       ; 0.094  ; 0.000         ;
; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.868  ; 0.000         ;
; dac7512:dac7512_inst|div_clk               ; 1.072  ; 0.000         ;
+--------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Recovery Summary                                                    ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; -2.201 ; -72.633       ;
; SerialSend:SerialSend_inst|rdclk_reg       ; -1.434 ; -31.548       ;
+--------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Removal Summary                                                    ;
+--------------------------------------------+-------+---------------+
; Clock                                      ; Slack ; End Point TNS ;
+--------------------------------------------+-------+---------------+
; SerialSend:SerialSend_inst|rdclk_reg       ; 2.382 ; 0.000         ;
; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 3.149 ; 0.000         ;
+--------------------------------------------+-------+---------------+


+---------------------------------------------------------------------+
; Minimum Pulse Width Summary                                         ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; clk                                        ; -1.583 ; -415.435      ;
; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; -1.318 ; -187.156      ;
; SerialSend:SerialSend_inst|rdclk_reg       ; -1.318 ; -110.712      ;
; dac7512:dac7512_inst|div_clk               ; -1.318 ; -39.540       ;
+--------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                         ; To Node                                                ; Launch Clock                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; -8.759 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[0]                                                       ; SerialSend:SerialSend_inst|SerialSendData_Reg[1]       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.932     ; 7.790      ;
; -8.736 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[1]                                                                      ; SerialSend:SerialSend_inst|SerialSendData_Reg[1]       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.932     ; 7.767      ;
; -8.721 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[5]                                                                      ; SerialSend:SerialSend_inst|SerialSendData_Reg[1]       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.932     ; 7.752      ;
; -8.719 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[0]                                                       ; SerialSend:SerialSend_inst|SerialSendData_Reg[3]       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.932     ; 7.750      ;
; -8.719 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[0]                                                       ; SerialSend:SerialSend_inst|SerialSendData_Reg[0]       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.932     ; 7.750      ;
; -8.696 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[1]                                                                      ; SerialSend:SerialSend_inst|SerialSendData_Reg[3]       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.932     ; 7.727      ;
; -8.696 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[1]                                                                      ; SerialSend:SerialSend_inst|SerialSendData_Reg[0]       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.932     ; 7.727      ;
; -8.687 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[1]                                                       ; SerialSend:SerialSend_inst|SerialSendData_Reg[1]       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.932     ; 7.718      ;
; -8.681 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[5]                                                                      ; SerialSend:SerialSend_inst|SerialSendData_Reg[3]       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.932     ; 7.712      ;
; -8.681 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[5]                                                                      ; SerialSend:SerialSend_inst|SerialSendData_Reg[0]       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.932     ; 7.712      ;
; -8.647 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[1]                                                       ; SerialSend:SerialSend_inst|SerialSendData_Reg[3]       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.932     ; 7.678      ;
; -8.647 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[1]                                                       ; SerialSend:SerialSend_inst|SerialSendData_Reg[0]       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.932     ; 7.678      ;
; -8.631 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[0]                                                       ; SerialSend:SerialSend_inst|serialState.serialState_End ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.932     ; 7.662      ;
; -8.608 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[1]                                                                      ; SerialSend:SerialSend_inst|serialState.serialState_End ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.932     ; 7.639      ;
; -8.593 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[5]                                                                      ; SerialSend:SerialSend_inst|serialState.serialState_End ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.932     ; 7.624      ;
; -8.563 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[6]                                                                      ; SerialSend:SerialSend_inst|SerialSendData_Reg[1]       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.932     ; 7.594      ;
; -8.559 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[1]                                                       ; SerialSend:SerialSend_inst|serialState.serialState_End ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.932     ; 7.590      ;
; -8.544 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[0]                                                                      ; SerialSend:SerialSend_inst|SerialSendData_Reg[1]       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.932     ; 7.575      ;
; -8.540 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[5]                                                       ; SerialSend:SerialSend_inst|SerialSendData_Reg[1]       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.932     ; 7.571      ;
; -8.523 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[2]                                                                      ; SerialSend:SerialSend_inst|SerialSendData_Reg[1]       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.932     ; 7.554      ;
; -8.523 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[6]                                                                      ; SerialSend:SerialSend_inst|SerialSendData_Reg[3]       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.932     ; 7.554      ;
; -8.523 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[6]                                                                      ; SerialSend:SerialSend_inst|SerialSendData_Reg[0]       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.932     ; 7.554      ;
; -8.510 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[9]                                                                      ; SerialSend:SerialSend_inst|SerialSendData_Reg[1]       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.932     ; 7.541      ;
; -8.506 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[3]                                                       ; SerialSend:SerialSend_inst|SerialSendData_Reg[1]       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.932     ; 7.537      ;
; -8.504 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[0]                                                                      ; SerialSend:SerialSend_inst|SerialSendData_Reg[3]       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.932     ; 7.535      ;
; -8.504 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[0]                                                                      ; SerialSend:SerialSend_inst|SerialSendData_Reg[0]       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.932     ; 7.535      ;
; -8.500 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[4]                                                       ; SerialSend:SerialSend_inst|SerialSendData_Reg[1]       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.932     ; 7.531      ;
; -8.500 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[5]                                                       ; SerialSend:SerialSend_inst|SerialSendData_Reg[3]       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.932     ; 7.531      ;
; -8.500 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[5]                                                       ; SerialSend:SerialSend_inst|SerialSendData_Reg[0]       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.932     ; 7.531      ;
; -8.483 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[2]                                                                      ; SerialSend:SerialSend_inst|SerialSendData_Reg[3]       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.932     ; 7.514      ;
; -8.483 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[2]                                                                      ; SerialSend:SerialSend_inst|SerialSendData_Reg[0]       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.932     ; 7.514      ;
; -8.478 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[8]                                                                      ; SerialSend:SerialSend_inst|SerialSendData_Reg[1]       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.932     ; 7.509      ;
; -8.470 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[9]                                                                      ; SerialSend:SerialSend_inst|SerialSendData_Reg[3]       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.932     ; 7.501      ;
; -8.470 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[9]                                                                      ; SerialSend:SerialSend_inst|SerialSendData_Reg[0]       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.932     ; 7.501      ;
; -8.469 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg0 ; SerialSend:SerialSend_inst|SerialSendData_Reg[2]       ; SerialSend:SerialSend_inst|rdclk_reg       ; clk         ; 1.000        ; -2.763     ; 6.669      ;
; -8.469 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg1 ; SerialSend:SerialSend_inst|SerialSendData_Reg[2]       ; SerialSend:SerialSend_inst|rdclk_reg       ; clk         ; 1.000        ; -2.763     ; 6.669      ;
; -8.469 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg2 ; SerialSend:SerialSend_inst|SerialSendData_Reg[2]       ; SerialSend:SerialSend_inst|rdclk_reg       ; clk         ; 1.000        ; -2.763     ; 6.669      ;
; -8.469 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg3 ; SerialSend:SerialSend_inst|SerialSendData_Reg[2]       ; SerialSend:SerialSend_inst|rdclk_reg       ; clk         ; 1.000        ; -2.763     ; 6.669      ;
; -8.469 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg4 ; SerialSend:SerialSend_inst|SerialSendData_Reg[2]       ; SerialSend:SerialSend_inst|rdclk_reg       ; clk         ; 1.000        ; -2.763     ; 6.669      ;
; -8.469 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg5 ; SerialSend:SerialSend_inst|SerialSendData_Reg[2]       ; SerialSend:SerialSend_inst|rdclk_reg       ; clk         ; 1.000        ; -2.763     ; 6.669      ;
; -8.469 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg6 ; SerialSend:SerialSend_inst|SerialSendData_Reg[2]       ; SerialSend:SerialSend_inst|rdclk_reg       ; clk         ; 1.000        ; -2.763     ; 6.669      ;
; -8.469 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg7 ; SerialSend:SerialSend_inst|SerialSendData_Reg[2]       ; SerialSend:SerialSend_inst|rdclk_reg       ; clk         ; 1.000        ; -2.763     ; 6.669      ;
; -8.469 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg8 ; SerialSend:SerialSend_inst|SerialSendData_Reg[2]       ; SerialSend:SerialSend_inst|rdclk_reg       ; clk         ; 1.000        ; -2.763     ; 6.669      ;
; -8.469 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg9 ; SerialSend:SerialSend_inst|SerialSendData_Reg[2]       ; SerialSend:SerialSend_inst|rdclk_reg       ; clk         ; 1.000        ; -2.763     ; 6.669      ;
; -8.466 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[3]                                                       ; SerialSend:SerialSend_inst|SerialSendData_Reg[3]       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.932     ; 7.497      ;
; -8.466 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[3]                                                       ; SerialSend:SerialSend_inst|SerialSendData_Reg[0]       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.932     ; 7.497      ;
; -8.460 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[4]                                                       ; SerialSend:SerialSend_inst|SerialSendData_Reg[3]       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.932     ; 7.491      ;
; -8.460 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[4]                                                       ; SerialSend:SerialSend_inst|SerialSendData_Reg[0]       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.932     ; 7.491      ;
; -8.459 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[7]                                                                      ; SerialSend:SerialSend_inst|SerialSendData_Reg[1]       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.932     ; 7.490      ;
; -8.449 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[0]                                                       ; SerialSend:SerialSend_inst|serialSendCount[2]          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.932     ; 7.480      ;
; -8.449 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[0]                                                       ; SerialSend:SerialSend_inst|serialSendCount[1]          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.932     ; 7.480      ;
; -8.449 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[0]                                                       ; SerialSend:SerialSend_inst|serialSendCount[3]          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.932     ; 7.480      ;
; -8.449 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[0]                                                       ; SerialSend:SerialSend_inst|serialSendCount[4]          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.932     ; 7.480      ;
; -8.449 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[0]                                                       ; SerialSend:SerialSend_inst|serialSendCount[0]          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.932     ; 7.480      ;
; -8.444 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[7]                                                       ; SerialSend:SerialSend_inst|SerialSendData_Reg[1]       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.932     ; 7.475      ;
; -8.438 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[8]                                                                      ; SerialSend:SerialSend_inst|SerialSendData_Reg[3]       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.932     ; 7.469      ;
; -8.438 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[8]                                                                      ; SerialSend:SerialSend_inst|SerialSendData_Reg[0]       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.932     ; 7.469      ;
; -8.435 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[6]                                                                      ; SerialSend:SerialSend_inst|serialState.serialState_End ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.932     ; 7.466      ;
; -8.429 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[6]                                                       ; SerialSend:SerialSend_inst|SerialSendData_Reg[1]       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.932     ; 7.460      ;
; -8.426 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[1]                                                                      ; SerialSend:SerialSend_inst|serialSendCount[2]          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.932     ; 7.457      ;
; -8.426 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[1]                                                                      ; SerialSend:SerialSend_inst|serialSendCount[1]          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.932     ; 7.457      ;
; -8.426 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[1]                                                                      ; SerialSend:SerialSend_inst|serialSendCount[3]          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.932     ; 7.457      ;
; -8.426 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[1]                                                                      ; SerialSend:SerialSend_inst|serialSendCount[4]          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.932     ; 7.457      ;
; -8.426 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[1]                                                                      ; SerialSend:SerialSend_inst|serialSendCount[0]          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.932     ; 7.457      ;
; -8.419 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[7]                                                                      ; SerialSend:SerialSend_inst|SerialSendData_Reg[3]       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.932     ; 7.450      ;
; -8.419 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[7]                                                                      ; SerialSend:SerialSend_inst|SerialSendData_Reg[0]       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.932     ; 7.450      ;
; -8.416 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[0]                                                                      ; SerialSend:SerialSend_inst|serialState.serialState_End ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.932     ; 7.447      ;
; -8.412 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[5]                                                       ; SerialSend:SerialSend_inst|serialState.serialState_End ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.932     ; 7.443      ;
; -8.411 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[5]                                                                      ; SerialSend:SerialSend_inst|serialSendCount[2]          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.932     ; 7.442      ;
; -8.411 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[5]                                                                      ; SerialSend:SerialSend_inst|serialSendCount[1]          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.932     ; 7.442      ;
; -8.411 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[5]                                                                      ; SerialSend:SerialSend_inst|serialSendCount[3]          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.932     ; 7.442      ;
; -8.411 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[5]                                                                      ; SerialSend:SerialSend_inst|serialSendCount[4]          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.932     ; 7.442      ;
; -8.411 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[5]                                                                      ; SerialSend:SerialSend_inst|serialSendCount[0]          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.932     ; 7.442      ;
; -8.404 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[7]                                                       ; SerialSend:SerialSend_inst|SerialSendData_Reg[3]       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.932     ; 7.435      ;
; -8.404 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[7]                                                       ; SerialSend:SerialSend_inst|SerialSendData_Reg[0]       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.932     ; 7.435      ;
; -8.397 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[0]                                                       ; SerialSend:SerialSend_inst|SerialSendData_Reg[4]       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.974     ; 7.386      ;
; -8.397 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[0]                                                       ; SerialSend:SerialSend_inst|SerialSendData_Reg[6]       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.974     ; 7.386      ;
; -8.397 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[0]                                                       ; SerialSend:SerialSend_inst|SerialSendData_Reg[2]       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.974     ; 7.386      ;
; -8.395 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[2]                                                                      ; SerialSend:SerialSend_inst|serialState.serialState_End ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.932     ; 7.426      ;
; -8.391 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[2]                                                       ; SerialSend:SerialSend_inst|SerialSendData_Reg[1]       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.932     ; 7.422      ;
; -8.389 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[6]                                                       ; SerialSend:SerialSend_inst|SerialSendData_Reg[3]       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.932     ; 7.420      ;
; -8.389 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[6]                                                       ; SerialSend:SerialSend_inst|SerialSendData_Reg[0]       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.932     ; 7.420      ;
; -8.382 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[9]                                                                      ; SerialSend:SerialSend_inst|serialState.serialState_End ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.932     ; 7.413      ;
; -8.378 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[3]                                                       ; SerialSend:SerialSend_inst|serialState.serialState_End ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.932     ; 7.409      ;
; -8.377 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[1]                                                       ; SerialSend:SerialSend_inst|serialSendCount[2]          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.932     ; 7.408      ;
; -8.377 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[1]                                                       ; SerialSend:SerialSend_inst|serialSendCount[1]          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.932     ; 7.408      ;
; -8.377 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[1]                                                       ; SerialSend:SerialSend_inst|serialSendCount[3]          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.932     ; 7.408      ;
; -8.377 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[1]                                                       ; SerialSend:SerialSend_inst|serialSendCount[4]          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.932     ; 7.408      ;
; -8.377 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[1]                                                       ; SerialSend:SerialSend_inst|serialSendCount[0]          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.932     ; 7.408      ;
; -8.374 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[1]                                                                      ; SerialSend:SerialSend_inst|SerialSendData_Reg[4]       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.974     ; 7.363      ;
; -8.374 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[1]                                                                      ; SerialSend:SerialSend_inst|SerialSendData_Reg[6]       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.974     ; 7.363      ;
; -8.374 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[1]                                                                      ; SerialSend:SerialSend_inst|SerialSendData_Reg[2]       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.974     ; 7.363      ;
; -8.372 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[4]                                                       ; SerialSend:SerialSend_inst|serialState.serialState_End ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.932     ; 7.403      ;
; -8.359 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[5]                                                                      ; SerialSend:SerialSend_inst|SerialSendData_Reg[4]       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.974     ; 7.348      ;
; -8.359 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[5]                                                                      ; SerialSend:SerialSend_inst|SerialSendData_Reg[6]       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.974     ; 7.348      ;
; -8.359 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[5]                                                                      ; SerialSend:SerialSend_inst|SerialSendData_Reg[2]       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.974     ; 7.348      ;
; -8.351 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[2]                                                       ; SerialSend:SerialSend_inst|SerialSendData_Reg[3]       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.932     ; 7.382      ;
; -8.351 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[2]                                                       ; SerialSend:SerialSend_inst|SerialSendData_Reg[0]       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.932     ; 7.382      ;
; -8.350 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[8]                                                                      ; SerialSend:SerialSend_inst|serialState.serialState_End ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.932     ; 7.381      ;
; -8.331 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[7]                                                                      ; SerialSend:SerialSend_inst|serialState.serialState_End ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.932     ; 7.362      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'CCD_ADC_Control:CCD_ADC_Control_inst|wrclk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                   ; To Node                                                                                                                                                                                                           ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -6.923 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_we_reg       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.856      ;
; -6.923 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_datain_reg0  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.856      ;
; -6.923 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg0 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.856      ;
; -6.923 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg1 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.856      ;
; -6.923 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg2 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.856      ;
; -6.923 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg3 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.856      ;
; -6.923 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg4 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.856      ;
; -6.923 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg5 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.856      ;
; -6.923 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg6 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.856      ;
; -6.923 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg7 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.856      ;
; -6.923 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg8 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.856      ;
; -6.923 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg9 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.856      ;
; -6.923 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_datain_reg1  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.856      ;
; -6.923 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_datain_reg2  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.856      ;
; -6.923 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_datain_reg3  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.856      ;
; -6.825 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_we_reg       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.758      ;
; -6.825 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_datain_reg0  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.758      ;
; -6.825 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg0 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.758      ;
; -6.825 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg1 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.758      ;
; -6.825 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg2 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.758      ;
; -6.825 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg3 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.758      ;
; -6.825 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg4 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.758      ;
; -6.825 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg5 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.758      ;
; -6.825 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg6 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.758      ;
; -6.825 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg7 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.758      ;
; -6.825 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg8 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.758      ;
; -6.825 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg9 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.758      ;
; -6.825 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_datain_reg1  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.758      ;
; -6.825 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_datain_reg2  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.758      ;
; -6.825 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_datain_reg3  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.758      ;
; -6.786 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[5]                ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_we_reg       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.719      ;
; -6.786 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[5]                ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_datain_reg0  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.719      ;
; -6.786 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[5]                ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg0 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.719      ;
; -6.786 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[5]                ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg1 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.719      ;
; -6.786 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[5]                ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg2 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.719      ;
; -6.786 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[5]                ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg3 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.719      ;
; -6.786 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[5]                ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg4 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.719      ;
; -6.786 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[5]                ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg5 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.719      ;
; -6.786 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[5]                ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg6 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.719      ;
; -6.786 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[5]                ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg7 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.719      ;
; -6.786 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[5]                ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg8 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.719      ;
; -6.786 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[5]                ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg9 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.719      ;
; -6.786 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[5]                ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_datain_reg1  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.719      ;
; -6.786 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[5]                ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_datain_reg2  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.719      ;
; -6.786 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[5]                ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_datain_reg3  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.719      ;
; -6.688 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[5]                ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_we_reg       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.621      ;
; -6.688 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[5]                ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_datain_reg0  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.621      ;
; -6.688 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[5]                ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg0 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.621      ;
; -6.688 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[5]                ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg1 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.621      ;
; -6.688 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[5]                ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg2 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.621      ;
; -6.688 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[5]                ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg3 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.621      ;
; -6.688 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[5]                ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg4 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.621      ;
; -6.688 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[5]                ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg5 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.621      ;
; -6.688 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[5]                ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg6 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.621      ;
; -6.688 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[5]                ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg7 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.621      ;
; -6.688 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[5]                ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg8 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.621      ;
; -6.688 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[5]                ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg9 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.621      ;
; -6.688 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[5]                ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_datain_reg1  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.621      ;
; -6.688 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[5]                ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_datain_reg2  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.621      ;
; -6.688 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[5]                ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_datain_reg3  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.621      ;
; -6.686 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[6]                ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_we_reg       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.619      ;
; -6.686 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[6]                ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_datain_reg0  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.619      ;
; -6.686 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[6]                ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg0 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.619      ;
; -6.686 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[6]                ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg1 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.619      ;
; -6.686 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[6]                ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg2 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.619      ;
; -6.686 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[6]                ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg3 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.619      ;
; -6.686 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[6]                ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg4 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.619      ;
; -6.686 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[6]                ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg5 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.619      ;
; -6.686 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[6]                ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg6 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.619      ;
; -6.686 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[6]                ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg7 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.619      ;
; -6.686 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[6]                ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg8 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.619      ;
; -6.686 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[6]                ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg9 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.619      ;
; -6.686 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[6]                ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_datain_reg1  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.619      ;
; -6.686 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[6]                ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_datain_reg2  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.619      ;
; -6.686 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[6]                ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_datain_reg3  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.619      ;
; -6.635 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[9] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_we_reg       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.568      ;
; -6.635 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[9] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_datain_reg0  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.568      ;
; -6.635 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[9] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg0 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.568      ;
; -6.635 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[9] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg1 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.568      ;
; -6.635 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[9] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg2 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.568      ;
; -6.635 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[9] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg3 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.568      ;
; -6.635 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[9] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg4 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.568      ;
; -6.635 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[9] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg5 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.568      ;
; -6.635 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[9] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg6 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.568      ;
; -6.635 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[9] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg7 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.568      ;
; -6.635 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[9] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg8 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.568      ;
; -6.635 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[9] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg9 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.568      ;
; -6.635 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[9] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_datain_reg1  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.568      ;
; -6.635 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[9] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_datain_reg2  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.568      ;
; -6.635 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[9] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_datain_reg3  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.568      ;
; -6.619 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[1] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_we_reg       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.552      ;
; -6.619 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[1] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_datain_reg0  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.552      ;
; -6.619 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[1] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg0 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.552      ;
; -6.619 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[1] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg1 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.552      ;
; -6.619 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[1] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg2 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.552      ;
; -6.619 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[1] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg3 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.552      ;
; -6.619 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[1] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg4 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.552      ;
; -6.619 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[1] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg5 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.552      ;
; -6.619 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[1] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg6 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.552      ;
; -6.619 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[1] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg7 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.552      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'SerialSend:SerialSend_inst|rdclk_reg'                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                    ; To Node                                                                                                                                                                                                           ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -6.024 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[10]                                                                     ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; -0.015     ; 6.972      ;
; -5.947 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[9]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; -0.015     ; 6.895      ;
; -5.947 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[8]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; -0.015     ; 6.895      ;
; -5.947 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[7]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; -0.015     ; 6.895      ;
; -5.947 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[6]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; -0.015     ; 6.895      ;
; -5.947 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[5]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; -0.015     ; 6.895      ;
; -5.765 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[6] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[10]                                                                     ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; -0.015     ; 6.713      ;
; -5.688 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[6] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[9]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; -0.015     ; 6.636      ;
; -5.688 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[6] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[8]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; -0.015     ; 6.636      ;
; -5.688 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[6] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[7]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; -0.015     ; 6.636      ;
; -5.688 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[6] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[6]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; -0.015     ; 6.636      ;
; -5.688 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[6] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[5]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; -0.015     ; 6.636      ;
; -5.644 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[9] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[10]                                                                     ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.607      ;
; -5.585 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[2] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[10]                                                                     ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.548      ;
; -5.578 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[4]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; -0.015     ; 6.526      ;
; -5.567 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[9] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[9]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.530      ;
; -5.567 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[9] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[8]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.530      ;
; -5.567 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[9] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[7]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.530      ;
; -5.567 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[9] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[6]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.530      ;
; -5.567 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[9] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[5]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.530      ;
; -5.562 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg0 ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.007      ; 6.476      ;
; -5.562 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg1 ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.007      ; 6.476      ;
; -5.562 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg2 ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.007      ; 6.476      ;
; -5.562 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg3 ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.007      ; 6.476      ;
; -5.562 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg4 ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.007      ; 6.476      ;
; -5.562 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg5 ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.007      ; 6.476      ;
; -5.562 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg6 ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.007      ; 6.476      ;
; -5.562 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg7 ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.007      ; 6.476      ;
; -5.562 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg8 ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.007      ; 6.476      ;
; -5.562 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg9 ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.007      ; 6.476      ;
; -5.532 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[0] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[10]                                                                     ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.495      ;
; -5.523 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[3] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[10]                                                                     ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.486      ;
; -5.508 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[2] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[9]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.471      ;
; -5.508 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[2] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[8]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.471      ;
; -5.508 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[2] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[7]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.471      ;
; -5.508 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[2] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[6]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.471      ;
; -5.508 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[2] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[5]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.471      ;
; -5.498 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[3]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; -0.015     ; 6.446      ;
; -5.490 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[1] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[10]                                                                     ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.453      ;
; -5.455 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[0] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[9]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.418      ;
; -5.455 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[0] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[8]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.418      ;
; -5.455 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[0] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[7]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.418      ;
; -5.455 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[0] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[6]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.418      ;
; -5.455 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[0] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[5]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.418      ;
; -5.449 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[6] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[10]                                                                     ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.412      ;
; -5.446 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[3] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[9]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.409      ;
; -5.446 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[3] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[8]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.409      ;
; -5.446 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[3] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[7]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.409      ;
; -5.446 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[3] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[6]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.409      ;
; -5.446 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[3] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[5]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.409      ;
; -5.441 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[10]                                                                     ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.404      ;
; -5.427 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[8] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[10]                                                                     ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.390      ;
; -5.423 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[4] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[10]                                                                     ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.386      ;
; -5.418 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[2]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; -0.015     ; 6.366      ;
; -5.413 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[1] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[9]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.376      ;
; -5.413 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[1] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[8]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.376      ;
; -5.413 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[1] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[7]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.376      ;
; -5.413 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[1] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[6]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.376      ;
; -5.413 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[1] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[5]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.376      ;
; -5.372 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[6] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[9]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.335      ;
; -5.372 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[6] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[8]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.335      ;
; -5.372 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[6] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[7]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.335      ;
; -5.372 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[6] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[6]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.335      ;
; -5.372 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[6] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[5]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.335      ;
; -5.364 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[9]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.327      ;
; -5.364 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[8]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.327      ;
; -5.364 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[7]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.327      ;
; -5.364 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[6]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.327      ;
; -5.364 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[5]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.327      ;
; -5.350 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[8] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[9]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.313      ;
; -5.350 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[8] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[8]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.313      ;
; -5.350 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[8] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[7]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.313      ;
; -5.350 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[8] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[6]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.313      ;
; -5.350 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[8] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[5]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.313      ;
; -5.347 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[3] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[10]                                                                     ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.310      ;
; -5.346 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[4] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[9]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.309      ;
; -5.346 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[4] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[8]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.309      ;
; -5.346 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[4] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[7]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.309      ;
; -5.346 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[4] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[6]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.309      ;
; -5.346 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[4] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[5]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.309      ;
; -5.338 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[1]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; -0.015     ; 6.286      ;
; -5.330 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[9] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[10]                                                                     ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.293      ;
; -5.319 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[6] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[4]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; -0.015     ; 6.267      ;
; -5.314 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[7] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[10]                                                                     ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.028      ; 6.305      ;
; -5.303 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[6] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg0 ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.007      ; 6.217      ;
; -5.303 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[6] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg1 ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.007      ; 6.217      ;
; -5.303 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[6] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg2 ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.007      ; 6.217      ;
; -5.303 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[6] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg3 ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.007      ; 6.217      ;
; -5.303 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[6] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg4 ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.007      ; 6.217      ;
; -5.303 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[6] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg5 ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.007      ; 6.217      ;
; -5.303 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[6] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg6 ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.007      ; 6.217      ;
; -5.303 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[6] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg7 ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.007      ; 6.217      ;
; -5.303 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[6] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg8 ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.007      ; 6.217      ;
; -5.303 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[6] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg9 ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.007      ; 6.217      ;
; -5.290 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[8] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[10]                                                                     ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.253      ;
; -5.282 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[4] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[10]                                                                     ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.245      ;
; -5.270 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[3] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[9]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.233      ;
; -5.270 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[3] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[8]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.233      ;
; -5.270 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[3] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[7]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.233      ;
; -5.270 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[3] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[6]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.233      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'dac7512:dac7512_inst|div_clk'                                                                                                                                                     ;
+--------+-------------------------------------+-------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -2.461 ; dac7512:dac7512_inst|clk_count[0]   ; dac7512:dac7512_inst|din            ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 3.424      ;
; -2.461 ; dac7512:dac7512_inst|clk_count[0]   ; dac7512:dac7512_inst|count[0]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 3.424      ;
; -2.461 ; dac7512:dac7512_inst|clk_count[0]   ; dac7512:dac7512_inst|count[1]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 3.424      ;
; -2.461 ; dac7512:dac7512_inst|clk_count[0]   ; dac7512:dac7512_inst|count[3]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 3.424      ;
; -2.461 ; dac7512:dac7512_inst|clk_count[0]   ; dac7512:dac7512_inst|count[2]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 3.424      ;
; -2.461 ; dac7512:dac7512_inst|clk_count[0]   ; dac7512:dac7512_inst|count[4]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 3.424      ;
; -2.284 ; dac7512:dac7512_inst|clk_count[1]   ; dac7512:dac7512_inst|din            ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 3.247      ;
; -2.284 ; dac7512:dac7512_inst|clk_count[1]   ; dac7512:dac7512_inst|count[0]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 3.247      ;
; -2.284 ; dac7512:dac7512_inst|clk_count[1]   ; dac7512:dac7512_inst|count[1]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 3.247      ;
; -2.284 ; dac7512:dac7512_inst|clk_count[1]   ; dac7512:dac7512_inst|count[3]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 3.247      ;
; -2.284 ; dac7512:dac7512_inst|clk_count[1]   ; dac7512:dac7512_inst|count[2]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 3.247      ;
; -2.284 ; dac7512:dac7512_inst|clk_count[1]   ; dac7512:dac7512_inst|count[4]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 3.247      ;
; -2.185 ; dac7512:dac7512_inst|clk_count[2]   ; dac7512:dac7512_inst|din            ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 3.148      ;
; -2.185 ; dac7512:dac7512_inst|clk_count[2]   ; dac7512:dac7512_inst|count[0]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 3.148      ;
; -2.185 ; dac7512:dac7512_inst|clk_count[2]   ; dac7512:dac7512_inst|count[1]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 3.148      ;
; -2.185 ; dac7512:dac7512_inst|clk_count[2]   ; dac7512:dac7512_inst|count[3]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 3.148      ;
; -2.185 ; dac7512:dac7512_inst|clk_count[2]   ; dac7512:dac7512_inst|count[2]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 3.148      ;
; -2.185 ; dac7512:dac7512_inst|clk_count[2]   ; dac7512:dac7512_inst|count[4]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 3.148      ;
; -1.983 ; dac7512:dac7512_inst|state.ST_Data  ; dac7512:dac7512_inst|din            ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 2.946      ;
; -1.983 ; dac7512:dac7512_inst|state.ST_Data  ; dac7512:dac7512_inst|count[0]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 2.946      ;
; -1.983 ; dac7512:dac7512_inst|state.ST_Data  ; dac7512:dac7512_inst|count[1]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 2.946      ;
; -1.983 ; dac7512:dac7512_inst|state.ST_Data  ; dac7512:dac7512_inst|count[3]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 2.946      ;
; -1.983 ; dac7512:dac7512_inst|state.ST_Data  ; dac7512:dac7512_inst|count[2]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 2.946      ;
; -1.983 ; dac7512:dac7512_inst|state.ST_Data  ; dac7512:dac7512_inst|count[4]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 2.946      ;
; -1.909 ; dac7512:dac7512_inst|clk_count[2]   ; dac7512:dac7512_inst|clk_count[0]   ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 2.872      ;
; -1.883 ; dac7512:dac7512_inst|clk_count[2]   ; dac7512:dac7512_inst|sclk           ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 2.846      ;
; -1.834 ; dac7512:dac7512_inst|count[4]       ; dac7512:dac7512_inst|state.ST_Data  ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 2.797      ;
; -1.779 ; dac7512:dac7512_inst|clk_count[2]   ; dac7512:dac7512_inst|state.ST_Data  ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 2.742      ;
; -1.770 ; dac7512:dac7512_inst|clk_count[0]   ; dac7512:dac7512_inst|state.ST_Data  ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 2.733      ;
; -1.741 ; dac7512:dac7512_inst|count[4]       ; dac7512:dac7512_inst|state.ST_Stop  ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 2.704      ;
; -1.727 ; dac7512:dac7512_inst|state.ST_Data  ; dac7512:dac7512_inst|clk_count[0]   ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 2.690      ;
; -1.701 ; dac7512:dac7512_inst|state.ST_Data  ; dac7512:dac7512_inst|sclk           ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 2.664      ;
; -1.677 ; dac7512:dac7512_inst|clk_count[0]   ; dac7512:dac7512_inst|state.ST_Stop  ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 2.640      ;
; -1.673 ; dac7512:dac7512_inst|clk_count[1]   ; dac7512:dac7512_inst|data_reg[10]   ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 2.636      ;
; -1.667 ; dac7512:dac7512_inst|clk_count[0]   ; dac7512:dac7512_inst|clk_count[2]   ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 2.630      ;
; -1.649 ; dac7512:dac7512_inst|clk_count[2]   ; dac7512:dac7512_inst|sync           ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 2.612      ;
; -1.593 ; dac7512:dac7512_inst|count[2]       ; dac7512:dac7512_inst|din            ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 2.556      ;
; -1.507 ; dac7512:dac7512_inst|clk_count[1]   ; dac7512:dac7512_inst|sclk           ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 2.470      ;
; -1.506 ; dac7512:dac7512_inst|clk_count[1]   ; dac7512:dac7512_inst|sync           ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 2.469      ;
; -1.480 ; dac7512:dac7512_inst|clk_count[2]   ; dac7512:dac7512_inst|data_reg[10]   ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 2.443      ;
; -1.479 ; dac7512:dac7512_inst|clk_count[0]   ; dac7512:dac7512_inst|state.ST_Start ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 2.442      ;
; -1.477 ; dac7512:dac7512_inst|clk_count[0]   ; dac7512:dac7512_inst|clk_count[1]   ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 2.440      ;
; -1.471 ; dac7512:dac7512_inst|clk_count[1]   ; dac7512:dac7512_inst|clk_count[0]   ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 2.434      ;
; -1.469 ; dac7512:dac7512_inst|state.ST_Start ; dac7512:dac7512_inst|clk_count[2]   ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 2.432      ;
; -1.468 ; dac7512:dac7512_inst|clk_count[1]   ; dac7512:dac7512_inst|clk_count[2]   ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 2.431      ;
; -1.466 ; dac7512:dac7512_inst|state.ST_Start ; dac7512:dac7512_inst|state.ST_Start ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 2.429      ;
; -1.464 ; dac7512:dac7512_inst|state.ST_Start ; dac7512:dac7512_inst|clk_count[1]   ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 2.427      ;
; -1.425 ; dac7512:dac7512_inst|data_reg[10]   ; dac7512:dac7512_inst|din            ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 2.388      ;
; -1.357 ; dac7512:dac7512_inst|count[0]       ; dac7512:dac7512_inst|count[4]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 2.320      ;
; -1.345 ; dac7512:dac7512_inst|clk_count[0]   ; dac7512:dac7512_inst|clk_count[0]   ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 2.308      ;
; -1.328 ; dac7512:dac7512_inst|count[3]       ; dac7512:dac7512_inst|din            ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 2.291      ;
; -1.327 ; dac7512:dac7512_inst|clk_count[1]   ; dac7512:dac7512_inst|state.ST_Data  ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 2.290      ;
; -1.324 ; dac7512:dac7512_inst|clk_count[1]   ; dac7512:dac7512_inst|state.ST_Start ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 2.287      ;
; -1.322 ; dac7512:dac7512_inst|clk_count[1]   ; dac7512:dac7512_inst|clk_count[1]   ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 2.285      ;
; -1.318 ; dac7512:dac7512_inst|clk_count[0]   ; dac7512:dac7512_inst|sclk           ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 2.281      ;
; -1.277 ; dac7512:dac7512_inst|count[4]       ; dac7512:dac7512_inst|state.ST_Start ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 2.240      ;
; -1.277 ; dac7512:dac7512_inst|count[0]       ; dac7512:dac7512_inst|count[3]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 2.240      ;
; -1.275 ; dac7512:dac7512_inst|clk_count[2]   ; dac7512:dac7512_inst|clk_count[2]   ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 2.238      ;
; -1.274 ; dac7512:dac7512_inst|state.ST_Start ; dac7512:dac7512_inst|data_reg[10]   ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 2.237      ;
; -1.249 ; dac7512:dac7512_inst|count[2]       ; dac7512:dac7512_inst|count[4]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 2.212      ;
; -1.223 ; dac7512:dac7512_inst|clk_count[1]   ; dac7512:dac7512_inst|state.ST_Stop  ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 2.186      ;
; -1.197 ; dac7512:dac7512_inst|count[0]       ; dac7512:dac7512_inst|count[2]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 2.160      ;
; -1.191 ; dac7512:dac7512_inst|count[3]       ; dac7512:dac7512_inst|count[4]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 2.154      ;
; -1.182 ; dac7512:dac7512_inst|count[1]       ; dac7512:dac7512_inst|count[4]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 2.145      ;
; -1.169 ; dac7512:dac7512_inst|count[2]       ; dac7512:dac7512_inst|count[3]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 2.132      ;
; -1.145 ; dac7512:dac7512_inst|state.ST_Data  ; dac7512:dac7512_inst|sync           ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 2.108      ;
; -1.136 ; dac7512:dac7512_inst|count[1]       ; dac7512:dac7512_inst|din            ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 2.099      ;
; -1.120 ; dac7512:dac7512_inst|clk_count[0]   ; dac7512:dac7512_inst|data_reg[10]   ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 2.083      ;
; -1.102 ; dac7512:dac7512_inst|count[1]       ; dac7512:dac7512_inst|count[3]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 2.065      ;
; -1.078 ; dac7512:dac7512_inst|clk_count[0]   ; dac7512:dac7512_inst|sync           ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 2.041      ;
; -1.022 ; dac7512:dac7512_inst|count[1]       ; dac7512:dac7512_inst|count[2]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 1.985      ;
; -1.013 ; dac7512:dac7512_inst|clk_count[2]   ; dac7512:dac7512_inst|state.ST_Start ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 1.976      ;
; -1.011 ; dac7512:dac7512_inst|clk_count[2]   ; dac7512:dac7512_inst|clk_count[1]   ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 1.974      ;
; -1.004 ; dac7512:dac7512_inst|state.ST_Stop  ; dac7512:dac7512_inst|clk_count[2]   ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 1.967      ;
; -0.906 ; dac7512:dac7512_inst|clk_count[2]   ; dac7512:dac7512_inst|state.ST_Stop  ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 1.869      ;
; -0.904 ; dac7512:dac7512_inst|state.ST_Data  ; dac7512:dac7512_inst|clk_count[2]   ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 1.867      ;
; -0.735 ; dac7512:dac7512_inst|state.ST_Stop  ; dac7512:dac7512_inst|clk_count[1]   ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 1.698      ;
; -0.690 ; dac7512:dac7512_inst|state.ST_Start ; dac7512:dac7512_inst|sync           ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 1.653      ;
; -0.680 ; dac7512:dac7512_inst|state.ST_Start ; dac7512:dac7512_inst|sclk           ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 1.643      ;
; -0.679 ; dac7512:dac7512_inst|state.ST_Start ; dac7512:dac7512_inst|clk_count[0]   ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 1.642      ;
; -0.635 ; dac7512:dac7512_inst|state.ST_Data  ; dac7512:dac7512_inst|clk_count[1]   ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 1.598      ;
; -0.632 ; dac7512:dac7512_inst|sclk           ; dac7512:dac7512_inst|sclk           ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 1.595      ;
; -0.611 ; dac7512:dac7512_inst|sync           ; dac7512:dac7512_inst|sync           ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 1.574      ;
; -0.583 ; dac7512:dac7512_inst|state.ST_Data  ; dac7512:dac7512_inst|state.ST_Stop  ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 1.546      ;
; -0.573 ; dac7512:dac7512_inst|count[0]       ; dac7512:dac7512_inst|count[1]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 1.536      ;
; -0.567 ; dac7512:dac7512_inst|count[3]       ; dac7512:dac7512_inst|count[3]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 1.530      ;
; -0.560 ; dac7512:dac7512_inst|state.ST_Start ; dac7512:dac7512_inst|state.ST_Data  ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 1.523      ;
; -0.545 ; dac7512:dac7512_inst|count[2]       ; dac7512:dac7512_inst|count[2]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 1.508      ;
; -0.410 ; dac7512:dac7512_inst|count[1]       ; dac7512:dac7512_inst|count[1]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 1.373      ;
; -0.400 ; dac7512:dac7512_inst|state.ST_Stop  ; dac7512:dac7512_inst|state.ST_Stop  ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 1.363      ;
; -0.331 ; dac7512:dac7512_inst|state.ST_Data  ; dac7512:dac7512_inst|state.ST_Start ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 1.294      ;
; -0.327 ; dac7512:dac7512_inst|state.ST_Data  ; dac7512:dac7512_inst|state.ST_Data  ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 1.290      ;
; -0.320 ; dac7512:dac7512_inst|count[0]       ; dac7512:dac7512_inst|count[0]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 1.283      ;
; -0.319 ; dac7512:dac7512_inst|count[0]       ; dac7512:dac7512_inst|din            ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 1.282      ;
; -0.309 ; dac7512:dac7512_inst|data_reg[10]   ; dac7512:dac7512_inst|data_reg[10]   ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 1.272      ;
; -0.128 ; dac7512:dac7512_inst|count[4]       ; dac7512:dac7512_inst|din            ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 1.091      ;
; -0.124 ; dac7512:dac7512_inst|count[4]       ; dac7512:dac7512_inst|count[4]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 1.087      ;
+--------+-------------------------------------+-------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'clk'                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------+---------------------------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                       ; Launch Clock                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+---------------------------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; -1.783 ; dac7512:dac7512_inst|div_clk                                      ; dac7512:dac7512_inst|div_clk                                  ; dac7512:dac7512_inst|div_clk               ; clk         ; 0.000        ; 2.782      ; 1.238      ;
; -1.781 ; SerialSend:SerialSend_inst|rdclk_reg                              ; SerialSend:SerialSend_inst|rdclk_reg                          ; SerialSend:SerialSend_inst|rdclk_reg       ; clk         ; 0.000        ; 2.782      ; 1.240      ;
; -1.283 ; dac7512:dac7512_inst|div_clk                                      ; dac7512:dac7512_inst|div_clk                                  ; dac7512:dac7512_inst|div_clk               ; clk         ; -0.500       ; 2.782      ; 1.238      ;
; -1.281 ; SerialSend:SerialSend_inst|rdclk_reg                              ; SerialSend:SerialSend_inst|rdclk_reg                          ; SerialSend:SerialSend_inst|rdclk_reg       ; clk         ; -0.500       ; 2.782      ; 1.240      ;
; -1.143 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk                    ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 0.000        ; 2.730      ; 1.826      ;
; -0.643 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk                    ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; -0.500       ; 2.730      ; 1.826      ;
; 0.885  ; SerialSend:SerialSend_inst|uart_tx:my_uart_tx|tx_int1             ; SerialSend:SerialSend_inst|uart_tx:my_uart_tx|tx_int2         ; clk                                        ; clk         ; 0.000        ; 0.000      ; 0.900      ;
; 0.903  ; CCD_ADC_Control:CCD_ADC_Control_inst|IntegState.IntegState_S4     ; CCD_ADC_Control:CCD_ADC_Control_inst|IntegState.IntegState_S5 ; clk                                        ; clk         ; 0.000        ; 0.000      ; 0.918      ;
; 1.045  ; SerialSend:SerialSend_inst|serialSendCount[10]                    ; SerialSend:SerialSend_inst|serialSendCount[10]                ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.060      ;
; 1.051  ; SerialSend:SerialSend_inst|speed_select:speed_tx|cnt[12]          ; SerialSend:SerialSend_inst|speed_select:speed_tx|cnt[12]      ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.066      ;
; 1.055  ; SerialSend:SerialSend_inst|SendOneFrameFlag                       ; SerialSend:SerialSend_inst|btnOne1                            ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.070      ;
; 1.061  ; SerialSend:SerialSend_inst|uart_tx:my_uart_tx|tx_int0             ; SerialSend:SerialSend_inst|uart_tx:my_uart_tx|tx_int1         ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.076      ;
; 1.066  ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[11]                ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[11]            ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.081      ;
; 1.066  ; SerialSend:SerialSend_inst|uart_tx:my_uart_tx|num[2]              ; SerialSend:SerialSend_inst|uart_tx:my_uart_tx|num[2]          ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.081      ;
; 1.078  ; SerialSend:SerialSend_inst|btn2                                   ; SerialSend:SerialSend_inst|FrameCount[2]                      ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.093      ;
; 1.082  ; SerialSend:SerialSend_inst|serialState.serialState_End            ; SerialSend:SerialSend_inst|serialState.serialState_CMD        ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.097      ;
; 1.093  ; CCD_ADC_Control:CCD_ADC_Control_inst|MainState.State1_Reset       ; CCD_ADC_Control:CCD_ADC_Control_inst|MainState.State1_Reset   ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.108      ;
; 1.103  ; CCD_ADC_Control:CCD_ADC_Control_inst|RestState.RestState_S1       ; CCD_ADC_Control:CCD_ADC_Control_inst|RestState.RestState_S2   ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.118      ;
; 1.105  ; CCD_ADC_Control:CCD_ADC_Control_inst|RestState.RestState_S1       ; CCD_ADC_Control:CCD_ADC_Control_inst|AD_OE                    ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.120      ;
; 1.105  ; CCD_ADC_Control:CCD_ADC_Control_inst|MainState.State1_Reset       ; CCD_ADC_Control:CCD_ADC_Control_inst|CCD_rst                  ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.120      ;
; 1.147  ; SerialSend:SerialSend_inst|btn1                                   ; SerialSend:SerialSend_inst|btn2                               ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.162      ;
; 1.224  ; SerialSend:SerialSend_inst|SerialSendbtn2                         ; SerialSend:SerialSend_inst|SerialSendEN_REG                   ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.239      ;
; 1.229  ; SerialSend:SerialSend_inst|serialState.serialState_Head           ; SerialSend:SerialSend_inst|serialState.serialState_Head       ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.244      ;
; 1.236  ; SerialSend:SerialSend_inst|btnOne2                                ; SerialSend:SerialSend_inst|FrameCount[0]                      ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.251      ;
; 1.237  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrreq                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrreq                    ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.252      ;
; 1.241  ; CCD_ADC_Control:CCD_ADC_Control_inst|CCD_sht                      ; CCD_ADC_Control:CCD_ADC_Control_inst|CCD_sht                  ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.256      ;
; 1.244  ; CCD_ADC_Control:CCD_ADC_Control_inst|MainState.State2_Integration ; CCD_ADC_Control:CCD_ADC_Control_inst|IntegState.IntegState_S8 ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.259      ;
; 1.252  ; SerialSend:SerialSend_inst|sendDelayCount[0]                      ; SerialSend:SerialSend_inst|sendDelayCount[1]                  ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.267      ;
; 1.258  ; CCD_ADC_Control:CCD_ADC_Control_inst|RestState.RestState_S3       ; CCD_ADC_Control:CCD_ADC_Control_inst|MainState.State1_Reset   ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.273      ;
; 1.264  ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[0]                 ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[0]             ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.279      ;
; 1.265  ; CCD_ADC_Control:CCD_ADC_Control_inst|RestState.RestState_S4       ; CCD_ADC_Control:CCD_ADC_Control_inst|RestState.RestState_S4   ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.280      ;
; 1.266  ; CCD_ADC_Control:CCD_ADC_Control_inst|RestState.RestState_S4       ; CCD_ADC_Control:CCD_ADC_Control_inst|AD_OE                    ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.281      ;
; 1.267  ; SerialSend:SerialSend_inst|speed_select:speed_tx|cnt[5]           ; SerialSend:SerialSend_inst|speed_select:speed_tx|clk_bps_r    ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.282      ;
; 1.269  ; CCD_ADC_Control:CCD_ADC_Control_inst|IntegState.IntegState_S4     ; CCD_ADC_Control:CCD_ADC_Control_inst|CCD_data                 ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.284      ;
; 1.274  ; SerialSend:SerialSend_inst|uart_tx:my_uart_tx|num[0]              ; SerialSend:SerialSend_inst|uart_tx:my_uart_tx|num[0]          ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.289      ;
; 1.279  ; SerialSend:SerialSend_inst|uart_tx:my_uart_tx|num[0]              ; SerialSend:SerialSend_inst|uart_tx:my_uart_tx|num[1]          ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.294      ;
; 1.292  ; CCD_ADC_Control:CCD_ADC_Control_inst|CCD_data                     ; CCD_ADC_Control:CCD_ADC_Control_inst|CCD_data                 ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.307      ;
; 1.312  ; SerialSend:SerialSend_inst|serialSendCount[0]                     ; SerialSend:SerialSend_inst|serialSendCount[0]                 ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.327      ;
; 1.314  ; SerialSend:SerialSend_inst|serialSendCount[9]                     ; SerialSend:SerialSend_inst|serialSendCount[9]                 ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.329      ;
; 1.314  ; SerialSend:SerialSend_inst|SerialSendEN_REG                       ; SerialSend:SerialSend_inst|SerialSendEN_REG                   ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.329      ;
; 1.320  ; CCD_ADC_Control:CCD_ADC_Control_inst|IntegState.IntegState_S3     ; CCD_ADC_Control:CCD_ADC_Control_inst|IntegState.IntegState_S4 ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.335      ;
; 1.323  ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[4]                 ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[4]             ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.338      ;
; 1.323  ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[12]               ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[12]           ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.338      ;
; 1.323  ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[16]               ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[16]           ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.338      ;
; 1.323  ; CCD_ADC_Control:CCD_ADC_Control_inst|MainState.State4             ; CCD_ADC_Control:CCD_ADC_Control_inst|MainState.State4         ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.338      ;
; 1.323  ; CCD_ADC_Control:CCD_ADC_Control_inst|frameclk                     ; CCD_ADC_Control:CCD_ADC_Control_inst|frameclk                 ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.338      ;
; 1.326  ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[1]                 ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[1]             ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.341      ;
; 1.326  ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[13]               ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[13]           ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.341      ;
; 1.326  ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[8]                ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[8]            ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.341      ;
; 1.326  ; SerialSend:SerialSend_inst|serialSendCount[5]                     ; SerialSend:SerialSend_inst|serialSendCount[5]                 ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.341      ;
; 1.326  ; dac7512:dac7512_inst|div_count[0]                                 ; dac7512:dac7512_inst|div_count[0]                             ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.341      ;
; 1.327  ; SerialSend:SerialSend_inst|serialSendCount[8]                     ; SerialSend:SerialSend_inst|serialSendCount[8]                 ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.342      ;
; 1.328  ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[6]                ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[6]            ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.343      ;
; 1.328  ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[22]               ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[22]           ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.343      ;
; 1.329  ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[11]               ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[11]           ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.344      ;
; 1.329  ; SerialSend:SerialSend_inst|serialSendCount[3]                     ; SerialSend:SerialSend_inst|serialSendCount[3]                 ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.344      ;
; 1.329  ; SerialSend:SerialSend_inst|btn1                                   ; SerialSend:SerialSend_inst|FrameCount[1]                      ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.344      ;
; 1.329  ; SerialSend:SerialSend_inst|FrameCount[0]                          ; SerialSend:SerialSend_inst|FrameCount[2]                      ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.344      ;
; 1.330  ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[3]                ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[3]            ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.345      ;
; 1.331  ; SerialSend:SerialSend_inst|SendOneFrameFlag                       ; SerialSend:SerialSend_inst|SendOneFrameFlag                   ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.346      ;
; 1.333  ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[10]                ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[10]            ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.348      ;
; 1.334  ; SerialSend:SerialSend_inst|speed_select:speed_tx|cnt[10]          ; SerialSend:SerialSend_inst|speed_select:speed_tx|cnt[10]      ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.349      ;
; 1.334  ; dac7512:dac7512_inst|div_count[4]                                 ; dac7512:dac7512_inst|div_count[4]                             ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.349      ;
; 1.334  ; CCD_ADC_Control:CCD_ADC_Control_inst|AD_clk                       ; CCD_ADC_Control:CCD_ADC_Control_inst|AD_clk                   ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.349      ;
; 1.335  ; SerialSend:SerialSend_inst|speed_select:speed_tx|cnt[6]           ; SerialSend:SerialSend_inst|speed_select:speed_tx|cnt[6]       ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.350      ;
; 1.335  ; CCD_ADC_Control:CCD_ADC_Control_inst|AD_OE                        ; CCD_ADC_Control:CCD_ADC_Control_inst|AD_OE                    ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.350      ;
; 1.336  ; dac7512:dac7512_inst|div_count[3]                                 ; dac7512:dac7512_inst|div_count[3]                             ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.351      ;
; 1.341  ; SerialSend:SerialSend_inst|speed_select:speed_tx|cnt[11]          ; SerialSend:SerialSend_inst|speed_select:speed_tx|cnt[11]      ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.356      ;
; 1.341  ; SerialSend:SerialSend_inst|uart_tx:my_uart_tx|send_complete       ; SerialSend:SerialSend_inst|uart_tx:my_uart_tx|send_complete   ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.356      ;
; 1.342  ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[18]               ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[18]           ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.357      ;
; 1.342  ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[21]               ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[21]           ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.357      ;
; 1.342  ; SerialSend:SerialSend_inst|speed_select:speed_tx|cnt[1]           ; SerialSend:SerialSend_inst|speed_select:speed_tx|cnt[1]       ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.357      ;
; 1.343  ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[23]               ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[23]           ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.358      ;
; 1.347  ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[6]                 ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[6]             ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.362      ;
; 1.348  ; CCD_ADC_Control:CCD_ADC_Control_inst|RestState.RestState_S3       ; CCD_ADC_Control:CCD_ADC_Control_inst|RestState.RestState_S4   ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.363      ;
; 1.349  ; SerialSend:SerialSend_inst|speed_select:speed_tx|cnt[9]           ; SerialSend:SerialSend_inst|speed_select:speed_tx|cnt[9]       ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.364      ;
; 1.350  ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[9]                 ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[9]             ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.365      ;
; 1.353  ; SerialSend:SerialSend_inst|speed_select:speed_tx|cnt[4]           ; SerialSend:SerialSend_inst|speed_select:speed_tx|cnt[4]       ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.368      ;
; 1.353  ; SerialSend:SerialSend_inst|serialState.serialState_End            ; SerialSend:SerialSend_inst|serialState.serialState_End        ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.368      ;
; 1.359  ; SerialSend:SerialSend_inst|serialState.serialState_End            ; SerialSend:SerialSend_inst|serialState.serialState_Stop       ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.374      ;
; 1.360  ; SerialSend:SerialSend_inst|speed_select:speed_tx|cnt[0]           ; SerialSend:SerialSend_inst|speed_select:speed_tx|cnt[0]       ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.375      ;
; 1.376  ; CCD_ADC_Control:CCD_ADC_Control_inst|MainState.State1_Reset       ; CCD_ADC_Control:CCD_ADC_Control_inst|RestState.RestState_S2   ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.391      ;
; 1.384  ; CCD_ADC_Control:CCD_ADC_Control_inst|RestState.RestState_S1       ; CCD_ADC_Control:CCD_ADC_Control_inst|CCD_sht                  ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.399      ;
; 1.469  ; SerialSend:SerialSend_inst|serialSendCount[7]                     ; SerialSend:SerialSend_inst|serialSendCount[7]                 ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.484      ;
; 1.470  ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[4]                ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[4]            ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.485      ;
; 1.470  ; SerialSend:SerialSend_inst|serialSendCount[1]                     ; SerialSend:SerialSend_inst|serialSendCount[1]                 ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.485      ;
; 1.470  ; SerialSend:SerialSend_inst|serialSendCount[6]                     ; SerialSend:SerialSend_inst|serialSendCount[6]                 ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.485      ;
; 1.474  ; SerialSend:SerialSend_inst|serialState.serialState_Data           ; SerialSend:SerialSend_inst|serialState.serialState_Data       ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.489      ;
; 1.476  ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[14]               ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[14]           ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.491      ;
; 1.476  ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[9]                ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[9]            ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.491      ;
; 1.480  ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[10]               ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[10]           ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.495      ;
; 1.480  ; CCD_ADC_Control:CCD_ADC_Control_inst|MainState.State3_DataOut     ; CCD_ADC_Control:CCD_ADC_Control_inst|MainState.State3_DataOut ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.495      ;
; 1.481  ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[15]               ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[15]           ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.496      ;
; 1.481  ; SerialSend:SerialSend_inst|serialSendCount[2]                     ; SerialSend:SerialSend_inst|serialSendCount[2]                 ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.496      ;
; 1.481  ; CCD_ADC_Control:CCD_ADC_Control_inst|IntegState.IntegState_S8     ; CCD_ADC_Control:CCD_ADC_Control_inst|IntegState.IntegState_S8 ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.496      ;
; 1.482  ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[2]                 ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[2]             ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.497      ;
; 1.482  ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[7]                 ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[7]             ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.497      ;
; 1.482  ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[17]               ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[17]           ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.497      ;
; 1.482  ; SerialSend:SerialSend_inst|speed_select:speed_tx|cnt[2]           ; SerialSend:SerialSend_inst|speed_select:speed_tx|cnt[2]       ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.497      ;
; 1.482  ; SerialSend:SerialSend_inst|FrameCount[2]                          ; SerialSend:SerialSend_inst|FrameCount[2]                      ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.497      ;
+--------+-------------------------------------------------------------------+---------------------------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'SerialSend:SerialSend_inst|rdclk_reg'                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                     ; To Node                                                                                                                                                                                                           ; Launch Clock                               ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.094 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[2]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[2]                                                                      ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.767      ; 0.876      ;
; 0.094 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[6]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[6]                                                                      ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.767      ; 0.876      ;
; 0.094 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[8]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[8]                                                                      ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.767      ; 0.876      ;
; 0.095 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[5]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[5]                                                                      ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.767      ; 0.877      ;
; 0.095 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[7]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[7]                                                                      ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.767      ; 0.877      ;
; 0.095 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[9]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[9]                                                                      ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.767      ; 0.877      ;
; 0.100 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[4]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[4]                                                                      ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.767      ; 0.882      ;
; 0.102 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[10] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[10]                                                                     ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.767      ; 0.884      ;
; 0.109 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[3]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[3]                                                                      ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.767      ; 0.891      ;
; 0.727 ; SerialSend:SerialSend_inst|rdreq_reg                                                                                                          ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg0 ; clk                                        ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 2.735      ; 3.517      ;
; 0.727 ; SerialSend:SerialSend_inst|rdreq_reg                                                                                                          ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg1 ; clk                                        ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 2.735      ; 3.517      ;
; 0.727 ; SerialSend:SerialSend_inst|rdreq_reg                                                                                                          ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg2 ; clk                                        ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 2.735      ; 3.517      ;
; 0.727 ; SerialSend:SerialSend_inst|rdreq_reg                                                                                                          ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg3 ; clk                                        ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 2.735      ; 3.517      ;
; 0.727 ; SerialSend:SerialSend_inst|rdreq_reg                                                                                                          ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg4 ; clk                                        ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 2.735      ; 3.517      ;
; 0.727 ; SerialSend:SerialSend_inst|rdreq_reg                                                                                                          ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg5 ; clk                                        ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 2.735      ; 3.517      ;
; 0.727 ; SerialSend:SerialSend_inst|rdreq_reg                                                                                                          ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg6 ; clk                                        ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 2.735      ; 3.517      ;
; 0.727 ; SerialSend:SerialSend_inst|rdreq_reg                                                                                                          ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg7 ; clk                                        ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 2.735      ; 3.517      ;
; 0.727 ; SerialSend:SerialSend_inst|rdreq_reg                                                                                                          ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg8 ; clk                                        ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 2.735      ; 3.517      ;
; 0.727 ; SerialSend:SerialSend_inst|rdreq_reg                                                                                                          ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg9 ; clk                                        ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 2.735      ; 3.517      ;
; 1.002 ; SerialSend:SerialSend_inst|rdreq_reg                                                                                                          ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[0]                                                                      ; clk                                        ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 2.713      ; 3.730      ;
; 1.045 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[10] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[10]                                                                     ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 1.060      ;
; 1.074 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[0]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[0]                                                                      ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.767      ; 1.856      ;
; 1.169 ; SerialSend:SerialSend_inst|rdreq_reg                                                                                                          ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg0 ; clk                                        ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 2.735      ; 3.959      ;
; 1.169 ; SerialSend:SerialSend_inst|rdreq_reg                                                                                                          ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg1 ; clk                                        ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 2.735      ; 3.959      ;
; 1.169 ; SerialSend:SerialSend_inst|rdreq_reg                                                                                                          ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg2 ; clk                                        ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 2.735      ; 3.959      ;
; 1.169 ; SerialSend:SerialSend_inst|rdreq_reg                                                                                                          ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg3 ; clk                                        ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 2.735      ; 3.959      ;
; 1.169 ; SerialSend:SerialSend_inst|rdreq_reg                                                                                                          ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg4 ; clk                                        ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 2.735      ; 3.959      ;
; 1.169 ; SerialSend:SerialSend_inst|rdreq_reg                                                                                                          ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg5 ; clk                                        ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 2.735      ; 3.959      ;
; 1.169 ; SerialSend:SerialSend_inst|rdreq_reg                                                                                                          ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg6 ; clk                                        ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 2.735      ; 3.959      ;
; 1.169 ; SerialSend:SerialSend_inst|rdreq_reg                                                                                                          ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg7 ; clk                                        ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 2.735      ; 3.959      ;
; 1.169 ; SerialSend:SerialSend_inst|rdreq_reg                                                                                                          ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg8 ; clk                                        ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 2.735      ; 3.959      ;
; 1.169 ; SerialSend:SerialSend_inst|rdreq_reg                                                                                                          ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg9 ; clk                                        ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 2.735      ; 3.959      ;
; 1.312 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[0]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[0]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 1.327      ;
; 1.315 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[3]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[3]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 1.330      ;
; 1.326 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[1]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[1]                                                                      ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.752      ; 2.093      ;
; 1.326 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[5]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[5]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 1.341      ;
; 1.327 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[8]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[8]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 1.342      ;
; 1.470 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[1]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[1]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 1.485      ;
; 1.475 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[2]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[2]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 1.490      ;
; 1.476 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[4]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[4]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 1.491      ;
; 1.562 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[6]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[6]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 1.577      ;
; 1.611 ; SerialSend:SerialSend_inst|rdreq_reg                                                                                                          ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[1]                                                                      ; clk                                        ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 2.713      ; 4.339      ;
; 1.689 ; SerialSend:SerialSend_inst|rdreq_reg                                                                                                          ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[2]                                                                      ; clk                                        ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 2.713      ; 4.417      ;
; 1.767 ; SerialSend:SerialSend_inst|rdreq_reg                                                                                                          ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[3]                                                                      ; clk                                        ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 2.713      ; 4.495      ;
; 1.845 ; SerialSend:SerialSend_inst|rdreq_reg                                                                                                          ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[4]                                                                      ; clk                                        ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 2.713      ; 4.573      ;
; 1.911 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[0]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[1]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 1.926      ;
; 1.914 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[3]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[4]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 1.929      ;
; 1.925 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[5]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[6]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 1.940      ;
; 1.926 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[8]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[9]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 1.941      ;
; 1.954 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[9]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[9]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 1.969      ;
; 1.989 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[0]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[2]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 2.004      ;
; 2.003 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[5]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[7]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 2.018      ;
; 2.041 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[7]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[7]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 2.056      ;
; 2.067 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[0]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[3]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 2.082      ;
; 2.079 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[1]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[2]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 2.094      ;
; 2.081 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[5]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[8]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 2.096      ;
; 2.084 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[2]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[3]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 2.099      ;
; 2.145 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[0]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[4]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 2.160      ;
; 2.148 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[8]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[10]                                                                     ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 2.163      ;
; 2.157 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[1]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[3]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 2.172      ;
; 2.159 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[5]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[9]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 2.174      ;
; 2.161 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[6]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[7]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 2.176      ;
; 2.162 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[2]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[4]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 2.177      ;
; 2.231 ; SerialSend:SerialSend_inst|rdreq_reg                                                                                                          ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[9]                                                                      ; clk                                        ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 2.713      ; 4.959      ;
; 2.231 ; SerialSend:SerialSend_inst|rdreq_reg                                                                                                          ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[8]                                                                      ; clk                                        ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 2.713      ; 4.959      ;
; 2.231 ; SerialSend:SerialSend_inst|rdreq_reg                                                                                                          ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[7]                                                                      ; clk                                        ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 2.713      ; 4.959      ;
; 2.231 ; SerialSend:SerialSend_inst|rdreq_reg                                                                                                          ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[6]                                                                      ; clk                                        ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 2.713      ; 4.959      ;
; 2.231 ; SerialSend:SerialSend_inst|rdreq_reg                                                                                                          ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[5]                                                                      ; clk                                        ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 2.713      ; 4.959      ;
; 2.235 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[1]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[4]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 2.250      ;
; 2.239 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[6]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[8]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 2.254      ;
; 2.296 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[3]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[9]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 2.311      ;
; 2.296 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[3]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[8]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 2.311      ;
; 2.296 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[3]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[7]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 2.311      ;
; 2.296 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[3]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[6]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 2.311      ;
; 2.296 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[3]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[5]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 2.311      ;
; 2.308 ; SerialSend:SerialSend_inst|rdreq_reg                                                                                                          ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[10]                                                                     ; clk                                        ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 2.713      ; 5.036      ;
; 2.317 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[6]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[9]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 2.332      ;
; 2.373 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[3]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[10]                                                                     ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 2.388      ;
; 2.387 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[5]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[10]                                                                     ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 2.402      ;
; 2.397 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[6]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg6 ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.022      ; 2.474      ;
; 2.397 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[8]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg8 ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.022      ; 2.474      ;
; 2.411 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[8]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg8 ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.022      ; 2.488      ;
; 2.414 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[5]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg5 ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.022      ; 2.491      ;
; 2.462 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[1]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg1 ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.022      ; 2.539      ;
; 2.474 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[4]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[9]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 2.489      ;
; 2.474 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[4]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[8]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 2.489      ;
; 2.474 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[4]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[7]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 2.489      ;
; 2.474 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[4]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[6]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 2.489      ;
; 2.474 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[4]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[5]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 2.489      ;
; 2.531 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[0]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[9]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 2.546      ;
; 2.531 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[0]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[8]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 2.546      ;
; 2.531 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[0]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[7]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 2.546      ;
; 2.531 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[0]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[6]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 2.546      ;
; 2.531 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[0]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[5]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 2.546      ;
; 2.543 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[6]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[10]                                                                     ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 2.558      ;
; 2.548 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[2]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[9]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 2.563      ;
; 2.548 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[2]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[8]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 2.563      ;
; 2.548 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[2]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[7]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 2.563      ;
; 2.548 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[2]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[6]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 2.563      ;
; 2.548 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[2]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[5]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 2.563      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'CCD_ADC_Control:CCD_ADC_Control_inst|wrclk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                    ; To Node                                                                                                                                                                                                           ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.868 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[3]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[3]                                                                      ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.000      ; 0.883      ;
; 0.885 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[4]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[4]                                                                      ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.000      ; 0.900      ;
; 0.992 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrreq                                                                                                                   ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[10]                                                      ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.946      ; 2.953      ;
; 0.992 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrreq                                                                                                                   ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[9]                                                       ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.946      ; 2.953      ;
; 0.994 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrreq                                                                                                                   ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[8]                                                       ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.946      ; 2.955      ;
; 0.995 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrreq                                                                                                                   ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[7]                                                       ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.946      ; 2.956      ;
; 0.996 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrreq                                                                                                                   ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[6]                                                       ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.946      ; 2.957      ;
; 0.996 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrreq                                                                                                                   ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[5]                                                       ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.946      ; 2.957      ;
; 1.076 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[10] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[10]                                                      ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.000      ; 1.091      ;
; 1.080 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[10] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[10]                                                                     ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.000      ; 1.095      ;
; 1.137 ; CCD_ADC_Control:CCD_ADC_Control_inst|data[0]                                                                                                                 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_datain_reg1  ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 2.010      ; 3.202      ;
; 1.139 ; CCD_ADC_Control:CCD_ADC_Control_inst|data[7]                                                                                                                 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_datain_reg3  ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 2.010      ; 3.204      ;
; 1.179 ; CCD_ADC_Control:CCD_ADC_Control_inst|data[2]                                                                                                                 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_datain_reg0  ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 2.010      ; 3.244      ;
; 1.186 ; CCD_ADC_Control:CCD_ADC_Control_inst|data[1]                                                                                                                 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_datain_reg2  ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 2.010      ; 3.251      ;
; 1.194 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[0]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[0]                                                                      ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.000      ; 1.209      ;
; 1.206 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrreq                                                                                                                   ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[0]                                                       ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.946      ; 3.167      ;
; 1.207 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrreq                                                                                                                   ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[1]                                                       ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.946      ; 3.168      ;
; 1.208 ; CCD_ADC_Control:CCD_ADC_Control_inst|data[6]                                                                                                                 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_datain_reg3  ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 2.010      ; 3.273      ;
; 1.209 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrreq                                                                                                                   ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[2]                                                       ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.946      ; 3.170      ;
; 1.210 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrreq                                                                                                                   ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[3]                                                       ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.946      ; 3.171      ;
; 1.211 ; CCD_ADC_Control:CCD_ADC_Control_inst|data[5]                                                                                                                 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_datain_reg0  ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 2.010      ; 3.276      ;
; 1.212 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrreq                                                                                                                   ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[4]                                                       ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.946      ; 3.173      ;
; 1.212 ; CCD_ADC_Control:CCD_ADC_Control_inst|data[4]                                                                                                                 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_datain_reg1  ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 2.010      ; 3.277      ;
; 1.226 ; CCD_ADC_Control:CCD_ADC_Control_inst|data[3]                                                                                                                 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_datain_reg2  ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 2.010      ; 3.291      ;
; 1.321 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[9]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[9]                                                       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.000      ; 1.336      ;
; 1.332 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[5]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[5]                                                       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.000      ; 1.347      ;
; 1.336 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[8]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[8]                                                       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.000      ; 1.351      ;
; 1.470 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[1]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[1]                                                       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.000      ; 1.485      ;
; 1.485 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[2]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[2]                                                       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.000      ; 1.500      ;
; 1.493 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[4]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[4]                                                       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.000      ; 1.508      ;
; 1.541 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[8]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[8]                                                                      ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.000      ; 1.556      ;
; 1.588 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[6]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[6]                                                       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.000      ; 1.603      ;
; 1.628 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[9]                 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[9]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; -0.767     ; 0.876      ;
; 1.629 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[7]                 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[7]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; -0.767     ; 0.877      ;
; 1.650 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrreq                                                                                                                   ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_we_reg       ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.972      ; 3.677      ;
; 1.729 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[3]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[3]                                                       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.000      ; 1.744      ;
; 1.754 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrreq                                                                                                                   ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_we_reg       ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.972      ; 3.781      ;
; 1.802 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[6]                 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[6]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; -0.767     ; 1.050      ;
; 1.812 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[0]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[0]                                                       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.000      ; 1.827      ;
; 1.864 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[10]                ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[10]                                                                     ; SerialSend:SerialSend_inst|rdclk_reg       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; -0.767     ; 1.112      ;
; 1.864 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[1]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[1]                                                                      ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.015      ; 1.894      ;
; 1.865 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[0]                 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[0]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; -0.767     ; 1.113      ;
; 1.866 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[3]                 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[3]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; -0.767     ; 1.114      ;
; 1.931 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[5]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[6]                                                       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.000      ; 1.946      ;
; 1.935 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[8]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[9]                                                       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.000      ; 1.950      ;
; 1.992 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[2]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[2]                                                                      ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.000      ; 2.007      ;
; 2.009 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[5]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[7]                                                       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.000      ; 2.024      ;
; 2.032 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[7]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[7]                                                       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.000      ; 2.047      ;
; 2.037 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[1]                 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[1]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; -0.767     ; 1.285      ;
; 2.044 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[2]                 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[2]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; -0.767     ; 1.292      ;
; 2.044 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[4]                 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[4]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; -0.767     ; 1.292      ;
; 2.079 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[1]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[2]                                                       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.000      ; 2.094      ;
; 2.087 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[5]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[8]                                                       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.000      ; 2.102      ;
; 2.094 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[2]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[3]                                                       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.000      ; 2.109      ;
; 2.116 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrreq                                                                                                                   ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_datain_reg0  ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.972      ; 4.143      ;
; 2.116 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrreq                                                                                                                   ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg0 ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.972      ; 4.143      ;
; 2.116 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrreq                                                                                                                   ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg1 ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.972      ; 4.143      ;
; 2.116 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrreq                                                                                                                   ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg2 ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.972      ; 4.143      ;
; 2.116 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrreq                                                                                                                   ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg3 ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.972      ; 4.143      ;
; 2.116 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrreq                                                                                                                   ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg4 ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.972      ; 4.143      ;
; 2.116 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrreq                                                                                                                   ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg5 ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.972      ; 4.143      ;
; 2.116 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrreq                                                                                                                   ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg6 ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.972      ; 4.143      ;
; 2.116 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrreq                                                                                                                   ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg7 ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.972      ; 4.143      ;
; 2.116 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrreq                                                                                                                   ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg8 ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.972      ; 4.143      ;
; 2.116 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrreq                                                                                                                   ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg9 ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.972      ; 4.143      ;
; 2.116 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrreq                                                                                                                   ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_datain_reg1  ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.972      ; 4.143      ;
; 2.116 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrreq                                                                                                                   ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_datain_reg2  ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.972      ; 4.143      ;
; 2.116 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrreq                                                                                                                   ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_datain_reg3  ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.972      ; 4.143      ;
; 2.136 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[9]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[10]                                                      ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.000      ; 2.151      ;
; 2.137 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[9]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[9]                                                                      ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.000      ; 2.152      ;
; 2.157 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[1]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[3]                                                       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.000      ; 2.172      ;
; 2.157 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[8]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[10]                                                      ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.000      ; 2.172      ;
; 2.165 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[5]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[9]                                                       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.000      ; 2.180      ;
; 2.172 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[2]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[4]                                                       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.000      ; 2.187      ;
; 2.175 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[0]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg0 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.026      ; 2.256      ;
; 2.184 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[7]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[7]                                                                      ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; -0.028     ; 2.171      ;
; 2.187 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[6]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[7]                                                       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.000      ; 2.202      ;
; 2.214 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrreq                                                                                                                   ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_datain_reg0  ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.972      ; 4.241      ;
; 2.214 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrreq                                                                                                                   ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg0 ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.972      ; 4.241      ;
; 2.214 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrreq                                                                                                                   ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg1 ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.972      ; 4.241      ;
; 2.214 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrreq                                                                                                                   ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg2 ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.972      ; 4.241      ;
; 2.214 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrreq                                                                                                                   ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg3 ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.972      ; 4.241      ;
; 2.214 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrreq                                                                                                                   ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg4 ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.972      ; 4.241      ;
; 2.214 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrreq                                                                                                                   ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg5 ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.972      ; 4.241      ;
; 2.214 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrreq                                                                                                                   ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg6 ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.972      ; 4.241      ;
; 2.214 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrreq                                                                                                                   ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg7 ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.972      ; 4.241      ;
; 2.214 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrreq                                                                                                                   ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg8 ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.972      ; 4.241      ;
; 2.214 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrreq                                                                                                                   ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg9 ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.972      ; 4.241      ;
; 2.214 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrreq                                                                                                                   ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_datain_reg1  ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.972      ; 4.241      ;
; 2.214 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrreq                                                                                                                   ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_datain_reg2  ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.972      ; 4.241      ;
; 2.214 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrreq                                                                                                                   ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_datain_reg3  ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.972      ; 4.241      ;
; 2.235 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[1]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[4]                                                       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.000      ; 2.250      ;
; 2.241 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[1]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg1 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.026      ; 2.322      ;
; 2.265 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[6]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[8]                                                       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.000      ; 2.280      ;
; 2.332 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[6]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[6]                                                                      ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.015      ; 2.362      ;
; 2.338 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[3]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[4]                                                       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.000      ; 2.353      ;
; 2.343 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[6]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[9]                                                       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.000      ; 2.358      ;
; 2.366 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[8]                 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[8]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; -0.767     ; 1.614      ;
; 2.393 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[5]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[10]                                                      ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.000      ; 2.408      ;
; 2.416 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[5]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[5]                                                                      ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.015      ; 2.446      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'dac7512:dac7512_inst|div_clk'                                                                                                                                                     ;
+-------+-------------------------------------+-------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                             ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 1.072 ; dac7512:dac7512_inst|count[4]       ; dac7512:dac7512_inst|count[4]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 1.087      ;
; 1.076 ; dac7512:dac7512_inst|count[4]       ; dac7512:dac7512_inst|din            ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 1.091      ;
; 1.257 ; dac7512:dac7512_inst|data_reg[10]   ; dac7512:dac7512_inst|data_reg[10]   ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 1.272      ;
; 1.267 ; dac7512:dac7512_inst|count[0]       ; dac7512:dac7512_inst|din            ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 1.282      ;
; 1.268 ; dac7512:dac7512_inst|count[0]       ; dac7512:dac7512_inst|count[0]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 1.283      ;
; 1.275 ; dac7512:dac7512_inst|state.ST_Data  ; dac7512:dac7512_inst|state.ST_Data  ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 1.290      ;
; 1.279 ; dac7512:dac7512_inst|state.ST_Data  ; dac7512:dac7512_inst|state.ST_Start ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 1.294      ;
; 1.281 ; dac7512:dac7512_inst|clk_count[0]   ; dac7512:dac7512_inst|clk_count[0]   ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 1.296      ;
; 1.286 ; dac7512:dac7512_inst|clk_count[1]   ; dac7512:dac7512_inst|clk_count[1]   ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 1.301      ;
; 1.348 ; dac7512:dac7512_inst|state.ST_Stop  ; dac7512:dac7512_inst|state.ST_Stop  ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 1.363      ;
; 1.358 ; dac7512:dac7512_inst|count[1]       ; dac7512:dac7512_inst|count[1]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 1.373      ;
; 1.390 ; dac7512:dac7512_inst|clk_count[2]   ; dac7512:dac7512_inst|state.ST_Start ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 1.405      ;
; 1.493 ; dac7512:dac7512_inst|count[2]       ; dac7512:dac7512_inst|count[2]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 1.508      ;
; 1.508 ; dac7512:dac7512_inst|state.ST_Start ; dac7512:dac7512_inst|state.ST_Data  ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 1.523      ;
; 1.515 ; dac7512:dac7512_inst|count[3]       ; dac7512:dac7512_inst|count[3]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 1.530      ;
; 1.521 ; dac7512:dac7512_inst|count[0]       ; dac7512:dac7512_inst|count[1]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 1.536      ;
; 1.522 ; dac7512:dac7512_inst|clk_count[2]   ; dac7512:dac7512_inst|clk_count[2]   ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 1.537      ;
; 1.531 ; dac7512:dac7512_inst|state.ST_Data  ; dac7512:dac7512_inst|state.ST_Stop  ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 1.546      ;
; 1.559 ; dac7512:dac7512_inst|sync           ; dac7512:dac7512_inst|sync           ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 1.574      ;
; 1.580 ; dac7512:dac7512_inst|sclk           ; dac7512:dac7512_inst|sclk           ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 1.595      ;
; 1.583 ; dac7512:dac7512_inst|state.ST_Data  ; dac7512:dac7512_inst|clk_count[1]   ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 1.598      ;
; 1.624 ; dac7512:dac7512_inst|state.ST_Start ; dac7512:dac7512_inst|sync           ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 1.639      ;
; 1.627 ; dac7512:dac7512_inst|state.ST_Start ; dac7512:dac7512_inst|clk_count[0]   ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 1.642      ;
; 1.628 ; dac7512:dac7512_inst|state.ST_Start ; dac7512:dac7512_inst|sclk           ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 1.643      ;
; 1.683 ; dac7512:dac7512_inst|state.ST_Stop  ; dac7512:dac7512_inst|clk_count[1]   ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 1.698      ;
; 1.707 ; dac7512:dac7512_inst|clk_count[1]   ; dac7512:dac7512_inst|state.ST_Start ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 1.722      ;
; 1.710 ; dac7512:dac7512_inst|clk_count[1]   ; dac7512:dac7512_inst|clk_count[0]   ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 1.725      ;
; 1.816 ; dac7512:dac7512_inst|clk_count[0]   ; dac7512:dac7512_inst|clk_count[1]   ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 1.831      ;
; 1.852 ; dac7512:dac7512_inst|state.ST_Data  ; dac7512:dac7512_inst|clk_count[2]   ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 1.867      ;
; 1.854 ; dac7512:dac7512_inst|clk_count[2]   ; dac7512:dac7512_inst|state.ST_Stop  ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 1.869      ;
; 1.924 ; dac7512:dac7512_inst|count[1]       ; dac7512:dac7512_inst|din            ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 1.939      ;
; 1.947 ; dac7512:dac7512_inst|clk_count[2]   ; dac7512:dac7512_inst|state.ST_Data  ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 1.962      ;
; 1.952 ; dac7512:dac7512_inst|state.ST_Stop  ; dac7512:dac7512_inst|clk_count[2]   ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 1.967      ;
; 1.954 ; dac7512:dac7512_inst|clk_count[2]   ; dac7512:dac7512_inst|clk_count[1]   ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 1.969      ;
; 1.957 ; dac7512:dac7512_inst|count[1]       ; dac7512:dac7512_inst|count[2]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 1.972      ;
; 2.022 ; dac7512:dac7512_inst|clk_count[1]   ; dac7512:dac7512_inst|sync           ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 2.037      ;
; 2.026 ; dac7512:dac7512_inst|clk_count[0]   ; dac7512:dac7512_inst|sync           ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 2.041      ;
; 2.027 ; dac7512:dac7512_inst|clk_count[0]   ; dac7512:dac7512_inst|sclk           ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 2.042      ;
; 2.035 ; dac7512:dac7512_inst|count[1]       ; dac7512:dac7512_inst|count[3]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 2.050      ;
; 2.046 ; dac7512:dac7512_inst|clk_count[1]   ; dac7512:dac7512_inst|clk_count[2]   ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 2.061      ;
; 2.068 ; dac7512:dac7512_inst|clk_count[0]   ; dac7512:dac7512_inst|data_reg[10]   ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 2.083      ;
; 2.093 ; dac7512:dac7512_inst|state.ST_Data  ; dac7512:dac7512_inst|sync           ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 2.108      ;
; 2.102 ; dac7512:dac7512_inst|count[2]       ; dac7512:dac7512_inst|count[3]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 2.117      ;
; 2.113 ; dac7512:dac7512_inst|count[1]       ; dac7512:dac7512_inst|count[4]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 2.128      ;
; 2.117 ; dac7512:dac7512_inst|count[3]       ; dac7512:dac7512_inst|din            ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 2.132      ;
; 2.124 ; dac7512:dac7512_inst|count[3]       ; dac7512:dac7512_inst|count[4]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 2.139      ;
; 2.130 ; dac7512:dac7512_inst|count[0]       ; dac7512:dac7512_inst|count[2]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 2.145      ;
; 2.150 ; dac7512:dac7512_inst|clk_count[0]   ; dac7512:dac7512_inst|state.ST_Data  ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 2.165      ;
; 2.157 ; dac7512:dac7512_inst|clk_count[2]   ; dac7512:dac7512_inst|sync           ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 2.172      ;
; 2.161 ; dac7512:dac7512_inst|clk_count[0]   ; dac7512:dac7512_inst|state.ST_Start ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 2.176      ;
; 2.162 ; dac7512:dac7512_inst|clk_count[2]   ; dac7512:dac7512_inst|clk_count[0]   ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 2.177      ;
; 2.171 ; dac7512:dac7512_inst|clk_count[1]   ; dac7512:dac7512_inst|state.ST_Stop  ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 2.186      ;
; 2.180 ; dac7512:dac7512_inst|count[2]       ; dac7512:dac7512_inst|count[4]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 2.195      ;
; 2.208 ; dac7512:dac7512_inst|count[0]       ; dac7512:dac7512_inst|count[3]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 2.223      ;
; 2.210 ; dac7512:dac7512_inst|data_reg[10]   ; dac7512:dac7512_inst|din            ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 2.225      ;
; 2.222 ; dac7512:dac7512_inst|state.ST_Start ; dac7512:dac7512_inst|data_reg[10]   ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 2.237      ;
; 2.225 ; dac7512:dac7512_inst|count[4]       ; dac7512:dac7512_inst|state.ST_Start ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 2.240      ;
; 2.264 ; dac7512:dac7512_inst|clk_count[1]   ; dac7512:dac7512_inst|state.ST_Data  ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 2.279      ;
; 2.267 ; dac7512:dac7512_inst|clk_count[1]   ; dac7512:dac7512_inst|sclk           ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 2.282      ;
; 2.286 ; dac7512:dac7512_inst|count[0]       ; dac7512:dac7512_inst|count[4]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 2.301      ;
; 2.381 ; dac7512:dac7512_inst|count[2]       ; dac7512:dac7512_inst|din            ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 2.396      ;
; 2.399 ; dac7512:dac7512_inst|clk_count[2]   ; dac7512:dac7512_inst|sclk           ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 2.414      ;
; 2.412 ; dac7512:dac7512_inst|state.ST_Start ; dac7512:dac7512_inst|clk_count[1]   ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 2.427      ;
; 2.414 ; dac7512:dac7512_inst|state.ST_Start ; dac7512:dac7512_inst|state.ST_Start ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 2.429      ;
; 2.417 ; dac7512:dac7512_inst|state.ST_Start ; dac7512:dac7512_inst|clk_count[2]   ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 2.432      ;
; 2.426 ; dac7512:dac7512_inst|clk_count[0]   ; dac7512:dac7512_inst|clk_count[2]   ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 2.441      ;
; 2.428 ; dac7512:dac7512_inst|clk_count[2]   ; dac7512:dac7512_inst|data_reg[10]   ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 2.443      ;
; 2.621 ; dac7512:dac7512_inst|clk_count[1]   ; dac7512:dac7512_inst|data_reg[10]   ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 2.636      ;
; 2.625 ; dac7512:dac7512_inst|clk_count[0]   ; dac7512:dac7512_inst|state.ST_Stop  ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 2.640      ;
; 2.649 ; dac7512:dac7512_inst|state.ST_Data  ; dac7512:dac7512_inst|sclk           ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 2.664      ;
; 2.675 ; dac7512:dac7512_inst|state.ST_Data  ; dac7512:dac7512_inst|clk_count[0]   ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 2.690      ;
; 2.689 ; dac7512:dac7512_inst|count[4]       ; dac7512:dac7512_inst|state.ST_Stop  ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 2.704      ;
; 2.782 ; dac7512:dac7512_inst|count[4]       ; dac7512:dac7512_inst|state.ST_Data  ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 2.797      ;
; 2.931 ; dac7512:dac7512_inst|state.ST_Data  ; dac7512:dac7512_inst|din            ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 2.946      ;
; 2.931 ; dac7512:dac7512_inst|state.ST_Data  ; dac7512:dac7512_inst|count[0]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 2.946      ;
; 2.931 ; dac7512:dac7512_inst|state.ST_Data  ; dac7512:dac7512_inst|count[1]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 2.946      ;
; 2.931 ; dac7512:dac7512_inst|state.ST_Data  ; dac7512:dac7512_inst|count[3]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 2.946      ;
; 2.931 ; dac7512:dac7512_inst|state.ST_Data  ; dac7512:dac7512_inst|count[2]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 2.946      ;
; 2.931 ; dac7512:dac7512_inst|state.ST_Data  ; dac7512:dac7512_inst|count[4]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 2.946      ;
; 3.133 ; dac7512:dac7512_inst|clk_count[2]   ; dac7512:dac7512_inst|din            ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 3.148      ;
; 3.133 ; dac7512:dac7512_inst|clk_count[2]   ; dac7512:dac7512_inst|count[0]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 3.148      ;
; 3.133 ; dac7512:dac7512_inst|clk_count[2]   ; dac7512:dac7512_inst|count[1]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 3.148      ;
; 3.133 ; dac7512:dac7512_inst|clk_count[2]   ; dac7512:dac7512_inst|count[3]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 3.148      ;
; 3.133 ; dac7512:dac7512_inst|clk_count[2]   ; dac7512:dac7512_inst|count[2]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 3.148      ;
; 3.133 ; dac7512:dac7512_inst|clk_count[2]   ; dac7512:dac7512_inst|count[4]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 3.148      ;
; 3.232 ; dac7512:dac7512_inst|clk_count[1]   ; dac7512:dac7512_inst|din            ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 3.247      ;
; 3.232 ; dac7512:dac7512_inst|clk_count[1]   ; dac7512:dac7512_inst|count[0]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 3.247      ;
; 3.232 ; dac7512:dac7512_inst|clk_count[1]   ; dac7512:dac7512_inst|count[1]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 3.247      ;
; 3.232 ; dac7512:dac7512_inst|clk_count[1]   ; dac7512:dac7512_inst|count[3]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 3.247      ;
; 3.232 ; dac7512:dac7512_inst|clk_count[1]   ; dac7512:dac7512_inst|count[2]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 3.247      ;
; 3.232 ; dac7512:dac7512_inst|clk_count[1]   ; dac7512:dac7512_inst|count[4]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 3.247      ;
; 3.409 ; dac7512:dac7512_inst|clk_count[0]   ; dac7512:dac7512_inst|din            ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 3.424      ;
; 3.409 ; dac7512:dac7512_inst|clk_count[0]   ; dac7512:dac7512_inst|count[0]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 3.424      ;
; 3.409 ; dac7512:dac7512_inst|clk_count[0]   ; dac7512:dac7512_inst|count[1]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 3.424      ;
; 3.409 ; dac7512:dac7512_inst|clk_count[0]   ; dac7512:dac7512_inst|count[3]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 3.424      ;
; 3.409 ; dac7512:dac7512_inst|clk_count[0]   ; dac7512:dac7512_inst|count[2]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 3.424      ;
; 3.409 ; dac7512:dac7512_inst|clk_count[0]   ; dac7512:dac7512_inst|count[4]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 3.424      ;
+-------+-------------------------------------+-------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'CCD_ADC_Control:CCD_ADC_Control_inst|wrclk'                                                                                                                                                                                                                                                                 ;
+--------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------+--------------+------------+------------+
; -2.201 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[0]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 1.932      ; 5.096      ;
; -2.201 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[1]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 1.947      ; 5.111      ;
; -2.201 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[2]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 1.932      ; 5.096      ;
; -2.201 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[3]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 1.932      ; 5.096      ;
; -2.201 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[0]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 1.932      ; 5.096      ;
; -2.201 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[4]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 1.932      ; 5.096      ;
; -2.201 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[1]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 1.932      ; 5.096      ;
; -2.201 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[5]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 1.947      ; 5.111      ;
; -2.201 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[2]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 1.932      ; 5.096      ;
; -2.201 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[6]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 1.947      ; 5.111      ;
; -2.201 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[3]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 1.932      ; 5.096      ;
; -2.201 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[7]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 1.904      ; 5.068      ;
; -2.201 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[4]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 1.932      ; 5.096      ;
; -2.201 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[8]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 1.932      ; 5.096      ;
; -2.201 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[5]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 1.932      ; 5.096      ;
; -2.201 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[9]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 1.932      ; 5.096      ;
; -2.201 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[6]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 1.932      ; 5.096      ;
; -2.201 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[10]                ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 1.932      ; 5.096      ;
; -2.201 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[7]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 1.932      ; 5.096      ;
; -2.201 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[10]                ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 1.932      ; 5.096      ;
; -2.201 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[8]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 1.932      ; 5.096      ;
; -2.201 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[9]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 1.932      ; 5.096      ;
; -2.201 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[10] ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 1.932      ; 5.096      ;
; -2.201 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[9]  ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 1.932      ; 5.096      ;
; -2.201 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[8]  ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 1.932      ; 5.096      ;
; -2.201 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[7]  ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 1.932      ; 5.096      ;
; -2.201 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[6]  ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 1.932      ; 5.096      ;
; -2.201 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[5]  ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 1.932      ; 5.096      ;
; -2.201 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[4]  ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 1.932      ; 5.096      ;
; -2.201 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[3]  ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 1.932      ; 5.096      ;
; -2.201 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[2]  ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 1.932      ; 5.096      ;
; -2.201 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[1]  ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 1.932      ; 5.096      ;
; -2.201 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[0]  ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 1.932      ; 5.096      ;
+--------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'SerialSend:SerialSend_inst|rdclk_reg'                                                                                                                                                                                                                                                  ;
+--------+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                                                                                                       ; Launch Clock ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------+--------------+------------+------------+
; -1.434 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[0]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 2.699      ; 5.096      ;
; -1.434 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[1]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 2.699      ; 5.096      ;
; -1.434 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[2]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 2.699      ; 5.096      ;
; -1.434 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[3]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 2.699      ; 5.096      ;
; -1.434 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[4]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 2.699      ; 5.096      ;
; -1.434 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[5]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 2.714      ; 5.111      ;
; -1.434 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[6]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 2.714      ; 5.111      ;
; -1.434 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[7]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 2.671      ; 5.068      ;
; -1.434 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[8]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 2.699      ; 5.096      ;
; -1.434 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[9]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 2.699      ; 5.096      ;
; -1.434 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[10] ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 2.699      ; 5.096      ;
; -1.434 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[10] ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 2.699      ; 5.096      ;
; -1.434 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[9]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 2.699      ; 5.096      ;
; -1.434 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[8]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 2.699      ; 5.096      ;
; -1.434 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[7]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 2.699      ; 5.096      ;
; -1.434 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[6]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 2.699      ; 5.096      ;
; -1.434 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[5]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 2.699      ; 5.096      ;
; -1.434 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[4]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 2.699      ; 5.096      ;
; -1.434 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[3]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 2.699      ; 5.096      ;
; -1.434 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[2]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 2.699      ; 5.096      ;
; -1.434 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[1]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 2.699      ; 5.096      ;
; -1.434 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[0]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 2.699      ; 5.096      ;
+--------+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'SerialSend:SerialSend_inst|rdclk_reg'                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                                                                                       ; Launch Clock ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------+--------------+------------+------------+
; 2.382 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[0]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 2.699      ; 5.096      ;
; 2.382 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[1]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 2.699      ; 5.096      ;
; 2.382 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[2]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 2.699      ; 5.096      ;
; 2.382 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[3]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 2.699      ; 5.096      ;
; 2.382 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[4]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 2.699      ; 5.096      ;
; 2.382 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[5]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 2.714      ; 5.111      ;
; 2.382 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[6]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 2.714      ; 5.111      ;
; 2.382 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[7]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 2.671      ; 5.068      ;
; 2.382 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[8]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 2.699      ; 5.096      ;
; 2.382 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[9]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 2.699      ; 5.096      ;
; 2.382 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[10] ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 2.699      ; 5.096      ;
; 2.382 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[10] ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 2.699      ; 5.096      ;
; 2.382 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[9]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 2.699      ; 5.096      ;
; 2.382 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[8]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 2.699      ; 5.096      ;
; 2.382 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[7]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 2.699      ; 5.096      ;
; 2.382 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[6]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 2.699      ; 5.096      ;
; 2.382 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[5]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 2.699      ; 5.096      ;
; 2.382 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[4]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 2.699      ; 5.096      ;
; 2.382 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[3]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 2.699      ; 5.096      ;
; 2.382 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[2]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 2.699      ; 5.096      ;
; 2.382 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[1]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 2.699      ; 5.096      ;
; 2.382 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[0]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 2.699      ; 5.096      ;
+-------+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'CCD_ADC_Control:CCD_ADC_Control_inst|wrclk'                                                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------+--------------+------------+------------+
; 3.149 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[0]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.932      ; 5.096      ;
; 3.149 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[1]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.947      ; 5.111      ;
; 3.149 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[2]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.932      ; 5.096      ;
; 3.149 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[3]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.932      ; 5.096      ;
; 3.149 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[0]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.932      ; 5.096      ;
; 3.149 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[4]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.932      ; 5.096      ;
; 3.149 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[1]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.932      ; 5.096      ;
; 3.149 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[5]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.947      ; 5.111      ;
; 3.149 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[2]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.932      ; 5.096      ;
; 3.149 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[6]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.947      ; 5.111      ;
; 3.149 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[3]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.932      ; 5.096      ;
; 3.149 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[7]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.904      ; 5.068      ;
; 3.149 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[4]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.932      ; 5.096      ;
; 3.149 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[8]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.932      ; 5.096      ;
; 3.149 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[5]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.932      ; 5.096      ;
; 3.149 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[9]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.932      ; 5.096      ;
; 3.149 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[6]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.932      ; 5.096      ;
; 3.149 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[10]                ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.932      ; 5.096      ;
; 3.149 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[7]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.932      ; 5.096      ;
; 3.149 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[10]                ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.932      ; 5.096      ;
; 3.149 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[8]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.932      ; 5.096      ;
; 3.149 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[9]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.932      ; 5.096      ;
; 3.149 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[10] ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.932      ; 5.096      ;
; 3.149 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[9]  ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.932      ; 5.096      ;
; 3.149 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[8]  ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.932      ; 5.096      ;
; 3.149 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[7]  ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.932      ; 5.096      ;
; 3.149 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[6]  ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.932      ; 5.096      ;
; 3.149 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[5]  ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.932      ; 5.096      ;
; 3.149 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[4]  ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.932      ; 5.096      ;
; 3.149 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[3]  ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.932      ; 5.096      ;
; 3.149 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[2]  ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.932      ; 5.096      ;
; 3.149 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[1]  ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.932      ; 5.096      ;
; 3.149 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[0]  ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.932      ; 5.096      ;
+-------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'clk'                                                                                                                         ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                            ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------+
; -1.583 ; 1.000        ; 2.583          ; Port Rate        ; clk   ; Rise       ; clk                                                               ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|AD_OE                        ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|AD_OE                        ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|AD_clk                       ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|AD_clk                       ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|CCD_clk                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|CCD_clk                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|CCD_data                     ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|CCD_data                     ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|CCD_rst                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|CCD_rst                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|CCD_sht                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|CCD_sht                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[0]                 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[0]                 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[10]                ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[10]                ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[11]                ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[11]                ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[1]                 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[1]                 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[2]                 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[2]                 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[3]                 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[3]                 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[4]                 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[4]                 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[5]                 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[5]                 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[6]                 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[6]                 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[7]                 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[7]                 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[8]                 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[8]                 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[9]                 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[9]                 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|DataOutState.DataOutState_S2 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|DataOutState.DataOutState_S2 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|IntegState.IntegState_S1     ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|IntegState.IntegState_S1     ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|IntegState.IntegState_S2     ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|IntegState.IntegState_S2     ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|IntegState.IntegState_S3     ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|IntegState.IntegState_S3     ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|IntegState.IntegState_S4     ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|IntegState.IntegState_S4     ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|IntegState.IntegState_S5     ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|IntegState.IntegState_S5     ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|IntegState.IntegState_S6     ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|IntegState.IntegState_S6     ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|IntegState.IntegState_S7     ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|IntegState.IntegState_S7     ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|IntegState.IntegState_S8     ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|IntegState.IntegState_S8     ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|MainState.State1_Reset       ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|MainState.State1_Reset       ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|MainState.State2_Integration ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|MainState.State2_Integration ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|MainState.State3_DataOut     ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|MainState.State3_DataOut     ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|MainState.State4             ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|MainState.State4             ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|RestState.RestState_S1       ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|RestState.RestState_S1       ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|RestState.RestState_S2       ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|RestState.RestState_S2       ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|RestState.RestState_S3       ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|RestState.RestState_S3       ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|RestState.RestState_S4       ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|RestState.RestState_S4       ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|data[0]                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|data[0]                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|data[1]                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|data[1]                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|data[2]                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|data[2]                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|data[3]                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|data[3]                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|data[4]                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|data[4]                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|data[5]                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|data[5]                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|data[6]                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|data[6]                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|data[7]                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|data[7]                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|frameclk                     ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|frameclk                     ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[0]                ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[0]                ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[10]               ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[10]               ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[11]               ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[11]               ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[12]               ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[12]               ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[13]               ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[13]               ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[14]               ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'CCD_ADC_Control:CCD_ADC_Control_inst|wrclk'                                                                                                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                      ; Clock Edge ; Target                                                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[0]                                                       ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[0]                                                       ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[10]                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[10]                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[1]                                                       ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[1]                                                       ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[2]                                                       ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[2]                                                       ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[3]                                                       ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[3]                                                       ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[4]                                                       ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[4]                                                       ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[5]                                                       ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[5]                                                       ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[6]                                                       ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[6]                                                       ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[7]                                                       ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[7]                                                       ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[8]                                                       ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[8]                                                       ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[9]                                                       ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[9]                                                       ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[0]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[0]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[10]                                                                     ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[10]                                                                     ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[1]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[1]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[2]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[2]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[3]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[3]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[4]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[4]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[5]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[5]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[6]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[6]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[7]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[7]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[8]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[8]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[9]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[9]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[0]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[0]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[10]                                                                     ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[10]                                                                     ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[1]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[1]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[2]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[2]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[3]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[3]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[4]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[4]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[5]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[5]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[6]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[6]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[7]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[7]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[8]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[8]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[9]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[9]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg0 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg0 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg1 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg1 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg2 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg2 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg3 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg3 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg4 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg4 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg5 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg5 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg6 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg6 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg7 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg7 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg8 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg8 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg9 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg9 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_datain_reg0  ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_datain_reg0  ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_datain_reg1  ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_datain_reg1  ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_datain_reg2  ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_datain_reg2  ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_datain_reg3  ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_datain_reg3  ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_memory_reg0  ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_memory_reg0  ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_memory_reg1  ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_memory_reg1  ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_memory_reg2  ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_memory_reg2  ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'SerialSend:SerialSend_inst|rdclk_reg'                                                                                                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                                                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[0]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[0]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[10]                                                                     ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[10]                                                                     ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[1]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[1]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[2]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[2]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[3]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[3]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[4]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[4]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[5]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[5]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[6]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[6]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[7]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[7]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[8]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[8]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[9]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[9]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[0]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[0]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[10]                                                                     ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[10]                                                                     ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[1]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[1]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[2]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[2]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[3]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[3]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[4]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[4]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[5]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[5]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[6]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[6]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[7]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[7]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[8]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[8]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[9]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[9]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg0 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg0 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg1 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg1 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg2 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg2 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg3 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg3 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg4 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg4 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg5 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg5 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg6 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg6 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg7 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg7 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg8 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg8 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg9 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg9 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg0 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg0 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg1 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg1 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg2 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg2 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg3 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg3 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg4 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg4 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg5 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg5 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg6 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg6 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg7 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg7 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg8 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg8 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg9 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg9 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend_inst|SendFifo_inst|dcfifo_component|auto_generated|sync_fifo|dffe5a[0]|clk                                                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend_inst|SendFifo_inst|dcfifo_component|auto_generated|sync_fifo|dffe5a[0]|clk                                                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend_inst|SendFifo_inst|dcfifo_component|auto_generated|sync_fifo|dffe5a[10]|clk                                                                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend_inst|SendFifo_inst|dcfifo_component|auto_generated|sync_fifo|dffe5a[10]|clk                                                                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend_inst|SendFifo_inst|dcfifo_component|auto_generated|sync_fifo|dffe5a[1]|clk                                                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend_inst|SendFifo_inst|dcfifo_component|auto_generated|sync_fifo|dffe5a[1]|clk                                                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend_inst|SendFifo_inst|dcfifo_component|auto_generated|sync_fifo|dffe5a[2]|clk                                                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend_inst|SendFifo_inst|dcfifo_component|auto_generated|sync_fifo|dffe5a[2]|clk                                                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend_inst|SendFifo_inst|dcfifo_component|auto_generated|sync_fifo|dffe5a[3]|clk                                                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend_inst|SendFifo_inst|dcfifo_component|auto_generated|sync_fifo|dffe5a[3]|clk                                                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend_inst|SendFifo_inst|dcfifo_component|auto_generated|sync_fifo|dffe5a[4]|clk                                                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend_inst|SendFifo_inst|dcfifo_component|auto_generated|sync_fifo|dffe5a[4]|clk                                                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend_inst|SendFifo_inst|dcfifo_component|auto_generated|sync_fifo|dffe5a[5]|clk                                                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend_inst|SendFifo_inst|dcfifo_component|auto_generated|sync_fifo|dffe5a[5]|clk                                                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend_inst|SendFifo_inst|dcfifo_component|auto_generated|sync_fifo|dffe5a[6]|clk                                                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend_inst|SendFifo_inst|dcfifo_component|auto_generated|sync_fifo|dffe5a[6]|clk                                                                                                                             ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'dac7512:dac7512_inst|div_clk'                                                                                         ;
+--------+--------------+----------------+------------------+------------------------------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+------------------------------+------------+-------------------------------------+
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512:dac7512_inst|clk_count[0]   ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512:dac7512_inst|clk_count[0]   ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512:dac7512_inst|clk_count[1]   ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512:dac7512_inst|clk_count[1]   ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512:dac7512_inst|clk_count[2]   ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512:dac7512_inst|clk_count[2]   ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512:dac7512_inst|count[0]       ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512:dac7512_inst|count[0]       ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512:dac7512_inst|count[1]       ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512:dac7512_inst|count[1]       ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512:dac7512_inst|count[2]       ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512:dac7512_inst|count[2]       ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512:dac7512_inst|count[3]       ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512:dac7512_inst|count[3]       ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512:dac7512_inst|count[4]       ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512:dac7512_inst|count[4]       ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512:dac7512_inst|data_reg[10]   ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512:dac7512_inst|data_reg[10]   ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512:dac7512_inst|din            ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512:dac7512_inst|din            ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512:dac7512_inst|sclk           ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512:dac7512_inst|sclk           ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512:dac7512_inst|state.ST_Data  ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512:dac7512_inst|state.ST_Data  ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512:dac7512_inst|state.ST_Start ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512:dac7512_inst|state.ST_Start ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512:dac7512_inst|state.ST_Stop  ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512:dac7512_inst|state.ST_Stop  ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512:dac7512_inst|sync           ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512:dac7512_inst|sync           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512_inst|clk_count[0]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512_inst|clk_count[0]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512_inst|clk_count[1]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512_inst|clk_count[1]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512_inst|clk_count[2]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512_inst|clk_count[2]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512_inst|count[0]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512_inst|count[0]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512_inst|count[1]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512_inst|count[1]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512_inst|count[2]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512_inst|count[2]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512_inst|count[3]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512_inst|count[3]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512_inst|count[4]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512_inst|count[4]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512_inst|data_reg[10]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512_inst|data_reg[10]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512_inst|din|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512_inst|din|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512_inst|div_clk|regout         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512_inst|div_clk|regout         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512_inst|sclk|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512_inst|sclk|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512_inst|state.ST_Data|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512_inst|state.ST_Data|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512_inst|state.ST_Start|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512_inst|state.ST_Start|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512_inst|state.ST_Stop|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512_inst|state.ST_Stop|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512_inst|sync|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512_inst|sync|clk               ;
+--------+--------------+----------------+------------------+------------------------------+------------+-------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; AD_data[*]  ; clk        ; 5.139 ; 5.139 ; Rise       ; clk             ;
;  AD_data[0] ; clk        ; 4.462 ; 4.462 ; Rise       ; clk             ;
;  AD_data[1] ; clk        ; 4.438 ; 4.438 ; Rise       ; clk             ;
;  AD_data[2] ; clk        ; 4.443 ; 4.443 ; Rise       ; clk             ;
;  AD_data[3] ; clk        ; 4.479 ; 4.479 ; Rise       ; clk             ;
;  AD_data[4] ; clk        ; 5.139 ; 5.139 ; Rise       ; clk             ;
;  AD_data[5] ; clk        ; 5.050 ; 5.050 ; Rise       ; clk             ;
;  AD_data[6] ; clk        ; 4.996 ; 4.996 ; Rise       ; clk             ;
;  AD_data[7] ; clk        ; 5.094 ; 5.094 ; Rise       ; clk             ;
; rst_n       ; clk        ; 8.543 ; 8.543 ; Rise       ; clk             ;
+-------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; AD_data[*]  ; clk        ; -4.386 ; -4.386 ; Rise       ; clk             ;
;  AD_data[0] ; clk        ; -4.410 ; -4.410 ; Rise       ; clk             ;
;  AD_data[1] ; clk        ; -4.386 ; -4.386 ; Rise       ; clk             ;
;  AD_data[2] ; clk        ; -4.391 ; -4.391 ; Rise       ; clk             ;
;  AD_data[3] ; clk        ; -4.427 ; -4.427 ; Rise       ; clk             ;
;  AD_data[4] ; clk        ; -5.087 ; -5.087 ; Rise       ; clk             ;
;  AD_data[5] ; clk        ; -4.998 ; -4.998 ; Rise       ; clk             ;
;  AD_data[6] ; clk        ; -4.944 ; -4.944 ; Rise       ; clk             ;
;  AD_data[7] ; clk        ; -5.042 ; -5.042 ; Rise       ; clk             ;
; rst_n       ; clk        ; -5.795 ; -5.795 ; Rise       ; clk             ;
+-------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+-----------+------------------------------+--------+--------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+--------+--------+------------+------------------------------+
; AD_OE     ; clk                          ; 8.332  ; 8.332  ; Rise       ; clk                          ;
; AD_clk    ; clk                          ; 7.303  ; 7.303  ; Rise       ; clk                          ;
; CCD_clk   ; clk                          ; 7.901  ; 7.901  ; Rise       ; clk                          ;
; CCD_data  ; clk                          ; 7.621  ; 7.621  ; Rise       ; clk                          ;
; CCD_rst   ; clk                          ; 7.741  ; 7.741  ; Rise       ; clk                          ;
; CCD_sht   ; clk                          ; 7.261  ; 7.261  ; Rise       ; clk                          ;
; rs232_tx  ; clk                          ; 7.653  ; 7.653  ; Rise       ; clk                          ;
; DAC_CLK   ; dac7512:dac7512_inst|div_clk ; 10.090 ; 10.090 ; Rise       ; dac7512:dac7512_inst|div_clk ;
; DAC_DIN   ; dac7512:dac7512_inst|div_clk ; 10.123 ; 10.123 ; Rise       ; dac7512:dac7512_inst|div_clk ;
; DAC_SYNC  ; dac7512:dac7512_inst|div_clk ; 10.095 ; 10.095 ; Rise       ; dac7512:dac7512_inst|div_clk ;
+-----------+------------------------------+--------+--------+------------+------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                          ;
+-----------+------------------------------+--------+--------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+--------+--------+------------+------------------------------+
; AD_OE     ; clk                          ; 8.332  ; 8.332  ; Rise       ; clk                          ;
; AD_clk    ; clk                          ; 7.303  ; 7.303  ; Rise       ; clk                          ;
; CCD_clk   ; clk                          ; 7.901  ; 7.901  ; Rise       ; clk                          ;
; CCD_data  ; clk                          ; 7.621  ; 7.621  ; Rise       ; clk                          ;
; CCD_rst   ; clk                          ; 7.741  ; 7.741  ; Rise       ; clk                          ;
; CCD_sht   ; clk                          ; 7.261  ; 7.261  ; Rise       ; clk                          ;
; rs232_tx  ; clk                          ; 7.653  ; 7.653  ; Rise       ; clk                          ;
; DAC_CLK   ; dac7512:dac7512_inst|div_clk ; 10.090 ; 10.090 ; Rise       ; dac7512:dac7512_inst|div_clk ;
; DAC_DIN   ; dac7512:dac7512_inst|div_clk ; 10.123 ; 10.123 ; Rise       ; dac7512:dac7512_inst|div_clk ;
; DAC_SYNC  ; dac7512:dac7512_inst|div_clk ; 10.095 ; 10.095 ; Rise       ; dac7512:dac7512_inst|div_clk ;
+-----------+------------------------------+--------+--------+------------+------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                     ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
; From Clock                                 ; To Clock                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 3421     ; 0        ; 0        ; 0        ;
; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 51       ; 0        ; 0        ; 0        ;
; SerialSend:SerialSend_inst|rdclk_reg       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 11       ; 0        ; 0        ; 0        ;
; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk                                        ; 1369     ; 1        ; 0        ; 0        ;
; clk                                        ; clk                                        ; 5917     ; 0        ; 0        ; 0        ;
; dac7512:dac7512_inst|div_clk               ; clk                                        ; 1        ; 1        ; 0        ; 0        ;
; SerialSend:SerialSend_inst|rdclk_reg       ; clk                                        ; 81       ; 1        ; 0        ; 0        ;
; dac7512:dac7512_inst|div_clk               ; dac7512:dac7512_inst|div_clk               ; 139      ; 0        ; 0        ; 0        ;
; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; SerialSend:SerialSend_inst|rdclk_reg       ; 11       ; 0        ; 0        ; 0        ;
; clk                                        ; SerialSend:SerialSend_inst|rdclk_reg       ; 62       ; 0        ; 0        ; 0        ;
; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg       ; 1692     ; 0        ; 0        ; 0        ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                      ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
; From Clock                                 ; To Clock                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 3421     ; 0        ; 0        ; 0        ;
; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 51       ; 0        ; 0        ; 0        ;
; SerialSend:SerialSend_inst|rdclk_reg       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 11       ; 0        ; 0        ; 0        ;
; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk                                        ; 1369     ; 1        ; 0        ; 0        ;
; clk                                        ; clk                                        ; 5917     ; 0        ; 0        ; 0        ;
; dac7512:dac7512_inst|div_clk               ; clk                                        ; 1        ; 1        ; 0        ; 0        ;
; SerialSend:SerialSend_inst|rdclk_reg       ; clk                                        ; 81       ; 1        ; 0        ; 0        ;
; dac7512:dac7512_inst|div_clk               ; dac7512:dac7512_inst|div_clk               ; 139      ; 0        ; 0        ; 0        ;
; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; SerialSend:SerialSend_inst|rdclk_reg       ; 11       ; 0        ; 0        ; 0        ;
; clk                                        ; SerialSend:SerialSend_inst|rdclk_reg       ; 62       ; 0        ; 0        ; 0        ;
; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg       ; 1692     ; 0        ; 0        ; 0        ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                  ;
+------------+--------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+--------------------------------------------+----------+----------+----------+----------+
; clk        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 33       ; 0        ; 0        ; 0        ;
; clk        ; SerialSend:SerialSend_inst|rdclk_reg       ; 22       ; 0        ; 0        ; 0        ;
+------------+--------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                   ;
+------------+--------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+--------------------------------------------+----------+----------+----------+----------+
; clk        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 33       ; 0        ; 0        ; 0        ;
; clk        ; SerialSend:SerialSend_inst|rdclk_reg       ; 22       ; 0        ; 0        ; 0        ;
+------------+--------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 9     ; 9    ;
; Unconstrained Input Port Paths  ; 179   ; 179  ;
; Unconstrained Output Ports      ; 10    ; 10   ;
; Unconstrained Output Port Paths ; 10    ; 10   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 11.0 Build 157 04/27/2011 SJ Full Version
    Info: Processing started: Fri May 26 23:24:16 2017
Info: Command: quartus_sta LidarFrameView -c LidarFrameView
Info: qsta_default_script.tcl version: #1
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Critical Warning: Synopsys Design Constraints File file not found: 'LidarFrameView.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info: No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info: Deriving Clocks
    Info: create_clock -period 1.000 -name clk clk
    Info: create_clock -period 1.000 -name dac7512:dac7512_inst|div_clk dac7512:dac7512_inst|div_clk
    Info: create_clock -period 1.000 -name CCD_ADC_Control:CCD_ADC_Control_inst|wrclk CCD_ADC_Control:CCD_ADC_Control_inst|wrclk
    Info: create_clock -period 1.000 -name SerialSend:SerialSend_inst|rdclk_reg SerialSend:SerialSend_inst|rdclk_reg
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -8.759
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -8.759      -901.403 clk 
    Info:    -6.923      -321.275 CCD_ADC_Control:CCD_ADC_Control_inst|wrclk 
    Info:    -6.024      -169.629 SerialSend:SerialSend_inst|rdclk_reg 
    Info:    -2.461       -30.078 dac7512:dac7512_inst|div_clk 
Info: Worst-case hold slack is -1.783
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.783        -4.707 clk 
    Info:     0.094         0.000 SerialSend:SerialSend_inst|rdclk_reg 
    Info:     0.868         0.000 CCD_ADC_Control:CCD_ADC_Control_inst|wrclk 
    Info:     1.072         0.000 dac7512:dac7512_inst|div_clk 
Info: Worst-case recovery slack is -2.201
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -2.201       -72.633 CCD_ADC_Control:CCD_ADC_Control_inst|wrclk 
    Info:    -1.434       -31.548 SerialSend:SerialSend_inst|rdclk_reg 
Info: Worst-case removal slack is 2.382
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     2.382         0.000 SerialSend:SerialSend_inst|rdclk_reg 
    Info:     3.149         0.000 CCD_ADC_Control:CCD_ADC_Control_inst|wrclk 
Info: Worst-case minimum pulse width slack is -1.583
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.583      -415.435 clk 
    Info:    -1.318      -187.156 CCD_ADC_Control:CCD_ADC_Control_inst|wrclk 
    Info:    -1.318      -110.712 SerialSend:SerialSend_inst|rdclk_reg 
    Info:    -1.318       -39.540 dac7512:dac7512_inst|div_clk 
Info: The selected device family is not supported by the report_metastability command.
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 357 megabytes
    Info: Processing ended: Fri May 26 23:24:18 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


