# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# IP: /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_cal_gemm_1_0/zed_cal_gemm_1_0.xci
# IP: The module: 'zed_cal_gemm_1_0' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_cal_gemm_1_0/constraints/a0_cal_gemm_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'zed_cal_gemm_1_0'. Do not add the DONT_TOUCH constraint.
set_property DONT_TOUCH TRUE [get_cells inst -quiet] -quiet

# IP: /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_cal_gemm_1_0/zed_cal_gemm_1_0.xci
# IP: The module: 'zed_cal_gemm_1_0' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_cal_gemm_1_0/constraints/a0_cal_gemm_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'zed_cal_gemm_1_0'. Do not add the DONT_TOUCH constraint.
#dup# set_property DONT_TOUCH TRUE [get_cells inst -quiet] -quiet
