{
  "title": "GitHub Verilog Languages Daily Trending",
  "description": "Daily Trending of Verilog Languages in GitHub",
  "link": "https://github.com/isboyjc/github-trending-api",
  "pubDate": "Mon, 19 Aug 2024 07:14:13 GMT",
  "items": [
    {
      "title": "YosysHQ/picorv32",
      "url": "https://github.com/YosysHQ/picorv32",
      "description": "PicoRV32 - A Size-Optimized RISC-V CPU",
      "language": "Verilog",
      "languageColor": "#b2b7f8",
      "stars": "3,007",
      "forks": "744",
      "addStars": "4",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/619764?s=40&v=4",
          "name": "cliffordwolf",
          "url": "https://github.com/cliffordwolf"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/70348?s=40&v=4",
          "name": "wallclimber21",
          "url": "https://github.com/wallclimber21"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/2194902?s=40&v=4",
          "name": "olofk",
          "url": "https://github.com/olofk"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/3416?s=40&v=4",
          "name": "thoughtpolice",
          "url": "https://github.com/thoughtpolice"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/1768286?s=40&v=4",
          "name": "ldoolitt",
          "url": "https://github.com/ldoolitt"
        }
      ]
    },
    {
      "title": "The-OpenROAD-Project/OpenROAD",
      "url": "https://github.com/The-OpenROAD-Project/OpenROAD",
      "description": "OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/",
      "language": "Verilog",
      "languageColor": "#b2b7f8",
      "stars": "1,468",
      "forks": "519",
      "addStars": "0",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/761514?s=40&v=4",
          "name": "maliberty",
          "url": "https://github.com/maliberty"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/43450810?s=40&v=4",
          "name": "eder-matheus",
          "url": "https://github.com/eder-matheus"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/34749589?s=40&v=4",
          "name": "jjcherry56",
          "url": "https://github.com/jjcherry56"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/46405338?s=40&v=4",
          "name": "gadfort",
          "url": "https://github.com/gadfort"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/56893454?s=40&v=4",
          "name": "osamahammad21",
          "url": "https://github.com/osamahammad21"
        }
      ]
    },
    {
      "title": "corundum/corundum",
      "url": "https://github.com/corundum/corundum",
      "description": "Open source FPGA-based NIC and platform for in-network compute",
      "language": "Verilog",
      "languageColor": "#b2b7f8",
      "stars": "1,607",
      "forks": "404",
      "addStars": "0",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/508807?s=40&v=4",
          "name": "alexforencich",
          "url": "https://github.com/alexforencich"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/56249772?s=40&v=4",
          "name": "joft-mle",
          "url": "https://github.com/joft-mle"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/10325586?s=40&v=4",
          "name": "Basseuph",
          "url": "https://github.com/Basseuph"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/56433206?s=40&v=4",
          "name": "andreasbraun90",
          "url": "https://github.com/andreasbraun90"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/37203263?s=40&v=4",
          "name": "minseongg",
          "url": "https://github.com/minseongg"
        }
      ]
    },
    {
      "title": "IObundle/iob-cache",
      "url": "https://github.com/IObundle/iob-cache",
      "description": "Verilog Configurable Cache",
      "language": "Verilog",
      "languageColor": "#b2b7f8",
      "stars": "160",
      "forks": "32",
      "addStars": "0",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/5718971?s=40&v=4",
          "name": "jjts",
          "url": "https://github.com/jjts"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/18068890?s=40&v=4",
          "name": "joaovroque",
          "url": "https://github.com/joaovroque"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/34355224?s=40&v=4",
          "name": "arturum1",
          "url": "https://github.com/arturum1"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/8112400?s=40&v=4",
          "name": "JDLopes",
          "url": "https://github.com/JDLopes"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/38166412?s=40&v=4",
          "name": "P-Miranda",
          "url": "https://github.com/P-Miranda"
        }
      ]
    },
    {
      "title": "lnis-uofu/OpenFPGA",
      "url": "https://github.com/lnis-uofu/OpenFPGA",
      "description": "An Open-source FPGA IP Generator",
      "language": "Verilog",
      "languageColor": "#b2b7f8",
      "stars": "797",
      "forks": "161",
      "addStars": "2",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/11499826?s=40&v=4",
          "name": "tangxifan",
          "url": "https://github.com/tangxifan"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/6169914?s=40&v=4",
          "name": "ganeshgore",
          "url": "https://github.com/ganeshgore"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/43420516?s=40&v=4",
          "name": "BaudouinChauviere",
          "url": "https://github.com/BaudouinChauviere"
        }
      ]
    },
    {
      "title": "vortexgpgpu/vortex",
      "url": "https://github.com/vortexgpgpu/vortex",
      "description": "",
      "language": "Verilog",
      "languageColor": "#b2b7f8",
      "stars": "1,171",
      "forks": "247",
      "addStars": "1",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/2282163?s=40&v=4",
          "name": "tinebp",
          "url": "https://github.com/tinebp"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/44707773?s=40&v=4",
          "name": "SantoshSrivatsan24",
          "url": "https://github.com/SantoshSrivatsan24"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/42877662?s=40&v=4",
          "name": "MalikBurton",
          "url": "https://github.com/MalikBurton"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/96364327?s=40&v=4",
          "name": "JacobLevinson",
          "url": "https://github.com/JacobLevinson"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/3890657?s=40&v=4",
          "name": "hyesoon",
          "url": "https://github.com/hyesoon"
        }
      ]
    },
    {
      "title": "SI-RISCV/e200_opensource",
      "url": "https://github.com/SI-RISCV/e200_opensource",
      "description": "Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2",
      "language": "Verilog",
      "languageColor": "#b2b7f8",
      "stars": "2,588",
      "forks": "1,002",
      "addStars": "0",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/26473536?s=40&v=4",
          "name": "zhenbohu",
          "url": "https://github.com/zhenbohu"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/30426085?s=40&v=4",
          "name": "SI-RISCV",
          "url": "https://github.com/SI-RISCV"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/27196665?s=40&v=4",
          "name": "dzj1995",
          "url": "https://github.com/dzj1995"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/9566476?s=40&v=4",
          "name": "myron2009",
          "url": "https://github.com/myron2009"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/27195024?s=40&v=4",
          "name": "dengtianchuan",
          "url": "https://github.com/dengtianchuan"
        }
      ]
    },
    {
      "title": "EttusResearch/uhd",
      "url": "https://github.com/EttusResearch/uhd",
      "description": "The USRPâ„¢ Hardware Driver Repository",
      "language": "Verilog",
      "languageColor": "#b2b7f8",
      "stars": "957",
      "forks": "648",
      "addStars": "0",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/184117?s=40&v=4",
          "name": "guruofquality",
          "url": "https://github.com/guruofquality"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/508035?s=40&v=4",
          "name": "mbr0wn",
          "url": "https://github.com/mbr0wn"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/5640322?s=40&v=4",
          "name": "michael-west",
          "url": "https://github.com/michael-west"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/32272501?s=40&v=4",
          "name": "wordimont",
          "url": "https://github.com/wordimont"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/1406260?s=40&v=4",
          "name": "ncorgan",
          "url": "https://github.com/ncorgan"
        }
      ]
    }
  ]
}