<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p284" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_284{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_284{left:110px;bottom:68px;letter-spacing:0.09px;}
#t3_284{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t4_284{left:69px;bottom:1084px;}
#t5_284{left:95px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t6_284{left:95px;bottom:1071px;letter-spacing:-0.13px;}
#t7_284{left:69px;bottom:1021px;letter-spacing:-0.09px;}
#t8_284{left:154px;bottom:1021px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t9_284{left:69px;bottom:997px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ta_284{left:69px;bottom:972px;letter-spacing:-0.14px;}
#tb_284{left:95px;bottom:972px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tc_284{left:95px;bottom:956px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#td_284{left:95px;bottom:939px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#te_284{left:69px;bottom:914px;letter-spacing:-0.15px;}
#tf_284{left:95px;bottom:914px;letter-spacing:-0.16px;word-spacing:-0.41px;}
#tg_284{left:95px;bottom:897px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#th_284{left:95px;bottom:881px;letter-spacing:-0.41px;}
#ti_284{left:69px;bottom:856px;letter-spacing:-0.13px;}
#tj_284{left:95px;bottom:856px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tk_284{left:95px;bottom:839px;letter-spacing:-0.27px;word-spacing:-0.39px;}
#tl_284{left:69px;bottom:815px;letter-spacing:-0.13px;}
#tm_284{left:95px;bottom:815px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tn_284{left:95px;bottom:798px;letter-spacing:-0.14px;word-spacing:-0.92px;}
#to_284{left:95px;bottom:781px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tp_284{left:69px;bottom:757px;letter-spacing:-0.13px;}
#tq_284{left:95px;bottom:757px;letter-spacing:-0.14px;word-spacing:-0.97px;}
#tr_284{left:95px;bottom:740px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#ts_284{left:95px;bottom:723px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tt_284{left:95px;bottom:707px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#tu_284{left:69px;bottom:682px;letter-spacing:-0.13px;}
#tv_284{left:95px;bottom:682px;letter-spacing:-0.14px;word-spacing:-1.29px;}
#tw_284{left:95px;bottom:665px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tx_284{left:69px;bottom:641px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#ty_284{left:69px;bottom:624px;letter-spacing:-0.14px;word-spacing:-1.24px;}
#tz_284{left:69px;bottom:607px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t10_284{left:69px;bottom:590px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t11_284{left:69px;bottom:574px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t12_284{left:69px;bottom:557px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t13_284{left:69px;bottom:507px;letter-spacing:-0.09px;}
#t14_284{left:154px;bottom:507px;letter-spacing:-0.11px;}
#t15_284{left:69px;bottom:483px;letter-spacing:-0.14px;word-spacing:-0.76px;}
#t16_284{left:69px;bottom:466px;letter-spacing:-0.17px;word-spacing:-0.63px;}
#t17_284{left:69px;bottom:449px;letter-spacing:-0.15px;word-spacing:-1.03px;}
#t18_284{left:69px;bottom:432px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t19_284{left:69px;bottom:374px;letter-spacing:0.13px;}
#t1a_284{left:151px;bottom:374px;letter-spacing:0.15px;}
#t1b_284{left:69px;bottom:350px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#t1c_284{left:69px;bottom:333px;letter-spacing:-0.17px;word-spacing:-1.37px;}
#t1d_284{left:69px;bottom:316px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1e_284{left:69px;bottom:258px;letter-spacing:0.13px;}
#t1f_284{left:151px;bottom:258px;letter-spacing:0.15px;word-spacing:0.01px;}
#t1g_284{left:69px;bottom:234px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1h_284{left:69px;bottom:217px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1i_284{left:69px;bottom:200px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1j_284{left:69px;bottom:176px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1k_284{left:69px;bottom:159px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1l_284{left:69px;bottom:132px;}
#t1m_284{left:95px;bottom:136px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1n_284{left:95px;bottom:119px;letter-spacing:-0.16px;word-spacing:-0.46px;}

.s1_284{font-size:12px;font-family:NeoSansIntel_pgv;color:#000;}
.s2_284{font-size:14px;font-family:NeoSansIntel_pgv;color:#0860A8;}
.s3_284{font-size:21px;font-family:TimesNewRoman_143;color:#000;}
.s4_284{font-size:14px;font-family:Verdana_13-;color:#000;}
.s5_284{font-size:17px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s6_284{font-size:18px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts284" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_pgu;
	src: url("fonts/NeoSansIntelMedium_pgu.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_pgv;
	src: url("fonts/NeoSansIntel_pgv.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_143;
	src: url("fonts/TimesNewRoman_143.woff") format("woff");
}

@font-face {
	font-family: Verdana_13-;
	src: url("fonts/Verdana_13-.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg284Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg284" style="-webkit-user-select: none;"><object width="935" height="1210" data="284/284.svg" type="image/svg+xml" id="pdf284" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_284" class="t s1_284">11-18 </span><span id="t2_284" class="t s1_284">Vol. 1 </span>
<span id="t3_284" class="t s2_284">PROGRAMMING WITH INTEL® STREAMING SIMD EXTENSIONS 2 (INTEL® SSE2) </span>
<span id="t4_284" class="t s3_284">• </span><span id="t5_284" class="t s4_284">Denormal operand, numeric underflow, numeric underflow, and inexact result flags are set in the MXCSR </span>
<span id="t6_284" class="t s4_284">register </span>
<span id="t7_284" class="t s5_284">11.5.3.2 </span><span id="t8_284" class="t s5_284">Handling Unmasked Exceptions </span>
<span id="t9_284" class="t s4_284">If all exceptions are unmasked, the processor: </span>
<span id="ta_284" class="t s4_284">1. </span><span id="tb_284" class="t s4_284">First detects any pre-computation exceptions: it ORs those exceptions, sets the appropriate exception flags, </span>
<span id="tc_284" class="t s4_284">leaves the source and destination operands unaltered, and goes to step 2. If it does not detect any pre- </span>
<span id="td_284" class="t s4_284">computation exceptions, it goes to step 5. </span>
<span id="te_284" class="t s4_284">2. </span><span id="tf_284" class="t s4_284">Checks CR4.OSXMMEXCPT[bit 10]. If this flag is set, the processor goes to step 3; if the flag is clear, it </span>
<span id="tg_284" class="t s4_284">generates an invalid-opcode exception (#UD) and makes an implicit call to the invalid-opcode exception </span>
<span id="th_284" class="t s4_284">handler. </span>
<span id="ti_284" class="t s4_284">3. </span><span id="tj_284" class="t s4_284">Generates a SIMD floating-point exception (#XM) and makes an implicit call to the SIMD floating-point </span>
<span id="tk_284" class="t s4_284">exception handler. </span>
<span id="tl_284" class="t s4_284">4. </span><span id="tm_284" class="t s4_284">If the exception handler is able to fix the source operands that generated the pre-computation exceptions or </span>
<span id="tn_284" class="t s4_284">mask the condition in such a way as to allow the processor to continue executing the instruction, the processor </span>
<span id="to_284" class="t s4_284">resumes instruction execution as described in step 5. </span>
<span id="tp_284" class="t s4_284">5. </span><span id="tq_284" class="t s4_284">Upon returning from the exception handler (or if no pre-computation exceptions were detected), the processor </span>
<span id="tr_284" class="t s4_284">checks for post-computation exceptions. If the processor detects any post-computation exceptions: it ORs </span>
<span id="ts_284" class="t s4_284">those exceptions, sets the appropriate exception flags, leaves the source and destination operands unaltered, </span>
<span id="tt_284" class="t s4_284">and repeats steps 2, 3, and 4. </span>
<span id="tu_284" class="t s4_284">6. </span><span id="tv_284" class="t s4_284">Upon returning from the exceptions handler in step 4 (or if no post-computation exceptions were detected), the </span>
<span id="tw_284" class="t s4_284">processor completes the execution of the instruction. </span>
<span id="tx_284" class="t s4_284">The implication of this procedure is that for unmasked exceptions, the processor can generate a SIMD floating- </span>
<span id="ty_284" class="t s4_284">point exception (#XM) twice: once if it detects pre-computation exception conditions and a second time if it detects </span>
<span id="tz_284" class="t s4_284">post-computation exception conditions. For example, if SIMD floating-point exceptions are unmasked for the </span>
<span id="t10_284" class="t s4_284">computation shown in Figure 11-9, the processor would generate one SIMD floating-point exception for denormal </span>
<span id="t11_284" class="t s4_284">operand conditions and a second SIMD floating-point exception for overflow and underflow (no inexact result </span>
<span id="t12_284" class="t s4_284">exception would be generated because the multiplications of X0 and Y0 and of X1 and Y1 are exact). </span>
<span id="t13_284" class="t s5_284">11.5.3.3 </span><span id="t14_284" class="t s5_284">Handling Combinations of Masked and Unmasked Exceptions </span>
<span id="t15_284" class="t s4_284">In situations where both masked and unmasked exceptions are detected, the processor will set exception flags for </span>
<span id="t16_284" class="t s4_284">the masked and the unmasked exceptions. However, it will not return masked results until after the processor has </span>
<span id="t17_284" class="t s4_284">detected and handled unmasked post-computation exceptions and returned from the exception handler (as in step </span>
<span id="t18_284" class="t s4_284">6 above) to finish executing the instruction. </span>
<span id="t19_284" class="t s6_284">11.5.4 </span><span id="t1a_284" class="t s6_284">Handling SIMD Floating-Point Exceptions in Software </span>
<span id="t1b_284" class="t s4_284">Section 4.9.3, “Typical Actions of a Floating-Point Exception Handler,” shows actions that may be carried out by a </span>
<span id="t1c_284" class="t s4_284">SIMD floating-point exception handler. The SSE/SSE2/SSE3 state is saved with the FXSAVE instruction; see Section </span>
<span id="t1d_284" class="t s4_284">11.6.5, “Saving and Restoring the SSE/SSE2 State.” </span>
<span id="t1e_284" class="t s6_284">11.5.5 </span><span id="t1f_284" class="t s6_284">Interaction of SIMD and x87 FPU Floating-Point Exceptions </span>
<span id="t1g_284" class="t s4_284">SIMD floating-point exceptions are generated independently from x87 FPU floating-point exceptions. SIMD </span>
<span id="t1h_284" class="t s4_284">floating-point exceptions do not cause assertion of the FERR# pin (independent of the value of CR0.NE[bit 5]). </span>
<span id="t1i_284" class="t s4_284">They ignore the assertion and deassertion of the IGNNE# pin. </span>
<span id="t1j_284" class="t s4_284">If applications use Intel SSE/SSE2/SSE3 instructions along with x87 FPU instructions (in the same task or </span>
<span id="t1k_284" class="t s4_284">program), consider the following: </span>
<span id="t1l_284" class="t s3_284">• </span><span id="t1m_284" class="t s4_284">SIMD floating-point exceptions are reported independently from the x87 FPU floating-point exceptions. SIMD </span>
<span id="t1n_284" class="t s4_284">and x87 FPU floating-point exceptions can be unmasked independently. Separate x87 FPU and SIMD floating- </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
