$date
	Fri Apr 08 17:20:19 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 3 ! out [2:0] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$var reg 1 $ rot $end
$var reg 1 % skip $end
$var reg 1 & start $end
$scope module DUT $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 1 $ rot $end
$var wire 1 % skip $end
$var wire 1 & start $end
$var reg 1 ' cur_state $end
$var reg 1 ( next_state $end
$var reg 3 ) out [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 )
x(
0'
x&
x%
x$
x#
0"
b0 !
$end
#5000
x'
1(
1"
#10000
0"
1#
#15000
b101 !
b101 )
1'
1"
#20000
0"
0&
#25000
0(
1"
#30000
0"
1&
#35000
b0 !
b0 )
0'
1"
#40000
1(
0"
1%
#45000
b101 !
b101 )
1'
1"
#50000
0"
#55000
0(
1"
#60000
0"
0%
#65000
b0 !
b0 )
0'
1"
#70000
1(
0"
1$
#75000
b101 !
b101 )
1'
1"
#80000
0"
0$
#85000
0(
1"
#90000
0"
#95000
b0 !
b0 )
0'
1"
#100000
0"
0&
#105000
1"
#110000
1(
0"
1&
#115000
b101 !
b101 )
1'
1"
#120000
0(
0"
1%
#125000
b0 !
b0 )
0'
1"
#130000
0"
#135000
1(
1"
#140000
0"
0%
#145000
b101 !
b101 )
1'
1"
#150000
0(
0"
1$
#155000
b0 !
b0 )
0'
1"
#160000
0"
0$
#165000
1(
1"
#170000
0"
#175000
b101 !
b101 )
1'
1"
#180000
0"
0&
#185000
0(
1"
#190000
0"
1&
#195000
b0 !
b0 )
0'
1"
#200000
1(
0"
1%
