# This file was automatically generated by Vpl
write_user_impl_clock_constraint "pfm_top_i/dynamic_region" "clkwiz_kernel2_clk_out1 {is_user_set false instance _bd_top port clkwiz_kernel2_clk_out1 clk_id 1 freq 500.000000} clkwiz_kernel_clk_out1 {is_user_set false instance _bd_top port clkwiz_kernel_clk_out1 clk_id 0 freq 300.000000}" "" "../../../output"
