--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 767 paths analyzed, 191 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.911ns.
--------------------------------------------------------------------------------
Slack:                  16.089ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_25 (FF)
  Destination:          M_counter_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.876ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_25 to M_counter_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y25.BQ       Tcko                  0.525   M_counter_q[25]
                                                       M_counter_q_25
    SLICE_X9Y19.D4       net (fanout=28)       1.082   M_counter_q[25]
    SLICE_X9Y19.D        Tilo                  0.259   M_counter_q<25>_inv
                                                       M_counter_q<25>_inv1_INV_0
    SLICE_X8Y19.AX       net (fanout=1)        0.886   M_counter_q<25>_inv
    SLICE_X8Y19.COUT     Taxcy                 0.259   M_counter_q[3]
                                                       Mcount_M_counter_q_cy<3>
    SLICE_X8Y20.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[3]
    SLICE_X8Y20.COUT     Tbyp                  0.093   M_counter_q[7]
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X8Y21.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X8Y21.COUT     Tbyp                  0.093   M_counter_q[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X8Y22.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X8Y22.COUT     Tbyp                  0.093   M_counter_q[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X8Y23.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X8Y23.COUT     Tbyp                  0.093   M_counter_q[19]
                                                       Mcount_M_counter_q_cy<19>
    SLICE_X8Y24.CIN      net (fanout=1)        0.082   Mcount_M_counter_q_cy[19]
    SLICE_X8Y24.COUT     Tbyp                  0.093   M_counter_q[23]
                                                       Mcount_M_counter_q_cy<23>
    SLICE_X8Y25.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[23]
    SLICE_X8Y25.CLK      Tcinck                0.303   M_counter_q[25]
                                                       Mcount_M_counter_q_xor<25>
                                                       M_counter_q_25
    -------------------------------------------------  ---------------------------
    Total                                      3.876ns (1.811ns logic, 2.065ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack:                  16.162ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_25 (FF)
  Destination:          M_counter_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.790ns (Levels of Logic = 7)
  Clock Path Skew:      -0.013ns (0.184 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_25 to M_counter_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y25.BQ       Tcko                  0.525   M_counter_q[25]
                                                       M_counter_q_25
    SLICE_X9Y19.D4       net (fanout=28)       1.082   M_counter_q[25]
    SLICE_X9Y19.D        Tilo                  0.259   M_counter_q<25>_inv
                                                       M_counter_q<25>_inv1_INV_0
    SLICE_X8Y19.AX       net (fanout=1)        0.886   M_counter_q<25>_inv
    SLICE_X8Y19.COUT     Taxcy                 0.259   M_counter_q[3]
                                                       Mcount_M_counter_q_cy<3>
    SLICE_X8Y20.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[3]
    SLICE_X8Y20.COUT     Tbyp                  0.093   M_counter_q[7]
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X8Y21.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X8Y21.COUT     Tbyp                  0.093   M_counter_q[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X8Y22.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X8Y22.COUT     Tbyp                  0.093   M_counter_q[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X8Y23.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X8Y23.COUT     Tbyp                  0.093   M_counter_q[19]
                                                       Mcount_M_counter_q_cy<19>
    SLICE_X8Y24.CIN      net (fanout=1)        0.082   Mcount_M_counter_q_cy[19]
    SLICE_X8Y24.CLK      Tcinck                0.313   M_counter_q[23]
                                                       Mcount_M_counter_q_cy<23>
                                                       M_counter_q_23
    -------------------------------------------------  ---------------------------
    Total                                      3.790ns (1.728ns logic, 2.062ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack:                  16.172ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_25 (FF)
  Destination:          M_counter_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.780ns (Levels of Logic = 7)
  Clock Path Skew:      -0.013ns (0.184 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_25 to M_counter_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y25.BQ       Tcko                  0.525   M_counter_q[25]
                                                       M_counter_q_25
    SLICE_X9Y19.D4       net (fanout=28)       1.082   M_counter_q[25]
    SLICE_X9Y19.D        Tilo                  0.259   M_counter_q<25>_inv
                                                       M_counter_q<25>_inv1_INV_0
    SLICE_X8Y19.AX       net (fanout=1)        0.886   M_counter_q<25>_inv
    SLICE_X8Y19.COUT     Taxcy                 0.259   M_counter_q[3]
                                                       Mcount_M_counter_q_cy<3>
    SLICE_X8Y20.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[3]
    SLICE_X8Y20.COUT     Tbyp                  0.093   M_counter_q[7]
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X8Y21.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X8Y21.COUT     Tbyp                  0.093   M_counter_q[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X8Y22.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X8Y22.COUT     Tbyp                  0.093   M_counter_q[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X8Y23.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X8Y23.COUT     Tbyp                  0.093   M_counter_q[19]
                                                       Mcount_M_counter_q_cy<19>
    SLICE_X8Y24.CIN      net (fanout=1)        0.082   Mcount_M_counter_q_cy[19]
    SLICE_X8Y24.CLK      Tcinck                0.303   M_counter_q[23]
                                                       Mcount_M_counter_q_cy<23>
                                                       M_counter_q_21
    -------------------------------------------------  ---------------------------
    Total                                      3.780ns (1.718ns logic, 2.062ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack:                  16.179ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_25 (FF)
  Destination:          M_counter_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.786ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_25 to M_counter_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y25.BQ       Tcko                  0.525   M_counter_q[25]
                                                       M_counter_q_25
    SLICE_X9Y19.D4       net (fanout=28)       1.082   M_counter_q[25]
    SLICE_X9Y19.D        Tilo                  0.259   M_counter_q<25>_inv
                                                       M_counter_q<25>_inv1_INV_0
    SLICE_X8Y19.AX       net (fanout=1)        0.886   M_counter_q<25>_inv
    SLICE_X8Y19.COUT     Taxcy                 0.259   M_counter_q[3]
                                                       Mcount_M_counter_q_cy<3>
    SLICE_X8Y20.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[3]
    SLICE_X8Y20.COUT     Tbyp                  0.093   M_counter_q[7]
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X8Y21.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X8Y21.COUT     Tbyp                  0.093   M_counter_q[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X8Y22.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X8Y22.COUT     Tbyp                  0.093   M_counter_q[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X8Y23.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X8Y23.COUT     Tbyp                  0.093   M_counter_q[19]
                                                       Mcount_M_counter_q_cy<19>
    SLICE_X8Y24.CIN      net (fanout=1)        0.082   Mcount_M_counter_q_cy[19]
    SLICE_X8Y24.COUT     Tbyp                  0.093   M_counter_q[23]
                                                       Mcount_M_counter_q_cy<23>
    SLICE_X8Y25.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[23]
    SLICE_X8Y25.CLK      Tcinck                0.213   M_counter_q[25]
                                                       Mcount_M_counter_q_xor<25>
                                                       M_counter_q_24
    -------------------------------------------------  ---------------------------
    Total                                      3.786ns (1.721ns logic, 2.065ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack:                  16.203ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_25 (FF)
  Destination:          M_counter_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.749ns (Levels of Logic = 7)
  Clock Path Skew:      -0.013ns (0.184 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_25 to M_counter_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y25.BQ       Tcko                  0.525   M_counter_q[25]
                                                       M_counter_q_25
    SLICE_X9Y19.D4       net (fanout=28)       1.082   M_counter_q[25]
    SLICE_X9Y19.D        Tilo                  0.259   M_counter_q<25>_inv
                                                       M_counter_q<25>_inv1_INV_0
    SLICE_X8Y19.AX       net (fanout=1)        0.886   M_counter_q<25>_inv
    SLICE_X8Y19.COUT     Taxcy                 0.259   M_counter_q[3]
                                                       Mcount_M_counter_q_cy<3>
    SLICE_X8Y20.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[3]
    SLICE_X8Y20.COUT     Tbyp                  0.093   M_counter_q[7]
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X8Y21.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X8Y21.COUT     Tbyp                  0.093   M_counter_q[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X8Y22.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X8Y22.COUT     Tbyp                  0.093   M_counter_q[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X8Y23.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X8Y23.COUT     Tbyp                  0.093   M_counter_q[19]
                                                       Mcount_M_counter_q_cy<19>
    SLICE_X8Y24.CIN      net (fanout=1)        0.082   Mcount_M_counter_q_cy[19]
    SLICE_X8Y24.CLK      Tcinck                0.272   M_counter_q[23]
                                                       Mcount_M_counter_q_cy<23>
                                                       M_counter_q_22
    -------------------------------------------------  ---------------------------
    Total                                      3.749ns (1.687ns logic, 2.062ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack:                  16.262ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_25 (FF)
  Destination:          M_counter_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.690ns (Levels of Logic = 7)
  Clock Path Skew:      -0.013ns (0.184 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_25 to M_counter_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y25.BQ       Tcko                  0.525   M_counter_q[25]
                                                       M_counter_q_25
    SLICE_X9Y19.D4       net (fanout=28)       1.082   M_counter_q[25]
    SLICE_X9Y19.D        Tilo                  0.259   M_counter_q<25>_inv
                                                       M_counter_q<25>_inv1_INV_0
    SLICE_X8Y19.AX       net (fanout=1)        0.886   M_counter_q<25>_inv
    SLICE_X8Y19.COUT     Taxcy                 0.259   M_counter_q[3]
                                                       Mcount_M_counter_q_cy<3>
    SLICE_X8Y20.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[3]
    SLICE_X8Y20.COUT     Tbyp                  0.093   M_counter_q[7]
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X8Y21.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X8Y21.COUT     Tbyp                  0.093   M_counter_q[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X8Y22.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X8Y22.COUT     Tbyp                  0.093   M_counter_q[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X8Y23.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X8Y23.COUT     Tbyp                  0.093   M_counter_q[19]
                                                       Mcount_M_counter_q_cy<19>
    SLICE_X8Y24.CIN      net (fanout=1)        0.082   Mcount_M_counter_q_cy[19]
    SLICE_X8Y24.CLK      Tcinck                0.213   M_counter_q[23]
                                                       Mcount_M_counter_q_cy<23>
                                                       M_counter_q_20
    -------------------------------------------------  ---------------------------
    Total                                      3.690ns (1.628ns logic, 2.062ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Slack:                  16.331ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_25 (FF)
  Destination:          M_counter_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.615ns (Levels of Logic = 6)
  Clock Path Skew:      -0.019ns (0.313 - 0.332)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_25 to M_counter_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y25.BQ       Tcko                  0.525   M_counter_q[25]
                                                       M_counter_q_25
    SLICE_X9Y19.D4       net (fanout=28)       1.082   M_counter_q[25]
    SLICE_X9Y19.D        Tilo                  0.259   M_counter_q<25>_inv
                                                       M_counter_q<25>_inv1_INV_0
    SLICE_X8Y19.AX       net (fanout=1)        0.886   M_counter_q<25>_inv
    SLICE_X8Y19.COUT     Taxcy                 0.259   M_counter_q[3]
                                                       Mcount_M_counter_q_cy<3>
    SLICE_X8Y20.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[3]
    SLICE_X8Y20.COUT     Tbyp                  0.093   M_counter_q[7]
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X8Y21.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X8Y21.COUT     Tbyp                  0.093   M_counter_q[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X8Y22.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X8Y22.COUT     Tbyp                  0.093   M_counter_q[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X8Y23.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X8Y23.CLK      Tcinck                0.313   M_counter_q[19]
                                                       Mcount_M_counter_q_cy<19>
                                                       M_counter_q_19
    -------------------------------------------------  ---------------------------
    Total                                      3.615ns (1.635ns logic, 1.980ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack:                  16.341ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_25 (FF)
  Destination:          M_counter_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.605ns (Levels of Logic = 6)
  Clock Path Skew:      -0.019ns (0.313 - 0.332)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_25 to M_counter_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y25.BQ       Tcko                  0.525   M_counter_q[25]
                                                       M_counter_q_25
    SLICE_X9Y19.D4       net (fanout=28)       1.082   M_counter_q[25]
    SLICE_X9Y19.D        Tilo                  0.259   M_counter_q<25>_inv
                                                       M_counter_q<25>_inv1_INV_0
    SLICE_X8Y19.AX       net (fanout=1)        0.886   M_counter_q<25>_inv
    SLICE_X8Y19.COUT     Taxcy                 0.259   M_counter_q[3]
                                                       Mcount_M_counter_q_cy<3>
    SLICE_X8Y20.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[3]
    SLICE_X8Y20.COUT     Tbyp                  0.093   M_counter_q[7]
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X8Y21.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X8Y21.COUT     Tbyp                  0.093   M_counter_q[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X8Y22.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X8Y22.COUT     Tbyp                  0.093   M_counter_q[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X8Y23.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X8Y23.CLK      Tcinck                0.303   M_counter_q[19]
                                                       Mcount_M_counter_q_cy<19>
                                                       M_counter_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.605ns (1.625ns logic, 1.980ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack:                  16.372ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_25 (FF)
  Destination:          M_counter_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.574ns (Levels of Logic = 6)
  Clock Path Skew:      -0.019ns (0.313 - 0.332)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_25 to M_counter_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y25.BQ       Tcko                  0.525   M_counter_q[25]
                                                       M_counter_q_25
    SLICE_X9Y19.D4       net (fanout=28)       1.082   M_counter_q[25]
    SLICE_X9Y19.D        Tilo                  0.259   M_counter_q<25>_inv
                                                       M_counter_q<25>_inv1_INV_0
    SLICE_X8Y19.AX       net (fanout=1)        0.886   M_counter_q<25>_inv
    SLICE_X8Y19.COUT     Taxcy                 0.259   M_counter_q[3]
                                                       Mcount_M_counter_q_cy<3>
    SLICE_X8Y20.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[3]
    SLICE_X8Y20.COUT     Tbyp                  0.093   M_counter_q[7]
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X8Y21.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X8Y21.COUT     Tbyp                  0.093   M_counter_q[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X8Y22.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X8Y22.COUT     Tbyp                  0.093   M_counter_q[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X8Y23.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X8Y23.CLK      Tcinck                0.272   M_counter_q[19]
                                                       Mcount_M_counter_q_cy<19>
                                                       M_counter_q_18
    -------------------------------------------------  ---------------------------
    Total                                      3.574ns (1.594ns logic, 1.980ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack:                  16.429ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_25 (FF)
  Destination:          M_counter_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.519ns (Levels of Logic = 5)
  Clock Path Skew:      -0.017ns (0.315 - 0.332)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_25 to M_counter_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y25.BQ       Tcko                  0.525   M_counter_q[25]
                                                       M_counter_q_25
    SLICE_X9Y19.D4       net (fanout=28)       1.082   M_counter_q[25]
    SLICE_X9Y19.D        Tilo                  0.259   M_counter_q<25>_inv
                                                       M_counter_q<25>_inv1_INV_0
    SLICE_X8Y19.AX       net (fanout=1)        0.886   M_counter_q<25>_inv
    SLICE_X8Y19.COUT     Taxcy                 0.259   M_counter_q[3]
                                                       Mcount_M_counter_q_cy<3>
    SLICE_X8Y20.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[3]
    SLICE_X8Y20.COUT     Tbyp                  0.093   M_counter_q[7]
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X8Y21.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X8Y21.COUT     Tbyp                  0.093   M_counter_q[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X8Y22.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X8Y22.CLK      Tcinck                0.313   M_counter_q[15]
                                                       Mcount_M_counter_q_cy<15>
                                                       M_counter_q_15
    -------------------------------------------------  ---------------------------
    Total                                      3.519ns (1.542ns logic, 1.977ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack:                  16.431ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_25 (FF)
  Destination:          M_counter_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.515ns (Levels of Logic = 6)
  Clock Path Skew:      -0.019ns (0.313 - 0.332)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_25 to M_counter_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y25.BQ       Tcko                  0.525   M_counter_q[25]
                                                       M_counter_q_25
    SLICE_X9Y19.D4       net (fanout=28)       1.082   M_counter_q[25]
    SLICE_X9Y19.D        Tilo                  0.259   M_counter_q<25>_inv
                                                       M_counter_q<25>_inv1_INV_0
    SLICE_X8Y19.AX       net (fanout=1)        0.886   M_counter_q<25>_inv
    SLICE_X8Y19.COUT     Taxcy                 0.259   M_counter_q[3]
                                                       Mcount_M_counter_q_cy<3>
    SLICE_X8Y20.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[3]
    SLICE_X8Y20.COUT     Tbyp                  0.093   M_counter_q[7]
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X8Y21.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X8Y21.COUT     Tbyp                  0.093   M_counter_q[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X8Y22.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X8Y22.COUT     Tbyp                  0.093   M_counter_q[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X8Y23.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X8Y23.CLK      Tcinck                0.213   M_counter_q[19]
                                                       Mcount_M_counter_q_cy<19>
                                                       M_counter_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.515ns (1.535ns logic, 1.980ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack:                  16.439ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_25 (FF)
  Destination:          M_counter_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.509ns (Levels of Logic = 5)
  Clock Path Skew:      -0.017ns (0.315 - 0.332)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_25 to M_counter_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y25.BQ       Tcko                  0.525   M_counter_q[25]
                                                       M_counter_q_25
    SLICE_X9Y19.D4       net (fanout=28)       1.082   M_counter_q[25]
    SLICE_X9Y19.D        Tilo                  0.259   M_counter_q<25>_inv
                                                       M_counter_q<25>_inv1_INV_0
    SLICE_X8Y19.AX       net (fanout=1)        0.886   M_counter_q<25>_inv
    SLICE_X8Y19.COUT     Taxcy                 0.259   M_counter_q[3]
                                                       Mcount_M_counter_q_cy<3>
    SLICE_X8Y20.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[3]
    SLICE_X8Y20.COUT     Tbyp                  0.093   M_counter_q[7]
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X8Y21.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X8Y21.COUT     Tbyp                  0.093   M_counter_q[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X8Y22.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X8Y22.CLK      Tcinck                0.303   M_counter_q[15]
                                                       Mcount_M_counter_q_cy<15>
                                                       M_counter_q_13
    -------------------------------------------------  ---------------------------
    Total                                      3.509ns (1.532ns logic, 1.977ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack:                  16.470ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_25 (FF)
  Destination:          M_counter_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.478ns (Levels of Logic = 5)
  Clock Path Skew:      -0.017ns (0.315 - 0.332)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_25 to M_counter_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y25.BQ       Tcko                  0.525   M_counter_q[25]
                                                       M_counter_q_25
    SLICE_X9Y19.D4       net (fanout=28)       1.082   M_counter_q[25]
    SLICE_X9Y19.D        Tilo                  0.259   M_counter_q<25>_inv
                                                       M_counter_q<25>_inv1_INV_0
    SLICE_X8Y19.AX       net (fanout=1)        0.886   M_counter_q<25>_inv
    SLICE_X8Y19.COUT     Taxcy                 0.259   M_counter_q[3]
                                                       Mcount_M_counter_q_cy<3>
    SLICE_X8Y20.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[3]
    SLICE_X8Y20.COUT     Tbyp                  0.093   M_counter_q[7]
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X8Y21.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X8Y21.COUT     Tbyp                  0.093   M_counter_q[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X8Y22.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X8Y22.CLK      Tcinck                0.272   M_counter_q[15]
                                                       Mcount_M_counter_q_cy<15>
                                                       M_counter_q_14
    -------------------------------------------------  ---------------------------
    Total                                      3.478ns (1.501ns logic, 1.977ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack:                  16.482ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_counter_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.377ns (Levels of Logic = 0)
  Clock Path Skew:      -0.106ns (0.619 - 0.725)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_counter_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y4.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y25.SR       net (fanout=8)        2.409   M_reset_cond_out
    SLICE_X8Y25.CLK      Tsrck                 0.450   M_counter_q[25]
                                                       M_counter_q_25
    -------------------------------------------------  ---------------------------
    Total                                      3.377ns (0.968ns logic, 2.409ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack:                  16.504ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_counter_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.355ns (Levels of Logic = 0)
  Clock Path Skew:      -0.106ns (0.619 - 0.725)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_counter_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y4.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y25.SR       net (fanout=8)        2.409   M_reset_cond_out
    SLICE_X8Y25.CLK      Tsrck                 0.428   M_counter_q[25]
                                                       M_counter_q_24
    -------------------------------------------------  ---------------------------
    Total                                      3.355ns (0.946ns logic, 2.409ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack:                  16.515ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.344ns (Levels of Logic = 0)
  Clock Path Skew:      -0.106ns (0.619 - 0.725)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y4.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X9Y25.SR       net (fanout=8)        2.409   M_reset_cond_out
    SLICE_X9Y25.CLK      Tsrck                 0.417   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.344ns (0.935ns logic, 2.409ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  16.519ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.340ns (Levels of Logic = 0)
  Clock Path Skew:      -0.106ns (0.619 - 0.725)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y4.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X9Y25.SR       net (fanout=8)        2.409   M_reset_cond_out
    SLICE_X9Y25.CLK      Tsrck                 0.413   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      3.340ns (0.931ns logic, 2.409ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack:                  16.522ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.337ns (Levels of Logic = 0)
  Clock Path Skew:      -0.106ns (0.619 - 0.725)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y4.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X9Y25.SR       net (fanout=8)        2.409   M_reset_cond_out
    SLICE_X9Y25.CLK      Tsrck                 0.410   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.337ns (0.928ns logic, 2.409ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack:                  16.527ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_25 (FF)
  Destination:          M_counter_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.423ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.317 - 0.332)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_25 to M_counter_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y25.BQ       Tcko                  0.525   M_counter_q[25]
                                                       M_counter_q_25
    SLICE_X9Y19.D4       net (fanout=28)       1.082   M_counter_q[25]
    SLICE_X9Y19.D        Tilo                  0.259   M_counter_q<25>_inv
                                                       M_counter_q<25>_inv1_INV_0
    SLICE_X8Y19.AX       net (fanout=1)        0.886   M_counter_q<25>_inv
    SLICE_X8Y19.COUT     Taxcy                 0.259   M_counter_q[3]
                                                       Mcount_M_counter_q_cy<3>
    SLICE_X8Y20.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[3]
    SLICE_X8Y20.COUT     Tbyp                  0.093   M_counter_q[7]
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X8Y21.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X8Y21.CLK      Tcinck                0.313   M_counter_q[11]
                                                       Mcount_M_counter_q_cy<11>
                                                       M_counter_q_11
    -------------------------------------------------  ---------------------------
    Total                                      3.423ns (1.449ns logic, 1.974ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack:                  16.529ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_25 (FF)
  Destination:          M_counter_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.419ns (Levels of Logic = 5)
  Clock Path Skew:      -0.017ns (0.315 - 0.332)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_25 to M_counter_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y25.BQ       Tcko                  0.525   M_counter_q[25]
                                                       M_counter_q_25
    SLICE_X9Y19.D4       net (fanout=28)       1.082   M_counter_q[25]
    SLICE_X9Y19.D        Tilo                  0.259   M_counter_q<25>_inv
                                                       M_counter_q<25>_inv1_INV_0
    SLICE_X8Y19.AX       net (fanout=1)        0.886   M_counter_q<25>_inv
    SLICE_X8Y19.COUT     Taxcy                 0.259   M_counter_q[3]
                                                       Mcount_M_counter_q_cy<3>
    SLICE_X8Y20.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[3]
    SLICE_X8Y20.COUT     Tbyp                  0.093   M_counter_q[7]
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X8Y21.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X8Y21.COUT     Tbyp                  0.093   M_counter_q[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X8Y22.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X8Y22.CLK      Tcinck                0.213   M_counter_q[15]
                                                       Mcount_M_counter_q_cy<15>
                                                       M_counter_q_12
    -------------------------------------------------  ---------------------------
    Total                                      3.419ns (1.442ns logic, 1.977ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack:                  16.537ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_25 (FF)
  Destination:          M_counter_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.413ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.317 - 0.332)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_25 to M_counter_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y25.BQ       Tcko                  0.525   M_counter_q[25]
                                                       M_counter_q_25
    SLICE_X9Y19.D4       net (fanout=28)       1.082   M_counter_q[25]
    SLICE_X9Y19.D        Tilo                  0.259   M_counter_q<25>_inv
                                                       M_counter_q<25>_inv1_INV_0
    SLICE_X8Y19.AX       net (fanout=1)        0.886   M_counter_q<25>_inv
    SLICE_X8Y19.COUT     Taxcy                 0.259   M_counter_q[3]
                                                       Mcount_M_counter_q_cy<3>
    SLICE_X8Y20.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[3]
    SLICE_X8Y20.COUT     Tbyp                  0.093   M_counter_q[7]
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X8Y21.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X8Y21.CLK      Tcinck                0.303   M_counter_q[11]
                                                       Mcount_M_counter_q_cy<11>
                                                       M_counter_q_9
    -------------------------------------------------  ---------------------------
    Total                                      3.413ns (1.439ns logic, 1.974ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack:                  16.550ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_counter_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.309ns (Levels of Logic = 0)
  Clock Path Skew:      -0.106ns (0.619 - 0.725)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_counter_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y4.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y22.SR       net (fanout=8)        2.321   M_reset_cond_out
    SLICE_X8Y22.CLK      Tsrck                 0.470   M_counter_q[15]
                                                       M_counter_q_15
    -------------------------------------------------  ---------------------------
    Total                                      3.309ns (0.988ns logic, 2.321ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack:                  16.559ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_counter_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.300ns (Levels of Logic = 0)
  Clock Path Skew:      -0.106ns (0.619 - 0.725)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_counter_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y4.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y22.SR       net (fanout=8)        2.321   M_reset_cond_out
    SLICE_X8Y22.CLK      Tsrck                 0.461   M_counter_q[15]
                                                       M_counter_q_14
    -------------------------------------------------  ---------------------------
    Total                                      3.300ns (0.979ns logic, 2.321ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack:                  16.568ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_25 (FF)
  Destination:          M_counter_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.382ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.317 - 0.332)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_25 to M_counter_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y25.BQ       Tcko                  0.525   M_counter_q[25]
                                                       M_counter_q_25
    SLICE_X9Y19.D4       net (fanout=28)       1.082   M_counter_q[25]
    SLICE_X9Y19.D        Tilo                  0.259   M_counter_q<25>_inv
                                                       M_counter_q<25>_inv1_INV_0
    SLICE_X8Y19.AX       net (fanout=1)        0.886   M_counter_q<25>_inv
    SLICE_X8Y19.COUT     Taxcy                 0.259   M_counter_q[3]
                                                       Mcount_M_counter_q_cy<3>
    SLICE_X8Y20.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[3]
    SLICE_X8Y20.COUT     Tbyp                  0.093   M_counter_q[7]
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X8Y21.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X8Y21.CLK      Tcinck                0.272   M_counter_q[11]
                                                       Mcount_M_counter_q_cy<11>
                                                       M_counter_q_10
    -------------------------------------------------  ---------------------------
    Total                                      3.382ns (1.408ns logic, 1.974ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack:                  16.570ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_counter_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.289ns (Levels of Logic = 0)
  Clock Path Skew:      -0.106ns (0.619 - 0.725)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_counter_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y4.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y22.SR       net (fanout=8)        2.321   M_reset_cond_out
    SLICE_X8Y22.CLK      Tsrck                 0.450   M_counter_q[15]
                                                       M_counter_q_13
    -------------------------------------------------  ---------------------------
    Total                                      3.289ns (0.968ns logic, 2.321ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack:                  16.592ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_counter_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.267ns (Levels of Logic = 0)
  Clock Path Skew:      -0.106ns (0.619 - 0.725)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_counter_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y4.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y22.SR       net (fanout=8)        2.321   M_reset_cond_out
    SLICE_X8Y22.CLK      Tsrck                 0.428   M_counter_q[15]
                                                       M_counter_q_12
    -------------------------------------------------  ---------------------------
    Total                                      3.267ns (0.946ns logic, 2.321ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack:                  16.626ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_25 (FF)
  Destination:          M_counter_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.327ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.320 - 0.332)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_25 to M_counter_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y25.BQ       Tcko                  0.525   M_counter_q[25]
                                                       M_counter_q_25
    SLICE_X9Y19.D4       net (fanout=28)       1.082   M_counter_q[25]
    SLICE_X9Y19.D        Tilo                  0.259   M_counter_q<25>_inv
                                                       M_counter_q<25>_inv1_INV_0
    SLICE_X8Y19.AX       net (fanout=1)        0.886   M_counter_q<25>_inv
    SLICE_X8Y19.COUT     Taxcy                 0.259   M_counter_q[3]
                                                       Mcount_M_counter_q_cy<3>
    SLICE_X8Y20.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[3]
    SLICE_X8Y20.CLK      Tcinck                0.313   M_counter_q[7]
                                                       Mcount_M_counter_q_cy<7>
                                                       M_counter_q_7
    -------------------------------------------------  ---------------------------
    Total                                      3.327ns (1.356ns logic, 1.971ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack:                  16.627ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_25 (FF)
  Destination:          M_counter_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.323ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.317 - 0.332)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_25 to M_counter_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y25.BQ       Tcko                  0.525   M_counter_q[25]
                                                       M_counter_q_25
    SLICE_X9Y19.D4       net (fanout=28)       1.082   M_counter_q[25]
    SLICE_X9Y19.D        Tilo                  0.259   M_counter_q<25>_inv
                                                       M_counter_q<25>_inv1_INV_0
    SLICE_X8Y19.AX       net (fanout=1)        0.886   M_counter_q<25>_inv
    SLICE_X8Y19.COUT     Taxcy                 0.259   M_counter_q[3]
                                                       Mcount_M_counter_q_cy<3>
    SLICE_X8Y20.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[3]
    SLICE_X8Y20.COUT     Tbyp                  0.093   M_counter_q[7]
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X8Y21.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X8Y21.CLK      Tcinck                0.213   M_counter_q[11]
                                                       Mcount_M_counter_q_cy<11>
                                                       M_counter_q_8
    -------------------------------------------------  ---------------------------
    Total                                      3.323ns (1.349ns logic, 1.974ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack:                  16.636ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_25 (FF)
  Destination:          M_counter_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.317ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.320 - 0.332)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_25 to M_counter_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y25.BQ       Tcko                  0.525   M_counter_q[25]
                                                       M_counter_q_25
    SLICE_X9Y19.D4       net (fanout=28)       1.082   M_counter_q[25]
    SLICE_X9Y19.D        Tilo                  0.259   M_counter_q<25>_inv
                                                       M_counter_q<25>_inv1_INV_0
    SLICE_X8Y19.AX       net (fanout=1)        0.886   M_counter_q<25>_inv
    SLICE_X8Y19.COUT     Taxcy                 0.259   M_counter_q[3]
                                                       Mcount_M_counter_q_cy<3>
    SLICE_X8Y20.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[3]
    SLICE_X8Y20.CLK      Tcinck                0.303   M_counter_q[7]
                                                       Mcount_M_counter_q_cy<7>
                                                       M_counter_q_5
    -------------------------------------------------  ---------------------------
    Total                                      3.317ns (1.346ns logic, 1.971ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack:                  16.658ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_counter_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.199ns (Levels of Logic = 0)
  Clock Path Skew:      -0.108ns (0.617 - 0.725)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_counter_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y4.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y24.SR       net (fanout=8)        2.211   M_reset_cond_out
    SLICE_X8Y24.CLK      Tsrck                 0.470   M_counter_q[23]
                                                       M_counter_q_23
    -------------------------------------------------  ---------------------------
    Total                                      3.199ns (0.988ns logic, 2.211ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[3]/CLK
  Logical resource: M_counter_q_0/CK
  Location pin: SLICE_X8Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[3]/CLK
  Logical resource: M_counter_q_1/CK
  Location pin: SLICE_X8Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[3]/CLK
  Logical resource: M_counter_q_2/CK
  Location pin: SLICE_X8Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[3]/CLK
  Logical resource: M_counter_q_3/CK
  Location pin: SLICE_X8Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[7]/CLK
  Logical resource: M_counter_q_4/CK
  Location pin: SLICE_X8Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[7]/CLK
  Logical resource: M_counter_q_5/CK
  Location pin: SLICE_X8Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[7]/CLK
  Logical resource: M_counter_q_6/CK
  Location pin: SLICE_X8Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[7]/CLK
  Logical resource: M_counter_q_7/CK
  Location pin: SLICE_X8Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[11]/CLK
  Logical resource: M_counter_q_8/CK
  Location pin: SLICE_X8Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[11]/CLK
  Logical resource: M_counter_q_9/CK
  Location pin: SLICE_X8Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[11]/CLK
  Logical resource: M_counter_q_10/CK
  Location pin: SLICE_X8Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[11]/CLK
  Logical resource: M_counter_q_11/CK
  Location pin: SLICE_X8Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[15]/CLK
  Logical resource: M_counter_q_12/CK
  Location pin: SLICE_X8Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[15]/CLK
  Logical resource: M_counter_q_13/CK
  Location pin: SLICE_X8Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[15]/CLK
  Logical resource: M_counter_q_14/CK
  Location pin: SLICE_X8Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[15]/CLK
  Logical resource: M_counter_q_15/CK
  Location pin: SLICE_X8Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[19]/CLK
  Logical resource: M_counter_q_16/CK
  Location pin: SLICE_X8Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[19]/CLK
  Logical resource: M_counter_q_17/CK
  Location pin: SLICE_X8Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[19]/CLK
  Logical resource: M_counter_q_18/CK
  Location pin: SLICE_X8Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[19]/CLK
  Logical resource: M_counter_q_19/CK
  Location pin: SLICE_X8Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[23]/CLK
  Logical resource: M_counter_q_20/CK
  Location pin: SLICE_X8Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[23]/CLK
  Logical resource: M_counter_q_21/CK
  Location pin: SLICE_X8Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[23]/CLK
  Logical resource: M_counter_q_22/CK
  Location pin: SLICE_X8Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[23]/CLK
  Logical resource: M_counter_q_23/CK
  Location pin: SLICE_X8Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[25]/CLK
  Logical resource: M_counter_q_24/CK
  Location pin: SLICE_X8Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[25]/CLK
  Logical resource: M_counter_q_25/CK
  Location pin: SLICE_X8Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_3/CK
  Location pin: SLICE_X1Y4.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.235ns (Trpw)
  Physical resource: reset_cond/M_stage_q[2]/SR
  Logical resource: reset_cond/M_stage_q_3/SR
  Location pin: SLICE_X1Y4.SR
  Clock network: M_reset_cond_in
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X1Y4.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.911|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 767 paths, 0 nets, and 85 connections

Design statistics:
   Minimum period:   3.911ns{1}   (Maximum frequency: 255.689MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Oct 02 14:05:03 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 213 MB



