Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat May 18 17:09:40 2024
| Host         : DESKTOP-8OALKSO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Clock_timing_summary_routed.rpt -pb Clock_timing_summary_routed.pb -rpx Clock_timing_summary_routed.rpx -warn_on_violation
| Design       : Clock
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 22 register/latch pins with no clock driven by root clock pin: Button_frequency/clk_out_reg/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: Frequency_Regulator/clk_out_reg/Q (HIGH)

 There are 177 register/latch pins with no clock driven by root clock pin: Segment_frequency/clk_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 389 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.631        0.000                      0                   64        0.302        0.000                      0                   64        4.500        0.000                       0                    65  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.631        0.000                      0                   64        0.302        0.000                      0                   64        4.500        0.000                       0                    65  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.631ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.302ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.631ns  (required time - arrival time)
  Source:                 Frequency_Regulator/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Frequency_Regulator/count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.368ns  (logic 2.424ns (55.490%)  route 1.944ns (44.510%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.635     5.156    Frequency_Regulator/CLK
    SLICE_X60Y9          FDCE                                         r  Frequency_Regulator/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y9          FDCE (Prop_fdce_C_Q)         0.478     5.634 r  Frequency_Regulator/count_reg[1]/Q
                         net (fo=2, routed)           0.986     6.620    Frequency_Regulator/count_reg_n_0_[1]
    SLICE_X61Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     7.447 r  Frequency_Regulator/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.447    Frequency_Regulator/count0_carry_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.561 r  Frequency_Regulator/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.561    Frequency_Regulator/count0_carry__0_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.675 r  Frequency_Regulator/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.675    Frequency_Regulator/count0_carry__1_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.789 r  Frequency_Regulator/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.789    Frequency_Regulator/count0_carry__2_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.903 r  Frequency_Regulator/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.903    Frequency_Regulator/count0_carry__3_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.017 r  Frequency_Regulator/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.017    Frequency_Regulator/count0_carry__4_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.239 r  Frequency_Regulator/count0_carry__5/O[0]
                         net (fo=1, routed)           0.959     9.198    Frequency_Regulator/data0[25]
    SLICE_X62Y12         LUT2 (Prop_lut2_I1_O)        0.327     9.525 r  Frequency_Regulator/count[25]_i_1/O
                         net (fo=1, routed)           0.000     9.525    Frequency_Regulator/count[25]
    SLICE_X62Y12         FDCE                                         r  Frequency_Regulator/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.515    14.856    Frequency_Regulator/CLK
    SLICE_X62Y12         FDCE                                         r  Frequency_Regulator/count_reg[25]/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X62Y12         FDCE (Setup_fdce_C_D)        0.075    15.156    Frequency_Regulator/count_reg[25]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                          -9.525    
  -------------------------------------------------------------------
                         slack                                  5.631    

Slack (MET) :             5.757ns  (required time - arrival time)
  Source:                 Frequency_Regulator/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Frequency_Regulator/count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.242ns  (logic 2.310ns (54.452%)  route 1.932ns (45.548%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.635     5.156    Frequency_Regulator/CLK
    SLICE_X60Y9          FDCE                                         r  Frequency_Regulator/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y9          FDCE (Prop_fdce_C_Q)         0.478     5.634 r  Frequency_Regulator/count_reg[1]/Q
                         net (fo=2, routed)           0.986     6.620    Frequency_Regulator/count_reg_n_0_[1]
    SLICE_X61Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     7.447 r  Frequency_Regulator/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.447    Frequency_Regulator/count0_carry_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.561 r  Frequency_Regulator/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.561    Frequency_Regulator/count0_carry__0_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.675 r  Frequency_Regulator/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.675    Frequency_Regulator/count0_carry__1_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.789 r  Frequency_Regulator/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.789    Frequency_Regulator/count0_carry__2_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.903 r  Frequency_Regulator/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.903    Frequency_Regulator/count0_carry__3_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.125 r  Frequency_Regulator/count0_carry__4/O[0]
                         net (fo=1, routed)           0.947     9.072    Frequency_Regulator/data0[21]
    SLICE_X62Y12         LUT2 (Prop_lut2_I1_O)        0.327     9.399 r  Frequency_Regulator/count[21]_i_1/O
                         net (fo=1, routed)           0.000     9.399    Frequency_Regulator/count[21]
    SLICE_X62Y12         FDCE                                         r  Frequency_Regulator/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.515    14.856    Frequency_Regulator/CLK
    SLICE_X62Y12         FDCE                                         r  Frequency_Regulator/count_reg[21]/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X62Y12         FDCE (Setup_fdce_C_D)        0.075    15.156    Frequency_Regulator/count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                          -9.399    
  -------------------------------------------------------------------
                         slack                                  5.757    

Slack (MET) :             5.864ns  (required time - arrival time)
  Source:                 Frequency_Regulator/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Frequency_Regulator/count_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.191ns  (logic 2.408ns (57.454%)  route 1.783ns (42.546%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.635     5.156    Frequency_Regulator/CLK
    SLICE_X60Y9          FDCE                                         r  Frequency_Regulator/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y9          FDCE (Prop_fdce_C_Q)         0.478     5.634 r  Frequency_Regulator/count_reg[1]/Q
                         net (fo=2, routed)           0.986     6.620    Frequency_Regulator/count_reg_n_0_[1]
    SLICE_X61Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     7.447 r  Frequency_Regulator/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.447    Frequency_Regulator/count0_carry_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.561 r  Frequency_Regulator/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.561    Frequency_Regulator/count0_carry__0_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.675 r  Frequency_Regulator/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.675    Frequency_Regulator/count0_carry__1_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.789 r  Frequency_Regulator/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.789    Frequency_Regulator/count0_carry__2_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.903 r  Frequency_Regulator/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.903    Frequency_Regulator/count0_carry__3_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.216 r  Frequency_Regulator/count0_carry__4/O[3]
                         net (fo=1, routed)           0.798     9.013    Frequency_Regulator/data0[24]
    SLICE_X60Y12         LUT2 (Prop_lut2_I1_O)        0.334     9.347 r  Frequency_Regulator/count[24]_i_1/O
                         net (fo=1, routed)           0.000     9.347    Frequency_Regulator/count[24]
    SLICE_X60Y12         FDCE                                         r  Frequency_Regulator/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.514    14.855    Frequency_Regulator/CLK
    SLICE_X60Y12         FDCE                                         r  Frequency_Regulator/count_reg[24]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X60Y12         FDCE (Setup_fdce_C_D)        0.118    15.212    Frequency_Regulator/count_reg[24]
  -------------------------------------------------------------------
                         required time                         15.212    
                         arrival time                          -9.347    
  -------------------------------------------------------------------
                         slack                                  5.864    

Slack (MET) :             5.919ns  (required time - arrival time)
  Source:                 Frequency_Regulator/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Frequency_Regulator/count_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.080ns  (logic 2.427ns (59.479%)  route 1.653ns (40.520%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.635     5.156    Frequency_Regulator/CLK
    SLICE_X60Y9          FDCE                                         r  Frequency_Regulator/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y9          FDCE (Prop_fdce_C_Q)         0.478     5.634 r  Frequency_Regulator/count_reg[1]/Q
                         net (fo=2, routed)           0.986     6.620    Frequency_Regulator/count_reg_n_0_[1]
    SLICE_X61Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     7.447 r  Frequency_Regulator/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.447    Frequency_Regulator/count0_carry_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.561 r  Frequency_Regulator/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.561    Frequency_Regulator/count0_carry__0_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.675 r  Frequency_Regulator/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.675    Frequency_Regulator/count0_carry__1_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.789 r  Frequency_Regulator/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.789    Frequency_Regulator/count0_carry__2_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.903 r  Frequency_Regulator/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.903    Frequency_Regulator/count0_carry__3_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.237 r  Frequency_Regulator/count0_carry__4/O[1]
                         net (fo=1, routed)           0.668     8.905    Frequency_Regulator/data0[22]
    SLICE_X62Y12         LUT2 (Prop_lut2_I1_O)        0.332     9.237 r  Frequency_Regulator/count[22]_i_1/O
                         net (fo=1, routed)           0.000     9.237    Frequency_Regulator/count[22]
    SLICE_X62Y12         FDCE                                         r  Frequency_Regulator/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.515    14.856    Frequency_Regulator/CLK
    SLICE_X62Y12         FDCE                                         r  Frequency_Regulator/count_reg[22]/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X62Y12         FDCE (Setup_fdce_C_D)        0.075    15.156    Frequency_Regulator/count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                          -9.237    
  -------------------------------------------------------------------
                         slack                                  5.919    

Slack (MET) :             5.994ns  (required time - arrival time)
  Source:                 Frequency_Regulator/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Frequency_Regulator/count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.962ns  (logic 2.168ns (54.720%)  route 1.794ns (45.280%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.635     5.156    Frequency_Regulator/CLK
    SLICE_X60Y9          FDCE                                         r  Frequency_Regulator/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y9          FDCE (Prop_fdce_C_Q)         0.478     5.634 r  Frequency_Regulator/count_reg[1]/Q
                         net (fo=2, routed)           0.986     6.620    Frequency_Regulator/count_reg_n_0_[1]
    SLICE_X61Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     7.447 r  Frequency_Regulator/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.447    Frequency_Regulator/count0_carry_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.561 r  Frequency_Regulator/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.561    Frequency_Regulator/count0_carry__0_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.675 r  Frequency_Regulator/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.675    Frequency_Regulator/count0_carry__1_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.789 r  Frequency_Regulator/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.789    Frequency_Regulator/count0_carry__2_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.011 r  Frequency_Regulator/count0_carry__3/O[0]
                         net (fo=1, routed)           0.808     8.819    Frequency_Regulator/data0[17]
    SLICE_X62Y12         LUT2 (Prop_lut2_I1_O)        0.299     9.118 r  Frequency_Regulator/count[17]_i_1/O
                         net (fo=1, routed)           0.000     9.118    Frequency_Regulator/count[17]
    SLICE_X62Y12         FDCE                                         r  Frequency_Regulator/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.515    14.856    Frequency_Regulator/CLK
    SLICE_X62Y12         FDCE                                         r  Frequency_Regulator/count_reg[17]/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X62Y12         FDCE (Setup_fdce_C_D)        0.031    15.112    Frequency_Regulator/count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                          -9.118    
  -------------------------------------------------------------------
                         slack                                  5.994    

Slack (MET) :             6.016ns  (required time - arrival time)
  Source:                 Segment_frequency/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Segment_frequency/count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.000ns  (logic 2.047ns (51.175%)  route 1.953ns (48.825%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.565     5.086    Segment_frequency/CLK
    SLICE_X37Y46         FDCE                                         r  Segment_frequency/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDCE (Prop_fdce_C_Q)         0.419     5.505 r  Segment_frequency/count_reg[1]/Q
                         net (fo=2, routed)           0.985     6.490    Segment_frequency/count_reg_n_0_[1]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.321 r  Segment_frequency/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.321    Segment_frequency/count0_carry_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.435 r  Segment_frequency/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.435    Segment_frequency/count0_carry__0_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.549 r  Segment_frequency/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.549    Segment_frequency/count0_carry__1_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.788 r  Segment_frequency/count0_carry__2/O[2]
                         net (fo=1, routed)           0.968     8.756    Segment_frequency/count0_carry__2_n_5
    SLICE_X37Y47         LUT2 (Prop_lut2_I1_O)        0.330     9.086 r  Segment_frequency/count[15]_i_1__0/O
                         net (fo=1, routed)           0.000     9.086    Segment_frequency/count[15]
    SLICE_X37Y47         FDCE                                         r  Segment_frequency/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.446    14.787    Segment_frequency/CLK
    SLICE_X37Y47         FDCE                                         r  Segment_frequency/count_reg[15]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X37Y47         FDCE (Setup_fdce_C_D)        0.075    15.102    Segment_frequency/count_reg[15]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                          -9.086    
  -------------------------------------------------------------------
                         slack                                  6.016    

Slack (MET) :             6.021ns  (required time - arrival time)
  Source:                 Frequency_Regulator/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Frequency_Regulator/count_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.035ns  (logic 2.310ns (57.243%)  route 1.725ns (42.757%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.635     5.156    Frequency_Regulator/CLK
    SLICE_X60Y9          FDCE                                         r  Frequency_Regulator/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y9          FDCE (Prop_fdce_C_Q)         0.478     5.634 r  Frequency_Regulator/count_reg[1]/Q
                         net (fo=2, routed)           0.986     6.620    Frequency_Regulator/count_reg_n_0_[1]
    SLICE_X61Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     7.447 r  Frequency_Regulator/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.447    Frequency_Regulator/count0_carry_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.561 r  Frequency_Regulator/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.561    Frequency_Regulator/count0_carry__0_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.675 r  Frequency_Regulator/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.675    Frequency_Regulator/count0_carry__1_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.789 r  Frequency_Regulator/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.789    Frequency_Regulator/count0_carry__2_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.123 r  Frequency_Regulator/count0_carry__3/O[1]
                         net (fo=1, routed)           0.740     8.863    Frequency_Regulator/data0[18]
    SLICE_X60Y11         LUT2 (Prop_lut2_I1_O)        0.329     9.192 r  Frequency_Regulator/count[18]_i_1/O
                         net (fo=1, routed)           0.000     9.192    Frequency_Regulator/count[18]
    SLICE_X60Y11         FDCE                                         r  Frequency_Regulator/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.515    14.856    Frequency_Regulator/CLK
    SLICE_X60Y11         FDCE                                         r  Frequency_Regulator/count_reg[18]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X60Y11         FDCE (Setup_fdce_C_D)        0.118    15.213    Frequency_Regulator/count_reg[18]
  -------------------------------------------------------------------
                         required time                         15.213    
                         arrival time                          -9.192    
  -------------------------------------------------------------------
                         slack                                  6.021    

Slack (MET) :             6.034ns  (required time - arrival time)
  Source:                 Frequency_Regulator/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Frequency_Regulator/count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.981ns  (logic 2.170ns (54.515%)  route 1.811ns (45.485%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.635     5.156    Frequency_Regulator/CLK
    SLICE_X60Y9          FDCE                                         r  Frequency_Regulator/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y9          FDCE (Prop_fdce_C_Q)         0.478     5.634 r  Frequency_Regulator/count_reg[1]/Q
                         net (fo=2, routed)           0.986     6.620    Frequency_Regulator/count_reg_n_0_[1]
    SLICE_X61Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     7.447 r  Frequency_Regulator/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.447    Frequency_Regulator/count0_carry_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.561 r  Frequency_Regulator/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.561    Frequency_Regulator/count0_carry__0_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.675 r  Frequency_Regulator/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.675    Frequency_Regulator/count0_carry__1_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.009 r  Frequency_Regulator/count0_carry__2/O[1]
                         net (fo=1, routed)           0.825     8.834    Frequency_Regulator/data0[14]
    SLICE_X60Y12         LUT2 (Prop_lut2_I1_O)        0.303     9.137 r  Frequency_Regulator/count[14]_i_1/O
                         net (fo=1, routed)           0.000     9.137    Frequency_Regulator/count[14]
    SLICE_X60Y12         FDCE                                         r  Frequency_Regulator/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.514    14.855    Frequency_Regulator/CLK
    SLICE_X60Y12         FDCE                                         r  Frequency_Regulator/count_reg[14]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X60Y12         FDCE (Setup_fdce_C_D)        0.077    15.171    Frequency_Regulator/count_reg[14]
  -------------------------------------------------------------------
                         required time                         15.171    
                         arrival time                          -9.137    
  -------------------------------------------------------------------
                         slack                                  6.034    

Slack (MET) :             6.109ns  (required time - arrival time)
  Source:                 Frequency_Regulator/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Frequency_Regulator/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.911ns  (logic 1.960ns (50.118%)  route 1.951ns (49.882%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.635     5.156    Frequency_Regulator/CLK
    SLICE_X60Y9          FDCE                                         r  Frequency_Regulator/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y9          FDCE (Prop_fdce_C_Q)         0.478     5.634 r  Frequency_Regulator/count_reg[1]/Q
                         net (fo=2, routed)           0.986     6.620    Frequency_Regulator/count_reg_n_0_[1]
    SLICE_X61Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     7.447 r  Frequency_Regulator/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.447    Frequency_Regulator/count0_carry_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.561 r  Frequency_Regulator/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.561    Frequency_Regulator/count0_carry__0_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.800 r  Frequency_Regulator/count0_carry__1/O[2]
                         net (fo=1, routed)           0.965     8.765    Frequency_Regulator/data0[11]
    SLICE_X60Y11         LUT2 (Prop_lut2_I1_O)        0.302     9.067 r  Frequency_Regulator/count[11]_i_1/O
                         net (fo=1, routed)           0.000     9.067    Frequency_Regulator/count[11]
    SLICE_X60Y11         FDCE                                         r  Frequency_Regulator/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.515    14.856    Frequency_Regulator/CLK
    SLICE_X60Y11         FDCE                                         r  Frequency_Regulator/count_reg[11]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X60Y11         FDCE (Setup_fdce_C_D)        0.081    15.176    Frequency_Regulator/count_reg[11]
  -------------------------------------------------------------------
                         required time                         15.176    
                         arrival time                          -9.067    
  -------------------------------------------------------------------
                         slack                                  6.109    

Slack (MET) :             6.112ns  (required time - arrival time)
  Source:                 Frequency_Regulator/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Frequency_Regulator/count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.842ns  (logic 2.038ns (53.040%)  route 1.804ns (46.960%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.635     5.156    Frequency_Regulator/CLK
    SLICE_X60Y9          FDCE                                         r  Frequency_Regulator/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y9          FDCE (Prop_fdce_C_Q)         0.478     5.634 r  Frequency_Regulator/count_reg[1]/Q
                         net (fo=2, routed)           0.986     6.620    Frequency_Regulator/count_reg_n_0_[1]
    SLICE_X61Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     7.447 r  Frequency_Regulator/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.447    Frequency_Regulator/count0_carry_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.561 r  Frequency_Regulator/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.561    Frequency_Regulator/count0_carry__0_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.874 r  Frequency_Regulator/count0_carry__1/O[3]
                         net (fo=1, routed)           0.819     8.693    Frequency_Regulator/data0[12]
    SLICE_X62Y11         LUT2 (Prop_lut2_I1_O)        0.306     8.999 r  Frequency_Regulator/count[12]_i_1/O
                         net (fo=1, routed)           0.000     8.999    Frequency_Regulator/count[12]
    SLICE_X62Y11         FDCE                                         r  Frequency_Regulator/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.516    14.857    Frequency_Regulator/CLK
    SLICE_X62Y11         FDCE                                         r  Frequency_Regulator/count_reg[12]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X62Y11         FDCE (Setup_fdce_C_D)        0.029    15.111    Frequency_Regulator/count_reg[12]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                          -8.999    
  -------------------------------------------------------------------
                         slack                                  6.112    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 Frequency_Regulator/clk_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Frequency_Regulator/clk_out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.209ns (49.506%)  route 0.213ns (50.494%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.593     1.476    Frequency_Regulator/CLK
    SLICE_X60Y9          FDCE                                         r  Frequency_Regulator/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y9          FDCE (Prop_fdce_C_Q)         0.164     1.640 r  Frequency_Regulator/clk_out_reg/Q
                         net (fo=28, routed)          0.213     1.853    Frequency_Regulator/clk_out
    SLICE_X60Y9          LUT2 (Prop_lut2_I1_O)        0.045     1.898 r  Frequency_Regulator/clk_out_i_1/O
                         net (fo=1, routed)           0.000     1.898    Frequency_Regulator/clk_out_i_1_n_0
    SLICE_X60Y9          FDCE                                         r  Frequency_Regulator/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.863     1.990    Frequency_Regulator/CLK
    SLICE_X60Y9          FDCE                                         r  Frequency_Regulator/clk_out_reg/C
                         clock pessimism             -0.514     1.476    
    SLICE_X60Y9          FDCE (Hold_fdce_C_D)         0.120     1.596    Frequency_Regulator/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 Button_frequency/clk_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Button_frequency/clk_out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.209ns (48.189%)  route 0.225ns (51.811%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.565     1.448    Button_frequency/CLK
    SLICE_X54Y9          FDCE                                         r  Button_frequency/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y9          FDCE (Prop_fdce_C_Q)         0.164     1.612 r  Button_frequency/clk_out_reg/Q
                         net (fo=23, routed)          0.225     1.837    Button_frequency/clk_buttons
    SLICE_X54Y9          LUT2 (Prop_lut2_I1_O)        0.045     1.882 r  Button_frequency/clk_out_i_1__1/O
                         net (fo=1, routed)           0.000     1.882    Button_frequency/clk_out_i_1__1_n_0
    SLICE_X54Y9          FDCE                                         r  Button_frequency/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.836     1.963    Button_frequency/CLK
    SLICE_X54Y9          FDCE                                         r  Button_frequency/clk_out_reg/C
                         clock pessimism             -0.515     1.448    
    SLICE_X54Y9          FDCE (Hold_fdce_C_D)         0.120     1.568    Button_frequency/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 Frequency_Regulator/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Frequency_Regulator/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.209ns (45.991%)  route 0.245ns (54.009%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.592     1.475    Frequency_Regulator/CLK
    SLICE_X60Y10         FDCE                                         r  Frequency_Regulator/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y10         FDCE (Prop_fdce_C_Q)         0.164     1.639 f  Frequency_Regulator/count_reg[0]/Q
                         net (fo=3, routed)           0.245     1.885    Frequency_Regulator/count_reg_n_0_[0]
    SLICE_X60Y10         LUT1 (Prop_lut1_I0_O)        0.045     1.930 r  Frequency_Regulator/count[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.930    Frequency_Regulator/count[0]
    SLICE_X60Y10         FDCE                                         r  Frequency_Regulator/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.862     1.989    Frequency_Regulator/CLK
    SLICE_X60Y10         FDCE                                         r  Frequency_Regulator/count_reg[0]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X60Y10         FDCE (Hold_fdce_C_D)         0.121     1.596    Frequency_Regulator/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 Segment_frequency/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Segment_frequency/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.186ns (43.313%)  route 0.243ns (56.687%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.563     1.446    Segment_frequency/CLK
    SLICE_X37Y46         FDCE                                         r  Segment_frequency/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDCE (Prop_fdce_C_Q)         0.141     1.587 f  Segment_frequency/count_reg[0]/Q
                         net (fo=3, routed)           0.243     1.831    Segment_frequency/count_reg_n_0_[0]
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.876 r  Segment_frequency/count[0]_i_1__6/O
                         net (fo=1, routed)           0.000     1.876    Segment_frequency/count[0]
    SLICE_X37Y46         FDCE                                         r  Segment_frequency/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.832     1.959    Segment_frequency/CLK
    SLICE_X37Y46         FDCE                                         r  Segment_frequency/count_reg[0]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y46         FDCE (Hold_fdce_C_D)         0.092     1.538    Segment_frequency/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 Segment_frequency/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Segment_frequency/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.234ns (44.882%)  route 0.287ns (55.118%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.563     1.446    Segment_frequency/CLK
    SLICE_X37Y44         FDCE                                         r  Segment_frequency/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  Segment_frequency/count_reg[4]/Q
                         net (fo=2, routed)           0.116     1.703    Segment_frequency/count_reg_n_0_[4]
    SLICE_X37Y45         LUT6 (Prop_lut6_I3_O)        0.045     1.748 r  Segment_frequency/count[17]_i_2/O
                         net (fo=18, routed)          0.171     1.919    Segment_frequency/count[17]_i_2_n_0
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.048     1.967 r  Segment_frequency/count[1]_i_1__6/O
                         net (fo=1, routed)           0.000     1.967    Segment_frequency/count[1]
    SLICE_X37Y46         FDCE                                         r  Segment_frequency/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.832     1.959    Segment_frequency/CLK
    SLICE_X37Y46         FDCE                                         r  Segment_frequency/count_reg[1]/C
                         clock pessimism             -0.497     1.462    
    SLICE_X37Y46         FDCE (Hold_fdce_C_D)         0.107     1.569    Segment_frequency/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 Segment_frequency/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Segment_frequency/clk_out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.231ns (44.563%)  route 0.287ns (55.437%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.563     1.446    Segment_frequency/CLK
    SLICE_X37Y44         FDCE                                         r  Segment_frequency/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  Segment_frequency/count_reg[4]/Q
                         net (fo=2, routed)           0.116     1.703    Segment_frequency/count_reg_n_0_[4]
    SLICE_X37Y45         LUT6 (Prop_lut6_I3_O)        0.045     1.748 r  Segment_frequency/count[17]_i_2/O
                         net (fo=18, routed)          0.171     1.919    Segment_frequency/count[17]_i_2_n_0
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.964 r  Segment_frequency/clk_out_i_1__0/O
                         net (fo=1, routed)           0.000     1.964    Segment_frequency/clk_out_i_1__0_n_0
    SLICE_X37Y46         FDCE                                         r  Segment_frequency/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.832     1.959    Segment_frequency/CLK
    SLICE_X37Y46         FDCE                                         r  Segment_frequency/clk_out_reg/C
                         clock pessimism             -0.497     1.462    
    SLICE_X37Y46         FDCE (Hold_fdce_C_D)         0.091     1.553    Segment_frequency/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 Segment_frequency/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Segment_frequency/count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.231ns (40.621%)  route 0.338ns (59.379%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.563     1.446    Segment_frequency/CLK
    SLICE_X37Y44         FDCE                                         r  Segment_frequency/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  Segment_frequency/count_reg[4]/Q
                         net (fo=2, routed)           0.116     1.703    Segment_frequency/count_reg_n_0_[4]
    SLICE_X37Y45         LUT6 (Prop_lut6_I3_O)        0.045     1.748 r  Segment_frequency/count[17]_i_2/O
                         net (fo=18, routed)          0.221     1.970    Segment_frequency/count[17]_i_2_n_0
    SLICE_X37Y47         LUT2 (Prop_lut2_I0_O)        0.045     2.015 r  Segment_frequency/count[17]_i_1__0/O
                         net (fo=1, routed)           0.000     2.015    Segment_frequency/count[17]
    SLICE_X37Y47         FDCE                                         r  Segment_frequency/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.833     1.960    Segment_frequency/CLK
    SLICE_X37Y47         FDCE                                         r  Segment_frequency/count_reg[17]/C
                         clock pessimism             -0.497     1.463    
    SLICE_X37Y47         FDCE (Hold_fdce_C_D)         0.107     1.570    Segment_frequency/count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 Segment_frequency/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Segment_frequency/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.234ns (40.953%)  route 0.337ns (59.047%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.563     1.446    Segment_frequency/CLK
    SLICE_X37Y44         FDCE                                         r  Segment_frequency/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  Segment_frequency/count_reg[4]/Q
                         net (fo=2, routed)           0.116     1.703    Segment_frequency/count_reg_n_0_[4]
    SLICE_X37Y45         LUT6 (Prop_lut6_I3_O)        0.045     1.748 r  Segment_frequency/count[17]_i_2/O
                         net (fo=18, routed)          0.221     1.970    Segment_frequency/count[17]_i_2_n_0
    SLICE_X37Y45         LUT2 (Prop_lut2_I0_O)        0.048     2.018 r  Segment_frequency/count[8]_i_1__0/O
                         net (fo=1, routed)           0.000     2.018    Segment_frequency/count[8]
    SLICE_X37Y45         FDCE                                         r  Segment_frequency/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.832     1.959    Segment_frequency/CLK
    SLICE_X37Y45         FDCE                                         r  Segment_frequency/count_reg[8]/C
                         clock pessimism             -0.497     1.462    
    SLICE_X37Y45         FDCE (Hold_fdce_C_D)         0.107     1.569    Segment_frequency/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 Segment_frequency/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Segment_frequency/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.235ns (40.984%)  route 0.338ns (59.016%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.563     1.446    Segment_frequency/CLK
    SLICE_X37Y44         FDCE                                         r  Segment_frequency/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  Segment_frequency/count_reg[4]/Q
                         net (fo=2, routed)           0.116     1.703    Segment_frequency/count_reg_n_0_[4]
    SLICE_X37Y45         LUT6 (Prop_lut6_I3_O)        0.045     1.748 r  Segment_frequency/count[17]_i_2/O
                         net (fo=18, routed)          0.222     1.971    Segment_frequency/count[17]_i_2_n_0
    SLICE_X37Y45         LUT2 (Prop_lut2_I0_O)        0.049     2.020 r  Segment_frequency/count[9]_i_1__0/O
                         net (fo=1, routed)           0.000     2.020    Segment_frequency/count[9]
    SLICE_X37Y45         FDCE                                         r  Segment_frequency/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.832     1.959    Segment_frequency/CLK
    SLICE_X37Y45         FDCE                                         r  Segment_frequency/count_reg[9]/C
                         clock pessimism             -0.497     1.462    
    SLICE_X37Y45         FDCE (Hold_fdce_C_D)         0.107     1.569    Segment_frequency/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 Segment_frequency/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Segment_frequency/count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.231ns (40.621%)  route 0.338ns (59.379%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.563     1.446    Segment_frequency/CLK
    SLICE_X37Y44         FDCE                                         r  Segment_frequency/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  Segment_frequency/count_reg[4]/Q
                         net (fo=2, routed)           0.116     1.703    Segment_frequency/count_reg_n_0_[4]
    SLICE_X37Y45         LUT6 (Prop_lut6_I3_O)        0.045     1.748 r  Segment_frequency/count[17]_i_2/O
                         net (fo=18, routed)          0.221     1.970    Segment_frequency/count[17]_i_2_n_0
    SLICE_X37Y47         LUT2 (Prop_lut2_I0_O)        0.045     2.015 r  Segment_frequency/count[13]_i_1__0/O
                         net (fo=1, routed)           0.000     2.015    Segment_frequency/count[13]
    SLICE_X37Y47         FDCE                                         r  Segment_frequency/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.833     1.960    Segment_frequency/CLK
    SLICE_X37Y47         FDCE                                         r  Segment_frequency/count_reg[13]/C
                         clock pessimism             -0.497     1.463    
    SLICE_X37Y47         FDCE (Hold_fdce_C_D)         0.092     1.555    Segment_frequency/count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.460    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y9    Button_frequency/clk_out_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y11   Button_frequency/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y11   Button_frequency/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y12   Button_frequency/count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y11   Button_frequency/count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y12   Button_frequency/count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y11   Button_frequency/count_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y9    Button_frequency/count_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y9    Button_frequency/count_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   Segment_frequency/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y47   Segment_frequency/count_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y47   Segment_frequency/count_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   Segment_frequency/count_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y47   Segment_frequency/count_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y47   Segment_frequency/count_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y47   Segment_frequency/count_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   Segment_frequency/count_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y47   Segment_frequency/count_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   Segment_frequency/count_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y9    Button_frequency/clk_out_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y11   Button_frequency/count_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y11   Button_frequency/count_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y12   Button_frequency/count_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y11   Button_frequency/count_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y12   Button_frequency/count_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y11   Button_frequency/count_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y9    Button_frequency/count_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y9    Button_frequency/count_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y9    Button_frequency/count_reg[3]/C



