PCREPORT: module result__Chained registered for pc moduleId is 1
PCREPORT: PC is registered name: in type 1 moduleId 1 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 1 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 1 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 1 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 1 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 1 portId 0
PCREPORT: module ugPlus2__Offloaded__mem registered for pc moduleId is 2
PCREPORT: PC is registered name: in type 1 moduleId 2 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 2 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 2 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 2 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 2 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 2 portId 0
PCREPORT: module xx4__Replicated registered for pc moduleId is 3
PCREPORT: PC is registered name: in type 1 moduleId 3 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 3 portId 2
PCREPORT: PC is registered name: mem type 1 moduleId 3 portId 3
PCREPORT: PC is registered name: offloadRate type 2 moduleId 3 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 3 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 3 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 3 portId 0
PCREPORT: module xx8__Offloaded__rankCalc registered for pc moduleId is 4
PCREPORT: PC is registered name: in type 1 moduleId 4 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 4 portId 2
PCREPORT: PC is registered name: mem type 1 moduleId 4 portId 3
PCREPORT: PC is registered name: offloadRate type 2 moduleId 4 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 4 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 4 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 4 portId 0
PCREPORT: module ug registered for pc moduleId is 5
PCREPORT: PC is registered name: in type 1 moduleId 5 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 5 portId 2
PCREPORT: PC is registered name: mem type 1 moduleId 5 portId 3
PCREPORT: PC is registered name: rankCalc type 1 moduleId 5 portId 4
PCREPORT: PC is registered name: offloadRate type 2 moduleId 5 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 5 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 5 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 5 portId 0
PCREPORT: module rc2__Offloaded__div__Offloaded__div registered for pc moduleId is 6
PCREPORT: PC is registered name: in type 1 moduleId 6 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 6 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 6 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 6 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 6 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 6 portId 0
PCREPORT: module rc2__Offloaded__mul__Offloaded__mul registered for pc moduleId is 7
PCREPORT: PC is registered name: in type 1 moduleId 7 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 7 portId 2
PCREPORT: PC is registered name: div type 1 moduleId 7 portId 3
PCREPORT: PC is registered name: offloadRate type 2 moduleId 7 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 7 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 7 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 7 portId 0
PCREPORT: module xx2 registered for pc moduleId is 8
PCREPORT: PC is registered name: in type 1 moduleId 8 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 8 portId 2
PCREPORT: PC is registered name: mul type 1 moduleId 8 portId 3
PCREPORT: PC is registered name: div type 1 moduleId 8 portId 4
PCREPORT: PC is registered name: offloadRate type 2 moduleId 8 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 8 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 8 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 8 portId 0
PCREPORT: module mul2 registered for pc moduleId is 9
PCREPORT: PC is registered name: in type 1 moduleId 9 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 9 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 9 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 9 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 9 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 9 portId 0
Design hierarchy --- parent rc2__Offloaded__mul__Offloaded__mul child xx2
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent rc2__Offloaded__mul__Offloaded__mul child mul2
PCREPORT: module div1 registered for pc moduleId is 10
PCREPORT: PC is registered name: in type 1 moduleId 10 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 10 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 10 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 10 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 10 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 10 portId 0
Design hierarchy --- parent rc2__Offloaded__div__Offloaded__div child rc2__Offloaded__mul__Offloaded__mul
Design hierarchy --- parent rc2__Offloaded__mul__Offloaded__mul child xx2
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent rc2__Offloaded__mul__Offloaded__mul child mul2
Design hierarchy --- parent rc2__Offloaded__div__Offloaded__div child div1
Design hierarchy --- parent xx8__Offloaded__rankCalc child ug
Design hierarchy --- parent ug child 
Design hierarchy --- parent ug child 
Design hierarchy --- parent ug child 
Design hierarchy --- parent xx8__Offloaded__rankCalc child rc2__Offloaded__div__Offloaded__div
Design hierarchy --- parent rc2__Offloaded__div__Offloaded__div child rc2__Offloaded__mul__Offloaded__mul
Design hierarchy --- parent rc2__Offloaded__mul__Offloaded__mul child xx2
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent rc2__Offloaded__mul__Offloaded__mul child mul2
Design hierarchy --- parent rc2__Offloaded__div__Offloaded__div child div1
PCREPORT: module xx8__Offloaded__rankCalc registered for pc moduleId is 11
PCREPORT: PC is registered name: in type 1 moduleId 11 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 11 portId 2
PCREPORT: PC is registered name: mem type 1 moduleId 11 portId 3
PCREPORT: PC is registered name: offloadRate type 2 moduleId 11 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 11 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 11 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 11 portId 0
PCREPORT: module ug registered for pc moduleId is 12
PCREPORT: PC is registered name: in type 1 moduleId 12 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 12 portId 2
PCREPORT: PC is registered name: mem type 1 moduleId 12 portId 3
PCREPORT: PC is registered name: rankCalc type 1 moduleId 12 portId 4
PCREPORT: PC is registered name: offloadRate type 2 moduleId 12 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 12 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 12 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 12 portId 0
PCREPORT: module rc2__Offloaded__div__Offloaded__div registered for pc moduleId is 13
PCREPORT: PC is registered name: in type 1 moduleId 13 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 13 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 13 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 13 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 13 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 13 portId 0
PCREPORT: module rc2__Offloaded__mul__Offloaded__mul registered for pc moduleId is 14
PCREPORT: PC is registered name: in type 1 moduleId 14 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 14 portId 2
PCREPORT: PC is registered name: div type 1 moduleId 14 portId 3
PCREPORT: PC is registered name: offloadRate type 2 moduleId 14 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 14 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 14 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 14 portId 0
PCREPORT: module xx2 registered for pc moduleId is 15
PCREPORT: PC is registered name: in type 1 moduleId 15 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 15 portId 2
PCREPORT: PC is registered name: mul type 1 moduleId 15 portId 3
PCREPORT: PC is registered name: div type 1 moduleId 15 portId 4
PCREPORT: PC is registered name: offloadRate type 2 moduleId 15 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 15 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 15 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 15 portId 0
PCREPORT: module mul2 registered for pc moduleId is 16
PCREPORT: PC is registered name: in type 1 moduleId 16 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 16 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 16 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 16 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 16 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 16 portId 0
Design hierarchy --- parent rc2__Offloaded__mul__Offloaded__mul child xx2
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent rc2__Offloaded__mul__Offloaded__mul child mul2
PCREPORT: module div1 registered for pc moduleId is 17
PCREPORT: PC is registered name: in type 1 moduleId 17 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 17 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 17 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 17 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 17 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 17 portId 0
Design hierarchy --- parent rc2__Offloaded__div__Offloaded__div child rc2__Offloaded__mul__Offloaded__mul
Design hierarchy --- parent rc2__Offloaded__mul__Offloaded__mul child xx2
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent rc2__Offloaded__mul__Offloaded__mul child mul2
Design hierarchy --- parent rc2__Offloaded__div__Offloaded__div child div1
Design hierarchy --- parent xx8__Offloaded__rankCalc child ug
Design hierarchy --- parent ug child 
Design hierarchy --- parent ug child 
Design hierarchy --- parent ug child 
Design hierarchy --- parent xx8__Offloaded__rankCalc child rc2__Offloaded__div__Offloaded__div
Design hierarchy --- parent rc2__Offloaded__div__Offloaded__div child rc2__Offloaded__mul__Offloaded__mul
Design hierarchy --- parent rc2__Offloaded__mul__Offloaded__mul child xx2
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent rc2__Offloaded__mul__Offloaded__mul child mul2
Design hierarchy --- parent rc2__Offloaded__div__Offloaded__div child div1
PCREPORT: module xx8__Offloaded__rankCalc registered for pc moduleId is 18
PCREPORT: PC is registered name: in type 1 moduleId 18 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 18 portId 2
PCREPORT: PC is registered name: mem type 1 moduleId 18 portId 3
PCREPORT: PC is registered name: offloadRate type 2 moduleId 18 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 18 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 18 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 18 portId 0
PCREPORT: module ug registered for pc moduleId is 19
PCREPORT: PC is registered name: in type 1 moduleId 19 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 19 portId 2
PCREPORT: PC is registered name: mem type 1 moduleId 19 portId 3
PCREPORT: PC is registered name: rankCalc type 1 moduleId 19 portId 4
PCREPORT: PC is registered name: offloadRate type 2 moduleId 19 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 19 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 19 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 19 portId 0
PCREPORT: module rc2__Offloaded__div__Offloaded__div registered for pc moduleId is 20
PCREPORT: PC is registered name: in type 1 moduleId 20 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 20 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 20 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 20 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 20 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 20 portId 0
PCREPORT: module rc2__Offloaded__mul__Offloaded__mul registered for pc moduleId is 21
PCREPORT: PC is registered name: in type 1 moduleId 21 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 21 portId 2
PCREPORT: PC is registered name: div type 1 moduleId 21 portId 3
PCREPORT: PC is registered name: offloadRate type 2 moduleId 21 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 21 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 21 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 21 portId 0
PCREPORT: module xx2 registered for pc moduleId is 22
PCREPORT: PC is registered name: in type 1 moduleId 22 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 22 portId 2
PCREPORT: PC is registered name: mul type 1 moduleId 22 portId 3
PCREPORT: PC is registered name: div type 1 moduleId 22 portId 4
PCREPORT: PC is registered name: offloadRate type 2 moduleId 22 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 22 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 22 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 22 portId 0
PCREPORT: module mul2 registered for pc moduleId is 23
PCREPORT: PC is registered name: in type 1 moduleId 23 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 23 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 23 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 23 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 23 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 23 portId 0
Design hierarchy --- parent rc2__Offloaded__mul__Offloaded__mul child xx2
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent rc2__Offloaded__mul__Offloaded__mul child mul2
PCREPORT: module div1 registered for pc moduleId is 24
PCREPORT: PC is registered name: in type 1 moduleId 24 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 24 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 24 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 24 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 24 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 24 portId 0
Design hierarchy --- parent rc2__Offloaded__div__Offloaded__div child rc2__Offloaded__mul__Offloaded__mul
Design hierarchy --- parent rc2__Offloaded__mul__Offloaded__mul child xx2
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent rc2__Offloaded__mul__Offloaded__mul child mul2
Design hierarchy --- parent rc2__Offloaded__div__Offloaded__div child div1
Design hierarchy --- parent xx8__Offloaded__rankCalc child ug
Design hierarchy --- parent ug child 
Design hierarchy --- parent ug child 
Design hierarchy --- parent ug child 
Design hierarchy --- parent xx8__Offloaded__rankCalc child rc2__Offloaded__div__Offloaded__div
Design hierarchy --- parent rc2__Offloaded__div__Offloaded__div child rc2__Offloaded__mul__Offloaded__mul
Design hierarchy --- parent rc2__Offloaded__mul__Offloaded__mul child xx2
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent rc2__Offloaded__mul__Offloaded__mul child mul2
Design hierarchy --- parent rc2__Offloaded__div__Offloaded__div child div1
PCREPORT: module xx8__Offloaded__rankCalc registered for pc moduleId is 25
PCREPORT: PC is registered name: in type 1 moduleId 25 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 25 portId 2
PCREPORT: PC is registered name: mem type 1 moduleId 25 portId 3
PCREPORT: PC is registered name: offloadRate type 2 moduleId 25 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 25 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 25 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 25 portId 0
PCREPORT: module ug registered for pc moduleId is 26
PCREPORT: PC is registered name: in type 1 moduleId 26 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 26 portId 2
PCREPORT: PC is registered name: mem type 1 moduleId 26 portId 3
PCREPORT: PC is registered name: rankCalc type 1 moduleId 26 portId 4
PCREPORT: PC is registered name: offloadRate type 2 moduleId 26 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 26 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 26 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 26 portId 0
PCREPORT: module rc2__Offloaded__div__Offloaded__div registered for pc moduleId is 27
PCREPORT: PC is registered name: in type 1 moduleId 27 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 27 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 27 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 27 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 27 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 27 portId 0
PCREPORT: module rc2__Offloaded__mul__Offloaded__mul registered for pc moduleId is 28
PCREPORT: PC is registered name: in type 1 moduleId 28 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 28 portId 2
PCREPORT: PC is registered name: div type 1 moduleId 28 portId 3
PCREPORT: PC is registered name: offloadRate type 2 moduleId 28 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 28 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 28 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 28 portId 0
PCREPORT: module xx2 registered for pc moduleId is 29
PCREPORT: PC is registered name: in type 1 moduleId 29 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 29 portId 2
PCREPORT: PC is registered name: mul type 1 moduleId 29 portId 3
PCREPORT: PC is registered name: div type 1 moduleId 29 portId 4
PCREPORT: PC is registered name: offloadRate type 2 moduleId 29 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 29 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 29 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 29 portId 0
PCREPORT: module mul2 registered for pc moduleId is 30
PCREPORT: PC is registered name: in type 1 moduleId 30 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 30 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 30 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 30 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 30 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 30 portId 0
Design hierarchy --- parent rc2__Offloaded__mul__Offloaded__mul child xx2
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent rc2__Offloaded__mul__Offloaded__mul child mul2
PCREPORT: module div1 registered for pc moduleId is 31
PCREPORT: PC is registered name: in type 1 moduleId 31 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 31 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 31 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 31 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 31 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 31 portId 0
Design hierarchy --- parent rc2__Offloaded__div__Offloaded__div child rc2__Offloaded__mul__Offloaded__mul
Design hierarchy --- parent rc2__Offloaded__mul__Offloaded__mul child xx2
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent rc2__Offloaded__mul__Offloaded__mul child mul2
Design hierarchy --- parent rc2__Offloaded__div__Offloaded__div child div1
Design hierarchy --- parent xx8__Offloaded__rankCalc child ug
Design hierarchy --- parent ug child 
Design hierarchy --- parent ug child 
Design hierarchy --- parent ug child 
Design hierarchy --- parent xx8__Offloaded__rankCalc child rc2__Offloaded__div__Offloaded__div
Design hierarchy --- parent rc2__Offloaded__div__Offloaded__div child rc2__Offloaded__mul__Offloaded__mul
Design hierarchy --- parent rc2__Offloaded__mul__Offloaded__mul child xx2
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent rc2__Offloaded__mul__Offloaded__mul child mul2
Design hierarchy --- parent rc2__Offloaded__div__Offloaded__div child div1
PCREPORT: module xx8__Offloaded__rankCalc registered for pc moduleId is 32
PCREPORT: PC is registered name: in type 1 moduleId 32 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 32 portId 2
PCREPORT: PC is registered name: mem type 1 moduleId 32 portId 3
PCREPORT: PC is registered name: offloadRate type 2 moduleId 32 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 32 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 32 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 32 portId 0
PCREPORT: module ug registered for pc moduleId is 33
PCREPORT: PC is registered name: in type 1 moduleId 33 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 33 portId 2
PCREPORT: PC is registered name: mem type 1 moduleId 33 portId 3
PCREPORT: PC is registered name: rankCalc type 1 moduleId 33 portId 4
PCREPORT: PC is registered name: offloadRate type 2 moduleId 33 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 33 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 33 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 33 portId 0
PCREPORT: module rc2__Offloaded__div__Offloaded__div registered for pc moduleId is 34
PCREPORT: PC is registered name: in type 1 moduleId 34 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 34 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 34 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 34 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 34 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 34 portId 0
PCREPORT: module rc2__Offloaded__mul__Offloaded__mul registered for pc moduleId is 35
PCREPORT: PC is registered name: in type 1 moduleId 35 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 35 portId 2
PCREPORT: PC is registered name: div type 1 moduleId 35 portId 3
PCREPORT: PC is registered name: offloadRate type 2 moduleId 35 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 35 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 35 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 35 portId 0
PCREPORT: module xx2 registered for pc moduleId is 36
PCREPORT: PC is registered name: in type 1 moduleId 36 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 36 portId 2
PCREPORT: PC is registered name: mul type 1 moduleId 36 portId 3
PCREPORT: PC is registered name: div type 1 moduleId 36 portId 4
PCREPORT: PC is registered name: offloadRate type 2 moduleId 36 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 36 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 36 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 36 portId 0
PCREPORT: module mul2 registered for pc moduleId is 37
PCREPORT: PC is registered name: in type 1 moduleId 37 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 37 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 37 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 37 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 37 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 37 portId 0
Design hierarchy --- parent rc2__Offloaded__mul__Offloaded__mul child xx2
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent rc2__Offloaded__mul__Offloaded__mul child mul2
PCREPORT: module div1 registered for pc moduleId is 38
PCREPORT: PC is registered name: in type 1 moduleId 38 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 38 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 38 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 38 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 38 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 38 portId 0
Design hierarchy --- parent rc2__Offloaded__div__Offloaded__div child rc2__Offloaded__mul__Offloaded__mul
Design hierarchy --- parent rc2__Offloaded__mul__Offloaded__mul child xx2
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent rc2__Offloaded__mul__Offloaded__mul child mul2
Design hierarchy --- parent rc2__Offloaded__div__Offloaded__div child div1
Design hierarchy --- parent xx8__Offloaded__rankCalc child ug
Design hierarchy --- parent ug child 
Design hierarchy --- parent ug child 
Design hierarchy --- parent ug child 
Design hierarchy --- parent xx8__Offloaded__rankCalc child rc2__Offloaded__div__Offloaded__div
Design hierarchy --- parent rc2__Offloaded__div__Offloaded__div child rc2__Offloaded__mul__Offloaded__mul
Design hierarchy --- parent rc2__Offloaded__mul__Offloaded__mul child xx2
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent rc2__Offloaded__mul__Offloaded__mul child mul2
Design hierarchy --- parent rc2__Offloaded__div__Offloaded__div child div1
PCREPORT: module xx8__Offloaded__rankCalc registered for pc moduleId is 39
PCREPORT: PC is registered name: in type 1 moduleId 39 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 39 portId 2
PCREPORT: PC is registered name: mem type 1 moduleId 39 portId 3
PCREPORT: PC is registered name: offloadRate type 2 moduleId 39 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 39 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 39 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 39 portId 0
PCREPORT: module ug registered for pc moduleId is 40
PCREPORT: PC is registered name: in type 1 moduleId 40 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 40 portId 2
PCREPORT: PC is registered name: mem type 1 moduleId 40 portId 3
PCREPORT: PC is registered name: rankCalc type 1 moduleId 40 portId 4
PCREPORT: PC is registered name: offloadRate type 2 moduleId 40 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 40 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 40 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 40 portId 0
PCREPORT: module rc2__Offloaded__div__Offloaded__div registered for pc moduleId is 41
PCREPORT: PC is registered name: in type 1 moduleId 41 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 41 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 41 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 41 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 41 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 41 portId 0
PCREPORT: module rc2__Offloaded__mul__Offloaded__mul registered for pc moduleId is 42
PCREPORT: PC is registered name: in type 1 moduleId 42 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 42 portId 2
PCREPORT: PC is registered name: div type 1 moduleId 42 portId 3
PCREPORT: PC is registered name: offloadRate type 2 moduleId 42 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 42 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 42 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 42 portId 0
PCREPORT: module xx2 registered for pc moduleId is 43
PCREPORT: PC is registered name: in type 1 moduleId 43 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 43 portId 2
PCREPORT: PC is registered name: mul type 1 moduleId 43 portId 3
PCREPORT: PC is registered name: div type 1 moduleId 43 portId 4
PCREPORT: PC is registered name: offloadRate type 2 moduleId 43 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 43 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 43 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 43 portId 0
PCREPORT: module mul2 registered for pc moduleId is 44
PCREPORT: PC is registered name: in type 1 moduleId 44 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 44 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 44 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 44 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 44 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 44 portId 0
Design hierarchy --- parent rc2__Offloaded__mul__Offloaded__mul child xx2
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent rc2__Offloaded__mul__Offloaded__mul child mul2
PCREPORT: module div1 registered for pc moduleId is 45
PCREPORT: PC is registered name: in type 1 moduleId 45 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 45 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 45 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 45 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 45 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 45 portId 0
Design hierarchy --- parent rc2__Offloaded__div__Offloaded__div child rc2__Offloaded__mul__Offloaded__mul
Design hierarchy --- parent rc2__Offloaded__mul__Offloaded__mul child xx2
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent rc2__Offloaded__mul__Offloaded__mul child mul2
Design hierarchy --- parent rc2__Offloaded__div__Offloaded__div child div1
Design hierarchy --- parent xx8__Offloaded__rankCalc child ug
Design hierarchy --- parent ug child 
Design hierarchy --- parent ug child 
Design hierarchy --- parent ug child 
Design hierarchy --- parent xx8__Offloaded__rankCalc child rc2__Offloaded__div__Offloaded__div
Design hierarchy --- parent rc2__Offloaded__div__Offloaded__div child rc2__Offloaded__mul__Offloaded__mul
Design hierarchy --- parent rc2__Offloaded__mul__Offloaded__mul child xx2
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent rc2__Offloaded__mul__Offloaded__mul child mul2
Design hierarchy --- parent rc2__Offloaded__div__Offloaded__div child div1
PCREPORT: module xx8__Offloaded__rankCalc registered for pc moduleId is 46
PCREPORT: PC is registered name: in type 1 moduleId 46 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 46 portId 2
PCREPORT: PC is registered name: mem type 1 moduleId 46 portId 3
PCREPORT: PC is registered name: offloadRate type 2 moduleId 46 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 46 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 46 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 46 portId 0
PCREPORT: module ug registered for pc moduleId is 47
PCREPORT: PC is registered name: in type 1 moduleId 47 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 47 portId 2
PCREPORT: PC is registered name: mem type 1 moduleId 47 portId 3
PCREPORT: PC is registered name: rankCalc type 1 moduleId 47 portId 4
PCREPORT: PC is registered name: offloadRate type 2 moduleId 47 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 47 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 47 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 47 portId 0
PCREPORT: module rc2__Offloaded__div__Offloaded__div registered for pc moduleId is 48
PCREPORT: PC is registered name: in type 1 moduleId 48 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 48 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 48 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 48 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 48 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 48 portId 0
PCREPORT: module rc2__Offloaded__mul__Offloaded__mul registered for pc moduleId is 49
PCREPORT: PC is registered name: in type 1 moduleId 49 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 49 portId 2
PCREPORT: PC is registered name: div type 1 moduleId 49 portId 3
PCREPORT: PC is registered name: offloadRate type 2 moduleId 49 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 49 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 49 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 49 portId 0
PCREPORT: module xx2 registered for pc moduleId is 50
PCREPORT: PC is registered name: in type 1 moduleId 50 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 50 portId 2
PCREPORT: PC is registered name: mul type 1 moduleId 50 portId 3
PCREPORT: PC is registered name: div type 1 moduleId 50 portId 4
PCREPORT: PC is registered name: offloadRate type 2 moduleId 50 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 50 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 50 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 50 portId 0
PCREPORT: module mul2 registered for pc moduleId is 51
PCREPORT: PC is registered name: in type 1 moduleId 51 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 51 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 51 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 51 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 51 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 51 portId 0
Design hierarchy --- parent rc2__Offloaded__mul__Offloaded__mul child xx2
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent rc2__Offloaded__mul__Offloaded__mul child mul2
PCREPORT: module div1 registered for pc moduleId is 52
PCREPORT: PC is registered name: in type 1 moduleId 52 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 52 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 52 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 52 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 52 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 52 portId 0
Design hierarchy --- parent rc2__Offloaded__div__Offloaded__div child rc2__Offloaded__mul__Offloaded__mul
Design hierarchy --- parent rc2__Offloaded__mul__Offloaded__mul child xx2
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent rc2__Offloaded__mul__Offloaded__mul child mul2
Design hierarchy --- parent rc2__Offloaded__div__Offloaded__div child div1
Design hierarchy --- parent xx8__Offloaded__rankCalc child ug
Design hierarchy --- parent ug child 
Design hierarchy --- parent ug child 
Design hierarchy --- parent ug child 
Design hierarchy --- parent xx8__Offloaded__rankCalc child rc2__Offloaded__div__Offloaded__div
Design hierarchy --- parent rc2__Offloaded__div__Offloaded__div child rc2__Offloaded__mul__Offloaded__mul
Design hierarchy --- parent rc2__Offloaded__mul__Offloaded__mul child xx2
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent rc2__Offloaded__mul__Offloaded__mul child mul2
Design hierarchy --- parent rc2__Offloaded__div__Offloaded__div child div1
PCREPORT: module xx8__Offloaded__rankCalc registered for pc moduleId is 53
PCREPORT: PC is registered name: in type 1 moduleId 53 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 53 portId 2
PCREPORT: PC is registered name: mem type 1 moduleId 53 portId 3
PCREPORT: PC is registered name: offloadRate type 2 moduleId 53 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 53 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 53 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 53 portId 0
PCREPORT: module ug registered for pc moduleId is 54
PCREPORT: PC is registered name: in type 1 moduleId 54 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 54 portId 2
PCREPORT: PC is registered name: mem type 1 moduleId 54 portId 3
PCREPORT: PC is registered name: rankCalc type 1 moduleId 54 portId 4
PCREPORT: PC is registered name: offloadRate type 2 moduleId 54 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 54 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 54 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 54 portId 0
PCREPORT: module rc2__Offloaded__div__Offloaded__div registered for pc moduleId is 55
PCREPORT: PC is registered name: in type 1 moduleId 55 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 55 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 55 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 55 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 55 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 55 portId 0
PCREPORT: module rc2__Offloaded__mul__Offloaded__mul registered for pc moduleId is 56
PCREPORT: PC is registered name: in type 1 moduleId 56 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 56 portId 2
PCREPORT: PC is registered name: div type 1 moduleId 56 portId 3
PCREPORT: PC is registered name: offloadRate type 2 moduleId 56 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 56 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 56 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 56 portId 0
PCREPORT: module xx2 registered for pc moduleId is 57
PCREPORT: PC is registered name: in type 1 moduleId 57 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 57 portId 2
PCREPORT: PC is registered name: mul type 1 moduleId 57 portId 3
PCREPORT: PC is registered name: div type 1 moduleId 57 portId 4
PCREPORT: PC is registered name: offloadRate type 2 moduleId 57 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 57 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 57 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 57 portId 0
PCREPORT: module mul2 registered for pc moduleId is 58
PCREPORT: PC is registered name: in type 1 moduleId 58 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 58 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 58 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 58 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 58 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 58 portId 0
Design hierarchy --- parent rc2__Offloaded__mul__Offloaded__mul child xx2
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent rc2__Offloaded__mul__Offloaded__mul child mul2
PCREPORT: module div1 registered for pc moduleId is 59
PCREPORT: PC is registered name: in type 1 moduleId 59 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 59 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 59 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 59 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 59 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 59 portId 0
Design hierarchy --- parent rc2__Offloaded__div__Offloaded__div child rc2__Offloaded__mul__Offloaded__mul
Design hierarchy --- parent rc2__Offloaded__mul__Offloaded__mul child xx2
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent rc2__Offloaded__mul__Offloaded__mul child mul2
Design hierarchy --- parent rc2__Offloaded__div__Offloaded__div child div1
Design hierarchy --- parent xx8__Offloaded__rankCalc child ug
Design hierarchy --- parent ug child 
Design hierarchy --- parent ug child 
Design hierarchy --- parent ug child 
Design hierarchy --- parent xx8__Offloaded__rankCalc child rc2__Offloaded__div__Offloaded__div
Design hierarchy --- parent rc2__Offloaded__div__Offloaded__div child rc2__Offloaded__mul__Offloaded__mul
Design hierarchy --- parent rc2__Offloaded__mul__Offloaded__mul child xx2
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent rc2__Offloaded__mul__Offloaded__mul child mul2
Design hierarchy --- parent rc2__Offloaded__div__Offloaded__div child div1
Design hierarchy --- parent xx4__Replicated child xx8__Offloaded__rankCalc
Design hierarchy --- parent xx8__Offloaded__rankCalc child ug
Design hierarchy --- parent ug child 
Design hierarchy --- parent ug child 
Design hierarchy --- parent ug child 
Design hierarchy --- parent xx8__Offloaded__rankCalc child rc2__Offloaded__div__Offloaded__div
Design hierarchy --- parent rc2__Offloaded__div__Offloaded__div child rc2__Offloaded__mul__Offloaded__mul
Design hierarchy --- parent rc2__Offloaded__mul__Offloaded__mul child xx2
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent rc2__Offloaded__mul__Offloaded__mul child mul2
Design hierarchy --- parent rc2__Offloaded__div__Offloaded__div child div1
Design hierarchy --- parent xx4__Replicated child xx8__Offloaded__rankCalc
Design hierarchy --- parent xx8__Offloaded__rankCalc child ug
Design hierarchy --- parent ug child 
Design hierarchy --- parent ug child 
Design hierarchy --- parent ug child 
Design hierarchy --- parent xx8__Offloaded__rankCalc child rc2__Offloaded__div__Offloaded__div
Design hierarchy --- parent rc2__Offloaded__div__Offloaded__div child rc2__Offloaded__mul__Offloaded__mul
Design hierarchy --- parent rc2__Offloaded__mul__Offloaded__mul child xx2
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent rc2__Offloaded__mul__Offloaded__mul child mul2
Design hierarchy --- parent rc2__Offloaded__div__Offloaded__div child div1
Design hierarchy --- parent xx4__Replicated child xx8__Offloaded__rankCalc
Design hierarchy --- parent xx8__Offloaded__rankCalc child ug
Design hierarchy --- parent ug child 
Design hierarchy --- parent ug child 
Design hierarchy --- parent ug child 
Design hierarchy --- parent xx8__Offloaded__rankCalc child rc2__Offloaded__div__Offloaded__div
Design hierarchy --- parent rc2__Offloaded__div__Offloaded__div child rc2__Offloaded__mul__Offloaded__mul
Design hierarchy --- parent rc2__Offloaded__mul__Offloaded__mul child xx2
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent rc2__Offloaded__mul__Offloaded__mul child mul2
Design hierarchy --- parent rc2__Offloaded__div__Offloaded__div child div1
Design hierarchy --- parent xx4__Replicated child xx8__Offloaded__rankCalc
Design hierarchy --- parent xx8__Offloaded__rankCalc child ug
Design hierarchy --- parent ug child 
Design hierarchy --- parent ug child 
Design hierarchy --- parent ug child 
Design hierarchy --- parent xx8__Offloaded__rankCalc child rc2__Offloaded__div__Offloaded__div
Design hierarchy --- parent rc2__Offloaded__div__Offloaded__div child rc2__Offloaded__mul__Offloaded__mul
Design hierarchy --- parent rc2__Offloaded__mul__Offloaded__mul child xx2
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent rc2__Offloaded__mul__Offloaded__mul child mul2
Design hierarchy --- parent rc2__Offloaded__div__Offloaded__div child div1
Design hierarchy --- parent xx4__Replicated child xx8__Offloaded__rankCalc
Design hierarchy --- parent xx8__Offloaded__rankCalc child ug
Design hierarchy --- parent ug child 
Design hierarchy --- parent ug child 
Design hierarchy --- parent ug child 
Design hierarchy --- parent xx8__Offloaded__rankCalc child rc2__Offloaded__div__Offloaded__div
Design hierarchy --- parent rc2__Offloaded__div__Offloaded__div child rc2__Offloaded__mul__Offloaded__mul
Design hierarchy --- parent rc2__Offloaded__mul__Offloaded__mul child xx2
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent rc2__Offloaded__mul__Offloaded__mul child mul2
Design hierarchy --- parent rc2__Offloaded__div__Offloaded__div child div1
Design hierarchy --- parent xx4__Replicated child xx8__Offloaded__rankCalc
Design hierarchy --- parent xx8__Offloaded__rankCalc child ug
Design hierarchy --- parent ug child 
Design hierarchy --- parent ug child 
Design hierarchy --- parent ug child 
Design hierarchy --- parent xx8__Offloaded__rankCalc child rc2__Offloaded__div__Offloaded__div
Design hierarchy --- parent rc2__Offloaded__div__Offloaded__div child rc2__Offloaded__mul__Offloaded__mul
Design hierarchy --- parent rc2__Offloaded__mul__Offloaded__mul child xx2
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent rc2__Offloaded__mul__Offloaded__mul child mul2
Design hierarchy --- parent rc2__Offloaded__div__Offloaded__div child div1
Design hierarchy --- parent xx4__Replicated child xx8__Offloaded__rankCalc
Design hierarchy --- parent xx8__Offloaded__rankCalc child ug
Design hierarchy --- parent ug child 
Design hierarchy --- parent ug child 
Design hierarchy --- parent ug child 
Design hierarchy --- parent xx8__Offloaded__rankCalc child rc2__Offloaded__div__Offloaded__div
Design hierarchy --- parent rc2__Offloaded__div__Offloaded__div child rc2__Offloaded__mul__Offloaded__mul
Design hierarchy --- parent rc2__Offloaded__mul__Offloaded__mul child xx2
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent rc2__Offloaded__mul__Offloaded__mul child mul2
Design hierarchy --- parent rc2__Offloaded__div__Offloaded__div child div1
Design hierarchy --- parent xx4__Replicated child xx8__Offloaded__rankCalc
Design hierarchy --- parent xx8__Offloaded__rankCalc child ug
Design hierarchy --- parent ug child 
Design hierarchy --- parent ug child 
Design hierarchy --- parent ug child 
Design hierarchy --- parent xx8__Offloaded__rankCalc child rc2__Offloaded__div__Offloaded__div
Design hierarchy --- parent rc2__Offloaded__div__Offloaded__div child rc2__Offloaded__mul__Offloaded__mul
Design hierarchy --- parent rc2__Offloaded__mul__Offloaded__mul child xx2
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent rc2__Offloaded__mul__Offloaded__mul child mul2
Design hierarchy --- parent rc2__Offloaded__div__Offloaded__div child div1
Design hierarchy --- parent xx4__Replicated child RRDistributorComponent
Design hierarchy --- parent RRDistributorComponent child gRRDistributor
Design hierarchy --- parent xx4__Replicated child RRAggregatorComponent_1
Design hierarchy --- parent RRAggregatorComponent_1 child gRRArbiter
Design hierarchy --- parent xx4__Replicated child gTaggedRRArbiter
Design hierarchy --- parent xx4__Replicated child 
PCREPORT: module prMem registered for pc moduleId is 60
PCREPORT: PC is registered name: in type 1 moduleId 60 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 60 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 60 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 60 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 60 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 60 portId 0
PCREPORT: module result__Offloaded__dram registered for pc moduleId is 61
PCREPORT: PC is registered name: in type 1 moduleId 61 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 61 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 61 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 61 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 61 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 61 portId 0
PCREPORT: module cachePlus__Offloaded__cacheMissPipe registered for pc moduleId is 62
PCREPORT: PC is registered name: in type 1 moduleId 62 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 62 portId 2
PCREPORT: PC is registered name: dram type 1 moduleId 62 portId 3
PCREPORT: PC is registered name: offloadRate type 2 moduleId 62 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 62 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 62 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 62 portId 0
PCREPORT: module cache registered for pc moduleId is 63
PCREPORT: PC is registered name: in type 1 moduleId 63 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 63 portId 2
PCREPORT: PC is registered name: cacheMissPipe type 1 moduleId 63 portId 3
PCREPORT: PC is registered name: dram type 1 moduleId 63 portId 4
PCREPORT: PC is registered name: offloadRate type 2 moduleId 63 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 63 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 63 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 63 portId 0
PCREPORT: module gPipe registered for pc moduleId is 64
PCREPORT: PC is registered name: in type 1 moduleId 64 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 64 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 64 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 64 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 64 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 64 portId 0
Design hierarchy --- parent cachePlus__Offloaded__cacheMissPipe child cache
Design hierarchy --- parent cache child 
Design hierarchy --- parent cache child 
Design hierarchy --- parent cache child 
Design hierarchy --- parent cachePlus__Offloaded__cacheMissPipe child gPipe
PCREPORT: module dramPlus__Offloaded__dramBank7__Offloaded__dramBank7 registered for pc moduleId is 65
PCREPORT: PC is registered name: in type 1 moduleId 65 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 65 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 65 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 65 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 65 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 65 portId 0
PCREPORT: module dramPlus__Offloaded__dramBank6__Offloaded__dramBank6 registered for pc moduleId is 66
PCREPORT: PC is registered name: in type 1 moduleId 66 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 66 portId 2
PCREPORT: PC is registered name: dramBank7 type 1 moduleId 66 portId 3
PCREPORT: PC is registered name: offloadRate type 2 moduleId 66 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 66 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 66 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 66 portId 0
PCREPORT: module dramPlus__Offloaded__dramBank5__Offloaded__dramBank5 registered for pc moduleId is 67
PCREPORT: PC is registered name: in type 1 moduleId 67 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 67 portId 2
PCREPORT: PC is registered name: dramBank6 type 1 moduleId 67 portId 3
PCREPORT: PC is registered name: dramBank7 type 1 moduleId 67 portId 4
PCREPORT: PC is registered name: offloadRate type 2 moduleId 67 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 67 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 67 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 67 portId 0
PCREPORT: module dramPlus__Offloaded__dramBank4__Offloaded__dramBank4 registered for pc moduleId is 68
PCREPORT: PC is registered name: in type 1 moduleId 68 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 68 portId 2
PCREPORT: PC is registered name: dramBank5 type 1 moduleId 68 portId 3
PCREPORT: PC is registered name: dramBank6 type 1 moduleId 68 portId 4
PCREPORT: PC is registered name: dramBank7 type 1 moduleId 68 portId 5
PCREPORT: PC is registered name: offloadRate type 2 moduleId 68 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 68 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 68 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 68 portId 0
PCREPORT: module dramPlus__Offloaded__dramBank3__Offloaded__dramBank3 registered for pc moduleId is 69
PCREPORT: PC is registered name: in type 1 moduleId 69 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 69 portId 2
PCREPORT: PC is registered name: dramBank4 type 1 moduleId 69 portId 3
PCREPORT: PC is registered name: dramBank5 type 1 moduleId 69 portId 4
PCREPORT: PC is registered name: dramBank6 type 1 moduleId 69 portId 5
PCREPORT: PC is registered name: dramBank7 type 1 moduleId 69 portId 6
PCREPORT: PC is registered name: offloadRate type 2 moduleId 69 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 69 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 69 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 69 portId 0
PCREPORT: module dramPlus__Offloaded__dramBank2__Offloaded__dramBank2 registered for pc moduleId is 70
PCREPORT: PC is registered name: in type 1 moduleId 70 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 70 portId 2
PCREPORT: PC is registered name: dramBank3 type 1 moduleId 70 portId 3
PCREPORT: PC is registered name: dramBank4 type 1 moduleId 70 portId 4
PCREPORT: PC is registered name: dramBank5 type 1 moduleId 70 portId 5
PCREPORT: PC is registered name: dramBank6 type 1 moduleId 70 portId 6
PCREPORT: PC is registered name: dramBank7 type 1 moduleId 70 portId 7
PCREPORT: PC is registered name: offloadRate type 2 moduleId 70 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 70 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 70 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 70 portId 0
PCREPORT: module dramPlus__Offloaded__dramBank1__Offloaded__dramBank1 registered for pc moduleId is 71
PCREPORT: PC is registered name: in type 1 moduleId 71 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 71 portId 2
PCREPORT: PC is registered name: dramBank2 type 1 moduleId 71 portId 3
PCREPORT: PC is registered name: dramBank3 type 1 moduleId 71 portId 4
PCREPORT: PC is registered name: dramBank4 type 1 moduleId 71 portId 5
PCREPORT: PC is registered name: dramBank5 type 1 moduleId 71 portId 6
PCREPORT: PC is registered name: dramBank6 type 1 moduleId 71 portId 7
PCREPORT: PC is registered name: dramBank7 type 1 moduleId 71 portId 8
PCREPORT: PC is registered name: offloadRate type 2 moduleId 71 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 71 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 71 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 71 portId 0
PCREPORT: module dramPlus__Offloaded__dramBank0__Offloaded__dramBank0 registered for pc moduleId is 72
PCREPORT: PC is registered name: in type 1 moduleId 72 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 72 portId 2
PCREPORT: PC is registered name: dramBank1 type 1 moduleId 72 portId 3
PCREPORT: PC is registered name: dramBank2 type 1 moduleId 72 portId 4
PCREPORT: PC is registered name: dramBank3 type 1 moduleId 72 portId 5
PCREPORT: PC is registered name: dramBank4 type 1 moduleId 72 portId 6
PCREPORT: PC is registered name: dramBank5 type 1 moduleId 72 portId 7
PCREPORT: PC is registered name: dramBank6 type 1 moduleId 72 portId 8
PCREPORT: PC is registered name: dramBank7 type 1 moduleId 72 portId 9
PCREPORT: PC is registered name: offloadRate type 2 moduleId 72 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 72 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 72 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 72 portId 0
PCREPORT: module dram registered for pc moduleId is 73
PCREPORT: PC is registered name: in type 1 moduleId 73 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 73 portId 2
PCREPORT: PC is registered name: dramBank0 type 1 moduleId 73 portId 3
PCREPORT: PC is registered name: dramBank1 type 1 moduleId 73 portId 4
PCREPORT: PC is registered name: dramBank2 type 1 moduleId 73 portId 5
PCREPORT: PC is registered name: dramBank3 type 1 moduleId 73 portId 6
PCREPORT: PC is registered name: dramBank4 type 1 moduleId 73 portId 7
PCREPORT: PC is registered name: dramBank5 type 1 moduleId 73 portId 8
PCREPORT: PC is registered name: dramBank6 type 1 moduleId 73 portId 9
PCREPORT: PC is registered name: dramBank7 type 1 moduleId 73 portId 10
PCREPORT: PC is registered name: offloadRate type 2 moduleId 73 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 73 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 73 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 73 portId 0
PCREPORT: module dramBank0 registered for pc moduleId is 74
PCREPORT: PC is registered name: in type 1 moduleId 74 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 74 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 74 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 74 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 74 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 74 portId 0
Design hierarchy --- parent dramPlus__Offloaded__dramBank0__Offloaded__dramBank0 child dram
Design hierarchy --- parent dram child 
Design hierarchy --- parent dram child 
Design hierarchy --- parent dram child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank0__Offloaded__dramBank0 child dramBank0
Design hierarchy --- parent dramBank0 child 
Design hierarchy --- parent dramBank0 child 
Design hierarchy --- parent dramBank0 child 
PCREPORT: module dramBank1 registered for pc moduleId is 75
PCREPORT: PC is registered name: in type 1 moduleId 75 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 75 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 75 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 75 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 75 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 75 portId 0
Design hierarchy --- parent dramPlus__Offloaded__dramBank1__Offloaded__dramBank1 child dramPlus__Offloaded__dramBank0__Offloaded__dramBank0
Design hierarchy --- parent dramPlus__Offloaded__dramBank0__Offloaded__dramBank0 child dram
Design hierarchy --- parent dram child 
Design hierarchy --- parent dram child 
Design hierarchy --- parent dram child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank0__Offloaded__dramBank0 child dramBank0
Design hierarchy --- parent dramBank0 child 
Design hierarchy --- parent dramBank0 child 
Design hierarchy --- parent dramBank0 child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank1__Offloaded__dramBank1 child dramBank1
Design hierarchy --- parent dramBank1 child 
Design hierarchy --- parent dramBank1 child 
Design hierarchy --- parent dramBank1 child 
PCREPORT: module dramBank2 registered for pc moduleId is 76
PCREPORT: PC is registered name: in type 1 moduleId 76 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 76 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 76 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 76 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 76 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 76 portId 0
Design hierarchy --- parent dramPlus__Offloaded__dramBank2__Offloaded__dramBank2 child dramPlus__Offloaded__dramBank1__Offloaded__dramBank1
Design hierarchy --- parent dramPlus__Offloaded__dramBank1__Offloaded__dramBank1 child dramPlus__Offloaded__dramBank0__Offloaded__dramBank0
Design hierarchy --- parent dramPlus__Offloaded__dramBank0__Offloaded__dramBank0 child dram
Design hierarchy --- parent dram child 
Design hierarchy --- parent dram child 
Design hierarchy --- parent dram child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank0__Offloaded__dramBank0 child dramBank0
Design hierarchy --- parent dramBank0 child 
Design hierarchy --- parent dramBank0 child 
Design hierarchy --- parent dramBank0 child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank1__Offloaded__dramBank1 child dramBank1
Design hierarchy --- parent dramBank1 child 
Design hierarchy --- parent dramBank1 child 
Design hierarchy --- parent dramBank1 child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank2__Offloaded__dramBank2 child dramBank2
Design hierarchy --- parent dramBank2 child 
Design hierarchy --- parent dramBank2 child 
Design hierarchy --- parent dramBank2 child 
PCREPORT: module dramBank3 registered for pc moduleId is 77
PCREPORT: PC is registered name: in type 1 moduleId 77 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 77 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 77 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 77 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 77 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 77 portId 0
Design hierarchy --- parent dramPlus__Offloaded__dramBank3__Offloaded__dramBank3 child dramPlus__Offloaded__dramBank2__Offloaded__dramBank2
Design hierarchy --- parent dramPlus__Offloaded__dramBank2__Offloaded__dramBank2 child dramPlus__Offloaded__dramBank1__Offloaded__dramBank1
Design hierarchy --- parent dramPlus__Offloaded__dramBank1__Offloaded__dramBank1 child dramPlus__Offloaded__dramBank0__Offloaded__dramBank0
Design hierarchy --- parent dramPlus__Offloaded__dramBank0__Offloaded__dramBank0 child dram
Design hierarchy --- parent dram child 
Design hierarchy --- parent dram child 
Design hierarchy --- parent dram child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank0__Offloaded__dramBank0 child dramBank0
Design hierarchy --- parent dramBank0 child 
Design hierarchy --- parent dramBank0 child 
Design hierarchy --- parent dramBank0 child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank1__Offloaded__dramBank1 child dramBank1
Design hierarchy --- parent dramBank1 child 
Design hierarchy --- parent dramBank1 child 
Design hierarchy --- parent dramBank1 child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank2__Offloaded__dramBank2 child dramBank2
Design hierarchy --- parent dramBank2 child 
Design hierarchy --- parent dramBank2 child 
Design hierarchy --- parent dramBank2 child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank3__Offloaded__dramBank3 child dramBank3
Design hierarchy --- parent dramBank3 child 
Design hierarchy --- parent dramBank3 child 
Design hierarchy --- parent dramBank3 child 
PCREPORT: module dramBank4 registered for pc moduleId is 78
PCREPORT: PC is registered name: in type 1 moduleId 78 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 78 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 78 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 78 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 78 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 78 portId 0
Design hierarchy --- parent dramPlus__Offloaded__dramBank4__Offloaded__dramBank4 child dramPlus__Offloaded__dramBank3__Offloaded__dramBank3
Design hierarchy --- parent dramPlus__Offloaded__dramBank3__Offloaded__dramBank3 child dramPlus__Offloaded__dramBank2__Offloaded__dramBank2
Design hierarchy --- parent dramPlus__Offloaded__dramBank2__Offloaded__dramBank2 child dramPlus__Offloaded__dramBank1__Offloaded__dramBank1
Design hierarchy --- parent dramPlus__Offloaded__dramBank1__Offloaded__dramBank1 child dramPlus__Offloaded__dramBank0__Offloaded__dramBank0
Design hierarchy --- parent dramPlus__Offloaded__dramBank0__Offloaded__dramBank0 child dram
Design hierarchy --- parent dram child 
Design hierarchy --- parent dram child 
Design hierarchy --- parent dram child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank0__Offloaded__dramBank0 child dramBank0
Design hierarchy --- parent dramBank0 child 
Design hierarchy --- parent dramBank0 child 
Design hierarchy --- parent dramBank0 child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank1__Offloaded__dramBank1 child dramBank1
Design hierarchy --- parent dramBank1 child 
Design hierarchy --- parent dramBank1 child 
Design hierarchy --- parent dramBank1 child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank2__Offloaded__dramBank2 child dramBank2
Design hierarchy --- parent dramBank2 child 
Design hierarchy --- parent dramBank2 child 
Design hierarchy --- parent dramBank2 child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank3__Offloaded__dramBank3 child dramBank3
Design hierarchy --- parent dramBank3 child 
Design hierarchy --- parent dramBank3 child 
Design hierarchy --- parent dramBank3 child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank4__Offloaded__dramBank4 child dramBank4
Design hierarchy --- parent dramBank4 child 
Design hierarchy --- parent dramBank4 child 
Design hierarchy --- parent dramBank4 child 
PCREPORT: module dramBank5 registered for pc moduleId is 79
PCREPORT: PC is registered name: in type 1 moduleId 79 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 79 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 79 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 79 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 79 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 79 portId 0
Design hierarchy --- parent dramPlus__Offloaded__dramBank5__Offloaded__dramBank5 child dramPlus__Offloaded__dramBank4__Offloaded__dramBank4
Design hierarchy --- parent dramPlus__Offloaded__dramBank4__Offloaded__dramBank4 child dramPlus__Offloaded__dramBank3__Offloaded__dramBank3
Design hierarchy --- parent dramPlus__Offloaded__dramBank3__Offloaded__dramBank3 child dramPlus__Offloaded__dramBank2__Offloaded__dramBank2
Design hierarchy --- parent dramPlus__Offloaded__dramBank2__Offloaded__dramBank2 child dramPlus__Offloaded__dramBank1__Offloaded__dramBank1
Design hierarchy --- parent dramPlus__Offloaded__dramBank1__Offloaded__dramBank1 child dramPlus__Offloaded__dramBank0__Offloaded__dramBank0
Design hierarchy --- parent dramPlus__Offloaded__dramBank0__Offloaded__dramBank0 child dram
Design hierarchy --- parent dram child 
Design hierarchy --- parent dram child 
Design hierarchy --- parent dram child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank0__Offloaded__dramBank0 child dramBank0
Design hierarchy --- parent dramBank0 child 
Design hierarchy --- parent dramBank0 child 
Design hierarchy --- parent dramBank0 child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank1__Offloaded__dramBank1 child dramBank1
Design hierarchy --- parent dramBank1 child 
Design hierarchy --- parent dramBank1 child 
Design hierarchy --- parent dramBank1 child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank2__Offloaded__dramBank2 child dramBank2
Design hierarchy --- parent dramBank2 child 
Design hierarchy --- parent dramBank2 child 
Design hierarchy --- parent dramBank2 child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank3__Offloaded__dramBank3 child dramBank3
Design hierarchy --- parent dramBank3 child 
Design hierarchy --- parent dramBank3 child 
Design hierarchy --- parent dramBank3 child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank4__Offloaded__dramBank4 child dramBank4
Design hierarchy --- parent dramBank4 child 
Design hierarchy --- parent dramBank4 child 
Design hierarchy --- parent dramBank4 child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank5__Offloaded__dramBank5 child dramBank5
Design hierarchy --- parent dramBank5 child 
Design hierarchy --- parent dramBank5 child 
Design hierarchy --- parent dramBank5 child 
PCREPORT: module dramBank6 registered for pc moduleId is 80
PCREPORT: PC is registered name: in type 1 moduleId 80 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 80 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 80 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 80 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 80 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 80 portId 0
Design hierarchy --- parent dramPlus__Offloaded__dramBank6__Offloaded__dramBank6 child dramPlus__Offloaded__dramBank5__Offloaded__dramBank5
Design hierarchy --- parent dramPlus__Offloaded__dramBank5__Offloaded__dramBank5 child dramPlus__Offloaded__dramBank4__Offloaded__dramBank4
Design hierarchy --- parent dramPlus__Offloaded__dramBank4__Offloaded__dramBank4 child dramPlus__Offloaded__dramBank3__Offloaded__dramBank3
Design hierarchy --- parent dramPlus__Offloaded__dramBank3__Offloaded__dramBank3 child dramPlus__Offloaded__dramBank2__Offloaded__dramBank2
Design hierarchy --- parent dramPlus__Offloaded__dramBank2__Offloaded__dramBank2 child dramPlus__Offloaded__dramBank1__Offloaded__dramBank1
Design hierarchy --- parent dramPlus__Offloaded__dramBank1__Offloaded__dramBank1 child dramPlus__Offloaded__dramBank0__Offloaded__dramBank0
Design hierarchy --- parent dramPlus__Offloaded__dramBank0__Offloaded__dramBank0 child dram
Design hierarchy --- parent dram child 
Design hierarchy --- parent dram child 
Design hierarchy --- parent dram child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank0__Offloaded__dramBank0 child dramBank0
Design hierarchy --- parent dramBank0 child 
Design hierarchy --- parent dramBank0 child 
Design hierarchy --- parent dramBank0 child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank1__Offloaded__dramBank1 child dramBank1
Design hierarchy --- parent dramBank1 child 
Design hierarchy --- parent dramBank1 child 
Design hierarchy --- parent dramBank1 child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank2__Offloaded__dramBank2 child dramBank2
Design hierarchy --- parent dramBank2 child 
Design hierarchy --- parent dramBank2 child 
Design hierarchy --- parent dramBank2 child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank3__Offloaded__dramBank3 child dramBank3
Design hierarchy --- parent dramBank3 child 
Design hierarchy --- parent dramBank3 child 
Design hierarchy --- parent dramBank3 child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank4__Offloaded__dramBank4 child dramBank4
Design hierarchy --- parent dramBank4 child 
Design hierarchy --- parent dramBank4 child 
Design hierarchy --- parent dramBank4 child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank5__Offloaded__dramBank5 child dramBank5
Design hierarchy --- parent dramBank5 child 
Design hierarchy --- parent dramBank5 child 
Design hierarchy --- parent dramBank5 child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank6__Offloaded__dramBank6 child dramBank6
Design hierarchy --- parent dramBank6 child 
Design hierarchy --- parent dramBank6 child 
Design hierarchy --- parent dramBank6 child 
PCREPORT: module dramBank7 registered for pc moduleId is 81
PCREPORT: PC is registered name: in type 1 moduleId 81 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 81 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 81 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 81 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 81 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 81 portId 0
Design hierarchy --- parent dramPlus__Offloaded__dramBank7__Offloaded__dramBank7 child dramPlus__Offloaded__dramBank6__Offloaded__dramBank6
Design hierarchy --- parent dramPlus__Offloaded__dramBank6__Offloaded__dramBank6 child dramPlus__Offloaded__dramBank5__Offloaded__dramBank5
Design hierarchy --- parent dramPlus__Offloaded__dramBank5__Offloaded__dramBank5 child dramPlus__Offloaded__dramBank4__Offloaded__dramBank4
Design hierarchy --- parent dramPlus__Offloaded__dramBank4__Offloaded__dramBank4 child dramPlus__Offloaded__dramBank3__Offloaded__dramBank3
Design hierarchy --- parent dramPlus__Offloaded__dramBank3__Offloaded__dramBank3 child dramPlus__Offloaded__dramBank2__Offloaded__dramBank2
Design hierarchy --- parent dramPlus__Offloaded__dramBank2__Offloaded__dramBank2 child dramPlus__Offloaded__dramBank1__Offloaded__dramBank1
Design hierarchy --- parent dramPlus__Offloaded__dramBank1__Offloaded__dramBank1 child dramPlus__Offloaded__dramBank0__Offloaded__dramBank0
Design hierarchy --- parent dramPlus__Offloaded__dramBank0__Offloaded__dramBank0 child dram
Design hierarchy --- parent dram child 
Design hierarchy --- parent dram child 
Design hierarchy --- parent dram child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank0__Offloaded__dramBank0 child dramBank0
Design hierarchy --- parent dramBank0 child 
Design hierarchy --- parent dramBank0 child 
Design hierarchy --- parent dramBank0 child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank1__Offloaded__dramBank1 child dramBank1
Design hierarchy --- parent dramBank1 child 
Design hierarchy --- parent dramBank1 child 
Design hierarchy --- parent dramBank1 child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank2__Offloaded__dramBank2 child dramBank2
Design hierarchy --- parent dramBank2 child 
Design hierarchy --- parent dramBank2 child 
Design hierarchy --- parent dramBank2 child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank3__Offloaded__dramBank3 child dramBank3
Design hierarchy --- parent dramBank3 child 
Design hierarchy --- parent dramBank3 child 
Design hierarchy --- parent dramBank3 child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank4__Offloaded__dramBank4 child dramBank4
Design hierarchy --- parent dramBank4 child 
Design hierarchy --- parent dramBank4 child 
Design hierarchy --- parent dramBank4 child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank5__Offloaded__dramBank5 child dramBank5
Design hierarchy --- parent dramBank5 child 
Design hierarchy --- parent dramBank5 child 
Design hierarchy --- parent dramBank5 child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank6__Offloaded__dramBank6 child dramBank6
Design hierarchy --- parent dramBank6 child 
Design hierarchy --- parent dramBank6 child 
Design hierarchy --- parent dramBank6 child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank7__Offloaded__dramBank7 child dramBank7
Design hierarchy --- parent dramBank7 child 
Design hierarchy --- parent dramBank7 child 
Design hierarchy --- parent dramBank7 child 
Design hierarchy --- parent result__Offloaded__dram child cachePlus__Offloaded__cacheMissPipe
Design hierarchy --- parent cachePlus__Offloaded__cacheMissPipe child cache
Design hierarchy --- parent cache child 
Design hierarchy --- parent cache child 
Design hierarchy --- parent cache child 
Design hierarchy --- parent cachePlus__Offloaded__cacheMissPipe child gPipe
Design hierarchy --- parent result__Offloaded__dram child dramPlus__Offloaded__dramBank7__Offloaded__dramBank7
Design hierarchy --- parent dramPlus__Offloaded__dramBank7__Offloaded__dramBank7 child dramPlus__Offloaded__dramBank6__Offloaded__dramBank6
Design hierarchy --- parent dramPlus__Offloaded__dramBank6__Offloaded__dramBank6 child dramPlus__Offloaded__dramBank5__Offloaded__dramBank5
Design hierarchy --- parent dramPlus__Offloaded__dramBank5__Offloaded__dramBank5 child dramPlus__Offloaded__dramBank4__Offloaded__dramBank4
Design hierarchy --- parent dramPlus__Offloaded__dramBank4__Offloaded__dramBank4 child dramPlus__Offloaded__dramBank3__Offloaded__dramBank3
Design hierarchy --- parent dramPlus__Offloaded__dramBank3__Offloaded__dramBank3 child dramPlus__Offloaded__dramBank2__Offloaded__dramBank2
Design hierarchy --- parent dramPlus__Offloaded__dramBank2__Offloaded__dramBank2 child dramPlus__Offloaded__dramBank1__Offloaded__dramBank1
Design hierarchy --- parent dramPlus__Offloaded__dramBank1__Offloaded__dramBank1 child dramPlus__Offloaded__dramBank0__Offloaded__dramBank0
Design hierarchy --- parent dramPlus__Offloaded__dramBank0__Offloaded__dramBank0 child dram
Design hierarchy --- parent dram child 
Design hierarchy --- parent dram child 
Design hierarchy --- parent dram child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank0__Offloaded__dramBank0 child dramBank0
Design hierarchy --- parent dramBank0 child 
Design hierarchy --- parent dramBank0 child 
Design hierarchy --- parent dramBank0 child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank1__Offloaded__dramBank1 child dramBank1
Design hierarchy --- parent dramBank1 child 
Design hierarchy --- parent dramBank1 child 
Design hierarchy --- parent dramBank1 child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank2__Offloaded__dramBank2 child dramBank2
Design hierarchy --- parent dramBank2 child 
Design hierarchy --- parent dramBank2 child 
Design hierarchy --- parent dramBank2 child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank3__Offloaded__dramBank3 child dramBank3
Design hierarchy --- parent dramBank3 child 
Design hierarchy --- parent dramBank3 child 
Design hierarchy --- parent dramBank3 child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank4__Offloaded__dramBank4 child dramBank4
Design hierarchy --- parent dramBank4 child 
Design hierarchy --- parent dramBank4 child 
Design hierarchy --- parent dramBank4 child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank5__Offloaded__dramBank5 child dramBank5
Design hierarchy --- parent dramBank5 child 
Design hierarchy --- parent dramBank5 child 
Design hierarchy --- parent dramBank5 child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank6__Offloaded__dramBank6 child dramBank6
Design hierarchy --- parent dramBank6 child 
Design hierarchy --- parent dramBank6 child 
Design hierarchy --- parent dramBank6 child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank7__Offloaded__dramBank7 child dramBank7
Design hierarchy --- parent dramBank7 child 
Design hierarchy --- parent dramBank7 child 
Design hierarchy --- parent dramBank7 child 
Design hierarchy --- parent ugPlus2__Offloaded__mem child xx4__Replicated
Design hierarchy --- parent xx4__Replicated child xx8__Offloaded__rankCalc
Design hierarchy --- parent xx8__Offloaded__rankCalc child ug
Design hierarchy --- parent ug child 
Design hierarchy --- parent ug child 
Design hierarchy --- parent ug child 
Design hierarchy --- parent xx8__Offloaded__rankCalc child rc2__Offloaded__div__Offloaded__div
Design hierarchy --- parent rc2__Offloaded__div__Offloaded__div child rc2__Offloaded__mul__Offloaded__mul
Design hierarchy --- parent rc2__Offloaded__mul__Offloaded__mul child xx2
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent rc2__Offloaded__mul__Offloaded__mul child mul2
Design hierarchy --- parent rc2__Offloaded__div__Offloaded__div child div1
Design hierarchy --- parent xx4__Replicated child xx8__Offloaded__rankCalc
Design hierarchy --- parent xx8__Offloaded__rankCalc child ug
Design hierarchy --- parent ug child 
Design hierarchy --- parent ug child 
Design hierarchy --- parent ug child 
Design hierarchy --- parent xx8__Offloaded__rankCalc child rc2__Offloaded__div__Offloaded__div
Design hierarchy --- parent rc2__Offloaded__div__Offloaded__div child rc2__Offloaded__mul__Offloaded__mul
Design hierarchy --- parent rc2__Offloaded__mul__Offloaded__mul child xx2
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent rc2__Offloaded__mul__Offloaded__mul child mul2
Design hierarchy --- parent rc2__Offloaded__div__Offloaded__div child div1
Design hierarchy --- parent xx4__Replicated child xx8__Offloaded__rankCalc
Design hierarchy --- parent xx8__Offloaded__rankCalc child ug
Design hierarchy --- parent ug child 
Design hierarchy --- parent ug child 
Design hierarchy --- parent ug child 
Design hierarchy --- parent xx8__Offloaded__rankCalc child rc2__Offloaded__div__Offloaded__div
Design hierarchy --- parent rc2__Offloaded__div__Offloaded__div child rc2__Offloaded__mul__Offloaded__mul
Design hierarchy --- parent rc2__Offloaded__mul__Offloaded__mul child xx2
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent rc2__Offloaded__mul__Offloaded__mul child mul2
Design hierarchy --- parent rc2__Offloaded__div__Offloaded__div child div1
Design hierarchy --- parent xx4__Replicated child xx8__Offloaded__rankCalc
Design hierarchy --- parent xx8__Offloaded__rankCalc child ug
Design hierarchy --- parent ug child 
Design hierarchy --- parent ug child 
Design hierarchy --- parent ug child 
Design hierarchy --- parent xx8__Offloaded__rankCalc child rc2__Offloaded__div__Offloaded__div
Design hierarchy --- parent rc2__Offloaded__div__Offloaded__div child rc2__Offloaded__mul__Offloaded__mul
Design hierarchy --- parent rc2__Offloaded__mul__Offloaded__mul child xx2
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent rc2__Offloaded__mul__Offloaded__mul child mul2
Design hierarchy --- parent rc2__Offloaded__div__Offloaded__div child div1
Design hierarchy --- parent xx4__Replicated child xx8__Offloaded__rankCalc
Design hierarchy --- parent xx8__Offloaded__rankCalc child ug
Design hierarchy --- parent ug child 
Design hierarchy --- parent ug child 
Design hierarchy --- parent ug child 
Design hierarchy --- parent xx8__Offloaded__rankCalc child rc2__Offloaded__div__Offloaded__div
Design hierarchy --- parent rc2__Offloaded__div__Offloaded__div child rc2__Offloaded__mul__Offloaded__mul
Design hierarchy --- parent rc2__Offloaded__mul__Offloaded__mul child xx2
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent rc2__Offloaded__mul__Offloaded__mul child mul2
Design hierarchy --- parent rc2__Offloaded__div__Offloaded__div child div1
Design hierarchy --- parent xx4__Replicated child xx8__Offloaded__rankCalc
Design hierarchy --- parent xx8__Offloaded__rankCalc child ug
Design hierarchy --- parent ug child 
Design hierarchy --- parent ug child 
Design hierarchy --- parent ug child 
Design hierarchy --- parent xx8__Offloaded__rankCalc child rc2__Offloaded__div__Offloaded__div
Design hierarchy --- parent rc2__Offloaded__div__Offloaded__div child rc2__Offloaded__mul__Offloaded__mul
Design hierarchy --- parent rc2__Offloaded__mul__Offloaded__mul child xx2
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent rc2__Offloaded__mul__Offloaded__mul child mul2
Design hierarchy --- parent rc2__Offloaded__div__Offloaded__div child div1
Design hierarchy --- parent xx4__Replicated child xx8__Offloaded__rankCalc
Design hierarchy --- parent xx8__Offloaded__rankCalc child ug
Design hierarchy --- parent ug child 
Design hierarchy --- parent ug child 
Design hierarchy --- parent ug child 
Design hierarchy --- parent xx8__Offloaded__rankCalc child rc2__Offloaded__div__Offloaded__div
Design hierarchy --- parent rc2__Offloaded__div__Offloaded__div child rc2__Offloaded__mul__Offloaded__mul
Design hierarchy --- parent rc2__Offloaded__mul__Offloaded__mul child xx2
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent rc2__Offloaded__mul__Offloaded__mul child mul2
Design hierarchy --- parent rc2__Offloaded__div__Offloaded__div child div1
Design hierarchy --- parent xx4__Replicated child xx8__Offloaded__rankCalc
Design hierarchy --- parent xx8__Offloaded__rankCalc child ug
Design hierarchy --- parent ug child 
Design hierarchy --- parent ug child 
Design hierarchy --- parent ug child 
Design hierarchy --- parent xx8__Offloaded__rankCalc child rc2__Offloaded__div__Offloaded__div
Design hierarchy --- parent rc2__Offloaded__div__Offloaded__div child rc2__Offloaded__mul__Offloaded__mul
Design hierarchy --- parent rc2__Offloaded__mul__Offloaded__mul child xx2
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent rc2__Offloaded__mul__Offloaded__mul child mul2
Design hierarchy --- parent rc2__Offloaded__div__Offloaded__div child div1
Design hierarchy --- parent xx4__Replicated child RRDistributorComponent
Design hierarchy --- parent RRDistributorComponent child gRRDistributor
Design hierarchy --- parent xx4__Replicated child RRAggregatorComponent_1
Design hierarchy --- parent RRAggregatorComponent_1 child gRRArbiter
Design hierarchy --- parent xx4__Replicated child gTaggedRRArbiter
Design hierarchy --- parent xx4__Replicated child 
Design hierarchy --- parent ugPlus2__Offloaded__mem child prMem
Design hierarchy --- parent prMem child result__Offloaded__dram
Design hierarchy --- parent result__Offloaded__dram child cachePlus__Offloaded__cacheMissPipe
Design hierarchy --- parent cachePlus__Offloaded__cacheMissPipe child cache
Design hierarchy --- parent cache child 
Design hierarchy --- parent cache child 
Design hierarchy --- parent cache child 
Design hierarchy --- parent cachePlus__Offloaded__cacheMissPipe child gPipe
Design hierarchy --- parent result__Offloaded__dram child dramPlus__Offloaded__dramBank7__Offloaded__dramBank7
Design hierarchy --- parent dramPlus__Offloaded__dramBank7__Offloaded__dramBank7 child dramPlus__Offloaded__dramBank6__Offloaded__dramBank6
Design hierarchy --- parent dramPlus__Offloaded__dramBank6__Offloaded__dramBank6 child dramPlus__Offloaded__dramBank5__Offloaded__dramBank5
Design hierarchy --- parent dramPlus__Offloaded__dramBank5__Offloaded__dramBank5 child dramPlus__Offloaded__dramBank4__Offloaded__dramBank4
Design hierarchy --- parent dramPlus__Offloaded__dramBank4__Offloaded__dramBank4 child dramPlus__Offloaded__dramBank3__Offloaded__dramBank3
Design hierarchy --- parent dramPlus__Offloaded__dramBank3__Offloaded__dramBank3 child dramPlus__Offloaded__dramBank2__Offloaded__dramBank2
Design hierarchy --- parent dramPlus__Offloaded__dramBank2__Offloaded__dramBank2 child dramPlus__Offloaded__dramBank1__Offloaded__dramBank1
Design hierarchy --- parent dramPlus__Offloaded__dramBank1__Offloaded__dramBank1 child dramPlus__Offloaded__dramBank0__Offloaded__dramBank0
Design hierarchy --- parent dramPlus__Offloaded__dramBank0__Offloaded__dramBank0 child dram
Design hierarchy --- parent dram child 
Design hierarchy --- parent dram child 
Design hierarchy --- parent dram child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank0__Offloaded__dramBank0 child dramBank0
Design hierarchy --- parent dramBank0 child 
Design hierarchy --- parent dramBank0 child 
Design hierarchy --- parent dramBank0 child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank1__Offloaded__dramBank1 child dramBank1
Design hierarchy --- parent dramBank1 child 
Design hierarchy --- parent dramBank1 child 
Design hierarchy --- parent dramBank1 child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank2__Offloaded__dramBank2 child dramBank2
Design hierarchy --- parent dramBank2 child 
Design hierarchy --- parent dramBank2 child 
Design hierarchy --- parent dramBank2 child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank3__Offloaded__dramBank3 child dramBank3
Design hierarchy --- parent dramBank3 child 
Design hierarchy --- parent dramBank3 child 
Design hierarchy --- parent dramBank3 child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank4__Offloaded__dramBank4 child dramBank4
Design hierarchy --- parent dramBank4 child 
Design hierarchy --- parent dramBank4 child 
Design hierarchy --- parent dramBank4 child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank5__Offloaded__dramBank5 child dramBank5
Design hierarchy --- parent dramBank5 child 
Design hierarchy --- parent dramBank5 child 
Design hierarchy --- parent dramBank5 child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank6__Offloaded__dramBank6 child dramBank6
Design hierarchy --- parent dramBank6 child 
Design hierarchy --- parent dramBank6 child 
Design hierarchy --- parent dramBank6 child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank7__Offloaded__dramBank7 child dramBank7
Design hierarchy --- parent dramBank7 child 
Design hierarchy --- parent dramBank7 child 
Design hierarchy --- parent dramBank7 child 
PCREPORT: module uwPlus1__Offloaded__add__Offloaded__add registered for pc moduleId is 82
PCREPORT: PC is registered name: in type 1 moduleId 82 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 82 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 82 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 82 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 82 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 82 portId 0
PCREPORT: module uwPlus1__Offloaded__mem__Offloaded__mem registered for pc moduleId is 83
PCREPORT: PC is registered name: in type 1 moduleId 83 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 83 portId 2
PCREPORT: PC is registered name: add type 1 moduleId 83 portId 3
PCREPORT: PC is registered name: offloadRate type 2 moduleId 83 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 83 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 83 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 83 portId 0
PCREPORT: module uwPlus1__Offloaded__lock__Offloaded__lock registered for pc moduleId is 84
PCREPORT: PC is registered name: in type 1 moduleId 84 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 84 portId 2
PCREPORT: PC is registered name: mem type 1 moduleId 84 portId 3
PCREPORT: PC is registered name: add type 1 moduleId 84 portId 4
PCREPORT: PC is registered name: offloadRate type 2 moduleId 84 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 84 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 84 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 84 portId 0
PCREPORT: module xx5__Replicated registered for pc moduleId is 85
PCREPORT: PC is registered name: in type 1 moduleId 85 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 85 portId 2
PCREPORT: PC is registered name: mem type 1 moduleId 85 portId 3
PCREPORT: PC is registered name: lock type 1 moduleId 85 portId 4
PCREPORT: PC is registered name: add type 1 moduleId 85 portId 5
PCREPORT: PC is registered name: offloadRate type 2 moduleId 85 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 85 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 85 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 85 portId 0
PCREPORT: module uw registered for pc moduleId is 86
PCREPORT: PC is registered name: in type 1 moduleId 86 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 86 portId 2
PCREPORT: PC is registered name: mem type 1 moduleId 86 portId 3
PCREPORT: PC is registered name: lock type 1 moduleId 86 portId 4
PCREPORT: PC is registered name: add type 1 moduleId 86 portId 5
PCREPORT: PC is registered name: offloadRate type 2 moduleId 86 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 86 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 86 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 86 portId 0
PCREPORT: module uw registered for pc moduleId is 87
PCREPORT: PC is registered name: in type 1 moduleId 87 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 87 portId 2
PCREPORT: PC is registered name: mem type 1 moduleId 87 portId 3
PCREPORT: PC is registered name: lock type 1 moduleId 87 portId 4
PCREPORT: PC is registered name: add type 1 moduleId 87 portId 5
PCREPORT: PC is registered name: offloadRate type 2 moduleId 87 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 87 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 87 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 87 portId 0
PCREPORT: module uw registered for pc moduleId is 88
PCREPORT: PC is registered name: in type 1 moduleId 88 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 88 portId 2
PCREPORT: PC is registered name: mem type 1 moduleId 88 portId 3
PCREPORT: PC is registered name: lock type 1 moduleId 88 portId 4
PCREPORT: PC is registered name: add type 1 moduleId 88 portId 5
PCREPORT: PC is registered name: offloadRate type 2 moduleId 88 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 88 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 88 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 88 portId 0
PCREPORT: module uw registered for pc moduleId is 89
PCREPORT: PC is registered name: in type 1 moduleId 89 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 89 portId 2
PCREPORT: PC is registered name: mem type 1 moduleId 89 portId 3
PCREPORT: PC is registered name: lock type 1 moduleId 89 portId 4
PCREPORT: PC is registered name: add type 1 moduleId 89 portId 5
PCREPORT: PC is registered name: offloadRate type 2 moduleId 89 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 89 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 89 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 89 portId 0
PCREPORT: module uw registered for pc moduleId is 90
PCREPORT: PC is registered name: in type 1 moduleId 90 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 90 portId 2
PCREPORT: PC is registered name: mem type 1 moduleId 90 portId 3
PCREPORT: PC is registered name: lock type 1 moduleId 90 portId 4
PCREPORT: PC is registered name: add type 1 moduleId 90 portId 5
PCREPORT: PC is registered name: offloadRate type 2 moduleId 90 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 90 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 90 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 90 portId 0
PCREPORT: module uw registered for pc moduleId is 91
PCREPORT: PC is registered name: in type 1 moduleId 91 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 91 portId 2
PCREPORT: PC is registered name: mem type 1 moduleId 91 portId 3
PCREPORT: PC is registered name: lock type 1 moduleId 91 portId 4
PCREPORT: PC is registered name: add type 1 moduleId 91 portId 5
PCREPORT: PC is registered name: offloadRate type 2 moduleId 91 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 91 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 91 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 91 portId 0
PCREPORT: module uw registered for pc moduleId is 92
PCREPORT: PC is registered name: in type 1 moduleId 92 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 92 portId 2
PCREPORT: PC is registered name: mem type 1 moduleId 92 portId 3
PCREPORT: PC is registered name: lock type 1 moduleId 92 portId 4
PCREPORT: PC is registered name: add type 1 moduleId 92 portId 5
PCREPORT: PC is registered name: offloadRate type 2 moduleId 92 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 92 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 92 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 92 portId 0
PCREPORT: module uw registered for pc moduleId is 93
PCREPORT: PC is registered name: in type 1 moduleId 93 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 93 portId 2
PCREPORT: PC is registered name: mem type 1 moduleId 93 portId 3
PCREPORT: PC is registered name: lock type 1 moduleId 93 portId 4
PCREPORT: PC is registered name: add type 1 moduleId 93 portId 5
PCREPORT: PC is registered name: offloadRate type 2 moduleId 93 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 93 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 93 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 93 portId 0
Design hierarchy --- parent xx5__Replicated child uw
Design hierarchy --- parent uw child 
Design hierarchy --- parent uw child 
Design hierarchy --- parent uw child 
Design hierarchy --- parent xx5__Replicated child uw
Design hierarchy --- parent uw child 
Design hierarchy --- parent uw child 
Design hierarchy --- parent uw child 
Design hierarchy --- parent xx5__Replicated child uw
Design hierarchy --- parent uw child 
Design hierarchy --- parent uw child 
Design hierarchy --- parent uw child 
Design hierarchy --- parent xx5__Replicated child uw
Design hierarchy --- parent uw child 
Design hierarchy --- parent uw child 
Design hierarchy --- parent uw child 
Design hierarchy --- parent xx5__Replicated child uw
Design hierarchy --- parent uw child 
Design hierarchy --- parent uw child 
Design hierarchy --- parent uw child 
Design hierarchy --- parent xx5__Replicated child uw
Design hierarchy --- parent uw child 
Design hierarchy --- parent uw child 
Design hierarchy --- parent uw child 
Design hierarchy --- parent xx5__Replicated child uw
Design hierarchy --- parent uw child 
Design hierarchy --- parent uw child 
Design hierarchy --- parent uw child 
Design hierarchy --- parent xx5__Replicated child uw
Design hierarchy --- parent uw child 
Design hierarchy --- parent uw child 
Design hierarchy --- parent uw child 
Design hierarchy --- parent xx5__Replicated child RRDistributorComponent_1
Design hierarchy --- parent RRDistributorComponent_1 child gRRDistributor_1
Design hierarchy --- parent xx5__Replicated child RRAggregatorComponent_3
Design hierarchy --- parent RRAggregatorComponent_3 child gRRArbiter_1
Design hierarchy --- parent xx5__Replicated child gTaggedRRArbiter_1
Design hierarchy --- parent xx5__Replicated child gTaggedRRArbiter_2
Design hierarchy --- parent xx5__Replicated child gTaggedRRArbiter_3
Design hierarchy --- parent xx5__Replicated child 
Design hierarchy --- parent xx5__Replicated child 
Design hierarchy --- parent xx5__Replicated child 
PCREPORT: module lock registered for pc moduleId is 94
PCREPORT: PC is registered name: in type 1 moduleId 94 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 94 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 94 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 94 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 94 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 94 portId 0
Design hierarchy --- parent uwPlus1__Offloaded__lock__Offloaded__lock child xx5__Replicated
Design hierarchy --- parent xx5__Replicated child uw
Design hierarchy --- parent uw child 
Design hierarchy --- parent uw child 
Design hierarchy --- parent uw child 
Design hierarchy --- parent xx5__Replicated child uw
Design hierarchy --- parent uw child 
Design hierarchy --- parent uw child 
Design hierarchy --- parent uw child 
Design hierarchy --- parent xx5__Replicated child uw
Design hierarchy --- parent uw child 
Design hierarchy --- parent uw child 
Design hierarchy --- parent uw child 
Design hierarchy --- parent xx5__Replicated child uw
Design hierarchy --- parent uw child 
Design hierarchy --- parent uw child 
Design hierarchy --- parent uw child 
Design hierarchy --- parent xx5__Replicated child uw
Design hierarchy --- parent uw child 
Design hierarchy --- parent uw child 
Design hierarchy --- parent uw child 
Design hierarchy --- parent xx5__Replicated child uw
Design hierarchy --- parent uw child 
Design hierarchy --- parent uw child 
Design hierarchy --- parent uw child 
Design hierarchy --- parent xx5__Replicated child uw
Design hierarchy --- parent uw child 
Design hierarchy --- parent uw child 
Design hierarchy --- parent uw child 
Design hierarchy --- parent xx5__Replicated child uw
Design hierarchy --- parent uw child 
Design hierarchy --- parent uw child 
Design hierarchy --- parent uw child 
Design hierarchy --- parent xx5__Replicated child RRDistributorComponent_1
Design hierarchy --- parent RRDistributorComponent_1 child gRRDistributor_1
Design hierarchy --- parent xx5__Replicated child RRAggregatorComponent_3
Design hierarchy --- parent RRAggregatorComponent_3 child gRRArbiter_1
Design hierarchy --- parent xx5__Replicated child gTaggedRRArbiter_1
Design hierarchy --- parent xx5__Replicated child gTaggedRRArbiter_2
Design hierarchy --- parent xx5__Replicated child gTaggedRRArbiter_3
Design hierarchy --- parent xx5__Replicated child 
Design hierarchy --- parent xx5__Replicated child 
Design hierarchy --- parent xx5__Replicated child 
Design hierarchy --- parent uwPlus1__Offloaded__lock__Offloaded__lock child lock
PCREPORT: module prMem registered for pc moduleId is 95
PCREPORT: PC is registered name: in type 1 moduleId 95 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 95 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 95 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 95 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 95 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 95 portId 0
PCREPORT: module result__Offloaded__dram registered for pc moduleId is 96
PCREPORT: PC is registered name: in type 1 moduleId 96 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 96 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 96 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 96 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 96 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 96 portId 0
PCREPORT: module cachePlus__Offloaded__cacheMissPipe registered for pc moduleId is 97
PCREPORT: PC is registered name: in type 1 moduleId 97 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 97 portId 2
PCREPORT: PC is registered name: dram type 1 moduleId 97 portId 3
PCREPORT: PC is registered name: offloadRate type 2 moduleId 97 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 97 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 97 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 97 portId 0
PCREPORT: module cache registered for pc moduleId is 98
PCREPORT: PC is registered name: in type 1 moduleId 98 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 98 portId 2
PCREPORT: PC is registered name: cacheMissPipe type 1 moduleId 98 portId 3
PCREPORT: PC is registered name: dram type 1 moduleId 98 portId 4
PCREPORT: PC is registered name: offloadRate type 2 moduleId 98 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 98 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 98 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 98 portId 0
PCREPORT: module gPipe_1 registered for pc moduleId is 99
PCREPORT: PC is registered name: in type 1 moduleId 99 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 99 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 99 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 99 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 99 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 99 portId 0
Design hierarchy --- parent cachePlus__Offloaded__cacheMissPipe child cache
Design hierarchy --- parent cache child 
Design hierarchy --- parent cache child 
Design hierarchy --- parent cache child 
Design hierarchy --- parent cachePlus__Offloaded__cacheMissPipe child gPipe_1
PCREPORT: module dramPlus__Offloaded__dramBank7__Offloaded__dramBank7 registered for pc moduleId is 100
PCREPORT: PC is registered name: in type 1 moduleId 100 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 100 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 100 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 100 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 100 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 100 portId 0
PCREPORT: module dramPlus__Offloaded__dramBank6__Offloaded__dramBank6 registered for pc moduleId is 101
PCREPORT: PC is registered name: in type 1 moduleId 101 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 101 portId 2
PCREPORT: PC is registered name: dramBank7 type 1 moduleId 101 portId 3
PCREPORT: PC is registered name: offloadRate type 2 moduleId 101 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 101 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 101 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 101 portId 0
PCREPORT: module dramPlus__Offloaded__dramBank5__Offloaded__dramBank5 registered for pc moduleId is 102
PCREPORT: PC is registered name: in type 1 moduleId 102 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 102 portId 2
PCREPORT: PC is registered name: dramBank6 type 1 moduleId 102 portId 3
PCREPORT: PC is registered name: dramBank7 type 1 moduleId 102 portId 4
PCREPORT: PC is registered name: offloadRate type 2 moduleId 102 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 102 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 102 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 102 portId 0
PCREPORT: module dramPlus__Offloaded__dramBank4__Offloaded__dramBank4 registered for pc moduleId is 103
PCREPORT: PC is registered name: in type 1 moduleId 103 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 103 portId 2
PCREPORT: PC is registered name: dramBank5 type 1 moduleId 103 portId 3
PCREPORT: PC is registered name: dramBank6 type 1 moduleId 103 portId 4
PCREPORT: PC is registered name: dramBank7 type 1 moduleId 103 portId 5
PCREPORT: PC is registered name: offloadRate type 2 moduleId 103 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 103 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 103 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 103 portId 0
PCREPORT: module dramPlus__Offloaded__dramBank3__Offloaded__dramBank3 registered for pc moduleId is 104
PCREPORT: PC is registered name: in type 1 moduleId 104 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 104 portId 2
PCREPORT: PC is registered name: dramBank4 type 1 moduleId 104 portId 3
PCREPORT: PC is registered name: dramBank5 type 1 moduleId 104 portId 4
PCREPORT: PC is registered name: dramBank6 type 1 moduleId 104 portId 5
PCREPORT: PC is registered name: dramBank7 type 1 moduleId 104 portId 6
PCREPORT: PC is registered name: offloadRate type 2 moduleId 104 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 104 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 104 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 104 portId 0
PCREPORT: module dramPlus__Offloaded__dramBank2__Offloaded__dramBank2 registered for pc moduleId is 105
PCREPORT: PC is registered name: in type 1 moduleId 105 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 105 portId 2
PCREPORT: PC is registered name: dramBank3 type 1 moduleId 105 portId 3
PCREPORT: PC is registered name: dramBank4 type 1 moduleId 105 portId 4
PCREPORT: PC is registered name: dramBank5 type 1 moduleId 105 portId 5
PCREPORT: PC is registered name: dramBank6 type 1 moduleId 105 portId 6
PCREPORT: PC is registered name: dramBank7 type 1 moduleId 105 portId 7
PCREPORT: PC is registered name: offloadRate type 2 moduleId 105 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 105 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 105 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 105 portId 0
PCREPORT: module dramPlus__Offloaded__dramBank1__Offloaded__dramBank1 registered for pc moduleId is 106
PCREPORT: PC is registered name: in type 1 moduleId 106 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 106 portId 2
PCREPORT: PC is registered name: dramBank2 type 1 moduleId 106 portId 3
PCREPORT: PC is registered name: dramBank3 type 1 moduleId 106 portId 4
PCREPORT: PC is registered name: dramBank4 type 1 moduleId 106 portId 5
PCREPORT: PC is registered name: dramBank5 type 1 moduleId 106 portId 6
PCREPORT: PC is registered name: dramBank6 type 1 moduleId 106 portId 7
PCREPORT: PC is registered name: dramBank7 type 1 moduleId 106 portId 8
PCREPORT: PC is registered name: offloadRate type 2 moduleId 106 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 106 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 106 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 106 portId 0
PCREPORT: module dramPlus__Offloaded__dramBank0__Offloaded__dramBank0 registered for pc moduleId is 107
PCREPORT: PC is registered name: in type 1 moduleId 107 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 107 portId 2
PCREPORT: PC is registered name: dramBank1 type 1 moduleId 107 portId 3
PCREPORT: PC is registered name: dramBank2 type 1 moduleId 107 portId 4
PCREPORT: PC is registered name: dramBank3 type 1 moduleId 107 portId 5
PCREPORT: PC is registered name: dramBank4 type 1 moduleId 107 portId 6
PCREPORT: PC is registered name: dramBank5 type 1 moduleId 107 portId 7
PCREPORT: PC is registered name: dramBank6 type 1 moduleId 107 portId 8
PCREPORT: PC is registered name: dramBank7 type 1 moduleId 107 portId 9
PCREPORT: PC is registered name: offloadRate type 2 moduleId 107 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 107 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 107 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 107 portId 0
PCREPORT: module dram registered for pc moduleId is 108
PCREPORT: PC is registered name: in type 1 moduleId 108 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 108 portId 2
PCREPORT: PC is registered name: dramBank0 type 1 moduleId 108 portId 3
PCREPORT: PC is registered name: dramBank1 type 1 moduleId 108 portId 4
PCREPORT: PC is registered name: dramBank2 type 1 moduleId 108 portId 5
PCREPORT: PC is registered name: dramBank3 type 1 moduleId 108 portId 6
PCREPORT: PC is registered name: dramBank4 type 1 moduleId 108 portId 7
PCREPORT: PC is registered name: dramBank5 type 1 moduleId 108 portId 8
PCREPORT: PC is registered name: dramBank6 type 1 moduleId 108 portId 9
PCREPORT: PC is registered name: dramBank7 type 1 moduleId 108 portId 10
PCREPORT: PC is registered name: offloadRate type 2 moduleId 108 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 108 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 108 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 108 portId 0
PCREPORT: module dramBank0 registered for pc moduleId is 109
PCREPORT: PC is registered name: in type 1 moduleId 109 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 109 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 109 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 109 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 109 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 109 portId 0
Design hierarchy --- parent dramPlus__Offloaded__dramBank0__Offloaded__dramBank0 child dram
Design hierarchy --- parent dram child 
Design hierarchy --- parent dram child 
Design hierarchy --- parent dram child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank0__Offloaded__dramBank0 child dramBank0
Design hierarchy --- parent dramBank0 child 
Design hierarchy --- parent dramBank0 child 
Design hierarchy --- parent dramBank0 child 
PCREPORT: module dramBank1 registered for pc moduleId is 110
PCREPORT: PC is registered name: in type 1 moduleId 110 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 110 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 110 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 110 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 110 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 110 portId 0
Design hierarchy --- parent dramPlus__Offloaded__dramBank1__Offloaded__dramBank1 child dramPlus__Offloaded__dramBank0__Offloaded__dramBank0
Design hierarchy --- parent dramPlus__Offloaded__dramBank0__Offloaded__dramBank0 child dram
Design hierarchy --- parent dram child 
Design hierarchy --- parent dram child 
Design hierarchy --- parent dram child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank0__Offloaded__dramBank0 child dramBank0
Design hierarchy --- parent dramBank0 child 
Design hierarchy --- parent dramBank0 child 
Design hierarchy --- parent dramBank0 child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank1__Offloaded__dramBank1 child dramBank1
Design hierarchy --- parent dramBank1 child 
Design hierarchy --- parent dramBank1 child 
Design hierarchy --- parent dramBank1 child 
PCREPORT: module dramBank2 registered for pc moduleId is 111
PCREPORT: PC is registered name: in type 1 moduleId 111 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 111 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 111 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 111 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 111 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 111 portId 0
Design hierarchy --- parent dramPlus__Offloaded__dramBank2__Offloaded__dramBank2 child dramPlus__Offloaded__dramBank1__Offloaded__dramBank1
Design hierarchy --- parent dramPlus__Offloaded__dramBank1__Offloaded__dramBank1 child dramPlus__Offloaded__dramBank0__Offloaded__dramBank0
Design hierarchy --- parent dramPlus__Offloaded__dramBank0__Offloaded__dramBank0 child dram
Design hierarchy --- parent dram child 
Design hierarchy --- parent dram child 
Design hierarchy --- parent dram child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank0__Offloaded__dramBank0 child dramBank0
Design hierarchy --- parent dramBank0 child 
Design hierarchy --- parent dramBank0 child 
Design hierarchy --- parent dramBank0 child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank1__Offloaded__dramBank1 child dramBank1
Design hierarchy --- parent dramBank1 child 
Design hierarchy --- parent dramBank1 child 
Design hierarchy --- parent dramBank1 child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank2__Offloaded__dramBank2 child dramBank2
Design hierarchy --- parent dramBank2 child 
Design hierarchy --- parent dramBank2 child 
Design hierarchy --- parent dramBank2 child 
PCREPORT: module dramBank3 registered for pc moduleId is 112
PCREPORT: PC is registered name: in type 1 moduleId 112 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 112 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 112 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 112 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 112 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 112 portId 0
Design hierarchy --- parent dramPlus__Offloaded__dramBank3__Offloaded__dramBank3 child dramPlus__Offloaded__dramBank2__Offloaded__dramBank2
Design hierarchy --- parent dramPlus__Offloaded__dramBank2__Offloaded__dramBank2 child dramPlus__Offloaded__dramBank1__Offloaded__dramBank1
Design hierarchy --- parent dramPlus__Offloaded__dramBank1__Offloaded__dramBank1 child dramPlus__Offloaded__dramBank0__Offloaded__dramBank0
Design hierarchy --- parent dramPlus__Offloaded__dramBank0__Offloaded__dramBank0 child dram
Design hierarchy --- parent dram child 
Design hierarchy --- parent dram child 
Design hierarchy --- parent dram child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank0__Offloaded__dramBank0 child dramBank0
Design hierarchy --- parent dramBank0 child 
Design hierarchy --- parent dramBank0 child 
Design hierarchy --- parent dramBank0 child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank1__Offloaded__dramBank1 child dramBank1
Design hierarchy --- parent dramBank1 child 
Design hierarchy --- parent dramBank1 child 
Design hierarchy --- parent dramBank1 child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank2__Offloaded__dramBank2 child dramBank2
Design hierarchy --- parent dramBank2 child 
Design hierarchy --- parent dramBank2 child 
Design hierarchy --- parent dramBank2 child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank3__Offloaded__dramBank3 child dramBank3
Design hierarchy --- parent dramBank3 child 
Design hierarchy --- parent dramBank3 child 
Design hierarchy --- parent dramBank3 child 
PCREPORT: module dramBank4 registered for pc moduleId is 113
PCREPORT: PC is registered name: in type 1 moduleId 113 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 113 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 113 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 113 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 113 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 113 portId 0
Design hierarchy --- parent dramPlus__Offloaded__dramBank4__Offloaded__dramBank4 child dramPlus__Offloaded__dramBank3__Offloaded__dramBank3
Design hierarchy --- parent dramPlus__Offloaded__dramBank3__Offloaded__dramBank3 child dramPlus__Offloaded__dramBank2__Offloaded__dramBank2
Design hierarchy --- parent dramPlus__Offloaded__dramBank2__Offloaded__dramBank2 child dramPlus__Offloaded__dramBank1__Offloaded__dramBank1
Design hierarchy --- parent dramPlus__Offloaded__dramBank1__Offloaded__dramBank1 child dramPlus__Offloaded__dramBank0__Offloaded__dramBank0
Design hierarchy --- parent dramPlus__Offloaded__dramBank0__Offloaded__dramBank0 child dram
Design hierarchy --- parent dram child 
Design hierarchy --- parent dram child 
Design hierarchy --- parent dram child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank0__Offloaded__dramBank0 child dramBank0
Design hierarchy --- parent dramBank0 child 
Design hierarchy --- parent dramBank0 child 
Design hierarchy --- parent dramBank0 child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank1__Offloaded__dramBank1 child dramBank1
Design hierarchy --- parent dramBank1 child 
Design hierarchy --- parent dramBank1 child 
Design hierarchy --- parent dramBank1 child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank2__Offloaded__dramBank2 child dramBank2
Design hierarchy --- parent dramBank2 child 
Design hierarchy --- parent dramBank2 child 
Design hierarchy --- parent dramBank2 child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank3__Offloaded__dramBank3 child dramBank3
Design hierarchy --- parent dramBank3 child 
Design hierarchy --- parent dramBank3 child 
Design hierarchy --- parent dramBank3 child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank4__Offloaded__dramBank4 child dramBank4
Design hierarchy --- parent dramBank4 child 
Design hierarchy --- parent dramBank4 child 
Design hierarchy --- parent dramBank4 child 
PCREPORT: module dramBank5 registered for pc moduleId is 114
PCREPORT: PC is registered name: in type 1 moduleId 114 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 114 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 114 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 114 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 114 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 114 portId 0
Design hierarchy --- parent dramPlus__Offloaded__dramBank5__Offloaded__dramBank5 child dramPlus__Offloaded__dramBank4__Offloaded__dramBank4
Design hierarchy --- parent dramPlus__Offloaded__dramBank4__Offloaded__dramBank4 child dramPlus__Offloaded__dramBank3__Offloaded__dramBank3
Design hierarchy --- parent dramPlus__Offloaded__dramBank3__Offloaded__dramBank3 child dramPlus__Offloaded__dramBank2__Offloaded__dramBank2
Design hierarchy --- parent dramPlus__Offloaded__dramBank2__Offloaded__dramBank2 child dramPlus__Offloaded__dramBank1__Offloaded__dramBank1
Design hierarchy --- parent dramPlus__Offloaded__dramBank1__Offloaded__dramBank1 child dramPlus__Offloaded__dramBank0__Offloaded__dramBank0
Design hierarchy --- parent dramPlus__Offloaded__dramBank0__Offloaded__dramBank0 child dram
Design hierarchy --- parent dram child 
Design hierarchy --- parent dram child 
Design hierarchy --- parent dram child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank0__Offloaded__dramBank0 child dramBank0
Design hierarchy --- parent dramBank0 child 
Design hierarchy --- parent dramBank0 child 
Design hierarchy --- parent dramBank0 child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank1__Offloaded__dramBank1 child dramBank1
Design hierarchy --- parent dramBank1 child 
Design hierarchy --- parent dramBank1 child 
Design hierarchy --- parent dramBank1 child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank2__Offloaded__dramBank2 child dramBank2
Design hierarchy --- parent dramBank2 child 
Design hierarchy --- parent dramBank2 child 
Design hierarchy --- parent dramBank2 child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank3__Offloaded__dramBank3 child dramBank3
Design hierarchy --- parent dramBank3 child 
Design hierarchy --- parent dramBank3 child 
Design hierarchy --- parent dramBank3 child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank4__Offloaded__dramBank4 child dramBank4
Design hierarchy --- parent dramBank4 child 
Design hierarchy --- parent dramBank4 child 
Design hierarchy --- parent dramBank4 child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank5__Offloaded__dramBank5 child dramBank5
Design hierarchy --- parent dramBank5 child 
Design hierarchy --- parent dramBank5 child 
Design hierarchy --- parent dramBank5 child 
PCREPORT: module dramBank6 registered for pc moduleId is 115
PCREPORT: PC is registered name: in type 1 moduleId 115 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 115 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 115 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 115 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 115 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 115 portId 0
Design hierarchy --- parent dramPlus__Offloaded__dramBank6__Offloaded__dramBank6 child dramPlus__Offloaded__dramBank5__Offloaded__dramBank5
Design hierarchy --- parent dramPlus__Offloaded__dramBank5__Offloaded__dramBank5 child dramPlus__Offloaded__dramBank4__Offloaded__dramBank4
Design hierarchy --- parent dramPlus__Offloaded__dramBank4__Offloaded__dramBank4 child dramPlus__Offloaded__dramBank3__Offloaded__dramBank3
Design hierarchy --- parent dramPlus__Offloaded__dramBank3__Offloaded__dramBank3 child dramPlus__Offloaded__dramBank2__Offloaded__dramBank2
Design hierarchy --- parent dramPlus__Offloaded__dramBank2__Offloaded__dramBank2 child dramPlus__Offloaded__dramBank1__Offloaded__dramBank1
Design hierarchy --- parent dramPlus__Offloaded__dramBank1__Offloaded__dramBank1 child dramPlus__Offloaded__dramBank0__Offloaded__dramBank0
Design hierarchy --- parent dramPlus__Offloaded__dramBank0__Offloaded__dramBank0 child dram
Design hierarchy --- parent dram child 
Design hierarchy --- parent dram child 
Design hierarchy --- parent dram child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank0__Offloaded__dramBank0 child dramBank0
Design hierarchy --- parent dramBank0 child 
Design hierarchy --- parent dramBank0 child 
Design hierarchy --- parent dramBank0 child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank1__Offloaded__dramBank1 child dramBank1
Design hierarchy --- parent dramBank1 child 
Design hierarchy --- parent dramBank1 child 
Design hierarchy --- parent dramBank1 child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank2__Offloaded__dramBank2 child dramBank2
Design hierarchy --- parent dramBank2 child 
Design hierarchy --- parent dramBank2 child 
Design hierarchy --- parent dramBank2 child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank3__Offloaded__dramBank3 child dramBank3
Design hierarchy --- parent dramBank3 child 
Design hierarchy --- parent dramBank3 child 
Design hierarchy --- parent dramBank3 child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank4__Offloaded__dramBank4 child dramBank4
Design hierarchy --- parent dramBank4 child 
Design hierarchy --- parent dramBank4 child 
Design hierarchy --- parent dramBank4 child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank5__Offloaded__dramBank5 child dramBank5
Design hierarchy --- parent dramBank5 child 
Design hierarchy --- parent dramBank5 child 
Design hierarchy --- parent dramBank5 child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank6__Offloaded__dramBank6 child dramBank6
Design hierarchy --- parent dramBank6 child 
Design hierarchy --- parent dramBank6 child 
Design hierarchy --- parent dramBank6 child 
PCREPORT: module dramBank7 registered for pc moduleId is 116
PCREPORT: PC is registered name: in type 1 moduleId 116 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 116 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 116 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 116 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 116 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 116 portId 0
Design hierarchy --- parent dramPlus__Offloaded__dramBank7__Offloaded__dramBank7 child dramPlus__Offloaded__dramBank6__Offloaded__dramBank6
Design hierarchy --- parent dramPlus__Offloaded__dramBank6__Offloaded__dramBank6 child dramPlus__Offloaded__dramBank5__Offloaded__dramBank5
Design hierarchy --- parent dramPlus__Offloaded__dramBank5__Offloaded__dramBank5 child dramPlus__Offloaded__dramBank4__Offloaded__dramBank4
Design hierarchy --- parent dramPlus__Offloaded__dramBank4__Offloaded__dramBank4 child dramPlus__Offloaded__dramBank3__Offloaded__dramBank3
Design hierarchy --- parent dramPlus__Offloaded__dramBank3__Offloaded__dramBank3 child dramPlus__Offloaded__dramBank2__Offloaded__dramBank2
Design hierarchy --- parent dramPlus__Offloaded__dramBank2__Offloaded__dramBank2 child dramPlus__Offloaded__dramBank1__Offloaded__dramBank1
Design hierarchy --- parent dramPlus__Offloaded__dramBank1__Offloaded__dramBank1 child dramPlus__Offloaded__dramBank0__Offloaded__dramBank0
Design hierarchy --- parent dramPlus__Offloaded__dramBank0__Offloaded__dramBank0 child dram
Design hierarchy --- parent dram child 
Design hierarchy --- parent dram child 
Design hierarchy --- parent dram child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank0__Offloaded__dramBank0 child dramBank0
Design hierarchy --- parent dramBank0 child 
Design hierarchy --- parent dramBank0 child 
Design hierarchy --- parent dramBank0 child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank1__Offloaded__dramBank1 child dramBank1
Design hierarchy --- parent dramBank1 child 
Design hierarchy --- parent dramBank1 child 
Design hierarchy --- parent dramBank1 child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank2__Offloaded__dramBank2 child dramBank2
Design hierarchy --- parent dramBank2 child 
Design hierarchy --- parent dramBank2 child 
Design hierarchy --- parent dramBank2 child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank3__Offloaded__dramBank3 child dramBank3
Design hierarchy --- parent dramBank3 child 
Design hierarchy --- parent dramBank3 child 
Design hierarchy --- parent dramBank3 child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank4__Offloaded__dramBank4 child dramBank4
Design hierarchy --- parent dramBank4 child 
Design hierarchy --- parent dramBank4 child 
Design hierarchy --- parent dramBank4 child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank5__Offloaded__dramBank5 child dramBank5
Design hierarchy --- parent dramBank5 child 
Design hierarchy --- parent dramBank5 child 
Design hierarchy --- parent dramBank5 child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank6__Offloaded__dramBank6 child dramBank6
Design hierarchy --- parent dramBank6 child 
Design hierarchy --- parent dramBank6 child 
Design hierarchy --- parent dramBank6 child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank7__Offloaded__dramBank7 child dramBank7
Design hierarchy --- parent dramBank7 child 
Design hierarchy --- parent dramBank7 child 
Design hierarchy --- parent dramBank7 child 
Design hierarchy --- parent result__Offloaded__dram child cachePlus__Offloaded__cacheMissPipe
Design hierarchy --- parent cachePlus__Offloaded__cacheMissPipe child cache
Design hierarchy --- parent cache child 
Design hierarchy --- parent cache child 
Design hierarchy --- parent cache child 
Design hierarchy --- parent cachePlus__Offloaded__cacheMissPipe child gPipe_1
Design hierarchy --- parent result__Offloaded__dram child dramPlus__Offloaded__dramBank7__Offloaded__dramBank7
Design hierarchy --- parent dramPlus__Offloaded__dramBank7__Offloaded__dramBank7 child dramPlus__Offloaded__dramBank6__Offloaded__dramBank6
Design hierarchy --- parent dramPlus__Offloaded__dramBank6__Offloaded__dramBank6 child dramPlus__Offloaded__dramBank5__Offloaded__dramBank5
Design hierarchy --- parent dramPlus__Offloaded__dramBank5__Offloaded__dramBank5 child dramPlus__Offloaded__dramBank4__Offloaded__dramBank4
Design hierarchy --- parent dramPlus__Offloaded__dramBank4__Offloaded__dramBank4 child dramPlus__Offloaded__dramBank3__Offloaded__dramBank3
Design hierarchy --- parent dramPlus__Offloaded__dramBank3__Offloaded__dramBank3 child dramPlus__Offloaded__dramBank2__Offloaded__dramBank2
Design hierarchy --- parent dramPlus__Offloaded__dramBank2__Offloaded__dramBank2 child dramPlus__Offloaded__dramBank1__Offloaded__dramBank1
Design hierarchy --- parent dramPlus__Offloaded__dramBank1__Offloaded__dramBank1 child dramPlus__Offloaded__dramBank0__Offloaded__dramBank0
Design hierarchy --- parent dramPlus__Offloaded__dramBank0__Offloaded__dramBank0 child dram
Design hierarchy --- parent dram child 
Design hierarchy --- parent dram child 
Design hierarchy --- parent dram child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank0__Offloaded__dramBank0 child dramBank0
Design hierarchy --- parent dramBank0 child 
Design hierarchy --- parent dramBank0 child 
Design hierarchy --- parent dramBank0 child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank1__Offloaded__dramBank1 child dramBank1
Design hierarchy --- parent dramBank1 child 
Design hierarchy --- parent dramBank1 child 
Design hierarchy --- parent dramBank1 child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank2__Offloaded__dramBank2 child dramBank2
Design hierarchy --- parent dramBank2 child 
Design hierarchy --- parent dramBank2 child 
Design hierarchy --- parent dramBank2 child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank3__Offloaded__dramBank3 child dramBank3
Design hierarchy --- parent dramBank3 child 
Design hierarchy --- parent dramBank3 child 
Design hierarchy --- parent dramBank3 child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank4__Offloaded__dramBank4 child dramBank4
Design hierarchy --- parent dramBank4 child 
Design hierarchy --- parent dramBank4 child 
Design hierarchy --- parent dramBank4 child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank5__Offloaded__dramBank5 child dramBank5
Design hierarchy --- parent dramBank5 child 
Design hierarchy --- parent dramBank5 child 
Design hierarchy --- parent dramBank5 child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank6__Offloaded__dramBank6 child dramBank6
Design hierarchy --- parent dramBank6 child 
Design hierarchy --- parent dramBank6 child 
Design hierarchy --- parent dramBank6 child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank7__Offloaded__dramBank7 child dramBank7
Design hierarchy --- parent dramBank7 child 
Design hierarchy --- parent dramBank7 child 
Design hierarchy --- parent dramBank7 child 
Design hierarchy --- parent uwPlus1__Offloaded__mem__Offloaded__mem child uwPlus1__Offloaded__lock__Offloaded__lock
Design hierarchy --- parent uwPlus1__Offloaded__lock__Offloaded__lock child xx5__Replicated
Design hierarchy --- parent xx5__Replicated child uw
Design hierarchy --- parent uw child 
Design hierarchy --- parent uw child 
Design hierarchy --- parent uw child 
Design hierarchy --- parent xx5__Replicated child uw
Design hierarchy --- parent uw child 
Design hierarchy --- parent uw child 
Design hierarchy --- parent uw child 
Design hierarchy --- parent xx5__Replicated child uw
Design hierarchy --- parent uw child 
Design hierarchy --- parent uw child 
Design hierarchy --- parent uw child 
Design hierarchy --- parent xx5__Replicated child uw
Design hierarchy --- parent uw child 
Design hierarchy --- parent uw child 
Design hierarchy --- parent uw child 
Design hierarchy --- parent xx5__Replicated child uw
Design hierarchy --- parent uw child 
Design hierarchy --- parent uw child 
Design hierarchy --- parent uw child 
Design hierarchy --- parent xx5__Replicated child uw
Design hierarchy --- parent uw child 
Design hierarchy --- parent uw child 
Design hierarchy --- parent uw child 
Design hierarchy --- parent xx5__Replicated child uw
Design hierarchy --- parent uw child 
Design hierarchy --- parent uw child 
Design hierarchy --- parent uw child 
Design hierarchy --- parent xx5__Replicated child uw
Design hierarchy --- parent uw child 
Design hierarchy --- parent uw child 
Design hierarchy --- parent uw child 
Design hierarchy --- parent xx5__Replicated child RRDistributorComponent_1
Design hierarchy --- parent RRDistributorComponent_1 child gRRDistributor_1
Design hierarchy --- parent xx5__Replicated child RRAggregatorComponent_3
Design hierarchy --- parent RRAggregatorComponent_3 child gRRArbiter_1
Design hierarchy --- parent xx5__Replicated child gTaggedRRArbiter_1
Design hierarchy --- parent xx5__Replicated child gTaggedRRArbiter_2
Design hierarchy --- parent xx5__Replicated child gTaggedRRArbiter_3
Design hierarchy --- parent xx5__Replicated child 
Design hierarchy --- parent xx5__Replicated child 
Design hierarchy --- parent xx5__Replicated child 
Design hierarchy --- parent uwPlus1__Offloaded__lock__Offloaded__lock child lock
Design hierarchy --- parent uwPlus1__Offloaded__mem__Offloaded__mem child prMem
Design hierarchy --- parent prMem child result__Offloaded__dram
Design hierarchy --- parent result__Offloaded__dram child cachePlus__Offloaded__cacheMissPipe
Design hierarchy --- parent cachePlus__Offloaded__cacheMissPipe child cache
Design hierarchy --- parent cache child 
Design hierarchy --- parent cache child 
Design hierarchy --- parent cache child 
Design hierarchy --- parent cachePlus__Offloaded__cacheMissPipe child gPipe_1
Design hierarchy --- parent result__Offloaded__dram child dramPlus__Offloaded__dramBank7__Offloaded__dramBank7
Design hierarchy --- parent dramPlus__Offloaded__dramBank7__Offloaded__dramBank7 child dramPlus__Offloaded__dramBank6__Offloaded__dramBank6
Design hierarchy --- parent dramPlus__Offloaded__dramBank6__Offloaded__dramBank6 child dramPlus__Offloaded__dramBank5__Offloaded__dramBank5
Design hierarchy --- parent dramPlus__Offloaded__dramBank5__Offloaded__dramBank5 child dramPlus__Offloaded__dramBank4__Offloaded__dramBank4
Design hierarchy --- parent dramPlus__Offloaded__dramBank4__Offloaded__dramBank4 child dramPlus__Offloaded__dramBank3__Offloaded__dramBank3
Design hierarchy --- parent dramPlus__Offloaded__dramBank3__Offloaded__dramBank3 child dramPlus__Offloaded__dramBank2__Offloaded__dramBank2
Design hierarchy --- parent dramPlus__Offloaded__dramBank2__Offloaded__dramBank2 child dramPlus__Offloaded__dramBank1__Offloaded__dramBank1
Design hierarchy --- parent dramPlus__Offloaded__dramBank1__Offloaded__dramBank1 child dramPlus__Offloaded__dramBank0__Offloaded__dramBank0
Design hierarchy --- parent dramPlus__Offloaded__dramBank0__Offloaded__dramBank0 child dram
Design hierarchy --- parent dram child 
Design hierarchy --- parent dram child 
Design hierarchy --- parent dram child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank0__Offloaded__dramBank0 child dramBank0
Design hierarchy --- parent dramBank0 child 
Design hierarchy --- parent dramBank0 child 
Design hierarchy --- parent dramBank0 child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank1__Offloaded__dramBank1 child dramBank1
Design hierarchy --- parent dramBank1 child 
Design hierarchy --- parent dramBank1 child 
Design hierarchy --- parent dramBank1 child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank2__Offloaded__dramBank2 child dramBank2
Design hierarchy --- parent dramBank2 child 
Design hierarchy --- parent dramBank2 child 
Design hierarchy --- parent dramBank2 child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank3__Offloaded__dramBank3 child dramBank3
Design hierarchy --- parent dramBank3 child 
Design hierarchy --- parent dramBank3 child 
Design hierarchy --- parent dramBank3 child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank4__Offloaded__dramBank4 child dramBank4
Design hierarchy --- parent dramBank4 child 
Design hierarchy --- parent dramBank4 child 
Design hierarchy --- parent dramBank4 child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank5__Offloaded__dramBank5 child dramBank5
Design hierarchy --- parent dramBank5 child 
Design hierarchy --- parent dramBank5 child 
Design hierarchy --- parent dramBank5 child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank6__Offloaded__dramBank6 child dramBank6
Design hierarchy --- parent dramBank6 child 
Design hierarchy --- parent dramBank6 child 
Design hierarchy --- parent dramBank6 child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank7__Offloaded__dramBank7 child dramBank7
Design hierarchy --- parent dramBank7 child 
Design hierarchy --- parent dramBank7 child 
Design hierarchy --- parent dramBank7 child 
PCREPORT: module add2 registered for pc moduleId is 117
PCREPORT: PC is registered name: in type 1 moduleId 117 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 117 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 117 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 117 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 117 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 117 portId 0
Design hierarchy --- parent uwPlus1__Offloaded__add__Offloaded__add child uwPlus1__Offloaded__mem__Offloaded__mem
Design hierarchy --- parent uwPlus1__Offloaded__mem__Offloaded__mem child uwPlus1__Offloaded__lock__Offloaded__lock
Design hierarchy --- parent uwPlus1__Offloaded__lock__Offloaded__lock child xx5__Replicated
Design hierarchy --- parent xx5__Replicated child uw
Design hierarchy --- parent uw child 
Design hierarchy --- parent uw child 
Design hierarchy --- parent uw child 
Design hierarchy --- parent xx5__Replicated child uw
Design hierarchy --- parent uw child 
Design hierarchy --- parent uw child 
Design hierarchy --- parent uw child 
Design hierarchy --- parent xx5__Replicated child uw
Design hierarchy --- parent uw child 
Design hierarchy --- parent uw child 
Design hierarchy --- parent uw child 
Design hierarchy --- parent xx5__Replicated child uw
Design hierarchy --- parent uw child 
Design hierarchy --- parent uw child 
Design hierarchy --- parent uw child 
Design hierarchy --- parent xx5__Replicated child uw
Design hierarchy --- parent uw child 
Design hierarchy --- parent uw child 
Design hierarchy --- parent uw child 
Design hierarchy --- parent xx5__Replicated child uw
Design hierarchy --- parent uw child 
Design hierarchy --- parent uw child 
Design hierarchy --- parent uw child 
Design hierarchy --- parent xx5__Replicated child uw
Design hierarchy --- parent uw child 
Design hierarchy --- parent uw child 
Design hierarchy --- parent uw child 
Design hierarchy --- parent xx5__Replicated child uw
Design hierarchy --- parent uw child 
Design hierarchy --- parent uw child 
Design hierarchy --- parent uw child 
Design hierarchy --- parent xx5__Replicated child RRDistributorComponent_1
Design hierarchy --- parent RRDistributorComponent_1 child gRRDistributor_1
Design hierarchy --- parent xx5__Replicated child RRAggregatorComponent_3
Design hierarchy --- parent RRAggregatorComponent_3 child gRRArbiter_1
Design hierarchy --- parent xx5__Replicated child gTaggedRRArbiter_1
Design hierarchy --- parent xx5__Replicated child gTaggedRRArbiter_2
Design hierarchy --- parent xx5__Replicated child gTaggedRRArbiter_3
Design hierarchy --- parent xx5__Replicated child 
Design hierarchy --- parent xx5__Replicated child 
Design hierarchy --- parent xx5__Replicated child 
Design hierarchy --- parent uwPlus1__Offloaded__lock__Offloaded__lock child lock
Design hierarchy --- parent uwPlus1__Offloaded__mem__Offloaded__mem child prMem
Design hierarchy --- parent prMem child result__Offloaded__dram
Design hierarchy --- parent result__Offloaded__dram child cachePlus__Offloaded__cacheMissPipe
Design hierarchy --- parent cachePlus__Offloaded__cacheMissPipe child cache
Design hierarchy --- parent cache child 
Design hierarchy --- parent cache child 
Design hierarchy --- parent cache child 
Design hierarchy --- parent cachePlus__Offloaded__cacheMissPipe child gPipe_1
Design hierarchy --- parent result__Offloaded__dram child dramPlus__Offloaded__dramBank7__Offloaded__dramBank7
Design hierarchy --- parent dramPlus__Offloaded__dramBank7__Offloaded__dramBank7 child dramPlus__Offloaded__dramBank6__Offloaded__dramBank6
Design hierarchy --- parent dramPlus__Offloaded__dramBank6__Offloaded__dramBank6 child dramPlus__Offloaded__dramBank5__Offloaded__dramBank5
Design hierarchy --- parent dramPlus__Offloaded__dramBank5__Offloaded__dramBank5 child dramPlus__Offloaded__dramBank4__Offloaded__dramBank4
Design hierarchy --- parent dramPlus__Offloaded__dramBank4__Offloaded__dramBank4 child dramPlus__Offloaded__dramBank3__Offloaded__dramBank3
Design hierarchy --- parent dramPlus__Offloaded__dramBank3__Offloaded__dramBank3 child dramPlus__Offloaded__dramBank2__Offloaded__dramBank2
Design hierarchy --- parent dramPlus__Offloaded__dramBank2__Offloaded__dramBank2 child dramPlus__Offloaded__dramBank1__Offloaded__dramBank1
Design hierarchy --- parent dramPlus__Offloaded__dramBank1__Offloaded__dramBank1 child dramPlus__Offloaded__dramBank0__Offloaded__dramBank0
Design hierarchy --- parent dramPlus__Offloaded__dramBank0__Offloaded__dramBank0 child dram
Design hierarchy --- parent dram child 
Design hierarchy --- parent dram child 
Design hierarchy --- parent dram child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank0__Offloaded__dramBank0 child dramBank0
Design hierarchy --- parent dramBank0 child 
Design hierarchy --- parent dramBank0 child 
Design hierarchy --- parent dramBank0 child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank1__Offloaded__dramBank1 child dramBank1
Design hierarchy --- parent dramBank1 child 
Design hierarchy --- parent dramBank1 child 
Design hierarchy --- parent dramBank1 child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank2__Offloaded__dramBank2 child dramBank2
Design hierarchy --- parent dramBank2 child 
Design hierarchy --- parent dramBank2 child 
Design hierarchy --- parent dramBank2 child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank3__Offloaded__dramBank3 child dramBank3
Design hierarchy --- parent dramBank3 child 
Design hierarchy --- parent dramBank3 child 
Design hierarchy --- parent dramBank3 child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank4__Offloaded__dramBank4 child dramBank4
Design hierarchy --- parent dramBank4 child 
Design hierarchy --- parent dramBank4 child 
Design hierarchy --- parent dramBank4 child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank5__Offloaded__dramBank5 child dramBank5
Design hierarchy --- parent dramBank5 child 
Design hierarchy --- parent dramBank5 child 
Design hierarchy --- parent dramBank5 child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank6__Offloaded__dramBank6 child dramBank6
Design hierarchy --- parent dramBank6 child 
Design hierarchy --- parent dramBank6 child 
Design hierarchy --- parent dramBank6 child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank7__Offloaded__dramBank7 child dramBank7
Design hierarchy --- parent dramBank7 child 
Design hierarchy --- parent dramBank7 child 
Design hierarchy --- parent dramBank7 child 
Design hierarchy --- parent uwPlus1__Offloaded__add__Offloaded__add child add2
Design hierarchy --- parent result__Chained child ugPlus2__Offloaded__mem
Design hierarchy --- parent ugPlus2__Offloaded__mem child xx4__Replicated
Design hierarchy --- parent xx4__Replicated child xx8__Offloaded__rankCalc
Design hierarchy --- parent xx8__Offloaded__rankCalc child ug
Design hierarchy --- parent ug child 
Design hierarchy --- parent ug child 
Design hierarchy --- parent ug child 
Design hierarchy --- parent xx8__Offloaded__rankCalc child rc2__Offloaded__div__Offloaded__div
Design hierarchy --- parent rc2__Offloaded__div__Offloaded__div child rc2__Offloaded__mul__Offloaded__mul
Design hierarchy --- parent rc2__Offloaded__mul__Offloaded__mul child xx2
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent rc2__Offloaded__mul__Offloaded__mul child mul2
Design hierarchy --- parent rc2__Offloaded__div__Offloaded__div child div1
Design hierarchy --- parent xx4__Replicated child xx8__Offloaded__rankCalc
Design hierarchy --- parent xx8__Offloaded__rankCalc child ug
Design hierarchy --- parent ug child 
Design hierarchy --- parent ug child 
Design hierarchy --- parent ug child 
Design hierarchy --- parent xx8__Offloaded__rankCalc child rc2__Offloaded__div__Offloaded__div
Design hierarchy --- parent rc2__Offloaded__div__Offloaded__div child rc2__Offloaded__mul__Offloaded__mul
Design hierarchy --- parent rc2__Offloaded__mul__Offloaded__mul child xx2
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent rc2__Offloaded__mul__Offloaded__mul child mul2
Design hierarchy --- parent rc2__Offloaded__div__Offloaded__div child div1
Design hierarchy --- parent xx4__Replicated child xx8__Offloaded__rankCalc
Design hierarchy --- parent xx8__Offloaded__rankCalc child ug
Design hierarchy --- parent ug child 
Design hierarchy --- parent ug child 
Design hierarchy --- parent ug child 
Design hierarchy --- parent xx8__Offloaded__rankCalc child rc2__Offloaded__div__Offloaded__div
Design hierarchy --- parent rc2__Offloaded__div__Offloaded__div child rc2__Offloaded__mul__Offloaded__mul
Design hierarchy --- parent rc2__Offloaded__mul__Offloaded__mul child xx2
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent rc2__Offloaded__mul__Offloaded__mul child mul2
Design hierarchy --- parent rc2__Offloaded__div__Offloaded__div child div1
Design hierarchy --- parent xx4__Replicated child xx8__Offloaded__rankCalc
Design hierarchy --- parent xx8__Offloaded__rankCalc child ug
Design hierarchy --- parent ug child 
Design hierarchy --- parent ug child 
Design hierarchy --- parent ug child 
Design hierarchy --- parent xx8__Offloaded__rankCalc child rc2__Offloaded__div__Offloaded__div
Design hierarchy --- parent rc2__Offloaded__div__Offloaded__div child rc2__Offloaded__mul__Offloaded__mul
Design hierarchy --- parent rc2__Offloaded__mul__Offloaded__mul child xx2
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent rc2__Offloaded__mul__Offloaded__mul child mul2
Design hierarchy --- parent rc2__Offloaded__div__Offloaded__div child div1
Design hierarchy --- parent xx4__Replicated child xx8__Offloaded__rankCalc
Design hierarchy --- parent xx8__Offloaded__rankCalc child ug
Design hierarchy --- parent ug child 
Design hierarchy --- parent ug child 
Design hierarchy --- parent ug child 
Design hierarchy --- parent xx8__Offloaded__rankCalc child rc2__Offloaded__div__Offloaded__div
Design hierarchy --- parent rc2__Offloaded__div__Offloaded__div child rc2__Offloaded__mul__Offloaded__mul
Design hierarchy --- parent rc2__Offloaded__mul__Offloaded__mul child xx2
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent rc2__Offloaded__mul__Offloaded__mul child mul2
Design hierarchy --- parent rc2__Offloaded__div__Offloaded__div child div1
Design hierarchy --- parent xx4__Replicated child xx8__Offloaded__rankCalc
Design hierarchy --- parent xx8__Offloaded__rankCalc child ug
Design hierarchy --- parent ug child 
Design hierarchy --- parent ug child 
Design hierarchy --- parent ug child 
Design hierarchy --- parent xx8__Offloaded__rankCalc child rc2__Offloaded__div__Offloaded__div
Design hierarchy --- parent rc2__Offloaded__div__Offloaded__div child rc2__Offloaded__mul__Offloaded__mul
Design hierarchy --- parent rc2__Offloaded__mul__Offloaded__mul child xx2
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent rc2__Offloaded__mul__Offloaded__mul child mul2
Design hierarchy --- parent rc2__Offloaded__div__Offloaded__div child div1
Design hierarchy --- parent xx4__Replicated child xx8__Offloaded__rankCalc
Design hierarchy --- parent xx8__Offloaded__rankCalc child ug
Design hierarchy --- parent ug child 
Design hierarchy --- parent ug child 
Design hierarchy --- parent ug child 
Design hierarchy --- parent xx8__Offloaded__rankCalc child rc2__Offloaded__div__Offloaded__div
Design hierarchy --- parent rc2__Offloaded__div__Offloaded__div child rc2__Offloaded__mul__Offloaded__mul
Design hierarchy --- parent rc2__Offloaded__mul__Offloaded__mul child xx2
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent rc2__Offloaded__mul__Offloaded__mul child mul2
Design hierarchy --- parent rc2__Offloaded__div__Offloaded__div child div1
Design hierarchy --- parent xx4__Replicated child xx8__Offloaded__rankCalc
Design hierarchy --- parent xx8__Offloaded__rankCalc child ug
Design hierarchy --- parent ug child 
Design hierarchy --- parent ug child 
Design hierarchy --- parent ug child 
Design hierarchy --- parent xx8__Offloaded__rankCalc child rc2__Offloaded__div__Offloaded__div
Design hierarchy --- parent rc2__Offloaded__div__Offloaded__div child rc2__Offloaded__mul__Offloaded__mul
Design hierarchy --- parent rc2__Offloaded__mul__Offloaded__mul child xx2
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent xx2 child 
Design hierarchy --- parent rc2__Offloaded__mul__Offloaded__mul child mul2
Design hierarchy --- parent rc2__Offloaded__div__Offloaded__div child div1
Design hierarchy --- parent xx4__Replicated child RRDistributorComponent
Design hierarchy --- parent RRDistributorComponent child gRRDistributor
Design hierarchy --- parent xx4__Replicated child RRAggregatorComponent_1
Design hierarchy --- parent RRAggregatorComponent_1 child gRRArbiter
Design hierarchy --- parent xx4__Replicated child gTaggedRRArbiter
Design hierarchy --- parent xx4__Replicated child 
Design hierarchy --- parent ugPlus2__Offloaded__mem child prMem
Design hierarchy --- parent prMem child result__Offloaded__dram
Design hierarchy --- parent result__Offloaded__dram child cachePlus__Offloaded__cacheMissPipe
Design hierarchy --- parent cachePlus__Offloaded__cacheMissPipe child cache
Design hierarchy --- parent cache child 
Design hierarchy --- parent cache child 
Design hierarchy --- parent cache child 
Design hierarchy --- parent cachePlus__Offloaded__cacheMissPipe child gPipe
Design hierarchy --- parent result__Offloaded__dram child dramPlus__Offloaded__dramBank7__Offloaded__dramBank7
Design hierarchy --- parent dramPlus__Offloaded__dramBank7__Offloaded__dramBank7 child dramPlus__Offloaded__dramBank6__Offloaded__dramBank6
Design hierarchy --- parent dramPlus__Offloaded__dramBank6__Offloaded__dramBank6 child dramPlus__Offloaded__dramBank5__Offloaded__dramBank5
Design hierarchy --- parent dramPlus__Offloaded__dramBank5__Offloaded__dramBank5 child dramPlus__Offloaded__dramBank4__Offloaded__dramBank4
Design hierarchy --- parent dramPlus__Offloaded__dramBank4__Offloaded__dramBank4 child dramPlus__Offloaded__dramBank3__Offloaded__dramBank3
Design hierarchy --- parent dramPlus__Offloaded__dramBank3__Offloaded__dramBank3 child dramPlus__Offloaded__dramBank2__Offloaded__dramBank2
Design hierarchy --- parent dramPlus__Offloaded__dramBank2__Offloaded__dramBank2 child dramPlus__Offloaded__dramBank1__Offloaded__dramBank1
Design hierarchy --- parent dramPlus__Offloaded__dramBank1__Offloaded__dramBank1 child dramPlus__Offloaded__dramBank0__Offloaded__dramBank0
Design hierarchy --- parent dramPlus__Offloaded__dramBank0__Offloaded__dramBank0 child dram
Design hierarchy --- parent dram child 
Design hierarchy --- parent dram child 
Design hierarchy --- parent dram child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank0__Offloaded__dramBank0 child dramBank0
Design hierarchy --- parent dramBank0 child 
Design hierarchy --- parent dramBank0 child 
Design hierarchy --- parent dramBank0 child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank1__Offloaded__dramBank1 child dramBank1
Design hierarchy --- parent dramBank1 child 
Design hierarchy --- parent dramBank1 child 
Design hierarchy --- parent dramBank1 child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank2__Offloaded__dramBank2 child dramBank2
Design hierarchy --- parent dramBank2 child 
Design hierarchy --- parent dramBank2 child 
Design hierarchy --- parent dramBank2 child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank3__Offloaded__dramBank3 child dramBank3
Design hierarchy --- parent dramBank3 child 
Design hierarchy --- parent dramBank3 child 
Design hierarchy --- parent dramBank3 child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank4__Offloaded__dramBank4 child dramBank4
Design hierarchy --- parent dramBank4 child 
Design hierarchy --- parent dramBank4 child 
Design hierarchy --- parent dramBank4 child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank5__Offloaded__dramBank5 child dramBank5
Design hierarchy --- parent dramBank5 child 
Design hierarchy --- parent dramBank5 child 
Design hierarchy --- parent dramBank5 child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank6__Offloaded__dramBank6 child dramBank6
Design hierarchy --- parent dramBank6 child 
Design hierarchy --- parent dramBank6 child 
Design hierarchy --- parent dramBank6 child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank7__Offloaded__dramBank7 child dramBank7
Design hierarchy --- parent dramBank7 child 
Design hierarchy --- parent dramBank7 child 
Design hierarchy --- parent dramBank7 child 
Design hierarchy --- parent result__Chained child uwPlus1__Offloaded__add__Offloaded__add
Design hierarchy --- parent uwPlus1__Offloaded__add__Offloaded__add child uwPlus1__Offloaded__mem__Offloaded__mem
Design hierarchy --- parent uwPlus1__Offloaded__mem__Offloaded__mem child uwPlus1__Offloaded__lock__Offloaded__lock
Design hierarchy --- parent uwPlus1__Offloaded__lock__Offloaded__lock child xx5__Replicated
Design hierarchy --- parent xx5__Replicated child uw
Design hierarchy --- parent uw child 
Design hierarchy --- parent uw child 
Design hierarchy --- parent uw child 
Design hierarchy --- parent xx5__Replicated child uw
Design hierarchy --- parent uw child 
Design hierarchy --- parent uw child 
Design hierarchy --- parent uw child 
Design hierarchy --- parent xx5__Replicated child uw
Design hierarchy --- parent uw child 
Design hierarchy --- parent uw child 
Design hierarchy --- parent uw child 
Design hierarchy --- parent xx5__Replicated child uw
Design hierarchy --- parent uw child 
Design hierarchy --- parent uw child 
Design hierarchy --- parent uw child 
Design hierarchy --- parent xx5__Replicated child uw
Design hierarchy --- parent uw child 
Design hierarchy --- parent uw child 
Design hierarchy --- parent uw child 
Design hierarchy --- parent xx5__Replicated child uw
Design hierarchy --- parent uw child 
Design hierarchy --- parent uw child 
Design hierarchy --- parent uw child 
Design hierarchy --- parent xx5__Replicated child uw
Design hierarchy --- parent uw child 
Design hierarchy --- parent uw child 
Design hierarchy --- parent uw child 
Design hierarchy --- parent xx5__Replicated child uw
Design hierarchy --- parent uw child 
Design hierarchy --- parent uw child 
Design hierarchy --- parent uw child 
Design hierarchy --- parent xx5__Replicated child RRDistributorComponent_1
Design hierarchy --- parent RRDistributorComponent_1 child gRRDistributor_1
Design hierarchy --- parent xx5__Replicated child RRAggregatorComponent_3
Design hierarchy --- parent RRAggregatorComponent_3 child gRRArbiter_1
Design hierarchy --- parent xx5__Replicated child gTaggedRRArbiter_1
Design hierarchy --- parent xx5__Replicated child gTaggedRRArbiter_2
Design hierarchy --- parent xx5__Replicated child gTaggedRRArbiter_3
Design hierarchy --- parent xx5__Replicated child 
Design hierarchy --- parent xx5__Replicated child 
Design hierarchy --- parent xx5__Replicated child 
Design hierarchy --- parent uwPlus1__Offloaded__lock__Offloaded__lock child lock
Design hierarchy --- parent uwPlus1__Offloaded__mem__Offloaded__mem child prMem
Design hierarchy --- parent prMem child result__Offloaded__dram
Design hierarchy --- parent result__Offloaded__dram child cachePlus__Offloaded__cacheMissPipe
Design hierarchy --- parent cachePlus__Offloaded__cacheMissPipe child cache
Design hierarchy --- parent cache child 
Design hierarchy --- parent cache child 
Design hierarchy --- parent cache child 
Design hierarchy --- parent cachePlus__Offloaded__cacheMissPipe child gPipe_1
Design hierarchy --- parent result__Offloaded__dram child dramPlus__Offloaded__dramBank7__Offloaded__dramBank7
Design hierarchy --- parent dramPlus__Offloaded__dramBank7__Offloaded__dramBank7 child dramPlus__Offloaded__dramBank6__Offloaded__dramBank6
Design hierarchy --- parent dramPlus__Offloaded__dramBank6__Offloaded__dramBank6 child dramPlus__Offloaded__dramBank5__Offloaded__dramBank5
Design hierarchy --- parent dramPlus__Offloaded__dramBank5__Offloaded__dramBank5 child dramPlus__Offloaded__dramBank4__Offloaded__dramBank4
Design hierarchy --- parent dramPlus__Offloaded__dramBank4__Offloaded__dramBank4 child dramPlus__Offloaded__dramBank3__Offloaded__dramBank3
Design hierarchy --- parent dramPlus__Offloaded__dramBank3__Offloaded__dramBank3 child dramPlus__Offloaded__dramBank2__Offloaded__dramBank2
Design hierarchy --- parent dramPlus__Offloaded__dramBank2__Offloaded__dramBank2 child dramPlus__Offloaded__dramBank1__Offloaded__dramBank1
Design hierarchy --- parent dramPlus__Offloaded__dramBank1__Offloaded__dramBank1 child dramPlus__Offloaded__dramBank0__Offloaded__dramBank0
Design hierarchy --- parent dramPlus__Offloaded__dramBank0__Offloaded__dramBank0 child dram
Design hierarchy --- parent dram child 
Design hierarchy --- parent dram child 
Design hierarchy --- parent dram child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank0__Offloaded__dramBank0 child dramBank0
Design hierarchy --- parent dramBank0 child 
Design hierarchy --- parent dramBank0 child 
Design hierarchy --- parent dramBank0 child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank1__Offloaded__dramBank1 child dramBank1
Design hierarchy --- parent dramBank1 child 
Design hierarchy --- parent dramBank1 child 
Design hierarchy --- parent dramBank1 child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank2__Offloaded__dramBank2 child dramBank2
Design hierarchy --- parent dramBank2 child 
Design hierarchy --- parent dramBank2 child 
Design hierarchy --- parent dramBank2 child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank3__Offloaded__dramBank3 child dramBank3
Design hierarchy --- parent dramBank3 child 
Design hierarchy --- parent dramBank3 child 
Design hierarchy --- parent dramBank3 child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank4__Offloaded__dramBank4 child dramBank4
Design hierarchy --- parent dramBank4 child 
Design hierarchy --- parent dramBank4 child 
Design hierarchy --- parent dramBank4 child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank5__Offloaded__dramBank5 child dramBank5
Design hierarchy --- parent dramBank5 child 
Design hierarchy --- parent dramBank5 child 
Design hierarchy --- parent dramBank5 child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank6__Offloaded__dramBank6 child dramBank6
Design hierarchy --- parent dramBank6 child 
Design hierarchy --- parent dramBank6 child 
Design hierarchy --- parent dramBank6 child 
Design hierarchy --- parent dramPlus__Offloaded__dramBank7__Offloaded__dramBank7 child dramBank7
Design hierarchy --- parent dramBank7 child 
Design hierarchy --- parent dramBank7 child 
Design hierarchy --- parent dramBank7 child 
Design hierarchy --- parent uwPlus1__Offloaded__add__Offloaded__add child add2
PCREPORT: Performance counter reset received
PCREPORT: throughput 0.0090
PCREPORT: cycles 16605
PCREPORT: Performance counter pause ack received
PCREPORT: input back pressure dramBank0 received 0.0063
PCREPORT: output back pressure dramBank0 received 0.0000
PCREPORT: input back pressure dramBank5 received 0.0000
PCREPORT: output back pressure dramBank5 received 0.0000
PCREPORT: input back pressure add2 received 0.1572
PCREPORT: output back pressure add2 received 0.0000
PCREPORT: input back pressure uwPlus1__Offloaded__add__Offloaded__add received 0.0000
PCREPORT: output back pressure uwPlus1__Offloaded__add__Offloaded__add received 0.0000
PCREPORT: input back pressure gPipe received 0.0000
PCREPORT: output back pressure gPipe received 0.0000
PCREPORT: input back pressure prMem received 0.0000
PCREPORT: output back pressure prMem received 0.0000
PCREPORT: input back pressure mul2 received 0.0000
PCREPORT: output back pressure mul2 received 0.0000
PCREPORT: input back pressure dramPlus__Offloaded__dramBank3__Offloaded__dramBank3 received 0.0000
PCREPORT: output back pressure dramPlus__Offloaded__dramBank3__Offloaded__dramBank3 received 0.0000
PCREPORT: offload back pressure 3 dramPlus__Offloaded__dramBank3__Offloaded__dramBank3 received 0.0000
PCREPORT: offload back pressure 4 dramPlus__Offloaded__dramBank3__Offloaded__dramBank3 received 0.0000
PCREPORT: offload back pressure 5 dramPlus__Offloaded__dramBank3__Offloaded__dramBank3 received 0.0000
PCREPORT: offload back pressure 6 dramPlus__Offloaded__dramBank3__Offloaded__dramBank3 received 0.0000
PCREPORT: input back pressure dramBank2 received 0.0000
PCREPORT: output back pressure dramBank2 received 0.0000
PCREPORT: input back pressure dramBank7 received 0.0000
PCREPORT: output back pressure dramBank7 received 0.0000
PCREPORT: input back pressure dramBank6 received 0.0000
PCREPORT: output back pressure dramBank6 received 0.0000
PCREPORT: input back pressure dramPlus__Offloaded__dramBank7__Offloaded__dramBank7 received 0.0000
PCREPORT: output back pressure dramPlus__Offloaded__dramBank7__Offloaded__dramBank7 received 0.0000
PCREPORT: input back pressure xx4__Replicated received 0.0000
PCREPORT: output back pressure xx4__Replicated received 0.0000
PCREPORT: offload back pressure 3 xx4__Replicated received 0.0000
PCREPORT: input back pressure gPipe_1 received 0.0000
PCREPORT: output back pressure gPipe_1 received 0.0000
PCREPORT: input back pressure dramBank3 received 0.0000
PCREPORT: output back pressure dramBank3 received 0.0000
PCREPORT: input back pressure result__Chained received 0.0000
PCREPORT: output back pressure result__Chained received 0.0000
PCREPORT: input back pressure uw received 0.8889
PCREPORT: output back pressure uw received 0.0000
PCREPORT: offload back pressure 3 uw received 0.0010
PCREPORT: offload back pressure 4 uw received 0.0132
PCREPORT: offload back pressure 5 uw received 0.0239
PCREPORT: input back pressure dramPlus__Offloaded__dramBank6__Offloaded__dramBank6 received 0.0000
PCREPORT: output back pressure dramPlus__Offloaded__dramBank6__Offloaded__dramBank6 received 0.0000
PCREPORT: offload back pressure 3 dramPlus__Offloaded__dramBank6__Offloaded__dramBank6 received 0.0000
PCREPORT: input back pressure dramPlus__Offloaded__dramBank1__Offloaded__dramBank1 received 0.0000
PCREPORT: output back pressure dramPlus__Offloaded__dramBank1__Offloaded__dramBank1 received 0.0000
PCREPORT: offload back pressure 3 dramPlus__Offloaded__dramBank1__Offloaded__dramBank1 received 0.0000
PCREPORT: offload back pressure 4 dramPlus__Offloaded__dramBank1__Offloaded__dramBank1 received 0.0000
PCREPORT: offload back pressure 5 dramPlus__Offloaded__dramBank1__Offloaded__dramBank1 received 0.0000
PCREPORT: offload back pressure 6 dramPlus__Offloaded__dramBank1__Offloaded__dramBank1 received 0.0000
PCREPORT: offload back pressure 7 dramPlus__Offloaded__dramBank1__Offloaded__dramBank1 received 0.0000
PCREPORT: offload back pressure 8 dramPlus__Offloaded__dramBank1__Offloaded__dramBank1 received 0.0000
PCREPORT: input back pressure dramPlus__Offloaded__dramBank4__Offloaded__dramBank4 received 0.0000
PCREPORT: output back pressure dramPlus__Offloaded__dramBank4__Offloaded__dramBank4 received 0.0000
PCREPORT: offload back pressure 3 dramPlus__Offloaded__dramBank4__Offloaded__dramBank4 received 0.0000
PCREPORT: offload back pressure 4 dramPlus__Offloaded__dramBank4__Offloaded__dramBank4 received 0.0000
PCREPORT: offload back pressure 5 dramPlus__Offloaded__dramBank4__Offloaded__dramBank4 received 0.0000
PCREPORT: input back pressure div1 received 0.0000
PCREPORT: output back pressure div1 received 0.0000
PCREPORT: input back pressure dramBank1 received 0.0000
PCREPORT: output back pressure dramBank1 received 0.0000
PCREPORT: input back pressure result__Offloaded__dram received 0.0000
PCREPORT: output back pressure result__Offloaded__dram received 0.0000
PCREPORT: input back pressure xx5__Replicated received 0.0000
PCREPORT: output back pressure xx5__Replicated received 0.0000
PCREPORT: offload back pressure 3 xx5__Replicated received 0.0000
PCREPORT: offload back pressure 4 xx5__Replicated received 0.0000
PCREPORT: offload back pressure 5 xx5__Replicated received 0.0000
PCREPORT: input back pressure ug received 0.7093
PCREPORT: output back pressure ug received 0.5219
PCREPORT: offload back pressure 3 ug received 0.0001
PCREPORT: offload back pressure 4 ug received 0.0000
PCREPORT: input back pressure dramPlus__Offloaded__dramBank5__Offloaded__dramBank5 received 0.0000
PCREPORT: output back pressure dramPlus__Offloaded__dramBank5__Offloaded__dramBank5 received 0.0000
PCREPORT: offload back pressure 3 dramPlus__Offloaded__dramBank5__Offloaded__dramBank5 received 0.0000
PCREPORT: offload back pressure 4 dramPlus__Offloaded__dramBank5__Offloaded__dramBank5 received 0.0000
PCREPORT: input back pressure dram received 0.0000
PCREPORT: output back pressure dram received 0.0000
PCREPORT: offload back pressure 3 dram received 0.0063
PCREPORT: offload back pressure 4 dram received 0.0000
PCREPORT: offload back pressure 5 dram received 0.0000
PCREPORT: offload back pressure 6 dram received 0.0000
PCREPORT: offload back pressure 7 dram received 0.0000
PCREPORT: offload back pressure 8 dram received 0.0000
PCREPORT: offload back pressure 9 dram received 0.0000
PCREPORT: offload back pressure 10 dram received 0.0000
PCREPORT: input back pressure cache received 0.0000
PCREPORT: output back pressure cache received 0.0000
PCREPORT: offload back pressure 3 cache received 0.0000
PCREPORT: offload back pressure 4 cache received 0.0000
PCREPORT: input back pressure rc2__Offloaded__div__Offloaded__div received 0.0000
PCREPORT: output back pressure rc2__Offloaded__div__Offloaded__div received 0.0000
PCREPORT: input back pressure rc2__Offloaded__mul__Offloaded__mul received 0.0000
PCREPORT: output back pressure rc2__Offloaded__mul__Offloaded__mul received 0.0000
PCREPORT: offload back pressure 3 rc2__Offloaded__mul__Offloaded__mul received 0.0000
PCREPORT: input back pressure cachePlus__Offloaded__cacheMissPipe received 0.0000
PCREPORT: output back pressure cachePlus__Offloaded__cacheMissPipe received 0.0000
PCREPORT: offload back pressure 3 cachePlus__Offloaded__cacheMissPipe received 0.0000
PCREPORT: input back pressure dramBank4 received 0.0000
PCREPORT: output back pressure dramBank4 received 0.0000
PCREPORT: input back pressure uwPlus1__Offloaded__mem__Offloaded__mem received 0.0000
PCREPORT: output back pressure uwPlus1__Offloaded__mem__Offloaded__mem received 0.0000
PCREPORT: offload back pressure 3 uwPlus1__Offloaded__mem__Offloaded__mem received 0.0000
PCREPORT: input back pressure dramPlus__Offloaded__dramBank2__Offloaded__dramBank2 received 0.0000
PCREPORT: output back pressure dramPlus__Offloaded__dramBank2__Offloaded__dramBank2 received 0.0000
PCREPORT: offload back pressure 3 dramPlus__Offloaded__dramBank2__Offloaded__dramBank2 received 0.0000
PCREPORT: offload back pressure 4 dramPlus__Offloaded__dramBank2__Offloaded__dramBank2 received 0.0000
PCREPORT: offload back pressure 5 dramPlus__Offloaded__dramBank2__Offloaded__dramBank2 received 0.0000
PCREPORT: offload back pressure 6 dramPlus__Offloaded__dramBank2__Offloaded__dramBank2 received 0.0000
PCREPORT: offload back pressure 7 dramPlus__Offloaded__dramBank2__Offloaded__dramBank2 received 0.0000
PCREPORT: input back pressure dramPlus__Offloaded__dramBank0__Offloaded__dramBank0 received 0.0000
PCREPORT: output back pressure dramPlus__Offloaded__dramBank0__Offloaded__dramBank0 received 0.0000
PCREPORT: offload back pressure 3 dramPlus__Offloaded__dramBank0__Offloaded__dramBank0 received 0.0000
PCREPORT: offload back pressure 4 dramPlus__Offloaded__dramBank0__Offloaded__dramBank0 received 0.0000
PCREPORT: offload back pressure 5 dramPlus__Offloaded__dramBank0__Offloaded__dramBank0 received 0.0000
PCREPORT: offload back pressure 6 dramPlus__Offloaded__dramBank0__Offloaded__dramBank0 received 0.0000
PCREPORT: offload back pressure 7 dramPlus__Offloaded__dramBank0__Offloaded__dramBank0 received 0.0000
PCREPORT: offload back pressure 8 dramPlus__Offloaded__dramBank0__Offloaded__dramBank0 received 0.0000
PCREPORT: offload back pressure 9 dramPlus__Offloaded__dramBank0__Offloaded__dramBank0 received 0.0000
PCREPORT: input back pressure uwPlus1__Offloaded__lock__Offloaded__lock received 0.0000
PCREPORT: output back pressure uwPlus1__Offloaded__lock__Offloaded__lock received 0.0000
PCREPORT: offload back pressure 3 uwPlus1__Offloaded__lock__Offloaded__lock received 0.0000
PCREPORT: offload back pressure 4 uwPlus1__Offloaded__lock__Offloaded__lock received 0.0000
PCREPORT: input back pressure ugPlus2__Offloaded__mem received 0.0000
PCREPORT: output back pressure ugPlus2__Offloaded__mem received 0.0000
PCREPORT: input back pressure xx2 received 0.0000
PCREPORT: output back pressure xx2 received 0.0000
PCREPORT: offload back pressure 3 xx2 received 0.0000
PCREPORT: offload back pressure 4 xx2 received 0.0000
PCREPORT: input back pressure xx8__Offloaded__rankCalc received 0.0000
PCREPORT: output back pressure xx8__Offloaded__rankCalc received 0.0000
PCREPORT: offload back pressure 3 xx8__Offloaded__rankCalc received 0.0000
PCREPORT: input back pressure lock received 0.0921
PCREPORT: output back pressure lock received 0.0000
PCREPORT: offload rate dramBank0 received 0.0012
PCREPORT: offload rate dramBank5 received 0.0012
PCREPORT: offload rate add2 received 0.0012
PCREPORT: offload rate uwPlus1__Offloaded__add__Offloaded__add received 0.0000
PCREPORT: offload rate gPipe received 0.0012
PCREPORT: offload rate prMem received 0.0000
PCREPORT: offload rate mul2 received 0.0012
PCREPORT: offload rate dramPlus__Offloaded__dramBank3__Offloaded__dramBank3 received 0.0000
PCREPORT: offload rate dramBank2 received 0.0012
PCREPORT: offload rate dramBank7 received 0.0012
PCREPORT: offload rate dramBank6 received 0.0012
PCREPORT: offload rate dramPlus__Offloaded__dramBank7__Offloaded__dramBank7 received 0.0000
PCREPORT: offload rate xx4__Replicated received 0.0000
PCREPORT: offload rate gPipe_1 received 0.0012
PCREPORT: offload rate dramBank3 received 0.0012
PCREPORT: offload rate result__Chained received 0.0000
PCREPORT: offload rate uw received 0.7810
PCREPORT: offload rate dramPlus__Offloaded__dramBank6__Offloaded__dramBank6 received 0.0000
PCREPORT: offload rate dramPlus__Offloaded__dramBank1__Offloaded__dramBank1 received 0.0000
PCREPORT: offload rate dramPlus__Offloaded__dramBank4__Offloaded__dramBank4 received 0.0000
PCREPORT: offload rate div1 received 0.0012
PCREPORT: offload rate dramBank1 received 0.0012
PCREPORT: offload rate result__Offloaded__dram received 0.0000
PCREPORT: offload rate xx5__Replicated received 0.0000
PCREPORT: offload rate ug received 0.3578
PCREPORT: offload rate dramPlus__Offloaded__dramBank5__Offloaded__dramBank5 received 0.0000
PCREPORT: offload rate dram received 0.0005
PCREPORT: offload rate cache received 0.2075
PCREPORT: offload rate rc2__Offloaded__div__Offloaded__div received 0.0000
PCREPORT: offload rate rc2__Offloaded__mul__Offloaded__mul received 0.0000
PCREPORT: offload rate cachePlus__Offloaded__cacheMissPipe received 0.0000
PCREPORT: offload rate dramBank4 received 0.0012
PCREPORT: offload rate uwPlus1__Offloaded__mem__Offloaded__mem received 0.0000
PCREPORT: offload rate dramPlus__Offloaded__dramBank2__Offloaded__dramBank2 received 0.0000
PCREPORT: offload rate dramPlus__Offloaded__dramBank0__Offloaded__dramBank0 received 0.0000
PCREPORT: offload rate uwPlus1__Offloaded__lock__Offloaded__lock received 0.0000
PCREPORT: offload rate ugPlus2__Offloaded__mem received 0.0000
PCREPORT: offload rate xx2 received 0.0000
PCREPORT: offload rate xx8__Offloaded__rankCalc received 0.0000
PCREPORT: offload rate lock received 0.0012
PCREPORT: engine utilization dramBank0 received 0.0130
PCREPORT: engine utilization dramBank5 received 0.0000
PCREPORT: engine utilization add2 received 0.0000
PCREPORT: engine utilization uwPlus1__Offloaded__add__Offloaded__add received 0.0000
PCREPORT: engine utilization gPipe received 0.0000
PCREPORT: engine utilization prMem received 0.0000
PCREPORT: engine utilization mul2 received 0.0000
PCREPORT: engine utilization dramPlus__Offloaded__dramBank3__Offloaded__dramBank3 received 0.0000
PCREPORT: engine utilization dramBank2 received 0.0000
PCREPORT: engine utilization dramBank7 received 0.0000
PCREPORT: engine utilization dramBank6 received 0.0000
PCREPORT: engine utilization dramPlus__Offloaded__dramBank7__Offloaded__dramBank7 received 0.0000
PCREPORT: engine utilization xx4__Replicated received 0.0000
PCREPORT: engine utilization gPipe_1 received 0.0000
PCREPORT: engine utilization dramBank3 received 0.0000
PCREPORT: engine utilization result__Chained received 0.0000
PCREPORT: engine utilization uw received 0.9743
PCREPORT: engine utilization dramPlus__Offloaded__dramBank6__Offloaded__dramBank6 received 0.0000
PCREPORT: engine utilization dramPlus__Offloaded__dramBank1__Offloaded__dramBank1 received 0.0000
PCREPORT: engine utilization dramPlus__Offloaded__dramBank4__Offloaded__dramBank4 received 0.0000
PCREPORT: engine utilization div1 received 0.0000
PCREPORT: engine utilization dramBank1 received 0.0000
PCREPORT: engine utilization result__Offloaded__dram received 0.0000
PCREPORT: engine utilization xx5__Replicated received 0.0000
PCREPORT: engine utilization ug received 0.9540
PCREPORT: engine utilization dramPlus__Offloaded__dramBank5__Offloaded__dramBank5 received 0.0000
PCREPORT: engine utilization dram received 0.1794
PCREPORT: engine utilization cache received 0.6252
PCREPORT: engine utilization rc2__Offloaded__div__Offloaded__div received 0.0000
PCREPORT: engine utilization rc2__Offloaded__mul__Offloaded__mul received 0.0000
PCREPORT: engine utilization cachePlus__Offloaded__cacheMissPipe received 0.0000
PCREPORT: engine utilization dramBank4 received 0.0000
PCREPORT: engine utilization uwPlus1__Offloaded__mem__Offloaded__mem received 0.0000
PCREPORT: engine utilization dramPlus__Offloaded__dramBank2__Offloaded__dramBank2 received 0.0000
PCREPORT: engine utilization dramPlus__Offloaded__dramBank0__Offloaded__dramBank0 received 0.0000
PCREPORT: engine utilization uwPlus1__Offloaded__lock__Offloaded__lock received 0.0000
PCREPORT: engine utilization ugPlus2__Offloaded__mem received 0.0000
PCREPORT: engine utilization xx2 received 0.0000
PCREPORT: engine utilization xx8__Offloaded__rankCalc received 0.0000
PCREPORT: engine utilization lock received 0.0000
PCREPORT: in tokens dramBank0 received 0.0533
PCREPORT: in tokens dramBank5 received 0.0000
PCREPORT: in tokens add2 received 6.0200
PCREPORT: in tokens uwPlus1__Offloaded__add__Offloaded__add received 0.0000
PCREPORT: in tokens gPipe received 3.2933
PCREPORT: in tokens prMem received 0.0000
PCREPORT: in tokens mul2 received 0.1333
PCREPORT: in tokens dramPlus__Offloaded__dramBank3__Offloaded__dramBank3 received 0.0000
PCREPORT: in tokens dramBank2 received 0.0000
PCREPORT: in tokens dramBank7 received 0.0000
PCREPORT: in tokens dramBank6 received 0.0000
PCREPORT: in tokens dramPlus__Offloaded__dramBank7__Offloaded__dramBank7 received 0.0000
PCREPORT: in tokens xx4__Replicated received 0.0000
PCREPORT: in tokens gPipe_1 received 8.4267
PCREPORT: in tokens dramBank3 received 0.0000
PCREPORT: in tokens result__Chained received 0.0000
PCREPORT: in tokens uw received 0.8067
PCREPORT: in tokens dramPlus__Offloaded__dramBank6__Offloaded__dramBank6 received 0.0000
PCREPORT: in tokens dramPlus__Offloaded__dramBank1__Offloaded__dramBank1 received 0.0000
PCREPORT: in tokens dramPlus__Offloaded__dramBank4__Offloaded__dramBank4 received 0.0000
PCREPORT: in tokens div1 received 0.1333
PCREPORT: in tokens dramBank1 received 0.0000
PCREPORT: in tokens result__Offloaded__dram received 0.0000
PCREPORT: in tokens xx5__Replicated received 0.0000
PCREPORT: in tokens ug received 0.0267
PCREPORT: in tokens dramPlus__Offloaded__dramBank5__Offloaded__dramBank5 received 0.0000
PCREPORT: in tokens dram received 8.4267
PCREPORT: in tokens cache received 19.5200
PCREPORT: in tokens rc2__Offloaded__div__Offloaded__div received 0.0000
PCREPORT: in tokens rc2__Offloaded__mul__Offloaded__mul received 0.0000
PCREPORT: in tokens cachePlus__Offloaded__cacheMissPipe received 0.0000
PCREPORT: in tokens dramBank4 received 0.0000
PCREPORT: in tokens uwPlus1__Offloaded__mem__Offloaded__mem received 0.0000
PCREPORT: in tokens dramPlus__Offloaded__dramBank2__Offloaded__dramBank2 received 0.0000
PCREPORT: in tokens dramPlus__Offloaded__dramBank0__Offloaded__dramBank0 received 0.0000
PCREPORT: in tokens uwPlus1__Offloaded__lock__Offloaded__lock received 0.0000
PCREPORT: in tokens ugPlus2__Offloaded__mem received 0.0000
PCREPORT: in tokens xx2 received 0.1333
PCREPORT: in tokens xx8__Offloaded__rankCalc received 0.0000
PCREPORT: in tokens lock received 12.6067
PCREPORT: out tokens dramBank0 received 0.0533
PCREPORT: out tokens dramBank5 received 0.0000
PCREPORT: out tokens add2 received 24.3400
PCREPORT: out tokens uwPlus1__Offloaded__add__Offloaded__add received 0.0000
PCREPORT: out tokens gPipe received 3.2933
PCREPORT: out tokens prMem received 0.0000
PCREPORT: out tokens mul2 received 0.1333
PCREPORT: out tokens dramPlus__Offloaded__dramBank3__Offloaded__dramBank3 received 0.0000
PCREPORT: out tokens dramBank2 received 0.0000
PCREPORT: out tokens dramBank7 received 0.0000
PCREPORT: out tokens dramBank6 received 0.0000
PCREPORT: out tokens dramPlus__Offloaded__dramBank7__Offloaded__dramBank7 received 0.0000
PCREPORT: out tokens xx4__Replicated received 0.0000
PCREPORT: out tokens gPipe_1 received 8.4267
PCREPORT: out tokens dramBank3 received 0.0000
PCREPORT: out tokens result__Chained received 0.0000
PCREPORT: out tokens uw received 0.8067
PCREPORT: out tokens dramPlus__Offloaded__dramBank6__Offloaded__dramBank6 received 0.0000
PCREPORT: out tokens dramPlus__Offloaded__dramBank1__Offloaded__dramBank1 received 0.0000
PCREPORT: out tokens dramPlus__Offloaded__dramBank4__Offloaded__dramBank4 received 0.0000
PCREPORT: out tokens div1 received 0.1333
PCREPORT: out tokens dramBank1 received 0.0000
PCREPORT: out tokens result__Offloaded__dram received 0.0000
PCREPORT: out tokens xx5__Replicated received 0.0000
PCREPORT: out tokens ug received 0.8533
PCREPORT: out tokens dramPlus__Offloaded__dramBank5__Offloaded__dramBank5 received 0.0000
PCREPORT: out tokens dram received 8.4267
PCREPORT: out tokens cache received 19.5200
PCREPORT: out tokens rc2__Offloaded__div__Offloaded__div received 0.0000
PCREPORT: out tokens rc2__Offloaded__mul__Offloaded__mul received 0.0000
PCREPORT: out tokens cachePlus__Offloaded__cacheMissPipe received 0.0000
PCREPORT: out tokens dramBank4 received 0.0000
PCREPORT: out tokens uwPlus1__Offloaded__mem__Offloaded__mem received 0.0000
PCREPORT: out tokens dramPlus__Offloaded__dramBank2__Offloaded__dramBank2 received 0.0000
PCREPORT: out tokens dramPlus__Offloaded__dramBank0__Offloaded__dramBank0 received 0.0000
PCREPORT: out tokens uwPlus1__Offloaded__lock__Offloaded__lock received 0.0000
PCREPORT: out tokens ugPlus2__Offloaded__mem received 0.0000
PCREPORT: out tokens xx2 received 0.1333
PCREPORT: out tokens xx8__Offloaded__rankCalc received 0.0000
PCREPORT: out tokens lock received 22.8067
