

================================================================
== Vitis HLS Report for 'radix'
================================================================
* Date:           Sun Dec 11 17:47:38 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Radix
* Solution:       radix01 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.972 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_53_1  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 130
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 130 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 9 
130 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%place_1 = alloca i32 1"   --->   Operation 131 'alloca' 'place_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%max_5_loc = alloca i64 1"   --->   Operation 132 'alloca' 'max_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%max_2_loc = alloca i64 1"   --->   Operation 133 'alloca' 'max_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%vla1 = alloca i64 1" [../../Code/radix/radix.c:63]   --->   Operation 134 'alloca' 'vla1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%count = alloca i64 1" [../../Code/radix/radix.c:24]   --->   Operation 135 'alloca' 'count' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%output = alloca i64 1" [../../Code/radix/radix.c:17]   --->   Operation 136 'alloca' 'output' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [2/2] (0.00ns)   --->   "%call_ln63 = call void @radix_Pipeline_VITIS_LOOP_66_1, i8 %input_r, i8 %vla1" [../../Code/radix/radix.c:63]   --->   Operation 137 'call' 'call_ln63' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 138 [1/1] (0.46ns)   --->   "%store_ln53 = store i32 1, i32 %place_1" [../../Code/radix/radix.c:53]   --->   Operation 138 'store' 'store_ln53' <Predicate = true> <Delay = 0.46>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 139 [1/2] (0.00ns)   --->   "%call_ln63 = call void @radix_Pipeline_VITIS_LOOP_66_1, i8 %input_r, i8 %vla1" [../../Code/radix/radix.c:63]   --->   Operation 139 'call' 'call_ln63' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.73>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%vla1_addr = getelementptr i8 %vla1, i64 0, i64 0" [../../Code/radix/radix.c:8]   --->   Operation 140 'getelementptr' 'vla1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 141 [2/2] (0.73ns)   --->   "%vla1_load = load i3 %vla1_addr" [../../Code/radix/radix.c:8]   --->   Operation 141 'load' 'vla1_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%vla1_addr_1 = getelementptr i8 %vla1, i64 0, i64 1" [../../Code/radix/radix.c:8]   --->   Operation 142 'getelementptr' 'vla1_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 143 [2/2] (0.73ns)   --->   "%vla1_load_1 = load i3 %vla1_addr_1" [../../Code/radix/radix.c:8]   --->   Operation 143 'load' 'vla1_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>

State 4 <SV = 3> <Delay = 0.73>
ST_4 : Operation 144 [1/2] (0.73ns)   --->   "%vla1_load = load i3 %vla1_addr" [../../Code/radix/radix.c:8]   --->   Operation 144 'load' 'vla1_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 145 [1/2] (0.73ns)   --->   "%vla1_load_1 = load i3 %vla1_addr_1" [../../Code/radix/radix.c:8]   --->   Operation 145 'load' 'vla1_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%vla1_addr_2 = getelementptr i8 %vla1, i64 0, i64 2" [../../Code/radix/radix.c:8]   --->   Operation 146 'getelementptr' 'vla1_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 147 [2/2] (0.73ns)   --->   "%vla1_load_2 = load i3 %vla1_addr_2" [../../Code/radix/radix.c:8]   --->   Operation 147 'load' 'vla1_load_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%vla1_addr_3 = getelementptr i8 %vla1, i64 0, i64 3" [../../Code/radix/radix.c:8]   --->   Operation 148 'getelementptr' 'vla1_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 149 [2/2] (0.73ns)   --->   "%vla1_load_3 = load i3 %vla1_addr_3" [../../Code/radix/radix.c:8]   --->   Operation 149 'load' 'vla1_load_3' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>

State 5 <SV = 4> <Delay = 0.73>
ST_5 : Operation 150 [1/2] (0.73ns)   --->   "%vla1_load_2 = load i3 %vla1_addr_2" [../../Code/radix/radix.c:8]   --->   Operation 150 'load' 'vla1_load_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_5 : Operation 151 [1/2] (0.73ns)   --->   "%vla1_load_3 = load i3 %vla1_addr_3" [../../Code/radix/radix.c:8]   --->   Operation 151 'load' 'vla1_load_3' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>

State 6 <SV = 5> <Delay = 0.46>
ST_6 : Operation 152 [1/1] (0.00ns)   --->   "%max = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %vla1_load_3, i8 %vla1_load_2, i8 %vla1_load_1, i8 %vla1_load" [../../Code/radix/radix.c:8]   --->   Operation 152 'bitconcatenate' 'max' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 153 [2/2] (0.46ns)   --->   "%call_ln8 = call void @radix_Pipeline_VITIS_LOOP_9_1, i32 %max, i8 %vla1, i32 %max_2_loc" [../../Code/radix/radix.c:8]   --->   Operation 153 'call' 'call_ln8' <Predicate = true> <Delay = 0.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 1.18>
ST_7 : Operation 154 [1/2] (1.18ns)   --->   "%call_ln8 = call void @radix_Pipeline_VITIS_LOOP_9_1, i32 %max, i8 %vla1, i32 %max_2_loc" [../../Code/radix/radix.c:8]   --->   Operation 154 'call' 'call_ln8' <Predicate = true> <Delay = 1.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 155 [1/1] (0.00ns)   --->   "%spectopmodule_ln57 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_5" [../../Code/radix/radix.c:57]   --->   Operation 155 'spectopmodule' 'spectopmodule_ln57' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 156 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %input_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 156 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 157 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %input_r, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 157 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 158 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %input_r, i64 666, i64 207, i64 1"   --->   Operation 158 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 159 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %input_r"   --->   Operation 159 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 160 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %output_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_4, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 160 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 161 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %output_r, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 161 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 162 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %output_r, i64 666, i64 207, i64 1"   --->   Operation 162 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 163 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %output_r"   --->   Operation 163 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 164 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 164 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 165 [1/1] (0.00ns)   --->   "%max_2_loc_load = load i32 %max_2_loc"   --->   Operation 165 'load' 'max_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 166 [1/1] (0.00ns)   --->   "%count_addr = getelementptr i32 %count, i64 0, i64 0"   --->   Operation 166 'getelementptr' 'count_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln53 = br void %for.cond.i" [../../Code/radix/radix.c:53]   --->   Operation 167 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 1.43>
ST_9 : Operation 168 [1/1] (0.00ns)   --->   "%place_2 = load i32 %place_1" [../../Code/radix/radix.c:53]   --->   Operation 168 'load' 'place_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 169 [36/36] (1.43ns)   --->   "%sdiv_ln53 = sdiv i32 %max_2_loc_load, i32 %place_2" [../../Code/radix/radix.c:53]   --->   Operation 169 'sdiv' 'sdiv_ln53' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.43>
ST_10 : Operation 170 [35/36] (1.43ns)   --->   "%sdiv_ln53 = sdiv i32 %max_2_loc_load, i32 %place_2" [../../Code/radix/radix.c:53]   --->   Operation 170 'sdiv' 'sdiv_ln53' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.43>
ST_11 : Operation 171 [34/36] (1.43ns)   --->   "%sdiv_ln53 = sdiv i32 %max_2_loc_load, i32 %place_2" [../../Code/radix/radix.c:53]   --->   Operation 171 'sdiv' 'sdiv_ln53' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.43>
ST_12 : Operation 172 [33/36] (1.43ns)   --->   "%sdiv_ln53 = sdiv i32 %max_2_loc_load, i32 %place_2" [../../Code/radix/radix.c:53]   --->   Operation 172 'sdiv' 'sdiv_ln53' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.43>
ST_13 : Operation 173 [32/36] (1.43ns)   --->   "%sdiv_ln53 = sdiv i32 %max_2_loc_load, i32 %place_2" [../../Code/radix/radix.c:53]   --->   Operation 173 'sdiv' 'sdiv_ln53' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.43>
ST_14 : Operation 174 [31/36] (1.43ns)   --->   "%sdiv_ln53 = sdiv i32 %max_2_loc_load, i32 %place_2" [../../Code/radix/radix.c:53]   --->   Operation 174 'sdiv' 'sdiv_ln53' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.43>
ST_15 : Operation 175 [30/36] (1.43ns)   --->   "%sdiv_ln53 = sdiv i32 %max_2_loc_load, i32 %place_2" [../../Code/radix/radix.c:53]   --->   Operation 175 'sdiv' 'sdiv_ln53' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.43>
ST_16 : Operation 176 [29/36] (1.43ns)   --->   "%sdiv_ln53 = sdiv i32 %max_2_loc_load, i32 %place_2" [../../Code/radix/radix.c:53]   --->   Operation 176 'sdiv' 'sdiv_ln53' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.43>
ST_17 : Operation 177 [28/36] (1.43ns)   --->   "%sdiv_ln53 = sdiv i32 %max_2_loc_load, i32 %place_2" [../../Code/radix/radix.c:53]   --->   Operation 177 'sdiv' 'sdiv_ln53' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.43>
ST_18 : Operation 178 [27/36] (1.43ns)   --->   "%sdiv_ln53 = sdiv i32 %max_2_loc_load, i32 %place_2" [../../Code/radix/radix.c:53]   --->   Operation 178 'sdiv' 'sdiv_ln53' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.43>
ST_19 : Operation 179 [26/36] (1.43ns)   --->   "%sdiv_ln53 = sdiv i32 %max_2_loc_load, i32 %place_2" [../../Code/radix/radix.c:53]   --->   Operation 179 'sdiv' 'sdiv_ln53' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.43>
ST_20 : Operation 180 [25/36] (1.43ns)   --->   "%sdiv_ln53 = sdiv i32 %max_2_loc_load, i32 %place_2" [../../Code/radix/radix.c:53]   --->   Operation 180 'sdiv' 'sdiv_ln53' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.43>
ST_21 : Operation 181 [24/36] (1.43ns)   --->   "%sdiv_ln53 = sdiv i32 %max_2_loc_load, i32 %place_2" [../../Code/radix/radix.c:53]   --->   Operation 181 'sdiv' 'sdiv_ln53' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.43>
ST_22 : Operation 182 [23/36] (1.43ns)   --->   "%sdiv_ln53 = sdiv i32 %max_2_loc_load, i32 %place_2" [../../Code/radix/radix.c:53]   --->   Operation 182 'sdiv' 'sdiv_ln53' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.43>
ST_23 : Operation 183 [22/36] (1.43ns)   --->   "%sdiv_ln53 = sdiv i32 %max_2_loc_load, i32 %place_2" [../../Code/radix/radix.c:53]   --->   Operation 183 'sdiv' 'sdiv_ln53' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 1.43>
ST_24 : Operation 184 [21/36] (1.43ns)   --->   "%sdiv_ln53 = sdiv i32 %max_2_loc_load, i32 %place_2" [../../Code/radix/radix.c:53]   --->   Operation 184 'sdiv' 'sdiv_ln53' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 1.43>
ST_25 : Operation 185 [20/36] (1.43ns)   --->   "%sdiv_ln53 = sdiv i32 %max_2_loc_load, i32 %place_2" [../../Code/radix/radix.c:53]   --->   Operation 185 'sdiv' 'sdiv_ln53' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 1.43>
ST_26 : Operation 186 [19/36] (1.43ns)   --->   "%sdiv_ln53 = sdiv i32 %max_2_loc_load, i32 %place_2" [../../Code/radix/radix.c:53]   --->   Operation 186 'sdiv' 'sdiv_ln53' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 1.43>
ST_27 : Operation 187 [18/36] (1.43ns)   --->   "%sdiv_ln53 = sdiv i32 %max_2_loc_load, i32 %place_2" [../../Code/radix/radix.c:53]   --->   Operation 187 'sdiv' 'sdiv_ln53' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 1.43>
ST_28 : Operation 188 [17/36] (1.43ns)   --->   "%sdiv_ln53 = sdiv i32 %max_2_loc_load, i32 %place_2" [../../Code/radix/radix.c:53]   --->   Operation 188 'sdiv' 'sdiv_ln53' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 1.43>
ST_29 : Operation 189 [16/36] (1.43ns)   --->   "%sdiv_ln53 = sdiv i32 %max_2_loc_load, i32 %place_2" [../../Code/radix/radix.c:53]   --->   Operation 189 'sdiv' 'sdiv_ln53' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 1.43>
ST_30 : Operation 190 [15/36] (1.43ns)   --->   "%sdiv_ln53 = sdiv i32 %max_2_loc_load, i32 %place_2" [../../Code/radix/radix.c:53]   --->   Operation 190 'sdiv' 'sdiv_ln53' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 1.43>
ST_31 : Operation 191 [14/36] (1.43ns)   --->   "%sdiv_ln53 = sdiv i32 %max_2_loc_load, i32 %place_2" [../../Code/radix/radix.c:53]   --->   Operation 191 'sdiv' 'sdiv_ln53' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 1.43>
ST_32 : Operation 192 [13/36] (1.43ns)   --->   "%sdiv_ln53 = sdiv i32 %max_2_loc_load, i32 %place_2" [../../Code/radix/radix.c:53]   --->   Operation 192 'sdiv' 'sdiv_ln53' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 1.43>
ST_33 : Operation 193 [12/36] (1.43ns)   --->   "%sdiv_ln53 = sdiv i32 %max_2_loc_load, i32 %place_2" [../../Code/radix/radix.c:53]   --->   Operation 193 'sdiv' 'sdiv_ln53' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 1.43>
ST_34 : Operation 194 [11/36] (1.43ns)   --->   "%sdiv_ln53 = sdiv i32 %max_2_loc_load, i32 %place_2" [../../Code/radix/radix.c:53]   --->   Operation 194 'sdiv' 'sdiv_ln53' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 1.43>
ST_35 : Operation 195 [10/36] (1.43ns)   --->   "%sdiv_ln53 = sdiv i32 %max_2_loc_load, i32 %place_2" [../../Code/radix/radix.c:53]   --->   Operation 195 'sdiv' 'sdiv_ln53' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 1.43>
ST_36 : Operation 196 [9/36] (1.43ns)   --->   "%sdiv_ln53 = sdiv i32 %max_2_loc_load, i32 %place_2" [../../Code/radix/radix.c:53]   --->   Operation 196 'sdiv' 'sdiv_ln53' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 1.43>
ST_37 : Operation 197 [8/36] (1.43ns)   --->   "%sdiv_ln53 = sdiv i32 %max_2_loc_load, i32 %place_2" [../../Code/radix/radix.c:53]   --->   Operation 197 'sdiv' 'sdiv_ln53' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 1.43>
ST_38 : Operation 198 [7/36] (1.43ns)   --->   "%sdiv_ln53 = sdiv i32 %max_2_loc_load, i32 %place_2" [../../Code/radix/radix.c:53]   --->   Operation 198 'sdiv' 'sdiv_ln53' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 1.43>
ST_39 : Operation 199 [6/36] (1.43ns)   --->   "%sdiv_ln53 = sdiv i32 %max_2_loc_load, i32 %place_2" [../../Code/radix/radix.c:53]   --->   Operation 199 'sdiv' 'sdiv_ln53' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 1.43>
ST_40 : Operation 200 [5/36] (1.43ns)   --->   "%sdiv_ln53 = sdiv i32 %max_2_loc_load, i32 %place_2" [../../Code/radix/radix.c:53]   --->   Operation 200 'sdiv' 'sdiv_ln53' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 1.43>
ST_41 : Operation 201 [4/36] (1.43ns)   --->   "%sdiv_ln53 = sdiv i32 %max_2_loc_load, i32 %place_2" [../../Code/radix/radix.c:53]   --->   Operation 201 'sdiv' 'sdiv_ln53' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 1.43>
ST_42 : Operation 202 [3/36] (1.43ns)   --->   "%sdiv_ln53 = sdiv i32 %max_2_loc_load, i32 %place_2" [../../Code/radix/radix.c:53]   --->   Operation 202 'sdiv' 'sdiv_ln53' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 1.43>
ST_43 : Operation 203 [2/36] (1.43ns)   --->   "%sdiv_ln53 = sdiv i32 %max_2_loc_load, i32 %place_2" [../../Code/radix/radix.c:53]   --->   Operation 203 'sdiv' 'sdiv_ln53' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 2.96>
ST_44 : Operation 204 [1/36] (1.43ns)   --->   "%sdiv_ln53 = sdiv i32 %max_2_loc_load, i32 %place_2" [../../Code/radix/radix.c:53]   --->   Operation 204 'sdiv' 'sdiv_ln53' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 205 [1/1] (0.80ns)   --->   "%icmp_ln53 = icmp_sgt  i32 %sdiv_ln53, i32 0" [../../Code/radix/radix.c:53]   --->   Operation 205 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 206 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %icmp_ln53, void %radixsort.exit, void %for.inc.i" [../../Code/radix/radix.c:53]   --->   Operation 206 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 207 [2/2] (0.73ns)   --->   "%vla1_load_8 = load i3 %vla1_addr" [../../Code/radix/radix.c:18]   --->   Operation 207 'load' 'vla1_load_8' <Predicate = (icmp_ln53)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_44 : Operation 208 [2/2] (0.73ns)   --->   "%vla1_load_9 = load i3 %vla1_addr_1" [../../Code/radix/radix.c:18]   --->   Operation 208 'load' 'vla1_load_9' <Predicate = (icmp_ln53)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_44 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node place)   --->   "%shl_ln53 = shl i32 %place_2, i32 3" [../../Code/radix/radix.c:53]   --->   Operation 209 'shl' 'shl_ln53' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_44 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node place)   --->   "%shl_ln53_1 = shl i32 %place_2, i32 1" [../../Code/radix/radix.c:53]   --->   Operation 210 'shl' 'shl_ln53_1' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_44 : Operation 211 [1/1] (1.14ns) (out node of the LUT)   --->   "%place = add i32 %shl_ln53, i32 %shl_ln53_1" [../../Code/radix/radix.c:53]   --->   Operation 211 'add' 'place' <Predicate = (icmp_ln53)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 212 [1/1] (0.46ns)   --->   "%store_ln53 = store i32 %place, i32 %place_1" [../../Code/radix/radix.c:53]   --->   Operation 212 'store' 'store_ln53' <Predicate = (icmp_ln53)> <Delay = 0.46>
ST_44 : Operation 213 [1/1] (0.00ns)   --->   "%output_r_addr = getelementptr i8 %output_r, i64 0, i64 0" [../../Code/radix/radix.c:74]   --->   Operation 213 'getelementptr' 'output_r_addr' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_44 : Operation 214 [2/2] (0.73ns)   --->   "%store_ln74 = store i8 0, i3 %output_r_addr" [../../Code/radix/radix.c:74]   --->   Operation 214 'store' 'store_ln74' <Predicate = (!icmp_ln53)> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 8> <RAM>

State 45 <SV = 44> <Delay = 0.73>
ST_45 : Operation 215 [1/2] (0.73ns)   --->   "%vla1_load_8 = load i3 %vla1_addr" [../../Code/radix/radix.c:18]   --->   Operation 215 'load' 'vla1_load_8' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_45 : Operation 216 [1/2] (0.73ns)   --->   "%vla1_load_9 = load i3 %vla1_addr_1" [../../Code/radix/radix.c:18]   --->   Operation 216 'load' 'vla1_load_9' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_45 : Operation 217 [2/2] (0.73ns)   --->   "%vla1_load_10 = load i3 %vla1_addr_2" [../../Code/radix/radix.c:18]   --->   Operation 217 'load' 'vla1_load_10' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_45 : Operation 218 [2/2] (0.73ns)   --->   "%vla1_load_11 = load i3 %vla1_addr_3" [../../Code/radix/radix.c:18]   --->   Operation 218 'load' 'vla1_load_11' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>

State 46 <SV = 45> <Delay = 2.16>
ST_46 : Operation 219 [1/2] (0.73ns)   --->   "%vla1_load_10 = load i3 %vla1_addr_2" [../../Code/radix/radix.c:18]   --->   Operation 219 'load' 'vla1_load_10' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_46 : Operation 220 [1/2] (0.73ns)   --->   "%vla1_load_11 = load i3 %vla1_addr_3" [../../Code/radix/radix.c:18]   --->   Operation 220 'load' 'vla1_load_11' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_46 : Operation 221 [1/1] (0.00ns)   --->   "%or_ln18_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %vla1_load_11, i8 %vla1_load_10, i8 %vla1_load_9, i8 %vla1_load_8" [../../Code/radix/radix.c:18]   --->   Operation 221 'bitconcatenate' 'or_ln18_2' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 222 [36/36] (1.43ns)   --->   "%sdiv_ln18 = sdiv i32 %or_ln18_2, i32 %place_2" [../../Code/radix/radix.c:18]   --->   Operation 222 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 1.43>
ST_47 : Operation 223 [35/36] (1.43ns)   --->   "%sdiv_ln18 = sdiv i32 %or_ln18_2, i32 %place_2" [../../Code/radix/radix.c:18]   --->   Operation 223 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 1.43>
ST_48 : Operation 224 [34/36] (1.43ns)   --->   "%sdiv_ln18 = sdiv i32 %or_ln18_2, i32 %place_2" [../../Code/radix/radix.c:18]   --->   Operation 224 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 1.43>
ST_49 : Operation 225 [33/36] (1.43ns)   --->   "%sdiv_ln18 = sdiv i32 %or_ln18_2, i32 %place_2" [../../Code/radix/radix.c:18]   --->   Operation 225 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 1.43>
ST_50 : Operation 226 [32/36] (1.43ns)   --->   "%sdiv_ln18 = sdiv i32 %or_ln18_2, i32 %place_2" [../../Code/radix/radix.c:18]   --->   Operation 226 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 1.43>
ST_51 : Operation 227 [31/36] (1.43ns)   --->   "%sdiv_ln18 = sdiv i32 %or_ln18_2, i32 %place_2" [../../Code/radix/radix.c:18]   --->   Operation 227 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 1.43>
ST_52 : Operation 228 [30/36] (1.43ns)   --->   "%sdiv_ln18 = sdiv i32 %or_ln18_2, i32 %place_2" [../../Code/radix/radix.c:18]   --->   Operation 228 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 1.43>
ST_53 : Operation 229 [29/36] (1.43ns)   --->   "%sdiv_ln18 = sdiv i32 %or_ln18_2, i32 %place_2" [../../Code/radix/radix.c:18]   --->   Operation 229 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 1.43>
ST_54 : Operation 230 [28/36] (1.43ns)   --->   "%sdiv_ln18 = sdiv i32 %or_ln18_2, i32 %place_2" [../../Code/radix/radix.c:18]   --->   Operation 230 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 1.43>
ST_55 : Operation 231 [27/36] (1.43ns)   --->   "%sdiv_ln18 = sdiv i32 %or_ln18_2, i32 %place_2" [../../Code/radix/radix.c:18]   --->   Operation 231 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 1.43>
ST_56 : Operation 232 [26/36] (1.43ns)   --->   "%sdiv_ln18 = sdiv i32 %or_ln18_2, i32 %place_2" [../../Code/radix/radix.c:18]   --->   Operation 232 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 1.43>
ST_57 : Operation 233 [25/36] (1.43ns)   --->   "%sdiv_ln18 = sdiv i32 %or_ln18_2, i32 %place_2" [../../Code/radix/radix.c:18]   --->   Operation 233 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 1.43>
ST_58 : Operation 234 [24/36] (1.43ns)   --->   "%sdiv_ln18 = sdiv i32 %or_ln18_2, i32 %place_2" [../../Code/radix/radix.c:18]   --->   Operation 234 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 1.43>
ST_59 : Operation 235 [23/36] (1.43ns)   --->   "%sdiv_ln18 = sdiv i32 %or_ln18_2, i32 %place_2" [../../Code/radix/radix.c:18]   --->   Operation 235 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 1.43>
ST_60 : Operation 236 [22/36] (1.43ns)   --->   "%sdiv_ln18 = sdiv i32 %or_ln18_2, i32 %place_2" [../../Code/radix/radix.c:18]   --->   Operation 236 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 1.43>
ST_61 : Operation 237 [21/36] (1.43ns)   --->   "%sdiv_ln18 = sdiv i32 %or_ln18_2, i32 %place_2" [../../Code/radix/radix.c:18]   --->   Operation 237 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 1.43>
ST_62 : Operation 238 [20/36] (1.43ns)   --->   "%sdiv_ln18 = sdiv i32 %or_ln18_2, i32 %place_2" [../../Code/radix/radix.c:18]   --->   Operation 238 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 1.43>
ST_63 : Operation 239 [19/36] (1.43ns)   --->   "%sdiv_ln18 = sdiv i32 %or_ln18_2, i32 %place_2" [../../Code/radix/radix.c:18]   --->   Operation 239 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 1.43>
ST_64 : Operation 240 [18/36] (1.43ns)   --->   "%sdiv_ln18 = sdiv i32 %or_ln18_2, i32 %place_2" [../../Code/radix/radix.c:18]   --->   Operation 240 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 1.43>
ST_65 : Operation 241 [17/36] (1.43ns)   --->   "%sdiv_ln18 = sdiv i32 %or_ln18_2, i32 %place_2" [../../Code/radix/radix.c:18]   --->   Operation 241 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 1.43>
ST_66 : Operation 242 [16/36] (1.43ns)   --->   "%sdiv_ln18 = sdiv i32 %or_ln18_2, i32 %place_2" [../../Code/radix/radix.c:18]   --->   Operation 242 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 1.43>
ST_67 : Operation 243 [15/36] (1.43ns)   --->   "%sdiv_ln18 = sdiv i32 %or_ln18_2, i32 %place_2" [../../Code/radix/radix.c:18]   --->   Operation 243 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 1.43>
ST_68 : Operation 244 [14/36] (1.43ns)   --->   "%sdiv_ln18 = sdiv i32 %or_ln18_2, i32 %place_2" [../../Code/radix/radix.c:18]   --->   Operation 244 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 1.43>
ST_69 : Operation 245 [13/36] (1.43ns)   --->   "%sdiv_ln18 = sdiv i32 %or_ln18_2, i32 %place_2" [../../Code/radix/radix.c:18]   --->   Operation 245 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 1.43>
ST_70 : Operation 246 [12/36] (1.43ns)   --->   "%sdiv_ln18 = sdiv i32 %or_ln18_2, i32 %place_2" [../../Code/radix/radix.c:18]   --->   Operation 246 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 1.43>
ST_71 : Operation 247 [11/36] (1.43ns)   --->   "%sdiv_ln18 = sdiv i32 %or_ln18_2, i32 %place_2" [../../Code/radix/radix.c:18]   --->   Operation 247 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 1.43>
ST_72 : Operation 248 [10/36] (1.43ns)   --->   "%sdiv_ln18 = sdiv i32 %or_ln18_2, i32 %place_2" [../../Code/radix/radix.c:18]   --->   Operation 248 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 1.43>
ST_73 : Operation 249 [9/36] (1.43ns)   --->   "%sdiv_ln18 = sdiv i32 %or_ln18_2, i32 %place_2" [../../Code/radix/radix.c:18]   --->   Operation 249 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 1.43>
ST_74 : Operation 250 [8/36] (1.43ns)   --->   "%sdiv_ln18 = sdiv i32 %or_ln18_2, i32 %place_2" [../../Code/radix/radix.c:18]   --->   Operation 250 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 1.43>
ST_75 : Operation 251 [7/36] (1.43ns)   --->   "%sdiv_ln18 = sdiv i32 %or_ln18_2, i32 %place_2" [../../Code/radix/radix.c:18]   --->   Operation 251 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 1.43>
ST_76 : Operation 252 [6/36] (1.43ns)   --->   "%sdiv_ln18 = sdiv i32 %or_ln18_2, i32 %place_2" [../../Code/radix/radix.c:18]   --->   Operation 252 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 1.43>
ST_77 : Operation 253 [5/36] (1.43ns)   --->   "%sdiv_ln18 = sdiv i32 %or_ln18_2, i32 %place_2" [../../Code/radix/radix.c:18]   --->   Operation 253 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 1.43>
ST_78 : Operation 254 [4/36] (1.43ns)   --->   "%sdiv_ln18 = sdiv i32 %or_ln18_2, i32 %place_2" [../../Code/radix/radix.c:18]   --->   Operation 254 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 1.43>
ST_79 : Operation 255 [3/36] (1.43ns)   --->   "%sdiv_ln18 = sdiv i32 %or_ln18_2, i32 %place_2" [../../Code/radix/radix.c:18]   --->   Operation 255 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 1.43>
ST_80 : Operation 256 [2/36] (1.43ns)   --->   "%sdiv_ln18 = sdiv i32 %or_ln18_2, i32 %place_2" [../../Code/radix/radix.c:18]   --->   Operation 256 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 2.86>
ST_81 : Operation 257 [1/36] (1.43ns)   --->   "%sdiv_ln18 = sdiv i32 %or_ln18_2, i32 %place_2" [../../Code/radix/radix.c:18]   --->   Operation 257 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 258 [36/36] (1.43ns)   --->   "%max_4 = srem i32 %sdiv_ln18, i32 10" [../../Code/radix/radix.c:18]   --->   Operation 258 'srem' 'max_4' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 1.43>
ST_82 : Operation 259 [35/36] (1.43ns)   --->   "%max_4 = srem i32 %sdiv_ln18, i32 10" [../../Code/radix/radix.c:18]   --->   Operation 259 'srem' 'max_4' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 1.43>
ST_83 : Operation 260 [34/36] (1.43ns)   --->   "%max_4 = srem i32 %sdiv_ln18, i32 10" [../../Code/radix/radix.c:18]   --->   Operation 260 'srem' 'max_4' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 1.43>
ST_84 : Operation 261 [33/36] (1.43ns)   --->   "%max_4 = srem i32 %sdiv_ln18, i32 10" [../../Code/radix/radix.c:18]   --->   Operation 261 'srem' 'max_4' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 1.43>
ST_85 : Operation 262 [32/36] (1.43ns)   --->   "%max_4 = srem i32 %sdiv_ln18, i32 10" [../../Code/radix/radix.c:18]   --->   Operation 262 'srem' 'max_4' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 1.43>
ST_86 : Operation 263 [31/36] (1.43ns)   --->   "%max_4 = srem i32 %sdiv_ln18, i32 10" [../../Code/radix/radix.c:18]   --->   Operation 263 'srem' 'max_4' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 1.43>
ST_87 : Operation 264 [30/36] (1.43ns)   --->   "%max_4 = srem i32 %sdiv_ln18, i32 10" [../../Code/radix/radix.c:18]   --->   Operation 264 'srem' 'max_4' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 1.43>
ST_88 : Operation 265 [29/36] (1.43ns)   --->   "%max_4 = srem i32 %sdiv_ln18, i32 10" [../../Code/radix/radix.c:18]   --->   Operation 265 'srem' 'max_4' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 1.43>
ST_89 : Operation 266 [28/36] (1.43ns)   --->   "%max_4 = srem i32 %sdiv_ln18, i32 10" [../../Code/radix/radix.c:18]   --->   Operation 266 'srem' 'max_4' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 1.43>
ST_90 : Operation 267 [27/36] (1.43ns)   --->   "%max_4 = srem i32 %sdiv_ln18, i32 10" [../../Code/radix/radix.c:18]   --->   Operation 267 'srem' 'max_4' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 1.43>
ST_91 : Operation 268 [26/36] (1.43ns)   --->   "%max_4 = srem i32 %sdiv_ln18, i32 10" [../../Code/radix/radix.c:18]   --->   Operation 268 'srem' 'max_4' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 1.43>
ST_92 : Operation 269 [25/36] (1.43ns)   --->   "%max_4 = srem i32 %sdiv_ln18, i32 10" [../../Code/radix/radix.c:18]   --->   Operation 269 'srem' 'max_4' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 1.43>
ST_93 : Operation 270 [24/36] (1.43ns)   --->   "%max_4 = srem i32 %sdiv_ln18, i32 10" [../../Code/radix/radix.c:18]   --->   Operation 270 'srem' 'max_4' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 1.43>
ST_94 : Operation 271 [23/36] (1.43ns)   --->   "%max_4 = srem i32 %sdiv_ln18, i32 10" [../../Code/radix/radix.c:18]   --->   Operation 271 'srem' 'max_4' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 1.43>
ST_95 : Operation 272 [22/36] (1.43ns)   --->   "%max_4 = srem i32 %sdiv_ln18, i32 10" [../../Code/radix/radix.c:18]   --->   Operation 272 'srem' 'max_4' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 1.43>
ST_96 : Operation 273 [21/36] (1.43ns)   --->   "%max_4 = srem i32 %sdiv_ln18, i32 10" [../../Code/radix/radix.c:18]   --->   Operation 273 'srem' 'max_4' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 1.43>
ST_97 : Operation 274 [20/36] (1.43ns)   --->   "%max_4 = srem i32 %sdiv_ln18, i32 10" [../../Code/radix/radix.c:18]   --->   Operation 274 'srem' 'max_4' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 1.43>
ST_98 : Operation 275 [19/36] (1.43ns)   --->   "%max_4 = srem i32 %sdiv_ln18, i32 10" [../../Code/radix/radix.c:18]   --->   Operation 275 'srem' 'max_4' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 1.43>
ST_99 : Operation 276 [18/36] (1.43ns)   --->   "%max_4 = srem i32 %sdiv_ln18, i32 10" [../../Code/radix/radix.c:18]   --->   Operation 276 'srem' 'max_4' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 1.43>
ST_100 : Operation 277 [17/36] (1.43ns)   --->   "%max_4 = srem i32 %sdiv_ln18, i32 10" [../../Code/radix/radix.c:18]   --->   Operation 277 'srem' 'max_4' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 1.43>
ST_101 : Operation 278 [16/36] (1.43ns)   --->   "%max_4 = srem i32 %sdiv_ln18, i32 10" [../../Code/radix/radix.c:18]   --->   Operation 278 'srem' 'max_4' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 1.43>
ST_102 : Operation 279 [15/36] (1.43ns)   --->   "%max_4 = srem i32 %sdiv_ln18, i32 10" [../../Code/radix/radix.c:18]   --->   Operation 279 'srem' 'max_4' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 1.43>
ST_103 : Operation 280 [14/36] (1.43ns)   --->   "%max_4 = srem i32 %sdiv_ln18, i32 10" [../../Code/radix/radix.c:18]   --->   Operation 280 'srem' 'max_4' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 1.43>
ST_104 : Operation 281 [13/36] (1.43ns)   --->   "%max_4 = srem i32 %sdiv_ln18, i32 10" [../../Code/radix/radix.c:18]   --->   Operation 281 'srem' 'max_4' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 1.43>
ST_105 : Operation 282 [12/36] (1.43ns)   --->   "%max_4 = srem i32 %sdiv_ln18, i32 10" [../../Code/radix/radix.c:18]   --->   Operation 282 'srem' 'max_4' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 1.43>
ST_106 : Operation 283 [11/36] (1.43ns)   --->   "%max_4 = srem i32 %sdiv_ln18, i32 10" [../../Code/radix/radix.c:18]   --->   Operation 283 'srem' 'max_4' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 1.43>
ST_107 : Operation 284 [10/36] (1.43ns)   --->   "%max_4 = srem i32 %sdiv_ln18, i32 10" [../../Code/radix/radix.c:18]   --->   Operation 284 'srem' 'max_4' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 107> <Delay = 1.43>
ST_108 : Operation 285 [9/36] (1.43ns)   --->   "%max_4 = srem i32 %sdiv_ln18, i32 10" [../../Code/radix/radix.c:18]   --->   Operation 285 'srem' 'max_4' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 108> <Delay = 1.43>
ST_109 : Operation 286 [8/36] (1.43ns)   --->   "%max_4 = srem i32 %sdiv_ln18, i32 10" [../../Code/radix/radix.c:18]   --->   Operation 286 'srem' 'max_4' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 1.43>
ST_110 : Operation 287 [7/36] (1.43ns)   --->   "%max_4 = srem i32 %sdiv_ln18, i32 10" [../../Code/radix/radix.c:18]   --->   Operation 287 'srem' 'max_4' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 110> <Delay = 1.43>
ST_111 : Operation 288 [6/36] (1.43ns)   --->   "%max_4 = srem i32 %sdiv_ln18, i32 10" [../../Code/radix/radix.c:18]   --->   Operation 288 'srem' 'max_4' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 111> <Delay = 1.43>
ST_112 : Operation 289 [5/36] (1.43ns)   --->   "%max_4 = srem i32 %sdiv_ln18, i32 10" [../../Code/radix/radix.c:18]   --->   Operation 289 'srem' 'max_4' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 1.43>
ST_113 : Operation 290 [4/36] (1.43ns)   --->   "%max_4 = srem i32 %sdiv_ln18, i32 10" [../../Code/radix/radix.c:18]   --->   Operation 290 'srem' 'max_4' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 113> <Delay = 1.43>
ST_114 : Operation 291 [3/36] (1.43ns)   --->   "%max_4 = srem i32 %sdiv_ln18, i32 10" [../../Code/radix/radix.c:18]   --->   Operation 291 'srem' 'max_4' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 114> <Delay = 1.43>
ST_115 : Operation 292 [2/36] (1.43ns)   --->   "%max_4 = srem i32 %sdiv_ln18, i32 10" [../../Code/radix/radix.c:18]   --->   Operation 292 'srem' 'max_4' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 115> <Delay = 1.89>
ST_116 : Operation 293 [1/36] (1.43ns)   --->   "%max_4 = srem i32 %sdiv_ln18, i32 10" [../../Code/radix/radix.c:18]   --->   Operation 293 'srem' 'max_4' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 294 [1/1] (0.00ns)   --->   "%trunc_ln18 = trunc i5 %max_4" [../../Code/radix/radix.c:18]   --->   Operation 294 'trunc' 'trunc_ln18' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 295 [2/2] (0.46ns)   --->   "%call_ln18 = call void @radix_Pipeline_VITIS_LOOP_20_1, i5 %trunc_ln18, i8 %vla1, i32 %place_2, i32 %max_5_loc" [../../Code/radix/radix.c:18]   --->   Operation 295 'call' 'call_ln18' <Predicate = true> <Delay = 0.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 117 <SV = 116> <Delay = 0.00>
ST_117 : Operation 296 [1/2] (0.00ns)   --->   "%call_ln18 = call void @radix_Pipeline_VITIS_LOOP_20_1, i5 %trunc_ln18, i8 %vla1, i32 %place_2, i32 %max_5_loc" [../../Code/radix/radix.c:18]   --->   Operation 296 'call' 'call_ln18' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 118 <SV = 117> <Delay = 1.53>
ST_118 : Operation 297 [1/1] (0.00ns)   --->   "%max_5_loc_load = load i32 %max_5_loc"   --->   Operation 297 'load' 'max_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 298 [2/2] (1.53ns)   --->   "%call_ln0 = call void @radix_Pipeline_VITIS_LOOP_26_2, i32 %max_5_loc_load, i32 %count"   --->   Operation 298 'call' 'call_ln0' <Predicate = true> <Delay = 1.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 119 <SV = 118> <Delay = 0.00>
ST_119 : Operation 299 [1/2] (0.00ns)   --->   "%call_ln0 = call void @radix_Pipeline_VITIS_LOOP_26_2, i32 %max_5_loc_load, i32 %count"   --->   Operation 299 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 120 <SV = 119> <Delay = 0.00>
ST_120 : Operation 300 [2/2] (0.00ns)   --->   "%call_ln63 = call void @radix_Pipeline_VITIS_LOOP_30_3, i8 %vla1, i32 %place_2, i32 %count" [../../Code/radix/radix.c:63]   --->   Operation 300 'call' 'call_ln63' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 121 <SV = 120> <Delay = 0.00>
ST_121 : Operation 301 [1/2] (0.00ns)   --->   "%call_ln63 = call void @radix_Pipeline_VITIS_LOOP_30_3, i8 %vla1, i32 %place_2, i32 %count" [../../Code/radix/radix.c:63]   --->   Operation 301 'call' 'call_ln63' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 122 <SV = 121> <Delay = 0.73>
ST_122 : Operation 302 [2/2] (0.73ns)   --->   "%count_load = load i3 %count_addr"   --->   Operation 302 'load' 'count_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 123 <SV = 122> <Delay = 0.73>
ST_123 : Operation 303 [1/2] (0.73ns)   --->   "%count_load = load i3 %count_addr"   --->   Operation 303 'load' 'count_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 124 <SV = 123> <Delay = 0.46>
ST_124 : Operation 304 [2/2] (0.46ns)   --->   "%call_ln0 = call void @radix_Pipeline_VITIS_LOOP_34_4, i32 %count_load, i32 %count"   --->   Operation 304 'call' 'call_ln0' <Predicate = true> <Delay = 0.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 125 <SV = 124> <Delay = 0.00>
ST_125 : Operation 305 [1/2] (0.00ns)   --->   "%call_ln0 = call void @radix_Pipeline_VITIS_LOOP_34_4, i32 %count_load, i32 %count"   --->   Operation 305 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 126 <SV = 125> <Delay = 0.00>
ST_126 : Operation 306 [2/2] (0.00ns)   --->   "%call_ln63 = call void @radix_Pipeline_VITIS_LOOP_38_5, i8 %vla1, i32 %place_2, i32 %count, i32 %output" [../../Code/radix/radix.c:63]   --->   Operation 306 'call' 'call_ln63' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 127 <SV = 126> <Delay = 0.00>
ST_127 : Operation 307 [1/2] (0.00ns)   --->   "%call_ln63 = call void @radix_Pipeline_VITIS_LOOP_38_5, i8 %vla1, i32 %place_2, i32 %count, i32 %output" [../../Code/radix/radix.c:63]   --->   Operation 307 'call' 'call_ln63' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 128 <SV = 127> <Delay = 0.00>
ST_128 : Operation 308 [2/2] (0.00ns)   --->   "%call_ln17 = call void @radix_Pipeline_VITIS_LOOP_43_6, i32 %output, i8 %vla1" [../../Code/radix/radix.c:17]   --->   Operation 308 'call' 'call_ln17' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 129 <SV = 128> <Delay = 0.00>
ST_129 : Operation 309 [1/1] (0.00ns)   --->   "%specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [../../Code/radix/radix.c:16]   --->   Operation 309 'specloopname' 'specloopname_ln16' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 310 [1/2] (0.00ns)   --->   "%call_ln17 = call void @radix_Pipeline_VITIS_LOOP_43_6, i32 %output, i8 %vla1" [../../Code/radix/radix.c:17]   --->   Operation 310 'call' 'call_ln17' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_129 : Operation 311 [1/1] (0.00ns)   --->   "%br_ln53 = br void %for.cond.i" [../../Code/radix/radix.c:53]   --->   Operation 311 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>

State 130 <SV = 44> <Delay = 0.73>
ST_130 : Operation 312 [1/2] (0.73ns)   --->   "%store_ln74 = store i8 0, i3 %output_r_addr" [../../Code/radix/radix.c:74]   --->   Operation 312 'store' 'store_ln74' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 8> <RAM>
ST_130 : Operation 313 [1/1] (0.00ns)   --->   "%ret_ln75 = ret" [../../Code/radix/radix.c:75]   --->   Operation 313 'ret' 'ret_ln75' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.46ns
The critical path consists of the following:
	'alloca' operation ('place') [3]  (0 ns)
	'store' operation ('store_ln53', ../../Code/radix/radix.c:53) of constant 1 on local variable 'place' [32]  (0.46 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0.73ns
The critical path consists of the following:
	'getelementptr' operation ('vla1_addr', ../../Code/radix/radix.c:8) [20]  (0 ns)
	'load' operation ('vla1_load', ../../Code/radix/radix.c:8) on array 'vla1', ../../Code/radix/radix.c:63 [21]  (0.73 ns)

 <State 4>: 0.73ns
The critical path consists of the following:
	'load' operation ('vla1_load', ../../Code/radix/radix.c:8) on array 'vla1', ../../Code/radix/radix.c:63 [21]  (0.73 ns)

 <State 5>: 0.73ns
The critical path consists of the following:
	'load' operation ('vla1_load_2', ../../Code/radix/radix.c:8) on array 'vla1', ../../Code/radix/radix.c:63 [25]  (0.73 ns)

 <State 6>: 0.46ns
The critical path consists of the following:
	'call' operation ('call_ln8', ../../Code/radix/radix.c:8) to 'radix_Pipeline_VITIS_LOOP_9_1' [29]  (0.46 ns)

 <State 7>: 1.18ns
The critical path consists of the following:
	'call' operation ('call_ln8', ../../Code/radix/radix.c:8) to 'radix_Pipeline_VITIS_LOOP_9_1' [29]  (1.18 ns)

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 1.43ns
The critical path consists of the following:
	'load' operation ('place', ../../Code/radix/radix.c:53) on local variable 'place' [35]  (0 ns)
	'sdiv' operation ('sdiv_ln53', ../../Code/radix/radix.c:53) [36]  (1.43 ns)

 <State 10>: 1.43ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln53', ../../Code/radix/radix.c:53) [36]  (1.43 ns)

 <State 11>: 1.43ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln53', ../../Code/radix/radix.c:53) [36]  (1.43 ns)

 <State 12>: 1.43ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln53', ../../Code/radix/radix.c:53) [36]  (1.43 ns)

 <State 13>: 1.43ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln53', ../../Code/radix/radix.c:53) [36]  (1.43 ns)

 <State 14>: 1.43ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln53', ../../Code/radix/radix.c:53) [36]  (1.43 ns)

 <State 15>: 1.43ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln53', ../../Code/radix/radix.c:53) [36]  (1.43 ns)

 <State 16>: 1.43ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln53', ../../Code/radix/radix.c:53) [36]  (1.43 ns)

 <State 17>: 1.43ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln53', ../../Code/radix/radix.c:53) [36]  (1.43 ns)

 <State 18>: 1.43ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln53', ../../Code/radix/radix.c:53) [36]  (1.43 ns)

 <State 19>: 1.43ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln53', ../../Code/radix/radix.c:53) [36]  (1.43 ns)

 <State 20>: 1.43ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln53', ../../Code/radix/radix.c:53) [36]  (1.43 ns)

 <State 21>: 1.43ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln53', ../../Code/radix/radix.c:53) [36]  (1.43 ns)

 <State 22>: 1.43ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln53', ../../Code/radix/radix.c:53) [36]  (1.43 ns)

 <State 23>: 1.43ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln53', ../../Code/radix/radix.c:53) [36]  (1.43 ns)

 <State 24>: 1.43ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln53', ../../Code/radix/radix.c:53) [36]  (1.43 ns)

 <State 25>: 1.43ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln53', ../../Code/radix/radix.c:53) [36]  (1.43 ns)

 <State 26>: 1.43ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln53', ../../Code/radix/radix.c:53) [36]  (1.43 ns)

 <State 27>: 1.43ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln53', ../../Code/radix/radix.c:53) [36]  (1.43 ns)

 <State 28>: 1.43ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln53', ../../Code/radix/radix.c:53) [36]  (1.43 ns)

 <State 29>: 1.43ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln53', ../../Code/radix/radix.c:53) [36]  (1.43 ns)

 <State 30>: 1.43ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln53', ../../Code/radix/radix.c:53) [36]  (1.43 ns)

 <State 31>: 1.43ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln53', ../../Code/radix/radix.c:53) [36]  (1.43 ns)

 <State 32>: 1.43ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln53', ../../Code/radix/radix.c:53) [36]  (1.43 ns)

 <State 33>: 1.43ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln53', ../../Code/radix/radix.c:53) [36]  (1.43 ns)

 <State 34>: 1.43ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln53', ../../Code/radix/radix.c:53) [36]  (1.43 ns)

 <State 35>: 1.43ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln53', ../../Code/radix/radix.c:53) [36]  (1.43 ns)

 <State 36>: 1.43ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln53', ../../Code/radix/radix.c:53) [36]  (1.43 ns)

 <State 37>: 1.43ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln53', ../../Code/radix/radix.c:53) [36]  (1.43 ns)

 <State 38>: 1.43ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln53', ../../Code/radix/radix.c:53) [36]  (1.43 ns)

 <State 39>: 1.43ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln53', ../../Code/radix/radix.c:53) [36]  (1.43 ns)

 <State 40>: 1.43ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln53', ../../Code/radix/radix.c:53) [36]  (1.43 ns)

 <State 41>: 1.43ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln53', ../../Code/radix/radix.c:53) [36]  (1.43 ns)

 <State 42>: 1.43ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln53', ../../Code/radix/radix.c:53) [36]  (1.43 ns)

 <State 43>: 1.43ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln53', ../../Code/radix/radix.c:53) [36]  (1.43 ns)

 <State 44>: 2.96ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln53', ../../Code/radix/radix.c:53) [36]  (1.43 ns)
	'icmp' operation ('icmp_ln53', ../../Code/radix/radix.c:53) [37]  (0.802 ns)
	blocking operation 0.73 ns on control path)

 <State 45>: 0.73ns
The critical path consists of the following:
	'load' operation ('vla1_load_8', ../../Code/radix/radix.c:18) on array 'vla1', ../../Code/radix/radix.c:63 [41]  (0.73 ns)

 <State 46>: 2.16ns
The critical path consists of the following:
	'load' operation ('vla1_load_10', ../../Code/radix/radix.c:18) on array 'vla1', ../../Code/radix/radix.c:63 [43]  (0.73 ns)
	'sdiv' operation ('sdiv_ln18', ../../Code/radix/radix.c:18) [46]  (1.43 ns)

 <State 47>: 1.43ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln18', ../../Code/radix/radix.c:18) [46]  (1.43 ns)

 <State 48>: 1.43ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln18', ../../Code/radix/radix.c:18) [46]  (1.43 ns)

 <State 49>: 1.43ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln18', ../../Code/radix/radix.c:18) [46]  (1.43 ns)

 <State 50>: 1.43ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln18', ../../Code/radix/radix.c:18) [46]  (1.43 ns)

 <State 51>: 1.43ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln18', ../../Code/radix/radix.c:18) [46]  (1.43 ns)

 <State 52>: 1.43ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln18', ../../Code/radix/radix.c:18) [46]  (1.43 ns)

 <State 53>: 1.43ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln18', ../../Code/radix/radix.c:18) [46]  (1.43 ns)

 <State 54>: 1.43ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln18', ../../Code/radix/radix.c:18) [46]  (1.43 ns)

 <State 55>: 1.43ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln18', ../../Code/radix/radix.c:18) [46]  (1.43 ns)

 <State 56>: 1.43ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln18', ../../Code/radix/radix.c:18) [46]  (1.43 ns)

 <State 57>: 1.43ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln18', ../../Code/radix/radix.c:18) [46]  (1.43 ns)

 <State 58>: 1.43ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln18', ../../Code/radix/radix.c:18) [46]  (1.43 ns)

 <State 59>: 1.43ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln18', ../../Code/radix/radix.c:18) [46]  (1.43 ns)

 <State 60>: 1.43ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln18', ../../Code/radix/radix.c:18) [46]  (1.43 ns)

 <State 61>: 1.43ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln18', ../../Code/radix/radix.c:18) [46]  (1.43 ns)

 <State 62>: 1.43ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln18', ../../Code/radix/radix.c:18) [46]  (1.43 ns)

 <State 63>: 1.43ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln18', ../../Code/radix/radix.c:18) [46]  (1.43 ns)

 <State 64>: 1.43ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln18', ../../Code/radix/radix.c:18) [46]  (1.43 ns)

 <State 65>: 1.43ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln18', ../../Code/radix/radix.c:18) [46]  (1.43 ns)

 <State 66>: 1.43ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln18', ../../Code/radix/radix.c:18) [46]  (1.43 ns)

 <State 67>: 1.43ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln18', ../../Code/radix/radix.c:18) [46]  (1.43 ns)

 <State 68>: 1.43ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln18', ../../Code/radix/radix.c:18) [46]  (1.43 ns)

 <State 69>: 1.43ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln18', ../../Code/radix/radix.c:18) [46]  (1.43 ns)

 <State 70>: 1.43ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln18', ../../Code/radix/radix.c:18) [46]  (1.43 ns)

 <State 71>: 1.43ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln18', ../../Code/radix/radix.c:18) [46]  (1.43 ns)

 <State 72>: 1.43ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln18', ../../Code/radix/radix.c:18) [46]  (1.43 ns)

 <State 73>: 1.43ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln18', ../../Code/radix/radix.c:18) [46]  (1.43 ns)

 <State 74>: 1.43ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln18', ../../Code/radix/radix.c:18) [46]  (1.43 ns)

 <State 75>: 1.43ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln18', ../../Code/radix/radix.c:18) [46]  (1.43 ns)

 <State 76>: 1.43ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln18', ../../Code/radix/radix.c:18) [46]  (1.43 ns)

 <State 77>: 1.43ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln18', ../../Code/radix/radix.c:18) [46]  (1.43 ns)

 <State 78>: 1.43ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln18', ../../Code/radix/radix.c:18) [46]  (1.43 ns)

 <State 79>: 1.43ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln18', ../../Code/radix/radix.c:18) [46]  (1.43 ns)

 <State 80>: 1.43ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln18', ../../Code/radix/radix.c:18) [46]  (1.43 ns)

 <State 81>: 2.86ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln18', ../../Code/radix/radix.c:18) [46]  (1.43 ns)
	'srem' operation ('max', ../../Code/radix/radix.c:18) [47]  (1.43 ns)

 <State 82>: 1.43ns
The critical path consists of the following:
	'srem' operation ('max', ../../Code/radix/radix.c:18) [47]  (1.43 ns)

 <State 83>: 1.43ns
The critical path consists of the following:
	'srem' operation ('max', ../../Code/radix/radix.c:18) [47]  (1.43 ns)

 <State 84>: 1.43ns
The critical path consists of the following:
	'srem' operation ('max', ../../Code/radix/radix.c:18) [47]  (1.43 ns)

 <State 85>: 1.43ns
The critical path consists of the following:
	'srem' operation ('max', ../../Code/radix/radix.c:18) [47]  (1.43 ns)

 <State 86>: 1.43ns
The critical path consists of the following:
	'srem' operation ('max', ../../Code/radix/radix.c:18) [47]  (1.43 ns)

 <State 87>: 1.43ns
The critical path consists of the following:
	'srem' operation ('max', ../../Code/radix/radix.c:18) [47]  (1.43 ns)

 <State 88>: 1.43ns
The critical path consists of the following:
	'srem' operation ('max', ../../Code/radix/radix.c:18) [47]  (1.43 ns)

 <State 89>: 1.43ns
The critical path consists of the following:
	'srem' operation ('max', ../../Code/radix/radix.c:18) [47]  (1.43 ns)

 <State 90>: 1.43ns
The critical path consists of the following:
	'srem' operation ('max', ../../Code/radix/radix.c:18) [47]  (1.43 ns)

 <State 91>: 1.43ns
The critical path consists of the following:
	'srem' operation ('max', ../../Code/radix/radix.c:18) [47]  (1.43 ns)

 <State 92>: 1.43ns
The critical path consists of the following:
	'srem' operation ('max', ../../Code/radix/radix.c:18) [47]  (1.43 ns)

 <State 93>: 1.43ns
The critical path consists of the following:
	'srem' operation ('max', ../../Code/radix/radix.c:18) [47]  (1.43 ns)

 <State 94>: 1.43ns
The critical path consists of the following:
	'srem' operation ('max', ../../Code/radix/radix.c:18) [47]  (1.43 ns)

 <State 95>: 1.43ns
The critical path consists of the following:
	'srem' operation ('max', ../../Code/radix/radix.c:18) [47]  (1.43 ns)

 <State 96>: 1.43ns
The critical path consists of the following:
	'srem' operation ('max', ../../Code/radix/radix.c:18) [47]  (1.43 ns)

 <State 97>: 1.43ns
The critical path consists of the following:
	'srem' operation ('max', ../../Code/radix/radix.c:18) [47]  (1.43 ns)

 <State 98>: 1.43ns
The critical path consists of the following:
	'srem' operation ('max', ../../Code/radix/radix.c:18) [47]  (1.43 ns)

 <State 99>: 1.43ns
The critical path consists of the following:
	'srem' operation ('max', ../../Code/radix/radix.c:18) [47]  (1.43 ns)

 <State 100>: 1.43ns
The critical path consists of the following:
	'srem' operation ('max', ../../Code/radix/radix.c:18) [47]  (1.43 ns)

 <State 101>: 1.43ns
The critical path consists of the following:
	'srem' operation ('max', ../../Code/radix/radix.c:18) [47]  (1.43 ns)

 <State 102>: 1.43ns
The critical path consists of the following:
	'srem' operation ('max', ../../Code/radix/radix.c:18) [47]  (1.43 ns)

 <State 103>: 1.43ns
The critical path consists of the following:
	'srem' operation ('max', ../../Code/radix/radix.c:18) [47]  (1.43 ns)

 <State 104>: 1.43ns
The critical path consists of the following:
	'srem' operation ('max', ../../Code/radix/radix.c:18) [47]  (1.43 ns)

 <State 105>: 1.43ns
The critical path consists of the following:
	'srem' operation ('max', ../../Code/radix/radix.c:18) [47]  (1.43 ns)

 <State 106>: 1.43ns
The critical path consists of the following:
	'srem' operation ('max', ../../Code/radix/radix.c:18) [47]  (1.43 ns)

 <State 107>: 1.43ns
The critical path consists of the following:
	'srem' operation ('max', ../../Code/radix/radix.c:18) [47]  (1.43 ns)

 <State 108>: 1.43ns
The critical path consists of the following:
	'srem' operation ('max', ../../Code/radix/radix.c:18) [47]  (1.43 ns)

 <State 109>: 1.43ns
The critical path consists of the following:
	'srem' operation ('max', ../../Code/radix/radix.c:18) [47]  (1.43 ns)

 <State 110>: 1.43ns
The critical path consists of the following:
	'srem' operation ('max', ../../Code/radix/radix.c:18) [47]  (1.43 ns)

 <State 111>: 1.43ns
The critical path consists of the following:
	'srem' operation ('max', ../../Code/radix/radix.c:18) [47]  (1.43 ns)

 <State 112>: 1.43ns
The critical path consists of the following:
	'srem' operation ('max', ../../Code/radix/radix.c:18) [47]  (1.43 ns)

 <State 113>: 1.43ns
The critical path consists of the following:
	'srem' operation ('max', ../../Code/radix/radix.c:18) [47]  (1.43 ns)

 <State 114>: 1.43ns
The critical path consists of the following:
	'srem' operation ('max', ../../Code/radix/radix.c:18) [47]  (1.43 ns)

 <State 115>: 1.43ns
The critical path consists of the following:
	'srem' operation ('max', ../../Code/radix/radix.c:18) [47]  (1.43 ns)

 <State 116>: 1.89ns
The critical path consists of the following:
	'srem' operation ('max', ../../Code/radix/radix.c:18) [47]  (1.43 ns)
	'call' operation ('call_ln18', ../../Code/radix/radix.c:18) to 'radix_Pipeline_VITIS_LOOP_20_1' [49]  (0.46 ns)

 <State 117>: 0ns
The critical path consists of the following:

 <State 118>: 1.53ns
The critical path consists of the following:
	'load' operation ('max_5_loc_load') on local variable 'max_5_loc' [50]  (0 ns)
	'call' operation ('call_ln0') to 'radix_Pipeline_VITIS_LOOP_26_2' [51]  (1.53 ns)

 <State 119>: 0ns
The critical path consists of the following:

 <State 120>: 0ns
The critical path consists of the following:

 <State 121>: 0ns
The critical path consists of the following:

 <State 122>: 0.73ns
The critical path consists of the following:
	'load' operation ('count_load') on array 'count', ../../Code/radix/radix.c:24 [53]  (0.73 ns)

 <State 123>: 0.73ns
The critical path consists of the following:
	'load' operation ('count_load') on array 'count', ../../Code/radix/radix.c:24 [53]  (0.73 ns)

 <State 124>: 0.46ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'radix_Pipeline_VITIS_LOOP_34_4' [54]  (0.46 ns)

 <State 125>: 0ns
The critical path consists of the following:

 <State 126>: 0ns
The critical path consists of the following:

 <State 127>: 0ns
The critical path consists of the following:

 <State 128>: 0ns
The critical path consists of the following:

 <State 129>: 0ns
The critical path consists of the following:

 <State 130>: 0.73ns
The critical path consists of the following:
	'store' operation ('store_ln74', ../../Code/radix/radix.c:74) of constant 0 on array 'output_r' [64]  (0.73 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
