<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>Silicon Labs EFM32 CMSIS: release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32ZG/Include/efm32zg_dma.h File Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.4.7 -->
<div class="tabs">
  <ul>
    <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
    <li><a href="modules.html"><span>Modules</span></a></li>
    <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
    <li id="current"><a href="files.html"><span>Files</span></a></li>
  </ul></div>
<div class="tabs">
  <ul>
    <li><a href="files.html"><span>File&nbsp;List</span></a></li>
    <li><a href="globals.html"><span>Globals</span></a></li>
  </ul></div>
<h1>release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32ZG/Include/efm32zg_dma.h File Reference</h1>EFM32ZG_DMA register and bit field definitions. <a href="#_details">More...</a>
<p>

<p>
<a href="efm32zg__dma_8h-source.html">Go to the source code of this file.</a><table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Data Structures</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__TypeDef.html">DMA_TypeDef</a></td></tr>

<tr><td colspan="2"><br><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gcd90b4632b97899013fdb704f3381515">_DMA_STATUS_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x10030000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gea33317e78a704009ba74c3eca4f1fe7">_DMA_STATUS_MASK</a>&nbsp;&nbsp;&nbsp;0x001F00F1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#ga4ebbf0d899b79550c533149c3147c4b">DMA_STATUS_EN</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#ga0d60f6595e4fdba10540da532a87954">_DMA_STATUS_EN_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gdaed10590d1bd44cb981672a9c970050">_DMA_STATUS_EN_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gea301f6913d2305adafab9d1beee60f5">_DMA_STATUS_EN_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g0022a9e388fefae83f37cbc36fdfcf78">DMA_STATUS_EN_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_STATUS_EN_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g64d5b864076193f26472919974a19cf7">_DMA_STATUS_STATE_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g34311d933da2ad07f596a42b28a3bb3d">_DMA_STATUS_STATE_MASK</a>&nbsp;&nbsp;&nbsp;0xF0UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g5fc81d58b7b7697ed14704f4d83892b5">_DMA_STATUS_STATE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g373ca42ab2188ff5a688ab0c4e971255">_DMA_STATUS_STATE_IDLE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gaadf2a556bd7291d79d84f0d5da23671">_DMA_STATUS_STATE_RDCHCTRLDATA</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gea8273b57c95cbb56ecb8e3a01846abe">_DMA_STATUS_STATE_RDSRCENDPTR</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gb0b7e37fe391455975a28072136fa7a6">_DMA_STATUS_STATE_RDDSTENDPTR</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g66a9173642fcb2ba957f72ead6078098">_DMA_STATUS_STATE_RDSRCDATA</a>&nbsp;&nbsp;&nbsp;0x00000004UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g4e2c12419cbefcfa9fd9095aa6fc4561">_DMA_STATUS_STATE_WRDSTDATA</a>&nbsp;&nbsp;&nbsp;0x00000005UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#ge3669745e47ae38c0ddd1802e35da1e8">_DMA_STATUS_STATE_WAITREQCLR</a>&nbsp;&nbsp;&nbsp;0x00000006UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g30279c7bb54b4a2b929dbcad67fce4c9">_DMA_STATUS_STATE_WRCHCTRLDATA</a>&nbsp;&nbsp;&nbsp;0x00000007UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gccc07894e802e59089e71fd9efdbcdec">_DMA_STATUS_STATE_STALLED</a>&nbsp;&nbsp;&nbsp;0x00000008UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g07774a9be4607bce23a210508027edc5">_DMA_STATUS_STATE_DONE</a>&nbsp;&nbsp;&nbsp;0x00000009UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gf64c3259635b37bec935358a0f68086a">_DMA_STATUS_STATE_PERSCATTRANS</a>&nbsp;&nbsp;&nbsp;0x0000000AUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g161afa373c83e6414d42e33e7d4af138">DMA_STATUS_STATE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_STATUS_STATE_DEFAULT &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g2012a9340aeacdd304b4c5bb56f8b756">DMA_STATUS_STATE_IDLE</a>&nbsp;&nbsp;&nbsp;(_DMA_STATUS_STATE_IDLE &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g6425fdcd4a904f3588d10e140e093d04">DMA_STATUS_STATE_RDCHCTRLDATA</a>&nbsp;&nbsp;&nbsp;(_DMA_STATUS_STATE_RDCHCTRLDATA &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g91d9e2e399bf3643c96ac00aa4b28cb7">DMA_STATUS_STATE_RDSRCENDPTR</a>&nbsp;&nbsp;&nbsp;(_DMA_STATUS_STATE_RDSRCENDPTR &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gd35d1b761b587f6aad09865b58e50bea">DMA_STATUS_STATE_RDDSTENDPTR</a>&nbsp;&nbsp;&nbsp;(_DMA_STATUS_STATE_RDDSTENDPTR &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g1a2a678458971d5c4c3e2fdd4b5057ff">DMA_STATUS_STATE_RDSRCDATA</a>&nbsp;&nbsp;&nbsp;(_DMA_STATUS_STATE_RDSRCDATA &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g7fcf881c9d572cf2491549d58e9d63f7">DMA_STATUS_STATE_WRDSTDATA</a>&nbsp;&nbsp;&nbsp;(_DMA_STATUS_STATE_WRDSTDATA &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g405cd4043e3dc6c58ceafa11778538a4">DMA_STATUS_STATE_WAITREQCLR</a>&nbsp;&nbsp;&nbsp;(_DMA_STATUS_STATE_WAITREQCLR &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g9b1ecc10aacb577f48aef77b022c0735">DMA_STATUS_STATE_WRCHCTRLDATA</a>&nbsp;&nbsp;&nbsp;(_DMA_STATUS_STATE_WRCHCTRLDATA &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g0fa1b47c8b1456d49df1f144ad811213">DMA_STATUS_STATE_STALLED</a>&nbsp;&nbsp;&nbsp;(_DMA_STATUS_STATE_STALLED &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g405c39e8c006efdbd017b044ab64c0cb">DMA_STATUS_STATE_DONE</a>&nbsp;&nbsp;&nbsp;(_DMA_STATUS_STATE_DONE &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#geedfad1994bf3451f78e44cf5cbdd10a">DMA_STATUS_STATE_PERSCATTRANS</a>&nbsp;&nbsp;&nbsp;(_DMA_STATUS_STATE_PERSCATTRANS &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g9ae827fc1efe28749d5b612bc60ca4c1">_DMA_STATUS_CHNUM_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#ga76b997f130d4cee3e52cfedcd9bfadf">_DMA_STATUS_CHNUM_MASK</a>&nbsp;&nbsp;&nbsp;0x1F0000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g03d29bd7dde9da2943451036ddc57c74">_DMA_STATUS_CHNUM_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gd14af2bdf6008b86e6a380f02e31386c">DMA_STATUS_CHNUM_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_STATUS_CHNUM_DEFAULT &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gb90198e1bedf914a70db25cc68aedb99">_DMA_CONFIG_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g926fd50cba450b4090cc75ad1b9985df">_DMA_CONFIG_MASK</a>&nbsp;&nbsp;&nbsp;0x00000021UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g81aa7ec1a6e990962b9ee3df8f82c711">DMA_CONFIG_EN</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g173294a771ff2ea7b767b22d57baff40">_DMA_CONFIG_EN_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gd8190300fc7a8b873ebfcb883119fe46">_DMA_CONFIG_EN_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g382f1997ddfe39e39c2d3594e02fe45d">_DMA_CONFIG_EN_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g04417301893c1c0aac33d8b001818e2f">DMA_CONFIG_EN_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CONFIG_EN_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g9942cb4bbf0bee23640cfa11013d8afe">DMA_CONFIG_CHPROT</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g65c46484750e13e3576bead09faf24af">_DMA_CONFIG_CHPROT_SHIFT</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gf10ca2f3d02f6497d0ac261407c253a7">_DMA_CONFIG_CHPROT_MASK</a>&nbsp;&nbsp;&nbsp;0x20UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g4e212830275a28758fcc0ee7a1d57d37">_DMA_CONFIG_CHPROT_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g42d647a30b5cc8f74ccf506e5aaeec3f">DMA_CONFIG_CHPROT_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CONFIG_CHPROT_DEFAULT &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gbb29abcb7a08f68645d4b289cbd05d42">_DMA_CTRLBASE_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g1a3d3ac6410688fc3f74ad991835955c">_DMA_CTRLBASE_MASK</a>&nbsp;&nbsp;&nbsp;0xFFFFFFFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g3d3f1ab8af0660259e0aa5d73cfd711e">_DMA_CTRLBASE_CTRLBASE_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#ga32925cf20e987b00245472d73efcb61">_DMA_CTRLBASE_CTRLBASE_MASK</a>&nbsp;&nbsp;&nbsp;0xFFFFFFFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g09cf2fb84bb69731d3be00dd64772f0b">_DMA_CTRLBASE_CTRLBASE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gafd3fc302e00b3f3cec907a0149b8d5a">DMA_CTRLBASE_CTRLBASE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CTRLBASE_CTRLBASE_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g5bd5384a8efb63d67ccb46d44dd287eb">_DMA_ALTCTRLBASE_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000040UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gdeece3398e062459a284b0cf69cb1ddb">_DMA_ALTCTRLBASE_MASK</a>&nbsp;&nbsp;&nbsp;0xFFFFFFFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g28218dcc5ed9c4ec54287f20af196f95">_DMA_ALTCTRLBASE_ALTCTRLBASE_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g634a72ca7386aa52449acbc28aae5b62">_DMA_ALTCTRLBASE_ALTCTRLBASE_MASK</a>&nbsp;&nbsp;&nbsp;0xFFFFFFFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gd4b3a81e049ca412289cb20229151b2e">_DMA_ALTCTRLBASE_ALTCTRLBASE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000040UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g83f4ff4036c83da80e34256a910c5e18">DMA_ALTCTRLBASE_ALTCTRLBASE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_ALTCTRLBASE_ALTCTRLBASE_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g470812c2a34e13581d1d91856478707d">_DMA_CHWAITSTATUS_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x0000000FUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g979125bad60ccbec4a64a2220e077ae1">_DMA_CHWAITSTATUS_MASK</a>&nbsp;&nbsp;&nbsp;0x0000000FUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g2be27518e202c32beab24941a9aa9f56">DMA_CHWAITSTATUS_CH0WAITSTATUS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g67f4397e4540efbe894297c26ee0b1ce">_DMA_CHWAITSTATUS_CH0WAITSTATUS_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g1da33af6c8b308d91d707fdc9552d4c5">_DMA_CHWAITSTATUS_CH0WAITSTATUS_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g3a7bff1c5a3cfef1124108c21a46dd85">_DMA_CHWAITSTATUS_CH0WAITSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gae21d399c8272f3762996aad21af39d6">DMA_CHWAITSTATUS_CH0WAITSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHWAITSTATUS_CH0WAITSTATUS_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#ge934e57291f6777ff49bb879e4610da4">DMA_CHWAITSTATUS_CH1WAITSTATUS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gf5091782f10cf1f46c686e485c782eee">_DMA_CHWAITSTATUS_CH1WAITSTATUS_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g21ccc8b4cf71d3c5d6d94fc67bdd4e6b">_DMA_CHWAITSTATUS_CH1WAITSTATUS_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g17eb606914809d67130a5cde7f8cbb9d">_DMA_CHWAITSTATUS_CH1WAITSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g738f81654da194aa25dcd3a11a8241bc">DMA_CHWAITSTATUS_CH1WAITSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHWAITSTATUS_CH1WAITSTATUS_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g5c415d5e00d92ea5edaf0af3ad2659b0">DMA_CHWAITSTATUS_CH2WAITSTATUS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g0e32f6c59290665735c315bb5a9f11bb">_DMA_CHWAITSTATUS_CH2WAITSTATUS_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gb832e001e1f6f677ccffd53c119c4cfb">_DMA_CHWAITSTATUS_CH2WAITSTATUS_MASK</a>&nbsp;&nbsp;&nbsp;0x4UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gb15b6a3df1a465eb2d98d72705e7aef5">_DMA_CHWAITSTATUS_CH2WAITSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g1a75e7998cc25fedb7b139074469f0b9">DMA_CHWAITSTATUS_CH2WAITSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHWAITSTATUS_CH2WAITSTATUS_DEFAULT &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g7ce42bd48848b8ec4442f87003db58b7">DMA_CHWAITSTATUS_CH3WAITSTATUS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g9653288b19a76c0f46f5c8eb6df2dcb7">_DMA_CHWAITSTATUS_CH3WAITSTATUS_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g155e7d5dcee0b5e0045082c1a552d662">_DMA_CHWAITSTATUS_CH3WAITSTATUS_MASK</a>&nbsp;&nbsp;&nbsp;0x8UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g04d1c453ad08311b237215237c87fd7a">_DMA_CHWAITSTATUS_CH3WAITSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g5548a397011f5cb5d2a5ef464696f241">DMA_CHWAITSTATUS_CH3WAITSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHWAITSTATUS_CH3WAITSTATUS_DEFAULT &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g7a140d3d652244da73c9b94d00b396aa">_DMA_CHSWREQ_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g263960bf474781d10bc02945cd2b193d">_DMA_CHSWREQ_MASK</a>&nbsp;&nbsp;&nbsp;0x0000000FUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g23da3d7a5285e88f0d68ff57158449cd">DMA_CHSWREQ_CH0SWREQ</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g887e63425fddfb370bb1585df6c1ef41">_DMA_CHSWREQ_CH0SWREQ_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g19087cdfc90fb71641f85bb703d3bbbb">_DMA_CHSWREQ_CH0SWREQ_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gc2496aa870f99a8ba64d5fb3109862d6">_DMA_CHSWREQ_CH0SWREQ_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gabac0dd5d6723675b6965ac77e60e9ec">DMA_CHSWREQ_CH0SWREQ_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHSWREQ_CH0SWREQ_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g7d23774c1a0e0cea5f1217f920fd994a">DMA_CHSWREQ_CH1SWREQ</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gf60c9eb0f9d2db3029a7eb412159f2f5">_DMA_CHSWREQ_CH1SWREQ_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g62f0ab82a9f72a9ae465a656006682c9">_DMA_CHSWREQ_CH1SWREQ_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gbd4892da13b99258fe4d2476257ca47c">_DMA_CHSWREQ_CH1SWREQ_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#ga10645d02fa536e48cbe47273c98654c">DMA_CHSWREQ_CH1SWREQ_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHSWREQ_CH1SWREQ_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g357190a7902b974809376f5553b35884">DMA_CHSWREQ_CH2SWREQ</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g4dc23d105399cb83aa67a5cf9262c68d">_DMA_CHSWREQ_CH2SWREQ_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g4d6f20f86c195ae1422852515c8ddaae">_DMA_CHSWREQ_CH2SWREQ_MASK</a>&nbsp;&nbsp;&nbsp;0x4UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g0fa70af4f5ad103a6804a795201f60d5">_DMA_CHSWREQ_CH2SWREQ_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g290458510325184b6170880a24a9019f">DMA_CHSWREQ_CH2SWREQ_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHSWREQ_CH2SWREQ_DEFAULT &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g154034e172b5565eb833c14d87f1873b">DMA_CHSWREQ_CH3SWREQ</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gaf0a190b4dc7bd299c209fe49dd54237">_DMA_CHSWREQ_CH3SWREQ_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g35dc4d785d6db30743672089fcb67a24">_DMA_CHSWREQ_CH3SWREQ_MASK</a>&nbsp;&nbsp;&nbsp;0x8UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g2abe66fd915f027fae56284364d2ff0c">_DMA_CHSWREQ_CH3SWREQ_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g19ca722bc2d21b7b6255ea09d1c4664b">DMA_CHSWREQ_CH3SWREQ_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHSWREQ_CH3SWREQ_DEFAULT &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g1941e894a09af0a2814fb252256f7416">_DMA_CHUSEBURSTS_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g19591d2c56176c5c1ffe01c9d4c23cb8">_DMA_CHUSEBURSTS_MASK</a>&nbsp;&nbsp;&nbsp;0x0000000FUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g2ff406152206e47f23fcbebb1d3fe543">DMA_CHUSEBURSTS_CH0USEBURSTS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g908280097d7131d31e1ab5db22219084">_DMA_CHUSEBURSTS_CH0USEBURSTS_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g30cf55ac86f1666a8bf769295a40ef3c">_DMA_CHUSEBURSTS_CH0USEBURSTS_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gbef76415277cb2276d8e7feebdd2dc67">_DMA_CHUSEBURSTS_CH0USEBURSTS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g6b8ff6f74a190f31132d09e64b3d2275">_DMA_CHUSEBURSTS_CH0USEBURSTS_SINGLEANDBURST</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g3da530812d906f0f721df03f0e4d60f2">_DMA_CHUSEBURSTS_CH0USEBURSTS_BURSTONLY</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gd55963c08f9236f5826ce94929709c1b">DMA_CHUSEBURSTS_CH0USEBURSTS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHUSEBURSTS_CH0USEBURSTS_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g98379e3d5c9fa85861d27e8b0a1e20db">DMA_CHUSEBURSTS_CH0USEBURSTS_SINGLEANDBURST</a>&nbsp;&nbsp;&nbsp;(_DMA_CHUSEBURSTS_CH0USEBURSTS_SINGLEANDBURST &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g82cfe283a8f593162dcc9a4adc68ef10">DMA_CHUSEBURSTS_CH0USEBURSTS_BURSTONLY</a>&nbsp;&nbsp;&nbsp;(_DMA_CHUSEBURSTS_CH0USEBURSTS_BURSTONLY &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g42bb5589204b3c5d7e918b8864fc232b">DMA_CHUSEBURSTS_CH1USEBURSTS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g29c0d26cd90b8823530dd50f1ac3fe3a">_DMA_CHUSEBURSTS_CH1USEBURSTS_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g802c4ed15446941adad7f748abcc0ad5">_DMA_CHUSEBURSTS_CH1USEBURSTS_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g64ddd5c269dddd72914e5a9e1a29bad9">_DMA_CHUSEBURSTS_CH1USEBURSTS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g405d1f59473bc3bfcd9afc4ca41090db">DMA_CHUSEBURSTS_CH1USEBURSTS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHUSEBURSTS_CH1USEBURSTS_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gb588defaa804e1b0a25cacb89a8c3436">DMA_CHUSEBURSTS_CH2USEBURSTS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gc59171c1c8ac07ec0ee7bd7264351a1f">_DMA_CHUSEBURSTS_CH2USEBURSTS_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gefd702d9077cd7f6df5f0ae484be1741">_DMA_CHUSEBURSTS_CH2USEBURSTS_MASK</a>&nbsp;&nbsp;&nbsp;0x4UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g218677975cc72080832b48776c8ad6e2">_DMA_CHUSEBURSTS_CH2USEBURSTS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gaa54c1c392d6c3fba6da6159c36e57f7">DMA_CHUSEBURSTS_CH2USEBURSTS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHUSEBURSTS_CH2USEBURSTS_DEFAULT &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g32ca8a34ae88900e7557e83a0ec37086">DMA_CHUSEBURSTS_CH3USEBURSTS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gd095141a65c3f845afc55dfc425e35da">_DMA_CHUSEBURSTS_CH3USEBURSTS_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gccca5f2829ca3ca5bf3f102fff1c7e10">_DMA_CHUSEBURSTS_CH3USEBURSTS_MASK</a>&nbsp;&nbsp;&nbsp;0x8UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gb321c9eadc911c861709e644a6490f0c">_DMA_CHUSEBURSTS_CH3USEBURSTS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g8d9a52bbc2eba985cb3d6869fa2e1701">DMA_CHUSEBURSTS_CH3USEBURSTS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHUSEBURSTS_CH3USEBURSTS_DEFAULT &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#ga777e09e29bb0731fa2a3c73e4acf5f1">_DMA_CHUSEBURSTC_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g5d000cd94c183eb65ce86a8b7ea49ab5">_DMA_CHUSEBURSTC_MASK</a>&nbsp;&nbsp;&nbsp;0x0000000FUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gb4bfdbcc5b0d6b7c2ee65fa107b91560">DMA_CHUSEBURSTC_CH0USEBURSTC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gfe3cde5d28956ba1d412f2de01783400">_DMA_CHUSEBURSTC_CH0USEBURSTC_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g8a165a6505069fe22e9b8bd79c89cbf2">_DMA_CHUSEBURSTC_CH0USEBURSTC_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gab182dbcd1305b3c14877378857b92dc">_DMA_CHUSEBURSTC_CH0USEBURSTC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gd36c8e5c4ddd39db945abd3f2bc0be5e">DMA_CHUSEBURSTC_CH0USEBURSTC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHUSEBURSTC_CH0USEBURSTC_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g55039d908c1eaffb485abbab847903e2">DMA_CHUSEBURSTC_CH1USEBURSTC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gc86a40524848b8e4ed9f21815bca79eb">_DMA_CHUSEBURSTC_CH1USEBURSTC_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gfc9d9e0dc4a80319ced456a7e09b2466">_DMA_CHUSEBURSTC_CH1USEBURSTC_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gf10e05faea19581953516bb73c84f49d">_DMA_CHUSEBURSTC_CH1USEBURSTC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gf85d498a3cc7effac1a72f83fd83eef2">DMA_CHUSEBURSTC_CH1USEBURSTC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHUSEBURSTC_CH1USEBURSTC_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g1c3f49284b86dbd64c7a07991f2254e2">DMA_CHUSEBURSTC_CH2USEBURSTC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gdf6d8bb903bcf4c424829d684a39af52">_DMA_CHUSEBURSTC_CH2USEBURSTC_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g2fd6179c83bc3c426c9da333bfd0b078">_DMA_CHUSEBURSTC_CH2USEBURSTC_MASK</a>&nbsp;&nbsp;&nbsp;0x4UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g6641d325079bc55947d66a7f54330e99">_DMA_CHUSEBURSTC_CH2USEBURSTC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g51097031754a23a1b3ade0e95486817e">DMA_CHUSEBURSTC_CH2USEBURSTC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHUSEBURSTC_CH2USEBURSTC_DEFAULT &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g7b5d38668e9c30c6bb608038cff7c8e0">DMA_CHUSEBURSTC_CH3USEBURSTC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g96f27df44b1dbf9e6f86e68f2e469978">_DMA_CHUSEBURSTC_CH3USEBURSTC_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g9688d1dae28f47b213a35ab56411eefd">_DMA_CHUSEBURSTC_CH3USEBURSTC_MASK</a>&nbsp;&nbsp;&nbsp;0x8UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g07846a3f99059354b2b7eeab25278f3e">_DMA_CHUSEBURSTC_CH3USEBURSTC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g86c4539553edb8f2b37d4f5df985f5de">DMA_CHUSEBURSTC_CH3USEBURSTC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHUSEBURSTC_CH3USEBURSTC_DEFAULT &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g993c11b58c442aba2ad8828511568f22">_DMA_CHREQMASKS_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g54114f403e2d376752e3b19eab96fda5">_DMA_CHREQMASKS_MASK</a>&nbsp;&nbsp;&nbsp;0x0000000FUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g5377ebe5374db2f0a175c084f61c268c">DMA_CHREQMASKS_CH0REQMASKS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gd2bd40977f04b35a3fcad6142a8139ce">_DMA_CHREQMASKS_CH0REQMASKS_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g4c22729eed6405317e4861a406d844e5">_DMA_CHREQMASKS_CH0REQMASKS_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gfc97ea5b36851693cb69e7a21d812a5e">_DMA_CHREQMASKS_CH0REQMASKS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g28f9f45f08df20ce2c77539ce738451a">DMA_CHREQMASKS_CH0REQMASKS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHREQMASKS_CH0REQMASKS_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g626b25422301aa89ebea44a58a698324">DMA_CHREQMASKS_CH1REQMASKS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g2b27781d75db437efc821c90ed4c9099">_DMA_CHREQMASKS_CH1REQMASKS_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g130af438b19240f5af9b8a3adfdcac71">_DMA_CHREQMASKS_CH1REQMASKS_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gf6bdeafb8c23d4fe8acd8ad8cb0dbe10">_DMA_CHREQMASKS_CH1REQMASKS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g598e5355f085612484f856983986791d">DMA_CHREQMASKS_CH1REQMASKS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHREQMASKS_CH1REQMASKS_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gc4c9da9a9971fec51c01672cb9fef436">DMA_CHREQMASKS_CH2REQMASKS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gd3d2f9f4c0968e74d4f6d4692c39b6d3">_DMA_CHREQMASKS_CH2REQMASKS_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gb2fe86d88b39428b1172ec0adbc9ee52">_DMA_CHREQMASKS_CH2REQMASKS_MASK</a>&nbsp;&nbsp;&nbsp;0x4UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g93531f86b214d6ac018e00780f22710a">_DMA_CHREQMASKS_CH2REQMASKS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gbaa0242426b02acbedc26459e38facf9">DMA_CHREQMASKS_CH2REQMASKS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHREQMASKS_CH2REQMASKS_DEFAULT &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g3d9817a0b7691c23943ad1436565652c">DMA_CHREQMASKS_CH3REQMASKS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gdb5d11bf686e32fbe7ee25f39fbc9fd7">_DMA_CHREQMASKS_CH3REQMASKS_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gb1f131564418eeae0ed8df0e261a4e15">_DMA_CHREQMASKS_CH3REQMASKS_MASK</a>&nbsp;&nbsp;&nbsp;0x8UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#ga5efd4ca20d13ae5215bb949e2c55c11">_DMA_CHREQMASKS_CH3REQMASKS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g5ad10959d075ebc1132ce37e7223a37d">DMA_CHREQMASKS_CH3REQMASKS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHREQMASKS_CH3REQMASKS_DEFAULT &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gacb9fcf4f72148763f49b6443de6d258">_DMA_CHREQMASKC_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g6b0ff687023c5a5ca90794888ba6d834">_DMA_CHREQMASKC_MASK</a>&nbsp;&nbsp;&nbsp;0x0000000FUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g9af910624a38489794ee8d57d75045fb">DMA_CHREQMASKC_CH0REQMASKC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gebec317ab7c77ecf264075bd33e08422">_DMA_CHREQMASKC_CH0REQMASKC_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#ga7a3602d7b4f560db251d4ab08f840a5">_DMA_CHREQMASKC_CH0REQMASKC_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g9e225f4389c571b91cf45cbeb5d3c57b">_DMA_CHREQMASKC_CH0REQMASKC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g25577904705e00bceed38828a11d634a">DMA_CHREQMASKC_CH0REQMASKC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHREQMASKC_CH0REQMASKC_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gbbcbf832de08628a4fb9260b2a6c9ef8">DMA_CHREQMASKC_CH1REQMASKC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g1bd6761ca5cf62cab5d8367b23eaf085">_DMA_CHREQMASKC_CH1REQMASKC_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gb5bedb1c3f155a64b7d5d9ec916a187a">_DMA_CHREQMASKC_CH1REQMASKC_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#ge591a09f973277b7bb753cf6f70c0581">_DMA_CHREQMASKC_CH1REQMASKC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g7b058bc79b2e32d10ed9f1248d9150e1">DMA_CHREQMASKC_CH1REQMASKC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHREQMASKC_CH1REQMASKC_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gf6df8b60a6e9627af3c6ea5a639900d5">DMA_CHREQMASKC_CH2REQMASKC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g6c5c6a398488a63ef2d00e48d7ed9801">_DMA_CHREQMASKC_CH2REQMASKC_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g2dfd5552bc596cd4a5e50d70320748d0">_DMA_CHREQMASKC_CH2REQMASKC_MASK</a>&nbsp;&nbsp;&nbsp;0x4UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g6a4ae4b378fc2da9212b9406d7b228da">_DMA_CHREQMASKC_CH2REQMASKC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g2eafaf6a7f026a0c094355497085e9ae">DMA_CHREQMASKC_CH2REQMASKC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHREQMASKC_CH2REQMASKC_DEFAULT &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g2e63a5cd90c17f2025a6f53b885061d5">DMA_CHREQMASKC_CH3REQMASKC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g33776638699de1548379b67e10a1b5f1">_DMA_CHREQMASKC_CH3REQMASKC_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g64a5cd5bbc4f7dbaf80bc73441024901">_DMA_CHREQMASKC_CH3REQMASKC_MASK</a>&nbsp;&nbsp;&nbsp;0x8UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g2365654cc79e1ceb08334ab798f0fa8a">_DMA_CHREQMASKC_CH3REQMASKC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g2f9ff650522730490b0a7c682920506a">DMA_CHREQMASKC_CH3REQMASKC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHREQMASKC_CH3REQMASKC_DEFAULT &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g86b3e05b61511e9756cbf4fcefd0e3f5">_DMA_CHENS_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gc874864898a857bfad5220d0f6e56175">_DMA_CHENS_MASK</a>&nbsp;&nbsp;&nbsp;0x0000000FUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g0ff45c74658e5d08259b63dcd645864b">DMA_CHENS_CH0ENS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g9b01b19cb9880ae2e68a93732b521457">_DMA_CHENS_CH0ENS_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gd19ba755c0906d46abf22a693044e8b5">_DMA_CHENS_CH0ENS_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#ga076db7674479c34767c476b4ecad46a">_DMA_CHENS_CH0ENS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#ge2c002f0189eddcf61fecd3852f55ea1">DMA_CHENS_CH0ENS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHENS_CH0ENS_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g9635cfc4a61e1c8c2a0119870712293a">DMA_CHENS_CH1ENS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g8c23b89af84863b0eaf46fae7b8029db">_DMA_CHENS_CH1ENS_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g13e39d0bc652f277cc8e0de9fe6f2832">_DMA_CHENS_CH1ENS_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g8862df0982148a1f2c223e293106b4c8">_DMA_CHENS_CH1ENS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#ge6c3aa4c5b942a04770a06a93a9b1a63">DMA_CHENS_CH1ENS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHENS_CH1ENS_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g3c044628dd75f30a59e5a53d9687e40a">DMA_CHENS_CH2ENS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gc89079e8101357af8b3ff6973b437079">_DMA_CHENS_CH2ENS_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g6157ef84f9800793fd08c1dc78a41d24">_DMA_CHENS_CH2ENS_MASK</a>&nbsp;&nbsp;&nbsp;0x4UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g35ede389a2420f27221e1ba791221fa6">_DMA_CHENS_CH2ENS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g3417b1925b0f33b9e70b106e2a9483df">DMA_CHENS_CH2ENS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHENS_CH2ENS_DEFAULT &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g24b35122f0793cc6f45c8fbab34e777e">DMA_CHENS_CH3ENS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gd775addf2ab980e50bc354a0696197a5">_DMA_CHENS_CH3ENS_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g4a5abcf9c41389156ecdc4a29ae3bd6f">_DMA_CHENS_CH3ENS_MASK</a>&nbsp;&nbsp;&nbsp;0x8UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g227c4ca76584bc933762c7a15a37369a">_DMA_CHENS_CH3ENS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gfb6e780186cc00bd6c436cf2da8374c9">DMA_CHENS_CH3ENS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHENS_CH3ENS_DEFAULT &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g5cf124dfd05cc858565d57878ecc4731">_DMA_CHENC_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#ge655e8c5e567264285610b6a59988bb5">_DMA_CHENC_MASK</a>&nbsp;&nbsp;&nbsp;0x0000000FUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g35d5d3d575383435cd1d1b6e2d9dee92">DMA_CHENC_CH0ENC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g25df885eed3ced50e60fac7552abb351">_DMA_CHENC_CH0ENC_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gb1238fee8a8084ebe3e39543ecf05ef5">_DMA_CHENC_CH0ENC_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gb588706dc25fa04b5945b43ef514d4bf">_DMA_CHENC_CH0ENC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g22202f4a64dfa718aaf6b667ad1b15ef">DMA_CHENC_CH0ENC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHENC_CH0ENC_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g92b366c4cfe34b7b22702032ad2d4847">DMA_CHENC_CH1ENC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gb606f7252bcbdb2e8ba7914a26bcb88e">_DMA_CHENC_CH1ENC_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g73a664be5f4736458a91c02bf44e2e21">_DMA_CHENC_CH1ENC_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gb115bba94ad1583a5bae09e6c89e4105">_DMA_CHENC_CH1ENC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g48471b34b4eaa83749604aa4dc83500d">DMA_CHENC_CH1ENC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHENC_CH1ENC_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#ge7a944b622e28ac37ee730883b14f13e">DMA_CHENC_CH2ENC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#ge37f39bf65a4c524a2a09956485aec14">_DMA_CHENC_CH2ENC_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g9a0f7a78109d735f115c2042b5cb18bb">_DMA_CHENC_CH2ENC_MASK</a>&nbsp;&nbsp;&nbsp;0x4UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g836a32303a9068cd5568b9e09120130e">_DMA_CHENC_CH2ENC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g9306ee3c7a4b45e9738c41aacab103a0">DMA_CHENC_CH2ENC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHENC_CH2ENC_DEFAULT &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gafca64b255430ca1e8549a09a8e4ae1a">DMA_CHENC_CH3ENC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#ga0830337a5ada3c946ff9f56e1e87086">_DMA_CHENC_CH3ENC_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gdf670e44e71e6ef9e84f9076e292e36b">_DMA_CHENC_CH3ENC_MASK</a>&nbsp;&nbsp;&nbsp;0x8UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g736c2fe973ea209babd6288e6bf88a60">_DMA_CHENC_CH3ENC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g5db5df14316e43cfa5f7842f8e860782">DMA_CHENC_CH3ENC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHENC_CH3ENC_DEFAULT &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gdd2d2f322ee761ff5024ff8a2fb5e8f5">_DMA_CHALTS_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g81b14de47152c5c6c322be59ebc86165">_DMA_CHALTS_MASK</a>&nbsp;&nbsp;&nbsp;0x0000000FUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g613418fb0799e7247179ac93163a767f">DMA_CHALTS_CH0ALTS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gd51b3fceeffcc0e9231309783e03554a">_DMA_CHALTS_CH0ALTS_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g9bc3fb8a648065a1ac88355ef85e44ab">_DMA_CHALTS_CH0ALTS_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g1d751c15deaf5e136fa7566b53bb7b85">_DMA_CHALTS_CH0ALTS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#ga54ec7c7973183897876c530f978a9f0">DMA_CHALTS_CH0ALTS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHALTS_CH0ALTS_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gb83167edd154a5daf99c8608100088b7">DMA_CHALTS_CH1ALTS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gf4899bc261cdbce884efb93f469043ca">_DMA_CHALTS_CH1ALTS_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gce50c041a428cae2ea015975e83bc88c">_DMA_CHALTS_CH1ALTS_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#ge9df90a3330bfbe42989aeb0b0a51aa7">_DMA_CHALTS_CH1ALTS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#ge49b3527d4de1e9723906f5fc035356c">DMA_CHALTS_CH1ALTS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHALTS_CH1ALTS_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g7738cfbf25a156a773026b9c28c37dda">DMA_CHALTS_CH2ALTS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g0790f60d53f14a8dc68b08cada62c0d3">_DMA_CHALTS_CH2ALTS_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gbd21971d2efbd628393c7b103e60e44e">_DMA_CHALTS_CH2ALTS_MASK</a>&nbsp;&nbsp;&nbsp;0x4UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g1a779c0d25a8c02f43ecb54aed976488">_DMA_CHALTS_CH2ALTS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#ga706c71ab018584bac1aad5d2ece3001">DMA_CHALTS_CH2ALTS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHALTS_CH2ALTS_DEFAULT &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g048035204cf3ed4cfd6ec1427d460670">DMA_CHALTS_CH3ALTS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g1155cfe68203851c1bebb3d4d4f03086">_DMA_CHALTS_CH3ALTS_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#ga044a2da0ded76c66829de8cc4a8f111">_DMA_CHALTS_CH3ALTS_MASK</a>&nbsp;&nbsp;&nbsp;0x8UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g5d8b2b1a9b3d4f1319a06eef43db6b90">_DMA_CHALTS_CH3ALTS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gf2a7345f778eb92be85705a2fe433fe5">DMA_CHALTS_CH3ALTS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHALTS_CH3ALTS_DEFAULT &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g0eec0d07ba3840c14c15ea38d6aa085b">_DMA_CHALTC_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g8cc36f2eabc3184da58fc37032217f38">_DMA_CHALTC_MASK</a>&nbsp;&nbsp;&nbsp;0x0000000FUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g511af0db142c89640d5a701e356c0300">DMA_CHALTC_CH0ALTC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g74de4494b5cee26a310e232f67cbff3d">_DMA_CHALTC_CH0ALTC_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g60adf7c7300beb0d0e02ff40cd5c4be4">_DMA_CHALTC_CH0ALTC_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g26e677040d3f7a08d35010caae94fffc">_DMA_CHALTC_CH0ALTC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g7a3881163fa7d248ce6e5dc219e18ea7">DMA_CHALTC_CH0ALTC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHALTC_CH0ALTC_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g05e2f045a0534efd76fdc2da493605a9">DMA_CHALTC_CH1ALTC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g7a663045d7110eaf87337a4d96367181">_DMA_CHALTC_CH1ALTC_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g9c4958f96c46f64aecc75e34f98a5f00">_DMA_CHALTC_CH1ALTC_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gf759837436d1cf793175452481799715">_DMA_CHALTC_CH1ALTC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g0341c20dbbcffd9a67a7cf7269e4cb09">DMA_CHALTC_CH1ALTC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHALTC_CH1ALTC_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g5def0cf4048c90fc2e1546324c245c08">DMA_CHALTC_CH2ALTC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g75e3488182fb1b3c8961de0002084dfc">_DMA_CHALTC_CH2ALTC_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gf5cfee97763a6400e6a2a2201c2fb658">_DMA_CHALTC_CH2ALTC_MASK</a>&nbsp;&nbsp;&nbsp;0x4UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g8fbbeffa6a1b2c850ee7f462bba2093f">_DMA_CHALTC_CH2ALTC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g37f75f8149bbdf4535c58b092fd31d66">DMA_CHALTC_CH2ALTC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHALTC_CH2ALTC_DEFAULT &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g24257997abb94b463b9c104e43a01ce2">DMA_CHALTC_CH3ALTC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g60134fe3ab56879a61b8ab8311dd3cc6">_DMA_CHALTC_CH3ALTC_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gb1b9ed6e6bd1fadbab12598a2ceaab28">_DMA_CHALTC_CH3ALTC_MASK</a>&nbsp;&nbsp;&nbsp;0x8UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g4db54974f58057d62d944d39ff80e564">_DMA_CHALTC_CH3ALTC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g214964bfec83e6643b7991ff93b7d4e7">DMA_CHALTC_CH3ALTC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHALTC_CH3ALTC_DEFAULT &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g9daf0b6586e2fa32dd4318581a5ee097">_DMA_CHPRIS_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g79d9267c2a82e200f8c21ca6b47b3dae">_DMA_CHPRIS_MASK</a>&nbsp;&nbsp;&nbsp;0x0000000FUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g3b8aae23375b72eaf9398b0dfe0a9958">DMA_CHPRIS_CH0PRIS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gfa74c12fb13c4c1992d85684ec68a36d">_DMA_CHPRIS_CH0PRIS_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gb9d307b044f83ba2cec73d0c0423d2ce">_DMA_CHPRIS_CH0PRIS_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g74fd32abbf751cd896459afb92a7c81f">_DMA_CHPRIS_CH0PRIS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g991b1ee70c4a5e9ea6c1ac510d4344b8">DMA_CHPRIS_CH0PRIS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHPRIS_CH0PRIS_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g4245120034c44573ea4089f3a7962f0d">DMA_CHPRIS_CH1PRIS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g1f6648ed2db93670744712633ebe8c6d">_DMA_CHPRIS_CH1PRIS_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g8e2f7c5e32b052266cf5f1fefb0315e2">_DMA_CHPRIS_CH1PRIS_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#ge4cc67d1ec61d3acfb24304f0dbd59d3">_DMA_CHPRIS_CH1PRIS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g385bb04dc349096942748d090385c2a1">DMA_CHPRIS_CH1PRIS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHPRIS_CH1PRIS_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g11e9151ccd4188763a82ab42bc06d55e">DMA_CHPRIS_CH2PRIS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gb805fd2b31fe212e9d84411d1b54b99f">_DMA_CHPRIS_CH2PRIS_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gfea2f9b83e145e5a5f780040b2b167da">_DMA_CHPRIS_CH2PRIS_MASK</a>&nbsp;&nbsp;&nbsp;0x4UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g56f7af3fe12c48ca0948f4fe8e1cb1f5">_DMA_CHPRIS_CH2PRIS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g31ff7d3c88297e6642d5bcf039efcbf1">DMA_CHPRIS_CH2PRIS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHPRIS_CH2PRIS_DEFAULT &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gd0837ad5d87ce0e10c7950db207272d4">DMA_CHPRIS_CH3PRIS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gf7e73e49868b330b0b6c15757f18aebf">_DMA_CHPRIS_CH3PRIS_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gb227d80ecc2fbbfcbdfd5705f762ba48">_DMA_CHPRIS_CH3PRIS_MASK</a>&nbsp;&nbsp;&nbsp;0x8UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g7bca4bd8fe47647e8d4e1e2efe575d3b">_DMA_CHPRIS_CH3PRIS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g6e64a388c03275c438755bf6ff94c445">DMA_CHPRIS_CH3PRIS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHPRIS_CH3PRIS_DEFAULT &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gadeb7787f8f32c14c0276c2abb417f7b">_DMA_CHPRIC_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g192afe390dcccda2b96bc2b236dd5666">_DMA_CHPRIC_MASK</a>&nbsp;&nbsp;&nbsp;0x0000000FUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g5ff68ef83e232f6eac622238c65084ba">DMA_CHPRIC_CH0PRIC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g189fb8c590b999349183333012f4e70d">_DMA_CHPRIC_CH0PRIC_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g88c1e2d89a389055a4028b5406ff94fa">_DMA_CHPRIC_CH0PRIC_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gaf0d7ed7c444a4fcb7c88a87895c61f5">_DMA_CHPRIC_CH0PRIC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g4df490dae82239dcb98398c775d258bf">DMA_CHPRIC_CH0PRIC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHPRIC_CH0PRIC_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g4324c7fb59cc3a2f150395193c8c96a5">DMA_CHPRIC_CH1PRIC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g744f18c61317d3ce541ec27b109989f6">_DMA_CHPRIC_CH1PRIC_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g28b1f08516b78ab005f707ce5b396d72">_DMA_CHPRIC_CH1PRIC_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g03b4c9805d1f2be425e2f7ce329aa069">_DMA_CHPRIC_CH1PRIC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gd0f899434d32cdf887c087fa70bcd415">DMA_CHPRIC_CH1PRIC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHPRIC_CH1PRIC_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gcb62ce6d3214ca9bbb4ebe7832307eeb">DMA_CHPRIC_CH2PRIC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gc9fe70e0eff208788180eab5568115bd">_DMA_CHPRIC_CH2PRIC_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g6ad84681c02ca6065d0c9dcd271b02b0">_DMA_CHPRIC_CH2PRIC_MASK</a>&nbsp;&nbsp;&nbsp;0x4UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g215a9b755d7b36e8ab38ca1ba8878545">_DMA_CHPRIC_CH2PRIC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g352efbfef9acf0b353862a193b7de1d0">DMA_CHPRIC_CH2PRIC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHPRIC_CH2PRIC_DEFAULT &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g88b2b57ff1d13614652901f2f27ab233">DMA_CHPRIC_CH3PRIC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g4ddf40b027248d91274316461f19fd74">_DMA_CHPRIC_CH3PRIC_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gbe068fe7e6583a5c18e50a40cf27ed84">_DMA_CHPRIC_CH3PRIC_MASK</a>&nbsp;&nbsp;&nbsp;0x8UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g81aa7d82e5ffea3462e3bcf1a3c258d3">_DMA_CHPRIC_CH3PRIC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g49d3cc9d4c00dc6874d997b75880c963">DMA_CHPRIC_CH3PRIC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHPRIC_CH3PRIC_DEFAULT &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gd184c7bcd66cc743d49c05d7001af5cb">_DMA_ERRORC_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g523632c688bb41df44cb9237599f474b">_DMA_ERRORC_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g1a72da743d1b4b5044077696e382f819">DMA_ERRORC_ERRORC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gb66f6e9e80ad9925423f7e9e7321c67b">_DMA_ERRORC_ERRORC_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g293d9323a9478f854df0d2e6c99d96ce">_DMA_ERRORC_ERRORC_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g2a7f99594aa94975c40c1cc596b4dca5">_DMA_ERRORC_ERRORC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gb1cc17f9a5c414fae65f2cc0d5cea8e4">DMA_ERRORC_ERRORC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_ERRORC_ERRORC_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g9c67126153ce05dc19bd7c3a9bc53b01">_DMA_CHREQSTATUS_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g1227e0733df8865fcf9796529d2a7fb0">_DMA_CHREQSTATUS_MASK</a>&nbsp;&nbsp;&nbsp;0x0000000FUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g06000644ae9c3272fdb92778f1b72029">DMA_CHREQSTATUS_CH0REQSTATUS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g8f5592df173223f1f7e85ba57bd9b3c7">_DMA_CHREQSTATUS_CH0REQSTATUS_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gfd11116b238de0d461ec8c862f47d65c">_DMA_CHREQSTATUS_CH0REQSTATUS_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g0152da899e50169a0542d20fc3133e5e">_DMA_CHREQSTATUS_CH0REQSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g5cc9516df62011880f4242d522e4bf94">DMA_CHREQSTATUS_CH0REQSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHREQSTATUS_CH0REQSTATUS_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g6560f1e76ca6fdf2a726f76875665424">DMA_CHREQSTATUS_CH1REQSTATUS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g1f33bf6d091743fad5647647334d106d">_DMA_CHREQSTATUS_CH1REQSTATUS_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g47af3fc45b5e3431dbaacf986104c049">_DMA_CHREQSTATUS_CH1REQSTATUS_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g8f59e62cbb66bf1fdd4438f9622d1fee">_DMA_CHREQSTATUS_CH1REQSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g52102b5e01079c79d6c37c3d2fa7e07f">DMA_CHREQSTATUS_CH1REQSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHREQSTATUS_CH1REQSTATUS_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gda5a454ce1cdc913edbec452a87d4a85">DMA_CHREQSTATUS_CH2REQSTATUS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g198a02e171a666d9660d7952629a8cf3">_DMA_CHREQSTATUS_CH2REQSTATUS_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g9e923a3a9b668171dce0d2bece029018">_DMA_CHREQSTATUS_CH2REQSTATUS_MASK</a>&nbsp;&nbsp;&nbsp;0x4UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gf9708b0a7f21566e70fd00ad764532cd">_DMA_CHREQSTATUS_CH2REQSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g24b71d15e0f5c86dc476173c62c04f9f">DMA_CHREQSTATUS_CH2REQSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHREQSTATUS_CH2REQSTATUS_DEFAULT &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g74172c3852d72dc1b421be3d2104fa31">DMA_CHREQSTATUS_CH3REQSTATUS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gf89bfd255c4e597337671c1a59e22d01">_DMA_CHREQSTATUS_CH3REQSTATUS_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g3de830a37a8c54392713d93da9417057">_DMA_CHREQSTATUS_CH3REQSTATUS_MASK</a>&nbsp;&nbsp;&nbsp;0x8UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g19a0ae2e4521a2bec9775d46ddd23f0b">_DMA_CHREQSTATUS_CH3REQSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#ge8df0d773d381312331668ef7b88dcba">DMA_CHREQSTATUS_CH3REQSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHREQSTATUS_CH3REQSTATUS_DEFAULT &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#ga0ac48fea9964f2c069c285ff7e102a1">_DMA_CHSREQSTATUS_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g7d142899003cca875a9a1f51bf3e791c">_DMA_CHSREQSTATUS_MASK</a>&nbsp;&nbsp;&nbsp;0x0000000FUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g8bca57954035c721cf98c1c580c97e69">DMA_CHSREQSTATUS_CH0SREQSTATUS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g1e3a36e81aaf822ed3f84de64ee80091">_DMA_CHSREQSTATUS_CH0SREQSTATUS_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gf7fd21d76c118803fa6112d22fab0d37">_DMA_CHSREQSTATUS_CH0SREQSTATUS_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g08963e57c61ff0f5eff03f0bfbaad72d">_DMA_CHSREQSTATUS_CH0SREQSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g4598d2c40c9b73bab75e1106affbdad0">DMA_CHSREQSTATUS_CH0SREQSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHSREQSTATUS_CH0SREQSTATUS_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g54a7de7ef3e0b33e86bcc40c5db0d088">DMA_CHSREQSTATUS_CH1SREQSTATUS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g0ca681317b4e3918106d28df1a69fa87">_DMA_CHSREQSTATUS_CH1SREQSTATUS_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g3d90f70e0d5954748b1809b847b2be7b">_DMA_CHSREQSTATUS_CH1SREQSTATUS_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gf8c06b003aa60c471c3b2fab51653a15">_DMA_CHSREQSTATUS_CH1SREQSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g193cb364623c88cb508dca279b7e698b">DMA_CHSREQSTATUS_CH1SREQSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHSREQSTATUS_CH1SREQSTATUS_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gc1d03bb897d9fe1bb9fae50820f447b4">DMA_CHSREQSTATUS_CH2SREQSTATUS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g3083f1f73076c0102c88b85416ed2110">_DMA_CHSREQSTATUS_CH2SREQSTATUS_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gea8852a459c1825e61d10985c050e86e">_DMA_CHSREQSTATUS_CH2SREQSTATUS_MASK</a>&nbsp;&nbsp;&nbsp;0x4UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gabf4affb65c408ace40e8c17c66848ef">_DMA_CHSREQSTATUS_CH2SREQSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g2bdfe8f1d5a96d1ef1d3364a7dc5897a">DMA_CHSREQSTATUS_CH2SREQSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHSREQSTATUS_CH2SREQSTATUS_DEFAULT &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gfb7e3e35eaf6892421d6e7b286a490d5">DMA_CHSREQSTATUS_CH3SREQSTATUS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g2222f8d27144678ab4ba0942c8b8781f">_DMA_CHSREQSTATUS_CH3SREQSTATUS_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gcb2086fcbda231f1a8a1a1e946f41893">_DMA_CHSREQSTATUS_CH3SREQSTATUS_MASK</a>&nbsp;&nbsp;&nbsp;0x8UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g95d8e31437498a8b6874dad047c746eb">_DMA_CHSREQSTATUS_CH3SREQSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gbed1415c8fad7709dde4311b0d66c602">DMA_CHSREQSTATUS_CH3SREQSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHSREQSTATUS_CH3SREQSTATUS_DEFAULT &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g5df7e961452dfe5d42c4d6e59ca4a1c6">_DMA_IF_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gaddbe4d70d3c2391cf26b18d7b5f1da4">_DMA_IF_MASK</a>&nbsp;&nbsp;&nbsp;0x8000000FUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g578445fc79000465bed22b93d72b99f3">DMA_IF_CH0DONE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g4df21925584f869a1e14c72541a26e3b">_DMA_IF_CH0DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g82660b6bddd7fa45e7aec24c80566f9d">_DMA_IF_CH0DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gcdf3d94f3ee779f0f6c06abc721e4b1d">_DMA_IF_CH0DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gf3461d4649121fda6ef74fca6bdfbcf8">DMA_IF_CH0DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IF_CH0DONE_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gfdb19f1904fdcffd6581e94b37ad0f03">DMA_IF_CH1DONE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g3bbebf4f7f30eba22b366b9eeb6000e8">_DMA_IF_CH1DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g3b476b83e50bab602f9df1bd9a7e78fb">_DMA_IF_CH1DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#ga20d97ecf249abd572a02eef3434d8b2">_DMA_IF_CH1DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g5a1687be4e50e981e402a654e6f44e41">DMA_IF_CH1DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IF_CH1DONE_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gf2afc88986f126109c322128fb2920d6">DMA_IF_CH2DONE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g3c419bcf0d968084d92997844be9bb31">_DMA_IF_CH2DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g5a6752877e93325db188b1557b8ab6d2">_DMA_IF_CH2DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x4UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gcf7ff40dd7f821b847a511a7c2d4d3d4">_DMA_IF_CH2DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g99a6a34b20ebb4f18e259fec70808d96">DMA_IF_CH2DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IF_CH2DONE_DEFAULT &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#ga1012d713c12603a2d19226e4bce0fb2">DMA_IF_CH3DONE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#ga740c98e6015b7d04001d22d04fe67be">_DMA_IF_CH3DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gef57540973298203eecc08b595f1f078">_DMA_IF_CH3DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x8UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g7b5c9efd878f5498d103c8c7e7f45f37">_DMA_IF_CH3DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g7fc4a13e6f0ec623968fcff36e988f8b">DMA_IF_CH3DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IF_CH3DONE_DEFAULT &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gc6eab4cb33928b0235cbdbf6695057e9">DMA_IF_ERR</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 31)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g68482770be6fe28e5729152c2c2760fa">_DMA_IF_ERR_SHIFT</a>&nbsp;&nbsp;&nbsp;31</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g9977e4ef3c1c84917f42a8c6b7eb315d">_DMA_IF_ERR_MASK</a>&nbsp;&nbsp;&nbsp;0x80000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g667c216e0fe58a36ab7f7889c1c869ee">_DMA_IF_ERR_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g3267cefe58443abd86319092c139413c">DMA_IF_ERR_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IF_ERR_DEFAULT &lt;&lt; 31)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g3d88e1d0c327cd35c7693b1566e14d7a">_DMA_IFS_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gcadb437c7a4f96b8693a1a2642370268">_DMA_IFS_MASK</a>&nbsp;&nbsp;&nbsp;0x8000000FUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g60ca3d5d4b8cf3a512ae0ab94e77e62f">DMA_IFS_CH0DONE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g2700736d41e2ef7aadd189d03647776a">_DMA_IFS_CH0DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g09a51687b6f22f0ca718d444c5cfd81b">_DMA_IFS_CH0DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gc185bb00309ceb991b518a4776523641">_DMA_IFS_CH0DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g1425dd1a51ea8d27ed3c70ebea6be2d3">DMA_IFS_CH0DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IFS_CH0DONE_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g677c10eb7bed83883d9057ca050403d2">DMA_IFS_CH1DONE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g13225b0f24cfd7d14df651a50f9f4ae0">_DMA_IFS_CH1DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gea9d5c53288bc3f4ff74917d7770343c">_DMA_IFS_CH1DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g0c28356ad64e7b1a2f6fed2aa6c7370f">_DMA_IFS_CH1DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g67ab940da9bb228148184bbdcc8402a5">DMA_IFS_CH1DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IFS_CH1DONE_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g65eb0025ac7a468b11eda46b44054253">DMA_IFS_CH2DONE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#ge8b6ab0b4ae8b6a33d347f3f38e17ab7">_DMA_IFS_CH2DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g4bf93d9ba334956b8c08aeb3c156feb0">_DMA_IFS_CH2DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x4UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g2fa77d1d4ed2107e584579ad0616b24b">_DMA_IFS_CH2DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g566aea8925025ed8cf6855d4c1163a23">DMA_IFS_CH2DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IFS_CH2DONE_DEFAULT &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g17869f514f8d6a6df5fc0ae1ac96f2f5">DMA_IFS_CH3DONE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g0f5955dfb302b66da0a964f2b961ee7f">_DMA_IFS_CH3DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g556c4816512e4cc6530054fba9d5d2a6">_DMA_IFS_CH3DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x8UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g97b0537a6a23e9cd1e91b6a2adffc82e">_DMA_IFS_CH3DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g5a6a8203baec1e04535e852dee502f8f">DMA_IFS_CH3DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IFS_CH3DONE_DEFAULT &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g47a765a3aa429433500f038916d31c31">DMA_IFS_ERR</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 31)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g9438ddb667f860b6ac7ba57013421662">_DMA_IFS_ERR_SHIFT</a>&nbsp;&nbsp;&nbsp;31</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gd16da74bde8ccbf19961c8663c0292ea">_DMA_IFS_ERR_MASK</a>&nbsp;&nbsp;&nbsp;0x80000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gd40f03716362c4d85e34f250b4e33a0e">_DMA_IFS_ERR_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#ge58ab8a1cab6fcf511960aea64761fd5">DMA_IFS_ERR_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IFS_ERR_DEFAULT &lt;&lt; 31)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g7a00fd399186f5727470607d74a301e1">_DMA_IFC_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gd73d84e149da011b738b795a33dbaee0">_DMA_IFC_MASK</a>&nbsp;&nbsp;&nbsp;0x8000000FUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gf6bbfea2686ebe8c7c308aec61df8d4e">DMA_IFC_CH0DONE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g0fc375d7b1f26309eb2cca29d6ac890d">_DMA_IFC_CH0DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g99704115f1eb97adaff45b241b95ef16">_DMA_IFC_CH0DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gd3ef389cafee3a4db680b96e1e8f0698">_DMA_IFC_CH0DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g655a62a7037be4ead95dfc7753c7194a">DMA_IFC_CH0DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IFC_CH0DONE_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gb5eb58f018e2f7f77201af93c44f3fd2">DMA_IFC_CH1DONE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g85d3d55c1fb9cc16a62e55ccbf3e972f">_DMA_IFC_CH1DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gc5a95388d78ec1fbfb55234a505ba98e">_DMA_IFC_CH1DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g2c56b8b0d277986ffcf450aadf6354b3">_DMA_IFC_CH1DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gebef41e728ac70f484a84cfc7008a886">DMA_IFC_CH1DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IFC_CH1DONE_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g599389e2c151d95a787d5d7bbca1ceba">DMA_IFC_CH2DONE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gea48c430e69aa76baafc9f9d6210cb14">_DMA_IFC_CH2DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g40a7466408faaf07508e545f8c52c2f5">_DMA_IFC_CH2DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x4UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g2693242d60c02285310d310571d786f6">_DMA_IFC_CH2DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g0a716ac40518228a8d6a789ccb2eaf89">DMA_IFC_CH2DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IFC_CH2DONE_DEFAULT &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g1eb47a49a0e5d1c095b8d2cf05cc9281">DMA_IFC_CH3DONE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g818d25507dabdfbe96f9b149428a019c">_DMA_IFC_CH3DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gfb697306a1377e0e71f1d897806e3f04">_DMA_IFC_CH3DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x8UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g7b5ca9c9a5c7110748b81feb1bedeea8">_DMA_IFC_CH3DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g084cd51cafabb0f091cf0e448ac422fa">DMA_IFC_CH3DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IFC_CH3DONE_DEFAULT &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g7d1089e96ec9201ab9c6712ab96a9e61">DMA_IFC_ERR</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 31)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g91b7c1d45c21b1ea45df6e2ef8c80fb0">_DMA_IFC_ERR_SHIFT</a>&nbsp;&nbsp;&nbsp;31</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#ga01211f918ff25b99da929d8d6e710b4">_DMA_IFC_ERR_MASK</a>&nbsp;&nbsp;&nbsp;0x80000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gedc1465611b6513525c73979372a9344">_DMA_IFC_ERR_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g7d0bf36583e5e1dc9ca617159c44ed0c">DMA_IFC_ERR_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IFC_ERR_DEFAULT &lt;&lt; 31)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gd8d20c7381f385979f3dbb7f94757890">_DMA_IEN_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gd420f4a3efb297cb5beaa8ae280875d7">_DMA_IEN_MASK</a>&nbsp;&nbsp;&nbsp;0x8000000FUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#ga51a08be9d6414cf9012385a3527d4df">DMA_IEN_CH0DONE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gf1720448f7ffea601b6e59b4c22018b6">_DMA_IEN_CH0DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g917a0d83bd2cf2fdb80aaf8ffb7ef557">_DMA_IEN_CH0DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g9dbd6fe3f900cf54ff71a063e4bd0acf">_DMA_IEN_CH0DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g8329555faac2632db8e92bafbbb0f2fa">DMA_IEN_CH0DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IEN_CH0DONE_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gb47dfc0bdb4183996878d1b45b104c7f">DMA_IEN_CH1DONE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gb64987692fbf7b42110f754d9db35d95">_DMA_IEN_CH1DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#ga3de6fed90e06aa4dd79b71a7ce5308a">_DMA_IEN_CH1DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g0c8880dba74e6ae11aef0d673bb43b21">_DMA_IEN_CH1DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g634aff2e704f2fc55a3ccfe53ef8c74b">DMA_IEN_CH1DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IEN_CH1DONE_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g3a2b66296ba2b65f9f5b2dee6421a427">DMA_IEN_CH2DONE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g1e2e8947d79b40e433b90e0e2c4efcd6">_DMA_IEN_CH2DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g46df35fb2b44f06ac115d61e37938e1b">_DMA_IEN_CH2DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x4UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g454f171a216261a87629f0a55a6421fd">_DMA_IEN_CH2DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#ga63d217c8754ffd9bdc64b1ee4bafaec">DMA_IEN_CH2DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IEN_CH2DONE_DEFAULT &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g6e02fb65fdafe4fccb37e95ecc7063c1">DMA_IEN_CH3DONE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gc1ff5c15aa64c149feedae8987a72444">_DMA_IEN_CH3DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gba56eda5242447dbadeeacd8a021eb6e">_DMA_IEN_CH3DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x8UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g5e4d5052d2858fde3ecc9b0453c646dc">_DMA_IEN_CH3DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g7d187357c9c8622ba8cb9cb2954988ff">DMA_IEN_CH3DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IEN_CH3DONE_DEFAULT &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#ga96964fe667fbb1699a64f3e5b5e2fa9">DMA_IEN_ERR</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 31)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g69b55d670670482693271472453a42a5">_DMA_IEN_ERR_SHIFT</a>&nbsp;&nbsp;&nbsp;31</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gdb4bc7102f29c2f6a8f20815cfc475c5">_DMA_IEN_ERR_MASK</a>&nbsp;&nbsp;&nbsp;0x80000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g360986d9d959fe614d62f90ca6851e8c">_DMA_IEN_ERR_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#ge4f33aac19c9518238e0d34e928d9c09">DMA_IEN_ERR_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IEN_ERR_DEFAULT &lt;&lt; 31)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gc23a78ddc8563401d56bbbc99ae90cf1">_DMA_CH_CTRL_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g5a701cc3693aa9025a32df30b6d2004e">_DMA_CH_CTRL_MASK</a>&nbsp;&nbsp;&nbsp;0x003F000FUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g88d1d2b9b264b981ac3c2c54cd01d6bd">_DMA_CH_CTRL_SIGSEL_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g9cc8ad3ff9c8cf9a5f0567dfef1d3f07">_DMA_CH_CTRL_SIGSEL_MASK</a>&nbsp;&nbsp;&nbsp;0xFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gc836f26506e87684b9112cdef29b3bb9">_DMA_CH_CTRL_SIGSEL_ADC0SINGLE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g5e20ef2ef13d261a98472525c571089f">_DMA_CH_CTRL_SIGSEL_USART1RXDATAV</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#ge3f1f68195e913bf0d6d59c9e0f90fb5">_DMA_CH_CTRL_SIGSEL_LEUART0RXDATAV</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gb845a6a4c3bc02826a88153b6cc3dd49">_DMA_CH_CTRL_SIGSEL_I2C0RXDATAV</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gd52a5137f019c991df6c39813d36d66c">_DMA_CH_CTRL_SIGSEL_TIMER0UFOF</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g731024317d4242e9a1cf966c98bd0a4a">_DMA_CH_CTRL_SIGSEL_TIMER1UFOF</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#ga7a4b3dec5f833eb43adec60ff8ca911">_DMA_CH_CTRL_SIGSEL_MSCWDATA</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g01bdf4bddf365cc5206ac8f52906dd1e">_DMA_CH_CTRL_SIGSEL_AESDATAWR</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g4bc9931bab1e3f87b3027b34bb63f961">_DMA_CH_CTRL_SIGSEL_ADC0SCAN</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g667453ef22f520514c86d7da0fd2ab61">_DMA_CH_CTRL_SIGSEL_USART1TXBL</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g249d52551a12697be36b243c93c0add6">_DMA_CH_CTRL_SIGSEL_LEUART0TXBL</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gf2d99b50e636d9786e6922918ff99f70">_DMA_CH_CTRL_SIGSEL_I2C0TXBL</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gd8bd0d1c9f368ffe8d02227853d31c74">_DMA_CH_CTRL_SIGSEL_TIMER0CC0</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g814c4e3305a2854cd633162d281057b6">_DMA_CH_CTRL_SIGSEL_TIMER1CC0</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g0acb000609f80482e38e4acd083434ef">_DMA_CH_CTRL_SIGSEL_AESXORDATAWR</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gbf711e2def96a67c61feefbd222e3587">_DMA_CH_CTRL_SIGSEL_USART1TXEMPTY</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gce70c70136d0fb0dbeb9214a007afea5">_DMA_CH_CTRL_SIGSEL_LEUART0TXEMPTY</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gb6a708e22ed673dfc84b525331af5825">_DMA_CH_CTRL_SIGSEL_TIMER0CC1</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gb7ea5fc6cf26fe89eef71f5c6d25f409">_DMA_CH_CTRL_SIGSEL_TIMER1CC1</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gc2a8c795d61e7ded14fa9cbf0b164af8">_DMA_CH_CTRL_SIGSEL_AESDATARD</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gcdd8eb3fa4a247fbab60ec5f54803145">_DMA_CH_CTRL_SIGSEL_USART1RXDATAVRIGHT</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g5afcbd67e82c5e734180b0a2efee0ec6">_DMA_CH_CTRL_SIGSEL_TIMER0CC2</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g5cda5b75545b3b4d6ce49b13c8be80e6">_DMA_CH_CTRL_SIGSEL_TIMER1CC2</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g801819420811a4c9098fe98bd12162b4">_DMA_CH_CTRL_SIGSEL_AESKEYWR</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gfa8600dced140b98f178c3cdb2e46a8e">_DMA_CH_CTRL_SIGSEL_USART1TXBLRIGHT</a>&nbsp;&nbsp;&nbsp;0x00000004UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g012b1206ac44c66aa35762c0ed7eb178">DMA_CH_CTRL_SIGSEL_ADC0SINGLE</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_ADC0SINGLE &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g5b16ecf4bc47e7ceeca9e72462651f18">DMA_CH_CTRL_SIGSEL_USART1RXDATAV</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_USART1RXDATAV &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g1293dd2ac3b5594f9d84d2e40081db1c">DMA_CH_CTRL_SIGSEL_LEUART0RXDATAV</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_LEUART0RXDATAV &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g06058c90f273636ed58ca97372245f98">DMA_CH_CTRL_SIGSEL_I2C0RXDATAV</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_I2C0RXDATAV &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g5d028eeee6256219a0213372aaabc816">DMA_CH_CTRL_SIGSEL_TIMER0UFOF</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_TIMER0UFOF &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g63fb7b0cfefa2ac321451200edd37aaf">DMA_CH_CTRL_SIGSEL_TIMER1UFOF</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_TIMER1UFOF &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g2b3bb51eb50464cea8ad75b4c3a70832">DMA_CH_CTRL_SIGSEL_MSCWDATA</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_MSCWDATA &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g0e7a0504ccff119d0bfe8918753b3991">DMA_CH_CTRL_SIGSEL_AESDATAWR</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_AESDATAWR &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gdbe5ee537be56251be3a40b32eadf86e">DMA_CH_CTRL_SIGSEL_ADC0SCAN</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_ADC0SCAN &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gf3ecd954126a272e27b6a137436ea399">DMA_CH_CTRL_SIGSEL_USART1TXBL</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_USART1TXBL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gb18169a8e04b2d5138e8d24b3a20bbfc">DMA_CH_CTRL_SIGSEL_LEUART0TXBL</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_LEUART0TXBL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g6ed7806a0d265d6ea24aed17f9bb67c0">DMA_CH_CTRL_SIGSEL_I2C0TXBL</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_I2C0TXBL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g14b467e2e28c7912bd889606b1fca2db">DMA_CH_CTRL_SIGSEL_TIMER0CC0</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_TIMER0CC0 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g700ae34ae13d1669551004ed0fc417fb">DMA_CH_CTRL_SIGSEL_TIMER1CC0</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_TIMER1CC0 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g45abb398c8a32e74b8c6f50655a5fea2">DMA_CH_CTRL_SIGSEL_AESXORDATAWR</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_AESXORDATAWR &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gee7353ffcf988021aee1d571323d5905">DMA_CH_CTRL_SIGSEL_USART1TXEMPTY</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_USART1TXEMPTY &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g04fa1e35bb2784337dd26f01365fc3d2">DMA_CH_CTRL_SIGSEL_LEUART0TXEMPTY</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_LEUART0TXEMPTY &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g7a9b69978e7339ce20673c4eac95e73a">DMA_CH_CTRL_SIGSEL_TIMER0CC1</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_TIMER0CC1 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g04940dd6b97418c6bfd9a0a53cddd127">DMA_CH_CTRL_SIGSEL_TIMER1CC1</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_TIMER1CC1 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gb460d4cf8c6ca8b966800f0fdeea81a5">DMA_CH_CTRL_SIGSEL_AESDATARD</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_AESDATARD &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gd19c9809a7363181e0fa07cb4d2c711e">DMA_CH_CTRL_SIGSEL_USART1RXDATAVRIGHT</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_USART1RXDATAVRIGHT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gf3e2695e7fc8002f79945b0e34f9e815">DMA_CH_CTRL_SIGSEL_TIMER0CC2</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_TIMER0CC2 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g1d688faae23077a6f9e41c58caa9a295">DMA_CH_CTRL_SIGSEL_TIMER1CC2</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_TIMER1CC2 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#ga4475079fd648bccdcf153a442ed8753">DMA_CH_CTRL_SIGSEL_AESKEYWR</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_AESKEYWR &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g89251e868e07048e1c11f93fe964c2ad">DMA_CH_CTRL_SIGSEL_USART1TXBLRIGHT</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_USART1TXBLRIGHT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g8f2e27a9f83fb8e0604aa7495808889e">_DMA_CH_CTRL_SOURCESEL_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gfa9b6ec66563ebd626fb495c139945b9">_DMA_CH_CTRL_SOURCESEL_MASK</a>&nbsp;&nbsp;&nbsp;0x3F0000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g135d2d80175b1e41ae442277d9e01222">_DMA_CH_CTRL_SOURCESEL_NONE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g095c8a29067cd22c9967bea5f7b28b39">_DMA_CH_CTRL_SOURCESEL_ADC0</a>&nbsp;&nbsp;&nbsp;0x00000008UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gd31f2e72e677c613e322d8dc6b782d17">_DMA_CH_CTRL_SOURCESEL_USART1</a>&nbsp;&nbsp;&nbsp;0x0000000DUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g27a8e2a87baf285198f037d072290e0d">_DMA_CH_CTRL_SOURCESEL_LEUART0</a>&nbsp;&nbsp;&nbsp;0x00000010UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g51a649958f8696144f36bab5bbee0d66">_DMA_CH_CTRL_SOURCESEL_I2C0</a>&nbsp;&nbsp;&nbsp;0x00000014UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g1ddfcbd200de03ce62518c8b74591544">_DMA_CH_CTRL_SOURCESEL_TIMER0</a>&nbsp;&nbsp;&nbsp;0x00000018UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#gd73d3990037bce55b78258e643d7d3a0">_DMA_CH_CTRL_SOURCESEL_TIMER1</a>&nbsp;&nbsp;&nbsp;0x00000019UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g2e1c65ea2e97e793ef7c5c28cc17f9c9">_DMA_CH_CTRL_SOURCESEL_MSC</a>&nbsp;&nbsp;&nbsp;0x00000030UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g44721664aaaad0443e69ce1a15bb1579">_DMA_CH_CTRL_SOURCESEL_AES</a>&nbsp;&nbsp;&nbsp;0x00000031UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#ga78dd4529d020eed2ecf30ca7558007d">DMA_CH_CTRL_SOURCESEL_NONE</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SOURCESEL_NONE &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g213db1dc63a0e9e99ba1f348974b5fa2">DMA_CH_CTRL_SOURCESEL_ADC0</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SOURCESEL_ADC0 &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g40e7eb94ba04b58a642d61b64ab95f8e">DMA_CH_CTRL_SOURCESEL_USART1</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SOURCESEL_USART1 &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g50eba1059c5fda99a64a66c078e8386c">DMA_CH_CTRL_SOURCESEL_LEUART0</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SOURCESEL_LEUART0 &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g4203948e69c2ccebffc35ba5c9667e43">DMA_CH_CTRL_SOURCESEL_I2C0</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SOURCESEL_I2C0 &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#ge4b3bde8ff8cbd44cce878c5dab238d4">DMA_CH_CTRL_SOURCESEL_TIMER0</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SOURCESEL_TIMER0 &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g7fa2d58bb90ba72e6193c039fe36edd0">DMA_CH_CTRL_SOURCESEL_TIMER1</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SOURCESEL_TIMER1 &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#ga6b6443632398c1a2162e6002fa5a06c">DMA_CH_CTRL_SOURCESEL_MSC</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SOURCESEL_MSC &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__DMA__BitFields.html#g3ceb8c513ccdb74de880a9f6e72813f2">DMA_CH_CTRL_SOURCESEL_AES</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SOURCESEL_AES &lt;&lt; 16)</td></tr>

</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
EFM32ZG_DMA register and bit field definitions. 
<p>
<dl compact><dt><b>Version:</b></dt><dd>4.1.0</dd></dl>
<h2><a class="anchor" name="License">
License</a></h2>
<b>(C) Copyright 2015 Silicon Laboratories, Inc. <a href="http://www.silabs.com">http://www.silabs.com</a></b><p>
Permission is granted to anyone to use this software for any purpose, including commercial applications, and to alter it and redistribute it freely, subject to the following restrictions:<p>
1. The origin of this software must not be misrepresented; you must not claim that you wrote the original software.<br>
 2. Altered source versions must be plainly marked as such, and must not be misrepresented as being the original software.<br>
 3. This notice may not be removed or altered from any source distribution.<p>
DISCLAIMER OF WARRANTY/LIMITATION OF REMEDIES: Silicon Laboratories, Inc. has no obligation to support this Software. Silicon Laboratories, Inc. is providing the Software "AS IS", with no express or implied warranties of any kind, including, but not limited to, any implied warranties of merchantability or fitness for any particular purpose or warranties against infringement of any proprietary rights of a third party.<p>
Silicon Laboratories, Inc. will not be liable for any consequential, incidental, or special damages, or any other relief, or for any claim by any third party, arising from your use of this Software. 
<p>
Definition in file <a class="el" href="efm32zg__dma_8h-source.html">efm32zg_dma.h</a>.<div id="footer">
<hr size="1"><address style="text-align: right;"><small>
Generated on Thu Sep 10 08:12:28 2015</small> for Silicon Labs EFM32 CMSIS by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a><small> 1.4.7 </small></address></div>
</body>
</html>
