#include "94912REF3_M4.dts"

&mdio {
    /* Port PHY mapping:
            port_gphy0 <----> phy_gphy0
            port_gphy1 <----> phy_gphy1
            port_gphy2 <----> phy_gphy2
            port_gphy3 <----> phy_gphy3
            port_xgphy <----> phy_serdes0   - phy_cascade0
            port_sgmii1 <---> phy_serdes1   - sfp0
            port_sgmii2 <---> phy_serdes2   - phy_cascade2
            port_sgmii2_1 <-> phy_serdes2_1 - phy_cascade2_1
            port_sgmii2_2 <-> phy_serdes2_2 - phy_cascade2_2
            port_sgmii2_3 <-> phy_serdes2_3 - phy_cascade2_3
     */
    phy_cascade2 {
        reg = <24>;
    };

    phy_cascade2_1 {
        reg = <25>;
    };

    phy_cascade2_2 {
        reg = <26>;
    };

    phy_cascade2_3 {
        reg = <27>;
    };
};


