// Seed: 4123857646
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wand id_2;
  assign module_2.id_8 = 0;
  inout wire id_1;
  assign id_2 = -1'd0;
endmodule
module module_1 (
    output logic id_0,
    output wire  id_1
);
  parameter id_3 = (1 == -1);
  wire id_4;
  ;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4
  );
  always @(posedge -1 or posedge -1) id_0 = id_4;
endmodule
module module_2 #(
    parameter id_3 = 32'd64,
    parameter id_6 = 32'd57
) (
    output tri1 id_0,
    output uwire id_1,
    input wor id_2,
    input supply0 _id_3,
    input tri1 id_4,
    input tri id_5,
    output uwire _id_6,
    input uwire id_7,
    input tri1 id_8
);
  assign id_0 = id_2;
  assign id_1 = id_3;
  wire id_10;
  logic [-1  ==  id_3 : id_6] id_11;
  ;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_10
  );
endmodule
