Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,1
design__inferred_latch__count,0
design__instance__count,1604
design__instance__area,21551.4
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0004320488660596311
power__switching__total,0.00008472303306916729
power__leakage__total,6.668388436992245E-7
power__total,0.0005174387479200959
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.26614561308126977
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2657660555739914
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.10693940480275833
timing__setup__ws__corner:nom_fast_1p32V_m40C,13.592720223012726
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.106939
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,17.753366
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.29723288560628003
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.2909720047264416
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6170801821964853
timing__setup__ws__corner:nom_slow_1p08V_125C,10.559953210759527
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.617080
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,13.431873
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.27827843594884494
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.2754253292283206
timing__hold__ws__corner:nom_typ_1p20V_25C,0.29538239357207496
timing__setup__ws__corner:nom_typ_1p20V_25C,12.46752247840866
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.295382
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,16.730253
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.26614561308126977
clock__skew__worst_setup,0.2657660555739914
timing__hold__ws,0.10693940480275833
timing__setup__ws,10.559953210759527
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.106939
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,13.431873
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,1604
design__instance__area__stdcell,21551.4
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.744656
design__instance__utilization__stdcell,0.744656
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,8
design__instance__area__class:buffer,59.8752
design__instance__count__class:inverter,62
design__instance__area__class:inverter,346.55
design__instance__count__class:sequential_cell,143
design__instance__area__class:sequential_cell,6745.94
design__instance__count__class:multi_input_combinational_cell,1028
design__instance__area__class:multi_input_combinational_cell,9580.03
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,299
design__instance__area__class:timing_repair_buffer,4292.87
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,34153.2
design__violations,0
design__instance__count__class:clock_buffer,49
design__instance__area__class:clock_buffer,444.528
design__instance__count__class:clock_inverter,15
design__instance__area__class:clock_inverter,81.648
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,217
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1751
route__net__special,2
route__drc_errors__iter:0,930
route__wirelength__iter:0,37525
route__drc_errors__iter:1,580
route__wirelength__iter:1,37341
route__drc_errors__iter:2,607
route__wirelength__iter:2,37164
route__drc_errors__iter:3,76
route__wirelength__iter:3,36835
route__drc_errors__iter:4,1
route__wirelength__iter:4,36810
route__drc_errors__iter:5,0
route__wirelength__iter:5,36809
route__drc_errors,0
route__wirelength,36809
route__vias,10052
route__vias__singlecut,10052
route__vias__multicut,0
design__disconnected_pin__count,9
design__critical_disconnected_pin__count,0
route__wirelength__max,348.54
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,137
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,137
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,137
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,137
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000130568
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000128723
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000566965
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000128723
design_powergrid__voltage__worst,0.0000128723
design_powergrid__voltage__worst__net:VPWR,1.19999
design_powergrid__drop__worst,0.0000130568
design_powergrid__drop__worst__net:VPWR,0.0000130568
design_powergrid__voltage__worst__net:VGND,0.0000128723
design_powergrid__drop__worst__net:VGND,0.0000128723
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.000006180000000000000122683981029769739734547329135239124298095703125
ir__drop__worst,0.0000130999999999999999365958569530477006992441602051258087158203125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
