// Seed: 1964171717
module module_0 (
    input tri0 id_0,
    output supply1 id_1,
    output supply1 id_2,
    input wor id_3,
    output supply1 id_4,
    input supply1 id_5,
    input supply0 id_6,
    input supply0 id_7
    , id_13,
    output uwire id_8,
    input wire id_9,
    input supply0 id_10,
    output wire id_11
);
  assign id_2 = 1;
  assign module_1.id_14 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    output wire id_1,
    output uwire id_2,
    input wand id_3,
    input wire id_4,
    input wor id_5,
    input supply1 id_6,
    input wor id_7,
    input wand id_8,
    input wire id_9,
    output wire id_10,
    output uwire id_11,
    output tri1 id_12,
    output wire id_13#(
        .id_22(-1 == (1) - 1'b0),
        .id_23(-1),
        .id_24(1),
        .id_25(1)
    ),
    output wor id_14,
    input supply1 id_15,
    output tri1 id_16,
    input tri0 id_17,
    input tri1 id_18,
    input tri id_19,
    input supply1 id_20
);
  module_0 modCall_1 (
      id_20,
      id_1,
      id_12,
      id_19,
      id_10,
      id_18,
      id_8,
      id_17,
      id_16,
      id_9,
      id_3,
      id_13
  );
endmodule
