// Seed: 1089754988
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_9;
  assign module_1.type_4 = 0;
endmodule
module module_1 ();
  uwire id_1;
  always_ff id_1 = 1'd0;
  wire id_2;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_2,
      id_2,
      id_1,
      id_2,
      id_2
  );
endmodule
module module_2 (
    input wire id_0,
    input uwire id_1,
    output wor id_2,
    output uwire id_3,
    output tri id_4,
    output supply1 id_5,
    output tri id_6,
    input tri0 id_7,
    output uwire id_8
);
  wor id_10, id_11, id_12 = 1, id_13, id_14;
  xor primCall (id_4, id_7, id_12, id_1, id_10, id_11, id_14, id_0);
  module_0 modCall_1 (
      id_14,
      id_10,
      id_12,
      id_12,
      id_13,
      id_11,
      id_13,
      id_13
  );
endmodule
