INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rajma/switch/switch.srcs/sources_1/new/on_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module on_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rajma/switch/switch.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
