{
 "Files" : [
  {
   "Path" : "/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/Apple2efpga_dmty_3p_cape/demistify/xilinx/spram.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/Apple2efpga_dmty_3p_cape/demistify/xilinx/tangnano20k/src/dualshock_controller.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/Apple2efpga_dmty_3p_cape/demistify/xilinx/tangnano20k/src/gowin_clkdiv/gowin_clkdiv.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/Apple2efpga_dmty_3p_cape/demistify/xilinx/tangnano20k/src/gowin_rpll/gowin_rpll.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/Apple2efpga_dmty_3p_cape/demistify/xilinx/tangnano20k/src/hdmi/svo_enc.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/Apple2efpga_dmty_3p_cape/demistify/xilinx/tangnano20k/src/hdmi/svo_hdmi_out.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/Apple2efpga_dmty_3p_cape/demistify/xilinx/tangnano20k/src/hdmi/svo_tcard.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/Apple2efpga_dmty_3p_cape/demistify/xilinx/tangnano20k/src/hdmi/svo_tmds.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/Apple2efpga_dmty_3p_cape/mist/mist-modules/arcade_inputs.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/Apple2efpga_dmty_3p_cape/mist/mist-modules/cofi.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/Apple2efpga_dmty_3p_cape/mist/mist-modules/data_io.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/Apple2efpga_dmty_3p_cape/mist/mist-modules/mist_video.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/Apple2efpga_dmty_3p_cape/mist/mist-modules/osd.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/Apple2efpga_dmty_3p_cape/mist/mist-modules/rgb2ypbpr.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/Apple2efpga_dmty_3p_cape/mist/mist-modules/scandoubler.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/Apple2efpga_dmty_3p_cape/mist/mist-modules/user_io.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/Apple2efpga_dmty_3p_cape/mist/mist_sd_card.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/Apple2efpga_dmty_3p_cape/mist/sdram.v",
   "Type" : "verilog"
  },
  {
   "Library" : "work",
   "Path" : "/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/Apple2efpga_dmty_3p_cape/PS2_Ctrl.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/Apple2efpga_dmty_3p_cape/R65Cx2.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/Apple2efpga_dmty_3p_cape/T65/T65.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/Apple2efpga_dmty_3p_cape/T65/T65_ALU.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/Apple2efpga_dmty_3p_cape/T65/T65_MCode.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/Apple2efpga_dmty_3p_cape/T65/T65_Pack.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/Apple2efpga_dmty_3p_cape/demistify/xilinx/apple2.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/Apple2efpga_dmty_3p_cape/demistify/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_aligner.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/Apple2efpga_dmty_3p_cape/demistify/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_aligner_le.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/Apple2efpga_dmty_3p_cape/demistify/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_alu.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/Apple2efpga_dmty_3p_cape/demistify/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_cpu.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/Apple2efpga_dmty_3p_cape/demistify/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_debug.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/Apple2efpga_dmty_3p_cape/demistify/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_decode.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/Apple2efpga_dmty_3p_cape/demistify/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_fetchloadstore.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/Apple2efpga_dmty_3p_cape/demistify/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_hazard.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/Apple2efpga_dmty_3p_cape/demistify/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_pkg.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/Apple2efpga_dmty_3p_cape/demistify/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_shifter.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/Apple2efpga_dmty_3p_cape/demistify/DeMiSTify/controller/interrupt_controller.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/Apple2efpga_dmty_3p_cape/demistify/DeMiSTify/controller/io_ps2_com.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/Apple2efpga_dmty_3p_cape/demistify/DeMiSTify/controller/jtag_uart.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/Apple2efpga_dmty_3p_cape/demistify/DeMiSTify/controller/simple_uart.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/Apple2efpga_dmty_3p_cape/demistify/DeMiSTify/controller/spi_controller.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/Apple2efpga_dmty_3p_cape/demistify/DeMiSTify/controller/substitute_mcu.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/Apple2efpga_dmty_3p_cape/demistify/DeMiSTify/controller/timer_controller.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/Apple2efpga_dmty_3p_cape/demistify/DeMiSTify/firmware/controller_rom.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/Apple2efpga_dmty_3p_cape/demistify/demistify_config_pkg.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/Apple2efpga_dmty_3p_cape/demistify/firmware/controller_rom1_word.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/Apple2efpga_dmty_3p_cape/demistify/firmware/controller_rom2_word.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/Apple2efpga_dmty_3p_cape/demistify/mist_top.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/Apple2efpga_dmty_3p_cape/demistify/xilinx/tangnano20k/src/i2s/audio_i2s.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/Apple2efpga_dmty_3p_cape/demistify/xilinx/tangnano20k/src/tangnano20k_top.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/Apple2efpga_dmty_3p_cape/disk_ii.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/Apple2efpga_dmty_3p_cape/disk_ii_rom.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/Apple2efpga_dmty_3p_cape/drive_ii.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/Apple2efpga_dmty_3p_cape/demistify/xilinx/keyboard.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/Apple2efpga_dmty_3p_cape/mist/mist-modules/dac.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/Apple2efpga_dmty_3p_cape/mist/mist-modules/mist.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/Apple2efpga_dmty_3p_cape/mockingboard/YM2149.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/Apple2efpga_dmty_3p_cape/mockingboard/mockingboard.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/Apple2efpga_dmty_3p_cape/mockingboard/via6522.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/Apple2efpga_dmty_3p_cape/mockingboard/vol_table_array.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/Apple2efpga_dmty_3p_cape/timing_generator.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/Apple2efpga_dmty_3p_cape/tv_controller.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/Apple2efpga_dmty_3p_cape/demistify/xilinx/video_generator.vhd",
   "Type" : "vhdl"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 3000,
 "ResultFile" : "/home/jordi/Documents/Coding/Github/Apple2efpga/demistify/xilinx/tangnano20k/impl/temp/rtl_parser.result",
 "Top" : "",
 "VerilogStd" : "sysv",
 "VhdlStd" : "vhdl_93"
}