--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 63284 paths analyzed, 950 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.961ns.
--------------------------------------------------------------------------------
Slack:                  7.039ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          cpu16/r0_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.910ns (Levels of Logic = 7)
  Clock Path Skew:      -0.016ns (0.293 - 0.309)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to cpu16/r0_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y35.AQ      Tcko                  0.525   M_state_q_FSM_FFd1_2
                                                       M_state_q_FSM_FFd1_1
    SLICE_X10Y29.A2      net (fanout=4)        1.644   M_state_q_FSM_FFd1_1
    SLICE_X10Y29.A       Tilo                  0.235   M_state_q_FSM_FFd3_2
                                                       cpu16/reg_mux8/Mmux_out1011_1
    SLICE_X2Y47.C2       net (fanout=4)        2.763   cpu16/reg_mux8/Mmux_out1011
    SLICE_X2Y47.CMUX     Tilo                  0.403   M_up_cond_out
                                                       cpu16/reg_mux8/Mmux_out103_G
                                                       cpu16/reg_mux8/Mmux_out103
    SLICE_X12Y28.B5      net (fanout=5)        2.737   cpu16/M_reg_mux8_out[1]
    SLICE_X12Y28.COUT    Topcyb                0.483   M_player_q_1
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[3]
    SLICE_X12Y29.BMUX    Tcinb                 0.310   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X13Y29.A1      net (fanout=2)        0.775   cpu16/alu16/M_add_sum[5]
    SLICE_X13Y29.A       Tilo                  0.259   cpu16/alu16/Mmux_result310
                                                       cpu16/alu16/Mmux_result310_SW0_SW0
    SLICE_X13Y30.A2      net (fanout=1)        1.028   cpu16/alu16/N49
    SLICE_X13Y30.A       Tilo                  0.259   M_cpu16_s1[1]
                                                       cpu16/alu16/Mmux_result319
    SLICE_X13Y30.B6      net (fanout=1)        0.143   cpu16/alu16/Mmux_result318
    SLICE_X13Y30.B       Tilo                  0.259   M_cpu16_s1[1]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X14Y35.AX      net (fanout=2)        0.970   cpu16/M_alu16_result[0]
    SLICE_X14Y35.CLK     Tdick                 0.114   M_cpu16_out[0]
                                                       cpu16/r0_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     12.910ns (2.847ns logic, 10.063ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  7.204ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          cpu16/r0_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.745ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.293 - 0.309)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to cpu16/r0_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y35.AQ      Tcko                  0.525   M_state_q_FSM_FFd1_2
                                                       M_state_q_FSM_FFd1_1
    SLICE_X10Y29.A2      net (fanout=4)        1.644   M_state_q_FSM_FFd1_1
    SLICE_X10Y29.A       Tilo                  0.235   M_state_q_FSM_FFd3_2
                                                       cpu16/reg_mux8/Mmux_out1011_1
    SLICE_X2Y47.C2       net (fanout=4)        2.763   cpu16/reg_mux8/Mmux_out1011
    SLICE_X2Y47.CMUX     Tilo                  0.403   M_up_cond_out
                                                       cpu16/reg_mux8/Mmux_out103_G
                                                       cpu16/reg_mux8/Mmux_out103
    SLICE_X12Y28.B5      net (fanout=5)        2.737   cpu16/M_reg_mux8_out[1]
    SLICE_X12Y28.CMUX    Topbc                 0.650   M_player_q_1
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X13Y29.A2      net (fanout=2)        0.756   cpu16/alu16/M_add_sum[2]
    SLICE_X13Y29.A       Tilo                  0.259   cpu16/alu16/Mmux_result310
                                                       cpu16/alu16/Mmux_result310_SW0_SW0
    SLICE_X13Y30.A2      net (fanout=1)        1.028   cpu16/alu16/N49
    SLICE_X13Y30.A       Tilo                  0.259   M_cpu16_s1[1]
                                                       cpu16/alu16/Mmux_result319
    SLICE_X13Y30.B6      net (fanout=1)        0.143   cpu16/alu16/Mmux_result318
    SLICE_X13Y30.B       Tilo                  0.259   M_cpu16_s1[1]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X14Y35.AX      net (fanout=2)        0.970   cpu16/M_alu16_result[0]
    SLICE_X14Y35.CLK     Tdick                 0.114   M_cpu16_out[0]
                                                       cpu16/r0_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     12.745ns (2.704ns logic, 10.041ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack:                  7.271ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          cpu16/r0_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.678ns (Levels of Logic = 7)
  Clock Path Skew:      -0.016ns (0.293 - 0.309)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to cpu16/r0_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y35.AQ      Tcko                  0.525   M_state_q_FSM_FFd1_2
                                                       M_state_q_FSM_FFd1_1
    SLICE_X10Y29.A2      net (fanout=4)        1.644   M_state_q_FSM_FFd1_1
    SLICE_X10Y29.A       Tilo                  0.235   M_state_q_FSM_FFd3_2
                                                       cpu16/reg_mux8/Mmux_out1011_1
    SLICE_X2Y47.C2       net (fanout=4)        2.763   cpu16/reg_mux8/Mmux_out1011
    SLICE_X2Y47.CMUX     Tilo                  0.403   M_up_cond_out
                                                       cpu16/reg_mux8/Mmux_out103_G
                                                       cpu16/reg_mux8/Mmux_out103
    SLICE_X12Y28.BX      net (fanout=5)        2.832   cpu16/M_reg_mux8_out[1]
    SLICE_X12Y28.COUT    Tbxcy                 0.156   M_player_q_1
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[3]
    SLICE_X12Y29.BMUX    Tcinb                 0.310   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X13Y29.A1      net (fanout=2)        0.775   cpu16/alu16/M_add_sum[5]
    SLICE_X13Y29.A       Tilo                  0.259   cpu16/alu16/Mmux_result310
                                                       cpu16/alu16/Mmux_result310_SW0_SW0
    SLICE_X13Y30.A2      net (fanout=1)        1.028   cpu16/alu16/N49
    SLICE_X13Y30.A       Tilo                  0.259   M_cpu16_s1[1]
                                                       cpu16/alu16/Mmux_result319
    SLICE_X13Y30.B6      net (fanout=1)        0.143   cpu16/alu16/Mmux_result318
    SLICE_X13Y30.B       Tilo                  0.259   M_cpu16_s1[1]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X14Y35.AX      net (fanout=2)        0.970   cpu16/M_alu16_result[0]
    SLICE_X14Y35.CLK     Tdick                 0.114   M_cpu16_out[0]
                                                       cpu16/r0_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     12.678ns (2.520ns logic, 10.158ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack:                  7.308ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          cpu16/score2_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.629ns (Levels of Logic = 7)
  Clock Path Skew:      -0.028ns (0.686 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to cpu16/score2_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y35.AQ      Tcko                  0.525   M_state_q_FSM_FFd1_2
                                                       M_state_q_FSM_FFd1_1
    SLICE_X10Y29.A2      net (fanout=4)        1.644   M_state_q_FSM_FFd1_1
    SLICE_X10Y29.A       Tilo                  0.235   M_state_q_FSM_FFd3_2
                                                       cpu16/reg_mux8/Mmux_out1011_1
    SLICE_X2Y47.C2       net (fanout=4)        2.763   cpu16/reg_mux8/Mmux_out1011
    SLICE_X2Y47.CMUX     Tilo                  0.403   M_up_cond_out
                                                       cpu16/reg_mux8/Mmux_out103_G
                                                       cpu16/reg_mux8/Mmux_out103
    SLICE_X12Y28.B5      net (fanout=5)        2.737   cpu16/M_reg_mux8_out[1]
    SLICE_X12Y28.COUT    Topcyb                0.483   M_player_q_1
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[3]
    SLICE_X12Y29.BMUX    Tcinb                 0.310   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X13Y29.A1      net (fanout=2)        0.775   cpu16/alu16/M_add_sum[5]
    SLICE_X13Y29.A       Tilo                  0.259   cpu16/alu16/Mmux_result310
                                                       cpu16/alu16/Mmux_result310_SW0_SW0
    SLICE_X13Y30.A2      net (fanout=1)        1.028   cpu16/alu16/N49
    SLICE_X13Y30.A       Tilo                  0.259   M_cpu16_s1[1]
                                                       cpu16/alu16/Mmux_result319
    SLICE_X13Y30.B6      net (fanout=1)        0.143   cpu16/alu16/Mmux_result318
    SLICE_X13Y30.B       Tilo                  0.259   M_cpu16_s1[1]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X15Y28.AX      net (fanout=2)        0.689   cpu16/M_alu16_result[0]
    SLICE_X15Y28.CLK     Tdick                 0.114   M_cpu16_s2[3]
                                                       cpu16/score2_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     12.629ns (2.847ns logic, 9.782ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack:                  7.383ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          cpu16/r0_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.566ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.293 - 0.309)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to cpu16/r0_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y35.AQ      Tcko                  0.525   M_state_q_FSM_FFd1_2
                                                       M_state_q_FSM_FFd1_1
    SLICE_X10Y29.A2      net (fanout=4)        1.644   M_state_q_FSM_FFd1_1
    SLICE_X10Y29.A       Tilo                  0.235   M_state_q_FSM_FFd3_2
                                                       cpu16/reg_mux8/Mmux_out1011_1
    SLICE_X2Y47.C2       net (fanout=4)        2.763   cpu16/reg_mux8/Mmux_out1011
    SLICE_X2Y47.CMUX     Tilo                  0.403   M_up_cond_out
                                                       cpu16/reg_mux8/Mmux_out103_G
                                                       cpu16/reg_mux8/Mmux_out103
    SLICE_X12Y28.BX      net (fanout=5)        2.832   cpu16/M_reg_mux8_out[1]
    SLICE_X12Y28.CMUX    Taxc                  0.376   M_player_q_1
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X13Y29.A2      net (fanout=2)        0.756   cpu16/alu16/M_add_sum[2]
    SLICE_X13Y29.A       Tilo                  0.259   cpu16/alu16/Mmux_result310
                                                       cpu16/alu16/Mmux_result310_SW0_SW0
    SLICE_X13Y30.A2      net (fanout=1)        1.028   cpu16/alu16/N49
    SLICE_X13Y30.A       Tilo                  0.259   M_cpu16_s1[1]
                                                       cpu16/alu16/Mmux_result319
    SLICE_X13Y30.B6      net (fanout=1)        0.143   cpu16/alu16/Mmux_result318
    SLICE_X13Y30.B       Tilo                  0.259   M_cpu16_s1[1]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X14Y35.AX      net (fanout=2)        0.970   cpu16/M_alu16_result[0]
    SLICE_X14Y35.CLK     Tdick                 0.114   M_cpu16_out[0]
                                                       cpu16/r0_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     12.566ns (2.430ns logic, 10.136ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack:                  7.471ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          cpu16/r0_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.478ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.293 - 0.309)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to cpu16/r0_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y35.AQ      Tcko                  0.525   M_state_q_FSM_FFd1_2
                                                       M_state_q_FSM_FFd1_1
    SLICE_X10Y29.A2      net (fanout=4)        1.644   M_state_q_FSM_FFd1_1
    SLICE_X10Y29.A       Tilo                  0.235   M_state_q_FSM_FFd3_2
                                                       cpu16/reg_mux8/Mmux_out1011_1
    SLICE_X2Y47.C2       net (fanout=4)        2.763   cpu16/reg_mux8/Mmux_out1011
    SLICE_X2Y47.CMUX     Tilo                  0.403   M_up_cond_out
                                                       cpu16/reg_mux8/Mmux_out103_G
                                                       cpu16/reg_mux8/Mmux_out103
    SLICE_X12Y28.B5      net (fanout=5)        2.737   cpu16/M_reg_mux8_out[1]
    SLICE_X12Y28.DMUX    Topbd                 0.695   M_player_q_1
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X13Y29.A5      net (fanout=2)        0.444   cpu16/alu16/M_add_sum[3]
    SLICE_X13Y29.A       Tilo                  0.259   cpu16/alu16/Mmux_result310
                                                       cpu16/alu16/Mmux_result310_SW0_SW0
    SLICE_X13Y30.A2      net (fanout=1)        1.028   cpu16/alu16/N49
    SLICE_X13Y30.A       Tilo                  0.259   M_cpu16_s1[1]
                                                       cpu16/alu16/Mmux_result319
    SLICE_X13Y30.B6      net (fanout=1)        0.143   cpu16/alu16/Mmux_result318
    SLICE_X13Y30.B       Tilo                  0.259   M_cpu16_s1[1]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X14Y35.AX      net (fanout=2)        0.970   cpu16/M_alu16_result[0]
    SLICE_X14Y35.CLK     Tdick                 0.114   M_cpu16_out[0]
                                                       cpu16/r0_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     12.478ns (2.749ns logic, 9.729ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  7.473ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          cpu16/score2_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.464ns (Levels of Logic = 6)
  Clock Path Skew:      -0.028ns (0.686 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to cpu16/score2_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y35.AQ      Tcko                  0.525   M_state_q_FSM_FFd1_2
                                                       M_state_q_FSM_FFd1_1
    SLICE_X10Y29.A2      net (fanout=4)        1.644   M_state_q_FSM_FFd1_1
    SLICE_X10Y29.A       Tilo                  0.235   M_state_q_FSM_FFd3_2
                                                       cpu16/reg_mux8/Mmux_out1011_1
    SLICE_X2Y47.C2       net (fanout=4)        2.763   cpu16/reg_mux8/Mmux_out1011
    SLICE_X2Y47.CMUX     Tilo                  0.403   M_up_cond_out
                                                       cpu16/reg_mux8/Mmux_out103_G
                                                       cpu16/reg_mux8/Mmux_out103
    SLICE_X12Y28.B5      net (fanout=5)        2.737   cpu16/M_reg_mux8_out[1]
    SLICE_X12Y28.CMUX    Topbc                 0.650   M_player_q_1
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X13Y29.A2      net (fanout=2)        0.756   cpu16/alu16/M_add_sum[2]
    SLICE_X13Y29.A       Tilo                  0.259   cpu16/alu16/Mmux_result310
                                                       cpu16/alu16/Mmux_result310_SW0_SW0
    SLICE_X13Y30.A2      net (fanout=1)        1.028   cpu16/alu16/N49
    SLICE_X13Y30.A       Tilo                  0.259   M_cpu16_s1[1]
                                                       cpu16/alu16/Mmux_result319
    SLICE_X13Y30.B6      net (fanout=1)        0.143   cpu16/alu16/Mmux_result318
    SLICE_X13Y30.B       Tilo                  0.259   M_cpu16_s1[1]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X15Y28.AX      net (fanout=2)        0.689   cpu16/M_alu16_result[0]
    SLICE_X15Y28.CLK     Tdick                 0.114   M_cpu16_s2[3]
                                                       cpu16/score2_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     12.464ns (2.704ns logic, 9.760ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack:                  7.506ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          cpu16/r0_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.443ns (Levels of Logic = 7)
  Clock Path Skew:      -0.016ns (0.293 - 0.309)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to cpu16/r0_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y35.AQ      Tcko                  0.525   M_state_q_FSM_FFd1_2
                                                       M_state_q_FSM_FFd1_1
    SLICE_X10Y29.A2      net (fanout=4)        1.644   M_state_q_FSM_FFd1_1
    SLICE_X10Y29.A       Tilo                  0.235   M_state_q_FSM_FFd3_2
                                                       cpu16/reg_mux8/Mmux_out1011_1
    SLICE_X2Y47.C2       net (fanout=4)        2.763   cpu16/reg_mux8/Mmux_out1011
    SLICE_X2Y47.CMUX     Tilo                  0.403   M_up_cond_out
                                                       cpu16/reg_mux8/Mmux_out103_G
                                                       cpu16/reg_mux8/Mmux_out103
    SLICE_X12Y28.B5      net (fanout=5)        2.737   cpu16/M_reg_mux8_out[1]
    SLICE_X12Y28.COUT    Topcyb                0.483   M_player_q_1
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[3]
    SLICE_X12Y29.DMUX    Tcind                 0.320   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X14Y29.A1      net (fanout=2)        0.972   cpu16/alu16/M_add_sum[7]
    SLICE_X14Y29.A       Tilo                  0.235   cpu16/alu16/Mmux_result39
                                                       cpu16/alu16/Mmux_result38
    SLICE_X13Y30.A6      net (fanout=1)        0.378   cpu16/alu16/Mmux_result39
    SLICE_X13Y30.A       Tilo                  0.259   M_cpu16_s1[1]
                                                       cpu16/alu16/Mmux_result319
    SLICE_X13Y30.B6      net (fanout=1)        0.143   cpu16/alu16/Mmux_result318
    SLICE_X13Y30.B       Tilo                  0.259   M_cpu16_s1[1]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X14Y35.AX      net (fanout=2)        0.970   cpu16/M_alu16_result[0]
    SLICE_X14Y35.CLK     Tdick                 0.114   M_cpu16_out[0]
                                                       cpu16/r0_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     12.443ns (2.833ns logic, 9.610ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack:                  7.540ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          cpu16/score2_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.397ns (Levels of Logic = 7)
  Clock Path Skew:      -0.028ns (0.686 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to cpu16/score2_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y35.AQ      Tcko                  0.525   M_state_q_FSM_FFd1_2
                                                       M_state_q_FSM_FFd1_1
    SLICE_X10Y29.A2      net (fanout=4)        1.644   M_state_q_FSM_FFd1_1
    SLICE_X10Y29.A       Tilo                  0.235   M_state_q_FSM_FFd3_2
                                                       cpu16/reg_mux8/Mmux_out1011_1
    SLICE_X2Y47.C2       net (fanout=4)        2.763   cpu16/reg_mux8/Mmux_out1011
    SLICE_X2Y47.CMUX     Tilo                  0.403   M_up_cond_out
                                                       cpu16/reg_mux8/Mmux_out103_G
                                                       cpu16/reg_mux8/Mmux_out103
    SLICE_X12Y28.BX      net (fanout=5)        2.832   cpu16/M_reg_mux8_out[1]
    SLICE_X12Y28.COUT    Tbxcy                 0.156   M_player_q_1
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[3]
    SLICE_X12Y29.BMUX    Tcinb                 0.310   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X13Y29.A1      net (fanout=2)        0.775   cpu16/alu16/M_add_sum[5]
    SLICE_X13Y29.A       Tilo                  0.259   cpu16/alu16/Mmux_result310
                                                       cpu16/alu16/Mmux_result310_SW0_SW0
    SLICE_X13Y30.A2      net (fanout=1)        1.028   cpu16/alu16/N49
    SLICE_X13Y30.A       Tilo                  0.259   M_cpu16_s1[1]
                                                       cpu16/alu16/Mmux_result319
    SLICE_X13Y30.B6      net (fanout=1)        0.143   cpu16/alu16/Mmux_result318
    SLICE_X13Y30.B       Tilo                  0.259   M_cpu16_s1[1]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X15Y28.AX      net (fanout=2)        0.689   cpu16/M_alu16_result[0]
    SLICE_X15Y28.CLK     Tdick                 0.114   M_cpu16_s2[3]
                                                       cpu16/score2_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     12.397ns (2.520ns logic, 9.877ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack:                  7.555ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          cpu16/r0_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.394ns (Levels of Logic = 8)
  Clock Path Skew:      -0.016ns (0.293 - 0.309)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to cpu16/r0_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y35.AQ      Tcko                  0.525   M_state_q_FSM_FFd1_2
                                                       M_state_q_FSM_FFd1_1
    SLICE_X10Y29.A2      net (fanout=4)        1.644   M_state_q_FSM_FFd1_1
    SLICE_X10Y29.A       Tilo                  0.235   M_state_q_FSM_FFd3_2
                                                       cpu16/reg_mux8/Mmux_out1011_1
    SLICE_X2Y47.C2       net (fanout=4)        2.763   cpu16/reg_mux8/Mmux_out1011
    SLICE_X2Y47.CMUX     Tilo                  0.403   M_up_cond_out
                                                       cpu16/reg_mux8/Mmux_out103_G
                                                       cpu16/reg_mux8/Mmux_out103
    SLICE_X12Y28.B5      net (fanout=5)        2.737   cpu16/M_reg_mux8_out[1]
    SLICE_X12Y28.COUT    Topcyb                0.483   M_player_q_1
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[3]
    SLICE_X12Y29.COUT    Tbyp                  0.093   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[7]
    SLICE_X12Y30.COUT    Tbyp                  0.093   cpu16/alu16/add/Madd_sumI_cy[11]
                                                       cpu16/alu16/add/Madd_sumI_cy<11>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[11]
    SLICE_X12Y31.DMUX    Tcind                 0.320   cpu16/alu16/M_add_n
                                                       cpu16/alu16/add/Madd_sumI_xor<15>
    SLICE_X11Y31.C5      net (fanout=3)        0.656   cpu16/alu16/M_add_n
    SLICE_X11Y31.C       Tilo                  0.259   cpu16/M_regs_q_15_0
                                                       cpu16/alu16/Mmux_result37
    SLICE_X13Y30.B4      net (fanout=1)        0.831   cpu16/alu16/Mmux_result38
    SLICE_X13Y30.B       Tilo                  0.259   M_cpu16_s1[1]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X14Y35.AX      net (fanout=2)        0.970   cpu16/M_alu16_result[0]
    SLICE_X14Y35.CLK     Tdick                 0.114   M_cpu16_out[0]
                                                       cpu16/r0_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     12.394ns (2.784ns logic, 9.610ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack:                  7.571ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          cpu16/r0_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.378ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.293 - 0.309)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to cpu16/r0_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y35.AQ      Tcko                  0.525   M_state_q_FSM_FFd1_2
                                                       M_state_q_FSM_FFd1_1
    SLICE_X10Y29.A2      net (fanout=4)        1.644   M_state_q_FSM_FFd1_1
    SLICE_X10Y29.A       Tilo                  0.235   M_state_q_FSM_FFd3_2
                                                       cpu16/reg_mux8/Mmux_out1011_1
    SLICE_X2Y47.C2       net (fanout=4)        2.763   cpu16/reg_mux8/Mmux_out1011
    SLICE_X2Y47.CMUX     Tilo                  0.403   M_up_cond_out
                                                       cpu16/reg_mux8/Mmux_out103_G
                                                       cpu16/reg_mux8/Mmux_out103
    SLICE_X12Y28.B5      net (fanout=5)        2.737   cpu16/M_reg_mux8_out[1]
    SLICE_X12Y28.BMUX    Topbb                 0.464   M_player_q_1
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X13Y29.A3      net (fanout=2)        0.575   cpu16/alu16/M_add_sum[1]
    SLICE_X13Y29.A       Tilo                  0.259   cpu16/alu16/Mmux_result310
                                                       cpu16/alu16/Mmux_result310_SW0_SW0
    SLICE_X13Y30.A2      net (fanout=1)        1.028   cpu16/alu16/N49
    SLICE_X13Y30.A       Tilo                  0.259   M_cpu16_s1[1]
                                                       cpu16/alu16/Mmux_result319
    SLICE_X13Y30.B6      net (fanout=1)        0.143   cpu16/alu16/Mmux_result318
    SLICE_X13Y30.B       Tilo                  0.259   M_cpu16_s1[1]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X14Y35.AX      net (fanout=2)        0.970   cpu16/M_alu16_result[0]
    SLICE_X14Y35.CLK     Tdick                 0.114   M_cpu16_out[0]
                                                       cpu16/r0_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     12.378ns (2.518ns logic, 9.860ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack:                  7.572ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          cpu16/r0_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.377ns (Levels of Logic = 7)
  Clock Path Skew:      -0.016ns (0.293 - 0.309)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to cpu16/r0_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y35.AQ      Tcko                  0.525   M_state_q_FSM_FFd1_2
                                                       M_state_q_FSM_FFd1_1
    SLICE_X10Y29.A2      net (fanout=4)        1.644   M_state_q_FSM_FFd1_1
    SLICE_X10Y29.A       Tilo                  0.235   M_state_q_FSM_FFd3_2
                                                       cpu16/reg_mux8/Mmux_out1011_1
    SLICE_X2Y47.D3       net (fanout=4)        2.231   cpu16/reg_mux8/Mmux_out1011
    SLICE_X2Y47.CMUX     Topdc                 0.402   M_up_cond_out
                                                       cpu16/reg_mux8/Mmux_out103_F
                                                       cpu16/reg_mux8/Mmux_out103
    SLICE_X12Y28.B5      net (fanout=5)        2.737   cpu16/M_reg_mux8_out[1]
    SLICE_X12Y28.COUT    Topcyb                0.483   M_player_q_1
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[3]
    SLICE_X12Y29.BMUX    Tcinb                 0.310   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X13Y29.A1      net (fanout=2)        0.775   cpu16/alu16/M_add_sum[5]
    SLICE_X13Y29.A       Tilo                  0.259   cpu16/alu16/Mmux_result310
                                                       cpu16/alu16/Mmux_result310_SW0_SW0
    SLICE_X13Y30.A2      net (fanout=1)        1.028   cpu16/alu16/N49
    SLICE_X13Y30.A       Tilo                  0.259   M_cpu16_s1[1]
                                                       cpu16/alu16/Mmux_result319
    SLICE_X13Y30.B6      net (fanout=1)        0.143   cpu16/alu16/Mmux_result318
    SLICE_X13Y30.B       Tilo                  0.259   M_cpu16_s1[1]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X14Y35.AX      net (fanout=2)        0.970   cpu16/M_alu16_result[0]
    SLICE_X14Y35.CLK     Tdick                 0.114   M_cpu16_out[0]
                                                       cpu16/r0_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     12.377ns (2.846ns logic, 9.531ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack:                  7.574ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          cpu16/r0_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.375ns (Levels of Logic = 7)
  Clock Path Skew:      -0.016ns (0.293 - 0.309)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to cpu16/r0_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y35.AQ      Tcko                  0.525   M_state_q_FSM_FFd1_2
                                                       M_state_q_FSM_FFd1_1
    SLICE_X10Y29.A2      net (fanout=4)        1.644   M_state_q_FSM_FFd1_1
    SLICE_X10Y29.A       Tilo                  0.235   M_state_q_FSM_FFd3_2
                                                       cpu16/reg_mux8/Mmux_out1011_1
    SLICE_X2Y47.C2       net (fanout=4)        2.763   cpu16/reg_mux8/Mmux_out1011
    SLICE_X2Y47.CMUX     Tilo                  0.403   M_up_cond_out
                                                       cpu16/reg_mux8/Mmux_out103_G
                                                       cpu16/reg_mux8/Mmux_out103
    SLICE_X12Y28.B5      net (fanout=5)        2.737   cpu16/M_reg_mux8_out[1]
    SLICE_X12Y28.COUT    Topcyb                0.483   M_player_q_1
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[3]
    SLICE_X12Y29.AMUX    Tcina                 0.220   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X13Y29.A4      net (fanout=2)        0.330   cpu16/alu16/M_add_sum[4]
    SLICE_X13Y29.A       Tilo                  0.259   cpu16/alu16/Mmux_result310
                                                       cpu16/alu16/Mmux_result310_SW0_SW0
    SLICE_X13Y30.A2      net (fanout=1)        1.028   cpu16/alu16/N49
    SLICE_X13Y30.A       Tilo                  0.259   M_cpu16_s1[1]
                                                       cpu16/alu16/Mmux_result319
    SLICE_X13Y30.B6      net (fanout=1)        0.143   cpu16/alu16/Mmux_result318
    SLICE_X13Y30.B       Tilo                  0.259   M_cpu16_s1[1]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X14Y35.AX      net (fanout=2)        0.970   cpu16/M_alu16_result[0]
    SLICE_X14Y35.CLK     Tdick                 0.114   M_cpu16_out[0]
                                                       cpu16/r0_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     12.375ns (2.757ns logic, 9.618ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack:                  7.621ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          cpu16/r0_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.328ns (Levels of Logic = 8)
  Clock Path Skew:      -0.016ns (0.293 - 0.309)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to cpu16/r0_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y35.AQ      Tcko                  0.525   M_state_q_FSM_FFd1_2
                                                       M_state_q_FSM_FFd1_1
    SLICE_X10Y29.A2      net (fanout=4)        1.644   M_state_q_FSM_FFd1_1
    SLICE_X10Y29.A       Tilo                  0.235   M_state_q_FSM_FFd3_2
                                                       cpu16/reg_mux8/Mmux_out1011_1
    SLICE_X2Y47.C2       net (fanout=4)        2.763   cpu16/reg_mux8/Mmux_out1011
    SLICE_X2Y47.CMUX     Tilo                  0.403   M_up_cond_out
                                                       cpu16/reg_mux8/Mmux_out103_G
                                                       cpu16/reg_mux8/Mmux_out103
    SLICE_X12Y28.B5      net (fanout=5)        2.737   cpu16/M_reg_mux8_out[1]
    SLICE_X12Y28.COUT    Topcyb                0.483   M_player_q_1
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[3]
    SLICE_X12Y29.COUT    Tbyp                  0.093   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[7]
    SLICE_X12Y30.DMUX    Tcind                 0.320   cpu16/alu16/add/Madd_sumI_cy[11]
                                                       cpu16/alu16/add/Madd_sumI_cy<11>
    SLICE_X14Y29.A2      net (fanout=2)        0.761   cpu16/alu16/M_add_sum[11]
    SLICE_X14Y29.A       Tilo                  0.235   cpu16/alu16/Mmux_result39
                                                       cpu16/alu16/Mmux_result38
    SLICE_X13Y30.A6      net (fanout=1)        0.378   cpu16/alu16/Mmux_result39
    SLICE_X13Y30.A       Tilo                  0.259   M_cpu16_s1[1]
                                                       cpu16/alu16/Mmux_result319
    SLICE_X13Y30.B6      net (fanout=1)        0.143   cpu16/alu16/Mmux_result318
    SLICE_X13Y30.B       Tilo                  0.259   M_cpu16_s1[1]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X14Y35.AX      net (fanout=2)        0.970   cpu16/M_alu16_result[0]
    SLICE_X14Y35.CLK     Tdick                 0.114   M_cpu16_out[0]
                                                       cpu16/r0_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     12.328ns (2.926ns logic, 9.402ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  7.652ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          cpu16/score2_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.285ns (Levels of Logic = 6)
  Clock Path Skew:      -0.028ns (0.686 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to cpu16/score2_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y35.AQ      Tcko                  0.525   M_state_q_FSM_FFd1_2
                                                       M_state_q_FSM_FFd1_1
    SLICE_X10Y29.A2      net (fanout=4)        1.644   M_state_q_FSM_FFd1_1
    SLICE_X10Y29.A       Tilo                  0.235   M_state_q_FSM_FFd3_2
                                                       cpu16/reg_mux8/Mmux_out1011_1
    SLICE_X2Y47.C2       net (fanout=4)        2.763   cpu16/reg_mux8/Mmux_out1011
    SLICE_X2Y47.CMUX     Tilo                  0.403   M_up_cond_out
                                                       cpu16/reg_mux8/Mmux_out103_G
                                                       cpu16/reg_mux8/Mmux_out103
    SLICE_X12Y28.BX      net (fanout=5)        2.832   cpu16/M_reg_mux8_out[1]
    SLICE_X12Y28.CMUX    Taxc                  0.376   M_player_q_1
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X13Y29.A2      net (fanout=2)        0.756   cpu16/alu16/M_add_sum[2]
    SLICE_X13Y29.A       Tilo                  0.259   cpu16/alu16/Mmux_result310
                                                       cpu16/alu16/Mmux_result310_SW0_SW0
    SLICE_X13Y30.A2      net (fanout=1)        1.028   cpu16/alu16/N49
    SLICE_X13Y30.A       Tilo                  0.259   M_cpu16_s1[1]
                                                       cpu16/alu16/Mmux_result319
    SLICE_X13Y30.B6      net (fanout=1)        0.143   cpu16/alu16/Mmux_result318
    SLICE_X13Y30.B       Tilo                  0.259   M_cpu16_s1[1]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X15Y28.AX      net (fanout=2)        0.689   cpu16/M_alu16_result[0]
    SLICE_X15Y28.CLK     Tdick                 0.114   M_cpu16_s2[3]
                                                       cpu16/score2_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     12.285ns (2.430ns logic, 9.855ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack:                  7.654ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3_1 (FF)
  Destination:          cpu16/r0_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.252ns (Levels of Logic = 7)
  Clock Path Skew:      -0.059ns (0.686 - 0.745)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3_1 to cpu16/r0_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y29.AQ      Tcko                  0.476   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_1
    SLICE_X10Y29.A3      net (fanout=4)        1.035   M_state_q_FSM_FFd3_1
    SLICE_X10Y29.A       Tilo                  0.235   M_state_q_FSM_FFd3_2
                                                       cpu16/reg_mux8/Mmux_out1011_1
    SLICE_X2Y47.C2       net (fanout=4)        2.763   cpu16/reg_mux8/Mmux_out1011
    SLICE_X2Y47.CMUX     Tilo                  0.403   M_up_cond_out
                                                       cpu16/reg_mux8/Mmux_out103_G
                                                       cpu16/reg_mux8/Mmux_out103
    SLICE_X12Y28.B5      net (fanout=5)        2.737   cpu16/M_reg_mux8_out[1]
    SLICE_X12Y28.COUT    Topcyb                0.483   M_player_q_1
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[3]
    SLICE_X12Y29.BMUX    Tcinb                 0.310   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X13Y29.A1      net (fanout=2)        0.775   cpu16/alu16/M_add_sum[5]
    SLICE_X13Y29.A       Tilo                  0.259   cpu16/alu16/Mmux_result310
                                                       cpu16/alu16/Mmux_result310_SW0_SW0
    SLICE_X13Y30.A2      net (fanout=1)        1.028   cpu16/alu16/N49
    SLICE_X13Y30.A       Tilo                  0.259   M_cpu16_s1[1]
                                                       cpu16/alu16/Mmux_result319
    SLICE_X13Y30.B6      net (fanout=1)        0.143   cpu16/alu16/Mmux_result318
    SLICE_X13Y30.B       Tilo                  0.259   M_cpu16_s1[1]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X14Y35.AX      net (fanout=2)        0.970   cpu16/M_alu16_result[0]
    SLICE_X14Y35.CLK     Tdick                 0.114   M_cpu16_out[0]
                                                       cpu16/r0_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     12.252ns (2.798ns logic, 9.454ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack:                  7.668ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          cpu16/r0_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.281ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.293 - 0.309)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to cpu16/r0_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y35.AQ      Tcko                  0.525   M_state_q_FSM_FFd1_2
                                                       M_state_q_FSM_FFd1_1
    SLICE_X10Y29.A2      net (fanout=4)        1.644   M_state_q_FSM_FFd1_1
    SLICE_X10Y29.A       Tilo                  0.235   M_state_q_FSM_FFd3_2
                                                       cpu16/reg_mux8/Mmux_out1011_1
    SLICE_X2Y47.C2       net (fanout=4)        2.763   cpu16/reg_mux8/Mmux_out1011
    SLICE_X2Y47.CMUX     Tilo                  0.403   M_up_cond_out
                                                       cpu16/reg_mux8/Mmux_out103_G
                                                       cpu16/reg_mux8/Mmux_out103
    SLICE_X12Y28.BX      net (fanout=5)        2.832   cpu16/M_reg_mux8_out[1]
    SLICE_X12Y28.DMUX    Tbxd                  0.403   M_player_q_1
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X13Y29.A5      net (fanout=2)        0.444   cpu16/alu16/M_add_sum[3]
    SLICE_X13Y29.A       Tilo                  0.259   cpu16/alu16/Mmux_result310
                                                       cpu16/alu16/Mmux_result310_SW0_SW0
    SLICE_X13Y30.A2      net (fanout=1)        1.028   cpu16/alu16/N49
    SLICE_X13Y30.A       Tilo                  0.259   M_cpu16_s1[1]
                                                       cpu16/alu16/Mmux_result319
    SLICE_X13Y30.B6      net (fanout=1)        0.143   cpu16/alu16/Mmux_result318
    SLICE_X13Y30.B       Tilo                  0.259   M_cpu16_s1[1]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X14Y35.AX      net (fanout=2)        0.970   cpu16/M_alu16_result[0]
    SLICE_X14Y35.CLK     Tdick                 0.114   M_cpu16_out[0]
                                                       cpu16/r0_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     12.281ns (2.457ns logic, 9.824ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack:                  7.737ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          cpu16/r0_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.212ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.293 - 0.309)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to cpu16/r0_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y35.AQ      Tcko                  0.525   M_state_q_FSM_FFd1_2
                                                       M_state_q_FSM_FFd1_1
    SLICE_X10Y29.A2      net (fanout=4)        1.644   M_state_q_FSM_FFd1_1
    SLICE_X10Y29.A       Tilo                  0.235   M_state_q_FSM_FFd3_2
                                                       cpu16/reg_mux8/Mmux_out1011_1
    SLICE_X2Y47.D3       net (fanout=4)        2.231   cpu16/reg_mux8/Mmux_out1011
    SLICE_X2Y47.CMUX     Topdc                 0.402   M_up_cond_out
                                                       cpu16/reg_mux8/Mmux_out103_F
                                                       cpu16/reg_mux8/Mmux_out103
    SLICE_X12Y28.B5      net (fanout=5)        2.737   cpu16/M_reg_mux8_out[1]
    SLICE_X12Y28.CMUX    Topbc                 0.650   M_player_q_1
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X13Y29.A2      net (fanout=2)        0.756   cpu16/alu16/M_add_sum[2]
    SLICE_X13Y29.A       Tilo                  0.259   cpu16/alu16/Mmux_result310
                                                       cpu16/alu16/Mmux_result310_SW0_SW0
    SLICE_X13Y30.A2      net (fanout=1)        1.028   cpu16/alu16/N49
    SLICE_X13Y30.A       Tilo                  0.259   M_cpu16_s1[1]
                                                       cpu16/alu16/Mmux_result319
    SLICE_X13Y30.B6      net (fanout=1)        0.143   cpu16/alu16/Mmux_result318
    SLICE_X13Y30.B       Tilo                  0.259   M_cpu16_s1[1]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X14Y35.AX      net (fanout=2)        0.970   cpu16/M_alu16_result[0]
    SLICE_X14Y35.CLK     Tdick                 0.114   M_cpu16_out[0]
                                                       cpu16/r0_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     12.212ns (2.703ns logic, 9.509ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  7.738ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          cpu16/r0_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.211ns (Levels of Logic = 7)
  Clock Path Skew:      -0.016ns (0.293 - 0.309)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to cpu16/r0_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y35.AQ      Tcko                  0.525   M_state_q_FSM_FFd1_2
                                                       M_state_q_FSM_FFd1_1
    SLICE_X10Y29.A2      net (fanout=4)        1.644   M_state_q_FSM_FFd1_1
    SLICE_X10Y29.A       Tilo                  0.235   M_state_q_FSM_FFd3_2
                                                       cpu16/reg_mux8/Mmux_out1011_1
    SLICE_X2Y47.C2       net (fanout=4)        2.763   cpu16/reg_mux8/Mmux_out1011
    SLICE_X2Y47.CMUX     Tilo                  0.403   M_up_cond_out
                                                       cpu16/reg_mux8/Mmux_out103_G
                                                       cpu16/reg_mux8/Mmux_out103
    SLICE_X12Y28.BX      net (fanout=5)        2.832   cpu16/M_reg_mux8_out[1]
    SLICE_X12Y28.COUT    Tbxcy                 0.156   M_player_q_1
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[3]
    SLICE_X12Y29.DMUX    Tcind                 0.320   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X14Y29.A1      net (fanout=2)        0.972   cpu16/alu16/M_add_sum[7]
    SLICE_X14Y29.A       Tilo                  0.235   cpu16/alu16/Mmux_result39
                                                       cpu16/alu16/Mmux_result38
    SLICE_X13Y30.A6      net (fanout=1)        0.378   cpu16/alu16/Mmux_result39
    SLICE_X13Y30.A       Tilo                  0.259   M_cpu16_s1[1]
                                                       cpu16/alu16/Mmux_result319
    SLICE_X13Y30.B6      net (fanout=1)        0.143   cpu16/alu16/Mmux_result318
    SLICE_X13Y30.B       Tilo                  0.259   M_cpu16_s1[1]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X14Y35.AX      net (fanout=2)        0.970   cpu16/M_alu16_result[0]
    SLICE_X14Y35.CLK     Tdick                 0.114   M_cpu16_out[0]
                                                       cpu16/r0_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     12.211ns (2.506ns logic, 9.705ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack:                  7.740ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          cpu16/score2_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.197ns (Levels of Logic = 6)
  Clock Path Skew:      -0.028ns (0.686 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to cpu16/score2_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y35.AQ      Tcko                  0.525   M_state_q_FSM_FFd1_2
                                                       M_state_q_FSM_FFd1_1
    SLICE_X10Y29.A2      net (fanout=4)        1.644   M_state_q_FSM_FFd1_1
    SLICE_X10Y29.A       Tilo                  0.235   M_state_q_FSM_FFd3_2
                                                       cpu16/reg_mux8/Mmux_out1011_1
    SLICE_X2Y47.C2       net (fanout=4)        2.763   cpu16/reg_mux8/Mmux_out1011
    SLICE_X2Y47.CMUX     Tilo                  0.403   M_up_cond_out
                                                       cpu16/reg_mux8/Mmux_out103_G
                                                       cpu16/reg_mux8/Mmux_out103
    SLICE_X12Y28.B5      net (fanout=5)        2.737   cpu16/M_reg_mux8_out[1]
    SLICE_X12Y28.DMUX    Topbd                 0.695   M_player_q_1
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X13Y29.A5      net (fanout=2)        0.444   cpu16/alu16/M_add_sum[3]
    SLICE_X13Y29.A       Tilo                  0.259   cpu16/alu16/Mmux_result310
                                                       cpu16/alu16/Mmux_result310_SW0_SW0
    SLICE_X13Y30.A2      net (fanout=1)        1.028   cpu16/alu16/N49
    SLICE_X13Y30.A       Tilo                  0.259   M_cpu16_s1[1]
                                                       cpu16/alu16/Mmux_result319
    SLICE_X13Y30.B6      net (fanout=1)        0.143   cpu16/alu16/Mmux_result318
    SLICE_X13Y30.B       Tilo                  0.259   M_cpu16_s1[1]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X15Y28.AX      net (fanout=2)        0.689   cpu16/M_alu16_result[0]
    SLICE_X15Y28.CLK     Tdick                 0.114   M_cpu16_s2[3]
                                                       cpu16/score2_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     12.197ns (2.749ns logic, 9.448ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack:                  7.775ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          cpu16/score2_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.162ns (Levels of Logic = 7)
  Clock Path Skew:      -0.028ns (0.686 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to cpu16/score2_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y35.AQ      Tcko                  0.525   M_state_q_FSM_FFd1_2
                                                       M_state_q_FSM_FFd1_1
    SLICE_X10Y29.A2      net (fanout=4)        1.644   M_state_q_FSM_FFd1_1
    SLICE_X10Y29.A       Tilo                  0.235   M_state_q_FSM_FFd3_2
                                                       cpu16/reg_mux8/Mmux_out1011_1
    SLICE_X2Y47.C2       net (fanout=4)        2.763   cpu16/reg_mux8/Mmux_out1011
    SLICE_X2Y47.CMUX     Tilo                  0.403   M_up_cond_out
                                                       cpu16/reg_mux8/Mmux_out103_G
                                                       cpu16/reg_mux8/Mmux_out103
    SLICE_X12Y28.B5      net (fanout=5)        2.737   cpu16/M_reg_mux8_out[1]
    SLICE_X12Y28.COUT    Topcyb                0.483   M_player_q_1
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[3]
    SLICE_X12Y29.DMUX    Tcind                 0.320   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X14Y29.A1      net (fanout=2)        0.972   cpu16/alu16/M_add_sum[7]
    SLICE_X14Y29.A       Tilo                  0.235   cpu16/alu16/Mmux_result39
                                                       cpu16/alu16/Mmux_result38
    SLICE_X13Y30.A6      net (fanout=1)        0.378   cpu16/alu16/Mmux_result39
    SLICE_X13Y30.A       Tilo                  0.259   M_cpu16_s1[1]
                                                       cpu16/alu16/Mmux_result319
    SLICE_X13Y30.B6      net (fanout=1)        0.143   cpu16/alu16/Mmux_result318
    SLICE_X13Y30.B       Tilo                  0.259   M_cpu16_s1[1]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X15Y28.AX      net (fanout=2)        0.689   cpu16/M_alu16_result[0]
    SLICE_X15Y28.CLK     Tdick                 0.114   M_cpu16_s2[3]
                                                       cpu16/score2_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     12.162ns (2.833ns logic, 9.329ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack:                  7.776ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          cpu16/r0_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.173ns (Levels of Logic = 8)
  Clock Path Skew:      -0.016ns (0.293 - 0.309)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to cpu16/r0_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y35.AQ      Tcko                  0.525   M_state_q_FSM_FFd1_2
                                                       M_state_q_FSM_FFd1_1
    SLICE_X10Y29.A2      net (fanout=4)        1.644   M_state_q_FSM_FFd1_1
    SLICE_X10Y29.A       Tilo                  0.235   M_state_q_FSM_FFd3_2
                                                       cpu16/reg_mux8/Mmux_out1011_1
    SLICE_X2Y47.C2       net (fanout=4)        2.763   cpu16/reg_mux8/Mmux_out1011
    SLICE_X2Y47.CMUX     Tilo                  0.403   M_up_cond_out
                                                       cpu16/reg_mux8/Mmux_out103_G
                                                       cpu16/reg_mux8/Mmux_out103
    SLICE_X12Y28.B5      net (fanout=5)        2.737   cpu16/M_reg_mux8_out[1]
    SLICE_X12Y28.COUT    Topcyb                0.483   M_player_q_1
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[3]
    SLICE_X12Y29.COUT    Tbyp                  0.093   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[7]
    SLICE_X12Y30.BMUX    Tcinb                 0.310   cpu16/alu16/add/Madd_sumI_cy[11]
                                                       cpu16/alu16/add/Madd_sumI_cy<11>
    SLICE_X14Y29.A3      net (fanout=2)        0.616   cpu16/alu16/M_add_sum[9]
    SLICE_X14Y29.A       Tilo                  0.235   cpu16/alu16/Mmux_result39
                                                       cpu16/alu16/Mmux_result38
    SLICE_X13Y30.A6      net (fanout=1)        0.378   cpu16/alu16/Mmux_result39
    SLICE_X13Y30.A       Tilo                  0.259   M_cpu16_s1[1]
                                                       cpu16/alu16/Mmux_result319
    SLICE_X13Y30.B6      net (fanout=1)        0.143   cpu16/alu16/Mmux_result318
    SLICE_X13Y30.B       Tilo                  0.259   M_cpu16_s1[1]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X14Y35.AX      net (fanout=2)        0.970   cpu16/M_alu16_result[0]
    SLICE_X14Y35.CLK     Tdick                 0.114   M_cpu16_out[0]
                                                       cpu16/r0_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     12.173ns (2.916ns logic, 9.257ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack:                  7.787ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          cpu16/r0_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.162ns (Levels of Logic = 8)
  Clock Path Skew:      -0.016ns (0.293 - 0.309)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to cpu16/r0_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y35.AQ      Tcko                  0.525   M_state_q_FSM_FFd1_2
                                                       M_state_q_FSM_FFd1_1
    SLICE_X10Y29.A2      net (fanout=4)        1.644   M_state_q_FSM_FFd1_1
    SLICE_X10Y29.A       Tilo                  0.235   M_state_q_FSM_FFd3_2
                                                       cpu16/reg_mux8/Mmux_out1011_1
    SLICE_X2Y47.C2       net (fanout=4)        2.763   cpu16/reg_mux8/Mmux_out1011
    SLICE_X2Y47.CMUX     Tilo                  0.403   M_up_cond_out
                                                       cpu16/reg_mux8/Mmux_out103_G
                                                       cpu16/reg_mux8/Mmux_out103
    SLICE_X12Y28.BX      net (fanout=5)        2.832   cpu16/M_reg_mux8_out[1]
    SLICE_X12Y28.COUT    Tbxcy                 0.156   M_player_q_1
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[3]
    SLICE_X12Y29.COUT    Tbyp                  0.093   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[7]
    SLICE_X12Y30.COUT    Tbyp                  0.093   cpu16/alu16/add/Madd_sumI_cy[11]
                                                       cpu16/alu16/add/Madd_sumI_cy<11>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[11]
    SLICE_X12Y31.DMUX    Tcind                 0.320   cpu16/alu16/M_add_n
                                                       cpu16/alu16/add/Madd_sumI_xor<15>
    SLICE_X11Y31.C5      net (fanout=3)        0.656   cpu16/alu16/M_add_n
    SLICE_X11Y31.C       Tilo                  0.259   cpu16/M_regs_q_15_0
                                                       cpu16/alu16/Mmux_result37
    SLICE_X13Y30.B4      net (fanout=1)        0.831   cpu16/alu16/Mmux_result38
    SLICE_X13Y30.B       Tilo                  0.259   M_cpu16_s1[1]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X14Y35.AX      net (fanout=2)        0.970   cpu16/M_alu16_result[0]
    SLICE_X14Y35.CLK     Tdick                 0.114   M_cpu16_out[0]
                                                       cpu16/r0_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     12.162ns (2.457ns logic, 9.705ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack:                  7.804ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          cpu16/r0_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.145ns (Levels of Logic = 7)
  Clock Path Skew:      -0.016ns (0.293 - 0.309)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to cpu16/r0_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y35.AQ      Tcko                  0.525   M_state_q_FSM_FFd1_2
                                                       M_state_q_FSM_FFd1_1
    SLICE_X10Y29.A2      net (fanout=4)        1.644   M_state_q_FSM_FFd1_1
    SLICE_X10Y29.A       Tilo                  0.235   M_state_q_FSM_FFd3_2
                                                       cpu16/reg_mux8/Mmux_out1011_1
    SLICE_X2Y47.D3       net (fanout=4)        2.231   cpu16/reg_mux8/Mmux_out1011
    SLICE_X2Y47.CMUX     Topdc                 0.402   M_up_cond_out
                                                       cpu16/reg_mux8/Mmux_out103_F
                                                       cpu16/reg_mux8/Mmux_out103
    SLICE_X12Y28.BX      net (fanout=5)        2.832   cpu16/M_reg_mux8_out[1]
    SLICE_X12Y28.COUT    Tbxcy                 0.156   M_player_q_1
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[3]
    SLICE_X12Y29.BMUX    Tcinb                 0.310   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X13Y29.A1      net (fanout=2)        0.775   cpu16/alu16/M_add_sum[5]
    SLICE_X13Y29.A       Tilo                  0.259   cpu16/alu16/Mmux_result310
                                                       cpu16/alu16/Mmux_result310_SW0_SW0
    SLICE_X13Y30.A2      net (fanout=1)        1.028   cpu16/alu16/N49
    SLICE_X13Y30.A       Tilo                  0.259   M_cpu16_s1[1]
                                                       cpu16/alu16/Mmux_result319
    SLICE_X13Y30.B6      net (fanout=1)        0.143   cpu16/alu16/Mmux_result318
    SLICE_X13Y30.B       Tilo                  0.259   M_cpu16_s1[1]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X14Y35.AX      net (fanout=2)        0.970   cpu16/M_alu16_result[0]
    SLICE_X14Y35.CLK     Tdick                 0.114   M_cpu16_out[0]
                                                       cpu16/r0_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     12.145ns (2.519ns logic, 9.626ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack:                  7.806ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          cpu16/r0_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.143ns (Levels of Logic = 7)
  Clock Path Skew:      -0.016ns (0.293 - 0.309)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to cpu16/r0_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y35.AQ      Tcko                  0.525   M_state_q_FSM_FFd1_2
                                                       M_state_q_FSM_FFd1_1
    SLICE_X10Y29.A2      net (fanout=4)        1.644   M_state_q_FSM_FFd1_1
    SLICE_X10Y29.A       Tilo                  0.235   M_state_q_FSM_FFd3_2
                                                       cpu16/reg_mux8/Mmux_out1011_1
    SLICE_X2Y47.C2       net (fanout=4)        2.763   cpu16/reg_mux8/Mmux_out1011
    SLICE_X2Y47.CMUX     Tilo                  0.403   M_up_cond_out
                                                       cpu16/reg_mux8/Mmux_out103_G
                                                       cpu16/reg_mux8/Mmux_out103
    SLICE_X12Y28.BX      net (fanout=5)        2.832   cpu16/M_reg_mux8_out[1]
    SLICE_X12Y28.COUT    Tbxcy                 0.156   M_player_q_1
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[3]
    SLICE_X12Y29.AMUX    Tcina                 0.220   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X13Y29.A4      net (fanout=2)        0.330   cpu16/alu16/M_add_sum[4]
    SLICE_X13Y29.A       Tilo                  0.259   cpu16/alu16/Mmux_result310
                                                       cpu16/alu16/Mmux_result310_SW0_SW0
    SLICE_X13Y30.A2      net (fanout=1)        1.028   cpu16/alu16/N49
    SLICE_X13Y30.A       Tilo                  0.259   M_cpu16_s1[1]
                                                       cpu16/alu16/Mmux_result319
    SLICE_X13Y30.B6      net (fanout=1)        0.143   cpu16/alu16/Mmux_result318
    SLICE_X13Y30.B       Tilo                  0.259   M_cpu16_s1[1]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X14Y35.AX      net (fanout=2)        0.970   cpu16/M_alu16_result[0]
    SLICE_X14Y35.CLK     Tdick                 0.114   M_cpu16_out[0]
                                                       cpu16/r0_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     12.143ns (2.430ns logic, 9.713ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack:                  7.819ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3_1 (FF)
  Destination:          cpu16/r0_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.087ns (Levels of Logic = 6)
  Clock Path Skew:      -0.059ns (0.686 - 0.745)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3_1 to cpu16/r0_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y29.AQ      Tcko                  0.476   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_1
    SLICE_X10Y29.A3      net (fanout=4)        1.035   M_state_q_FSM_FFd3_1
    SLICE_X10Y29.A       Tilo                  0.235   M_state_q_FSM_FFd3_2
                                                       cpu16/reg_mux8/Mmux_out1011_1
    SLICE_X2Y47.C2       net (fanout=4)        2.763   cpu16/reg_mux8/Mmux_out1011
    SLICE_X2Y47.CMUX     Tilo                  0.403   M_up_cond_out
                                                       cpu16/reg_mux8/Mmux_out103_G
                                                       cpu16/reg_mux8/Mmux_out103
    SLICE_X12Y28.B5      net (fanout=5)        2.737   cpu16/M_reg_mux8_out[1]
    SLICE_X12Y28.CMUX    Topbc                 0.650   M_player_q_1
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X13Y29.A2      net (fanout=2)        0.756   cpu16/alu16/M_add_sum[2]
    SLICE_X13Y29.A       Tilo                  0.259   cpu16/alu16/Mmux_result310
                                                       cpu16/alu16/Mmux_result310_SW0_SW0
    SLICE_X13Y30.A2      net (fanout=1)        1.028   cpu16/alu16/N49
    SLICE_X13Y30.A       Tilo                  0.259   M_cpu16_s1[1]
                                                       cpu16/alu16/Mmux_result319
    SLICE_X13Y30.B6      net (fanout=1)        0.143   cpu16/alu16/Mmux_result318
    SLICE_X13Y30.B       Tilo                  0.259   M_cpu16_s1[1]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X14Y35.AX      net (fanout=2)        0.970   cpu16/M_alu16_result[0]
    SLICE_X14Y35.CLK     Tdick                 0.114   M_cpu16_out[0]
                                                       cpu16/r0_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     12.087ns (2.655ns logic, 9.432ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  7.824ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          cpu16/score2_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.113ns (Levels of Logic = 8)
  Clock Path Skew:      -0.028ns (0.686 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to cpu16/score2_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y35.AQ      Tcko                  0.525   M_state_q_FSM_FFd1_2
                                                       M_state_q_FSM_FFd1_1
    SLICE_X10Y29.A2      net (fanout=4)        1.644   M_state_q_FSM_FFd1_1
    SLICE_X10Y29.A       Tilo                  0.235   M_state_q_FSM_FFd3_2
                                                       cpu16/reg_mux8/Mmux_out1011_1
    SLICE_X2Y47.C2       net (fanout=4)        2.763   cpu16/reg_mux8/Mmux_out1011
    SLICE_X2Y47.CMUX     Tilo                  0.403   M_up_cond_out
                                                       cpu16/reg_mux8/Mmux_out103_G
                                                       cpu16/reg_mux8/Mmux_out103
    SLICE_X12Y28.B5      net (fanout=5)        2.737   cpu16/M_reg_mux8_out[1]
    SLICE_X12Y28.COUT    Topcyb                0.483   M_player_q_1
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[3]
    SLICE_X12Y29.COUT    Tbyp                  0.093   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[7]
    SLICE_X12Y30.COUT    Tbyp                  0.093   cpu16/alu16/add/Madd_sumI_cy[11]
                                                       cpu16/alu16/add/Madd_sumI_cy<11>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[11]
    SLICE_X12Y31.DMUX    Tcind                 0.320   cpu16/alu16/M_add_n
                                                       cpu16/alu16/add/Madd_sumI_xor<15>
    SLICE_X11Y31.C5      net (fanout=3)        0.656   cpu16/alu16/M_add_n
    SLICE_X11Y31.C       Tilo                  0.259   cpu16/M_regs_q_15_0
                                                       cpu16/alu16/Mmux_result37
    SLICE_X13Y30.B4      net (fanout=1)        0.831   cpu16/alu16/Mmux_result38
    SLICE_X13Y30.B       Tilo                  0.259   M_cpu16_s1[1]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X15Y28.AX      net (fanout=2)        0.689   cpu16/M_alu16_result[0]
    SLICE_X15Y28.CLK     Tdick                 0.114   M_cpu16_s2[3]
                                                       cpu16/score2_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     12.113ns (2.784ns logic, 9.329ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack:                  7.840ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          cpu16/score2_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.097ns (Levels of Logic = 6)
  Clock Path Skew:      -0.028ns (0.686 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to cpu16/score2_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y35.AQ      Tcko                  0.525   M_state_q_FSM_FFd1_2
                                                       M_state_q_FSM_FFd1_1
    SLICE_X10Y29.A2      net (fanout=4)        1.644   M_state_q_FSM_FFd1_1
    SLICE_X10Y29.A       Tilo                  0.235   M_state_q_FSM_FFd3_2
                                                       cpu16/reg_mux8/Mmux_out1011_1
    SLICE_X2Y47.C2       net (fanout=4)        2.763   cpu16/reg_mux8/Mmux_out1011
    SLICE_X2Y47.CMUX     Tilo                  0.403   M_up_cond_out
                                                       cpu16/reg_mux8/Mmux_out103_G
                                                       cpu16/reg_mux8/Mmux_out103
    SLICE_X12Y28.B5      net (fanout=5)        2.737   cpu16/M_reg_mux8_out[1]
    SLICE_X12Y28.BMUX    Topbb                 0.464   M_player_q_1
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X13Y29.A3      net (fanout=2)        0.575   cpu16/alu16/M_add_sum[1]
    SLICE_X13Y29.A       Tilo                  0.259   cpu16/alu16/Mmux_result310
                                                       cpu16/alu16/Mmux_result310_SW0_SW0
    SLICE_X13Y30.A2      net (fanout=1)        1.028   cpu16/alu16/N49
    SLICE_X13Y30.A       Tilo                  0.259   M_cpu16_s1[1]
                                                       cpu16/alu16/Mmux_result319
    SLICE_X13Y30.B6      net (fanout=1)        0.143   cpu16/alu16/Mmux_result318
    SLICE_X13Y30.B       Tilo                  0.259   M_cpu16_s1[1]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X15Y28.AX      net (fanout=2)        0.689   cpu16/M_alu16_result[0]
    SLICE_X15Y28.CLK     Tdick                 0.114   M_cpu16_s2[3]
                                                       cpu16/score2_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     12.097ns (2.518ns logic, 9.579ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack:                  7.841ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          cpu16/score2_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.096ns (Levels of Logic = 7)
  Clock Path Skew:      -0.028ns (0.686 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to cpu16/score2_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y35.AQ      Tcko                  0.525   M_state_q_FSM_FFd1_2
                                                       M_state_q_FSM_FFd1_1
    SLICE_X10Y29.A2      net (fanout=4)        1.644   M_state_q_FSM_FFd1_1
    SLICE_X10Y29.A       Tilo                  0.235   M_state_q_FSM_FFd3_2
                                                       cpu16/reg_mux8/Mmux_out1011_1
    SLICE_X2Y47.D3       net (fanout=4)        2.231   cpu16/reg_mux8/Mmux_out1011
    SLICE_X2Y47.CMUX     Topdc                 0.402   M_up_cond_out
                                                       cpu16/reg_mux8/Mmux_out103_F
                                                       cpu16/reg_mux8/Mmux_out103
    SLICE_X12Y28.B5      net (fanout=5)        2.737   cpu16/M_reg_mux8_out[1]
    SLICE_X12Y28.COUT    Topcyb                0.483   M_player_q_1
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[3]
    SLICE_X12Y29.BMUX    Tcinb                 0.310   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X13Y29.A1      net (fanout=2)        0.775   cpu16/alu16/M_add_sum[5]
    SLICE_X13Y29.A       Tilo                  0.259   cpu16/alu16/Mmux_result310
                                                       cpu16/alu16/Mmux_result310_SW0_SW0
    SLICE_X13Y30.A2      net (fanout=1)        1.028   cpu16/alu16/N49
    SLICE_X13Y30.A       Tilo                  0.259   M_cpu16_s1[1]
                                                       cpu16/alu16/Mmux_result319
    SLICE_X13Y30.B6      net (fanout=1)        0.143   cpu16/alu16/Mmux_result318
    SLICE_X13Y30.B       Tilo                  0.259   M_cpu16_s1[1]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X15Y28.AX      net (fanout=2)        0.689   cpu16/M_alu16_result[0]
    SLICE_X15Y28.CLK     Tdick                 0.114   M_cpu16_s2[3]
                                                       cpu16/score2_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     12.096ns (2.846ns logic, 9.250ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack:                  7.843ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          cpu16/score2_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.094ns (Levels of Logic = 7)
  Clock Path Skew:      -0.028ns (0.686 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to cpu16/score2_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y35.AQ      Tcko                  0.525   M_state_q_FSM_FFd1_2
                                                       M_state_q_FSM_FFd1_1
    SLICE_X10Y29.A2      net (fanout=4)        1.644   M_state_q_FSM_FFd1_1
    SLICE_X10Y29.A       Tilo                  0.235   M_state_q_FSM_FFd3_2
                                                       cpu16/reg_mux8/Mmux_out1011_1
    SLICE_X2Y47.C2       net (fanout=4)        2.763   cpu16/reg_mux8/Mmux_out1011
    SLICE_X2Y47.CMUX     Tilo                  0.403   M_up_cond_out
                                                       cpu16/reg_mux8/Mmux_out103_G
                                                       cpu16/reg_mux8/Mmux_out103
    SLICE_X12Y28.B5      net (fanout=5)        2.737   cpu16/M_reg_mux8_out[1]
    SLICE_X12Y28.COUT    Topcyb                0.483   M_player_q_1
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[3]
    SLICE_X12Y29.AMUX    Tcina                 0.220   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X13Y29.A4      net (fanout=2)        0.330   cpu16/alu16/M_add_sum[4]
    SLICE_X13Y29.A       Tilo                  0.259   cpu16/alu16/Mmux_result310
                                                       cpu16/alu16/Mmux_result310_SW0_SW0
    SLICE_X13Y30.A2      net (fanout=1)        1.028   cpu16/alu16/N49
    SLICE_X13Y30.A       Tilo                  0.259   M_cpu16_s1[1]
                                                       cpu16/alu16/Mmux_result319
    SLICE_X13Y30.B6      net (fanout=1)        0.143   cpu16/alu16/Mmux_result318
    SLICE_X13Y30.B       Tilo                  0.259   M_cpu16_s1[1]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X15Y28.AX      net (fanout=2)        0.689   cpu16/M_alu16_result[0]
    SLICE_X15Y28.CLK     Tdick                 0.114   M_cpu16_s2[3]
                                                       cpu16/score2_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     12.094ns (2.757ns logic, 9.337ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: right_cond/M_sync_out/CLK
  Logical resource: left_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: right_cond/M_sync_out/CLK
  Logical resource: center_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: right_cond/M_sync_out/CLK
  Logical resource: down_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: right_cond/M_sync_out/CLK
  Logical resource: up_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: right_cond/M_sync_out/CLK
  Logical resource: right_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: center_cond/M_ctr_q[3]/CLK
  Logical resource: center_cond/M_ctr_q_0/CK
  Location pin: SLICE_X12Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: center_cond/M_ctr_q[3]/CLK
  Logical resource: center_cond/M_ctr_q_1/CK
  Location pin: SLICE_X12Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: center_cond/M_ctr_q[3]/CLK
  Logical resource: center_cond/M_ctr_q_2/CK
  Location pin: SLICE_X12Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: center_cond/M_ctr_q[3]/CLK
  Logical resource: center_cond/M_ctr_q_3/CK
  Location pin: SLICE_X12Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: center_cond/M_ctr_q[7]/CLK
  Logical resource: center_cond/M_ctr_q_4/CK
  Location pin: SLICE_X12Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: center_cond/M_ctr_q[7]/CLK
  Logical resource: center_cond/M_ctr_q_5/CK
  Location pin: SLICE_X12Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: center_cond/M_ctr_q[7]/CLK
  Logical resource: center_cond/M_ctr_q_6/CK
  Location pin: SLICE_X12Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: center_cond/M_ctr_q[7]/CLK
  Logical resource: center_cond/M_ctr_q_7/CK
  Location pin: SLICE_X12Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: center_cond/M_ctr_q[11]/CLK
  Logical resource: center_cond/M_ctr_q_8/CK
  Location pin: SLICE_X12Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: center_cond/M_ctr_q[11]/CLK
  Logical resource: center_cond/M_ctr_q_9/CK
  Location pin: SLICE_X12Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: center_cond/M_ctr_q[11]/CLK
  Logical resource: center_cond/M_ctr_q_10/CK
  Location pin: SLICE_X12Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: center_cond/M_ctr_q[11]/CLK
  Logical resource: center_cond/M_ctr_q_11/CK
  Location pin: SLICE_X12Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: center_cond/M_ctr_q[15]/CLK
  Logical resource: center_cond/M_ctr_q_12/CK
  Location pin: SLICE_X12Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: center_cond/M_ctr_q[15]/CLK
  Logical resource: center_cond/M_ctr_q_13/CK
  Location pin: SLICE_X12Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: center_cond/M_ctr_q[15]/CLK
  Logical resource: center_cond/M_ctr_q_14/CK
  Location pin: SLICE_X12Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: center_cond/M_ctr_q[15]/CLK
  Logical resource: center_cond/M_ctr_q_15/CK
  Location pin: SLICE_X12Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: center_cond/M_ctr_q[19]/CLK
  Logical resource: center_cond/M_ctr_q_16/CK
  Location pin: SLICE_X12Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: center_cond/M_ctr_q[19]/CLK
  Logical resource: center_cond/M_ctr_q_17/CK
  Location pin: SLICE_X12Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: center_cond/M_ctr_q[19]/CLK
  Logical resource: center_cond/M_ctr_q_18/CK
  Location pin: SLICE_X12Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: center_cond/M_ctr_q[19]/CLK
  Logical resource: center_cond/M_ctr_q_19/CK
  Location pin: SLICE_X12Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter2/M_ctr_q[3]/CLK
  Logical resource: counter2/M_ctr_q_0/CK
  Location pin: SLICE_X16Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter2/M_ctr_q[3]/CLK
  Logical resource: counter2/M_ctr_q_1/CK
  Location pin: SLICE_X16Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter2/M_ctr_q[3]/CLK
  Logical resource: counter2/M_ctr_q_2/CK
  Location pin: SLICE_X16Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter2/M_ctr_q[3]/CLK
  Logical resource: counter2/M_ctr_q_3/CK
  Location pin: SLICE_X16Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   12.961|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 63284 paths, 0 nets, and 1169 connections

Design statistics:
   Minimum period:  12.961ns{1}   (Maximum frequency:  77.155MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Nov 22 10:00:00 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 394 MB



