{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1571940825196 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571940825203 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 24 15:13:45 2019 " "Processing started: Thu Oct 24 15:13:45 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571940825203 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571940825203 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571940825203 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1571940826300 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1571940826300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador-funcionamento " "Found design unit 1: registrador-funcionamento" {  } { { "registrador.vhd" "" { Text "C:/Users/matte/Documents/Insper/Semestre_6/Design_de_computadores/mips/MIPS_restored/registrador.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571940840752 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "registrador.vhd" "" { Text "C:/Users/matte/Documents/Insper/Semestre_6/Design_de_computadores/mips/MIPS_restored/registrador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571940840752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571940840752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_soma4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula_soma4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula_soma4-funcionamento " "Found design unit 1: ula_soma4-funcionamento" {  } { { "ula_soma4.vhd" "" { Text "C:/Users/matte/Documents/Insper/Semestre_6/Design_de_computadores/mips/MIPS_restored/ula_soma4.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571940840760 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula_soma4 " "Found entity 1: ula_soma4" {  } { { "ula_soma4.vhd" "" { Text "C:/Users/matte/Documents/Insper/Semestre_6/Design_de_computadores/mips/MIPS_restored/ula_soma4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571940840760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571940840760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoregistradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradores-comportamento " "Found design unit 1: bancoRegistradores-comportamento" {  } { { "bancoRegistradores.vhd" "" { Text "C:/Users/matte/Documents/Insper/Semestre_6/Design_de_computadores/mips/MIPS_restored/bancoRegistradores.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571940840769 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradores " "Found entity 1: bancoRegistradores" {  } { { "bancoRegistradores.vhd" "" { Text "C:/Users/matte/Documents/Insper/Semestre_6/Design_de_computadores/mips/MIPS_restored/bancoRegistradores.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571940840769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571940840769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-assincrona " "Found design unit 1: ROM-assincrona" {  } { { "ROM.vhd" "" { Text "C:/Users/matte/Documents/Insper/Semestre_6/Design_de_computadores/mips/MIPS_restored/ROM.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571940840778 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.vhd" "" { Text "C:/Users/matte/Documents/Insper/Semestre_6/Design_de_computadores/mips/MIPS_restored/ROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571940840778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571940840778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-funcionamento " "Found design unit 1: ula-funcionamento" {  } { { "ula.vhd" "" { Text "C:/Users/matte/Documents/Insper/Semestre_6/Design_de_computadores/mips/MIPS_restored/ula.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571940840785 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.vhd" "" { Text "C:/Users/matte/Documents/Insper/Semestre_6/Design_de_computadores/mips/MIPS_restored/ula.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571940840785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571940840785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tipor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tipor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tipoR-funcionamento " "Found design unit 1: tipoR-funcionamento" {  } { { "tipoR.vhd" "" { Text "C:/Users/matte/Documents/Insper/Semestre_6/Design_de_computadores/mips/MIPS_restored/tipoR.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571940840794 ""} { "Info" "ISGN_ENTITY_NAME" "1 tipoR " "Found entity 1: tipoR" {  } { { "tipoR.vhd" "" { Text "C:/Users/matte/Documents/Insper/Semestre_6/Design_de_computadores/mips/MIPS_restored/tipoR.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571940840794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571940840794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display7Seg-funcionamento " "Found design unit 1: display7Seg-funcionamento" {  } { { "display7Seg.vhd" "" { Text "C:/Users/matte/Documents/Insper/Semestre_6/Design_de_computadores/mips/MIPS_restored/display7Seg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571940840799 ""} { "Info" "ISGN_ENTITY_NAME" "1 display7Seg " "Found entity 1: display7Seg" {  } { { "display7Seg.vhd" "" { Text "C:/Users/matte/Documents/Insper/Semestre_6/Design_de_computadores/mips/MIPS_restored/display7Seg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571940840799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571940840799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgedetector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file edgedetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edgeDetector-bordaSubida " "Found design unit 1: edgeDetector-bordaSubida" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/matte/Documents/Insper/Semestre_6/Design_de_computadores/mips/MIPS_restored/edgeDetector.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571940840806 ""} { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Found entity 1: edgeDetector" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/matte/Documents/Insper/Semestre_6/Design_de_computadores/mips/MIPS_restored/edgeDetector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571940840806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571940840806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tipoi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tipoi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tipoI-funcionamento " "Found design unit 1: tipoI-funcionamento" {  } { { "tipoI.vhd" "" { Text "C:/Users/matte/Documents/Insper/Semestre_6/Design_de_computadores/mips/MIPS_restored/tipoI.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571940840814 ""} { "Info" "ISGN_ENTITY_NAME" "1 tipoI " "Found entity 1: tipoI" {  } { { "tipoI.vhd" "" { Text "C:/Users/matte/Documents/Insper/Semestre_6/Design_de_computadores/mips/MIPS_restored/tipoI.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571940840814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571940840814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensorsinal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file extensorsinal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extensorsinal-funcionamento " "Found design unit 1: extensorsinal-funcionamento" {  } { { "extensorsinal.vhd" "" { Text "C:/Users/matte/Documents/Insper/Semestre_6/Design_de_computadores/mips/MIPS_restored/extensorsinal.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571940840819 ""} { "Info" "ISGN_ENTITY_NAME" "1 extensorsinal " "Found entity 1: extensorsinal" {  } { { "extensorsinal.vhd" "" { Text "C:/Users/matte/Documents/Insper/Semestre_6/Design_de_computadores/mips/MIPS_restored/extensorsinal.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571940840819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571940840819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tipoj.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tipoj.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tipoJ-funcionamento " "Found design unit 1: tipoJ-funcionamento" {  } { { "tipoJ.vhd" "" { Text "C:/Users/matte/Documents/Insper/Semestre_6/Design_de_computadores/mips/MIPS_restored/tipoJ.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571940840823 ""} { "Info" "ISGN_ENTITY_NAME" "1 tipoJ " "Found entity 1: tipoJ" {  } { { "tipoJ.vhd" "" { Text "C:/Users/matte/Documents/Insper/Semestre_6/Design_de_computadores/mips/MIPS_restored/tipoJ.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571940840823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571940840823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-FUNC " "Found design unit 1: RAM-FUNC" {  } { { "RAM.vhd" "" { Text "C:/Users/matte/Documents/Insper/Semestre_6/Design_de_computadores/mips/MIPS_restored/RAM.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571940840831 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "C:/Users/matte/Documents/Insper/Semestre_6/Design_de_computadores/mips/MIPS_restored/RAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571940840831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571940840831 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tipoI " "Elaborating entity \"tipoI\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1571940840903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extensorsinal extensorsinal:EXTSINAL " "Elaborating entity \"extensorsinal\" for hierarchy \"extensorsinal:EXTSINAL\"" {  } { { "tipoI.vhd" "EXTSINAL" { Text "C:/Users/matte/Documents/Insper/Semestre_6/Design_de_computadores/mips/MIPS_restored/tipoI.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571940840936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula_soma4 ula_soma4:SOMADOR_PC " "Elaborating entity \"ula_soma4\" for hierarchy \"ula_soma4:SOMADOR_PC\"" {  } { { "tipoI.vhd" "SOMADOR_PC" { Text "C:/Users/matte/Documents/Insper/Semestre_6/Design_de_computadores/mips/MIPS_restored/tipoI.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571940840942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador registrador:PC " "Elaborating entity \"registrador\" for hierarchy \"registrador:PC\"" {  } { { "tipoI.vhd" "PC" { Text "C:/Users/matte/Documents/Insper/Semestre_6/Design_de_computadores/mips/MIPS_restored/tipoI.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571940840959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:MEMORIA_INSTRUCOES " "Elaborating entity \"ROM\" for hierarchy \"ROM:MEMORIA_INSTRUCOES\"" {  } { { "tipoI.vhd" "MEMORIA_INSTRUCOES" { Text "C:/Users/matte/Documents/Insper/Semestre_6/Design_de_computadores/mips/MIPS_restored/tipoI.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571940840968 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "memROM ROM.vhd(18) " "VHDL Signal Declaration warning at ROM.vhd(18): used implicit default value for signal \"memROM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ROM.vhd" "" { Text "C:/Users/matte/Documents/Insper/Semestre_6/Design_de_computadores/mips/MIPS_restored/ROM.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1571940840976 "|tipoI|ROM:MEMORIA_INSTRUCOES"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoRegistradores bancoRegistradores:BR " "Elaborating entity \"bancoRegistradores\" for hierarchy \"bancoRegistradores:BR\"" {  } { { "tipoI.vhd" "BR" { Text "C:/Users/matte/Documents/Insper/Semestre_6/Design_de_computadores/mips/MIPS_restored/tipoI.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571940840977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:MEMORIA_DADOS " "Elaborating entity \"RAM\" for hierarchy \"RAM:MEMORIA_DADOS\"" {  } { { "tipoI.vhd" "MEMORIA_DADOS" { Text "C:/Users/matte/Documents/Insper/Semestre_6/Design_de_computadores/mips/MIPS_restored/tipoI.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571940840987 ""}
{ "Warning" "WVRFX_VHDL_CONST_VALUE_OVERFLOW" "RAM.vhd(28) " "VHDL warning at RAM.vhd(28): constant value overflow" {  } { { "RAM.vhd" "" { Text "C:/Users/matte/Documents/Insper/Semestre_6/Design_de_computadores/mips/MIPS_restored/RAM.vhd" 28 0 0 } }  } 0 10639 "VHDL warning at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1571940840992 "|tipoI|RAM:MEMORIA_DADOS"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "RAM.vhd(28) " "VHDL Subtype or Type Declaration warning at RAM.vhd(28): subtype or type has null range" {  } { { "RAM.vhd" "" { Text "C:/Users/matte/Documents/Insper/Semestre_6/Design_de_computadores/mips/MIPS_restored/RAM.vhd" 28 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1571940840992 "|tipoI|RAM:MEMORIA_DADOS"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "addr_reg RAM.vhd(35) " "Verilog HDL or VHDL warning at RAM.vhd(35): object \"addr_reg\" assigned a value but never read" {  } { { "RAM.vhd" "" { Text "C:/Users/matte/Documents/Insper/Semestre_6/Design_de_computadores/mips/MIPS_restored/RAM.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1571940840992 "|tipoI|RAM:MEMORIA_DADOS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula ula:ULA " "Elaborating entity \"ula\" for hierarchy \"ula:ULA\"" {  } { { "tipoI.vhd" "ULA" { Text "C:/Users/matte/Documents/Insper/Semestre_6/Design_de_computadores/mips/MIPS_restored/tipoI.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571940840993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display7Seg display7Seg:DISPLAY0 " "Elaborating entity \"display7Seg\" for hierarchy \"display7Seg:DISPLAY0\"" {  } { { "tipoI.vhd" "DISPLAY0" { Text "C:/Users/matte/Documents/Insper/Semestre_6/Design_de_computadores/mips/MIPS_restored/tipoI.vhd" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571940841000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edgeDetector edgeDetector:EDpc " "Elaborating entity \"edgeDetector\" for hierarchy \"edgeDetector:EDpc\"" {  } { { "tipoI.vhd" "EDpc" { Text "C:/Users/matte/Documents/Insper/Semestre_6/Design_de_computadores/mips/MIPS_restored/tipoI.vhd" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571940841012 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "bancoRegistradores:BR\|registrador " "RAM logic \"bancoRegistradores:BR\|registrador\" is uninferred due to asynchronous read logic" {  } { { "bancoRegistradores.vhd" "registrador" { Text "C:/Users/matte/Documents/Insper/Semestre_6/Design_de_computadores/mips/MIPS_restored/bancoRegistradores.vhd" 56 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1571940841475 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "RAM:MEMORIA_DADOS\|ram " "RAM logic \"RAM:MEMORIA_DADOS\|ram\" is uninferred due to inappropriate RAM size" {  } { { "RAM.vhd" "ram" { Text "C:/Users/matte/Documents/Insper/Semestre_6/Design_de_computadores/mips/MIPS_restored/RAM.vhd" 32 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1571940841475 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1571940841475 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "tipoI.vhd" "" { Text "C:/Users/matte/Documents/Insper/Semestre_6/Design_de_computadores/mips/MIPS_restored/tipoI.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571940842243 "|tipoI|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "tipoI.vhd" "" { Text "C:/Users/matte/Documents/Insper/Semestre_6/Design_de_computadores/mips/MIPS_restored/tipoI.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571940842243 "|tipoI|LEDG[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1571940842243 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1571940842319 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "786 " "786 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1571940842764 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1571940843065 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571940843065 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "tipoI.vhd" "" { Text "C:/Users/matte/Documents/Insper/Semestre_6/Design_de_computadores/mips/MIPS_restored/tipoI.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571940843229 "|tipoI|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "tipoI.vhd" "" { Text "C:/Users/matte/Documents/Insper/Semestre_6/Design_de_computadores/mips/MIPS_restored/tipoI.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571940843229 "|tipoI|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "tipoI.vhd" "" { Text "C:/Users/matte/Documents/Insper/Semestre_6/Design_de_computadores/mips/MIPS_restored/tipoI.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571940843229 "|tipoI|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "tipoI.vhd" "" { Text "C:/Users/matte/Documents/Insper/Semestre_6/Design_de_computadores/mips/MIPS_restored/tipoI.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571940843229 "|tipoI|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "tipoI.vhd" "" { Text "C:/Users/matte/Documents/Insper/Semestre_6/Design_de_computadores/mips/MIPS_restored/tipoI.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571940843229 "|tipoI|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "tipoI.vhd" "" { Text "C:/Users/matte/Documents/Insper/Semestre_6/Design_de_computadores/mips/MIPS_restored/tipoI.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571940843229 "|tipoI|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "tipoI.vhd" "" { Text "C:/Users/matte/Documents/Insper/Semestre_6/Design_de_computadores/mips/MIPS_restored/tipoI.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571940843229 "|tipoI|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "tipoI.vhd" "" { Text "C:/Users/matte/Documents/Insper/Semestre_6/Design_de_computadores/mips/MIPS_restored/tipoI.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571940843229 "|tipoI|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "tipoI.vhd" "" { Text "C:/Users/matte/Documents/Insper/Semestre_6/Design_de_computadores/mips/MIPS_restored/tipoI.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571940843229 "|tipoI|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "tipoI.vhd" "" { Text "C:/Users/matte/Documents/Insper/Semestre_6/Design_de_computadores/mips/MIPS_restored/tipoI.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571940843229 "|tipoI|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "tipoI.vhd" "" { Text "C:/Users/matte/Documents/Insper/Semestre_6/Design_de_computadores/mips/MIPS_restored/tipoI.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571940843229 "|tipoI|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "tipoI.vhd" "" { Text "C:/Users/matte/Documents/Insper/Semestre_6/Design_de_computadores/mips/MIPS_restored/tipoI.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571940843229 "|tipoI|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "tipoI.vhd" "" { Text "C:/Users/matte/Documents/Insper/Semestre_6/Design_de_computadores/mips/MIPS_restored/tipoI.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571940843229 "|tipoI|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "tipoI.vhd" "" { Text "C:/Users/matte/Documents/Insper/Semestre_6/Design_de_computadores/mips/MIPS_restored/tipoI.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571940843229 "|tipoI|SW[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "tipoI.vhd" "" { Text "C:/Users/matte/Documents/Insper/Semestre_6/Design_de_computadores/mips/MIPS_restored/tipoI.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571940843229 "|tipoI|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "tipoI.vhd" "" { Text "C:/Users/matte/Documents/Insper/Semestre_6/Design_de_computadores/mips/MIPS_restored/tipoI.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571940843229 "|tipoI|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1571940843229 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "539 " "Implemented 539 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1571940843230 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1571940843230 ""} { "Info" "ICUT_CUT_TM_LCELLS" "452 " "Implemented 452 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1571940843230 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1571940843230 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4812 " "Peak virtual memory: 4812 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571940843272 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 24 15:14:03 2019 " "Processing ended: Thu Oct 24 15:14:03 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571940843272 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571940843272 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571940843272 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1571940843272 ""}
