// Seed: 1596865712
module module_0 #(
    parameter id_5 = 32'd60,
    parameter id_9 = 32'd88
);
  logic id_1;
  tri0 id_2, id_3;
  logic id_4 = -1;
  assign id_3 = id_1;
  wire _id_5;
  assign id_3 = 1;
  reg id_6;
  ;
  logic id_7;
  ;
  logic [7:0] id_8;
  wire [id_5 : 1] _id_9;
  final id_6 <= -1'b0;
  parameter id_10 = 1;
endmodule
module module_1 (
    input wor id_0,
    output supply1 id_1,
    output uwire id_2,
    output uwire id_3,
    input tri id_4,
    output wand id_5,
    inout supply0 id_6,
    input tri0 id_7,
    input tri0 id_8,
    input supply0 id_9
);
  assign id_6#(
      .id_0(-1),
      .id_8(-1),
      .id_4(1)
  ) = 1;
  module_0 modCall_1 ();
endmodule
