{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1491251782804 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1491251782805 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 03 16:36:22 2017 " "Processing started: Mon Apr 03 16:36:22 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1491251782805 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1491251782805 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final -c final --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off final -c final --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1491251782805 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1491251783402 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1491251783402 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "win.v(35) " "Verilog HDL information at win.v(35): always construct contains both blocking and non-blocking assignments" {  } { { "win.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/win.v" 35 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1491251801316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "win.v 1 1 " "Found 1 design units, including 1 entities, in source file win.v" { { "Info" "ISGN_ENTITY_NAME" "1 win " "Found entity 1: win" {  } { { "win.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/win.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491251801318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1491251801318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_adapter/vga_pll.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491251801322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1491251801322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_adapter/vga_controller.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491251801327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1491251801327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491251801331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1491251801331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491251801335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1491251801335 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start START connect4.v(128) " "Verilog HDL Declaration information at connect4.v(128): object \"start\" differs only in case from object \"START\" in the same scope" {  } { { "connect4.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/connect4.v" 128 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1491251801342 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "delete DELETE connect4.v(123) " "Verilog HDL Declaration information at connect4.v(123): object \"delete\" differs only in case from object \"DELETE\" in the same scope" {  } { { "connect4.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/connect4.v" 123 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1491251801343 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 connect4.v(436) " "Verilog HDL Expression warning at connect4.v(436): truncated literal to match 1 bits" {  } { { "connect4.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/connect4.v" 436 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1491251801343 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 connect4.v(440) " "Verilog HDL Expression warning at connect4.v(440): truncated literal to match 1 bits" {  } { { "connect4.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/connect4.v" 440 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1491251801343 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 connect4.v(444) " "Verilog HDL Expression warning at connect4.v(444): truncated literal to match 1 bits" {  } { { "connect4.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/connect4.v" 444 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1491251801343 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 connect4.v(448) " "Verilog HDL Expression warning at connect4.v(448): truncated literal to match 1 bits" {  } { { "connect4.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/connect4.v" 448 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1491251801344 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 connect4.v(452) " "Verilog HDL Expression warning at connect4.v(452): truncated literal to match 1 bits" {  } { { "connect4.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/connect4.v" 452 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1491251801344 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 connect4.v(457) " "Verilog HDL Expression warning at connect4.v(457): truncated literal to match 1 bits" {  } { { "connect4.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/connect4.v" 457 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1491251801344 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 connect4.v(461) " "Verilog HDL Expression warning at connect4.v(461): truncated literal to match 1 bits" {  } { { "connect4.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/connect4.v" 461 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1491251801344 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 connect4.v(465) " "Verilog HDL Expression warning at connect4.v(465): truncated literal to match 1 bits" {  } { { "connect4.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/connect4.v" 465 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1491251801344 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 connect4.v(469) " "Verilog HDL Expression warning at connect4.v(469): truncated literal to match 1 bits" {  } { { "connect4.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/connect4.v" 469 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1491251801344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "connect4.v 4 4 " "Found 4 design units, including 4 entities, in source file connect4.v" { { "Info" "ISGN_ENTITY_NAME" "1 connect4 " "Found entity 1: connect4" {  } { { "connect4.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/connect4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491251801345 ""} { "Info" "ISGN_ENTITY_NAME" "2 control " "Found entity 2: control" {  } { { "connect4.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/connect4.v" 110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491251801345 ""} { "Info" "ISGN_ENTITY_NAME" "3 datapath " "Found entity 3: datapath" {  } { { "connect4.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/connect4.v" 278 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491251801345 ""} { "Info" "ISGN_ENTITY_NAME" "4 rate_divider2 " "Found entity 4: rate_divider2" {  } { { "connect4.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/connect4.v" 735 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491251801345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1491251801345 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "connect4 " "Elaborating entity \"connect4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1491251801428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "connect4.v" "VGA" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/connect4.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1491251801431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter/vga_adapter.v" "user_input_translator" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/vga_adapter/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1491251801434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "VideoMemory" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1491251801492 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1491251801496 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491251801496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491251801496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491251801496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491251801496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491251801496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 19200 " "Parameter \"NUMWORDS_A\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491251801496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491251801496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 19200 " "Parameter \"NUMWORDS_B\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491251801496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491251801496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491251801496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491251801496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491251801496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491251801496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491251801496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE black.mif " "Parameter \"INIT_FILE\" = \"black.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491251801496 ""}  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1491251801496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m6m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m6m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m6m1 " "Found entity 1: altsyncram_m6m1" {  } { { "db/altsyncram_m6m1.tdf" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/db/altsyncram_m6m1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491251801566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1491251801566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m6m1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated " "Elaborating entity \"altsyncram_m6m1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "g:/qandm/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1491251801566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_7la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_7la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_7la " "Found entity 1: decode_7la" {  } { { "db/decode_7la.tdf" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/db/decode_7la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491251801632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1491251801632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_7la vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|decode_7la:decode2 " "Elaborating entity \"decode_7la\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|decode_7la:decode2\"" {  } { { "db/altsyncram_m6m1.tdf" "decode2" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/db/altsyncram_m6m1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1491251801633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_01a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_01a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_01a " "Found entity 1: decode_01a" {  } { { "db/decode_01a.tdf" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/db/decode_01a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491251801697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1491251801697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_01a vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|decode_01a:rden_decode_b " "Elaborating entity \"decode_01a\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|decode_01a:rden_decode_b\"" {  } { { "db/altsyncram_m6m1.tdf" "rden_decode_b" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/db/altsyncram_m6m1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1491251801697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ifb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ifb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ifb " "Found entity 1: mux_ifb" {  } { { "db/mux_ifb.tdf" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/db/mux_ifb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491251801761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1491251801761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ifb vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|mux_ifb:mux3 " "Elaborating entity \"mux_ifb\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|mux_ifb:mux3\"" {  } { { "db/altsyncram_m6m1.tdf" "mux3" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/db/altsyncram_m6m1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1491251801761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "vga_adapter/vga_adapter.v" "mypll" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/vga_adapter/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1491251801764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "altpll_component" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1491251801805 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1491251801808 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491251801808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491251801808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491251801808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491251801808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491251801808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491251801808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491251801808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491251801808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491251801808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491251801808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491251801808 ""}  } { { "vga_adapter/vga_pll.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1491251801808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_80u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_80u " "Found entity 1: altpll_80u" {  } { { "db/altpll_80u.tdf" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/db/altpll_80u.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491251801878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1491251801878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_80u vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated " "Elaborating entity \"altpll_80u\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "g:/qandm/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1491251801879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "vga_adapter/vga_adapter.v" "controller" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/vga_adapter/vga_adapter.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1491251801883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "win win:w1 " "Elaborating entity \"win\" for hierarchy \"win:w1\"" {  } { { "connect4.v" "w1" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/connect4.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1491251801885 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 win.v(54) " "Verilog HDL assignment warning at win.v(54): truncated value with size 32 to match size of target (6)" {  } { { "win.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/win.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1491251801888 "|connect4|win:w1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 win.v(62) " "Verilog HDL assignment warning at win.v(62): truncated value with size 32 to match size of target (6)" {  } { { "win.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/win.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1491251801888 "|connect4|win:w1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i win.v(35) " "Verilog HDL Always Construct warning at win.v(35): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "win.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/win.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1491251801889 "|connect4|win:w1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tie win.v(35) " "Verilog HDL Always Construct warning at win.v(35): inferring latch(es) for variable \"tie\", which holds its previous value in one or more paths through the always construct" {  } { { "win.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/win.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1491251801889 "|connect4|win:w1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 win.v(75) " "Verilog HDL assignment warning at win.v(75): truncated value with size 32 to match size of target (10)" {  } { { "win.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/win.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1491251801889 "|connect4|win:w1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 win.v(80) " "Verilog HDL assignment warning at win.v(80): truncated value with size 2 to match size of target (1)" {  } { { "win.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/win.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1491251801890 "|connect4|win:w1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 win.v(88) " "Verilog HDL assignment warning at win.v(88): truncated value with size 32 to match size of target (10)" {  } { { "win.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/win.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1491251801891 "|connect4|win:w1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 win.v(93) " "Verilog HDL assignment warning at win.v(93): truncated value with size 2 to match size of target (1)" {  } { { "win.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/win.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1491251801892 "|connect4|win:w1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 win.v(103) " "Verilog HDL assignment warning at win.v(103): truncated value with size 2 to match size of target (1)" {  } { { "win.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/win.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1491251801892 "|connect4|win:w1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 win.v(114) " "Verilog HDL assignment warning at win.v(114): truncated value with size 2 to match size of target (1)" {  } { { "win.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/win.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1491251801894 "|connect4|win:w1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 win.v(123) " "Verilog HDL assignment warning at win.v(123): truncated value with size 32 to match size of target (10)" {  } { { "win.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/win.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1491251801896 "|connect4|win:w1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 win.v(128) " "Verilog HDL assignment warning at win.v(128): truncated value with size 2 to match size of target (1)" {  } { { "win.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/win.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1491251801896 "|connect4|win:w1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 win.v(136) " "Verilog HDL assignment warning at win.v(136): truncated value with size 32 to match size of target (10)" {  } { { "win.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/win.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1491251801897 "|connect4|win:w1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 win.v(141) " "Verilog HDL assignment warning at win.v(141): truncated value with size 2 to match size of target (1)" {  } { { "win.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/win.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1491251801898 "|connect4|win:w1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 win.v(151) " "Verilog HDL assignment warning at win.v(151): truncated value with size 2 to match size of target (1)" {  } { { "win.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/win.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1491251801898 "|connect4|win:w1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 win.v(162) " "Verilog HDL assignment warning at win.v(162): truncated value with size 2 to match size of target (1)" {  } { { "win.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/win.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1491251801900 "|connect4|win:w1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 win.v(167) " "Verilog HDL assignment warning at win.v(167): truncated value with size 2 to match size of target (1)" {  } { { "win.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/win.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1491251801902 "|connect4|win:w1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "win win.v(71) " "Verilog HDL Always Construct warning at win.v(71): inferring latch(es) for variable \"win\", which holds its previous value in one or more paths through the always construct" {  } { { "win.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/win.v" 71 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1491251801903 "|connect4|win:w1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "win win.v(166) " "Inferred latch for \"win\" at win.v(166)" {  } { { "win.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/win.v" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1491251801908 "|connect4|win:w1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list2\[5\]\[6\] win.v(59) " "Inferred latch for \"list2\[5\]\[6\]\" at win.v(59)" {  } { { "win.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/win.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1491251801908 "|connect4|win:w1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list2\[5\]\[5\] win.v(59) " "Inferred latch for \"list2\[5\]\[5\]\" at win.v(59)" {  } { { "win.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/win.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1491251801909 "|connect4|win:w1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list2\[5\]\[4\] win.v(59) " "Inferred latch for \"list2\[5\]\[4\]\" at win.v(59)" {  } { { "win.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/win.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1491251801909 "|connect4|win:w1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list2\[5\]\[3\] win.v(59) " "Inferred latch for \"list2\[5\]\[3\]\" at win.v(59)" {  } { { "win.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/win.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1491251801909 "|connect4|win:w1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list2\[5\]\[2\] win.v(59) " "Inferred latch for \"list2\[5\]\[2\]\" at win.v(59)" {  } { { "win.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/win.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1491251801909 "|connect4|win:w1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list2\[5\]\[1\] win.v(59) " "Inferred latch for \"list2\[5\]\[1\]\" at win.v(59)" {  } { { "win.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/win.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1491251801909 "|connect4|win:w1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list2\[5\]\[0\] win.v(59) " "Inferred latch for \"list2\[5\]\[0\]\" at win.v(59)" {  } { { "win.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/win.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1491251801909 "|connect4|win:w1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list2\[4\]\[6\] win.v(59) " "Inferred latch for \"list2\[4\]\[6\]\" at win.v(59)" {  } { { "win.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/win.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1491251801909 "|connect4|win:w1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list2\[4\]\[5\] win.v(59) " "Inferred latch for \"list2\[4\]\[5\]\" at win.v(59)" {  } { { "win.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/win.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1491251801909 "|connect4|win:w1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list2\[4\]\[4\] win.v(59) " "Inferred latch for \"list2\[4\]\[4\]\" at win.v(59)" {  } { { "win.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/win.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1491251801909 "|connect4|win:w1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list2\[4\]\[3\] win.v(59) " "Inferred latch for \"list2\[4\]\[3\]\" at win.v(59)" {  } { { "win.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/win.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1491251801910 "|connect4|win:w1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list2\[4\]\[2\] win.v(59) " "Inferred latch for \"list2\[4\]\[2\]\" at win.v(59)" {  } { { "win.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/win.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1491251801910 "|connect4|win:w1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list2\[4\]\[1\] win.v(59) " "Inferred latch for \"list2\[4\]\[1\]\" at win.v(59)" {  } { { "win.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/win.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1491251801910 "|connect4|win:w1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list2\[4\]\[0\] win.v(59) " "Inferred latch for \"list2\[4\]\[0\]\" at win.v(59)" {  } { { "win.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/win.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1491251801910 "|connect4|win:w1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list2\[3\]\[6\] win.v(59) " "Inferred latch for \"list2\[3\]\[6\]\" at win.v(59)" {  } { { "win.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/win.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1491251801910 "|connect4|win:w1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list2\[3\]\[5\] win.v(59) " "Inferred latch for \"list2\[3\]\[5\]\" at win.v(59)" {  } { { "win.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/win.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1491251801910 "|connect4|win:w1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list2\[3\]\[4\] win.v(59) " "Inferred latch for \"list2\[3\]\[4\]\" at win.v(59)" {  } { { "win.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/win.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1491251801910 "|connect4|win:w1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list2\[3\]\[3\] win.v(59) " "Inferred latch for \"list2\[3\]\[3\]\" at win.v(59)" {  } { { "win.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/win.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1491251801910 "|connect4|win:w1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list2\[3\]\[2\] win.v(59) " "Inferred latch for \"list2\[3\]\[2\]\" at win.v(59)" {  } { { "win.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/win.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1491251801910 "|connect4|win:w1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list2\[3\]\[1\] win.v(59) " "Inferred latch for \"list2\[3\]\[1\]\" at win.v(59)" {  } { { "win.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/win.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1491251801910 "|connect4|win:w1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list2\[3\]\[0\] win.v(59) " "Inferred latch for \"list2\[3\]\[0\]\" at win.v(59)" {  } { { "win.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/win.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1491251801911 "|connect4|win:w1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list2\[2\]\[6\] win.v(59) " "Inferred latch for \"list2\[2\]\[6\]\" at win.v(59)" {  } { { "win.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/win.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1491251801911 "|connect4|win:w1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list2\[2\]\[5\] win.v(59) " "Inferred latch for \"list2\[2\]\[5\]\" at win.v(59)" {  } { { "win.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/win.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1491251801911 "|connect4|win:w1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list2\[2\]\[4\] win.v(59) " "Inferred latch for \"list2\[2\]\[4\]\" at win.v(59)" {  } { { "win.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/win.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1491251801911 "|connect4|win:w1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list2\[2\]\[3\] win.v(59) " "Inferred latch for \"list2\[2\]\[3\]\" at win.v(59)" {  } { { "win.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/win.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1491251801911 "|connect4|win:w1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list2\[2\]\[2\] win.v(59) " "Inferred latch for \"list2\[2\]\[2\]\" at win.v(59)" {  } { { "win.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/win.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1491251801911 "|connect4|win:w1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list2\[2\]\[1\] win.v(59) " "Inferred latch for \"list2\[2\]\[1\]\" at win.v(59)" {  } { { "win.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/win.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1491251801911 "|connect4|win:w1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list2\[2\]\[0\] win.v(59) " "Inferred latch for \"list2\[2\]\[0\]\" at win.v(59)" {  } { { "win.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/win.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1491251801911 "|connect4|win:w1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list2\[1\]\[6\] win.v(59) " "Inferred latch for \"list2\[1\]\[6\]\" at win.v(59)" {  } { { "win.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/win.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1491251801911 "|connect4|win:w1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list2\[1\]\[5\] win.v(59) " "Inferred latch for \"list2\[1\]\[5\]\" at win.v(59)" {  } { { "win.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/win.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1491251801911 "|connect4|win:w1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list2\[1\]\[4\] win.v(59) " "Inferred latch for \"list2\[1\]\[4\]\" at win.v(59)" {  } { { "win.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/win.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1491251801912 "|connect4|win:w1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list2\[1\]\[3\] win.v(59) " "Inferred latch for \"list2\[1\]\[3\]\" at win.v(59)" {  } { { "win.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/win.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1491251801912 "|connect4|win:w1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list2\[1\]\[2\] win.v(59) " "Inferred latch for \"list2\[1\]\[2\]\" at win.v(59)" {  } { { "win.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/win.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1491251801912 "|connect4|win:w1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list2\[1\]\[1\] win.v(59) " "Inferred latch for \"list2\[1\]\[1\]\" at win.v(59)" {  } { { "win.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/win.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1491251801912 "|connect4|win:w1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list2\[1\]\[0\] win.v(59) " "Inferred latch for \"list2\[1\]\[0\]\" at win.v(59)" {  } { { "win.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/win.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1491251801912 "|connect4|win:w1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list2\[0\]\[6\] win.v(59) " "Inferred latch for \"list2\[0\]\[6\]\" at win.v(59)" {  } { { "win.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/win.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1491251801912 "|connect4|win:w1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list2\[0\]\[5\] win.v(59) " "Inferred latch for \"list2\[0\]\[5\]\" at win.v(59)" {  } { { "win.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/win.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1491251801912 "|connect4|win:w1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list2\[0\]\[4\] win.v(59) " "Inferred latch for \"list2\[0\]\[4\]\" at win.v(59)" {  } { { "win.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/win.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1491251801912 "|connect4|win:w1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list2\[0\]\[3\] win.v(59) " "Inferred latch for \"list2\[0\]\[3\]\" at win.v(59)" {  } { { "win.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/win.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1491251801912 "|connect4|win:w1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list2\[0\]\[2\] win.v(59) " "Inferred latch for \"list2\[0\]\[2\]\" at win.v(59)" {  } { { "win.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/win.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1491251801912 "|connect4|win:w1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list2\[0\]\[1\] win.v(59) " "Inferred latch for \"list2\[0\]\[1\]\" at win.v(59)" {  } { { "win.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/win.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1491251801912 "|connect4|win:w1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list2\[0\]\[0\] win.v(59) " "Inferred latch for \"list2\[0\]\[0\]\" at win.v(59)" {  } { { "win.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/win.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1491251801913 "|connect4|win:w1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tie\[0\] win.v(59) " "Inferred latch for \"tie\[0\]\" at win.v(59)" {  } { { "win.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/win.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1491251801913 "|connect4|win:w1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tie\[1\] win.v(59) " "Inferred latch for \"tie\[1\]\" at win.v(59)" {  } { { "win.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/win.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1491251801913 "|connect4|win:w1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tie\[2\] win.v(59) " "Inferred latch for \"tie\[2\]\" at win.v(59)" {  } { { "win.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/win.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1491251801913 "|connect4|win:w1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tie\[3\] win.v(59) " "Inferred latch for \"tie\[3\]\" at win.v(59)" {  } { { "win.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/win.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1491251801913 "|connect4|win:w1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tie\[4\] win.v(59) " "Inferred latch for \"tie\[4\]\" at win.v(59)" {  } { { "win.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/win.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1491251801913 "|connect4|win:w1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tie\[5\] win.v(59) " "Inferred latch for \"tie\[5\]\" at win.v(59)" {  } { { "win.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/win.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1491251801913 "|connect4|win:w1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list1\[5\]\[6\] win.v(59) " "Inferred latch for \"list1\[5\]\[6\]\" at win.v(59)" {  } { { "win.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/win.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1491251801913 "|connect4|win:w1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list1\[5\]\[5\] win.v(59) " "Inferred latch for \"list1\[5\]\[5\]\" at win.v(59)" {  } { { "win.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/win.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1491251801913 "|connect4|win:w1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list1\[5\]\[4\] win.v(59) " "Inferred latch for \"list1\[5\]\[4\]\" at win.v(59)" {  } { { "win.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/win.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1491251801913 "|connect4|win:w1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list1\[5\]\[3\] win.v(59) " "Inferred latch for \"list1\[5\]\[3\]\" at win.v(59)" {  } { { "win.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/win.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1491251801914 "|connect4|win:w1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list1\[5\]\[2\] win.v(59) " "Inferred latch for \"list1\[5\]\[2\]\" at win.v(59)" {  } { { "win.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/win.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1491251801914 "|connect4|win:w1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list1\[5\]\[1\] win.v(59) " "Inferred latch for \"list1\[5\]\[1\]\" at win.v(59)" {  } { { "win.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/win.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1491251801914 "|connect4|win:w1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list1\[5\]\[0\] win.v(59) " "Inferred latch for \"list1\[5\]\[0\]\" at win.v(59)" {  } { { "win.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/win.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1491251801914 "|connect4|win:w1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list1\[4\]\[6\] win.v(59) " "Inferred latch for \"list1\[4\]\[6\]\" at win.v(59)" {  } { { "win.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/win.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1491251801914 "|connect4|win:w1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list1\[4\]\[5\] win.v(59) " "Inferred latch for \"list1\[4\]\[5\]\" at win.v(59)" {  } { { "win.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/win.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1491251801914 "|connect4|win:w1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list1\[4\]\[4\] win.v(59) " "Inferred latch for \"list1\[4\]\[4\]\" at win.v(59)" {  } { { "win.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/win.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1491251801914 "|connect4|win:w1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list1\[4\]\[3\] win.v(59) " "Inferred latch for \"list1\[4\]\[3\]\" at win.v(59)" {  } { { "win.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/win.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1491251801914 "|connect4|win:w1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list1\[4\]\[2\] win.v(59) " "Inferred latch for \"list1\[4\]\[2\]\" at win.v(59)" {  } { { "win.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/win.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1491251801914 "|connect4|win:w1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list1\[4\]\[1\] win.v(59) " "Inferred latch for \"list1\[4\]\[1\]\" at win.v(59)" {  } { { "win.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/win.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1491251801914 "|connect4|win:w1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list1\[4\]\[0\] win.v(59) " "Inferred latch for \"list1\[4\]\[0\]\" at win.v(59)" {  } { { "win.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/win.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1491251801914 "|connect4|win:w1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list1\[3\]\[6\] win.v(59) " "Inferred latch for \"list1\[3\]\[6\]\" at win.v(59)" {  } { { "win.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/win.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1491251801915 "|connect4|win:w1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list1\[3\]\[5\] win.v(59) " "Inferred latch for \"list1\[3\]\[5\]\" at win.v(59)" {  } { { "win.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/win.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1491251801915 "|connect4|win:w1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list1\[3\]\[4\] win.v(59) " "Inferred latch for \"list1\[3\]\[4\]\" at win.v(59)" {  } { { "win.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/win.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1491251801915 "|connect4|win:w1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list1\[3\]\[3\] win.v(59) " "Inferred latch for \"list1\[3\]\[3\]\" at win.v(59)" {  } { { "win.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/win.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1491251801915 "|connect4|win:w1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list1\[3\]\[2\] win.v(59) " "Inferred latch for \"list1\[3\]\[2\]\" at win.v(59)" {  } { { "win.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/win.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1491251801915 "|connect4|win:w1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list1\[3\]\[1\] win.v(59) " "Inferred latch for \"list1\[3\]\[1\]\" at win.v(59)" {  } { { "win.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/win.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1491251801915 "|connect4|win:w1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list1\[3\]\[0\] win.v(59) " "Inferred latch for \"list1\[3\]\[0\]\" at win.v(59)" {  } { { "win.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/win.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1491251801915 "|connect4|win:w1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list1\[2\]\[6\] win.v(59) " "Inferred latch for \"list1\[2\]\[6\]\" at win.v(59)" {  } { { "win.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/win.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1491251801915 "|connect4|win:w1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list1\[2\]\[5\] win.v(59) " "Inferred latch for \"list1\[2\]\[5\]\" at win.v(59)" {  } { { "win.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/win.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1491251801915 "|connect4|win:w1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list1\[2\]\[4\] win.v(59) " "Inferred latch for \"list1\[2\]\[4\]\" at win.v(59)" {  } { { "win.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/win.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1491251801915 "|connect4|win:w1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list1\[2\]\[3\] win.v(59) " "Inferred latch for \"list1\[2\]\[3\]\" at win.v(59)" {  } { { "win.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/win.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1491251801916 "|connect4|win:w1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list1\[2\]\[2\] win.v(59) " "Inferred latch for \"list1\[2\]\[2\]\" at win.v(59)" {  } { { "win.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/win.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1491251801916 "|connect4|win:w1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list1\[2\]\[1\] win.v(59) " "Inferred latch for \"list1\[2\]\[1\]\" at win.v(59)" {  } { { "win.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/win.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1491251801916 "|connect4|win:w1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list1\[2\]\[0\] win.v(59) " "Inferred latch for \"list1\[2\]\[0\]\" at win.v(59)" {  } { { "win.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/win.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1491251801916 "|connect4|win:w1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list1\[1\]\[6\] win.v(59) " "Inferred latch for \"list1\[1\]\[6\]\" at win.v(59)" {  } { { "win.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/win.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1491251801916 "|connect4|win:w1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list1\[1\]\[5\] win.v(59) " "Inferred latch for \"list1\[1\]\[5\]\" at win.v(59)" {  } { { "win.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/win.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1491251801916 "|connect4|win:w1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list1\[1\]\[4\] win.v(59) " "Inferred latch for \"list1\[1\]\[4\]\" at win.v(59)" {  } { { "win.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/win.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1491251801916 "|connect4|win:w1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list1\[1\]\[3\] win.v(59) " "Inferred latch for \"list1\[1\]\[3\]\" at win.v(59)" {  } { { "win.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/win.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1491251801916 "|connect4|win:w1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list1\[1\]\[2\] win.v(59) " "Inferred latch for \"list1\[1\]\[2\]\" at win.v(59)" {  } { { "win.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/win.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1491251801916 "|connect4|win:w1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list1\[1\]\[1\] win.v(59) " "Inferred latch for \"list1\[1\]\[1\]\" at win.v(59)" {  } { { "win.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/win.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1491251801917 "|connect4|win:w1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list1\[1\]\[0\] win.v(59) " "Inferred latch for \"list1\[1\]\[0\]\" at win.v(59)" {  } { { "win.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/win.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1491251801917 "|connect4|win:w1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list1\[0\]\[6\] win.v(59) " "Inferred latch for \"list1\[0\]\[6\]\" at win.v(59)" {  } { { "win.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/win.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1491251801917 "|connect4|win:w1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list1\[0\]\[5\] win.v(59) " "Inferred latch for \"list1\[0\]\[5\]\" at win.v(59)" {  } { { "win.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/win.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1491251801917 "|connect4|win:w1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list1\[0\]\[4\] win.v(59) " "Inferred latch for \"list1\[0\]\[4\]\" at win.v(59)" {  } { { "win.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/win.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1491251801917 "|connect4|win:w1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list1\[0\]\[3\] win.v(59) " "Inferred latch for \"list1\[0\]\[3\]\" at win.v(59)" {  } { { "win.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/win.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1491251801917 "|connect4|win:w1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list1\[0\]\[2\] win.v(59) " "Inferred latch for \"list1\[0\]\[2\]\" at win.v(59)" {  } { { "win.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/win.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1491251801917 "|connect4|win:w1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list1\[0\]\[1\] win.v(59) " "Inferred latch for \"list1\[0\]\[1\]\" at win.v(59)" {  } { { "win.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/win.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1491251801917 "|connect4|win:w1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list1\[0\]\[0\] win.v(59) " "Inferred latch for \"list1\[0\]\[0\]\" at win.v(59)" {  } { { "win.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/win.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1491251801917 "|connect4|win:w1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:d1 " "Elaborating entity \"datapath\" for hierarchy \"datapath:d1\"" {  } { { "connect4.v" "d1" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/connect4.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1491251802280 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "result connect4.v(331) " "Verilog HDL warning at connect4.v(331): object result used but never assigned" {  } { { "connect4.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/connect4.v" 331 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Design Software" 0 -1 1491251802301 "|connect4|datapath:d1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "connect4.v(590) " "Verilog HDL Case Statement information at connect4.v(590): all case item expressions in this case statement are onehot" {  } { { "connect4.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/connect4.v" 590 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1491251802308 "|connect4|datapath:d1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "result 0 connect4.v(331) " "Net \"result\" at connect4.v(331) has no driver or initial value, using a default initial value '0'" {  } { { "connect4.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/connect4.v" 331 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1491251802318 "|connect4|datapath:d1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:c1 " "Elaborating entity \"control\" for hierarchy \"control:c1\"" {  } { { "connect4.v" "c1" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/connect4.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1491251802395 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state connect4.v(148) " "Verilog HDL Always Construct warning at connect4.v(148): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "connect4.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/connect4.v" 148 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1491251802400 "|connect4|control:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.TIE connect4.v(148) " "Inferred latch for \"next_state.TIE\" at connect4.v(148)" {  } { { "connect4.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/connect4.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1491251802405 "|connect4|control:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.P2WIN connect4.v(148) " "Inferred latch for \"next_state.P2WIN\" at connect4.v(148)" {  } { { "connect4.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/connect4.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1491251802405 "|connect4|control:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.DELETE connect4.v(148) " "Inferred latch for \"next_state.DELETE\" at connect4.v(148)" {  } { { "connect4.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/connect4.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1491251802406 "|connect4|control:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.P1WIN connect4.v(148) " "Inferred latch for \"next_state.P1WIN\" at connect4.v(148)" {  } { { "connect4.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/connect4.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1491251802406 "|connect4|control:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.CHECK2 connect4.v(148) " "Inferred latch for \"next_state.CHECK2\" at connect4.v(148)" {  } { { "connect4.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/connect4.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1491251802406 "|connect4|control:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.CHECK1 connect4.v(148) " "Inferred latch for \"next_state.CHECK1\" at connect4.v(148)" {  } { { "connect4.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/connect4.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1491251802407 "|connect4|control:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.PLAYER2 connect4.v(148) " "Inferred latch for \"next_state.PLAYER2\" at connect4.v(148)" {  } { { "connect4.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/connect4.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1491251802407 "|connect4|control:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.PLAYER1 connect4.v(148) " "Inferred latch for \"next_state.PLAYER1\" at connect4.v(148)" {  } { { "connect4.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/connect4.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1491251802408 "|connect4|control:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.DRAW_GRID connect4.v(148) " "Inferred latch for \"next_state.DRAW_GRID\" at connect4.v(148)" {  } { { "connect4.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/connect4.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1491251802408 "|connect4|control:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.START connect4.v(148) " "Inferred latch for \"next_state.START\" at connect4.v(148)" {  } { { "connect4.v" "" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/connect4.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1491251802408 "|connect4|control:c1"}
{ "Error" "ESGN_MULTIPLE_SOURCE" "win control:c1\|win " "Net \"win\", which fans out to \"control:c1\|win\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "win:w1\|win " "Net is fed by \"win:w1\|win\"" {  } { { "win.v" "win" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/win.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1491251802858 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "datapath:d1\|win " "Net is fed by \"datapath:d1\|win\"" {  } { { "connect4.v" "win" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/connect4.v" 288 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1491251802858 ""}  } { { "connect4.v" "win" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/connect4.v" 60 -1 0 } } { "connect4.v" "win" { Text "C:/Users/Eddie/Desktop/Learn/csc258/final project/connect4.v" 114 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Design Software" 0 -1 1491251802858 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Eddie/Desktop/Learn/csc258/final project/output_files/final.map.smsg " "Generated suppressed messages file C:/Users/Eddie/Desktop/Learn/csc258/final project/output_files/final.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1491251802998 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 3 s 31 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 3 errors, 31 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "661 " "Peak virtual memory: 661 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1491251803027 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Apr 03 16:36:43 2017 " "Processing ended: Mon Apr 03 16:36:43 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1491251803027 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1491251803027 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1491251803027 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1491251803027 ""}
