Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Wed Apr 27 11:54:27 2016
| Host         : localhost.localdomain running 64-bit CentOS Linux release 7.2.1511 (Core)
| Command      : report_timing -file ./reports/timing/21bit_normal_adder_timing.rpt
| Design       : normal_adder
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------

Timing Report

Slack:                    inf
  Source:                 a[2]
                            (input port)
  Destination:            s[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.658ns  (logic 6.597ns (33.556%)  route 13.062ns (66.444%))
  Logic Levels:           12  (IBUF=1 LUT3=1 LUT5=8 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  a[2] (IN)
                         net (fo=0)                   0.000     0.000    a[2]
    P15                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  a_IBUF[2]_inst/O
                         net (fo=2, routed)           2.139     3.075    a_IBUF[2]
    SLICE_X43Y21         LUT6 (Prop_lut6_I5_O)        0.124     3.199 r  s_OBUF[4]_inst_i_2/O
                         net (fo=3, routed)           0.835     4.034    c_2
    SLICE_X43Y23         LUT5 (Prop_lut5_I2_O)        0.124     4.158 r  s_OBUF[6]_inst_i_2/O
                         net (fo=3, routed)           0.472     4.630    c_4
    SLICE_X43Y25         LUT5 (Prop_lut5_I2_O)        0.118     4.748 r  s_OBUF[8]_inst_i_2/O
                         net (fo=3, routed)           1.002     5.750    c_6
    SLICE_X43Y27         LUT5 (Prop_lut5_I2_O)        0.354     6.104 r  s_OBUF[10]_inst_i_2/O
                         net (fo=3, routed)           1.002     7.105    c_8
    SLICE_X43Y29         LUT5 (Prop_lut5_I2_O)        0.354     7.459 r  s_OBUF[12]_inst_i_2/O
                         net (fo=3, routed)           1.002     8.461    c_1010_out
    SLICE_X43Y31         LUT5 (Prop_lut5_I2_O)        0.354     8.815 r  s_OBUF[14]_inst_i_2/O
                         net (fo=3, routed)           1.002     9.816    c_12
    SLICE_X43Y33         LUT5 (Prop_lut5_I2_O)        0.354    10.170 r  s_OBUF[16]_inst_i_2/O
                         net (fo=3, routed)           1.002    11.172    c_14
    SLICE_X43Y35         LUT5 (Prop_lut5_I2_O)        0.354    11.526 r  s_OBUF[18]_inst_i_2/O
                         net (fo=3, routed)           1.002    12.528    c_16
    SLICE_X43Y37         LUT5 (Prop_lut5_I2_O)        0.354    12.882 r  s_OBUF[20]_inst_i_2/O
                         net (fo=2, routed)           0.942    13.823    c_18
    SLICE_X43Y39         LUT3 (Prop_lut3_I0_O)        0.354    14.177 r  s_OBUF[19]_inst_i_1/O
                         net (fo=1, routed)           2.664    16.841    s_OBUF[19]
    F20                  OBUF (Prop_obuf_I_O)         2.817    19.658 r  s_OBUF[19]_inst/O
                         net (fo=0)                   0.000    19.658    s[19]
    F20                                                               r  s[19] (OUT)
  -------------------------------------------------------------------    -------------------




