{"vcs1":{"timestamp_begin":1749394081.271113483, "rt":0.77, "ut":0.14, "st":0.08}}
{"vcselab":{"timestamp_begin":1749394082.089602094, "rt":0.38, "ut":0.16, "st":0.04}}
{"link":{"timestamp_begin":1749394082.497545257, "rt":0.15, "ut":0.09, "st":0.04}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1749394081.040745464}
{"VCS_COMP_START_TIME": 1749394081.040745464}
{"VCS_COMP_END_TIME": 1749394084.084335391}
{"VCS_USER_OPTIONS": "-R -sverilog /home/n26130126/Desktop/AOC_Final_Project/AIoC_Final_Project/./sim/TS_AXI_wrapper_tb.sv -f /home/n26130126/Desktop/AOC_Final_Project/AIoC_Final_Project/./src/filelist.f -debug_access+all -full64 +incdir+/home/n26130126/Desktop/AOC_Final_Project/AIoC_Final_Project/./src+/home/n26130126/Desktop/AOC_Final_Project/AIoC_Final_Project/./include+/home/n26130126/Desktop/AOC_Final_Project/AIoC_Final_Project/./sim +notimingcheck +define++FSDB_ALL"}
{"vcs1": {"peak_mem": 313660}}
{"vcselab": {"peak_mem": 179156}}
