Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.42 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.44 secs
 
--> Reading design: proyecto.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "proyecto.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "proyecto"
Output Format                      : NGC
Target Device                      : xc3s1000-5-ft256

---- Source Options
Top Module Name                    : proyecto
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/xavi/Desktop/DAS/common/common.vhd" in Library work.
Package <common> compiled.
Package body <common> compiled.
Compiling vhdl file "C:/Users/xavi/Desktop/DAS/common/synchronizer.vhd" in Library work.
Entity <synchronizer> compiled.
Entity <synchronizer> (Architecture <syn>) compiled.
Compiling vhdl file "C:/Users/xavi/Desktop/DAS/common/edgedetector.vhd" in Library work.
Entity <edgeDetector> compiled.
Entity <edgeDetector> (Architecture <syn>) compiled.
Compiling vhdl file "C:/Users/xavi/Desktop/DAS/common/bin2segs.vhd" in Library work.
Entity <bin2segs> compiled.
Entity <bin2segs> (Architecture <syn>) compiled.
Compiling vhdl file "C:/Users/xavi/Desktop/DAS/common/ps2receiver.vhd" in Library work.
Entity <ps2Receiver> compiled.
Entity <ps2Receiver> (Architecture <syn>) compiled.
Compiling vhdl file "C:/Users/xavi/Desktop/DAS/common/vgaInterface.vhd" in Library work.
Entity <vgaInterface> compiled.
Entity <vgaInterface> (Architecture <syn>) compiled.
Compiling vhdl file "C:/Users/xavi/Desktop/DAS/common/ram1.vhd" in Library work.
Entity <ram1> compiled.
Entity <ram1> (Architecture <syn>) compiled.
Compiling vhdl file "C:/Users/xavi/Desktop/DAS/common/ram2.vhd" in Library work.
Entity <ram2> compiled.
Entity <ram2> (Architecture <syn>) compiled.
Compiling vhdl file "C:/Users/xavi/Desktop/DAS/common/ram3.vhd" in Library work.
Entity <ram3> compiled.
Entity <ram3> (Architecture <syn>) compiled.
Compiling vhdl file "C:/Users/xavi/Desktop/DAS/proyecto/proyecto.vhd" in Library work.
Entity <proyecto> compiled.
Entity <proyecto> (Architecture <syn>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <proyecto> in library <work> (architecture <syn>).

Analyzing hierarchy for entity <synchronizer> in library <work> (architecture <syn>) with generics.
	INIT = '0'
	STAGES = 2

Analyzing hierarchy for entity <synchronizer> in library <work> (architecture <syn>) with generics.
	INIT = '1'
	STAGES = 2

Analyzing hierarchy for entity <bin2segs> in library <work> (architecture <syn>).

Analyzing hierarchy for entity <ps2Receiver> in library <work> (architecture <syn>) with generics.
	REGOUTPUTS = false

Analyzing hierarchy for entity <vgaInterface> in library <work> (architecture <syn>) with generics.
	FREQ = 50000
	SYNCDELAY = 0

Analyzing hierarchy for entity <ram1> in library <work> (architecture <syn>).

Analyzing hierarchy for entity <ram2> in library <work> (architecture <syn>).

Analyzing hierarchy for entity <ram3> in library <work> (architecture <syn>).

Analyzing hierarchy for entity <synchronizer> in library <work> (architecture <syn>) with generics.
	INIT = '1'
	STAGES = 2

Analyzing hierarchy for entity <synchronizer> in library <work> (architecture <syn>) with generics.
	INIT = '1'
	STAGES = 2

Analyzing hierarchy for entity <edgeDetector> in library <work> (architecture <syn>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <proyecto> in library <work> (Architecture <syn>).
WARNING:Xst:1610 - "C:/Users/xavi/Desktop/DAS/proyecto/proyecto.vhd" line 191: Width mismatch. <addrA> has a width of 15 bits but assigned expression is 16-bit wide.
WARNING:Xst:1610 - "C:/Users/xavi/Desktop/DAS/proyecto/proyecto.vhd" line 192: Width mismatch. <addrB> has a width of 15 bits but assigned expression is 16-bit wide.
WARNING:Xst:819 - "C:/Users/xavi/Desktop/DAS/proyecto/proyecto.vhd" line 194: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <dOutA1>, <dOutB1>, <weB>, <dOutA2>, <dOutB2>, <dOutA3>, <dOutB3>
WARNING:Xst:819 - "C:/Users/xavi/Desktop/DAS/proyecto/proyecto.vhd" line 288: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <reiniciar>
WARNING:Xst:819 - "C:/Users/xavi/Desktop/DAS/proyecto/proyecto.vhd" line 352: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <reiniciar>
Entity <proyecto> analyzed. Unit <proyecto> generated.

Analyzing generic Entity <synchronizer.1> in library <work> (Architecture <syn>).
	INIT = '0'
	STAGES = 2
Entity <synchronizer.1> analyzed. Unit <synchronizer.1> generated.

Analyzing generic Entity <synchronizer.2> in library <work> (Architecture <syn>).
	INIT = '1'
	STAGES = 2
Entity <synchronizer.2> analyzed. Unit <synchronizer.2> generated.

Analyzing Entity <bin2segs> in library <work> (Architecture <syn>).
Entity <bin2segs> analyzed. Unit <bin2segs> generated.

Analyzing generic Entity <ps2Receiver> in library <work> (Architecture <syn>).
	REGOUTPUTS = false
WARNING:Xst:753 - "C:/Users/xavi/Desktop/DAS/common/ps2receiver.vhd" line 57: Unconnected output port 'xRise' of component 'edgeDetector'.
Entity <ps2Receiver> analyzed. Unit <ps2Receiver> generated.

Analyzing Entity <edgeDetector> in library <work> (Architecture <syn>).
Entity <edgeDetector> analyzed. Unit <edgeDetector> generated.

Analyzing generic Entity <vgaInterface> in library <work> (Architecture <syn>).
	FREQ = 50000
	SYNCDELAY = 0
WARNING:Xst:819 - "C:/Users/xavi/Desktop/DAS/common/vgaInterface.vhd" line 96: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <pixelCnt>, <cycleCntTC>
Entity <vgaInterface> analyzed. Unit <vgaInterface> generated.

Analyzing Entity <ram1> in library <work> (Architecture <syn>).
WARNING:Xst:790 - "C:/Users/xavi/Desktop/DAS/common/ram1.vhd" line 183: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "C:/Users/xavi/Desktop/DAS/common/ram1.vhd" line 192: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "C:/Users/xavi/Desktop/DAS/common/ram1.vhd" line 194: Index value(s) does not match array range, simulation mismatch.
Entity <ram1> analyzed. Unit <ram1> generated.

Analyzing Entity <ram2> in library <work> (Architecture <syn>).
WARNING:Xst:790 - "C:/Users/xavi/Desktop/DAS/common/ram2.vhd" line 183: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "C:/Users/xavi/Desktop/DAS/common/ram2.vhd" line 192: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "C:/Users/xavi/Desktop/DAS/common/ram2.vhd" line 194: Index value(s) does not match array range, simulation mismatch.
Entity <ram2> analyzed. Unit <ram2> generated.

Analyzing Entity <ram3> in library <work> (Architecture <syn>).
WARNING:Xst:790 - "C:/Users/xavi/Desktop/DAS/common/ram3.vhd" line 183: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "C:/Users/xavi/Desktop/DAS/common/ram3.vhd" line 192: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "C:/Users/xavi/Desktop/DAS/common/ram3.vhd" line 194: Index value(s) does not match array range, simulation mismatch.
Entity <ram3> analyzed. Unit <ram3> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <synchronizer_1>.
    Related source file is "C:/Users/xavi/Desktop/DAS/common/synchronizer.vhd".
    Found 2-bit register for signal <aux>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <synchronizer_1> synthesized.


Synthesizing Unit <synchronizer_2>.
    Related source file is "C:/Users/xavi/Desktop/DAS/common/synchronizer.vhd".
    Found 2-bit register for signal <aux>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <synchronizer_2> synthesized.


Synthesizing Unit <bin2segs>.
    Related source file is "C:/Users/xavi/Desktop/DAS/common/bin2segs.vhd".
    Found 16x7-bit ROM for signal <bin$rom0000>.
    Summary:
	inferred   1 ROM(s).
Unit <bin2segs> synthesized.


Synthesizing Unit <vgaInterface>.
    Related source file is "C:/Users/xavi/Desktop/DAS/common/vgaInterface.vhd".
    Found 1-bit register for signal <vSync>.
    Found 9-bit register for signal <RGB>.
    Found 1-bit register for signal <hSync>.
    Found 10-bit comparator greatequal for signal <blanking$cmp_ge0000> created at line 142.
    Found 10-bit comparator greatequal for signal <blanking$cmp_ge0001> created at line 142.
    Found T flip-flop for signal <cycleCnt<0>>.
    Found 10-bit comparator greatequal for signal <hSyncInt$cmp_ge0000> created at line 139.
    Found 10-bit comparator less for signal <hSyncInt$cmp_lt0000> created at line 139.
    Found 10-bit up counter for signal <lineCnt>.
    Found 10-bit up counter for signal <pixelCnt>.
    Found 10-bit comparator greatequal for signal <vSyncInt$cmp_ge0000> created at line 140.
    Found 10-bit comparator less for signal <vSyncInt$cmp_lt0000> created at line 140.
    Summary:
	inferred   2 Counter(s).
	inferred   1 T-type flip-flop(s).
	inferred  11 D-type flip-flop(s).
	inferred   6 Comparator(s).
Unit <vgaInterface> synthesized.


Synthesizing Unit <ram1>.
    Related source file is "C:/Users/xavi/Desktop/DAS/common/ram1.vhd".
WARNING:Xst:647 - Input <rst_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 19200x4-bit dual-port RAM <Mram_ram> for signal <ram>.
    Found 4-bit register for signal <dOutA>.
    Found 4-bit register for signal <dOutB>.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <ram1> synthesized.


Synthesizing Unit <ram2>.
    Related source file is "C:/Users/xavi/Desktop/DAS/common/ram2.vhd".
WARNING:Xst:647 - Input <rst_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 19200x4-bit dual-port RAM <Mram_ram> for signal <ram>.
    Found 4-bit register for signal <dOutA>.
    Found 4-bit register for signal <dOutB>.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <ram2> synthesized.


Synthesizing Unit <ram3>.
    Related source file is "C:/Users/xavi/Desktop/DAS/common/ram3.vhd".
WARNING:Xst:647 - Input <rst_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 19200x4-bit dual-port RAM <Mram_ram> for signal <ram>.
    Found 4-bit register for signal <dOutA>.
    Found 4-bit register for signal <dOutB>.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <ram3> synthesized.


Synthesizing Unit <edgeDetector>.
    Related source file is "C:/Users/xavi/Desktop/DAS/common/edgedetector.vhd".
    Found 1-bit register for signal <aux1>.
    Found 1-bit register for signal <aux2>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <edgeDetector> synthesized.


Synthesizing Unit <ps2Receiver>.
    Related source file is "C:/Users/xavi/Desktop/DAS/common/ps2receiver.vhd".
    Found 1-bit xor9 for signal <parityOK>.
    Found 11-bit register for signal <ps2DataShf>.
    Summary:
	inferred  11 D-type flip-flop(s).
	inferred   1 Xor(s).
Unit <ps2Receiver> synthesized.


Synthesizing Unit <proyecto>.
    Related source file is "C:/Users/xavi/Desktop/DAS/proyecto/proyecto.vhd".
WARNING:Xst:646 - Signal <pixelAux<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <lineAux<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dOutA<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:643 - "C:/Users/xavi/Desktop/DAS/proyecto/proyecto.vhd" line 192: The result of a 8x8-bit multiplication is partially used. Only the 15 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "C:/Users/xavi/Desktop/DAS/proyecto/proyecto.vhd" line 191: The result of a 8x8-bit multiplication is partially used. Only the 15 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
    Found 15-bit adder for signal <addrA>.
    Found 8x8-bit multiplier for signal <addrA$mult0000> created at line 191.
    Found 15-bit adder for signal <addrB>.
    Found 8x8-bit multiplier for signal <addrB$mult0000> created at line 192.
    Found 1-bit register for signal <aP<0>>.
    Found 31-bit up counter for signal <count>.
    Found 31-bit comparator equal for signal <count$cmp_eq0000> created at line 240.
    Found 1-bit register for signal <dir<0>>.
    Found 1-bit register for signal <dir0<0>>.
    Found 8-bit comparator greater for signal <dir_0$cmp_gt0000> created at line 303.
    Found 8-bit comparator greater for signal <dir_0$cmp_gt0001> created at line 324.
    Found 8-bit comparator less for signal <dir_0$cmp_lt0000> created at line 303.
    Found 8-bit comparator less for signal <dir_0$cmp_lt0001> created at line 324.
    Found 1-bit register for signal <lP<0>>.
    Found 1-bit register for signal <mover<0>>.
    Found 31-bit comparator equal for signal <mover_0$cmp_eq0000> created at line 240.
    Found 8-bit comparator equal for signal <pelota$cmp_eq0000> created at line 221.
    Found 8-bit comparator equal for signal <pelota$cmp_eq0001> created at line 221.
    Found 1-bit register for signal <pP<0>>.
    Found 1-bit register for signal <qP<0>>.
    Found 8-bit adder for signal <raquetaDer$add0000> created at line 220.
    Found 8-bit comparator greatequal for signal <raquetaDer$cmp_ge0000> created at line 220.
    Found 8-bit comparator less for signal <raquetaDer$cmp_lt0000> created at line 220.
    Found 8-bit adder for signal <raquetaIzq$add0000> created at line 219.
    Found 8-bit comparator greatequal for signal <raquetaIzq$cmp_ge0000> created at line 219.
    Found 8-bit comparator less for signal <raquetaIzq$cmp_lt0000> created at line 219.
    Found 1-bit register for signal <spcP<0>>.
    Found 20-bit register for signal <speed>.
    Found 8-bit adder for signal <speed$add0000> created at line 303.
    Found 8-bit adder for signal <speed$add0001> created at line 303.
    Found 8-bit adder for signal <speed$add0002> created at line 324.
    Found 8-bit comparator greatequal for signal <speed$cmp_ge0000> created at line 303.
    Found 8-bit comparator greatequal for signal <speed$cmp_ge0001> created at line 303.
    Found 8-bit comparator greatequal for signal <speed$cmp_ge0002> created at line 324.
    Found 8-bit comparator greatequal for signal <speed$cmp_ge0003> created at line 324.
    Found 8-bit comparator greater for signal <speed$cmp_gt0000> created at line 301.
    Found 8-bit comparator greater for signal <speed$cmp_gt0001> created at line 322.
    Found 8-bit comparator lessequal for signal <speed$cmp_le0000> created at line 303.
    Found 8-bit comparator lessequal for signal <speed$cmp_le0001> created at line 303.
    Found 8-bit comparator lessequal for signal <speed$cmp_le0002> created at line 324.
    Found 8-bit comparator lessequal for signal <speed$cmp_le0003> created at line 324.
    Found 8-bit comparator less for signal <speed$cmp_lt0000> created at line 301.
    Found 8-bit comparator less for signal <speed$cmp_lt0001> created at line 322.
    Found 1-bit register for signal <state<0>>.
    Found 1-bit register for signal <weB>.
    Found 8-bit updown counter for signal <xBall>.
    Found 8-bit addsub for signal <xBall$addsub0000>.
    Found 8-bit register for signal <yBall>.
    Found 8-bit addsub for signal <yBall$addsub0000>.
    Found 8-bit updown counter for signal <yLeft>.
    Found 8-bit comparator greatequal for signal <yLeft$cmp_ge0000> created at line 278.
    Found 8-bit comparator greater for signal <yLeft$cmp_gt0000> created at line 277.
    Found 8-bit comparator lessequal for signal <yLeft$cmp_le0000> created at line 277.
    Found 8-bit updown counter for signal <yRight>.
    Found 8-bit comparator greatequal for signal <yRight$cmp_ge0000> created at line 260.
    Found 8-bit comparator greater for signal <yRight$cmp_gt0000> created at line 259.
    Found 8-bit comparator lessequal for signal <yRight$cmp_le0000> created at line 259.
    Summary:
	inferred   4 Counter(s).
	inferred  30 D-type flip-flop(s).
	inferred   9 Adder/Subtractor(s).
	inferred   2 Multiplier(s).
	inferred  30 Comparator(s).
Unit <proyecto> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 19200x4-bit dual-port RAM                             : 3
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Multipliers                                          : 2
 8x8-bit multiplier                                    : 2
# Adders/Subtractors                                   : 9
 15-bit adder                                          : 2
 8-bit adder                                           : 5
 8-bit addsub                                          : 2
# Counters                                             : 6
 10-bit up counter                                     : 2
 31-bit up counter                                     : 1
 8-bit updown counter                                  : 3
# Registers                                            : 38
 1-bit register                                        : 28
 11-bit register                                       : 1
 20-bit register                                       : 1
 4-bit register                                        : 6
 8-bit register                                        : 1
 9-bit register                                        : 1
# Toggle Registers                                     : 1
 T flip-flop                                           : 1
# Comparators                                          : 36
 10-bit comparator greatequal                          : 4
 10-bit comparator less                                : 2
 31-bit comparator equal                               : 2
 8-bit comparator equal                                : 2
 8-bit comparator greatequal                           : 8
 8-bit comparator greater                              : 6
 8-bit comparator less                                 : 6
 8-bit comparator lessequal                            : 6
# Xors                                                 : 1
 1-bit xor9                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1293 - FF/Latch <speed_0> has a constant value of 0 in block <proyecto>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <speed_1> has a constant value of 0 in block <proyecto>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <speed_2> has a constant value of 0 in block <proyecto>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <speed_4> has a constant value of 1 in block <proyecto>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <speed_5> has a constant value of 1 in block <proyecto>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <speed_6> has a constant value of 1 in block <proyecto>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <speed_8> has a constant value of 1 in block <proyecto>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <speed_10> has a constant value of 0 in block <proyecto>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <speed_11> has a constant value of 0 in block <proyecto>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <speed_12> has a constant value of 1 in block <proyecto>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <speed_15> has a constant value of 1 in block <proyecto>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <speed_16> has a constant value of 1 in block <proyecto>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <speed_18> has a constant value of 1 in block <proyecto>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <dOutA_3> of sequential type is unconnected in block <level1>.
WARNING:Xst:2677 - Node <dOutA_3> of sequential type is unconnected in block <level2>.
WARNING:Xst:2677 - Node <dOutA_3> of sequential type is unconnected in block <level3>.

Synthesizing (advanced) Unit <ram1>.
INFO:Xst:3226 - The RAM <Mram_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <dOutB> <dOutA>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 19200-word x 4-bit                  |          |
    |     mode           | no-change                           |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <weB>           | high     |
    |     addrA          | connected to signal <addrB>         |          |
    |     diA            | connected to internal node          |          |
    |     doA            | connected to signal <dOutB>         |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 19200-word x 4-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <addrA>         |          |
    |     doB            | connected to signal <dOutA>         |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <ram1> synthesized (advanced).

Synthesizing (advanced) Unit <ram2>.
INFO:Xst:3226 - The RAM <Mram_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <dOutB> <dOutA>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 19200-word x 4-bit                  |          |
    |     mode           | no-change                           |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <weB>           | high     |
    |     addrA          | connected to signal <addrB>         |          |
    |     diA            | connected to internal node          |          |
    |     doA            | connected to signal <dOutB>         |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 19200-word x 4-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <addrA>         |          |
    |     doB            | connected to signal <dOutA>         |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <ram2> synthesized (advanced).

Synthesizing (advanced) Unit <ram3>.
INFO:Xst:3226 - The RAM <Mram_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <dOutB> <dOutA>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 19200-word x 4-bit                  |          |
    |     mode           | no-change                           |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <weB>           | high     |
    |     addrA          | connected to signal <addrB>         |          |
    |     diA            | connected to internal node          |          |
    |     doA            | connected to signal <dOutB>         |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 19200-word x 4-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <addrA>         |          |
    |     doB            | connected to signal <dOutA>         |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <ram3> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 19200x4-bit dual-port block RAM                       : 3
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Multipliers                                          : 2
 8x8-bit multiplier                                    : 2
# Adders/Subtractors                                   : 9
 15-bit adder                                          : 2
 8-bit adder                                           : 5
 8-bit addsub                                          : 2
# Counters                                             : 6
 10-bit up counter                                     : 2
 31-bit up counter                                     : 1
 8-bit updown counter                                  : 3
# Registers                                            : 69
 Flip-Flops                                            : 69
# Comparators                                          : 36
 10-bit comparator greatequal                          : 4
 10-bit comparator less                                : 2
 31-bit comparator equal                               : 2
 8-bit comparator equal                                : 2
 8-bit comparator greatequal                           : 8
 8-bit comparator greater                              : 6
 8-bit comparator less                                 : 6
 8-bit comparator lessequal                            : 6
# Xors                                                 : 1
 1-bit xor9                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <speed_0> has a constant value of 0 in block <proyecto>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <speed_1> has a constant value of 0 in block <proyecto>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <speed_2> has a constant value of 0 in block <proyecto>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <speed_4> has a constant value of 1 in block <proyecto>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <speed_5> has a constant value of 1 in block <proyecto>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <speed_6> has a constant value of 1 in block <proyecto>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <speed_8> has a constant value of 1 in block <proyecto>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <speed_10> has a constant value of 0 in block <proyecto>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <speed_11> has a constant value of 0 in block <proyecto>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <speed_12> has a constant value of 1 in block <proyecto>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <speed_15> has a constant value of 1 in block <proyecto>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <speed_16> has a constant value of 1 in block <proyecto>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <speed_18> has a constant value of 1 in block <proyecto>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <speed_3> in Unit <proyecto> is equivalent to the following 3 FFs/Latches, which will be removed : <speed_7> <speed_17> <speed_19> 
INFO:Xst:2261 - The FF/Latch <speed_9> in Unit <proyecto> is equivalent to the following 2 FFs/Latches, which will be removed : <speed_13> <speed_14> 
INFO:Xst:2261 - The FF/Latch <RGB_0> in Unit <vgaInterface> is equivalent to the following 5 FFs/Latches, which will be removed : <RGB_1> <RGB_3> <RGB_4> <RGB_6> <RGB_7> 
INFO:Xst:2261 - The FF/Latch <inst_LPM_FF1> in Unit <proyecto> is equivalent to the following 2 FFs/Latches, which will be removed : <inst_LPM_FF3> <inst_LPM_FF5> 
WARNING:Xst:2170 - Unit proyecto : the following signal(s) form a combinatorial loop: finPartida, reiniciar, speed_and0000.

Optimizing unit <proyecto> ...

Optimizing unit <vgaInterface> ...

Optimizing unit <ps2Receiver> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block proyecto, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 133
 Flip-Flops                                            : 133

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : proyecto.ngr
Top Level Output File Name         : proyecto
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 27

Cell Usage :
# BELS                             : 843
#      GND                         : 16
#      INV                         : 20
#      LUT1                        : 30
#      LUT2                        : 143
#      LUT2_D                      : 1
#      LUT2_L                      : 3
#      LUT3                        : 114
#      LUT3_D                      : 7
#      LUT3_L                      : 2
#      LUT4                        : 171
#      LUT4_D                      : 21
#      LUT4_L                      : 15
#      MUXCY                       : 188
#      MUXF5                       : 14
#      VCC                         : 1
#      XORCY                       : 97
# FlipFlops/Latches                : 133
#      FD                          : 1
#      FDC                         : 42
#      FDCE                        : 39
#      FDCPE                       : 16
#      FDE                         : 5
#      FDP                         : 14
#      FDPE                        : 16
# RAMS                             : 15
#      RAMB16                      : 15
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 26
#      IBUF                        : 7
#      OBUF                        : 19
# MULTs                            : 2
#      MULT18X18                   : 2
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1000ft256-5 

 Number of Slices:                      271  out of   7680     3%  
 Number of Slice Flip Flops:            133  out of  15360     0%  
 Number of 4 input LUTs:                527  out of  15360     3%  
 Number of IOs:                          27
 Number of bonded IOBs:                  27  out of    173    15%  
 Number of BRAMs:                        15  out of     24    62%  
 Number of MULT18X18s:                    2  out of     24     8%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
osc                                | BUFGP                  | 148   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
----------------------------------------------------------------------------------------------+-----------------------------+-------+
Control Signal                                                                                | Buffer(FF name)             | Load  |
----------------------------------------------------------------------------------------------+-----------------------------+-------+
ps2KeyboardInterface/ps2ClkEdgeDetector/rst_n_inv(screenInteface/cycleCnt_0_Aclr_inv1_INV_0:O)| NONE(aP_0)                  | 110   |
xBall_0__or0000(xBall_0__or00001:O)                                                           | NONE(dir0_0)                | 14    |
N0(XST_GND:G)                                                                                 | NONE(xBall_0)               | 11    |
reiniciar(reiniciar_0_and00001:O)                                                             | NONE(xBall_1)               | 5     |
resetSyncronizer/rst_n_inv(resetSyncronizer/rst_n_inv1_INV_0:O)                               | NONE(resetSyncronizer/aux_0)| 2     |
xBall_5__and0000(xBall_5__and00001:O)                                                         | NONE(xBall_5)               | 1     |
----------------------------------------------------------------------------------------------+-----------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 13.220ns (Maximum Frequency: 75.640MHz)
   Minimum input arrival time before clock: 2.732ns
   Maximum output required time after clock: 8.000ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'osc'
  Clock period: 13.220ns (frequency: 75.640MHz)
  Total number of paths / destination ports: 73975 / 625
-------------------------------------------------------------------------
Delay:               13.220ns (Levels of Logic = 9)
  Source:            switchesSynchronizer[3].switchsynchronizer/aux_1 (FF)
  Destination:       yBall_6 (FF)
  Source Clock:      osc rising
  Destination Clock: osc rising

  Data Path: switchesSynchronizer[3].switchsynchronizer/aux_1 to yBall_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q             12   0.626   1.245  switchesSynchronizer[3].switchsynchronizer/aux_1 (switchesSynchronizer[3].switchsynchronizer/aux_1)
     LUT4_D:I0->O          6   0.479   0.876  dOutA<0>11 (N141)
     LUT4:I3->O            1   0.479   0.740  dOutB<1>52 (dOutB<1>52)
     LUT4:I2->O            4   0.479   0.949  dOutB<1>55 (dOutB<1>)
     LUT3:I1->O           36   0.479   1.618  speed_cmp_eq00001 (speed_cmp_eq0000)
     LUT4_D:I3->O         10   0.479   0.987  yBall_mux000549 (yBall_mux000549)
     LUT4_D:I3->LO         1   0.479   0.159  Maddsub_yBall_addsub0000_lut<1>1 (N268)
     LUT3:I2->O            3   0.479   0.830  Maddsub_yBall_addsub0000_cy<1>11 (Maddsub_yBall_addsub0000_cy<1>)
     LUT3_D:I2->O          1   0.479   0.704  Maddsub_yBall_addsub0000_cy<3>11 (Maddsub_yBall_addsub0000_cy<3>)
     LUT4:I3->O            1   0.479   0.000  yBall_mux0004<1>1 (yBall_mux0004<1>)
     FDCPE:D                   0.176          yBall_6
    ----------------------------------------
    Total                     13.220ns (5.113ns logic, 8.107ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'osc'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              2.732ns (Levels of Logic = 2)
  Source:            switches_n<0> (PAD)
  Destination:       switchesSynchronizer[0].switchsynchronizer/aux_0 (FF)
  Destination Clock: osc rising

  Data Path: switches_n<0> to switchesSynchronizer[0].switchsynchronizer/aux_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.715   0.681  switches_n_0_IBUF (switches_n_0_IBUF)
     INV:I->O              1   0.479   0.681  switchesSynchronizer[0]_switchsynchronizer_not00001_INV_0 (switchesSynchronizer[0]_switchsynchronizer_not0000)
     FDP:D                     0.176          switchesSynchronizer[0].switchsynchronizer/aux_0
    ----------------------------------------
    Total                      2.732ns (1.370ns logic, 1.362ns route)
                                       (50.2% logic, 49.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'osc'
  Total number of paths / destination ports: 39 / 18
-------------------------------------------------------------------------
Offset:              8.000ns (Levels of Logic = 2)
  Source:            switchesSynchronizer[0].switchsynchronizer/aux_1 (FF)
  Destination:       display<3> (PAD)
  Source Clock:      osc rising

  Data Path: switchesSynchronizer[0].switchsynchronizer/aux_1 to display<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q             15   0.626   1.305  switchesSynchronizer[0].switchsynchronizer/aux_1 (switchesSynchronizer[0].switchsynchronizer/aux_1)
     LUT4:I0->O            1   0.479   0.681  display7/Mrom_bin_rom000061 (display_2_OBUF)
     OBUF:I->O                 4.909          display_2_OBUF (display<2>)
    ----------------------------------------
    Total                      8.000ns (6.014ns logic, 1.986ns route)
                                       (75.2% logic, 24.8% route)

=========================================================================


Total REAL time to Xst completion: 16.00 secs
Total CPU time to Xst completion: 16.43 secs
 
--> 

Total memory usage is 4632468 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   54 (   0 filtered)
Number of infos    :    8 (   0 filtered)

