#-----------------------------------------------------------
# Vivado v2020.2.2 (64-bit)
# SW Build 3118627 on Tue Feb  9 05:14:06 MST 2021
# IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
# Start of session at: Fri Jul  9 03:58:52 2021
# Process ID: 844
# Current directory: E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3980 E:\Xilinx_project\HDL_projects_for_digital_circuit_course\MCU_ff\MCU_f.xpr
# Log file: E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/vivado.log
# Journal file: E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.xpr
INFO: [Project 1-313] Project file moved from 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_f' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Program_files/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
file mkdir E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.srcs/sim_1/new/sim_tb.vhd w ]
add_files -fileset sim_1 E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.srcs/sim_1/new/sim_tb.vhd
update_compile_order -fileset sim_1
set_property top sim_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Program_files/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim/sort_input.coe'
INFO: [SIM-utils-43] Exported 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim/ROM.mif'
INFO: [SIM-utils-43] Exported 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim/program.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj sim_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.gen/sources_1/ip/clk_wiz/clk_wiz_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clk_wiz_clk_wiz_clk_wiz'
INFO: [VRFC 10-3107] analyzing entity 'clk_wiz'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.gen/sources_1/ip/RAM/RAM_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RAM_spram'
INFO: [VRFC 10-3107] analyzing entity 'RAM_dist_mem_gen_v8_0_13_synth'
INFO: [VRFC 10-3107] analyzing entity 'RAM_dist_mem_gen_v8_0_13'
INFO: [VRFC 10-3107] analyzing entity 'RAM'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.gen/sources_1/ip/ROM/ROM_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ROM_dist_mem_gen_v8_0_13_rom'
INFO: [VRFC 10-3107] analyzing entity 'ROM_dist_mem_gen_v8_0_13_synth'
INFO: [VRFC 10-3107] analyzing entity 'ROM_dist_mem_gen_v8_0_13'
INFO: [VRFC 10-3107] analyzing entity 'ROM'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.gen/sources_1/ip/ila/sim/ila.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ila'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.srcs/sources_1/imports/new/adder_simple.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'adder_simple'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.srcs/sources_1/imports/new/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alu'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.srcs/sources_1/imports/new/aludec.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'aludec'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.srcs/sources_1/imports/new/controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'controller'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.srcs/sources_1/imports/new/datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.srcs/sources_1/imports/new/flopr.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'flopr'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.srcs/sources_1/imports/new/maindec.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'maindec'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.srcs/sources_1/imports/new/mips.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.srcs/sources_1/imports/new/mux2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux2'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.srcs/sources_1/imports/new/regfile.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'regfile'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.srcs/sources_1/imports/new/signext.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'signext'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.srcs/sim_1/new/sim_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim'
"xelab -wto 2e5e47bd28634a0f8322a812bdba1bac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_behav xil_defaultlib.sim_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Program_files/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 2e5e47bd28634a0f8322a812bdba1bac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_behav xil_defaultlib.sim_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.glbl
Compiling architecture ila_arch of entity xil_defaultlib.ila [ila_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000100...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100100100011000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000100100100100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100110100100110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100110010010010001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001110011010010011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000001110001110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110100000100001001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000010100100100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000001001000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000110000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000100")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100100010010011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01001111100100110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001111100000100100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010010010010010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000010010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000001010010001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000001000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000001000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000010001000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000000010000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000010000000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010010000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11000011001000000110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110110011101010100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110010100110100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11000101001000000101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010010010010010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100000110100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010001010111101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010101100010100001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01001001100000011011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101011011001011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01011010110011100101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100100000000011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000010000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000010000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000110000000001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01001001001001001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100100001010011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010100010001011000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100100010010011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11000100101110010010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01001001001011001011...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000011000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01001001001001001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000011010011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110001000000111001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000010000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000110000010000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100010000001000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010001100000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100001100100010111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000001101100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000010010010010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11000011011010010010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110110010010011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01001001111001110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010010111111011010...]
Compiling architecture structure of entity xil_defaultlib.ROM_dist_mem_gen_v8_0_13_rom [rom_dist_mem_gen_v8_0_13_rom_def...]
Compiling architecture structure of entity xil_defaultlib.ROM_dist_mem_gen_v8_0_13_synth [rom_dist_mem_gen_v8_0_13_synth_d...]
Compiling architecture structure of entity xil_defaultlib.ROM_dist_mem_gen_v8_0_13 [rom_dist_mem_gen_v8_0_13_default]
Compiling architecture structure of entity xil_defaultlib.ROM [rom_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture ram64x1s_v of entity unisim.RAM64X1S [\RAM64X1S(init="0000000000000000...]
Compiling architecture ram64x1s_v of entity unisim.RAM64X1S [\RAM64X1S(init="0000000000000000...]
Compiling architecture ram64x1s_v of entity unisim.RAM64X1S [\RAM64X1S(init="0000000000000000...]
Compiling architecture ram64x1s_v of entity unisim.RAM64X1S [\RAM64X1S(init="0000000000000000...]
Compiling architecture ram64x1s_v of entity unisim.RAM64X1S [\RAM64X1S(init="0000000000000000...]
Compiling architecture ram64x1s_v of entity unisim.RAM64X1S [\RAM64X1S(init="0000000000000000...]
Compiling architecture ram64x1s_v of entity unisim.RAM64X1S [\RAM64X1S(init="0000000000000000...]
Compiling architecture ram64x1s_v of entity unisim.RAM64X1S [\RAM64X1S(init="0000000000000000...]
Compiling architecture ram64x1s_v of entity unisim.RAM64X1S [\RAM64X1S(init="0000000000000000...]
Compiling architecture ram64x1s_v of entity unisim.RAM64X1S [\RAM64X1S(init="0000000000000000...]
Compiling architecture ram64x1s_v of entity unisim.RAM64X1S [\RAM64X1S(init="0000000000000000...]
Compiling architecture ram64x1s_v of entity unisim.RAM64X1S [\RAM64X1S(init="0000000000000000...]
Compiling architecture ram64x1s_v of entity unisim.RAM64X1S [\RAM64X1S(init="0000000000000000...]
Compiling architecture ram64x1s_v of entity unisim.RAM64X1S [\RAM64X1S(init="0000000000000000...]
Compiling architecture ram64x1s_v of entity unisim.RAM64X1S [\RAM64X1S(init="0000000000000000...]
Compiling architecture ram64x1s_v of entity unisim.RAM64X1S [\RAM64X1S(init="0000000000000000...]
Compiling architecture structure of entity xil_defaultlib.RAM_spram [ram_spram_default]
Compiling architecture structure of entity xil_defaultlib.RAM_dist_mem_gen_v8_0_13_synth [ram_dist_mem_gen_v8_0_13_synth_d...]
Compiling architecture structure of entity xil_defaultlib.RAM_dist_mem_gen_v8_0_13 [ram_dist_mem_gen_v8_0_13_default]
Compiling architecture structure of entity xil_defaultlib.RAM [ram_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=10.0...]
Compiling architecture structure of entity xil_defaultlib.clk_wiz_clk_wiz_clk_wiz [clk_wiz_clk_wiz_clk_wiz_default]
Compiling architecture structure of entity xil_defaultlib.clk_wiz [clk_wiz_default]
Compiling architecture behave of entity xil_defaultlib.maindec [maindec_default]
Compiling architecture behavioral of entity xil_defaultlib.aludec [aludec_default]
Compiling architecture struct of entity xil_defaultlib.controller [controller_default]
Compiling architecture behavioral of entity xil_defaultlib.flopr [\flopr(width=32)\]
Compiling architecture behavioral of entity xil_defaultlib.adder_simple [adder_simple_default]
Compiling architecture behavioral of entity xil_defaultlib.mux2 [\mux2(width=32)\]
Compiling architecture behavioral of entity xil_defaultlib.regfile [regfile_default]
Compiling architecture behavioral of entity xil_defaultlib.mux2 [\mux2(width=5)\]
Compiling architecture behavioral of entity xil_defaultlib.signext [signext_default]
Compiling architecture synth of entity xil_defaultlib.alu [alu_default]
Compiling architecture struct of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture struct of entity xil_defaultlib.mips [mips_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_tb
Built simulation snapshot sim_tb_behav

****** Webtalk v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:14:06 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim/xsim.dir/sim_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim/xsim.dir/sim_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Jul  9 04:06:25 2021. For additional details about this file, please refer to the WebTalk help file at D:/Program_files/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Jul  9 04:06:25 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1027.234 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_tb_behav -key {Behavioral:sim_1:Functional:sim_tb} -tclbatch {sim_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator v2020.2.2
Time resolution is 1 ps
source sim_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:22 . Memory (MB): peak = 1027.234 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1027.234 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Program_files/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim/sort_input.coe'
INFO: [SIM-utils-43] Exported 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim/ROM.mif'
INFO: [SIM-utils-43] Exported 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim/program.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_tb_vlog.prj"
"xvhdl --incr --relax -prj sim_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim'
"xelab -wto 2e5e47bd28634a0f8322a812bdba1bac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_behav xil_defaultlib.sim_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Program_files/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 2e5e47bd28634a0f8322a812bdba1bac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_behav xil_defaultlib.sim_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator v2020.2.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1027.234 ; gain = 0.000
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Program_files/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim/sort_input.coe'
INFO: [SIM-utils-43] Exported 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim/ROM.mif'
INFO: [SIM-utils-43] Exported 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim/program.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_tb_vlog.prj"
"xvhdl --incr --relax -prj sim_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim'
"xelab -wto 2e5e47bd28634a0f8322a812bdba1bac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_behav xil_defaultlib.sim_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Program_files/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 2e5e47bd28634a0f8322a812bdba1bac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_behav xil_defaultlib.sim_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_tb_behav -key {Behavioral:sim_1:Functional:sim_tb} -tclbatch {sim_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator v2020.2.2
Time resolution is 1 ps
source sim_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1714.480 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Program_files/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim/sort_input.coe'
INFO: [SIM-utils-43] Exported 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim/ROM.mif'
INFO: [SIM-utils-43] Exported 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim/program.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_tb_vlog.prj"
"xvhdl --incr --relax -prj sim_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim'
"xelab -wto 2e5e47bd28634a0f8322a812bdba1bac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_behav xil_defaultlib.sim_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Program_files/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 2e5e47bd28634a0f8322a812bdba1bac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_behav xil_defaultlib.sim_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator v2020.2.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1714.480 ; gain = 0.000
run 100 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Program_files/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim/sort_input.coe'
INFO: [SIM-utils-43] Exported 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim/ROM.mif'
INFO: [SIM-utils-43] Exported 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim/program.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_tb_vlog.prj"
"xvhdl --incr --relax -prj sim_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.srcs/sim_1/new/sim_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim'
"xelab -wto 2e5e47bd28634a0f8322a812bdba1bac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_behav xil_defaultlib.sim_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Program_files/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 2e5e47bd28634a0f8322a812bdba1bac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_behav xil_defaultlib.sim_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.glbl
Compiling architecture ila_arch of entity xil_defaultlib.ila [ila_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000100...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100100100011000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000100100100100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100110100100110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100110010010010001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001110011010010011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000001110001110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110100000100001001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000010100100100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000001001000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000110000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000100")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100100010010011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01001111100100110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001111100000100100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010010010010010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000010010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000001010010001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000001000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000001000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000010001000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000000010000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000010000000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010010000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11000011001000000110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110110011101010100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110010100110100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11000101001000000101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010010010010010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100000110100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010001010111101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010101100010100001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01001001100000011011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101011011001011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01011010110011100101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100100000000011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000010000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000010000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000110000000001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01001001001001001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100100001010011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010100010001011000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100100010010011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11000100101110010010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01001001001011001011...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000011000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01001001001001001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000011010011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110001000000111001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000010000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000110000010000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100010000001000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010001100000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100001100100010111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000001101100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000010010010010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11000011011010010010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110110010010011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01001001111001110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010010111111011010...]
Compiling architecture structure of entity xil_defaultlib.ROM_dist_mem_gen_v8_0_13_rom [rom_dist_mem_gen_v8_0_13_rom_def...]
Compiling architecture structure of entity xil_defaultlib.ROM_dist_mem_gen_v8_0_13_synth [rom_dist_mem_gen_v8_0_13_synth_d...]
Compiling architecture structure of entity xil_defaultlib.ROM_dist_mem_gen_v8_0_13 [rom_dist_mem_gen_v8_0_13_default]
Compiling architecture structure of entity xil_defaultlib.ROM [rom_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture ram64x1s_v of entity unisim.RAM64X1S [\RAM64X1S(init="0000000000000000...]
Compiling architecture ram64x1s_v of entity unisim.RAM64X1S [\RAM64X1S(init="0000000000000000...]
Compiling architecture ram64x1s_v of entity unisim.RAM64X1S [\RAM64X1S(init="0000000000000000...]
Compiling architecture ram64x1s_v of entity unisim.RAM64X1S [\RAM64X1S(init="0000000000000000...]
Compiling architecture ram64x1s_v of entity unisim.RAM64X1S [\RAM64X1S(init="0000000000000000...]
Compiling architecture ram64x1s_v of entity unisim.RAM64X1S [\RAM64X1S(init="0000000000000000...]
Compiling architecture ram64x1s_v of entity unisim.RAM64X1S [\RAM64X1S(init="0000000000000000...]
Compiling architecture ram64x1s_v of entity unisim.RAM64X1S [\RAM64X1S(init="0000000000000000...]
Compiling architecture ram64x1s_v of entity unisim.RAM64X1S [\RAM64X1S(init="0000000000000000...]
Compiling architecture ram64x1s_v of entity unisim.RAM64X1S [\RAM64X1S(init="0000000000000000...]
Compiling architecture ram64x1s_v of entity unisim.RAM64X1S [\RAM64X1S(init="0000000000000000...]
Compiling architecture ram64x1s_v of entity unisim.RAM64X1S [\RAM64X1S(init="0000000000000000...]
Compiling architecture ram64x1s_v of entity unisim.RAM64X1S [\RAM64X1S(init="0000000000000000...]
Compiling architecture ram64x1s_v of entity unisim.RAM64X1S [\RAM64X1S(init="0000000000000000...]
Compiling architecture ram64x1s_v of entity unisim.RAM64X1S [\RAM64X1S(init="0000000000000000...]
Compiling architecture ram64x1s_v of entity unisim.RAM64X1S [\RAM64X1S(init="0000000000000000...]
Compiling architecture structure of entity xil_defaultlib.RAM_spram [ram_spram_default]
Compiling architecture structure of entity xil_defaultlib.RAM_dist_mem_gen_v8_0_13_synth [ram_dist_mem_gen_v8_0_13_synth_d...]
Compiling architecture structure of entity xil_defaultlib.RAM_dist_mem_gen_v8_0_13 [ram_dist_mem_gen_v8_0_13_default]
Compiling architecture structure of entity xil_defaultlib.RAM [ram_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=10.0...]
Compiling architecture structure of entity xil_defaultlib.clk_wiz_clk_wiz_clk_wiz [clk_wiz_clk_wiz_clk_wiz_default]
Compiling architecture structure of entity xil_defaultlib.clk_wiz [clk_wiz_default]
Compiling architecture behave of entity xil_defaultlib.maindec [maindec_default]
Compiling architecture behavioral of entity xil_defaultlib.aludec [aludec_default]
Compiling architecture struct of entity xil_defaultlib.controller [controller_default]
Compiling architecture behavioral of entity xil_defaultlib.flopr [\flopr(width=32)\]
Compiling architecture behavioral of entity xil_defaultlib.adder_simple [adder_simple_default]
Compiling architecture behavioral of entity xil_defaultlib.mux2 [\mux2(width=32)\]
Compiling architecture behavioral of entity xil_defaultlib.regfile [regfile_default]
Compiling architecture behavioral of entity xil_defaultlib.mux2 [\mux2(width=5)\]
Compiling architecture behavioral of entity xil_defaultlib.signext [signext_default]
Compiling architecture synth of entity xil_defaultlib.alu [alu_default]
Compiling architecture struct of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture struct of entity xil_defaultlib.mips [mips_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_tb
Built simulation snapshot sim_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1714.480 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_tb_behav -key {Behavioral:sim_1:Functional:sim_tb} -tclbatch {sim_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator v2020.2.2
Time resolution is 1 ps
source sim_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 1714.480 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Program_files/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim/sort_input.coe'
INFO: [SIM-utils-43] Exported 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim/ROM.mif'
INFO: [SIM-utils-43] Exported 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim/program.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_tb_vlog.prj"
"xvhdl --incr --relax -prj sim_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim'
"xelab -wto 2e5e47bd28634a0f8322a812bdba1bac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_behav xil_defaultlib.sim_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Program_files/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 2e5e47bd28634a0f8322a812bdba1bac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_behav xil_defaultlib.sim_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator v2020.2.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1714.480 ; gain = 0.000
run 100 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Program_files/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim/sort_input.coe'
INFO: [SIM-utils-43] Exported 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim/ROM.mif'
INFO: [SIM-utils-43] Exported 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim/program.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_tb_vlog.prj"
"xvhdl --incr --relax -prj sim_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim'
"xelab -wto 2e5e47bd28634a0f8322a812bdba1bac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_behav xil_defaultlib.sim_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Program_files/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 2e5e47bd28634a0f8322a812bdba1bac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_behav xil_defaultlib.sim_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator v2020.2.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1714.480 ; gain = 0.000
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
export_ip_user_files -of_objects  [get_files E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.srcs/sources_1/ip/RAM/RAM.xci] -no_script -reset -force -quiet
remove_files  -fileset RAM E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.srcs/sources_1/ip/RAM/RAM.xci
INFO: [Project 1-386] Moving file 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.srcs/sources_1/ip/RAM/RAM.xci' from fileset 'RAM' to fileset 'sources_1'.
file delete -force E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.srcs/sources_1/ip/RAM
file delete -force e:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.gen/sources_1/ip/RAM
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name dist_mem_gen_0
set_property -dict [list CONFIG.data_width {32} CONFIG.memory_type {single_port_ram} CONFIG.coefficient_file {E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/sort_input.coe}] [get_ips dist_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/sort_input.coe' provided. It will be converted relative to IP Instance files '../../../../sort_input.coe'
generate_target {instantiation_template} [get_files e:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dist_mem_gen_0'...
generate_target all [get_files  e:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'dist_mem_gen_0'...
catch { config_ip_cache -export [get_ips -all dist_mem_gen_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP dist_mem_gen_0, cache-ID = d6d7feb74ce0ac2d; cache size = 13.249 MB.
export_ip_user_files -of_objects [get_files e:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'e:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci'
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files e:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -reset -force -quiet
remove_files  e:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci
file delete -force e:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.srcs/sources_1/ip/dist_mem_gen_0
file delete -force e:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.gen/sources_1/ip/dist_mem_gen_0
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name RAM
set_property -dict [list CONFIG.data_width {32} CONFIG.Component_Name {RAM} CONFIG.coefficient_file {E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/sort_input.coe}] [get_ips RAM]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'RAM' to 'RAM' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/sort_input.coe' provided. It will be converted relative to IP Instance files '../../../../sort_input.coe'
generate_target {instantiation_template} [get_files e:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.srcs/sources_1/ip/RAM/RAM.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'RAM'...
generate_target all [get_files  e:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.srcs/sources_1/ip/RAM/RAM.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'RAM'...
catch { config_ip_cache -export [get_ips -all RAM] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP RAM, cache-ID = d6d7feb74ce0ac2d; cache size = 13.249 MB.
export_ip_user_files -of_objects [get_files e:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.srcs/sources_1/ip/RAM/RAM.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.srcs/sources_1/ip/RAM/RAM.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'e:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.srcs/sources_1/ip/RAM/RAM.xci'
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Program_files/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim/sort_input.coe'
INFO: [SIM-utils-43] Exported 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim/ROM.mif'
INFO: [SIM-utils-43] Exported 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim/program.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_tb_vlog.prj"
"xvhdl --incr --relax -prj sim_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.gen/sources_1/ip/RAM/RAM_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RAM_spram'
INFO: [VRFC 10-3107] analyzing entity 'RAM_dist_mem_gen_v8_0_13_synth'
INFO: [VRFC 10-3107] analyzing entity 'RAM_dist_mem_gen_v8_0_13'
INFO: [VRFC 10-3107] analyzing entity 'RAM'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim'
"xelab -wto 2e5e47bd28634a0f8322a812bdba1bac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_behav xil_defaultlib.sim_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Program_files/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 2e5e47bd28634a0f8322a812bdba1bac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_behav xil_defaultlib.sim_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_tb_behav -key {Behavioral:sim_1:Functional:sim_tb} -tclbatch {sim_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator v2020.2.2
Time resolution is 1 ps
source sim_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1714.480 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Program_files/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim/sort_input.coe'
INFO: [SIM-utils-43] Exported 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim/ROM.mif'
INFO: [SIM-utils-43] Exported 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim/program.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_tb_vlog.prj"
"xvhdl --incr --relax -prj sim_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim'
"xelab -wto 2e5e47bd28634a0f8322a812bdba1bac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_behav xil_defaultlib.sim_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Program_files/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 2e5e47bd28634a0f8322a812bdba1bac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_behav xil_defaultlib.sim_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator v2020.2.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1714.480 ; gain = 0.000
run 500 us
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1714.480 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Program_files/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim/sort_input.coe'
INFO: [SIM-utils-43] Exported 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim/ROM.mif'
INFO: [SIM-utils-43] Exported 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim/program.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_tb_vlog.prj"
"xvhdl --incr --relax -prj sim_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.srcs/sources_1/imports/new/regfile.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'regfile'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim'
"xelab -wto 2e5e47bd28634a0f8322a812bdba1bac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_behav xil_defaultlib.sim_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Program_files/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 2e5e47bd28634a0f8322a812bdba1bac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_behav xil_defaultlib.sim_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-664] expression has 28 elements ; expected 32 [E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.srcs/sources_1/imports/new/regfile.vhd:28]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Program_files/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim/sort_input.coe'
INFO: [SIM-utils-43] Exported 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim/ROM.mif'
INFO: [SIM-utils-43] Exported 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim/program.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_tb_vlog.prj"
"xvhdl --incr --relax -prj sim_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.srcs/sources_1/imports/new/regfile.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'regfile'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim'
"xelab -wto 2e5e47bd28634a0f8322a812bdba1bac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_behav xil_defaultlib.sim_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Program_files/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 2e5e47bd28634a0f8322a812bdba1bac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_behav xil_defaultlib.sim_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-664] expression has 28 elements ; expected 32 [E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.srcs/sources_1/imports/new/regfile.vhd:31]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Program_files/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim/sort_input.coe'
INFO: [SIM-utils-43] Exported 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim/ROM.mif'
INFO: [SIM-utils-43] Exported 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim/program.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_tb_vlog.prj"
"xvhdl --incr --relax -prj sim_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.srcs/sources_1/imports/new/regfile.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'regfile'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim'
"xelab -wto 2e5e47bd28634a0f8322a812bdba1bac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_behav xil_defaultlib.sim_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Program_files/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 2e5e47bd28634a0f8322a812bdba1bac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_behav xil_defaultlib.sim_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_tb_behav -key {Behavioral:sim_1:Functional:sim_tb} -tclbatch {sim_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator v2020.2.2
Time resolution is 1 ps
source sim_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1714.480 ; gain = 0.000
run 500 us
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1714.480 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Program_files/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim/sort_input.coe'
INFO: [SIM-utils-43] Exported 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim/ROM.mif'
INFO: [SIM-utils-43] Exported 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim/program.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_tb_vlog.prj"
"xvhdl --incr --relax -prj sim_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim'
"xelab -wto 2e5e47bd28634a0f8322a812bdba1bac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_behav xil_defaultlib.sim_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Program_files/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 2e5e47bd28634a0f8322a812bdba1bac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_behav xil_defaultlib.sim_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator v2020.2.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1714.480 ; gain = 0.000
run 500 us
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1714.480 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Program_files/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim/sort_input.coe'
INFO: [SIM-utils-43] Exported 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim/ROM.mif'
INFO: [SIM-utils-43] Exported 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim/program.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_tb_vlog.prj"
"xvhdl --incr --relax -prj sim_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.srcs/sources_1/imports/new/maindec.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'maindec'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim'
"xelab -wto 2e5e47bd28634a0f8322a812bdba1bac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_behav xil_defaultlib.sim_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Program_files/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 2e5e47bd28634a0f8322a812bdba1bac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_behav xil_defaultlib.sim_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_tb_behav -key {Behavioral:sim_1:Functional:sim_tb} -tclbatch {sim_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator v2020.2.2
Time resolution is 1 ps
source sim_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2093.934 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Program_files/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim/sort_input.coe'
INFO: [SIM-utils-43] Exported 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim/ROM.mif'
INFO: [SIM-utils-43] Exported 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim/program.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_tb_vlog.prj"
"xvhdl --incr --relax -prj sim_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim'
"xelab -wto 2e5e47bd28634a0f8322a812bdba1bac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_behav xil_defaultlib.sim_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Program_files/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 2e5e47bd28634a0f8322a812bdba1bac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_behav xil_defaultlib.sim_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator v2020.2.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2093.934 ; gain = 0.000
run 500 us
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2093.934 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Program_files/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim/sort_input.coe'
INFO: [SIM-utils-43] Exported 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim/ROM.mif'
INFO: [SIM-utils-43] Exported 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim/program.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_tb_vlog.prj"
"xvhdl --incr --relax -prj sim_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim'
"xelab -wto 2e5e47bd28634a0f8322a812bdba1bac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_behav xil_defaultlib.sim_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Program_files/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 2e5e47bd28634a0f8322a812bdba1bac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_behav xil_defaultlib.sim_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator v2020.2.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2093.934 ; gain = 0.000
run 500 us
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2093.934 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Program_files/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim/sort_input.coe'
INFO: [SIM-utils-43] Exported 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim/ROM.mif'
INFO: [SIM-utils-43] Exported 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim/program.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_tb_vlog.prj"
"xvhdl --incr --relax -prj sim_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.srcs/sources_1/imports/new/mips.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim'
"xelab -wto 2e5e47bd28634a0f8322a812bdba1bac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_behav xil_defaultlib.sim_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Program_files/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 2e5e47bd28634a0f8322a812bdba1bac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_behav xil_defaultlib.sim_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_tb_behav -key {Behavioral:sim_1:Functional:sim_tb} -tclbatch {sim_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator v2020.2.2
Time resolution is 1 ps
source sim_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2093.934 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Program_files/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim/sort_input.coe'
INFO: [SIM-utils-43] Exported 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim/ROM.mif'
INFO: [SIM-utils-43] Exported 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim/program.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_tb_vlog.prj"
"xvhdl --incr --relax -prj sim_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.sim/sim_1/behav/xsim'
"xelab -wto 2e5e47bd28634a0f8322a812bdba1bac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_behav xil_defaultlib.sim_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Program_files/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 2e5e47bd28634a0f8322a812bdba1bac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_behav xil_defaultlib.sim_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator v2020.2.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2093.934 ; gain = 0.000
run 500 us
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2093.934 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jul  9 05:29:36 2021...
