module RRArbiter (
	clock,
	io_in_0_ready,
	io_in_0_valid,
	io_in_0_bits_data,
	io_in_0_bits_scale_bits,
	io_in_0_bits_index,
	io_in_1_ready,
	io_in_1_valid,
	io_in_1_bits_data,
	io_in_1_bits_scale_bits,
	io_in_1_bits_index,
	io_in_2_ready,
	io_in_2_valid,
	io_in_2_bits_data,
	io_in_2_bits_scale_bits,
	io_in_2_bits_index,
	io_in_3_ready,
	io_in_3_valid,
	io_in_3_bits_data,
	io_in_3_bits_scale_bits,
	io_in_3_bits_index,
	io_in_4_ready,
	io_in_4_valid,
	io_in_4_bits_data,
	io_in_4_bits_scale_bits,
	io_in_4_bits_index,
	io_in_5_ready,
	io_in_5_valid,
	io_in_5_bits_data,
	io_in_5_bits_scale_bits,
	io_in_5_bits_index,
	io_in_6_ready,
	io_in_6_valid,
	io_in_6_bits_data,
	io_in_6_bits_scale_bits,
	io_in_6_bits_index,
	io_in_7_ready,
	io_in_7_valid,
	io_in_7_bits_data,
	io_in_7_bits_scale_bits,
	io_in_7_bits_index,
	io_in_8_ready,
	io_in_8_valid,
	io_in_8_bits_data,
	io_in_8_bits_scale_bits,
	io_in_8_bits_index,
	io_in_9_ready,
	io_in_9_valid,
	io_in_9_bits_data,
	io_in_9_bits_scale_bits,
	io_in_9_bits_index,
	io_in_10_ready,
	io_in_10_valid,
	io_in_10_bits_data,
	io_in_10_bits_scale_bits,
	io_in_10_bits_index,
	io_in_11_ready,
	io_in_11_valid,
	io_in_11_bits_data,
	io_in_11_bits_scale_bits,
	io_in_11_bits_index,
	io_out_valid,
	io_out_bits_data,
	io_out_bits_scale_bits,
	io_out_bits_id,
	io_out_bits_index
);
	input clock;
	output wire io_in_0_ready;
	input io_in_0_valid;
	input [7:0] io_in_0_bits_data;
	input [31:0] io_in_0_bits_scale_bits;
	input [3:0] io_in_0_bits_index;
	output wire io_in_1_ready;
	input io_in_1_valid;
	input [7:0] io_in_1_bits_data;
	input [31:0] io_in_1_bits_scale_bits;
	input [3:0] io_in_1_bits_index;
	output wire io_in_2_ready;
	input io_in_2_valid;
	input [7:0] io_in_2_bits_data;
	input [31:0] io_in_2_bits_scale_bits;
	input [3:0] io_in_2_bits_index;
	output wire io_in_3_ready;
	input io_in_3_valid;
	input [7:0] io_in_3_bits_data;
	input [31:0] io_in_3_bits_scale_bits;
	input [3:0] io_in_3_bits_index;
	output wire io_in_4_ready;
	input io_in_4_valid;
	input [7:0] io_in_4_bits_data;
	input [31:0] io_in_4_bits_scale_bits;
	input [3:0] io_in_4_bits_index;
	output wire io_in_5_ready;
	input io_in_5_valid;
	input [7:0] io_in_5_bits_data;
	input [31:0] io_in_5_bits_scale_bits;
	input [3:0] io_in_5_bits_index;
	output wire io_in_6_ready;
	input io_in_6_valid;
	input [7:0] io_in_6_bits_data;
	input [31:0] io_in_6_bits_scale_bits;
	input [3:0] io_in_6_bits_index;
	output wire io_in_7_ready;
	input io_in_7_valid;
	input [7:0] io_in_7_bits_data;
	input [31:0] io_in_7_bits_scale_bits;
	input [3:0] io_in_7_bits_index;
	output wire io_in_8_ready;
	input io_in_8_valid;
	input [7:0] io_in_8_bits_data;
	input [31:0] io_in_8_bits_scale_bits;
	input [3:0] io_in_8_bits_index;
	output wire io_in_9_ready;
	input io_in_9_valid;
	input [7:0] io_in_9_bits_data;
	input [31:0] io_in_9_bits_scale_bits;
	input [3:0] io_in_9_bits_index;
	output wire io_in_10_ready;
	input io_in_10_valid;
	input [7:0] io_in_10_bits_data;
	input [31:0] io_in_10_bits_scale_bits;
	input [3:0] io_in_10_bits_index;
	output wire io_in_11_ready;
	input io_in_11_valid;
	input [7:0] io_in_11_bits_data;
	input [31:0] io_in_11_bits_scale_bits;
	input [3:0] io_in_11_bits_index;
	output wire io_out_valid;
	output wire [7:0] io_out_bits_data;
	output wire [31:0] io_out_bits_scale_bits;
	output wire [1:0] io_out_bits_id;
	output wire [3:0] io_out_bits_index;
	wire [3:0] io_chosen_choice;
	wire [31:0] _GEN = 32'h00aa5500;
	wire [15:0] _GEN_0 = {{io_in_0_valid}, {io_in_0_valid}, {io_in_0_valid}, {io_in_0_valid}, {io_in_11_valid}, {io_in_10_valid}, {io_in_9_valid}, {io_in_8_valid}, {io_in_7_valid}, {io_in_6_valid}, {io_in_5_valid}, {io_in_4_valid}, {io_in_3_valid}, {io_in_2_valid}, {io_in_1_valid}, {io_in_0_valid}};
	wire io_out_valid_0 = _GEN_0[io_chosen_choice];
	wire [127:0] _GEN_1 = {{io_in_0_bits_data}, {io_in_0_bits_data}, {io_in_0_bits_data}, {io_in_0_bits_data}, {io_in_11_bits_data}, {io_in_10_bits_data}, {io_in_9_bits_data}, {io_in_8_bits_data}, {io_in_7_bits_data}, {io_in_6_bits_data}, {io_in_5_bits_data}, {io_in_4_bits_data}, {io_in_3_bits_data}, {io_in_2_bits_data}, {io_in_1_bits_data}, {io_in_0_bits_data}};
	wire [511:0] _GEN_2 = {{io_in_0_bits_scale_bits}, {io_in_0_bits_scale_bits}, {io_in_0_bits_scale_bits}, {io_in_0_bits_scale_bits}, {io_in_11_bits_scale_bits}, {io_in_10_bits_scale_bits}, {io_in_9_bits_scale_bits}, {io_in_8_bits_scale_bits}, {io_in_7_bits_scale_bits}, {io_in_6_bits_scale_bits}, {io_in_5_bits_scale_bits}, {io_in_4_bits_scale_bits}, {io_in_3_bits_scale_bits}, {io_in_2_bits_scale_bits}, {io_in_1_bits_scale_bits}, {io_in_0_bits_scale_bits}};
	wire [63:0] _GEN_3 = {{io_in_0_bits_index}, {io_in_0_bits_index}, {io_in_0_bits_index}, {io_in_0_bits_index}, {io_in_11_bits_index}, {io_in_10_bits_index}, {io_in_9_bits_index}, {io_in_8_bits_index}, {io_in_7_bits_index}, {io_in_6_bits_index}, {io_in_5_bits_index}, {io_in_4_bits_index}, {io_in_3_bits_index}, {io_in_2_bits_index}, {io_in_1_bits_index}, {io_in_0_bits_index}};
	reg [3:0] ctrl_validMask_grantMask_lastGrant;
	wire ctrl_validMask_grantMask_1 = ctrl_validMask_grantMask_lastGrant == 4'h0;
	wire ctrl_validMask_grantMask_2 = ctrl_validMask_grantMask_lastGrant < 4'h2;
	wire ctrl_validMask_grantMask_3 = ctrl_validMask_grantMask_lastGrant < 4'h3;
	wire ctrl_validMask_grantMask_4 = ctrl_validMask_grantMask_lastGrant < 4'h4;
	wire ctrl_validMask_grantMask_5 = ctrl_validMask_grantMask_lastGrant < 4'h5;
	wire ctrl_validMask_grantMask_6 = ctrl_validMask_grantMask_lastGrant < 4'h6;
	wire ctrl_validMask_grantMask_7 = ctrl_validMask_grantMask_lastGrant < 4'h7;
	wire ctrl_validMask_grantMask_9 = ctrl_validMask_grantMask_lastGrant < 4'h9;
	wire ctrl_validMask_grantMask_10 = ctrl_validMask_grantMask_lastGrant < 4'ha;
	wire ctrl_validMask_grantMask_11 = ctrl_validMask_grantMask_lastGrant < 4'hb;
	wire ctrl_validMask_1 = io_in_1_valid & ctrl_validMask_grantMask_1;
	wire ctrl_validMask_2 = io_in_2_valid & ctrl_validMask_grantMask_2;
	wire ctrl_validMask_3 = io_in_3_valid & ctrl_validMask_grantMask_3;
	wire ctrl_validMask_4 = io_in_4_valid & ctrl_validMask_grantMask_4;
	wire ctrl_validMask_5 = io_in_5_valid & ctrl_validMask_grantMask_5;
	wire ctrl_validMask_6 = io_in_6_valid & ctrl_validMask_grantMask_6;
	wire ctrl_validMask_7 = io_in_7_valid & ctrl_validMask_grantMask_7;
	wire ctrl_validMask_8 = io_in_8_valid & ~ctrl_validMask_grantMask_lastGrant[3];
	wire ctrl_validMask_9 = io_in_9_valid & ctrl_validMask_grantMask_9;
	wire ctrl_validMask_10 = io_in_10_valid & ctrl_validMask_grantMask_10;
	wire ctrl_validMask_11 = io_in_11_valid & ctrl_validMask_grantMask_11;
	wire _ctrl_T_1 = ctrl_validMask_1 | ctrl_validMask_2;
	wire _ctrl_T_2 = _ctrl_T_1 | ctrl_validMask_3;
	wire _ctrl_T_3 = _ctrl_T_2 | ctrl_validMask_4;
	wire _ctrl_T_4 = _ctrl_T_3 | ctrl_validMask_5;
	wire _ctrl_T_5 = _ctrl_T_4 | ctrl_validMask_6;
	wire _ctrl_T_6 = _ctrl_T_5 | ctrl_validMask_7;
	wire _ctrl_T_7 = _ctrl_T_6 | ctrl_validMask_8;
	wire _ctrl_T_8 = _ctrl_T_7 | ctrl_validMask_9;
	wire _ctrl_T_9 = _ctrl_T_8 | ctrl_validMask_10;
	wire _ctrl_T_10 = _ctrl_T_9 | ctrl_validMask_11;
	wire _ctrl_T_11 = _ctrl_T_10 | io_in_0_valid;
	wire _ctrl_T_12 = _ctrl_T_11 | io_in_1_valid;
	wire _ctrl_T_13 = _ctrl_T_12 | io_in_2_valid;
	wire _ctrl_T_14 = _ctrl_T_13 | io_in_3_valid;
	wire _ctrl_T_15 = _ctrl_T_14 | io_in_4_valid;
	wire _ctrl_T_16 = _ctrl_T_15 | io_in_5_valid;
	wire _ctrl_T_17 = _ctrl_T_16 | io_in_6_valid;
	wire _ctrl_T_18 = _ctrl_T_17 | io_in_7_valid;
	wire _ctrl_T_19 = _ctrl_T_18 | io_in_8_valid;
	wire _ctrl_T_20 = _ctrl_T_19 | io_in_9_valid;
	wire [3:0] _GEN_4 = (io_in_0_valid ? 4'h0 : (io_in_1_valid ? 4'h1 : (io_in_2_valid ? 4'h2 : (io_in_3_valid ? 4'h3 : (io_in_4_valid ? 4'h4 : (io_in_5_valid ? 4'h5 : (io_in_6_valid ? 4'h6 : (io_in_7_valid ? 4'h7 : (io_in_8_valid ? 4'h8 : (io_in_9_valid ? 4'h9 : {3'h5, ~io_in_10_valid}))))))))));
	assign io_chosen_choice = (ctrl_validMask_1 ? 4'h1 : (ctrl_validMask_2 ? 4'h2 : (ctrl_validMask_3 ? 4'h3 : (ctrl_validMask_4 ? 4'h4 : (ctrl_validMask_5 ? 4'h5 : (ctrl_validMask_6 ? 4'h6 : (ctrl_validMask_7 ? 4'h7 : (ctrl_validMask_8 ? 4'h8 : (ctrl_validMask_9 ? 4'h9 : (ctrl_validMask_10 ? 4'ha : (ctrl_validMask_11 ? 4'hb : _GEN_4)))))))))));
	always @(posedge clock)
		if (io_out_valid_0)
			if (ctrl_validMask_1)
				ctrl_validMask_grantMask_lastGrant <= 4'h1;
			else if (ctrl_validMask_2)
				ctrl_validMask_grantMask_lastGrant <= 4'h2;
			else if (ctrl_validMask_3)
				ctrl_validMask_grantMask_lastGrant <= 4'h3;
			else if (ctrl_validMask_4)
				ctrl_validMask_grantMask_lastGrant <= 4'h4;
			else if (ctrl_validMask_5)
				ctrl_validMask_grantMask_lastGrant <= 4'h5;
			else if (ctrl_validMask_6)
				ctrl_validMask_grantMask_lastGrant <= 4'h6;
			else if (ctrl_validMask_7)
				ctrl_validMask_grantMask_lastGrant <= 4'h7;
			else if (ctrl_validMask_8)
				ctrl_validMask_grantMask_lastGrant <= 4'h8;
			else if (ctrl_validMask_9)
				ctrl_validMask_grantMask_lastGrant <= 4'h9;
			else if (ctrl_validMask_10)
				ctrl_validMask_grantMask_lastGrant <= 4'ha;
			else if (ctrl_validMask_11)
				ctrl_validMask_grantMask_lastGrant <= 4'hb;
			else
				ctrl_validMask_grantMask_lastGrant <= _GEN_4;
	assign io_in_0_ready = ~_ctrl_T_10;
	assign io_in_1_ready = ctrl_validMask_grantMask_1 | ~_ctrl_T_11;
	assign io_in_2_ready = (~ctrl_validMask_1 & ctrl_validMask_grantMask_2) | ~_ctrl_T_12;
	assign io_in_3_ready = (~_ctrl_T_1 & ctrl_validMask_grantMask_3) | ~_ctrl_T_13;
	assign io_in_4_ready = (~_ctrl_T_2 & ctrl_validMask_grantMask_4) | ~_ctrl_T_14;
	assign io_in_5_ready = (~_ctrl_T_3 & ctrl_validMask_grantMask_5) | ~_ctrl_T_15;
	assign io_in_6_ready = (~_ctrl_T_4 & ctrl_validMask_grantMask_6) | ~_ctrl_T_16;
	assign io_in_7_ready = (~_ctrl_T_5 & ctrl_validMask_grantMask_7) | ~_ctrl_T_17;
	assign io_in_8_ready = (~_ctrl_T_6 & ~ctrl_validMask_grantMask_lastGrant[3]) | ~_ctrl_T_18;
	assign io_in_9_ready = (~_ctrl_T_7 & ctrl_validMask_grantMask_9) | ~_ctrl_T_19;
	assign io_in_10_ready = (~_ctrl_T_8 & ctrl_validMask_grantMask_10) | ~_ctrl_T_20;
	assign io_in_11_ready = (~_ctrl_T_9 & ctrl_validMask_grantMask_11) | ~(_ctrl_T_20 | io_in_10_valid);
	assign io_out_valid = io_out_valid_0;
	assign io_out_bits_data = _GEN_1[io_chosen_choice * 8+:8];
	assign io_out_bits_scale_bits = _GEN_2[io_chosen_choice * 32+:32];
	assign io_out_bits_id = _GEN[io_chosen_choice * 2+:2];
	assign io_out_bits_index = _GEN_3[io_chosen_choice * 4+:4];
endmodule
