{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1672307669057 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1672307669057 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 29 12:54:28 2022 " "Processing started: Thu Dec 29 12:54:28 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1672307669057 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1672307669057 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_CV -c DE0_CV " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_CV -c DE0_CV" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1672307669057 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1672307669449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_32bit_sub.v 1 1 " "Found 1 design units, including 1 entities, in source file _32bit_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 _32bit_SUB " "Found entity 1: _32bit_SUB" {  } { { "_32bit_SUB.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_SUB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672307669499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672307669499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_32bit_xor.v 1 1 " "Found 1 design units, including 1 entities, in source file _32bit_xor.v" { { "Info" "ISGN_ENTITY_NAME" "1 _32bit_XOR " "Found entity 1: _32bit_XOR" {  } { { "_32bit_XOR.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_XOR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672307669501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672307669501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_32bit_add.v 1 1 " "Found 1 design units, including 1 entities, in source file _32bit_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 _32bit_ADD " "Found entity 1: _32bit_ADD" {  } { { "_32bit_ADD.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_ADD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672307669503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672307669503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672307669506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672307669506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file half_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "half_adder.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/half_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672307669508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672307669508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_32bit_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file _32bit_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 _32bit_REG " "Found entity 1: _32bit_REG" {  } { { "_32bit_REG.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_REG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672307669510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672307669510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_32bit_or.v 1 1 " "Found 1 design units, including 1 entities, in source file _32bit_or.v" { { "Info" "ISGN_ENTITY_NAME" "1 _32bit_OR " "Found entity 1: _32bit_OR" {  } { { "_32bit_OR.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_OR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672307669512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672307669512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_32bit_slt.v 1 1 " "Found 1 design units, including 1 entities, in source file _32bit_slt.v" { { "Info" "ISGN_ENTITY_NAME" "1 _32bit_SLT " "Found entity 1: _32bit_SLT" {  } { { "_32bit_SLT.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_SLT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672307669514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672307669514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_32bit_2x1mux.v 1 1 " "Found 1 design units, including 1 entities, in source file _32bit_2x1mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 _32bit_2x1MUX " "Found entity 1: _32bit_2x1MUX" {  } { { "_32bit_2x1MUX.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_2x1MUX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672307669516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672307669516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_32bit_div.v 1 1 " "Found 1 design units, including 1 entities, in source file _32bit_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 _32bit_DIV " "Found entity 1: _32bit_DIV" {  } { { "_32bit_DIV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_DIV.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672307669519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672307669519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_datpath.v 1 1 " "Found 1 design units, including 1 entities, in source file div_datpath.v" { { "Info" "ISGN_ENTITY_NAME" "1 DIV_datpath " "Found entity 1: DIV_datpath" {  } { { "DIV_datpath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DIV_datpath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672307669521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672307669521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_control.v 1 1 " "Found 1 design units, including 1 entities, in source file div_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 DIV_control " "Found entity 1: DIV_control" {  } { { "DIV_control.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DIV_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672307669523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672307669523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_32bit_div_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file _32bit_div_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 _32bit_DIV_testbench " "Found entity 1: _32bit_DIV_testbench" {  } { { "_32bit_DIV_testbench.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_DIV_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672307669525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672307669525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/display.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672307669527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672307669527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_test.v 1 1 " "Found 1 design units, including 1 entities, in source file div_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 DIV_test " "Found entity 1: DIV_test" {  } { { "DIV_test.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DIV_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672307669528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672307669528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decimal_to_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file decimal_to_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 decimal_to_7seg " "Found entity 1: decimal_to_7seg" {  } { { "decimal_to_7seg.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/decimal_to_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672307669530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672307669530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dectoseg_test.v 1 1 " "Found 1 design units, including 1 entities, in source file dectoseg_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 decToSeg_test " "Found entity 1: decToSeg_test" {  } { { "decToSeg_test.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/decToSeg_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672307669532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672307669532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dectoseg_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file dectoseg_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 decToSeg_testbench " "Found entity 1: decToSeg_testbench" {  } { { "decToSeg_testbench.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/decToSeg_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672307669534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672307669534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV " "Found entity 1: DE0_CV" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672307669536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672307669536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "path1.v 1 1 " "Found 1 design units, including 1 entities, in source file path1.v" { { "Info" "ISGN_ENTITY_NAME" "1 path1 " "Found entity 1: path1" {  } { { "path1.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672307669541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672307669541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "path1_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file path1_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 path1_testbench " "Found entity 1: path1_testbench" {  } { { "path1_testbench.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672307669543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672307669543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay_control.v 1 1 " "Found 1 design units, including 1 entities, in source file delay_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay_control " "Found entity 1: delay_control" {  } { { "delay_control.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672307669545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672307669545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file delay_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay_datapath " "Found entity 1: delay_datapath" {  } { { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672307669547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672307669547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay.v 1 1 " "Found 1 design units, including 1 entities, in source file delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay " "Found entity 1: delay" {  } { { "delay.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672307669549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672307669549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file delay_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay_testbench " "Found entity 1: delay_testbench" {  } { { "delay_testbench.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672307669551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672307669551 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Vcc VCC singlepath_plode.v(4) " "Verilog HDL Declaration information at singlepath_plode.v(4): object \"Vcc\" differs only in case from object \"VCC\" in the same scope" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1672307669553 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "gnd GND singlepath_plode.v(4) " "Verilog HDL Declaration information at singlepath_plode.v(4): object \"gnd\" differs only in case from object \"GND\" in the same scope" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1672307669553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlepath_plode.v 1 1 " "Found 1 design units, including 1 entities, in source file singlepath_plode.v" { { "Info" "ISGN_ENTITY_NAME" "1 singlepath_plode " "Found entity 1: singlepath_plode" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672307669554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672307669554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlepath_plode_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file singlepath_plode_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 singlepath_plode_testbench " "Found entity 1: singlepath_plode_testbench" {  } { { "singlepath_plode_testbench.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672307669556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672307669556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lowtohigh_control.v 1 1 " "Found 1 design units, including 1 entities, in source file lowtohigh_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 LowtoHigh_control " "Found entity 1: LowtoHigh_control" {  } { { "LowtoHigh_control.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/LowtoHigh_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672307669558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672307669558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lowtohigh.v 1 1 " "Found 1 design units, including 1 entities, in source file lowtohigh.v" { { "Info" "ISGN_ENTITY_NAME" "1 LowtoHigh " "Found entity 1: LowtoHigh" {  } { { "LowtoHigh.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/LowtoHigh.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672307669560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672307669560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lowtohigh_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file lowtohigh_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 LowtoHigh_testbench " "Found entity 1: LowtoHigh_testbench" {  } { { "LowtoHigh_testbench.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/LowtoHigh_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672307669562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672307669562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlepath_plode_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file singlepath_plode_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 singlepath_plode_wrapper " "Found entity 1: singlepath_plode_wrapper" {  } { { "singlepath_plode_wrapper.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode_wrapper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672307669565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672307669565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll250.v 1 1 " "Found 1 design units, including 1 entities, in source file pll250.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll250 " "Found entity 1: pll250" {  } { { "pll250.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/pll250.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672307669567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672307669567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll250/pll250_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll250/pll250_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll250_0002 " "Found entity 1: pll250_0002" {  } { { "pll250/pll250_0002.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/pll250/pll250_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672307669569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672307669569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlepath_2.v 1 1 " "Found 1 design units, including 1 entities, in source file singlepath_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 singlepath_2 " "Found entity 1: singlepath_2" {  } { { "singlepath_2.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_2.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672307669572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672307669572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlepath_2_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file singlepath_2_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 singlepath_2_testbench " "Found entity 1: singlepath_2_testbench" {  } { { "singlepath_2_testbench.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_2_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672307669576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672307669576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlepath_3.v 1 1 " "Found 1 design units, including 1 entities, in source file singlepath_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 singlepath_3 " "Found entity 1: singlepath_3" {  } { { "singlepath_3.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672307669579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672307669579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlepath_3_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file singlepath_3_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 singlepath_3_testbench " "Found entity 1: singlepath_3_testbench" {  } { { "singlepath_3_testbench.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672307669581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672307669581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlepath_2_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file singlepath_2_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 singlepath_2_wrapper " "Found entity 1: singlepath_2_wrapper" {  } { { "singlepath_2_wrapper.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_2_wrapper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672307669583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672307669583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlepath_3_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file singlepath_3_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 singlepath_3_wrapper " "Found entity 1: singlepath_3_wrapper" {  } { { "singlepath_3_wrapper.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3_wrapper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672307669586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672307669586 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst DE0_CV.v(33) " "Verilog HDL Implicit Net warning at DE0_CV.v(33): created implicit net for \"rst\"" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307669586 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fin DE0_CV.v(81) " "Verilog HDL Implicit Net warning at DE0_CV.v(81): created implicit net for \"fin\"" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 81 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307669586 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_CV " "Elaborating entity \"DE0_CV\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1672307669628 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLK DE0_CV.v(23) " "Output port \"SD_CLK\" at DE0_CV.v(23) has no driver" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1672307669629 "|DE0_CV"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll250_0002 pll250_0002:pll250_inst " "Elaborating entity \"pll250_0002\" for hierarchy \"pll250_0002:pll250_inst\"" {  } { { "DE0_CV.v" "pll250_inst" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307669630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll250_0002:pll250_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll250_0002:pll250_inst\|altera_pll:altera_pll_i\"" {  } { { "pll250/pll250_0002.v" "altera_pll_i" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/pll250/pll250_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307669664 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cntsel_temp altera_pll.v(398) " "Verilog HDL or VHDL warning at altera_pll.v(398): object \"cntsel_temp\" assigned a value but never read" {  } { { "altera_pll.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_pll.v" 398 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1672307669668 "|DE0_CV|pll250_0002:pll250_inst|altera_pll:altera_pll_i"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gnd altera_pll.v(400) " "Verilog HDL or VHDL warning at altera_pll.v(400): object \"gnd\" assigned a value but never read" {  } { { "altera_pll.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_pll.v" 400 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1672307669669 "|DE0_CV|pll250_0002:pll250_inst|altera_pll:altera_pll_i"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lvds_clk altera_pll.v(295) " "Output port \"lvds_clk\" at altera_pll.v(295) has no driver" {  } { { "altera_pll.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_pll.v" 295 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1672307669669 "|DE0_CV|pll250_0002:pll250_inst|altera_pll:altera_pll_i"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "loaden altera_pll.v(296) " "Output port \"loaden\" at altera_pll.v(296) has no driver" {  } { { "altera_pll.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_pll.v" 296 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1672307669669 "|DE0_CV|pll250_0002:pll250_inst|altera_pll:altera_pll_i"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1672307669669 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll250_0002:pll250_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll250_0002:pll250_inst\|altera_pll:altera_pll_i\"" {  } { { "pll250/pll250_0002.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/pll250/pll250_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307669669 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll250_0002:pll250_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll250_0002:pll250_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307669670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307669670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307669670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307669670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 250.000000 MHz " "Parameter \"output_clock_frequency0\" = \"250.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307669670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307669670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307669670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307669670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307669670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307669670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307669670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307669670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307669670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307669670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307669670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307669670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307669670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307669670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307669670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307669670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307669670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307669670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307669670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307669670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307669670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307669670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307669670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307669670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307669670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307669670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307669670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307669670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307669670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307669670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307669670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307669670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307669670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307669670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307669670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307669670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307669670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307669670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307669670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307669670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307669670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307669670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307669670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307669670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307669670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307669670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307669670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307669670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307669670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307669670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307669670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307669670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307669670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307669670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307669670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307669670 ""}  } { { "pll250/pll250_0002.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/pll250/pll250_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1672307669670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LowtoHigh LowtoHigh:htl " "Elaborating entity \"LowtoHigh\" for hierarchy \"LowtoHigh:htl\"" {  } { { "DE0_CV.v" "htl" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307669675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LowtoHigh_control LowtoHigh:htl\|LowtoHigh_control:control " "Elaborating entity \"LowtoHigh_control\" for hierarchy \"LowtoHigh:htl\|LowtoHigh_control:control\"" {  } { { "LowtoHigh.v" "control" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/LowtoHigh.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307669676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay_datapath LowtoHigh:htl\|delay_datapath:datapath " "Elaborating entity \"delay_datapath\" for hierarchy \"LowtoHigh:htl\|delay_datapath:datapath\"" {  } { { "LowtoHigh.v" "datapath" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/LowtoHigh.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307669678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "singlepath_3_wrapper LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path " "Elaborating entity \"singlepath_3_wrapper\" for hierarchy \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\"" {  } { { "delay_datapath.v" "path" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307669679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "singlepath_3 LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0 " "Elaborating entity \"singlepath_3\" for hierarchy \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\"" {  } { { "singlepath_3_wrapper.v" "p0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3_wrapper.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307669700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_32bit_REG LowtoHigh:htl\|delay_datapath:datapath\|_32bit_REG:r " "Elaborating entity \"_32bit_REG\" for hierarchy \"LowtoHigh:htl\|delay_datapath:datapath\|_32bit_REG:r\"" {  } { { "delay_datapath.v" "r" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307669744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_32bit_ADD LowtoHigh:htl\|delay_datapath:datapath\|_32bit_ADD:a " "Elaborating entity \"_32bit_ADD\" for hierarchy \"LowtoHigh:htl\|delay_datapath:datapath\|_32bit_ADD:a\"" {  } { { "delay_datapath.v" "a" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307669746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder LowtoHigh:htl\|delay_datapath:datapath\|_32bit_ADD:a\|full_adder:FA0 " "Elaborating entity \"full_adder\" for hierarchy \"LowtoHigh:htl\|delay_datapath:datapath\|_32bit_ADD:a\|full_adder:FA0\"" {  } { { "_32bit_ADD.v" "FA0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_ADD.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307669748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder LowtoHigh:htl\|delay_datapath:datapath\|_32bit_ADD:a\|full_adder:FA0\|half_adder:first_sum " "Elaborating entity \"half_adder\" for hierarchy \"LowtoHigh:htl\|delay_datapath:datapath\|_32bit_ADD:a\|full_adder:FA0\|half_adder:first_sum\"" {  } { { "full_adder.v" "first_sum" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/full_adder.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307669750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decimal_to_7seg decimal_to_7seg:dectoseg " "Elaborating entity \"decimal_to_7seg\" for hierarchy \"decimal_to_7seg:dectoseg\"" {  } { { "DE0_CV.v" "dectoseg" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307669828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_32bit_DIV decimal_to_7seg:dectoseg\|_32bit_DIV:h0 " "Elaborating entity \"_32bit_DIV\" for hierarchy \"decimal_to_7seg:dectoseg\|_32bit_DIV:h0\"" {  } { { "decimal_to_7seg.v" "h0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/decimal_to_7seg.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307669830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIV_control decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_control:g0 " "Elaborating entity \"DIV_control\" for hierarchy \"decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_control:g0\"" {  } { { "_32bit_DIV.v" "g0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_DIV.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307669831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIV_datpath decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_datpath:g1 " "Elaborating entity \"DIV_datpath\" for hierarchy \"decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_datpath:g1\"" {  } { { "_32bit_DIV.v" "g1" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_DIV.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307669833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_32bit_2x1MUX decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_datpath:g1\|_32bit_2x1MUX:g1 " "Elaborating entity \"_32bit_2x1MUX\" for hierarchy \"decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_datpath:g1\|_32bit_2x1MUX:g1\"" {  } { { "DIV_datpath.v" "g1" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DIV_datpath.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307669836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_32bit_SUB decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_datpath:g1\|_32bit_SUB:g2 " "Elaborating entity \"_32bit_SUB\" for hierarchy \"decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_datpath:g1\|_32bit_SUB:g2\"" {  } { { "DIV_datpath.v" "g2" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DIV_datpath.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307669838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_32bit_XOR decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_datpath:g1\|_32bit_SUB:g2\|_32bit_XOR:g0 " "Elaborating entity \"_32bit_XOR\" for hierarchy \"decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_datpath:g1\|_32bit_SUB:g2\|_32bit_XOR:g0\"" {  } { { "_32bit_SUB.v" "g0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_SUB.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307669839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_32bit_SLT decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_datpath:g1\|_32bit_SLT:g3 " "Elaborating entity \"_32bit_SLT\" for hierarchy \"decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_datpath:g1\|_32bit_SLT:g3\"" {  } { { "DIV_datpath.v" "g3" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DIV_datpath.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307669932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_32bit_OR decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_datpath:g1\|_32bit_OR:g32 " "Elaborating entity \"_32bit_OR\" for hierarchy \"decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_datpath:g1\|_32bit_OR:g32\"" {  } { { "DIV_datpath.v" "g32" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DIV_datpath.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307670035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:g0 " "Elaborating entity \"display\" for hierarchy \"display:g0\"" {  } { { "DE0_CV.v" "g0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307671545 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1672307673080 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "CLOCK4_50 " "Bidir \"CLOCK4_50\" has no driver" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 12 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1672307673107 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_CMD " "Bidir \"SD_CMD\" has no driver" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 24 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1672307673107 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DATA\[0\] " "Bidir \"SD_DATA\[0\]\" has no driver" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 26 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1672307673107 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DATA\[1\] " "Bidir \"SD_DATA\[1\]\" has no driver" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 26 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1672307673107 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DATA\[2\] " "Bidir \"SD_DATA\[2\]\" has no driver" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 26 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1672307673107 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DATA\[3\] " "Bidir \"SD_DATA\[3\]\" has no driver" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 26 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1672307673107 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1672307673107 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SD_CLK GND " "Pin \"SD_CLK\" is stuck at GND" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1672307673429 "|DE0_CV|SD_CLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1672307673429 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1672307673625 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|pathResult " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|pathResult\"" {  } { { "singlepath_3_wrapper.v" "pathResult" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3_wrapper.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N11334 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N11334\"" {  } { { "singlepath_3.v" "N11334" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N11328 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N11328\"" {  } { { "singlepath_3.v" "N11328" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N11321 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N11321\"" {  } { { "singlepath_3.v" "N11321" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N11314\"" {  } { { "singlepath_3.v" "N11314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N11299 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N11299\"" {  } { { "singlepath_3.v" "N11299" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N11278 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N11278\"" {  } { { "singlepath_3.v" "N11278" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N11260 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N11260\"" {  } { { "singlepath_3.v" "N11260" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N11242 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N11242\"" {  } { { "singlepath_3.v" "N11242" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N11213\"" {  } { { "singlepath_3.v" "N11213" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N11168 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N11168\"" {  } { { "singlepath_3.v" "N11168" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N11115 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N11115\"" {  } { { "singlepath_3.v" "N11115" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N11044 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N11044\"" {  } { { "singlepath_3.v" "N11044" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N10989 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N10989\"" {  } { { "singlepath_3.v" "N10989" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N10928 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N10928\"" {  } { { "singlepath_3.v" "N10928" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N10873 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N10873\"" {  } { { "singlepath_3.v" "N10873" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N10789 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N10789\"" {  } { { "singlepath_3.v" "N10789" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N10737 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N10737\"" {  } { { "singlepath_3.v" "N10737" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N10671\"" {  } { { "singlepath_3.v" "N10671" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N10509 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N10509\"" {  } { { "singlepath_3.v" "N10509" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N10431 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N10431\"" {  } { { "singlepath_3.v" "N10431" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N10314\"" {  } { { "singlepath_3.v" "N10314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N10170 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N10170\"" {  } { { "singlepath_3.v" "N10170" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N9958 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N9958\"" {  } { { "singlepath_3.v" "N9958" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N9642 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N9642\"" {  } { { "singlepath_3.v" "N9642" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N9432 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N9432\"" {  } { { "singlepath_3.v" "N9432" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N9066\"" {  } { { "singlepath_3.v" "N9066" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N8114 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N8114\"" {  } { { "singlepath_3.v" "N8114" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N6779 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N6779\"" {  } { { "singlepath_3.v" "N6779" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N5683 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N5683\"" {  } { { "singlepath_3.v" "N5683" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N4471 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N4471\"" {  } { { "singlepath_3.v" "N4471" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N1833\"" {  } { { "singlepath_3.v" "N1833" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N1302\"" {  } { { "singlepath_3.v" "N1302" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N644\"" {  } { { "singlepath_3.v" "N644" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N251~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N251~buf0\"" {  } { { "singlepath_3.v" "N251~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w48 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w48\"" {  } { { "singlepath_3_wrapper.v" "w48" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N11334 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N11334\"" {  } { { "singlepath_3.v" "N11334" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N11328 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N11328\"" {  } { { "singlepath_3.v" "N11328" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N11321 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N11321\"" {  } { { "singlepath_3.v" "N11321" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N11314\"" {  } { { "singlepath_3.v" "N11314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N11299 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N11299\"" {  } { { "singlepath_3.v" "N11299" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N11278 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N11278\"" {  } { { "singlepath_3.v" "N11278" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N11260 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N11260\"" {  } { { "singlepath_3.v" "N11260" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N11242 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N11242\"" {  } { { "singlepath_3.v" "N11242" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N11213\"" {  } { { "singlepath_3.v" "N11213" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N11168 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N11168\"" {  } { { "singlepath_3.v" "N11168" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N11115 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N11115\"" {  } { { "singlepath_3.v" "N11115" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N11044 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N11044\"" {  } { { "singlepath_3.v" "N11044" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N10989 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N10989\"" {  } { { "singlepath_3.v" "N10989" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N10928 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N10928\"" {  } { { "singlepath_3.v" "N10928" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N10873 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N10873\"" {  } { { "singlepath_3.v" "N10873" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N10789 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N10789\"" {  } { { "singlepath_3.v" "N10789" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N10737 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N10737\"" {  } { { "singlepath_3.v" "N10737" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N10671\"" {  } { { "singlepath_3.v" "N10671" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N10509 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N10509\"" {  } { { "singlepath_3.v" "N10509" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N10431 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N10431\"" {  } { { "singlepath_3.v" "N10431" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N10314\"" {  } { { "singlepath_3.v" "N10314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N10170 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N10170\"" {  } { { "singlepath_3.v" "N10170" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N9958 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N9958\"" {  } { { "singlepath_3.v" "N9958" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N9642 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N9642\"" {  } { { "singlepath_3.v" "N9642" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N9432 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N9432\"" {  } { { "singlepath_3.v" "N9432" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N9066\"" {  } { { "singlepath_3.v" "N9066" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N8114 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N8114\"" {  } { { "singlepath_3.v" "N8114" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N6779 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N6779\"" {  } { { "singlepath_3.v" "N6779" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N5683 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N5683\"" {  } { { "singlepath_3.v" "N5683" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N4471 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N4471\"" {  } { { "singlepath_3.v" "N4471" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N1833\"" {  } { { "singlepath_3.v" "N1833" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N1302\"" {  } { { "singlepath_3.v" "N1302" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N644\"" {  } { { "singlepath_3.v" "N644" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N251~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N251~buf0\"" {  } { { "singlepath_3.v" "N251~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w47 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w47\"" {  } { { "singlepath_3_wrapper.v" "w47" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N11334 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N11334\"" {  } { { "singlepath_3.v" "N11334" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N11328 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N11328\"" {  } { { "singlepath_3.v" "N11328" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N11321 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N11321\"" {  } { { "singlepath_3.v" "N11321" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N11314\"" {  } { { "singlepath_3.v" "N11314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N11299 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N11299\"" {  } { { "singlepath_3.v" "N11299" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N11278 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N11278\"" {  } { { "singlepath_3.v" "N11278" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N11260 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N11260\"" {  } { { "singlepath_3.v" "N11260" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N11242 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N11242\"" {  } { { "singlepath_3.v" "N11242" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N11213\"" {  } { { "singlepath_3.v" "N11213" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N11168 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N11168\"" {  } { { "singlepath_3.v" "N11168" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N11115 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N11115\"" {  } { { "singlepath_3.v" "N11115" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N11044 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N11044\"" {  } { { "singlepath_3.v" "N11044" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N10989 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N10989\"" {  } { { "singlepath_3.v" "N10989" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N10928 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N10928\"" {  } { { "singlepath_3.v" "N10928" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N10873 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N10873\"" {  } { { "singlepath_3.v" "N10873" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N10789 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N10789\"" {  } { { "singlepath_3.v" "N10789" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N10737 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N10737\"" {  } { { "singlepath_3.v" "N10737" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N10671\"" {  } { { "singlepath_3.v" "N10671" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N10509 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N10509\"" {  } { { "singlepath_3.v" "N10509" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N10431 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N10431\"" {  } { { "singlepath_3.v" "N10431" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N10314\"" {  } { { "singlepath_3.v" "N10314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N10170 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N10170\"" {  } { { "singlepath_3.v" "N10170" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N9958 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N9958\"" {  } { { "singlepath_3.v" "N9958" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N9642 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N9642\"" {  } { { "singlepath_3.v" "N9642" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N9432 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N9432\"" {  } { { "singlepath_3.v" "N9432" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N9066\"" {  } { { "singlepath_3.v" "N9066" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N8114 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N8114\"" {  } { { "singlepath_3.v" "N8114" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N6779 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N6779\"" {  } { { "singlepath_3.v" "N6779" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N5683 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N5683\"" {  } { { "singlepath_3.v" "N5683" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N4471 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N4471\"" {  } { { "singlepath_3.v" "N4471" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N1833\"" {  } { { "singlepath_3.v" "N1833" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N1302\"" {  } { { "singlepath_3.v" "N1302" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N644\"" {  } { { "singlepath_3.v" "N644" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N251~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N251~buf0\"" {  } { { "singlepath_3.v" "N251~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w46 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w46\"" {  } { { "singlepath_3_wrapper.v" "w46" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N11334 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N11334\"" {  } { { "singlepath_3.v" "N11334" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N11328 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N11328\"" {  } { { "singlepath_3.v" "N11328" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N11321 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N11321\"" {  } { { "singlepath_3.v" "N11321" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N11314\"" {  } { { "singlepath_3.v" "N11314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N11299 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N11299\"" {  } { { "singlepath_3.v" "N11299" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N11278 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N11278\"" {  } { { "singlepath_3.v" "N11278" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N11260 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N11260\"" {  } { { "singlepath_3.v" "N11260" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N11242 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N11242\"" {  } { { "singlepath_3.v" "N11242" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N11213\"" {  } { { "singlepath_3.v" "N11213" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N11168 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N11168\"" {  } { { "singlepath_3.v" "N11168" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N11115 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N11115\"" {  } { { "singlepath_3.v" "N11115" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N11044 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N11044\"" {  } { { "singlepath_3.v" "N11044" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N10989 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N10989\"" {  } { { "singlepath_3.v" "N10989" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N10928 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N10928\"" {  } { { "singlepath_3.v" "N10928" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N10873 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N10873\"" {  } { { "singlepath_3.v" "N10873" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N10789 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N10789\"" {  } { { "singlepath_3.v" "N10789" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N10737 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N10737\"" {  } { { "singlepath_3.v" "N10737" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N10671\"" {  } { { "singlepath_3.v" "N10671" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N10509 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N10509\"" {  } { { "singlepath_3.v" "N10509" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N10431 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N10431\"" {  } { { "singlepath_3.v" "N10431" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N10314\"" {  } { { "singlepath_3.v" "N10314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N10170 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N10170\"" {  } { { "singlepath_3.v" "N10170" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N9958 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N9958\"" {  } { { "singlepath_3.v" "N9958" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N9642 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N9642\"" {  } { { "singlepath_3.v" "N9642" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N9432 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N9432\"" {  } { { "singlepath_3.v" "N9432" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N9066\"" {  } { { "singlepath_3.v" "N9066" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N8114 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N8114\"" {  } { { "singlepath_3.v" "N8114" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N6779 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N6779\"" {  } { { "singlepath_3.v" "N6779" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N5683 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N5683\"" {  } { { "singlepath_3.v" "N5683" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N4471 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N4471\"" {  } { { "singlepath_3.v" "N4471" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N1833\"" {  } { { "singlepath_3.v" "N1833" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N1302\"" {  } { { "singlepath_3.v" "N1302" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N644\"" {  } { { "singlepath_3.v" "N644" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N251~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N251~buf0\"" {  } { { "singlepath_3.v" "N251~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w45 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w45\"" {  } { { "singlepath_3_wrapper.v" "w45" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N11334 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N11334\"" {  } { { "singlepath_3.v" "N11334" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N11328 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N11328\"" {  } { { "singlepath_3.v" "N11328" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N11321 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N11321\"" {  } { { "singlepath_3.v" "N11321" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N11314\"" {  } { { "singlepath_3.v" "N11314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N11299 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N11299\"" {  } { { "singlepath_3.v" "N11299" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N11278 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N11278\"" {  } { { "singlepath_3.v" "N11278" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N11260 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N11260\"" {  } { { "singlepath_3.v" "N11260" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N11242 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N11242\"" {  } { { "singlepath_3.v" "N11242" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N11213\"" {  } { { "singlepath_3.v" "N11213" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N11168 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N11168\"" {  } { { "singlepath_3.v" "N11168" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N11115 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N11115\"" {  } { { "singlepath_3.v" "N11115" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N11044 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N11044\"" {  } { { "singlepath_3.v" "N11044" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N10989 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N10989\"" {  } { { "singlepath_3.v" "N10989" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N10928 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N10928\"" {  } { { "singlepath_3.v" "N10928" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N10873 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N10873\"" {  } { { "singlepath_3.v" "N10873" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N10789 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N10789\"" {  } { { "singlepath_3.v" "N10789" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N10737 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N10737\"" {  } { { "singlepath_3.v" "N10737" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N10671\"" {  } { { "singlepath_3.v" "N10671" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N10509 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N10509\"" {  } { { "singlepath_3.v" "N10509" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N10431 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N10431\"" {  } { { "singlepath_3.v" "N10431" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N10314\"" {  } { { "singlepath_3.v" "N10314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N10170 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N10170\"" {  } { { "singlepath_3.v" "N10170" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N9958 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N9958\"" {  } { { "singlepath_3.v" "N9958" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N9642 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N9642\"" {  } { { "singlepath_3.v" "N9642" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N9432 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N9432\"" {  } { { "singlepath_3.v" "N9432" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N9066\"" {  } { { "singlepath_3.v" "N9066" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N8114 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N8114\"" {  } { { "singlepath_3.v" "N8114" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N6779 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N6779\"" {  } { { "singlepath_3.v" "N6779" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N5683 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N5683\"" {  } { { "singlepath_3.v" "N5683" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N4471 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N4471\"" {  } { { "singlepath_3.v" "N4471" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N1833\"" {  } { { "singlepath_3.v" "N1833" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N1302\"" {  } { { "singlepath_3.v" "N1302" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N644\"" {  } { { "singlepath_3.v" "N644" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N251~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N251~buf0\"" {  } { { "singlepath_3.v" "N251~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w44 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w44\"" {  } { { "singlepath_3_wrapper.v" "w44" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N11334 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N11334\"" {  } { { "singlepath_3.v" "N11334" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N11328 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N11328\"" {  } { { "singlepath_3.v" "N11328" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N11321 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N11321\"" {  } { { "singlepath_3.v" "N11321" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N11314\"" {  } { { "singlepath_3.v" "N11314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N11299 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N11299\"" {  } { { "singlepath_3.v" "N11299" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N11278 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N11278\"" {  } { { "singlepath_3.v" "N11278" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N11260 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N11260\"" {  } { { "singlepath_3.v" "N11260" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N11242 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N11242\"" {  } { { "singlepath_3.v" "N11242" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N11213\"" {  } { { "singlepath_3.v" "N11213" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N11168 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N11168\"" {  } { { "singlepath_3.v" "N11168" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N11115 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N11115\"" {  } { { "singlepath_3.v" "N11115" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N11044 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N11044\"" {  } { { "singlepath_3.v" "N11044" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N10989 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N10989\"" {  } { { "singlepath_3.v" "N10989" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N10928 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N10928\"" {  } { { "singlepath_3.v" "N10928" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N10873 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N10873\"" {  } { { "singlepath_3.v" "N10873" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N10789 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N10789\"" {  } { { "singlepath_3.v" "N10789" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N10737 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N10737\"" {  } { { "singlepath_3.v" "N10737" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N10671\"" {  } { { "singlepath_3.v" "N10671" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N10509 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N10509\"" {  } { { "singlepath_3.v" "N10509" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N10431 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N10431\"" {  } { { "singlepath_3.v" "N10431" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N10314\"" {  } { { "singlepath_3.v" "N10314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N10170 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N10170\"" {  } { { "singlepath_3.v" "N10170" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N9958 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N9958\"" {  } { { "singlepath_3.v" "N9958" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N9642 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N9642\"" {  } { { "singlepath_3.v" "N9642" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N9432 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N9432\"" {  } { { "singlepath_3.v" "N9432" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N9066\"" {  } { { "singlepath_3.v" "N9066" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N8114 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N8114\"" {  } { { "singlepath_3.v" "N8114" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N6779 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N6779\"" {  } { { "singlepath_3.v" "N6779" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N5683 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N5683\"" {  } { { "singlepath_3.v" "N5683" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N4471 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N4471\"" {  } { { "singlepath_3.v" "N4471" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N1833\"" {  } { { "singlepath_3.v" "N1833" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N1302\"" {  } { { "singlepath_3.v" "N1302" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N644\"" {  } { { "singlepath_3.v" "N644" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N251~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N251~buf0\"" {  } { { "singlepath_3.v" "N251~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w43 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w43\"" {  } { { "singlepath_3_wrapper.v" "w43" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N11334 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N11334\"" {  } { { "singlepath_3.v" "N11334" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N11328 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N11328\"" {  } { { "singlepath_3.v" "N11328" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N11321 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N11321\"" {  } { { "singlepath_3.v" "N11321" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N11314\"" {  } { { "singlepath_3.v" "N11314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N11299 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N11299\"" {  } { { "singlepath_3.v" "N11299" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N11278 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N11278\"" {  } { { "singlepath_3.v" "N11278" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N11260 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N11260\"" {  } { { "singlepath_3.v" "N11260" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N11242 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N11242\"" {  } { { "singlepath_3.v" "N11242" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N11213\"" {  } { { "singlepath_3.v" "N11213" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N11168 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N11168\"" {  } { { "singlepath_3.v" "N11168" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N11115 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N11115\"" {  } { { "singlepath_3.v" "N11115" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N11044 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N11044\"" {  } { { "singlepath_3.v" "N11044" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N10989 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N10989\"" {  } { { "singlepath_3.v" "N10989" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N10928 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N10928\"" {  } { { "singlepath_3.v" "N10928" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N10873 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N10873\"" {  } { { "singlepath_3.v" "N10873" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N10789 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N10789\"" {  } { { "singlepath_3.v" "N10789" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N10737 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N10737\"" {  } { { "singlepath_3.v" "N10737" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N10671\"" {  } { { "singlepath_3.v" "N10671" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N10509 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N10509\"" {  } { { "singlepath_3.v" "N10509" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N10431 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N10431\"" {  } { { "singlepath_3.v" "N10431" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N10314\"" {  } { { "singlepath_3.v" "N10314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N10170 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N10170\"" {  } { { "singlepath_3.v" "N10170" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N9958 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N9958\"" {  } { { "singlepath_3.v" "N9958" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N9642 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N9642\"" {  } { { "singlepath_3.v" "N9642" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N9432 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N9432\"" {  } { { "singlepath_3.v" "N9432" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N9066\"" {  } { { "singlepath_3.v" "N9066" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N8114 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N8114\"" {  } { { "singlepath_3.v" "N8114" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N6779 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N6779\"" {  } { { "singlepath_3.v" "N6779" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N5683 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N5683\"" {  } { { "singlepath_3.v" "N5683" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N4471 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N4471\"" {  } { { "singlepath_3.v" "N4471" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N1833\"" {  } { { "singlepath_3.v" "N1833" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N1302\"" {  } { { "singlepath_3.v" "N1302" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N644\"" {  } { { "singlepath_3.v" "N644" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N251~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N251~buf0\"" {  } { { "singlepath_3.v" "N251~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w42 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w42\"" {  } { { "singlepath_3_wrapper.v" "w42" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N11334 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N11334\"" {  } { { "singlepath_3.v" "N11334" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N11328 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N11328\"" {  } { { "singlepath_3.v" "N11328" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N11321 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N11321\"" {  } { { "singlepath_3.v" "N11321" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N11314\"" {  } { { "singlepath_3.v" "N11314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N11299 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N11299\"" {  } { { "singlepath_3.v" "N11299" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N11278 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N11278\"" {  } { { "singlepath_3.v" "N11278" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N11260 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N11260\"" {  } { { "singlepath_3.v" "N11260" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N11242 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N11242\"" {  } { { "singlepath_3.v" "N11242" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N11213\"" {  } { { "singlepath_3.v" "N11213" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N11168 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N11168\"" {  } { { "singlepath_3.v" "N11168" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N11115 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N11115\"" {  } { { "singlepath_3.v" "N11115" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N11044 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N11044\"" {  } { { "singlepath_3.v" "N11044" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N10989 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N10989\"" {  } { { "singlepath_3.v" "N10989" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N10928 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N10928\"" {  } { { "singlepath_3.v" "N10928" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N10873 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N10873\"" {  } { { "singlepath_3.v" "N10873" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N10789 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N10789\"" {  } { { "singlepath_3.v" "N10789" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N10737 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N10737\"" {  } { { "singlepath_3.v" "N10737" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N10671\"" {  } { { "singlepath_3.v" "N10671" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N10509 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N10509\"" {  } { { "singlepath_3.v" "N10509" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N10431 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N10431\"" {  } { { "singlepath_3.v" "N10431" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N10314\"" {  } { { "singlepath_3.v" "N10314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N10170 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N10170\"" {  } { { "singlepath_3.v" "N10170" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N9958 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N9958\"" {  } { { "singlepath_3.v" "N9958" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N9642 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N9642\"" {  } { { "singlepath_3.v" "N9642" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N9432 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N9432\"" {  } { { "singlepath_3.v" "N9432" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N9066\"" {  } { { "singlepath_3.v" "N9066" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N8114 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N8114\"" {  } { { "singlepath_3.v" "N8114" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N6779 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N6779\"" {  } { { "singlepath_3.v" "N6779" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N5683 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N5683\"" {  } { { "singlepath_3.v" "N5683" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N4471 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N4471\"" {  } { { "singlepath_3.v" "N4471" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N1833\"" {  } { { "singlepath_3.v" "N1833" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N1302\"" {  } { { "singlepath_3.v" "N1302" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N644\"" {  } { { "singlepath_3.v" "N644" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N251~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N251~buf0\"" {  } { { "singlepath_3.v" "N251~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w41 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w41\"" {  } { { "singlepath_3_wrapper.v" "w41" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N11334 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N11334\"" {  } { { "singlepath_3.v" "N11334" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N11328 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N11328\"" {  } { { "singlepath_3.v" "N11328" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N11321 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N11321\"" {  } { { "singlepath_3.v" "N11321" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N11314\"" {  } { { "singlepath_3.v" "N11314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N11299 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N11299\"" {  } { { "singlepath_3.v" "N11299" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N11278 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N11278\"" {  } { { "singlepath_3.v" "N11278" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N11260 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N11260\"" {  } { { "singlepath_3.v" "N11260" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N11242 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N11242\"" {  } { { "singlepath_3.v" "N11242" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N11213\"" {  } { { "singlepath_3.v" "N11213" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N11168 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N11168\"" {  } { { "singlepath_3.v" "N11168" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N11115 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N11115\"" {  } { { "singlepath_3.v" "N11115" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N11044 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N11044\"" {  } { { "singlepath_3.v" "N11044" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N10989 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N10989\"" {  } { { "singlepath_3.v" "N10989" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N10928 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N10928\"" {  } { { "singlepath_3.v" "N10928" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N10873 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N10873\"" {  } { { "singlepath_3.v" "N10873" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N10789 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N10789\"" {  } { { "singlepath_3.v" "N10789" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N10737 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N10737\"" {  } { { "singlepath_3.v" "N10737" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N10671\"" {  } { { "singlepath_3.v" "N10671" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N10509 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N10509\"" {  } { { "singlepath_3.v" "N10509" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N10431 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N10431\"" {  } { { "singlepath_3.v" "N10431" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N10314\"" {  } { { "singlepath_3.v" "N10314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N10170 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N10170\"" {  } { { "singlepath_3.v" "N10170" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N9958 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N9958\"" {  } { { "singlepath_3.v" "N9958" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N9642 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N9642\"" {  } { { "singlepath_3.v" "N9642" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N9432 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N9432\"" {  } { { "singlepath_3.v" "N9432" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N9066\"" {  } { { "singlepath_3.v" "N9066" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N8114 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N8114\"" {  } { { "singlepath_3.v" "N8114" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N6779 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N6779\"" {  } { { "singlepath_3.v" "N6779" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N5683 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N5683\"" {  } { { "singlepath_3.v" "N5683" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N4471 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N4471\"" {  } { { "singlepath_3.v" "N4471" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N1833\"" {  } { { "singlepath_3.v" "N1833" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N1302\"" {  } { { "singlepath_3.v" "N1302" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N644\"" {  } { { "singlepath_3.v" "N644" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N251~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N251~buf0\"" {  } { { "singlepath_3.v" "N251~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w40 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w40\"" {  } { { "singlepath_3_wrapper.v" "w40" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N11334 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N11334\"" {  } { { "singlepath_3.v" "N11334" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N11328 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N11328\"" {  } { { "singlepath_3.v" "N11328" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N11321 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N11321\"" {  } { { "singlepath_3.v" "N11321" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N11314\"" {  } { { "singlepath_3.v" "N11314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N11299 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N11299\"" {  } { { "singlepath_3.v" "N11299" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N11278 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N11278\"" {  } { { "singlepath_3.v" "N11278" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N11260 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N11260\"" {  } { { "singlepath_3.v" "N11260" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N11242 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N11242\"" {  } { { "singlepath_3.v" "N11242" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N11213\"" {  } { { "singlepath_3.v" "N11213" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N11168 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N11168\"" {  } { { "singlepath_3.v" "N11168" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N11115 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N11115\"" {  } { { "singlepath_3.v" "N11115" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N11044 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N11044\"" {  } { { "singlepath_3.v" "N11044" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N10989 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N10989\"" {  } { { "singlepath_3.v" "N10989" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N10928 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N10928\"" {  } { { "singlepath_3.v" "N10928" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N10873 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N10873\"" {  } { { "singlepath_3.v" "N10873" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N10789 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N10789\"" {  } { { "singlepath_3.v" "N10789" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N10737 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N10737\"" {  } { { "singlepath_3.v" "N10737" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N10671\"" {  } { { "singlepath_3.v" "N10671" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N10509 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N10509\"" {  } { { "singlepath_3.v" "N10509" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N10431 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N10431\"" {  } { { "singlepath_3.v" "N10431" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N10314\"" {  } { { "singlepath_3.v" "N10314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N10170 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N10170\"" {  } { { "singlepath_3.v" "N10170" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N9958 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N9958\"" {  } { { "singlepath_3.v" "N9958" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N9642 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N9642\"" {  } { { "singlepath_3.v" "N9642" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N9432 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N9432\"" {  } { { "singlepath_3.v" "N9432" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N9066\"" {  } { { "singlepath_3.v" "N9066" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N8114 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N8114\"" {  } { { "singlepath_3.v" "N8114" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N6779 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N6779\"" {  } { { "singlepath_3.v" "N6779" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N5683 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N5683\"" {  } { { "singlepath_3.v" "N5683" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N4471 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N4471\"" {  } { { "singlepath_3.v" "N4471" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N1833\"" {  } { { "singlepath_3.v" "N1833" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N1302\"" {  } { { "singlepath_3.v" "N1302" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N644\"" {  } { { "singlepath_3.v" "N644" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N251~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N251~buf0\"" {  } { { "singlepath_3.v" "N251~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w39 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w39\"" {  } { { "singlepath_3_wrapper.v" "w39" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N11334 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N11334\"" {  } { { "singlepath_3.v" "N11334" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N11328 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N11328\"" {  } { { "singlepath_3.v" "N11328" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N11321 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N11321\"" {  } { { "singlepath_3.v" "N11321" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N11314\"" {  } { { "singlepath_3.v" "N11314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N11299 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N11299\"" {  } { { "singlepath_3.v" "N11299" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N11278 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N11278\"" {  } { { "singlepath_3.v" "N11278" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N11260 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N11260\"" {  } { { "singlepath_3.v" "N11260" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N11242 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N11242\"" {  } { { "singlepath_3.v" "N11242" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N11213\"" {  } { { "singlepath_3.v" "N11213" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N11168 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N11168\"" {  } { { "singlepath_3.v" "N11168" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N11115 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N11115\"" {  } { { "singlepath_3.v" "N11115" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N11044 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N11044\"" {  } { { "singlepath_3.v" "N11044" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N10989 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N10989\"" {  } { { "singlepath_3.v" "N10989" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N10928 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N10928\"" {  } { { "singlepath_3.v" "N10928" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N10873 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N10873\"" {  } { { "singlepath_3.v" "N10873" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N10789 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N10789\"" {  } { { "singlepath_3.v" "N10789" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N10737 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N10737\"" {  } { { "singlepath_3.v" "N10737" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N10671\"" {  } { { "singlepath_3.v" "N10671" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N10509 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N10509\"" {  } { { "singlepath_3.v" "N10509" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N10431 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N10431\"" {  } { { "singlepath_3.v" "N10431" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N10314\"" {  } { { "singlepath_3.v" "N10314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N10170 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N10170\"" {  } { { "singlepath_3.v" "N10170" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N9958 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N9958\"" {  } { { "singlepath_3.v" "N9958" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N9642 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N9642\"" {  } { { "singlepath_3.v" "N9642" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N9432 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N9432\"" {  } { { "singlepath_3.v" "N9432" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N9066\"" {  } { { "singlepath_3.v" "N9066" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N8114 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N8114\"" {  } { { "singlepath_3.v" "N8114" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N6779 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N6779\"" {  } { { "singlepath_3.v" "N6779" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N5683 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N5683\"" {  } { { "singlepath_3.v" "N5683" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N4471 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N4471\"" {  } { { "singlepath_3.v" "N4471" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N1833\"" {  } { { "singlepath_3.v" "N1833" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N1302\"" {  } { { "singlepath_3.v" "N1302" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N644\"" {  } { { "singlepath_3.v" "N644" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N251~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N251~buf0\"" {  } { { "singlepath_3.v" "N251~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w38 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w38\"" {  } { { "singlepath_3_wrapper.v" "w38" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N11334 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N11334\"" {  } { { "singlepath_3.v" "N11334" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N11328 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N11328\"" {  } { { "singlepath_3.v" "N11328" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N11321 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N11321\"" {  } { { "singlepath_3.v" "N11321" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N11314\"" {  } { { "singlepath_3.v" "N11314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N11299 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N11299\"" {  } { { "singlepath_3.v" "N11299" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N11278 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N11278\"" {  } { { "singlepath_3.v" "N11278" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N11260 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N11260\"" {  } { { "singlepath_3.v" "N11260" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N11242 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N11242\"" {  } { { "singlepath_3.v" "N11242" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N11213\"" {  } { { "singlepath_3.v" "N11213" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N11168 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N11168\"" {  } { { "singlepath_3.v" "N11168" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N11115 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N11115\"" {  } { { "singlepath_3.v" "N11115" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N11044 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N11044\"" {  } { { "singlepath_3.v" "N11044" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N10989 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N10989\"" {  } { { "singlepath_3.v" "N10989" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N10928 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N10928\"" {  } { { "singlepath_3.v" "N10928" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N10873 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N10873\"" {  } { { "singlepath_3.v" "N10873" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N10789 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N10789\"" {  } { { "singlepath_3.v" "N10789" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N10737 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N10737\"" {  } { { "singlepath_3.v" "N10737" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N10671\"" {  } { { "singlepath_3.v" "N10671" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N10509 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N10509\"" {  } { { "singlepath_3.v" "N10509" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N10431 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N10431\"" {  } { { "singlepath_3.v" "N10431" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N10314\"" {  } { { "singlepath_3.v" "N10314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N10170 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N10170\"" {  } { { "singlepath_3.v" "N10170" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N9958 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N9958\"" {  } { { "singlepath_3.v" "N9958" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N9642 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N9642\"" {  } { { "singlepath_3.v" "N9642" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N9432 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N9432\"" {  } { { "singlepath_3.v" "N9432" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N9066\"" {  } { { "singlepath_3.v" "N9066" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N8114 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N8114\"" {  } { { "singlepath_3.v" "N8114" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N6779 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N6779\"" {  } { { "singlepath_3.v" "N6779" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N5683 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N5683\"" {  } { { "singlepath_3.v" "N5683" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N4471 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N4471\"" {  } { { "singlepath_3.v" "N4471" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N1833\"" {  } { { "singlepath_3.v" "N1833" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N1302\"" {  } { { "singlepath_3.v" "N1302" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N644\"" {  } { { "singlepath_3.v" "N644" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N251~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N251~buf0\"" {  } { { "singlepath_3.v" "N251~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w37 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w37\"" {  } { { "singlepath_3_wrapper.v" "w37" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N11334 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N11334\"" {  } { { "singlepath_3.v" "N11334" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N11328 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N11328\"" {  } { { "singlepath_3.v" "N11328" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N11321 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N11321\"" {  } { { "singlepath_3.v" "N11321" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N11314\"" {  } { { "singlepath_3.v" "N11314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N11299 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N11299\"" {  } { { "singlepath_3.v" "N11299" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N11278 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N11278\"" {  } { { "singlepath_3.v" "N11278" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N11260 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N11260\"" {  } { { "singlepath_3.v" "N11260" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N11242 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N11242\"" {  } { { "singlepath_3.v" "N11242" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N11213\"" {  } { { "singlepath_3.v" "N11213" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N11168 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N11168\"" {  } { { "singlepath_3.v" "N11168" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N11115 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N11115\"" {  } { { "singlepath_3.v" "N11115" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N11044 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N11044\"" {  } { { "singlepath_3.v" "N11044" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N10989 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N10989\"" {  } { { "singlepath_3.v" "N10989" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N10928 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N10928\"" {  } { { "singlepath_3.v" "N10928" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N10873 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N10873\"" {  } { { "singlepath_3.v" "N10873" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N10789 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N10789\"" {  } { { "singlepath_3.v" "N10789" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N10737 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N10737\"" {  } { { "singlepath_3.v" "N10737" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N10671\"" {  } { { "singlepath_3.v" "N10671" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N10509 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N10509\"" {  } { { "singlepath_3.v" "N10509" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N10431 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N10431\"" {  } { { "singlepath_3.v" "N10431" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N10314\"" {  } { { "singlepath_3.v" "N10314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N10170 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N10170\"" {  } { { "singlepath_3.v" "N10170" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N9958 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N9958\"" {  } { { "singlepath_3.v" "N9958" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N9642 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N9642\"" {  } { { "singlepath_3.v" "N9642" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N9432 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N9432\"" {  } { { "singlepath_3.v" "N9432" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N9066\"" {  } { { "singlepath_3.v" "N9066" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N8114 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N8114\"" {  } { { "singlepath_3.v" "N8114" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N6779 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N6779\"" {  } { { "singlepath_3.v" "N6779" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N5683 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N5683\"" {  } { { "singlepath_3.v" "N5683" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N4471 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N4471\"" {  } { { "singlepath_3.v" "N4471" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N1833\"" {  } { { "singlepath_3.v" "N1833" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N1302\"" {  } { { "singlepath_3.v" "N1302" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N644\"" {  } { { "singlepath_3.v" "N644" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N251~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N251~buf0\"" {  } { { "singlepath_3.v" "N251~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w36 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w36\"" {  } { { "singlepath_3_wrapper.v" "w36" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N11334 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N11334\"" {  } { { "singlepath_3.v" "N11334" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N11328 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N11328\"" {  } { { "singlepath_3.v" "N11328" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N11321 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N11321\"" {  } { { "singlepath_3.v" "N11321" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N11314\"" {  } { { "singlepath_3.v" "N11314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N11299 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N11299\"" {  } { { "singlepath_3.v" "N11299" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N11278 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N11278\"" {  } { { "singlepath_3.v" "N11278" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N11260 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N11260\"" {  } { { "singlepath_3.v" "N11260" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N11242 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N11242\"" {  } { { "singlepath_3.v" "N11242" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N11213\"" {  } { { "singlepath_3.v" "N11213" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N11168 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N11168\"" {  } { { "singlepath_3.v" "N11168" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N11115 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N11115\"" {  } { { "singlepath_3.v" "N11115" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N11044 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N11044\"" {  } { { "singlepath_3.v" "N11044" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N10989 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N10989\"" {  } { { "singlepath_3.v" "N10989" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N10928 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N10928\"" {  } { { "singlepath_3.v" "N10928" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N10873 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N10873\"" {  } { { "singlepath_3.v" "N10873" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N10789 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N10789\"" {  } { { "singlepath_3.v" "N10789" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N10737 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N10737\"" {  } { { "singlepath_3.v" "N10737" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N10671\"" {  } { { "singlepath_3.v" "N10671" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N10509 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N10509\"" {  } { { "singlepath_3.v" "N10509" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N10431 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N10431\"" {  } { { "singlepath_3.v" "N10431" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N10314\"" {  } { { "singlepath_3.v" "N10314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N10170 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N10170\"" {  } { { "singlepath_3.v" "N10170" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N9958 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N9958\"" {  } { { "singlepath_3.v" "N9958" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N9642 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N9642\"" {  } { { "singlepath_3.v" "N9642" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N9432 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N9432\"" {  } { { "singlepath_3.v" "N9432" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N9066\"" {  } { { "singlepath_3.v" "N9066" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N8114 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N8114\"" {  } { { "singlepath_3.v" "N8114" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N6779 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N6779\"" {  } { { "singlepath_3.v" "N6779" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N5683 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N5683\"" {  } { { "singlepath_3.v" "N5683" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N4471 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N4471\"" {  } { { "singlepath_3.v" "N4471" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N1833\"" {  } { { "singlepath_3.v" "N1833" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N1302\"" {  } { { "singlepath_3.v" "N1302" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N644\"" {  } { { "singlepath_3.v" "N644" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N251~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N251~buf0\"" {  } { { "singlepath_3.v" "N251~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w35 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w35\"" {  } { { "singlepath_3_wrapper.v" "w35" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N11334 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N11334\"" {  } { { "singlepath_3.v" "N11334" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N11328 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N11328\"" {  } { { "singlepath_3.v" "N11328" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N11321 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N11321\"" {  } { { "singlepath_3.v" "N11321" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N11314\"" {  } { { "singlepath_3.v" "N11314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N11299 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N11299\"" {  } { { "singlepath_3.v" "N11299" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N11278 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N11278\"" {  } { { "singlepath_3.v" "N11278" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N11260 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N11260\"" {  } { { "singlepath_3.v" "N11260" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N11242 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N11242\"" {  } { { "singlepath_3.v" "N11242" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N11213\"" {  } { { "singlepath_3.v" "N11213" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N11168 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N11168\"" {  } { { "singlepath_3.v" "N11168" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N11115 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N11115\"" {  } { { "singlepath_3.v" "N11115" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N11044 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N11044\"" {  } { { "singlepath_3.v" "N11044" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N10989 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N10989\"" {  } { { "singlepath_3.v" "N10989" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N10928 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N10928\"" {  } { { "singlepath_3.v" "N10928" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N10873 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N10873\"" {  } { { "singlepath_3.v" "N10873" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N10789 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N10789\"" {  } { { "singlepath_3.v" "N10789" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N10737 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N10737\"" {  } { { "singlepath_3.v" "N10737" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N10671\"" {  } { { "singlepath_3.v" "N10671" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N10509 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N10509\"" {  } { { "singlepath_3.v" "N10509" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N10431 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N10431\"" {  } { { "singlepath_3.v" "N10431" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N10314\"" {  } { { "singlepath_3.v" "N10314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N10170 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N10170\"" {  } { { "singlepath_3.v" "N10170" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N9958 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N9958\"" {  } { { "singlepath_3.v" "N9958" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N9642 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N9642\"" {  } { { "singlepath_3.v" "N9642" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N9432 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N9432\"" {  } { { "singlepath_3.v" "N9432" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N9066\"" {  } { { "singlepath_3.v" "N9066" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N8114 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N8114\"" {  } { { "singlepath_3.v" "N8114" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N6779 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N6779\"" {  } { { "singlepath_3.v" "N6779" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N5683 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N5683\"" {  } { { "singlepath_3.v" "N5683" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N4471 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N4471\"" {  } { { "singlepath_3.v" "N4471" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N1833\"" {  } { { "singlepath_3.v" "N1833" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N1302\"" {  } { { "singlepath_3.v" "N1302" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N644\"" {  } { { "singlepath_3.v" "N644" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N251~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N251~buf0\"" {  } { { "singlepath_3.v" "N251~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w34 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w34\"" {  } { { "singlepath_3_wrapper.v" "w34" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N11334 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N11334\"" {  } { { "singlepath_3.v" "N11334" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N11328 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N11328\"" {  } { { "singlepath_3.v" "N11328" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N11321 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N11321\"" {  } { { "singlepath_3.v" "N11321" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N11314\"" {  } { { "singlepath_3.v" "N11314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N11299 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N11299\"" {  } { { "singlepath_3.v" "N11299" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N11278 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N11278\"" {  } { { "singlepath_3.v" "N11278" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N11260 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N11260\"" {  } { { "singlepath_3.v" "N11260" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N11242 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N11242\"" {  } { { "singlepath_3.v" "N11242" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N11213\"" {  } { { "singlepath_3.v" "N11213" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N11168 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N11168\"" {  } { { "singlepath_3.v" "N11168" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N11115 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N11115\"" {  } { { "singlepath_3.v" "N11115" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N11044 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N11044\"" {  } { { "singlepath_3.v" "N11044" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N10989 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N10989\"" {  } { { "singlepath_3.v" "N10989" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N10928 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N10928\"" {  } { { "singlepath_3.v" "N10928" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N10873 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N10873\"" {  } { { "singlepath_3.v" "N10873" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N10789 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N10789\"" {  } { { "singlepath_3.v" "N10789" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N10737 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N10737\"" {  } { { "singlepath_3.v" "N10737" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N10671\"" {  } { { "singlepath_3.v" "N10671" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N10509 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N10509\"" {  } { { "singlepath_3.v" "N10509" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N10431 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N10431\"" {  } { { "singlepath_3.v" "N10431" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N10314\"" {  } { { "singlepath_3.v" "N10314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N10170 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N10170\"" {  } { { "singlepath_3.v" "N10170" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N9958 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N9958\"" {  } { { "singlepath_3.v" "N9958" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N9642 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N9642\"" {  } { { "singlepath_3.v" "N9642" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N9432 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N9432\"" {  } { { "singlepath_3.v" "N9432" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N9066\"" {  } { { "singlepath_3.v" "N9066" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N8114 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N8114\"" {  } { { "singlepath_3.v" "N8114" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N6779 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N6779\"" {  } { { "singlepath_3.v" "N6779" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N5683 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N5683\"" {  } { { "singlepath_3.v" "N5683" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N4471 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N4471\"" {  } { { "singlepath_3.v" "N4471" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N1833\"" {  } { { "singlepath_3.v" "N1833" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N1302\"" {  } { { "singlepath_3.v" "N1302" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N644\"" {  } { { "singlepath_3.v" "N644" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N251~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N251~buf0\"" {  } { { "singlepath_3.v" "N251~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w33 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w33\"" {  } { { "singlepath_3_wrapper.v" "w33" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N11334 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N11334\"" {  } { { "singlepath_3.v" "N11334" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N11328 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N11328\"" {  } { { "singlepath_3.v" "N11328" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N11321 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N11321\"" {  } { { "singlepath_3.v" "N11321" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N11314\"" {  } { { "singlepath_3.v" "N11314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N11299 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N11299\"" {  } { { "singlepath_3.v" "N11299" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N11278 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N11278\"" {  } { { "singlepath_3.v" "N11278" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N11260 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N11260\"" {  } { { "singlepath_3.v" "N11260" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N11242 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N11242\"" {  } { { "singlepath_3.v" "N11242" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N11213\"" {  } { { "singlepath_3.v" "N11213" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N11168 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N11168\"" {  } { { "singlepath_3.v" "N11168" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N11115 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N11115\"" {  } { { "singlepath_3.v" "N11115" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N11044 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N11044\"" {  } { { "singlepath_3.v" "N11044" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N10989 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N10989\"" {  } { { "singlepath_3.v" "N10989" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N10928 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N10928\"" {  } { { "singlepath_3.v" "N10928" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N10873 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N10873\"" {  } { { "singlepath_3.v" "N10873" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N10789 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N10789\"" {  } { { "singlepath_3.v" "N10789" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N10737 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N10737\"" {  } { { "singlepath_3.v" "N10737" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N10671\"" {  } { { "singlepath_3.v" "N10671" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N10509 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N10509\"" {  } { { "singlepath_3.v" "N10509" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N10431 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N10431\"" {  } { { "singlepath_3.v" "N10431" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N10314\"" {  } { { "singlepath_3.v" "N10314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N10170 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N10170\"" {  } { { "singlepath_3.v" "N10170" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N9958 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N9958\"" {  } { { "singlepath_3.v" "N9958" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N9642 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N9642\"" {  } { { "singlepath_3.v" "N9642" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N9432 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N9432\"" {  } { { "singlepath_3.v" "N9432" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N9066\"" {  } { { "singlepath_3.v" "N9066" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N8114 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N8114\"" {  } { { "singlepath_3.v" "N8114" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N6779 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N6779\"" {  } { { "singlepath_3.v" "N6779" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N5683 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N5683\"" {  } { { "singlepath_3.v" "N5683" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N4471 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N4471\"" {  } { { "singlepath_3.v" "N4471" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N1833\"" {  } { { "singlepath_3.v" "N1833" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N1302\"" {  } { { "singlepath_3.v" "N1302" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N644\"" {  } { { "singlepath_3.v" "N644" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N251~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N251~buf0\"" {  } { { "singlepath_3.v" "N251~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w32 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w32\"" {  } { { "singlepath_3_wrapper.v" "w32" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N11334 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N11334\"" {  } { { "singlepath_3.v" "N11334" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N11328 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N11328\"" {  } { { "singlepath_3.v" "N11328" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N11321 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N11321\"" {  } { { "singlepath_3.v" "N11321" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N11314\"" {  } { { "singlepath_3.v" "N11314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N11299 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N11299\"" {  } { { "singlepath_3.v" "N11299" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N11278 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N11278\"" {  } { { "singlepath_3.v" "N11278" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N11260 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N11260\"" {  } { { "singlepath_3.v" "N11260" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N11242 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N11242\"" {  } { { "singlepath_3.v" "N11242" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N11213\"" {  } { { "singlepath_3.v" "N11213" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N11168 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N11168\"" {  } { { "singlepath_3.v" "N11168" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N11115 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N11115\"" {  } { { "singlepath_3.v" "N11115" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N11044 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N11044\"" {  } { { "singlepath_3.v" "N11044" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N10989 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N10989\"" {  } { { "singlepath_3.v" "N10989" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N10928 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N10928\"" {  } { { "singlepath_3.v" "N10928" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N10873 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N10873\"" {  } { { "singlepath_3.v" "N10873" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N10789 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N10789\"" {  } { { "singlepath_3.v" "N10789" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N10737 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N10737\"" {  } { { "singlepath_3.v" "N10737" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N10671\"" {  } { { "singlepath_3.v" "N10671" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N10509 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N10509\"" {  } { { "singlepath_3.v" "N10509" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N10431 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N10431\"" {  } { { "singlepath_3.v" "N10431" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N10314\"" {  } { { "singlepath_3.v" "N10314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N10170 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N10170\"" {  } { { "singlepath_3.v" "N10170" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N9958 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N9958\"" {  } { { "singlepath_3.v" "N9958" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N9642 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N9642\"" {  } { { "singlepath_3.v" "N9642" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N9432 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N9432\"" {  } { { "singlepath_3.v" "N9432" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N9066\"" {  } { { "singlepath_3.v" "N9066" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N8114 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N8114\"" {  } { { "singlepath_3.v" "N8114" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N6779 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N6779\"" {  } { { "singlepath_3.v" "N6779" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N5683 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N5683\"" {  } { { "singlepath_3.v" "N5683" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N4471 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N4471\"" {  } { { "singlepath_3.v" "N4471" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N1833\"" {  } { { "singlepath_3.v" "N1833" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N1302\"" {  } { { "singlepath_3.v" "N1302" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N644\"" {  } { { "singlepath_3.v" "N644" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N251~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N251~buf0\"" {  } { { "singlepath_3.v" "N251~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w31 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w31\"" {  } { { "singlepath_3_wrapper.v" "w31" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N11334 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N11334\"" {  } { { "singlepath_3.v" "N11334" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N11328 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N11328\"" {  } { { "singlepath_3.v" "N11328" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N11321 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N11321\"" {  } { { "singlepath_3.v" "N11321" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N11314\"" {  } { { "singlepath_3.v" "N11314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N11299 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N11299\"" {  } { { "singlepath_3.v" "N11299" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N11278 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N11278\"" {  } { { "singlepath_3.v" "N11278" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N11260 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N11260\"" {  } { { "singlepath_3.v" "N11260" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N11242 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N11242\"" {  } { { "singlepath_3.v" "N11242" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N11213\"" {  } { { "singlepath_3.v" "N11213" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N11168 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N11168\"" {  } { { "singlepath_3.v" "N11168" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N11115 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N11115\"" {  } { { "singlepath_3.v" "N11115" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N11044 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N11044\"" {  } { { "singlepath_3.v" "N11044" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N10989 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N10989\"" {  } { { "singlepath_3.v" "N10989" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N10928 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N10928\"" {  } { { "singlepath_3.v" "N10928" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N10873 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N10873\"" {  } { { "singlepath_3.v" "N10873" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N10789 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N10789\"" {  } { { "singlepath_3.v" "N10789" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N10737 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N10737\"" {  } { { "singlepath_3.v" "N10737" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N10671\"" {  } { { "singlepath_3.v" "N10671" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N10509 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N10509\"" {  } { { "singlepath_3.v" "N10509" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N10431 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N10431\"" {  } { { "singlepath_3.v" "N10431" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N10314\"" {  } { { "singlepath_3.v" "N10314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N10170 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N10170\"" {  } { { "singlepath_3.v" "N10170" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N9958 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N9958\"" {  } { { "singlepath_3.v" "N9958" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N9642 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N9642\"" {  } { { "singlepath_3.v" "N9642" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N9432 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N9432\"" {  } { { "singlepath_3.v" "N9432" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N9066\"" {  } { { "singlepath_3.v" "N9066" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N8114 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N8114\"" {  } { { "singlepath_3.v" "N8114" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N6779 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N6779\"" {  } { { "singlepath_3.v" "N6779" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N5683 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N5683\"" {  } { { "singlepath_3.v" "N5683" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N4471 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N4471\"" {  } { { "singlepath_3.v" "N4471" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N1833\"" {  } { { "singlepath_3.v" "N1833" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N1302\"" {  } { { "singlepath_3.v" "N1302" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N644\"" {  } { { "singlepath_3.v" "N644" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N251~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N251~buf0\"" {  } { { "singlepath_3.v" "N251~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w30 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w30\"" {  } { { "singlepath_3_wrapper.v" "w30" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N11334 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N11334\"" {  } { { "singlepath_3.v" "N11334" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N11328 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N11328\"" {  } { { "singlepath_3.v" "N11328" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N11321 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N11321\"" {  } { { "singlepath_3.v" "N11321" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N11314\"" {  } { { "singlepath_3.v" "N11314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N11299 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N11299\"" {  } { { "singlepath_3.v" "N11299" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N11278 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N11278\"" {  } { { "singlepath_3.v" "N11278" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N11260 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N11260\"" {  } { { "singlepath_3.v" "N11260" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N11242 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N11242\"" {  } { { "singlepath_3.v" "N11242" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N11213\"" {  } { { "singlepath_3.v" "N11213" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N11168 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N11168\"" {  } { { "singlepath_3.v" "N11168" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N11115 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N11115\"" {  } { { "singlepath_3.v" "N11115" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N11044 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N11044\"" {  } { { "singlepath_3.v" "N11044" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N10989 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N10989\"" {  } { { "singlepath_3.v" "N10989" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N10928 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N10928\"" {  } { { "singlepath_3.v" "N10928" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N10873 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N10873\"" {  } { { "singlepath_3.v" "N10873" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N10789 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N10789\"" {  } { { "singlepath_3.v" "N10789" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N10737 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N10737\"" {  } { { "singlepath_3.v" "N10737" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N10671\"" {  } { { "singlepath_3.v" "N10671" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N10509 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N10509\"" {  } { { "singlepath_3.v" "N10509" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N10431 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N10431\"" {  } { { "singlepath_3.v" "N10431" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N10314\"" {  } { { "singlepath_3.v" "N10314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N10170 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N10170\"" {  } { { "singlepath_3.v" "N10170" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N9958 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N9958\"" {  } { { "singlepath_3.v" "N9958" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N9642 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N9642\"" {  } { { "singlepath_3.v" "N9642" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N9432 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N9432\"" {  } { { "singlepath_3.v" "N9432" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N9066\"" {  } { { "singlepath_3.v" "N9066" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N8114 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N8114\"" {  } { { "singlepath_3.v" "N8114" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N6779 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N6779\"" {  } { { "singlepath_3.v" "N6779" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N5683 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N5683\"" {  } { { "singlepath_3.v" "N5683" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N4471 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N4471\"" {  } { { "singlepath_3.v" "N4471" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N1833\"" {  } { { "singlepath_3.v" "N1833" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N1302\"" {  } { { "singlepath_3.v" "N1302" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N644\"" {  } { { "singlepath_3.v" "N644" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N251~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N251~buf0\"" {  } { { "singlepath_3.v" "N251~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w29 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w29\"" {  } { { "singlepath_3_wrapper.v" "w29" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N11334 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N11334\"" {  } { { "singlepath_3.v" "N11334" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N11328 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N11328\"" {  } { { "singlepath_3.v" "N11328" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N11321 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N11321\"" {  } { { "singlepath_3.v" "N11321" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N11314\"" {  } { { "singlepath_3.v" "N11314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N11299 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N11299\"" {  } { { "singlepath_3.v" "N11299" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N11278 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N11278\"" {  } { { "singlepath_3.v" "N11278" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N11260 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N11260\"" {  } { { "singlepath_3.v" "N11260" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N11242 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N11242\"" {  } { { "singlepath_3.v" "N11242" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N11213\"" {  } { { "singlepath_3.v" "N11213" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N11168 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N11168\"" {  } { { "singlepath_3.v" "N11168" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N11115 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N11115\"" {  } { { "singlepath_3.v" "N11115" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N11044 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N11044\"" {  } { { "singlepath_3.v" "N11044" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N10989 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N10989\"" {  } { { "singlepath_3.v" "N10989" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N10928 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N10928\"" {  } { { "singlepath_3.v" "N10928" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N10873 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N10873\"" {  } { { "singlepath_3.v" "N10873" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N10789 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N10789\"" {  } { { "singlepath_3.v" "N10789" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N10737 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N10737\"" {  } { { "singlepath_3.v" "N10737" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N10671\"" {  } { { "singlepath_3.v" "N10671" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N10509 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N10509\"" {  } { { "singlepath_3.v" "N10509" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N10431 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N10431\"" {  } { { "singlepath_3.v" "N10431" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N10314\"" {  } { { "singlepath_3.v" "N10314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N10170 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N10170\"" {  } { { "singlepath_3.v" "N10170" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N9958 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N9958\"" {  } { { "singlepath_3.v" "N9958" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N9642 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N9642\"" {  } { { "singlepath_3.v" "N9642" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N9432 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N9432\"" {  } { { "singlepath_3.v" "N9432" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N9066\"" {  } { { "singlepath_3.v" "N9066" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N8114 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N8114\"" {  } { { "singlepath_3.v" "N8114" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N6779 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N6779\"" {  } { { "singlepath_3.v" "N6779" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N5683 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N5683\"" {  } { { "singlepath_3.v" "N5683" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N4471 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N4471\"" {  } { { "singlepath_3.v" "N4471" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N1833\"" {  } { { "singlepath_3.v" "N1833" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N1302\"" {  } { { "singlepath_3.v" "N1302" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N644\"" {  } { { "singlepath_3.v" "N644" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N251~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N251~buf0\"" {  } { { "singlepath_3.v" "N251~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w28 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w28\"" {  } { { "singlepath_3_wrapper.v" "w28" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N11334 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N11334\"" {  } { { "singlepath_3.v" "N11334" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N11328 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N11328\"" {  } { { "singlepath_3.v" "N11328" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N11321 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N11321\"" {  } { { "singlepath_3.v" "N11321" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N11314\"" {  } { { "singlepath_3.v" "N11314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N11299 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N11299\"" {  } { { "singlepath_3.v" "N11299" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N11278 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N11278\"" {  } { { "singlepath_3.v" "N11278" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N11260 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N11260\"" {  } { { "singlepath_3.v" "N11260" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N11242 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N11242\"" {  } { { "singlepath_3.v" "N11242" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N11213\"" {  } { { "singlepath_3.v" "N11213" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N11168 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N11168\"" {  } { { "singlepath_3.v" "N11168" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N11115 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N11115\"" {  } { { "singlepath_3.v" "N11115" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N11044 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N11044\"" {  } { { "singlepath_3.v" "N11044" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N10989 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N10989\"" {  } { { "singlepath_3.v" "N10989" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N10928 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N10928\"" {  } { { "singlepath_3.v" "N10928" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N10873 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N10873\"" {  } { { "singlepath_3.v" "N10873" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N10789 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N10789\"" {  } { { "singlepath_3.v" "N10789" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N10737 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N10737\"" {  } { { "singlepath_3.v" "N10737" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N10671\"" {  } { { "singlepath_3.v" "N10671" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N10509 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N10509\"" {  } { { "singlepath_3.v" "N10509" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N10431 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N10431\"" {  } { { "singlepath_3.v" "N10431" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N10314\"" {  } { { "singlepath_3.v" "N10314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N10170 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N10170\"" {  } { { "singlepath_3.v" "N10170" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N9958 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N9958\"" {  } { { "singlepath_3.v" "N9958" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N9642 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N9642\"" {  } { { "singlepath_3.v" "N9642" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N9432 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N9432\"" {  } { { "singlepath_3.v" "N9432" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N9066\"" {  } { { "singlepath_3.v" "N9066" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N8114 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N8114\"" {  } { { "singlepath_3.v" "N8114" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N6779 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N6779\"" {  } { { "singlepath_3.v" "N6779" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N5683 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N5683\"" {  } { { "singlepath_3.v" "N5683" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N4471 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N4471\"" {  } { { "singlepath_3.v" "N4471" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N1833\"" {  } { { "singlepath_3.v" "N1833" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N1302\"" {  } { { "singlepath_3.v" "N1302" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N644\"" {  } { { "singlepath_3.v" "N644" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N251~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N251~buf0\"" {  } { { "singlepath_3.v" "N251~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w27 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w27\"" {  } { { "singlepath_3_wrapper.v" "w27" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N11334 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N11334\"" {  } { { "singlepath_3.v" "N11334" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N11328 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N11328\"" {  } { { "singlepath_3.v" "N11328" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N11321 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N11321\"" {  } { { "singlepath_3.v" "N11321" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N11314\"" {  } { { "singlepath_3.v" "N11314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N11299 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N11299\"" {  } { { "singlepath_3.v" "N11299" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N11278 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N11278\"" {  } { { "singlepath_3.v" "N11278" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N11260 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N11260\"" {  } { { "singlepath_3.v" "N11260" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N11242 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N11242\"" {  } { { "singlepath_3.v" "N11242" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N11213\"" {  } { { "singlepath_3.v" "N11213" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N11168 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N11168\"" {  } { { "singlepath_3.v" "N11168" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N11115 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N11115\"" {  } { { "singlepath_3.v" "N11115" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N11044 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N11044\"" {  } { { "singlepath_3.v" "N11044" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N10989 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N10989\"" {  } { { "singlepath_3.v" "N10989" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N10928 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N10928\"" {  } { { "singlepath_3.v" "N10928" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N10873 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N10873\"" {  } { { "singlepath_3.v" "N10873" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N10789 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N10789\"" {  } { { "singlepath_3.v" "N10789" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N10737 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N10737\"" {  } { { "singlepath_3.v" "N10737" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N10671\"" {  } { { "singlepath_3.v" "N10671" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N10509 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N10509\"" {  } { { "singlepath_3.v" "N10509" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N10431 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N10431\"" {  } { { "singlepath_3.v" "N10431" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N10314\"" {  } { { "singlepath_3.v" "N10314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N10170 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N10170\"" {  } { { "singlepath_3.v" "N10170" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N9958 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N9958\"" {  } { { "singlepath_3.v" "N9958" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N9642 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N9642\"" {  } { { "singlepath_3.v" "N9642" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N9432 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N9432\"" {  } { { "singlepath_3.v" "N9432" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N9066\"" {  } { { "singlepath_3.v" "N9066" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N8114 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N8114\"" {  } { { "singlepath_3.v" "N8114" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N6779 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N6779\"" {  } { { "singlepath_3.v" "N6779" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N5683 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N5683\"" {  } { { "singlepath_3.v" "N5683" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N4471 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N4471\"" {  } { { "singlepath_3.v" "N4471" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N1833\"" {  } { { "singlepath_3.v" "N1833" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N1302\"" {  } { { "singlepath_3.v" "N1302" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N644\"" {  } { { "singlepath_3.v" "N644" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N251~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N251~buf0\"" {  } { { "singlepath_3.v" "N251~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w26 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w26\"" {  } { { "singlepath_3_wrapper.v" "w26" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N11334 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N11334\"" {  } { { "singlepath_3.v" "N11334" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N11328 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N11328\"" {  } { { "singlepath_3.v" "N11328" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N11321 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N11321\"" {  } { { "singlepath_3.v" "N11321" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N11314\"" {  } { { "singlepath_3.v" "N11314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N11299 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N11299\"" {  } { { "singlepath_3.v" "N11299" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N11278 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N11278\"" {  } { { "singlepath_3.v" "N11278" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N11260 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N11260\"" {  } { { "singlepath_3.v" "N11260" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N11242 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N11242\"" {  } { { "singlepath_3.v" "N11242" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N11213\"" {  } { { "singlepath_3.v" "N11213" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N11168 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N11168\"" {  } { { "singlepath_3.v" "N11168" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N11115 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N11115\"" {  } { { "singlepath_3.v" "N11115" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N11044 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N11044\"" {  } { { "singlepath_3.v" "N11044" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N10989 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N10989\"" {  } { { "singlepath_3.v" "N10989" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N10928 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N10928\"" {  } { { "singlepath_3.v" "N10928" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N10873 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N10873\"" {  } { { "singlepath_3.v" "N10873" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N10789 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N10789\"" {  } { { "singlepath_3.v" "N10789" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N10737 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N10737\"" {  } { { "singlepath_3.v" "N10737" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N10671\"" {  } { { "singlepath_3.v" "N10671" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N10509 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N10509\"" {  } { { "singlepath_3.v" "N10509" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N10431 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N10431\"" {  } { { "singlepath_3.v" "N10431" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N10314\"" {  } { { "singlepath_3.v" "N10314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N10170 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N10170\"" {  } { { "singlepath_3.v" "N10170" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N9958 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N9958\"" {  } { { "singlepath_3.v" "N9958" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N9642 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N9642\"" {  } { { "singlepath_3.v" "N9642" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N9432 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N9432\"" {  } { { "singlepath_3.v" "N9432" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N9066\"" {  } { { "singlepath_3.v" "N9066" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N8114 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N8114\"" {  } { { "singlepath_3.v" "N8114" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N6779 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N6779\"" {  } { { "singlepath_3.v" "N6779" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N5683 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N5683\"" {  } { { "singlepath_3.v" "N5683" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N4471 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N4471\"" {  } { { "singlepath_3.v" "N4471" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N1833\"" {  } { { "singlepath_3.v" "N1833" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N1302\"" {  } { { "singlepath_3.v" "N1302" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N644\"" {  } { { "singlepath_3.v" "N644" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N251~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N251~buf0\"" {  } { { "singlepath_3.v" "N251~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w25 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w25\"" {  } { { "singlepath_3_wrapper.v" "w25" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N11334 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N11334\"" {  } { { "singlepath_3.v" "N11334" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N11328 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N11328\"" {  } { { "singlepath_3.v" "N11328" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N11321 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N11321\"" {  } { { "singlepath_3.v" "N11321" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N11314\"" {  } { { "singlepath_3.v" "N11314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N11299 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N11299\"" {  } { { "singlepath_3.v" "N11299" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N11278 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N11278\"" {  } { { "singlepath_3.v" "N11278" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N11260 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N11260\"" {  } { { "singlepath_3.v" "N11260" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N11242 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N11242\"" {  } { { "singlepath_3.v" "N11242" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N11213\"" {  } { { "singlepath_3.v" "N11213" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N11168 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N11168\"" {  } { { "singlepath_3.v" "N11168" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N11115 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N11115\"" {  } { { "singlepath_3.v" "N11115" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N11044 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N11044\"" {  } { { "singlepath_3.v" "N11044" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N10989 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N10989\"" {  } { { "singlepath_3.v" "N10989" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N10928 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N10928\"" {  } { { "singlepath_3.v" "N10928" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N10873 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N10873\"" {  } { { "singlepath_3.v" "N10873" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N10789 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N10789\"" {  } { { "singlepath_3.v" "N10789" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N10737 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N10737\"" {  } { { "singlepath_3.v" "N10737" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N10671\"" {  } { { "singlepath_3.v" "N10671" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N10509 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N10509\"" {  } { { "singlepath_3.v" "N10509" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N10431 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N10431\"" {  } { { "singlepath_3.v" "N10431" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N10314\"" {  } { { "singlepath_3.v" "N10314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N10170 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N10170\"" {  } { { "singlepath_3.v" "N10170" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N9958 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N9958\"" {  } { { "singlepath_3.v" "N9958" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N9642 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N9642\"" {  } { { "singlepath_3.v" "N9642" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N9432 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N9432\"" {  } { { "singlepath_3.v" "N9432" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N9066\"" {  } { { "singlepath_3.v" "N9066" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N8114 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N8114\"" {  } { { "singlepath_3.v" "N8114" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N6779 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N6779\"" {  } { { "singlepath_3.v" "N6779" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N5683 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N5683\"" {  } { { "singlepath_3.v" "N5683" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N4471 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N4471\"" {  } { { "singlepath_3.v" "N4471" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N1833\"" {  } { { "singlepath_3.v" "N1833" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N1302\"" {  } { { "singlepath_3.v" "N1302" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N644\"" {  } { { "singlepath_3.v" "N644" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N251~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N251~buf0\"" {  } { { "singlepath_3.v" "N251~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w24 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w24\"" {  } { { "singlepath_3_wrapper.v" "w24" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N11334 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N11334\"" {  } { { "singlepath_3.v" "N11334" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N11328 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N11328\"" {  } { { "singlepath_3.v" "N11328" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N11321 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N11321\"" {  } { { "singlepath_3.v" "N11321" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N11314\"" {  } { { "singlepath_3.v" "N11314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N11299 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N11299\"" {  } { { "singlepath_3.v" "N11299" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N11278 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N11278\"" {  } { { "singlepath_3.v" "N11278" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N11260 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N11260\"" {  } { { "singlepath_3.v" "N11260" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N11242 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N11242\"" {  } { { "singlepath_3.v" "N11242" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N11213\"" {  } { { "singlepath_3.v" "N11213" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N11168 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N11168\"" {  } { { "singlepath_3.v" "N11168" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N11115 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N11115\"" {  } { { "singlepath_3.v" "N11115" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N11044 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N11044\"" {  } { { "singlepath_3.v" "N11044" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N10989 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N10989\"" {  } { { "singlepath_3.v" "N10989" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N10928 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N10928\"" {  } { { "singlepath_3.v" "N10928" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N10873 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N10873\"" {  } { { "singlepath_3.v" "N10873" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N10789 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N10789\"" {  } { { "singlepath_3.v" "N10789" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N10737 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N10737\"" {  } { { "singlepath_3.v" "N10737" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N10671\"" {  } { { "singlepath_3.v" "N10671" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N10509 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N10509\"" {  } { { "singlepath_3.v" "N10509" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N10431 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N10431\"" {  } { { "singlepath_3.v" "N10431" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N10314\"" {  } { { "singlepath_3.v" "N10314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N10170 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N10170\"" {  } { { "singlepath_3.v" "N10170" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N9958 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N9958\"" {  } { { "singlepath_3.v" "N9958" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N9642 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N9642\"" {  } { { "singlepath_3.v" "N9642" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N9432 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N9432\"" {  } { { "singlepath_3.v" "N9432" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N9066\"" {  } { { "singlepath_3.v" "N9066" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N8114 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N8114\"" {  } { { "singlepath_3.v" "N8114" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N6779 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N6779\"" {  } { { "singlepath_3.v" "N6779" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N5683 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N5683\"" {  } { { "singlepath_3.v" "N5683" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N4471 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N4471\"" {  } { { "singlepath_3.v" "N4471" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N1833\"" {  } { { "singlepath_3.v" "N1833" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N1302\"" {  } { { "singlepath_3.v" "N1302" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N644\"" {  } { { "singlepath_3.v" "N644" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N251~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N251~buf0\"" {  } { { "singlepath_3.v" "N251~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w23 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w23\"" {  } { { "singlepath_3_wrapper.v" "w23" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N11334 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N11334\"" {  } { { "singlepath_3.v" "N11334" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N11328 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N11328\"" {  } { { "singlepath_3.v" "N11328" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N11321 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N11321\"" {  } { { "singlepath_3.v" "N11321" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N11314\"" {  } { { "singlepath_3.v" "N11314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N11299 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N11299\"" {  } { { "singlepath_3.v" "N11299" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N11278 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N11278\"" {  } { { "singlepath_3.v" "N11278" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N11260 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N11260\"" {  } { { "singlepath_3.v" "N11260" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N11242 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N11242\"" {  } { { "singlepath_3.v" "N11242" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N11213\"" {  } { { "singlepath_3.v" "N11213" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N11168 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N11168\"" {  } { { "singlepath_3.v" "N11168" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N11115 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N11115\"" {  } { { "singlepath_3.v" "N11115" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N11044 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N11044\"" {  } { { "singlepath_3.v" "N11044" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N10989 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N10989\"" {  } { { "singlepath_3.v" "N10989" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N10928 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N10928\"" {  } { { "singlepath_3.v" "N10928" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N10873 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N10873\"" {  } { { "singlepath_3.v" "N10873" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N10789 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N10789\"" {  } { { "singlepath_3.v" "N10789" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N10737 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N10737\"" {  } { { "singlepath_3.v" "N10737" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N10671\"" {  } { { "singlepath_3.v" "N10671" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N10509 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N10509\"" {  } { { "singlepath_3.v" "N10509" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N10431 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N10431\"" {  } { { "singlepath_3.v" "N10431" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N10314\"" {  } { { "singlepath_3.v" "N10314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N10170 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N10170\"" {  } { { "singlepath_3.v" "N10170" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N9958 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N9958\"" {  } { { "singlepath_3.v" "N9958" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N9642 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N9642\"" {  } { { "singlepath_3.v" "N9642" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N9432 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N9432\"" {  } { { "singlepath_3.v" "N9432" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N9066\"" {  } { { "singlepath_3.v" "N9066" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N8114 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N8114\"" {  } { { "singlepath_3.v" "N8114" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N6779 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N6779\"" {  } { { "singlepath_3.v" "N6779" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N5683 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N5683\"" {  } { { "singlepath_3.v" "N5683" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N4471 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N4471\"" {  } { { "singlepath_3.v" "N4471" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N1833\"" {  } { { "singlepath_3.v" "N1833" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N1302\"" {  } { { "singlepath_3.v" "N1302" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N644\"" {  } { { "singlepath_3.v" "N644" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N251~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N251~buf0\"" {  } { { "singlepath_3.v" "N251~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w22 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w22\"" {  } { { "singlepath_3_wrapper.v" "w22" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N11334 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N11334\"" {  } { { "singlepath_3.v" "N11334" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N11328 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N11328\"" {  } { { "singlepath_3.v" "N11328" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N11321 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N11321\"" {  } { { "singlepath_3.v" "N11321" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N11314\"" {  } { { "singlepath_3.v" "N11314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N11299 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N11299\"" {  } { { "singlepath_3.v" "N11299" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N11278 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N11278\"" {  } { { "singlepath_3.v" "N11278" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N11260 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N11260\"" {  } { { "singlepath_3.v" "N11260" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N11242 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N11242\"" {  } { { "singlepath_3.v" "N11242" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N11213\"" {  } { { "singlepath_3.v" "N11213" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N11168 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N11168\"" {  } { { "singlepath_3.v" "N11168" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N11115 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N11115\"" {  } { { "singlepath_3.v" "N11115" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N11044 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N11044\"" {  } { { "singlepath_3.v" "N11044" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N10989 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N10989\"" {  } { { "singlepath_3.v" "N10989" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N10928 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N10928\"" {  } { { "singlepath_3.v" "N10928" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N10873 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N10873\"" {  } { { "singlepath_3.v" "N10873" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N10789 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N10789\"" {  } { { "singlepath_3.v" "N10789" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N10737 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N10737\"" {  } { { "singlepath_3.v" "N10737" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N10671\"" {  } { { "singlepath_3.v" "N10671" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N10509 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N10509\"" {  } { { "singlepath_3.v" "N10509" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N10431 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N10431\"" {  } { { "singlepath_3.v" "N10431" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N10314\"" {  } { { "singlepath_3.v" "N10314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N10170 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N10170\"" {  } { { "singlepath_3.v" "N10170" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N9958 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N9958\"" {  } { { "singlepath_3.v" "N9958" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N9642 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N9642\"" {  } { { "singlepath_3.v" "N9642" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N9432 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N9432\"" {  } { { "singlepath_3.v" "N9432" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N9066\"" {  } { { "singlepath_3.v" "N9066" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N8114 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N8114\"" {  } { { "singlepath_3.v" "N8114" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N6779 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N6779\"" {  } { { "singlepath_3.v" "N6779" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N5683 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N5683\"" {  } { { "singlepath_3.v" "N5683" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N4471 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N4471\"" {  } { { "singlepath_3.v" "N4471" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N1833\"" {  } { { "singlepath_3.v" "N1833" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N1302\"" {  } { { "singlepath_3.v" "N1302" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N644\"" {  } { { "singlepath_3.v" "N644" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N251~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N251~buf0\"" {  } { { "singlepath_3.v" "N251~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w21 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w21\"" {  } { { "singlepath_3_wrapper.v" "w21" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N11334 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N11334\"" {  } { { "singlepath_3.v" "N11334" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N11328 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N11328\"" {  } { { "singlepath_3.v" "N11328" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N11321 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N11321\"" {  } { { "singlepath_3.v" "N11321" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N11314\"" {  } { { "singlepath_3.v" "N11314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N11299 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N11299\"" {  } { { "singlepath_3.v" "N11299" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N11278 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N11278\"" {  } { { "singlepath_3.v" "N11278" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N11260 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N11260\"" {  } { { "singlepath_3.v" "N11260" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N11242 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N11242\"" {  } { { "singlepath_3.v" "N11242" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N11213\"" {  } { { "singlepath_3.v" "N11213" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N11168 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N11168\"" {  } { { "singlepath_3.v" "N11168" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N11115 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N11115\"" {  } { { "singlepath_3.v" "N11115" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N11044 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N11044\"" {  } { { "singlepath_3.v" "N11044" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N10989 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N10989\"" {  } { { "singlepath_3.v" "N10989" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N10928 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N10928\"" {  } { { "singlepath_3.v" "N10928" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N10873 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N10873\"" {  } { { "singlepath_3.v" "N10873" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N10789 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N10789\"" {  } { { "singlepath_3.v" "N10789" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N10737 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N10737\"" {  } { { "singlepath_3.v" "N10737" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N10671\"" {  } { { "singlepath_3.v" "N10671" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N10509 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N10509\"" {  } { { "singlepath_3.v" "N10509" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N10431 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N10431\"" {  } { { "singlepath_3.v" "N10431" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N10314\"" {  } { { "singlepath_3.v" "N10314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N10170 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N10170\"" {  } { { "singlepath_3.v" "N10170" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N9958 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N9958\"" {  } { { "singlepath_3.v" "N9958" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N9642 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N9642\"" {  } { { "singlepath_3.v" "N9642" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N9432 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N9432\"" {  } { { "singlepath_3.v" "N9432" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N9066\"" {  } { { "singlepath_3.v" "N9066" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N8114 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N8114\"" {  } { { "singlepath_3.v" "N8114" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N6779 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N6779\"" {  } { { "singlepath_3.v" "N6779" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N5683 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N5683\"" {  } { { "singlepath_3.v" "N5683" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N4471 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N4471\"" {  } { { "singlepath_3.v" "N4471" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N1833\"" {  } { { "singlepath_3.v" "N1833" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N1302\"" {  } { { "singlepath_3.v" "N1302" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N644\"" {  } { { "singlepath_3.v" "N644" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N251~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N251~buf0\"" {  } { { "singlepath_3.v" "N251~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w20 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w20\"" {  } { { "singlepath_3_wrapper.v" "w20" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N11334 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N11334\"" {  } { { "singlepath_3.v" "N11334" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N11328 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N11328\"" {  } { { "singlepath_3.v" "N11328" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N11321 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N11321\"" {  } { { "singlepath_3.v" "N11321" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N11314\"" {  } { { "singlepath_3.v" "N11314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N11299 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N11299\"" {  } { { "singlepath_3.v" "N11299" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N11278 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N11278\"" {  } { { "singlepath_3.v" "N11278" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N11260 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N11260\"" {  } { { "singlepath_3.v" "N11260" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N11242 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N11242\"" {  } { { "singlepath_3.v" "N11242" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N11213\"" {  } { { "singlepath_3.v" "N11213" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N11168 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N11168\"" {  } { { "singlepath_3.v" "N11168" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N11115 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N11115\"" {  } { { "singlepath_3.v" "N11115" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N11044 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N11044\"" {  } { { "singlepath_3.v" "N11044" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N10989 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N10989\"" {  } { { "singlepath_3.v" "N10989" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N10928 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N10928\"" {  } { { "singlepath_3.v" "N10928" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N10873 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N10873\"" {  } { { "singlepath_3.v" "N10873" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N10789 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N10789\"" {  } { { "singlepath_3.v" "N10789" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N10737 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N10737\"" {  } { { "singlepath_3.v" "N10737" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N10671\"" {  } { { "singlepath_3.v" "N10671" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N10509 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N10509\"" {  } { { "singlepath_3.v" "N10509" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N10431 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N10431\"" {  } { { "singlepath_3.v" "N10431" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N10314\"" {  } { { "singlepath_3.v" "N10314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N10170 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N10170\"" {  } { { "singlepath_3.v" "N10170" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N9958 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N9958\"" {  } { { "singlepath_3.v" "N9958" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N9642 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N9642\"" {  } { { "singlepath_3.v" "N9642" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N9432 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N9432\"" {  } { { "singlepath_3.v" "N9432" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N9066\"" {  } { { "singlepath_3.v" "N9066" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N8114 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N8114\"" {  } { { "singlepath_3.v" "N8114" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N6779 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N6779\"" {  } { { "singlepath_3.v" "N6779" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N5683 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N5683\"" {  } { { "singlepath_3.v" "N5683" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N4471 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N4471\"" {  } { { "singlepath_3.v" "N4471" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N1833\"" {  } { { "singlepath_3.v" "N1833" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N1302\"" {  } { { "singlepath_3.v" "N1302" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N644\"" {  } { { "singlepath_3.v" "N644" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N251~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N251~buf0\"" {  } { { "singlepath_3.v" "N251~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w19 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w19\"" {  } { { "singlepath_3_wrapper.v" "w19" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N11334 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N11334\"" {  } { { "singlepath_3.v" "N11334" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N11328 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N11328\"" {  } { { "singlepath_3.v" "N11328" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N11321 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N11321\"" {  } { { "singlepath_3.v" "N11321" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N11314\"" {  } { { "singlepath_3.v" "N11314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N11299 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N11299\"" {  } { { "singlepath_3.v" "N11299" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N11278 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N11278\"" {  } { { "singlepath_3.v" "N11278" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N11260 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N11260\"" {  } { { "singlepath_3.v" "N11260" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N11242 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N11242\"" {  } { { "singlepath_3.v" "N11242" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N11213\"" {  } { { "singlepath_3.v" "N11213" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N11168 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N11168\"" {  } { { "singlepath_3.v" "N11168" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N11115 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N11115\"" {  } { { "singlepath_3.v" "N11115" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N11044 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N11044\"" {  } { { "singlepath_3.v" "N11044" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N10989 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N10989\"" {  } { { "singlepath_3.v" "N10989" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N10928 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N10928\"" {  } { { "singlepath_3.v" "N10928" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N10873 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N10873\"" {  } { { "singlepath_3.v" "N10873" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N10789 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N10789\"" {  } { { "singlepath_3.v" "N10789" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N10737 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N10737\"" {  } { { "singlepath_3.v" "N10737" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N10671\"" {  } { { "singlepath_3.v" "N10671" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N10509 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N10509\"" {  } { { "singlepath_3.v" "N10509" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N10431 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N10431\"" {  } { { "singlepath_3.v" "N10431" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N10314\"" {  } { { "singlepath_3.v" "N10314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N10170 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N10170\"" {  } { { "singlepath_3.v" "N10170" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N9958 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N9958\"" {  } { { "singlepath_3.v" "N9958" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N9642 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N9642\"" {  } { { "singlepath_3.v" "N9642" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N9432 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N9432\"" {  } { { "singlepath_3.v" "N9432" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N9066\"" {  } { { "singlepath_3.v" "N9066" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N8114 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N8114\"" {  } { { "singlepath_3.v" "N8114" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N6779 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N6779\"" {  } { { "singlepath_3.v" "N6779" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N5683 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N5683\"" {  } { { "singlepath_3.v" "N5683" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N4471 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N4471\"" {  } { { "singlepath_3.v" "N4471" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N1833\"" {  } { { "singlepath_3.v" "N1833" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N1302\"" {  } { { "singlepath_3.v" "N1302" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N644\"" {  } { { "singlepath_3.v" "N644" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N251~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N251~buf0\"" {  } { { "singlepath_3.v" "N251~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w18 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w18\"" {  } { { "singlepath_3_wrapper.v" "w18" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N11334 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N11334\"" {  } { { "singlepath_3.v" "N11334" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N11328 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N11328\"" {  } { { "singlepath_3.v" "N11328" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N11321 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N11321\"" {  } { { "singlepath_3.v" "N11321" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N11314\"" {  } { { "singlepath_3.v" "N11314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N11299 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N11299\"" {  } { { "singlepath_3.v" "N11299" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N11278 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N11278\"" {  } { { "singlepath_3.v" "N11278" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N11260 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N11260\"" {  } { { "singlepath_3.v" "N11260" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N11242 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N11242\"" {  } { { "singlepath_3.v" "N11242" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N11213\"" {  } { { "singlepath_3.v" "N11213" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N11168 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N11168\"" {  } { { "singlepath_3.v" "N11168" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N11115 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N11115\"" {  } { { "singlepath_3.v" "N11115" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N11044 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N11044\"" {  } { { "singlepath_3.v" "N11044" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N10989 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N10989\"" {  } { { "singlepath_3.v" "N10989" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N10928 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N10928\"" {  } { { "singlepath_3.v" "N10928" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N10873 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N10873\"" {  } { { "singlepath_3.v" "N10873" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N10789 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N10789\"" {  } { { "singlepath_3.v" "N10789" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N10737 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N10737\"" {  } { { "singlepath_3.v" "N10737" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N10671\"" {  } { { "singlepath_3.v" "N10671" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N10509 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N10509\"" {  } { { "singlepath_3.v" "N10509" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N10431 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N10431\"" {  } { { "singlepath_3.v" "N10431" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N10314\"" {  } { { "singlepath_3.v" "N10314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N10170 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N10170\"" {  } { { "singlepath_3.v" "N10170" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N9958 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N9958\"" {  } { { "singlepath_3.v" "N9958" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N9642 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N9642\"" {  } { { "singlepath_3.v" "N9642" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N9432 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N9432\"" {  } { { "singlepath_3.v" "N9432" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N9066\"" {  } { { "singlepath_3.v" "N9066" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N8114 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N8114\"" {  } { { "singlepath_3.v" "N8114" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N6779 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N6779\"" {  } { { "singlepath_3.v" "N6779" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N5683 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N5683\"" {  } { { "singlepath_3.v" "N5683" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N4471 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N4471\"" {  } { { "singlepath_3.v" "N4471" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N1833\"" {  } { { "singlepath_3.v" "N1833" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N1302\"" {  } { { "singlepath_3.v" "N1302" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N644\"" {  } { { "singlepath_3.v" "N644" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N251~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N251~buf0\"" {  } { { "singlepath_3.v" "N251~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w17 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w17\"" {  } { { "singlepath_3_wrapper.v" "w17" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N11334 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N11334\"" {  } { { "singlepath_3.v" "N11334" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N11328 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N11328\"" {  } { { "singlepath_3.v" "N11328" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N11321 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N11321\"" {  } { { "singlepath_3.v" "N11321" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N11314\"" {  } { { "singlepath_3.v" "N11314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N11299 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N11299\"" {  } { { "singlepath_3.v" "N11299" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N11278 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N11278\"" {  } { { "singlepath_3.v" "N11278" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N11260 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N11260\"" {  } { { "singlepath_3.v" "N11260" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N11242 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N11242\"" {  } { { "singlepath_3.v" "N11242" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N11213\"" {  } { { "singlepath_3.v" "N11213" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N11168 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N11168\"" {  } { { "singlepath_3.v" "N11168" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N11115 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N11115\"" {  } { { "singlepath_3.v" "N11115" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N11044 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N11044\"" {  } { { "singlepath_3.v" "N11044" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N10989 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N10989\"" {  } { { "singlepath_3.v" "N10989" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N10928 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N10928\"" {  } { { "singlepath_3.v" "N10928" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N10873 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N10873\"" {  } { { "singlepath_3.v" "N10873" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N10789 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N10789\"" {  } { { "singlepath_3.v" "N10789" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N10737 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N10737\"" {  } { { "singlepath_3.v" "N10737" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N10671\"" {  } { { "singlepath_3.v" "N10671" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N10509 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N10509\"" {  } { { "singlepath_3.v" "N10509" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N10431 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N10431\"" {  } { { "singlepath_3.v" "N10431" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N10314\"" {  } { { "singlepath_3.v" "N10314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N10170 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N10170\"" {  } { { "singlepath_3.v" "N10170" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N9958 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N9958\"" {  } { { "singlepath_3.v" "N9958" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N9642 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N9642\"" {  } { { "singlepath_3.v" "N9642" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N9432 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N9432\"" {  } { { "singlepath_3.v" "N9432" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N9066\"" {  } { { "singlepath_3.v" "N9066" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N8114 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N8114\"" {  } { { "singlepath_3.v" "N8114" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N6779 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N6779\"" {  } { { "singlepath_3.v" "N6779" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N5683 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N5683\"" {  } { { "singlepath_3.v" "N5683" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N4471 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N4471\"" {  } { { "singlepath_3.v" "N4471" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N1833\"" {  } { { "singlepath_3.v" "N1833" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N1302\"" {  } { { "singlepath_3.v" "N1302" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N644\"" {  } { { "singlepath_3.v" "N644" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N251~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N251~buf0\"" {  } { { "singlepath_3.v" "N251~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w16 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w16\"" {  } { { "singlepath_3_wrapper.v" "w16" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N11334 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N11334\"" {  } { { "singlepath_3.v" "N11334" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N11328 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N11328\"" {  } { { "singlepath_3.v" "N11328" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N11321 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N11321\"" {  } { { "singlepath_3.v" "N11321" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N11314\"" {  } { { "singlepath_3.v" "N11314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N11299 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N11299\"" {  } { { "singlepath_3.v" "N11299" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N11278 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N11278\"" {  } { { "singlepath_3.v" "N11278" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N11260 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N11260\"" {  } { { "singlepath_3.v" "N11260" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N11242 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N11242\"" {  } { { "singlepath_3.v" "N11242" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N11213\"" {  } { { "singlepath_3.v" "N11213" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N11168 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N11168\"" {  } { { "singlepath_3.v" "N11168" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N11115 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N11115\"" {  } { { "singlepath_3.v" "N11115" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N11044 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N11044\"" {  } { { "singlepath_3.v" "N11044" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N10989 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N10989\"" {  } { { "singlepath_3.v" "N10989" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N10928 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N10928\"" {  } { { "singlepath_3.v" "N10928" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N10873 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N10873\"" {  } { { "singlepath_3.v" "N10873" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N10789 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N10789\"" {  } { { "singlepath_3.v" "N10789" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N10737 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N10737\"" {  } { { "singlepath_3.v" "N10737" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N10671\"" {  } { { "singlepath_3.v" "N10671" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N10509 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N10509\"" {  } { { "singlepath_3.v" "N10509" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N10431 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N10431\"" {  } { { "singlepath_3.v" "N10431" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N10314\"" {  } { { "singlepath_3.v" "N10314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N10170 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N10170\"" {  } { { "singlepath_3.v" "N10170" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N9958 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N9958\"" {  } { { "singlepath_3.v" "N9958" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N9642 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N9642\"" {  } { { "singlepath_3.v" "N9642" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N9432 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N9432\"" {  } { { "singlepath_3.v" "N9432" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N9066\"" {  } { { "singlepath_3.v" "N9066" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N8114 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N8114\"" {  } { { "singlepath_3.v" "N8114" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N6779 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N6779\"" {  } { { "singlepath_3.v" "N6779" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N5683 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N5683\"" {  } { { "singlepath_3.v" "N5683" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N4471 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N4471\"" {  } { { "singlepath_3.v" "N4471" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N1833\"" {  } { { "singlepath_3.v" "N1833" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N1302\"" {  } { { "singlepath_3.v" "N1302" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N644\"" {  } { { "singlepath_3.v" "N644" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N251~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N251~buf0\"" {  } { { "singlepath_3.v" "N251~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w15 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w15\"" {  } { { "singlepath_3_wrapper.v" "w15" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N11334 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N11334\"" {  } { { "singlepath_3.v" "N11334" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N11328 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N11328\"" {  } { { "singlepath_3.v" "N11328" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N11321 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N11321\"" {  } { { "singlepath_3.v" "N11321" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N11314\"" {  } { { "singlepath_3.v" "N11314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N11299 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N11299\"" {  } { { "singlepath_3.v" "N11299" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N11278 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N11278\"" {  } { { "singlepath_3.v" "N11278" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N11260 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N11260\"" {  } { { "singlepath_3.v" "N11260" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N11242 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N11242\"" {  } { { "singlepath_3.v" "N11242" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N11213\"" {  } { { "singlepath_3.v" "N11213" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N11168 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N11168\"" {  } { { "singlepath_3.v" "N11168" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N11115 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N11115\"" {  } { { "singlepath_3.v" "N11115" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N11044 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N11044\"" {  } { { "singlepath_3.v" "N11044" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N10989 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N10989\"" {  } { { "singlepath_3.v" "N10989" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N10928 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N10928\"" {  } { { "singlepath_3.v" "N10928" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N10873 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N10873\"" {  } { { "singlepath_3.v" "N10873" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N10789 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N10789\"" {  } { { "singlepath_3.v" "N10789" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N10737 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N10737\"" {  } { { "singlepath_3.v" "N10737" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N10671\"" {  } { { "singlepath_3.v" "N10671" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N10509 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N10509\"" {  } { { "singlepath_3.v" "N10509" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N10431 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N10431\"" {  } { { "singlepath_3.v" "N10431" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N10314\"" {  } { { "singlepath_3.v" "N10314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N10170 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N10170\"" {  } { { "singlepath_3.v" "N10170" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N9958 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N9958\"" {  } { { "singlepath_3.v" "N9958" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N9642 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N9642\"" {  } { { "singlepath_3.v" "N9642" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N9432 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N9432\"" {  } { { "singlepath_3.v" "N9432" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N9066\"" {  } { { "singlepath_3.v" "N9066" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N8114 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N8114\"" {  } { { "singlepath_3.v" "N8114" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N6779 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N6779\"" {  } { { "singlepath_3.v" "N6779" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N5683 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N5683\"" {  } { { "singlepath_3.v" "N5683" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N4471 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N4471\"" {  } { { "singlepath_3.v" "N4471" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N1833\"" {  } { { "singlepath_3.v" "N1833" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N1302\"" {  } { { "singlepath_3.v" "N1302" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N644\"" {  } { { "singlepath_3.v" "N644" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N251~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N251~buf0\"" {  } { { "singlepath_3.v" "N251~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w14 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w14\"" {  } { { "singlepath_3_wrapper.v" "w14" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N11334 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N11334\"" {  } { { "singlepath_3.v" "N11334" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N11328 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N11328\"" {  } { { "singlepath_3.v" "N11328" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N11321 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N11321\"" {  } { { "singlepath_3.v" "N11321" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N11314\"" {  } { { "singlepath_3.v" "N11314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N11299 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N11299\"" {  } { { "singlepath_3.v" "N11299" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N11278 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N11278\"" {  } { { "singlepath_3.v" "N11278" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N11260 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N11260\"" {  } { { "singlepath_3.v" "N11260" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N11242 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N11242\"" {  } { { "singlepath_3.v" "N11242" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N11213\"" {  } { { "singlepath_3.v" "N11213" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N11168 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N11168\"" {  } { { "singlepath_3.v" "N11168" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N11115 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N11115\"" {  } { { "singlepath_3.v" "N11115" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N11044 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N11044\"" {  } { { "singlepath_3.v" "N11044" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N10989 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N10989\"" {  } { { "singlepath_3.v" "N10989" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N10928 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N10928\"" {  } { { "singlepath_3.v" "N10928" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N10873 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N10873\"" {  } { { "singlepath_3.v" "N10873" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N10789 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N10789\"" {  } { { "singlepath_3.v" "N10789" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N10737 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N10737\"" {  } { { "singlepath_3.v" "N10737" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N10671\"" {  } { { "singlepath_3.v" "N10671" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N10509 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N10509\"" {  } { { "singlepath_3.v" "N10509" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N10431 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N10431\"" {  } { { "singlepath_3.v" "N10431" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N10314\"" {  } { { "singlepath_3.v" "N10314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N10170 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N10170\"" {  } { { "singlepath_3.v" "N10170" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N9958 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N9958\"" {  } { { "singlepath_3.v" "N9958" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N9642 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N9642\"" {  } { { "singlepath_3.v" "N9642" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N9432 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N9432\"" {  } { { "singlepath_3.v" "N9432" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N9066\"" {  } { { "singlepath_3.v" "N9066" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N8114 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N8114\"" {  } { { "singlepath_3.v" "N8114" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N6779 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N6779\"" {  } { { "singlepath_3.v" "N6779" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N5683 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N5683\"" {  } { { "singlepath_3.v" "N5683" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N4471 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N4471\"" {  } { { "singlepath_3.v" "N4471" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N1833\"" {  } { { "singlepath_3.v" "N1833" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N1302\"" {  } { { "singlepath_3.v" "N1302" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N644\"" {  } { { "singlepath_3.v" "N644" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N251~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N251~buf0\"" {  } { { "singlepath_3.v" "N251~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w13 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w13\"" {  } { { "singlepath_3_wrapper.v" "w13" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N11334 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N11334\"" {  } { { "singlepath_3.v" "N11334" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N11328 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N11328\"" {  } { { "singlepath_3.v" "N11328" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N11321 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N11321\"" {  } { { "singlepath_3.v" "N11321" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N11314\"" {  } { { "singlepath_3.v" "N11314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N11299 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N11299\"" {  } { { "singlepath_3.v" "N11299" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N11278 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N11278\"" {  } { { "singlepath_3.v" "N11278" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N11260 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N11260\"" {  } { { "singlepath_3.v" "N11260" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N11242 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N11242\"" {  } { { "singlepath_3.v" "N11242" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N11213\"" {  } { { "singlepath_3.v" "N11213" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N11168 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N11168\"" {  } { { "singlepath_3.v" "N11168" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N11115 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N11115\"" {  } { { "singlepath_3.v" "N11115" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N11044 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N11044\"" {  } { { "singlepath_3.v" "N11044" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N10989 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N10989\"" {  } { { "singlepath_3.v" "N10989" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N10928 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N10928\"" {  } { { "singlepath_3.v" "N10928" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N10873 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N10873\"" {  } { { "singlepath_3.v" "N10873" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N10789 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N10789\"" {  } { { "singlepath_3.v" "N10789" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N10737 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N10737\"" {  } { { "singlepath_3.v" "N10737" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N10671\"" {  } { { "singlepath_3.v" "N10671" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N10509 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N10509\"" {  } { { "singlepath_3.v" "N10509" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N10431 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N10431\"" {  } { { "singlepath_3.v" "N10431" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N10314\"" {  } { { "singlepath_3.v" "N10314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N10170 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N10170\"" {  } { { "singlepath_3.v" "N10170" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N9958 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N9958\"" {  } { { "singlepath_3.v" "N9958" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N9642 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N9642\"" {  } { { "singlepath_3.v" "N9642" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N9432 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N9432\"" {  } { { "singlepath_3.v" "N9432" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N9066\"" {  } { { "singlepath_3.v" "N9066" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N8114 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N8114\"" {  } { { "singlepath_3.v" "N8114" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N6779 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N6779\"" {  } { { "singlepath_3.v" "N6779" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N5683 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N5683\"" {  } { { "singlepath_3.v" "N5683" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N4471 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N4471\"" {  } { { "singlepath_3.v" "N4471" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N1833\"" {  } { { "singlepath_3.v" "N1833" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N1302\"" {  } { { "singlepath_3.v" "N1302" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N644\"" {  } { { "singlepath_3.v" "N644" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N251~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N251~buf0\"" {  } { { "singlepath_3.v" "N251~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w12 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w12\"" {  } { { "singlepath_3_wrapper.v" "w12" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N11334 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N11334\"" {  } { { "singlepath_3.v" "N11334" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N11328 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N11328\"" {  } { { "singlepath_3.v" "N11328" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N11321 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N11321\"" {  } { { "singlepath_3.v" "N11321" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N11314\"" {  } { { "singlepath_3.v" "N11314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N11299 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N11299\"" {  } { { "singlepath_3.v" "N11299" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N11278 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N11278\"" {  } { { "singlepath_3.v" "N11278" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N11260 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N11260\"" {  } { { "singlepath_3.v" "N11260" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N11242 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N11242\"" {  } { { "singlepath_3.v" "N11242" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N11213\"" {  } { { "singlepath_3.v" "N11213" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N11168 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N11168\"" {  } { { "singlepath_3.v" "N11168" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N11115 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N11115\"" {  } { { "singlepath_3.v" "N11115" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N11044 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N11044\"" {  } { { "singlepath_3.v" "N11044" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N10989 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N10989\"" {  } { { "singlepath_3.v" "N10989" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N10928 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N10928\"" {  } { { "singlepath_3.v" "N10928" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N10873 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N10873\"" {  } { { "singlepath_3.v" "N10873" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N10789 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N10789\"" {  } { { "singlepath_3.v" "N10789" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N10737 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N10737\"" {  } { { "singlepath_3.v" "N10737" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N10671\"" {  } { { "singlepath_3.v" "N10671" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N10509 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N10509\"" {  } { { "singlepath_3.v" "N10509" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N10431 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N10431\"" {  } { { "singlepath_3.v" "N10431" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N10314\"" {  } { { "singlepath_3.v" "N10314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N10170 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N10170\"" {  } { { "singlepath_3.v" "N10170" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N9958 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N9958\"" {  } { { "singlepath_3.v" "N9958" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N9642 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N9642\"" {  } { { "singlepath_3.v" "N9642" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N9432 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N9432\"" {  } { { "singlepath_3.v" "N9432" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N9066\"" {  } { { "singlepath_3.v" "N9066" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N8114 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N8114\"" {  } { { "singlepath_3.v" "N8114" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N6779 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N6779\"" {  } { { "singlepath_3.v" "N6779" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N5683 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N5683\"" {  } { { "singlepath_3.v" "N5683" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N4471 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N4471\"" {  } { { "singlepath_3.v" "N4471" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N1833\"" {  } { { "singlepath_3.v" "N1833" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N1302\"" {  } { { "singlepath_3.v" "N1302" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N644\"" {  } { { "singlepath_3.v" "N644" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N251~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N251~buf0\"" {  } { { "singlepath_3.v" "N251~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w11 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w11\"" {  } { { "singlepath_3_wrapper.v" "w11" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N11334 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N11334\"" {  } { { "singlepath_3.v" "N11334" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N11328 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N11328\"" {  } { { "singlepath_3.v" "N11328" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N11321 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N11321\"" {  } { { "singlepath_3.v" "N11321" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N11314\"" {  } { { "singlepath_3.v" "N11314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N11299 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N11299\"" {  } { { "singlepath_3.v" "N11299" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N11278 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N11278\"" {  } { { "singlepath_3.v" "N11278" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N11260 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N11260\"" {  } { { "singlepath_3.v" "N11260" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N11242 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N11242\"" {  } { { "singlepath_3.v" "N11242" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N11213\"" {  } { { "singlepath_3.v" "N11213" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N11168 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N11168\"" {  } { { "singlepath_3.v" "N11168" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N11115 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N11115\"" {  } { { "singlepath_3.v" "N11115" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N11044 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N11044\"" {  } { { "singlepath_3.v" "N11044" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N10989 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N10989\"" {  } { { "singlepath_3.v" "N10989" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N10928 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N10928\"" {  } { { "singlepath_3.v" "N10928" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N10873 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N10873\"" {  } { { "singlepath_3.v" "N10873" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N10789 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N10789\"" {  } { { "singlepath_3.v" "N10789" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N10737 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N10737\"" {  } { { "singlepath_3.v" "N10737" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N10671\"" {  } { { "singlepath_3.v" "N10671" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N10509 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N10509\"" {  } { { "singlepath_3.v" "N10509" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N10431 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N10431\"" {  } { { "singlepath_3.v" "N10431" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N10314\"" {  } { { "singlepath_3.v" "N10314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N10170 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N10170\"" {  } { { "singlepath_3.v" "N10170" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N9958 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N9958\"" {  } { { "singlepath_3.v" "N9958" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N9642 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N9642\"" {  } { { "singlepath_3.v" "N9642" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N9432 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N9432\"" {  } { { "singlepath_3.v" "N9432" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N9066\"" {  } { { "singlepath_3.v" "N9066" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N8114 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N8114\"" {  } { { "singlepath_3.v" "N8114" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N6779 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N6779\"" {  } { { "singlepath_3.v" "N6779" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N5683 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N5683\"" {  } { { "singlepath_3.v" "N5683" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N4471 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N4471\"" {  } { { "singlepath_3.v" "N4471" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N1833\"" {  } { { "singlepath_3.v" "N1833" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N1302\"" {  } { { "singlepath_3.v" "N1302" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N644\"" {  } { { "singlepath_3.v" "N644" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N251~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N251~buf0\"" {  } { { "singlepath_3.v" "N251~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w10 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w10\"" {  } { { "singlepath_3_wrapper.v" "w10" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N11334 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N11334\"" {  } { { "singlepath_3.v" "N11334" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N11328 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N11328\"" {  } { { "singlepath_3.v" "N11328" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N11321 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N11321\"" {  } { { "singlepath_3.v" "N11321" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N11314\"" {  } { { "singlepath_3.v" "N11314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N11299 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N11299\"" {  } { { "singlepath_3.v" "N11299" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N11278 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N11278\"" {  } { { "singlepath_3.v" "N11278" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N11260 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N11260\"" {  } { { "singlepath_3.v" "N11260" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N11242 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N11242\"" {  } { { "singlepath_3.v" "N11242" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N11213\"" {  } { { "singlepath_3.v" "N11213" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N11168 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N11168\"" {  } { { "singlepath_3.v" "N11168" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N11115 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N11115\"" {  } { { "singlepath_3.v" "N11115" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N11044 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N11044\"" {  } { { "singlepath_3.v" "N11044" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N10989 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N10989\"" {  } { { "singlepath_3.v" "N10989" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N10928 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N10928\"" {  } { { "singlepath_3.v" "N10928" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N10873 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N10873\"" {  } { { "singlepath_3.v" "N10873" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N10789 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N10789\"" {  } { { "singlepath_3.v" "N10789" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N10737 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N10737\"" {  } { { "singlepath_3.v" "N10737" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N10671\"" {  } { { "singlepath_3.v" "N10671" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N10509 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N10509\"" {  } { { "singlepath_3.v" "N10509" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N10431 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N10431\"" {  } { { "singlepath_3.v" "N10431" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N10314\"" {  } { { "singlepath_3.v" "N10314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N10170 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N10170\"" {  } { { "singlepath_3.v" "N10170" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N9958 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N9958\"" {  } { { "singlepath_3.v" "N9958" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N9642 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N9642\"" {  } { { "singlepath_3.v" "N9642" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N9432 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N9432\"" {  } { { "singlepath_3.v" "N9432" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N9066\"" {  } { { "singlepath_3.v" "N9066" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N8114 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N8114\"" {  } { { "singlepath_3.v" "N8114" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N6779 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N6779\"" {  } { { "singlepath_3.v" "N6779" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N5683 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N5683\"" {  } { { "singlepath_3.v" "N5683" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N4471 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N4471\"" {  } { { "singlepath_3.v" "N4471" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N1833\"" {  } { { "singlepath_3.v" "N1833" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N1302\"" {  } { { "singlepath_3.v" "N1302" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N644\"" {  } { { "singlepath_3.v" "N644" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N251~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N251~buf0\"" {  } { { "singlepath_3.v" "N251~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w9 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w9\"" {  } { { "singlepath_3_wrapper.v" "w9" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N11334 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N11334\"" {  } { { "singlepath_3.v" "N11334" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N11328 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N11328\"" {  } { { "singlepath_3.v" "N11328" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N11321 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N11321\"" {  } { { "singlepath_3.v" "N11321" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N11314\"" {  } { { "singlepath_3.v" "N11314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N11299 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N11299\"" {  } { { "singlepath_3.v" "N11299" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N11278 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N11278\"" {  } { { "singlepath_3.v" "N11278" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N11260 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N11260\"" {  } { { "singlepath_3.v" "N11260" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N11242 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N11242\"" {  } { { "singlepath_3.v" "N11242" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N11213\"" {  } { { "singlepath_3.v" "N11213" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N11168 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N11168\"" {  } { { "singlepath_3.v" "N11168" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N11115 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N11115\"" {  } { { "singlepath_3.v" "N11115" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N11044 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N11044\"" {  } { { "singlepath_3.v" "N11044" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N10989 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N10989\"" {  } { { "singlepath_3.v" "N10989" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N10928 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N10928\"" {  } { { "singlepath_3.v" "N10928" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N10873 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N10873\"" {  } { { "singlepath_3.v" "N10873" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N10789 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N10789\"" {  } { { "singlepath_3.v" "N10789" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N10737 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N10737\"" {  } { { "singlepath_3.v" "N10737" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N10671\"" {  } { { "singlepath_3.v" "N10671" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N10509 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N10509\"" {  } { { "singlepath_3.v" "N10509" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N10431 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N10431\"" {  } { { "singlepath_3.v" "N10431" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N10314\"" {  } { { "singlepath_3.v" "N10314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N10170 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N10170\"" {  } { { "singlepath_3.v" "N10170" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N9958 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N9958\"" {  } { { "singlepath_3.v" "N9958" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N9642 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N9642\"" {  } { { "singlepath_3.v" "N9642" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N9432 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N9432\"" {  } { { "singlepath_3.v" "N9432" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N9066\"" {  } { { "singlepath_3.v" "N9066" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N8114 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N8114\"" {  } { { "singlepath_3.v" "N8114" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N6779 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N6779\"" {  } { { "singlepath_3.v" "N6779" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N5683 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N5683\"" {  } { { "singlepath_3.v" "N5683" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N4471 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N4471\"" {  } { { "singlepath_3.v" "N4471" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N1833\"" {  } { { "singlepath_3.v" "N1833" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N1302\"" {  } { { "singlepath_3.v" "N1302" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N644\"" {  } { { "singlepath_3.v" "N644" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N251~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N251~buf0\"" {  } { { "singlepath_3.v" "N251~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w8 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w8\"" {  } { { "singlepath_3_wrapper.v" "w8" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N11334 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N11334\"" {  } { { "singlepath_3.v" "N11334" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N11328 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N11328\"" {  } { { "singlepath_3.v" "N11328" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N11321 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N11321\"" {  } { { "singlepath_3.v" "N11321" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N11314\"" {  } { { "singlepath_3.v" "N11314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N11299 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N11299\"" {  } { { "singlepath_3.v" "N11299" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N11278 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N11278\"" {  } { { "singlepath_3.v" "N11278" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N11260 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N11260\"" {  } { { "singlepath_3.v" "N11260" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N11242 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N11242\"" {  } { { "singlepath_3.v" "N11242" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N11213\"" {  } { { "singlepath_3.v" "N11213" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N11168 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N11168\"" {  } { { "singlepath_3.v" "N11168" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N11115 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N11115\"" {  } { { "singlepath_3.v" "N11115" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N11044 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N11044\"" {  } { { "singlepath_3.v" "N11044" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N10989 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N10989\"" {  } { { "singlepath_3.v" "N10989" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N10928 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N10928\"" {  } { { "singlepath_3.v" "N10928" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N10873 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N10873\"" {  } { { "singlepath_3.v" "N10873" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N10789 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N10789\"" {  } { { "singlepath_3.v" "N10789" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N10737 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N10737\"" {  } { { "singlepath_3.v" "N10737" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N10671\"" {  } { { "singlepath_3.v" "N10671" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N10509 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N10509\"" {  } { { "singlepath_3.v" "N10509" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N10431 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N10431\"" {  } { { "singlepath_3.v" "N10431" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N10314\"" {  } { { "singlepath_3.v" "N10314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N10170 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N10170\"" {  } { { "singlepath_3.v" "N10170" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N9958 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N9958\"" {  } { { "singlepath_3.v" "N9958" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N9642 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N9642\"" {  } { { "singlepath_3.v" "N9642" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N9432 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N9432\"" {  } { { "singlepath_3.v" "N9432" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N9066\"" {  } { { "singlepath_3.v" "N9066" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N8114 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N8114\"" {  } { { "singlepath_3.v" "N8114" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N6779 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N6779\"" {  } { { "singlepath_3.v" "N6779" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N5683 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N5683\"" {  } { { "singlepath_3.v" "N5683" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N4471 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N4471\"" {  } { { "singlepath_3.v" "N4471" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N1833\"" {  } { { "singlepath_3.v" "N1833" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N1302\"" {  } { { "singlepath_3.v" "N1302" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N644\"" {  } { { "singlepath_3.v" "N644" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N251~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N251~buf0\"" {  } { { "singlepath_3.v" "N251~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w7 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w7\"" {  } { { "singlepath_3_wrapper.v" "w7" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N11334 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N11334\"" {  } { { "singlepath_3.v" "N11334" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N11328 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N11328\"" {  } { { "singlepath_3.v" "N11328" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N11321 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N11321\"" {  } { { "singlepath_3.v" "N11321" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N11314\"" {  } { { "singlepath_3.v" "N11314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N11299 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N11299\"" {  } { { "singlepath_3.v" "N11299" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N11278 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N11278\"" {  } { { "singlepath_3.v" "N11278" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N11260 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N11260\"" {  } { { "singlepath_3.v" "N11260" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N11242 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N11242\"" {  } { { "singlepath_3.v" "N11242" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N11213\"" {  } { { "singlepath_3.v" "N11213" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N11168 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N11168\"" {  } { { "singlepath_3.v" "N11168" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N11115 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N11115\"" {  } { { "singlepath_3.v" "N11115" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N11044 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N11044\"" {  } { { "singlepath_3.v" "N11044" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N10989 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N10989\"" {  } { { "singlepath_3.v" "N10989" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N10928 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N10928\"" {  } { { "singlepath_3.v" "N10928" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N10873 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N10873\"" {  } { { "singlepath_3.v" "N10873" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N10789 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N10789\"" {  } { { "singlepath_3.v" "N10789" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N10737 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N10737\"" {  } { { "singlepath_3.v" "N10737" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N10671\"" {  } { { "singlepath_3.v" "N10671" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N10509 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N10509\"" {  } { { "singlepath_3.v" "N10509" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N10431 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N10431\"" {  } { { "singlepath_3.v" "N10431" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N10314\"" {  } { { "singlepath_3.v" "N10314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N10170 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N10170\"" {  } { { "singlepath_3.v" "N10170" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N9958 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N9958\"" {  } { { "singlepath_3.v" "N9958" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N9642 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N9642\"" {  } { { "singlepath_3.v" "N9642" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N9432 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N9432\"" {  } { { "singlepath_3.v" "N9432" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N9066\"" {  } { { "singlepath_3.v" "N9066" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N8114 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N8114\"" {  } { { "singlepath_3.v" "N8114" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N6779 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N6779\"" {  } { { "singlepath_3.v" "N6779" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N5683 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N5683\"" {  } { { "singlepath_3.v" "N5683" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N4471 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N4471\"" {  } { { "singlepath_3.v" "N4471" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N1833\"" {  } { { "singlepath_3.v" "N1833" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N1302\"" {  } { { "singlepath_3.v" "N1302" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N644\"" {  } { { "singlepath_3.v" "N644" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N251~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N251~buf0\"" {  } { { "singlepath_3.v" "N251~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w6 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w6\"" {  } { { "singlepath_3_wrapper.v" "w6" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N11334 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N11334\"" {  } { { "singlepath_3.v" "N11334" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N11328 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N11328\"" {  } { { "singlepath_3.v" "N11328" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N11321 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N11321\"" {  } { { "singlepath_3.v" "N11321" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N11314\"" {  } { { "singlepath_3.v" "N11314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N11299 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N11299\"" {  } { { "singlepath_3.v" "N11299" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N11278 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N11278\"" {  } { { "singlepath_3.v" "N11278" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N11260 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N11260\"" {  } { { "singlepath_3.v" "N11260" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N11242 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N11242\"" {  } { { "singlepath_3.v" "N11242" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N11213\"" {  } { { "singlepath_3.v" "N11213" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N11168 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N11168\"" {  } { { "singlepath_3.v" "N11168" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N11115 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N11115\"" {  } { { "singlepath_3.v" "N11115" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N11044 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N11044\"" {  } { { "singlepath_3.v" "N11044" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N10989 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N10989\"" {  } { { "singlepath_3.v" "N10989" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N10928 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N10928\"" {  } { { "singlepath_3.v" "N10928" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N10873 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N10873\"" {  } { { "singlepath_3.v" "N10873" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N10789 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N10789\"" {  } { { "singlepath_3.v" "N10789" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N10737 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N10737\"" {  } { { "singlepath_3.v" "N10737" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N10671\"" {  } { { "singlepath_3.v" "N10671" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N10509 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N10509\"" {  } { { "singlepath_3.v" "N10509" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N10431 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N10431\"" {  } { { "singlepath_3.v" "N10431" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N10314\"" {  } { { "singlepath_3.v" "N10314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N10170 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N10170\"" {  } { { "singlepath_3.v" "N10170" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N9958 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N9958\"" {  } { { "singlepath_3.v" "N9958" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N9642 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N9642\"" {  } { { "singlepath_3.v" "N9642" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N9432 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N9432\"" {  } { { "singlepath_3.v" "N9432" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N9066\"" {  } { { "singlepath_3.v" "N9066" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N8114 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N8114\"" {  } { { "singlepath_3.v" "N8114" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N6779 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N6779\"" {  } { { "singlepath_3.v" "N6779" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N5683 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N5683\"" {  } { { "singlepath_3.v" "N5683" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N4471 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N4471\"" {  } { { "singlepath_3.v" "N4471" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N1833\"" {  } { { "singlepath_3.v" "N1833" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N1302\"" {  } { { "singlepath_3.v" "N1302" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N644\"" {  } { { "singlepath_3.v" "N644" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N251~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N251~buf0\"" {  } { { "singlepath_3.v" "N251~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w5 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w5\"" {  } { { "singlepath_3_wrapper.v" "w5" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N11334 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N11334\"" {  } { { "singlepath_3.v" "N11334" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N11328 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N11328\"" {  } { { "singlepath_3.v" "N11328" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N11321 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N11321\"" {  } { { "singlepath_3.v" "N11321" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N11314\"" {  } { { "singlepath_3.v" "N11314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N11299 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N11299\"" {  } { { "singlepath_3.v" "N11299" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N11278 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N11278\"" {  } { { "singlepath_3.v" "N11278" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N11260 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N11260\"" {  } { { "singlepath_3.v" "N11260" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N11242 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N11242\"" {  } { { "singlepath_3.v" "N11242" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N11213\"" {  } { { "singlepath_3.v" "N11213" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N11168 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N11168\"" {  } { { "singlepath_3.v" "N11168" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N11115 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N11115\"" {  } { { "singlepath_3.v" "N11115" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N11044 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N11044\"" {  } { { "singlepath_3.v" "N11044" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N10989 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N10989\"" {  } { { "singlepath_3.v" "N10989" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N10928 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N10928\"" {  } { { "singlepath_3.v" "N10928" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N10873 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N10873\"" {  } { { "singlepath_3.v" "N10873" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N10789 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N10789\"" {  } { { "singlepath_3.v" "N10789" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N10737 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N10737\"" {  } { { "singlepath_3.v" "N10737" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N10671\"" {  } { { "singlepath_3.v" "N10671" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N10509 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N10509\"" {  } { { "singlepath_3.v" "N10509" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N10431 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N10431\"" {  } { { "singlepath_3.v" "N10431" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N10314\"" {  } { { "singlepath_3.v" "N10314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N10170 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N10170\"" {  } { { "singlepath_3.v" "N10170" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N9958 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N9958\"" {  } { { "singlepath_3.v" "N9958" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N9642 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N9642\"" {  } { { "singlepath_3.v" "N9642" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N9432 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N9432\"" {  } { { "singlepath_3.v" "N9432" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N9066\"" {  } { { "singlepath_3.v" "N9066" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N8114 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N8114\"" {  } { { "singlepath_3.v" "N8114" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N6779 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N6779\"" {  } { { "singlepath_3.v" "N6779" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N5683 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N5683\"" {  } { { "singlepath_3.v" "N5683" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N4471 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N4471\"" {  } { { "singlepath_3.v" "N4471" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N1833\"" {  } { { "singlepath_3.v" "N1833" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N1302\"" {  } { { "singlepath_3.v" "N1302" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N644\"" {  } { { "singlepath_3.v" "N644" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N251~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N251~buf0\"" {  } { { "singlepath_3.v" "N251~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w4 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w4\"" {  } { { "singlepath_3_wrapper.v" "w4" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N11334 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N11334\"" {  } { { "singlepath_3.v" "N11334" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N11328 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N11328\"" {  } { { "singlepath_3.v" "N11328" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N11321 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N11321\"" {  } { { "singlepath_3.v" "N11321" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N11314\"" {  } { { "singlepath_3.v" "N11314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N11299 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N11299\"" {  } { { "singlepath_3.v" "N11299" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N11278 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N11278\"" {  } { { "singlepath_3.v" "N11278" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N11260 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N11260\"" {  } { { "singlepath_3.v" "N11260" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N11242 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N11242\"" {  } { { "singlepath_3.v" "N11242" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N11213\"" {  } { { "singlepath_3.v" "N11213" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N11168 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N11168\"" {  } { { "singlepath_3.v" "N11168" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N11115 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N11115\"" {  } { { "singlepath_3.v" "N11115" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N11044 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N11044\"" {  } { { "singlepath_3.v" "N11044" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N10989 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N10989\"" {  } { { "singlepath_3.v" "N10989" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N10928 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N10928\"" {  } { { "singlepath_3.v" "N10928" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N10873 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N10873\"" {  } { { "singlepath_3.v" "N10873" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N10789 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N10789\"" {  } { { "singlepath_3.v" "N10789" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N10737 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N10737\"" {  } { { "singlepath_3.v" "N10737" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N10671\"" {  } { { "singlepath_3.v" "N10671" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N10509 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N10509\"" {  } { { "singlepath_3.v" "N10509" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N10431 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N10431\"" {  } { { "singlepath_3.v" "N10431" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N10314\"" {  } { { "singlepath_3.v" "N10314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N10170 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N10170\"" {  } { { "singlepath_3.v" "N10170" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N9958 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N9958\"" {  } { { "singlepath_3.v" "N9958" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N9642 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N9642\"" {  } { { "singlepath_3.v" "N9642" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N9432 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N9432\"" {  } { { "singlepath_3.v" "N9432" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N9066\"" {  } { { "singlepath_3.v" "N9066" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N8114 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N8114\"" {  } { { "singlepath_3.v" "N8114" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N6779 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N6779\"" {  } { { "singlepath_3.v" "N6779" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N5683 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N5683\"" {  } { { "singlepath_3.v" "N5683" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N4471 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N4471\"" {  } { { "singlepath_3.v" "N4471" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N1833\"" {  } { { "singlepath_3.v" "N1833" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N1302\"" {  } { { "singlepath_3.v" "N1302" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N644\"" {  } { { "singlepath_3.v" "N644" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N251~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N251~buf0\"" {  } { { "singlepath_3.v" "N251~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w3 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w3\"" {  } { { "singlepath_3_wrapper.v" "w3" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N11334 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N11334\"" {  } { { "singlepath_3.v" "N11334" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N11328 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N11328\"" {  } { { "singlepath_3.v" "N11328" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N11321 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N11321\"" {  } { { "singlepath_3.v" "N11321" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N11314\"" {  } { { "singlepath_3.v" "N11314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N11299 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N11299\"" {  } { { "singlepath_3.v" "N11299" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N11278 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N11278\"" {  } { { "singlepath_3.v" "N11278" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N11260 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N11260\"" {  } { { "singlepath_3.v" "N11260" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N11242 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N11242\"" {  } { { "singlepath_3.v" "N11242" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N11213\"" {  } { { "singlepath_3.v" "N11213" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N11168 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N11168\"" {  } { { "singlepath_3.v" "N11168" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N11115 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N11115\"" {  } { { "singlepath_3.v" "N11115" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N11044 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N11044\"" {  } { { "singlepath_3.v" "N11044" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N10989 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N10989\"" {  } { { "singlepath_3.v" "N10989" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N10928 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N10928\"" {  } { { "singlepath_3.v" "N10928" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N10873 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N10873\"" {  } { { "singlepath_3.v" "N10873" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N10789 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N10789\"" {  } { { "singlepath_3.v" "N10789" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N10737 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N10737\"" {  } { { "singlepath_3.v" "N10737" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N10671\"" {  } { { "singlepath_3.v" "N10671" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N10509 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N10509\"" {  } { { "singlepath_3.v" "N10509" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N10431 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N10431\"" {  } { { "singlepath_3.v" "N10431" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N10314\"" {  } { { "singlepath_3.v" "N10314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N10170 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N10170\"" {  } { { "singlepath_3.v" "N10170" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N9958 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N9958\"" {  } { { "singlepath_3.v" "N9958" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N9642 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N9642\"" {  } { { "singlepath_3.v" "N9642" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N9432 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N9432\"" {  } { { "singlepath_3.v" "N9432" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N9066\"" {  } { { "singlepath_3.v" "N9066" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N8114 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N8114\"" {  } { { "singlepath_3.v" "N8114" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N6779 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N6779\"" {  } { { "singlepath_3.v" "N6779" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N5683 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N5683\"" {  } { { "singlepath_3.v" "N5683" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N4471 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N4471\"" {  } { { "singlepath_3.v" "N4471" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N1833\"" {  } { { "singlepath_3.v" "N1833" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N1302\"" {  } { { "singlepath_3.v" "N1302" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N644\"" {  } { { "singlepath_3.v" "N644" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N251~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N251~buf0\"" {  } { { "singlepath_3.v" "N251~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w2 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w2\"" {  } { { "singlepath_3_wrapper.v" "w2" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N11334 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N11334\"" {  } { { "singlepath_3.v" "N11334" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N11328 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N11328\"" {  } { { "singlepath_3.v" "N11328" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N11321 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N11321\"" {  } { { "singlepath_3.v" "N11321" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N11314\"" {  } { { "singlepath_3.v" "N11314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N11299 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N11299\"" {  } { { "singlepath_3.v" "N11299" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N11278 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N11278\"" {  } { { "singlepath_3.v" "N11278" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N11260 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N11260\"" {  } { { "singlepath_3.v" "N11260" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N11242 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N11242\"" {  } { { "singlepath_3.v" "N11242" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N11213\"" {  } { { "singlepath_3.v" "N11213" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N11168 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N11168\"" {  } { { "singlepath_3.v" "N11168" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N11115 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N11115\"" {  } { { "singlepath_3.v" "N11115" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N11044 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N11044\"" {  } { { "singlepath_3.v" "N11044" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N10989 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N10989\"" {  } { { "singlepath_3.v" "N10989" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N10928 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N10928\"" {  } { { "singlepath_3.v" "N10928" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N10873 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N10873\"" {  } { { "singlepath_3.v" "N10873" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N10789 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N10789\"" {  } { { "singlepath_3.v" "N10789" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N10737 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N10737\"" {  } { { "singlepath_3.v" "N10737" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N10671\"" {  } { { "singlepath_3.v" "N10671" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N10509 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N10509\"" {  } { { "singlepath_3.v" "N10509" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N10431 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N10431\"" {  } { { "singlepath_3.v" "N10431" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N10314\"" {  } { { "singlepath_3.v" "N10314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N10170 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N10170\"" {  } { { "singlepath_3.v" "N10170" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N9958 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N9958\"" {  } { { "singlepath_3.v" "N9958" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N9642 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N9642\"" {  } { { "singlepath_3.v" "N9642" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N9432 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N9432\"" {  } { { "singlepath_3.v" "N9432" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N9066\"" {  } { { "singlepath_3.v" "N9066" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N8114 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N8114\"" {  } { { "singlepath_3.v" "N8114" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N6779 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N6779\"" {  } { { "singlepath_3.v" "N6779" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N5683 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N5683\"" {  } { { "singlepath_3.v" "N5683" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N4471 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N4471\"" {  } { { "singlepath_3.v" "N4471" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N1833\"" {  } { { "singlepath_3.v" "N1833" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673884 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N1302\"" {  } { { "singlepath_3.v" "N1302" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673885 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N644\"" {  } { { "singlepath_3.v" "N644" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673885 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N251~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N251~buf0\"" {  } { { "singlepath_3.v" "N251~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673885 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w1 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w1\"" {  } { { "singlepath_3_wrapper.v" "w1" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673885 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N11334 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N11334\"" {  } { { "singlepath_3.v" "N11334" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673885 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N11328 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N11328\"" {  } { { "singlepath_3.v" "N11328" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673885 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N11321 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N11321\"" {  } { { "singlepath_3.v" "N11321" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673885 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N11314\"" {  } { { "singlepath_3.v" "N11314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673885 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N11299 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N11299\"" {  } { { "singlepath_3.v" "N11299" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673885 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N11278 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N11278\"" {  } { { "singlepath_3.v" "N11278" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673885 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N11260 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N11260\"" {  } { { "singlepath_3.v" "N11260" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673885 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N11242 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N11242\"" {  } { { "singlepath_3.v" "N11242" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673885 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N11213\"" {  } { { "singlepath_3.v" "N11213" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673885 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N11168 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N11168\"" {  } { { "singlepath_3.v" "N11168" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673885 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N11115 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N11115\"" {  } { { "singlepath_3.v" "N11115" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673885 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N11044 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N11044\"" {  } { { "singlepath_3.v" "N11044" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673885 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N10989 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N10989\"" {  } { { "singlepath_3.v" "N10989" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673885 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N10928 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N10928\"" {  } { { "singlepath_3.v" "N10928" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673885 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N10873 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N10873\"" {  } { { "singlepath_3.v" "N10873" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673885 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N10789 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N10789\"" {  } { { "singlepath_3.v" "N10789" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673885 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N10737 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N10737\"" {  } { { "singlepath_3.v" "N10737" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673885 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N10671\"" {  } { { "singlepath_3.v" "N10671" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673885 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N10509 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N10509\"" {  } { { "singlepath_3.v" "N10509" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673885 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N10431 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N10431\"" {  } { { "singlepath_3.v" "N10431" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673885 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N10314\"" {  } { { "singlepath_3.v" "N10314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673885 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N10170 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N10170\"" {  } { { "singlepath_3.v" "N10170" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673885 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N9958 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N9958\"" {  } { { "singlepath_3.v" "N9958" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673885 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N9642 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N9642\"" {  } { { "singlepath_3.v" "N9642" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673885 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N9432 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N9432\"" {  } { { "singlepath_3.v" "N9432" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673885 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N9066\"" {  } { { "singlepath_3.v" "N9066" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673885 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N8114 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N8114\"" {  } { { "singlepath_3.v" "N8114" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673885 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N6779 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N6779\"" {  } { { "singlepath_3.v" "N6779" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673885 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N5683 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N5683\"" {  } { { "singlepath_3.v" "N5683" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673885 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N4471 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N4471\"" {  } { { "singlepath_3.v" "N4471" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673885 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N1833\"" {  } { { "singlepath_3.v" "N1833" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673885 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N1302\"" {  } { { "singlepath_3.v" "N1302" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673885 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N644\"" {  } { { "singlepath_3.v" "N644" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673885 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N251~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N251~buf0\"" {  } { { "singlepath_3.v" "N251~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673885 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w0\"" {  } { { "singlepath_3_wrapper.v" "w0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673885 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N11334 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N11334\"" {  } { { "singlepath_3.v" "N11334" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673885 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N11328 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N11328\"" {  } { { "singlepath_3.v" "N11328" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673885 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N11321 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N11321\"" {  } { { "singlepath_3.v" "N11321" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673885 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N11314\"" {  } { { "singlepath_3.v" "N11314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673885 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N11299 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N11299\"" {  } { { "singlepath_3.v" "N11299" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673885 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N11278 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N11278\"" {  } { { "singlepath_3.v" "N11278" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673885 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N11260 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N11260\"" {  } { { "singlepath_3.v" "N11260" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673885 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N11242 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N11242\"" {  } { { "singlepath_3.v" "N11242" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673885 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N11213\"" {  } { { "singlepath_3.v" "N11213" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673885 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N11168 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N11168\"" {  } { { "singlepath_3.v" "N11168" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673885 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N11115 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N11115\"" {  } { { "singlepath_3.v" "N11115" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673885 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N11044 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N11044\"" {  } { { "singlepath_3.v" "N11044" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673885 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N10989 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N10989\"" {  } { { "singlepath_3.v" "N10989" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673885 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N10928 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N10928\"" {  } { { "singlepath_3.v" "N10928" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673885 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N10873 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N10873\"" {  } { { "singlepath_3.v" "N10873" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673885 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N10789 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N10789\"" {  } { { "singlepath_3.v" "N10789" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673885 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N10737 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N10737\"" {  } { { "singlepath_3.v" "N10737" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673885 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N10671\"" {  } { { "singlepath_3.v" "N10671" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673885 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N10509 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N10509\"" {  } { { "singlepath_3.v" "N10509" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673885 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N10431 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N10431\"" {  } { { "singlepath_3.v" "N10431" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673885 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N10314\"" {  } { { "singlepath_3.v" "N10314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673885 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N10170 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N10170\"" {  } { { "singlepath_3.v" "N10170" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673885 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N9958 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N9958\"" {  } { { "singlepath_3.v" "N9958" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673885 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N9642 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N9642\"" {  } { { "singlepath_3.v" "N9642" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673885 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N9432 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N9432\"" {  } { { "singlepath_3.v" "N9432" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673885 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N9066\"" {  } { { "singlepath_3.v" "N9066" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673885 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N8114 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N8114\"" {  } { { "singlepath_3.v" "N8114" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673885 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N6779 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N6779\"" {  } { { "singlepath_3.v" "N6779" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673885 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N5683 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N5683\"" {  } { { "singlepath_3.v" "N5683" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673885 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N4471 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N4471\"" {  } { { "singlepath_3.v" "N4471" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673885 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N1833\"" {  } { { "singlepath_3.v" "N1833" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673885 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N1302\"" {  } { { "singlepath_3.v" "N1302" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673885 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N644\"" {  } { { "singlepath_3.v" "N644" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673885 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N251~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N251~buf0\"" {  } { { "singlepath_3.v" "N251~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307673885 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1672307673884 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll250 " "Ignored assignments for entity \"pll250\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll250 -qip pll250.qip -library pll250 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll250 -qip pll250.qip -library pll250 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1672307673984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll250 -sip pll250.sip -library lib_pll250 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll250 -sip pll250.sip -library lib_pll250 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1672307673984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.1 -entity pll250 -qip pll250.qip -library pll250 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity pll250 -qip pll250.qip -library pll250 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1672307673984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.1 -entity pll250 -sip pll250.sip -library lib_pll250 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity pll250 -sip pll250.sip -library lib_pll250 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1672307673984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll250 -qip pll250.qip -library pll250 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll250 -qip pll250.qip -library pll250 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1672307673984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll250 -sip pll250.sip -library lib_pll250 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll250 -sip pll250.sip -library lib_pll250 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1672307673984 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1672307673984 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.map.smsg " "Generated suppressed messages file C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1672307674716 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "3 0 1 0 0 " "Adding 3 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1672307675113 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307675113 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST pll250_0002:pll250_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance pll250_0002:pll250_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Quartus II" 0 -1 1672307675166 ""}  } { { "altera_pll.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_pll.v" 707 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Quartus II" 0 -1 1672307675166 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307675506 "|DE0_CV|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307675506 "|DE0_CV|CLOCK3_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1672307675506 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2424 " "Implemented 2424 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1672307675515 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1672307675515 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "6 " "Implemented 6 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1672307675515 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2371 " "Implemented 2371 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1672307675515 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1672307675515 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1672307675515 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4704 " "Peak virtual memory: 4704 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1672307675608 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 29 12:54:35 2022 " "Processing ended: Thu Dec 29 12:54:35 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1672307675608 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1672307675608 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1672307675608 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1672307675608 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1672307677164 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1672307677165 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 29 12:54:36 2022 " "Processing started: Thu Dec 29 12:54:36 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1672307677165 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1672307677165 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE0_CV -c DE0_CV " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE0_CV -c DE0_CV" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1672307677165 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1672307677239 ""}
{ "Info" "0" "" "Project  = DE0_CV" {  } {  } 0 0 "Project  = DE0_CV" 0 0 "Fitter" 0 0 1672307677239 ""}
{ "Info" "0" "" "Revision = DE0_CV" {  } {  } 0 0 "Revision = DE0_CV" 0 0 "Fitter" 0 0 1672307677239 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1672307677364 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE0_CV 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"DE0_CV\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1672307677380 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1672307677412 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1672307677413 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST pll250_0002:pll250_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance pll250_0002:pll250_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Quartus II" 0 -1 1672307677512 ""}  } { { "altera_pll.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_pll.v" 707 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1672307677512 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK pll250_0002:pll250_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"pll250_0002:pll250_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1672307677526 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1672307677654 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1672307677675 ""}
{ "Critical Warning" "WFSAC_FSAC_INITDONE_DISABLE_IN_AS" "" "Active serial configuration mode is selected with the INIT_DONE pin disabled. Depending on the configuration setup and board design, the INIT_DONE pin may need to be enabled in the design. For more information, refer to the Altera Knowledge Database solution number rd05092012_239" {  } {  } 1 11114 "Active serial configuration mode is selected with the INIT_DONE pin disabled. Depending on the configuration setup and board design, the INIT_DONE pin may need to be enabled in the design. For more information, refer to the Altera Knowledge Database solution number rd05092012_239" 0 0 "Fitter" 0 -1 1672307678024 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1672307678025 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1672307681833 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "pll250_0002:pll250_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 404 global CLKCTRL_G6 " "pll250_0002:pll250_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 404 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1672307681965 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1672307681965 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1672307682082 ""}
{ "Info" "ISTA_SDC_FOUND" "DE0_CV.SDC " "Reading SDC File: 'DE0_CV.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1672307682804 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll250_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 10 -duty_cycle 50.00 -name \{pll250_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll250_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{pll250_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 10 -duty_cycle 50.00 -name \{pll250_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll250_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1672307682812 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll250_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{pll250_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pll250_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{pll250_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{pll250_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pll250_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1672307682812 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1672307682812 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1672307682812 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll250_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll250_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1672307682817 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll250_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll250_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1672307682817 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll250_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll250_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1672307682817 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1672307682817 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1672307682821 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: pll250_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with master clock period: 4.000 found on PLL node: pll250_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] does not match the master clock period requirement: 20.000 " "Clock: pll250_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with master clock period: 4.000 found on PLL node: pll250_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1672307682822 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1672307682822 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1672307682823 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 6 clocks " "Found 6 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1672307682823 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1672307682823 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1672307682823 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1672307682823 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK4_50 " "  20.000    CLOCK4_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1672307682823 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000     CLOCK_50 " "   4.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1672307682823 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 pll250_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   0.400 pll250_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1672307682823 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.800 pll250_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "   0.800 pll250_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1672307682823 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1672307682823 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1672307682854 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1672307682856 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1672307682860 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1672307682862 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1672307682862 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1672307682864 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1672307682865 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1672307682867 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1672307682867 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1672307683069 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1672307687295 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1672307687927 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1672307687935 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1672307690134 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1672307690135 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1672307690906 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X33_Y0 X43_Y10 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X33_Y0 to location X43_Y10" {  } { { "loc" "" { Generic "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X33_Y0 to location X43_Y10"} { { 11 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X33_Y0 to location X43_Y10"} 33 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1672307695185 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1672307695185 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1672307701081 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1672307701082 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1672307701082 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.55 " "Total time spent on timing analysis during the Fitter is 0.55 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1672307703542 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1672307703730 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1672307705150 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1672307707644 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "6 " "Following 6 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "CLOCK4_50 a permanently disabled " "Pin CLOCK4_50 has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { CLOCK4_50 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK4_50" } } } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK4_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/" { { 0 { 0 ""} 0 2050 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1672307708105 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CMD a permanently disabled " "Pin SD_CMD has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SD_CMD } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 24 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_CMD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/" { { 0 { 0 ""} 0 2052 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1672307708105 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DATA\[0\] a permanently disabled " "Pin SD_DATA\[0\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SD_DATA[0] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[0\]" } } } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 26 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/" { { 0 { 0 ""} 0 2043 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1672307708105 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DATA\[1\] a permanently disabled " "Pin SD_DATA\[1\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SD_DATA[1] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[1\]" } } } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 26 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/" { { 0 { 0 ""} 0 2044 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1672307708105 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DATA\[2\] a permanently disabled " "Pin SD_DATA\[2\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SD_DATA[2] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[2\]" } } } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 26 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/" { { 0 { 0 ""} 0 2045 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1672307708105 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DATA\[3\] a permanently disabled " "Pin SD_DATA\[3\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SD_DATA[3] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[3\]" } } } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 26 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/" { { 0 { 0 ""} 0 2046 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1672307708105 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1672307708105 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.fit.smsg " "Generated suppressed messages file C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1672307708302 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5373 " "Peak virtual memory: 5373 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1672307708903 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 29 12:55:08 2022 " "Processing ended: Thu Dec 29 12:55:08 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1672307708903 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1672307708903 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1672307708903 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1672307708903 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1672307710370 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1672307710370 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 29 12:55:10 2022 " "Processing started: Thu Dec 29 12:55:10 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1672307710370 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1672307710370 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE0_CV -c DE0_CV " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE0_CV -c DE0_CV" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1672307710370 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1672307714630 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4727 " "Peak virtual memory: 4727 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1672307716405 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 29 12:55:16 2022 " "Processing ended: Thu Dec 29 12:55:16 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1672307716405 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1672307716405 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1672307716405 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1672307716405 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1672307717028 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1672307717930 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1672307717931 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 29 12:55:17 2022 " "Processing started: Thu Dec 29 12:55:17 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1672307717931 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1672307717931 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE0_CV -c DE0_CV " "Command: quartus_sta DE0_CV -c DE0_CV" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1672307717932 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1672307718013 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll250 " "Ignored assignments for entity \"pll250\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll250 -qip pll250.qip -library pll250 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll250 -qip pll250.qip -library pll250 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1672307718731 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll250 -sip pll250.sip -library lib_pll250 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll250 -sip pll250.sip -library lib_pll250 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1672307718731 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.1 -entity pll250 -qip pll250.qip -library pll250 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity pll250 -qip pll250.qip -library pll250 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1672307718731 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.1 -entity pll250 -sip pll250.sip -library lib_pll250 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity pll250 -sip pll250.sip -library lib_pll250 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1672307718731 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll250 -qip pll250.qip -library pll250 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll250 -qip pll250.qip -library pll250 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1672307718731 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll250 -sip pll250.sip -library lib_pll250 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll250 -sip pll250.sip -library lib_pll250 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1672307718731 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1672307718731 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1672307718980 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1672307719020 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1672307719021 ""}
{ "Info" "ISTA_SDC_FOUND" "DE0_CV.SDC " "Reading SDC File: 'DE0_CV.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1672307720006 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll250_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 10 -duty_cycle 50.00 -name \{pll250_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll250_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{pll250_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 10 -duty_cycle 50.00 -name \{pll250_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll250_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1672307720015 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll250_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{pll250_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pll250_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{pll250_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{pll250_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pll250_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1672307720015 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1672307720015 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1672307720015 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll250_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll250_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1672307720023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll250_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll250_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1672307720023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll250_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll250_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1672307720023 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1672307720023 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1672307720026 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: pll250_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with master clock period: 4.000 found on PLL node: pll250_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] does not match the master clock period requirement: 20.000 " "Clock: pll250_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with master clock period: 4.000 found on PLL node: pll250_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1672307720026 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1672307720026 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1672307720027 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1672307720040 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1672307720140 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1672307720140 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -707.278 " "Worst-case setup slack is -707.278" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672307720143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672307720143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -707.278           -3817.637 pll250_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " " -707.278           -3817.637 pll250_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672307720143 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1672307720143 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.246 " "Worst-case hold slack is 0.246" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672307720155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672307720155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.246               0.000 pll250_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.246               0.000 pll250_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672307720155 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1672307720155 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1672307720157 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1672307720162 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.738 " "Worst-case minimum pulse width slack is -0.738" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672307720164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672307720164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.738            -583.448 pll250_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.738            -583.448 pll250_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672307720164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.200               0.000 pll250_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.200               0.000 pll250_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672307720164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.731               0.000 CLOCK_50  " "    1.731               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672307720164 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1672307720164 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1672307720194 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1672307720238 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1672307722195 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll250_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll250_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1672307722297 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll250_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll250_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1672307722297 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll250_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll250_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1672307722297 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1672307722297 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1672307722298 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: pll250_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with master clock period: 4.000 found on PLL node: pll250_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] does not match the master clock period requirement: 20.000 " "Clock: pll250_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with master clock period: 4.000 found on PLL node: pll250_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1672307722298 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1672307722298 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1672307722317 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1672307722317 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -671.973 " "Worst-case setup slack is -671.973" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672307722319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672307722319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -671.973           -3707.662 pll250_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " " -671.973           -3707.662 pll250_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672307722319 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1672307722319 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.229 " "Worst-case hold slack is 0.229" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672307722326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672307722326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.229               0.000 pll250_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.229               0.000 pll250_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672307722326 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1672307722326 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1672307722332 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1672307722333 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.738 " "Worst-case minimum pulse width slack is -0.738" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672307722339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672307722339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.738            -584.481 pll250_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.738            -584.481 pll250_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672307722339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.200               0.000 pll250_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.200               0.000 pll250_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672307722339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.741               0.000 CLOCK_50  " "    1.741               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672307722339 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1672307722339 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1672307722354 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1672307722487 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1672307724309 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll250_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll250_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1672307724500 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll250_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll250_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1672307724500 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll250_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll250_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1672307724500 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1672307724500 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1672307724500 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: pll250_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with master clock period: 4.000 found on PLL node: pll250_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] does not match the master clock period requirement: 20.000 " "Clock: pll250_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with master clock period: 4.000 found on PLL node: pll250_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1672307724500 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1672307724500 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1672307724505 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1672307724505 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -342.760 " "Worst-case setup slack is -342.760" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672307724506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672307724506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -342.760           -1701.561 pll250_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " " -342.760           -1701.561 pll250_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672307724506 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1672307724506 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.133 " "Worst-case hold slack is 0.133" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672307724513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672307724513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.133               0.000 pll250_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.133               0.000 pll250_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672307724513 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1672307724513 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1672307724518 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1672307724520 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.048 " "Worst-case minimum pulse width slack is -0.048" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672307724524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672307724524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.048             -38.467 pll250_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.048             -38.467 pll250_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672307724524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.200               0.000 pll250_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.200               0.000 pll250_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672307724524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.336               0.000 CLOCK_50  " "    1.336               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672307724524 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1672307724524 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1672307724538 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1672307724685 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1672307726524 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll250_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll250_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1672307726715 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll250_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll250_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1672307726715 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll250_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll250_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1672307726715 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1672307726715 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1672307726715 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: pll250_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with master clock period: 4.000 found on PLL node: pll250_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] does not match the master clock period requirement: 20.000 " "Clock: pll250_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with master clock period: 4.000 found on PLL node: pll250_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1672307726716 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1672307726716 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1672307726720 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1672307726720 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -311.585 " "Worst-case setup slack is -311.585" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672307726722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672307726722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -311.585           -1528.445 pll250_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " " -311.585           -1528.445 pll250_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672307726722 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1672307726722 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.118 " "Worst-case hold slack is 0.118" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672307726729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672307726729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.118               0.000 pll250_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.118               0.000 pll250_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672307726729 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1672307726729 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1672307726738 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1672307726740 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.057 " "Worst-case minimum pulse width slack is -0.057" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672307726755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672307726755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.057             -43.084 pll250_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.057             -43.084 pll250_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672307726755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.200               0.000 pll250_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.200               0.000 pll250_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672307726755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.286               0.000 CLOCK_50  " "    1.286               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672307726755 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1672307726755 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1672307728138 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1672307728138 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 20 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4947 " "Peak virtual memory: 4947 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1672307728255 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 29 12:55:28 2022 " "Processing ended: Thu Dec 29 12:55:28 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1672307728255 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1672307728255 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1672307728255 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1672307728255 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1672307729684 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1672307729684 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 29 12:55:29 2022 " "Processing started: Thu Dec 29 12:55:29 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1672307729684 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1672307729684 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off DE0_CV -c DE0_CV " "Command: quartus_eda --read_settings_files=off --write_settings_files=off DE0_CV -c DE0_CV" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1672307729684 ""}
{ "Warning" "WQNETO_POST_COMPILATION_VHDL_SIMULATION_NOT_SUPPORTED" "Cyclone V " "Unable to generate the VHDL EDA simulation netlist files because the Quartus II software does not currently support VHDL post-compilation simulation for the Cyclone V devices." {  } {  } 0 11101 "Unable to generate the VHDL EDA simulation netlist files because the Quartus II software does not currently support VHDL post-compilation simulation for the %1!s! devices." 0 0 "Quartus II" 0 -1 1672307730703 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4619 " "Peak virtual memory: 4619 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1672307730787 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 29 12:55:30 2022 " "Processing ended: Thu Dec 29 12:55:30 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1672307730787 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1672307730787 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1672307730787 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1672307730787 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 59 s " "Quartus II Full Compilation was successful. 0 errors, 59 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1672307731418 ""}
