// Seed: 3075901822
`celldefine
module module_0 (
    output logic id_0,
    input logic id_1,
    input logic id_2,
    output id_3
);
  supply1 id_4;
  logic   id_5;
  assign id_3 = id_1 + 1;
  type_12(
      1, !id_1
  );
  assign id_4[(1'b0)] = id_1;
  type_13 id_6 (
      .id_0(1),
      .id_1(1 + (id_2))
  );
endmodule
