****************************************
Report : timing
        -path_type full
        -delay_type min
        -max_paths 1
        -report_by group
        -nosplit
        -input_pins
        -nets
        -transition_time
        -capacitance
        -derate
        -attributes
        -physical
Design : img2_jtag_tap_wrap
Version: P-2019.03-SP4
Date   : Wed Nov 20 18:41:15 2024
****************************************
Information: Timer using 'SI, Timing Window Analysis, CRPR'. (TIM-050)

  Startpoint: i_img2_jtag_pnp_jpnp_shift_reg_reg_20_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_pnp_jpnp_shift_reg_reg_19_ (rising edge-triggered flip-flop clocked by clock)
  Mode: norm.ffgnp0p88vm40c.rcbest_CCbest
  Corner: norm.ffgnp0p88vm40c.rcbest_CCbest
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: clock
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0122     -0.0122

  i_img2_jtag_pnp_jpnp_shift_reg_reg_20_/CP (DFCNQD1BWP16P90CPDILVT)                        0.0068      0.9300    0.0000     -0.0122 r    (29.10,15.70)     s, n
  i_img2_jtag_pnp_jpnp_shift_reg_reg_20_/Q (DFCNQD1BWP16P90CPDILVT)                         0.0043      0.9120    0.0270      0.0148 f    (28.85,15.70)     s, n
  i_img2_jtag_pnp_jpnp_shift_reg[20] (net)                               1      0.0009
  copt_h_inst_1270/I (BUFFSKND3BWP16P90CPD)                                                 0.0043      0.9300    0.0000      0.0149 f    (27.62,16.27)
  copt_h_inst_1270/Z (BUFFSKND3BWP16P90CPD)                                                 0.0037      0.9120    0.0104      0.0252 f    (27.85,16.27)
  copt_net_172 (net)                                                     1      0.0007
  U389/A1 (INR2D1BWP16P90CPD)                                                               0.0037      0.9300    0.0000      0.0252 f    (27.30,16.24)
  U389/ZN (INR2D1BWP16P90CPD)                                                               0.0070      0.9120    0.0099      0.0351 f    (27.44,16.27)
  n320 (net)                                                             1      0.0012
  i_img2_jtag_pnp_jpnp_shift_reg_reg_19_/D (DFCNQD1BWP16P90CPDILVT)                         0.0070      0.9300    0.0000      0.0351 f    (23.02,15.73)     s, n
  data arrival time                                                                                                           0.0351

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0031     -0.0031
  clock reconvergence pessimism                                                                                  -0.0089     -0.0121
  i_img2_jtag_pnp_jpnp_shift_reg_reg_19_/CP (DFCNQD1BWP16P90CPDILVT)                        0.0070      1.0700    0.0000     -0.0121 r    (24.69,15.70)     s, n
  clock uncertainty                                                                                               0.0430      0.0309
  library hold time                                                                                     1.0000    0.0046      0.0355
  data required time                                                                                                          0.0355
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          0.0355
  data arrival time                                                                                                          -0.0351
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                           -0.0004



  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_dat_si[0] (output port clocked by clock)
  Mode: norm.ffgnp0p88vm40c.rcbest_CCbest
  Corner: norm.ffgnp0p88vm40c.rcbest_CCbest
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: FEEDTHROUGH
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  input external delay                                                                                            0.5000      0.5000

  tdi (in)                                                                                  0.0039      0.9120    0.0008      0.5008 r    (61.75,13.65)
  tdi (net)                                                              1      0.0011
  FTB_1__43/I (BUFFSKPD2BWP16P90CPD)                                                        0.0039      0.9300    0.0000      0.5008 r    (58.08,13.97)     s
  FTB_1__43/Z (BUFFSKPD2BWP16P90CPD)                                                        0.0197      0.9120    0.0172      0.5179 r    (57.91,13.97)     s
  ZBUF_160_0 (net)                                                       6      0.0111
  ZBUF_160_inst_1212/I (CKBD14BWP16P90CPDULVT)                                              0.0197      0.9300    0.0004      0.5183 r    (59.01,8.21)
  ZBUF_160_inst_1212/Z (CKBD14BWP16P90CPDULVT)                                              0.0197      0.9120    0.0157      0.5340 r    (59.91,8.21)
  dbg_dat_si[0] (net)                                                    1      0.1007
  dbg_dat_si[0] (out)                                                                       0.0215      0.9300    0.0032      0.5372 r    (61.75,12.45)
  data arrival time                                                                                                           0.5372

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  clock reconvergence pessimism                                                                                  -0.0000      0.0000
  clock uncertainty                                                                                               0.0430      0.0430
  output external delay                                                                                          -0.5000     -0.4570
  data required time                                                                                                         -0.4570
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         -0.4570
  data arrival time                                                                                                          -0.5372
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 0.9943



  Startpoint: dbg_rstatn[0] (input port clocked by clock)
  Endpoint: i_img2_jtag_attn_dbg_rstatn_r0_reg_0_ (rising edge-triggered flip-flop clocked by clock)
  Mode: norm.ffgnp0p88vm40c.rcbest_CCbest
  Corner: norm.ffgnp0p88vm40c.rcbest_CCbest
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: REGIN
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  input external delay                                                                                            0.5000      0.5000

  dbg_rstatn[0] (in)                                                                        0.0040      0.9120    0.0009      0.5009 f    (61.75,15.33)
  dbg_rstatn[0] (net)                                                    1      0.0013
  i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/D (DFCNQD1BWP16P90CPD)                              0.0040      0.9300    0.0000      0.5009 f    (58.21,19.18)     s, n
  data arrival time                                                                                                           0.5009

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0067     -0.0067
  clock reconvergence pessimism                                                                                  -0.0000     -0.0067
  i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)                             0.0166      1.0700    0.0000     -0.0067 r    (59.88,19.15)     s, n
  clock uncertainty                                                                                               0.0430      0.0363
  library hold time                                                                                     1.0000    0.0101      0.0465
  data required time                                                                                                          0.0465
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          0.0465
  data arrival time                                                                                                          -0.5009
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 0.4545



  Startpoint: i_img2_jtag_attn_cont_reg_reg_1_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: dbg_resetn_force[0] (output port clocked by clock)
  Mode: norm.ffgnp0p88vm40c.rcbest_CCbest
  Corner: norm.ffgnp0p88vm40c.rcbest_CCbest
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: REGOUT
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0138     -0.0138

  i_img2_jtag_attn_cont_reg_reg_1_/CP (EDFCNQD1BWP16P90CPD)                                 0.0178      0.9300    0.0000     -0.0138 r    (55.97,24.34)     s, n
  i_img2_jtag_attn_cont_reg_reg_1_/Q (EDFCNQD1BWP16P90CPD)                                  0.0203      0.9120    0.0434      0.0297 r    (56.22,24.34)     s, n
  n413 (net)                                                             2      0.0045
  BUFT_RR_175/I (CKBD14BWP16P90CPDULVT)                                                     0.0203      0.9300    0.0001      0.0298 r    (59.01,23.76)
  BUFT_RR_175/Z (CKBD14BWP16P90CPDULVT)                                                     0.0199      0.9120    0.0155      0.0453 r    (59.91,23.76)
  dbg_resetn_force[0] (net)                                              1      0.1009
  dbg_resetn_force[0] (out)                                                                 0.0222      0.9300    0.0038      0.0491 r    (61.75,17.49)
  data arrival time                                                                                                           0.0491

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  clock reconvergence pessimism                                                                                  -0.0000      0.0000
  clock uncertainty                                                                                               0.0430      0.0430
  output external delay                                                                                          -0.5000     -0.4570
  data required time                                                                                                         -0.4570
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         -0.4570
  data arrival time                                                                                                          -0.0491
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 0.5061



  Startpoint: i_img2_jtag_pnp_jpnp_shift_reg_reg_33_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_pnp_jpnp_shift_reg_reg_32_ (rising edge-triggered flip-flop clocked by clock)
  Mode: norm.ssgnp0p72v125c.rcworst_CCworst
  Corner: norm.ssgnp0p72v125c.rcworst_CCworst
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: clock
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0143     -0.0143

  i_img2_jtag_pnp_jpnp_shift_reg_reg_33_/CP (DFCNQD1BWP16P90CPDILVT)                        0.0136      0.9300    0.0000     -0.0143 r    (17.58,16.85)     s, n
  i_img2_jtag_pnp_jpnp_shift_reg_reg_33_/Q (DFCNQD1BWP16P90CPDILVT)                         0.0072      0.9420    0.0536      0.0393 f    (17.33,16.85)     s, n
  i_img2_jtag_pnp_jpnp_shift_reg[33] (net)                               1      0.0008
  copt_h_inst_1319/I (BUFFSKND4BWP16P90CPD)                                                 0.0072      0.9300    0.0001      0.0394 f    (16.02,16.27)
  copt_h_inst_1319/Z (BUFFSKND4BWP16P90CPD)                                                 0.0079      0.9420    0.0225      0.0618 f    (16.24,16.27)
  copt_net_221 (net)                                                     1      0.0007
  U376/A1 (OR2D1BWP16P90CPD)                                                                0.0079      0.9300    0.0001      0.0619 f    (15.91,15.75)
  U376/Z (OR2D1BWP16P90CPD)                                                                 0.0161      0.9420    0.0256      0.0875 f    (16.16,15.70)
  n333 (net)                                                             1      0.0015
  i_img2_jtag_pnp_jpnp_shift_reg_reg_32_/D (DFCNQD1BWP16P90CPD)                             0.0161      0.9300    0.0002      0.0877 f    (22.21,18.54)     s, n
  data arrival time                                                                                                           0.0877

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0057     -0.0057
  clock reconvergence pessimism                                                                                  -0.0083     -0.0140
  i_img2_jtag_pnp_jpnp_shift_reg_reg_32_/CP (DFCNQD1BWP16P90CPD)                            0.0136      1.0700    0.0000     -0.0140 r    (23.88,18.58)     s, n
  clock uncertainty                                                                                               0.0530      0.0390
  library hold time                                                                                     1.0000    0.0216      0.0606
  data required time                                                                                                          0.0606
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          0.0606
  data arrival time                                                                                                          -0.0877
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 0.0271



  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_dat_si[0] (output port clocked by clock)
  Mode: norm.ssgnp0p72v125c.rcworst_CCworst
  Corner: norm.ssgnp0p72v125c.rcworst_CCworst
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: FEEDTHROUGH
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  input external delay                                                                                            0.5000      0.5000

  tdi (in)                                                                                  0.0078      0.9420    0.0015      0.5015 r    (61.75,13.65)
  tdi (net)                                                              1      0.0011
  FTB_1__43/I (BUFFSKPD2BWP16P90CPD)                                                        0.0078      0.9300    0.0000      0.5015 r    (58.08,13.97)     s
  FTB_1__43/Z (BUFFSKPD2BWP16P90CPD)                                                        0.0332      0.9420    0.0333      0.5348 r    (57.91,13.97)     s
  ZBUF_160_0 (net)                                                       6      0.0108
  ZBUF_160_inst_1212/I (CKBD14BWP16P90CPDULVT)                                              0.0332      0.9300    0.0010      0.5358 r    (59.01,8.21)
  ZBUF_160_inst_1212/Z (CKBD14BWP16P90CPDULVT)                                              0.0273      0.9420    0.0220      0.5579 r    (59.91,8.21)
  dbg_dat_si[0] (net)                                                    1      0.1007
  dbg_dat_si[0] (out)                                                                       0.0438      0.9300    0.0122      0.5701 r    (61.75,12.45)
  data arrival time                                                                                                           0.5701

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  clock reconvergence pessimism                                                                                  -0.0000      0.0000
  clock uncertainty                                                                                               0.0530      0.0530
  output external delay                                                                                          -0.5000     -0.4470
  data required time                                                                                                         -0.4470
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         -0.4470
  data arrival time                                                                                                          -0.5701
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 1.0171



  Startpoint: dbg_rstatn[0] (input port clocked by clock)
  Endpoint: i_img2_jtag_attn_dbg_rstatn_r0_reg_0_ (rising edge-triggered flip-flop clocked by clock)
  Mode: norm.ssgnp0p72v125c.rcworst_CCworst
  Corner: norm.ssgnp0p72v125c.rcworst_CCworst
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: REGIN
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  input external delay                                                                                            0.5000      0.5000

  dbg_rstatn[0] (in)                                                                        0.0078      0.9420    0.0018      0.5018 f    (61.75,15.33)
  dbg_rstatn[0] (net)                                                    1      0.0013
  i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/D (DFCNQD1BWP16P90CPD)                              0.0077      0.9300    0.0000      0.5018 f    (58.21,19.18)     s, n
  data arrival time                                                                                                           0.5018

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0136     -0.0136
  clock reconvergence pessimism                                                                                  -0.0000     -0.0136
  i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)                             0.0267      1.0700    0.0000     -0.0136 r    (59.88,19.15)     s, n
  clock uncertainty                                                                                               0.0530      0.0394
  library hold time                                                                                     1.0000    0.0286      0.0680
  data required time                                                                                                          0.0680
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          0.0680
  data arrival time                                                                                                          -0.5018
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 0.4338



  Startpoint: i_img2_jtag_attn_cont_reg_reg_1_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: dbg_resetn_force[0] (output port clocked by clock)
  Mode: norm.ssgnp0p72v125c.rcworst_CCworst
  Corner: norm.ssgnp0p72v125c.rcworst_CCworst
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: REGOUT
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0183     -0.0183

  i_img2_jtag_attn_cont_reg_reg_1_/CP (EDFCNQD1BWP16P90CPD)                                 0.0275      0.9300    0.0000     -0.0183 r    (55.97,24.34)     s, n
  i_img2_jtag_attn_cont_reg_reg_1_/Q (EDFCNQD1BWP16P90CPD)                                  0.0371      0.9420    0.0953      0.0770 r    (56.22,24.34)     s, n
  n413 (net)                                                             2      0.0045
  BUFT_RR_175/I (CKBD14BWP16P90CPDULVT)                                                     0.0371      0.9300    0.0004      0.0774 r    (59.01,23.76)
  BUFT_RR_175/Z (CKBD14BWP16P90CPDULVT)                                                     0.0267      0.9420    0.0223      0.0997 r    (59.91,23.76)
  dbg_resetn_force[0] (net)                                              1      0.1009
  dbg_resetn_force[0] (out)                                                                 0.0459      0.9300    0.0133      0.1129 r    (61.75,17.49)
  data arrival time                                                                                                           0.1129

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  clock reconvergence pessimism                                                                                  -0.0000      0.0000
  clock uncertainty                                                                                               0.0530      0.0530
  output external delay                                                                                          -0.5000     -0.4470
  data required time                                                                                                         -0.4470
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         -0.4470
  data arrival time                                                                                                          -0.1129
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 0.5599



  Startpoint: i_img2_jtag_pnp_jpnp_shift_reg_reg_56_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_pnp_jpnp_shift_reg_reg_55_ (rising edge-triggered flip-flop clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: clock
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0080     -0.0080

  i_img2_jtag_pnp_jpnp_shift_reg_reg_56_/CP (DFCNQD1BWP16P90CPDILVT)                        0.0140      0.9300    0.0000     -0.0080 r    (42.06,28.37)     s, n
  i_img2_jtag_pnp_jpnp_shift_reg_reg_56_/Q (DFCNQD1BWP16P90CPDILVT)                         0.0058      0.9270    0.0389      0.0310 f    (41.81,28.37)     s, n
  i_img2_jtag_pnp_jpnp_shift_reg[56] (net)                               1      0.0009
  copt_h_inst_1291/I (BUFFSKND3BWP16P90CPD)                                                 0.0058      0.9300    0.0000      0.0310 f    (39.96,27.22)
  copt_h_inst_1291/Z (BUFFSKND3BWP16P90CPD)                                                 0.0051      0.9270    0.0138      0.0448 f    (40.18,27.22)
  copt_net_193 (net)                                                     1      0.0007
  U351/A1 (INR2D1BWP16P90CPD)                                                               0.0051      0.9300    0.0000      0.0448 f    (39.36,26.61)
  U351/ZN (INR2D1BWP16P90CPD)                                                               0.0096      0.9270    0.0132      0.0580 f    (39.50,26.64)
  n356 (net)                                                             1      0.0012
  i_img2_jtag_pnp_jpnp_shift_reg_reg_55_/D (DFCNQD1BWP16P90CPDILVT)                         0.0096      0.9300    0.0001      0.0581 f    (36.43,25.46)     s, n
  data arrival time                                                                                                           0.0581

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0017     -0.0017
  clock reconvergence pessimism                                                                                  -0.0059     -0.0077
  i_img2_jtag_pnp_jpnp_shift_reg_reg_55_/CP (DFCNQD1BWP16P90CPDILVT)                        0.0144      1.0700    0.0000     -0.0077 r    (38.10,25.49)     s, n
  clock uncertainty                                                                                               0.0480      0.0403
  library hold time                                                                                     1.0000    0.0096      0.0499
  data required time                                                                                                          0.0499
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          0.0499
  data arrival time                                                                                                          -0.0581
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 0.0081



  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_dat_si[0] (output port clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: FEEDTHROUGH
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  input external delay                                                                                            0.5000      0.5000

  tdi (in)                                                                                  0.0055      0.9270    0.0011      0.5011 r    (61.75,13.65)
  tdi (net)                                                              1      0.0011
  FTB_1__43/I (BUFFSKPD2BWP16P90CPD)                                                        0.0055      0.9300    0.0000      0.5011 r    (58.08,13.97)     s
  FTB_1__43/Z (BUFFSKPD2BWP16P90CPD)                                                        0.0247      0.9270    0.0230      0.5241 r    (57.91,13.97)     s
  ZBUF_160_0 (net)                                                       6      0.0110
  ZBUF_160_inst_1212/I (CKBD14BWP16P90CPDULVT)                                              0.0248      0.9300    0.0007      0.5248 r    (59.01,8.21)
  ZBUF_160_inst_1212/Z (CKBD14BWP16P90CPDULVT)                                              0.0242      0.9270    0.0185      0.5433 r    (59.91,8.21)
  dbg_dat_si[0] (net)                                                    1      0.1007
  dbg_dat_si[0] (out)                                                                       0.0311      0.9300    0.0072      0.5505 r    (61.75,12.45)
  data arrival time                                                                                                           0.5505

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  clock reconvergence pessimism                                                                                  -0.0000      0.0000
  clock uncertainty                                                                                               0.0480      0.0480
  output external delay                                                                                          -0.5000     -0.4520
  data required time                                                                                                         -0.4520
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         -0.4520
  data arrival time                                                                                                          -0.5505
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 1.0025



  Startpoint: dbg_rstatn[0] (input port clocked by clock)
  Endpoint: i_img2_jtag_attn_dbg_rstatn_r0_reg_0_ (rising edge-triggered flip-flop clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGIN
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  input external delay                                                                                            0.5000      0.5000

  dbg_rstatn[0] (in)                                                                        0.0055      0.9270    0.0013      0.5013 f    (61.75,15.33)
  dbg_rstatn[0] (net)                                                    1      0.0013
  i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/D (DFCNQD1BWP16P90CPD)                              0.0055      0.9300    0.0000      0.5013 f    (58.21,19.18)     s, n
  data arrival time                                                                                                           0.5013

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0085     -0.0085
  clock reconvergence pessimism                                                                                  -0.0000     -0.0085
  i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)                             0.0215      1.0700    0.0000     -0.0085 r    (59.88,19.15)     s, n
  clock uncertainty                                                                                               0.0480      0.0395
  library hold time                                                                                     1.0000    0.0169      0.0564
  data required time                                                                                                          0.0564
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          0.0564
  data arrival time                                                                                                          -0.5013
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 0.4449



  Startpoint: i_img2_jtag_attn_cont_reg_reg_1_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: dbg_resetn_force[0] (output port clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGOUT
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0129     -0.0129

  i_img2_jtag_attn_cont_reg_reg_1_/CP (EDFCNQD1BWP16P90CPD)                                 0.0223      0.9300    0.0000     -0.0129 r    (55.97,24.34)     s, n
  i_img2_jtag_attn_cont_reg_reg_1_/Q (EDFCNQD1BWP16P90CPD)                                  0.0263      0.9270    0.0625      0.0496 r    (56.22,24.34)     s, n
  n413 (net)                                                             2      0.0046
  BUFT_RR_175/I (CKBD14BWP16P90CPDULVT)                                                     0.0263      0.9300    0.0002      0.0498 r    (59.01,23.76)
  BUFT_RR_175/Z (CKBD14BWP16P90CPDULVT)                                                     0.0239      0.9270    0.0183      0.0681 r    (59.91,23.76)
  dbg_resetn_force[0] (net)                                              1      0.1009
  dbg_resetn_force[0] (out)                                                                 0.0327      0.9300    0.0081      0.0761 r    (61.75,17.49)
  data arrival time                                                                                                           0.0761

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  clock reconvergence pessimism                                                                                  -0.0000      0.0000
  clock uncertainty                                                                                               0.0480      0.0480
  output external delay                                                                                          -0.5000     -0.4520
  data required time                                                                                                         -0.4520
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         -0.4520
  data arrival time                                                                                                          -0.0761
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 0.5281


1
