---
layout: archive
title: "DIY Projects"
permalink: /diyprojects/
author_profile: true
redirect_from: 
  - /DIY Projects
---

 
 My Self Explored MS/PhD courses & Projects(Computer Architecture and Organization, VLSI Design, Verification) in progress  
------------------------------------------------------------------------------------------------------------


 Self taught MS EECS Courses(UC Berkeley, MIT, USC, CMU, GeorgiaTech, & Stanford)
------------------------------------------------------------------------------------------------------------
- CS 61C: Great Ideas of Computer Architecture(Machine Structures)(UC Berkeley)
- CS 152: Computer Architecture & Engineering(UC Berkeley)
- CS 252: Graduate Computer Architecture(UC Berkeley)
- CS 250: VLSI System Design(UC Berkeley)
- EE599:  Verification of VLSI Systems(USC)
- 18-600: Foundations of computer Systems, (CS:APP3e book) (CMU)
- ECE 8893B: Hardware Acceleration for Machine Learning(Georgia Institute Of Technology)
- CS 217: Hardware Accelerators for Machine Learning(Stanford)

Related Projects(in progress)
------------------------------------------------------------------------------------------------------------
32-bit Out-Of-Order Tomasulo Execution Engine 
-------------------------------------------------------------------------------------------------------------
**Abstract:** Type here  

Functional Verification of  MESI protocol based L1 cache coherent system
-------------------------------------------------------------------------------------------------------------
**Abstract:** 

<!---
Pointer Analysis Debugger <a href="https://github.com/sdasgup3/symbolic-analysis" rel="some text"><i class="fab fa-fw fa-github" aria-hidden="true"></i></a> <a href="https://sdasgup3.github.io/files/pa_debugger.pdf" rel="some text"><i class="fa fa-file-powerpoint-o" aria-hidden="true" style="font-size:48px;color:black;"></i></a>
-->

Simulator for LC-3b ISA
-------------------------------------------------------------------------------------------------------------
**Abstract:** 

Branch Predictors(global 2-bit, bimodal, and correlated) and Branch predictor simulator
-------------------------------------------------------------------------------------------------------------
**Abstract**:  

Cache & Memory Hierarchy Design simulator
-------------------------------------------------------------------------------------------------------------
**Abstract**: 	

Design CAM unit and LRU stack using verilog and simulate on Modelsim
-------------------------------------------------------------------------------------------------------------
**Abstract**: 

Y86-64 CPU  design and formal verification
-------------------------------------------------------------------------------------------------------------
**Abstract**:   

Chip Multiprocessor with core multithreading
-------------------------------------------------------------------------------------------------------------
**Abstract**:  

Out-Of-Order MIPS R10K style processor design based on RISC-V ISA and an In-Order CPU based on RISC-V ISA
-------------------------------------------------------------------------------------------------------------
**Abstract**: 

<!---
## Graduate Courses
 - [Scripting Languages - Design and Implementation](http://polaris.cs.illinois.edu/CS598)
 - [Advanced Compiler Construction](https://cs.illinois.edu/courses/profile/cs526/)
 - [Parallel Computer Architectures](https://courses.engr.illinois.edu/cs533/)
 - [Parallel Programming with Migratable Objects](https://wiki.cites.illinois.edu/wiki/display/cs598lvk/Home)
 - [Introduction to Parallel Programming for Scientists and Engineers](https://cs.illinois.edu/courses/profile/CS420)
-->

FPGA Design of  superscalar out-of-order processor
-------------------------------------------------------------------------------------------------------------
**Abstract**: 


Reed Solomon Error correction code decoder hardware accelerator 
-------------------------------------------------------------------------------------------------------------
**Abstract:** 

Improving Cache efficiency by exploiting read-write disparity 
-------------------------------------------------------------------------------------------------------------
**Abstract:** 

Processor Beyond 
-------------------------------------------------------------------------------------------------------------
**Abstract:** 

Formal Verification of cache coherence protocol using Murphi 
-------------------------------------------------------------------------------------------------------------
**Abstract:** 

Binary Artificial Neural network using Verilog - ASIC & FPGA Design with verilog 
-------------------------------------------------------------------------------------------------------------
**Abstract:** 

Superscalar Pipeline Simulator 
-------------------------------------------------------------------------------------------------------------
**Abstract:** 

cva6, OpenPiton, Mor1kx, and CLARVI ---- ONGOING MY PERSONAL RESEARCH
-------------------------------------------------------------------------------------------------------------
**Abstract:** 

SMT based GPGPU Design 
-------------------------------------------------------------------------------------------------------------
**Abstract:** 

AXI Interconnect Network and Simulate 
-------------------------------------------------------------------------------------------------------------
**Abstract:** 

DLX processor design 
-------------------------------------------------------------------------------------------------------------
**Abstract:** 
