Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sun Mar 15 20:31:32 2020
| Host         : phirasit-macbook running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.362        0.000                      0                16793        0.040        0.000                      0                16793        3.750        0.000                       0                  7308  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.362        0.000                      0                16793        0.040        0.000                      0                16793        3.750        0.000                       0                  7308  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.362ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/header_buffer_V_U/iscsi_login_response_buffer_V_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/iscsi_interface_0/inst/tcp_in_V_V_0_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.012ns  (logic 4.187ns (46.462%)  route 4.825ns (53.538%))
  Logic Levels:           9  (CARRY4=3 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 12.644 - 10.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.735     3.029    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/header_buffer_V_U/iscsi_login_response_buffer_V_ram_U/ap_clk
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/header_buffer_V_U/iscsi_login_response_buffer_V_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     5.483 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/header_buffer_V_U/iscsi_login_response_buffer_V_ram_U/ram_reg/DOADO[3]
                         net (fo=13, routed)          1.101     6.585    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_nop_out_fu_326/DOADO[3]
    SLICE_X53Y72         LUT4 (Prop_lut4_I1_O)        0.124     6.709 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_nop_out_fu_326/icmp_ln28_fu_638_p2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.709    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_nop_out_fu_326/icmp_ln28_fu_638_p2_carry__0_i_7_n_20
    SLICE_X53Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.259 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_nop_out_fu_326/icmp_ln28_fu_638_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.259    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_nop_out_fu_326/icmp_ln28_fu_638_p2_carry__0_n_20
    SLICE_X53Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.373 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_nop_out_fu_326/icmp_ln28_fu_638_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.373    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_nop_out_fu_326/icmp_ln28_fu_638_p2_carry__1_n_20
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.487 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_nop_out_fu_326/icmp_ln28_fu_638_p2_carry__2/CO[3]
                         net (fo=4, routed)           0.878     8.365    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_nop_out_fu_326/icmp_ln28_fu_638_p2
    SLICE_X54Y72         LUT6 (Prop_lut6_I0_O)        0.124     8.489 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_nop_out_fu_326/i_0_reg_443[2]_i_2/O
                         net (fo=33, routed)          0.579     9.069    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_nop_out_fu_326/grp_iscsi_nop_out_fu_326_tcp_out_V_V_TVALID
    SLICE_X54Y72         LUT4 (Prop_lut4_I3_O)        0.117     9.186 f  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_nop_out_fu_326/tcp_out_V_V_1_payload_A[31]_i_5/O
                         net (fo=34, routed)          0.789     9.974    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/grp_read_from_tcp_1_fu_581/grp_read_byte_array_1_fu_127/tcp_in_V_V_0_state[1]_i_3
    SLICE_X50Y71         LUT6 (Prop_lut6_I0_O)        0.348    10.322 f  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/grp_read_from_tcp_1_fu_581/grp_read_byte_array_1_fu_127/tcp_in_V_V_0_state[1]_i_4/O
                         net (fo=1, routed)           0.162    10.484    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_read_from_tcp_fu_341/grp_read_byte_array_fu_16/tcp_in_V_V_0_state_reg[0]_1
    SLICE_X50Y71         LUT5 (Prop_lut5_I1_O)        0.124    10.608 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_read_from_tcp_fu_341/grp_read_byte_array_fu_16/tcp_in_V_V_0_state[1]_i_3/O
                         net (fo=3, routed)           0.973    11.581    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_read_from_tcp_fu_341/grp_read_byte_array_fu_16/tcp_in_V_V_0_state[1]_i_3_n_20
    SLICE_X40Y77         LUT4 (Prop_lut4_I0_O)        0.118    11.699 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_read_from_tcp_fu_341/grp_read_byte_array_fu_16/tcp_in_V_V_0_state[1]_i_2/O
                         net (fo=1, routed)           0.342    12.041    design_1_i/iscsi_interface_0/inst/tcp_in_V_V_0_state[1]
    SLICE_X38Y77         FDRE                                         r  design_1_i/iscsi_interface_0/inst/tcp_in_V_V_0_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.465    12.644    design_1_i/iscsi_interface_0/inst/ap_clk
    SLICE_X38Y77         FDRE                                         r  design_1_i/iscsi_interface_0/inst/tcp_in_V_V_0_state_reg[1]/C
                         clock pessimism              0.129    12.773    
                         clock uncertainty           -0.154    12.619    
    SLICE_X38Y77         FDRE (Setup_fdre_C_D)       -0.215    12.404    design_1_i/iscsi_interface_0/inst/tcp_in_V_V_0_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.404    
                         arrival time                         -12.041    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.641ns  (required time - arrival time)
  Source:                 design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_U/iscsi_login_instance_data_ram_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.056ns  (logic 4.500ns (49.691%)  route 4.556ns (50.309%))
  Logic Levels:           12  (CARRY4=8 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns = ( 12.662 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.694     2.988    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_U/iscsi_login_instance_data_ram_U/ap_clk
    RAMB36_X2Y10         RAMB36E1                                     r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_U/iscsi_login_instance_data_ram_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     5.442 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_U/iscsi_login_instance_data_ram_U/ram_reg_0/DOADO[3]
                         net (fo=24, routed)          2.114     7.556    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_U/iscsi_login_instance_data_ram_U/q0[3]
    SLICE_X44Y32         LUT4 (Prop_lut4_I1_O)        0.124     7.680 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_U/iscsi_login_instance_data_ram_U/ap_CS_fsm[6]_i_3__3/O
                         net (fo=1, routed)           0.463     8.144    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_U/iscsi_login_instance_data_ram_U/ap_CS_fsm[6]_i_3__3_n_20
    SLICE_X50Y32         LUT5 (Prop_lut5_I4_O)        0.124     8.268 f  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_U/iscsi_login_instance_data_ram_U/ap_CS_fsm[6]_i_2__3/O
                         net (fo=18, routed)          1.074     9.342    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/icmp_ln162_1_fu_338_p2
    SLICE_X54Y42         LUT3 (Prop_lut3_I2_O)        0.124     9.466 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169[0]_i_3/O
                         net (fo=34, routed)          0.905    10.371    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169[0]_i_3_n_20
    SLICE_X53Y41         LUT3 (Prop_lut3_I2_O)        0.124    10.495 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169[0]_i_8/O
                         net (fo=1, routed)           0.000    10.495    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169[0]_i_8_n_20
    SLICE_X53Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.027 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.027    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169_reg[0]_i_2_n_20
    SLICE_X53Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.141 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.141    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169_reg[4]_i_1_n_20
    SLICE_X53Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.255 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.255    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169_reg[8]_i_1_n_20
    SLICE_X53Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.369 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.369    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169_reg[12]_i_1_n_20
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.483 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.483    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169_reg[16]_i_1_n_20
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.597 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.597    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169_reg[20]_i_1_n_20
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.711 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.711    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169_reg[24]_i_1_n_20
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.045 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.045    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169_reg[28]_i_1_n_26
    SLICE_X53Y48         FDRE                                         r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.483    12.663    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/ap_clk
    SLICE_X53Y48         FDRE                                         r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169_reg[29]/C
                         clock pessimism              0.115    12.777    
                         clock uncertainty           -0.154    12.623    
    SLICE_X53Y48         FDRE (Setup_fdre_C_D)        0.062    12.685    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169_reg[29]
  -------------------------------------------------------------------
                         required time                         12.685    
                         arrival time                         -12.045    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.662ns  (required time - arrival time)
  Source:                 design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_U/iscsi_login_instance_data_ram_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.035ns  (logic 4.479ns (49.574%)  route 4.556ns (50.426%))
  Logic Levels:           12  (CARRY4=8 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns = ( 12.662 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.694     2.988    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_U/iscsi_login_instance_data_ram_U/ap_clk
    RAMB36_X2Y10         RAMB36E1                                     r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_U/iscsi_login_instance_data_ram_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     5.442 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_U/iscsi_login_instance_data_ram_U/ram_reg_0/DOADO[3]
                         net (fo=24, routed)          2.114     7.556    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_U/iscsi_login_instance_data_ram_U/q0[3]
    SLICE_X44Y32         LUT4 (Prop_lut4_I1_O)        0.124     7.680 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_U/iscsi_login_instance_data_ram_U/ap_CS_fsm[6]_i_3__3/O
                         net (fo=1, routed)           0.463     8.144    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_U/iscsi_login_instance_data_ram_U/ap_CS_fsm[6]_i_3__3_n_20
    SLICE_X50Y32         LUT5 (Prop_lut5_I4_O)        0.124     8.268 f  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_U/iscsi_login_instance_data_ram_U/ap_CS_fsm[6]_i_2__3/O
                         net (fo=18, routed)          1.074     9.342    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/icmp_ln162_1_fu_338_p2
    SLICE_X54Y42         LUT3 (Prop_lut3_I2_O)        0.124     9.466 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169[0]_i_3/O
                         net (fo=34, routed)          0.905    10.371    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169[0]_i_3_n_20
    SLICE_X53Y41         LUT3 (Prop_lut3_I2_O)        0.124    10.495 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169[0]_i_8/O
                         net (fo=1, routed)           0.000    10.495    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169[0]_i_8_n_20
    SLICE_X53Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.027 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.027    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169_reg[0]_i_2_n_20
    SLICE_X53Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.141 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.141    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169_reg[4]_i_1_n_20
    SLICE_X53Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.255 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.255    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169_reg[8]_i_1_n_20
    SLICE_X53Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.369 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.369    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169_reg[12]_i_1_n_20
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.483 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.483    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169_reg[16]_i_1_n_20
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.597 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.597    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169_reg[20]_i_1_n_20
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.711 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.711    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169_reg[24]_i_1_n_20
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.024 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.024    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169_reg[28]_i_1_n_24
    SLICE_X53Y48         FDRE                                         r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.483    12.663    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/ap_clk
    SLICE_X53Y48         FDRE                                         r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169_reg[31]/C
                         clock pessimism              0.115    12.777    
                         clock uncertainty           -0.154    12.623    
    SLICE_X53Y48         FDRE (Setup_fdre_C_D)        0.062    12.685    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169_reg[31]
  -------------------------------------------------------------------
                         required time                         12.685    
                         arrival time                         -12.024    
  -------------------------------------------------------------------
                         slack                                  0.662    

Slack (MET) :             0.695ns  (required time - arrival time)
  Source:                 design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_fu_288_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/tmp_reg_466_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.099ns  (logic 7.677ns (84.373%)  route 1.422ns (15.627%))
  Logic Levels:           15  (CARRY4=13 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.803ns = ( 12.804 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.892     3.186    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/ap_clk
    DSP48_X4Y16          DSP48E1                                      r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_fu_288_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y16          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     7.194 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_fu_288_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.196    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_fu_288_p2__1_n_126
    DSP48_X4Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.714 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_fu_288_p2__2/P[0]
                         net (fo=2, routed)           1.420    10.133    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_fu_288_p2__2_n_125
    SLICE_X103Y30        LUT2 (Prop_lut2_I0_O)        0.124    10.257 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455[19]_i_4/O
                         net (fo=1, routed)           0.000    10.257    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455[19]_i_4_n_20
    SLICE_X103Y30        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.807 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.807    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[19]_i_1_n_20
    SLICE_X103Y31        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.921 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.921    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[23]_i_1_n_20
    SLICE_X103Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.035 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.035    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[27]_i_1_n_20
    SLICE_X103Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.149 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.149    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[31]_i_1_n_20
    SLICE_X103Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.263 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.263    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[35]_i_1_n_20
    SLICE_X103Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.377 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.377    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[36]_i_1_n_20
    SLICE_X103Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.491 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.491    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[40]_i_1_n_20
    SLICE_X103Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.605 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.605    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[44]_i_1_n_20
    SLICE_X103Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.719 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.719    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[48]_i_1_n_20
    SLICE_X103Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.833 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.833    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[52]_i_1_n_20
    SLICE_X103Y40        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.947 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.947    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[56]_i_1_n_20
    SLICE_X103Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.061 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.061    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[60]_i_1_n_20
    SLICE_X103Y42        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.284 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/tmp_reg_466_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.284    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_fu_288_p2__3[64]
    SLICE_X103Y42        FDRE                                         r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/tmp_reg_466_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.624    12.804    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/ap_clk
    SLICE_X103Y42        FDRE                                         r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/tmp_reg_466_reg[28]/C
                         clock pessimism              0.268    13.071    
                         clock uncertainty           -0.154    12.917    
    SLICE_X103Y42        FDRE (Setup_fdre_C_D)        0.062    12.979    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/tmp_reg_466_reg[28]
  -------------------------------------------------------------------
                         required time                         12.979    
                         arrival time                         -12.284    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.698ns  (required time - arrival time)
  Source:                 design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_fu_288_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.096ns  (logic 7.674ns (84.368%)  route 1.422ns (15.632%))
  Logic Levels:           14  (CARRY4=12 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.803ns = ( 12.804 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.892     3.186    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/ap_clk
    DSP48_X4Y16          DSP48E1                                      r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_fu_288_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y16          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     7.194 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_fu_288_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.196    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_fu_288_p2__1_n_126
    DSP48_X4Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.714 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_fu_288_p2__2/P[0]
                         net (fo=2, routed)           1.420    10.133    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_fu_288_p2__2_n_125
    SLICE_X103Y30        LUT2 (Prop_lut2_I0_O)        0.124    10.257 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455[19]_i_4/O
                         net (fo=1, routed)           0.000    10.257    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455[19]_i_4_n_20
    SLICE_X103Y30        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.807 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.807    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[19]_i_1_n_20
    SLICE_X103Y31        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.921 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.921    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[23]_i_1_n_20
    SLICE_X103Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.035 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.035    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[27]_i_1_n_20
    SLICE_X103Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.149 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.149    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[31]_i_1_n_20
    SLICE_X103Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.263 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.263    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[35]_i_1_n_20
    SLICE_X103Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.377 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.377    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[36]_i_1_n_20
    SLICE_X103Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.491 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.491    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[40]_i_1_n_20
    SLICE_X103Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.605 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.605    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[44]_i_1_n_20
    SLICE_X103Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.719 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.719    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[48]_i_1_n_20
    SLICE_X103Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.833 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.833    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[52]_i_1_n_20
    SLICE_X103Y40        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.947 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.947    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[56]_i_1_n_20
    SLICE_X103Y41        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.281 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[60]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.281    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_fu_288_p2__3[61]
    SLICE_X103Y41        FDRE                                         r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.624    12.804    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/ap_clk
    SLICE_X103Y41        FDRE                                         r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[61]/C
                         clock pessimism              0.268    13.071    
                         clock uncertainty           -0.154    12.917    
    SLICE_X103Y41        FDRE (Setup_fdre_C_D)        0.062    12.979    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[61]
  -------------------------------------------------------------------
                         required time                         12.979    
                         arrival time                         -12.281    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.719ns  (required time - arrival time)
  Source:                 design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_fu_288_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.075ns  (logic 7.653ns (84.332%)  route 1.422ns (15.668%))
  Logic Levels:           14  (CARRY4=12 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.803ns = ( 12.804 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.892     3.186    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/ap_clk
    DSP48_X4Y16          DSP48E1                                      r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_fu_288_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y16          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     7.194 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_fu_288_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.196    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_fu_288_p2__1_n_126
    DSP48_X4Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.714 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_fu_288_p2__2/P[0]
                         net (fo=2, routed)           1.420    10.133    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_fu_288_p2__2_n_125
    SLICE_X103Y30        LUT2 (Prop_lut2_I0_O)        0.124    10.257 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455[19]_i_4/O
                         net (fo=1, routed)           0.000    10.257    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455[19]_i_4_n_20
    SLICE_X103Y30        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.807 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.807    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[19]_i_1_n_20
    SLICE_X103Y31        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.921 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.921    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[23]_i_1_n_20
    SLICE_X103Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.035 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.035    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[27]_i_1_n_20
    SLICE_X103Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.149 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.149    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[31]_i_1_n_20
    SLICE_X103Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.263 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.263    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[35]_i_1_n_20
    SLICE_X103Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.377 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.377    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[36]_i_1_n_20
    SLICE_X103Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.491 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.491    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[40]_i_1_n_20
    SLICE_X103Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.605 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.605    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[44]_i_1_n_20
    SLICE_X103Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.719 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.719    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[48]_i_1_n_20
    SLICE_X103Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.833 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.833    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[52]_i_1_n_20
    SLICE_X103Y40        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.947 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.947    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[56]_i_1_n_20
    SLICE_X103Y41        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.260 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[60]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.260    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_fu_288_p2__3[63]
    SLICE_X103Y41        FDRE                                         r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.624    12.804    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/ap_clk
    SLICE_X103Y41        FDRE                                         r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[63]/C
                         clock pessimism              0.268    13.071    
                         clock uncertainty           -0.154    12.917    
    SLICE_X103Y41        FDRE (Setup_fdre_C_D)        0.062    12.979    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[63]
  -------------------------------------------------------------------
                         required time                         12.979    
                         arrival time                         -12.260    
  -------------------------------------------------------------------
                         slack                                  0.719    

Slack (MET) :             0.736ns  (required time - arrival time)
  Source:                 design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_U/iscsi_login_instance_data_ram_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.961ns  (logic 4.405ns (49.157%)  route 4.556ns (50.843%))
  Logic Levels:           12  (CARRY4=8 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns = ( 12.662 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.694     2.988    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_U/iscsi_login_instance_data_ram_U/ap_clk
    RAMB36_X2Y10         RAMB36E1                                     r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_U/iscsi_login_instance_data_ram_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     5.442 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_U/iscsi_login_instance_data_ram_U/ram_reg_0/DOADO[3]
                         net (fo=24, routed)          2.114     7.556    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_U/iscsi_login_instance_data_ram_U/q0[3]
    SLICE_X44Y32         LUT4 (Prop_lut4_I1_O)        0.124     7.680 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_U/iscsi_login_instance_data_ram_U/ap_CS_fsm[6]_i_3__3/O
                         net (fo=1, routed)           0.463     8.144    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_U/iscsi_login_instance_data_ram_U/ap_CS_fsm[6]_i_3__3_n_20
    SLICE_X50Y32         LUT5 (Prop_lut5_I4_O)        0.124     8.268 f  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_U/iscsi_login_instance_data_ram_U/ap_CS_fsm[6]_i_2__3/O
                         net (fo=18, routed)          1.074     9.342    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/icmp_ln162_1_fu_338_p2
    SLICE_X54Y42         LUT3 (Prop_lut3_I2_O)        0.124     9.466 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169[0]_i_3/O
                         net (fo=34, routed)          0.905    10.371    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169[0]_i_3_n_20
    SLICE_X53Y41         LUT3 (Prop_lut3_I2_O)        0.124    10.495 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169[0]_i_8/O
                         net (fo=1, routed)           0.000    10.495    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169[0]_i_8_n_20
    SLICE_X53Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.027 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.027    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169_reg[0]_i_2_n_20
    SLICE_X53Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.141 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.141    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169_reg[4]_i_1_n_20
    SLICE_X53Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.255 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.255    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169_reg[8]_i_1_n_20
    SLICE_X53Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.369 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.369    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169_reg[12]_i_1_n_20
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.483 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.483    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169_reg[16]_i_1_n_20
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.597 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.597    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169_reg[20]_i_1_n_20
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.711 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.711    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169_reg[24]_i_1_n_20
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.950 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.950    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169_reg[28]_i_1_n_25
    SLICE_X53Y48         FDRE                                         r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.483    12.663    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/ap_clk
    SLICE_X53Y48         FDRE                                         r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169_reg[30]/C
                         clock pessimism              0.115    12.777    
                         clock uncertainty           -0.154    12.623    
    SLICE_X53Y48         FDRE (Setup_fdre_C_D)        0.062    12.685    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169_reg[30]
  -------------------------------------------------------------------
                         required time                         12.685    
                         arrival time                         -11.950    
  -------------------------------------------------------------------
                         slack                                  0.736    

Slack (MET) :             0.752ns  (required time - arrival time)
  Source:                 design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_U/iscsi_login_instance_data_ram_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.945ns  (logic 4.389ns (49.066%)  route 4.556ns (50.934%))
  Logic Levels:           12  (CARRY4=8 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns = ( 12.662 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.694     2.988    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_U/iscsi_login_instance_data_ram_U/ap_clk
    RAMB36_X2Y10         RAMB36E1                                     r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_U/iscsi_login_instance_data_ram_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     5.442 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_U/iscsi_login_instance_data_ram_U/ram_reg_0/DOADO[3]
                         net (fo=24, routed)          2.114     7.556    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_U/iscsi_login_instance_data_ram_U/q0[3]
    SLICE_X44Y32         LUT4 (Prop_lut4_I1_O)        0.124     7.680 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_U/iscsi_login_instance_data_ram_U/ap_CS_fsm[6]_i_3__3/O
                         net (fo=1, routed)           0.463     8.144    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_U/iscsi_login_instance_data_ram_U/ap_CS_fsm[6]_i_3__3_n_20
    SLICE_X50Y32         LUT5 (Prop_lut5_I4_O)        0.124     8.268 f  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_U/iscsi_login_instance_data_ram_U/ap_CS_fsm[6]_i_2__3/O
                         net (fo=18, routed)          1.074     9.342    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/icmp_ln162_1_fu_338_p2
    SLICE_X54Y42         LUT3 (Prop_lut3_I2_O)        0.124     9.466 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169[0]_i_3/O
                         net (fo=34, routed)          0.905    10.371    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169[0]_i_3_n_20
    SLICE_X53Y41         LUT3 (Prop_lut3_I2_O)        0.124    10.495 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169[0]_i_8/O
                         net (fo=1, routed)           0.000    10.495    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169[0]_i_8_n_20
    SLICE_X53Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.027 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.027    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169_reg[0]_i_2_n_20
    SLICE_X53Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.141 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.141    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169_reg[4]_i_1_n_20
    SLICE_X53Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.255 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.255    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169_reg[8]_i_1_n_20
    SLICE_X53Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.369 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.369    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169_reg[12]_i_1_n_20
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.483 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.483    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169_reg[16]_i_1_n_20
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.597 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.597    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169_reg[20]_i_1_n_20
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.711 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.711    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169_reg[24]_i_1_n_20
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.934 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.934    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169_reg[28]_i_1_n_27
    SLICE_X53Y48         FDRE                                         r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.483    12.663    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/ap_clk
    SLICE_X53Y48         FDRE                                         r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169_reg[28]/C
                         clock pessimism              0.115    12.777    
                         clock uncertainty           -0.154    12.623    
    SLICE_X53Y48         FDRE (Setup_fdre_C_D)        0.062    12.685    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169_reg[28]
  -------------------------------------------------------------------
                         required time                         12.685    
                         arrival time                         -11.934    
  -------------------------------------------------------------------
                         slack                                  0.752    

Slack (MET) :             0.755ns  (required time - arrival time)
  Source:                 design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_U/iscsi_login_instance_data_ram_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.942ns  (logic 4.386ns (49.049%)  route 4.556ns (50.951%))
  Logic Levels:           11  (CARRY4=7 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns = ( 12.662 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.694     2.988    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_U/iscsi_login_instance_data_ram_U/ap_clk
    RAMB36_X2Y10         RAMB36E1                                     r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_U/iscsi_login_instance_data_ram_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     5.442 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_U/iscsi_login_instance_data_ram_U/ram_reg_0/DOADO[3]
                         net (fo=24, routed)          2.114     7.556    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_U/iscsi_login_instance_data_ram_U/q0[3]
    SLICE_X44Y32         LUT4 (Prop_lut4_I1_O)        0.124     7.680 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_U/iscsi_login_instance_data_ram_U/ap_CS_fsm[6]_i_3__3/O
                         net (fo=1, routed)           0.463     8.144    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_U/iscsi_login_instance_data_ram_U/ap_CS_fsm[6]_i_3__3_n_20
    SLICE_X50Y32         LUT5 (Prop_lut5_I4_O)        0.124     8.268 f  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_U/iscsi_login_instance_data_ram_U/ap_CS_fsm[6]_i_2__3/O
                         net (fo=18, routed)          1.074     9.342    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/icmp_ln162_1_fu_338_p2
    SLICE_X54Y42         LUT3 (Prop_lut3_I2_O)        0.124     9.466 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169[0]_i_3/O
                         net (fo=34, routed)          0.905    10.371    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169[0]_i_3_n_20
    SLICE_X53Y41         LUT3 (Prop_lut3_I2_O)        0.124    10.495 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169[0]_i_8/O
                         net (fo=1, routed)           0.000    10.495    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169[0]_i_8_n_20
    SLICE_X53Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.027 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.027    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169_reg[0]_i_2_n_20
    SLICE_X53Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.141 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.141    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169_reg[4]_i_1_n_20
    SLICE_X53Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.255 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.255    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169_reg[8]_i_1_n_20
    SLICE_X53Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.369 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.369    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169_reg[12]_i_1_n_20
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.483 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.483    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169_reg[16]_i_1_n_20
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.597 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.597    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169_reg[20]_i_1_n_20
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.931 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.931    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169_reg[24]_i_1_n_26
    SLICE_X53Y47         FDRE                                         r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.483    12.663    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/ap_clk
    SLICE_X53Y47         FDRE                                         r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169_reg[25]/C
                         clock pessimism              0.115    12.777    
                         clock uncertainty           -0.154    12.623    
    SLICE_X53Y47         FDRE (Setup_fdre_C_D)        0.062    12.685    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169_reg[25]
  -------------------------------------------------------------------
                         required time                         12.685    
                         arrival time                         -11.931    
  -------------------------------------------------------------------
                         slack                                  0.755    

Slack (MET) :             0.776ns  (required time - arrival time)
  Source:                 design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_U/iscsi_login_instance_data_ram_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.921ns  (logic 4.365ns (48.929%)  route 4.556ns (51.071%))
  Logic Levels:           11  (CARRY4=7 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns = ( 12.662 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.694     2.988    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_U/iscsi_login_instance_data_ram_U/ap_clk
    RAMB36_X2Y10         RAMB36E1                                     r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_U/iscsi_login_instance_data_ram_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     5.442 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_U/iscsi_login_instance_data_ram_U/ram_reg_0/DOADO[3]
                         net (fo=24, routed)          2.114     7.556    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_U/iscsi_login_instance_data_ram_U/q0[3]
    SLICE_X44Y32         LUT4 (Prop_lut4_I1_O)        0.124     7.680 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_U/iscsi_login_instance_data_ram_U/ap_CS_fsm[6]_i_3__3/O
                         net (fo=1, routed)           0.463     8.144    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_U/iscsi_login_instance_data_ram_U/ap_CS_fsm[6]_i_3__3_n_20
    SLICE_X50Y32         LUT5 (Prop_lut5_I4_O)        0.124     8.268 f  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_U/iscsi_login_instance_data_ram_U/ap_CS_fsm[6]_i_2__3/O
                         net (fo=18, routed)          1.074     9.342    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/icmp_ln162_1_fu_338_p2
    SLICE_X54Y42         LUT3 (Prop_lut3_I2_O)        0.124     9.466 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169[0]_i_3/O
                         net (fo=34, routed)          0.905    10.371    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169[0]_i_3_n_20
    SLICE_X53Y41         LUT3 (Prop_lut3_I2_O)        0.124    10.495 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169[0]_i_8/O
                         net (fo=1, routed)           0.000    10.495    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169[0]_i_8_n_20
    SLICE_X53Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.027 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.027    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169_reg[0]_i_2_n_20
    SLICE_X53Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.141 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.141    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169_reg[4]_i_1_n_20
    SLICE_X53Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.255 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.255    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169_reg[8]_i_1_n_20
    SLICE_X53Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.369 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.369    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169_reg[12]_i_1_n_20
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.483 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.483    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169_reg[16]_i_1_n_20
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.597 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.597    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169_reg[20]_i_1_n_20
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.910 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.910    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169_reg[24]_i_1_n_24
    SLICE_X53Y47         FDRE                                         r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.483    12.663    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/ap_clk
    SLICE_X53Y47         FDRE                                         r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169_reg[27]/C
                         clock pessimism              0.115    12.777    
                         clock uncertainty           -0.154    12.623    
    SLICE_X53Y47         FDRE (Setup_fdre_C_D)        0.062    12.685    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/i_1_reg_169_reg[27]
  -------------------------------------------------------------------
                         required time                         12.685    
                         arrival time                         -11.910    
  -------------------------------------------------------------------
                         slack                                  0.776    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/iscsi_interface_0/inst/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/iscsi_interface_0/inst/ap_CS_fsm_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.128ns (42.289%)  route 0.175ns (57.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.548     0.884    design_1_i/iscsi_interface_0/inst/ap_clk
    SLICE_X47Y80         FDRE                                         r  design_1_i/iscsi_interface_0/inst/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80         FDRE (Prop_fdre_C_Q)         0.128     1.012 r  design_1_i/iscsi_interface_0/inst/ap_CS_fsm_reg[1]/Q
                         net (fo=1, routed)           0.175     1.186    design_1_i/iscsi_interface_0/inst/ap_CS_fsm_state2
    SLICE_X50Y80         FDRE                                         r  design_1_i/iscsi_interface_0/inst/ap_CS_fsm_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.810     1.176    design_1_i/iscsi_interface_0/inst/ap_clk
    SLICE_X50Y80         FDRE                                         r  design_1_i/iscsi_interface_0/inst/ap_CS_fsm_reg[2]/C
                         clock pessimism             -0.035     1.141    
    SLICE_X50Y80         FDRE (Hold_fdre_C_D)         0.005     1.146    design_1_i/iscsi_interface_0/inst/ap_CS_fsm_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.146    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_setup_session_fu_1220/i_0_i_i_reg_120_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_setup_session_fu_1220/i_reg_358_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.348ns (75.972%)  route 0.110ns (24.028%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.563     0.899    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_setup_session_fu_1220/ap_clk
    SLICE_X41Y49         FDRE                                         r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_setup_session_fu_1220/i_0_i_i_reg_120_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_setup_session_fu_1220/i_0_i_i_reg_120_reg[20]/Q
                         net (fo=3, routed)           0.109     1.149    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_setup_session_fu_1220/i_0_i_i_reg_120_reg_n_20_[20]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     1.303 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_setup_session_fu_1220/i_reg_358_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.304    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_setup_session_fu_1220/i_reg_358_reg[20]_i_1_n_20
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.357 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_setup_session_fu_1220/i_reg_358_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.357    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_setup_session_fu_1220/i_fu_227_p2[21]
    SLICE_X42Y50         FDRE                                         r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_setup_session_fu_1220/i_reg_358_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.825     1.191    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_setup_session_fu_1220/ap_clk
    SLICE_X42Y50         FDRE                                         r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_setup_session_fu_1220/i_reg_358_reg[21]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.134     1.295    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_setup_session_fu_1220/i_reg_358_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.357    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.246ns (49.174%)  route 0.254ns (50.826%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.559     0.895    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X34Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDRE (Prop_fdre_C_Q)         0.148     1.043 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[6]/Q
                         net (fo=4, routed)           0.254     1.297    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[2]_1[6]
    SLICE_X37Y100        LUT5 (Prop_lut5_I4_O)        0.098     1.395 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[6]_i_1__0/O
                         net (fo=1, routed)           0.000     1.395    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[6]_i_1__0_n_0
    SLICE_X37Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.911     1.277    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X37Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[6]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X37Y100        FDRE (Hold_fdre_C_D)         0.091     1.333    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.333    
                         arrival time                           1.395    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.227ns (54.160%)  route 0.192ns (45.840%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.552     0.888    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X48Y87         FDRE                                         r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y87         FDRE (Prop_fdre_C_Q)         0.128     1.016 r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[4]/Q
                         net (fo=81, routed)          0.192     1.208    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/Q[4]
    SLICE_X51Y88         LUT6 (Prop_lut6_I0_O)        0.099     1.307 r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i[6]_i_1__0/O
                         net (fo=1, routed)           0.000     1.307    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i[6]_i_1__0_n_0
    SLICE_X51Y88         FDRE                                         r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.818     1.184    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X51Y88         FDRE                                         r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[6]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X51Y88         FDRE (Hold_fdre_C_D)         0.091     1.240    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.240    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_2_fu_1166/iscsi_interface_srem_32s_5ns_6_36_seq_1_U91/iscsi_interface_srem_32s_5ns_6_36_seq_1_div_U/dividend0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_2_fu_1166/iscsi_interface_srem_32s_5ns_6_36_seq_1_U91/iscsi_interface_srem_32s_5ns_6_36_seq_1_div_U/iscsi_interface_srem_32s_5ns_6_36_seq_1_div_u_0/dividend0_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.209ns (50.301%)  route 0.206ns (49.698%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.550     0.886    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_2_fu_1166/iscsi_interface_srem_32s_5ns_6_36_seq_1_U91/iscsi_interface_srem_32s_5ns_6_36_seq_1_div_U/ap_clk
    SLICE_X46Y23         FDRE                                         r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_2_fu_1166/iscsi_interface_srem_32s_5ns_6_36_seq_1_U91/iscsi_interface_srem_32s_5ns_6_36_seq_1_div_U/dividend0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.164     1.049 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_2_fu_1166/iscsi_interface_srem_32s_5ns_6_36_seq_1_U91/iscsi_interface_srem_32s_5ns_6_36_seq_1_div_U/dividend0_reg[10]/Q
                         net (fo=2, routed)           0.206     1.256    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_2_fu_1166/iscsi_interface_srem_32s_5ns_6_36_seq_1_U91/iscsi_interface_srem_32s_5ns_6_36_seq_1_div_U/dividend0_reg_n_20_[10]
    SLICE_X51Y22         LUT3 (Prop_lut3_I2_O)        0.045     1.301 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_2_fu_1166/iscsi_interface_srem_32s_5ns_6_36_seq_1_U91/iscsi_interface_srem_32s_5ns_6_36_seq_1_div_U/dividend0[10]_i_1/O
                         net (fo=1, routed)           0.000     1.301    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_2_fu_1166/iscsi_interface_srem_32s_5ns_6_36_seq_1_U91/iscsi_interface_srem_32s_5ns_6_36_seq_1_div_U/iscsi_interface_srem_32s_5ns_6_36_seq_1_div_u_0/dividend0_reg[31]_0[9]
    SLICE_X51Y22         FDRE                                         r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_2_fu_1166/iscsi_interface_srem_32s_5ns_6_36_seq_1_U91/iscsi_interface_srem_32s_5ns_6_36_seq_1_div_U/iscsi_interface_srem_32s_5ns_6_36_seq_1_div_u_0/dividend0_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.812     1.178    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_2_fu_1166/iscsi_interface_srem_32s_5ns_6_36_seq_1_U91/iscsi_interface_srem_32s_5ns_6_36_seq_1_div_U/iscsi_interface_srem_32s_5ns_6_36_seq_1_div_u_0/ap_clk
    SLICE_X51Y22         FDRE                                         r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_2_fu_1166/iscsi_interface_srem_32s_5ns_6_36_seq_1_U91/iscsi_interface_srem_32s_5ns_6_36_seq_1_div_U/iscsi_interface_srem_32s_5ns_6_36_seq_1_div_u_0/dividend0_reg[10]/C
                         clock pessimism             -0.035     1.143    
    SLICE_X51Y22         FDRE (Hold_fdre_C_D)         0.091     1.234    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_2_fu_1166/iscsi_interface_srem_32s_5ns_6_36_seq_1_U91/iscsi_interface_srem_32s_5ns_6_36_seq_1_div_U/iscsi_interface_srem_32s_5ns_6_36_seq_1_div_u_0/dividend0_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_setup_session_fu_1220/i_0_i_i2_reg_143_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_setup_session_fu_1220/i_7_reg_385_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.272ns (59.326%)  route 0.186ns (40.674%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.577     0.913    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_setup_session_fu_1220/ap_clk
    SLICE_X30Y50         FDRE                                         r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_setup_session_fu_1220/i_0_i_i2_reg_143_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.164     1.077 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_setup_session_fu_1220/i_0_i_i2_reg_143_reg[4]/Q
                         net (fo=4, routed)           0.186     1.263    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_setup_session_fu_1220/i_0_i_i2_reg_143_reg_n_20_[4]
    SLICE_X31Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.371 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_setup_session_fu_1220/i_7_reg_385_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.371    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_setup_session_fu_1220/i_7_fu_282_p2[4]
    SLICE_X31Y48         FDRE                                         r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_setup_session_fu_1220/i_7_reg_385_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.859     1.225    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_setup_session_fu_1220/ap_clk
    SLICE_X31Y48         FDRE                                         r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_setup_session_fu_1220/i_7_reg_385_reg[4]/C
                         clock pessimism             -0.030     1.195    
    SLICE_X31Y48         FDRE (Hold_fdre_C_D)         0.105     1.300    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_setup_session_fu_1220/i_7_reg_385_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.300    
                         arrival time                           1.371    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/length_2_reg_196_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/length_3_reg_469_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.353ns (75.161%)  route 0.117ns (24.839%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.586     0.922    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/ap_clk
    SLICE_X60Y48         FDRE                                         r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/length_2_reg_196_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y48         FDRE (Prop_fdre_C_Q)         0.141     1.063 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/length_2_reg_196_reg[19]/Q
                         net (fo=4, routed)           0.116     1.178    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/length_2_reg_196[19]
    SLICE_X62Y48         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.119     1.297 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/length_3_reg_469_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.297    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/length_3_reg_469_reg[20]_i_1_n_20
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.337 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/length_3_reg_469_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.338    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/length_3_reg_469_reg[24]_i_1_n_20
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.391 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/length_3_reg_469_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.391    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/length_3_reg_469_reg[28]_i_1_n_27
    SLICE_X62Y50         FDRE                                         r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/length_3_reg_469_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.849     1.215    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/ap_clk
    SLICE_X62Y50         FDRE                                         r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/length_3_reg_469_reg[25]/C
                         clock pessimism             -0.030     1.185    
    SLICE_X62Y50         FDRE (Hold_fdre_C_D)         0.134     1.319    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/length_3_reg_469_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.319    
                         arrival time                           1.391    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_setup_session_fu_1220/i_0_i_i_reg_120_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_setup_session_fu_1220/icmp_ln112_reg_354_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.325ns (69.927%)  route 0.140ns (30.073%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.563     0.899    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_setup_session_fu_1220/ap_clk
    SLICE_X41Y49         FDRE                                         r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_setup_session_fu_1220/i_0_i_i_reg_120_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.040 f  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_setup_session_fu_1220/i_0_i_i_reg_120_reg[20]/Q
                         net (fo=3, routed)           0.140     1.179    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_setup_session_fu_1220/i_0_i_i_reg_120_reg_n_20_[20]
    SLICE_X43Y50         LUT4 (Prop_lut4_I3_O)        0.051     1.230 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_setup_session_fu_1220/icmp_ln112_reg_354[0]_i_13/O
                         net (fo=1, routed)           0.000     1.230    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_setup_session_fu_1220/icmp_ln112_reg_354[0]_i_13_n_20
    SLICE_X43Y50         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     1.324 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_setup_session_fu_1220/icmp_ln112_reg_354_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.324    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_setup_session_fu_1220/icmp_ln112_reg_354_reg[0]_i_2_n_20
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.363 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_setup_session_fu_1220/icmp_ln112_reg_354_reg[0]_i_1/CO[3]
                         net (fo=4, routed)           0.000     1.363    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_setup_session_fu_1220/icmp_ln112_fu_222_p2
    SLICE_X43Y51         FDRE                                         r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_setup_session_fu_1220/icmp_ln112_reg_354_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.825     1.191    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_setup_session_fu_1220/ap_clk
    SLICE_X43Y51         FDRE                                         r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_setup_session_fu_1220/icmp_ln112_reg_354_reg[0]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X43Y51         FDRE (Hold_fdre_C_D)         0.130     1.291    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_setup_session_fu_1220/icmp_ln112_reg_354_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.363    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_setup_session_fu_1220/i_0_i_i_reg_120_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_setup_session_fu_1220/i_reg_358_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.361ns (76.635%)  route 0.110ns (23.365%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.563     0.899    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_setup_session_fu_1220/ap_clk
    SLICE_X41Y49         FDRE                                         r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_setup_session_fu_1220/i_0_i_i_reg_120_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_setup_session_fu_1220/i_0_i_i_reg_120_reg[20]/Q
                         net (fo=3, routed)           0.109     1.149    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_setup_session_fu_1220/i_0_i_i_reg_120_reg_n_20_[20]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     1.303 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_setup_session_fu_1220/i_reg_358_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.304    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_setup_session_fu_1220/i_reg_358_reg[20]_i_1_n_20
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.370 r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_setup_session_fu_1220/i_reg_358_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.370    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_setup_session_fu_1220/i_fu_227_p2[23]
    SLICE_X42Y50         FDRE                                         r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_setup_session_fu_1220/i_reg_358_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.825     1.191    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_setup_session_fu_1220/ap_clk
    SLICE_X42Y50         FDRE                                         r  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_setup_session_fu_1220/i_reg_358_reg[23]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.134     1.295    design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_setup_session_fu_1220/i_reg_358_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.370    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.226ns (58.575%)  route 0.160ns (41.425%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.128     1.120 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[30]/Q
                         net (fo=1, routed)           0.160     1.280    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_araddr[30]
    SLICE_X30Y99         LUT4 (Prop_lut4_I0_O)        0.098     1.378 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[31]_i_1/O
                         net (fo=1, routed)           0.000     1.378    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[31]
    SLICE_X30Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.845     1.211    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X30Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[31]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y99         FDRE (Hold_fdre_C_D)         0.121     1.297    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           1.378    
  -------------------------------------------------------------------
                         slack                                  0.081    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y10  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_U/iscsi_login_instance_data_ram_U/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y10  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_U/iscsi_login_instance_data_ram_U/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y9   design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_U/iscsi_login_instance_data_ram_U/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y9   design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_U/iscsi_login_instance_data_ram_U/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y29  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/response_buffer_V_U/iscsi_login_response_buffer_V_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y29  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/response_buffer_V_U/iscsi_login_response_buffer_V_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y14  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/parameter_data_U/iscsi_text_parameter_data_ram_U/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y14  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/parameter_data_U/iscsi_text_parameter_data_ram_U/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y13  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/parameter_data_U/iscsi_text_parameter_data_ram_U/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y13  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/parameter_data_U/iscsi_text_parameter_data_ram_U/ram_reg_1/CLKBWRCLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y83  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_3_5/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y83  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_3_5/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y83  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_3_5/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y83  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_3_5/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y82  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_64_127_3_5/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y82  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_64_127_3_5/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y82  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_64_127_3_5/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y82  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_64_127_3_5/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y82  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_64_127_6_8/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y82  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_64_127_6_8/RAMB/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y67  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/header_buffer_V_U/iscsi_login_header_buffer_V_ram_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y67  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/header_buffer_V_U/iscsi_login_header_buffer_V_ram_U/ram_reg_0_15_0_0__0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y67  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/header_buffer_V_U/iscsi_login_header_buffer_V_ram_U/ram_reg_0_15_0_0__1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y67  design_1_i/iscsi_interface_0/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/header_buffer_V_U/iscsi_login_header_buffer_V_ram_U/ram_reg_0_15_0_0__2/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y86  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_18_20/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y86  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_18_20/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y86  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_18_20/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y86  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_18_20/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y86  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_64_127_15_17/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y86  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_64_127_15_17/RAMB/CLK



