<stg><name>pitchshifting</name>


<trans_list>

<trans id="316" from="1" to="2">
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="475" from="2" to="14">
<condition id="257">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="476" from="2" to="3">
<condition id="269">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="464" from="3" to="4">
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="465" from="4" to="5">
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="466" from="5" to="6">
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="467" from="6" to="7">
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="468" from="7" to="8">
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="469" from="8" to="9">
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="470" from="9" to="10">
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="471" from="10" to="11">
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="472" from="11" to="12">
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="473" from="12" to="13">
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="474" from="13" to="2">
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="513" from="14" to="50">
<condition id="270">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="514" from="14" to="15">
<condition id="306">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="478" from="15" to="16">
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="479" from="16" to="17">
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="480" from="17" to="18">
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="481" from="18" to="19">
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="482" from="19" to="20">
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="483" from="20" to="21">
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="484" from="21" to="22">
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="485" from="22" to="23">
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="486" from="23" to="24">
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="487" from="24" to="25">
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="488" from="25" to="26">
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="489" from="26" to="27">
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="490" from="27" to="28">
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="491" from="28" to="29">
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="492" from="29" to="30">
<condition id="285">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="493" from="30" to="31">
<condition id="286">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="494" from="31" to="32">
<condition id="287">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="495" from="32" to="33">
<condition id="288">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="496" from="33" to="34">
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="497" from="34" to="35">
<condition id="290">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="498" from="35" to="36">
<condition id="291">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="499" from="36" to="37">
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="500" from="37" to="38">
<condition id="293">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="501" from="38" to="39">
<condition id="294">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="502" from="39" to="40">
<condition id="295">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="503" from="40" to="41">
<condition id="296">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="504" from="41" to="42">
<condition id="297">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="505" from="42" to="43">
<condition id="298">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="506" from="43" to="44">
<condition id="299">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="507" from="44" to="45">
<condition id="300">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="508" from="45" to="46">
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="509" from="46" to="47">
<condition id="302">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="510" from="47" to="48">
<condition id="303">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="511" from="48" to="49">
<condition id="304">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="512" from="49" to="14">
<condition id="305">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="452" from="50" to="51">
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="51" to="52">
<condition id="245">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="522" from="52" to="59">
<condition id="307">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="523" from="52" to="53">
<condition id="314">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="516" from="53" to="54">
<condition id="308">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="517" from="54" to="55">
<condition id="309">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="518" from="55" to="56">
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="519" from="56" to="57">
<condition id="311">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="520" from="57" to="58">
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="521" from="58" to="52">
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="60" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="32" op_0_bw="32">
<![CDATA[
entry:0  %real_V = alloca [1024 x i32], align 4          ; <[1024 x i32]*> [#uses=3]

]]></node>
<StgValue><ssdm name="real_V"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="32" op_0_bw="32">
<![CDATA[
entry:1  %imag_V = alloca [1024 x i32], align 4          ; <[1024 x i32]*> [#uses=2]

]]></node>
<StgValue><ssdm name="imag_V"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="0" op_0_bw="0">
<![CDATA[
entry:2  br label %bb52

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
bb52:0  %i_6 = phi i11 [ %i, %bb21 ], [ 0, %entry ]     ; <i11> [#uses=3]

]]></node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb52:1  %exitcond7 = icmp eq i11 %i_6, -1024            ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="exitcond7"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb52:2  %i = add i11 %i_6, 1                            ; <i11> [#uses=1]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb52:3  br i1 %exitcond7, label %bb77, label %bb21

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="19" bw="64" op_0_bw="11">
<![CDATA[
bb21:3  %OP2_V = zext i11 %i_6 to i64                   ; <i64> [#uses=3]

]]></node>
<StgValue><ssdm name="OP2_V"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="20" bw="10" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb21:4  %angle_V_addr = getelementptr [1024 x i11]* %angle_V, i64 0, i64 %OP2_V ; <i11*> [#uses=1]

]]></node>
<StgValue><ssdm name="angle_V_addr"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="11" op_0_bw="10">
<![CDATA[
bb21:5  %angle_V_load = load i11* %angle_V_addr         ; <i11> [#uses=1]

]]></node>
<StgValue><ssdm name="angle_V_load"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb21:9  %phaseCumulative_V_addr_1 = getelementptr [1024 x i32]* @phaseCumulative_V, i64 0, i64 %OP2_V ; <i32*> [#uses=2]

]]></node>
<StgValue><ssdm name="phaseCumulative_V_addr_1"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="26" bw="32" op_0_bw="10">
<![CDATA[
bb21:10  %p_Val2_299 = load i32* %phaseCumulative_V_addr_1, align 4 ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="p_Val2_299"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="72" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="11" op_0_bw="10">
<![CDATA[
bb21:5  %angle_V_load = load i11* %angle_V_addr         ; <i11> [#uses=1]

]]></node>
<StgValue><ssdm name="angle_V_load"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="22" bw="32" op_0_bw="11">
<![CDATA[
bb21:6  %p_Val2_s = sext i11 %angle_V_load to i32       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="23" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb21:7  %previousPhase_V_addr = getelementptr [1024 x i32]* @previousPhase_V, i64 0, i64 %OP2_V ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="previousPhase_V_addr"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="24" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
bb21:8  store i32 %p_Val2_s, i32* %previousPhase_V_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="26" bw="32" op_0_bw="10">
<![CDATA[
bb21:10  %p_Val2_299 = load i32* %phaseCumulative_V_addr_1, align 4 ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="p_Val2_299"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="27" bw="38" op_0_bw="38" op_1_bw="32" op_2_bw="6">
<![CDATA[
bb21:11  %t_V = call i38 @_ssdm_op_BitConcatenate.i38.i32.i6(i32 %p_Val2_299, i6 0) ; <i38> [#uses=2]

]]></node>
<StgValue><ssdm name="t_V"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="77" op_0_bw="38">
<![CDATA[
bb21:12  %sext_i35_cast = sext i38 %t_V to i77           ; <i77> [#uses=1]

]]></node>
<StgValue><ssdm name="sext_i35_cast"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="5" lat="5">
<core>Mul5S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="77" op_0_bw="77" op_1_bw="77">
<![CDATA[
bb21:13  %mul_i = mul i77 %sext_i35_cast, 350093254616   ; <i77> [#uses=2]

]]></node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="31" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb21:15  %tmp_125 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_299, i32 31) ; <i1> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="81" st_id="4" stage="4" lat="5">
<core>Mul5S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="77" op_0_bw="77" op_1_bw="77">
<![CDATA[
bb21:13  %mul_i = mul i77 %sext_i35_cast, 350093254616   ; <i77> [#uses=2]

]]></node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="82" st_id="5" stage="3" lat="5">
<core>Mul5S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="77" op_0_bw="77" op_1_bw="77">
<![CDATA[
bb21:13  %mul_i = mul i77 %sext_i35_cast, 350093254616   ; <i77> [#uses=2]

]]></node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="83" st_id="6" stage="2" lat="5">
<core>Mul5S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="77" op_0_bw="77" op_1_bw="77">
<![CDATA[
bb21:13  %mul_i = mul i77 %sext_i35_cast, 350093254616   ; <i77> [#uses=2]

]]></node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="84" st_id="7" stage="1" lat="5">
<core>Mul5S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="77" op_0_bw="77" op_1_bw="77">
<![CDATA[
bb21:13  %mul_i = mul i77 %sext_i35_cast, 350093254616   ; <i77> [#uses=2]

]]></node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="85" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
<literal name="tmp_125" val="1"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="77" op_0_bw="77" op_1_bw="77">
<![CDATA[
bb21:14  %neg_mul_i = sub i77 0, %mul_i                  ; <i77> [#uses=1]

]]></node>
<StgValue><ssdm name="neg_mul_i"/></StgValue>
</operation>

<operation id="86" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="32" bw="77" op_0_bw="1" op_1_bw="77" op_2_bw="77">
<![CDATA[
bb21:16  %sel_i = select i1 %tmp_125, i77 %neg_mul_i, i77 %mul_i ; <i77> [#uses=1]

]]></node>
<StgValue><ssdm name="sel_i"/></StgValue>
</operation>

<operation id="87" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="33" bw="30" op_0_bw="30" op_1_bw="77" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb21:17  %tmp_126 = call i30 @_ssdm_op_PartSelect.i30.i77.i32.i32(i77 %sel_i, i32 47, i32 76) ; <i30> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="88" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="34" bw="31" op_0_bw="30">
<![CDATA[
bb21:18  %trunc_i_cast = sext i30 %tmp_126 to i31        ; <i31> [#uses=2]

]]></node>
<StgValue><ssdm name="trunc_i_cast"/></StgValue>
</operation>

<operation id="89" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
<literal name="tmp_125" val="1"/>
</and_exp></or_exp>
</condition>

<node id="35" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
bb21:19  %neg_ti_i = sub i31 0, %trunc_i_cast            ; <i31> [#uses=1]

]]></node>
<StgValue><ssdm name="neg_ti_i"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="90" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="36" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
bb21:20  %tmp_i1 = select i1 %tmp_125, i31 %neg_ti_i, i31 %trunc_i_cast ; <i31> [#uses=3]

]]></node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="91" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="25" op_0_bw="25" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb21:21  %tmp_127 = call i25 @_ssdm_op_PartSelect.i25.i31.i32.i32(i31 %tmp_i1, i32 6, i32 30) ; <i25> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="92" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="32" op_0_bw="25">
<![CDATA[
bb21:22  %tmp_i1_108 = sext i25 %tmp_127 to i32          ; <i32> [#uses=3]

]]></node>
<StgValue><ssdm name="tmp_i1_108"/></StgValue>
</operation>

<operation id="93" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
bb21:23  %tmp_128 = call i1 @_ssdm_op_BitSelect.i1.i31.i32(i31 %tmp_i1, i32 30) ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="94" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="6" op_0_bw="31">
<![CDATA[
bb21:24  %tmp_129 = trunc i31 %tmp_i1 to i6              ; <i6> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="95" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb21:25  %ret_V_1_i = add i32 %tmp_i1_108, 1             ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="ret_V_1_i"/></StgValue>
</operation>

<operation id="96" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb21:26  %tmp_1_i = icmp eq i6 %tmp_129, 0               ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>

<operation id="97" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb21:27  %p_i = select i1 %tmp_1_i, i32 %tmp_i1_108, i32 %ret_V_1_i ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="p_i"/></StgValue>
</operation>

<operation id="98" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb21:28  %result = select i1 %tmp_128, i32 %p_i, i32 %tmp_i1_108 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="result"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="99" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb21:29  %tmp_130 = shl i32 %result, 6                   ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="100" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="38" op_0_bw="32">
<![CDATA[
bb21:30  %tmp_65 = sext i32 %tmp_130 to i38              ; <i38> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="101" st_id="10" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
bb21:31  %rhs_V3_i56_cast = mul i38 %tmp_65, 402         ; <i38> [#uses=1]

]]></node>
<StgValue><ssdm name="rhs_V3_i56_cast"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="102" st_id="11" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
bb21:31  %rhs_V3_i56_cast = mul i38 %tmp_65, 402         ; <i38> [#uses=1]

]]></node>
<StgValue><ssdm name="rhs_V3_i56_cast"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="103" st_id="12" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
bb21:31  %rhs_V3_i56_cast = mul i38 %tmp_65, 402         ; <i38> [#uses=1]

]]></node>
<StgValue><ssdm name="rhs_V3_i56_cast"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="104" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="16" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb21:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024) nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="105" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="17" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
bb21:1  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1) nounwind ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="106" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="8">
<![CDATA[
bb21:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="107" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
bb21:32  %r_V_146 = sub i38 %t_V, %rhs_V3_i56_cast       ; <i38> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_146"/></StgValue>
</operation>

<operation id="108" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="32" op_0_bw="32" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb21:33  %agg_result_V_i = call i32 @_ssdm_op_PartSelect.i32.i38.i32.i32(i38 %r_V_146, i32 6, i32 37) ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="agg_result_V_i"/></StgValue>
</operation>

<operation id="109" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
bb21:34  store i32 %agg_result_V_i, i32* %phaseCumulative_V_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="110" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
bb21:35  %empty_109 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1, i32 %tmp_s) nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_109"/></StgValue>
</operation>

<operation id="111" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="0" op_0_bw="0">
<![CDATA[
bb21:36  br label %bb52

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="112" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
bb77:0  %j = phi i11 [ %j_1, %cordic_sin_cos.exit ], [ 0, %bb52 ] ; <i11> [#uses=3]

]]></node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="113" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb77:1  %exitcond6 = icmp eq i11 %j, -1024              ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="exitcond6"/></StgValue>
</operation>

<operation id="114" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb77:2  %j_1 = add i11 %j, 1                            ; <i11> [#uses=1]

]]></node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="115" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb77:3  br i1 %exitcond6, label %bb78, label %bb70

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="116" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="64" op_0_bw="11">
<![CDATA[
bb70:3  %tmp_4 = zext i11 %j to i64                     ; <i64> [#uses=4]

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="117" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb70:4  %phaseCumulative_V_addr = getelementptr [1024 x i32]* @phaseCumulative_V, i64 0, i64 %tmp_4 ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="phaseCumulative_V_addr"/></StgValue>
</operation>

<operation id="118" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="32" op_0_bw="10">
<![CDATA[
bb70:5  %p_Val2_302 = load i32* %phaseCumulative_V_addr ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="p_Val2_302"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="119" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="32" op_0_bw="10">
<![CDATA[
bb70:5  %p_Val2_302 = load i32* %phaseCumulative_V_addr ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="p_Val2_302"/></StgValue>
</operation>

<operation id="120" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="38" op_0_bw="38" op_1_bw="32" op_2_bw="6">
<![CDATA[
bb70:6  %t_V_63 = call i38 @_ssdm_op_BitConcatenate.i38.i32.i6(i32 %p_Val2_302, i6 0) ; <i38> [#uses=2]

]]></node>
<StgValue><ssdm name="t_V_63"/></StgValue>
</operation>

<operation id="121" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="77" op_0_bw="38">
<![CDATA[
bb70:7  %sext_i62_cast = sext i38 %t_V_63 to i77        ; <i77> [#uses=1]

]]></node>
<StgValue><ssdm name="sext_i62_cast"/></StgValue>
</operation>

<operation id="122" st_id="15" stage="5" lat="5">
<core>Mul5S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="77" op_0_bw="77" op_1_bw="77">
<![CDATA[
bb70:8  %mul_i1 = mul i77 %sext_i62_cast, 350093254616  ; <i77> [#uses=2]

]]></node>
<StgValue><ssdm name="mul_i1"/></StgValue>
</operation>

<operation id="123" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb70:10  %tmp_131 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_302, i32 31) ; <i1> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="124" st_id="16" stage="4" lat="5">
<core>Mul5S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="77" op_0_bw="77" op_1_bw="77">
<![CDATA[
bb70:8  %mul_i1 = mul i77 %sext_i62_cast, 350093254616  ; <i77> [#uses=2]

]]></node>
<StgValue><ssdm name="mul_i1"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="125" st_id="17" stage="3" lat="5">
<core>Mul5S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="77" op_0_bw="77" op_1_bw="77">
<![CDATA[
bb70:8  %mul_i1 = mul i77 %sext_i62_cast, 350093254616  ; <i77> [#uses=2]

]]></node>
<StgValue><ssdm name="mul_i1"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="126" st_id="18" stage="2" lat="5">
<core>Mul5S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="77" op_0_bw="77" op_1_bw="77">
<![CDATA[
bb70:8  %mul_i1 = mul i77 %sext_i62_cast, 350093254616  ; <i77> [#uses=2]

]]></node>
<StgValue><ssdm name="mul_i1"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="127" st_id="19" stage="1" lat="5">
<core>Mul5S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="77" op_0_bw="77" op_1_bw="77">
<![CDATA[
bb70:8  %mul_i1 = mul i77 %sext_i62_cast, 350093254616  ; <i77> [#uses=2]

]]></node>
<StgValue><ssdm name="mul_i1"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="128" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_131" val="1"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="77" op_0_bw="77" op_1_bw="77">
<![CDATA[
bb70:9  %neg_mul_i1 = sub i77 0, %mul_i1                ; <i77> [#uses=1]

]]></node>
<StgValue><ssdm name="neg_mul_i1"/></StgValue>
</operation>

<operation id="129" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="77" op_0_bw="1" op_1_bw="77" op_2_bw="77">
<![CDATA[
bb70:11  %sel_i1 = select i1 %tmp_131, i77 %neg_mul_i1, i77 %mul_i1 ; <i77> [#uses=1]

]]></node>
<StgValue><ssdm name="sel_i1"/></StgValue>
</operation>

<operation id="130" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="71" bw="30" op_0_bw="30" op_1_bw="77" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb70:12  %tmp_132 = call i30 @_ssdm_op_PartSelect.i30.i77.i32.i32(i77 %sel_i1, i32 47, i32 76) ; <i30> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="131" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="72" bw="31" op_0_bw="30">
<![CDATA[
bb70:13  %trunc_i1_cast = sext i30 %tmp_132 to i31       ; <i31> [#uses=2]

]]></node>
<StgValue><ssdm name="trunc_i1_cast"/></StgValue>
</operation>

<operation id="132" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_131" val="1"/>
</and_exp></or_exp>
</condition>

<node id="73" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
bb70:14  %neg_ti_i1 = sub i31 0, %trunc_i1_cast          ; <i31> [#uses=1]

]]></node>
<StgValue><ssdm name="neg_ti_i1"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="133" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="74" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
bb70:15  %tmp_i2 = select i1 %tmp_131, i31 %neg_ti_i1, i31 %trunc_i1_cast ; <i31> [#uses=3]

]]></node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>

<operation id="134" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="25" op_0_bw="25" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb70:16  %tmp_133 = call i25 @_ssdm_op_PartSelect.i25.i31.i32.i32(i31 %tmp_i2, i32 6, i32 30) ; <i25> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="135" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="76" bw="32" op_0_bw="25">
<![CDATA[
bb70:17  %tmp_i2_111 = sext i25 %tmp_133 to i32          ; <i32> [#uses=3]

]]></node>
<StgValue><ssdm name="tmp_i2_111"/></StgValue>
</operation>

<operation id="136" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="77" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
bb70:18  %tmp_134 = call i1 @_ssdm_op_BitSelect.i1.i31.i32(i31 %tmp_i2, i32 30) ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="137" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="78" bw="6" op_0_bw="31">
<![CDATA[
bb70:19  %tmp_135 = trunc i31 %tmp_i2 to i6              ; <i6> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="138" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb70:20  %ret_V_1_i1 = add i32 %tmp_i2_111, 1            ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="ret_V_1_i1"/></StgValue>
</operation>

<operation id="139" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb70:21  %tmp_1_i1 = icmp eq i6 %tmp_135, 0              ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_1_i1"/></StgValue>
</operation>

<operation id="140" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb70:22  %p_i1 = select i1 %tmp_1_i1, i32 %tmp_i2_111, i32 %ret_V_1_i1 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="p_i1"/></StgValue>
</operation>

<operation id="141" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="82" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb70:23  %result_1 = select i1 %tmp_134, i32 %p_i1, i32 %tmp_i2_111 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="result_1"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="142" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb70:24  %tmp_136 = shl i32 %result_1, 6                 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="143" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="84" bw="38" op_0_bw="32">
<![CDATA[
bb70:25  %tmp_67 = sext i32 %tmp_136 to i38              ; <i38> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="144" st_id="22" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="85" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
bb70:26  %rhs_V3_i83_cast = mul i38 %tmp_67, 402         ; <i38> [#uses=1]

]]></node>
<StgValue><ssdm name="rhs_V3_i83_cast"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="145" st_id="23" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="85" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
bb70:26  %rhs_V3_i83_cast = mul i38 %tmp_67, 402         ; <i38> [#uses=1]

]]></node>
<StgValue><ssdm name="rhs_V3_i83_cast"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="146" st_id="24" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="85" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
bb70:26  %rhs_V3_i83_cast = mul i38 %tmp_67, 402         ; <i38> [#uses=1]

]]></node>
<StgValue><ssdm name="rhs_V3_i83_cast"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="147" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="86" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
bb70:27  %r_V_147 = sub i38 %t_V_63, %rhs_V3_i83_cast    ; <i38> [#uses=3]

]]></node>
<StgValue><ssdm name="r_V_147"/></StgValue>
</operation>

<operation id="148" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="87" bw="32" op_0_bw="32" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb70:28  %real_angle_V = call i32 @_ssdm_op_PartSelect.i32.i38.i32.i32(i38 %r_V_147, i32 6, i32 37) ; <i32> [#uses=3]

]]></node>
<StgValue><ssdm name="real_angle_V"/></StgValue>
</operation>

<operation id="149" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="88" bw="31" op_0_bw="31" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb70:29  %agg_result_V_i86_cast1 = call i31 @_ssdm_op_PartSelect.i31.i38.i32.i32(i38 %r_V_147, i32 6, i32 36) ; <i31> [#uses=2]

]]></node>
<StgValue><ssdm name="agg_result_V_i86_cast1"/></StgValue>
</operation>

<operation id="150" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="89" bw="7" op_0_bw="7" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb70:30  %agg_result_V_i86_cast = call i7 @_ssdm_op_PartSelect.i7.i38.i32.i32(i38 %r_V_147, i32 6, i32 12) ; <i7> [#uses=1]

]]></node>
<StgValue><ssdm name="agg_result_V_i86_cast"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="151" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb70:31  %tmp_i = icmp slt i32 %real_angle_V, 100        ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="152" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb70:32  br i1 %tmp_i, label %bb.i, label %bb1.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="153" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:0  %tmp_i_112 = icmp slt i32 %real_angle_V, 201    ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_i_112"/></StgValue>
</operation>

<operation id="154" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb1.i:1  br i1 %tmp_i_112, label %bb2.i, label %ap_fixed_base.exit.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="155" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_112" val="0"/>
</and_exp></or_exp>
</condition>

<node id="96" bw="37" op_0_bw="37" op_1_bw="31" op_2_bw="6">
<![CDATA[
ap_fixed_base.exit.i:0  %lhs_V_64 = call i37 @_ssdm_op_BitConcatenate.i37.i31.i6(i31 %agg_result_V_i86_cast1, i6 0) ; <i37> [#uses=2]

]]></node>
<StgValue><ssdm name="lhs_V_64"/></StgValue>
</operation>

<operation id="156" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_112" val="0"/>
</and_exp></or_exp>
</condition>

<node id="97" bw="1" op_0_bw="37" op_1_bw="37">
<![CDATA[
ap_fixed_base.exit.i:1  %tmp_61_i = icmp ult i37 %lhs_V_64, 19296       ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_61_i"/></StgValue>
</operation>

<operation id="157" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_112" val="0"/>
</and_exp></or_exp>
</condition>

<node id="98" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
ap_fixed_base.exit.i:2  br i1 %tmp_61_i, label %bb8.i, label %ap_fixed_base.exit179.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="158" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_112" val="0"/>
<literal name="tmp_61_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="100" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
ap_fixed_base.exit179.i:0  %r_V_148 = add i37 %lhs_V_64, -19296            ; <i37> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_148"/></StgValue>
</operation>

<operation id="159" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_112" val="0"/>
<literal name="tmp_61_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="31" op_0_bw="31" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
ap_fixed_base.exit179.i:1  %tmp_137 = call i31 @_ssdm_op_PartSelect.i31.i37.i32.i32(i37 %r_V_148, i32 6, i32 36) ; <i31> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="160" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_112" val="0"/>
<literal name="tmp_61_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="102" bw="32" op_0_bw="31">
<![CDATA[
ap_fixed_base.exit179.i:2  %this_addr_i12_0_0_i = zext i31 %tmp_137 to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="this_addr_i12_0_0_i"/></StgValue>
</operation>

<operation id="161" st_id="26" stage="18" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_112" val="0"/>
<literal name="tmp_61_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="103" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
ap_fixed_base.exit179.i:3  %cordic_ret14_i = call fastcc %cordic_ret @cordic(i32 %this_addr_i12_0_0_i) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret14_i"/></StgValue>
</operation>

<operation id="162" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_112" val="0"/>
<literal name="tmp_61_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="109" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
bb8.i:0  %r_V_68_i = add i31 %agg_result_V_i86_cast1, -201 ; <i31> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_68_i"/></StgValue>
</operation>

<operation id="163" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_112" val="0"/>
<literal name="tmp_61_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="110" bw="32" op_0_bw="31">
<![CDATA[
bb8.i:1  %r_V_68_i_cast = zext i31 %r_V_68_i to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_68_i_cast"/></StgValue>
</operation>

<operation id="164" st_id="26" stage="18" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_112" val="0"/>
<literal name="tmp_61_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb8.i:2  %cordic_ret17_i = call fastcc %cordic_ret @cordic(i32 %r_V_68_i_cast) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret17_i"/></StgValue>
</operation>

<operation id="165" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_112" val="1"/>
</and_exp></or_exp>
</condition>

<node id="118" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
bb2.i:0  %r_V_i = add i7 %agg_result_V_i86_cast, 28      ; <i7> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_i"/></StgValue>
</operation>

<operation id="166" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_112" val="1"/>
</and_exp></or_exp>
</condition>

<node id="119" bw="32" op_0_bw="7">
<![CDATA[
bb2.i:1  %r_V_i_cast = zext i7 %r_V_i to i32             ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_i_cast"/></StgValue>
</operation>

<operation id="167" st_id="26" stage="18" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_112" val="1"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb2.i:2  %cordic_ret20_i = call fastcc %cordic_ret @cordic(i32 %r_V_i_cast) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret20_i"/></StgValue>
</operation>

<operation id="168" st_id="26" stage="18" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb.i:0  %cordic_ret_i = call fastcc %cordic_ret @cordic(i32 %real_angle_V) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret_i"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="169" st_id="27" stage="17" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_112" val="0"/>
<literal name="tmp_61_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="103" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
ap_fixed_base.exit179.i:3  %cordic_ret14_i = call fastcc %cordic_ret @cordic(i32 %this_addr_i12_0_0_i) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret14_i"/></StgValue>
</operation>

<operation id="170" st_id="27" stage="17" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_112" val="0"/>
<literal name="tmp_61_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb8.i:2  %cordic_ret17_i = call fastcc %cordic_ret @cordic(i32 %r_V_68_i_cast) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret17_i"/></StgValue>
</operation>

<operation id="171" st_id="27" stage="17" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_112" val="1"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb2.i:2  %cordic_ret20_i = call fastcc %cordic_ret @cordic(i32 %r_V_i_cast) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret20_i"/></StgValue>
</operation>

<operation id="172" st_id="27" stage="17" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb.i:0  %cordic_ret_i = call fastcc %cordic_ret @cordic(i32 %real_angle_V) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret_i"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="173" st_id="28" stage="16" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_112" val="0"/>
<literal name="tmp_61_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="103" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
ap_fixed_base.exit179.i:3  %cordic_ret14_i = call fastcc %cordic_ret @cordic(i32 %this_addr_i12_0_0_i) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret14_i"/></StgValue>
</operation>

<operation id="174" st_id="28" stage="16" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_112" val="0"/>
<literal name="tmp_61_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb8.i:2  %cordic_ret17_i = call fastcc %cordic_ret @cordic(i32 %r_V_68_i_cast) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret17_i"/></StgValue>
</operation>

<operation id="175" st_id="28" stage="16" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_112" val="1"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb2.i:2  %cordic_ret20_i = call fastcc %cordic_ret @cordic(i32 %r_V_i_cast) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret20_i"/></StgValue>
</operation>

<operation id="176" st_id="28" stage="16" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb.i:0  %cordic_ret_i = call fastcc %cordic_ret @cordic(i32 %real_angle_V) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret_i"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="177" st_id="29" stage="15" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_112" val="0"/>
<literal name="tmp_61_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="103" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
ap_fixed_base.exit179.i:3  %cordic_ret14_i = call fastcc %cordic_ret @cordic(i32 %this_addr_i12_0_0_i) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret14_i"/></StgValue>
</operation>

<operation id="178" st_id="29" stage="15" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_112" val="0"/>
<literal name="tmp_61_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb8.i:2  %cordic_ret17_i = call fastcc %cordic_ret @cordic(i32 %r_V_68_i_cast) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret17_i"/></StgValue>
</operation>

<operation id="179" st_id="29" stage="15" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_112" val="1"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb2.i:2  %cordic_ret20_i = call fastcc %cordic_ret @cordic(i32 %r_V_i_cast) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret20_i"/></StgValue>
</operation>

<operation id="180" st_id="29" stage="15" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb.i:0  %cordic_ret_i = call fastcc %cordic_ret @cordic(i32 %real_angle_V) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret_i"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="181" st_id="30" stage="14" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_112" val="0"/>
<literal name="tmp_61_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="103" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
ap_fixed_base.exit179.i:3  %cordic_ret14_i = call fastcc %cordic_ret @cordic(i32 %this_addr_i12_0_0_i) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret14_i"/></StgValue>
</operation>

<operation id="182" st_id="30" stage="14" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_112" val="0"/>
<literal name="tmp_61_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb8.i:2  %cordic_ret17_i = call fastcc %cordic_ret @cordic(i32 %r_V_68_i_cast) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret17_i"/></StgValue>
</operation>

<operation id="183" st_id="30" stage="14" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_112" val="1"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb2.i:2  %cordic_ret20_i = call fastcc %cordic_ret @cordic(i32 %r_V_i_cast) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret20_i"/></StgValue>
</operation>

<operation id="184" st_id="30" stage="14" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb.i:0  %cordic_ret_i = call fastcc %cordic_ret @cordic(i32 %real_angle_V) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret_i"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="185" st_id="31" stage="13" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_112" val="0"/>
<literal name="tmp_61_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="103" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
ap_fixed_base.exit179.i:3  %cordic_ret14_i = call fastcc %cordic_ret @cordic(i32 %this_addr_i12_0_0_i) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret14_i"/></StgValue>
</operation>

<operation id="186" st_id="31" stage="13" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_112" val="0"/>
<literal name="tmp_61_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb8.i:2  %cordic_ret17_i = call fastcc %cordic_ret @cordic(i32 %r_V_68_i_cast) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret17_i"/></StgValue>
</operation>

<operation id="187" st_id="31" stage="13" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_112" val="1"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb2.i:2  %cordic_ret20_i = call fastcc %cordic_ret @cordic(i32 %r_V_i_cast) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret20_i"/></StgValue>
</operation>

<operation id="188" st_id="31" stage="13" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb.i:0  %cordic_ret_i = call fastcc %cordic_ret @cordic(i32 %real_angle_V) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret_i"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="189" st_id="32" stage="12" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_112" val="0"/>
<literal name="tmp_61_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="103" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
ap_fixed_base.exit179.i:3  %cordic_ret14_i = call fastcc %cordic_ret @cordic(i32 %this_addr_i12_0_0_i) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret14_i"/></StgValue>
</operation>

<operation id="190" st_id="32" stage="12" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_112" val="0"/>
<literal name="tmp_61_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb8.i:2  %cordic_ret17_i = call fastcc %cordic_ret @cordic(i32 %r_V_68_i_cast) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret17_i"/></StgValue>
</operation>

<operation id="191" st_id="32" stage="12" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_112" val="1"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb2.i:2  %cordic_ret20_i = call fastcc %cordic_ret @cordic(i32 %r_V_i_cast) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret20_i"/></StgValue>
</operation>

<operation id="192" st_id="32" stage="12" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb.i:0  %cordic_ret_i = call fastcc %cordic_ret @cordic(i32 %real_angle_V) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret_i"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="193" st_id="33" stage="11" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_112" val="0"/>
<literal name="tmp_61_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="103" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
ap_fixed_base.exit179.i:3  %cordic_ret14_i = call fastcc %cordic_ret @cordic(i32 %this_addr_i12_0_0_i) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret14_i"/></StgValue>
</operation>

<operation id="194" st_id="33" stage="11" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_112" val="0"/>
<literal name="tmp_61_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb8.i:2  %cordic_ret17_i = call fastcc %cordic_ret @cordic(i32 %r_V_68_i_cast) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret17_i"/></StgValue>
</operation>

<operation id="195" st_id="33" stage="11" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_112" val="1"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb2.i:2  %cordic_ret20_i = call fastcc %cordic_ret @cordic(i32 %r_V_i_cast) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret20_i"/></StgValue>
</operation>

<operation id="196" st_id="33" stage="11" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb.i:0  %cordic_ret_i = call fastcc %cordic_ret @cordic(i32 %real_angle_V) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret_i"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="197" st_id="34" stage="10" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_112" val="0"/>
<literal name="tmp_61_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="103" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
ap_fixed_base.exit179.i:3  %cordic_ret14_i = call fastcc %cordic_ret @cordic(i32 %this_addr_i12_0_0_i) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret14_i"/></StgValue>
</operation>

<operation id="198" st_id="34" stage="10" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_112" val="0"/>
<literal name="tmp_61_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb8.i:2  %cordic_ret17_i = call fastcc %cordic_ret @cordic(i32 %r_V_68_i_cast) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret17_i"/></StgValue>
</operation>

<operation id="199" st_id="34" stage="10" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_112" val="1"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb2.i:2  %cordic_ret20_i = call fastcc %cordic_ret @cordic(i32 %r_V_i_cast) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret20_i"/></StgValue>
</operation>

<operation id="200" st_id="34" stage="10" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb.i:0  %cordic_ret_i = call fastcc %cordic_ret @cordic(i32 %real_angle_V) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret_i"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="201" st_id="35" stage="9" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_112" val="0"/>
<literal name="tmp_61_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="103" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
ap_fixed_base.exit179.i:3  %cordic_ret14_i = call fastcc %cordic_ret @cordic(i32 %this_addr_i12_0_0_i) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret14_i"/></StgValue>
</operation>

<operation id="202" st_id="35" stage="9" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_112" val="0"/>
<literal name="tmp_61_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb8.i:2  %cordic_ret17_i = call fastcc %cordic_ret @cordic(i32 %r_V_68_i_cast) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret17_i"/></StgValue>
</operation>

<operation id="203" st_id="35" stage="9" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_112" val="1"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb2.i:2  %cordic_ret20_i = call fastcc %cordic_ret @cordic(i32 %r_V_i_cast) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret20_i"/></StgValue>
</operation>

<operation id="204" st_id="35" stage="9" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb.i:0  %cordic_ret_i = call fastcc %cordic_ret @cordic(i32 %real_angle_V) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret_i"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="205" st_id="36" stage="8" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_112" val="0"/>
<literal name="tmp_61_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="103" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
ap_fixed_base.exit179.i:3  %cordic_ret14_i = call fastcc %cordic_ret @cordic(i32 %this_addr_i12_0_0_i) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret14_i"/></StgValue>
</operation>

<operation id="206" st_id="36" stage="8" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_112" val="0"/>
<literal name="tmp_61_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb8.i:2  %cordic_ret17_i = call fastcc %cordic_ret @cordic(i32 %r_V_68_i_cast) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret17_i"/></StgValue>
</operation>

<operation id="207" st_id="36" stage="8" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_112" val="1"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb2.i:2  %cordic_ret20_i = call fastcc %cordic_ret @cordic(i32 %r_V_i_cast) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret20_i"/></StgValue>
</operation>

<operation id="208" st_id="36" stage="8" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb.i:0  %cordic_ret_i = call fastcc %cordic_ret @cordic(i32 %real_angle_V) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret_i"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="209" st_id="37" stage="7" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_112" val="0"/>
<literal name="tmp_61_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="103" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
ap_fixed_base.exit179.i:3  %cordic_ret14_i = call fastcc %cordic_ret @cordic(i32 %this_addr_i12_0_0_i) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret14_i"/></StgValue>
</operation>

<operation id="210" st_id="37" stage="7" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_112" val="0"/>
<literal name="tmp_61_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb8.i:2  %cordic_ret17_i = call fastcc %cordic_ret @cordic(i32 %r_V_68_i_cast) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret17_i"/></StgValue>
</operation>

<operation id="211" st_id="37" stage="7" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_112" val="1"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb2.i:2  %cordic_ret20_i = call fastcc %cordic_ret @cordic(i32 %r_V_i_cast) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret20_i"/></StgValue>
</operation>

<operation id="212" st_id="37" stage="7" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb.i:0  %cordic_ret_i = call fastcc %cordic_ret @cordic(i32 %real_angle_V) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret_i"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="213" st_id="38" stage="6" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_112" val="0"/>
<literal name="tmp_61_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="103" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
ap_fixed_base.exit179.i:3  %cordic_ret14_i = call fastcc %cordic_ret @cordic(i32 %this_addr_i12_0_0_i) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret14_i"/></StgValue>
</operation>

<operation id="214" st_id="38" stage="6" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_112" val="0"/>
<literal name="tmp_61_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb8.i:2  %cordic_ret17_i = call fastcc %cordic_ret @cordic(i32 %r_V_68_i_cast) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret17_i"/></StgValue>
</operation>

<operation id="215" st_id="38" stage="6" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_112" val="1"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb2.i:2  %cordic_ret20_i = call fastcc %cordic_ret @cordic(i32 %r_V_i_cast) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret20_i"/></StgValue>
</operation>

<operation id="216" st_id="38" stage="6" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb.i:0  %cordic_ret_i = call fastcc %cordic_ret @cordic(i32 %real_angle_V) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret_i"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="217" st_id="39" stage="5" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_112" val="0"/>
<literal name="tmp_61_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="103" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
ap_fixed_base.exit179.i:3  %cordic_ret14_i = call fastcc %cordic_ret @cordic(i32 %this_addr_i12_0_0_i) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret14_i"/></StgValue>
</operation>

<operation id="218" st_id="39" stage="5" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_112" val="0"/>
<literal name="tmp_61_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb8.i:2  %cordic_ret17_i = call fastcc %cordic_ret @cordic(i32 %r_V_68_i_cast) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret17_i"/></StgValue>
</operation>

<operation id="219" st_id="39" stage="5" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_112" val="1"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb2.i:2  %cordic_ret20_i = call fastcc %cordic_ret @cordic(i32 %r_V_i_cast) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret20_i"/></StgValue>
</operation>

<operation id="220" st_id="39" stage="5" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb.i:0  %cordic_ret_i = call fastcc %cordic_ret @cordic(i32 %real_angle_V) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret_i"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="221" st_id="40" stage="4" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_112" val="0"/>
<literal name="tmp_61_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="103" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
ap_fixed_base.exit179.i:3  %cordic_ret14_i = call fastcc %cordic_ret @cordic(i32 %this_addr_i12_0_0_i) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret14_i"/></StgValue>
</operation>

<operation id="222" st_id="40" stage="4" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_112" val="0"/>
<literal name="tmp_61_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb8.i:2  %cordic_ret17_i = call fastcc %cordic_ret @cordic(i32 %r_V_68_i_cast) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret17_i"/></StgValue>
</operation>

<operation id="223" st_id="40" stage="4" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_112" val="1"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb2.i:2  %cordic_ret20_i = call fastcc %cordic_ret @cordic(i32 %r_V_i_cast) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret20_i"/></StgValue>
</operation>

<operation id="224" st_id="40" stage="4" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb.i:0  %cordic_ret_i = call fastcc %cordic_ret @cordic(i32 %real_angle_V) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret_i"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="225" st_id="41" stage="3" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_112" val="0"/>
<literal name="tmp_61_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="103" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
ap_fixed_base.exit179.i:3  %cordic_ret14_i = call fastcc %cordic_ret @cordic(i32 %this_addr_i12_0_0_i) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret14_i"/></StgValue>
</operation>

<operation id="226" st_id="41" stage="3" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_112" val="0"/>
<literal name="tmp_61_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb8.i:2  %cordic_ret17_i = call fastcc %cordic_ret @cordic(i32 %r_V_68_i_cast) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret17_i"/></StgValue>
</operation>

<operation id="227" st_id="41" stage="3" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_112" val="1"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb2.i:2  %cordic_ret20_i = call fastcc %cordic_ret @cordic(i32 %r_V_i_cast) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret20_i"/></StgValue>
</operation>

<operation id="228" st_id="41" stage="3" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb.i:0  %cordic_ret_i = call fastcc %cordic_ret @cordic(i32 %real_angle_V) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret_i"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="229" st_id="42" stage="2" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_112" val="0"/>
<literal name="tmp_61_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="103" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
ap_fixed_base.exit179.i:3  %cordic_ret14_i = call fastcc %cordic_ret @cordic(i32 %this_addr_i12_0_0_i) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret14_i"/></StgValue>
</operation>

<operation id="230" st_id="42" stage="2" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_112" val="0"/>
<literal name="tmp_61_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb8.i:2  %cordic_ret17_i = call fastcc %cordic_ret @cordic(i32 %r_V_68_i_cast) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret17_i"/></StgValue>
</operation>

<operation id="231" st_id="42" stage="2" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_112" val="1"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb2.i:2  %cordic_ret20_i = call fastcc %cordic_ret @cordic(i32 %r_V_i_cast) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret20_i"/></StgValue>
</operation>

<operation id="232" st_id="42" stage="2" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb.i:0  %cordic_ret_i = call fastcc %cordic_ret @cordic(i32 %real_angle_V) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret_i"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="233" st_id="43" stage="1" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_112" val="0"/>
<literal name="tmp_61_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="103" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
ap_fixed_base.exit179.i:3  %cordic_ret14_i = call fastcc %cordic_ret @cordic(i32 %this_addr_i12_0_0_i) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret14_i"/></StgValue>
</operation>

<operation id="234" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_112" val="0"/>
<literal name="tmp_61_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="32" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit179.i:4  %sin_value_V_3 = extractvalue %cordic_ret %cordic_ret14_i, 0 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="sin_value_V_3"/></StgValue>
</operation>

<operation id="235" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_112" val="0"/>
<literal name="tmp_61_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="105" bw="32" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit179.i:5  %cos_value_V_5 = extractvalue %cordic_ret %cordic_ret14_i, 1 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="cos_value_V_5"/></StgValue>
</operation>

<operation id="236" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_112" val="0"/>
<literal name="tmp_61_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base.exit179.i:6  %ssdm_int_32_true_V_write_assign_6 = sub i32 0, %cos_value_V_5 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="ssdm_int_32_true_V_write_assign_6"/></StgValue>
</operation>

<operation id="237" st_id="43" stage="1" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_112" val="0"/>
<literal name="tmp_61_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb8.i:2  %cordic_ret17_i = call fastcc %cordic_ret @cordic(i32 %r_V_68_i_cast) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret17_i"/></StgValue>
</operation>

<operation id="238" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_112" val="0"/>
<literal name="tmp_61_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="112" bw="32" op_0_bw="64">
<![CDATA[
bb8.i:3  %sin_value_V_5 = extractvalue %cordic_ret %cordic_ret17_i, 0 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="sin_value_V_5"/></StgValue>
</operation>

<operation id="239" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_112" val="0"/>
<literal name="tmp_61_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="113" bw="32" op_0_bw="64">
<![CDATA[
bb8.i:4  %cos_value_V_4 = extractvalue %cordic_ret %cordic_ret17_i, 1 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="cos_value_V_4"/></StgValue>
</operation>

<operation id="240" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_112" val="0"/>
<literal name="tmp_61_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.i:5  %ssdm_int_32_true_V_write_assign_5 = sub i32 0, %cos_value_V_4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="ssdm_int_32_true_V_write_assign_5"/></StgValue>
</operation>

<operation id="241" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_112" val="0"/>
<literal name="tmp_61_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.i:6  %ssdm_int_32_true_V_write_assign_4 = sub i32 0, %sin_value_V_5 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="ssdm_int_32_true_V_write_assign_4"/></StgValue>
</operation>

<operation id="242" st_id="43" stage="1" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_112" val="1"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb2.i:2  %cordic_ret20_i = call fastcc %cordic_ret @cordic(i32 %r_V_i_cast) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret20_i"/></StgValue>
</operation>

<operation id="243" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_112" val="1"/>
</and_exp></or_exp>
</condition>

<node id="121" bw="32" op_0_bw="64">
<![CDATA[
bb2.i:3  %sin_value_V_4 = extractvalue %cordic_ret %cordic_ret20_i, 0 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="sin_value_V_4"/></StgValue>
</operation>

<operation id="244" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_112" val="1"/>
</and_exp></or_exp>
</condition>

<node id="122" bw="32" op_0_bw="64">
<![CDATA[
bb2.i:4  %cos_value_V_1 = extractvalue %cordic_ret %cordic_ret20_i, 1 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="cos_value_V_1"/></StgValue>
</operation>

<operation id="245" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_112" val="1"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb2.i:5  %ssdm_int_32_true_V_write_assign_3 = sub i32 0, %sin_value_V_4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="ssdm_int_32_true_V_write_assign_3"/></StgValue>
</operation>

<operation id="246" st_id="43" stage="1" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb.i:0  %cordic_ret_i = call fastcc %cordic_ret @cordic(i32 %real_angle_V) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret_i"/></StgValue>
</operation>

<operation id="247" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="127" bw="32" op_0_bw="64">
<![CDATA[
bb.i:1  %ssdm_int_32_true_V_write_assign = extractvalue %cordic_ret %cordic_ret_i, 0 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="ssdm_int_32_true_V_write_assign"/></StgValue>
</operation>

<operation id="248" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="128" bw="32" op_0_bw="64">
<![CDATA[
bb.i:2  %ssdm_int_32_true_V_write_assign_1 = extractvalue %cordic_ret %cordic_ret_i, 1 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="ssdm_int_32_true_V_write_assign_1"/></StgValue>
</operation>

<operation id="249" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="129" bw="0" op_0_bw="0">
<![CDATA[
bb.i:3  br label %cordic_sin_cos.exit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="250" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="133" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
cordic_sin_cos.exit:2  %amplitude_V_addr = getelementptr [1024 x i32]* %amplitude_V, i64 0, i64 %tmp_4 ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="amplitude_V_addr"/></StgValue>
</operation>

<operation id="251" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="134" bw="32" op_0_bw="10">
<![CDATA[
cordic_sin_cos.exit:3  %amplitude_V_load = load i32* %amplitude_V_addr, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="amplitude_V_load"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="252" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_112" val="0"/>
<literal name="tmp_61_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="107" bw="0" op_0_bw="0">
<![CDATA[
ap_fixed_base.exit179.i:7  br label %cordic_sin_cos.exit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="253" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_112" val="0"/>
<literal name="tmp_61_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="116" bw="0" op_0_bw="0">
<![CDATA[
bb8.i:7  br label %cordic_sin_cos.exit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="254" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_112" val="1"/>
</and_exp></or_exp>
</condition>

<node id="124" bw="0" op_0_bw="0">
<![CDATA[
bb2.i:6  br label %cordic_sin_cos.exit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="255" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="131" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
cordic_sin_cos.exit:0  %sin_value_V = phi i32 [ %ssdm_int_32_true_V_write_assign_6, %ap_fixed_base.exit179.i ], [ %ssdm_int_32_true_V_write_assign_4, %bb8.i ], [ %cos_value_V_1, %bb2.i ], [ %ssdm_int_32_true_V_write_assign, %bb.i ] ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="sin_value_V"/></StgValue>
</operation>

<operation id="256" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="132" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
cordic_sin_cos.exit:1  %cos_value_V = phi i32 [ %sin_value_V_3, %ap_fixed_base.exit179.i ], [ %ssdm_int_32_true_V_write_assign_5, %bb8.i ], [ %ssdm_int_32_true_V_write_assign_3, %bb2.i ], [ %ssdm_int_32_true_V_write_assign_1, %bb.i ] ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="cos_value_V"/></StgValue>
</operation>

<operation id="257" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="134" bw="32" op_0_bw="10">
<![CDATA[
cordic_sin_cos.exit:3  %amplitude_V_load = load i32* %amplitude_V_addr, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="amplitude_V_load"/></StgValue>
</operation>

<operation id="258" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="135" bw="38" op_0_bw="32">
<![CDATA[
cordic_sin_cos.exit:4  %OP1_V_cast = sext i32 %amplitude_V_load to i38 ; <i38> [#uses=2]

]]></node>
<StgValue><ssdm name="OP1_V_cast"/></StgValue>
</operation>

<operation id="259" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="136" bw="38" op_0_bw="32">
<![CDATA[
cordic_sin_cos.exit:5  %OP2_V_cast = sext i32 %cos_value_V to i38      ; <i38> [#uses=1]

]]></node>
<StgValue><ssdm name="OP2_V_cast"/></StgValue>
</operation>

<operation id="260" st_id="44" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="137" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
cordic_sin_cos.exit:6  %r_V_149 = mul i38 %OP2_V_cast, %OP1_V_cast     ; <i38> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_149"/></StgValue>
</operation>

<operation id="261" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="141" bw="38" op_0_bw="32">
<![CDATA[
cordic_sin_cos.exit:10  %OP2_V_1_cast = sext i32 %sin_value_V to i38    ; <i38> [#uses=1]

]]></node>
<StgValue><ssdm name="OP2_V_1_cast"/></StgValue>
</operation>

<operation id="262" st_id="44" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="142" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
cordic_sin_cos.exit:11  %r_V_150 = mul i38 %OP2_V_1_cast, %OP1_V_cast   ; <i38> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_150"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="263" st_id="45" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="137" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
cordic_sin_cos.exit:6  %r_V_149 = mul i38 %OP2_V_cast, %OP1_V_cast     ; <i38> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_149"/></StgValue>
</operation>

<operation id="264" st_id="45" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="142" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
cordic_sin_cos.exit:11  %r_V_150 = mul i38 %OP2_V_1_cast, %OP1_V_cast   ; <i38> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_150"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="265" st_id="46" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="137" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
cordic_sin_cos.exit:6  %r_V_149 = mul i38 %OP2_V_cast, %OP1_V_cast     ; <i38> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_149"/></StgValue>
</operation>

<operation id="266" st_id="46" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="142" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
cordic_sin_cos.exit:11  %r_V_150 = mul i38 %OP2_V_1_cast, %OP1_V_cast   ; <i38> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_150"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="267" st_id="47" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="137" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
cordic_sin_cos.exit:6  %r_V_149 = mul i38 %OP2_V_cast, %OP1_V_cast     ; <i38> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_149"/></StgValue>
</operation>

<operation id="268" st_id="47" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="142" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
cordic_sin_cos.exit:11  %r_V_150 = mul i38 %OP2_V_1_cast, %OP1_V_cast   ; <i38> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_150"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="269" st_id="48" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="137" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
cordic_sin_cos.exit:6  %r_V_149 = mul i38 %OP2_V_cast, %OP1_V_cast     ; <i38> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_149"/></StgValue>
</operation>

<operation id="270" st_id="48" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="142" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
cordic_sin_cos.exit:11  %r_V_150 = mul i38 %OP2_V_1_cast, %OP1_V_cast   ; <i38> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_150"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="271" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb70:0  %empty_110 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024) nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_110"/></StgValue>
</operation>

<operation id="272" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
bb70:1  %tmp_66 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="273" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="8">
<![CDATA[
bb70:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="274" st_id="49" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="137" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
cordic_sin_cos.exit:6  %r_V_149 = mul i38 %OP2_V_cast, %OP1_V_cast     ; <i38> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_149"/></StgValue>
</operation>

<operation id="275" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="138" bw="32" op_0_bw="32" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
cordic_sin_cos.exit:7  %tmp_7 = call i32 @_ssdm_op_PartSelect.i32.i38.i32.i32(i38 %r_V_149, i32 6, i32 37) ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="276" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="139" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
cordic_sin_cos.exit:8  %real_V_addr_1 = getelementptr [1024 x i32]* %real_V, i64 0, i64 %tmp_4 ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="real_V_addr_1"/></StgValue>
</operation>

<operation id="277" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="140" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
cordic_sin_cos.exit:9  store i32 %tmp_7, i32* %real_V_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="278" st_id="49" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="142" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
cordic_sin_cos.exit:11  %r_V_150 = mul i38 %OP2_V_1_cast, %OP1_V_cast   ; <i38> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_150"/></StgValue>
</operation>

<operation id="279" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="32" op_0_bw="32" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
cordic_sin_cos.exit:12  %tmp_10 = call i32 @_ssdm_op_PartSelect.i32.i38.i32.i32(i38 %r_V_150, i32 6, i32 37) ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="280" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="144" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
cordic_sin_cos.exit:13  %imag_V_addr = getelementptr [1024 x i32]* %imag_V, i64 0, i64 %tmp_4 ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="imag_V_addr"/></StgValue>
</operation>

<operation id="281" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
cordic_sin_cos.exit:14  store i32 %tmp_10, i32* %imag_V_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="282" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="146" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
cordic_sin_cos.exit:15  %empty_113 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_66) nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_113"/></StgValue>
</operation>

<operation id="283" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="147" bw="0" op_0_bw="0">
<![CDATA[
cordic_sin_cos.exit:16  br label %bb77

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="284" st_id="50" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="149" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb78:0  call fastcc void @IFFT([1024 x i32]* %real_V, [1024 x i32]* %imag_V)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="285" st_id="51" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="149" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb78:0  call fastcc void @IFFT([1024 x i32]* %real_V, [1024 x i32]* %imag_V)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="286" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="150" bw="0" op_0_bw="0">
<![CDATA[
bb78:1  br label %bb83

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="287" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="152" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
bb83:0  %m = phi i11 [ 0, %bb78 ], [ %m_1, %bb80 ]      ; <i11> [#uses=3]

]]></node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="288" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="153" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb83:1  %exitcond5 = icmp eq i11 %m, -1024              ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="exitcond5"/></StgValue>
</operation>

<operation id="289" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="154" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb83:2  %m_1 = add i11 %m, 1                            ; <i11> [#uses=1]

]]></node>
<StgValue><ssdm name="m_1"/></StgValue>
</operation>

<operation id="290" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb83:3  br i1 %exitcond5, label %return, label %bb80

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="291" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="160" bw="64" op_0_bw="11">
<![CDATA[
bb80:3  %tmp = zext i11 %m to i64                       ; <i64> [#uses=3]

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="292" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="161" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb80:4  %real_V_addr = getelementptr [1024 x i32]* %real_V, i64 0, i64 %tmp ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="real_V_addr"/></StgValue>
</operation>

<operation id="293" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="162" bw="32" op_0_bw="10">
<![CDATA[
bb80:5  %real_V_load = load i32* %real_V_addr, align 4  ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="real_V_load"/></StgValue>
</operation>

<operation id="294" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="164" bw="10" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb80:7  %wn_V_addr = getelementptr [1024 x i6]* @wn_V, i64 0, i64 %tmp ; <i6*> [#uses=1]

]]></node>
<StgValue><ssdm name="wn_V_addr"/></StgValue>
</operation>

<operation id="295" st_id="52" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="165" bw="6" op_0_bw="10">
<![CDATA[
bb80:8  %wn_V_load = load i6* %wn_V_addr                ; <i6> [#uses=1]

]]></node>
<StgValue><ssdm name="wn_V_load"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="296" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="162" bw="32" op_0_bw="10">
<![CDATA[
bb80:5  %real_V_load = load i32* %real_V_addr, align 4  ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="real_V_load"/></StgValue>
</operation>

<operation id="297" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="163" bw="38" op_0_bw="32">
<![CDATA[
bb80:6  %OP1_V_1_cast = sext i32 %real_V_load to i38    ; <i38> [#uses=1]

]]></node>
<StgValue><ssdm name="OP1_V_1_cast"/></StgValue>
</operation>

<operation id="298" st_id="53" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="165" bw="6" op_0_bw="10">
<![CDATA[
bb80:8  %wn_V_load = load i6* %wn_V_addr                ; <i6> [#uses=1]

]]></node>
<StgValue><ssdm name="wn_V_load"/></StgValue>
</operation>

<operation id="299" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="38" op_0_bw="6">
<![CDATA[
bb80:9  %OP2_V_3_cast = zext i6 %wn_V_load to i38       ; <i38> [#uses=1]

]]></node>
<StgValue><ssdm name="OP2_V_3_cast"/></StgValue>
</operation>

<operation id="300" st_id="53" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="167" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
bb80:10  %r_V = mul i38 %OP2_V_3_cast, %OP1_V_1_cast     ; <i38> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="301" st_id="54" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="167" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
bb80:10  %r_V = mul i38 %OP2_V_3_cast, %OP1_V_1_cast     ; <i38> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="302" st_id="55" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="167" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
bb80:10  %r_V = mul i38 %OP2_V_3_cast, %OP1_V_1_cast     ; <i38> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="303" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="44" op_0_bw="38">
<![CDATA[
bb80:11  %OP1_V_2_cast = sext i38 %r_V to i44            ; <i44> [#uses=1]

]]></node>
<StgValue><ssdm name="OP1_V_2_cast"/></StgValue>
</operation>

<operation id="304" st_id="56" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
bb80:12  %r_V_151 = mul i44 %OP1_V_2_cast, 45            ; <i44> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_151"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="305" st_id="57" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
bb80:12  %r_V_151 = mul i44 %OP1_V_2_cast, 45            ; <i44> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_151"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="306" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb80:0  %empty_114 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024) nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_114"/></StgValue>
</operation>

<operation id="307" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="158" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
bb80:1  %tmp_68 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3) nounwind ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="308" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="159" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="8">
<![CDATA[
bb80:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="309" st_id="58" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
bb80:12  %r_V_151 = mul i44 %OP1_V_2_cast, 45            ; <i44> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_151"/></StgValue>
</operation>

<operation id="310" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="170" bw="32" op_0_bw="32" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb80:13  %tmp_12 = call i32 @_ssdm_op_PartSelect.i32.i44.i32.i32(i44 %r_V_151, i32 12, i32 43) ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="311" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="171" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb80:14  %output_array_V_addr = getelementptr [1024 x i32]* @output_array_V, i64 0, i64 %tmp ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="output_array_V_addr"/></StgValue>
</operation>

<operation id="312" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="172" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
bb80:15  store i32 %tmp_12, i32* %output_array_V_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="313" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
bb80:16  %empty_115 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_68) nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_115"/></StgValue>
</operation>

<operation id="314" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="174" bw="0" op_0_bw="0">
<![CDATA[
bb80:17  br label %bb83

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="315" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="176" bw="0">
<![CDATA[
return:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
