{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1600951112305 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1600951112309 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 24 15:38:32 2020 " "Processing started: Thu Sep 24 15:38:32 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1600951112309 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600951112309 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ex2 -c ex2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ex2 -c ex2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600951112309 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1600951112742 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1600951112742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex2.v 1 1 " "Found 1 design units, including 1 entities, in source file ex2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex2 " "Found entity 1: ex2" {  } { { "ex2.v" "" { Text "C:/Users/79030/Desktop/FPGA/Week 4/ex2/ex2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600951121217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600951121217 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ex2 " "Elaborating entity \"ex2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1600951121242 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX\[46\] ex2.v(5) " "Output port \"HEX\[46\]\" at ex2.v(5) has no driver" {  } { { "ex2.v" "" { Text "C:/Users/79030/Desktop/FPGA/Week 4/ex2/ex2.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1600951121243 "|ex2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX\[44..43\] ex2.v(5) " "Output port \"HEX\[44..43\]\" at ex2.v(5) has no driver" {  } { { "ex2.v" "" { Text "C:/Users/79030/Desktop/FPGA/Week 4/ex2/ex2.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1600951121243 "|ex2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX\[41..40\] ex2.v(5) " "Output port \"HEX\[41..40\]\" at ex2.v(5) has no driver" {  } { { "ex2.v" "" { Text "C:/Users/79030/Desktop/FPGA/Week 4/ex2/ex2.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1600951121244 "|ex2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX\[37..29\] ex2.v(5) " "Output port \"HEX\[37..29\]\" at ex2.v(5) has no driver" {  } { { "ex2.v" "" { Text "C:/Users/79030/Desktop/FPGA/Week 4/ex2/ex2.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1600951121244 "|ex2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX\[26..25\] ex2.v(5) " "Output port \"HEX\[26..25\]\" at ex2.v(5) has no driver" {  } { { "ex2.v" "" { Text "C:/Users/79030/Desktop/FPGA/Week 4/ex2/ex2.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1600951121244 "|ex2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX\[21..15\] ex2.v(5) " "Output port \"HEX\[21..15\]\" at ex2.v(5) has no driver" {  } { { "ex2.v" "" { Text "C:/Users/79030/Desktop/FPGA/Week 4/ex2/ex2.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1600951121244 "|ex2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX\[13..8\] ex2.v(5) " "Output port \"HEX\[13..8\]\" at ex2.v(5) has no driver" {  } { { "ex2.v" "" { Text "C:/Users/79030/Desktop/FPGA/Week 4/ex2/ex2.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1600951121244 "|ex2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX\[2..0\] ex2.v(5) " "Output port \"HEX\[2..0\]\" at ex2.v(5) has no driver" {  } { { "ex2.v" "" { Text "C:/Users/79030/Desktop/FPGA/Week 4/ex2/ex2.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1600951121244 "|ex2"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[0\] GND " "Pin \"HEX\[0\]\" is stuck at GND" {  } { { "ex2.v" "" { Text "C:/Users/79030/Desktop/FPGA/Week 4/ex2/ex2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600951121536 "|ex2|HEX[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[1\] GND " "Pin \"HEX\[1\]\" is stuck at GND" {  } { { "ex2.v" "" { Text "C:/Users/79030/Desktop/FPGA/Week 4/ex2/ex2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600951121536 "|ex2|HEX[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[2\] GND " "Pin \"HEX\[2\]\" is stuck at GND" {  } { { "ex2.v" "" { Text "C:/Users/79030/Desktop/FPGA/Week 4/ex2/ex2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600951121536 "|ex2|HEX[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[8\] GND " "Pin \"HEX\[8\]\" is stuck at GND" {  } { { "ex2.v" "" { Text "C:/Users/79030/Desktop/FPGA/Week 4/ex2/ex2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600951121536 "|ex2|HEX[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[9\] GND " "Pin \"HEX\[9\]\" is stuck at GND" {  } { { "ex2.v" "" { Text "C:/Users/79030/Desktop/FPGA/Week 4/ex2/ex2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600951121536 "|ex2|HEX[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[10\] GND " "Pin \"HEX\[10\]\" is stuck at GND" {  } { { "ex2.v" "" { Text "C:/Users/79030/Desktop/FPGA/Week 4/ex2/ex2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600951121536 "|ex2|HEX[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[11\] GND " "Pin \"HEX\[11\]\" is stuck at GND" {  } { { "ex2.v" "" { Text "C:/Users/79030/Desktop/FPGA/Week 4/ex2/ex2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600951121536 "|ex2|HEX[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[12\] GND " "Pin \"HEX\[12\]\" is stuck at GND" {  } { { "ex2.v" "" { Text "C:/Users/79030/Desktop/FPGA/Week 4/ex2/ex2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600951121536 "|ex2|HEX[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[13\] GND " "Pin \"HEX\[13\]\" is stuck at GND" {  } { { "ex2.v" "" { Text "C:/Users/79030/Desktop/FPGA/Week 4/ex2/ex2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600951121536 "|ex2|HEX[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[15\] GND " "Pin \"HEX\[15\]\" is stuck at GND" {  } { { "ex2.v" "" { Text "C:/Users/79030/Desktop/FPGA/Week 4/ex2/ex2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600951121536 "|ex2|HEX[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[16\] GND " "Pin \"HEX\[16\]\" is stuck at GND" {  } { { "ex2.v" "" { Text "C:/Users/79030/Desktop/FPGA/Week 4/ex2/ex2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600951121536 "|ex2|HEX[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[17\] GND " "Pin \"HEX\[17\]\" is stuck at GND" {  } { { "ex2.v" "" { Text "C:/Users/79030/Desktop/FPGA/Week 4/ex2/ex2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600951121536 "|ex2|HEX[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[18\] GND " "Pin \"HEX\[18\]\" is stuck at GND" {  } { { "ex2.v" "" { Text "C:/Users/79030/Desktop/FPGA/Week 4/ex2/ex2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600951121536 "|ex2|HEX[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[19\] GND " "Pin \"HEX\[19\]\" is stuck at GND" {  } { { "ex2.v" "" { Text "C:/Users/79030/Desktop/FPGA/Week 4/ex2/ex2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600951121536 "|ex2|HEX[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[20\] GND " "Pin \"HEX\[20\]\" is stuck at GND" {  } { { "ex2.v" "" { Text "C:/Users/79030/Desktop/FPGA/Week 4/ex2/ex2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600951121536 "|ex2|HEX[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[21\] GND " "Pin \"HEX\[21\]\" is stuck at GND" {  } { { "ex2.v" "" { Text "C:/Users/79030/Desktop/FPGA/Week 4/ex2/ex2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600951121536 "|ex2|HEX[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[25\] GND " "Pin \"HEX\[25\]\" is stuck at GND" {  } { { "ex2.v" "" { Text "C:/Users/79030/Desktop/FPGA/Week 4/ex2/ex2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600951121536 "|ex2|HEX[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[26\] GND " "Pin \"HEX\[26\]\" is stuck at GND" {  } { { "ex2.v" "" { Text "C:/Users/79030/Desktop/FPGA/Week 4/ex2/ex2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600951121536 "|ex2|HEX[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[29\] GND " "Pin \"HEX\[29\]\" is stuck at GND" {  } { { "ex2.v" "" { Text "C:/Users/79030/Desktop/FPGA/Week 4/ex2/ex2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600951121536 "|ex2|HEX[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[30\] GND " "Pin \"HEX\[30\]\" is stuck at GND" {  } { { "ex2.v" "" { Text "C:/Users/79030/Desktop/FPGA/Week 4/ex2/ex2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600951121536 "|ex2|HEX[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[31\] GND " "Pin \"HEX\[31\]\" is stuck at GND" {  } { { "ex2.v" "" { Text "C:/Users/79030/Desktop/FPGA/Week 4/ex2/ex2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600951121536 "|ex2|HEX[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[32\] GND " "Pin \"HEX\[32\]\" is stuck at GND" {  } { { "ex2.v" "" { Text "C:/Users/79030/Desktop/FPGA/Week 4/ex2/ex2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600951121536 "|ex2|HEX[32]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[33\] GND " "Pin \"HEX\[33\]\" is stuck at GND" {  } { { "ex2.v" "" { Text "C:/Users/79030/Desktop/FPGA/Week 4/ex2/ex2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600951121536 "|ex2|HEX[33]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[34\] GND " "Pin \"HEX\[34\]\" is stuck at GND" {  } { { "ex2.v" "" { Text "C:/Users/79030/Desktop/FPGA/Week 4/ex2/ex2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600951121536 "|ex2|HEX[34]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[35\] GND " "Pin \"HEX\[35\]\" is stuck at GND" {  } { { "ex2.v" "" { Text "C:/Users/79030/Desktop/FPGA/Week 4/ex2/ex2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600951121536 "|ex2|HEX[35]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[36\] GND " "Pin \"HEX\[36\]\" is stuck at GND" {  } { { "ex2.v" "" { Text "C:/Users/79030/Desktop/FPGA/Week 4/ex2/ex2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600951121536 "|ex2|HEX[36]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[37\] GND " "Pin \"HEX\[37\]\" is stuck at GND" {  } { { "ex2.v" "" { Text "C:/Users/79030/Desktop/FPGA/Week 4/ex2/ex2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600951121536 "|ex2|HEX[37]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[40\] GND " "Pin \"HEX\[40\]\" is stuck at GND" {  } { { "ex2.v" "" { Text "C:/Users/79030/Desktop/FPGA/Week 4/ex2/ex2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600951121536 "|ex2|HEX[40]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[41\] GND " "Pin \"HEX\[41\]\" is stuck at GND" {  } { { "ex2.v" "" { Text "C:/Users/79030/Desktop/FPGA/Week 4/ex2/ex2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600951121536 "|ex2|HEX[41]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[43\] GND " "Pin \"HEX\[43\]\" is stuck at GND" {  } { { "ex2.v" "" { Text "C:/Users/79030/Desktop/FPGA/Week 4/ex2/ex2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600951121536 "|ex2|HEX[43]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[44\] GND " "Pin \"HEX\[44\]\" is stuck at GND" {  } { { "ex2.v" "" { Text "C:/Users/79030/Desktop/FPGA/Week 4/ex2/ex2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600951121536 "|ex2|HEX[44]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[46\] GND " "Pin \"HEX\[46\]\" is stuck at GND" {  } { { "ex2.v" "" { Text "C:/Users/79030/Desktop/FPGA/Week 4/ex2/ex2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600951121536 "|ex2|HEX[46]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1600951121536 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1600951121669 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600951121669 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "ex2.v" "" { Text "C:/Users/79030/Desktop/FPGA/Week 4/ex2/ex2.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1600951121725 "|ex2|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1600951121725 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "50 " "Implemented 50 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1600951121725 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1600951121725 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1600951121725 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4741 " "Peak virtual memory: 4741 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1600951121757 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 24 15:38:41 2020 " "Processing ended: Thu Sep 24 15:38:41 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1600951121757 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1600951121757 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1600951121757 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1600951121757 ""}
