
---------- Begin Simulation Statistics ----------
final_tick                               2226978294500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 227138                       # Simulator instruction rate (inst/s)
host_mem_usage                                4373488                       # Number of bytes of host memory used
host_op_rate                                   330628                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6603.93                       # Real time elapsed on the host
host_tick_rate                              190141735                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1500000001                       # Number of instructions simulated
sim_ops                                    2183444510                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.255682                       # Number of seconds simulated
sim_ticks                                1255682044000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     12866224                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      25732448                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1704765                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        15862                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      3690456                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1320224                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1704765                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       384541                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         3690620                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS              82                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          229                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          20141624                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         12021126                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        15885                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            3676346                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events      43900634                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts       597106                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts    500000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps      700735521                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples   2511271965                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.279036                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.232862                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   2310822295     92.02%     92.02% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     79570928      3.17%     95.19% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     23094983      0.92%     96.11% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     25588300      1.02%     97.13% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     10020208      0.40%     97.52% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      8923438      0.36%     97.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      3151625      0.13%     98.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      6199554      0.25%     98.25% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     43900634      1.75%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   2511271965                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts          666097691                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            2                       # Number of function calls committed.
system.switch_cpus.commit.int_insts         227365428                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             126270186                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    137738657     19.66%     19.66% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     19.66% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     19.66% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd     93713253     13.37%     33.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     33.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     33.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     33.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     33.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     33.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     33.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     33.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     33.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     33.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu        36864      0.01%     33.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     33.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     33.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     33.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     33.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     33.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     33.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     33.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     33.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     33.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd    169178503     24.14%     57.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     57.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     57.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     57.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv      3302307      0.47%     57.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     57.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult    102560975     14.64%     72.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     72.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     72.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     72.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     72.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     72.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     72.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     72.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     72.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     72.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     72.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      1329902      0.19%     72.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       147460      0.02%     72.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead    124940284     17.83%     90.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite     67787315      9.67%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total    700735520                       # Class of committed instruction
system.switch_cpus.commit.refs              194204961                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts           500000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps             700735520                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       5.022728                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 5.022728                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles    2385538215                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts      701445718                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles         27861872                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles          70079180                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          15889                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles      27860639                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses           126509414                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 47636                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses            67934850                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                142942                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             3690620                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines          43126220                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles            2468162353                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes            20                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          324                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts              500949805                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           24                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles        36516                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           31778                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.001470                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles     43140710                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1320306                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.199473                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples   2511355816                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.279570                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.379010                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       2395901278     95.40%     95.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          8203310      0.33%     95.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          8446596      0.34%     96.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          7898450      0.31%     96.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          7213325      0.29%     96.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          8329952      0.33%     97.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          6788817      0.27%     97.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          6521752      0.26%     97.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         62052336      2.47%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   2511355816                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads        1102143051                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        598553150                       # number of floating regfile writes
system.switch_cpus.idleCycles                    8272                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        15906                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3676349                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.301879                       # Inst execution rate
system.switch_cpus.iew.exec_refs            251328062                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           67934850                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles           69235                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     126509782                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            1                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts     68020456                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts    701330234                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     183393212                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        27594                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     758127381                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            363                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents     543163439                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          15889                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles     544392918                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked      8132465                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     49061704                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       239591                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        85679                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents            6                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        14518                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         1388                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers         761153138                       # num instructions consuming a value
system.switch_cpus.iew.wb_count             701006907                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.577327                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers         439434480                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.279134                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent              701008210                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        526882726                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        30843677                       # number of integer regfile writes
system.switch_cpus.ipc                       0.199095                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.199095                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass          187      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     137768408     18.17%     18.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     18.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     18.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd     93952439     12.39%     30.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     30.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     30.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     30.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     30.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     30.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     30.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     30.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     30.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     30.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu        36864      0.00%     30.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     30.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     30.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     30.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     30.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     30.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     30.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     30.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     30.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     30.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd    169178552     22.31%     52.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     52.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     52.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     52.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv      3302307      0.44%     53.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     53.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult    102560975     13.53%     66.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     66.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     66.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     66.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     66.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     66.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     66.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     66.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     66.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     66.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     66.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      1591004      0.21%     67.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       147462      0.02%     67.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead    181827995     23.98%     91.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite     67788787      8.94%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      758154980                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses       745930781                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads   1469354829                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    666339320                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes    667226393                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            22731317                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.029982                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            8404      0.04%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd      1243459      5.47%      5.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      5.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      5.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      5.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      5.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      5.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult      5046829     22.20%     27.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     27.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     27.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     27.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     27.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     27.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     27.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     27.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     27.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     27.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     27.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     27.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     27.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     27.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     27.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     27.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     27.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          26702      0.12%     27.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             0      0.00%     27.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead     13219799     58.16%     85.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite      3186124     14.02%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       34955329                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   2581240504                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     34667587                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     34698543                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded          701330234                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         758154980                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       594696                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       198245                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined      1053983                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   2511355816                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.301891                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.199081                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   2299195416     91.55%     91.55% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     62701178      2.50%     94.05% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     19085609      0.76%     94.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     29903311      1.19%     96.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     33597442      1.34%     97.34% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     18219297      0.73%     98.06% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     15892025      0.63%     98.70% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     15358056      0.61%     99.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     17403482      0.69%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   2511355816                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.301890                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses            43126306                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    89                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads            0                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores         3960                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    126509782                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     68020456                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads       270039877                       # number of misc regfile reads
system.switch_cpus.numCycles               2511364088                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       544467711                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps     641117226                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents          28307                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles         35685652                       # Number of cycles rename is idle
system.switch_cpus.rename.RenameLookups    1748957717                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts      701345711                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands    641656176                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles          89477116                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents     1837981756                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          15889                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles    1841709428                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps           538929                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups   1102243249                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups    413316162                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts         132079822                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads           3168703958                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          1402749123                       # The number of ROB writes
system.switch_cpus.timesIdled                      56                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     20541195                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        20224                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     41102612                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          20224                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2226978294500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3054644                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      9811566                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3054658                       # Transaction distribution
system.membus.trans_dist::ReadExReq           9811580                       # Transaction distribution
system.membus.trans_dist::ReadExResp          9811580                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3054644                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     38598672                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     38598672                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               38598672                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1451378560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1451378560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1451378560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          12866224                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                12866224    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            12866224                       # Request fanout histogram
system.membus.reqLayer2.occupancy         69565456308                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               5.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy        69012191848                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.5                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF 2226978294500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2226978294500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2226978294500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2226978294500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3257917                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     27094836                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            1                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6326769                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         17283275                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        17283275                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq             1                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      3257916                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side            3                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     61623573                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              61623576                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side          128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   2420765504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             2420765632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        12880414                       # Total snoops (count)
system.tol2bus.snoopTraffic                 627940224                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         33441831                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000605                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.024584                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               33421607     99.94%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  20224      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           33441831                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        37844670772                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       30811786500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy              1500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2226978294500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      7674968                       # number of demand (read+write) hits
system.l2.demand_hits::total                  7674968                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      7674968                       # number of overall hits
system.l2.overall_hits::total                 7674968                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst            1                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data     12866223                       # number of demand (read+write) misses
system.l2.demand_misses::total               12866224                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst            1                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data     12866223                       # number of overall misses
system.l2.overall_misses::total              12866224                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst        98999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 1061974040193                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1061974139192                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst        98999                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 1061974040193                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1061974139192                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data     20541191                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             20541192                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data     20541191                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            20541192                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.626362                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.626362                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.626362                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.626362                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst        98999                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 82539.688624                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82539.689904                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst        98999                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 82539.688624                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82539.689904                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs         1866604030                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                  12866224                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs     145.077843                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             9811566                       # number of writebacks
system.l2.writebacks::total                   9811566                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data     12866223                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          12866224                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data     12866223                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         12866224                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst        88999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 933311810193                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 933311899192                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst        88999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 933311810193                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 933311899192                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.626362                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.626362                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.626362                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.626362                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst        88999                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 72539.688624                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72539.689904                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst        88999                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 72539.688624                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72539.689904                       # average overall mshr miss latency
system.l2.replacements                       12880414                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     17283270                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         17283270                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     17283270                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     17283270                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            1                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                1                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            1                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            1                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         6034                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          6034                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data      7471695                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               7471695                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data      9811580                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             9811580                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data 807886024964                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  807886024964                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data     17283275                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          17283275                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.567692                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.567692                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 82340.053790                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82340.053790                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data      9811580                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        9811580                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data 709770224964                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 709770224964                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.567692                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.567692                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 72340.053790                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72340.053790                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total                1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst        98999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total        98999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total              1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst        98999                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total        98999                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst            1                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            1                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst        88999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total        88999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst        88999                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        88999                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       203273                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            203273                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      3054643                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         3054643                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 254088015229                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 254088015229                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      3257916                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3257916                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.937606                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.937606                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 83180.920071                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83180.920071                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      3054643                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      3054643                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 223541585229                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 223541585229                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.937606                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.937606                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 73180.920071                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73180.920071                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2226978294500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         2048                       # Cycle average of tags in use
system.l2.tags.total_refs                    41076306                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  12880414                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.189052                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       4.333280                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.202646                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.000078                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  2043.463996                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002116                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000099                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.997785                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          102                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          888                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1058                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 341539486                       # Number of tag accesses
system.l2.tags.data_accesses                341539486                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2226978294500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data    823438272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          823438336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total            64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    627940224                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       627940224                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data     12866223                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            12866224                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      9811566                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            9811566                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst           51                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    655769728                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             655769779                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst           51                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total               51                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      500079002                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            500079002                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      500079002                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst           51                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    655769728                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1155848781                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   9811566.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples         1.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples  12848157.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000077838500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       609956                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       609956                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            35219151                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            9208682                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    12866224                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    9811566                       # Number of write requests accepted
system.mem_ctrls.readBursts                  12866224                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  9811566                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  18066                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            803232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            802134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            803331                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            802070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            803253                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            801992                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            803076                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            808299                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            803067                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            801820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           802979                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           801920                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           803127                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           801991                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           803827                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           802040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            614111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            612400                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            614149                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            612293                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            613988                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            612251                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            614026                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            612400                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            614073                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            612339                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           614021                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           612274                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           613990                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           612253                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           614630                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           612349                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.95                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 162228830652                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                64240790000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            403131793152                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12626.62                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31376.62                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  9168731                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 7703797                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.36                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                78.52                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              12866224                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              9811566                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                12848158                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  19199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  30002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 612396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 610130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 610000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 610132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 610054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 610048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 609966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 609959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 609961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 609959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 609961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 609957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 609956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 609956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 609956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 609956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5787167                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    250.592372                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   176.985548                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   220.825775                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1744093     30.14%     30.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1766229     30.52%     60.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       892524     15.42%     76.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       533652      9.22%     85.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       370232      6.40%     91.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       194207      3.36%     95.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       102262      1.77%     96.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       104074      1.80%     98.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        79894      1.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5787167                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       609956                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      21.064067                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.031683                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      1.156398                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14-15          2183      0.36%      0.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-17          5336      0.87%      1.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18-19         24253      3.98%      5.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-21        484057     79.36%     84.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22-23         69761     11.44%     96.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-25         21889      3.59%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26-27          2449      0.40%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-29            27      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-49             1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        609956                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       609956                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.085664                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.080944                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.405488                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           580526     95.18%     95.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17            10040      1.65%     96.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            15964      2.62%     99.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3421      0.56%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        609956                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              822282112                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1156224                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               627939008                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               823438336                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            627940224                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       654.85                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       500.08                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    655.77                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    500.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.02                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.91                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1255682002000                       # Total gap between requests
system.mem_ctrls.avgGap                      55370.56                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst           64                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data    822282048                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    627939008                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 50.968316625861                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 654848934.034769058228                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 500078034.085514068604                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst            1                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data     12866223                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      9811566                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst        46250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data 403131746902                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 31101267521750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     46250.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     31332.56                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3169857.65                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    74.46                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          20635421100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          10967963655                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         45844304940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        25608949380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     99122378160.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     562822953870                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       8225687040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       773227658145                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        615.783002                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  16730938278                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  41929940000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1197021165722                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          20685022680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          10994335110                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         45891543180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        25607325960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     99122378160.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     562798415370                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       8246384160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       773345404620                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        615.876773                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  16787795289                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  41929940000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1196964308711                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    971296250500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1255682044000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2226978294500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   1459882408                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     43126219                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1503008627                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1459882408                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     43126219                       # number of overall hits
system.cpu.icache.overall_hits::total      1503008627                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1125                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1126                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1125                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::total          1126                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst       165500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total       165500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst       165500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total       165500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1459883533                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     43126220                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1503009753                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1459883533                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     43126220                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1503009753                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst       165500                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total   146.980462                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst       165500                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total   146.980462                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          329                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          329                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          872                       # number of writebacks
system.cpu.icache.writebacks::total               872                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst            1                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total            1                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst            1                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total            1                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst       164500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       164500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst       164500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       164500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst       164500                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total       164500                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst       164500                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total       164500                       # average overall mshr miss latency
system.cpu.icache.replacements                    872                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1459882408                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     43126219                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1503008627                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1125                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1126                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst       165500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total       165500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1459883533                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     43126220                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1503009753                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst       165500                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total   146.980462                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst            1                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total            1                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst       164500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       164500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst       164500                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total       164500                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2226978294500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.802037                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           360711867                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               872                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          413660.397936                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.632760                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.169276                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990753                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000661                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.991414                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          254                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          254                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        3006020632                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       3006020632                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2226978294500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2226978294500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2226978294500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2226978294500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2226978294500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2226978294500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2226978294500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    364754460                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    124618722                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        489373182                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    364754460                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    124618722                       # number of overall hits
system.cpu.dcache.overall_hits::total       489373182                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     39582561                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     20541191                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       60123752                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     39582561                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     20541191                       # number of overall misses
system.cpu.dcache.overall_misses::total      60123752                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 1200307900867                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1200307900867                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 1200307900867                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1200307900867                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    404337021                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    145159913                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    549496934                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    404337021                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    145159913                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    549496934                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.097895                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.141507                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.109416                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.097895                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.141507                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.109416                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 58434.192100                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 19963.955358                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 58434.192100                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 19963.955358                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs   2359311232                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs          20541191                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   114.857568                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     48951624                       # number of writebacks
system.cpu.dcache.writebacks::total          48951624                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data     20541191                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     20541191                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data     20541191                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     20541191                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 1179766709867                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 1179766709867                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 1179766709867                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 1179766709867                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.141507                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.037382                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.141507                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.037382                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 57434.192100                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 57434.192100                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 57434.192100                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 57434.192100                       # average overall mshr miss latency
system.cpu.dcache.replacements               60123496                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    226788147                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     73967250                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       300755397                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      8222878                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      3257916                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      11480794                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 265015481000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 265015481000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    235011025                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     77225166                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    312236191                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.034989                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.042187                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.036770                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 81345.093305                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 23083.375679                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      3257916                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3257916                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 261757565000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 261757565000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.042187                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010434                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 80345.093305                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 80345.093305                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    137966313                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     50651472                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      188617785                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     31359683                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data     17283275                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     48642958                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data 935292419867                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 935292419867                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    169325996                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     67934747                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    237260743                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.185203                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.254410                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.205019                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 54115.462484                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 19227.704447                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data     17283275                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     17283275                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data 918009144867                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 918009144867                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.254410                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.072845                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 53115.462484                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 53115.462484                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2226978294500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999035                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           549492633                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          60123496                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              9.139399                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   111.654901                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   144.344134                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.436152                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.563844                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999996                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          133                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          120                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1159117620                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1159117620                       # Number of data accesses

---------- End Simulation Statistics   ----------
