# Tile_RTL_to_GDSII_28nm_Synopsys
End-to-end RTL to GDSII ASIC physical design implementation at 28nm using Synopsys DC and ICC2 with full timing closure and DRC clean signoff.
