// Code your design here
module logic_gates(
input logic a,b,
output logic y_and,
output logic y_or,
output logic y_not_a,
output logic y_nand,
output logic y_nor,
output logic y_xor,
output logic y_xnor );

assign y_and = a&b ;
assign y_or = a|b;
assign y_not_a = ~a;
assign y_nand = ~(a&b);
assign y_nor =~(a|b);
assign y_xor = (a^b);
assign y_xnor = ~(a^b);

endmodule 