Record=SheetSymbol|SourceDocument=FPGA_165B_Repeat_DigitalIO.SchDoc|Designator=PR1|SchDesignator=Repeat(PR,1,3)|FileName=FPGA_165B_Repeat_DigitalIO_Base.SchDoc
Record=SheetSymbol|SourceDocument=FPGA_165B_Repeat_DigitalIO.SchDoc|Designator=PR2|SchDesignator=Repeat(PR,1,3)|FileName=FPGA_165B_Repeat_DigitalIO_Base.SchDoc
Record=SheetSymbol|SourceDocument=FPGA_165B_Repeat_DigitalIO.SchDoc|Designator=PR3|SchDesignator=Repeat(PR,1,3)|FileName=FPGA_165B_Repeat_DigitalIO_Base.SchDoc
Record=SubProject|ProjectPath=165B_Repeat_DigitalIO\165B_Repeat_DigitalIO.PrjEmb
Record=TopLevelDocument|FileName=FPGA_165B_Repeat_DigitalIO.SchDoc
Record=NEXUS_CORE|ComponentDesignator=PR1_P1|BaseComponentDesignator=P1|DocumentName=FPGA_165B_Repeat_DigitalIO_Base.SchDoc|LibraryReference=TSK165B_D|SubProjectPath=165B_Repeat_DigitalIO\165B_Repeat_DigitalIO.PrjEmb|NEXUS_JTAG_INDEX=0|ComponentUniqueID=MOBDCHOU|Description=TSK165B OCD Microprocessor|ChildCore1=PR1_M1|ChildModel1=TSK165B_D_RAM128x8|Comment=TSK165B_D|Component Kind=Standard|Core Revision=1.00.00|Footprint= |Library Name=FPGA Processors.IntLib|Library Reference=TSK165B_D|NEXUS_CORE=Processor_OCDS|NEXUS_JTAG_DEVICE=True|NEXUS_JTAG_ORDER=0|PCB3D= |Published=18/12/2003|Publisher=Altium Hobart Technology Centre|Signal Integrity= |Simulation= 
Record=NEXUS_CORE|ComponentDesignator=PR1_U3|BaseComponentDesignator=U3|DocumentName=FPGA_165B_Repeat_DigitalIO_Base.SchDoc|LibraryReference=IOB_2X8|SubProjectPath= |NEXUS_JTAG_INDEX=1|ComponentUniqueID=SNPNWJHC|Description=2 Ch x 8 Bit Digital IO|Comment=IOB_2X8|Component Kind=Standard|Core Revision=1.00.00|Footprint= |Library Name=FPGA Instruments.IntLib|Library Reference=IOB_2X8|NEXUS_CORE=Instrument|NEXUS_JTAG_DEVICE=True|NEXUS_JTAG_ORDER=0|PCB3D= |Published=30/09/2003|Publisher=Altium Hobart Technology Centre|Signal Integrity= |Simulation= 
Record=NEXUS_CORE|ComponentDesignator=PR2_P1|BaseComponentDesignator=P1|DocumentName=FPGA_165B_Repeat_DigitalIO_Base.SchDoc|LibraryReference=TSK165B_D|SubProjectPath=165B_Repeat_DigitalIO\165B_Repeat_DigitalIO.PrjEmb|NEXUS_JTAG_INDEX=2|ComponentUniqueID=MOBDCHOU|Description=TSK165B OCD Microprocessor|ChildCore1=PR2_M1|ChildModel1=TSK165B_D_RAM128x8|Comment=TSK165B_D|Component Kind=Standard|Core Revision=1.00.00|Footprint= |Library Name=FPGA Processors.IntLib|Library Reference=TSK165B_D|NEXUS_CORE=Processor_OCDS|NEXUS_JTAG_DEVICE=True|NEXUS_JTAG_ORDER=0|PCB3D= |Published=18/12/2003|Publisher=Altium Hobart Technology Centre|Signal Integrity= |Simulation= 
Record=NEXUS_CORE|ComponentDesignator=PR2_U3|BaseComponentDesignator=U3|DocumentName=FPGA_165B_Repeat_DigitalIO_Base.SchDoc|LibraryReference=IOB_2X8|SubProjectPath= |NEXUS_JTAG_INDEX=3|ComponentUniqueID=SNPNWJHC|Description=2 Ch x 8 Bit Digital IO|Comment=IOB_2X8|Component Kind=Standard|Core Revision=1.00.00|Footprint= |Library Name=FPGA Instruments.IntLib|Library Reference=IOB_2X8|NEXUS_CORE=Instrument|NEXUS_JTAG_DEVICE=True|NEXUS_JTAG_ORDER=0|PCB3D= |Published=30/09/2003|Publisher=Altium Hobart Technology Centre|Signal Integrity= |Simulation= 
Record=NEXUS_CORE|ComponentDesignator=PR3_P1|BaseComponentDesignator=P1|DocumentName=FPGA_165B_Repeat_DigitalIO_Base.SchDoc|LibraryReference=TSK165B_D|SubProjectPath=165B_Repeat_DigitalIO\165B_Repeat_DigitalIO.PrjEmb|NEXUS_JTAG_INDEX=4|ComponentUniqueID=MOBDCHOU|Description=TSK165B OCD Microprocessor|ChildCore1=PR3_M1|ChildModel1=TSK165B_D_RAM128x8|Comment=TSK165B_D|Component Kind=Standard|Core Revision=1.00.00|Footprint= |Library Name=FPGA Processors.IntLib|Library Reference=TSK165B_D|NEXUS_CORE=Processor_OCDS|NEXUS_JTAG_DEVICE=True|NEXUS_JTAG_ORDER=0|PCB3D= |Published=18/12/2003|Publisher=Altium Hobart Technology Centre|Signal Integrity= |Simulation= 
Record=NEXUS_CORE|ComponentDesignator=PR3_U3|BaseComponentDesignator=U3|DocumentName=FPGA_165B_Repeat_DigitalIO_Base.SchDoc|LibraryReference=IOB_2X8|SubProjectPath= |NEXUS_JTAG_INDEX=5|ComponentUniqueID=SNPNWJHC|Description=2 Ch x 8 Bit Digital IO|Comment=IOB_2X8|Component Kind=Standard|Core Revision=1.00.00|Footprint= |Library Name=FPGA Instruments.IntLib|Library Reference=IOB_2X8|NEXUS_CORE=Instrument|NEXUS_JTAG_DEVICE=True|NEXUS_JTAG_ORDER=0|PCB3D= |Published=30/09/2003|Publisher=Altium Hobart Technology Centre|Signal Integrity= |Simulation= 
Record=NEXUS_CORE|ComponentDesignator=PR1_M1|BaseComponentDesignator=M1|DocumentName=FPGA_165B_Repeat_DigitalIO_Base.SchDoc|LibraryReference=RAMS_12x512|SubProjectPath= |NEXUS_JTAG_INDEX=0|ComponentUniqueID=TDEVBLXG|Description=Single Port RAM|Comment=RAMS_12x512|Component Kind=Standard|Footprint= |Library Name=FPGA Memories.IntLib|Library Reference=RAMS_12x512|Memory_ClockEdge=Rising|Memory_ContentFile= |Memory_Depth=512|Memory_EnablePin=False|Memory_Type=RAM_SinglePortBlock|Memory_Width=12|Nexus_Core=Memory_Program|PCB3D= |Published=23/04/2004|Publisher=Altium Hobart Technology Center|Signal Integrity= |Simulation= 
Record=NEXUS_CORE|ComponentDesignator=PR2_M1|BaseComponentDesignator=M1|DocumentName=FPGA_165B_Repeat_DigitalIO_Base.SchDoc|LibraryReference=RAMS_12x512|SubProjectPath= |NEXUS_JTAG_INDEX=1|ComponentUniqueID=TDEVBLXG|Description=Single Port RAM|Comment=RAMS_12x512|Component Kind=Standard|Footprint= |Library Name=FPGA Memories.IntLib|Library Reference=RAMS_12x512|Memory_ClockEdge=Rising|Memory_ContentFile= |Memory_Depth=512|Memory_EnablePin=False|Memory_Type=RAM_SinglePortBlock|Memory_Width=12|Nexus_Core=Memory_Program|PCB3D= |Published=23/04/2004|Publisher=Altium Hobart Technology Center|Signal Integrity= |Simulation= 
Record=NEXUS_CORE|ComponentDesignator=PR3_M1|BaseComponentDesignator=M1|DocumentName=FPGA_165B_Repeat_DigitalIO_Base.SchDoc|LibraryReference=RAMS_12x512|SubProjectPath= |NEXUS_JTAG_INDEX=2|ComponentUniqueID=TDEVBLXG|Description=Single Port RAM|Comment=RAMS_12x512|Component Kind=Standard|Footprint= |Library Name=FPGA Memories.IntLib|Library Reference=RAMS_12x512|Memory_ClockEdge=Rising|Memory_ContentFile= |Memory_Depth=512|Memory_EnablePin=False|Memory_Type=RAM_SinglePortBlock|Memory_Width=12|Nexus_Core=Memory_Program|PCB3D= |Published=23/04/2004|Publisher=Altium Hobart Technology Center|Signal Integrity= |Simulation= 
Record=NEXUS_CORE_COMPONENT|BaseComponentDesignator=M1|DocumentName=FPGA_165B_Repeat_DigitalIO_Base.SchDoc|LibraryReference=RAMS_12x512|SubProjectPath= |Configuration= |Description=Single Port RAM|SubPartUniqueId1=TDEVBLXG|SubPartDocPath1=FPGA_165B_Repeat_DigitalIO_Base.SchDoc|Comment=RAMS_12x512|Component Kind=Standard|Footprint= |Library Name=FPGA Memories.IntLib|Library Reference=RAMS_12x512|Memory_ClockEdge=Rising|Memory_ContentFile= |Memory_Depth=512|Memory_EnablePin=False|Memory_Type=RAM_SinglePortBlock|Memory_Width=12|Nexus_Core=Memory_Program|PCB3D= |Published=23/04/2004|Publisher=Altium Hobart Technology Center|Signal Integrity= |Simulation= 
Record=NEXUS_CORE_COMPONENT|BaseComponentDesignator=P1|DocumentName=FPGA_165B_Repeat_DigitalIO_Base.SchDoc|LibraryReference=TSK165B_D|SubProjectPath=165B_Repeat_DigitalIO\165B_Repeat_DigitalIO.PrjEmb|Configuration= |Description=TSK165B OCD Microprocessor|SubPartUniqueId1=MOBDCHOU|SubPartDocPath1=FPGA_165B_Repeat_DigitalIO_Base.SchDoc|ChildCore1=M1|ChildModel1=TSK165B_D_RAM128x8|Comment=TSK165B_D|Component Kind=Standard|Core Revision=1.00.00|Footprint= |Library Name=FPGA Processors.IntLib|Library Reference=TSK165B_D|NEXUS_CORE=Processor_OCDS|NEXUS_JTAG_DEVICE=True|NEXUS_JTAG_ORDER=0|PCB3D= |Published=18/12/2003|Publisher=Altium Hobart Technology Centre|Signal Integrity= |Simulation= 
Record=NEXUS_CORE_COMPONENT|BaseComponentDesignator=U3|DocumentName=FPGA_165B_Repeat_DigitalIO_Base.SchDoc|LibraryReference=IOB_2X8|SubProjectPath= |Configuration= |Description=2 Ch x 8 Bit Digital IO|SubPartUniqueId1=SNPNWJHC|SubPartDocPath1=FPGA_165B_Repeat_DigitalIO_Base.SchDoc|Comment=IOB_2X8|Component Kind=Standard|Core Revision=1.00.00|Footprint= |Library Name=FPGA Instruments.IntLib|Library Reference=IOB_2X8|NEXUS_CORE=Instrument|NEXUS_JTAG_DEVICE=True|NEXUS_JTAG_ORDER=0|PCB3D= |Published=30/09/2003|Publisher=Altium Hobart Technology Centre|Signal Integrity= |Simulation= 
Record=Configuration|Name=Cyclone12_EB2|DeviceName=EP1C12F324C6
Record=Configuration|Name=Spartan3_400_EB1|DeviceName=XC3S400-4FG456C
Record=Configuration|Name=Spartan3_1000_EB1|DeviceName=XC3S1000-4FG456C
