# ComputerSystemArchitecture
# ğŸ§  Pipelined MIPS32 CPU in C

A 5-stage pipelined MIPS32 CPU implemented from scratch in C, as part of a collaborative computer architecture project. Designed to simulate instruction-level parallelism, hazard handling, and control flow in a simplified MIPS processor.

## ğŸ“Œ Features

- âœ… **5-stage pipeline**: IF, ID, EX, MEM, WB
- âœ… **12 MIPS instructions** supported
- âœ… **Hazard detection** and **data forwarding**
- âœ… **Branch handling** (with basic control hazard logic)
- âœ… **Cycle-by-cycle trace** output
- âœ… Written in **pure C**, no external libraries
- âœ… 32 general purpose registers
- âœ… 8KiB, 2048 word **unified** memory, for both instructions and data

## ğŸ› ï¸ Pipeline Stages

| Stage | Description                   |
|-------|-------------------------------|
| IF    | Instruction Fetch             |
| ID    | Instruction Decode / Reg Fetch |
| EX    | Execute / ALU operations      |
| MEM   | Memory Access (LW, SW)        |
| WB    | Write-back to registers       |

## ğŸ“„ Supported Instructions

- Arithmetic: `ADD`, `SUB`, `MULI` , `ADDI`
- Logic: `ANDI`, `ORI`
- Memory: `LW`, `SW`
- Shift: `SLL`, `SRL`
- Branch: `BNE` , `J`

## ğŸš€ Getting Started

### Build & Run
in 'Milestone2/build' directory

```bash
cmake ..
make 
./CASimulator