# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec  9 2020 17:33:20

# File Generated:     Jul 13 2021 16:04:33

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE5LPL04
Derating factors (Best:Typical:Worst) :-  ( 0.563724 : 0.623363 : 0.701346 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for top|CLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (top|CLK:R vs. top|CLK:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: PORT1
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: PORT1
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 1
Clock: top|CLK  | Frequency: 203.40 MHz  | Target: 170.07 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
top|CLK       top|CLK        5880             964         N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port  Setup Times  Clock Reference:Phase  
---------  ----------  -----------  ---------------------  


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port  Clock to Out  Clock Reference:Phase  
---------  ----------  ------------  ---------------------  
PORT1      CLK         8679          top|CLK:R              


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port  Hold Times  Clock Reference:Phase  
---------  ----------  ----------  ---------------------  


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port  Minimum Clock to Out  Clock Reference:Phase  
---------  ----------  --------------------  ---------------------  
PORT1      CLK         8337                  top|CLK:R              


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for top|CLK
*************************************
Clock: top|CLK
Frequency: 203.40 MHz | Target: 170.07 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_2_10_5/lcout
Path End         : cntr_7_LC_2_11_7/ce
Capture Clock    : cntr_7_LC_2_11_7/clk
Setup Constraint : 5880p
Path slack       : 963p

Capture Clock Arrival Time (top|CLK:R#2)   5880
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             8341

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         4377
---------------------------------------   ---- 
End-of-path arrival time (ps)             7378
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__139/I                                          ClkMux                         0              2153  RISE       1
I__139/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_2_10_5/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_2_10_5/lcout              LogicCell40_SEQ_MODE_1000    540              3001    964  RISE       3
I__102/I                               Odrv4                          0              3001    964  RISE       1
I__102/O                               Odrv4                        351              3352    964  RISE       1
I__105/I                               LocalMux                       0              3352    964  RISE       1
I__105/O                               LocalMux                     330              3682    964  RISE       1
I__108/I                               InMux                          0              3682    964  RISE       1
I__108/O                               InMux                        259              3941    964  RISE       1
clk_div_RNI91U1_1_LC_2_9_0/in1         LogicCell40_SEQ_MODE_0000      0              3941    964  RISE       1
clk_div_RNI91U1_1_LC_2_9_0/carryout    LogicCell40_SEQ_MODE_0000    259              4201    964  RISE       1
clk_div_RNIF3T2_2_LC_2_9_1/carryin     LogicCell40_SEQ_MODE_0000      0              4201    964  RISE       1
clk_div_RNIF3T2_2_LC_2_9_1/carryout    LogicCell40_SEQ_MODE_0000    126              4327    964  RISE       1
clk_div_RNIM6S3_3_LC_2_9_2/carryin     LogicCell40_SEQ_MODE_0000      0              4327    964  RISE       1
clk_div_RNIM6S3_3_LC_2_9_2/carryout    LogicCell40_SEQ_MODE_0000    126              4453    964  RISE       1
clk_div_RNIUAR4_4_LC_2_9_3/carryin     LogicCell40_SEQ_MODE_0000      0              4453    964  RISE       1
clk_div_RNIUAR4_4_LC_2_9_3/carryout    LogicCell40_SEQ_MODE_0000    126              4579    964  RISE       1
clk_div_RNI7GQ5_5_LC_2_9_4/carryin     LogicCell40_SEQ_MODE_0000      0              4579    964  RISE       1
clk_div_RNI7GQ5_5_LC_2_9_4/carryout    LogicCell40_SEQ_MODE_0000    126              4706    964  RISE       1
clk_div_RNIHMP6_6_LC_2_9_5/carryin     LogicCell40_SEQ_MODE_0000      0              4706    964  RISE       1
clk_div_RNIHMP6_6_LC_2_9_5/carryout    LogicCell40_SEQ_MODE_0000    126              4832    964  RISE       1
clk_div_RNISTO7_7_LC_2_9_6/carryin     LogicCell40_SEQ_MODE_0000      0              4832    964  RISE       1
clk_div_RNISTO7_7_LC_2_9_6/carryout    LogicCell40_SEQ_MODE_0000    126              4958    964  RISE       1
clk_div_RNI86O8_8_LC_2_9_7/carryin     LogicCell40_SEQ_MODE_0000      0              4958    964  RISE       1
clk_div_RNI86O8_8_LC_2_9_7/carryout    LogicCell40_SEQ_MODE_0000    126              5084    964  RISE       1
IN_MUX_bfv_2_10_0_/carryinitin         ICE_CARRY_IN_MUX               0              5084    964  RISE       1
IN_MUX_bfv_2_10_0_/carryinitout        ICE_CARRY_IN_MUX             196              5281    964  RISE       1
clk_div_RNILFN9_9_LC_2_10_0/carryin    LogicCell40_SEQ_MODE_0000      0              5281    964  RISE       1
clk_div_RNILFN9_9_LC_2_10_0/carryout   LogicCell40_SEQ_MODE_0000    126              5407    964  RISE       1
clk_div_RNIAAMP_10_LC_2_10_1/carryin   LogicCell40_SEQ_MODE_0000      0              5407    964  RISE       1
clk_div_RNIAAMP_10_LC_2_10_1/carryout  LogicCell40_SEQ_MODE_0000    126              5533    964  RISE       1
I__115/I                               InMux                          0              5533    964  RISE       1
I__115/O                               InMux                        259              5793    964  RISE       1
clk_div_RNI06L91_11_LC_2_10_2/in3      LogicCell40_SEQ_MODE_0000      0              5793    964  RISE       1
clk_div_RNI06L91_11_LC_2_10_2/ltout    LogicCell40_SEQ_MODE_0000    274              6066    964  FALL       1
I__114/I                               CascadeMux                     0              6066    964  FALL       1
I__114/O                               CascadeMux                     0              6066    964  FALL       1
clk_div_RNIM1KP1_11_LC_2_10_3/in2      LogicCell40_SEQ_MODE_0000      0              6066    964  FALL       1
clk_div_RNIM1KP1_11_LC_2_10_3/lcout    LogicCell40_SEQ_MODE_0000    379              6445    964  RISE       9
I__130/I                               LocalMux                       0              6445    964  RISE       1
I__130/O                               LocalMux                     330              6775    964  RISE       1
I__132/I                               CEMux                          0              6775    964  RISE       1
I__132/O                               CEMux                        603              7378    964  RISE       1
cntr_7_LC_2_11_7/ce                    LogicCell40_SEQ_MODE_1000      0              7378    964  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__140/I                                          ClkMux                         0              2153  RISE       1
I__140/O                                          ClkMux                       309              2461  RISE       1
cntr_7_LC_2_11_7/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (top|CLK:R vs. top|CLK:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_2_10_5/lcout
Path End         : cntr_7_LC_2_11_7/ce
Capture Clock    : cntr_7_LC_2_11_7/clk
Setup Constraint : 5880p
Path slack       : 963p

Capture Clock Arrival Time (top|CLK:R#2)   5880
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             8341

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         4377
---------------------------------------   ---- 
End-of-path arrival time (ps)             7378
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__139/I                                          ClkMux                         0              2153  RISE       1
I__139/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_2_10_5/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_2_10_5/lcout              LogicCell40_SEQ_MODE_1000    540              3001    964  RISE       3
I__102/I                               Odrv4                          0              3001    964  RISE       1
I__102/O                               Odrv4                        351              3352    964  RISE       1
I__105/I                               LocalMux                       0              3352    964  RISE       1
I__105/O                               LocalMux                     330              3682    964  RISE       1
I__108/I                               InMux                          0              3682    964  RISE       1
I__108/O                               InMux                        259              3941    964  RISE       1
clk_div_RNI91U1_1_LC_2_9_0/in1         LogicCell40_SEQ_MODE_0000      0              3941    964  RISE       1
clk_div_RNI91U1_1_LC_2_9_0/carryout    LogicCell40_SEQ_MODE_0000    259              4201    964  RISE       1
clk_div_RNIF3T2_2_LC_2_9_1/carryin     LogicCell40_SEQ_MODE_0000      0              4201    964  RISE       1
clk_div_RNIF3T2_2_LC_2_9_1/carryout    LogicCell40_SEQ_MODE_0000    126              4327    964  RISE       1
clk_div_RNIM6S3_3_LC_2_9_2/carryin     LogicCell40_SEQ_MODE_0000      0              4327    964  RISE       1
clk_div_RNIM6S3_3_LC_2_9_2/carryout    LogicCell40_SEQ_MODE_0000    126              4453    964  RISE       1
clk_div_RNIUAR4_4_LC_2_9_3/carryin     LogicCell40_SEQ_MODE_0000      0              4453    964  RISE       1
clk_div_RNIUAR4_4_LC_2_9_3/carryout    LogicCell40_SEQ_MODE_0000    126              4579    964  RISE       1
clk_div_RNI7GQ5_5_LC_2_9_4/carryin     LogicCell40_SEQ_MODE_0000      0              4579    964  RISE       1
clk_div_RNI7GQ5_5_LC_2_9_4/carryout    LogicCell40_SEQ_MODE_0000    126              4706    964  RISE       1
clk_div_RNIHMP6_6_LC_2_9_5/carryin     LogicCell40_SEQ_MODE_0000      0              4706    964  RISE       1
clk_div_RNIHMP6_6_LC_2_9_5/carryout    LogicCell40_SEQ_MODE_0000    126              4832    964  RISE       1
clk_div_RNISTO7_7_LC_2_9_6/carryin     LogicCell40_SEQ_MODE_0000      0              4832    964  RISE       1
clk_div_RNISTO7_7_LC_2_9_6/carryout    LogicCell40_SEQ_MODE_0000    126              4958    964  RISE       1
clk_div_RNI86O8_8_LC_2_9_7/carryin     LogicCell40_SEQ_MODE_0000      0              4958    964  RISE       1
clk_div_RNI86O8_8_LC_2_9_7/carryout    LogicCell40_SEQ_MODE_0000    126              5084    964  RISE       1
IN_MUX_bfv_2_10_0_/carryinitin         ICE_CARRY_IN_MUX               0              5084    964  RISE       1
IN_MUX_bfv_2_10_0_/carryinitout        ICE_CARRY_IN_MUX             196              5281    964  RISE       1
clk_div_RNILFN9_9_LC_2_10_0/carryin    LogicCell40_SEQ_MODE_0000      0              5281    964  RISE       1
clk_div_RNILFN9_9_LC_2_10_0/carryout   LogicCell40_SEQ_MODE_0000    126              5407    964  RISE       1
clk_div_RNIAAMP_10_LC_2_10_1/carryin   LogicCell40_SEQ_MODE_0000      0              5407    964  RISE       1
clk_div_RNIAAMP_10_LC_2_10_1/carryout  LogicCell40_SEQ_MODE_0000    126              5533    964  RISE       1
I__115/I                               InMux                          0              5533    964  RISE       1
I__115/O                               InMux                        259              5793    964  RISE       1
clk_div_RNI06L91_11_LC_2_10_2/in3      LogicCell40_SEQ_MODE_0000      0              5793    964  RISE       1
clk_div_RNI06L91_11_LC_2_10_2/ltout    LogicCell40_SEQ_MODE_0000    274              6066    964  FALL       1
I__114/I                               CascadeMux                     0              6066    964  FALL       1
I__114/O                               CascadeMux                     0              6066    964  FALL       1
clk_div_RNIM1KP1_11_LC_2_10_3/in2      LogicCell40_SEQ_MODE_0000      0              6066    964  FALL       1
clk_div_RNIM1KP1_11_LC_2_10_3/lcout    LogicCell40_SEQ_MODE_0000    379              6445    964  RISE       9
I__130/I                               LocalMux                       0              6445    964  RISE       1
I__130/O                               LocalMux                     330              6775    964  RISE       1
I__132/I                               CEMux                          0              6775    964  RISE       1
I__132/O                               CEMux                        603              7378    964  RISE       1
cntr_7_LC_2_11_7/ce                    LogicCell40_SEQ_MODE_1000      0              7378    964  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__140/I                                          ClkMux                         0              2153  RISE       1
I__140/O                                          ClkMux                       309              2461  RISE       1
cntr_7_LC_2_11_7/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


          6.2::Clock to Out Path Details
--------------------------------------------------

     6.2.1::Path details for port: PORT1
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : PORT1
Clock Port         : CLK
Clock Reference    : top|CLK:R
Clock to Out Delay : 8679


Launch Clock Path Delay        2461
+ Clock To Q Delay              540
+ Data Path Delay              5678
---------------------------- ------
Clock To Out Delay             8679

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                               top                        0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__134/I                                          gio2CtrlBuf                0      1998               RISE  1       
I__134/O                                          gio2CtrlBuf                0      1998               RISE  1       
I__135/I                                          GlobalMux                  0      1998               RISE  1       
I__135/O                                          GlobalMux                  154    2153               RISE  1       
I__138/I                                          ClkMux                     0      2153               RISE  1       
I__138/O                                          ClkMux                     309    2461               RISE  1       
PORT_r_LC_1_11_2/clk                              LogicCell40_SEQ_MODE_1000  0      2461               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
PORT_r_LC_1_11_2/lcout           LogicCell40_SEQ_MODE_1000  540    3001               RISE  1       
I__85/I                          Odrv4                      0      3001               RISE  1       
I__85/O                          Odrv4                      351    3352               RISE  1       
I__86/I                          Span4Mux_s0_h              0      3352               RISE  1       
I__86/O                          Span4Mux_s0_h              147    3499               RISE  1       
I__87/I                          LocalMux                   0      3499               RISE  1       
I__87/O                          LocalMux                   330    3829               RISE  1       
I__88/I                          IoInMux                    0      3829               RISE  1       
I__88/O                          IoInMux                    259    4088               RISE  1       
PORT1_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4088               RISE  1       
PORT1_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6326               FALL  1       
PORT1_obuf_iopad/DIN             IO_PAD                     0      6326               FALL  1       
PORT1_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2353   8679               FALL  1       
PORT1                            top                        0      8679               FALL  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: PORT1     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : PORT1
Clock Port         : CLK
Clock Reference    : top|CLK:R
Clock to Out Delay : 8337


Launch Clock Path Delay        2461
+ Clock To Q Delay              540
+ Data Path Delay              5336
---------------------------- ------
Clock To Out Delay             8337

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                               top                        0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__134/I                                          gio2CtrlBuf                0      1998               RISE  1       
I__134/O                                          gio2CtrlBuf                0      1998               RISE  1       
I__135/I                                          GlobalMux                  0      1998               RISE  1       
I__135/O                                          GlobalMux                  154    2153               RISE  1       
I__138/I                                          ClkMux                     0      2153               RISE  1       
I__138/O                                          ClkMux                     309    2461               RISE  1       
PORT_r_LC_1_11_2/clk                              LogicCell40_SEQ_MODE_1000  0      2461               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
PORT_r_LC_1_11_2/lcout           LogicCell40_SEQ_MODE_1000  540    3001               FALL  1       
I__85/I                          Odrv4                      0      3001               FALL  1       
I__85/O                          Odrv4                      372    3373               FALL  1       
I__86/I                          Span4Mux_s0_h              0      3373               FALL  1       
I__86/O                          Span4Mux_s0_h              140    3513               FALL  1       
I__87/I                          LocalMux                   0      3513               FALL  1       
I__87/O                          LocalMux                   309    3822               FALL  1       
I__88/I                          IoInMux                    0      3822               FALL  1       
I__88/O                          IoInMux                    217    4039               FALL  1       
PORT1_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4039               FALL  1       
PORT1_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6045               RISE  1       
PORT1_obuf_iopad/DIN             IO_PAD                     0      6045               RISE  1       
PORT1_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2292   8337               RISE  1       
PORT1                            top                        0      8337               RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_2_10_5/lcout
Path End         : cntr_7_LC_2_11_7/ce
Capture Clock    : cntr_7_LC_2_11_7/clk
Setup Constraint : 5880p
Path slack       : 963p

Capture Clock Arrival Time (top|CLK:R#2)   5880
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             8341

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         4377
---------------------------------------   ---- 
End-of-path arrival time (ps)             7378
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__139/I                                          ClkMux                         0              2153  RISE       1
I__139/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_2_10_5/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_2_10_5/lcout              LogicCell40_SEQ_MODE_1000    540              3001    964  RISE       3
I__102/I                               Odrv4                          0              3001    964  RISE       1
I__102/O                               Odrv4                        351              3352    964  RISE       1
I__105/I                               LocalMux                       0              3352    964  RISE       1
I__105/O                               LocalMux                     330              3682    964  RISE       1
I__108/I                               InMux                          0              3682    964  RISE       1
I__108/O                               InMux                        259              3941    964  RISE       1
clk_div_RNI91U1_1_LC_2_9_0/in1         LogicCell40_SEQ_MODE_0000      0              3941    964  RISE       1
clk_div_RNI91U1_1_LC_2_9_0/carryout    LogicCell40_SEQ_MODE_0000    259              4201    964  RISE       1
clk_div_RNIF3T2_2_LC_2_9_1/carryin     LogicCell40_SEQ_MODE_0000      0              4201    964  RISE       1
clk_div_RNIF3T2_2_LC_2_9_1/carryout    LogicCell40_SEQ_MODE_0000    126              4327    964  RISE       1
clk_div_RNIM6S3_3_LC_2_9_2/carryin     LogicCell40_SEQ_MODE_0000      0              4327    964  RISE       1
clk_div_RNIM6S3_3_LC_2_9_2/carryout    LogicCell40_SEQ_MODE_0000    126              4453    964  RISE       1
clk_div_RNIUAR4_4_LC_2_9_3/carryin     LogicCell40_SEQ_MODE_0000      0              4453    964  RISE       1
clk_div_RNIUAR4_4_LC_2_9_3/carryout    LogicCell40_SEQ_MODE_0000    126              4579    964  RISE       1
clk_div_RNI7GQ5_5_LC_2_9_4/carryin     LogicCell40_SEQ_MODE_0000      0              4579    964  RISE       1
clk_div_RNI7GQ5_5_LC_2_9_4/carryout    LogicCell40_SEQ_MODE_0000    126              4706    964  RISE       1
clk_div_RNIHMP6_6_LC_2_9_5/carryin     LogicCell40_SEQ_MODE_0000      0              4706    964  RISE       1
clk_div_RNIHMP6_6_LC_2_9_5/carryout    LogicCell40_SEQ_MODE_0000    126              4832    964  RISE       1
clk_div_RNISTO7_7_LC_2_9_6/carryin     LogicCell40_SEQ_MODE_0000      0              4832    964  RISE       1
clk_div_RNISTO7_7_LC_2_9_6/carryout    LogicCell40_SEQ_MODE_0000    126              4958    964  RISE       1
clk_div_RNI86O8_8_LC_2_9_7/carryin     LogicCell40_SEQ_MODE_0000      0              4958    964  RISE       1
clk_div_RNI86O8_8_LC_2_9_7/carryout    LogicCell40_SEQ_MODE_0000    126              5084    964  RISE       1
IN_MUX_bfv_2_10_0_/carryinitin         ICE_CARRY_IN_MUX               0              5084    964  RISE       1
IN_MUX_bfv_2_10_0_/carryinitout        ICE_CARRY_IN_MUX             196              5281    964  RISE       1
clk_div_RNILFN9_9_LC_2_10_0/carryin    LogicCell40_SEQ_MODE_0000      0              5281    964  RISE       1
clk_div_RNILFN9_9_LC_2_10_0/carryout   LogicCell40_SEQ_MODE_0000    126              5407    964  RISE       1
clk_div_RNIAAMP_10_LC_2_10_1/carryin   LogicCell40_SEQ_MODE_0000      0              5407    964  RISE       1
clk_div_RNIAAMP_10_LC_2_10_1/carryout  LogicCell40_SEQ_MODE_0000    126              5533    964  RISE       1
I__115/I                               InMux                          0              5533    964  RISE       1
I__115/O                               InMux                        259              5793    964  RISE       1
clk_div_RNI06L91_11_LC_2_10_2/in3      LogicCell40_SEQ_MODE_0000      0              5793    964  RISE       1
clk_div_RNI06L91_11_LC_2_10_2/ltout    LogicCell40_SEQ_MODE_0000    274              6066    964  FALL       1
I__114/I                               CascadeMux                     0              6066    964  FALL       1
I__114/O                               CascadeMux                     0              6066    964  FALL       1
clk_div_RNIM1KP1_11_LC_2_10_3/in2      LogicCell40_SEQ_MODE_0000      0              6066    964  FALL       1
clk_div_RNIM1KP1_11_LC_2_10_3/lcout    LogicCell40_SEQ_MODE_0000    379              6445    964  RISE       9
I__130/I                               LocalMux                       0              6445    964  RISE       1
I__130/O                               LocalMux                     330              6775    964  RISE       1
I__132/I                               CEMux                          0              6775    964  RISE       1
I__132/O                               CEMux                        603              7378    964  RISE       1
cntr_7_LC_2_11_7/ce                    LogicCell40_SEQ_MODE_1000      0              7378    964  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__140/I                                          ClkMux                         0              2153  RISE       1
I__140/O                                          ClkMux                       309              2461  RISE       1
cntr_7_LC_2_11_7/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_2_10_5/lcout
Path End         : PORT_r_LC_1_11_2/ce
Capture Clock    : PORT_r_LC_1_11_2/clk
Setup Constraint : 5880p
Path slack       : 963p

Capture Clock Arrival Time (top|CLK:R#2)   5880
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             8341

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         4377
---------------------------------------   ---- 
End-of-path arrival time (ps)             7378
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__139/I                                          ClkMux                         0              2153  RISE       1
I__139/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_2_10_5/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_2_10_5/lcout              LogicCell40_SEQ_MODE_1000    540              3001    964  RISE       3
I__102/I                               Odrv4                          0              3001    964  RISE       1
I__102/O                               Odrv4                        351              3352    964  RISE       1
I__105/I                               LocalMux                       0              3352    964  RISE       1
I__105/O                               LocalMux                     330              3682    964  RISE       1
I__108/I                               InMux                          0              3682    964  RISE       1
I__108/O                               InMux                        259              3941    964  RISE       1
clk_div_RNI91U1_1_LC_2_9_0/in1         LogicCell40_SEQ_MODE_0000      0              3941    964  RISE       1
clk_div_RNI91U1_1_LC_2_9_0/carryout    LogicCell40_SEQ_MODE_0000    259              4201    964  RISE       1
clk_div_RNIF3T2_2_LC_2_9_1/carryin     LogicCell40_SEQ_MODE_0000      0              4201    964  RISE       1
clk_div_RNIF3T2_2_LC_2_9_1/carryout    LogicCell40_SEQ_MODE_0000    126              4327    964  RISE       1
clk_div_RNIM6S3_3_LC_2_9_2/carryin     LogicCell40_SEQ_MODE_0000      0              4327    964  RISE       1
clk_div_RNIM6S3_3_LC_2_9_2/carryout    LogicCell40_SEQ_MODE_0000    126              4453    964  RISE       1
clk_div_RNIUAR4_4_LC_2_9_3/carryin     LogicCell40_SEQ_MODE_0000      0              4453    964  RISE       1
clk_div_RNIUAR4_4_LC_2_9_3/carryout    LogicCell40_SEQ_MODE_0000    126              4579    964  RISE       1
clk_div_RNI7GQ5_5_LC_2_9_4/carryin     LogicCell40_SEQ_MODE_0000      0              4579    964  RISE       1
clk_div_RNI7GQ5_5_LC_2_9_4/carryout    LogicCell40_SEQ_MODE_0000    126              4706    964  RISE       1
clk_div_RNIHMP6_6_LC_2_9_5/carryin     LogicCell40_SEQ_MODE_0000      0              4706    964  RISE       1
clk_div_RNIHMP6_6_LC_2_9_5/carryout    LogicCell40_SEQ_MODE_0000    126              4832    964  RISE       1
clk_div_RNISTO7_7_LC_2_9_6/carryin     LogicCell40_SEQ_MODE_0000      0              4832    964  RISE       1
clk_div_RNISTO7_7_LC_2_9_6/carryout    LogicCell40_SEQ_MODE_0000    126              4958    964  RISE       1
clk_div_RNI86O8_8_LC_2_9_7/carryin     LogicCell40_SEQ_MODE_0000      0              4958    964  RISE       1
clk_div_RNI86O8_8_LC_2_9_7/carryout    LogicCell40_SEQ_MODE_0000    126              5084    964  RISE       1
IN_MUX_bfv_2_10_0_/carryinitin         ICE_CARRY_IN_MUX               0              5084    964  RISE       1
IN_MUX_bfv_2_10_0_/carryinitout        ICE_CARRY_IN_MUX             196              5281    964  RISE       1
clk_div_RNILFN9_9_LC_2_10_0/carryin    LogicCell40_SEQ_MODE_0000      0              5281    964  RISE       1
clk_div_RNILFN9_9_LC_2_10_0/carryout   LogicCell40_SEQ_MODE_0000    126              5407    964  RISE       1
clk_div_RNIAAMP_10_LC_2_10_1/carryin   LogicCell40_SEQ_MODE_0000      0              5407    964  RISE       1
clk_div_RNIAAMP_10_LC_2_10_1/carryout  LogicCell40_SEQ_MODE_0000    126              5533    964  RISE       1
I__115/I                               InMux                          0              5533    964  RISE       1
I__115/O                               InMux                        259              5793    964  RISE       1
clk_div_RNI06L91_11_LC_2_10_2/in3      LogicCell40_SEQ_MODE_0000      0              5793    964  RISE       1
clk_div_RNI06L91_11_LC_2_10_2/ltout    LogicCell40_SEQ_MODE_0000    274              6066    964  FALL       1
I__114/I                               CascadeMux                     0              6066    964  FALL       1
I__114/O                               CascadeMux                     0              6066    964  FALL       1
clk_div_RNIM1KP1_11_LC_2_10_3/in2      LogicCell40_SEQ_MODE_0000      0              6066    964  FALL       1
clk_div_RNIM1KP1_11_LC_2_10_3/lcout    LogicCell40_SEQ_MODE_0000    379              6445    964  RISE       9
I__131/I                               LocalMux                       0              6445    964  RISE       1
I__131/O                               LocalMux                     330              6775    964  RISE       1
I__133/I                               CEMux                          0              6775    964  RISE       1
I__133/O                               CEMux                        603              7378    964  RISE       1
PORT_r_LC_1_11_2/ce                    LogicCell40_SEQ_MODE_1000      0              7378    964  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__138/I                                          ClkMux                         0              2153  RISE       1
I__138/O                                          ClkMux                       309              2461  RISE       1
PORT_r_LC_1_11_2/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_2_10_5/lcout
Path End         : cntr_6_LC_2_11_6/ce
Capture Clock    : cntr_6_LC_2_11_6/clk
Setup Constraint : 5880p
Path slack       : 963p

Capture Clock Arrival Time (top|CLK:R#2)   5880
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             8341

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         4377
---------------------------------------   ---- 
End-of-path arrival time (ps)             7378
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__139/I                                          ClkMux                         0              2153  RISE       1
I__139/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_2_10_5/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_2_10_5/lcout              LogicCell40_SEQ_MODE_1000    540              3001    964  RISE       3
I__102/I                               Odrv4                          0              3001    964  RISE       1
I__102/O                               Odrv4                        351              3352    964  RISE       1
I__105/I                               LocalMux                       0              3352    964  RISE       1
I__105/O                               LocalMux                     330              3682    964  RISE       1
I__108/I                               InMux                          0              3682    964  RISE       1
I__108/O                               InMux                        259              3941    964  RISE       1
clk_div_RNI91U1_1_LC_2_9_0/in1         LogicCell40_SEQ_MODE_0000      0              3941    964  RISE       1
clk_div_RNI91U1_1_LC_2_9_0/carryout    LogicCell40_SEQ_MODE_0000    259              4201    964  RISE       1
clk_div_RNIF3T2_2_LC_2_9_1/carryin     LogicCell40_SEQ_MODE_0000      0              4201    964  RISE       1
clk_div_RNIF3T2_2_LC_2_9_1/carryout    LogicCell40_SEQ_MODE_0000    126              4327    964  RISE       1
clk_div_RNIM6S3_3_LC_2_9_2/carryin     LogicCell40_SEQ_MODE_0000      0              4327    964  RISE       1
clk_div_RNIM6S3_3_LC_2_9_2/carryout    LogicCell40_SEQ_MODE_0000    126              4453    964  RISE       1
clk_div_RNIUAR4_4_LC_2_9_3/carryin     LogicCell40_SEQ_MODE_0000      0              4453    964  RISE       1
clk_div_RNIUAR4_4_LC_2_9_3/carryout    LogicCell40_SEQ_MODE_0000    126              4579    964  RISE       1
clk_div_RNI7GQ5_5_LC_2_9_4/carryin     LogicCell40_SEQ_MODE_0000      0              4579    964  RISE       1
clk_div_RNI7GQ5_5_LC_2_9_4/carryout    LogicCell40_SEQ_MODE_0000    126              4706    964  RISE       1
clk_div_RNIHMP6_6_LC_2_9_5/carryin     LogicCell40_SEQ_MODE_0000      0              4706    964  RISE       1
clk_div_RNIHMP6_6_LC_2_9_5/carryout    LogicCell40_SEQ_MODE_0000    126              4832    964  RISE       1
clk_div_RNISTO7_7_LC_2_9_6/carryin     LogicCell40_SEQ_MODE_0000      0              4832    964  RISE       1
clk_div_RNISTO7_7_LC_2_9_6/carryout    LogicCell40_SEQ_MODE_0000    126              4958    964  RISE       1
clk_div_RNI86O8_8_LC_2_9_7/carryin     LogicCell40_SEQ_MODE_0000      0              4958    964  RISE       1
clk_div_RNI86O8_8_LC_2_9_7/carryout    LogicCell40_SEQ_MODE_0000    126              5084    964  RISE       1
IN_MUX_bfv_2_10_0_/carryinitin         ICE_CARRY_IN_MUX               0              5084    964  RISE       1
IN_MUX_bfv_2_10_0_/carryinitout        ICE_CARRY_IN_MUX             196              5281    964  RISE       1
clk_div_RNILFN9_9_LC_2_10_0/carryin    LogicCell40_SEQ_MODE_0000      0              5281    964  RISE       1
clk_div_RNILFN9_9_LC_2_10_0/carryout   LogicCell40_SEQ_MODE_0000    126              5407    964  RISE       1
clk_div_RNIAAMP_10_LC_2_10_1/carryin   LogicCell40_SEQ_MODE_0000      0              5407    964  RISE       1
clk_div_RNIAAMP_10_LC_2_10_1/carryout  LogicCell40_SEQ_MODE_0000    126              5533    964  RISE       1
I__115/I                               InMux                          0              5533    964  RISE       1
I__115/O                               InMux                        259              5793    964  RISE       1
clk_div_RNI06L91_11_LC_2_10_2/in3      LogicCell40_SEQ_MODE_0000      0              5793    964  RISE       1
clk_div_RNI06L91_11_LC_2_10_2/ltout    LogicCell40_SEQ_MODE_0000    274              6066    964  FALL       1
I__114/I                               CascadeMux                     0              6066    964  FALL       1
I__114/O                               CascadeMux                     0              6066    964  FALL       1
clk_div_RNIM1KP1_11_LC_2_10_3/in2      LogicCell40_SEQ_MODE_0000      0              6066    964  FALL       1
clk_div_RNIM1KP1_11_LC_2_10_3/lcout    LogicCell40_SEQ_MODE_0000    379              6445    964  RISE       9
I__130/I                               LocalMux                       0              6445    964  RISE       1
I__130/O                               LocalMux                     330              6775    964  RISE       1
I__132/I                               CEMux                          0              6775    964  RISE       1
I__132/O                               CEMux                        603              7378    964  RISE       1
cntr_6_LC_2_11_6/ce                    LogicCell40_SEQ_MODE_1000      0              7378    964  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__140/I                                          ClkMux                         0              2153  RISE       1
I__140/O                                          ClkMux                       309              2461  RISE       1
cntr_6_LC_2_11_6/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_2_10_5/lcout
Path End         : cntr_5_LC_2_11_5/ce
Capture Clock    : cntr_5_LC_2_11_5/clk
Setup Constraint : 5880p
Path slack       : 963p

Capture Clock Arrival Time (top|CLK:R#2)   5880
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             8341

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         4377
---------------------------------------   ---- 
End-of-path arrival time (ps)             7378
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__139/I                                          ClkMux                         0              2153  RISE       1
I__139/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_2_10_5/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_2_10_5/lcout              LogicCell40_SEQ_MODE_1000    540              3001    964  RISE       3
I__102/I                               Odrv4                          0              3001    964  RISE       1
I__102/O                               Odrv4                        351              3352    964  RISE       1
I__105/I                               LocalMux                       0              3352    964  RISE       1
I__105/O                               LocalMux                     330              3682    964  RISE       1
I__108/I                               InMux                          0              3682    964  RISE       1
I__108/O                               InMux                        259              3941    964  RISE       1
clk_div_RNI91U1_1_LC_2_9_0/in1         LogicCell40_SEQ_MODE_0000      0              3941    964  RISE       1
clk_div_RNI91U1_1_LC_2_9_0/carryout    LogicCell40_SEQ_MODE_0000    259              4201    964  RISE       1
clk_div_RNIF3T2_2_LC_2_9_1/carryin     LogicCell40_SEQ_MODE_0000      0              4201    964  RISE       1
clk_div_RNIF3T2_2_LC_2_9_1/carryout    LogicCell40_SEQ_MODE_0000    126              4327    964  RISE       1
clk_div_RNIM6S3_3_LC_2_9_2/carryin     LogicCell40_SEQ_MODE_0000      0              4327    964  RISE       1
clk_div_RNIM6S3_3_LC_2_9_2/carryout    LogicCell40_SEQ_MODE_0000    126              4453    964  RISE       1
clk_div_RNIUAR4_4_LC_2_9_3/carryin     LogicCell40_SEQ_MODE_0000      0              4453    964  RISE       1
clk_div_RNIUAR4_4_LC_2_9_3/carryout    LogicCell40_SEQ_MODE_0000    126              4579    964  RISE       1
clk_div_RNI7GQ5_5_LC_2_9_4/carryin     LogicCell40_SEQ_MODE_0000      0              4579    964  RISE       1
clk_div_RNI7GQ5_5_LC_2_9_4/carryout    LogicCell40_SEQ_MODE_0000    126              4706    964  RISE       1
clk_div_RNIHMP6_6_LC_2_9_5/carryin     LogicCell40_SEQ_MODE_0000      0              4706    964  RISE       1
clk_div_RNIHMP6_6_LC_2_9_5/carryout    LogicCell40_SEQ_MODE_0000    126              4832    964  RISE       1
clk_div_RNISTO7_7_LC_2_9_6/carryin     LogicCell40_SEQ_MODE_0000      0              4832    964  RISE       1
clk_div_RNISTO7_7_LC_2_9_6/carryout    LogicCell40_SEQ_MODE_0000    126              4958    964  RISE       1
clk_div_RNI86O8_8_LC_2_9_7/carryin     LogicCell40_SEQ_MODE_0000      0              4958    964  RISE       1
clk_div_RNI86O8_8_LC_2_9_7/carryout    LogicCell40_SEQ_MODE_0000    126              5084    964  RISE       1
IN_MUX_bfv_2_10_0_/carryinitin         ICE_CARRY_IN_MUX               0              5084    964  RISE       1
IN_MUX_bfv_2_10_0_/carryinitout        ICE_CARRY_IN_MUX             196              5281    964  RISE       1
clk_div_RNILFN9_9_LC_2_10_0/carryin    LogicCell40_SEQ_MODE_0000      0              5281    964  RISE       1
clk_div_RNILFN9_9_LC_2_10_0/carryout   LogicCell40_SEQ_MODE_0000    126              5407    964  RISE       1
clk_div_RNIAAMP_10_LC_2_10_1/carryin   LogicCell40_SEQ_MODE_0000      0              5407    964  RISE       1
clk_div_RNIAAMP_10_LC_2_10_1/carryout  LogicCell40_SEQ_MODE_0000    126              5533    964  RISE       1
I__115/I                               InMux                          0              5533    964  RISE       1
I__115/O                               InMux                        259              5793    964  RISE       1
clk_div_RNI06L91_11_LC_2_10_2/in3      LogicCell40_SEQ_MODE_0000      0              5793    964  RISE       1
clk_div_RNI06L91_11_LC_2_10_2/ltout    LogicCell40_SEQ_MODE_0000    274              6066    964  FALL       1
I__114/I                               CascadeMux                     0              6066    964  FALL       1
I__114/O                               CascadeMux                     0              6066    964  FALL       1
clk_div_RNIM1KP1_11_LC_2_10_3/in2      LogicCell40_SEQ_MODE_0000      0              6066    964  FALL       1
clk_div_RNIM1KP1_11_LC_2_10_3/lcout    LogicCell40_SEQ_MODE_0000    379              6445    964  RISE       9
I__130/I                               LocalMux                       0              6445    964  RISE       1
I__130/O                               LocalMux                     330              6775    964  RISE       1
I__132/I                               CEMux                          0              6775    964  RISE       1
I__132/O                               CEMux                        603              7378    964  RISE       1
cntr_5_LC_2_11_5/ce                    LogicCell40_SEQ_MODE_1000      0              7378    964  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__140/I                                          ClkMux                         0              2153  RISE       1
I__140/O                                          ClkMux                       309              2461  RISE       1
cntr_5_LC_2_11_5/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_2_10_5/lcout
Path End         : cntr_4_LC_2_11_4/ce
Capture Clock    : cntr_4_LC_2_11_4/clk
Setup Constraint : 5880p
Path slack       : 963p

Capture Clock Arrival Time (top|CLK:R#2)   5880
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             8341

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         4377
---------------------------------------   ---- 
End-of-path arrival time (ps)             7378
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__139/I                                          ClkMux                         0              2153  RISE       1
I__139/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_2_10_5/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_2_10_5/lcout              LogicCell40_SEQ_MODE_1000    540              3001    964  RISE       3
I__102/I                               Odrv4                          0              3001    964  RISE       1
I__102/O                               Odrv4                        351              3352    964  RISE       1
I__105/I                               LocalMux                       0              3352    964  RISE       1
I__105/O                               LocalMux                     330              3682    964  RISE       1
I__108/I                               InMux                          0              3682    964  RISE       1
I__108/O                               InMux                        259              3941    964  RISE       1
clk_div_RNI91U1_1_LC_2_9_0/in1         LogicCell40_SEQ_MODE_0000      0              3941    964  RISE       1
clk_div_RNI91U1_1_LC_2_9_0/carryout    LogicCell40_SEQ_MODE_0000    259              4201    964  RISE       1
clk_div_RNIF3T2_2_LC_2_9_1/carryin     LogicCell40_SEQ_MODE_0000      0              4201    964  RISE       1
clk_div_RNIF3T2_2_LC_2_9_1/carryout    LogicCell40_SEQ_MODE_0000    126              4327    964  RISE       1
clk_div_RNIM6S3_3_LC_2_9_2/carryin     LogicCell40_SEQ_MODE_0000      0              4327    964  RISE       1
clk_div_RNIM6S3_3_LC_2_9_2/carryout    LogicCell40_SEQ_MODE_0000    126              4453    964  RISE       1
clk_div_RNIUAR4_4_LC_2_9_3/carryin     LogicCell40_SEQ_MODE_0000      0              4453    964  RISE       1
clk_div_RNIUAR4_4_LC_2_9_3/carryout    LogicCell40_SEQ_MODE_0000    126              4579    964  RISE       1
clk_div_RNI7GQ5_5_LC_2_9_4/carryin     LogicCell40_SEQ_MODE_0000      0              4579    964  RISE       1
clk_div_RNI7GQ5_5_LC_2_9_4/carryout    LogicCell40_SEQ_MODE_0000    126              4706    964  RISE       1
clk_div_RNIHMP6_6_LC_2_9_5/carryin     LogicCell40_SEQ_MODE_0000      0              4706    964  RISE       1
clk_div_RNIHMP6_6_LC_2_9_5/carryout    LogicCell40_SEQ_MODE_0000    126              4832    964  RISE       1
clk_div_RNISTO7_7_LC_2_9_6/carryin     LogicCell40_SEQ_MODE_0000      0              4832    964  RISE       1
clk_div_RNISTO7_7_LC_2_9_6/carryout    LogicCell40_SEQ_MODE_0000    126              4958    964  RISE       1
clk_div_RNI86O8_8_LC_2_9_7/carryin     LogicCell40_SEQ_MODE_0000      0              4958    964  RISE       1
clk_div_RNI86O8_8_LC_2_9_7/carryout    LogicCell40_SEQ_MODE_0000    126              5084    964  RISE       1
IN_MUX_bfv_2_10_0_/carryinitin         ICE_CARRY_IN_MUX               0              5084    964  RISE       1
IN_MUX_bfv_2_10_0_/carryinitout        ICE_CARRY_IN_MUX             196              5281    964  RISE       1
clk_div_RNILFN9_9_LC_2_10_0/carryin    LogicCell40_SEQ_MODE_0000      0              5281    964  RISE       1
clk_div_RNILFN9_9_LC_2_10_0/carryout   LogicCell40_SEQ_MODE_0000    126              5407    964  RISE       1
clk_div_RNIAAMP_10_LC_2_10_1/carryin   LogicCell40_SEQ_MODE_0000      0              5407    964  RISE       1
clk_div_RNIAAMP_10_LC_2_10_1/carryout  LogicCell40_SEQ_MODE_0000    126              5533    964  RISE       1
I__115/I                               InMux                          0              5533    964  RISE       1
I__115/O                               InMux                        259              5793    964  RISE       1
clk_div_RNI06L91_11_LC_2_10_2/in3      LogicCell40_SEQ_MODE_0000      0              5793    964  RISE       1
clk_div_RNI06L91_11_LC_2_10_2/ltout    LogicCell40_SEQ_MODE_0000    274              6066    964  FALL       1
I__114/I                               CascadeMux                     0              6066    964  FALL       1
I__114/O                               CascadeMux                     0              6066    964  FALL       1
clk_div_RNIM1KP1_11_LC_2_10_3/in2      LogicCell40_SEQ_MODE_0000      0              6066    964  FALL       1
clk_div_RNIM1KP1_11_LC_2_10_3/lcout    LogicCell40_SEQ_MODE_0000    379              6445    964  RISE       9
I__130/I                               LocalMux                       0              6445    964  RISE       1
I__130/O                               LocalMux                     330              6775    964  RISE       1
I__132/I                               CEMux                          0              6775    964  RISE       1
I__132/O                               CEMux                        603              7378    964  RISE       1
cntr_4_LC_2_11_4/ce                    LogicCell40_SEQ_MODE_1000      0              7378    964  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__140/I                                          ClkMux                         0              2153  RISE       1
I__140/O                                          ClkMux                       309              2461  RISE       1
cntr_4_LC_2_11_4/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_2_10_5/lcout
Path End         : cntr_3_LC_2_11_3/ce
Capture Clock    : cntr_3_LC_2_11_3/clk
Setup Constraint : 5880p
Path slack       : 963p

Capture Clock Arrival Time (top|CLK:R#2)   5880
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             8341

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         4377
---------------------------------------   ---- 
End-of-path arrival time (ps)             7378
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__139/I                                          ClkMux                         0              2153  RISE       1
I__139/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_2_10_5/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_2_10_5/lcout              LogicCell40_SEQ_MODE_1000    540              3001    964  RISE       3
I__102/I                               Odrv4                          0              3001    964  RISE       1
I__102/O                               Odrv4                        351              3352    964  RISE       1
I__105/I                               LocalMux                       0              3352    964  RISE       1
I__105/O                               LocalMux                     330              3682    964  RISE       1
I__108/I                               InMux                          0              3682    964  RISE       1
I__108/O                               InMux                        259              3941    964  RISE       1
clk_div_RNI91U1_1_LC_2_9_0/in1         LogicCell40_SEQ_MODE_0000      0              3941    964  RISE       1
clk_div_RNI91U1_1_LC_2_9_0/carryout    LogicCell40_SEQ_MODE_0000    259              4201    964  RISE       1
clk_div_RNIF3T2_2_LC_2_9_1/carryin     LogicCell40_SEQ_MODE_0000      0              4201    964  RISE       1
clk_div_RNIF3T2_2_LC_2_9_1/carryout    LogicCell40_SEQ_MODE_0000    126              4327    964  RISE       1
clk_div_RNIM6S3_3_LC_2_9_2/carryin     LogicCell40_SEQ_MODE_0000      0              4327    964  RISE       1
clk_div_RNIM6S3_3_LC_2_9_2/carryout    LogicCell40_SEQ_MODE_0000    126              4453    964  RISE       1
clk_div_RNIUAR4_4_LC_2_9_3/carryin     LogicCell40_SEQ_MODE_0000      0              4453    964  RISE       1
clk_div_RNIUAR4_4_LC_2_9_3/carryout    LogicCell40_SEQ_MODE_0000    126              4579    964  RISE       1
clk_div_RNI7GQ5_5_LC_2_9_4/carryin     LogicCell40_SEQ_MODE_0000      0              4579    964  RISE       1
clk_div_RNI7GQ5_5_LC_2_9_4/carryout    LogicCell40_SEQ_MODE_0000    126              4706    964  RISE       1
clk_div_RNIHMP6_6_LC_2_9_5/carryin     LogicCell40_SEQ_MODE_0000      0              4706    964  RISE       1
clk_div_RNIHMP6_6_LC_2_9_5/carryout    LogicCell40_SEQ_MODE_0000    126              4832    964  RISE       1
clk_div_RNISTO7_7_LC_2_9_6/carryin     LogicCell40_SEQ_MODE_0000      0              4832    964  RISE       1
clk_div_RNISTO7_7_LC_2_9_6/carryout    LogicCell40_SEQ_MODE_0000    126              4958    964  RISE       1
clk_div_RNI86O8_8_LC_2_9_7/carryin     LogicCell40_SEQ_MODE_0000      0              4958    964  RISE       1
clk_div_RNI86O8_8_LC_2_9_7/carryout    LogicCell40_SEQ_MODE_0000    126              5084    964  RISE       1
IN_MUX_bfv_2_10_0_/carryinitin         ICE_CARRY_IN_MUX               0              5084    964  RISE       1
IN_MUX_bfv_2_10_0_/carryinitout        ICE_CARRY_IN_MUX             196              5281    964  RISE       1
clk_div_RNILFN9_9_LC_2_10_0/carryin    LogicCell40_SEQ_MODE_0000      0              5281    964  RISE       1
clk_div_RNILFN9_9_LC_2_10_0/carryout   LogicCell40_SEQ_MODE_0000    126              5407    964  RISE       1
clk_div_RNIAAMP_10_LC_2_10_1/carryin   LogicCell40_SEQ_MODE_0000      0              5407    964  RISE       1
clk_div_RNIAAMP_10_LC_2_10_1/carryout  LogicCell40_SEQ_MODE_0000    126              5533    964  RISE       1
I__115/I                               InMux                          0              5533    964  RISE       1
I__115/O                               InMux                        259              5793    964  RISE       1
clk_div_RNI06L91_11_LC_2_10_2/in3      LogicCell40_SEQ_MODE_0000      0              5793    964  RISE       1
clk_div_RNI06L91_11_LC_2_10_2/ltout    LogicCell40_SEQ_MODE_0000    274              6066    964  FALL       1
I__114/I                               CascadeMux                     0              6066    964  FALL       1
I__114/O                               CascadeMux                     0              6066    964  FALL       1
clk_div_RNIM1KP1_11_LC_2_10_3/in2      LogicCell40_SEQ_MODE_0000      0              6066    964  FALL       1
clk_div_RNIM1KP1_11_LC_2_10_3/lcout    LogicCell40_SEQ_MODE_0000    379              6445    964  RISE       9
I__130/I                               LocalMux                       0              6445    964  RISE       1
I__130/O                               LocalMux                     330              6775    964  RISE       1
I__132/I                               CEMux                          0              6775    964  RISE       1
I__132/O                               CEMux                        603              7378    964  RISE       1
cntr_3_LC_2_11_3/ce                    LogicCell40_SEQ_MODE_1000      0              7378    964  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__140/I                                          ClkMux                         0              2153  RISE       1
I__140/O                                          ClkMux                       309              2461  RISE       1
cntr_3_LC_2_11_3/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_2_10_5/lcout
Path End         : cntr_2_LC_2_11_2/ce
Capture Clock    : cntr_2_LC_2_11_2/clk
Setup Constraint : 5880p
Path slack       : 963p

Capture Clock Arrival Time (top|CLK:R#2)   5880
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             8341

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         4377
---------------------------------------   ---- 
End-of-path arrival time (ps)             7378
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__139/I                                          ClkMux                         0              2153  RISE       1
I__139/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_2_10_5/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_2_10_5/lcout              LogicCell40_SEQ_MODE_1000    540              3001    964  RISE       3
I__102/I                               Odrv4                          0              3001    964  RISE       1
I__102/O                               Odrv4                        351              3352    964  RISE       1
I__105/I                               LocalMux                       0              3352    964  RISE       1
I__105/O                               LocalMux                     330              3682    964  RISE       1
I__108/I                               InMux                          0              3682    964  RISE       1
I__108/O                               InMux                        259              3941    964  RISE       1
clk_div_RNI91U1_1_LC_2_9_0/in1         LogicCell40_SEQ_MODE_0000      0              3941    964  RISE       1
clk_div_RNI91U1_1_LC_2_9_0/carryout    LogicCell40_SEQ_MODE_0000    259              4201    964  RISE       1
clk_div_RNIF3T2_2_LC_2_9_1/carryin     LogicCell40_SEQ_MODE_0000      0              4201    964  RISE       1
clk_div_RNIF3T2_2_LC_2_9_1/carryout    LogicCell40_SEQ_MODE_0000    126              4327    964  RISE       1
clk_div_RNIM6S3_3_LC_2_9_2/carryin     LogicCell40_SEQ_MODE_0000      0              4327    964  RISE       1
clk_div_RNIM6S3_3_LC_2_9_2/carryout    LogicCell40_SEQ_MODE_0000    126              4453    964  RISE       1
clk_div_RNIUAR4_4_LC_2_9_3/carryin     LogicCell40_SEQ_MODE_0000      0              4453    964  RISE       1
clk_div_RNIUAR4_4_LC_2_9_3/carryout    LogicCell40_SEQ_MODE_0000    126              4579    964  RISE       1
clk_div_RNI7GQ5_5_LC_2_9_4/carryin     LogicCell40_SEQ_MODE_0000      0              4579    964  RISE       1
clk_div_RNI7GQ5_5_LC_2_9_4/carryout    LogicCell40_SEQ_MODE_0000    126              4706    964  RISE       1
clk_div_RNIHMP6_6_LC_2_9_5/carryin     LogicCell40_SEQ_MODE_0000      0              4706    964  RISE       1
clk_div_RNIHMP6_6_LC_2_9_5/carryout    LogicCell40_SEQ_MODE_0000    126              4832    964  RISE       1
clk_div_RNISTO7_7_LC_2_9_6/carryin     LogicCell40_SEQ_MODE_0000      0              4832    964  RISE       1
clk_div_RNISTO7_7_LC_2_9_6/carryout    LogicCell40_SEQ_MODE_0000    126              4958    964  RISE       1
clk_div_RNI86O8_8_LC_2_9_7/carryin     LogicCell40_SEQ_MODE_0000      0              4958    964  RISE       1
clk_div_RNI86O8_8_LC_2_9_7/carryout    LogicCell40_SEQ_MODE_0000    126              5084    964  RISE       1
IN_MUX_bfv_2_10_0_/carryinitin         ICE_CARRY_IN_MUX               0              5084    964  RISE       1
IN_MUX_bfv_2_10_0_/carryinitout        ICE_CARRY_IN_MUX             196              5281    964  RISE       1
clk_div_RNILFN9_9_LC_2_10_0/carryin    LogicCell40_SEQ_MODE_0000      0              5281    964  RISE       1
clk_div_RNILFN9_9_LC_2_10_0/carryout   LogicCell40_SEQ_MODE_0000    126              5407    964  RISE       1
clk_div_RNIAAMP_10_LC_2_10_1/carryin   LogicCell40_SEQ_MODE_0000      0              5407    964  RISE       1
clk_div_RNIAAMP_10_LC_2_10_1/carryout  LogicCell40_SEQ_MODE_0000    126              5533    964  RISE       1
I__115/I                               InMux                          0              5533    964  RISE       1
I__115/O                               InMux                        259              5793    964  RISE       1
clk_div_RNI06L91_11_LC_2_10_2/in3      LogicCell40_SEQ_MODE_0000      0              5793    964  RISE       1
clk_div_RNI06L91_11_LC_2_10_2/ltout    LogicCell40_SEQ_MODE_0000    274              6066    964  FALL       1
I__114/I                               CascadeMux                     0              6066    964  FALL       1
I__114/O                               CascadeMux                     0              6066    964  FALL       1
clk_div_RNIM1KP1_11_LC_2_10_3/in2      LogicCell40_SEQ_MODE_0000      0              6066    964  FALL       1
clk_div_RNIM1KP1_11_LC_2_10_3/lcout    LogicCell40_SEQ_MODE_0000    379              6445    964  RISE       9
I__130/I                               LocalMux                       0              6445    964  RISE       1
I__130/O                               LocalMux                     330              6775    964  RISE       1
I__132/I                               CEMux                          0              6775    964  RISE       1
I__132/O                               CEMux                        603              7378    964  RISE       1
cntr_2_LC_2_11_2/ce                    LogicCell40_SEQ_MODE_1000      0              7378    964  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__140/I                                          ClkMux                         0              2153  RISE       1
I__140/O                                          ClkMux                       309              2461  RISE       1
cntr_2_LC_2_11_2/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_2_10_5/lcout
Path End         : cntr_1_LC_2_11_1/ce
Capture Clock    : cntr_1_LC_2_11_1/clk
Setup Constraint : 5880p
Path slack       : 963p

Capture Clock Arrival Time (top|CLK:R#2)   5880
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             8341

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         4377
---------------------------------------   ---- 
End-of-path arrival time (ps)             7378
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__139/I                                          ClkMux                         0              2153  RISE       1
I__139/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_2_10_5/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_2_10_5/lcout              LogicCell40_SEQ_MODE_1000    540              3001    964  RISE       3
I__102/I                               Odrv4                          0              3001    964  RISE       1
I__102/O                               Odrv4                        351              3352    964  RISE       1
I__105/I                               LocalMux                       0              3352    964  RISE       1
I__105/O                               LocalMux                     330              3682    964  RISE       1
I__108/I                               InMux                          0              3682    964  RISE       1
I__108/O                               InMux                        259              3941    964  RISE       1
clk_div_RNI91U1_1_LC_2_9_0/in1         LogicCell40_SEQ_MODE_0000      0              3941    964  RISE       1
clk_div_RNI91U1_1_LC_2_9_0/carryout    LogicCell40_SEQ_MODE_0000    259              4201    964  RISE       1
clk_div_RNIF3T2_2_LC_2_9_1/carryin     LogicCell40_SEQ_MODE_0000      0              4201    964  RISE       1
clk_div_RNIF3T2_2_LC_2_9_1/carryout    LogicCell40_SEQ_MODE_0000    126              4327    964  RISE       1
clk_div_RNIM6S3_3_LC_2_9_2/carryin     LogicCell40_SEQ_MODE_0000      0              4327    964  RISE       1
clk_div_RNIM6S3_3_LC_2_9_2/carryout    LogicCell40_SEQ_MODE_0000    126              4453    964  RISE       1
clk_div_RNIUAR4_4_LC_2_9_3/carryin     LogicCell40_SEQ_MODE_0000      0              4453    964  RISE       1
clk_div_RNIUAR4_4_LC_2_9_3/carryout    LogicCell40_SEQ_MODE_0000    126              4579    964  RISE       1
clk_div_RNI7GQ5_5_LC_2_9_4/carryin     LogicCell40_SEQ_MODE_0000      0              4579    964  RISE       1
clk_div_RNI7GQ5_5_LC_2_9_4/carryout    LogicCell40_SEQ_MODE_0000    126              4706    964  RISE       1
clk_div_RNIHMP6_6_LC_2_9_5/carryin     LogicCell40_SEQ_MODE_0000      0              4706    964  RISE       1
clk_div_RNIHMP6_6_LC_2_9_5/carryout    LogicCell40_SEQ_MODE_0000    126              4832    964  RISE       1
clk_div_RNISTO7_7_LC_2_9_6/carryin     LogicCell40_SEQ_MODE_0000      0              4832    964  RISE       1
clk_div_RNISTO7_7_LC_2_9_6/carryout    LogicCell40_SEQ_MODE_0000    126              4958    964  RISE       1
clk_div_RNI86O8_8_LC_2_9_7/carryin     LogicCell40_SEQ_MODE_0000      0              4958    964  RISE       1
clk_div_RNI86O8_8_LC_2_9_7/carryout    LogicCell40_SEQ_MODE_0000    126              5084    964  RISE       1
IN_MUX_bfv_2_10_0_/carryinitin         ICE_CARRY_IN_MUX               0              5084    964  RISE       1
IN_MUX_bfv_2_10_0_/carryinitout        ICE_CARRY_IN_MUX             196              5281    964  RISE       1
clk_div_RNILFN9_9_LC_2_10_0/carryin    LogicCell40_SEQ_MODE_0000      0              5281    964  RISE       1
clk_div_RNILFN9_9_LC_2_10_0/carryout   LogicCell40_SEQ_MODE_0000    126              5407    964  RISE       1
clk_div_RNIAAMP_10_LC_2_10_1/carryin   LogicCell40_SEQ_MODE_0000      0              5407    964  RISE       1
clk_div_RNIAAMP_10_LC_2_10_1/carryout  LogicCell40_SEQ_MODE_0000    126              5533    964  RISE       1
I__115/I                               InMux                          0              5533    964  RISE       1
I__115/O                               InMux                        259              5793    964  RISE       1
clk_div_RNI06L91_11_LC_2_10_2/in3      LogicCell40_SEQ_MODE_0000      0              5793    964  RISE       1
clk_div_RNI06L91_11_LC_2_10_2/ltout    LogicCell40_SEQ_MODE_0000    274              6066    964  FALL       1
I__114/I                               CascadeMux                     0              6066    964  FALL       1
I__114/O                               CascadeMux                     0              6066    964  FALL       1
clk_div_RNIM1KP1_11_LC_2_10_3/in2      LogicCell40_SEQ_MODE_0000      0              6066    964  FALL       1
clk_div_RNIM1KP1_11_LC_2_10_3/lcout    LogicCell40_SEQ_MODE_0000    379              6445    964  RISE       9
I__130/I                               LocalMux                       0              6445    964  RISE       1
I__130/O                               LocalMux                     330              6775    964  RISE       1
I__132/I                               CEMux                          0              6775    964  RISE       1
I__132/O                               CEMux                        603              7378    964  RISE       1
cntr_1_LC_2_11_1/ce                    LogicCell40_SEQ_MODE_1000      0              7378    964  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__140/I                                          ClkMux                         0              2153  RISE       1
I__140/O                                          ClkMux                       309              2461  RISE       1
cntr_1_LC_2_11_1/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_2_10_5/lcout
Path End         : cntr_0_LC_2_11_0/ce
Capture Clock    : cntr_0_LC_2_11_0/clk
Setup Constraint : 5880p
Path slack       : 963p

Capture Clock Arrival Time (top|CLK:R#2)   5880
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             8341

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         4377
---------------------------------------   ---- 
End-of-path arrival time (ps)             7378
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__139/I                                          ClkMux                         0              2153  RISE       1
I__139/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_2_10_5/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_2_10_5/lcout              LogicCell40_SEQ_MODE_1000    540              3001    964  RISE       3
I__102/I                               Odrv4                          0              3001    964  RISE       1
I__102/O                               Odrv4                        351              3352    964  RISE       1
I__105/I                               LocalMux                       0              3352    964  RISE       1
I__105/O                               LocalMux                     330              3682    964  RISE       1
I__108/I                               InMux                          0              3682    964  RISE       1
I__108/O                               InMux                        259              3941    964  RISE       1
clk_div_RNI91U1_1_LC_2_9_0/in1         LogicCell40_SEQ_MODE_0000      0              3941    964  RISE       1
clk_div_RNI91U1_1_LC_2_9_0/carryout    LogicCell40_SEQ_MODE_0000    259              4201    964  RISE       1
clk_div_RNIF3T2_2_LC_2_9_1/carryin     LogicCell40_SEQ_MODE_0000      0              4201    964  RISE       1
clk_div_RNIF3T2_2_LC_2_9_1/carryout    LogicCell40_SEQ_MODE_0000    126              4327    964  RISE       1
clk_div_RNIM6S3_3_LC_2_9_2/carryin     LogicCell40_SEQ_MODE_0000      0              4327    964  RISE       1
clk_div_RNIM6S3_3_LC_2_9_2/carryout    LogicCell40_SEQ_MODE_0000    126              4453    964  RISE       1
clk_div_RNIUAR4_4_LC_2_9_3/carryin     LogicCell40_SEQ_MODE_0000      0              4453    964  RISE       1
clk_div_RNIUAR4_4_LC_2_9_3/carryout    LogicCell40_SEQ_MODE_0000    126              4579    964  RISE       1
clk_div_RNI7GQ5_5_LC_2_9_4/carryin     LogicCell40_SEQ_MODE_0000      0              4579    964  RISE       1
clk_div_RNI7GQ5_5_LC_2_9_4/carryout    LogicCell40_SEQ_MODE_0000    126              4706    964  RISE       1
clk_div_RNIHMP6_6_LC_2_9_5/carryin     LogicCell40_SEQ_MODE_0000      0              4706    964  RISE       1
clk_div_RNIHMP6_6_LC_2_9_5/carryout    LogicCell40_SEQ_MODE_0000    126              4832    964  RISE       1
clk_div_RNISTO7_7_LC_2_9_6/carryin     LogicCell40_SEQ_MODE_0000      0              4832    964  RISE       1
clk_div_RNISTO7_7_LC_2_9_6/carryout    LogicCell40_SEQ_MODE_0000    126              4958    964  RISE       1
clk_div_RNI86O8_8_LC_2_9_7/carryin     LogicCell40_SEQ_MODE_0000      0              4958    964  RISE       1
clk_div_RNI86O8_8_LC_2_9_7/carryout    LogicCell40_SEQ_MODE_0000    126              5084    964  RISE       1
IN_MUX_bfv_2_10_0_/carryinitin         ICE_CARRY_IN_MUX               0              5084    964  RISE       1
IN_MUX_bfv_2_10_0_/carryinitout        ICE_CARRY_IN_MUX             196              5281    964  RISE       1
clk_div_RNILFN9_9_LC_2_10_0/carryin    LogicCell40_SEQ_MODE_0000      0              5281    964  RISE       1
clk_div_RNILFN9_9_LC_2_10_0/carryout   LogicCell40_SEQ_MODE_0000    126              5407    964  RISE       1
clk_div_RNIAAMP_10_LC_2_10_1/carryin   LogicCell40_SEQ_MODE_0000      0              5407    964  RISE       1
clk_div_RNIAAMP_10_LC_2_10_1/carryout  LogicCell40_SEQ_MODE_0000    126              5533    964  RISE       1
I__115/I                               InMux                          0              5533    964  RISE       1
I__115/O                               InMux                        259              5793    964  RISE       1
clk_div_RNI06L91_11_LC_2_10_2/in3      LogicCell40_SEQ_MODE_0000      0              5793    964  RISE       1
clk_div_RNI06L91_11_LC_2_10_2/ltout    LogicCell40_SEQ_MODE_0000    274              6066    964  FALL       1
I__114/I                               CascadeMux                     0              6066    964  FALL       1
I__114/O                               CascadeMux                     0              6066    964  FALL       1
clk_div_RNIM1KP1_11_LC_2_10_3/in2      LogicCell40_SEQ_MODE_0000      0              6066    964  FALL       1
clk_div_RNIM1KP1_11_LC_2_10_3/lcout    LogicCell40_SEQ_MODE_0000    379              6445    964  RISE       9
I__130/I                               LocalMux                       0              6445    964  RISE       1
I__130/O                               LocalMux                     330              6775    964  RISE       1
I__132/I                               CEMux                          0              6775    964  RISE       1
I__132/O                               CEMux                        603              7378    964  RISE       1
cntr_0_LC_2_11_0/ce                    LogicCell40_SEQ_MODE_1000      0              7378    964  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__140/I                                          ClkMux                         0              2153  RISE       1
I__140/O                                          ClkMux                       309              2461  RISE       1
cntr_0_LC_2_11_0/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_2_10_5/lcout
Path End         : clk_div_11_LC_2_10_4/in3
Capture Clock    : clk_div_11_LC_2_10_4/clk
Setup Constraint : 5880p
Path slack       : 1371p

Capture Clock Arrival Time (top|CLK:R#2)   5880
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -274
----------------------------------------   ---- 
End-of-path required time (ps)             8068

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         3696
---------------------------------------   ---- 
End-of-path arrival time (ps)             6697
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__139/I                                          ClkMux                         0              2153  RISE       1
I__139/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_2_10_5/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_2_10_5/lcout              LogicCell40_SEQ_MODE_1000    540              3001    964  RISE       3
I__102/I                               Odrv4                          0              3001    964  RISE       1
I__102/O                               Odrv4                        351              3352    964  RISE       1
I__105/I                               LocalMux                       0              3352    964  RISE       1
I__105/O                               LocalMux                     330              3682    964  RISE       1
I__108/I                               InMux                          0              3682    964  RISE       1
I__108/O                               InMux                        259              3941    964  RISE       1
clk_div_RNI91U1_1_LC_2_9_0/in1         LogicCell40_SEQ_MODE_0000      0              3941    964  RISE       1
clk_div_RNI91U1_1_LC_2_9_0/carryout    LogicCell40_SEQ_MODE_0000    259              4201    964  RISE       1
clk_div_RNIF3T2_2_LC_2_9_1/carryin     LogicCell40_SEQ_MODE_0000      0              4201    964  RISE       1
clk_div_RNIF3T2_2_LC_2_9_1/carryout    LogicCell40_SEQ_MODE_0000    126              4327    964  RISE       1
clk_div_RNIM6S3_3_LC_2_9_2/carryin     LogicCell40_SEQ_MODE_0000      0              4327    964  RISE       1
clk_div_RNIM6S3_3_LC_2_9_2/carryout    LogicCell40_SEQ_MODE_0000    126              4453    964  RISE       1
clk_div_RNIUAR4_4_LC_2_9_3/carryin     LogicCell40_SEQ_MODE_0000      0              4453    964  RISE       1
clk_div_RNIUAR4_4_LC_2_9_3/carryout    LogicCell40_SEQ_MODE_0000    126              4579    964  RISE       1
clk_div_RNI7GQ5_5_LC_2_9_4/carryin     LogicCell40_SEQ_MODE_0000      0              4579    964  RISE       1
clk_div_RNI7GQ5_5_LC_2_9_4/carryout    LogicCell40_SEQ_MODE_0000    126              4706    964  RISE       1
clk_div_RNIHMP6_6_LC_2_9_5/carryin     LogicCell40_SEQ_MODE_0000      0              4706    964  RISE       1
clk_div_RNIHMP6_6_LC_2_9_5/carryout    LogicCell40_SEQ_MODE_0000    126              4832    964  RISE       1
clk_div_RNISTO7_7_LC_2_9_6/carryin     LogicCell40_SEQ_MODE_0000      0              4832    964  RISE       1
clk_div_RNISTO7_7_LC_2_9_6/carryout    LogicCell40_SEQ_MODE_0000    126              4958    964  RISE       1
clk_div_RNI86O8_8_LC_2_9_7/carryin     LogicCell40_SEQ_MODE_0000      0              4958    964  RISE       1
clk_div_RNI86O8_8_LC_2_9_7/carryout    LogicCell40_SEQ_MODE_0000    126              5084    964  RISE       1
IN_MUX_bfv_2_10_0_/carryinitin         ICE_CARRY_IN_MUX               0              5084    964  RISE       1
IN_MUX_bfv_2_10_0_/carryinitout        ICE_CARRY_IN_MUX             196              5281    964  RISE       1
clk_div_RNILFN9_9_LC_2_10_0/carryin    LogicCell40_SEQ_MODE_0000      0              5281    964  RISE       1
clk_div_RNILFN9_9_LC_2_10_0/carryout   LogicCell40_SEQ_MODE_0000    126              5407    964  RISE       1
clk_div_RNIAAMP_10_LC_2_10_1/carryin   LogicCell40_SEQ_MODE_0000      0              5407    964  RISE       1
clk_div_RNIAAMP_10_LC_2_10_1/carryout  LogicCell40_SEQ_MODE_0000    126              5533    964  RISE       1
I__115/I                               InMux                          0              5533    964  RISE       1
I__115/O                               InMux                        259              5793    964  RISE       1
clk_div_RNI06L91_11_LC_2_10_2/in3      LogicCell40_SEQ_MODE_0000      0              5793    964  RISE       1
clk_div_RNI06L91_11_LC_2_10_2/lcout    LogicCell40_SEQ_MODE_0000    316              6108   1370  RISE       1
I__112/I                               LocalMux                       0              6108   1370  RISE       1
I__112/O                               LocalMux                     330              6438   1370  RISE       1
I__113/I                               InMux                          0              6438   1370  RISE       1
I__113/O                               InMux                        259              6697   1370  RISE       1
clk_div_11_LC_2_10_4/in3               LogicCell40_SEQ_MODE_1000      0              6697   1370  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__139/I                                          ClkMux                         0              2153  RISE       1
I__139/O                                          ClkMux                       309              2461  RISE       1
clk_div_11_LC_2_10_4/clk                          LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_2_10_5/lcout
Path End         : clk_div_10_LC_1_10_1/in3
Capture Clock    : clk_div_10_LC_1_10_1/clk
Setup Constraint : 5880p
Path slack       : 2752p

Capture Clock Arrival Time (top|CLK:R#2)   5880
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -274
----------------------------------------   ---- 
End-of-path required time (ps)             8068

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         2315
---------------------------------------   ---- 
End-of-path arrival time (ps)             5316
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__139/I                                          ClkMux                         0              2153  RISE       1
I__139/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_2_10_5/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_2_10_5/lcout            LogicCell40_SEQ_MODE_1000    540              3001    964  RISE       3
I__103/I                             LocalMux                       0              3001   2752  RISE       1
I__103/O                             LocalMux                     330              3331   2752  RISE       1
I__106/I                             InMux                          0              3331   2752  RISE       1
I__106/O                             InMux                        259              3590   2752  RISE       1
clk_div_1_cry_1_c_LC_1_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3590   2752  RISE       1
clk_div_1_cry_1_c_LC_1_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              3850   2752  RISE       2
clk_div_2_LC_1_9_1/carryin           LogicCell40_SEQ_MODE_1000      0              3850   2752  RISE       1
clk_div_2_LC_1_9_1/carryout          LogicCell40_SEQ_MODE_1000    126              3976   2752  RISE       2
clk_div_3_LC_1_9_2/carryin           LogicCell40_SEQ_MODE_1000      0              3976   2752  RISE       1
clk_div_3_LC_1_9_2/carryout          LogicCell40_SEQ_MODE_1000    126              4102   2752  RISE       2
clk_div_4_LC_1_9_3/carryin           LogicCell40_SEQ_MODE_1000      0              4102   2752  RISE       1
clk_div_4_LC_1_9_3/carryout          LogicCell40_SEQ_MODE_1000    126              4229   2752  RISE       2
clk_div_5_LC_1_9_4/carryin           LogicCell40_SEQ_MODE_1000      0              4229   2752  RISE       1
clk_div_5_LC_1_9_4/carryout          LogicCell40_SEQ_MODE_1000    126              4355   2752  RISE       2
clk_div_6_LC_1_9_5/carryin           LogicCell40_SEQ_MODE_1000      0              4355   2752  RISE       1
clk_div_6_LC_1_9_5/carryout          LogicCell40_SEQ_MODE_1000    126              4481   2752  RISE       2
clk_div_7_LC_1_9_6/carryin           LogicCell40_SEQ_MODE_1000      0              4481   2752  RISE       1
clk_div_7_LC_1_9_6/carryout          LogicCell40_SEQ_MODE_1000    126              4607   2752  RISE       2
clk_div_8_LC_1_9_7/carryin           LogicCell40_SEQ_MODE_1000      0              4607   2752  RISE       1
clk_div_8_LC_1_9_7/carryout          LogicCell40_SEQ_MODE_1000    126              4734   2752  RISE       1
IN_MUX_bfv_1_10_0_/carryinitin       ICE_CARRY_IN_MUX               0              4734   2752  RISE       1
IN_MUX_bfv_1_10_0_/carryinitout      ICE_CARRY_IN_MUX             196              4930   2752  RISE       2
clk_div_9_LC_1_10_0/carryin          LogicCell40_SEQ_MODE_1000      0              4930   2752  RISE       1
clk_div_9_LC_1_10_0/carryout         LogicCell40_SEQ_MODE_1000    126              5056   2752  RISE       1
I__47/I                              InMux                          0              5056   2752  RISE       1
I__47/O                              InMux                        259              5316   2752  RISE       1
clk_div_10_LC_1_10_1/in3             LogicCell40_SEQ_MODE_1000      0              5316   2752  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__137/I                                          ClkMux                         0              2153  RISE       1
I__137/O                                          ClkMux                       309              2461  RISE       1
clk_div_10_LC_1_10_1/clk                          LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_2_10_5/lcout
Path End         : clk_div_9_LC_1_10_0/in3
Capture Clock    : clk_div_9_LC_1_10_0/clk
Setup Constraint : 5880p
Path slack       : 2878p

Capture Clock Arrival Time (top|CLK:R#2)   5880
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -274
----------------------------------------   ---- 
End-of-path required time (ps)             8068

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         2189
---------------------------------------   ---- 
End-of-path arrival time (ps)             5190
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__139/I                                          ClkMux                         0              2153  RISE       1
I__139/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_2_10_5/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_2_10_5/lcout            LogicCell40_SEQ_MODE_1000    540              3001    964  RISE       3
I__103/I                             LocalMux                       0              3001   2752  RISE       1
I__103/O                             LocalMux                     330              3331   2752  RISE       1
I__106/I                             InMux                          0              3331   2752  RISE       1
I__106/O                             InMux                        259              3590   2752  RISE       1
clk_div_1_cry_1_c_LC_1_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3590   2752  RISE       1
clk_div_1_cry_1_c_LC_1_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              3850   2752  RISE       2
clk_div_2_LC_1_9_1/carryin           LogicCell40_SEQ_MODE_1000      0              3850   2752  RISE       1
clk_div_2_LC_1_9_1/carryout          LogicCell40_SEQ_MODE_1000    126              3976   2752  RISE       2
clk_div_3_LC_1_9_2/carryin           LogicCell40_SEQ_MODE_1000      0              3976   2752  RISE       1
clk_div_3_LC_1_9_2/carryout          LogicCell40_SEQ_MODE_1000    126              4102   2752  RISE       2
clk_div_4_LC_1_9_3/carryin           LogicCell40_SEQ_MODE_1000      0              4102   2752  RISE       1
clk_div_4_LC_1_9_3/carryout          LogicCell40_SEQ_MODE_1000    126              4229   2752  RISE       2
clk_div_5_LC_1_9_4/carryin           LogicCell40_SEQ_MODE_1000      0              4229   2752  RISE       1
clk_div_5_LC_1_9_4/carryout          LogicCell40_SEQ_MODE_1000    126              4355   2752  RISE       2
clk_div_6_LC_1_9_5/carryin           LogicCell40_SEQ_MODE_1000      0              4355   2752  RISE       1
clk_div_6_LC_1_9_5/carryout          LogicCell40_SEQ_MODE_1000    126              4481   2752  RISE       2
clk_div_7_LC_1_9_6/carryin           LogicCell40_SEQ_MODE_1000      0              4481   2752  RISE       1
clk_div_7_LC_1_9_6/carryout          LogicCell40_SEQ_MODE_1000    126              4607   2752  RISE       2
clk_div_8_LC_1_9_7/carryin           LogicCell40_SEQ_MODE_1000      0              4607   2752  RISE       1
clk_div_8_LC_1_9_7/carryout          LogicCell40_SEQ_MODE_1000    126              4734   2752  RISE       1
IN_MUX_bfv_1_10_0_/carryinitin       ICE_CARRY_IN_MUX               0              4734   2752  RISE       1
IN_MUX_bfv_1_10_0_/carryinitout      ICE_CARRY_IN_MUX             196              4930   2752  RISE       2
I__48/I                              InMux                          0              4930   2878  RISE       1
I__48/O                              InMux                        259              5190   2878  RISE       1
clk_div_9_LC_1_10_0/in3              LogicCell40_SEQ_MODE_1000      0              5190   2878  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__137/I                                          ClkMux                         0              2153  RISE       1
I__137/O                                          ClkMux                       309              2461  RISE       1
clk_div_9_LC_1_10_0/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_0_LC_2_11_0/lcout
Path End         : cntr_7_LC_2_11_7/in3
Capture Clock    : cntr_7_LC_2_11_7/clk
Setup Constraint : 5880p
Path slack       : 3201p

Capture Clock Arrival Time (top|CLK:R#2)   5880
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -274
----------------------------------------   ---- 
End-of-path required time (ps)             8068

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1866
---------------------------------------   ---- 
End-of-path arrival time (ps)             4867
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__140/I                                          ClkMux                         0              2153  RISE       1
I__140/O                                          ClkMux                       309              2461  RISE       1
cntr_0_LC_2_11_0/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_0_LC_2_11_0/lcout     LogicCell40_SEQ_MODE_1000    540              3001   3201  RISE       2
I__178/I                   LocalMux                       0              3001   3201  RISE       1
I__178/O                   LocalMux                     330              3331   3201  RISE       1
I__180/I                   InMux                          0              3331   3201  RISE       1
I__180/O                   InMux                        259              3590   3201  RISE       1
cntr_0_LC_2_11_0/in1       LogicCell40_SEQ_MODE_1000      0              3590   3201  RISE       1
cntr_0_LC_2_11_0/carryout  LogicCell40_SEQ_MODE_1000    259              3850   3201  RISE       2
cntr_1_LC_2_11_1/carryin   LogicCell40_SEQ_MODE_1000      0              3850   3201  RISE       1
cntr_1_LC_2_11_1/carryout  LogicCell40_SEQ_MODE_1000    126              3976   3201  RISE       2
cntr_2_LC_2_11_2/carryin   LogicCell40_SEQ_MODE_1000      0              3976   3201  RISE       1
cntr_2_LC_2_11_2/carryout  LogicCell40_SEQ_MODE_1000    126              4102   3201  RISE       2
cntr_3_LC_2_11_3/carryin   LogicCell40_SEQ_MODE_1000      0              4102   3201  RISE       1
cntr_3_LC_2_11_3/carryout  LogicCell40_SEQ_MODE_1000    126              4229   3201  RISE       2
cntr_4_LC_2_11_4/carryin   LogicCell40_SEQ_MODE_1000      0              4229   3201  RISE       1
cntr_4_LC_2_11_4/carryout  LogicCell40_SEQ_MODE_1000    126              4355   3201  RISE       2
cntr_5_LC_2_11_5/carryin   LogicCell40_SEQ_MODE_1000      0              4355   3201  RISE       1
cntr_5_LC_2_11_5/carryout  LogicCell40_SEQ_MODE_1000    126              4481   3201  RISE       2
cntr_6_LC_2_11_6/carryin   LogicCell40_SEQ_MODE_1000      0              4481   3201  RISE       1
cntr_6_LC_2_11_6/carryout  LogicCell40_SEQ_MODE_1000    126              4607   3201  RISE       1
I__145/I                   InMux                          0              4607   3201  RISE       1
I__145/O                   InMux                        259              4867   3201  RISE       1
cntr_7_LC_2_11_7/in3       LogicCell40_SEQ_MODE_1000      0              4867   3201  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__140/I                                          ClkMux                         0              2153  RISE       1
I__140/O                                          ClkMux                       309              2461  RISE       1
cntr_7_LC_2_11_7/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_2_10_5/lcout
Path End         : clk_div_8_LC_1_9_7/in3
Capture Clock    : clk_div_8_LC_1_9_7/clk
Setup Constraint : 5880p
Path slack       : 3201p

Capture Clock Arrival Time (top|CLK:R#2)   5880
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -274
----------------------------------------   ---- 
End-of-path required time (ps)             8068

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1866
---------------------------------------   ---- 
End-of-path arrival time (ps)             4867
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__139/I                                          ClkMux                         0              2153  RISE       1
I__139/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_2_10_5/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_2_10_5/lcout            LogicCell40_SEQ_MODE_1000    540              3001    964  RISE       3
I__103/I                             LocalMux                       0              3001   2752  RISE       1
I__103/O                             LocalMux                     330              3331   2752  RISE       1
I__106/I                             InMux                          0              3331   2752  RISE       1
I__106/O                             InMux                        259              3590   2752  RISE       1
clk_div_1_cry_1_c_LC_1_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3590   2752  RISE       1
clk_div_1_cry_1_c_LC_1_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              3850   2752  RISE       2
clk_div_2_LC_1_9_1/carryin           LogicCell40_SEQ_MODE_1000      0              3850   2752  RISE       1
clk_div_2_LC_1_9_1/carryout          LogicCell40_SEQ_MODE_1000    126              3976   2752  RISE       2
clk_div_3_LC_1_9_2/carryin           LogicCell40_SEQ_MODE_1000      0              3976   2752  RISE       1
clk_div_3_LC_1_9_2/carryout          LogicCell40_SEQ_MODE_1000    126              4102   2752  RISE       2
clk_div_4_LC_1_9_3/carryin           LogicCell40_SEQ_MODE_1000      0              4102   2752  RISE       1
clk_div_4_LC_1_9_3/carryout          LogicCell40_SEQ_MODE_1000    126              4229   2752  RISE       2
clk_div_5_LC_1_9_4/carryin           LogicCell40_SEQ_MODE_1000      0              4229   2752  RISE       1
clk_div_5_LC_1_9_4/carryout          LogicCell40_SEQ_MODE_1000    126              4355   2752  RISE       2
clk_div_6_LC_1_9_5/carryin           LogicCell40_SEQ_MODE_1000      0              4355   2752  RISE       1
clk_div_6_LC_1_9_5/carryout          LogicCell40_SEQ_MODE_1000    126              4481   2752  RISE       2
clk_div_7_LC_1_9_6/carryin           LogicCell40_SEQ_MODE_1000      0              4481   2752  RISE       1
clk_div_7_LC_1_9_6/carryout          LogicCell40_SEQ_MODE_1000    126              4607   2752  RISE       2
I__49/I                              InMux                          0              4607   3201  RISE       1
I__49/O                              InMux                        259              4867   3201  RISE       1
clk_div_8_LC_1_9_7/in3               LogicCell40_SEQ_MODE_1000      0              4867   3201  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__136/I                                          ClkMux                         0              2153  RISE       1
I__136/O                                          ClkMux                       309              2461  RISE       1
clk_div_8_LC_1_9_7/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_2_10_5/lcout
Path End         : clk_div_7_LC_1_9_6/in3
Capture Clock    : clk_div_7_LC_1_9_6/clk
Setup Constraint : 5880p
Path slack       : 3327p

Capture Clock Arrival Time (top|CLK:R#2)   5880
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -274
----------------------------------------   ---- 
End-of-path required time (ps)             8068

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1740
---------------------------------------   ---- 
End-of-path arrival time (ps)             4741
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__139/I                                          ClkMux                         0              2153  RISE       1
I__139/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_2_10_5/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_2_10_5/lcout            LogicCell40_SEQ_MODE_1000    540              3001    964  RISE       3
I__103/I                             LocalMux                       0              3001   2752  RISE       1
I__103/O                             LocalMux                     330              3331   2752  RISE       1
I__106/I                             InMux                          0              3331   2752  RISE       1
I__106/O                             InMux                        259              3590   2752  RISE       1
clk_div_1_cry_1_c_LC_1_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3590   2752  RISE       1
clk_div_1_cry_1_c_LC_1_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              3850   2752  RISE       2
clk_div_2_LC_1_9_1/carryin           LogicCell40_SEQ_MODE_1000      0              3850   2752  RISE       1
clk_div_2_LC_1_9_1/carryout          LogicCell40_SEQ_MODE_1000    126              3976   2752  RISE       2
clk_div_3_LC_1_9_2/carryin           LogicCell40_SEQ_MODE_1000      0              3976   2752  RISE       1
clk_div_3_LC_1_9_2/carryout          LogicCell40_SEQ_MODE_1000    126              4102   2752  RISE       2
clk_div_4_LC_1_9_3/carryin           LogicCell40_SEQ_MODE_1000      0              4102   2752  RISE       1
clk_div_4_LC_1_9_3/carryout          LogicCell40_SEQ_MODE_1000    126              4229   2752  RISE       2
clk_div_5_LC_1_9_4/carryin           LogicCell40_SEQ_MODE_1000      0              4229   2752  RISE       1
clk_div_5_LC_1_9_4/carryout          LogicCell40_SEQ_MODE_1000    126              4355   2752  RISE       2
clk_div_6_LC_1_9_5/carryin           LogicCell40_SEQ_MODE_1000      0              4355   2752  RISE       1
clk_div_6_LC_1_9_5/carryout          LogicCell40_SEQ_MODE_1000    126              4481   2752  RISE       2
I__50/I                              InMux                          0              4481   3327  RISE       1
I__50/O                              InMux                        259              4741   3327  RISE       1
clk_div_7_LC_1_9_6/in3               LogicCell40_SEQ_MODE_1000      0              4741   3327  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__136/I                                          ClkMux                         0              2153  RISE       1
I__136/O                                          ClkMux                       309              2461  RISE       1
clk_div_7_LC_1_9_6/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_0_LC_2_11_0/lcout
Path End         : cntr_6_LC_2_11_6/in3
Capture Clock    : cntr_6_LC_2_11_6/clk
Setup Constraint : 5880p
Path slack       : 3327p

Capture Clock Arrival Time (top|CLK:R#2)   5880
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -274
----------------------------------------   ---- 
End-of-path required time (ps)             8068

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1740
---------------------------------------   ---- 
End-of-path arrival time (ps)             4741
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__140/I                                          ClkMux                         0              2153  RISE       1
I__140/O                                          ClkMux                       309              2461  RISE       1
cntr_0_LC_2_11_0/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_0_LC_2_11_0/lcout     LogicCell40_SEQ_MODE_1000    540              3001   3201  RISE       2
I__178/I                   LocalMux                       0              3001   3201  RISE       1
I__178/O                   LocalMux                     330              3331   3201  RISE       1
I__180/I                   InMux                          0              3331   3201  RISE       1
I__180/O                   InMux                        259              3590   3201  RISE       1
cntr_0_LC_2_11_0/in1       LogicCell40_SEQ_MODE_1000      0              3590   3201  RISE       1
cntr_0_LC_2_11_0/carryout  LogicCell40_SEQ_MODE_1000    259              3850   3201  RISE       2
cntr_1_LC_2_11_1/carryin   LogicCell40_SEQ_MODE_1000      0              3850   3201  RISE       1
cntr_1_LC_2_11_1/carryout  LogicCell40_SEQ_MODE_1000    126              3976   3201  RISE       2
cntr_2_LC_2_11_2/carryin   LogicCell40_SEQ_MODE_1000      0              3976   3201  RISE       1
cntr_2_LC_2_11_2/carryout  LogicCell40_SEQ_MODE_1000    126              4102   3201  RISE       2
cntr_3_LC_2_11_3/carryin   LogicCell40_SEQ_MODE_1000      0              4102   3201  RISE       1
cntr_3_LC_2_11_3/carryout  LogicCell40_SEQ_MODE_1000    126              4229   3201  RISE       2
cntr_4_LC_2_11_4/carryin   LogicCell40_SEQ_MODE_1000      0              4229   3201  RISE       1
cntr_4_LC_2_11_4/carryout  LogicCell40_SEQ_MODE_1000    126              4355   3201  RISE       2
cntr_5_LC_2_11_5/carryin   LogicCell40_SEQ_MODE_1000      0              4355   3201  RISE       1
cntr_5_LC_2_11_5/carryout  LogicCell40_SEQ_MODE_1000    126              4481   3201  RISE       2
I__146/I                   InMux                          0              4481   3327  RISE       1
I__146/O                   InMux                        259              4741   3327  RISE       1
cntr_6_LC_2_11_6/in3       LogicCell40_SEQ_MODE_1000      0              4741   3327  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__140/I                                          ClkMux                         0              2153  RISE       1
I__140/O                                          ClkMux                       309              2461  RISE       1
cntr_6_LC_2_11_6/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_4_LC_2_11_4/lcout
Path End         : PORT_r_LC_1_11_2/in3
Capture Clock    : PORT_r_LC_1_11_2/clk
Setup Constraint : 5880p
Path slack       : 3440p

Capture Clock Arrival Time (top|CLK:R#2)   5880
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -274
----------------------------------------   ---- 
End-of-path required time (ps)             8068

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1627
---------------------------------------   ---- 
End-of-path arrival time (ps)             4628
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__140/I                                          ClkMux                         0              2153  RISE       1
I__140/O                                          ClkMux                       309              2461  RISE       1
cntr_4_LC_2_11_4/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_4_LC_2_11_4/lcout        LogicCell40_SEQ_MODE_1000    540              3001   3439  RISE       2
I__159/I                      LocalMux                       0              3001   3439  RISE       1
I__159/O                      LocalMux                     330              3331   3439  RISE       1
I__161/I                      InMux                          0              3331   3439  RISE       1
I__161/O                      InMux                        259              3590   3439  RISE       1
PORT_r_RNO_1_LC_1_11_0/in0    LogicCell40_SEQ_MODE_0000      0              3590   3439  RISE       1
PORT_r_RNO_1_LC_1_11_0/lcout  LogicCell40_SEQ_MODE_0000    449              4039   3439  RISE       1
I__89/I                       LocalMux                       0              4039   3439  RISE       1
I__89/O                       LocalMux                     330              4369   3439  RISE       1
I__90/I                       InMux                          0              4369   3439  RISE       1
I__90/O                       InMux                        259              4628   3439  RISE       1
PORT_r_LC_1_11_2/in3          LogicCell40_SEQ_MODE_1000      0              4628   3439  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__138/I                                          ClkMux                         0              2153  RISE       1
I__138/O                                          ClkMux                       309              2461  RISE       1
PORT_r_LC_1_11_2/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_2_10_5/lcout
Path End         : clk_div_6_LC_1_9_5/in3
Capture Clock    : clk_div_6_LC_1_9_5/clk
Setup Constraint : 5880p
Path slack       : 3454p

Capture Clock Arrival Time (top|CLK:R#2)   5880
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -274
----------------------------------------   ---- 
End-of-path required time (ps)             8068

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1613
---------------------------------------   ---- 
End-of-path arrival time (ps)             4614
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__139/I                                          ClkMux                         0              2153  RISE       1
I__139/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_2_10_5/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_2_10_5/lcout            LogicCell40_SEQ_MODE_1000    540              3001    964  RISE       3
I__103/I                             LocalMux                       0              3001   2752  RISE       1
I__103/O                             LocalMux                     330              3331   2752  RISE       1
I__106/I                             InMux                          0              3331   2752  RISE       1
I__106/O                             InMux                        259              3590   2752  RISE       1
clk_div_1_cry_1_c_LC_1_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3590   2752  RISE       1
clk_div_1_cry_1_c_LC_1_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              3850   2752  RISE       2
clk_div_2_LC_1_9_1/carryin           LogicCell40_SEQ_MODE_1000      0              3850   2752  RISE       1
clk_div_2_LC_1_9_1/carryout          LogicCell40_SEQ_MODE_1000    126              3976   2752  RISE       2
clk_div_3_LC_1_9_2/carryin           LogicCell40_SEQ_MODE_1000      0              3976   2752  RISE       1
clk_div_3_LC_1_9_2/carryout          LogicCell40_SEQ_MODE_1000    126              4102   2752  RISE       2
clk_div_4_LC_1_9_3/carryin           LogicCell40_SEQ_MODE_1000      0              4102   2752  RISE       1
clk_div_4_LC_1_9_3/carryout          LogicCell40_SEQ_MODE_1000    126              4229   2752  RISE       2
clk_div_5_LC_1_9_4/carryin           LogicCell40_SEQ_MODE_1000      0              4229   2752  RISE       1
clk_div_5_LC_1_9_4/carryout          LogicCell40_SEQ_MODE_1000    126              4355   2752  RISE       2
I__51/I                              InMux                          0              4355   3453  RISE       1
I__51/O                              InMux                        259              4614   3453  RISE       1
clk_div_6_LC_1_9_5/in3               LogicCell40_SEQ_MODE_1000      0              4614   3453  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__136/I                                          ClkMux                         0              2153  RISE       1
I__136/O                                          ClkMux                       309              2461  RISE       1
clk_div_6_LC_1_9_5/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_0_LC_2_11_0/lcout
Path End         : cntr_5_LC_2_11_5/in3
Capture Clock    : cntr_5_LC_2_11_5/clk
Setup Constraint : 5880p
Path slack       : 3454p

Capture Clock Arrival Time (top|CLK:R#2)   5880
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -274
----------------------------------------   ---- 
End-of-path required time (ps)             8068

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1613
---------------------------------------   ---- 
End-of-path arrival time (ps)             4614
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__140/I                                          ClkMux                         0              2153  RISE       1
I__140/O                                          ClkMux                       309              2461  RISE       1
cntr_0_LC_2_11_0/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_0_LC_2_11_0/lcout     LogicCell40_SEQ_MODE_1000    540              3001   3201  RISE       2
I__178/I                   LocalMux                       0              3001   3201  RISE       1
I__178/O                   LocalMux                     330              3331   3201  RISE       1
I__180/I                   InMux                          0              3331   3201  RISE       1
I__180/O                   InMux                        259              3590   3201  RISE       1
cntr_0_LC_2_11_0/in1       LogicCell40_SEQ_MODE_1000      0              3590   3201  RISE       1
cntr_0_LC_2_11_0/carryout  LogicCell40_SEQ_MODE_1000    259              3850   3201  RISE       2
cntr_1_LC_2_11_1/carryin   LogicCell40_SEQ_MODE_1000      0              3850   3201  RISE       1
cntr_1_LC_2_11_1/carryout  LogicCell40_SEQ_MODE_1000    126              3976   3201  RISE       2
cntr_2_LC_2_11_2/carryin   LogicCell40_SEQ_MODE_1000      0              3976   3201  RISE       1
cntr_2_LC_2_11_2/carryout  LogicCell40_SEQ_MODE_1000    126              4102   3201  RISE       2
cntr_3_LC_2_11_3/carryin   LogicCell40_SEQ_MODE_1000      0              4102   3201  RISE       1
cntr_3_LC_2_11_3/carryout  LogicCell40_SEQ_MODE_1000    126              4229   3201  RISE       2
cntr_4_LC_2_11_4/carryin   LogicCell40_SEQ_MODE_1000      0              4229   3201  RISE       1
cntr_4_LC_2_11_4/carryout  LogicCell40_SEQ_MODE_1000    126              4355   3201  RISE       2
I__151/I                   InMux                          0              4355   3453  RISE       1
I__151/O                   InMux                        259              4614   3453  RISE       1
cntr_5_LC_2_11_5/in3       LogicCell40_SEQ_MODE_1000      0              4614   3453  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__140/I                                          ClkMux                         0              2153  RISE       1
I__140/O                                          ClkMux                       309              2461  RISE       1
cntr_5_LC_2_11_5/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_2_10_5/lcout
Path End         : clk_div_5_LC_1_9_4/in3
Capture Clock    : clk_div_5_LC_1_9_4/clk
Setup Constraint : 5880p
Path slack       : 3580p

Capture Clock Arrival Time (top|CLK:R#2)   5880
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -274
----------------------------------------   ---- 
End-of-path required time (ps)             8068

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1487
---------------------------------------   ---- 
End-of-path arrival time (ps)             4488
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__139/I                                          ClkMux                         0              2153  RISE       1
I__139/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_2_10_5/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_2_10_5/lcout            LogicCell40_SEQ_MODE_1000    540              3001    964  RISE       3
I__103/I                             LocalMux                       0              3001   2752  RISE       1
I__103/O                             LocalMux                     330              3331   2752  RISE       1
I__106/I                             InMux                          0              3331   2752  RISE       1
I__106/O                             InMux                        259              3590   2752  RISE       1
clk_div_1_cry_1_c_LC_1_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3590   2752  RISE       1
clk_div_1_cry_1_c_LC_1_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              3850   2752  RISE       2
clk_div_2_LC_1_9_1/carryin           LogicCell40_SEQ_MODE_1000      0              3850   2752  RISE       1
clk_div_2_LC_1_9_1/carryout          LogicCell40_SEQ_MODE_1000    126              3976   2752  RISE       2
clk_div_3_LC_1_9_2/carryin           LogicCell40_SEQ_MODE_1000      0              3976   2752  RISE       1
clk_div_3_LC_1_9_2/carryout          LogicCell40_SEQ_MODE_1000    126              4102   2752  RISE       2
clk_div_4_LC_1_9_3/carryin           LogicCell40_SEQ_MODE_1000      0              4102   2752  RISE       1
clk_div_4_LC_1_9_3/carryout          LogicCell40_SEQ_MODE_1000    126              4229   2752  RISE       2
I__52/I                              InMux                          0              4229   3580  RISE       1
I__52/O                              InMux                        259              4488   3580  RISE       1
clk_div_5_LC_1_9_4/in3               LogicCell40_SEQ_MODE_1000      0              4488   3580  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__136/I                                          ClkMux                         0              2153  RISE       1
I__136/O                                          ClkMux                       309              2461  RISE       1
clk_div_5_LC_1_9_4/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_0_LC_2_11_0/lcout
Path End         : cntr_4_LC_2_11_4/in3
Capture Clock    : cntr_4_LC_2_11_4/clk
Setup Constraint : 5880p
Path slack       : 3580p

Capture Clock Arrival Time (top|CLK:R#2)   5880
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -274
----------------------------------------   ---- 
End-of-path required time (ps)             8068

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1487
---------------------------------------   ---- 
End-of-path arrival time (ps)             4488
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__140/I                                          ClkMux                         0              2153  RISE       1
I__140/O                                          ClkMux                       309              2461  RISE       1
cntr_0_LC_2_11_0/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_0_LC_2_11_0/lcout     LogicCell40_SEQ_MODE_1000    540              3001   3201  RISE       2
I__178/I                   LocalMux                       0              3001   3201  RISE       1
I__178/O                   LocalMux                     330              3331   3201  RISE       1
I__180/I                   InMux                          0              3331   3201  RISE       1
I__180/O                   InMux                        259              3590   3201  RISE       1
cntr_0_LC_2_11_0/in1       LogicCell40_SEQ_MODE_1000      0              3590   3201  RISE       1
cntr_0_LC_2_11_0/carryout  LogicCell40_SEQ_MODE_1000    259              3850   3201  RISE       2
cntr_1_LC_2_11_1/carryin   LogicCell40_SEQ_MODE_1000      0              3850   3201  RISE       1
cntr_1_LC_2_11_1/carryout  LogicCell40_SEQ_MODE_1000    126              3976   3201  RISE       2
cntr_2_LC_2_11_2/carryin   LogicCell40_SEQ_MODE_1000      0              3976   3201  RISE       1
cntr_2_LC_2_11_2/carryout  LogicCell40_SEQ_MODE_1000    126              4102   3201  RISE       2
cntr_3_LC_2_11_3/carryin   LogicCell40_SEQ_MODE_1000      0              4102   3201  RISE       1
cntr_3_LC_2_11_3/carryout  LogicCell40_SEQ_MODE_1000    126              4229   3201  RISE       2
I__157/I                   InMux                          0              4229   3580  RISE       1
I__157/O                   InMux                        259              4488   3580  RISE       1
cntr_4_LC_2_11_4/in3       LogicCell40_SEQ_MODE_1000      0              4488   3580  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__140/I                                          ClkMux                         0              2153  RISE       1
I__140/O                                          ClkMux                       309              2461  RISE       1
cntr_4_LC_2_11_4/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_2_10_5/lcout
Path End         : clk_div_4_LC_1_9_3/in3
Capture Clock    : clk_div_4_LC_1_9_3/clk
Setup Constraint : 5880p
Path slack       : 3706p

Capture Clock Arrival Time (top|CLK:R#2)   5880
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -274
----------------------------------------   ---- 
End-of-path required time (ps)             8068

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1361
---------------------------------------   ---- 
End-of-path arrival time (ps)             4362
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__139/I                                          ClkMux                         0              2153  RISE       1
I__139/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_2_10_5/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_2_10_5/lcout            LogicCell40_SEQ_MODE_1000    540              3001    964  RISE       3
I__103/I                             LocalMux                       0              3001   2752  RISE       1
I__103/O                             LocalMux                     330              3331   2752  RISE       1
I__106/I                             InMux                          0              3331   2752  RISE       1
I__106/O                             InMux                        259              3590   2752  RISE       1
clk_div_1_cry_1_c_LC_1_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3590   2752  RISE       1
clk_div_1_cry_1_c_LC_1_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              3850   2752  RISE       2
clk_div_2_LC_1_9_1/carryin           LogicCell40_SEQ_MODE_1000      0              3850   2752  RISE       1
clk_div_2_LC_1_9_1/carryout          LogicCell40_SEQ_MODE_1000    126              3976   2752  RISE       2
clk_div_3_LC_1_9_2/carryin           LogicCell40_SEQ_MODE_1000      0              3976   2752  RISE       1
clk_div_3_LC_1_9_2/carryout          LogicCell40_SEQ_MODE_1000    126              4102   2752  RISE       2
I__53/I                              InMux                          0              4102   3706  RISE       1
I__53/O                              InMux                        259              4362   3706  RISE       1
clk_div_4_LC_1_9_3/in3               LogicCell40_SEQ_MODE_1000      0              4362   3706  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__136/I                                          ClkMux                         0              2153  RISE       1
I__136/O                                          ClkMux                       309              2461  RISE       1
clk_div_4_LC_1_9_3/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_0_LC_2_11_0/lcout
Path End         : cntr_3_LC_2_11_3/in3
Capture Clock    : cntr_3_LC_2_11_3/clk
Setup Constraint : 5880p
Path slack       : 3706p

Capture Clock Arrival Time (top|CLK:R#2)   5880
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -274
----------------------------------------   ---- 
End-of-path required time (ps)             8068

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1361
---------------------------------------   ---- 
End-of-path arrival time (ps)             4362
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__140/I                                          ClkMux                         0              2153  RISE       1
I__140/O                                          ClkMux                       309              2461  RISE       1
cntr_0_LC_2_11_0/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_0_LC_2_11_0/lcout     LogicCell40_SEQ_MODE_1000    540              3001   3201  RISE       2
I__178/I                   LocalMux                       0              3001   3201  RISE       1
I__178/O                   LocalMux                     330              3331   3201  RISE       1
I__180/I                   InMux                          0              3331   3201  RISE       1
I__180/O                   InMux                        259              3590   3201  RISE       1
cntr_0_LC_2_11_0/in1       LogicCell40_SEQ_MODE_1000      0              3590   3201  RISE       1
cntr_0_LC_2_11_0/carryout  LogicCell40_SEQ_MODE_1000    259              3850   3201  RISE       2
cntr_1_LC_2_11_1/carryin   LogicCell40_SEQ_MODE_1000      0              3850   3201  RISE       1
cntr_1_LC_2_11_1/carryout  LogicCell40_SEQ_MODE_1000    126              3976   3201  RISE       2
cntr_2_LC_2_11_2/carryin   LogicCell40_SEQ_MODE_1000      0              3976   3201  RISE       1
cntr_2_LC_2_11_2/carryout  LogicCell40_SEQ_MODE_1000    126              4102   3201  RISE       2
I__162/I                   InMux                          0              4102   3706  RISE       1
I__162/O                   InMux                        259              4362   3706  RISE       1
cntr_3_LC_2_11_3/in3       LogicCell40_SEQ_MODE_1000      0              4362   3706  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__140/I                                          ClkMux                         0              2153  RISE       1
I__140/O                                          ClkMux                       309              2461  RISE       1
cntr_3_LC_2_11_3/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_2_10_5/lcout
Path End         : clk_div_3_LC_1_9_2/in3
Capture Clock    : clk_div_3_LC_1_9_2/clk
Setup Constraint : 5880p
Path slack       : 3832p

Capture Clock Arrival Time (top|CLK:R#2)   5880
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -274
----------------------------------------   ---- 
End-of-path required time (ps)             8068

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1235
---------------------------------------   ---- 
End-of-path arrival time (ps)             4236
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__139/I                                          ClkMux                         0              2153  RISE       1
I__139/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_2_10_5/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_2_10_5/lcout            LogicCell40_SEQ_MODE_1000    540              3001    964  RISE       3
I__103/I                             LocalMux                       0              3001   2752  RISE       1
I__103/O                             LocalMux                     330              3331   2752  RISE       1
I__106/I                             InMux                          0              3331   2752  RISE       1
I__106/O                             InMux                        259              3590   2752  RISE       1
clk_div_1_cry_1_c_LC_1_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3590   2752  RISE       1
clk_div_1_cry_1_c_LC_1_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              3850   2752  RISE       2
clk_div_2_LC_1_9_1/carryin           LogicCell40_SEQ_MODE_1000      0              3850   2752  RISE       1
clk_div_2_LC_1_9_1/carryout          LogicCell40_SEQ_MODE_1000    126              3976   2752  RISE       2
I__54/I                              InMux                          0              3976   3832  RISE       1
I__54/O                              InMux                        259              4236   3832  RISE       1
clk_div_3_LC_1_9_2/in3               LogicCell40_SEQ_MODE_1000      0              4236   3832  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__136/I                                          ClkMux                         0              2153  RISE       1
I__136/O                                          ClkMux                       309              2461  RISE       1
clk_div_3_LC_1_9_2/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_0_LC_2_11_0/lcout
Path End         : cntr_2_LC_2_11_2/in3
Capture Clock    : cntr_2_LC_2_11_2/clk
Setup Constraint : 5880p
Path slack       : 3832p

Capture Clock Arrival Time (top|CLK:R#2)   5880
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -274
----------------------------------------   ---- 
End-of-path required time (ps)             8068

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1235
---------------------------------------   ---- 
End-of-path arrival time (ps)             4236
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__140/I                                          ClkMux                         0              2153  RISE       1
I__140/O                                          ClkMux                       309              2461  RISE       1
cntr_0_LC_2_11_0/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_0_LC_2_11_0/lcout     LogicCell40_SEQ_MODE_1000    540              3001   3201  RISE       2
I__178/I                   LocalMux                       0              3001   3201  RISE       1
I__178/O                   LocalMux                     330              3331   3201  RISE       1
I__180/I                   InMux                          0              3331   3201  RISE       1
I__180/O                   InMux                        259              3590   3201  RISE       1
cntr_0_LC_2_11_0/in1       LogicCell40_SEQ_MODE_1000      0              3590   3201  RISE       1
cntr_0_LC_2_11_0/carryout  LogicCell40_SEQ_MODE_1000    259              3850   3201  RISE       2
cntr_1_LC_2_11_1/carryin   LogicCell40_SEQ_MODE_1000      0              3850   3201  RISE       1
cntr_1_LC_2_11_1/carryout  LogicCell40_SEQ_MODE_1000    126              3976   3201  RISE       2
I__167/I                   InMux                          0              3976   3832  RISE       1
I__167/O                   InMux                        259              4236   3832  RISE       1
cntr_2_LC_2_11_2/in3       LogicCell40_SEQ_MODE_1000      0              4236   3832  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__140/I                                          ClkMux                         0              2153  RISE       1
I__140/O                                          ClkMux                       309              2461  RISE       1
cntr_2_LC_2_11_2/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_2_10_5/lcout
Path End         : clk_div_2_LC_1_9_1/in3
Capture Clock    : clk_div_2_LC_1_9_1/clk
Setup Constraint : 5880p
Path slack       : 3959p

Capture Clock Arrival Time (top|CLK:R#2)   5880
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -274
----------------------------------------   ---- 
End-of-path required time (ps)             8068

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1108
---------------------------------------   ---- 
End-of-path arrival time (ps)             4109
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__139/I                                          ClkMux                         0              2153  RISE       1
I__139/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_2_10_5/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_2_10_5/lcout            LogicCell40_SEQ_MODE_1000    540              3001    964  RISE       3
I__103/I                             LocalMux                       0              3001   2752  RISE       1
I__103/O                             LocalMux                     330              3331   2752  RISE       1
I__106/I                             InMux                          0              3331   2752  RISE       1
I__106/O                             InMux                        259              3590   2752  RISE       1
clk_div_1_cry_1_c_LC_1_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3590   2752  RISE       1
clk_div_1_cry_1_c_LC_1_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              3850   2752  RISE       2
I__46/I                              InMux                          0              3850   3958  RISE       1
I__46/O                              InMux                        259              4109   3958  RISE       1
clk_div_2_LC_1_9_1/in3               LogicCell40_SEQ_MODE_1000      0              4109   3958  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__136/I                                          ClkMux                         0              2153  RISE       1
I__136/O                                          ClkMux                       309              2461  RISE       1
clk_div_2_LC_1_9_1/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_0_LC_2_11_0/lcout
Path End         : cntr_1_LC_2_11_1/in3
Capture Clock    : cntr_1_LC_2_11_1/clk
Setup Constraint : 5880p
Path slack       : 3959p

Capture Clock Arrival Time (top|CLK:R#2)   5880
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -274
----------------------------------------   ---- 
End-of-path required time (ps)             8068

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1108
---------------------------------------   ---- 
End-of-path arrival time (ps)             4109
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__140/I                                          ClkMux                         0              2153  RISE       1
I__140/O                                          ClkMux                       309              2461  RISE       1
cntr_0_LC_2_11_0/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_0_LC_2_11_0/lcout     LogicCell40_SEQ_MODE_1000    540              3001   3201  RISE       2
I__178/I                   LocalMux                       0              3001   3201  RISE       1
I__178/O                   LocalMux                     330              3331   3201  RISE       1
I__180/I                   InMux                          0              3331   3201  RISE       1
I__180/O                   InMux                        259              3590   3201  RISE       1
cntr_0_LC_2_11_0/in1       LogicCell40_SEQ_MODE_1000      0              3590   3201  RISE       1
cntr_0_LC_2_11_0/carryout  LogicCell40_SEQ_MODE_1000    259              3850   3201  RISE       2
I__172/I                   InMux                          0              3850   3958  RISE       1
I__172/O                   InMux                        259              4109   3958  RISE       1
cntr_1_LC_2_11_1/in3       LogicCell40_SEQ_MODE_1000      0              4109   3958  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__140/I                                          ClkMux                         0              2153  RISE       1
I__140/O                                          ClkMux                       309              2461  RISE       1
cntr_1_LC_2_11_1/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_1_LC_2_11_1/lcout
Path End         : PORT_r_LC_1_11_2/in2
Capture Clock    : PORT_r_LC_1_11_2/clk
Setup Constraint : 5880p
Path slack       : 4050p

Capture Clock Arrival Time (top|CLK:R#2)   5880
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -323
----------------------------------------   ---- 
End-of-path required time (ps)             8019

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          968
---------------------------------------   ---- 
End-of-path arrival time (ps)             3969
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__140/I                                          ClkMux                         0              2153  RISE       1
I__140/O                                          ClkMux                       309              2461  RISE       1
cntr_1_LC_2_11_1/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_1_LC_2_11_1/lcout        LogicCell40_SEQ_MODE_1000    540              3001   3327  RISE       2
I__174/I                      LocalMux                       0              3001   4049  RISE       1
I__174/O                      LocalMux                     330              3331   4049  RISE       1
I__176/I                      InMux                          0              3331   4049  RISE       1
I__176/O                      InMux                        259              3590   4049  RISE       1
PORT_r_RNO_0_LC_1_11_1/in1    LogicCell40_SEQ_MODE_0000      0              3590   4049  RISE       1
PORT_r_RNO_0_LC_1_11_1/ltout  LogicCell40_SEQ_MODE_0000    379              3969   4049  FALL       1
I__91/I                       CascadeMux                     0              3969   4049  FALL       1
I__91/O                       CascadeMux                     0              3969   4049  FALL       1
PORT_r_LC_1_11_2/in2          LogicCell40_SEQ_MODE_1000      0              3969   4049  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__138/I                                          ClkMux                         0              2153  RISE       1
I__138/O                                          ClkMux                       309              2461  RISE       1
PORT_r_LC_1_11_2/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_7_LC_2_11_7/lcout
Path End         : PORT_r_LC_1_11_2/in0
Capture Clock    : PORT_r_LC_1_11_2/clk
Setup Constraint : 5880p
Path slack       : 4281p

Capture Clock Arrival Time (top|CLK:R#2)   5880
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -470
----------------------------------------   ---- 
End-of-path required time (ps)             7871

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__140/I                                          ClkMux                         0              2153  RISE       1
I__140/O                                          ClkMux                       309              2461  RISE       1
cntr_7_LC_2_11_7/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_7_LC_2_11_7/lcout  LogicCell40_SEQ_MODE_1000    540              3001   4281  RISE       2
I__142/I                LocalMux                       0              3001   4281  RISE       1
I__142/O                LocalMux                     330              3331   4281  RISE       1
I__144/I                InMux                          0              3331   4281  RISE       1
I__144/O                InMux                        259              3590   4281  RISE       1
PORT_r_LC_1_11_2/in0    LogicCell40_SEQ_MODE_1000      0              3590   4281  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__138/I                                          ClkMux                         0              2153  RISE       1
I__138/O                                          ClkMux                       309              2461  RISE       1
PORT_r_LC_1_11_2/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_0_LC_2_10_6/lcout
Path End         : clk_div_0_LC_2_10_6/in0
Capture Clock    : clk_div_0_LC_2_10_6/clk
Setup Constraint : 5880p
Path slack       : 4281p

Capture Clock Arrival Time (top|CLK:R#2)   5880
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -470
----------------------------------------   ---- 
End-of-path required time (ps)             7871

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__139/I                                          ClkMux                         0              2153  RISE       1
I__139/O                                          ClkMux                       309              2461  RISE       1
clk_div_0_LC_2_10_6/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_0_LC_2_10_6/lcout  LogicCell40_SEQ_MODE_1000    540              3001    992  RISE       4
I__94/I                    LocalMux                       0              3001   4281  RISE       1
I__94/O                    LocalMux                     330              3331   4281  RISE       1
I__98/I                    InMux                          0              3331   4281  RISE       1
I__98/O                    InMux                        259              3590   4281  RISE       1
clk_div_0_LC_2_10_6/in0    LogicCell40_SEQ_MODE_1000      0              3590   4281  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__139/I                                          ClkMux                         0              2153  RISE       1
I__139/O                                          ClkMux                       309              2461  RISE       1
clk_div_0_LC_2_10_6/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_0_LC_2_10_6/lcout
Path End         : clk_div_1_LC_2_10_5/in1
Capture Clock    : clk_div_1_LC_2_10_5/clk
Setup Constraint : 5880p
Path slack       : 4352p

Capture Clock Arrival Time (top|CLK:R#2)   5880
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -400
----------------------------------------   ---- 
End-of-path required time (ps)             7942

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__139/I                                          ClkMux                         0              2153  RISE       1
I__139/O                                          ClkMux                       309              2461  RISE       1
clk_div_0_LC_2_10_6/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_0_LC_2_10_6/lcout  LogicCell40_SEQ_MODE_1000    540              3001    992  RISE       4
I__94/I                    LocalMux                       0              3001   4281  RISE       1
I__94/O                    LocalMux                     330              3331   4281  RISE       1
I__97/I                    InMux                          0              3331   4351  RISE       1
I__97/O                    InMux                        259              3590   4351  RISE       1
clk_div_1_LC_2_10_5/in1    LogicCell40_SEQ_MODE_1000      0              3590   4351  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__139/I                                          ClkMux                         0              2153  RISE       1
I__139/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_2_10_5/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_6_LC_2_11_6/lcout
Path End         : cntr_6_LC_2_11_6/in1
Capture Clock    : cntr_6_LC_2_11_6/clk
Setup Constraint : 5880p
Path slack       : 4352p

Capture Clock Arrival Time (top|CLK:R#2)   5880
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -400
----------------------------------------   ---- 
End-of-path required time (ps)             7942

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__140/I                                          ClkMux                         0              2153  RISE       1
I__140/O                                          ClkMux                       309              2461  RISE       1
cntr_6_LC_2_11_6/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_6_LC_2_11_6/lcout  LogicCell40_SEQ_MODE_1000    540              3001   3958  RISE       2
I__147/I                LocalMux                       0              3001   3958  RISE       1
I__147/O                LocalMux                     330              3331   3958  RISE       1
I__149/I                InMux                          0              3331   3958  RISE       1
I__149/O                InMux                        259              3590   3958  RISE       1
cntr_6_LC_2_11_6/in1    LogicCell40_SEQ_MODE_1000      0              3590   4351  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__140/I                                          ClkMux                         0              2153  RISE       1
I__140/O                                          ClkMux                       309              2461  RISE       1
cntr_6_LC_2_11_6/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_5_LC_2_11_5/lcout
Path End         : cntr_5_LC_2_11_5/in1
Capture Clock    : cntr_5_LC_2_11_5/clk
Setup Constraint : 5880p
Path slack       : 4352p

Capture Clock Arrival Time (top|CLK:R#2)   5880
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -400
----------------------------------------   ---- 
End-of-path required time (ps)             7942

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__140/I                                          ClkMux                         0              2153  RISE       1
I__140/O                                          ClkMux                       309              2461  RISE       1
cntr_5_LC_2_11_5/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_5_LC_2_11_5/lcout  LogicCell40_SEQ_MODE_1000    540              3001   3509  RISE       2
I__153/I                LocalMux                       0              3001   3832  RISE       1
I__153/O                LocalMux                     330              3331   3832  RISE       1
I__155/I                InMux                          0              3331   3832  RISE       1
I__155/O                InMux                        259              3590   3832  RISE       1
cntr_5_LC_2_11_5/in1    LogicCell40_SEQ_MODE_1000      0              3590   4351  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__140/I                                          ClkMux                         0              2153  RISE       1
I__140/O                                          ClkMux                       309              2461  RISE       1
cntr_5_LC_2_11_5/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_3_LC_2_11_3/lcout
Path End         : cntr_3_LC_2_11_3/in1
Capture Clock    : cntr_3_LC_2_11_3/clk
Setup Constraint : 5880p
Path slack       : 4352p

Capture Clock Arrival Time (top|CLK:R#2)   5880
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -400
----------------------------------------   ---- 
End-of-path required time (ps)             7942

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__140/I                                          ClkMux                         0              2153  RISE       1
I__140/O                                          ClkMux                       309              2461  RISE       1
cntr_3_LC_2_11_3/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_3_LC_2_11_3/lcout  LogicCell40_SEQ_MODE_1000    540              3001   3488  RISE       2
I__163/I                LocalMux                       0              3001   3580  RISE       1
I__163/O                LocalMux                     330              3331   3580  RISE       1
I__165/I                InMux                          0              3331   3580  RISE       1
I__165/O                InMux                        259              3590   3580  RISE       1
cntr_3_LC_2_11_3/in1    LogicCell40_SEQ_MODE_1000      0              3590   4351  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__140/I                                          ClkMux                         0              2153  RISE       1
I__140/O                                          ClkMux                       309              2461  RISE       1
cntr_3_LC_2_11_3/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_2_LC_2_11_2/lcout
Path End         : cntr_2_LC_2_11_2/in1
Capture Clock    : cntr_2_LC_2_11_2/clk
Setup Constraint : 5880p
Path slack       : 4352p

Capture Clock Arrival Time (top|CLK:R#2)   5880
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -400
----------------------------------------   ---- 
End-of-path required time (ps)             7942

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__140/I                                          ClkMux                         0              2153  RISE       1
I__140/O                                          ClkMux                       309              2461  RISE       1
cntr_2_LC_2_11_2/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_2_LC_2_11_2/lcout  LogicCell40_SEQ_MODE_1000    540              3001   3453  RISE       2
I__168/I                LocalMux                       0              3001   3453  RISE       1
I__168/O                LocalMux                     330              3331   3453  RISE       1
I__170/I                InMux                          0              3331   3453  RISE       1
I__170/O                InMux                        259              3590   3453  RISE       1
cntr_2_LC_2_11_2/in1    LogicCell40_SEQ_MODE_1000      0              3590   4351  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__140/I                                          ClkMux                         0              2153  RISE       1
I__140/O                                          ClkMux                       309              2461  RISE       1
cntr_2_LC_2_11_2/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_10_LC_1_10_1/lcout
Path End         : clk_div_10_LC_1_10_1/in1
Capture Clock    : clk_div_10_LC_1_10_1/clk
Setup Constraint : 5880p
Path slack       : 4352p

Capture Clock Arrival Time (top|CLK:R#2)   5880
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -400
----------------------------------------   ---- 
End-of-path required time (ps)             7942

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__137/I                                          ClkMux                         0              2153  RISE       1
I__137/O                                          ClkMux                       309              2461  RISE       1
clk_div_10_LC_1_10_1/clk                          LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_10_LC_1_10_1/lcout  LogicCell40_SEQ_MODE_1000    540              3001   2647  RISE       2
I__117/I                    LocalMux                       0              3001   4351  RISE       1
I__117/O                    LocalMux                     330              3331   4351  RISE       1
I__119/I                    InMux                          0              3331   4351  RISE       1
I__119/O                    InMux                        259              3590   4351  RISE       1
clk_div_10_LC_1_10_1/in1    LogicCell40_SEQ_MODE_1000      0              3590   4351  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__137/I                                          ClkMux                         0              2153  RISE       1
I__137/O                                          ClkMux                       309              2461  RISE       1
clk_div_10_LC_1_10_1/clk                          LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_9_LC_1_10_0/lcout
Path End         : clk_div_9_LC_1_10_0/in1
Capture Clock    : clk_div_9_LC_1_10_0/clk
Setup Constraint : 5880p
Path slack       : 4352p

Capture Clock Arrival Time (top|CLK:R#2)   5880
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -400
----------------------------------------   ---- 
End-of-path required time (ps)             7942

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__137/I                                          ClkMux                         0              2153  RISE       1
I__137/O                                          ClkMux                       309              2461  RISE       1
clk_div_9_LC_1_10_0/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_9_LC_1_10_0/lcout  LogicCell40_SEQ_MODE_1000    540              3001   2549  RISE       2
I__121/I                   LocalMux                       0              3001   3958  RISE       1
I__121/O                   LocalMux                     330              3331   3958  RISE       1
I__123/I                   InMux                          0              3331   3958  RISE       1
I__123/O                   InMux                        259              3590   3958  RISE       1
clk_div_9_LC_1_10_0/in1    LogicCell40_SEQ_MODE_1000      0              3590   4351  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__137/I                                          ClkMux                         0              2153  RISE       1
I__137/O                                          ClkMux                       309              2461  RISE       1
clk_div_9_LC_1_10_0/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_8_LC_1_9_7/lcout
Path End         : clk_div_8_LC_1_9_7/in1
Capture Clock    : clk_div_8_LC_1_9_7/clk
Setup Constraint : 5880p
Path slack       : 4352p

Capture Clock Arrival Time (top|CLK:R#2)   5880
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -400
----------------------------------------   ---- 
End-of-path required time (ps)             7942

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__136/I                                          ClkMux                         0              2153  RISE       1
I__136/O                                          ClkMux                       309              2461  RISE       1
clk_div_8_LC_1_9_7/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_8_LC_1_9_7/lcout  LogicCell40_SEQ_MODE_1000    540              3001   2226  RISE       2
I__126/I                  LocalMux                       0              3001   3636  RISE       1
I__126/O                  LocalMux                     330              3331   3636  RISE       1
I__128/I                  InMux                          0              3331   3636  RISE       1
I__128/O                  InMux                        259              3590   3636  RISE       1
clk_div_8_LC_1_9_7/in1    LogicCell40_SEQ_MODE_1000      0              3590   4351  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__136/I                                          ClkMux                         0              2153  RISE       1
I__136/O                                          ClkMux                       309              2461  RISE       1
clk_div_8_LC_1_9_7/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_7_LC_1_9_6/lcout
Path End         : clk_div_7_LC_1_9_6/in1
Capture Clock    : clk_div_7_LC_1_9_6/clk
Setup Constraint : 5880p
Path slack       : 4352p

Capture Clock Arrival Time (top|CLK:R#2)   5880
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -400
----------------------------------------   ---- 
End-of-path required time (ps)             7942

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__136/I                                          ClkMux                         0              2153  RISE       1
I__136/O                                          ClkMux                       309              2461  RISE       1
clk_div_7_LC_1_9_6/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_7_LC_1_9_6/lcout  LogicCell40_SEQ_MODE_1000    540              3001   2100  RISE       2
I__56/I                   LocalMux                       0              3001   3509  RISE       1
I__56/O                   LocalMux                     330              3331   3509  RISE       1
I__58/I                   InMux                          0              3331   3509  RISE       1
I__58/O                   InMux                        259              3590   3509  RISE       1
clk_div_7_LC_1_9_6/in1    LogicCell40_SEQ_MODE_1000      0              3590   4351  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__136/I                                          ClkMux                         0              2153  RISE       1
I__136/O                                          ClkMux                       309              2461  RISE       1
clk_div_7_LC_1_9_6/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_6_LC_1_9_5/lcout
Path End         : clk_div_6_LC_1_9_5/in1
Capture Clock    : clk_div_6_LC_1_9_5/clk
Setup Constraint : 5880p
Path slack       : 4352p

Capture Clock Arrival Time (top|CLK:R#2)   5880
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -400
----------------------------------------   ---- 
End-of-path required time (ps)             7942

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__136/I                                          ClkMux                         0              2153  RISE       1
I__136/O                                          ClkMux                       309              2461  RISE       1
clk_div_6_LC_1_9_5/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_6_LC_1_9_5/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1974  RISE       2
I__61/I                   LocalMux                       0              3001   3383  RISE       1
I__61/O                   LocalMux                     330              3331   3383  RISE       1
I__63/I                   InMux                          0              3331   3383  RISE       1
I__63/O                   InMux                        259              3590   3383  RISE       1
clk_div_6_LC_1_9_5/in1    LogicCell40_SEQ_MODE_1000      0              3590   4351  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__136/I                                          ClkMux                         0              2153  RISE       1
I__136/O                                          ClkMux                       309              2461  RISE       1
clk_div_6_LC_1_9_5/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_5_LC_1_9_4/lcout
Path End         : clk_div_5_LC_1_9_4/in1
Capture Clock    : clk_div_5_LC_1_9_4/clk
Setup Constraint : 5880p
Path slack       : 4352p

Capture Clock Arrival Time (top|CLK:R#2)   5880
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -400
----------------------------------------   ---- 
End-of-path required time (ps)             7942

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__136/I                                          ClkMux                         0              2153  RISE       1
I__136/O                                          ClkMux                       309              2461  RISE       1
clk_div_5_LC_1_9_4/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_5_LC_1_9_4/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1847  RISE       2
I__66/I                   LocalMux                       0              3001   3257  RISE       1
I__66/O                   LocalMux                     330              3331   3257  RISE       1
I__68/I                   InMux                          0              3331   3257  RISE       1
I__68/O                   InMux                        259              3590   3257  RISE       1
clk_div_5_LC_1_9_4/in1    LogicCell40_SEQ_MODE_1000      0              3590   4351  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__136/I                                          ClkMux                         0              2153  RISE       1
I__136/O                                          ClkMux                       309              2461  RISE       1
clk_div_5_LC_1_9_4/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_4_LC_1_9_3/lcout
Path End         : clk_div_4_LC_1_9_3/in1
Capture Clock    : clk_div_4_LC_1_9_3/clk
Setup Constraint : 5880p
Path slack       : 4352p

Capture Clock Arrival Time (top|CLK:R#2)   5880
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -400
----------------------------------------   ---- 
End-of-path required time (ps)             7942

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__136/I                                          ClkMux                         0              2153  RISE       1
I__136/O                                          ClkMux                       309              2461  RISE       1
clk_div_4_LC_1_9_3/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_4_LC_1_9_3/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1721  RISE       2
I__71/I                   LocalMux                       0              3001   3131  RISE       1
I__71/O                   LocalMux                     330              3331   3131  RISE       1
I__73/I                   InMux                          0              3331   3131  RISE       1
I__73/O                   InMux                        259              3590   3131  RISE       1
clk_div_4_LC_1_9_3/in1    LogicCell40_SEQ_MODE_1000      0              3590   4351  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__136/I                                          ClkMux                         0              2153  RISE       1
I__136/O                                          ClkMux                       309              2461  RISE       1
clk_div_4_LC_1_9_3/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_3_LC_1_9_2/lcout
Path End         : clk_div_3_LC_1_9_2/in1
Capture Clock    : clk_div_3_LC_1_9_2/clk
Setup Constraint : 5880p
Path slack       : 4352p

Capture Clock Arrival Time (top|CLK:R#2)   5880
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -400
----------------------------------------   ---- 
End-of-path required time (ps)             7942

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__136/I                                          ClkMux                         0              2153  RISE       1
I__136/O                                          ClkMux                       309              2461  RISE       1
clk_div_3_LC_1_9_2/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_3_LC_1_9_2/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1595  RISE       2
I__76/I                   LocalMux                       0              3001   3004  RISE       1
I__76/O                   LocalMux                     330              3331   3004  RISE       1
I__78/I                   InMux                          0              3331   3004  RISE       1
I__78/O                   InMux                        259              3590   3004  RISE       1
clk_div_3_LC_1_9_2/in1    LogicCell40_SEQ_MODE_1000      0              3590   4351  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__136/I                                          ClkMux                         0              2153  RISE       1
I__136/O                                          ClkMux                       309              2461  RISE       1
clk_div_3_LC_1_9_2/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_2_LC_1_9_1/lcout
Path End         : clk_div_2_LC_1_9_1/in1
Capture Clock    : clk_div_2_LC_1_9_1/clk
Setup Constraint : 5880p
Path slack       : 4352p

Capture Clock Arrival Time (top|CLK:R#2)   5880
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -400
----------------------------------------   ---- 
End-of-path required time (ps)             7942

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__136/I                                          ClkMux                         0              2153  RISE       1
I__136/O                                          ClkMux                       309              2461  RISE       1
clk_div_2_LC_1_9_1/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_2_LC_1_9_1/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1469  RISE       2
I__81/I                   LocalMux                       0              3001   2878  RISE       1
I__81/O                   LocalMux                     330              3331   2878  RISE       1
I__83/I                   InMux                          0              3331   2878  RISE       1
I__83/O                   InMux                        259              3590   2878  RISE       1
clk_div_2_LC_1_9_1/in1    LogicCell40_SEQ_MODE_1000      0              3590   4351  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__136/I                                          ClkMux                         0              2153  RISE       1
I__136/O                                          ClkMux                       309              2461  RISE       1
clk_div_2_LC_1_9_1/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_7_LC_2_11_7/lcout
Path End         : cntr_7_LC_2_11_7/in1
Capture Clock    : cntr_7_LC_2_11_7/clk
Setup Constraint : 5880p
Path slack       : 4352p

Capture Clock Arrival Time (top|CLK:R#2)   5880
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -400
----------------------------------------   ---- 
End-of-path required time (ps)             7942

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__140/I                                          ClkMux                         0              2153  RISE       1
I__140/O                                          ClkMux                       309              2461  RISE       1
cntr_7_LC_2_11_7/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_7_LC_2_11_7/lcout  LogicCell40_SEQ_MODE_1000    540              3001   4281  RISE       2
I__141/I                LocalMux                       0              3001   4351  RISE       1
I__141/O                LocalMux                     330              3331   4351  RISE       1
I__143/I                InMux                          0              3331   4351  RISE       1
I__143/O                InMux                        259              3590   4351  RISE       1
cntr_7_LC_2_11_7/in1    LogicCell40_SEQ_MODE_1000      0              3590   4351  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__140/I                                          ClkMux                         0              2153  RISE       1
I__140/O                                          ClkMux                       309              2461  RISE       1
cntr_7_LC_2_11_7/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_6_LC_2_11_6/lcout
Path End         : PORT_r_LC_1_11_2/in1
Capture Clock    : PORT_r_LC_1_11_2/clk
Setup Constraint : 5880p
Path slack       : 4352p

Capture Clock Arrival Time (top|CLK:R#2)   5880
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -400
----------------------------------------   ---- 
End-of-path required time (ps)             7942

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__140/I                                          ClkMux                         0              2153  RISE       1
I__140/O                                          ClkMux                       309              2461  RISE       1
cntr_6_LC_2_11_6/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_6_LC_2_11_6/lcout  LogicCell40_SEQ_MODE_1000    540              3001   3958  RISE       2
I__148/I                LocalMux                       0              3001   4351  RISE       1
I__148/O                LocalMux                     330              3331   4351  RISE       1
I__150/I                InMux                          0              3331   4351  RISE       1
I__150/O                InMux                        259              3590   4351  RISE       1
PORT_r_LC_1_11_2/in1    LogicCell40_SEQ_MODE_1000      0              3590   4351  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__138/I                                          ClkMux                         0              2153  RISE       1
I__138/O                                          ClkMux                       309              2461  RISE       1
PORT_r_LC_1_11_2/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_4_LC_2_11_4/lcout
Path End         : cntr_4_LC_2_11_4/in1
Capture Clock    : cntr_4_LC_2_11_4/clk
Setup Constraint : 5880p
Path slack       : 4352p

Capture Clock Arrival Time (top|CLK:R#2)   5880
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -400
----------------------------------------   ---- 
End-of-path required time (ps)             7942

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__140/I                                          ClkMux                         0              2153  RISE       1
I__140/O                                          ClkMux                       309              2461  RISE       1
cntr_4_LC_2_11_4/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_4_LC_2_11_4/lcout  LogicCell40_SEQ_MODE_1000    540              3001   3439  RISE       2
I__158/I                LocalMux                       0              3001   3706  RISE       1
I__158/O                LocalMux                     330              3331   3706  RISE       1
I__160/I                InMux                          0              3331   3706  RISE       1
I__160/O                InMux                        259              3590   3706  RISE       1
cntr_4_LC_2_11_4/in1    LogicCell40_SEQ_MODE_1000      0              3590   4351  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__140/I                                          ClkMux                         0              2153  RISE       1
I__140/O                                          ClkMux                       309              2461  RISE       1
cntr_4_LC_2_11_4/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_1_LC_2_11_1/lcout
Path End         : cntr_1_LC_2_11_1/in1
Capture Clock    : cntr_1_LC_2_11_1/clk
Setup Constraint : 5880p
Path slack       : 4352p

Capture Clock Arrival Time (top|CLK:R#2)   5880
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -400
----------------------------------------   ---- 
End-of-path required time (ps)             7942

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__140/I                                          ClkMux                         0              2153  RISE       1
I__140/O                                          ClkMux                       309              2461  RISE       1
cntr_1_LC_2_11_1/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_1_LC_2_11_1/lcout  LogicCell40_SEQ_MODE_1000    540              3001   3327  RISE       2
I__173/I                LocalMux                       0              3001   3327  RISE       1
I__173/O                LocalMux                     330              3331   3327  RISE       1
I__175/I                InMux                          0              3331   3327  RISE       1
I__175/O                InMux                        259              3590   3327  RISE       1
cntr_1_LC_2_11_1/in1    LogicCell40_SEQ_MODE_1000      0              3590   4351  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__140/I                                          ClkMux                         0              2153  RISE       1
I__140/O                                          ClkMux                       309              2461  RISE       1
cntr_1_LC_2_11_1/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_0_LC_2_11_0/lcout
Path End         : cntr_0_LC_2_11_0/in1
Capture Clock    : cntr_0_LC_2_11_0/clk
Setup Constraint : 5880p
Path slack       : 4352p

Capture Clock Arrival Time (top|CLK:R#2)   5880
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -400
----------------------------------------   ---- 
End-of-path required time (ps)             7942

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__140/I                                          ClkMux                         0              2153  RISE       1
I__140/O                                          ClkMux                       309              2461  RISE       1
cntr_0_LC_2_11_0/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_0_LC_2_11_0/lcout  LogicCell40_SEQ_MODE_1000    540              3001   3201  RISE       2
I__178/I                LocalMux                       0              3001   3201  RISE       1
I__178/O                LocalMux                     330              3331   3201  RISE       1
I__180/I                InMux                          0              3331   3201  RISE       1
I__180/O                InMux                        259              3590   3201  RISE       1
cntr_0_LC_2_11_0/in1    LogicCell40_SEQ_MODE_1000      0              3590   4351  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__140/I                                          ClkMux                         0              2153  RISE       1
I__140/O                                          ClkMux                       309              2461  RISE       1
cntr_0_LC_2_11_0/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_2_10_5/lcout
Path End         : clk_div_1_LC_2_10_5/in3
Capture Clock    : clk_div_1_LC_2_10_5/clk
Setup Constraint : 5880p
Path slack       : 4478p

Capture Clock Arrival Time (top|CLK:R#2)   5880
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -274
----------------------------------------   ---- 
End-of-path required time (ps)             8068

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__139/I                                          ClkMux                         0              2153  RISE       1
I__139/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_2_10_5/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_2_10_5/lcout  LogicCell40_SEQ_MODE_1000    540              3001    964  RISE       3
I__104/I                   LocalMux                       0              3001   4477  RISE       1
I__104/O                   LocalMux                     330              3331   4477  RISE       1
I__107/I                   InMux                          0              3331   4477  RISE       1
I__107/O                   InMux                        259              3590   4477  RISE       1
clk_div_1_LC_2_10_5/in3    LogicCell40_SEQ_MODE_1000      0              3590   4477  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__139/I                                          ClkMux                         0              2153  RISE       1
I__139/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_2_10_5/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PORT_r_LC_1_11_2/lcout
Path End         : PORT1
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         5678
---------------------------------------   ---- 
End-of-path arrival time (ps)             8679
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__138/I                                          ClkMux                         0              2153  RISE       1
I__138/O                                          ClkMux                       309              2461  RISE       1
PORT_r_LC_1_11_2/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PORT_r_LC_1_11_2/lcout           LogicCell40_SEQ_MODE_1000    540              3001   +INF  RISE       1
I__85/I                          Odrv4                          0              3001   +INF  RISE       1
I__85/O                          Odrv4                        351              3352   +INF  RISE       1
I__86/I                          Span4Mux_s0_h                  0              3352   +INF  RISE       1
I__86/O                          Span4Mux_s0_h                147              3499   +INF  RISE       1
I__87/I                          LocalMux                       0              3499   +INF  RISE       1
I__87/O                          LocalMux                     330              3829   +INF  RISE       1
I__88/I                          IoInMux                        0              3829   +INF  RISE       1
I__88/O                          IoInMux                      259              4088   +INF  RISE       1
PORT1_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4088   +INF  RISE       1
PORT1_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6326   +INF  FALL       1
PORT1_obuf_iopad/DIN             IO_PAD                         0              6326   +INF  FALL       1
PORT1_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2353              8679   +INF  FALL       1
PORT1                            top                            0              8679   +INF  FALL       1

===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_7_LC_2_11_7/lcout
Path End         : cntr_7_LC_2_11_7/in1
Capture Clock    : cntr_7_LC_2_11_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__140/I                                          ClkMux                         0              2153  RISE       1
I__140/O                                          ClkMux                       309              2461  RISE       1
cntr_7_LC_2_11_7/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_7_LC_2_11_7/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__141/I                LocalMux                       0              3001   1066  FALL       1
I__141/O                LocalMux                     309              3310   1066  FALL       1
I__143/I                InMux                          0              3310   1066  FALL       1
I__143/O                InMux                        217              3527   1066  FALL       1
cntr_7_LC_2_11_7/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__140/I                                          ClkMux                         0              2153  RISE       1
I__140/O                                          ClkMux                       309              2461  RISE       1
cntr_7_LC_2_11_7/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_6_LC_2_11_6/lcout
Path End         : cntr_6_LC_2_11_6/in1
Capture Clock    : cntr_6_LC_2_11_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__140/I                                          ClkMux                         0              2153  RISE       1
I__140/O                                          ClkMux                       309              2461  RISE       1
cntr_6_LC_2_11_6/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_6_LC_2_11_6/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__147/I                LocalMux                       0              3001   1066  FALL       1
I__147/O                LocalMux                     309              3310   1066  FALL       1
I__149/I                InMux                          0              3310   1066  FALL       1
I__149/O                InMux                        217              3527   1066  FALL       1
cntr_6_LC_2_11_6/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__140/I                                          ClkMux                         0              2153  RISE       1
I__140/O                                          ClkMux                       309              2461  RISE       1
cntr_6_LC_2_11_6/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_5_LC_2_11_5/lcout
Path End         : cntr_5_LC_2_11_5/in1
Capture Clock    : cntr_5_LC_2_11_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__140/I                                          ClkMux                         0              2153  RISE       1
I__140/O                                          ClkMux                       309              2461  RISE       1
cntr_5_LC_2_11_5/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_5_LC_2_11_5/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__153/I                LocalMux                       0              3001   1066  FALL       1
I__153/O                LocalMux                     309              3310   1066  FALL       1
I__155/I                InMux                          0              3310   1066  FALL       1
I__155/O                InMux                        217              3527   1066  FALL       1
cntr_5_LC_2_11_5/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__140/I                                          ClkMux                         0              2153  RISE       1
I__140/O                                          ClkMux                       309              2461  RISE       1
cntr_5_LC_2_11_5/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_4_LC_2_11_4/lcout
Path End         : cntr_4_LC_2_11_4/in1
Capture Clock    : cntr_4_LC_2_11_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__140/I                                          ClkMux                         0              2153  RISE       1
I__140/O                                          ClkMux                       309              2461  RISE       1
cntr_4_LC_2_11_4/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_4_LC_2_11_4/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__158/I                LocalMux                       0              3001   1066  FALL       1
I__158/O                LocalMux                     309              3310   1066  FALL       1
I__160/I                InMux                          0              3310   1066  FALL       1
I__160/O                InMux                        217              3527   1066  FALL       1
cntr_4_LC_2_11_4/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__140/I                                          ClkMux                         0              2153  RISE       1
I__140/O                                          ClkMux                       309              2461  RISE       1
cntr_4_LC_2_11_4/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_3_LC_2_11_3/lcout
Path End         : cntr_3_LC_2_11_3/in1
Capture Clock    : cntr_3_LC_2_11_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__140/I                                          ClkMux                         0              2153  RISE       1
I__140/O                                          ClkMux                       309              2461  RISE       1
cntr_3_LC_2_11_3/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_3_LC_2_11_3/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__163/I                LocalMux                       0              3001   1066  FALL       1
I__163/O                LocalMux                     309              3310   1066  FALL       1
I__165/I                InMux                          0              3310   1066  FALL       1
I__165/O                InMux                        217              3527   1066  FALL       1
cntr_3_LC_2_11_3/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__140/I                                          ClkMux                         0              2153  RISE       1
I__140/O                                          ClkMux                       309              2461  RISE       1
cntr_3_LC_2_11_3/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_2_LC_2_11_2/lcout
Path End         : cntr_2_LC_2_11_2/in1
Capture Clock    : cntr_2_LC_2_11_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__140/I                                          ClkMux                         0              2153  RISE       1
I__140/O                                          ClkMux                       309              2461  RISE       1
cntr_2_LC_2_11_2/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_2_LC_2_11_2/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__168/I                LocalMux                       0              3001   1066  FALL       1
I__168/O                LocalMux                     309              3310   1066  FALL       1
I__170/I                InMux                          0              3310   1066  FALL       1
I__170/O                InMux                        217              3527   1066  FALL       1
cntr_2_LC_2_11_2/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__140/I                                          ClkMux                         0              2153  RISE       1
I__140/O                                          ClkMux                       309              2461  RISE       1
cntr_2_LC_2_11_2/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_1_LC_2_11_1/lcout
Path End         : cntr_1_LC_2_11_1/in1
Capture Clock    : cntr_1_LC_2_11_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__140/I                                          ClkMux                         0              2153  RISE       1
I__140/O                                          ClkMux                       309              2461  RISE       1
cntr_1_LC_2_11_1/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_1_LC_2_11_1/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__173/I                LocalMux                       0              3001   1066  FALL       1
I__173/O                LocalMux                     309              3310   1066  FALL       1
I__175/I                InMux                          0              3310   1066  FALL       1
I__175/O                InMux                        217              3527   1066  FALL       1
cntr_1_LC_2_11_1/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__140/I                                          ClkMux                         0              2153  RISE       1
I__140/O                                          ClkMux                       309              2461  RISE       1
cntr_1_LC_2_11_1/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_0_LC_2_11_0/lcout
Path End         : cntr_0_LC_2_11_0/in1
Capture Clock    : cntr_0_LC_2_11_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__140/I                                          ClkMux                         0              2153  RISE       1
I__140/O                                          ClkMux                       309              2461  RISE       1
cntr_0_LC_2_11_0/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_0_LC_2_11_0/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__178/I                LocalMux                       0              3001   1066  FALL       1
I__178/O                LocalMux                     309              3310   1066  FALL       1
I__180/I                InMux                          0              3310   1066  FALL       1
I__180/O                InMux                        217              3527   1066  FALL       1
cntr_0_LC_2_11_0/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__140/I                                          ClkMux                         0              2153  RISE       1
I__140/O                                          ClkMux                       309              2461  RISE       1
cntr_0_LC_2_11_0/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_0_LC_2_10_6/lcout
Path End         : clk_div_1_LC_2_10_5/in1
Capture Clock    : clk_div_1_LC_2_10_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__139/I                                          ClkMux                         0              2153  RISE       1
I__139/O                                          ClkMux                       309              2461  RISE       1
clk_div_0_LC_2_10_6/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_0_LC_2_10_6/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       4
I__94/I                    LocalMux                       0              3001   1066  FALL       1
I__94/O                    LocalMux                     309              3310   1066  FALL       1
I__97/I                    InMux                          0              3310   1066  FALL       1
I__97/O                    InMux                        217              3527   1066  FALL       1
clk_div_1_LC_2_10_5/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__139/I                                          ClkMux                         0              2153  RISE       1
I__139/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_2_10_5/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_2_10_5/lcout
Path End         : clk_div_1_LC_2_10_5/in3
Capture Clock    : clk_div_1_LC_2_10_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__139/I                                          ClkMux                         0              2153  RISE       1
I__139/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_2_10_5/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_2_10_5/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       3
I__104/I                   LocalMux                       0              3001   1066  FALL       1
I__104/O                   LocalMux                     309              3310   1066  FALL       1
I__107/I                   InMux                          0              3310   1066  FALL       1
I__107/O                   InMux                        217              3527   1066  FALL       1
clk_div_1_LC_2_10_5/in3    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__139/I                                          ClkMux                         0              2153  RISE       1
I__139/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_2_10_5/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_10_LC_1_10_1/lcout
Path End         : clk_div_10_LC_1_10_1/in1
Capture Clock    : clk_div_10_LC_1_10_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__137/I                                          ClkMux                         0              2153  RISE       1
I__137/O                                          ClkMux                       309              2461  RISE       1
clk_div_10_LC_1_10_1/clk                          LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_10_LC_1_10_1/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__117/I                    LocalMux                       0              3001   1066  FALL       1
I__117/O                    LocalMux                     309              3310   1066  FALL       1
I__119/I                    InMux                          0              3310   1066  FALL       1
I__119/O                    InMux                        217              3527   1066  FALL       1
clk_div_10_LC_1_10_1/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__137/I                                          ClkMux                         0              2153  RISE       1
I__137/O                                          ClkMux                       309              2461  RISE       1
clk_div_10_LC_1_10_1/clk                          LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_9_LC_1_10_0/lcout
Path End         : clk_div_9_LC_1_10_0/in1
Capture Clock    : clk_div_9_LC_1_10_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__137/I                                          ClkMux                         0              2153  RISE       1
I__137/O                                          ClkMux                       309              2461  RISE       1
clk_div_9_LC_1_10_0/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_9_LC_1_10_0/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__121/I                   LocalMux                       0              3001   1066  FALL       1
I__121/O                   LocalMux                     309              3310   1066  FALL       1
I__123/I                   InMux                          0              3310   1066  FALL       1
I__123/O                   InMux                        217              3527   1066  FALL       1
clk_div_9_LC_1_10_0/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__137/I                                          ClkMux                         0              2153  RISE       1
I__137/O                                          ClkMux                       309              2461  RISE       1
clk_div_9_LC_1_10_0/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_8_LC_1_9_7/lcout
Path End         : clk_div_8_LC_1_9_7/in1
Capture Clock    : clk_div_8_LC_1_9_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__136/I                                          ClkMux                         0              2153  RISE       1
I__136/O                                          ClkMux                       309              2461  RISE       1
clk_div_8_LC_1_9_7/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_8_LC_1_9_7/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__126/I                  LocalMux                       0              3001   1066  FALL       1
I__126/O                  LocalMux                     309              3310   1066  FALL       1
I__128/I                  InMux                          0              3310   1066  FALL       1
I__128/O                  InMux                        217              3527   1066  FALL       1
clk_div_8_LC_1_9_7/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__136/I                                          ClkMux                         0              2153  RISE       1
I__136/O                                          ClkMux                       309              2461  RISE       1
clk_div_8_LC_1_9_7/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_7_LC_1_9_6/lcout
Path End         : clk_div_7_LC_1_9_6/in1
Capture Clock    : clk_div_7_LC_1_9_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__136/I                                          ClkMux                         0              2153  RISE       1
I__136/O                                          ClkMux                       309              2461  RISE       1
clk_div_7_LC_1_9_6/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_7_LC_1_9_6/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__56/I                   LocalMux                       0              3001   1066  FALL       1
I__56/O                   LocalMux                     309              3310   1066  FALL       1
I__58/I                   InMux                          0              3310   1066  FALL       1
I__58/O                   InMux                        217              3527   1066  FALL       1
clk_div_7_LC_1_9_6/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__136/I                                          ClkMux                         0              2153  RISE       1
I__136/O                                          ClkMux                       309              2461  RISE       1
clk_div_7_LC_1_9_6/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_6_LC_1_9_5/lcout
Path End         : clk_div_6_LC_1_9_5/in1
Capture Clock    : clk_div_6_LC_1_9_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__136/I                                          ClkMux                         0              2153  RISE       1
I__136/O                                          ClkMux                       309              2461  RISE       1
clk_div_6_LC_1_9_5/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_6_LC_1_9_5/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__61/I                   LocalMux                       0              3001   1066  FALL       1
I__61/O                   LocalMux                     309              3310   1066  FALL       1
I__63/I                   InMux                          0              3310   1066  FALL       1
I__63/O                   InMux                        217              3527   1066  FALL       1
clk_div_6_LC_1_9_5/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__136/I                                          ClkMux                         0              2153  RISE       1
I__136/O                                          ClkMux                       309              2461  RISE       1
clk_div_6_LC_1_9_5/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_5_LC_1_9_4/lcout
Path End         : clk_div_5_LC_1_9_4/in1
Capture Clock    : clk_div_5_LC_1_9_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__136/I                                          ClkMux                         0              2153  RISE       1
I__136/O                                          ClkMux                       309              2461  RISE       1
clk_div_5_LC_1_9_4/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_5_LC_1_9_4/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__66/I                   LocalMux                       0              3001   1066  FALL       1
I__66/O                   LocalMux                     309              3310   1066  FALL       1
I__68/I                   InMux                          0              3310   1066  FALL       1
I__68/O                   InMux                        217              3527   1066  FALL       1
clk_div_5_LC_1_9_4/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__136/I                                          ClkMux                         0              2153  RISE       1
I__136/O                                          ClkMux                       309              2461  RISE       1
clk_div_5_LC_1_9_4/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_4_LC_1_9_3/lcout
Path End         : clk_div_4_LC_1_9_3/in1
Capture Clock    : clk_div_4_LC_1_9_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__136/I                                          ClkMux                         0              2153  RISE       1
I__136/O                                          ClkMux                       309              2461  RISE       1
clk_div_4_LC_1_9_3/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_4_LC_1_9_3/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__71/I                   LocalMux                       0              3001   1066  FALL       1
I__71/O                   LocalMux                     309              3310   1066  FALL       1
I__73/I                   InMux                          0              3310   1066  FALL       1
I__73/O                   InMux                        217              3527   1066  FALL       1
clk_div_4_LC_1_9_3/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__136/I                                          ClkMux                         0              2153  RISE       1
I__136/O                                          ClkMux                       309              2461  RISE       1
clk_div_4_LC_1_9_3/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_3_LC_1_9_2/lcout
Path End         : clk_div_3_LC_1_9_2/in1
Capture Clock    : clk_div_3_LC_1_9_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__136/I                                          ClkMux                         0              2153  RISE       1
I__136/O                                          ClkMux                       309              2461  RISE       1
clk_div_3_LC_1_9_2/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_3_LC_1_9_2/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__76/I                   LocalMux                       0              3001   1066  FALL       1
I__76/O                   LocalMux                     309              3310   1066  FALL       1
I__78/I                   InMux                          0              3310   1066  FALL       1
I__78/O                   InMux                        217              3527   1066  FALL       1
clk_div_3_LC_1_9_2/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__136/I                                          ClkMux                         0              2153  RISE       1
I__136/O                                          ClkMux                       309              2461  RISE       1
clk_div_3_LC_1_9_2/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_2_LC_1_9_1/lcout
Path End         : clk_div_2_LC_1_9_1/in1
Capture Clock    : clk_div_2_LC_1_9_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__136/I                                          ClkMux                         0              2153  RISE       1
I__136/O                                          ClkMux                       309              2461  RISE       1
clk_div_2_LC_1_9_1/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_2_LC_1_9_1/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__81/I                   LocalMux                       0              3001   1066  FALL       1
I__81/O                   LocalMux                     309              3310   1066  FALL       1
I__83/I                   InMux                          0              3310   1066  FALL       1
I__83/O                   InMux                        217              3527   1066  FALL       1
clk_div_2_LC_1_9_1/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__136/I                                          ClkMux                         0              2153  RISE       1
I__136/O                                          ClkMux                       309              2461  RISE       1
clk_div_2_LC_1_9_1/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_0_LC_2_10_6/lcout
Path End         : clk_div_0_LC_2_10_6/in0
Capture Clock    : clk_div_0_LC_2_10_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__139/I                                          ClkMux                         0              2153  RISE       1
I__139/O                                          ClkMux                       309              2461  RISE       1
clk_div_0_LC_2_10_6/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_0_LC_2_10_6/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       4
I__94/I                    LocalMux                       0              3001   1066  FALL       1
I__94/O                    LocalMux                     309              3310   1066  FALL       1
I__98/I                    InMux                          0              3310   1066  FALL       1
I__98/O                    InMux                        217              3527   1066  FALL       1
clk_div_0_LC_2_10_6/in0    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__139/I                                          ClkMux                         0              2153  RISE       1
I__139/O                                          ClkMux                       309              2461  RISE       1
clk_div_0_LC_2_10_6/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_7_LC_2_11_7/lcout
Path End         : PORT_r_LC_1_11_2/in0
Capture Clock    : PORT_r_LC_1_11_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__140/I                                          ClkMux                         0              2153  RISE       1
I__140/O                                          ClkMux                       309              2461  RISE       1
cntr_7_LC_2_11_7/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_7_LC_2_11_7/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__142/I                LocalMux                       0              3001   1066  FALL       1
I__142/O                LocalMux                     309              3310   1066  FALL       1
I__144/I                InMux                          0              3310   1066  FALL       1
I__144/O                InMux                        217              3527   1066  FALL       1
PORT_r_LC_1_11_2/in0    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__138/I                                          ClkMux                         0              2153  RISE       1
I__138/O                                          ClkMux                       309              2461  RISE       1
PORT_r_LC_1_11_2/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_6_LC_2_11_6/lcout
Path End         : PORT_r_LC_1_11_2/in1
Capture Clock    : PORT_r_LC_1_11_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__140/I                                          ClkMux                         0              2153  RISE       1
I__140/O                                          ClkMux                       309              2461  RISE       1
cntr_6_LC_2_11_6/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_6_LC_2_11_6/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__148/I                LocalMux                       0              3001   1066  FALL       1
I__148/O                LocalMux                     309              3310   1066  FALL       1
I__150/I                InMux                          0              3310   1066  FALL       1
I__150/O                InMux                        217              3527   1066  FALL       1
PORT_r_LC_1_11_2/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__138/I                                          ClkMux                         0              2153  RISE       1
I__138/O                                          ClkMux                       309              2461  RISE       1
PORT_r_LC_1_11_2/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_0_LC_2_11_0/lcout
Path End         : PORT_r_LC_1_11_2/in2
Capture Clock    : PORT_r_LC_1_11_2/clk
Hold Constraint  : 0p
Path slack       : 1333p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          793
---------------------------------------   ---- 
End-of-path arrival time (ps)             3794
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__140/I                                          ClkMux                         0              2153  RISE       1
I__140/O                                          ClkMux                       309              2461  RISE       1
cntr_0_LC_2_11_0/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_0_LC_2_11_0/lcout        LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__179/I                      LocalMux                       0              3001   1333  FALL       1
I__179/O                      LocalMux                     309              3310   1333  FALL       1
I__181/I                      InMux                          0              3310   1333  FALL       1
I__181/O                      InMux                        217              3527   1333  FALL       1
PORT_r_RNO_0_LC_1_11_1/in3    LogicCell40_SEQ_MODE_0000      0              3527   1333  FALL       1
PORT_r_RNO_0_LC_1_11_1/ltout  LogicCell40_SEQ_MODE_0000    267              3794   1333  RISE       1
I__91/I                       CascadeMux                     0              3794   1333  RISE       1
I__91/O                       CascadeMux                     0              3794   1333  RISE       1
PORT_r_LC_1_11_2/in2          LogicCell40_SEQ_MODE_1000      0              3794   1333  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__138/I                                          ClkMux                         0              2153  RISE       1
I__138/O                                          ClkMux                       309              2461  RISE       1
PORT_r_LC_1_11_2/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_0_LC_2_10_6/lcout
Path End         : clk_div_2_LC_1_9_1/in3
Capture Clock    : clk_div_2_LC_1_9_1/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          877
---------------------------------------   ---- 
End-of-path arrival time (ps)             3878
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__139/I                                          ClkMux                         0              2153  RISE       1
I__139/O                                          ClkMux                       309              2461  RISE       1
clk_div_0_LC_2_10_6/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_0_LC_2_10_6/lcout            LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       4
I__93/I                              LocalMux                       0              3001   1417  FALL       1
I__93/O                              LocalMux                     309              3310   1417  FALL       1
I__96/I                              InMux                          0              3310   1417  FALL       1
I__96/O                              InMux                        217              3527   1417  FALL       1
I__100/I                             CascadeMux                     0              3527   1417  FALL       1
I__100/O                             CascadeMux                     0              3527   1417  FALL       1
clk_div_1_cry_1_c_LC_1_9_0/in2       LogicCell40_SEQ_MODE_0000      0              3527   1417  FALL       1
clk_div_1_cry_1_c_LC_1_9_0/carryout  LogicCell40_SEQ_MODE_0000    133              3661   1417  FALL       2
I__46/I                              InMux                          0              3661   1417  FALL       1
I__46/O                              InMux                        217              3878   1417  FALL       1
clk_div_2_LC_1_9_1/in3               LogicCell40_SEQ_MODE_1000      0              3878   1417  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__136/I                                          ClkMux                         0              2153  RISE       1
I__136/O                                          ClkMux                       309              2461  RISE       1
clk_div_2_LC_1_9_1/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_0_LC_2_10_6/lcout
Path End         : clk_div_3_LC_1_9_2/in3
Capture Clock    : clk_div_3_LC_1_9_2/clk
Hold Constraint  : 0p
Path slack       : 1522p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          982
---------------------------------------   ---- 
End-of-path arrival time (ps)             3983
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__139/I                                          ClkMux                         0              2153  RISE       1
I__139/O                                          ClkMux                       309              2461  RISE       1
clk_div_0_LC_2_10_6/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_0_LC_2_10_6/lcout            LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       4
I__93/I                              LocalMux                       0              3001   1417  FALL       1
I__93/O                              LocalMux                     309              3310   1417  FALL       1
I__96/I                              InMux                          0              3310   1417  FALL       1
I__96/O                              InMux                        217              3527   1417  FALL       1
I__100/I                             CascadeMux                     0              3527   1417  FALL       1
I__100/O                             CascadeMux                     0              3527   1417  FALL       1
clk_div_1_cry_1_c_LC_1_9_0/in2       LogicCell40_SEQ_MODE_0000      0              3527   1417  FALL       1
clk_div_1_cry_1_c_LC_1_9_0/carryout  LogicCell40_SEQ_MODE_0000    133              3661   1417  FALL       2
clk_div_2_LC_1_9_1/carryin           LogicCell40_SEQ_MODE_1000      0              3661   1522  FALL       1
clk_div_2_LC_1_9_1/carryout          LogicCell40_SEQ_MODE_1000    105              3766   1522  FALL       2
I__54/I                              InMux                          0              3766   1522  FALL       1
I__54/O                              InMux                        217              3983   1522  FALL       1
clk_div_3_LC_1_9_2/in3               LogicCell40_SEQ_MODE_1000      0              3983   1522  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__136/I                                          ClkMux                         0              2153  RISE       1
I__136/O                                          ClkMux                       309              2461  RISE       1
clk_div_3_LC_1_9_2/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_6_LC_2_11_6/lcout
Path End         : cntr_7_LC_2_11_7/in3
Capture Clock    : cntr_7_LC_2_11_7/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          989
---------------------------------------   ---- 
End-of-path arrival time (ps)             3990
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__140/I                                          ClkMux                         0              2153  RISE       1
I__140/O                                          ClkMux                       309              2461  RISE       1
cntr_6_LC_2_11_6/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_6_LC_2_11_6/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__147/I                   LocalMux                       0              3001   1066  FALL       1
I__147/O                   LocalMux                     309              3310   1066  FALL       1
I__149/I                   InMux                          0              3310   1066  FALL       1
I__149/O                   InMux                        217              3527   1066  FALL       1
cntr_6_LC_2_11_6/in1       LogicCell40_SEQ_MODE_1000      0              3527   1529  FALL       1
cntr_6_LC_2_11_6/carryout  LogicCell40_SEQ_MODE_1000    245              3773   1529  FALL       1
I__145/I                   InMux                          0              3773   1529  FALL       1
I__145/O                   InMux                        217              3990   1529  FALL       1
cntr_7_LC_2_11_7/in3       LogicCell40_SEQ_MODE_1000      0              3990   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__140/I                                          ClkMux                         0              2153  RISE       1
I__140/O                                          ClkMux                       309              2461  RISE       1
cntr_7_LC_2_11_7/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_5_LC_2_11_5/lcout
Path End         : cntr_6_LC_2_11_6/in3
Capture Clock    : cntr_6_LC_2_11_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          989
---------------------------------------   ---- 
End-of-path arrival time (ps)             3990
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__140/I                                          ClkMux                         0              2153  RISE       1
I__140/O                                          ClkMux                       309              2461  RISE       1
cntr_5_LC_2_11_5/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_5_LC_2_11_5/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__153/I                   LocalMux                       0              3001   1066  FALL       1
I__153/O                   LocalMux                     309              3310   1066  FALL       1
I__155/I                   InMux                          0              3310   1066  FALL       1
I__155/O                   InMux                        217              3527   1066  FALL       1
cntr_5_LC_2_11_5/in1       LogicCell40_SEQ_MODE_1000      0              3527   1529  FALL       1
cntr_5_LC_2_11_5/carryout  LogicCell40_SEQ_MODE_1000    245              3773   1529  FALL       2
I__146/I                   InMux                          0              3773   1529  FALL       1
I__146/O                   InMux                        217              3990   1529  FALL       1
cntr_6_LC_2_11_6/in3       LogicCell40_SEQ_MODE_1000      0              3990   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__140/I                                          ClkMux                         0              2153  RISE       1
I__140/O                                          ClkMux                       309              2461  RISE       1
cntr_6_LC_2_11_6/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_4_LC_2_11_4/lcout
Path End         : cntr_5_LC_2_11_5/in3
Capture Clock    : cntr_5_LC_2_11_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          989
---------------------------------------   ---- 
End-of-path arrival time (ps)             3990
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__140/I                                          ClkMux                         0              2153  RISE       1
I__140/O                                          ClkMux                       309              2461  RISE       1
cntr_4_LC_2_11_4/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_4_LC_2_11_4/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__158/I                   LocalMux                       0              3001   1066  FALL       1
I__158/O                   LocalMux                     309              3310   1066  FALL       1
I__160/I                   InMux                          0              3310   1066  FALL       1
I__160/O                   InMux                        217              3527   1066  FALL       1
cntr_4_LC_2_11_4/in1       LogicCell40_SEQ_MODE_1000      0              3527   1529  FALL       1
cntr_4_LC_2_11_4/carryout  LogicCell40_SEQ_MODE_1000    245              3773   1529  FALL       2
I__151/I                   InMux                          0              3773   1529  FALL       1
I__151/O                   InMux                        217              3990   1529  FALL       1
cntr_5_LC_2_11_5/in3       LogicCell40_SEQ_MODE_1000      0              3990   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__140/I                                          ClkMux                         0              2153  RISE       1
I__140/O                                          ClkMux                       309              2461  RISE       1
cntr_5_LC_2_11_5/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_3_LC_2_11_3/lcout
Path End         : cntr_4_LC_2_11_4/in3
Capture Clock    : cntr_4_LC_2_11_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          989
---------------------------------------   ---- 
End-of-path arrival time (ps)             3990
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__140/I                                          ClkMux                         0              2153  RISE       1
I__140/O                                          ClkMux                       309              2461  RISE       1
cntr_3_LC_2_11_3/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_3_LC_2_11_3/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__163/I                   LocalMux                       0              3001   1066  FALL       1
I__163/O                   LocalMux                     309              3310   1066  FALL       1
I__165/I                   InMux                          0              3310   1066  FALL       1
I__165/O                   InMux                        217              3527   1066  FALL       1
cntr_3_LC_2_11_3/in1       LogicCell40_SEQ_MODE_1000      0              3527   1529  FALL       1
cntr_3_LC_2_11_3/carryout  LogicCell40_SEQ_MODE_1000    245              3773   1529  FALL       2
I__157/I                   InMux                          0              3773   1529  FALL       1
I__157/O                   InMux                        217              3990   1529  FALL       1
cntr_4_LC_2_11_4/in3       LogicCell40_SEQ_MODE_1000      0              3990   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__140/I                                          ClkMux                         0              2153  RISE       1
I__140/O                                          ClkMux                       309              2461  RISE       1
cntr_4_LC_2_11_4/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_2_LC_2_11_2/lcout
Path End         : cntr_3_LC_2_11_3/in3
Capture Clock    : cntr_3_LC_2_11_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          989
---------------------------------------   ---- 
End-of-path arrival time (ps)             3990
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__140/I                                          ClkMux                         0              2153  RISE       1
I__140/O                                          ClkMux                       309              2461  RISE       1
cntr_2_LC_2_11_2/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_2_LC_2_11_2/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__168/I                   LocalMux                       0              3001   1066  FALL       1
I__168/O                   LocalMux                     309              3310   1066  FALL       1
I__170/I                   InMux                          0              3310   1066  FALL       1
I__170/O                   InMux                        217              3527   1066  FALL       1
cntr_2_LC_2_11_2/in1       LogicCell40_SEQ_MODE_1000      0              3527   1529  FALL       1
cntr_2_LC_2_11_2/carryout  LogicCell40_SEQ_MODE_1000    245              3773   1529  FALL       2
I__162/I                   InMux                          0              3773   1529  FALL       1
I__162/O                   InMux                        217              3990   1529  FALL       1
cntr_3_LC_2_11_3/in3       LogicCell40_SEQ_MODE_1000      0              3990   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__140/I                                          ClkMux                         0              2153  RISE       1
I__140/O                                          ClkMux                       309              2461  RISE       1
cntr_3_LC_2_11_3/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_1_LC_2_11_1/lcout
Path End         : cntr_2_LC_2_11_2/in3
Capture Clock    : cntr_2_LC_2_11_2/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          989
---------------------------------------   ---- 
End-of-path arrival time (ps)             3990
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__140/I                                          ClkMux                         0              2153  RISE       1
I__140/O                                          ClkMux                       309              2461  RISE       1
cntr_1_LC_2_11_1/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_1_LC_2_11_1/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__173/I                   LocalMux                       0              3001   1066  FALL       1
I__173/O                   LocalMux                     309              3310   1066  FALL       1
I__175/I                   InMux                          0              3310   1066  FALL       1
I__175/O                   InMux                        217              3527   1066  FALL       1
cntr_1_LC_2_11_1/in1       LogicCell40_SEQ_MODE_1000      0              3527   1529  FALL       1
cntr_1_LC_2_11_1/carryout  LogicCell40_SEQ_MODE_1000    245              3773   1529  FALL       2
I__167/I                   InMux                          0              3773   1529  FALL       1
I__167/O                   InMux                        217              3990   1529  FALL       1
cntr_2_LC_2_11_2/in3       LogicCell40_SEQ_MODE_1000      0              3990   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__140/I                                          ClkMux                         0              2153  RISE       1
I__140/O                                          ClkMux                       309              2461  RISE       1
cntr_2_LC_2_11_2/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_0_LC_2_11_0/lcout
Path End         : cntr_1_LC_2_11_1/in3
Capture Clock    : cntr_1_LC_2_11_1/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          989
---------------------------------------   ---- 
End-of-path arrival time (ps)             3990
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__140/I                                          ClkMux                         0              2153  RISE       1
I__140/O                                          ClkMux                       309              2461  RISE       1
cntr_0_LC_2_11_0/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_0_LC_2_11_0/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__178/I                   LocalMux                       0              3001   1066  FALL       1
I__178/O                   LocalMux                     309              3310   1066  FALL       1
I__180/I                   InMux                          0              3310   1066  FALL       1
I__180/O                   InMux                        217              3527   1066  FALL       1
cntr_0_LC_2_11_0/in1       LogicCell40_SEQ_MODE_1000      0              3527   1529  FALL       1
cntr_0_LC_2_11_0/carryout  LogicCell40_SEQ_MODE_1000    245              3773   1529  FALL       2
I__172/I                   InMux                          0              3773   1529  FALL       1
I__172/O                   InMux                        217              3990   1529  FALL       1
cntr_1_LC_2_11_1/in3       LogicCell40_SEQ_MODE_1000      0              3990   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__140/I                                          ClkMux                         0              2153  RISE       1
I__140/O                                          ClkMux                       309              2461  RISE       1
cntr_1_LC_2_11_1/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_9_LC_1_10_0/lcout
Path End         : clk_div_10_LC_1_10_1/in3
Capture Clock    : clk_div_10_LC_1_10_1/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          989
---------------------------------------   ---- 
End-of-path arrival time (ps)             3990
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__137/I                                          ClkMux                         0              2153  RISE       1
I__137/O                                          ClkMux                       309              2461  RISE       1
clk_div_9_LC_1_10_0/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_9_LC_1_10_0/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__121/I                      LocalMux                       0              3001   1066  FALL       1
I__121/O                      LocalMux                     309              3310   1066  FALL       1
I__123/I                      InMux                          0              3310   1066  FALL       1
I__123/O                      InMux                        217              3527   1066  FALL       1
clk_div_9_LC_1_10_0/in1       LogicCell40_SEQ_MODE_1000      0              3527   1529  FALL       1
clk_div_9_LC_1_10_0/carryout  LogicCell40_SEQ_MODE_1000    245              3773   1529  FALL       1
I__47/I                       InMux                          0              3773   1529  FALL       1
I__47/O                       InMux                        217              3990   1529  FALL       1
clk_div_10_LC_1_10_1/in3      LogicCell40_SEQ_MODE_1000      0              3990   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__137/I                                          ClkMux                         0              2153  RISE       1
I__137/O                                          ClkMux                       309              2461  RISE       1
clk_div_10_LC_1_10_1/clk                          LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_7_LC_1_9_6/lcout
Path End         : clk_div_8_LC_1_9_7/in3
Capture Clock    : clk_div_8_LC_1_9_7/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          989
---------------------------------------   ---- 
End-of-path arrival time (ps)             3990
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__136/I                                          ClkMux                         0              2153  RISE       1
I__136/O                                          ClkMux                       309              2461  RISE       1
clk_div_7_LC_1_9_6/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_7_LC_1_9_6/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__56/I                      LocalMux                       0              3001   1066  FALL       1
I__56/O                      LocalMux                     309              3310   1066  FALL       1
I__58/I                      InMux                          0              3310   1066  FALL       1
I__58/O                      InMux                        217              3527   1066  FALL       1
clk_div_7_LC_1_9_6/in1       LogicCell40_SEQ_MODE_1000      0              3527   1529  FALL       1
clk_div_7_LC_1_9_6/carryout  LogicCell40_SEQ_MODE_1000    245              3773   1529  FALL       2
I__49/I                      InMux                          0              3773   1529  FALL       1
I__49/O                      InMux                        217              3990   1529  FALL       1
clk_div_8_LC_1_9_7/in3       LogicCell40_SEQ_MODE_1000      0              3990   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__136/I                                          ClkMux                         0              2153  RISE       1
I__136/O                                          ClkMux                       309              2461  RISE       1
clk_div_8_LC_1_9_7/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_6_LC_1_9_5/lcout
Path End         : clk_div_7_LC_1_9_6/in3
Capture Clock    : clk_div_7_LC_1_9_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          989
---------------------------------------   ---- 
End-of-path arrival time (ps)             3990
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__136/I                                          ClkMux                         0              2153  RISE       1
I__136/O                                          ClkMux                       309              2461  RISE       1
clk_div_6_LC_1_9_5/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_6_LC_1_9_5/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__61/I                      LocalMux                       0              3001   1066  FALL       1
I__61/O                      LocalMux                     309              3310   1066  FALL       1
I__63/I                      InMux                          0              3310   1066  FALL       1
I__63/O                      InMux                        217              3527   1066  FALL       1
clk_div_6_LC_1_9_5/in1       LogicCell40_SEQ_MODE_1000      0              3527   1529  FALL       1
clk_div_6_LC_1_9_5/carryout  LogicCell40_SEQ_MODE_1000    245              3773   1529  FALL       2
I__50/I                      InMux                          0              3773   1529  FALL       1
I__50/O                      InMux                        217              3990   1529  FALL       1
clk_div_7_LC_1_9_6/in3       LogicCell40_SEQ_MODE_1000      0              3990   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__136/I                                          ClkMux                         0              2153  RISE       1
I__136/O                                          ClkMux                       309              2461  RISE       1
clk_div_7_LC_1_9_6/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_5_LC_1_9_4/lcout
Path End         : clk_div_6_LC_1_9_5/in3
Capture Clock    : clk_div_6_LC_1_9_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          989
---------------------------------------   ---- 
End-of-path arrival time (ps)             3990
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__136/I                                          ClkMux                         0              2153  RISE       1
I__136/O                                          ClkMux                       309              2461  RISE       1
clk_div_5_LC_1_9_4/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_5_LC_1_9_4/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__66/I                      LocalMux                       0              3001   1066  FALL       1
I__66/O                      LocalMux                     309              3310   1066  FALL       1
I__68/I                      InMux                          0              3310   1066  FALL       1
I__68/O                      InMux                        217              3527   1066  FALL       1
clk_div_5_LC_1_9_4/in1       LogicCell40_SEQ_MODE_1000      0              3527   1529  FALL       1
clk_div_5_LC_1_9_4/carryout  LogicCell40_SEQ_MODE_1000    245              3773   1529  FALL       2
I__51/I                      InMux                          0              3773   1529  FALL       1
I__51/O                      InMux                        217              3990   1529  FALL       1
clk_div_6_LC_1_9_5/in3       LogicCell40_SEQ_MODE_1000      0              3990   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__136/I                                          ClkMux                         0              2153  RISE       1
I__136/O                                          ClkMux                       309              2461  RISE       1
clk_div_6_LC_1_9_5/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_4_LC_1_9_3/lcout
Path End         : clk_div_5_LC_1_9_4/in3
Capture Clock    : clk_div_5_LC_1_9_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          989
---------------------------------------   ---- 
End-of-path arrival time (ps)             3990
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__136/I                                          ClkMux                         0              2153  RISE       1
I__136/O                                          ClkMux                       309              2461  RISE       1
clk_div_4_LC_1_9_3/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_4_LC_1_9_3/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__71/I                      LocalMux                       0              3001   1066  FALL       1
I__71/O                      LocalMux                     309              3310   1066  FALL       1
I__73/I                      InMux                          0              3310   1066  FALL       1
I__73/O                      InMux                        217              3527   1066  FALL       1
clk_div_4_LC_1_9_3/in1       LogicCell40_SEQ_MODE_1000      0              3527   1529  FALL       1
clk_div_4_LC_1_9_3/carryout  LogicCell40_SEQ_MODE_1000    245              3773   1529  FALL       2
I__52/I                      InMux                          0              3773   1529  FALL       1
I__52/O                      InMux                        217              3990   1529  FALL       1
clk_div_5_LC_1_9_4/in3       LogicCell40_SEQ_MODE_1000      0              3990   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__136/I                                          ClkMux                         0              2153  RISE       1
I__136/O                                          ClkMux                       309              2461  RISE       1
clk_div_5_LC_1_9_4/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_3_LC_1_9_2/lcout
Path End         : clk_div_4_LC_1_9_3/in3
Capture Clock    : clk_div_4_LC_1_9_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          989
---------------------------------------   ---- 
End-of-path arrival time (ps)             3990
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__136/I                                          ClkMux                         0              2153  RISE       1
I__136/O                                          ClkMux                       309              2461  RISE       1
clk_div_3_LC_1_9_2/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_3_LC_1_9_2/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__76/I                      LocalMux                       0              3001   1066  FALL       1
I__76/O                      LocalMux                     309              3310   1066  FALL       1
I__78/I                      InMux                          0              3310   1066  FALL       1
I__78/O                      InMux                        217              3527   1066  FALL       1
clk_div_3_LC_1_9_2/in1       LogicCell40_SEQ_MODE_1000      0              3527   1529  FALL       1
clk_div_3_LC_1_9_2/carryout  LogicCell40_SEQ_MODE_1000    245              3773   1529  FALL       2
I__53/I                      InMux                          0              3773   1529  FALL       1
I__53/O                      InMux                        217              3990   1529  FALL       1
clk_div_4_LC_1_9_3/in3       LogicCell40_SEQ_MODE_1000      0              3990   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__136/I                                          ClkMux                         0              2153  RISE       1
I__136/O                                          ClkMux                       309              2461  RISE       1
clk_div_4_LC_1_9_3/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_8_LC_1_9_7/lcout
Path End         : clk_div_9_LC_1_10_0/in3
Capture Clock    : clk_div_9_LC_1_10_0/clk
Hold Constraint  : 0p
Path slack       : 1705p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1165
---------------------------------------   ---- 
End-of-path arrival time (ps)             4166
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__136/I                                          ClkMux                         0              2153  RISE       1
I__136/O                                          ClkMux                       309              2461  RISE       1
clk_div_8_LC_1_9_7/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_8_LC_1_9_7/lcout         LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__126/I                         LocalMux                       0              3001   1066  FALL       1
I__126/O                         LocalMux                     309              3310   1066  FALL       1
I__128/I                         InMux                          0              3310   1066  FALL       1
I__128/O                         InMux                        217              3527   1066  FALL       1
clk_div_8_LC_1_9_7/in1           LogicCell40_SEQ_MODE_1000      0              3527   1704  FALL       1
clk_div_8_LC_1_9_7/carryout      LogicCell40_SEQ_MODE_1000    245              3773   1704  FALL       1
IN_MUX_bfv_1_10_0_/carryinitin   ICE_CARRY_IN_MUX               0              3773   1704  FALL       1
IN_MUX_bfv_1_10_0_/carryinitout  ICE_CARRY_IN_MUX             175              3948   1704  FALL       2
I__48/I                          InMux                          0              3948   1704  FALL       1
I__48/O                          InMux                        217              4166   1704  FALL       1
clk_div_9_LC_1_10_0/in3          LogicCell40_SEQ_MODE_1000      0              4166   1704  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__137/I                                          ClkMux                         0              2153  RISE       1
I__137/O                                          ClkMux                       309              2461  RISE       1
clk_div_9_LC_1_10_0/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_2_LC_2_11_2/lcout
Path End         : PORT_r_LC_1_11_2/in3
Capture Clock    : PORT_r_LC_1_11_2/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1340
---------------------------------------   ---- 
End-of-path arrival time (ps)             4341
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__140/I                                          ClkMux                         0              2153  RISE       1
I__140/O                                          ClkMux                       309              2461  RISE       1
cntr_2_LC_2_11_2/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_2_LC_2_11_2/lcout        LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__169/I                      LocalMux                       0              3001   1880  FALL       1
I__169/O                      LocalMux                     309              3310   1880  FALL       1
I__171/I                      InMux                          0              3310   1880  FALL       1
I__171/O                      InMux                        217              3527   1880  FALL       1
PORT_r_RNO_1_LC_1_11_0/in3    LogicCell40_SEQ_MODE_0000      0              3527   1880  FALL       1
PORT_r_RNO_1_LC_1_11_0/lcout  LogicCell40_SEQ_MODE_0000    288              3815   1880  FALL       1
I__89/I                       LocalMux                       0              3815   1880  FALL       1
I__89/O                       LocalMux                     309              4124   1880  FALL       1
I__90/I                       InMux                          0              4124   1880  FALL       1
I__90/O                       InMux                        217              4341   1880  FALL       1
PORT_r_LC_1_11_2/in3          LogicCell40_SEQ_MODE_1000      0              4341   1880  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__138/I                                          ClkMux                         0              2153  RISE       1
I__138/O                                          ClkMux                       309              2461  RISE       1
PORT_r_LC_1_11_2/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_11_LC_2_10_4/lcout
Path End         : clk_div_11_LC_2_10_4/in3
Capture Clock    : clk_div_11_LC_2_10_4/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1431
---------------------------------------   ---- 
End-of-path arrival time (ps)             4432
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__139/I                                          ClkMux                         0              2153  RISE       1
I__139/O                                          ClkMux                       309              2461  RISE       1
clk_div_11_LC_2_10_4/clk                          LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_11_LC_2_10_4/lcout           LogicCell40_SEQ_MODE_1000    540              3001   1971  FALL       2
I__109/I                             LocalMux                       0              3001   1971  FALL       1
I__109/O                             LocalMux                     309              3310   1971  FALL       1
I__110/I                             InMux                          0              3310   1971  FALL       1
I__110/O                             InMux                        217              3527   1971  FALL       1
clk_div_RNI06L91_11_LC_2_10_2/in1    LogicCell40_SEQ_MODE_0000      0              3527   1971  FALL       1
clk_div_RNI06L91_11_LC_2_10_2/lcout  LogicCell40_SEQ_MODE_0000    379              3906   1971  FALL       1
I__112/I                             LocalMux                       0              3906   1971  FALL       1
I__112/O                             LocalMux                     309              4215   1971  FALL       1
I__113/I                             InMux                          0              4215   1971  FALL       1
I__113/O                             InMux                        217              4432   1971  FALL       1
clk_div_11_LC_2_10_4/in3             LogicCell40_SEQ_MODE_1000      0              4432   1971  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__139/I                                          ClkMux                         0              2153  RISE       1
I__139/O                                          ClkMux                       309              2461  RISE       1
clk_div_11_LC_2_10_4/clk                          LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_11_LC_2_10_4/lcout
Path End         : cntr_7_LC_2_11_7/ce
Capture Clock    : cntr_7_LC_2_11_7/clk
Hold Constraint  : 0p
Path slack       : 2315p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1775
---------------------------------------   ---- 
End-of-path arrival time (ps)             4776
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__139/I                                          ClkMux                         0              2153  RISE       1
I__139/O                                          ClkMux                       309              2461  RISE       1
clk_div_11_LC_2_10_4/clk                          LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_11_LC_2_10_4/lcout           LogicCell40_SEQ_MODE_1000    540              3001   1971  FALL       2
I__109/I                             LocalMux                       0              3001   1971  FALL       1
I__109/O                             LocalMux                     309              3310   1971  FALL       1
I__111/I                             InMux                          0              3310   2314  FALL       1
I__111/O                             InMux                        217              3527   2314  FALL       1
clk_div_RNIM1KP1_11_LC_2_10_3/in0    LogicCell40_SEQ_MODE_0000      0              3527   2314  FALL       1
clk_div_RNIM1KP1_11_LC_2_10_3/lcout  LogicCell40_SEQ_MODE_0000    386              3913   2314  FALL       9
I__130/I                             LocalMux                       0              3913   2314  FALL       1
I__130/O                             LocalMux                     309              4222   2314  FALL       1
I__132/I                             CEMux                          0              4222   2314  FALL       1
I__132/O                             CEMux                        554              4776   2314  FALL       1
cntr_7_LC_2_11_7/ce                  LogicCell40_SEQ_MODE_1000      0              4776   2314  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__140/I                                          ClkMux                         0              2153  RISE       1
I__140/O                                          ClkMux                       309              2461  RISE       1
cntr_7_LC_2_11_7/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_11_LC_2_10_4/lcout
Path End         : cntr_6_LC_2_11_6/ce
Capture Clock    : cntr_6_LC_2_11_6/clk
Hold Constraint  : 0p
Path slack       : 2315p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1775
---------------------------------------   ---- 
End-of-path arrival time (ps)             4776
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__139/I                                          ClkMux                         0              2153  RISE       1
I__139/O                                          ClkMux                       309              2461  RISE       1
clk_div_11_LC_2_10_4/clk                          LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_11_LC_2_10_4/lcout           LogicCell40_SEQ_MODE_1000    540              3001   1971  FALL       2
I__109/I                             LocalMux                       0              3001   1971  FALL       1
I__109/O                             LocalMux                     309              3310   1971  FALL       1
I__111/I                             InMux                          0              3310   2314  FALL       1
I__111/O                             InMux                        217              3527   2314  FALL       1
clk_div_RNIM1KP1_11_LC_2_10_3/in0    LogicCell40_SEQ_MODE_0000      0              3527   2314  FALL       1
clk_div_RNIM1KP1_11_LC_2_10_3/lcout  LogicCell40_SEQ_MODE_0000    386              3913   2314  FALL       9
I__130/I                             LocalMux                       0              3913   2314  FALL       1
I__130/O                             LocalMux                     309              4222   2314  FALL       1
I__132/I                             CEMux                          0              4222   2314  FALL       1
I__132/O                             CEMux                        554              4776   2314  FALL       1
cntr_6_LC_2_11_6/ce                  LogicCell40_SEQ_MODE_1000      0              4776   2314  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__140/I                                          ClkMux                         0              2153  RISE       1
I__140/O                                          ClkMux                       309              2461  RISE       1
cntr_6_LC_2_11_6/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_11_LC_2_10_4/lcout
Path End         : cntr_5_LC_2_11_5/ce
Capture Clock    : cntr_5_LC_2_11_5/clk
Hold Constraint  : 0p
Path slack       : 2315p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1775
---------------------------------------   ---- 
End-of-path arrival time (ps)             4776
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__139/I                                          ClkMux                         0              2153  RISE       1
I__139/O                                          ClkMux                       309              2461  RISE       1
clk_div_11_LC_2_10_4/clk                          LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_11_LC_2_10_4/lcout           LogicCell40_SEQ_MODE_1000    540              3001   1971  FALL       2
I__109/I                             LocalMux                       0              3001   1971  FALL       1
I__109/O                             LocalMux                     309              3310   1971  FALL       1
I__111/I                             InMux                          0              3310   2314  FALL       1
I__111/O                             InMux                        217              3527   2314  FALL       1
clk_div_RNIM1KP1_11_LC_2_10_3/in0    LogicCell40_SEQ_MODE_0000      0              3527   2314  FALL       1
clk_div_RNIM1KP1_11_LC_2_10_3/lcout  LogicCell40_SEQ_MODE_0000    386              3913   2314  FALL       9
I__130/I                             LocalMux                       0              3913   2314  FALL       1
I__130/O                             LocalMux                     309              4222   2314  FALL       1
I__132/I                             CEMux                          0              4222   2314  FALL       1
I__132/O                             CEMux                        554              4776   2314  FALL       1
cntr_5_LC_2_11_5/ce                  LogicCell40_SEQ_MODE_1000      0              4776   2314  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__140/I                                          ClkMux                         0              2153  RISE       1
I__140/O                                          ClkMux                       309              2461  RISE       1
cntr_5_LC_2_11_5/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_11_LC_2_10_4/lcout
Path End         : cntr_4_LC_2_11_4/ce
Capture Clock    : cntr_4_LC_2_11_4/clk
Hold Constraint  : 0p
Path slack       : 2315p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1775
---------------------------------------   ---- 
End-of-path arrival time (ps)             4776
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__139/I                                          ClkMux                         0              2153  RISE       1
I__139/O                                          ClkMux                       309              2461  RISE       1
clk_div_11_LC_2_10_4/clk                          LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_11_LC_2_10_4/lcout           LogicCell40_SEQ_MODE_1000    540              3001   1971  FALL       2
I__109/I                             LocalMux                       0              3001   1971  FALL       1
I__109/O                             LocalMux                     309              3310   1971  FALL       1
I__111/I                             InMux                          0              3310   2314  FALL       1
I__111/O                             InMux                        217              3527   2314  FALL       1
clk_div_RNIM1KP1_11_LC_2_10_3/in0    LogicCell40_SEQ_MODE_0000      0              3527   2314  FALL       1
clk_div_RNIM1KP1_11_LC_2_10_3/lcout  LogicCell40_SEQ_MODE_0000    386              3913   2314  FALL       9
I__130/I                             LocalMux                       0              3913   2314  FALL       1
I__130/O                             LocalMux                     309              4222   2314  FALL       1
I__132/I                             CEMux                          0              4222   2314  FALL       1
I__132/O                             CEMux                        554              4776   2314  FALL       1
cntr_4_LC_2_11_4/ce                  LogicCell40_SEQ_MODE_1000      0              4776   2314  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__140/I                                          ClkMux                         0              2153  RISE       1
I__140/O                                          ClkMux                       309              2461  RISE       1
cntr_4_LC_2_11_4/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_11_LC_2_10_4/lcout
Path End         : cntr_3_LC_2_11_3/ce
Capture Clock    : cntr_3_LC_2_11_3/clk
Hold Constraint  : 0p
Path slack       : 2315p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1775
---------------------------------------   ---- 
End-of-path arrival time (ps)             4776
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__139/I                                          ClkMux                         0              2153  RISE       1
I__139/O                                          ClkMux                       309              2461  RISE       1
clk_div_11_LC_2_10_4/clk                          LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_11_LC_2_10_4/lcout           LogicCell40_SEQ_MODE_1000    540              3001   1971  FALL       2
I__109/I                             LocalMux                       0              3001   1971  FALL       1
I__109/O                             LocalMux                     309              3310   1971  FALL       1
I__111/I                             InMux                          0              3310   2314  FALL       1
I__111/O                             InMux                        217              3527   2314  FALL       1
clk_div_RNIM1KP1_11_LC_2_10_3/in0    LogicCell40_SEQ_MODE_0000      0              3527   2314  FALL       1
clk_div_RNIM1KP1_11_LC_2_10_3/lcout  LogicCell40_SEQ_MODE_0000    386              3913   2314  FALL       9
I__130/I                             LocalMux                       0              3913   2314  FALL       1
I__130/O                             LocalMux                     309              4222   2314  FALL       1
I__132/I                             CEMux                          0              4222   2314  FALL       1
I__132/O                             CEMux                        554              4776   2314  FALL       1
cntr_3_LC_2_11_3/ce                  LogicCell40_SEQ_MODE_1000      0              4776   2314  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__140/I                                          ClkMux                         0              2153  RISE       1
I__140/O                                          ClkMux                       309              2461  RISE       1
cntr_3_LC_2_11_3/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_11_LC_2_10_4/lcout
Path End         : cntr_2_LC_2_11_2/ce
Capture Clock    : cntr_2_LC_2_11_2/clk
Hold Constraint  : 0p
Path slack       : 2315p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1775
---------------------------------------   ---- 
End-of-path arrival time (ps)             4776
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__139/I                                          ClkMux                         0              2153  RISE       1
I__139/O                                          ClkMux                       309              2461  RISE       1
clk_div_11_LC_2_10_4/clk                          LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_11_LC_2_10_4/lcout           LogicCell40_SEQ_MODE_1000    540              3001   1971  FALL       2
I__109/I                             LocalMux                       0              3001   1971  FALL       1
I__109/O                             LocalMux                     309              3310   1971  FALL       1
I__111/I                             InMux                          0              3310   2314  FALL       1
I__111/O                             InMux                        217              3527   2314  FALL       1
clk_div_RNIM1KP1_11_LC_2_10_3/in0    LogicCell40_SEQ_MODE_0000      0              3527   2314  FALL       1
clk_div_RNIM1KP1_11_LC_2_10_3/lcout  LogicCell40_SEQ_MODE_0000    386              3913   2314  FALL       9
I__130/I                             LocalMux                       0              3913   2314  FALL       1
I__130/O                             LocalMux                     309              4222   2314  FALL       1
I__132/I                             CEMux                          0              4222   2314  FALL       1
I__132/O                             CEMux                        554              4776   2314  FALL       1
cntr_2_LC_2_11_2/ce                  LogicCell40_SEQ_MODE_1000      0              4776   2314  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__140/I                                          ClkMux                         0              2153  RISE       1
I__140/O                                          ClkMux                       309              2461  RISE       1
cntr_2_LC_2_11_2/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_11_LC_2_10_4/lcout
Path End         : cntr_1_LC_2_11_1/ce
Capture Clock    : cntr_1_LC_2_11_1/clk
Hold Constraint  : 0p
Path slack       : 2315p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1775
---------------------------------------   ---- 
End-of-path arrival time (ps)             4776
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__139/I                                          ClkMux                         0              2153  RISE       1
I__139/O                                          ClkMux                       309              2461  RISE       1
clk_div_11_LC_2_10_4/clk                          LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_11_LC_2_10_4/lcout           LogicCell40_SEQ_MODE_1000    540              3001   1971  FALL       2
I__109/I                             LocalMux                       0              3001   1971  FALL       1
I__109/O                             LocalMux                     309              3310   1971  FALL       1
I__111/I                             InMux                          0              3310   2314  FALL       1
I__111/O                             InMux                        217              3527   2314  FALL       1
clk_div_RNIM1KP1_11_LC_2_10_3/in0    LogicCell40_SEQ_MODE_0000      0              3527   2314  FALL       1
clk_div_RNIM1KP1_11_LC_2_10_3/lcout  LogicCell40_SEQ_MODE_0000    386              3913   2314  FALL       9
I__130/I                             LocalMux                       0              3913   2314  FALL       1
I__130/O                             LocalMux                     309              4222   2314  FALL       1
I__132/I                             CEMux                          0              4222   2314  FALL       1
I__132/O                             CEMux                        554              4776   2314  FALL       1
cntr_1_LC_2_11_1/ce                  LogicCell40_SEQ_MODE_1000      0              4776   2314  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__140/I                                          ClkMux                         0              2153  RISE       1
I__140/O                                          ClkMux                       309              2461  RISE       1
cntr_1_LC_2_11_1/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_11_LC_2_10_4/lcout
Path End         : cntr_0_LC_2_11_0/ce
Capture Clock    : cntr_0_LC_2_11_0/clk
Hold Constraint  : 0p
Path slack       : 2315p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1775
---------------------------------------   ---- 
End-of-path arrival time (ps)             4776
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__139/I                                          ClkMux                         0              2153  RISE       1
I__139/O                                          ClkMux                       309              2461  RISE       1
clk_div_11_LC_2_10_4/clk                          LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_11_LC_2_10_4/lcout           LogicCell40_SEQ_MODE_1000    540              3001   1971  FALL       2
I__109/I                             LocalMux                       0              3001   1971  FALL       1
I__109/O                             LocalMux                     309              3310   1971  FALL       1
I__111/I                             InMux                          0              3310   2314  FALL       1
I__111/O                             InMux                        217              3527   2314  FALL       1
clk_div_RNIM1KP1_11_LC_2_10_3/in0    LogicCell40_SEQ_MODE_0000      0              3527   2314  FALL       1
clk_div_RNIM1KP1_11_LC_2_10_3/lcout  LogicCell40_SEQ_MODE_0000    386              3913   2314  FALL       9
I__130/I                             LocalMux                       0              3913   2314  FALL       1
I__130/O                             LocalMux                     309              4222   2314  FALL       1
I__132/I                             CEMux                          0              4222   2314  FALL       1
I__132/O                             CEMux                        554              4776   2314  FALL       1
cntr_0_LC_2_11_0/ce                  LogicCell40_SEQ_MODE_1000      0              4776   2314  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__140/I                                          ClkMux                         0              2153  RISE       1
I__140/O                                          ClkMux                       309              2461  RISE       1
cntr_0_LC_2_11_0/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_11_LC_2_10_4/lcout
Path End         : PORT_r_LC_1_11_2/ce
Capture Clock    : PORT_r_LC_1_11_2/clk
Hold Constraint  : 0p
Path slack       : 2315p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1775
---------------------------------------   ---- 
End-of-path arrival time (ps)             4776
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__139/I                                          ClkMux                         0              2153  RISE       1
I__139/O                                          ClkMux                       309              2461  RISE       1
clk_div_11_LC_2_10_4/clk                          LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_11_LC_2_10_4/lcout           LogicCell40_SEQ_MODE_1000    540              3001   1971  FALL       2
I__109/I                             LocalMux                       0              3001   1971  FALL       1
I__109/O                             LocalMux                     309              3310   1971  FALL       1
I__111/I                             InMux                          0              3310   2314  FALL       1
I__111/O                             InMux                        217              3527   2314  FALL       1
clk_div_RNIM1KP1_11_LC_2_10_3/in0    LogicCell40_SEQ_MODE_0000      0              3527   2314  FALL       1
clk_div_RNIM1KP1_11_LC_2_10_3/lcout  LogicCell40_SEQ_MODE_0000    386              3913   2314  FALL       9
I__131/I                             LocalMux                       0              3913   2314  FALL       1
I__131/O                             LocalMux                     309              4222   2314  FALL       1
I__133/I                             CEMux                          0              4222   2314  FALL       1
I__133/O                             CEMux                        554              4776   2314  FALL       1
PORT_r_LC_1_11_2/ce                  LogicCell40_SEQ_MODE_1000      0              4776   2314  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__138/I                                          ClkMux                         0              2153  RISE       1
I__138/O                                          ClkMux                       309              2461  RISE       1
PORT_r_LC_1_11_2/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PORT_r_LC_1_11_2/lcout
Path End         : PORT1
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         5678
---------------------------------------   ---- 
End-of-path arrival time (ps)             8679
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__134/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__134/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__135/I                                          GlobalMux                      0              1998  RISE       1
I__135/O                                          GlobalMux                    154              2153  RISE       1
I__138/I                                          ClkMux                         0              2153  RISE       1
I__138/O                                          ClkMux                       309              2461  RISE       1
PORT_r_LC_1_11_2/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PORT_r_LC_1_11_2/lcout           LogicCell40_SEQ_MODE_1000    540              3001   +INF  RISE       1
I__85/I                          Odrv4                          0              3001   +INF  RISE       1
I__85/O                          Odrv4                        351              3352   +INF  RISE       1
I__86/I                          Span4Mux_s0_h                  0              3352   +INF  RISE       1
I__86/O                          Span4Mux_s0_h                147              3499   +INF  RISE       1
I__87/I                          LocalMux                       0              3499   +INF  RISE       1
I__87/O                          LocalMux                     330              3829   +INF  RISE       1
I__88/I                          IoInMux                        0              3829   +INF  RISE       1
I__88/O                          IoInMux                      259              4088   +INF  RISE       1
PORT1_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4088   +INF  RISE       1
PORT1_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6326   +INF  FALL       1
PORT1_obuf_iopad/DIN             IO_PAD                         0              6326   +INF  FALL       1
PORT1_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2353              8679   +INF  FALL       1
PORT1                            top                            0              8679   +INF  FALL       1

===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

