#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sat Feb  6 21:15:23 2021
# Process ID: 14596
# Current directory: C:/VIVADO_SFPGA/AP_WATCH_CORE
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1460 C:\VIVADO_SFPGA\AP_WATCH_CORE\AP_WATCH_CORE.xpr
# Log file: C:/VIVADO_SFPGA/AP_WATCH_CORE/vivado.log
# Journal file: C:/VIVADO_SFPGA/AP_WATCH_CORE\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/VIVADO_SFPGA/AP_WATCH_CORE/AP_WATCH_CORE.xpr
update_compile_order -fileset sources_1
ipx::package_project -root_dir C:/viv/Ip_Repo/ip/APWatch -vendor xilinx.com -library user -taxonomy /UserIP -module SixDigitCounter -import_files
set_property core_revision 2 [ipx::find_open_core xilinx.com:user:SixDigitCounter:1.0]
ipx::create_xgui_files [ipx::find_open_core xilinx.com:user:SixDigitCounter:1.0]
ipx::update_checksums [ipx::find_open_core xilinx.com:user:SixDigitCounter:1.0]
ipx::save_core [ipx::find_open_core xilinx.com:user:SixDigitCounter:1.0]
set_property  ip_repo_paths  {c:/viv/Ip_Repo/ip/APWatch c:/viv/Ip_Repo/ip/AP_WATCH e:/xil/vivado-library-master} [current_project]
update_ip_catalog
close_project
create_project core_test C:/VIVADO_SFPGA/core_test -part xc7a100tcsg324-1
set_property board_part digilentinc.com:nexys4_ddr:part0:1.1 [current_project]
set_property  ip_repo_paths  {E:/xil/vivado-library-master C:/viv/Ip_Repo} [current_project]
update_ip_catalog
set_property target_language VHDL [current_project]
create_bd_design "AP_WATCH_CORE"
update_compile_order -fileset sources_1
