# do relay_feedback_osc.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:40:47 on Oct 01,2022
# vlog -work work relay_feedback_osc.vo 
# -- Compiling module relay_feedback_osc
# 
# Top level modules:
# 	relay_feedback_osc
# End time: 17:40:48 on Oct 01,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:40:48 on Oct 01,2022
# vlog -work work Waveform.vwf.vt 
# -- Compiling module relay_feedback_osc_vlg_vec_tst
# 
# Top level modules:
# 	relay_feedback_osc_vlg_vec_tst
# End time: 17:40:48 on Oct 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.relay_feedback_osc_vlg_vec_tst 
# Start time: 17:40:48 on Oct 01,2022
# Loading work.relay_feedback_osc_vlg_vec_tst
# Loading work.relay_feedback_osc
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_pll
# Loading cycloneive_ver.cycloneive_m_cntr
# Loading cycloneive_ver.cycloneive_n_cntr
# Loading cycloneive_ver.cycloneive_scale_cntr
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'i1'.  Expected 34, found 30.
#    Time: 0 ps  Iteration: 0  Instance: /relay_feedback_osc_vlg_vec_tst/i1 File: Waveform.vwf.vt Line: 66
# ** Warning: (vsim-3722) Waveform.vwf.vt(66): [TFMPC] - Missing connection for port 'altera_reserved_tms'.
# ** Warning: (vsim-3722) Waveform.vwf.vt(66): [TFMPC] - Missing connection for port 'altera_reserved_tck'.
# ** Warning: (vsim-3722) Waveform.vwf.vt(66): [TFMPC] - Missing connection for port 'altera_reserved_tdi'.
# ** Warning: (vsim-3722) Waveform.vwf.vt(66): [TFMPC] - Missing connection for port 'altera_reserved_tdo'.
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 11090 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# after#25
# Warning : Input clock freq. is under VCO range. Cycloneive PLL may lose lock
# Time: 15000  Instance: relay_feedback_osc_vlg_vec_tst.i1.\U1|U1|altpll_component|auto_generated|pll1 
# ** Note: $finish    : Waveform.vwf.vt(101)
#    Time: 1 us  Iteration: 0  Instance: /relay_feedback_osc_vlg_vec_tst
# End time: 17:40:50 on Oct 01,2022, Elapsed time: 0:00:02
# Errors: 0, Warnings: 6
