{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 24 18:27:25 2021 " "Info: Processing started: Mon May 24 18:27:25 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off FIFO -c FIFO --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off FIFO -c FIFO --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "rdclk " "Info: Assuming node \"rdclk\" is an undefined clock" {  } { { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 46 -1 0 } } { "e:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "rdclk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "wrclk " "Info: Assuming node \"wrclk\" is an undefined clock" {  } { { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 48 -1 0 } } { "e:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "wrclk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "rdclk register memory dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|rdptr_g\[2\] dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|altsyncram_cnu:fifo_ram\|q_b\[0\] 163.03 MHz Internal " "Info: Clock \"rdclk\" Internal fmax is restricted to 163.03 MHz between source register \"dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|rdptr_g\[2\]\" and destination memory \"dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|altsyncram_cnu:fifo_ram\|q_b\[0\]\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "3.067 ns 3.067 ns 6.134 ns " "Info: fmax restricted to Clock High delay (3.067 ns) plus Clock Low delay (3.067 ns) : restricted to 6.134 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.735 ns + Longest register memory " "Info: + Longest register to memory delay is 5.735 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|rdptr_g\[2\] 1 REG LCFF_X20_Y5_N11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y5_N11; Fanout = 2; REG Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|rdptr_g\[2\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[2] } "NODE_NAME" } } { "db/dcfifo_acf1.tdf" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/db/dcfifo_acf1.tdf" 60 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.119 ns) + CELL(0.651 ns) 1.770 ns dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|cmpr_s16:rdempty_eq_comp\|result_wire\[0\]~3 2 COMB LCCOMB_X24_Y5_N4 1 " "Info: 2: + IC(1.119 ns) + CELL(0.651 ns) = 1.770 ns; Loc. = LCCOMB_X24_Y5_N4; Fanout = 1; COMB Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|cmpr_s16:rdempty_eq_comp\|result_wire\[0\]~3'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.770 ns" { dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[2] dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|cmpr_s16:rdempty_eq_comp|result_wire[0]~3 } "NODE_NAME" } } { "db/cmpr_s16.tdf" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/db/cmpr_s16.tdf" 31 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.624 ns) 2.764 ns dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|cmpr_s16:rdempty_eq_comp\|result_wire\[0\]~5 3 COMB LCCOMB_X24_Y5_N0 3 " "Info: 3: + IC(0.370 ns) + CELL(0.624 ns) = 2.764 ns; Loc. = LCCOMB_X24_Y5_N0; Fanout = 3; COMB Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|cmpr_s16:rdempty_eq_comp\|result_wire\[0\]~5'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.994 ns" { dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|cmpr_s16:rdempty_eq_comp|result_wire[0]~3 dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|cmpr_s16:rdempty_eq_comp|result_wire[0]~5 } "NODE_NAME" } } { "db/cmpr_s16.tdf" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/db/cmpr_s16.tdf" 31 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.206 ns) 3.346 ns dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|valid_rdreq 4 COMB LCCOMB_X24_Y5_N6 72 " "Info: 4: + IC(0.376 ns) + CELL(0.206 ns) = 3.346 ns; Loc. = LCCOMB_X24_Y5_N6; Fanout = 72; COMB Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|valid_rdreq'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.582 ns" { dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|cmpr_s16:rdempty_eq_comp|result_wire[0]~5 dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|valid_rdreq } "NODE_NAME" } } { "db/dcfifo_acf1.tdf" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/db/dcfifo_acf1.tdf" 73 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.621 ns) + CELL(0.768 ns) 5.735 ns dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|altsyncram_cnu:fifo_ram\|q_b\[0\] 5 MEM M4K_X23_Y6 1 " "Info: 5: + IC(1.621 ns) + CELL(0.768 ns) = 5.735 ns; Loc. = M4K_X23_Y6; Fanout = 1; MEM Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|altsyncram_cnu:fifo_ram\|q_b\[0\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.389 ns" { dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|valid_rdreq dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[0] } "NODE_NAME" } } { "db/altsyncram_cnu.tdf" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/db/altsyncram_cnu.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.249 ns ( 39.22 % ) " "Info: Total cell delay = 2.249 ns ( 39.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.486 ns ( 60.78 % ) " "Info: Total interconnect delay = 3.486 ns ( 60.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.735 ns" { dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[2] dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|cmpr_s16:rdempty_eq_comp|result_wire[0]~3 dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|cmpr_s16:rdempty_eq_comp|result_wire[0]~5 dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|valid_rdreq dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[0] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "5.735 ns" { dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[2] {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|cmpr_s16:rdempty_eq_comp|result_wire[0]~3 {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|cmpr_s16:rdempty_eq_comp|result_wire[0]~5 {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|valid_rdreq {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[0] {} } { 0.000ns 1.119ns 0.370ns 0.376ns 1.621ns } { 0.000ns 0.651ns 0.624ns 0.206ns 0.768ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.077 ns - Smallest " "Info: - Smallest clock skew is 0.077 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "rdclk destination 2.808 ns + Shortest memory " "Info: + Shortest clock path from clock \"rdclk\" to destination memory is 2.808 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns rdclk 1 CLK PIN_18 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_18; Fanout = 1; CLK Node = 'rdclk'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { rdclk } "NODE_NAME" } } { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.233 ns rdclk~clkctrl 2 COMB CLKCTRL_G1 113 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.233 ns; Loc. = CLKCTRL_G1; Fanout = 113; COMB Node = 'rdclk~clkctrl'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { rdclk rdclk~clkctrl } "NODE_NAME" } } { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.754 ns) + CELL(0.821 ns) 2.808 ns dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|altsyncram_cnu:fifo_ram\|q_b\[0\] 3 MEM M4K_X23_Y6 1 " "Info: 3: + IC(0.754 ns) + CELL(0.821 ns) = 2.808 ns; Loc. = M4K_X23_Y6; Fanout = 1; MEM Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|altsyncram_cnu:fifo_ram\|q_b\[0\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { rdclk~clkctrl dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[0] } "NODE_NAME" } } { "db/altsyncram_cnu.tdf" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/db/altsyncram_cnu.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.911 ns ( 68.06 % ) " "Info: Total cell delay = 1.911 ns ( 68.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.897 ns ( 31.94 % ) " "Info: Total interconnect delay = 0.897 ns ( 31.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.808 ns" { rdclk rdclk~clkctrl dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[0] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.808 ns" { rdclk {} rdclk~combout {} rdclk~clkctrl {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[0] {} } { 0.000ns 0.000ns 0.143ns 0.754ns } { 0.000ns 1.090ns 0.000ns 0.821ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "rdclk source 2.731 ns - Longest register " "Info: - Longest clock path from clock \"rdclk\" to source register is 2.731 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns rdclk 1 CLK PIN_18 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_18; Fanout = 1; CLK Node = 'rdclk'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { rdclk } "NODE_NAME" } } { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.233 ns rdclk~clkctrl 2 COMB CLKCTRL_G1 113 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.233 ns; Loc. = CLKCTRL_G1; Fanout = 113; COMB Node = 'rdclk~clkctrl'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { rdclk rdclk~clkctrl } "NODE_NAME" } } { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 2.731 ns dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|rdptr_g\[2\] 3 REG LCFF_X20_Y5_N11 2 " "Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.731 ns; Loc. = LCFF_X20_Y5_N11; Fanout = 2; REG Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|rdptr_g\[2\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { rdclk~clkctrl dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[2] } "NODE_NAME" } } { "db/dcfifo_acf1.tdf" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/db/dcfifo_acf1.tdf" 60 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 64.30 % ) " "Info: Total cell delay = 1.756 ns ( 64.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.975 ns ( 35.70 % ) " "Info: Total interconnect delay = 0.975 ns ( 35.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.731 ns" { rdclk rdclk~clkctrl dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[2] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.731 ns" { rdclk {} rdclk~combout {} rdclk~clkctrl {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[2] {} } { 0.000ns 0.000ns 0.143ns 0.832ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.808 ns" { rdclk rdclk~clkctrl dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[0] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.808 ns" { rdclk {} rdclk~combout {} rdclk~clkctrl {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[0] {} } { 0.000ns 0.000ns 0.143ns 0.754ns } { 0.000ns 1.090ns 0.000ns 0.821ns } "" } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.731 ns" { rdclk rdclk~clkctrl dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[2] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.731 ns" { rdclk {} rdclk~combout {} rdclk~clkctrl {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[2] {} } { 0.000ns 0.000ns 0.143ns 0.832ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "db/dcfifo_acf1.tdf" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/db/dcfifo_acf1.tdf" 60 9 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns + " "Info: + Micro setup delay of destination is 0.046 ns" {  } { { "db/altsyncram_cnu.tdf" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/db/altsyncram_cnu.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.735 ns" { dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[2] dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|cmpr_s16:rdempty_eq_comp|result_wire[0]~3 dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|cmpr_s16:rdempty_eq_comp|result_wire[0]~5 dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|valid_rdreq dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[0] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "5.735 ns" { dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[2] {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|cmpr_s16:rdempty_eq_comp|result_wire[0]~3 {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|cmpr_s16:rdempty_eq_comp|result_wire[0]~5 {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|valid_rdreq {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[0] {} } { 0.000ns 1.119ns 0.370ns 0.376ns 1.621ns } { 0.000ns 0.651ns 0.624ns 0.206ns 0.768ns } "" } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.808 ns" { rdclk rdclk~clkctrl dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[0] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.808 ns" { rdclk {} rdclk~combout {} rdclk~clkctrl {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[0] {} } { 0.000ns 0.000ns 0.143ns 0.754ns } { 0.000ns 1.090ns 0.000ns 0.821ns } "" } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.731 ns" { rdclk rdclk~clkctrl dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[2] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.731 ns" { rdclk {} rdclk~combout {} rdclk~clkctrl {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[2] {} } { 0.000ns 0.000ns 0.143ns 0.832ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[0] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[0] {} } { 0.000ns } { 0.109ns } "" } } { "db/altsyncram_cnu.tdf" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/db/altsyncram_cnu.tdf" 36 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "wrclk register dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|wrptr_g\[7\] register dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|a_graycounter_31c:wrptr_g1p\|counter_ffa\[7\] 160.75 MHz 6.221 ns Internal " "Info: Clock \"wrclk\" has Internal fmax of 160.75 MHz between source register \"dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|wrptr_g\[7\]\" and destination register \"dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|a_graycounter_31c:wrptr_g1p\|counter_ffa\[7\]\" (period= 6.221 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.958 ns + Longest register register " "Info: + Longest register to register delay is 5.958 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|wrptr_g\[7\] 1 REG LCFF_X21_Y5_N1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y5_N1; Fanout = 4; REG Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|wrptr_g\[7\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[7] } "NODE_NAME" } } { "db/dcfifo_acf1.tdf" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/db/dcfifo_acf1.tdf" 61 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.769 ns) + CELL(0.651 ns) 1.420 ns dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|cmpr_s16:wrfull_eq_comp\|result_wire\[0\]~3 2 COMB LCCOMB_X22_Y5_N30 1 " "Info: 2: + IC(0.769 ns) + CELL(0.651 ns) = 1.420 ns; Loc. = LCCOMB_X22_Y5_N30; Fanout = 1; COMB Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|cmpr_s16:wrfull_eq_comp\|result_wire\[0\]~3'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.420 ns" { dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[7] dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|cmpr_s16:wrfull_eq_comp|result_wire[0]~3 } "NODE_NAME" } } { "db/cmpr_s16.tdf" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/db/cmpr_s16.tdf" 31 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.621 ns) + CELL(0.651 ns) 2.692 ns dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|cmpr_s16:wrfull_eq_comp\|result_wire\[0\]~5 3 COMB LCCOMB_X22_Y5_N26 3 " "Info: 3: + IC(0.621 ns) + CELL(0.651 ns) = 2.692 ns; Loc. = LCCOMB_X22_Y5_N26; Fanout = 3; COMB Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|cmpr_s16:wrfull_eq_comp\|result_wire\[0\]~5'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.272 ns" { dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|cmpr_s16:wrfull_eq_comp|result_wire[0]~3 dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|cmpr_s16:wrfull_eq_comp|result_wire[0]~5 } "NODE_NAME" } } { "db/cmpr_s16.tdf" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/db/cmpr_s16.tdf" 31 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.589 ns) 3.664 ns dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|_~1 4 COMB LCCOMB_X22_Y5_N22 4 " "Info: 4: + IC(0.383 ns) + CELL(0.589 ns) = 3.664 ns; Loc. = LCCOMB_X22_Y5_N22; Fanout = 4; COMB Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|_~1'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.972 ns" { dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|cmpr_s16:wrfull_eq_comp|result_wire[0]~5 dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|_~1 } "NODE_NAME" } } { "dcfifo_mixed_widths.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 72 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.596 ns) 4.638 ns dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|a_graycounter_31c:wrptr_g1p\|parity~COUT 5 COMB LCCOMB_X22_Y5_N2 2 " "Info: 5: + IC(0.378 ns) + CELL(0.596 ns) = 4.638 ns; Loc. = LCCOMB_X22_Y5_N2; Fanout = 2; COMB Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|a_graycounter_31c:wrptr_g1p\|parity~COUT'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.974 ns" { dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|_~1 dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_31c:wrptr_g1p|parity~COUT } "NODE_NAME" } } { "db/a_graycounter_31c.tdf" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/db/a_graycounter_31c.tdf" 74 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.724 ns dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|a_graycounter_31c:wrptr_g1p\|countera0~COUT 6 COMB LCCOMB_X22_Y5_N4 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 4.724 ns; Loc. = LCCOMB_X22_Y5_N4; Fanout = 2; COMB Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|a_graycounter_31c:wrptr_g1p\|countera0~COUT'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_31c:wrptr_g1p|parity~COUT dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_31c:wrptr_g1p|countera0~COUT } "NODE_NAME" } } { "db/a_graycounter_31c.tdf" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/db/a_graycounter_31c.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.810 ns dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|a_graycounter_31c:wrptr_g1p\|countera1~COUT 7 COMB LCCOMB_X22_Y5_N6 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 4.810 ns; Loc. = LCCOMB_X22_Y5_N6; Fanout = 2; COMB Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|a_graycounter_31c:wrptr_g1p\|countera1~COUT'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_31c:wrptr_g1p|countera0~COUT dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_31c:wrptr_g1p|countera1~COUT } "NODE_NAME" } } { "db/a_graycounter_31c.tdf" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/db/a_graycounter_31c.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.896 ns dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|a_graycounter_31c:wrptr_g1p\|countera2~COUT 8 COMB LCCOMB_X22_Y5_N8 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 4.896 ns; Loc. = LCCOMB_X22_Y5_N8; Fanout = 2; COMB Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|a_graycounter_31c:wrptr_g1p\|countera2~COUT'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_31c:wrptr_g1p|countera1~COUT dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_31c:wrptr_g1p|countera2~COUT } "NODE_NAME" } } { "db/a_graycounter_31c.tdf" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/db/a_graycounter_31c.tdf" 44 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.982 ns dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|a_graycounter_31c:wrptr_g1p\|countera3~COUT 9 COMB LCCOMB_X22_Y5_N10 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 4.982 ns; Loc. = LCCOMB_X22_Y5_N10; Fanout = 2; COMB Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|a_graycounter_31c:wrptr_g1p\|countera3~COUT'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_31c:wrptr_g1p|countera2~COUT dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_31c:wrptr_g1p|countera3~COUT } "NODE_NAME" } } { "db/a_graycounter_31c.tdf" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/db/a_graycounter_31c.tdf" 49 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.068 ns dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|a_graycounter_31c:wrptr_g1p\|countera4~COUT 10 COMB LCCOMB_X22_Y5_N12 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 5.068 ns; Loc. = LCCOMB_X22_Y5_N12; Fanout = 2; COMB Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|a_graycounter_31c:wrptr_g1p\|countera4~COUT'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_31c:wrptr_g1p|countera3~COUT dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_31c:wrptr_g1p|countera4~COUT } "NODE_NAME" } } { "db/a_graycounter_31c.tdf" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/db/a_graycounter_31c.tdf" 54 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 5.258 ns dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|a_graycounter_31c:wrptr_g1p\|countera5~COUT 11 COMB LCCOMB_X22_Y5_N14 2 " "Info: 11: + IC(0.000 ns) + CELL(0.190 ns) = 5.258 ns; Loc. = LCCOMB_X22_Y5_N14; Fanout = 2; COMB Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|a_graycounter_31c:wrptr_g1p\|countera5~COUT'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_31c:wrptr_g1p|countera4~COUT dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_31c:wrptr_g1p|countera5~COUT } "NODE_NAME" } } { "db/a_graycounter_31c.tdf" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/db/a_graycounter_31c.tdf" 59 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.344 ns dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|a_graycounter_31c:wrptr_g1p\|countera6~COUT 12 COMB LCCOMB_X22_Y5_N16 1 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 5.344 ns; Loc. = LCCOMB_X22_Y5_N16; Fanout = 1; COMB Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|a_graycounter_31c:wrptr_g1p\|countera6~COUT'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_31c:wrptr_g1p|countera5~COUT dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_31c:wrptr_g1p|countera6~COUT } "NODE_NAME" } } { "db/a_graycounter_31c.tdf" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/db/a_graycounter_31c.tdf" 64 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 5.850 ns dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|a_graycounter_31c:wrptr_g1p\|countera7 13 COMB LCCOMB_X22_Y5_N18 1 " "Info: 13: + IC(0.000 ns) + CELL(0.506 ns) = 5.850 ns; Loc. = LCCOMB_X22_Y5_N18; Fanout = 1; COMB Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|a_graycounter_31c:wrptr_g1p\|countera7'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_31c:wrptr_g1p|countera6~COUT dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_31c:wrptr_g1p|countera7 } "NODE_NAME" } } { "db/a_graycounter_31c.tdf" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/db/a_graycounter_31c.tdf" 69 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 5.958 ns dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|a_graycounter_31c:wrptr_g1p\|counter_ffa\[7\] 14 REG LCFF_X22_Y5_N19 2 " "Info: 14: + IC(0.000 ns) + CELL(0.108 ns) = 5.958 ns; Loc. = LCFF_X22_Y5_N19; Fanout = 2; REG Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|a_graycounter_31c:wrptr_g1p\|counter_ffa\[7\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_31c:wrptr_g1p|countera7 dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_31c:wrptr_g1p|counter_ffa[7] } "NODE_NAME" } } { "db/a_graycounter_31c.tdf" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/db/a_graycounter_31c.tdf" 79 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.807 ns ( 63.90 % ) " "Info: Total cell delay = 3.807 ns ( 63.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.151 ns ( 36.10 % ) " "Info: Total interconnect delay = 2.151 ns ( 36.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.958 ns" { dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[7] dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|cmpr_s16:wrfull_eq_comp|result_wire[0]~3 dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|cmpr_s16:wrfull_eq_comp|result_wire[0]~5 dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|_~1 dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_31c:wrptr_g1p|parity~COUT dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_31c:wrptr_g1p|countera0~COUT dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_31c:wrptr_g1p|countera1~COUT dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_31c:wrptr_g1p|countera2~COUT dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_31c:wrptr_g1p|countera3~COUT dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_31c:wrptr_g1p|countera4~COUT dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_31c:wrptr_g1p|countera5~COUT dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_31c:wrptr_g1p|countera6~COUT dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_31c:wrptr_g1p|countera7 dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_31c:wrptr_g1p|counter_ffa[7] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "5.958 ns" { dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[7] {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|cmpr_s16:wrfull_eq_comp|result_wire[0]~3 {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|cmpr_s16:wrfull_eq_comp|result_wire[0]~5 {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|_~1 {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_31c:wrptr_g1p|parity~COUT {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_31c:wrptr_g1p|countera0~COUT {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_31c:wrptr_g1p|countera1~COUT {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_31c:wrptr_g1p|countera2~COUT {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_31c:wrptr_g1p|countera3~COUT {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_31c:wrptr_g1p|countera4~COUT {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_31c:wrptr_g1p|countera5~COUT {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_31c:wrptr_g1p|countera6~COUT {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_31c:wrptr_g1p|countera7 {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_31c:wrptr_g1p|counter_ffa[7] {} } { 0.000ns 0.769ns 0.621ns 0.383ns 0.378ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.651ns 0.651ns 0.589ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.506ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.001 ns - Smallest " "Info: - Smallest clock skew is 0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "wrclk destination 2.744 ns + Shortest register " "Info: + Shortest clock path from clock \"wrclk\" to destination register is 2.744 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns wrclk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'wrclk'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { wrclk } "NODE_NAME" } } { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns wrclk~clkctrl 2 COMB CLKCTRL_G2 97 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 97; COMB Node = 'wrclk~clkctrl'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { wrclk wrclk~clkctrl } "NODE_NAME" } } { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.835 ns) + CELL(0.666 ns) 2.744 ns dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|a_graycounter_31c:wrptr_g1p\|counter_ffa\[7\] 3 REG LCFF_X22_Y5_N19 2 " "Info: 3: + IC(0.835 ns) + CELL(0.666 ns) = 2.744 ns; Loc. = LCFF_X22_Y5_N19; Fanout = 2; REG Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|a_graycounter_31c:wrptr_g1p\|counter_ffa\[7\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.501 ns" { wrclk~clkctrl dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_31c:wrptr_g1p|counter_ffa[7] } "NODE_NAME" } } { "db/a_graycounter_31c.tdf" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/db/a_graycounter_31c.tdf" 79 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.36 % ) " "Info: Total cell delay = 1.766 ns ( 64.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.978 ns ( 35.64 % ) " "Info: Total interconnect delay = 0.978 ns ( 35.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.744 ns" { wrclk wrclk~clkctrl dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_31c:wrptr_g1p|counter_ffa[7] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.744 ns" { wrclk {} wrclk~combout {} wrclk~clkctrl {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_31c:wrptr_g1p|counter_ffa[7] {} } { 0.000ns 0.000ns 0.143ns 0.835ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "wrclk source 2.743 ns - Longest register " "Info: - Longest clock path from clock \"wrclk\" to source register is 2.743 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns wrclk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'wrclk'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { wrclk } "NODE_NAME" } } { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns wrclk~clkctrl 2 COMB CLKCTRL_G2 97 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 97; COMB Node = 'wrclk~clkctrl'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { wrclk wrclk~clkctrl } "NODE_NAME" } } { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.834 ns) + CELL(0.666 ns) 2.743 ns dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|wrptr_g\[7\] 3 REG LCFF_X21_Y5_N1 4 " "Info: 3: + IC(0.834 ns) + CELL(0.666 ns) = 2.743 ns; Loc. = LCFF_X21_Y5_N1; Fanout = 4; REG Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|wrptr_g\[7\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { wrclk~clkctrl dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[7] } "NODE_NAME" } } { "db/dcfifo_acf1.tdf" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/db/dcfifo_acf1.tdf" 61 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.38 % ) " "Info: Total cell delay = 1.766 ns ( 64.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.977 ns ( 35.62 % ) " "Info: Total interconnect delay = 0.977 ns ( 35.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { wrclk wrclk~clkctrl dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[7] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.743 ns" { wrclk {} wrclk~combout {} wrclk~clkctrl {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[7] {} } { 0.000ns 0.000ns 0.143ns 0.834ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.744 ns" { wrclk wrclk~clkctrl dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_31c:wrptr_g1p|counter_ffa[7] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.744 ns" { wrclk {} wrclk~combout {} wrclk~clkctrl {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_31c:wrptr_g1p|counter_ffa[7] {} } { 0.000ns 0.000ns 0.143ns 0.835ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { wrclk wrclk~clkctrl dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[7] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.743 ns" { wrclk {} wrclk~combout {} wrclk~clkctrl {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[7] {} } { 0.000ns 0.000ns 0.143ns 0.834ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "db/dcfifo_acf1.tdf" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/db/dcfifo_acf1.tdf" 61 9 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "db/a_graycounter_31c.tdf" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/db/a_graycounter_31c.tdf" 79 13 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.958 ns" { dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[7] dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|cmpr_s16:wrfull_eq_comp|result_wire[0]~3 dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|cmpr_s16:wrfull_eq_comp|result_wire[0]~5 dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|_~1 dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_31c:wrptr_g1p|parity~COUT dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_31c:wrptr_g1p|countera0~COUT dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_31c:wrptr_g1p|countera1~COUT dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_31c:wrptr_g1p|countera2~COUT dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_31c:wrptr_g1p|countera3~COUT dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_31c:wrptr_g1p|countera4~COUT dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_31c:wrptr_g1p|countera5~COUT dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_31c:wrptr_g1p|countera6~COUT dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_31c:wrptr_g1p|countera7 dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_31c:wrptr_g1p|counter_ffa[7] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "5.958 ns" { dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[7] {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|cmpr_s16:wrfull_eq_comp|result_wire[0]~3 {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|cmpr_s16:wrfull_eq_comp|result_wire[0]~5 {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|_~1 {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_31c:wrptr_g1p|parity~COUT {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_31c:wrptr_g1p|countera0~COUT {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_31c:wrptr_g1p|countera1~COUT {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_31c:wrptr_g1p|countera2~COUT {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_31c:wrptr_g1p|countera3~COUT {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_31c:wrptr_g1p|countera4~COUT {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_31c:wrptr_g1p|countera5~COUT {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_31c:wrptr_g1p|countera6~COUT {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_31c:wrptr_g1p|countera7 {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_31c:wrptr_g1p|counter_ffa[7] {} } { 0.000ns 0.769ns 0.621ns 0.383ns 0.378ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.651ns 0.651ns 0.589ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.506ns 0.108ns } "" } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.744 ns" { wrclk wrclk~clkctrl dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_31c:wrptr_g1p|counter_ffa[7] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.744 ns" { wrclk {} wrclk~combout {} wrclk~clkctrl {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_31c:wrptr_g1p|counter_ffa[7] {} } { 0.000ns 0.000ns 0.143ns 0.835ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { wrclk wrclk~clkctrl dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[7] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.743 ns" { wrclk {} wrclk~combout {} wrclk~clkctrl {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[7] {} } { 0.000ns 0.000ns 0.143ns 0.834ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|altsyncram_cnu:fifo_ram\|q_b\[0\] rdreq rdclk 8.373 ns memory " "Info: tsu for memory \"dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|altsyncram_cnu:fifo_ram\|q_b\[0\]\" (data pin = \"rdreq\", clock pin = \"rdclk\") is 8.373 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.135 ns + Longest pin memory " "Info: + Longest pin to memory delay is 11.135 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.955 ns) 0.955 ns rdreq 1 PIN PIN_4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.955 ns) = 0.955 ns; Loc. = PIN_4; Fanout = 2; PIN Node = 'rdreq'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { rdreq } "NODE_NAME" } } { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.176 ns) + CELL(0.615 ns) 8.746 ns dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|valid_rdreq 2 COMB LCCOMB_X24_Y5_N6 72 " "Info: 2: + IC(7.176 ns) + CELL(0.615 ns) = 8.746 ns; Loc. = LCCOMB_X24_Y5_N6; Fanout = 72; COMB Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|valid_rdreq'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.791 ns" { rdreq dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|valid_rdreq } "NODE_NAME" } } { "db/dcfifo_acf1.tdf" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/db/dcfifo_acf1.tdf" 73 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.621 ns) + CELL(0.768 ns) 11.135 ns dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|altsyncram_cnu:fifo_ram\|q_b\[0\] 3 MEM M4K_X23_Y6 1 " "Info: 3: + IC(1.621 ns) + CELL(0.768 ns) = 11.135 ns; Loc. = M4K_X23_Y6; Fanout = 1; MEM Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|altsyncram_cnu:fifo_ram\|q_b\[0\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.389 ns" { dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|valid_rdreq dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[0] } "NODE_NAME" } } { "db/altsyncram_cnu.tdf" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/db/altsyncram_cnu.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.338 ns ( 21.00 % ) " "Info: Total cell delay = 2.338 ns ( 21.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.797 ns ( 79.00 % ) " "Info: Total interconnect delay = 8.797 ns ( 79.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "11.135 ns" { rdreq dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|valid_rdreq dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[0] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "11.135 ns" { rdreq {} rdreq~combout {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|valid_rdreq {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[0] {} } { 0.000ns 0.000ns 7.176ns 1.621ns } { 0.000ns 0.955ns 0.615ns 0.768ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns + " "Info: + Micro setup delay of destination is 0.046 ns" {  } { { "db/altsyncram_cnu.tdf" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/db/altsyncram_cnu.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "rdclk destination 2.808 ns - Shortest memory " "Info: - Shortest clock path from clock \"rdclk\" to destination memory is 2.808 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns rdclk 1 CLK PIN_18 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_18; Fanout = 1; CLK Node = 'rdclk'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { rdclk } "NODE_NAME" } } { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.233 ns rdclk~clkctrl 2 COMB CLKCTRL_G1 113 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.233 ns; Loc. = CLKCTRL_G1; Fanout = 113; COMB Node = 'rdclk~clkctrl'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { rdclk rdclk~clkctrl } "NODE_NAME" } } { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.754 ns) + CELL(0.821 ns) 2.808 ns dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|altsyncram_cnu:fifo_ram\|q_b\[0\] 3 MEM M4K_X23_Y6 1 " "Info: 3: + IC(0.754 ns) + CELL(0.821 ns) = 2.808 ns; Loc. = M4K_X23_Y6; Fanout = 1; MEM Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|altsyncram_cnu:fifo_ram\|q_b\[0\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { rdclk~clkctrl dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[0] } "NODE_NAME" } } { "db/altsyncram_cnu.tdf" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/db/altsyncram_cnu.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.911 ns ( 68.06 % ) " "Info: Total cell delay = 1.911 ns ( 68.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.897 ns ( 31.94 % ) " "Info: Total interconnect delay = 0.897 ns ( 31.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.808 ns" { rdclk rdclk~clkctrl dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[0] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.808 ns" { rdclk {} rdclk~combout {} rdclk~clkctrl {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[0] {} } { 0.000ns 0.000ns 0.143ns 0.754ns } { 0.000ns 1.090ns 0.000ns 0.821ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "11.135 ns" { rdreq dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|valid_rdreq dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[0] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "11.135 ns" { rdreq {} rdreq~combout {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|valid_rdreq {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[0] {} } { 0.000ns 0.000ns 7.176ns 1.621ns } { 0.000ns 0.955ns 0.615ns 0.768ns } "" } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.808 ns" { rdclk rdclk~clkctrl dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[0] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.808 ns" { rdclk {} rdclk~combout {} rdclk~clkctrl {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[0] {} } { 0.000ns 0.000ns 0.143ns 0.754ns } { 0.000ns 1.090ns 0.000ns 0.821ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "wrclk wrfull dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|wrptr_g\[7\] 11.364 ns register " "Info: tco from clock \"wrclk\" to destination pin \"wrfull\" through register \"dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|wrptr_g\[7\]\" is 11.364 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "wrclk source 2.743 ns + Longest register " "Info: + Longest clock path from clock \"wrclk\" to source register is 2.743 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns wrclk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'wrclk'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { wrclk } "NODE_NAME" } } { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns wrclk~clkctrl 2 COMB CLKCTRL_G2 97 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 97; COMB Node = 'wrclk~clkctrl'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { wrclk wrclk~clkctrl } "NODE_NAME" } } { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.834 ns) + CELL(0.666 ns) 2.743 ns dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|wrptr_g\[7\] 3 REG LCFF_X21_Y5_N1 4 " "Info: 3: + IC(0.834 ns) + CELL(0.666 ns) = 2.743 ns; Loc. = LCFF_X21_Y5_N1; Fanout = 4; REG Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|wrptr_g\[7\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { wrclk~clkctrl dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[7] } "NODE_NAME" } } { "db/dcfifo_acf1.tdf" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/db/dcfifo_acf1.tdf" 61 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.38 % ) " "Info: Total cell delay = 1.766 ns ( 64.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.977 ns ( 35.62 % ) " "Info: Total interconnect delay = 0.977 ns ( 35.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { wrclk wrclk~clkctrl dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[7] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.743 ns" { wrclk {} wrclk~combout {} wrclk~clkctrl {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[7] {} } { 0.000ns 0.000ns 0.143ns 0.834ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "db/dcfifo_acf1.tdf" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/db/dcfifo_acf1.tdf" 61 9 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.317 ns + Longest register pin " "Info: + Longest register to pin delay is 8.317 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|wrptr_g\[7\] 1 REG LCFF_X21_Y5_N1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y5_N1; Fanout = 4; REG Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|wrptr_g\[7\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[7] } "NODE_NAME" } } { "db/dcfifo_acf1.tdf" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/db/dcfifo_acf1.tdf" 61 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.769 ns) + CELL(0.651 ns) 1.420 ns dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|cmpr_s16:wrfull_eq_comp\|result_wire\[0\]~3 2 COMB LCCOMB_X22_Y5_N30 1 " "Info: 2: + IC(0.769 ns) + CELL(0.651 ns) = 1.420 ns; Loc. = LCCOMB_X22_Y5_N30; Fanout = 1; COMB Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|cmpr_s16:wrfull_eq_comp\|result_wire\[0\]~3'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.420 ns" { dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[7] dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|cmpr_s16:wrfull_eq_comp|result_wire[0]~3 } "NODE_NAME" } } { "db/cmpr_s16.tdf" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/db/cmpr_s16.tdf" 31 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.621 ns) + CELL(0.651 ns) 2.692 ns dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|cmpr_s16:wrfull_eq_comp\|result_wire\[0\]~5 3 COMB LCCOMB_X22_Y5_N26 3 " "Info: 3: + IC(0.621 ns) + CELL(0.651 ns) = 2.692 ns; Loc. = LCCOMB_X22_Y5_N26; Fanout = 3; COMB Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|cmpr_s16:wrfull_eq_comp\|result_wire\[0\]~5'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.272 ns" { dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|cmpr_s16:wrfull_eq_comp|result_wire[0]~3 dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|cmpr_s16:wrfull_eq_comp|result_wire[0]~5 } "NODE_NAME" } } { "db/cmpr_s16.tdf" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/db/cmpr_s16.tdf" 31 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.389 ns) + CELL(3.236 ns) 8.317 ns wrfull 4 PIN PIN_53 0 " "Info: 4: + IC(2.389 ns) + CELL(3.236 ns) = 8.317 ns; Loc. = PIN_53; Fanout = 0; PIN Node = 'wrfull'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.625 ns" { dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|cmpr_s16:wrfull_eq_comp|result_wire[0]~5 wrfull } "NODE_NAME" } } { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.538 ns ( 54.56 % ) " "Info: Total cell delay = 4.538 ns ( 54.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.779 ns ( 45.44 % ) " "Info: Total interconnect delay = 3.779 ns ( 45.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.317 ns" { dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[7] dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|cmpr_s16:wrfull_eq_comp|result_wire[0]~3 dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|cmpr_s16:wrfull_eq_comp|result_wire[0]~5 wrfull } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "8.317 ns" { dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[7] {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|cmpr_s16:wrfull_eq_comp|result_wire[0]~3 {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|cmpr_s16:wrfull_eq_comp|result_wire[0]~5 {} wrfull {} } { 0.000ns 0.769ns 0.621ns 2.389ns } { 0.000ns 0.651ns 0.651ns 3.236ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { wrclk wrclk~clkctrl dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[7] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.743 ns" { wrclk {} wrclk~combout {} wrclk~clkctrl {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[7] {} } { 0.000ns 0.000ns 0.143ns 0.834ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.317 ns" { dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[7] dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|cmpr_s16:wrfull_eq_comp|result_wire[0]~3 dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|cmpr_s16:wrfull_eq_comp|result_wire[0]~5 wrfull } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "8.317 ns" { dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[7] {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|cmpr_s16:wrfull_eq_comp|result_wire[0]~3 {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|cmpr_s16:wrfull_eq_comp|result_wire[0]~5 {} wrfull {} } { 0.000ns 0.769ns 0.621ns 2.389ns } { 0.000ns 0.651ns 0.651ns 3.236ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|altsyncram_cnu:fifo_ram\|ram_block5a0~porta_datain_reg2 data\[2\] wrclk 0.168 ns memory " "Info: th for memory \"dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|altsyncram_cnu:fifo_ram\|ram_block5a0~porta_datain_reg2\" (data pin = \"data\[2\]\", clock pin = \"wrclk\") is 0.168 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "wrclk destination 2.831 ns + Longest memory " "Info: + Longest clock path from clock \"wrclk\" to destination memory is 2.831 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns wrclk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'wrclk'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { wrclk } "NODE_NAME" } } { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns wrclk~clkctrl 2 COMB CLKCTRL_G2 97 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 97; COMB Node = 'wrclk~clkctrl'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { wrclk wrclk~clkctrl } "NODE_NAME" } } { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.754 ns) + CELL(0.834 ns) 2.831 ns dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|altsyncram_cnu:fifo_ram\|ram_block5a0~porta_datain_reg2 3 MEM M4K_X23_Y6 1 " "Info: 3: + IC(0.754 ns) + CELL(0.834 ns) = 2.831 ns; Loc. = M4K_X23_Y6; Fanout = 1; MEM Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|altsyncram_cnu:fifo_ram\|ram_block5a0~porta_datain_reg2'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.588 ns" { wrclk~clkctrl dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg2 } "NODE_NAME" } } { "db/altsyncram_cnu.tdf" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/db/altsyncram_cnu.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.934 ns ( 68.32 % ) " "Info: Total cell delay = 1.934 ns ( 68.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.897 ns ( 31.68 % ) " "Info: Total interconnect delay = 0.897 ns ( 31.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.831 ns" { wrclk wrclk~clkctrl dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg2 } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.831 ns" { wrclk {} wrclk~combout {} wrclk~clkctrl {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg2 {} } { 0.000ns 0.000ns 0.143ns 0.754ns } { 0.000ns 1.100ns 0.000ns 0.834ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.267 ns + " "Info: + Micro hold delay of destination is 0.267 ns" {  } { { "db/altsyncram_cnu.tdf" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/db/altsyncram_cnu.tdf" 40 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.930 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 2.930 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns data\[2\] 1 PIN PIN_22 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_22; Fanout = 1; PIN Node = 'data\[2\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[2] } "NODE_NAME" } } { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.702 ns) + CELL(0.128 ns) 2.930 ns dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|altsyncram_cnu:fifo_ram\|ram_block5a0~porta_datain_reg2 2 MEM M4K_X23_Y6 1 " "Info: 2: + IC(1.702 ns) + CELL(0.128 ns) = 2.930 ns; Loc. = M4K_X23_Y6; Fanout = 1; MEM Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|altsyncram_cnu:fifo_ram\|ram_block5a0~porta_datain_reg2'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.830 ns" { data[2] dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg2 } "NODE_NAME" } } { "db/altsyncram_cnu.tdf" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/db/altsyncram_cnu.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.228 ns ( 41.91 % ) " "Info: Total cell delay = 1.228 ns ( 41.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.702 ns ( 58.09 % ) " "Info: Total interconnect delay = 1.702 ns ( 58.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.930 ns" { data[2] dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg2 } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.930 ns" { data[2] {} data[2]~combout {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg2 {} } { 0.000ns 0.000ns 1.702ns } { 0.000ns 1.100ns 0.128ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.831 ns" { wrclk wrclk~clkctrl dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg2 } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.831 ns" { wrclk {} wrclk~combout {} wrclk~clkctrl {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg2 {} } { 0.000ns 0.000ns 0.143ns 0.754ns } { 0.000ns 1.100ns 0.000ns 0.834ns } "" } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.930 ns" { data[2] dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg2 } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.930 ns" { data[2] {} data[2]~combout {} dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg2 {} } { 0.000ns 0.000ns 1.702ns } { 0.000ns 1.100ns 0.128ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "191 " "Info: Peak virtual memory: 191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 24 18:27:25 2021 " "Info: Processing ended: Mon May 24 18:27:25 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
