# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../SSD_CTRL.srcs/sources_1/new/debounce.v" \
"../../../../SSD_CTRL.srcs/sources_1/new/edge_detect.v" \
"../../../../SSD_CTRL.srcs/sources_1/new/led_ctrl_unit.v" \
"../../../../SSD_CTRL.srcs/sources_1/new/top.v" \
"../../../../SSD_CTRL.srcs/sim_1/new/tesetbench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
