# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../VGA_Display.srcs/sources_1/ip/Clock_Generator/Clock_Generator_sim_netlist.vhdl" \
"../../../../../Documents/GitHub/Camera_Display/sources_1/new/System_Parameters.vhd" \
"../../../../VGA_Display.srcs/sources_1/new/Top_Level.vhd" \
"../../../../../Documents/GitHub/Camera_Display/sources_1/new/VGA_Controller.vhd" \
"../../../../VGA_Display.srcs/sim_1/new/TB_Top_Level.vhd" \

# Do not sort compile order
nosort
