- ğŸ‘‹ Hi, Iâ€™m Yashvardhan Singh Inda
- ğŸ‘€ Iâ€™m interested in Digital Circuit Design, FPGA Programming
- ğŸ’ï¸ Iâ€™m looking to collaborate on Digital Design projects, Verilog-based hardware implementations, and FPGA-related challenges
- ğŸ“« How to reach me: LinkedIn - https://www.linkedin.com/in/yashvardhan-singh-inda-444a85239
- ğŸ˜„ Pronouns: He/Him

<!---
Y-S-I/Y-S-I is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
