xpm_cdc.sv,systemverilog,xil_defaultlib,../../../../../../../App/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,
xpm_memory.sv,systemverilog,xil_defaultlib,../../../../../../../App/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../App/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_VCOMP.vhd,
blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_3,../../../ipstatic/simulation/blk_mem_gen_v8_4.v,
blk_ram.v,verilog,xil_defaultlib,../../../../OV2640_SRAM_VGA.srcs/sources_1/ip/blk_ram/sim/blk_ram.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
