Analysis & Synthesis report for Nios_Sys_3A
Thu Mar 23 15:28:21 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Thu Mar 23 15:28:21 2023           ;
; Quartus Prime Version       ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name               ; Nios_Sys_3A                                 ;
; Top-level Entity Name       ; Nios_Sys_3A                                 ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; Nios_Sys_3A        ; Nios_Sys_3A        ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Mar 23 15:28:13 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Nios_Sys_3A -c Nios_Sys_3A
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 14 of the 14 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file nios_system_3a/synthesis/nios_system_3a.vhd
    Info (12022): Found design unit 1: Nios_Sys_3A-rtl File: C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/Nios_System_3A.vhd Line: 28
    Info (12023): Found entity 1: Nios_Sys_3A File: C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/Nios_System_3A.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file nios_system_3a/synthesis/nios_system_3a.vhd
    Info (12022): Found design unit 1: Nios_Sys_3A-rtl File: C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/Nios_System_3A.vhd Line: 28
    Info (12023): Found entity 1: Nios_Sys_3A File: C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/Nios_System_3A.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file nios_system_3a/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file nios_system_3a/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file nios_system_3a/synthesis/submodules/nios_system_3a_irq_mapper.sv
    Info (12023): Found entity 1: Nios_System_3A_irq_mapper File: C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file nios_system_3a/synthesis/submodules/nios_system_3a_mm_interconnect_0.v
    Info (12023): Found entity 1: Nios_System_3A_mm_interconnect_0 File: C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file nios_system_3a/synthesis/submodules/nios_system_3a_mm_interconnect_0_avalon_st_adapter_004.v
    Info (12023): Found entity 1: Nios_System_3A_mm_interconnect_0_avalon_st_adapter_004 File: C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_mm_interconnect_0_avalon_st_adapter_004.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file nios_system_3a/synthesis/submodules/nios_system_3a_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv
    Info (12023): Found entity 1: Nios_System_3A_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 File: C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file nios_system_3a/synthesis/submodules/nios_system_3a_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: Nios_System_3A_mm_interconnect_0_avalon_st_adapter File: C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file nios_system_3a/synthesis/submodules/nios_system_3a_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: Nios_System_3A_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file nios_system_3a/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file nios_system_3a/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file nios_system_3a/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file nios_system_3a/synthesis/submodules/nios_system_3a_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: Nios_System_3A_mm_interconnect_0_rsp_mux_001 File: C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file nios_system_3a/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file nios_system_3a/synthesis/submodules/nios_system_3a_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: Nios_System_3A_mm_interconnect_0_rsp_mux File: C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file nios_system_3a/synthesis/submodules/nios_system_3a_mm_interconnect_0_rsp_demux_001.sv
    Info (12023): Found entity 1: Nios_System_3A_mm_interconnect_0_rsp_demux_001 File: C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_mm_interconnect_0_rsp_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file nios_system_3a/synthesis/submodules/nios_system_3a_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: Nios_System_3A_mm_interconnect_0_rsp_demux File: C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file nios_system_3a/synthesis/submodules/nios_system_3a_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: Nios_System_3A_mm_interconnect_0_cmd_mux_001 File: C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_mm_interconnect_0_cmd_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file nios_system_3a/synthesis/submodules/nios_system_3a_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: Nios_System_3A_mm_interconnect_0_cmd_mux File: C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file nios_system_3a/synthesis/submodules/nios_system_3a_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: Nios_System_3A_mm_interconnect_0_cmd_demux_001 File: C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file nios_system_3a/synthesis/submodules/nios_system_3a_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: Nios_System_3A_mm_interconnect_0_cmd_demux File: C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file nios_system_3a/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file nios_system_3a/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 5 design units, including 5 entities, in source file nios_system_3a/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file nios_system_3a/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file nios_system_3a/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file nios_system_3a/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file nios_system_3a/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file nios_system_3a/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file nios_system_3a/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file nios_system_3a/synthesis/submodules/nios_system_3a_mm_interconnect_0_router_006.sv
    Info (12023): Found entity 1: Nios_System_3A_mm_interconnect_0_router_006_default_decode File: C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_mm_interconnect_0_router_006.sv Line: 45
    Info (12023): Found entity 2: Nios_System_3A_mm_interconnect_0_router_006 File: C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_mm_interconnect_0_router_006.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file nios_system_3a/synthesis/submodules/nios_system_3a_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: Nios_System_3A_mm_interconnect_0_router_003_default_decode File: C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: Nios_System_3A_mm_interconnect_0_router_003 File: C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file nios_system_3a/synthesis/submodules/nios_system_3a_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: Nios_System_3A_mm_interconnect_0_router_002_default_decode File: C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: Nios_System_3A_mm_interconnect_0_router_002 File: C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file nios_system_3a/synthesis/submodules/nios_system_3a_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: Nios_System_3A_mm_interconnect_0_router_001_default_decode File: C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: Nios_System_3A_mm_interconnect_0_router_001 File: C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file nios_system_3a/synthesis/submodules/nios_system_3a_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: Nios_System_3A_mm_interconnect_0_router_default_decode File: C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: Nios_System_3A_mm_interconnect_0_router File: C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file nios_system_3a/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file nios_system_3a/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file nios_system_3a/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file nios_system_3a/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file nios_system_3a/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file nios_system_3a/synthesis/submodules/altera_customins_slave_translator.sv
    Info (12023): Found entity 1: altera_customins_slave_translator File: C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/altera_customins_slave_translator.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file nios_system_3a/synthesis/submodules/nios_system_3a_cpu_custom_instruction_master_comb_xconnect.sv
    Info (12023): Found entity 1: Nios_System_3A_cpu_custom_instruction_master_comb_xconnect File: C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_cpu_custom_instruction_master_comb_xconnect.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file nios_system_3a/synthesis/submodules/altera_customins_master_translator.v
    Info (12023): Found entity 1: altera_customins_master_translator File: C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/altera_customins_master_translator.v Line: 23
Info (12021): Found 2 design units, including 2 entities, in source file nios_system_3a/synthesis/submodules/nios_system_3a_sdram.v
    Info (12023): Found entity 1: Nios_System_3A_sdram_input_efifo_module File: C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_sdram.v Line: 21
    Info (12023): Found entity 2: Nios_System_3A_sdram File: C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_sdram.v Line: 159
Info (12021): Found 1 design units, including 1 entities, in source file nios_system_3a/synthesis/submodules/nios_system_3a_onchip_memory.v
    Info (12023): Found entity 1: Nios_System_3A_onchip_memory File: C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_onchip_memory.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file nios_system_3a/synthesis/submodules/nios_system_3a_jtag_uart.v
    Info (12023): Found entity 1: Nios_System_3A_jtag_uart_sim_scfifo_w File: C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_jtag_uart.v Line: 21
    Info (12023): Found entity 2: Nios_System_3A_jtag_uart_scfifo_w File: C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_jtag_uart.v Line: 78
    Info (12023): Found entity 3: Nios_System_3A_jtag_uart_sim_scfifo_r File: C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_jtag_uart.v Line: 164
    Info (12023): Found entity 4: Nios_System_3A_jtag_uart_scfifo_r File: C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_jtag_uart.v Line: 243
    Info (12023): Found entity 5: Nios_System_3A_jtag_uart File: C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_jtag_uart.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file nios_system_3a/synthesis/submodules/nios_system_3a_high_res_timer.v
    Info (12023): Found entity 1: Nios_System_3A_high_res_timer File: C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_high_res_timer.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file nios_system_3a/synthesis/submodules/nios_system_3a_cpu.v
    Info (12023): Found entity 1: Nios_System_3A_cpu File: C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_cpu.v Line: 9
Info (12021): Found 22 design units, including 22 entities, in source file nios_system_3a/synthesis/submodules/nios_system_3a_cpu_cpu.v
    Info (12023): Found entity 1: Nios_System_3A_cpu_cpu_bht_module File: C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_cpu_cpu.v Line: 21
    Info (12023): Found entity 2: Nios_System_3A_cpu_cpu_register_bank_a_module File: C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_cpu_cpu.v Line: 90
    Info (12023): Found entity 3: Nios_System_3A_cpu_cpu_register_bank_b_module File: C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_cpu_cpu.v Line: 156
    Info (12023): Found entity 4: Nios_System_3A_cpu_cpu_nios2_oci_debug File: C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_cpu_cpu.v Line: 222
    Info (12023): Found entity 5: Nios_System_3A_cpu_cpu_nios2_oci_break File: C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_cpu_cpu.v Line: 368
    Info (12023): Found entity 6: Nios_System_3A_cpu_cpu_nios2_oci_xbrk File: C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_cpu_cpu.v Line: 661
    Info (12023): Found entity 7: Nios_System_3A_cpu_cpu_nios2_oci_dbrk File: C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_cpu_cpu.v Line: 922
    Info (12023): Found entity 8: Nios_System_3A_cpu_cpu_nios2_oci_itrace File: C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_cpu_cpu.v Line: 1111
    Info (12023): Found entity 9: Nios_System_3A_cpu_cpu_nios2_oci_td_mode File: C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_cpu_cpu.v Line: 1294
    Info (12023): Found entity 10: Nios_System_3A_cpu_cpu_nios2_oci_dtrace File: C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_cpu_cpu.v Line: 1362
    Info (12023): Found entity 11: Nios_System_3A_cpu_cpu_nios2_oci_compute_input_tm_cnt File: C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_cpu_cpu.v Line: 1444
    Info (12023): Found entity 12: Nios_System_3A_cpu_cpu_nios2_oci_fifo_wrptr_inc File: C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_cpu_cpu.v Line: 1516
    Info (12023): Found entity 13: Nios_System_3A_cpu_cpu_nios2_oci_fifo_cnt_inc File: C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_cpu_cpu.v Line: 1559
    Info (12023): Found entity 14: Nios_System_3A_cpu_cpu_nios2_oci_fifo File: C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_cpu_cpu.v Line: 1606
    Info (12023): Found entity 15: Nios_System_3A_cpu_cpu_nios2_oci_pib File: C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_cpu_cpu.v Line: 2092
    Info (12023): Found entity 16: Nios_System_3A_cpu_cpu_nios2_oci_im File: C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_cpu_cpu.v Line: 2115
    Info (12023): Found entity 17: Nios_System_3A_cpu_cpu_nios2_performance_monitors File: C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_cpu_cpu.v Line: 2185
    Info (12023): Found entity 18: Nios_System_3A_cpu_cpu_nios2_avalon_reg File: C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_cpu_cpu.v Line: 2202
    Info (12023): Found entity 19: Nios_System_3A_cpu_cpu_ociram_sp_ram_module File: C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_cpu_cpu.v Line: 2295
    Info (12023): Found entity 20: Nios_System_3A_cpu_cpu_nios2_ocimem File: C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_cpu_cpu.v Line: 2360
    Info (12023): Found entity 21: Nios_System_3A_cpu_cpu_nios2_oci File: C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_cpu_cpu.v Line: 2541
    Info (12023): Found entity 22: Nios_System_3A_cpu_cpu File: C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_cpu_cpu.v Line: 3086
Info (12021): Found 1 design units, including 1 entities, in source file nios_system_3a/synthesis/submodules/nios_system_3a_cpu_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: Nios_System_3A_cpu_cpu_debug_slave_sysclk File: C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_cpu_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file nios_system_3a/synthesis/submodules/nios_system_3a_cpu_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: Nios_System_3A_cpu_cpu_debug_slave_tck File: C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_cpu_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file nios_system_3a/synthesis/submodules/nios_system_3a_cpu_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: Nios_System_3A_cpu_cpu_debug_slave_wrapper File: C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_cpu_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file nios_system_3a/synthesis/submodules/nios_system_3a_cpu_cpu_mult_cell.v
    Info (12023): Found entity 1: Nios_System_3A_cpu_cpu_mult_cell File: C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_cpu_cpu_mult_cell.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file nios_system_3a/synthesis/submodules/nios_system_3a_cpu_cpu_test_bench.v
    Info (12023): Found entity 1: Nios_System_3A_cpu_cpu_test_bench File: C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_cpu_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file nios_system_3a/synthesis/submodules/nios_system_3a_clocks.v
    Info (12023): Found entity 1: Nios_System_3A_clocks File: C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_clocks.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file nios_system_3a/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v
    Info (12023): Found entity 1: altera_up_avalon_reset_from_locked_signal File: C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file nios_system_3a/synthesis/submodules/nios_system_3a_clocks_sys_pll.v
    Info (12023): Found entity 1: Nios_System_3A_clocks_sys_pll File: C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_clocks_sys_pll.v Line: 2
Info (12021): Found 2 design units, including 1 entities, in source file nios_system_3a/synthesis/submodules/simd_add_instruction.vhd
    Info (12022): Found design unit 1: SIMD_ADD_Instruction-structure File: C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/SIMD_ADD_Instruction.vhd Line: 10
    Info (12023): Found entity 1: SIMD_ADD_Instruction File: C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/SIMD_ADD_Instruction.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file nios_system_3a/synthesis/submodules/simd_add_hw.vhd
    Info (12022): Found design unit 1: SIMD_ADD_HW-arc_v1 File: C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/SIMD_ADD_hw.vhd Line: 11
    Info (12023): Found entity 1: SIMD_ADD_HW File: C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/SIMD_ADD_hw.vhd Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file nios_system_3a/synthesis/submodules/nios_system_3a_led_pio.v
    Info (12023): Found entity 1: Nios_System_3A_LED_pio File: C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_LED_pio.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file nios_system_3a/synthesis/submodules/nios_system_3a_button_pio.v
    Info (12023): Found entity 1: Nios_System_3A_BUTTON_pio File: C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_BUTTON_pio.v Line: 21
Error (12181): Top-level entity "Nios_Sys_3A" is ambiguous
    Error (12180): Instance could be entity "Nios_Sys_3A" in file Nios_System_3A/synthesis/Nios_System_3A.vhd compiled in library work File: C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/Nios_System_3A.vhd Line: 9
    Error (12180): Instance could be entity "Nios_Sys_3A" in file Nios_System_3A/synthesis/Nios_System_3A.vhd compiled in library nios_system_3a File: C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/Nios_System_3A.vhd Line: 9
Info (12127): Elaborating entity "Nios_Sys_3A" for the top level hierarchy
Error (12153): Can't elaborate top-level user hierarchy
Info (144001): Generated suppressed messages file C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/output_files/Nios_Sys_3A.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning
    Error: Peak virtual memory: 4870 megabytes
    Error: Processing ended: Thu Mar 23 15:28:22 2023
    Error: Elapsed time: 00:00:09
    Error: Total CPU time (on all processors): 00:00:05


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/output_files/Nios_Sys_3A.map.smsg.


