$date
	Fri Dec 10 13:43:47 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module data_memory_tb $end
$var wire 64 ! q [63:0] $end
$var reg 64 " address [63:0] $end
$var reg 1 # clk $end
$var reg 1 $ l $end
$var reg 64 % write_data [63:0] $end
$scope module UUT $end
$var wire 64 & address [63:0] $end
$var wire 1 # clk $end
$var wire 1 $ l $end
$var wire 64 ' write_data [63:0] $end
$var wire 64 ( q [63:0] $end
$var reg 2048 ) r [2047:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx )
bx (
b1 '
b0 &
b1 %
1$
1#
b0 "
bx !
$end
#2
b0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx !
b0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx (
#3
bx00000000000000000000000000000001 )
#5
b1 !
b1 (
0#
#10
1#
b10 %
b10 '
0$
#15
0#
#20
1#
b1100 "
b1100 &
b1100100 %
b1100100 '
1$
#22
b0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx !
b0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx (
#23
bx00000000000000000000000001100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000000000000000000001 )
#25
b1100100 !
b1100100 (
0#
#30
1#
b1101111 "
b1101111 &
b1111101 %
b1111101 '
0$
#32
b0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx !
b0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx (
#35
0#
#40
1#
b100101100 "
b100101100 &
b10010110 %
b10010110 '
1$
#45
0#
#50
1#
b101000010 %
b101000010 '
#55
0#
#60
1#
b0 "
b0 &
0$
#62
b1 !
b1 (
#65
0#
#70
1#
