//
// Generated by Bluespec Compiler (build 7d25cde)
//
// timestamp removed
//
// BVI format method schedule info:
// schedule pcie_rxn  CF ( pcie_rxn, pcie_rxp, pcie_txn, pcie_txp );
//
// schedule pcie_rxp  CF ( pcie_rxn, pcie_rxp, pcie_txn, pcie_txp );
//
// schedule pcie_txn  CF ( pcie_rxn, pcie_rxp, pcie_txn, pcie_txp );
//
// schedule pcie_txp  CF ( pcie_rxn, pcie_rxp, pcie_txn, pcie_txp );
//
//
// Ports:
// Name                         I/O  size props
// PCIE_txn                       O     8
// PCIE_txp                       O     8
// CLK_pci_sys_clk_p              I     1 clock
// CLK_pci_sys_clk_n              I     1 clock
// RST_N_pci_sys_reset_n          I     1 reset
// PCIE_rxn_v                     I     8
// PCIE_rxp_v                     I     8
//
// No combinational paths from inputs to outputs
//
//

`ifdef BSV_ASSIGNMENT_DELAY
`else
  `define BSV_ASSIGNMENT_DELAY
`endif

`ifdef BSV_POSITIVE_RESET
  `define BSV_RESET_VALUE 1'b1
  `define BSV_RESET_EDGE posedge
`else
  `define BSV_RESET_VALUE 1'b0
  `define BSV_RESET_EDGE negedge
`endif

module mkPcieTop(CLK_pci_sys_clk_p,
		 CLK_pci_sys_clk_n,
		 RST_N_pci_sys_reset_n,

		 PCIE_rxn_v,

		 PCIE_rxp_v,

		 PCIE_txn,

		 PCIE_txp);
  input  CLK_pci_sys_clk_p;
  input  CLK_pci_sys_clk_n;
  input  RST_N_pci_sys_reset_n;

  // action method pcie_rxn
  input  [7 : 0] PCIE_rxn_v;

  // action method pcie_rxp
  input  [7 : 0] PCIE_rxp_v;

  // value method pcie_txn
  output [7 : 0] PCIE_txn;

  // value method pcie_txp
  output [7 : 0] PCIE_txp;

  // signals for module outputs
  wire [7 : 0] PCIE_txn, PCIE_txp;

  // probes
(* mark_debug="true" *)  wire [3 : 0] GetPutWithClocks_inst_mkConnectionWithClocks_getProbe_PROBE,
	       GetPutWithClocks_inst_mkConnectionWithClocks_putProbe_PROBE;
(* mark_debug="true" *)  wire GetPutWithClocks_inst_mkConnectionWithClocks_getProbe_PROBE_VALID,
       GetPutWithClocks_inst_mkConnectionWithClocks_putProbe_PROBE_VALID;

  // inlined wires
  wire [70 : 0] portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_outData_outData_wget;
  wire [23 : 0] portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_outData_outData_wget,
		portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_outData_outData_wget;
  wire [15 : 0] portalTop_lMemServer_reader_readers_0_tag_gen_tags_port0__write_1,
		portalTop_lMemServer_reader_readers_0_tag_gen_tags_port1__write_1,
		portalTop_lMemServer_reader_readers_0_tag_gen_tags_port2__read,
		portalTop_lMemServer_writer_writers_0_tag_gen_tags_port0__write_1,
		portalTop_lMemServer_writer_writers_0_tag_gen_tags_port1__write_1,
		portalTop_lMemServer_writer_writers_0_tag_gen_tags_port2__read;
  wire [6 : 0] portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterB_outData_outData_wget;
  wire [1 : 0] portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_s1_1_wget,
	       portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_s1_1_wget,
	       portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_writeWithResp_wget;
  wire portalTop_lMemServer_reader_dbgFSM_start_wire_whas,
       portalTop_lMemServer_reader_dbgFSM_state_set_pw_whas,
       portalTop_lMemServer_reader_readers_0_clientData_serverAdapterA_outData_enqData_whas,
       portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_cnt_1_whas,
       portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_outData_deqCalled_whas,
       portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_outData_enqData_whas,
       portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_outData_outData_whas,
       portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_outData_enqData_whas,
       portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_outData_outData_whas,
       portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_cnt_1_whas,
       portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_outData_enqData_whas,
       portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_outData_outData_whas,
       portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_writeWithResp_whas,
       portalTop_lMemServer_reader_readers_0_tag_gen_counter_dec_wire_whas,
       portalTop_lMemServer_reader_readers_0_tag_gen_tags_EN_port1__write,
       portalTop_lMemServer_reader_trafficFSM_start_wire_whas,
       portalTop_lMemServer_reader_trafficFSM_state_set_pw_whas,
       portalTop_lMemServer_writer_dbgFSM_start_wire_whas,
       portalTop_lMemServer_writer_dbgFSM_state_set_pw_whas,
       portalTop_lMemServer_writer_trafficFSM_start_wire_whas,
       portalTop_lMemServer_writer_trafficFSM_state_set_pw_whas,
       portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterA_outData_enqData_whas,
       portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterA_writeWithResp_whas,
       portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterB_outData_deqCalled_whas,
       portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterB_outData_enqData_whas,
       portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterB_outData_outData_whas,
       portalTop_lMemServer_writer_writers_0_tag_gen_counter_dec_wire_whas,
       portalTop_lMemServer_writer_writers_0_tag_gen_tags_EN_port1__write;

  // register interruptRequested_0
  reg interruptRequested_0;
  wire interruptRequested_0_D_IN, interruptRequested_0_EN;

  // register interruptRequested_1
  reg interruptRequested_1;
  wire interruptRequested_1_D_IN, interruptRequested_1_EN;

  // register interruptRequested_10
  reg interruptRequested_10;
  wire interruptRequested_10_D_IN, interruptRequested_10_EN;

  // register interruptRequested_11
  reg interruptRequested_11;
  wire interruptRequested_11_D_IN, interruptRequested_11_EN;

  // register interruptRequested_12
  reg interruptRequested_12;
  wire interruptRequested_12_D_IN, interruptRequested_12_EN;

  // register interruptRequested_13
  reg interruptRequested_13;
  wire interruptRequested_13_D_IN, interruptRequested_13_EN;

  // register interruptRequested_14
  reg interruptRequested_14;
  wire interruptRequested_14_D_IN, interruptRequested_14_EN;

  // register interruptRequested_15
  reg interruptRequested_15;
  wire interruptRequested_15_D_IN, interruptRequested_15_EN;

  // register interruptRequested_2
  reg interruptRequested_2;
  wire interruptRequested_2_D_IN, interruptRequested_2_EN;

  // register interruptRequested_3
  reg interruptRequested_3;
  wire interruptRequested_3_D_IN, interruptRequested_3_EN;

  // register interruptRequested_4
  reg interruptRequested_4;
  wire interruptRequested_4_D_IN, interruptRequested_4_EN;

  // register interruptRequested_5
  reg interruptRequested_5;
  wire interruptRequested_5_D_IN, interruptRequested_5_EN;

  // register interruptRequested_6
  reg interruptRequested_6;
  wire interruptRequested_6_D_IN, interruptRequested_6_EN;

  // register interruptRequested_7
  reg interruptRequested_7;
  wire interruptRequested_7_D_IN, interruptRequested_7_EN;

  // register interruptRequested_8
  reg interruptRequested_8;
  wire interruptRequested_8_D_IN, interruptRequested_8_EN;

  // register interruptRequested_9
  reg interruptRequested_9;
  wire interruptRequested_9_D_IN, interruptRequested_9_EN;

  // register portalTop_ctrl_mux_lastWriteDataSeen
  reg portalTop_ctrl_mux_lastWriteDataSeen;
  wire portalTop_ctrl_mux_lastWriteDataSeen_D_IN,
       portalTop_ctrl_mux_lastWriteDataSeen_EN;

  // register portalTop_framework_ctrl_mux_rv_lastWriteDataSeen
  reg portalTop_framework_ctrl_mux_rv_lastWriteDataSeen;
  wire portalTop_framework_ctrl_mux_rv_lastWriteDataSeen_D_IN,
       portalTop_framework_ctrl_mux_rv_lastWriteDataSeen_EN;

  // register portalTop_lMemServer_reader_dbgFSM_start_reg
  reg portalTop_lMemServer_reader_dbgFSM_start_reg;
  wire portalTop_lMemServer_reader_dbgFSM_start_reg_D_IN,
       portalTop_lMemServer_reader_dbgFSM_start_reg_EN;

  // register portalTop_lMemServer_reader_dbgFSM_start_reg_1
  reg portalTop_lMemServer_reader_dbgFSM_start_reg_1;
  wire portalTop_lMemServer_reader_dbgFSM_start_reg_1_D_IN,
       portalTop_lMemServer_reader_dbgFSM_start_reg_1_EN;

  // register portalTop_lMemServer_reader_dbgFSM_state_can_overlap
  reg portalTop_lMemServer_reader_dbgFSM_state_can_overlap;
  wire portalTop_lMemServer_reader_dbgFSM_state_can_overlap_D_IN,
       portalTop_lMemServer_reader_dbgFSM_state_can_overlap_EN;

  // register portalTop_lMemServer_reader_dbgFSM_state_fired
  reg portalTop_lMemServer_reader_dbgFSM_state_fired;
  wire portalTop_lMemServer_reader_dbgFSM_state_fired_D_IN,
       portalTop_lMemServer_reader_dbgFSM_state_fired_EN;

  // register portalTop_lMemServer_reader_dbgFSM_state_mkFSMstate
  reg [2 : 0] portalTop_lMemServer_reader_dbgFSM_state_mkFSMstate;
  reg [2 : 0] portalTop_lMemServer_reader_dbgFSM_state_mkFSMstate_D_IN;
  wire portalTop_lMemServer_reader_dbgFSM_state_mkFSMstate_EN;

  // register portalTop_lMemServer_reader_dbgPtr
  reg [7 : 0] portalTop_lMemServer_reader_dbgPtr;
  wire [7 : 0] portalTop_lMemServer_reader_dbgPtr_D_IN;
  wire portalTop_lMemServer_reader_dbgPtr_EN;

  // register portalTop_lMemServer_reader_readers_0_beatCount
  reg [31 : 0] portalTop_lMemServer_reader_readers_0_beatCount;
  wire [31 : 0] portalTop_lMemServer_reader_readers_0_beatCount_D_IN;
  wire portalTop_lMemServer_reader_readers_0_beatCount_EN;

  // register portalTop_lMemServer_reader_readers_0_burstReg
  reg [9 : 0] portalTop_lMemServer_reader_readers_0_burstReg;
  wire [9 : 0] portalTop_lMemServer_reader_readers_0_burstReg_D_IN;
  wire portalTop_lMemServer_reader_readers_0_burstReg_EN;

  // register portalTop_lMemServer_reader_readers_0_clientData_serverAdapterA_cnt
  reg [2 : 0] portalTop_lMemServer_reader_readers_0_clientData_serverAdapterA_cnt;
  wire [2 : 0] portalTop_lMemServer_reader_readers_0_clientData_serverAdapterA_cnt_D_IN;
  wire portalTop_lMemServer_reader_readers_0_clientData_serverAdapterA_cnt_EN;

  // register portalTop_lMemServer_reader_readers_0_clientData_serverAdapterA_s1
  reg [1 : 0] portalTop_lMemServer_reader_readers_0_clientData_serverAdapterA_s1;
  wire [1 : 0] portalTop_lMemServer_reader_readers_0_clientData_serverAdapterA_s1_D_IN;
  wire portalTop_lMemServer_reader_readers_0_clientData_serverAdapterA_s1_EN;

  // register portalTop_lMemServer_reader_readers_0_clientData_serverAdapterA_s2
  reg [1 : 0] portalTop_lMemServer_reader_readers_0_clientData_serverAdapterA_s2;
  wire [1 : 0] portalTop_lMemServer_reader_readers_0_clientData_serverAdapterA_s2_D_IN;
  wire portalTop_lMemServer_reader_readers_0_clientData_serverAdapterA_s2_EN;

  // register portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_cnt
  reg [2 : 0] portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_cnt;
  wire [2 : 0] portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_cnt_D_IN;
  wire portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_cnt_EN;

  // register portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_s1
  reg [1 : 0] portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_s1;
  wire [1 : 0] portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_s1_D_IN;
  wire portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_s1_EN;

  // register portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_s2
  reg [1 : 0] portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_s2;
  wire [1 : 0] portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_s2_D_IN;
  wire portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_s2_EN;

  // register portalTop_lMemServer_reader_readers_0_compClientReg
  reg portalTop_lMemServer_reader_readers_0_compClientReg;
  wire portalTop_lMemServer_reader_readers_0_compClientReg_D_IN,
       portalTop_lMemServer_reader_readers_0_compClientReg_EN;

  // register portalTop_lMemServer_reader_readers_0_compCountReg
  reg [9 : 0] portalTop_lMemServer_reader_readers_0_compCountReg;
  wire [9 : 0] portalTop_lMemServer_reader_readers_0_compCountReg_D_IN;
  wire portalTop_lMemServer_reader_readers_0_compCountReg_EN;

  // register portalTop_lMemServer_reader_readers_0_compTagReg
  reg [3 : 0] portalTop_lMemServer_reader_readers_0_compTagReg;
  wire [3 : 0] portalTop_lMemServer_reader_readers_0_compTagReg_D_IN;
  wire portalTop_lMemServer_reader_readers_0_compTagReg_EN;

  // register portalTop_lMemServer_reader_readers_0_compTileReg
  reg [1 : 0] portalTop_lMemServer_reader_readers_0_compTileReg;
  wire [1 : 0] portalTop_lMemServer_reader_readers_0_compTileReg_D_IN;
  wire portalTop_lMemServer_reader_readers_0_compTileReg_EN;

  // register portalTop_lMemServer_reader_readers_0_cycle_cnt
  reg [63 : 0] portalTop_lMemServer_reader_readers_0_cycle_cnt;
  wire [63 : 0] portalTop_lMemServer_reader_readers_0_cycle_cnt_D_IN;
  wire portalTop_lMemServer_reader_readers_0_cycle_cnt_EN;

  // register portalTop_lMemServer_reader_readers_0_firstReg
  reg portalTop_lMemServer_reader_readers_0_firstReg;
  wire portalTop_lMemServer_reader_readers_0_firstReg_D_IN,
       portalTop_lMemServer_reader_readers_0_firstReg_EN;

  // register portalTop_lMemServer_reader_readers_0_killv_0
  reg portalTop_lMemServer_reader_readers_0_killv_0;
  wire portalTop_lMemServer_reader_readers_0_killv_0_D_IN,
       portalTop_lMemServer_reader_readers_0_killv_0_EN;

  // register portalTop_lMemServer_reader_readers_0_killv_1
  reg portalTop_lMemServer_reader_readers_0_killv_1;
  wire portalTop_lMemServer_reader_readers_0_killv_1_D_IN,
       portalTop_lMemServer_reader_readers_0_killv_1_EN;

  // register portalTop_lMemServer_reader_readers_0_killv_2
  reg portalTop_lMemServer_reader_readers_0_killv_2;
  wire portalTop_lMemServer_reader_readers_0_killv_2_D_IN,
       portalTop_lMemServer_reader_readers_0_killv_2_EN;

  // register portalTop_lMemServer_reader_readers_0_killv_3
  reg portalTop_lMemServer_reader_readers_0_killv_3;
  wire portalTop_lMemServer_reader_readers_0_killv_3_D_IN,
       portalTop_lMemServer_reader_readers_0_killv_3_EN;

  // register portalTop_lMemServer_reader_readers_0_last_comp
  reg [63 : 0] portalTop_lMemServer_reader_readers_0_last_comp;
  wire [63 : 0] portalTop_lMemServer_reader_readers_0_last_comp_D_IN;
  wire portalTop_lMemServer_reader_readers_0_last_comp_EN;

  // register portalTop_lMemServer_reader_readers_0_last_loadClient
  reg [63 : 0] portalTop_lMemServer_reader_readers_0_last_loadClient;
  wire [63 : 0] portalTop_lMemServer_reader_readers_0_last_loadClient_D_IN;
  wire portalTop_lMemServer_reader_readers_0_last_loadClient_EN;

  // register portalTop_lMemServer_reader_readers_0_last_mmuResp
  reg [63 : 0] portalTop_lMemServer_reader_readers_0_last_mmuResp;
  wire [63 : 0] portalTop_lMemServer_reader_readers_0_last_mmuResp_D_IN;
  wire portalTop_lMemServer_reader_readers_0_last_mmuResp_EN;

  // register portalTop_lMemServer_reader_readers_0_last_readData
  reg [63 : 0] portalTop_lMemServer_reader_readers_0_last_readData;
  wire [63 : 0] portalTop_lMemServer_reader_readers_0_last_readData_D_IN;
  wire portalTop_lMemServer_reader_readers_0_last_readData_EN;

  // register portalTop_lMemServer_reader_readers_0_last_readReq
  reg [63 : 0] portalTop_lMemServer_reader_readers_0_last_readReq;
  wire [63 : 0] portalTop_lMemServer_reader_readers_0_last_readReq_D_IN;
  wire portalTop_lMemServer_reader_readers_0_last_readReq_EN;

  // register portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_cnt
  reg [2 : 0] portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_cnt;
  wire [2 : 0] portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_cnt_D_IN;
  wire portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_cnt_EN;

  // register portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_s1
  reg [1 : 0] portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_s1;
  wire [1 : 0] portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_s1_D_IN;
  wire portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_s1_EN;

  // register portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_s2
  reg [1 : 0] portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_s2;
  wire [1 : 0] portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_s2_D_IN;
  wire portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_s2_EN;

  // register portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_cnt
  reg [2 : 0] portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_cnt;
  wire [2 : 0] portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_cnt_D_IN;
  wire portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_cnt_EN;

  // register portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_s1
  reg [1 : 0] portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_s1;
  wire [1 : 0] portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_s1_D_IN;
  wire portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_s1_EN;

  // register portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_s2
  reg [1 : 0] portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_s2;
  wire [1 : 0] portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_s2_D_IN;
  wire portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_s2_EN;

  // register portalTop_lMemServer_reader_readers_0_stopv_0
  reg portalTop_lMemServer_reader_readers_0_stopv_0;
  wire portalTop_lMemServer_reader_readers_0_stopv_0_D_IN,
       portalTop_lMemServer_reader_readers_0_stopv_0_EN;

  // register portalTop_lMemServer_reader_readers_0_stopv_1
  reg portalTop_lMemServer_reader_readers_0_stopv_1;
  wire portalTop_lMemServer_reader_readers_0_stopv_1_D_IN,
       portalTop_lMemServer_reader_readers_0_stopv_1_EN;

  // register portalTop_lMemServer_reader_readers_0_stopv_2
  reg portalTop_lMemServer_reader_readers_0_stopv_2;
  wire portalTop_lMemServer_reader_readers_0_stopv_2_D_IN,
       portalTop_lMemServer_reader_readers_0_stopv_2_EN;

  // register portalTop_lMemServer_reader_readers_0_stopv_3
  reg portalTop_lMemServer_reader_readers_0_stopv_3;
  wire portalTop_lMemServer_reader_readers_0_stopv_3_D_IN,
       portalTop_lMemServer_reader_readers_0_stopv_3_EN;

  // register portalTop_lMemServer_reader_readers_0_tag_gen_comp_state
  reg [15 : 0] portalTop_lMemServer_reader_readers_0_tag_gen_comp_state;
  wire [15 : 0] portalTop_lMemServer_reader_readers_0_tag_gen_comp_state_D_IN;
  wire portalTop_lMemServer_reader_readers_0_tag_gen_comp_state_EN;

  // register portalTop_lMemServer_reader_readers_0_tag_gen_counter_cnt
  reg [4 : 0] portalTop_lMemServer_reader_readers_0_tag_gen_counter_cnt;
  wire [4 : 0] portalTop_lMemServer_reader_readers_0_tag_gen_counter_cnt_D_IN;
  wire portalTop_lMemServer_reader_readers_0_tag_gen_counter_cnt_EN;

  // register portalTop_lMemServer_reader_readers_0_tag_gen_counter_positive_reg
  reg portalTop_lMemServer_reader_readers_0_tag_gen_counter_positive_reg;
  wire portalTop_lMemServer_reader_readers_0_tag_gen_counter_positive_reg_D_IN,
       portalTop_lMemServer_reader_readers_0_tag_gen_counter_positive_reg_EN;

  // register portalTop_lMemServer_reader_readers_0_tag_gen_head_ptr
  reg [3 : 0] portalTop_lMemServer_reader_readers_0_tag_gen_head_ptr;
  wire [3 : 0] portalTop_lMemServer_reader_readers_0_tag_gen_head_ptr_D_IN;
  wire portalTop_lMemServer_reader_readers_0_tag_gen_head_ptr_EN;

  // register portalTop_lMemServer_reader_readers_0_tag_gen_inited
  reg portalTop_lMemServer_reader_readers_0_tag_gen_inited;
  wire portalTop_lMemServer_reader_readers_0_tag_gen_inited_D_IN,
       portalTop_lMemServer_reader_readers_0_tag_gen_inited_EN;

  // register portalTop_lMemServer_reader_readers_0_tag_gen_tags
  reg [15 : 0] portalTop_lMemServer_reader_readers_0_tag_gen_tags;
  wire [15 : 0] portalTop_lMemServer_reader_readers_0_tag_gen_tags_D_IN;
  wire portalTop_lMemServer_reader_readers_0_tag_gen_tags_EN;

  // register portalTop_lMemServer_reader_readers_0_tag_gen_tail_ptr
  reg [3 : 0] portalTop_lMemServer_reader_readers_0_tag_gen_tail_ptr;
  wire [3 : 0] portalTop_lMemServer_reader_readers_0_tag_gen_tail_ptr_D_IN;
  wire portalTop_lMemServer_reader_readers_0_tag_gen_tail_ptr_EN;

  // register portalTop_lMemServer_reader_trafficAccum
  reg [63 : 0] portalTop_lMemServer_reader_trafficAccum;
  wire [63 : 0] portalTop_lMemServer_reader_trafficAccum_D_IN;
  wire portalTop_lMemServer_reader_trafficAccum_EN;

  // register portalTop_lMemServer_reader_trafficFSM_start_reg
  reg portalTop_lMemServer_reader_trafficFSM_start_reg;
  wire portalTop_lMemServer_reader_trafficFSM_start_reg_D_IN,
       portalTop_lMemServer_reader_trafficFSM_start_reg_EN;

  // register portalTop_lMemServer_reader_trafficFSM_start_reg_1
  reg portalTop_lMemServer_reader_trafficFSM_start_reg_1;
  wire portalTop_lMemServer_reader_trafficFSM_start_reg_1_D_IN,
       portalTop_lMemServer_reader_trafficFSM_start_reg_1_EN;

  // register portalTop_lMemServer_reader_trafficFSM_state_can_overlap
  reg portalTop_lMemServer_reader_trafficFSM_state_can_overlap;
  wire portalTop_lMemServer_reader_trafficFSM_state_can_overlap_D_IN,
       portalTop_lMemServer_reader_trafficFSM_state_can_overlap_EN;

  // register portalTop_lMemServer_reader_trafficFSM_state_fired
  reg portalTop_lMemServer_reader_trafficFSM_state_fired;
  wire portalTop_lMemServer_reader_trafficFSM_state_fired_D_IN,
       portalTop_lMemServer_reader_trafficFSM_state_fired_EN;

  // register portalTop_lMemServer_reader_trafficFSM_state_mkFSMstate
  reg [2 : 0] portalTop_lMemServer_reader_trafficFSM_state_mkFSMstate;
  reg [2 : 0] portalTop_lMemServer_reader_trafficFSM_state_mkFSMstate_D_IN;
  wire portalTop_lMemServer_reader_trafficFSM_state_mkFSMstate_EN;

  // register portalTop_lMemServer_reader_trafficPtr
  reg [7 : 0] portalTop_lMemServer_reader_trafficPtr;
  wire [7 : 0] portalTop_lMemServer_reader_trafficPtr_D_IN;
  wire portalTop_lMemServer_reader_trafficPtr_EN;

  // register portalTop_lMemServer_writer_dbgFSM_start_reg
  reg portalTop_lMemServer_writer_dbgFSM_start_reg;
  wire portalTop_lMemServer_writer_dbgFSM_start_reg_D_IN,
       portalTop_lMemServer_writer_dbgFSM_start_reg_EN;

  // register portalTop_lMemServer_writer_dbgFSM_start_reg_1
  reg portalTop_lMemServer_writer_dbgFSM_start_reg_1;
  wire portalTop_lMemServer_writer_dbgFSM_start_reg_1_D_IN,
       portalTop_lMemServer_writer_dbgFSM_start_reg_1_EN;

  // register portalTop_lMemServer_writer_dbgFSM_state_can_overlap
  reg portalTop_lMemServer_writer_dbgFSM_state_can_overlap;
  wire portalTop_lMemServer_writer_dbgFSM_state_can_overlap_D_IN,
       portalTop_lMemServer_writer_dbgFSM_state_can_overlap_EN;

  // register portalTop_lMemServer_writer_dbgFSM_state_fired
  reg portalTop_lMemServer_writer_dbgFSM_state_fired;
  wire portalTop_lMemServer_writer_dbgFSM_state_fired_D_IN,
       portalTop_lMemServer_writer_dbgFSM_state_fired_EN;

  // register portalTop_lMemServer_writer_dbgFSM_state_mkFSMstate
  reg [2 : 0] portalTop_lMemServer_writer_dbgFSM_state_mkFSMstate;
  reg [2 : 0] portalTop_lMemServer_writer_dbgFSM_state_mkFSMstate_D_IN;
  wire portalTop_lMemServer_writer_dbgFSM_state_mkFSMstate_EN;

  // register portalTop_lMemServer_writer_dbgPtr
  reg [7 : 0] portalTop_lMemServer_writer_dbgPtr;
  wire [7 : 0] portalTop_lMemServer_writer_dbgPtr_D_IN;
  wire portalTop_lMemServer_writer_dbgPtr_EN;

  // register portalTop_lMemServer_writer_trafficAccum
  reg [63 : 0] portalTop_lMemServer_writer_trafficAccum;
  wire [63 : 0] portalTop_lMemServer_writer_trafficAccum_D_IN;
  wire portalTop_lMemServer_writer_trafficAccum_EN;

  // register portalTop_lMemServer_writer_trafficFSM_start_reg
  reg portalTop_lMemServer_writer_trafficFSM_start_reg;
  wire portalTop_lMemServer_writer_trafficFSM_start_reg_D_IN,
       portalTop_lMemServer_writer_trafficFSM_start_reg_EN;

  // register portalTop_lMemServer_writer_trafficFSM_start_reg_1
  reg portalTop_lMemServer_writer_trafficFSM_start_reg_1;
  wire portalTop_lMemServer_writer_trafficFSM_start_reg_1_D_IN,
       portalTop_lMemServer_writer_trafficFSM_start_reg_1_EN;

  // register portalTop_lMemServer_writer_trafficFSM_state_can_overlap
  reg portalTop_lMemServer_writer_trafficFSM_state_can_overlap;
  wire portalTop_lMemServer_writer_trafficFSM_state_can_overlap_D_IN,
       portalTop_lMemServer_writer_trafficFSM_state_can_overlap_EN;

  // register portalTop_lMemServer_writer_trafficFSM_state_fired
  reg portalTop_lMemServer_writer_trafficFSM_state_fired;
  wire portalTop_lMemServer_writer_trafficFSM_state_fired_D_IN,
       portalTop_lMemServer_writer_trafficFSM_state_fired_EN;

  // register portalTop_lMemServer_writer_trafficFSM_state_mkFSMstate
  reg [2 : 0] portalTop_lMemServer_writer_trafficFSM_state_mkFSMstate;
  reg [2 : 0] portalTop_lMemServer_writer_trafficFSM_state_mkFSMstate_D_IN;
  wire portalTop_lMemServer_writer_trafficFSM_state_mkFSMstate_EN;

  // register portalTop_lMemServer_writer_trafficPtr
  reg [7 : 0] portalTop_lMemServer_writer_trafficPtr;
  wire [7 : 0] portalTop_lMemServer_writer_trafficPtr_D_IN;
  wire portalTop_lMemServer_writer_trafficPtr_EN;

  // register portalTop_lMemServer_writer_writers_0_beatCount
  reg [31 : 0] portalTop_lMemServer_writer_writers_0_beatCount;
  wire [31 : 0] portalTop_lMemServer_writer_writers_0_beatCount_D_IN;
  wire portalTop_lMemServer_writer_writers_0_beatCount_EN;

  // register portalTop_lMemServer_writer_writers_0_burstReg
  reg [9 : 0] portalTop_lMemServer_writer_writers_0_burstReg;
  wire [9 : 0] portalTop_lMemServer_writer_writers_0_burstReg_D_IN;
  wire portalTop_lMemServer_writer_writers_0_burstReg_EN;

  // register portalTop_lMemServer_writer_writers_0_cycle_cnt
  reg [63 : 0] portalTop_lMemServer_writer_writers_0_cycle_cnt;
  wire [63 : 0] portalTop_lMemServer_writer_writers_0_cycle_cnt_D_IN;
  wire portalTop_lMemServer_writer_writers_0_cycle_cnt_EN;

  // register portalTop_lMemServer_writer_writers_0_firstReg
  reg portalTop_lMemServer_writer_writers_0_firstReg;
  wire portalTop_lMemServer_writer_writers_0_firstReg_D_IN,
       portalTop_lMemServer_writer_writers_0_firstReg_EN;

  // register portalTop_lMemServer_writer_writers_0_killv_0
  reg portalTop_lMemServer_writer_writers_0_killv_0;
  wire portalTop_lMemServer_writer_writers_0_killv_0_D_IN,
       portalTop_lMemServer_writer_writers_0_killv_0_EN;

  // register portalTop_lMemServer_writer_writers_0_killv_1
  reg portalTop_lMemServer_writer_writers_0_killv_1;
  wire portalTop_lMemServer_writer_writers_0_killv_1_D_IN,
       portalTop_lMemServer_writer_writers_0_killv_1_EN;

  // register portalTop_lMemServer_writer_writers_0_killv_2
  reg portalTop_lMemServer_writer_writers_0_killv_2;
  wire portalTop_lMemServer_writer_writers_0_killv_2_D_IN,
       portalTop_lMemServer_writer_writers_0_killv_2_EN;

  // register portalTop_lMemServer_writer_writers_0_killv_3
  reg portalTop_lMemServer_writer_writers_0_killv_3;
  wire portalTop_lMemServer_writer_writers_0_killv_3_D_IN,
       portalTop_lMemServer_writer_writers_0_killv_3_EN;

  // register portalTop_lMemServer_writer_writers_0_lastReg
  reg portalTop_lMemServer_writer_writers_0_lastReg;
  wire portalTop_lMemServer_writer_writers_0_lastReg_D_IN,
       portalTop_lMemServer_writer_writers_0_lastReg_EN;

  // register portalTop_lMemServer_writer_writers_0_last_loadClient
  reg [63 : 0] portalTop_lMemServer_writer_writers_0_last_loadClient;
  wire [63 : 0] portalTop_lMemServer_writer_writers_0_last_loadClient_D_IN;
  wire portalTop_lMemServer_writer_writers_0_last_loadClient_EN;

  // register portalTop_lMemServer_writer_writers_0_last_mmuResp
  reg [63 : 0] portalTop_lMemServer_writer_writers_0_last_mmuResp;
  wire [63 : 0] portalTop_lMemServer_writer_writers_0_last_mmuResp_D_IN;
  wire portalTop_lMemServer_writer_writers_0_last_mmuResp_EN;

  // register portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterA_cnt
  reg [2 : 0] portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterA_cnt;
  wire [2 : 0] portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterA_cnt_D_IN;
  wire portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterA_cnt_EN;

  // register portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterA_s1
  reg [1 : 0] portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterA_s1;
  wire [1 : 0] portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterA_s1_D_IN;
  wire portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterA_s1_EN;

  // register portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterB_cnt
  reg [2 : 0] portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterB_cnt;
  wire [2 : 0] portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterB_cnt_D_IN;
  wire portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterB_cnt_EN;

  // register portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterB_s1
  reg [1 : 0] portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterB_s1;
  wire [1 : 0] portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterB_s1_D_IN;
  wire portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterB_s1_EN;

  // register portalTop_lMemServer_writer_writers_0_stopv_0
  reg portalTop_lMemServer_writer_writers_0_stopv_0;
  wire portalTop_lMemServer_writer_writers_0_stopv_0_D_IN,
       portalTop_lMemServer_writer_writers_0_stopv_0_EN;

  // register portalTop_lMemServer_writer_writers_0_stopv_1
  reg portalTop_lMemServer_writer_writers_0_stopv_1;
  wire portalTop_lMemServer_writer_writers_0_stopv_1_D_IN,
       portalTop_lMemServer_writer_writers_0_stopv_1_EN;

  // register portalTop_lMemServer_writer_writers_0_stopv_2
  reg portalTop_lMemServer_writer_writers_0_stopv_2;
  wire portalTop_lMemServer_writer_writers_0_stopv_2_D_IN,
       portalTop_lMemServer_writer_writers_0_stopv_2_EN;

  // register portalTop_lMemServer_writer_writers_0_stopv_3
  reg portalTop_lMemServer_writer_writers_0_stopv_3;
  wire portalTop_lMemServer_writer_writers_0_stopv_3_D_IN,
       portalTop_lMemServer_writer_writers_0_stopv_3_EN;

  // register portalTop_lMemServer_writer_writers_0_tag_gen_comp_state
  reg [15 : 0] portalTop_lMemServer_writer_writers_0_tag_gen_comp_state;
  wire [15 : 0] portalTop_lMemServer_writer_writers_0_tag_gen_comp_state_D_IN;
  wire portalTop_lMemServer_writer_writers_0_tag_gen_comp_state_EN;

  // register portalTop_lMemServer_writer_writers_0_tag_gen_counter_cnt
  reg [4 : 0] portalTop_lMemServer_writer_writers_0_tag_gen_counter_cnt;
  wire [4 : 0] portalTop_lMemServer_writer_writers_0_tag_gen_counter_cnt_D_IN;
  wire portalTop_lMemServer_writer_writers_0_tag_gen_counter_cnt_EN;

  // register portalTop_lMemServer_writer_writers_0_tag_gen_counter_positive_reg
  reg portalTop_lMemServer_writer_writers_0_tag_gen_counter_positive_reg;
  wire portalTop_lMemServer_writer_writers_0_tag_gen_counter_positive_reg_D_IN,
       portalTop_lMemServer_writer_writers_0_tag_gen_counter_positive_reg_EN;

  // register portalTop_lMemServer_writer_writers_0_tag_gen_head_ptr
  reg [3 : 0] portalTop_lMemServer_writer_writers_0_tag_gen_head_ptr;
  wire [3 : 0] portalTop_lMemServer_writer_writers_0_tag_gen_head_ptr_D_IN;
  wire portalTop_lMemServer_writer_writers_0_tag_gen_head_ptr_EN;

  // register portalTop_lMemServer_writer_writers_0_tag_gen_inited
  reg portalTop_lMemServer_writer_writers_0_tag_gen_inited;
  wire portalTop_lMemServer_writer_writers_0_tag_gen_inited_D_IN,
       portalTop_lMemServer_writer_writers_0_tag_gen_inited_EN;

  // register portalTop_lMemServer_writer_writers_0_tag_gen_tags
  reg [15 : 0] portalTop_lMemServer_writer_writers_0_tag_gen_tags;
  wire [15 : 0] portalTop_lMemServer_writer_writers_0_tag_gen_tags_D_IN;
  wire portalTop_lMemServer_writer_writers_0_tag_gen_tags_EN;

  // register portalTop_lMemServer_writer_writers_0_tag_gen_tail_ptr
  reg [3 : 0] portalTop_lMemServer_writer_writers_0_tag_gen_tail_ptr;
  wire [3 : 0] portalTop_lMemServer_writer_writers_0_tag_gen_tail_ptr_D_IN;
  wire portalTop_lMemServer_writer_writers_0_tag_gen_tail_ptr_EN;

  // ports of submodule GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer
  wire [3 : 0] GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer_dD_OUT,
	       GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer_sD_IN;
  wire GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer_dDEQ,
       GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer_dEMPTY_N,
       GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer_sENQ,
       GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer_sFULL_N;

  // ports of submodule host_pcieHostTop_clockGen
  wire host_pcieHostTop_clockGen_O, host_pcieHostTop_clockGen_ODIV2;

  // ports of submodule host_pcieHostTop_ep7
  wire [152 : 0] host_pcieHostTop_ep7_tlpc_request_put,
		 host_pcieHostTop_ep7_tlpc_response_get,
		 host_pcieHostTop_ep7_tlpr_request_put,
		 host_pcieHostTop_ep7_tlpr_response_get;
  wire [95 : 0] host_pcieHostTop_ep7_interruptRequest_put;
  wire [63 : 0] host_pcieHostTop_ep7_regChanges_first;
  wire [7 : 0] host_pcieHostTop_ep7_pcie_rxn_v,
	       host_pcieHostTop_ep7_pcie_rxp_v,
	       host_pcieHostTop_ep7_pcie_txn,
	       host_pcieHostTop_ep7_pcie_txp;
  wire host_pcieHostTop_ep7_CLK_epPcieClock,
       host_pcieHostTop_ep7_CLK_epPortalClock,
       host_pcieHostTop_ep7_EN_interruptRequest_put,
       host_pcieHostTop_ep7_EN_regChanges_deq,
       host_pcieHostTop_ep7_EN_tlpc_request_put,
       host_pcieHostTop_ep7_EN_tlpc_response_get,
       host_pcieHostTop_ep7_EN_tlpr_request_put,
       host_pcieHostTop_ep7_EN_tlpr_response_get,
       host_pcieHostTop_ep7_RDY_interruptRequest_put,
       host_pcieHostTop_ep7_RDY_regChanges_deq,
       host_pcieHostTop_ep7_RDY_regChanges_first,
       host_pcieHostTop_ep7_RDY_tlpc_request_put,
       host_pcieHostTop_ep7_RDY_tlpc_response_get,
       host_pcieHostTop_ep7_RDY_tlpr_request_put,
       host_pcieHostTop_ep7_RDY_tlpr_response_get,
       host_pcieHostTop_ep7_RST_N_epPcieReset,
       host_pcieHostTop_ep7_RST_N_epPortalReset,
       host_pcieHostTop_ep7_regChanges_notEmpty;

  // ports of submodule host_pcieHostTop_pci_sys_reset_n_c
  wire host_pcieHostTop_pci_sys_reset_n_c_O;

  // ports of submodule host_pcieHostTop_pciehost
  wire [191 : 0] host_pcieHostTop_pciehost_trace_put;
  wire [152 : 0] host_pcieHostTop_pciehost_pcic_request_get,
		 host_pcieHostTop_pciehost_pcic_response_put,
		 host_pcieHostTop_pciehost_pcir_request_get,
		 host_pcieHostTop_pciehost_pcir_response_put;
  wire [95 : 0] host_pcieHostTop_pciehost_interruptRequest_put;
  wire [70 : 0] host_pcieHostTop_pciehost_slave_0_read_server_readData_get,
		host_pcieHostTop_pciehost_slave_0_write_server_writeData_put;
  wire [63 : 0] host_pcieHostTop_pciehost_changes_enq_v;
  wire [55 : 0] host_pcieHostTop_pciehost_slave_0_read_server_readReq_put,
		host_pcieHostTop_pciehost_slave_0_write_server_writeReq_put;
  wire [47 : 0] host_pcieHostTop_pciehost_master_read_client_readReq_get,
		host_pcieHostTop_pciehost_master_write_client_writeReq_get;
  wire [38 : 0] host_pcieHostTop_pciehost_master_read_client_readData_put,
		host_pcieHostTop_pciehost_master_write_client_writeData_get;
  wire [31 : 0] host_pcieHostTop_pciehost_msixEntry_0_addr_hi__read,
		host_pcieHostTop_pciehost_msixEntry_0_addr_lo__read,
		host_pcieHostTop_pciehost_msixEntry_0_msg_data__read,
		host_pcieHostTop_pciehost_msixEntry_10_addr_hi__read,
		host_pcieHostTop_pciehost_msixEntry_10_addr_lo__read,
		host_pcieHostTop_pciehost_msixEntry_10_msg_data__read,
		host_pcieHostTop_pciehost_msixEntry_11_addr_hi__read,
		host_pcieHostTop_pciehost_msixEntry_11_addr_lo__read,
		host_pcieHostTop_pciehost_msixEntry_11_msg_data__read,
		host_pcieHostTop_pciehost_msixEntry_12_addr_hi__read,
		host_pcieHostTop_pciehost_msixEntry_12_addr_lo__read,
		host_pcieHostTop_pciehost_msixEntry_12_msg_data__read,
		host_pcieHostTop_pciehost_msixEntry_13_addr_hi__read,
		host_pcieHostTop_pciehost_msixEntry_13_addr_lo__read,
		host_pcieHostTop_pciehost_msixEntry_13_msg_data__read,
		host_pcieHostTop_pciehost_msixEntry_14_addr_hi__read,
		host_pcieHostTop_pciehost_msixEntry_14_addr_lo__read,
		host_pcieHostTop_pciehost_msixEntry_14_msg_data__read,
		host_pcieHostTop_pciehost_msixEntry_15_addr_hi__read,
		host_pcieHostTop_pciehost_msixEntry_15_addr_lo__read,
		host_pcieHostTop_pciehost_msixEntry_15_msg_data__read,
		host_pcieHostTop_pciehost_msixEntry_1_addr_hi__read,
		host_pcieHostTop_pciehost_msixEntry_1_addr_lo__read,
		host_pcieHostTop_pciehost_msixEntry_1_msg_data__read,
		host_pcieHostTop_pciehost_msixEntry_2_addr_hi__read,
		host_pcieHostTop_pciehost_msixEntry_2_addr_lo__read,
		host_pcieHostTop_pciehost_msixEntry_2_msg_data__read,
		host_pcieHostTop_pciehost_msixEntry_3_addr_hi__read,
		host_pcieHostTop_pciehost_msixEntry_3_addr_lo__read,
		host_pcieHostTop_pciehost_msixEntry_3_msg_data__read,
		host_pcieHostTop_pciehost_msixEntry_4_addr_hi__read,
		host_pcieHostTop_pciehost_msixEntry_4_addr_lo__read,
		host_pcieHostTop_pciehost_msixEntry_4_msg_data__read,
		host_pcieHostTop_pciehost_msixEntry_5_addr_hi__read,
		host_pcieHostTop_pciehost_msixEntry_5_addr_lo__read,
		host_pcieHostTop_pciehost_msixEntry_5_msg_data__read,
		host_pcieHostTop_pciehost_msixEntry_6_addr_hi__read,
		host_pcieHostTop_pciehost_msixEntry_6_addr_lo__read,
		host_pcieHostTop_pciehost_msixEntry_6_msg_data__read,
		host_pcieHostTop_pciehost_msixEntry_7_addr_hi__read,
		host_pcieHostTop_pciehost_msixEntry_7_addr_lo__read,
		host_pcieHostTop_pciehost_msixEntry_7_msg_data__read,
		host_pcieHostTop_pciehost_msixEntry_8_addr_hi__read,
		host_pcieHostTop_pciehost_msixEntry_8_addr_lo__read,
		host_pcieHostTop_pciehost_msixEntry_8_msg_data__read,
		host_pcieHostTop_pciehost_msixEntry_9_addr_hi__read,
		host_pcieHostTop_pciehost_msixEntry_9_addr_lo__read,
		host_pcieHostTop_pciehost_msixEntry_9_msg_data__read;
  wire [5 : 0] host_pcieHostTop_pciehost_master_write_client_writeDone_put,
	       host_pcieHostTop_pciehost_slave_0_write_server_writeDone_get;
  wire host_pcieHostTop_pciehost_EN_changes_enq,
       host_pcieHostTop_pciehost_EN_interruptRequest_put,
       host_pcieHostTop_pciehost_EN_master_read_client_readData_put,
       host_pcieHostTop_pciehost_EN_master_read_client_readReq_get,
       host_pcieHostTop_pciehost_EN_master_write_client_writeData_get,
       host_pcieHostTop_pciehost_EN_master_write_client_writeDone_put,
       host_pcieHostTop_pciehost_EN_master_write_client_writeReq_get,
       host_pcieHostTop_pciehost_EN_pcic_request_get,
       host_pcieHostTop_pciehost_EN_pcic_response_put,
       host_pcieHostTop_pciehost_EN_pcir_request_get,
       host_pcieHostTop_pciehost_EN_pcir_response_put,
       host_pcieHostTop_pciehost_EN_slave_0_read_server_readData_get,
       host_pcieHostTop_pciehost_EN_slave_0_read_server_readReq_put,
       host_pcieHostTop_pciehost_EN_slave_0_write_server_writeData_put,
       host_pcieHostTop_pciehost_EN_slave_0_write_server_writeDone_get,
       host_pcieHostTop_pciehost_EN_slave_0_write_server_writeReq_put,
       host_pcieHostTop_pciehost_EN_trace_put,
       host_pcieHostTop_pciehost_RDY_changes_enq,
       host_pcieHostTop_pciehost_RDY_master_read_client_readData_put,
       host_pcieHostTop_pciehost_RDY_master_read_client_readReq_get,
       host_pcieHostTop_pciehost_RDY_master_write_client_writeData_get,
       host_pcieHostTop_pciehost_RDY_master_write_client_writeReq_get,
       host_pcieHostTop_pciehost_RDY_pcic_request_get,
       host_pcieHostTop_pciehost_RDY_pcic_response_put,
       host_pcieHostTop_pciehost_RDY_pcir_request_get,
       host_pcieHostTop_pciehost_RDY_pcir_response_put,
       host_pcieHostTop_pciehost_RDY_slave_0_read_server_readData_get,
       host_pcieHostTop_pciehost_RDY_slave_0_read_server_readReq_put,
       host_pcieHostTop_pciehost_RDY_slave_0_write_server_writeData_put,
       host_pcieHostTop_pciehost_RDY_slave_0_write_server_writeDone_get,
       host_pcieHostTop_pciehost_RDY_slave_0_write_server_writeReq_put;

  // ports of submodule intrFifo
  wire [3 : 0] intrFifo_D_IN, intrFifo_D_OUT;
  wire intrFifo_CLR,
       intrFifo_DEQ,
       intrFifo_EMPTY_N,
       intrFifo_ENQ,
       intrFifo_FULL_N;

  // ports of submodule portalTop_ctrl_mux_doneFifo
  reg [5 : 0] portalTop_ctrl_mux_doneFifo_D_IN;
  wire [5 : 0] portalTop_ctrl_mux_doneFifo_D_OUT;
  wire portalTop_ctrl_mux_doneFifo_CLR,
       portalTop_ctrl_mux_doneFifo_DEQ,
       portalTop_ctrl_mux_doneFifo_EMPTY_N,
       portalTop_ctrl_mux_doneFifo_ENQ,
       portalTop_ctrl_mux_doneFifo_FULL_N;

  // ports of submodule portalTop_ctrl_mux_readDataPipes_0_fifo
  wire [38 : 0] portalTop_ctrl_mux_readDataPipes_0_fifo_D_IN,
		portalTop_ctrl_mux_readDataPipes_0_fifo_D_OUT;
  wire portalTop_ctrl_mux_readDataPipes_0_fifo_CLR,
       portalTop_ctrl_mux_readDataPipes_0_fifo_DEQ,
       portalTop_ctrl_mux_readDataPipes_0_fifo_EMPTY_N,
       portalTop_ctrl_mux_readDataPipes_0_fifo_ENQ,
       portalTop_ctrl_mux_readDataPipes_0_fifo_FULL_N;

  // ports of submodule portalTop_ctrl_mux_readDataPipes_1_fifo
  wire [38 : 0] portalTop_ctrl_mux_readDataPipes_1_fifo_D_IN,
		portalTop_ctrl_mux_readDataPipes_1_fifo_D_OUT;
  wire portalTop_ctrl_mux_readDataPipes_1_fifo_CLR,
       portalTop_ctrl_mux_readDataPipes_1_fifo_DEQ,
       portalTop_ctrl_mux_readDataPipes_1_fifo_EMPTY_N,
       portalTop_ctrl_mux_readDataPipes_1_fifo_ENQ,
       portalTop_ctrl_mux_readDataPipes_1_fifo_FULL_N;

  // ports of submodule portalTop_ctrl_mux_read_data_funnel_buffs_0_0
  wire [38 : 0] portalTop_ctrl_mux_read_data_funnel_buffs_0_0_D_IN,
		portalTop_ctrl_mux_read_data_funnel_buffs_0_0_D_OUT;
  wire portalTop_ctrl_mux_read_data_funnel_buffs_0_0_CLR,
       portalTop_ctrl_mux_read_data_funnel_buffs_0_0_DEQ,
       portalTop_ctrl_mux_read_data_funnel_buffs_0_0_EMPTY_N,
       portalTop_ctrl_mux_read_data_funnel_buffs_0_0_ENQ,
       portalTop_ctrl_mux_read_data_funnel_buffs_0_0_FULL_N;

  // ports of submodule portalTop_ctrl_mux_read_data_funnel_buffs_0_1
  wire [38 : 0] portalTop_ctrl_mux_read_data_funnel_buffs_0_1_D_IN;
  wire portalTop_ctrl_mux_read_data_funnel_buffs_0_1_CLR,
       portalTop_ctrl_mux_read_data_funnel_buffs_0_1_DEQ,
       portalTop_ctrl_mux_read_data_funnel_buffs_0_1_ENQ;

  // ports of submodule portalTop_ctrl_mux_req_ars
  wire [33 : 0] portalTop_ctrl_mux_req_ars_D_IN,
		portalTop_ctrl_mux_req_ars_D_OUT;
  wire portalTop_ctrl_mux_req_ars_CLR,
       portalTop_ctrl_mux_req_ars_DEQ,
       portalTop_ctrl_mux_req_ars_EMPTY_N,
       portalTop_ctrl_mux_req_ars_ENQ,
       portalTop_ctrl_mux_req_ars_FULL_N;

  // ports of submodule portalTop_ctrl_mux_req_aws
  wire [33 : 0] portalTop_ctrl_mux_req_aws_D_IN,
		portalTop_ctrl_mux_req_aws_D_OUT;
  wire portalTop_ctrl_mux_req_aws_CLR,
       portalTop_ctrl_mux_req_aws_DEQ,
       portalTop_ctrl_mux_req_aws_EMPTY_N,
       portalTop_ctrl_mux_req_aws_ENQ,
       portalTop_ctrl_mux_req_aws_FULL_N;

  // ports of submodule portalTop_ctrl_mux_rs
  wire portalTop_ctrl_mux_rs_CLR,
       portalTop_ctrl_mux_rs_DEQ,
       portalTop_ctrl_mux_rs_D_IN,
       portalTop_ctrl_mux_rs_D_OUT,
       portalTop_ctrl_mux_rs_EMPTY_N,
       portalTop_ctrl_mux_rs_ENQ,
       portalTop_ctrl_mux_rs_FULL_N;

  // ports of submodule portalTop_ctrl_mux_writeDataPipes_0_fifo
  wire [38 : 0] portalTop_ctrl_mux_writeDataPipes_0_fifo_D_IN,
		portalTop_ctrl_mux_writeDataPipes_0_fifo_D_OUT;
  wire portalTop_ctrl_mux_writeDataPipes_0_fifo_CLR,
       portalTop_ctrl_mux_writeDataPipes_0_fifo_DEQ,
       portalTop_ctrl_mux_writeDataPipes_0_fifo_EMPTY_N,
       portalTop_ctrl_mux_writeDataPipes_0_fifo_ENQ,
       portalTop_ctrl_mux_writeDataPipes_0_fifo_FULL_N;

  // ports of submodule portalTop_ctrl_mux_writeDataPipes_1_fifo
  wire [38 : 0] portalTop_ctrl_mux_writeDataPipes_1_fifo_D_IN,
		portalTop_ctrl_mux_writeDataPipes_1_fifo_D_OUT;
  wire portalTop_ctrl_mux_writeDataPipes_1_fifo_CLR,
       portalTop_ctrl_mux_writeDataPipes_1_fifo_DEQ,
       portalTop_ctrl_mux_writeDataPipes_1_fifo_EMPTY_N,
       portalTop_ctrl_mux_writeDataPipes_1_fifo_ENQ,
       portalTop_ctrl_mux_writeDataPipes_1_fifo_FULL_N;

  // ports of submodule portalTop_ctrl_mux_write_data
  wire [39 : 0] portalTop_ctrl_mux_write_data_D_IN,
		portalTop_ctrl_mux_write_data_D_OUT;
  wire portalTop_ctrl_mux_write_data_CLR,
       portalTop_ctrl_mux_write_data_DEQ,
       portalTop_ctrl_mux_write_data_EMPTY_N,
       portalTop_ctrl_mux_write_data_ENQ,
       portalTop_ctrl_mux_write_data_FULL_N;

  // ports of submodule portalTop_ctrl_mux_write_data_unfunnel_rv_buff_0_0_0
  wire [39 : 0] portalTop_ctrl_mux_write_data_unfunnel_rv_buff_0_0_0_D_IN,
		portalTop_ctrl_mux_write_data_unfunnel_rv_buff_0_0_0_D_OUT;
  wire portalTop_ctrl_mux_write_data_unfunnel_rv_buff_0_0_0_CLR,
       portalTop_ctrl_mux_write_data_unfunnel_rv_buff_0_0_0_DEQ,
       portalTop_ctrl_mux_write_data_unfunnel_rv_buff_0_0_0_EMPTY_N,
       portalTop_ctrl_mux_write_data_unfunnel_rv_buff_0_0_0_ENQ,
       portalTop_ctrl_mux_write_data_unfunnel_rv_buff_0_0_0_FULL_N;

  // ports of submodule portalTop_ctrl_mux_write_data_unfunnel_rv_buff_0_0_1
  wire [39 : 0] portalTop_ctrl_mux_write_data_unfunnel_rv_buff_0_0_1_D_IN,
		portalTop_ctrl_mux_write_data_unfunnel_rv_buff_0_0_1_D_OUT;
  wire portalTop_ctrl_mux_write_data_unfunnel_rv_buff_0_0_1_CLR,
       portalTop_ctrl_mux_write_data_unfunnel_rv_buff_0_0_1_DEQ,
       portalTop_ctrl_mux_write_data_unfunnel_rv_buff_0_0_1_EMPTY_N,
       portalTop_ctrl_mux_write_data_unfunnel_rv_buff_0_0_1_ENQ,
       portalTop_ctrl_mux_write_data_unfunnel_rv_buff_0_0_1_FULL_N;

  // ports of submodule portalTop_ctrl_mux_ws
  wire portalTop_ctrl_mux_ws_CLR,
       portalTop_ctrl_mux_ws_DEQ,
       portalTop_ctrl_mux_ws_D_IN,
       portalTop_ctrl_mux_ws_D_OUT,
       portalTop_ctrl_mux_ws_EMPTY_N,
       portalTop_ctrl_mux_ws_ENQ,
       portalTop_ctrl_mux_ws_FULL_N;

  // ports of submodule portalTop_framework_ctrl_mux_rv_doneFifo
  reg [5 : 0] portalTop_framework_ctrl_mux_rv_doneFifo_D_IN;
  wire [5 : 0] portalTop_framework_ctrl_mux_rv_doneFifo_D_OUT;
  wire portalTop_framework_ctrl_mux_rv_doneFifo_CLR,
       portalTop_framework_ctrl_mux_rv_doneFifo_DEQ,
       portalTop_framework_ctrl_mux_rv_doneFifo_EMPTY_N,
       portalTop_framework_ctrl_mux_rv_doneFifo_ENQ,
       portalTop_framework_ctrl_mux_rv_doneFifo_FULL_N;

  // ports of submodule portalTop_framework_ctrl_mux_rv_readDataPipes_0_fifo
  wire [38 : 0] portalTop_framework_ctrl_mux_rv_readDataPipes_0_fifo_D_IN,
		portalTop_framework_ctrl_mux_rv_readDataPipes_0_fifo_D_OUT;
  wire portalTop_framework_ctrl_mux_rv_readDataPipes_0_fifo_CLR,
       portalTop_framework_ctrl_mux_rv_readDataPipes_0_fifo_DEQ,
       portalTop_framework_ctrl_mux_rv_readDataPipes_0_fifo_EMPTY_N,
       portalTop_framework_ctrl_mux_rv_readDataPipes_0_fifo_ENQ,
       portalTop_framework_ctrl_mux_rv_readDataPipes_0_fifo_FULL_N;

  // ports of submodule portalTop_framework_ctrl_mux_rv_readDataPipes_1_fifo
  wire [38 : 0] portalTop_framework_ctrl_mux_rv_readDataPipes_1_fifo_D_IN,
		portalTop_framework_ctrl_mux_rv_readDataPipes_1_fifo_D_OUT;
  wire portalTop_framework_ctrl_mux_rv_readDataPipes_1_fifo_CLR,
       portalTop_framework_ctrl_mux_rv_readDataPipes_1_fifo_DEQ,
       portalTop_framework_ctrl_mux_rv_readDataPipes_1_fifo_EMPTY_N,
       portalTop_framework_ctrl_mux_rv_readDataPipes_1_fifo_ENQ,
       portalTop_framework_ctrl_mux_rv_readDataPipes_1_fifo_FULL_N;

  // ports of submodule portalTop_framework_ctrl_mux_rv_readDataPipes_2_fifo
  wire [38 : 0] portalTop_framework_ctrl_mux_rv_readDataPipes_2_fifo_D_IN,
		portalTop_framework_ctrl_mux_rv_readDataPipes_2_fifo_D_OUT;
  wire portalTop_framework_ctrl_mux_rv_readDataPipes_2_fifo_CLR,
       portalTop_framework_ctrl_mux_rv_readDataPipes_2_fifo_DEQ,
       portalTop_framework_ctrl_mux_rv_readDataPipes_2_fifo_EMPTY_N,
       portalTop_framework_ctrl_mux_rv_readDataPipes_2_fifo_ENQ,
       portalTop_framework_ctrl_mux_rv_readDataPipes_2_fifo_FULL_N;

  // ports of submodule portalTop_framework_ctrl_mux_rv_readDataPipes_3_fifo
  wire [38 : 0] portalTop_framework_ctrl_mux_rv_readDataPipes_3_fifo_D_IN,
		portalTop_framework_ctrl_mux_rv_readDataPipes_3_fifo_D_OUT;
  wire portalTop_framework_ctrl_mux_rv_readDataPipes_3_fifo_CLR,
       portalTop_framework_ctrl_mux_rv_readDataPipes_3_fifo_DEQ,
       portalTop_framework_ctrl_mux_rv_readDataPipes_3_fifo_EMPTY_N,
       portalTop_framework_ctrl_mux_rv_readDataPipes_3_fifo_ENQ,
       portalTop_framework_ctrl_mux_rv_readDataPipes_3_fifo_FULL_N;

  // ports of submodule portalTop_framework_ctrl_mux_rv_read_data_funnel_buffs_0_0
  wire [38 : 0] portalTop_framework_ctrl_mux_rv_read_data_funnel_buffs_0_0_D_IN,
		portalTop_framework_ctrl_mux_rv_read_data_funnel_buffs_0_0_D_OUT;
  wire portalTop_framework_ctrl_mux_rv_read_data_funnel_buffs_0_0_CLR,
       portalTop_framework_ctrl_mux_rv_read_data_funnel_buffs_0_0_DEQ,
       portalTop_framework_ctrl_mux_rv_read_data_funnel_buffs_0_0_EMPTY_N,
       portalTop_framework_ctrl_mux_rv_read_data_funnel_buffs_0_0_ENQ,
       portalTop_framework_ctrl_mux_rv_read_data_funnel_buffs_0_0_FULL_N;

  // ports of submodule portalTop_framework_ctrl_mux_rv_read_data_funnel_buffs_0_1
  wire [38 : 0] portalTop_framework_ctrl_mux_rv_read_data_funnel_buffs_0_1_D_IN;
  wire portalTop_framework_ctrl_mux_rv_read_data_funnel_buffs_0_1_CLR,
       portalTop_framework_ctrl_mux_rv_read_data_funnel_buffs_0_1_DEQ,
       portalTop_framework_ctrl_mux_rv_read_data_funnel_buffs_0_1_ENQ;

  // ports of submodule portalTop_framework_ctrl_mux_rv_read_data_funnel_buffs_0_2
  wire [38 : 0] portalTop_framework_ctrl_mux_rv_read_data_funnel_buffs_0_2_D_IN;
  wire portalTop_framework_ctrl_mux_rv_read_data_funnel_buffs_0_2_CLR,
       portalTop_framework_ctrl_mux_rv_read_data_funnel_buffs_0_2_DEQ,
       portalTop_framework_ctrl_mux_rv_read_data_funnel_buffs_0_2_ENQ;

  // ports of submodule portalTop_framework_ctrl_mux_rv_read_data_funnel_buffs_0_3
  wire [38 : 0] portalTop_framework_ctrl_mux_rv_read_data_funnel_buffs_0_3_D_IN;
  wire portalTop_framework_ctrl_mux_rv_read_data_funnel_buffs_0_3_CLR,
       portalTop_framework_ctrl_mux_rv_read_data_funnel_buffs_0_3_DEQ,
       portalTop_framework_ctrl_mux_rv_read_data_funnel_buffs_0_3_ENQ;

  // ports of submodule portalTop_framework_ctrl_mux_rv_req_ars
  wire [27 : 0] portalTop_framework_ctrl_mux_rv_req_ars_D_IN,
		portalTop_framework_ctrl_mux_rv_req_ars_D_OUT;
  wire portalTop_framework_ctrl_mux_rv_req_ars_CLR,
       portalTop_framework_ctrl_mux_rv_req_ars_DEQ,
       portalTop_framework_ctrl_mux_rv_req_ars_EMPTY_N,
       portalTop_framework_ctrl_mux_rv_req_ars_ENQ,
       portalTop_framework_ctrl_mux_rv_req_ars_FULL_N;

  // ports of submodule portalTop_framework_ctrl_mux_rv_req_aws
  wire [27 : 0] portalTop_framework_ctrl_mux_rv_req_aws_D_IN,
		portalTop_framework_ctrl_mux_rv_req_aws_D_OUT;
  wire portalTop_framework_ctrl_mux_rv_req_aws_CLR,
       portalTop_framework_ctrl_mux_rv_req_aws_DEQ,
       portalTop_framework_ctrl_mux_rv_req_aws_EMPTY_N,
       portalTop_framework_ctrl_mux_rv_req_aws_ENQ,
       portalTop_framework_ctrl_mux_rv_req_aws_FULL_N;

  // ports of submodule portalTop_framework_ctrl_mux_rv_rs
  wire [1 : 0] portalTop_framework_ctrl_mux_rv_rs_D_IN,
	       portalTop_framework_ctrl_mux_rv_rs_D_OUT;
  wire portalTop_framework_ctrl_mux_rv_rs_CLR,
       portalTop_framework_ctrl_mux_rv_rs_DEQ,
       portalTop_framework_ctrl_mux_rv_rs_EMPTY_N,
       portalTop_framework_ctrl_mux_rv_rs_ENQ,
       portalTop_framework_ctrl_mux_rv_rs_FULL_N;

  // ports of submodule portalTop_framework_ctrl_mux_rv_writeDataPipes_0_fifo
  wire [38 : 0] portalTop_framework_ctrl_mux_rv_writeDataPipes_0_fifo_D_IN,
		portalTop_framework_ctrl_mux_rv_writeDataPipes_0_fifo_D_OUT;
  wire portalTop_framework_ctrl_mux_rv_writeDataPipes_0_fifo_CLR,
       portalTop_framework_ctrl_mux_rv_writeDataPipes_0_fifo_DEQ,
       portalTop_framework_ctrl_mux_rv_writeDataPipes_0_fifo_EMPTY_N,
       portalTop_framework_ctrl_mux_rv_writeDataPipes_0_fifo_ENQ,
       portalTop_framework_ctrl_mux_rv_writeDataPipes_0_fifo_FULL_N;

  // ports of submodule portalTop_framework_ctrl_mux_rv_writeDataPipes_1_fifo
  wire [38 : 0] portalTop_framework_ctrl_mux_rv_writeDataPipes_1_fifo_D_IN,
		portalTop_framework_ctrl_mux_rv_writeDataPipes_1_fifo_D_OUT;
  wire portalTop_framework_ctrl_mux_rv_writeDataPipes_1_fifo_CLR,
       portalTop_framework_ctrl_mux_rv_writeDataPipes_1_fifo_DEQ,
       portalTop_framework_ctrl_mux_rv_writeDataPipes_1_fifo_EMPTY_N,
       portalTop_framework_ctrl_mux_rv_writeDataPipes_1_fifo_ENQ,
       portalTop_framework_ctrl_mux_rv_writeDataPipes_1_fifo_FULL_N;

  // ports of submodule portalTop_framework_ctrl_mux_rv_writeDataPipes_2_fifo
  wire [38 : 0] portalTop_framework_ctrl_mux_rv_writeDataPipes_2_fifo_D_IN,
		portalTop_framework_ctrl_mux_rv_writeDataPipes_2_fifo_D_OUT;
  wire portalTop_framework_ctrl_mux_rv_writeDataPipes_2_fifo_CLR,
       portalTop_framework_ctrl_mux_rv_writeDataPipes_2_fifo_DEQ,
       portalTop_framework_ctrl_mux_rv_writeDataPipes_2_fifo_EMPTY_N,
       portalTop_framework_ctrl_mux_rv_writeDataPipes_2_fifo_ENQ,
       portalTop_framework_ctrl_mux_rv_writeDataPipes_2_fifo_FULL_N;

  // ports of submodule portalTop_framework_ctrl_mux_rv_writeDataPipes_3_fifo
  wire [38 : 0] portalTop_framework_ctrl_mux_rv_writeDataPipes_3_fifo_D_IN,
		portalTop_framework_ctrl_mux_rv_writeDataPipes_3_fifo_D_OUT;
  wire portalTop_framework_ctrl_mux_rv_writeDataPipes_3_fifo_CLR,
       portalTop_framework_ctrl_mux_rv_writeDataPipes_3_fifo_DEQ,
       portalTop_framework_ctrl_mux_rv_writeDataPipes_3_fifo_EMPTY_N,
       portalTop_framework_ctrl_mux_rv_writeDataPipes_3_fifo_ENQ,
       portalTop_framework_ctrl_mux_rv_writeDataPipes_3_fifo_FULL_N;

  // ports of submodule portalTop_framework_ctrl_mux_rv_write_data
  wire [40 : 0] portalTop_framework_ctrl_mux_rv_write_data_D_IN,
		portalTop_framework_ctrl_mux_rv_write_data_D_OUT;
  wire portalTop_framework_ctrl_mux_rv_write_data_CLR,
       portalTop_framework_ctrl_mux_rv_write_data_DEQ,
       portalTop_framework_ctrl_mux_rv_write_data_EMPTY_N,
       portalTop_framework_ctrl_mux_rv_write_data_ENQ,
       portalTop_framework_ctrl_mux_rv_write_data_FULL_N;

  // ports of submodule portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_0
  wire [40 : 0] portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_0_D_IN,
		portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_0_D_OUT;
  wire portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_0_CLR,
       portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_0_DEQ,
       portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_0_EMPTY_N,
       portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_0_ENQ,
       portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_0_FULL_N;

  // ports of submodule portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_1
  wire [40 : 0] portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_1_D_IN,
		portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_1_D_OUT;
  wire portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_1_CLR,
       portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_1_DEQ,
       portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_1_EMPTY_N,
       portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_1_ENQ,
       portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_1_FULL_N;

  // ports of submodule portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_2
  wire [40 : 0] portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_2_D_IN,
		portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_2_D_OUT;
  wire portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_2_CLR,
       portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_2_DEQ,
       portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_2_EMPTY_N,
       portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_2_ENQ,
       portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_2_FULL_N;

  // ports of submodule portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_3
  wire [40 : 0] portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_3_D_IN,
		portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_3_D_OUT;
  wire portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_3_CLR,
       portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_3_DEQ,
       portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_3_EMPTY_N,
       portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_3_ENQ,
       portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_3_FULL_N;

  // ports of submodule portalTop_framework_ctrl_mux_rv_ws
  wire [1 : 0] portalTop_framework_ctrl_mux_rv_ws_D_IN,
	       portalTop_framework_ctrl_mux_rv_ws_D_OUT;
  wire portalTop_framework_ctrl_mux_rv_ws_CLR,
       portalTop_framework_ctrl_mux_rv_ws_DEQ,
       portalTop_framework_ctrl_mux_rv_ws_EMPTY_N,
       portalTop_framework_ctrl_mux_rv_ws_ENQ,
       portalTop_framework_ctrl_mux_rv_ws_FULL_N;

  // ports of submodule portalTop_lMMUIndicationProxy_rv
  wire [63 : 0] portalTop_lMMUIndicationProxy_rv_ifc_error_extra,
		portalTop_lMMUIndicationProxy_rv_ifc_error_offset;
  wire [38 : 0] portalTop_lMMUIndicationProxy_rv_portalIfc_slave_read_server_readData_get,
		portalTop_lMMUIndicationProxy_rv_portalIfc_slave_write_server_writeData_put;
  wire [31 : 0] portalTop_lMMUIndicationProxy_rv_ifc_configResp_sglId,
		portalTop_lMMUIndicationProxy_rv_ifc_error_code,
		portalTop_lMMUIndicationProxy_rv_ifc_error_sglId,
		portalTop_lMMUIndicationProxy_rv_ifc_idResponse_sglId,
		portalTop_lMMUIndicationProxy_rv_portalIfc_num_portals__write_x;
  wire [27 : 0] portalTop_lMMUIndicationProxy_rv_portalIfc_slave_read_server_readReq_put,
		portalTop_lMMUIndicationProxy_rv_portalIfc_slave_write_server_writeReq_put;
  wire [5 : 0] portalTop_lMMUIndicationProxy_rv_portalIfc_slave_write_server_writeDone_get;
  wire portalTop_lMMUIndicationProxy_rv_EN_ifc_configResp,
       portalTop_lMMUIndicationProxy_rv_EN_ifc_error,
       portalTop_lMMUIndicationProxy_rv_EN_ifc_idResponse,
       portalTop_lMMUIndicationProxy_rv_EN_portalIfc_num_portals__write,
       portalTop_lMMUIndicationProxy_rv_EN_portalIfc_slave_read_server_readData_get,
       portalTop_lMMUIndicationProxy_rv_EN_portalIfc_slave_read_server_readReq_put,
       portalTop_lMMUIndicationProxy_rv_EN_portalIfc_slave_write_server_writeData_put,
       portalTop_lMMUIndicationProxy_rv_EN_portalIfc_slave_write_server_writeDone_get,
       portalTop_lMMUIndicationProxy_rv_EN_portalIfc_slave_write_server_writeReq_put,
       portalTop_lMMUIndicationProxy_rv_RDY_ifc_configResp,
       portalTop_lMMUIndicationProxy_rv_RDY_ifc_error,
       portalTop_lMMUIndicationProxy_rv_RDY_ifc_idResponse,
       portalTop_lMMUIndicationProxy_rv_RDY_portalIfc_slave_read_server_readData_get,
       portalTop_lMMUIndicationProxy_rv_RDY_portalIfc_slave_read_server_readReq_put,
       portalTop_lMMUIndicationProxy_rv_RDY_portalIfc_slave_write_server_writeData_put,
       portalTop_lMMUIndicationProxy_rv_RDY_portalIfc_slave_write_server_writeDone_get,
       portalTop_lMMUIndicationProxy_rv_RDY_portalIfc_slave_write_server_writeReq_put,
       portalTop_lMMUIndicationProxy_rv_portalIfc_interrupt__read;

  // ports of submodule portalTop_lMMURequestWrapper_dut
  wire [415 : 0] portalTop_lMMURequestWrapper_dut_pipes_region_PipeOut_first;
  wire [159 : 0] portalTop_lMMURequestWrapper_dut_pipes_sglist_PipeOut_first;
  wire [63 : 0] portalTop_lMMURequestWrapper_dut_pipes_setInterface_PipeOut_first;
  wire [38 : 0] portalTop_lMMURequestWrapper_dut_portalIfc_slave_read_server_readData_get,
		portalTop_lMMURequestWrapper_dut_portalIfc_slave_write_server_writeData_put;
  wire [31 : 0] portalTop_lMMURequestWrapper_dut_pipes_idRequest_PipeOut_first,
		portalTop_lMMURequestWrapper_dut_pipes_idReturn_PipeOut_first,
		portalTop_lMMURequestWrapper_dut_portalIfc_num_portals__write_x;
  wire [27 : 0] portalTop_lMMURequestWrapper_dut_portalIfc_slave_read_server_readReq_put,
		portalTop_lMMURequestWrapper_dut_portalIfc_slave_write_server_writeReq_put;
  wire [5 : 0] portalTop_lMMURequestWrapper_dut_portalIfc_slave_write_server_writeDone_get;
  wire portalTop_lMMURequestWrapper_dut_EN_pipes_idRequest_PipeOut_deq,
       portalTop_lMMURequestWrapper_dut_EN_pipes_idReturn_PipeOut_deq,
       portalTop_lMMURequestWrapper_dut_EN_pipes_region_PipeOut_deq,
       portalTop_lMMURequestWrapper_dut_EN_pipes_setInterface_PipeOut_deq,
       portalTop_lMMURequestWrapper_dut_EN_pipes_sglist_PipeOut_deq,
       portalTop_lMMURequestWrapper_dut_EN_portalIfc_num_portals__write,
       portalTop_lMMURequestWrapper_dut_EN_portalIfc_slave_read_server_readData_get,
       portalTop_lMMURequestWrapper_dut_EN_portalIfc_slave_read_server_readReq_put,
       portalTop_lMMURequestWrapper_dut_EN_portalIfc_slave_write_server_writeData_put,
       portalTop_lMMURequestWrapper_dut_EN_portalIfc_slave_write_server_writeDone_get,
       portalTop_lMMURequestWrapper_dut_EN_portalIfc_slave_write_server_writeReq_put,
       portalTop_lMMURequestWrapper_dut_RDY_pipes_idRequest_PipeOut_deq,
       portalTop_lMMURequestWrapper_dut_RDY_pipes_idRequest_PipeOut_first,
       portalTop_lMMURequestWrapper_dut_RDY_pipes_idReturn_PipeOut_deq,
       portalTop_lMMURequestWrapper_dut_RDY_pipes_idReturn_PipeOut_first,
       portalTop_lMMURequestWrapper_dut_RDY_pipes_region_PipeOut_deq,
       portalTop_lMMURequestWrapper_dut_RDY_pipes_region_PipeOut_first,
       portalTop_lMMURequestWrapper_dut_RDY_pipes_setInterface_PipeOut_deq,
       portalTop_lMMURequestWrapper_dut_RDY_pipes_setInterface_PipeOut_first,
       portalTop_lMMURequestWrapper_dut_RDY_pipes_sglist_PipeOut_deq,
       portalTop_lMMURequestWrapper_dut_RDY_pipes_sglist_PipeOut_first,
       portalTop_lMMURequestWrapper_dut_RDY_portalIfc_slave_read_server_readData_get,
       portalTop_lMMURequestWrapper_dut_RDY_portalIfc_slave_read_server_readReq_put,
       portalTop_lMMURequestWrapper_dut_RDY_portalIfc_slave_write_server_writeData_put,
       portalTop_lMMURequestWrapper_dut_RDY_portalIfc_slave_write_server_writeDone_get,
       portalTop_lMMURequestWrapper_dut_RDY_portalIfc_slave_write_server_writeReq_put,
       portalTop_lMMURequestWrapper_dut_portalIfc_interrupt__read;

  // ports of submodule portalTop_lMMU_mmu
  reg [44 : 0] portalTop_lMMU_mmu_addr_1_request_put;
  wire [74 : 0] portalTop_lMMU_mmu_errorPipe_first;
  wire [63 : 0] portalTop_lMMU_mmu_request_region_barr0,
		portalTop_lMMU_mmu_request_region_barr12,
		portalTop_lMMU_mmu_request_region_barr4,
		portalTop_lMMU_mmu_request_region_barr8,
		portalTop_lMMU_mmu_request_sglist_addr;
  wire [44 : 0] portalTop_lMMU_mmu_addr_0_request_put;
  wire [42 : 0] portalTop_lMMU_mmu_addr_0_response_get,
		portalTop_lMMU_mmu_addr_1_response_get;
  wire [31 : 0] portalTop_lMMU_mmu_request_idRequest_fd,
		portalTop_lMMU_mmu_request_idReturn_sglId,
		portalTop_lMMU_mmu_request_region_index0,
		portalTop_lMMU_mmu_request_region_index12,
		portalTop_lMMU_mmu_request_region_index4,
		portalTop_lMMU_mmu_request_region_index8,
		portalTop_lMMU_mmu_request_region_sglId,
		portalTop_lMMU_mmu_request_setInterface_interfaceId,
		portalTop_lMMU_mmu_request_setInterface_sglId,
		portalTop_lMMU_mmu_request_sglist_len,
		portalTop_lMMU_mmu_request_sglist_sglId,
		portalTop_lMMU_mmu_request_sglist_sglIndex;
  wire [4 : 0] portalTop_lMMU_mmu_configResponsePipe_first,
	       portalTop_lMMU_mmu_idResponsePipe_first;
  wire portalTop_lMMU_mmu_EN_addr_0_request_put,
       portalTop_lMMU_mmu_EN_addr_0_response_get,
       portalTop_lMMU_mmu_EN_addr_1_request_put,
       portalTop_lMMU_mmu_EN_addr_1_response_get,
       portalTop_lMMU_mmu_EN_configResponsePipe_deq,
       portalTop_lMMU_mmu_EN_errorPipe_deq,
       portalTop_lMMU_mmu_EN_idResponsePipe_deq,
       portalTop_lMMU_mmu_EN_request_idRequest,
       portalTop_lMMU_mmu_EN_request_idReturn,
       portalTop_lMMU_mmu_EN_request_region,
       portalTop_lMMU_mmu_EN_request_setInterface,
       portalTop_lMMU_mmu_EN_request_sglist,
       portalTop_lMMU_mmu_RDY_addr_0_request_put,
       portalTop_lMMU_mmu_RDY_addr_0_response_get,
       portalTop_lMMU_mmu_RDY_addr_1_request_put,
       portalTop_lMMU_mmu_RDY_addr_1_response_get,
       portalTop_lMMU_mmu_RDY_configResponsePipe_deq,
       portalTop_lMMU_mmu_RDY_configResponsePipe_first,
       portalTop_lMMU_mmu_RDY_errorPipe_deq,
       portalTop_lMMU_mmu_RDY_errorPipe_first,
       portalTop_lMMU_mmu_RDY_idResponsePipe_deq,
       portalTop_lMMU_mmu_RDY_idResponsePipe_first,
       portalTop_lMMU_mmu_RDY_request_idRequest,
       portalTop_lMMU_mmu_RDY_request_idReturn,
       portalTop_lMMU_mmu_RDY_request_region,
       portalTop_lMMU_mmu_RDY_request_sglist;

  // ports of submodule portalTop_lMemServerIndicationProxy_rv
  wire [127 : 0] portalTop_lMemServerIndicationProxy_rv_ifc_reportStateDbg_rec;
  wire [63 : 0] portalTop_lMemServerIndicationProxy_rv_ifc_addrResponse_physAddr,
		portalTop_lMemServerIndicationProxy_rv_ifc_error_extra,
		portalTop_lMemServerIndicationProxy_rv_ifc_error_offset,
		portalTop_lMemServerIndicationProxy_rv_ifc_reportMemoryTraffic_words;
  wire [38 : 0] portalTop_lMemServerIndicationProxy_rv_portalIfc_slave_read_server_readData_get,
		portalTop_lMemServerIndicationProxy_rv_portalIfc_slave_write_server_writeData_put;
  wire [31 : 0] portalTop_lMemServerIndicationProxy_rv_ifc_error_code,
		portalTop_lMemServerIndicationProxy_rv_ifc_error_sglId,
		portalTop_lMemServerIndicationProxy_rv_portalIfc_num_portals__write_x;
  wire [27 : 0] portalTop_lMemServerIndicationProxy_rv_portalIfc_slave_read_server_readReq_put,
		portalTop_lMemServerIndicationProxy_rv_portalIfc_slave_write_server_writeReq_put;
  wire [5 : 0] portalTop_lMemServerIndicationProxy_rv_portalIfc_slave_write_server_writeDone_get;
  wire portalTop_lMemServerIndicationProxy_rv_EN_ifc_addrResponse,
       portalTop_lMemServerIndicationProxy_rv_EN_ifc_error,
       portalTop_lMemServerIndicationProxy_rv_EN_ifc_reportMemoryTraffic,
       portalTop_lMemServerIndicationProxy_rv_EN_ifc_reportStateDbg,
       portalTop_lMemServerIndicationProxy_rv_EN_portalIfc_num_portals__write,
       portalTop_lMemServerIndicationProxy_rv_EN_portalIfc_slave_read_server_readData_get,
       portalTop_lMemServerIndicationProxy_rv_EN_portalIfc_slave_read_server_readReq_put,
       portalTop_lMemServerIndicationProxy_rv_EN_portalIfc_slave_write_server_writeData_put,
       portalTop_lMemServerIndicationProxy_rv_EN_portalIfc_slave_write_server_writeDone_get,
       portalTop_lMemServerIndicationProxy_rv_EN_portalIfc_slave_write_server_writeReq_put,
       portalTop_lMemServerIndicationProxy_rv_RDY_ifc_addrResponse,
       portalTop_lMemServerIndicationProxy_rv_RDY_ifc_error,
       portalTop_lMemServerIndicationProxy_rv_RDY_ifc_reportMemoryTraffic,
       portalTop_lMemServerIndicationProxy_rv_RDY_ifc_reportStateDbg,
       portalTop_lMemServerIndicationProxy_rv_RDY_portalIfc_slave_read_server_readData_get,
       portalTop_lMemServerIndicationProxy_rv_RDY_portalIfc_slave_read_server_readReq_put,
       portalTop_lMemServerIndicationProxy_rv_RDY_portalIfc_slave_write_server_writeData_put,
       portalTop_lMemServerIndicationProxy_rv_RDY_portalIfc_slave_write_server_writeDone_get,
       portalTop_lMemServerIndicationProxy_rv_RDY_portalIfc_slave_write_server_writeReq_put,
       portalTop_lMemServerIndicationProxy_rv_portalIfc_interrupt__read;

  // ports of submodule portalTop_lMemServerRequestWrapper_dut
  wire [63 : 0] portalTop_lMemServerRequestWrapper_dut_pipes_addrTrans_PipeOut_first;
  wire [38 : 0] portalTop_lMemServerRequestWrapper_dut_portalIfc_slave_read_server_readData_get,
		portalTop_lMemServerRequestWrapper_dut_portalIfc_slave_write_server_writeData_put;
  wire [31 : 0] portalTop_lMemServerRequestWrapper_dut_portalIfc_num_portals__write_x;
  wire [27 : 0] portalTop_lMemServerRequestWrapper_dut_portalIfc_slave_read_server_readReq_put,
		portalTop_lMemServerRequestWrapper_dut_portalIfc_slave_write_server_writeReq_put;
  wire [5 : 0] portalTop_lMemServerRequestWrapper_dut_portalIfc_slave_write_server_writeDone_get;
  wire [3 : 0] portalTop_lMemServerRequestWrapper_dut_pipes_setTileState_PipeOut_first;
  wire portalTop_lMemServerRequestWrapper_dut_EN_pipes_addrTrans_PipeOut_deq,
       portalTop_lMemServerRequestWrapper_dut_EN_pipes_memoryTraffic_PipeOut_deq,
       portalTop_lMemServerRequestWrapper_dut_EN_pipes_setTileState_PipeOut_deq,
       portalTop_lMemServerRequestWrapper_dut_EN_pipes_stateDbg_PipeOut_deq,
       portalTop_lMemServerRequestWrapper_dut_EN_portalIfc_num_portals__write,
       portalTop_lMemServerRequestWrapper_dut_EN_portalIfc_slave_read_server_readData_get,
       portalTop_lMemServerRequestWrapper_dut_EN_portalIfc_slave_read_server_readReq_put,
       portalTop_lMemServerRequestWrapper_dut_EN_portalIfc_slave_write_server_writeData_put,
       portalTop_lMemServerRequestWrapper_dut_EN_portalIfc_slave_write_server_writeDone_get,
       portalTop_lMemServerRequestWrapper_dut_EN_portalIfc_slave_write_server_writeReq_put,
       portalTop_lMemServerRequestWrapper_dut_RDY_pipes_addrTrans_PipeOut_deq,
       portalTop_lMemServerRequestWrapper_dut_RDY_pipes_addrTrans_PipeOut_first,
       portalTop_lMemServerRequestWrapper_dut_RDY_pipes_memoryTraffic_PipeOut_deq,
       portalTop_lMemServerRequestWrapper_dut_RDY_pipes_memoryTraffic_PipeOut_first,
       portalTop_lMemServerRequestWrapper_dut_RDY_pipes_setTileState_PipeOut_deq,
       portalTop_lMemServerRequestWrapper_dut_RDY_pipes_setTileState_PipeOut_first,
       portalTop_lMemServerRequestWrapper_dut_RDY_pipes_stateDbg_PipeOut_deq,
       portalTop_lMemServerRequestWrapper_dut_RDY_pipes_stateDbg_PipeOut_first,
       portalTop_lMemServerRequestWrapper_dut_RDY_portalIfc_slave_read_server_readData_get,
       portalTop_lMemServerRequestWrapper_dut_RDY_portalIfc_slave_read_server_readReq_put,
       portalTop_lMemServerRequestWrapper_dut_RDY_portalIfc_slave_write_server_writeData_put,
       portalTop_lMemServerRequestWrapper_dut_RDY_portalIfc_slave_write_server_writeDone_get,
       portalTop_lMemServerRequestWrapper_dut_RDY_portalIfc_slave_write_server_writeReq_put,
       portalTop_lMemServerRequestWrapper_dut_pipes_memoryTraffic_PipeOut_first,
       portalTop_lMemServerRequestWrapper_dut_pipes_stateDbg_PipeOut_first,
       portalTop_lMemServerRequestWrapper_dut_portalIfc_interrupt__read;

  // ports of submodule portalTop_lMemServer_reader_addrReqFifo
  wire [31 : 0] portalTop_lMemServer_reader_addrReqFifo_D_IN,
		portalTop_lMemServer_reader_addrReqFifo_D_OUT;
  wire portalTop_lMemServer_reader_addrReqFifo_CLR,
       portalTop_lMemServer_reader_addrReqFifo_DEQ,
       portalTop_lMemServer_reader_addrReqFifo_EMPTY_N,
       portalTop_lMemServer_reader_addrReqFifo_ENQ;

  // ports of submodule portalTop_lMemServer_reader_mmu_servers_0_tokFifo
  wire portalTop_lMemServer_reader_mmu_servers_0_tokFifo_CLR,
       portalTop_lMemServer_reader_mmu_servers_0_tokFifo_DEQ,
       portalTop_lMemServer_reader_mmu_servers_0_tokFifo_D_IN,
       portalTop_lMemServer_reader_mmu_servers_0_tokFifo_D_OUT,
       portalTop_lMemServer_reader_mmu_servers_0_tokFifo_EMPTY_N,
       portalTop_lMemServer_reader_mmu_servers_0_tokFifo_ENQ,
       portalTop_lMemServer_reader_mmu_servers_0_tokFifo_FULL_N;

  // ports of submodule portalTop_lMemServer_reader_readers_0_clientBurstLen
  wire [10 : 0] portalTop_lMemServer_reader_readers_0_clientBurstLen_D_IN,
		portalTop_lMemServer_reader_readers_0_clientBurstLen_D_OUT_1;
  wire [3 : 0] portalTop_lMemServer_reader_readers_0_clientBurstLen_ADDR_1,
	       portalTop_lMemServer_reader_readers_0_clientBurstLen_ADDR_2,
	       portalTop_lMemServer_reader_readers_0_clientBurstLen_ADDR_3,
	       portalTop_lMemServer_reader_readers_0_clientBurstLen_ADDR_4,
	       portalTop_lMemServer_reader_readers_0_clientBurstLen_ADDR_5,
	       portalTop_lMemServer_reader_readers_0_clientBurstLen_ADDR_IN;
  wire portalTop_lMemServer_reader_readers_0_clientBurstLen_WE;

  // ports of submodule portalTop_lMemServer_reader_readers_0_clientData_memory
  wire [70 : 0] portalTop_lMemServer_reader_readers_0_clientData_memory_DIA,
		portalTop_lMemServer_reader_readers_0_clientData_memory_DIB,
		portalTop_lMemServer_reader_readers_0_clientData_memory_DOA,
		portalTop_lMemServer_reader_readers_0_clientData_memory_DOB;
  wire [10 : 0] portalTop_lMemServer_reader_readers_0_clientData_memory_ADDRA,
		portalTop_lMemServer_reader_readers_0_clientData_memory_ADDRB;
  wire portalTop_lMemServer_reader_readers_0_clientData_memory_ENA,
       portalTop_lMemServer_reader_readers_0_clientData_memory_ENB,
       portalTop_lMemServer_reader_readers_0_clientData_memory_WEA,
       portalTop_lMemServer_reader_readers_0_clientData_memory_WEB;

  // ports of submodule portalTop_lMemServer_reader_readers_0_clientData_serverAdapterA_outDataCore
  wire [70 : 0] portalTop_lMemServer_reader_readers_0_clientData_serverAdapterA_outDataCore_D_IN;
  wire portalTop_lMemServer_reader_readers_0_clientData_serverAdapterA_outDataCore_CLR,
       portalTop_lMemServer_reader_readers_0_clientData_serverAdapterA_outDataCore_DEQ,
       portalTop_lMemServer_reader_readers_0_clientData_serverAdapterA_outDataCore_ENQ,
       portalTop_lMemServer_reader_readers_0_clientData_serverAdapterA_outDataCore_FULL_N;

  // ports of submodule portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_outDataCore
  wire [70 : 0] portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_outDataCore_D_IN,
		portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_outDataCore_D_OUT;
  wire portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_outDataCore_CLR,
       portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_outDataCore_DEQ,
       portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_outDataCore_EMPTY_N,
       portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_outDataCore_ENQ,
       portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_outDataCore_FULL_N;

  // ports of submodule portalTop_lMemServer_reader_readers_0_clientRequest
  wire [88 : 0] portalTop_lMemServer_reader_readers_0_clientRequest_D_IN,
		portalTop_lMemServer_reader_readers_0_clientRequest_D_OUT;
  wire portalTop_lMemServer_reader_readers_0_clientRequest_CLR,
       portalTop_lMemServer_reader_readers_0_clientRequest_DEQ,
       portalTop_lMemServer_reader_readers_0_clientRequest_EMPTY_N,
       portalTop_lMemServer_reader_readers_0_clientRequest_ENQ,
       portalTop_lMemServer_reader_readers_0_clientRequest_FULL_N;

  // ports of submodule portalTop_lMemServer_reader_readers_0_clientSelect
  wire [1 : 0] portalTop_lMemServer_reader_readers_0_clientSelect_D_IN,
	       portalTop_lMemServer_reader_readers_0_clientSelect_D_OUT;
  wire portalTop_lMemServer_reader_readers_0_clientSelect_CLR,
       portalTop_lMemServer_reader_readers_0_clientSelect_DEQ,
       portalTop_lMemServer_reader_readers_0_clientSelect_EMPTY_N,
       portalTop_lMemServer_reader_readers_0_clientSelect_ENQ,
       portalTop_lMemServer_reader_readers_0_clientSelect_FULL_N;

  // ports of submodule portalTop_lMemServer_reader_readers_0_dmaErrorFifo
  wire [34 : 0] portalTop_lMemServer_reader_readers_0_dmaErrorFifo_D_IN,
		portalTop_lMemServer_reader_readers_0_dmaErrorFifo_D_OUT;
  wire portalTop_lMemServer_reader_readers_0_dmaErrorFifo_CLR,
       portalTop_lMemServer_reader_readers_0_dmaErrorFifo_DEQ,
       portalTop_lMemServer_reader_readers_0_dmaErrorFifo_EMPTY_N,
       portalTop_lMemServer_reader_readers_0_dmaErrorFifo_ENQ,
       portalTop_lMemServer_reader_readers_0_dmaErrorFifo_FULL_N;

  // ports of submodule portalTop_lMemServer_reader_readers_0_serverData
  wire [70 : 0] portalTop_lMemServer_reader_readers_0_serverData_D_IN,
		portalTop_lMemServer_reader_readers_0_serverData_D_OUT;
  wire portalTop_lMemServer_reader_readers_0_serverData_CLR,
       portalTop_lMemServer_reader_readers_0_serverData_DEQ,
       portalTop_lMemServer_reader_readers_0_serverData_EMPTY_N,
       portalTop_lMemServer_reader_readers_0_serverData_ENQ,
       portalTop_lMemServer_reader_readers_0_serverData_FULL_N;

  // ports of submodule portalTop_lMemServer_reader_readers_0_serverProcessing_memory
  wire [23 : 0] portalTop_lMemServer_reader_readers_0_serverProcessing_memory_DIA,
		portalTop_lMemServer_reader_readers_0_serverProcessing_memory_DIB,
		portalTop_lMemServer_reader_readers_0_serverProcessing_memory_DOA,
		portalTop_lMemServer_reader_readers_0_serverProcessing_memory_DOB;
  wire [3 : 0] portalTop_lMemServer_reader_readers_0_serverProcessing_memory_ADDRA,
	       portalTop_lMemServer_reader_readers_0_serverProcessing_memory_ADDRB;
  wire portalTop_lMemServer_reader_readers_0_serverProcessing_memory_ENA,
       portalTop_lMemServer_reader_readers_0_serverProcessing_memory_ENB,
       portalTop_lMemServer_reader_readers_0_serverProcessing_memory_WEA,
       portalTop_lMemServer_reader_readers_0_serverProcessing_memory_WEB;

  // ports of submodule portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_outDataCore
  wire [23 : 0] portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_outDataCore_D_IN,
		portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_outDataCore_D_OUT;
  wire portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_outDataCore_CLR,
       portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_outDataCore_DEQ,
       portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_outDataCore_EMPTY_N,
       portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_outDataCore_ENQ,
       portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_outDataCore_FULL_N;

  // ports of submodule portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_outDataCore
  wire [23 : 0] portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_outDataCore_D_IN,
		portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_outDataCore_D_OUT;
  wire portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_outDataCore_CLR,
       portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_outDataCore_DEQ,
       portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_outDataCore_EMPTY_N,
       portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_outDataCore_ENQ,
       portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_outDataCore_FULL_N;

  // ports of submodule portalTop_lMemServer_reader_readers_0_serverRequest
  wire [134 : 0] portalTop_lMemServer_reader_readers_0_serverRequest_D_IN,
		 portalTop_lMemServer_reader_readers_0_serverRequest_D_OUT;
  wire portalTop_lMemServer_reader_readers_0_serverRequest_CLR,
       portalTop_lMemServer_reader_readers_0_serverRequest_DEQ,
       portalTop_lMemServer_reader_readers_0_serverRequest_EMPTY_N,
       portalTop_lMemServer_reader_readers_0_serverRequest_ENQ,
       portalTop_lMemServer_reader_readers_0_serverRequest_FULL_N;

  // ports of submodule portalTop_lMemServer_reader_readers_0_serverTag
  wire [3 : 0] portalTop_lMemServer_reader_readers_0_serverTag_D_IN,
	       portalTop_lMemServer_reader_readers_0_serverTag_D_OUT;
  wire portalTop_lMemServer_reader_readers_0_serverTag_CLR,
       portalTop_lMemServer_reader_readers_0_serverTag_DEQ,
       portalTop_lMemServer_reader_readers_0_serverTag_EMPTY_N,
       portalTop_lMemServer_reader_readers_0_serverTag_ENQ,
       portalTop_lMemServer_reader_readers_0_serverTag_FULL_N;

  // ports of submodule portalTop_lMemServer_reader_readers_0_tag_gen_comp_fifo
  wire [3 : 0] portalTop_lMemServer_reader_readers_0_tag_gen_comp_fifo_D_IN,
	       portalTop_lMemServer_reader_readers_0_tag_gen_comp_fifo_D_OUT;
  wire portalTop_lMemServer_reader_readers_0_tag_gen_comp_fifo_CLR,
       portalTop_lMemServer_reader_readers_0_tag_gen_comp_fifo_DEQ,
       portalTop_lMemServer_reader_readers_0_tag_gen_comp_fifo_EMPTY_N,
       portalTop_lMemServer_reader_readers_0_tag_gen_comp_fifo_ENQ,
       portalTop_lMemServer_reader_readers_0_tag_gen_comp_fifo_FULL_N;

  // ports of submodule portalTop_lMemServer_reader_readers_0_tag_gen_retFifo
  wire [3 : 0] portalTop_lMemServer_reader_readers_0_tag_gen_retFifo_D_IN,
	       portalTop_lMemServer_reader_readers_0_tag_gen_retFifo_D_OUT;
  wire portalTop_lMemServer_reader_readers_0_tag_gen_retFifo_CLR,
       portalTop_lMemServer_reader_readers_0_tag_gen_retFifo_DEQ,
       portalTop_lMemServer_reader_readers_0_tag_gen_retFifo_EMPTY_N,
       portalTop_lMemServer_reader_readers_0_tag_gen_retFifo_ENQ,
       portalTop_lMemServer_reader_readers_0_tag_gen_retFifo_FULL_N;

  // ports of submodule portalTop_lMemServer_reader_readers_0_tag_gen_tagFifo
  wire [3 : 0] portalTop_lMemServer_reader_readers_0_tag_gen_tagFifo_D_IN,
	       portalTop_lMemServer_reader_readers_0_tag_gen_tagFifo_D_OUT;
  wire portalTop_lMemServer_reader_readers_0_tag_gen_tagFifo_CLR,
       portalTop_lMemServer_reader_readers_0_tag_gen_tagFifo_DEQ,
       portalTop_lMemServer_reader_readers_0_tag_gen_tagFifo_EMPTY_N,
       portalTop_lMemServer_reader_readers_0_tag_gen_tagFifo_ENQ,
       portalTop_lMemServer_reader_readers_0_tag_gen_tagFifo_FULL_N;

  // ports of submodule portalTop_lMemServer_writer_addrReqFifo
  wire [31 : 0] portalTop_lMemServer_writer_addrReqFifo_D_IN,
		portalTop_lMemServer_writer_addrReqFifo_D_OUT;
  wire portalTop_lMemServer_writer_addrReqFifo_CLR,
       portalTop_lMemServer_writer_addrReqFifo_DEQ,
       portalTop_lMemServer_writer_addrReqFifo_EMPTY_N,
       portalTop_lMemServer_writer_addrReqFifo_ENQ,
       portalTop_lMemServer_writer_addrReqFifo_FULL_N;

  // ports of submodule portalTop_lMemServer_writer_mmu_servers_0_tokFifo
  wire portalTop_lMemServer_writer_mmu_servers_0_tokFifo_CLR,
       portalTop_lMemServer_writer_mmu_servers_0_tokFifo_DEQ,
       portalTop_lMemServer_writer_mmu_servers_0_tokFifo_D_IN,
       portalTop_lMemServer_writer_mmu_servers_0_tokFifo_D_OUT,
       portalTop_lMemServer_writer_mmu_servers_0_tokFifo_EMPTY_N,
       portalTop_lMemServer_writer_mmu_servers_0_tokFifo_ENQ,
       portalTop_lMemServer_writer_mmu_servers_0_tokFifo_FULL_N;

  // ports of submodule portalTop_lMemServer_writer_writers_0_clientRequest
  wire [88 : 0] portalTop_lMemServer_writer_writers_0_clientRequest_D_IN,
		portalTop_lMemServer_writer_writers_0_clientRequest_D_OUT;
  wire portalTop_lMemServer_writer_writers_0_clientRequest_CLR,
       portalTop_lMemServer_writer_writers_0_clientRequest_DEQ,
       portalTop_lMemServer_writer_writers_0_clientRequest_EMPTY_N,
       portalTop_lMemServer_writer_writers_0_clientRequest_ENQ,
       portalTop_lMemServer_writer_writers_0_clientRequest_FULL_N;

  // ports of submodule portalTop_lMemServer_writer_writers_0_clientResponse
  wire [6 : 0] portalTop_lMemServer_writer_writers_0_clientResponse_D_IN,
	       portalTop_lMemServer_writer_writers_0_clientResponse_D_OUT;
  wire portalTop_lMemServer_writer_writers_0_clientResponse_CLR,
       portalTop_lMemServer_writer_writers_0_clientResponse_DEQ,
       portalTop_lMemServer_writer_writers_0_clientResponse_EMPTY_N,
       portalTop_lMemServer_writer_writers_0_clientResponse_ENQ,
       portalTop_lMemServer_writer_writers_0_clientResponse_FULL_N;

  // ports of submodule portalTop_lMemServer_writer_writers_0_clientWriteData_0
  wire [70 : 0] portalTop_lMemServer_writer_writers_0_clientWriteData_0_D_IN,
		portalTop_lMemServer_writer_writers_0_clientWriteData_0_D_OUT;
  wire portalTop_lMemServer_writer_writers_0_clientWriteData_0_CLR,
       portalTop_lMemServer_writer_writers_0_clientWriteData_0_DEQ,
       portalTop_lMemServer_writer_writers_0_clientWriteData_0_EMPTY_N,
       portalTop_lMemServer_writer_writers_0_clientWriteData_0_ENQ,
       portalTop_lMemServer_writer_writers_0_clientWriteData_0_FULL_N;

  // ports of submodule portalTop_lMemServer_writer_writers_0_clientWriteData_1
  wire [70 : 0] portalTop_lMemServer_writer_writers_0_clientWriteData_1_D_IN,
		portalTop_lMemServer_writer_writers_0_clientWriteData_1_D_OUT;
  wire portalTop_lMemServer_writer_writers_0_clientWriteData_1_CLR,
       portalTop_lMemServer_writer_writers_0_clientWriteData_1_DEQ,
       portalTop_lMemServer_writer_writers_0_clientWriteData_1_EMPTY_N,
       portalTop_lMemServer_writer_writers_0_clientWriteData_1_ENQ,
       portalTop_lMemServer_writer_writers_0_clientWriteData_1_FULL_N;

  // ports of submodule portalTop_lMemServer_writer_writers_0_dmaErrorFifo
  wire [34 : 0] portalTop_lMemServer_writer_writers_0_dmaErrorFifo_D_IN,
		portalTop_lMemServer_writer_writers_0_dmaErrorFifo_D_OUT;
  wire portalTop_lMemServer_writer_writers_0_dmaErrorFifo_CLR,
       portalTop_lMemServer_writer_writers_0_dmaErrorFifo_DEQ,
       portalTop_lMemServer_writer_writers_0_dmaErrorFifo_EMPTY_N,
       portalTop_lMemServer_writer_writers_0_dmaErrorFifo_ENQ,
       portalTop_lMemServer_writer_writers_0_dmaErrorFifo_FULL_N;

  // ports of submodule portalTop_lMemServer_writer_writers_0_memDataFifo
  wire [70 : 0] portalTop_lMemServer_writer_writers_0_memDataFifo_D_IN,
		portalTop_lMemServer_writer_writers_0_memDataFifo_D_OUT;
  wire portalTop_lMemServer_writer_writers_0_memDataFifo_CLR,
       portalTop_lMemServer_writer_writers_0_memDataFifo_DEQ,
       portalTop_lMemServer_writer_writers_0_memDataFifo_EMPTY_N,
       portalTop_lMemServer_writer_writers_0_memDataFifo_ENQ,
       portalTop_lMemServer_writer_writers_0_memDataFifo_FULL_N;

  // ports of submodule portalTop_lMemServer_writer_writers_0_respFifos_memory
  wire [6 : 0] portalTop_lMemServer_writer_writers_0_respFifos_memory_DIA,
	       portalTop_lMemServer_writer_writers_0_respFifos_memory_DIB,
	       portalTop_lMemServer_writer_writers_0_respFifos_memory_DOA,
	       portalTop_lMemServer_writer_writers_0_respFifos_memory_DOB;
  wire [3 : 0] portalTop_lMemServer_writer_writers_0_respFifos_memory_ADDRA,
	       portalTop_lMemServer_writer_writers_0_respFifos_memory_ADDRB;
  wire portalTop_lMemServer_writer_writers_0_respFifos_memory_ENA,
       portalTop_lMemServer_writer_writers_0_respFifos_memory_ENB,
       portalTop_lMemServer_writer_writers_0_respFifos_memory_WEA,
       portalTop_lMemServer_writer_writers_0_respFifos_memory_WEB;

  // ports of submodule portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterA_outDataCore
  wire [6 : 0] portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterA_outDataCore_D_IN;
  wire portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterA_outDataCore_CLR,
       portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterA_outDataCore_DEQ,
       portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterA_outDataCore_ENQ,
       portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterA_outDataCore_FULL_N;

  // ports of submodule portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterB_outDataCore
  wire [6 : 0] portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterB_outDataCore_D_IN,
	       portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterB_outDataCore_D_OUT;
  wire portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterB_outDataCore_CLR,
       portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterB_outDataCore_DEQ,
       portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterB_outDataCore_EMPTY_N,
       portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterB_outDataCore_ENQ,
       portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterB_outDataCore_FULL_N;

  // ports of submodule portalTop_lMemServer_writer_writers_0_serverProcessing
  wire [23 : 0] portalTop_lMemServer_writer_writers_0_serverProcessing_D_IN,
		portalTop_lMemServer_writer_writers_0_serverProcessing_D_OUT;
  wire portalTop_lMemServer_writer_writers_0_serverProcessing_CLR,
       portalTop_lMemServer_writer_writers_0_serverProcessing_DEQ,
       portalTop_lMemServer_writer_writers_0_serverProcessing_EMPTY_N,
       portalTop_lMemServer_writer_writers_0_serverProcessing_ENQ,
       portalTop_lMemServer_writer_writers_0_serverProcessing_FULL_N;

  // ports of submodule portalTop_lMemServer_writer_writers_0_serverRequest
  wire [134 : 0] portalTop_lMemServer_writer_writers_0_serverRequest_D_IN,
		 portalTop_lMemServer_writer_writers_0_serverRequest_D_OUT;
  wire portalTop_lMemServer_writer_writers_0_serverRequest_CLR,
       portalTop_lMemServer_writer_writers_0_serverRequest_DEQ,
       portalTop_lMemServer_writer_writers_0_serverRequest_EMPTY_N,
       portalTop_lMemServer_writer_writers_0_serverRequest_ENQ,
       portalTop_lMemServer_writer_writers_0_serverRequest_FULL_N;

  // ports of submodule portalTop_lMemServer_writer_writers_0_tag_gen_comp_fifo
  wire [3 : 0] portalTop_lMemServer_writer_writers_0_tag_gen_comp_fifo_D_IN,
	       portalTop_lMemServer_writer_writers_0_tag_gen_comp_fifo_D_OUT;
  wire portalTop_lMemServer_writer_writers_0_tag_gen_comp_fifo_CLR,
       portalTop_lMemServer_writer_writers_0_tag_gen_comp_fifo_DEQ,
       portalTop_lMemServer_writer_writers_0_tag_gen_comp_fifo_EMPTY_N,
       portalTop_lMemServer_writer_writers_0_tag_gen_comp_fifo_ENQ,
       portalTop_lMemServer_writer_writers_0_tag_gen_comp_fifo_FULL_N;

  // ports of submodule portalTop_lMemServer_writer_writers_0_tag_gen_retFifo
  wire [3 : 0] portalTop_lMemServer_writer_writers_0_tag_gen_retFifo_D_IN,
	       portalTop_lMemServer_writer_writers_0_tag_gen_retFifo_D_OUT;
  wire portalTop_lMemServer_writer_writers_0_tag_gen_retFifo_CLR,
       portalTop_lMemServer_writer_writers_0_tag_gen_retFifo_DEQ,
       portalTop_lMemServer_writer_writers_0_tag_gen_retFifo_EMPTY_N,
       portalTop_lMemServer_writer_writers_0_tag_gen_retFifo_ENQ,
       portalTop_lMemServer_writer_writers_0_tag_gen_retFifo_FULL_N;

  // ports of submodule portalTop_lMemServer_writer_writers_0_tag_gen_tagFifo
  wire [3 : 0] portalTop_lMemServer_writer_writers_0_tag_gen_tagFifo_D_IN,
	       portalTop_lMemServer_writer_writers_0_tag_gen_tagFifo_D_OUT;
  wire portalTop_lMemServer_writer_writers_0_tag_gen_tagFifo_CLR,
       portalTop_lMemServer_writer_writers_0_tag_gen_tagFifo_DEQ,
       portalTop_lMemServer_writer_writers_0_tag_gen_tagFifo_EMPTY_N,
       portalTop_lMemServer_writer_writers_0_tag_gen_tagFifo_ENQ,
       portalTop_lMemServer_writer_writers_0_tag_gen_tagFifo_FULL_N;

  // ports of submodule tile_0
  wire [87 : 0] tile_0_readers_0_readReq_get,
		tile_0_readers_1_readReq_get,
		tile_0_writers_0_writeReq_get,
		tile_0_writers_1_writeReq_get;
  wire [70 : 0] tile_0_readers_0_readData_put,
		tile_0_readers_1_readData_put,
		tile_0_writers_0_writeData_get,
		tile_0_writers_1_writeData_get;
  wire [38 : 0] tile_0_slave_read_server_readData_get,
		tile_0_slave_write_server_writeData_put;
  wire [33 : 0] tile_0_slave_read_server_readReq_put,
		tile_0_slave_write_server_writeReq_put;
  wire [5 : 0] tile_0_slave_write_server_writeDone_get,
	       tile_0_writers_0_writeDone_put,
	       tile_0_writers_1_writeDone_put;
  wire tile_0_EN_readers_0_readData_put,
       tile_0_EN_readers_0_readReq_get,
       tile_0_EN_readers_1_readData_put,
       tile_0_EN_readers_1_readReq_get,
       tile_0_EN_slave_read_server_readData_get,
       tile_0_EN_slave_read_server_readReq_put,
       tile_0_EN_slave_write_server_writeData_put,
       tile_0_EN_slave_write_server_writeDone_get,
       tile_0_EN_slave_write_server_writeReq_put,
       tile_0_EN_writers_0_writeData_get,
       tile_0_EN_writers_0_writeDone_put,
       tile_0_EN_writers_0_writeReq_get,
       tile_0_EN_writers_1_writeData_get,
       tile_0_EN_writers_1_writeDone_put,
       tile_0_EN_writers_1_writeReq_get,
       tile_0_RDY_readers_0_readData_put,
       tile_0_RDY_readers_0_readReq_get,
       tile_0_RDY_readers_1_readData_put,
       tile_0_RDY_readers_1_readReq_get,
       tile_0_RDY_slave_read_server_readData_get,
       tile_0_RDY_slave_read_server_readReq_put,
       tile_0_RDY_slave_write_server_writeData_put,
       tile_0_RDY_slave_write_server_writeDone_get,
       tile_0_RDY_slave_write_server_writeReq_put,
       tile_0_RDY_writers_0_writeData_get,
       tile_0_RDY_writers_0_writeDone_put,
       tile_0_RDY_writers_0_writeReq_get,
       tile_0_RDY_writers_1_writeData_get,
       tile_0_RDY_writers_1_writeDone_put,
       tile_0_RDY_writers_1_writeReq_get,
       tile_0_interrupt_0__read,
       tile_0_interrupt_10__read,
       tile_0_interrupt_11__read,
       tile_0_interrupt_12__read,
       tile_0_interrupt_13__read,
       tile_0_interrupt_14__read,
       tile_0_interrupt_15__read,
       tile_0_interrupt_1__read,
       tile_0_interrupt_2__read,
       tile_0_interrupt_3__read,
       tile_0_interrupt_4__read,
       tile_0_interrupt_5__read,
       tile_0_interrupt_6__read,
       tile_0_interrupt_7__read,
       tile_0_interrupt_8__read,
       tile_0_interrupt_9__read;

  // rule scheduling signals
  wire CAN_FIRE_RL_portalTop_lMemServerRequestWrapper_handle_addrTrans_request,
       CAN_FIRE_RL_portalTop_lMemServer_reader_readers_0_checkMmuResp,
       CAN_FIRE_RL_portalTop_lMemServer_reader_readers_0_read_data,
       CAN_FIRE_RL_portalTop_lMemServer_writer_writers_0_checkMmuResp,
       CAN_FIRE_RL_portalTop_lMemServer_writer_writers_0_dmaError,
       WILL_FIRE_RL_csw_2_mkConnectionGetPut,
       WILL_FIRE_RL_csw_3_mkConnectionGetPut,
       WILL_FIRE_RL_mkConnectionGetPut,
       WILL_FIRE_RL_portalTop_ctrl_mux_read_data_funnel_funnel,
       WILL_FIRE_RL_portalTop_ctrl_mux_req_ar,
       WILL_FIRE_RL_portalTop_ctrl_mux_req_aw,
       WILL_FIRE_RL_portalTop_ctrl_mux_writeDataPipes_0_connect,
       WILL_FIRE_RL_portalTop_ctrl_mux_write_done_rule,
       WILL_FIRE_RL_portalTop_framework_ctrl_mux_rv_req_ar,
       WILL_FIRE_RL_portalTop_framework_ctrl_mux_rv_req_aw,
       WILL_FIRE_RL_portalTop_framework_ctrl_mux_rv_write_done_rule,
       WILL_FIRE_RL_portalTop_lMemServerRequestWrapper_handle_addrTrans_request,
       WILL_FIRE_RL_portalTop_lMemServerRequestWrapper_handle_memoryTraffic_request,
       WILL_FIRE_RL_portalTop_lMemServerRequestWrapper_handle_setTileState_request,
       WILL_FIRE_RL_portalTop_lMemServerRequestWrapper_handle_stateDbg_request,
       WILL_FIRE_RL_portalTop_lMemServer_0_mr_request,
       WILL_FIRE_RL_portalTop_lMemServer_0_mr_response,
       WILL_FIRE_RL_portalTop_lMemServer_1_0_mw_request,
       WILL_FIRE_RL_portalTop_lMemServer_1_1_mw_request,
       WILL_FIRE_RL_portalTop_lMemServer_1_mr_request,
       WILL_FIRE_RL_portalTop_lMemServer_1_mr_response,
       WILL_FIRE_RL_portalTop_lMemServer_reader_dbgFSM_action_f_init_l157c7,
       WILL_FIRE_RL_portalTop_lMemServer_reader_dbgFSM_action_l158c10,
       WILL_FIRE_RL_portalTop_lMemServer_reader_dbgFSM_fsm_start,
       WILL_FIRE_RL_portalTop_lMemServer_reader_dbgFSM_idle_l157c7,
       WILL_FIRE_RL_portalTop_lMemServer_reader_dbgFSM_idle_l157c7_1,
       WILL_FIRE_RL_portalTop_lMemServer_reader_mmuEntry,
       WILL_FIRE_RL_portalTop_lMemServer_reader_readers_0_burst_remainder,
       WILL_FIRE_RL_portalTop_lMemServer_reader_readers_0_checkMmuResp,
       WILL_FIRE_RL_portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_outData_enqAndDeq,
       WILL_FIRE_RL_portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_outData_setFirstEnq,
       WILL_FIRE_RL_portalTop_lMemServer_reader_readers_0_complete_burst1a,
       WILL_FIRE_RL_portalTop_lMemServer_reader_readers_0_dmaError,
       WILL_FIRE_RL_portalTop_lMemServer_reader_readers_0_read_data,
       WILL_FIRE_RL_portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_outData_enqAndDeq,
       WILL_FIRE_RL_portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_outData_setFirstEnq,
       WILL_FIRE_RL_portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_stageReadResponseAlways,
       WILL_FIRE_RL_portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_outData_enqAndDeq,
       WILL_FIRE_RL_portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_outData_setFirstEnq,
       WILL_FIRE_RL_portalTop_lMemServer_reader_readers_0_tag_completed,
       WILL_FIRE_RL_portalTop_lMemServer_reader_readers_0_tag_gen_complete_rule1,
       WILL_FIRE_RL_portalTop_lMemServer_reader_trafficFSM_action_l167c20,
       WILL_FIRE_RL_portalTop_lMemServer_reader_trafficFSM_action_l169c10,
       WILL_FIRE_RL_portalTop_lMemServer_reader_trafficFSM_action_l173c17,
       WILL_FIRE_RL_portalTop_lMemServer_reader_trafficFSM_fsm_start,
       WILL_FIRE_RL_portalTop_lMemServer_reader_trafficFSM_idle_l166c4,
       WILL_FIRE_RL_portalTop_lMemServer_writer_dbgFSM_action_f_init_l241c7,
       WILL_FIRE_RL_portalTop_lMemServer_writer_dbgFSM_action_l242c10,
       WILL_FIRE_RL_portalTop_lMemServer_writer_dbgFSM_fsm_start,
       WILL_FIRE_RL_portalTop_lMemServer_writer_dbgFSM_idle_l241c7,
       WILL_FIRE_RL_portalTop_lMemServer_writer_dbgFSM_idle_l241c7_1,
       WILL_FIRE_RL_portalTop_lMemServer_writer_mmuEntry,
       WILL_FIRE_RL_portalTop_lMemServer_writer_trafficFSM_action_l251c20,
       WILL_FIRE_RL_portalTop_lMemServer_writer_trafficFSM_action_l253c10,
       WILL_FIRE_RL_portalTop_lMemServer_writer_trafficFSM_action_l257c17,
       WILL_FIRE_RL_portalTop_lMemServer_writer_trafficFSM_fsm_start,
       WILL_FIRE_RL_portalTop_lMemServer_writer_trafficFSM_idle_l250c4,
       WILL_FIRE_RL_portalTop_lMemServer_writer_writers_0_checkMmuResp,
       WILL_FIRE_RL_portalTop_lMemServer_writer_writers_0_memdata,
       WILL_FIRE_RL_portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterB_outData_enqAndDeq,
       WILL_FIRE_RL_portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterB_outData_setFirstEnq,
       WILL_FIRE_RL_portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterB_stageReadResponseAlways,
       WILL_FIRE_RL_portalTop_lMemServer_writer_writers_0_tag_gen_complete_rule1;

  // inputs to muxes for submodule ports
  wire [88 : 0] MUX_portalTop_lMemServer_reader_readers_0_clientRequest_enq_1__VAL_1,
		MUX_portalTop_lMemServer_reader_readers_0_clientRequest_enq_1__VAL_2,
		MUX_portalTop_lMemServer_writer_writers_0_clientRequest_enq_1__VAL_1,
		MUX_portalTop_lMemServer_writer_writers_0_clientRequest_enq_1__VAL_2;
  wire [63 : 0] MUX_portalTop_lMemServerIndicationProxy_rv_ifc_addrResponse_1__VAL_1,
		MUX_portalTop_lMemServerIndicationProxy_rv_ifc_addrResponse_1__VAL_2,
		MUX_portalTop_lMemServer_reader_trafficAccum_write_1__VAL_1,
		MUX_portalTop_lMemServer_writer_trafficAccum_write_1__VAL_1;
  wire [44 : 0] MUX_portalTop_lMMU_mmu_addr_1_request_put_1__VAL_1;
  wire [34 : 0] MUX_portalTop_lMemServer_reader_readers_0_dmaErrorFifo_enq_1__VAL_1,
		MUX_portalTop_lMemServer_reader_readers_0_dmaErrorFifo_enq_1__VAL_2,
		MUX_portalTop_lMemServer_writer_writers_0_dmaErrorFifo_enq_1__VAL_1,
		MUX_portalTop_lMemServer_writer_writers_0_dmaErrorFifo_enq_1__VAL_2;
  wire [31 : 0] MUX_portalTop_lMemServerIndicationProxy_rv_ifc_error_1__VAL_1,
		MUX_portalTop_lMemServerIndicationProxy_rv_ifc_error_1__VAL_2;
  wire [23 : 0] MUX_portalTop_lMemServer_reader_readers_0_serverProcessing_memory_b_put_3__VAL_2;
  wire [15 : 0] MUX_portalTop_lMemServer_reader_readers_0_tag_gen_comp_state_write_1__VAL_1,
		MUX_portalTop_lMemServer_reader_readers_0_tag_gen_comp_state_write_1__VAL_2,
		MUX_portalTop_lMemServer_writer_writers_0_tag_gen_comp_state_write_1__VAL_1,
		MUX_portalTop_lMemServer_writer_writers_0_tag_gen_comp_state_write_1__VAL_2;
  wire [10 : 0] MUX_portalTop_lMemServer_reader_readers_0_clientBurstLen_upd_2__VAL_1,
		MUX_portalTop_lMemServer_reader_readers_0_clientBurstLen_upd_2__VAL_2,
		MUX_portalTop_lMemServer_reader_readers_0_clientData_memory_b_put_2__VAL_1,
		MUX_portalTop_lMemServer_reader_readers_0_clientData_memory_b_put_2__VAL_2;
  wire [9 : 0] MUX_portalTop_lMemServer_reader_readers_0_compCountReg_write_1__VAL_1,
	       MUX_portalTop_lMemServer_reader_readers_0_compCountReg_write_1__VAL_2;
  wire [7 : 0] MUX_portalTop_lMemServer_reader_dbgPtr_write_1__VAL_1,
	       MUX_portalTop_lMemServer_reader_trafficPtr_write_1__VAL_1,
	       MUX_portalTop_lMemServer_writer_dbgPtr_write_1__VAL_1,
	       MUX_portalTop_lMemServer_writer_trafficPtr_write_1__VAL_1;
  wire [1 : 0] MUX_portalTop_lMemServer_reader_readers_0_clientSelect_enq_1__VAL_1,
	       MUX_portalTop_lMemServer_reader_readers_0_clientSelect_enq_1__VAL_2;
  wire MUX_portalTop_framework_ctrl_mux_rv_lastWriteDataSeen_write_1__SEL_1,
       MUX_portalTop_lMMU_mmu_addr_0_request_put_1__SEL_1,
       MUX_portalTop_lMMU_mmu_addr_1_request_put_1__SEL_1,
       MUX_portalTop_lMMU_mmu_addr_1_request_put_1__SEL_2,
       MUX_portalTop_lMMU_mmu_addr_1_request_put_1__SEL_3,
       MUX_portalTop_lMemServerIndicationProxy_rv_ifc_error_1__SEL_2,
       MUX_portalTop_lMemServer_reader_dbgFSM_start_reg_write_1__SEL_1,
       MUX_portalTop_lMemServer_reader_dbgFSM_state_mkFSMstate_write_1__SEL_1,
       MUX_portalTop_lMemServer_reader_readers_0_clientData_memory_b_put_1__SEL_1,
       MUX_portalTop_lMemServer_reader_readers_0_clientData_memory_b_put_1__SEL_2,
       MUX_portalTop_lMemServer_reader_readers_0_dmaErrorFifo_enq_1__SEL_1,
       MUX_portalTop_lMemServer_reader_readers_0_tag_gen_comp_state_write_1__SEL_1,
       MUX_portalTop_lMemServer_reader_trafficFSM_start_reg_write_1__SEL_1,
       MUX_portalTop_lMemServer_writer_dbgFSM_start_reg_write_1__SEL_1,
       MUX_portalTop_lMemServer_writer_dbgFSM_state_mkFSMstate_write_1__SEL_1,
       MUX_portalTop_lMemServer_writer_trafficFSM_start_reg_write_1__SEL_1,
       MUX_portalTop_lMemServer_writer_writers_0_dmaErrorFifo_enq_1__SEL_1,
       MUX_portalTop_lMemServer_writer_writers_0_tag_gen_comp_state_write_1__SEL_1;

  // remaining internal signals
  reg [63 : 0] CASE_portalTop_lMemServer_writer_writers_0_ser_ETC__q1;
  reg [31 : 0] SEL_ARR_host_pcieHostTop_pciehost_msixEntry_0__ETC___d1770,
	       SEL_ARR_host_pcieHostTop_pciehost_msixEntry_0__ETC___d1788,
	       x__h109348;
  reg CASE_portalTop_ctrl_mux_rsD_OUT_0_portalTop_f_ETC__q4,
      CASE_portalTop_ctrl_mux_wsD_OUT_0_portalTop_f_ETC__q3,
      CASE_portalTop_ctrl_mux_wsD_OUT_0_portalTop_f_ETC__q5,
      CASE_portalTop_framework_ctrl_mux_rv_rs_first__ETC___d1428,
      CASE_portalTop_framework_ctrl_mux_rv_ws_first__ETC___d1413,
      CASE_portalTop_framework_ctrl_mux_rv_ws_first__ETC___d1441,
      CASE_portalTop_lMemServer_writer_writers_0_ser_ETC__q2,
      SEL_ARR_NOT_portalTop_lMemServer_reader_reader_ETC___d1048,
      SEL_ARR_NOT_portalTop_lMemServer_reader_reader_ETC___d1085,
      SEL_ARR_NOT_portalTop_lMemServer_reader_reader_ETC___d443,
      SEL_ARR_NOT_portalTop_lMemServer_reader_reader_ETC___d463,
      SEL_ARR_NOT_portalTop_lMemServer_writer_writer_ETC___d1129,
      SEL_ARR_NOT_portalTop_lMemServer_writer_writer_ETC___d1168,
      SEL_ARR_NOT_portalTop_lMemServer_writer_writer_ETC___d828;
  wire [63 : 0] v__h44098, v__h80586, x__h108526, x_data__h52580;
  wire [39 : 0] off__h85922,
		physAddr__h14589,
		physAddr__h51279,
		physAddr__h52914,
		x__h16430;
  wire [38 : 0] IF_NOT_portalTop_framework_ctrl_mux_rv_readDat_ETC___d1338,
		IF_portalTop_framework_ctrl_mux_rv_readDataPip_ETC___d1339;
  wire [15 : 0] t__h13229,
		t__h50219,
		x__h13099,
		x__h13256,
		x__h50089,
		x__h50246,
		y__h13119,
		y__h50109;
  wire [9 : 0] burstLen__h52409,
	       cnt__h15503,
	       x__h14683,
	       x__h15241,
	       y_avValue_snd__h52400;
  wire [5 : 0] x_rename_tag__h14713,
	       x_rename_tag__h51349,
	       y_avValue_tag__h81829,
	       y_avValue_tag__h82692,
	       y_avValue_tag__h83613,
	       y_avValue_tag__h84440;
  wire [4 : 0] portalTop_lMemServer_reader_readers_0_tag_gen__ETC___d318,
	       portalTop_lMemServer_writer_writers_0_tag_gen__ETC___d743;
  wire [2 : 0] portalTop_lMemServer_reader_readers_0_clientDa_ETC___d276,
	       portalTop_lMemServer_reader_readers_0_serverPr_ETC___d146,
	       portalTop_lMemServer_reader_readers_0_serverPr_ETC___d81,
	       portalTop_lMemServer_writer_writers_0_respFifo_ETC___d707;
  wire [1 : 0] x__h82018, x__h82824, x__h83803, x__h84573;
  wire IF_portalTop_lMemServerRequestWrapper_dut_pipe_ETC___d1267,
       IF_portalTop_lMemServerRequestWrapper_dut_pipe_ETC___d1278,
       IF_portalTop_lMemServer_writer_writers_0_first_ETC___d860,
       NOT_SEL_ARR_NOT_portalTop_lMemServer_writer_wr_ETC___d839,
       NOT_portalTop_framework_ctrl_mux_rv_readDataPi_ETC___d1331,
       NOT_portalTop_lMMUIndicationProxy_rv_portalIfc_ETC___d1715,
       NOT_tile_0_interrupt_0__read__654_655_AND_NOT__ETC___d1676,
       NOT_tile_0_interrupt_0__read__654_655_AND_NOT__ETC___d1716,
       NOT_tile_0_interrupt_8__read__677_678_AND_NOT__ETC___d1699,
       portalTop_ctrl_mux_rs_i_notEmpty__539_AND_CASE_ETC___d1546,
       portalTop_ctrl_mux_ws_i_notEmpty__520_AND_CASE_ETC___d1527,
       portalTop_framework_ctrl_mux_rv_readDataPipes__ETC___d1325,
       portalTop_lMMUIndicationProxy_rv_portalIfc_int_ETC___d1740,
       portalTop_lMemServer_reader_dbgFSM_abort_whas__ETC___d550,
       portalTop_lMemServer_reader_readers_0_clientDa_ETC___d403,
       portalTop_lMemServer_reader_readers_0_clientRe_ETC___d1024,
       portalTop_lMemServer_reader_readers_0_serverPr_ETC___d423,
       portalTop_lMemServer_reader_readers_0_serverTa_ETC___d449,
       portalTop_lMemServer_reader_readers_0_tag_gen__ETC___d323,
       portalTop_lMemServer_reader_trafficFSM_abort_w_ETC___d614,
       portalTop_lMemServer_writer_dbgFSM_abort_whas__ETC___d952,
       portalTop_lMemServer_writer_trafficFSM_abort_w_ETC___d1014,
       portalTop_lMemServer_writer_writers_0_clientRe_ETC___d1105,
       portalTop_lMemServer_writer_writers_0_tag_gen__ETC___d748,
       tile_0_interrupt_0__read__654_OR_tile_0_interr_ETC___d1728,
       tile_0_interrupt_0__read__654_OR_tile_0_interr_ETC___d1741,
       tile_0_interrupt_8__read__677_OR_tile_0_interr_ETC___d1735,
       tile_0_readers_0_readReq_get_026_BITS_71_TO_56_ETC___d1028,
       tile_0_readers_1_readReq_get_072_BITS_71_TO_56_ETC___d1074,
       tile_0_writers_0_writeReq_get_107_BITS_71_TO_5_ETC___d1109,
       tile_0_writers_1_writeReq_get_155_BITS_71_TO_5_ETC___d1157;

  // value method pcie_txn
  assign PCIE_txn = host_pcieHostTop_ep7_pcie_txn ;

  // value method pcie_txp
  assign PCIE_txp = host_pcieHostTop_ep7_pcie_txp ;

  // submodule GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer
  SyncFIFO #(.dataWidth(32'd4),
	     .depth(32'd32),
	     .indxWidth(32'd5)) GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer(.sCLK(host_pcieHostTop_ep7_CLK_epPortalClock),
											  .dCLK(host_pcieHostTop_ep7_CLK_epPcieClock),
											  .sRST(host_pcieHostTop_ep7_RST_N_epPortalReset),
											  .sD_IN(GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer_sD_IN),
											  .sENQ(GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer_sENQ),
											  .dDEQ(GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer_dDEQ),
											  .sFULL_N(GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer_sFULL_N),
											  .dEMPTY_N(GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer_dEMPTY_N),
											  .dD_OUT(GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer_dD_OUT));

  // submodule host_pcieHostTop_clockGen
  IBUFDS_GTE3 #(.REFCLK_HROW_CK_SEL(32'd0)) host_pcieHostTop_clockGen(.I(CLK_pci_sys_clk_p),
								      .IB(CLK_pci_sys_clk_n),
								      .CEB(1'd0),
								      .O(host_pcieHostTop_clockGen_O),
								      .ODIV2(host_pcieHostTop_clockGen_ODIV2));

  // submodule host_pcieHostTop_ep7
  mkPcieEndpointX7 host_pcieHostTop_ep7(.CLK_pcie_sys_clk_gt(host_pcieHostTop_clockGen_O),
					.CLK(host_pcieHostTop_clockGen_ODIV2),
					.RST_N(host_pcieHostTop_pci_sys_reset_n_c_O),
					.interruptRequest_put(host_pcieHostTop_ep7_interruptRequest_put),
					.pcie_rxn_v(host_pcieHostTop_ep7_pcie_rxn_v),
					.pcie_rxp_v(host_pcieHostTop_ep7_pcie_rxp_v),
					.tlpc_request_put(host_pcieHostTop_ep7_tlpc_request_put),
					.tlpr_request_put(host_pcieHostTop_ep7_tlpr_request_put),
					.EN_tlpr_request_put(host_pcieHostTop_ep7_EN_tlpr_request_put),
					.EN_tlpr_response_get(host_pcieHostTop_ep7_EN_tlpr_response_get),
					.EN_tlpc_request_put(host_pcieHostTop_ep7_EN_tlpc_request_put),
					.EN_tlpc_response_get(host_pcieHostTop_ep7_EN_tlpc_response_get),
					.EN_interruptRequest_put(host_pcieHostTop_ep7_EN_interruptRequest_put),
					.EN_regChanges_deq(host_pcieHostTop_ep7_EN_regChanges_deq),
					.pcie_txn(host_pcieHostTop_ep7_pcie_txn),
					.pcie_txp(host_pcieHostTop_ep7_pcie_txp),
					.user_lnk_up(),
					.RDY_tlpr_request_put(host_pcieHostTop_ep7_RDY_tlpr_request_put),
					.tlpr_response_get(host_pcieHostTop_ep7_tlpr_response_get),
					.RDY_tlpr_response_get(host_pcieHostTop_ep7_RDY_tlpr_response_get),
					.RDY_tlpc_request_put(host_pcieHostTop_ep7_RDY_tlpc_request_put),
					.tlpc_response_get(host_pcieHostTop_ep7_tlpc_response_get),
					.RDY_tlpc_response_get(host_pcieHostTop_ep7_RDY_tlpc_response_get),
					.RDY_interruptRequest_put(host_pcieHostTop_ep7_RDY_interruptRequest_put),
					.regChanges_first(host_pcieHostTop_ep7_regChanges_first),
					.RDY_regChanges_first(host_pcieHostTop_ep7_RDY_regChanges_first),
					.RDY_regChanges_deq(host_pcieHostTop_ep7_RDY_regChanges_deq),
					.regChanges_notEmpty(host_pcieHostTop_ep7_regChanges_notEmpty),
					.RDY_regChanges_notEmpty(),
					.CLK_epPcieClock(host_pcieHostTop_ep7_CLK_epPcieClock),
					.CLK_GATE_epPcieClock(),
					.CLK_epPortalClock(host_pcieHostTop_ep7_CLK_epPortalClock),
					.CLK_GATE_epPortalClock(),
					.CLK_epDerivedClock(),
					.CLK_GATE_epDerivedClock(),
					.RST_N_epPcieReset(host_pcieHostTop_ep7_RST_N_epPcieReset),
					.RST_N_epPortalReset(host_pcieHostTop_ep7_RST_N_epPortalReset),
					.RST_N_epDerivedReset());

  // submodule host_pcieHostTop_pci_sys_reset_n_c
  IBUF #(.CAPACITANCE("DONT_CARE"),
	 .IBUF_DELAY_VALUE("0"),
	 .IBUF_LOW_PWR("TRUE"),
	 .IFD_DELAY_VALUE("AUTO"),
	 .IOSTANDARD("DEFAULT")) host_pcieHostTop_pci_sys_reset_n_c(.I(RST_N_pci_sys_reset_n),
								    .O(host_pcieHostTop_pci_sys_reset_n_c_O));

  // submodule host_pcieHostTop_pciehost
  mkPcieHost host_pcieHostTop_pciehost(.my_pciId(16'd0),
				       .CLK(host_pcieHostTop_ep7_CLK_epPcieClock),
				       .RST_N(host_pcieHostTop_ep7_RST_N_epPcieReset),
				       .changes_enq_v(host_pcieHostTop_pciehost_changes_enq_v),
				       .interruptRequest_put(host_pcieHostTop_pciehost_interruptRequest_put),
				       .master_read_client_readData_put(host_pcieHostTop_pciehost_master_read_client_readData_put),
				       .master_write_client_writeDone_put(host_pcieHostTop_pciehost_master_write_client_writeDone_put),
				       .pcic_response_put(host_pcieHostTop_pciehost_pcic_response_put),
				       .pcir_response_put(host_pcieHostTop_pciehost_pcir_response_put),
				       .slave_0_read_server_readReq_put(host_pcieHostTop_pciehost_slave_0_read_server_readReq_put),
				       .slave_0_write_server_writeData_put(host_pcieHostTop_pciehost_slave_0_write_server_writeData_put),
				       .slave_0_write_server_writeReq_put(host_pcieHostTop_pciehost_slave_0_write_server_writeReq_put),
				       .trace_put(host_pcieHostTop_pciehost_trace_put),
				       .EN_master_read_client_readReq_get(host_pcieHostTop_pciehost_EN_master_read_client_readReq_get),
				       .EN_master_read_client_readData_put(host_pcieHostTop_pciehost_EN_master_read_client_readData_put),
				       .EN_master_write_client_writeReq_get(host_pcieHostTop_pciehost_EN_master_write_client_writeReq_get),
				       .EN_master_write_client_writeData_get(host_pcieHostTop_pciehost_EN_master_write_client_writeData_get),
				       .EN_master_write_client_writeDone_put(host_pcieHostTop_pciehost_EN_master_write_client_writeDone_put),
				       .EN_slave_0_read_server_readReq_put(host_pcieHostTop_pciehost_EN_slave_0_read_server_readReq_put),
				       .EN_slave_0_read_server_readData_get(host_pcieHostTop_pciehost_EN_slave_0_read_server_readData_get),
				       .EN_slave_0_write_server_writeReq_put(host_pcieHostTop_pciehost_EN_slave_0_write_server_writeReq_put),
				       .EN_slave_0_write_server_writeData_put(host_pcieHostTop_pciehost_EN_slave_0_write_server_writeData_put),
				       .EN_slave_0_write_server_writeDone_get(host_pcieHostTop_pciehost_EN_slave_0_write_server_writeDone_get),
				       .EN_interruptRequest_put(host_pcieHostTop_pciehost_EN_interruptRequest_put),
				       .EN_pcir_request_get(host_pcieHostTop_pciehost_EN_pcir_request_get),
				       .EN_pcir_response_put(host_pcieHostTop_pciehost_EN_pcir_response_put),
				       .EN_pcic_request_get(host_pcieHostTop_pciehost_EN_pcic_request_get),
				       .EN_pcic_response_put(host_pcieHostTop_pciehost_EN_pcic_response_put),
				       .EN_changes_enq(host_pcieHostTop_pciehost_EN_changes_enq),
				       .EN_trace_put(host_pcieHostTop_pciehost_EN_trace_put),
				       .msixEntry_0_addr_lo__read(host_pcieHostTop_pciehost_msixEntry_0_addr_lo__read),
				       .RDY_msixEntry_0_addr_lo__read(),
				       .msixEntry_0_addr_hi__read(host_pcieHostTop_pciehost_msixEntry_0_addr_hi__read),
				       .RDY_msixEntry_0_addr_hi__read(),
				       .msixEntry_0_msg_data__read(host_pcieHostTop_pciehost_msixEntry_0_msg_data__read),
				       .RDY_msixEntry_0_msg_data__read(),
				       .msixEntry_0_masked__read(),
				       .RDY_msixEntry_0_masked__read(),
				       .msixEntry_1_addr_lo__read(host_pcieHostTop_pciehost_msixEntry_1_addr_lo__read),
				       .RDY_msixEntry_1_addr_lo__read(),
				       .msixEntry_1_addr_hi__read(host_pcieHostTop_pciehost_msixEntry_1_addr_hi__read),
				       .RDY_msixEntry_1_addr_hi__read(),
				       .msixEntry_1_msg_data__read(host_pcieHostTop_pciehost_msixEntry_1_msg_data__read),
				       .RDY_msixEntry_1_msg_data__read(),
				       .msixEntry_1_masked__read(),
				       .RDY_msixEntry_1_masked__read(),
				       .msixEntry_2_addr_lo__read(host_pcieHostTop_pciehost_msixEntry_2_addr_lo__read),
				       .RDY_msixEntry_2_addr_lo__read(),
				       .msixEntry_2_addr_hi__read(host_pcieHostTop_pciehost_msixEntry_2_addr_hi__read),
				       .RDY_msixEntry_2_addr_hi__read(),
				       .msixEntry_2_msg_data__read(host_pcieHostTop_pciehost_msixEntry_2_msg_data__read),
				       .RDY_msixEntry_2_msg_data__read(),
				       .msixEntry_2_masked__read(),
				       .RDY_msixEntry_2_masked__read(),
				       .msixEntry_3_addr_lo__read(host_pcieHostTop_pciehost_msixEntry_3_addr_lo__read),
				       .RDY_msixEntry_3_addr_lo__read(),
				       .msixEntry_3_addr_hi__read(host_pcieHostTop_pciehost_msixEntry_3_addr_hi__read),
				       .RDY_msixEntry_3_addr_hi__read(),
				       .msixEntry_3_msg_data__read(host_pcieHostTop_pciehost_msixEntry_3_msg_data__read),
				       .RDY_msixEntry_3_msg_data__read(),
				       .msixEntry_3_masked__read(),
				       .RDY_msixEntry_3_masked__read(),
				       .msixEntry_4_addr_lo__read(host_pcieHostTop_pciehost_msixEntry_4_addr_lo__read),
				       .RDY_msixEntry_4_addr_lo__read(),
				       .msixEntry_4_addr_hi__read(host_pcieHostTop_pciehost_msixEntry_4_addr_hi__read),
				       .RDY_msixEntry_4_addr_hi__read(),
				       .msixEntry_4_msg_data__read(host_pcieHostTop_pciehost_msixEntry_4_msg_data__read),
				       .RDY_msixEntry_4_msg_data__read(),
				       .msixEntry_4_masked__read(),
				       .RDY_msixEntry_4_masked__read(),
				       .msixEntry_5_addr_lo__read(host_pcieHostTop_pciehost_msixEntry_5_addr_lo__read),
				       .RDY_msixEntry_5_addr_lo__read(),
				       .msixEntry_5_addr_hi__read(host_pcieHostTop_pciehost_msixEntry_5_addr_hi__read),
				       .RDY_msixEntry_5_addr_hi__read(),
				       .msixEntry_5_msg_data__read(host_pcieHostTop_pciehost_msixEntry_5_msg_data__read),
				       .RDY_msixEntry_5_msg_data__read(),
				       .msixEntry_5_masked__read(),
				       .RDY_msixEntry_5_masked__read(),
				       .msixEntry_6_addr_lo__read(host_pcieHostTop_pciehost_msixEntry_6_addr_lo__read),
				       .RDY_msixEntry_6_addr_lo__read(),
				       .msixEntry_6_addr_hi__read(host_pcieHostTop_pciehost_msixEntry_6_addr_hi__read),
				       .RDY_msixEntry_6_addr_hi__read(),
				       .msixEntry_6_msg_data__read(host_pcieHostTop_pciehost_msixEntry_6_msg_data__read),
				       .RDY_msixEntry_6_msg_data__read(),
				       .msixEntry_6_masked__read(),
				       .RDY_msixEntry_6_masked__read(),
				       .msixEntry_7_addr_lo__read(host_pcieHostTop_pciehost_msixEntry_7_addr_lo__read),
				       .RDY_msixEntry_7_addr_lo__read(),
				       .msixEntry_7_addr_hi__read(host_pcieHostTop_pciehost_msixEntry_7_addr_hi__read),
				       .RDY_msixEntry_7_addr_hi__read(),
				       .msixEntry_7_msg_data__read(host_pcieHostTop_pciehost_msixEntry_7_msg_data__read),
				       .RDY_msixEntry_7_msg_data__read(),
				       .msixEntry_7_masked__read(),
				       .RDY_msixEntry_7_masked__read(),
				       .msixEntry_8_addr_lo__read(host_pcieHostTop_pciehost_msixEntry_8_addr_lo__read),
				       .RDY_msixEntry_8_addr_lo__read(),
				       .msixEntry_8_addr_hi__read(host_pcieHostTop_pciehost_msixEntry_8_addr_hi__read),
				       .RDY_msixEntry_8_addr_hi__read(),
				       .msixEntry_8_msg_data__read(host_pcieHostTop_pciehost_msixEntry_8_msg_data__read),
				       .RDY_msixEntry_8_msg_data__read(),
				       .msixEntry_8_masked__read(),
				       .RDY_msixEntry_8_masked__read(),
				       .msixEntry_9_addr_lo__read(host_pcieHostTop_pciehost_msixEntry_9_addr_lo__read),
				       .RDY_msixEntry_9_addr_lo__read(),
				       .msixEntry_9_addr_hi__read(host_pcieHostTop_pciehost_msixEntry_9_addr_hi__read),
				       .RDY_msixEntry_9_addr_hi__read(),
				       .msixEntry_9_msg_data__read(host_pcieHostTop_pciehost_msixEntry_9_msg_data__read),
				       .RDY_msixEntry_9_msg_data__read(),
				       .msixEntry_9_masked__read(),
				       .RDY_msixEntry_9_masked__read(),
				       .msixEntry_10_addr_lo__read(host_pcieHostTop_pciehost_msixEntry_10_addr_lo__read),
				       .RDY_msixEntry_10_addr_lo__read(),
				       .msixEntry_10_addr_hi__read(host_pcieHostTop_pciehost_msixEntry_10_addr_hi__read),
				       .RDY_msixEntry_10_addr_hi__read(),
				       .msixEntry_10_msg_data__read(host_pcieHostTop_pciehost_msixEntry_10_msg_data__read),
				       .RDY_msixEntry_10_msg_data__read(),
				       .msixEntry_10_masked__read(),
				       .RDY_msixEntry_10_masked__read(),
				       .msixEntry_11_addr_lo__read(host_pcieHostTop_pciehost_msixEntry_11_addr_lo__read),
				       .RDY_msixEntry_11_addr_lo__read(),
				       .msixEntry_11_addr_hi__read(host_pcieHostTop_pciehost_msixEntry_11_addr_hi__read),
				       .RDY_msixEntry_11_addr_hi__read(),
				       .msixEntry_11_msg_data__read(host_pcieHostTop_pciehost_msixEntry_11_msg_data__read),
				       .RDY_msixEntry_11_msg_data__read(),
				       .msixEntry_11_masked__read(),
				       .RDY_msixEntry_11_masked__read(),
				       .msixEntry_12_addr_lo__read(host_pcieHostTop_pciehost_msixEntry_12_addr_lo__read),
				       .RDY_msixEntry_12_addr_lo__read(),
				       .msixEntry_12_addr_hi__read(host_pcieHostTop_pciehost_msixEntry_12_addr_hi__read),
				       .RDY_msixEntry_12_addr_hi__read(),
				       .msixEntry_12_msg_data__read(host_pcieHostTop_pciehost_msixEntry_12_msg_data__read),
				       .RDY_msixEntry_12_msg_data__read(),
				       .msixEntry_12_masked__read(),
				       .RDY_msixEntry_12_masked__read(),
				       .msixEntry_13_addr_lo__read(host_pcieHostTop_pciehost_msixEntry_13_addr_lo__read),
				       .RDY_msixEntry_13_addr_lo__read(),
				       .msixEntry_13_addr_hi__read(host_pcieHostTop_pciehost_msixEntry_13_addr_hi__read),
				       .RDY_msixEntry_13_addr_hi__read(),
				       .msixEntry_13_msg_data__read(host_pcieHostTop_pciehost_msixEntry_13_msg_data__read),
				       .RDY_msixEntry_13_msg_data__read(),
				       .msixEntry_13_masked__read(),
				       .RDY_msixEntry_13_masked__read(),
				       .msixEntry_14_addr_lo__read(host_pcieHostTop_pciehost_msixEntry_14_addr_lo__read),
				       .RDY_msixEntry_14_addr_lo__read(),
				       .msixEntry_14_addr_hi__read(host_pcieHostTop_pciehost_msixEntry_14_addr_hi__read),
				       .RDY_msixEntry_14_addr_hi__read(),
				       .msixEntry_14_msg_data__read(host_pcieHostTop_pciehost_msixEntry_14_msg_data__read),
				       .RDY_msixEntry_14_msg_data__read(),
				       .msixEntry_14_masked__read(),
				       .RDY_msixEntry_14_masked__read(),
				       .msixEntry_15_addr_lo__read(host_pcieHostTop_pciehost_msixEntry_15_addr_lo__read),
				       .RDY_msixEntry_15_addr_lo__read(),
				       .msixEntry_15_addr_hi__read(host_pcieHostTop_pciehost_msixEntry_15_addr_hi__read),
				       .RDY_msixEntry_15_addr_hi__read(),
				       .msixEntry_15_msg_data__read(host_pcieHostTop_pciehost_msixEntry_15_msg_data__read),
				       .RDY_msixEntry_15_msg_data__read(),
				       .msixEntry_15_masked__read(),
				       .RDY_msixEntry_15_masked__read(),
				       .master_read_client_readReq_get(host_pcieHostTop_pciehost_master_read_client_readReq_get),
				       .RDY_master_read_client_readReq_get(host_pcieHostTop_pciehost_RDY_master_read_client_readReq_get),
				       .RDY_master_read_client_readData_put(host_pcieHostTop_pciehost_RDY_master_read_client_readData_put),
				       .master_write_client_writeReq_get(host_pcieHostTop_pciehost_master_write_client_writeReq_get),
				       .RDY_master_write_client_writeReq_get(host_pcieHostTop_pciehost_RDY_master_write_client_writeReq_get),
				       .master_write_client_writeData_get(host_pcieHostTop_pciehost_master_write_client_writeData_get),
				       .RDY_master_write_client_writeData_get(host_pcieHostTop_pciehost_RDY_master_write_client_writeData_get),
				       .RDY_master_write_client_writeDone_put(),
				       .RDY_slave_0_read_server_readReq_put(host_pcieHostTop_pciehost_RDY_slave_0_read_server_readReq_put),
				       .slave_0_read_server_readData_get(host_pcieHostTop_pciehost_slave_0_read_server_readData_get),
				       .RDY_slave_0_read_server_readData_get(host_pcieHostTop_pciehost_RDY_slave_0_read_server_readData_get),
				       .RDY_slave_0_write_server_writeReq_put(host_pcieHostTop_pciehost_RDY_slave_0_write_server_writeReq_put),
				       .RDY_slave_0_write_server_writeData_put(host_pcieHostTop_pciehost_RDY_slave_0_write_server_writeData_put),
				       .slave_0_write_server_writeDone_get(host_pcieHostTop_pciehost_slave_0_write_server_writeDone_get),
				       .RDY_slave_0_write_server_writeDone_get(host_pcieHostTop_pciehost_RDY_slave_0_write_server_writeDone_get),
				       .RDY_interruptRequest_put(),
				       .pcir_request_get(host_pcieHostTop_pciehost_pcir_request_get),
				       .RDY_pcir_request_get(host_pcieHostTop_pciehost_RDY_pcir_request_get),
				       .RDY_pcir_response_put(host_pcieHostTop_pciehost_RDY_pcir_response_put),
				       .pcic_request_get(host_pcieHostTop_pciehost_pcic_request_get),
				       .RDY_pcic_request_get(host_pcieHostTop_pciehost_RDY_pcic_request_get),
				       .RDY_pcic_response_put(host_pcieHostTop_pciehost_RDY_pcic_response_put),
				       .RDY_changes_enq(host_pcieHostTop_pciehost_RDY_changes_enq),
				       .changes_notFull(),
				       .RDY_changes_notFull(),
				       .RDY_trace_put());

  // submodule intrFifo
  FIFO2 #(.width(32'd4),
	  .guarded(1'd1)) intrFifo(.RST(host_pcieHostTop_ep7_RST_N_epPortalReset),
				   .CLK(host_pcieHostTop_ep7_CLK_epPortalClock),
				   .D_IN(intrFifo_D_IN),
				   .ENQ(intrFifo_ENQ),
				   .DEQ(intrFifo_DEQ),
				   .CLR(intrFifo_CLR),
				   .D_OUT(intrFifo_D_OUT),
				   .FULL_N(intrFifo_FULL_N),
				   .EMPTY_N(intrFifo_EMPTY_N));

  // submodule portalTop_ctrl_mux_doneFifo
  FIFO1 #(.width(32'd6),
	  .guarded(1'd1)) portalTop_ctrl_mux_doneFifo(.RST(host_pcieHostTop_ep7_RST_N_epPortalReset),
						      .CLK(host_pcieHostTop_ep7_CLK_epPortalClock),
						      .D_IN(portalTop_ctrl_mux_doneFifo_D_IN),
						      .ENQ(portalTop_ctrl_mux_doneFifo_ENQ),
						      .DEQ(portalTop_ctrl_mux_doneFifo_DEQ),
						      .CLR(portalTop_ctrl_mux_doneFifo_CLR),
						      .D_OUT(portalTop_ctrl_mux_doneFifo_D_OUT),
						      .FULL_N(portalTop_ctrl_mux_doneFifo_FULL_N),
						      .EMPTY_N(portalTop_ctrl_mux_doneFifo_EMPTY_N));

  // submodule portalTop_ctrl_mux_readDataPipes_0_fifo
  FIFO2 #(.width(32'd39),
	  .guarded(1'd1)) portalTop_ctrl_mux_readDataPipes_0_fifo(.RST(host_pcieHostTop_ep7_RST_N_epPortalReset),
								  .CLK(host_pcieHostTop_ep7_CLK_epPortalClock),
								  .D_IN(portalTop_ctrl_mux_readDataPipes_0_fifo_D_IN),
								  .ENQ(portalTop_ctrl_mux_readDataPipes_0_fifo_ENQ),
								  .DEQ(portalTop_ctrl_mux_readDataPipes_0_fifo_DEQ),
								  .CLR(portalTop_ctrl_mux_readDataPipes_0_fifo_CLR),
								  .D_OUT(portalTop_ctrl_mux_readDataPipes_0_fifo_D_OUT),
								  .FULL_N(portalTop_ctrl_mux_readDataPipes_0_fifo_FULL_N),
								  .EMPTY_N(portalTop_ctrl_mux_readDataPipes_0_fifo_EMPTY_N));

  // submodule portalTop_ctrl_mux_readDataPipes_1_fifo
  FIFO2 #(.width(32'd39),
	  .guarded(1'd1)) portalTop_ctrl_mux_readDataPipes_1_fifo(.RST(host_pcieHostTop_ep7_RST_N_epPortalReset),
								  .CLK(host_pcieHostTop_ep7_CLK_epPortalClock),
								  .D_IN(portalTop_ctrl_mux_readDataPipes_1_fifo_D_IN),
								  .ENQ(portalTop_ctrl_mux_readDataPipes_1_fifo_ENQ),
								  .DEQ(portalTop_ctrl_mux_readDataPipes_1_fifo_DEQ),
								  .CLR(portalTop_ctrl_mux_readDataPipes_1_fifo_CLR),
								  .D_OUT(portalTop_ctrl_mux_readDataPipes_1_fifo_D_OUT),
								  .FULL_N(portalTop_ctrl_mux_readDataPipes_1_fifo_FULL_N),
								  .EMPTY_N(portalTop_ctrl_mux_readDataPipes_1_fifo_EMPTY_N));

  // submodule portalTop_ctrl_mux_read_data_funnel_buffs_0_0
  FIFO2 #(.width(32'd39),
	  .guarded(1'd1)) portalTop_ctrl_mux_read_data_funnel_buffs_0_0(.RST(host_pcieHostTop_ep7_RST_N_epPortalReset),
									.CLK(host_pcieHostTop_ep7_CLK_epPortalClock),
									.D_IN(portalTop_ctrl_mux_read_data_funnel_buffs_0_0_D_IN),
									.ENQ(portalTop_ctrl_mux_read_data_funnel_buffs_0_0_ENQ),
									.DEQ(portalTop_ctrl_mux_read_data_funnel_buffs_0_0_DEQ),
									.CLR(portalTop_ctrl_mux_read_data_funnel_buffs_0_0_CLR),
									.D_OUT(portalTop_ctrl_mux_read_data_funnel_buffs_0_0_D_OUT),
									.FULL_N(portalTop_ctrl_mux_read_data_funnel_buffs_0_0_FULL_N),
									.EMPTY_N(portalTop_ctrl_mux_read_data_funnel_buffs_0_0_EMPTY_N));

  // submodule portalTop_ctrl_mux_read_data_funnel_buffs_0_1
  FIFO2 #(.width(32'd39),
	  .guarded(1'd1)) portalTop_ctrl_mux_read_data_funnel_buffs_0_1(.RST(host_pcieHostTop_ep7_RST_N_epPortalReset),
									.CLK(host_pcieHostTop_ep7_CLK_epPortalClock),
									.D_IN(portalTop_ctrl_mux_read_data_funnel_buffs_0_1_D_IN),
									.ENQ(portalTop_ctrl_mux_read_data_funnel_buffs_0_1_ENQ),
									.DEQ(portalTop_ctrl_mux_read_data_funnel_buffs_0_1_DEQ),
									.CLR(portalTop_ctrl_mux_read_data_funnel_buffs_0_1_CLR),
									.D_OUT(),
									.FULL_N(),
									.EMPTY_N());

  // submodule portalTop_ctrl_mux_req_ars
  FIFO1 #(.width(32'd34),
	  .guarded(1'd1)) portalTop_ctrl_mux_req_ars(.RST(host_pcieHostTop_ep7_RST_N_epPortalReset),
						     .CLK(host_pcieHostTop_ep7_CLK_epPortalClock),
						     .D_IN(portalTop_ctrl_mux_req_ars_D_IN),
						     .ENQ(portalTop_ctrl_mux_req_ars_ENQ),
						     .DEQ(portalTop_ctrl_mux_req_ars_DEQ),
						     .CLR(portalTop_ctrl_mux_req_ars_CLR),
						     .D_OUT(portalTop_ctrl_mux_req_ars_D_OUT),
						     .FULL_N(portalTop_ctrl_mux_req_ars_FULL_N),
						     .EMPTY_N(portalTop_ctrl_mux_req_ars_EMPTY_N));

  // submodule portalTop_ctrl_mux_req_aws
  FIFO1 #(.width(32'd34),
	  .guarded(1'd1)) portalTop_ctrl_mux_req_aws(.RST(host_pcieHostTop_ep7_RST_N_epPortalReset),
						     .CLK(host_pcieHostTop_ep7_CLK_epPortalClock),
						     .D_IN(portalTop_ctrl_mux_req_aws_D_IN),
						     .ENQ(portalTop_ctrl_mux_req_aws_ENQ),
						     .DEQ(portalTop_ctrl_mux_req_aws_DEQ),
						     .CLR(portalTop_ctrl_mux_req_aws_CLR),
						     .D_OUT(portalTop_ctrl_mux_req_aws_D_OUT),
						     .FULL_N(portalTop_ctrl_mux_req_aws_FULL_N),
						     .EMPTY_N(portalTop_ctrl_mux_req_aws_EMPTY_N));

  // submodule portalTop_ctrl_mux_rs
  FIFO1 #(.width(32'd1),
	  .guarded(1'd1)) portalTop_ctrl_mux_rs(.RST(host_pcieHostTop_ep7_RST_N_epPortalReset),
						.CLK(host_pcieHostTop_ep7_CLK_epPortalClock),
						.D_IN(portalTop_ctrl_mux_rs_D_IN),
						.ENQ(portalTop_ctrl_mux_rs_ENQ),
						.DEQ(portalTop_ctrl_mux_rs_DEQ),
						.CLR(portalTop_ctrl_mux_rs_CLR),
						.D_OUT(portalTop_ctrl_mux_rs_D_OUT),
						.FULL_N(portalTop_ctrl_mux_rs_FULL_N),
						.EMPTY_N(portalTop_ctrl_mux_rs_EMPTY_N));

  // submodule portalTop_ctrl_mux_writeDataPipes_0_fifo
  FIFO2 #(.width(32'd39),
	  .guarded(1'd1)) portalTop_ctrl_mux_writeDataPipes_0_fifo(.RST(host_pcieHostTop_ep7_RST_N_epPortalReset),
								   .CLK(host_pcieHostTop_ep7_CLK_epPortalClock),
								   .D_IN(portalTop_ctrl_mux_writeDataPipes_0_fifo_D_IN),
								   .ENQ(portalTop_ctrl_mux_writeDataPipes_0_fifo_ENQ),
								   .DEQ(portalTop_ctrl_mux_writeDataPipes_0_fifo_DEQ),
								   .CLR(portalTop_ctrl_mux_writeDataPipes_0_fifo_CLR),
								   .D_OUT(portalTop_ctrl_mux_writeDataPipes_0_fifo_D_OUT),
								   .FULL_N(portalTop_ctrl_mux_writeDataPipes_0_fifo_FULL_N),
								   .EMPTY_N(portalTop_ctrl_mux_writeDataPipes_0_fifo_EMPTY_N));

  // submodule portalTop_ctrl_mux_writeDataPipes_1_fifo
  FIFO2 #(.width(32'd39),
	  .guarded(1'd1)) portalTop_ctrl_mux_writeDataPipes_1_fifo(.RST(host_pcieHostTop_ep7_RST_N_epPortalReset),
								   .CLK(host_pcieHostTop_ep7_CLK_epPortalClock),
								   .D_IN(portalTop_ctrl_mux_writeDataPipes_1_fifo_D_IN),
								   .ENQ(portalTop_ctrl_mux_writeDataPipes_1_fifo_ENQ),
								   .DEQ(portalTop_ctrl_mux_writeDataPipes_1_fifo_DEQ),
								   .CLR(portalTop_ctrl_mux_writeDataPipes_1_fifo_CLR),
								   .D_OUT(portalTop_ctrl_mux_writeDataPipes_1_fifo_D_OUT),
								   .FULL_N(portalTop_ctrl_mux_writeDataPipes_1_fifo_FULL_N),
								   .EMPTY_N(portalTop_ctrl_mux_writeDataPipes_1_fifo_EMPTY_N));

  // submodule portalTop_ctrl_mux_write_data
  FIFO2 #(.width(32'd40),
	  .guarded(1'd1)) portalTop_ctrl_mux_write_data(.RST(host_pcieHostTop_ep7_RST_N_epPortalReset),
							.CLK(host_pcieHostTop_ep7_CLK_epPortalClock),
							.D_IN(portalTop_ctrl_mux_write_data_D_IN),
							.ENQ(portalTop_ctrl_mux_write_data_ENQ),
							.DEQ(portalTop_ctrl_mux_write_data_DEQ),
							.CLR(portalTop_ctrl_mux_write_data_CLR),
							.D_OUT(portalTop_ctrl_mux_write_data_D_OUT),
							.FULL_N(portalTop_ctrl_mux_write_data_FULL_N),
							.EMPTY_N(portalTop_ctrl_mux_write_data_EMPTY_N));

  // submodule portalTop_ctrl_mux_write_data_unfunnel_rv_buff_0_0_0
  FIFO2 #(.width(32'd40),
	  .guarded(1'd1)) portalTop_ctrl_mux_write_data_unfunnel_rv_buff_0_0_0(.RST(host_pcieHostTop_ep7_RST_N_epPortalReset),
									       .CLK(host_pcieHostTop_ep7_CLK_epPortalClock),
									       .D_IN(portalTop_ctrl_mux_write_data_unfunnel_rv_buff_0_0_0_D_IN),
									       .ENQ(portalTop_ctrl_mux_write_data_unfunnel_rv_buff_0_0_0_ENQ),
									       .DEQ(portalTop_ctrl_mux_write_data_unfunnel_rv_buff_0_0_0_DEQ),
									       .CLR(portalTop_ctrl_mux_write_data_unfunnel_rv_buff_0_0_0_CLR),
									       .D_OUT(portalTop_ctrl_mux_write_data_unfunnel_rv_buff_0_0_0_D_OUT),
									       .FULL_N(portalTop_ctrl_mux_write_data_unfunnel_rv_buff_0_0_0_FULL_N),
									       .EMPTY_N(portalTop_ctrl_mux_write_data_unfunnel_rv_buff_0_0_0_EMPTY_N));

  // submodule portalTop_ctrl_mux_write_data_unfunnel_rv_buff_0_0_1
  FIFO2 #(.width(32'd40),
	  .guarded(1'd1)) portalTop_ctrl_mux_write_data_unfunnel_rv_buff_0_0_1(.RST(host_pcieHostTop_ep7_RST_N_epPortalReset),
									       .CLK(host_pcieHostTop_ep7_CLK_epPortalClock),
									       .D_IN(portalTop_ctrl_mux_write_data_unfunnel_rv_buff_0_0_1_D_IN),
									       .ENQ(portalTop_ctrl_mux_write_data_unfunnel_rv_buff_0_0_1_ENQ),
									       .DEQ(portalTop_ctrl_mux_write_data_unfunnel_rv_buff_0_0_1_DEQ),
									       .CLR(portalTop_ctrl_mux_write_data_unfunnel_rv_buff_0_0_1_CLR),
									       .D_OUT(portalTop_ctrl_mux_write_data_unfunnel_rv_buff_0_0_1_D_OUT),
									       .FULL_N(portalTop_ctrl_mux_write_data_unfunnel_rv_buff_0_0_1_FULL_N),
									       .EMPTY_N(portalTop_ctrl_mux_write_data_unfunnel_rv_buff_0_0_1_EMPTY_N));

  // submodule portalTop_ctrl_mux_ws
  FIFO1 #(.width(32'd1),
	  .guarded(1'd1)) portalTop_ctrl_mux_ws(.RST(host_pcieHostTop_ep7_RST_N_epPortalReset),
						.CLK(host_pcieHostTop_ep7_CLK_epPortalClock),
						.D_IN(portalTop_ctrl_mux_ws_D_IN),
						.ENQ(portalTop_ctrl_mux_ws_ENQ),
						.DEQ(portalTop_ctrl_mux_ws_DEQ),
						.CLR(portalTop_ctrl_mux_ws_CLR),
						.D_OUT(portalTop_ctrl_mux_ws_D_OUT),
						.FULL_N(portalTop_ctrl_mux_ws_FULL_N),
						.EMPTY_N(portalTop_ctrl_mux_ws_EMPTY_N));

  // submodule portalTop_framework_ctrl_mux_rv_doneFifo
  FIFO1 #(.width(32'd6),
	  .guarded(1'd1)) portalTop_framework_ctrl_mux_rv_doneFifo(.RST(host_pcieHostTop_ep7_RST_N_epPortalReset),
								   .CLK(host_pcieHostTop_ep7_CLK_epPortalClock),
								   .D_IN(portalTop_framework_ctrl_mux_rv_doneFifo_D_IN),
								   .ENQ(portalTop_framework_ctrl_mux_rv_doneFifo_ENQ),
								   .DEQ(portalTop_framework_ctrl_mux_rv_doneFifo_DEQ),
								   .CLR(portalTop_framework_ctrl_mux_rv_doneFifo_CLR),
								   .D_OUT(portalTop_framework_ctrl_mux_rv_doneFifo_D_OUT),
								   .FULL_N(portalTop_framework_ctrl_mux_rv_doneFifo_FULL_N),
								   .EMPTY_N(portalTop_framework_ctrl_mux_rv_doneFifo_EMPTY_N));

  // submodule portalTop_framework_ctrl_mux_rv_readDataPipes_0_fifo
  FIFO2 #(.width(32'd39),
	  .guarded(1'd1)) portalTop_framework_ctrl_mux_rv_readDataPipes_0_fifo(.RST(host_pcieHostTop_ep7_RST_N_epPortalReset),
									       .CLK(host_pcieHostTop_ep7_CLK_epPortalClock),
									       .D_IN(portalTop_framework_ctrl_mux_rv_readDataPipes_0_fifo_D_IN),
									       .ENQ(portalTop_framework_ctrl_mux_rv_readDataPipes_0_fifo_ENQ),
									       .DEQ(portalTop_framework_ctrl_mux_rv_readDataPipes_0_fifo_DEQ),
									       .CLR(portalTop_framework_ctrl_mux_rv_readDataPipes_0_fifo_CLR),
									       .D_OUT(portalTop_framework_ctrl_mux_rv_readDataPipes_0_fifo_D_OUT),
									       .FULL_N(portalTop_framework_ctrl_mux_rv_readDataPipes_0_fifo_FULL_N),
									       .EMPTY_N(portalTop_framework_ctrl_mux_rv_readDataPipes_0_fifo_EMPTY_N));

  // submodule portalTop_framework_ctrl_mux_rv_readDataPipes_1_fifo
  FIFO2 #(.width(32'd39),
	  .guarded(1'd1)) portalTop_framework_ctrl_mux_rv_readDataPipes_1_fifo(.RST(host_pcieHostTop_ep7_RST_N_epPortalReset),
									       .CLK(host_pcieHostTop_ep7_CLK_epPortalClock),
									       .D_IN(portalTop_framework_ctrl_mux_rv_readDataPipes_1_fifo_D_IN),
									       .ENQ(portalTop_framework_ctrl_mux_rv_readDataPipes_1_fifo_ENQ),
									       .DEQ(portalTop_framework_ctrl_mux_rv_readDataPipes_1_fifo_DEQ),
									       .CLR(portalTop_framework_ctrl_mux_rv_readDataPipes_1_fifo_CLR),
									       .D_OUT(portalTop_framework_ctrl_mux_rv_readDataPipes_1_fifo_D_OUT),
									       .FULL_N(portalTop_framework_ctrl_mux_rv_readDataPipes_1_fifo_FULL_N),
									       .EMPTY_N(portalTop_framework_ctrl_mux_rv_readDataPipes_1_fifo_EMPTY_N));

  // submodule portalTop_framework_ctrl_mux_rv_readDataPipes_2_fifo
  FIFO2 #(.width(32'd39),
	  .guarded(1'd1)) portalTop_framework_ctrl_mux_rv_readDataPipes_2_fifo(.RST(host_pcieHostTop_ep7_RST_N_epPortalReset),
									       .CLK(host_pcieHostTop_ep7_CLK_epPortalClock),
									       .D_IN(portalTop_framework_ctrl_mux_rv_readDataPipes_2_fifo_D_IN),
									       .ENQ(portalTop_framework_ctrl_mux_rv_readDataPipes_2_fifo_ENQ),
									       .DEQ(portalTop_framework_ctrl_mux_rv_readDataPipes_2_fifo_DEQ),
									       .CLR(portalTop_framework_ctrl_mux_rv_readDataPipes_2_fifo_CLR),
									       .D_OUT(portalTop_framework_ctrl_mux_rv_readDataPipes_2_fifo_D_OUT),
									       .FULL_N(portalTop_framework_ctrl_mux_rv_readDataPipes_2_fifo_FULL_N),
									       .EMPTY_N(portalTop_framework_ctrl_mux_rv_readDataPipes_2_fifo_EMPTY_N));

  // submodule portalTop_framework_ctrl_mux_rv_readDataPipes_3_fifo
  FIFO2 #(.width(32'd39),
	  .guarded(1'd1)) portalTop_framework_ctrl_mux_rv_readDataPipes_3_fifo(.RST(host_pcieHostTop_ep7_RST_N_epPortalReset),
									       .CLK(host_pcieHostTop_ep7_CLK_epPortalClock),
									       .D_IN(portalTop_framework_ctrl_mux_rv_readDataPipes_3_fifo_D_IN),
									       .ENQ(portalTop_framework_ctrl_mux_rv_readDataPipes_3_fifo_ENQ),
									       .DEQ(portalTop_framework_ctrl_mux_rv_readDataPipes_3_fifo_DEQ),
									       .CLR(portalTop_framework_ctrl_mux_rv_readDataPipes_3_fifo_CLR),
									       .D_OUT(portalTop_framework_ctrl_mux_rv_readDataPipes_3_fifo_D_OUT),
									       .FULL_N(portalTop_framework_ctrl_mux_rv_readDataPipes_3_fifo_FULL_N),
									       .EMPTY_N(portalTop_framework_ctrl_mux_rv_readDataPipes_3_fifo_EMPTY_N));

  // submodule portalTop_framework_ctrl_mux_rv_read_data_funnel_buffs_0_0
  FIFO2 #(.width(32'd39),
	  .guarded(1'd1)) portalTop_framework_ctrl_mux_rv_read_data_funnel_buffs_0_0(.RST(host_pcieHostTop_ep7_RST_N_epPortalReset),
										     .CLK(host_pcieHostTop_ep7_CLK_epPortalClock),
										     .D_IN(portalTop_framework_ctrl_mux_rv_read_data_funnel_buffs_0_0_D_IN),
										     .ENQ(portalTop_framework_ctrl_mux_rv_read_data_funnel_buffs_0_0_ENQ),
										     .DEQ(portalTop_framework_ctrl_mux_rv_read_data_funnel_buffs_0_0_DEQ),
										     .CLR(portalTop_framework_ctrl_mux_rv_read_data_funnel_buffs_0_0_CLR),
										     .D_OUT(portalTop_framework_ctrl_mux_rv_read_data_funnel_buffs_0_0_D_OUT),
										     .FULL_N(portalTop_framework_ctrl_mux_rv_read_data_funnel_buffs_0_0_FULL_N),
										     .EMPTY_N(portalTop_framework_ctrl_mux_rv_read_data_funnel_buffs_0_0_EMPTY_N));

  // submodule portalTop_framework_ctrl_mux_rv_read_data_funnel_buffs_0_1
  FIFO2 #(.width(32'd39),
	  .guarded(1'd1)) portalTop_framework_ctrl_mux_rv_read_data_funnel_buffs_0_1(.RST(host_pcieHostTop_ep7_RST_N_epPortalReset),
										     .CLK(host_pcieHostTop_ep7_CLK_epPortalClock),
										     .D_IN(portalTop_framework_ctrl_mux_rv_read_data_funnel_buffs_0_1_D_IN),
										     .ENQ(portalTop_framework_ctrl_mux_rv_read_data_funnel_buffs_0_1_ENQ),
										     .DEQ(portalTop_framework_ctrl_mux_rv_read_data_funnel_buffs_0_1_DEQ),
										     .CLR(portalTop_framework_ctrl_mux_rv_read_data_funnel_buffs_0_1_CLR),
										     .D_OUT(),
										     .FULL_N(),
										     .EMPTY_N());

  // submodule portalTop_framework_ctrl_mux_rv_read_data_funnel_buffs_0_2
  FIFO2 #(.width(32'd39),
	  .guarded(1'd1)) portalTop_framework_ctrl_mux_rv_read_data_funnel_buffs_0_2(.RST(host_pcieHostTop_ep7_RST_N_epPortalReset),
										     .CLK(host_pcieHostTop_ep7_CLK_epPortalClock),
										     .D_IN(portalTop_framework_ctrl_mux_rv_read_data_funnel_buffs_0_2_D_IN),
										     .ENQ(portalTop_framework_ctrl_mux_rv_read_data_funnel_buffs_0_2_ENQ),
										     .DEQ(portalTop_framework_ctrl_mux_rv_read_data_funnel_buffs_0_2_DEQ),
										     .CLR(portalTop_framework_ctrl_mux_rv_read_data_funnel_buffs_0_2_CLR),
										     .D_OUT(),
										     .FULL_N(),
										     .EMPTY_N());

  // submodule portalTop_framework_ctrl_mux_rv_read_data_funnel_buffs_0_3
  FIFO2 #(.width(32'd39),
	  .guarded(1'd1)) portalTop_framework_ctrl_mux_rv_read_data_funnel_buffs_0_3(.RST(host_pcieHostTop_ep7_RST_N_epPortalReset),
										     .CLK(host_pcieHostTop_ep7_CLK_epPortalClock),
										     .D_IN(portalTop_framework_ctrl_mux_rv_read_data_funnel_buffs_0_3_D_IN),
										     .ENQ(portalTop_framework_ctrl_mux_rv_read_data_funnel_buffs_0_3_ENQ),
										     .DEQ(portalTop_framework_ctrl_mux_rv_read_data_funnel_buffs_0_3_DEQ),
										     .CLR(portalTop_framework_ctrl_mux_rv_read_data_funnel_buffs_0_3_CLR),
										     .D_OUT(),
										     .FULL_N(),
										     .EMPTY_N());

  // submodule portalTop_framework_ctrl_mux_rv_req_ars
  FIFO1 #(.width(32'd28),
	  .guarded(1'd1)) portalTop_framework_ctrl_mux_rv_req_ars(.RST(host_pcieHostTop_ep7_RST_N_epPortalReset),
								  .CLK(host_pcieHostTop_ep7_CLK_epPortalClock),
								  .D_IN(portalTop_framework_ctrl_mux_rv_req_ars_D_IN),
								  .ENQ(portalTop_framework_ctrl_mux_rv_req_ars_ENQ),
								  .DEQ(portalTop_framework_ctrl_mux_rv_req_ars_DEQ),
								  .CLR(portalTop_framework_ctrl_mux_rv_req_ars_CLR),
								  .D_OUT(portalTop_framework_ctrl_mux_rv_req_ars_D_OUT),
								  .FULL_N(portalTop_framework_ctrl_mux_rv_req_ars_FULL_N),
								  .EMPTY_N(portalTop_framework_ctrl_mux_rv_req_ars_EMPTY_N));

  // submodule portalTop_framework_ctrl_mux_rv_req_aws
  FIFO1 #(.width(32'd28),
	  .guarded(1'd1)) portalTop_framework_ctrl_mux_rv_req_aws(.RST(host_pcieHostTop_ep7_RST_N_epPortalReset),
								  .CLK(host_pcieHostTop_ep7_CLK_epPortalClock),
								  .D_IN(portalTop_framework_ctrl_mux_rv_req_aws_D_IN),
								  .ENQ(portalTop_framework_ctrl_mux_rv_req_aws_ENQ),
								  .DEQ(portalTop_framework_ctrl_mux_rv_req_aws_DEQ),
								  .CLR(portalTop_framework_ctrl_mux_rv_req_aws_CLR),
								  .D_OUT(portalTop_framework_ctrl_mux_rv_req_aws_D_OUT),
								  .FULL_N(portalTop_framework_ctrl_mux_rv_req_aws_FULL_N),
								  .EMPTY_N(portalTop_framework_ctrl_mux_rv_req_aws_EMPTY_N));

  // submodule portalTop_framework_ctrl_mux_rv_rs
  FIFO1 #(.width(32'd2),
	  .guarded(1'd1)) portalTop_framework_ctrl_mux_rv_rs(.RST(host_pcieHostTop_ep7_RST_N_epPortalReset),
							     .CLK(host_pcieHostTop_ep7_CLK_epPortalClock),
							     .D_IN(portalTop_framework_ctrl_mux_rv_rs_D_IN),
							     .ENQ(portalTop_framework_ctrl_mux_rv_rs_ENQ),
							     .DEQ(portalTop_framework_ctrl_mux_rv_rs_DEQ),
							     .CLR(portalTop_framework_ctrl_mux_rv_rs_CLR),
							     .D_OUT(portalTop_framework_ctrl_mux_rv_rs_D_OUT),
							     .FULL_N(portalTop_framework_ctrl_mux_rv_rs_FULL_N),
							     .EMPTY_N(portalTop_framework_ctrl_mux_rv_rs_EMPTY_N));

  // submodule portalTop_framework_ctrl_mux_rv_writeDataPipes_0_fifo
  FIFO2 #(.width(32'd39),
	  .guarded(1'd1)) portalTop_framework_ctrl_mux_rv_writeDataPipes_0_fifo(.RST(host_pcieHostTop_ep7_RST_N_epPortalReset),
										.CLK(host_pcieHostTop_ep7_CLK_epPortalClock),
										.D_IN(portalTop_framework_ctrl_mux_rv_writeDataPipes_0_fifo_D_IN),
										.ENQ(portalTop_framework_ctrl_mux_rv_writeDataPipes_0_fifo_ENQ),
										.DEQ(portalTop_framework_ctrl_mux_rv_writeDataPipes_0_fifo_DEQ),
										.CLR(portalTop_framework_ctrl_mux_rv_writeDataPipes_0_fifo_CLR),
										.D_OUT(portalTop_framework_ctrl_mux_rv_writeDataPipes_0_fifo_D_OUT),
										.FULL_N(portalTop_framework_ctrl_mux_rv_writeDataPipes_0_fifo_FULL_N),
										.EMPTY_N(portalTop_framework_ctrl_mux_rv_writeDataPipes_0_fifo_EMPTY_N));

  // submodule portalTop_framework_ctrl_mux_rv_writeDataPipes_1_fifo
  FIFO2 #(.width(32'd39),
	  .guarded(1'd1)) portalTop_framework_ctrl_mux_rv_writeDataPipes_1_fifo(.RST(host_pcieHostTop_ep7_RST_N_epPortalReset),
										.CLK(host_pcieHostTop_ep7_CLK_epPortalClock),
										.D_IN(portalTop_framework_ctrl_mux_rv_writeDataPipes_1_fifo_D_IN),
										.ENQ(portalTop_framework_ctrl_mux_rv_writeDataPipes_1_fifo_ENQ),
										.DEQ(portalTop_framework_ctrl_mux_rv_writeDataPipes_1_fifo_DEQ),
										.CLR(portalTop_framework_ctrl_mux_rv_writeDataPipes_1_fifo_CLR),
										.D_OUT(portalTop_framework_ctrl_mux_rv_writeDataPipes_1_fifo_D_OUT),
										.FULL_N(portalTop_framework_ctrl_mux_rv_writeDataPipes_1_fifo_FULL_N),
										.EMPTY_N(portalTop_framework_ctrl_mux_rv_writeDataPipes_1_fifo_EMPTY_N));

  // submodule portalTop_framework_ctrl_mux_rv_writeDataPipes_2_fifo
  FIFO2 #(.width(32'd39),
	  .guarded(1'd1)) portalTop_framework_ctrl_mux_rv_writeDataPipes_2_fifo(.RST(host_pcieHostTop_ep7_RST_N_epPortalReset),
										.CLK(host_pcieHostTop_ep7_CLK_epPortalClock),
										.D_IN(portalTop_framework_ctrl_mux_rv_writeDataPipes_2_fifo_D_IN),
										.ENQ(portalTop_framework_ctrl_mux_rv_writeDataPipes_2_fifo_ENQ),
										.DEQ(portalTop_framework_ctrl_mux_rv_writeDataPipes_2_fifo_DEQ),
										.CLR(portalTop_framework_ctrl_mux_rv_writeDataPipes_2_fifo_CLR),
										.D_OUT(portalTop_framework_ctrl_mux_rv_writeDataPipes_2_fifo_D_OUT),
										.FULL_N(portalTop_framework_ctrl_mux_rv_writeDataPipes_2_fifo_FULL_N),
										.EMPTY_N(portalTop_framework_ctrl_mux_rv_writeDataPipes_2_fifo_EMPTY_N));

  // submodule portalTop_framework_ctrl_mux_rv_writeDataPipes_3_fifo
  FIFO2 #(.width(32'd39),
	  .guarded(1'd1)) portalTop_framework_ctrl_mux_rv_writeDataPipes_3_fifo(.RST(host_pcieHostTop_ep7_RST_N_epPortalReset),
										.CLK(host_pcieHostTop_ep7_CLK_epPortalClock),
										.D_IN(portalTop_framework_ctrl_mux_rv_writeDataPipes_3_fifo_D_IN),
										.ENQ(portalTop_framework_ctrl_mux_rv_writeDataPipes_3_fifo_ENQ),
										.DEQ(portalTop_framework_ctrl_mux_rv_writeDataPipes_3_fifo_DEQ),
										.CLR(portalTop_framework_ctrl_mux_rv_writeDataPipes_3_fifo_CLR),
										.D_OUT(portalTop_framework_ctrl_mux_rv_writeDataPipes_3_fifo_D_OUT),
										.FULL_N(portalTop_framework_ctrl_mux_rv_writeDataPipes_3_fifo_FULL_N),
										.EMPTY_N(portalTop_framework_ctrl_mux_rv_writeDataPipes_3_fifo_EMPTY_N));

  // submodule portalTop_framework_ctrl_mux_rv_write_data
  FIFO2 #(.width(32'd41),
	  .guarded(1'd1)) portalTop_framework_ctrl_mux_rv_write_data(.RST(host_pcieHostTop_ep7_RST_N_epPortalReset),
								     .CLK(host_pcieHostTop_ep7_CLK_epPortalClock),
								     .D_IN(portalTop_framework_ctrl_mux_rv_write_data_D_IN),
								     .ENQ(portalTop_framework_ctrl_mux_rv_write_data_ENQ),
								     .DEQ(portalTop_framework_ctrl_mux_rv_write_data_DEQ),
								     .CLR(portalTop_framework_ctrl_mux_rv_write_data_CLR),
								     .D_OUT(portalTop_framework_ctrl_mux_rv_write_data_D_OUT),
								     .FULL_N(portalTop_framework_ctrl_mux_rv_write_data_FULL_N),
								     .EMPTY_N(portalTop_framework_ctrl_mux_rv_write_data_EMPTY_N));

  // submodule portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_0
  FIFO2 #(.width(32'd41),
	  .guarded(1'd1)) portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_0(.RST(host_pcieHostTop_ep7_RST_N_epPortalReset),
											    .CLK(host_pcieHostTop_ep7_CLK_epPortalClock),
											    .D_IN(portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_0_D_IN),
											    .ENQ(portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_0_ENQ),
											    .DEQ(portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_0_DEQ),
											    .CLR(portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_0_CLR),
											    .D_OUT(portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_0_D_OUT),
											    .FULL_N(portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_0_FULL_N),
											    .EMPTY_N(portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_0_EMPTY_N));

  // submodule portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_1
  FIFO2 #(.width(32'd41),
	  .guarded(1'd1)) portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_1(.RST(host_pcieHostTop_ep7_RST_N_epPortalReset),
											    .CLK(host_pcieHostTop_ep7_CLK_epPortalClock),
											    .D_IN(portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_1_D_IN),
											    .ENQ(portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_1_ENQ),
											    .DEQ(portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_1_DEQ),
											    .CLR(portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_1_CLR),
											    .D_OUT(portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_1_D_OUT),
											    .FULL_N(portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_1_FULL_N),
											    .EMPTY_N(portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_1_EMPTY_N));

  // submodule portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_2
  FIFO2 #(.width(32'd41),
	  .guarded(1'd1)) portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_2(.RST(host_pcieHostTop_ep7_RST_N_epPortalReset),
											    .CLK(host_pcieHostTop_ep7_CLK_epPortalClock),
											    .D_IN(portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_2_D_IN),
											    .ENQ(portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_2_ENQ),
											    .DEQ(portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_2_DEQ),
											    .CLR(portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_2_CLR),
											    .D_OUT(portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_2_D_OUT),
											    .FULL_N(portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_2_FULL_N),
											    .EMPTY_N(portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_2_EMPTY_N));

  // submodule portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_3
  FIFO2 #(.width(32'd41),
	  .guarded(1'd1)) portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_3(.RST(host_pcieHostTop_ep7_RST_N_epPortalReset),
											    .CLK(host_pcieHostTop_ep7_CLK_epPortalClock),
											    .D_IN(portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_3_D_IN),
											    .ENQ(portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_3_ENQ),
											    .DEQ(portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_3_DEQ),
											    .CLR(portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_3_CLR),
											    .D_OUT(portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_3_D_OUT),
											    .FULL_N(portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_3_FULL_N),
											    .EMPTY_N(portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_3_EMPTY_N));

  // submodule portalTop_framework_ctrl_mux_rv_ws
  FIFO1 #(.width(32'd2),
	  .guarded(1'd1)) portalTop_framework_ctrl_mux_rv_ws(.RST(host_pcieHostTop_ep7_RST_N_epPortalReset),
							     .CLK(host_pcieHostTop_ep7_CLK_epPortalClock),
							     .D_IN(portalTop_framework_ctrl_mux_rv_ws_D_IN),
							     .ENQ(portalTop_framework_ctrl_mux_rv_ws_ENQ),
							     .DEQ(portalTop_framework_ctrl_mux_rv_ws_DEQ),
							     .CLR(portalTop_framework_ctrl_mux_rv_ws_CLR),
							     .D_OUT(portalTop_framework_ctrl_mux_rv_ws_D_OUT),
							     .FULL_N(portalTop_framework_ctrl_mux_rv_ws_FULL_N),
							     .EMPTY_N(portalTop_framework_ctrl_mux_rv_ws_EMPTY_N));

  // submodule portalTop_lMMUIndicationProxy_rv
  mkMMUIndicationProxySynth portalTop_lMMUIndicationProxy_rv(.id(32'd4),
							     .CLK(host_pcieHostTop_ep7_CLK_epPortalClock),
							     .RST_N(host_pcieHostTop_ep7_RST_N_epPortalReset),
							     .ifc_configResp_sglId(portalTop_lMMUIndicationProxy_rv_ifc_configResp_sglId),
							     .ifc_error_code(portalTop_lMMUIndicationProxy_rv_ifc_error_code),
							     .ifc_error_extra(portalTop_lMMUIndicationProxy_rv_ifc_error_extra),
							     .ifc_error_offset(portalTop_lMMUIndicationProxy_rv_ifc_error_offset),
							     .ifc_error_sglId(portalTop_lMMUIndicationProxy_rv_ifc_error_sglId),
							     .ifc_idResponse_sglId(portalTop_lMMUIndicationProxy_rv_ifc_idResponse_sglId),
							     .portalIfc_num_portals__write_x(portalTop_lMMUIndicationProxy_rv_portalIfc_num_portals__write_x),
							     .portalIfc_slave_read_server_readReq_put(portalTop_lMMUIndicationProxy_rv_portalIfc_slave_read_server_readReq_put),
							     .portalIfc_slave_write_server_writeData_put(portalTop_lMMUIndicationProxy_rv_portalIfc_slave_write_server_writeData_put),
							     .portalIfc_slave_write_server_writeReq_put(portalTop_lMMUIndicationProxy_rv_portalIfc_slave_write_server_writeReq_put),
							     .EN_portalIfc_slave_read_server_readReq_put(portalTop_lMMUIndicationProxy_rv_EN_portalIfc_slave_read_server_readReq_put),
							     .EN_portalIfc_slave_read_server_readData_get(portalTop_lMMUIndicationProxy_rv_EN_portalIfc_slave_read_server_readData_get),
							     .EN_portalIfc_slave_write_server_writeReq_put(portalTop_lMMUIndicationProxy_rv_EN_portalIfc_slave_write_server_writeReq_put),
							     .EN_portalIfc_slave_write_server_writeData_put(portalTop_lMMUIndicationProxy_rv_EN_portalIfc_slave_write_server_writeData_put),
							     .EN_portalIfc_slave_write_server_writeDone_get(portalTop_lMMUIndicationProxy_rv_EN_portalIfc_slave_write_server_writeDone_get),
							     .EN_portalIfc_num_portals__write(portalTop_lMMUIndicationProxy_rv_EN_portalIfc_num_portals__write),
							     .EN_ifc_idResponse(portalTop_lMMUIndicationProxy_rv_EN_ifc_idResponse),
							     .EN_ifc_configResp(portalTop_lMMUIndicationProxy_rv_EN_ifc_configResp),
							     .EN_ifc_error(portalTop_lMMUIndicationProxy_rv_EN_ifc_error),
							     .RDY_portalIfc_slave_read_server_readReq_put(portalTop_lMMUIndicationProxy_rv_RDY_portalIfc_slave_read_server_readReq_put),
							     .portalIfc_slave_read_server_readData_get(portalTop_lMMUIndicationProxy_rv_portalIfc_slave_read_server_readData_get),
							     .RDY_portalIfc_slave_read_server_readData_get(portalTop_lMMUIndicationProxy_rv_RDY_portalIfc_slave_read_server_readData_get),
							     .RDY_portalIfc_slave_write_server_writeReq_put(portalTop_lMMUIndicationProxy_rv_RDY_portalIfc_slave_write_server_writeReq_put),
							     .RDY_portalIfc_slave_write_server_writeData_put(portalTop_lMMUIndicationProxy_rv_RDY_portalIfc_slave_write_server_writeData_put),
							     .portalIfc_slave_write_server_writeDone_get(portalTop_lMMUIndicationProxy_rv_portalIfc_slave_write_server_writeDone_get),
							     .RDY_portalIfc_slave_write_server_writeDone_get(portalTop_lMMUIndicationProxy_rv_RDY_portalIfc_slave_write_server_writeDone_get),
							     .portalIfc_interrupt__read(portalTop_lMMUIndicationProxy_rv_portalIfc_interrupt__read),
							     .RDY_portalIfc_interrupt__read(),
							     .RDY_portalIfc_num_portals__write(),
							     .RDY_ifc_idResponse(portalTop_lMMUIndicationProxy_rv_RDY_ifc_idResponse),
							     .RDY_ifc_configResp(portalTop_lMMUIndicationProxy_rv_RDY_ifc_configResp),
							     .RDY_ifc_error(portalTop_lMMUIndicationProxy_rv_RDY_ifc_error));

  // submodule portalTop_lMMURequestWrapper_dut
  mkMMURequestWrapperMemPortalPipes portalTop_lMMURequestWrapper_dut(.id(32'd2),
								     .CLK(host_pcieHostTop_ep7_CLK_epPortalClock),
								     .RST_N(host_pcieHostTop_ep7_RST_N_epPortalReset),
								     .portalIfc_num_portals__write_x(portalTop_lMMURequestWrapper_dut_portalIfc_num_portals__write_x),
								     .portalIfc_slave_read_server_readReq_put(portalTop_lMMURequestWrapper_dut_portalIfc_slave_read_server_readReq_put),
								     .portalIfc_slave_write_server_writeData_put(portalTop_lMMURequestWrapper_dut_portalIfc_slave_write_server_writeData_put),
								     .portalIfc_slave_write_server_writeReq_put(portalTop_lMMURequestWrapper_dut_portalIfc_slave_write_server_writeReq_put),
								     .EN_pipes_sglist_PipeOut_deq(portalTop_lMMURequestWrapper_dut_EN_pipes_sglist_PipeOut_deq),
								     .EN_pipes_region_PipeOut_deq(portalTop_lMMURequestWrapper_dut_EN_pipes_region_PipeOut_deq),
								     .EN_pipes_idRequest_PipeOut_deq(portalTop_lMMURequestWrapper_dut_EN_pipes_idRequest_PipeOut_deq),
								     .EN_pipes_idReturn_PipeOut_deq(portalTop_lMMURequestWrapper_dut_EN_pipes_idReturn_PipeOut_deq),
								     .EN_pipes_setInterface_PipeOut_deq(portalTop_lMMURequestWrapper_dut_EN_pipes_setInterface_PipeOut_deq),
								     .EN_portalIfc_slave_read_server_readReq_put(portalTop_lMMURequestWrapper_dut_EN_portalIfc_slave_read_server_readReq_put),
								     .EN_portalIfc_slave_read_server_readData_get(portalTop_lMMURequestWrapper_dut_EN_portalIfc_slave_read_server_readData_get),
								     .EN_portalIfc_slave_write_server_writeReq_put(portalTop_lMMURequestWrapper_dut_EN_portalIfc_slave_write_server_writeReq_put),
								     .EN_portalIfc_slave_write_server_writeData_put(portalTop_lMMURequestWrapper_dut_EN_portalIfc_slave_write_server_writeData_put),
								     .EN_portalIfc_slave_write_server_writeDone_get(portalTop_lMMURequestWrapper_dut_EN_portalIfc_slave_write_server_writeDone_get),
								     .EN_portalIfc_num_portals__write(portalTop_lMMURequestWrapper_dut_EN_portalIfc_num_portals__write),
								     .pipes_sglist_PipeOut_first(portalTop_lMMURequestWrapper_dut_pipes_sglist_PipeOut_first),
								     .RDY_pipes_sglist_PipeOut_first(portalTop_lMMURequestWrapper_dut_RDY_pipes_sglist_PipeOut_first),
								     .RDY_pipes_sglist_PipeOut_deq(portalTop_lMMURequestWrapper_dut_RDY_pipes_sglist_PipeOut_deq),
								     .pipes_sglist_PipeOut_notEmpty(),
								     .RDY_pipes_sglist_PipeOut_notEmpty(),
								     .pipes_region_PipeOut_first(portalTop_lMMURequestWrapper_dut_pipes_region_PipeOut_first),
								     .RDY_pipes_region_PipeOut_first(portalTop_lMMURequestWrapper_dut_RDY_pipes_region_PipeOut_first),
								     .RDY_pipes_region_PipeOut_deq(portalTop_lMMURequestWrapper_dut_RDY_pipes_region_PipeOut_deq),
								     .pipes_region_PipeOut_notEmpty(),
								     .RDY_pipes_region_PipeOut_notEmpty(),
								     .pipes_idRequest_PipeOut_first(portalTop_lMMURequestWrapper_dut_pipes_idRequest_PipeOut_first),
								     .RDY_pipes_idRequest_PipeOut_first(portalTop_lMMURequestWrapper_dut_RDY_pipes_idRequest_PipeOut_first),
								     .RDY_pipes_idRequest_PipeOut_deq(portalTop_lMMURequestWrapper_dut_RDY_pipes_idRequest_PipeOut_deq),
								     .pipes_idRequest_PipeOut_notEmpty(),
								     .RDY_pipes_idRequest_PipeOut_notEmpty(),
								     .pipes_idReturn_PipeOut_first(portalTop_lMMURequestWrapper_dut_pipes_idReturn_PipeOut_first),
								     .RDY_pipes_idReturn_PipeOut_first(portalTop_lMMURequestWrapper_dut_RDY_pipes_idReturn_PipeOut_first),
								     .RDY_pipes_idReturn_PipeOut_deq(portalTop_lMMURequestWrapper_dut_RDY_pipes_idReturn_PipeOut_deq),
								     .pipes_idReturn_PipeOut_notEmpty(),
								     .RDY_pipes_idReturn_PipeOut_notEmpty(),
								     .pipes_setInterface_PipeOut_first(portalTop_lMMURequestWrapper_dut_pipes_setInterface_PipeOut_first),
								     .RDY_pipes_setInterface_PipeOut_first(portalTop_lMMURequestWrapper_dut_RDY_pipes_setInterface_PipeOut_first),
								     .RDY_pipes_setInterface_PipeOut_deq(portalTop_lMMURequestWrapper_dut_RDY_pipes_setInterface_PipeOut_deq),
								     .pipes_setInterface_PipeOut_notEmpty(),
								     .RDY_pipes_setInterface_PipeOut_notEmpty(),
								     .RDY_portalIfc_slave_read_server_readReq_put(portalTop_lMMURequestWrapper_dut_RDY_portalIfc_slave_read_server_readReq_put),
								     .portalIfc_slave_read_server_readData_get(portalTop_lMMURequestWrapper_dut_portalIfc_slave_read_server_readData_get),
								     .RDY_portalIfc_slave_read_server_readData_get(portalTop_lMMURequestWrapper_dut_RDY_portalIfc_slave_read_server_readData_get),
								     .RDY_portalIfc_slave_write_server_writeReq_put(portalTop_lMMURequestWrapper_dut_RDY_portalIfc_slave_write_server_writeReq_put),
								     .RDY_portalIfc_slave_write_server_writeData_put(portalTop_lMMURequestWrapper_dut_RDY_portalIfc_slave_write_server_writeData_put),
								     .portalIfc_slave_write_server_writeDone_get(portalTop_lMMURequestWrapper_dut_portalIfc_slave_write_server_writeDone_get),
								     .RDY_portalIfc_slave_write_server_writeDone_get(portalTop_lMMURequestWrapper_dut_RDY_portalIfc_slave_write_server_writeDone_get),
								     .portalIfc_interrupt__read(portalTop_lMMURequestWrapper_dut_portalIfc_interrupt__read),
								     .RDY_portalIfc_interrupt__read(),
								     .RDY_portalIfc_num_portals__write());

  // submodule portalTop_lMMU_mmu
  mkMMUSynth portalTop_lMMU_mmu(.mmuid(4'd0),
				.hostMapped(1'd1),
				.CLK(host_pcieHostTop_ep7_CLK_epPortalClock),
				.RST_N(host_pcieHostTop_ep7_RST_N_epPortalReset),
				.addr_0_request_put(portalTop_lMMU_mmu_addr_0_request_put),
				.addr_1_request_put(portalTop_lMMU_mmu_addr_1_request_put),
				.request_idRequest_fd(portalTop_lMMU_mmu_request_idRequest_fd),
				.request_idReturn_sglId(portalTop_lMMU_mmu_request_idReturn_sglId),
				.request_region_barr0(portalTop_lMMU_mmu_request_region_barr0),
				.request_region_barr12(portalTop_lMMU_mmu_request_region_barr12),
				.request_region_barr4(portalTop_lMMU_mmu_request_region_barr4),
				.request_region_barr8(portalTop_lMMU_mmu_request_region_barr8),
				.request_region_index0(portalTop_lMMU_mmu_request_region_index0),
				.request_region_index12(portalTop_lMMU_mmu_request_region_index12),
				.request_region_index4(portalTop_lMMU_mmu_request_region_index4),
				.request_region_index8(portalTop_lMMU_mmu_request_region_index8),
				.request_region_sglId(portalTop_lMMU_mmu_request_region_sglId),
				.request_setInterface_interfaceId(portalTop_lMMU_mmu_request_setInterface_interfaceId),
				.request_setInterface_sglId(portalTop_lMMU_mmu_request_setInterface_sglId),
				.request_sglist_addr(portalTop_lMMU_mmu_request_sglist_addr),
				.request_sglist_len(portalTop_lMMU_mmu_request_sglist_len),
				.request_sglist_sglId(portalTop_lMMU_mmu_request_sglist_sglId),
				.request_sglist_sglIndex(portalTop_lMMU_mmu_request_sglist_sglIndex),
				.EN_request_sglist(portalTop_lMMU_mmu_EN_request_sglist),
				.EN_request_region(portalTop_lMMU_mmu_EN_request_region),
				.EN_request_idRequest(portalTop_lMMU_mmu_EN_request_idRequest),
				.EN_request_idReturn(portalTop_lMMU_mmu_EN_request_idReturn),
				.EN_request_setInterface(portalTop_lMMU_mmu_EN_request_setInterface),
				.EN_idResponsePipe_deq(portalTop_lMMU_mmu_EN_idResponsePipe_deq),
				.EN_configResponsePipe_deq(portalTop_lMMU_mmu_EN_configResponsePipe_deq),
				.EN_errorPipe_deq(portalTop_lMMU_mmu_EN_errorPipe_deq),
				.EN_addr_0_request_put(portalTop_lMMU_mmu_EN_addr_0_request_put),
				.EN_addr_0_response_get(portalTop_lMMU_mmu_EN_addr_0_response_get),
				.EN_addr_1_request_put(portalTop_lMMU_mmu_EN_addr_1_request_put),
				.EN_addr_1_response_get(portalTop_lMMU_mmu_EN_addr_1_response_get),
				.RDY_request_sglist(portalTop_lMMU_mmu_RDY_request_sglist),
				.RDY_request_region(portalTop_lMMU_mmu_RDY_request_region),
				.RDY_request_idRequest(portalTop_lMMU_mmu_RDY_request_idRequest),
				.RDY_request_idReturn(portalTop_lMMU_mmu_RDY_request_idReturn),
				.RDY_request_setInterface(),
				.idResponsePipe_first(portalTop_lMMU_mmu_idResponsePipe_first),
				.RDY_idResponsePipe_first(portalTop_lMMU_mmu_RDY_idResponsePipe_first),
				.RDY_idResponsePipe_deq(portalTop_lMMU_mmu_RDY_idResponsePipe_deq),
				.idResponsePipe_notEmpty(),
				.RDY_idResponsePipe_notEmpty(),
				.configResponsePipe_first(portalTop_lMMU_mmu_configResponsePipe_first),
				.RDY_configResponsePipe_first(portalTop_lMMU_mmu_RDY_configResponsePipe_first),
				.RDY_configResponsePipe_deq(portalTop_lMMU_mmu_RDY_configResponsePipe_deq),
				.configResponsePipe_notEmpty(),
				.RDY_configResponsePipe_notEmpty(),
				.errorPipe_first(portalTop_lMMU_mmu_errorPipe_first),
				.RDY_errorPipe_first(portalTop_lMMU_mmu_RDY_errorPipe_first),
				.RDY_errorPipe_deq(portalTop_lMMU_mmu_RDY_errorPipe_deq),
				.errorPipe_notEmpty(),
				.RDY_errorPipe_notEmpty(),
				.RDY_addr_0_request_put(portalTop_lMMU_mmu_RDY_addr_0_request_put),
				.addr_0_response_get(portalTop_lMMU_mmu_addr_0_response_get),
				.RDY_addr_0_response_get(portalTop_lMMU_mmu_RDY_addr_0_response_get),
				.RDY_addr_1_request_put(portalTop_lMMU_mmu_RDY_addr_1_request_put),
				.addr_1_response_get(portalTop_lMMU_mmu_addr_1_response_get),
				.RDY_addr_1_response_get(portalTop_lMMU_mmu_RDY_addr_1_response_get));

  // submodule portalTop_lMemServerIndicationProxy_rv
  mkMemServerIndicationProxySynth portalTop_lMemServerIndicationProxy_rv(.id(32'd3),
									 .CLK(host_pcieHostTop_ep7_CLK_epPortalClock),
									 .RST_N(host_pcieHostTop_ep7_RST_N_epPortalReset),
									 .ifc_addrResponse_physAddr(portalTop_lMemServerIndicationProxy_rv_ifc_addrResponse_physAddr),
									 .ifc_error_code(portalTop_lMemServerIndicationProxy_rv_ifc_error_code),
									 .ifc_error_extra(portalTop_lMemServerIndicationProxy_rv_ifc_error_extra),
									 .ifc_error_offset(portalTop_lMemServerIndicationProxy_rv_ifc_error_offset),
									 .ifc_error_sglId(portalTop_lMemServerIndicationProxy_rv_ifc_error_sglId),
									 .ifc_reportMemoryTraffic_words(portalTop_lMemServerIndicationProxy_rv_ifc_reportMemoryTraffic_words),
									 .ifc_reportStateDbg_rec(portalTop_lMemServerIndicationProxy_rv_ifc_reportStateDbg_rec),
									 .portalIfc_num_portals__write_x(portalTop_lMemServerIndicationProxy_rv_portalIfc_num_portals__write_x),
									 .portalIfc_slave_read_server_readReq_put(portalTop_lMemServerIndicationProxy_rv_portalIfc_slave_read_server_readReq_put),
									 .portalIfc_slave_write_server_writeData_put(portalTop_lMemServerIndicationProxy_rv_portalIfc_slave_write_server_writeData_put),
									 .portalIfc_slave_write_server_writeReq_put(portalTop_lMemServerIndicationProxy_rv_portalIfc_slave_write_server_writeReq_put),
									 .EN_portalIfc_slave_read_server_readReq_put(portalTop_lMemServerIndicationProxy_rv_EN_portalIfc_slave_read_server_readReq_put),
									 .EN_portalIfc_slave_read_server_readData_get(portalTop_lMemServerIndicationProxy_rv_EN_portalIfc_slave_read_server_readData_get),
									 .EN_portalIfc_slave_write_server_writeReq_put(portalTop_lMemServerIndicationProxy_rv_EN_portalIfc_slave_write_server_writeReq_put),
									 .EN_portalIfc_slave_write_server_writeData_put(portalTop_lMemServerIndicationProxy_rv_EN_portalIfc_slave_write_server_writeData_put),
									 .EN_portalIfc_slave_write_server_writeDone_get(portalTop_lMemServerIndicationProxy_rv_EN_portalIfc_slave_write_server_writeDone_get),
									 .EN_portalIfc_num_portals__write(portalTop_lMemServerIndicationProxy_rv_EN_portalIfc_num_portals__write),
									 .EN_ifc_addrResponse(portalTop_lMemServerIndicationProxy_rv_EN_ifc_addrResponse),
									 .EN_ifc_reportStateDbg(portalTop_lMemServerIndicationProxy_rv_EN_ifc_reportStateDbg),
									 .EN_ifc_reportMemoryTraffic(portalTop_lMemServerIndicationProxy_rv_EN_ifc_reportMemoryTraffic),
									 .EN_ifc_error(portalTop_lMemServerIndicationProxy_rv_EN_ifc_error),
									 .RDY_portalIfc_slave_read_server_readReq_put(portalTop_lMemServerIndicationProxy_rv_RDY_portalIfc_slave_read_server_readReq_put),
									 .portalIfc_slave_read_server_readData_get(portalTop_lMemServerIndicationProxy_rv_portalIfc_slave_read_server_readData_get),
									 .RDY_portalIfc_slave_read_server_readData_get(portalTop_lMemServerIndicationProxy_rv_RDY_portalIfc_slave_read_server_readData_get),
									 .RDY_portalIfc_slave_write_server_writeReq_put(portalTop_lMemServerIndicationProxy_rv_RDY_portalIfc_slave_write_server_writeReq_put),
									 .RDY_portalIfc_slave_write_server_writeData_put(portalTop_lMemServerIndicationProxy_rv_RDY_portalIfc_slave_write_server_writeData_put),
									 .portalIfc_slave_write_server_writeDone_get(portalTop_lMemServerIndicationProxy_rv_portalIfc_slave_write_server_writeDone_get),
									 .RDY_portalIfc_slave_write_server_writeDone_get(portalTop_lMemServerIndicationProxy_rv_RDY_portalIfc_slave_write_server_writeDone_get),
									 .portalIfc_interrupt__read(portalTop_lMemServerIndicationProxy_rv_portalIfc_interrupt__read),
									 .RDY_portalIfc_interrupt__read(),
									 .RDY_portalIfc_num_portals__write(),
									 .RDY_ifc_addrResponse(portalTop_lMemServerIndicationProxy_rv_RDY_ifc_addrResponse),
									 .RDY_ifc_reportStateDbg(portalTop_lMemServerIndicationProxy_rv_RDY_ifc_reportStateDbg),
									 .RDY_ifc_reportMemoryTraffic(portalTop_lMemServerIndicationProxy_rv_RDY_ifc_reportMemoryTraffic),
									 .RDY_ifc_error(portalTop_lMemServerIndicationProxy_rv_RDY_ifc_error));

  // submodule portalTop_lMemServerRequestWrapper_dut
  mkMemServerRequestWrapperMemPortalPipes portalTop_lMemServerRequestWrapper_dut(.id(32'd1),
										 .CLK(host_pcieHostTop_ep7_CLK_epPortalClock),
										 .RST_N(host_pcieHostTop_ep7_RST_N_epPortalReset),
										 .portalIfc_num_portals__write_x(portalTop_lMemServerRequestWrapper_dut_portalIfc_num_portals__write_x),
										 .portalIfc_slave_read_server_readReq_put(portalTop_lMemServerRequestWrapper_dut_portalIfc_slave_read_server_readReq_put),
										 .portalIfc_slave_write_server_writeData_put(portalTop_lMemServerRequestWrapper_dut_portalIfc_slave_write_server_writeData_put),
										 .portalIfc_slave_write_server_writeReq_put(portalTop_lMemServerRequestWrapper_dut_portalIfc_slave_write_server_writeReq_put),
										 .EN_pipes_addrTrans_PipeOut_deq(portalTop_lMemServerRequestWrapper_dut_EN_pipes_addrTrans_PipeOut_deq),
										 .EN_pipes_setTileState_PipeOut_deq(portalTop_lMemServerRequestWrapper_dut_EN_pipes_setTileState_PipeOut_deq),
										 .EN_pipes_stateDbg_PipeOut_deq(portalTop_lMemServerRequestWrapper_dut_EN_pipes_stateDbg_PipeOut_deq),
										 .EN_pipes_memoryTraffic_PipeOut_deq(portalTop_lMemServerRequestWrapper_dut_EN_pipes_memoryTraffic_PipeOut_deq),
										 .EN_portalIfc_slave_read_server_readReq_put(portalTop_lMemServerRequestWrapper_dut_EN_portalIfc_slave_read_server_readReq_put),
										 .EN_portalIfc_slave_read_server_readData_get(portalTop_lMemServerRequestWrapper_dut_EN_portalIfc_slave_read_server_readData_get),
										 .EN_portalIfc_slave_write_server_writeReq_put(portalTop_lMemServerRequestWrapper_dut_EN_portalIfc_slave_write_server_writeReq_put),
										 .EN_portalIfc_slave_write_server_writeData_put(portalTop_lMemServerRequestWrapper_dut_EN_portalIfc_slave_write_server_writeData_put),
										 .EN_portalIfc_slave_write_server_writeDone_get(portalTop_lMemServerRequestWrapper_dut_EN_portalIfc_slave_write_server_writeDone_get),
										 .EN_portalIfc_num_portals__write(portalTop_lMemServerRequestWrapper_dut_EN_portalIfc_num_portals__write),
										 .pipes_addrTrans_PipeOut_first(portalTop_lMemServerRequestWrapper_dut_pipes_addrTrans_PipeOut_first),
										 .RDY_pipes_addrTrans_PipeOut_first(portalTop_lMemServerRequestWrapper_dut_RDY_pipes_addrTrans_PipeOut_first),
										 .RDY_pipes_addrTrans_PipeOut_deq(portalTop_lMemServerRequestWrapper_dut_RDY_pipes_addrTrans_PipeOut_deq),
										 .pipes_addrTrans_PipeOut_notEmpty(),
										 .RDY_pipes_addrTrans_PipeOut_notEmpty(),
										 .pipes_setTileState_PipeOut_first(portalTop_lMemServerRequestWrapper_dut_pipes_setTileState_PipeOut_first),
										 .RDY_pipes_setTileState_PipeOut_first(portalTop_lMemServerRequestWrapper_dut_RDY_pipes_setTileState_PipeOut_first),
										 .RDY_pipes_setTileState_PipeOut_deq(portalTop_lMemServerRequestWrapper_dut_RDY_pipes_setTileState_PipeOut_deq),
										 .pipes_setTileState_PipeOut_notEmpty(),
										 .RDY_pipes_setTileState_PipeOut_notEmpty(),
										 .pipes_stateDbg_PipeOut_first(portalTop_lMemServerRequestWrapper_dut_pipes_stateDbg_PipeOut_first),
										 .RDY_pipes_stateDbg_PipeOut_first(portalTop_lMemServerRequestWrapper_dut_RDY_pipes_stateDbg_PipeOut_first),
										 .RDY_pipes_stateDbg_PipeOut_deq(portalTop_lMemServerRequestWrapper_dut_RDY_pipes_stateDbg_PipeOut_deq),
										 .pipes_stateDbg_PipeOut_notEmpty(),
										 .RDY_pipes_stateDbg_PipeOut_notEmpty(),
										 .pipes_memoryTraffic_PipeOut_first(portalTop_lMemServerRequestWrapper_dut_pipes_memoryTraffic_PipeOut_first),
										 .RDY_pipes_memoryTraffic_PipeOut_first(portalTop_lMemServerRequestWrapper_dut_RDY_pipes_memoryTraffic_PipeOut_first),
										 .RDY_pipes_memoryTraffic_PipeOut_deq(portalTop_lMemServerRequestWrapper_dut_RDY_pipes_memoryTraffic_PipeOut_deq),
										 .pipes_memoryTraffic_PipeOut_notEmpty(),
										 .RDY_pipes_memoryTraffic_PipeOut_notEmpty(),
										 .RDY_portalIfc_slave_read_server_readReq_put(portalTop_lMemServerRequestWrapper_dut_RDY_portalIfc_slave_read_server_readReq_put),
										 .portalIfc_slave_read_server_readData_get(portalTop_lMemServerRequestWrapper_dut_portalIfc_slave_read_server_readData_get),
										 .RDY_portalIfc_slave_read_server_readData_get(portalTop_lMemServerRequestWrapper_dut_RDY_portalIfc_slave_read_server_readData_get),
										 .RDY_portalIfc_slave_write_server_writeReq_put(portalTop_lMemServerRequestWrapper_dut_RDY_portalIfc_slave_write_server_writeReq_put),
										 .RDY_portalIfc_slave_write_server_writeData_put(portalTop_lMemServerRequestWrapper_dut_RDY_portalIfc_slave_write_server_writeData_put),
										 .portalIfc_slave_write_server_writeDone_get(portalTop_lMemServerRequestWrapper_dut_portalIfc_slave_write_server_writeDone_get),
										 .RDY_portalIfc_slave_write_server_writeDone_get(portalTop_lMemServerRequestWrapper_dut_RDY_portalIfc_slave_write_server_writeDone_get),
										 .portalIfc_interrupt__read(portalTop_lMemServerRequestWrapper_dut_portalIfc_interrupt__read),
										 .RDY_portalIfc_interrupt__read(),
										 .RDY_portalIfc_num_portals__write());

  // submodule portalTop_lMemServer_reader_addrReqFifo
  FIFO2 #(.width(32'd32),
	  .guarded(1'd1)) portalTop_lMemServer_reader_addrReqFifo(.RST(host_pcieHostTop_ep7_RST_N_epPortalReset),
								  .CLK(host_pcieHostTop_ep7_CLK_epPortalClock),
								  .D_IN(portalTop_lMemServer_reader_addrReqFifo_D_IN),
								  .ENQ(portalTop_lMemServer_reader_addrReqFifo_ENQ),
								  .DEQ(portalTop_lMemServer_reader_addrReqFifo_DEQ),
								  .CLR(portalTop_lMemServer_reader_addrReqFifo_CLR),
								  .D_OUT(portalTop_lMemServer_reader_addrReqFifo_D_OUT),
								  .FULL_N(),
								  .EMPTY_N(portalTop_lMemServer_reader_addrReqFifo_EMPTY_N));

  // submodule portalTop_lMemServer_reader_mmu_servers_0_tokFifo
  SizedFIFO #(.p1width(32'd1),
	      .p2depth(32'd9),
	      .p3cntr_width(32'd3),
	      .guarded(1'd1)) portalTop_lMemServer_reader_mmu_servers_0_tokFifo(.RST(host_pcieHostTop_ep7_RST_N_epPortalReset),
										.CLK(host_pcieHostTop_ep7_CLK_epPortalClock),
										.D_IN(portalTop_lMemServer_reader_mmu_servers_0_tokFifo_D_IN),
										.ENQ(portalTop_lMemServer_reader_mmu_servers_0_tokFifo_ENQ),
										.DEQ(portalTop_lMemServer_reader_mmu_servers_0_tokFifo_DEQ),
										.CLR(portalTop_lMemServer_reader_mmu_servers_0_tokFifo_CLR),
										.D_OUT(portalTop_lMemServer_reader_mmu_servers_0_tokFifo_D_OUT),
										.FULL_N(portalTop_lMemServer_reader_mmu_servers_0_tokFifo_FULL_N),
										.EMPTY_N(portalTop_lMemServer_reader_mmu_servers_0_tokFifo_EMPTY_N));

  // submodule portalTop_lMemServer_reader_readers_0_clientBurstLen
  RegFile #(.addr_width(32'd4),
	    .data_width(32'd11),
	    .lo(4'h0),
	    .hi(4'd15)) portalTop_lMemServer_reader_readers_0_clientBurstLen(.CLK(host_pcieHostTop_ep7_CLK_epPortalClock),
									     .ADDR_1(portalTop_lMemServer_reader_readers_0_clientBurstLen_ADDR_1),
									     .ADDR_2(portalTop_lMemServer_reader_readers_0_clientBurstLen_ADDR_2),
									     .ADDR_3(portalTop_lMemServer_reader_readers_0_clientBurstLen_ADDR_3),
									     .ADDR_4(portalTop_lMemServer_reader_readers_0_clientBurstLen_ADDR_4),
									     .ADDR_5(portalTop_lMemServer_reader_readers_0_clientBurstLen_ADDR_5),
									     .ADDR_IN(portalTop_lMemServer_reader_readers_0_clientBurstLen_ADDR_IN),
									     .D_IN(portalTop_lMemServer_reader_readers_0_clientBurstLen_D_IN),
									     .WE(portalTop_lMemServer_reader_readers_0_clientBurstLen_WE),
									     .D_OUT_1(portalTop_lMemServer_reader_readers_0_clientBurstLen_D_OUT_1),
									     .D_OUT_2(),
									     .D_OUT_3(),
									     .D_OUT_4(),
									     .D_OUT_5());

  // submodule portalTop_lMemServer_reader_readers_0_clientData_memory
  BRAM2 #(.PIPELINED(1'd1),
	  .ADDR_WIDTH(32'd11),
	  .DATA_WIDTH(32'd71),
	  .MEMSIZE(12'd2048)) portalTop_lMemServer_reader_readers_0_clientData_memory(.CLKA(host_pcieHostTop_ep7_CLK_epPortalClock),
										      .CLKB(host_pcieHostTop_ep7_CLK_epPortalClock),
										      .ADDRA(portalTop_lMemServer_reader_readers_0_clientData_memory_ADDRA),
										      .ADDRB(portalTop_lMemServer_reader_readers_0_clientData_memory_ADDRB),
										      .DIA(portalTop_lMemServer_reader_readers_0_clientData_memory_DIA),
										      .DIB(portalTop_lMemServer_reader_readers_0_clientData_memory_DIB),
										      .WEA(portalTop_lMemServer_reader_readers_0_clientData_memory_WEA),
										      .WEB(portalTop_lMemServer_reader_readers_0_clientData_memory_WEB),
										      .ENA(portalTop_lMemServer_reader_readers_0_clientData_memory_ENA),
										      .ENB(portalTop_lMemServer_reader_readers_0_clientData_memory_ENB),
										      .DOA(portalTop_lMemServer_reader_readers_0_clientData_memory_DOA),
										      .DOB(portalTop_lMemServer_reader_readers_0_clientData_memory_DOB));

  // submodule portalTop_lMemServer_reader_readers_0_clientData_serverAdapterA_outDataCore
  SizedFIFO #(.p1width(32'd71),
	      .p2depth(32'd3),
	      .p3cntr_width(32'd1),
	      .guarded(1'd1)) portalTop_lMemServer_reader_readers_0_clientData_serverAdapterA_outDataCore(.RST(host_pcieHostTop_ep7_RST_N_epPortalReset),
													  .CLK(host_pcieHostTop_ep7_CLK_epPortalClock),
													  .D_IN(portalTop_lMemServer_reader_readers_0_clientData_serverAdapterA_outDataCore_D_IN),
													  .ENQ(portalTop_lMemServer_reader_readers_0_clientData_serverAdapterA_outDataCore_ENQ),
													  .DEQ(portalTop_lMemServer_reader_readers_0_clientData_serverAdapterA_outDataCore_DEQ),
													  .CLR(portalTop_lMemServer_reader_readers_0_clientData_serverAdapterA_outDataCore_CLR),
													  .D_OUT(),
													  .FULL_N(portalTop_lMemServer_reader_readers_0_clientData_serverAdapterA_outDataCore_FULL_N),
													  .EMPTY_N());

  // submodule portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_outDataCore
  SizedFIFO #(.p1width(32'd71),
	      .p2depth(32'd3),
	      .p3cntr_width(32'd1),
	      .guarded(1'd1)) portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_outDataCore(.RST(host_pcieHostTop_ep7_RST_N_epPortalReset),
													  .CLK(host_pcieHostTop_ep7_CLK_epPortalClock),
													  .D_IN(portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_outDataCore_D_IN),
													  .ENQ(portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_outDataCore_ENQ),
													  .DEQ(portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_outDataCore_DEQ),
													  .CLR(portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_outDataCore_CLR),
													  .D_OUT(portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_outDataCore_D_OUT),
													  .FULL_N(portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_outDataCore_FULL_N),
													  .EMPTY_N(portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_outDataCore_EMPTY_N));

  // submodule portalTop_lMemServer_reader_readers_0_clientRequest
  SizedFIFO #(.p1width(32'd89),
	      .p2depth(32'd9),
	      .p3cntr_width(32'd3),
	      .guarded(1'd1)) portalTop_lMemServer_reader_readers_0_clientRequest(.RST(host_pcieHostTop_ep7_RST_N_epPortalReset),
										  .CLK(host_pcieHostTop_ep7_CLK_epPortalClock),
										  .D_IN(portalTop_lMemServer_reader_readers_0_clientRequest_D_IN),
										  .ENQ(portalTop_lMemServer_reader_readers_0_clientRequest_ENQ),
										  .DEQ(portalTop_lMemServer_reader_readers_0_clientRequest_DEQ),
										  .CLR(portalTop_lMemServer_reader_readers_0_clientRequest_CLR),
										  .D_OUT(portalTop_lMemServer_reader_readers_0_clientRequest_D_OUT),
										  .FULL_N(portalTop_lMemServer_reader_readers_0_clientRequest_FULL_N),
										  .EMPTY_N(portalTop_lMemServer_reader_readers_0_clientRequest_EMPTY_N));

  // submodule portalTop_lMemServer_reader_readers_0_clientSelect
  FIFO2 #(.width(32'd2),
	  .guarded(1'd1)) portalTop_lMemServer_reader_readers_0_clientSelect(.RST(host_pcieHostTop_ep7_RST_N_epPortalReset),
									     .CLK(host_pcieHostTop_ep7_CLK_epPortalClock),
									     .D_IN(portalTop_lMemServer_reader_readers_0_clientSelect_D_IN),
									     .ENQ(portalTop_lMemServer_reader_readers_0_clientSelect_ENQ),
									     .DEQ(portalTop_lMemServer_reader_readers_0_clientSelect_DEQ),
									     .CLR(portalTop_lMemServer_reader_readers_0_clientSelect_CLR),
									     .D_OUT(portalTop_lMemServer_reader_readers_0_clientSelect_D_OUT),
									     .FULL_N(portalTop_lMemServer_reader_readers_0_clientSelect_FULL_N),
									     .EMPTY_N(portalTop_lMemServer_reader_readers_0_clientSelect_EMPTY_N));

  // submodule portalTop_lMemServer_reader_readers_0_dmaErrorFifo
  FIFO2 #(.width(32'd35),
	  .guarded(1'd1)) portalTop_lMemServer_reader_readers_0_dmaErrorFifo(.RST(host_pcieHostTop_ep7_RST_N_epPortalReset),
									     .CLK(host_pcieHostTop_ep7_CLK_epPortalClock),
									     .D_IN(portalTop_lMemServer_reader_readers_0_dmaErrorFifo_D_IN),
									     .ENQ(portalTop_lMemServer_reader_readers_0_dmaErrorFifo_ENQ),
									     .DEQ(portalTop_lMemServer_reader_readers_0_dmaErrorFifo_DEQ),
									     .CLR(portalTop_lMemServer_reader_readers_0_dmaErrorFifo_CLR),
									     .D_OUT(portalTop_lMemServer_reader_readers_0_dmaErrorFifo_D_OUT),
									     .FULL_N(portalTop_lMemServer_reader_readers_0_dmaErrorFifo_FULL_N),
									     .EMPTY_N(portalTop_lMemServer_reader_readers_0_dmaErrorFifo_EMPTY_N));

  // submodule portalTop_lMemServer_reader_readers_0_serverData
  FIFO2 #(.width(32'd71),
	  .guarded(1'd1)) portalTop_lMemServer_reader_readers_0_serverData(.RST(host_pcieHostTop_ep7_RST_N_epPortalReset),
									   .CLK(host_pcieHostTop_ep7_CLK_epPortalClock),
									   .D_IN(portalTop_lMemServer_reader_readers_0_serverData_D_IN),
									   .ENQ(portalTop_lMemServer_reader_readers_0_serverData_ENQ),
									   .DEQ(portalTop_lMemServer_reader_readers_0_serverData_DEQ),
									   .CLR(portalTop_lMemServer_reader_readers_0_serverData_CLR),
									   .D_OUT(portalTop_lMemServer_reader_readers_0_serverData_D_OUT),
									   .FULL_N(portalTop_lMemServer_reader_readers_0_serverData_FULL_N),
									   .EMPTY_N(portalTop_lMemServer_reader_readers_0_serverData_EMPTY_N));

  // submodule portalTop_lMemServer_reader_readers_0_serverProcessing_memory
  BRAM2 #(.PIPELINED(1'd1),
	  .ADDR_WIDTH(32'd4),
	  .DATA_WIDTH(32'd24),
	  .MEMSIZE(5'd16)) portalTop_lMemServer_reader_readers_0_serverProcessing_memory(.CLKA(host_pcieHostTop_ep7_CLK_epPortalClock),
											 .CLKB(host_pcieHostTop_ep7_CLK_epPortalClock),
											 .ADDRA(portalTop_lMemServer_reader_readers_0_serverProcessing_memory_ADDRA),
											 .ADDRB(portalTop_lMemServer_reader_readers_0_serverProcessing_memory_ADDRB),
											 .DIA(portalTop_lMemServer_reader_readers_0_serverProcessing_memory_DIA),
											 .DIB(portalTop_lMemServer_reader_readers_0_serverProcessing_memory_DIB),
											 .WEA(portalTop_lMemServer_reader_readers_0_serverProcessing_memory_WEA),
											 .WEB(portalTop_lMemServer_reader_readers_0_serverProcessing_memory_WEB),
											 .ENA(portalTop_lMemServer_reader_readers_0_serverProcessing_memory_ENA),
											 .ENB(portalTop_lMemServer_reader_readers_0_serverProcessing_memory_ENB),
											 .DOA(portalTop_lMemServer_reader_readers_0_serverProcessing_memory_DOA),
											 .DOB(portalTop_lMemServer_reader_readers_0_serverProcessing_memory_DOB));

  // submodule portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_outDataCore
  SizedFIFO #(.p1width(32'd24),
	      .p2depth(32'd3),
	      .p3cntr_width(32'd1),
	      .guarded(1'd1)) portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_outDataCore(.RST(host_pcieHostTop_ep7_RST_N_epPortalReset),
														.CLK(host_pcieHostTop_ep7_CLK_epPortalClock),
														.D_IN(portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_outDataCore_D_IN),
														.ENQ(portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_outDataCore_ENQ),
														.DEQ(portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_outDataCore_DEQ),
														.CLR(portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_outDataCore_CLR),
														.D_OUT(portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_outDataCore_D_OUT),
														.FULL_N(portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_outDataCore_FULL_N),
														.EMPTY_N(portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_outDataCore_EMPTY_N));

  // submodule portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_outDataCore
  SizedFIFO #(.p1width(32'd24),
	      .p2depth(32'd3),
	      .p3cntr_width(32'd1),
	      .guarded(1'd1)) portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_outDataCore(.RST(host_pcieHostTop_ep7_RST_N_epPortalReset),
														.CLK(host_pcieHostTop_ep7_CLK_epPortalClock),
														.D_IN(portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_outDataCore_D_IN),
														.ENQ(portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_outDataCore_ENQ),
														.DEQ(portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_outDataCore_DEQ),
														.CLR(portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_outDataCore_CLR),
														.D_OUT(portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_outDataCore_D_OUT),
														.FULL_N(portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_outDataCore_FULL_N),
														.EMPTY_N(portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_outDataCore_EMPTY_N));

  // submodule portalTop_lMemServer_reader_readers_0_serverRequest
  FIFO2 #(.width(32'd135),
	  .guarded(1'd1)) portalTop_lMemServer_reader_readers_0_serverRequest(.RST(host_pcieHostTop_ep7_RST_N_epPortalReset),
									      .CLK(host_pcieHostTop_ep7_CLK_epPortalClock),
									      .D_IN(portalTop_lMemServer_reader_readers_0_serverRequest_D_IN),
									      .ENQ(portalTop_lMemServer_reader_readers_0_serverRequest_ENQ),
									      .DEQ(portalTop_lMemServer_reader_readers_0_serverRequest_DEQ),
									      .CLR(portalTop_lMemServer_reader_readers_0_serverRequest_CLR),
									      .D_OUT(portalTop_lMemServer_reader_readers_0_serverRequest_D_OUT),
									      .FULL_N(portalTop_lMemServer_reader_readers_0_serverRequest_FULL_N),
									      .EMPTY_N(portalTop_lMemServer_reader_readers_0_serverRequest_EMPTY_N));

  // submodule portalTop_lMemServer_reader_readers_0_serverTag
  FIFO2 #(.width(32'd4),
	  .guarded(1'd1)) portalTop_lMemServer_reader_readers_0_serverTag(.RST(host_pcieHostTop_ep7_RST_N_epPortalReset),
									  .CLK(host_pcieHostTop_ep7_CLK_epPortalClock),
									  .D_IN(portalTop_lMemServer_reader_readers_0_serverTag_D_IN),
									  .ENQ(portalTop_lMemServer_reader_readers_0_serverTag_ENQ),
									  .DEQ(portalTop_lMemServer_reader_readers_0_serverTag_DEQ),
									  .CLR(portalTop_lMemServer_reader_readers_0_serverTag_CLR),
									  .D_OUT(portalTop_lMemServer_reader_readers_0_serverTag_D_OUT),
									  .FULL_N(portalTop_lMemServer_reader_readers_0_serverTag_FULL_N),
									  .EMPTY_N(portalTop_lMemServer_reader_readers_0_serverTag_EMPTY_N));

  // submodule portalTop_lMemServer_reader_readers_0_tag_gen_comp_fifo
  FIFO2 #(.width(32'd4),
	  .guarded(1'd1)) portalTop_lMemServer_reader_readers_0_tag_gen_comp_fifo(.RST(host_pcieHostTop_ep7_RST_N_epPortalReset),
										  .CLK(host_pcieHostTop_ep7_CLK_epPortalClock),
										  .D_IN(portalTop_lMemServer_reader_readers_0_tag_gen_comp_fifo_D_IN),
										  .ENQ(portalTop_lMemServer_reader_readers_0_tag_gen_comp_fifo_ENQ),
										  .DEQ(portalTop_lMemServer_reader_readers_0_tag_gen_comp_fifo_DEQ),
										  .CLR(portalTop_lMemServer_reader_readers_0_tag_gen_comp_fifo_CLR),
										  .D_OUT(portalTop_lMemServer_reader_readers_0_tag_gen_comp_fifo_D_OUT),
										  .FULL_N(portalTop_lMemServer_reader_readers_0_tag_gen_comp_fifo_FULL_N),
										  .EMPTY_N(portalTop_lMemServer_reader_readers_0_tag_gen_comp_fifo_EMPTY_N));

  // submodule portalTop_lMemServer_reader_readers_0_tag_gen_retFifo
  FIFO2 #(.width(32'd4),
	  .guarded(1'd1)) portalTop_lMemServer_reader_readers_0_tag_gen_retFifo(.RST(host_pcieHostTop_ep7_RST_N_epPortalReset),
										.CLK(host_pcieHostTop_ep7_CLK_epPortalClock),
										.D_IN(portalTop_lMemServer_reader_readers_0_tag_gen_retFifo_D_IN),
										.ENQ(portalTop_lMemServer_reader_readers_0_tag_gen_retFifo_ENQ),
										.DEQ(portalTop_lMemServer_reader_readers_0_tag_gen_retFifo_DEQ),
										.CLR(portalTop_lMemServer_reader_readers_0_tag_gen_retFifo_CLR),
										.D_OUT(portalTop_lMemServer_reader_readers_0_tag_gen_retFifo_D_OUT),
										.FULL_N(portalTop_lMemServer_reader_readers_0_tag_gen_retFifo_FULL_N),
										.EMPTY_N(portalTop_lMemServer_reader_readers_0_tag_gen_retFifo_EMPTY_N));

  // submodule portalTop_lMemServer_reader_readers_0_tag_gen_tagFifo
  FIFO2 #(.width(32'd4),
	  .guarded(1'd1)) portalTop_lMemServer_reader_readers_0_tag_gen_tagFifo(.RST(host_pcieHostTop_ep7_RST_N_epPortalReset),
										.CLK(host_pcieHostTop_ep7_CLK_epPortalClock),
										.D_IN(portalTop_lMemServer_reader_readers_0_tag_gen_tagFifo_D_IN),
										.ENQ(portalTop_lMemServer_reader_readers_0_tag_gen_tagFifo_ENQ),
										.DEQ(portalTop_lMemServer_reader_readers_0_tag_gen_tagFifo_DEQ),
										.CLR(portalTop_lMemServer_reader_readers_0_tag_gen_tagFifo_CLR),
										.D_OUT(portalTop_lMemServer_reader_readers_0_tag_gen_tagFifo_D_OUT),
										.FULL_N(portalTop_lMemServer_reader_readers_0_tag_gen_tagFifo_FULL_N),
										.EMPTY_N(portalTop_lMemServer_reader_readers_0_tag_gen_tagFifo_EMPTY_N));

  // submodule portalTop_lMemServer_writer_addrReqFifo
  FIFO2 #(.width(32'd32),
	  .guarded(1'd1)) portalTop_lMemServer_writer_addrReqFifo(.RST(host_pcieHostTop_ep7_RST_N_epPortalReset),
								  .CLK(host_pcieHostTop_ep7_CLK_epPortalClock),
								  .D_IN(portalTop_lMemServer_writer_addrReqFifo_D_IN),
								  .ENQ(portalTop_lMemServer_writer_addrReqFifo_ENQ),
								  .DEQ(portalTop_lMemServer_writer_addrReqFifo_DEQ),
								  .CLR(portalTop_lMemServer_writer_addrReqFifo_CLR),
								  .D_OUT(portalTop_lMemServer_writer_addrReqFifo_D_OUT),
								  .FULL_N(portalTop_lMemServer_writer_addrReqFifo_FULL_N),
								  .EMPTY_N(portalTop_lMemServer_writer_addrReqFifo_EMPTY_N));

  // submodule portalTop_lMemServer_writer_mmu_servers_0_tokFifo
  SizedFIFO #(.p1width(32'd1),
	      .p2depth(32'd9),
	      .p3cntr_width(32'd3),
	      .guarded(1'd1)) portalTop_lMemServer_writer_mmu_servers_0_tokFifo(.RST(host_pcieHostTop_ep7_RST_N_epPortalReset),
										.CLK(host_pcieHostTop_ep7_CLK_epPortalClock),
										.D_IN(portalTop_lMemServer_writer_mmu_servers_0_tokFifo_D_IN),
										.ENQ(portalTop_lMemServer_writer_mmu_servers_0_tokFifo_ENQ),
										.DEQ(portalTop_lMemServer_writer_mmu_servers_0_tokFifo_DEQ),
										.CLR(portalTop_lMemServer_writer_mmu_servers_0_tokFifo_CLR),
										.D_OUT(portalTop_lMemServer_writer_mmu_servers_0_tokFifo_D_OUT),
										.FULL_N(portalTop_lMemServer_writer_mmu_servers_0_tokFifo_FULL_N),
										.EMPTY_N(portalTop_lMemServer_writer_mmu_servers_0_tokFifo_EMPTY_N));

  // submodule portalTop_lMemServer_writer_writers_0_clientRequest
  SizedFIFO #(.p1width(32'd89),
	      .p2depth(32'd9),
	      .p3cntr_width(32'd3),
	      .guarded(1'd1)) portalTop_lMemServer_writer_writers_0_clientRequest(.RST(host_pcieHostTop_ep7_RST_N_epPortalReset),
										  .CLK(host_pcieHostTop_ep7_CLK_epPortalClock),
										  .D_IN(portalTop_lMemServer_writer_writers_0_clientRequest_D_IN),
										  .ENQ(portalTop_lMemServer_writer_writers_0_clientRequest_ENQ),
										  .DEQ(portalTop_lMemServer_writer_writers_0_clientRequest_DEQ),
										  .CLR(portalTop_lMemServer_writer_writers_0_clientRequest_CLR),
										  .D_OUT(portalTop_lMemServer_writer_writers_0_clientRequest_D_OUT),
										  .FULL_N(portalTop_lMemServer_writer_writers_0_clientRequest_FULL_N),
										  .EMPTY_N(portalTop_lMemServer_writer_writers_0_clientRequest_EMPTY_N));

  // submodule portalTop_lMemServer_writer_writers_0_clientResponse
  FIFO2 #(.width(32'd7),
	  .guarded(1'd1)) portalTop_lMemServer_writer_writers_0_clientResponse(.RST(host_pcieHostTop_ep7_RST_N_epPortalReset),
									       .CLK(host_pcieHostTop_ep7_CLK_epPortalClock),
									       .D_IN(portalTop_lMemServer_writer_writers_0_clientResponse_D_IN),
									       .ENQ(portalTop_lMemServer_writer_writers_0_clientResponse_ENQ),
									       .DEQ(portalTop_lMemServer_writer_writers_0_clientResponse_DEQ),
									       .CLR(portalTop_lMemServer_writer_writers_0_clientResponse_CLR),
									       .D_OUT(portalTop_lMemServer_writer_writers_0_clientResponse_D_OUT),
									       .FULL_N(portalTop_lMemServer_writer_writers_0_clientResponse_FULL_N),
									       .EMPTY_N(portalTop_lMemServer_writer_writers_0_clientResponse_EMPTY_N));

  // submodule portalTop_lMemServer_writer_writers_0_clientWriteData_0
  FIFO2 #(.width(32'd71),
	  .guarded(1'd1)) portalTop_lMemServer_writer_writers_0_clientWriteData_0(.RST(host_pcieHostTop_ep7_RST_N_epPortalReset),
										  .CLK(host_pcieHostTop_ep7_CLK_epPortalClock),
										  .D_IN(portalTop_lMemServer_writer_writers_0_clientWriteData_0_D_IN),
										  .ENQ(portalTop_lMemServer_writer_writers_0_clientWriteData_0_ENQ),
										  .DEQ(portalTop_lMemServer_writer_writers_0_clientWriteData_0_DEQ),
										  .CLR(portalTop_lMemServer_writer_writers_0_clientWriteData_0_CLR),
										  .D_OUT(portalTop_lMemServer_writer_writers_0_clientWriteData_0_D_OUT),
										  .FULL_N(portalTop_lMemServer_writer_writers_0_clientWriteData_0_FULL_N),
										  .EMPTY_N(portalTop_lMemServer_writer_writers_0_clientWriteData_0_EMPTY_N));

  // submodule portalTop_lMemServer_writer_writers_0_clientWriteData_1
  FIFO2 #(.width(32'd71),
	  .guarded(1'd1)) portalTop_lMemServer_writer_writers_0_clientWriteData_1(.RST(host_pcieHostTop_ep7_RST_N_epPortalReset),
										  .CLK(host_pcieHostTop_ep7_CLK_epPortalClock),
										  .D_IN(portalTop_lMemServer_writer_writers_0_clientWriteData_1_D_IN),
										  .ENQ(portalTop_lMemServer_writer_writers_0_clientWriteData_1_ENQ),
										  .DEQ(portalTop_lMemServer_writer_writers_0_clientWriteData_1_DEQ),
										  .CLR(portalTop_lMemServer_writer_writers_0_clientWriteData_1_CLR),
										  .D_OUT(portalTop_lMemServer_writer_writers_0_clientWriteData_1_D_OUT),
										  .FULL_N(portalTop_lMemServer_writer_writers_0_clientWriteData_1_FULL_N),
										  .EMPTY_N(portalTop_lMemServer_writer_writers_0_clientWriteData_1_EMPTY_N));

  // submodule portalTop_lMemServer_writer_writers_0_dmaErrorFifo
  FIFO2 #(.width(32'd35),
	  .guarded(1'd1)) portalTop_lMemServer_writer_writers_0_dmaErrorFifo(.RST(host_pcieHostTop_ep7_RST_N_epPortalReset),
									     .CLK(host_pcieHostTop_ep7_CLK_epPortalClock),
									     .D_IN(portalTop_lMemServer_writer_writers_0_dmaErrorFifo_D_IN),
									     .ENQ(portalTop_lMemServer_writer_writers_0_dmaErrorFifo_ENQ),
									     .DEQ(portalTop_lMemServer_writer_writers_0_dmaErrorFifo_DEQ),
									     .CLR(portalTop_lMemServer_writer_writers_0_dmaErrorFifo_CLR),
									     .D_OUT(portalTop_lMemServer_writer_writers_0_dmaErrorFifo_D_OUT),
									     .FULL_N(portalTop_lMemServer_writer_writers_0_dmaErrorFifo_FULL_N),
									     .EMPTY_N(portalTop_lMemServer_writer_writers_0_dmaErrorFifo_EMPTY_N));

  // submodule portalTop_lMemServer_writer_writers_0_memDataFifo
  FIFO2 #(.width(32'd71),
	  .guarded(1'd1)) portalTop_lMemServer_writer_writers_0_memDataFifo(.RST(host_pcieHostTop_ep7_RST_N_epPortalReset),
									    .CLK(host_pcieHostTop_ep7_CLK_epPortalClock),
									    .D_IN(portalTop_lMemServer_writer_writers_0_memDataFifo_D_IN),
									    .ENQ(portalTop_lMemServer_writer_writers_0_memDataFifo_ENQ),
									    .DEQ(portalTop_lMemServer_writer_writers_0_memDataFifo_DEQ),
									    .CLR(portalTop_lMemServer_writer_writers_0_memDataFifo_CLR),
									    .D_OUT(portalTop_lMemServer_writer_writers_0_memDataFifo_D_OUT),
									    .FULL_N(portalTop_lMemServer_writer_writers_0_memDataFifo_FULL_N),
									    .EMPTY_N(portalTop_lMemServer_writer_writers_0_memDataFifo_EMPTY_N));

  // submodule portalTop_lMemServer_writer_writers_0_respFifos_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd4),
	  .DATA_WIDTH(32'd7),
	  .MEMSIZE(5'd16)) portalTop_lMemServer_writer_writers_0_respFifos_memory(.CLKA(host_pcieHostTop_ep7_CLK_epPortalClock),
										  .CLKB(host_pcieHostTop_ep7_CLK_epPortalClock),
										  .ADDRA(portalTop_lMemServer_writer_writers_0_respFifos_memory_ADDRA),
										  .ADDRB(portalTop_lMemServer_writer_writers_0_respFifos_memory_ADDRB),
										  .DIA(portalTop_lMemServer_writer_writers_0_respFifos_memory_DIA),
										  .DIB(portalTop_lMemServer_writer_writers_0_respFifos_memory_DIB),
										  .WEA(portalTop_lMemServer_writer_writers_0_respFifos_memory_WEA),
										  .WEB(portalTop_lMemServer_writer_writers_0_respFifos_memory_WEB),
										  .ENA(portalTop_lMemServer_writer_writers_0_respFifos_memory_ENA),
										  .ENB(portalTop_lMemServer_writer_writers_0_respFifos_memory_ENB),
										  .DOA(portalTop_lMemServer_writer_writers_0_respFifos_memory_DOA),
										  .DOB(portalTop_lMemServer_writer_writers_0_respFifos_memory_DOB));

  // submodule portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterA_outDataCore
  SizedFIFO #(.p1width(32'd7),
	      .p2depth(32'd3),
	      .p3cntr_width(32'd1),
	      .guarded(1'd1)) portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterA_outDataCore(.RST(host_pcieHostTop_ep7_RST_N_epPortalReset),
													 .CLK(host_pcieHostTop_ep7_CLK_epPortalClock),
													 .D_IN(portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterA_outDataCore_D_IN),
													 .ENQ(portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterA_outDataCore_ENQ),
													 .DEQ(portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterA_outDataCore_DEQ),
													 .CLR(portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterA_outDataCore_CLR),
													 .D_OUT(),
													 .FULL_N(portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterA_outDataCore_FULL_N),
													 .EMPTY_N());

  // submodule portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterB_outDataCore
  SizedFIFO #(.p1width(32'd7),
	      .p2depth(32'd3),
	      .p3cntr_width(32'd1),
	      .guarded(1'd1)) portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterB_outDataCore(.RST(host_pcieHostTop_ep7_RST_N_epPortalReset),
													 .CLK(host_pcieHostTop_ep7_CLK_epPortalClock),
													 .D_IN(portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterB_outDataCore_D_IN),
													 .ENQ(portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterB_outDataCore_ENQ),
													 .DEQ(portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterB_outDataCore_DEQ),
													 .CLR(portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterB_outDataCore_CLR),
													 .D_OUT(portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterB_outDataCore_D_OUT),
													 .FULL_N(portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterB_outDataCore_FULL_N),
													 .EMPTY_N(portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterB_outDataCore_EMPTY_N));

  // submodule portalTop_lMemServer_writer_writers_0_serverProcessing
  SizedFIFO #(.p1width(32'd24),
	      .p2depth(32'd16),
	      .p3cntr_width(32'd4),
	      .guarded(1'd1)) portalTop_lMemServer_writer_writers_0_serverProcessing(.RST(host_pcieHostTop_ep7_RST_N_epPortalReset),
										     .CLK(host_pcieHostTop_ep7_CLK_epPortalClock),
										     .D_IN(portalTop_lMemServer_writer_writers_0_serverProcessing_D_IN),
										     .ENQ(portalTop_lMemServer_writer_writers_0_serverProcessing_ENQ),
										     .DEQ(portalTop_lMemServer_writer_writers_0_serverProcessing_DEQ),
										     .CLR(portalTop_lMemServer_writer_writers_0_serverProcessing_CLR),
										     .D_OUT(portalTop_lMemServer_writer_writers_0_serverProcessing_D_OUT),
										     .FULL_N(portalTop_lMemServer_writer_writers_0_serverProcessing_FULL_N),
										     .EMPTY_N(portalTop_lMemServer_writer_writers_0_serverProcessing_EMPTY_N));

  // submodule portalTop_lMemServer_writer_writers_0_serverRequest
  FIFO2 #(.width(32'd135),
	  .guarded(1'd1)) portalTop_lMemServer_writer_writers_0_serverRequest(.RST(host_pcieHostTop_ep7_RST_N_epPortalReset),
									      .CLK(host_pcieHostTop_ep7_CLK_epPortalClock),
									      .D_IN(portalTop_lMemServer_writer_writers_0_serverRequest_D_IN),
									      .ENQ(portalTop_lMemServer_writer_writers_0_serverRequest_ENQ),
									      .DEQ(portalTop_lMemServer_writer_writers_0_serverRequest_DEQ),
									      .CLR(portalTop_lMemServer_writer_writers_0_serverRequest_CLR),
									      .D_OUT(portalTop_lMemServer_writer_writers_0_serverRequest_D_OUT),
									      .FULL_N(portalTop_lMemServer_writer_writers_0_serverRequest_FULL_N),
									      .EMPTY_N(portalTop_lMemServer_writer_writers_0_serverRequest_EMPTY_N));

  // submodule portalTop_lMemServer_writer_writers_0_tag_gen_comp_fifo
  FIFO2 #(.width(32'd4),
	  .guarded(1'd1)) portalTop_lMemServer_writer_writers_0_tag_gen_comp_fifo(.RST(host_pcieHostTop_ep7_RST_N_epPortalReset),
										  .CLK(host_pcieHostTop_ep7_CLK_epPortalClock),
										  .D_IN(portalTop_lMemServer_writer_writers_0_tag_gen_comp_fifo_D_IN),
										  .ENQ(portalTop_lMemServer_writer_writers_0_tag_gen_comp_fifo_ENQ),
										  .DEQ(portalTop_lMemServer_writer_writers_0_tag_gen_comp_fifo_DEQ),
										  .CLR(portalTop_lMemServer_writer_writers_0_tag_gen_comp_fifo_CLR),
										  .D_OUT(portalTop_lMemServer_writer_writers_0_tag_gen_comp_fifo_D_OUT),
										  .FULL_N(portalTop_lMemServer_writer_writers_0_tag_gen_comp_fifo_FULL_N),
										  .EMPTY_N(portalTop_lMemServer_writer_writers_0_tag_gen_comp_fifo_EMPTY_N));

  // submodule portalTop_lMemServer_writer_writers_0_tag_gen_retFifo
  FIFO2 #(.width(32'd4),
	  .guarded(1'd1)) portalTop_lMemServer_writer_writers_0_tag_gen_retFifo(.RST(host_pcieHostTop_ep7_RST_N_epPortalReset),
										.CLK(host_pcieHostTop_ep7_CLK_epPortalClock),
										.D_IN(portalTop_lMemServer_writer_writers_0_tag_gen_retFifo_D_IN),
										.ENQ(portalTop_lMemServer_writer_writers_0_tag_gen_retFifo_ENQ),
										.DEQ(portalTop_lMemServer_writer_writers_0_tag_gen_retFifo_DEQ),
										.CLR(portalTop_lMemServer_writer_writers_0_tag_gen_retFifo_CLR),
										.D_OUT(portalTop_lMemServer_writer_writers_0_tag_gen_retFifo_D_OUT),
										.FULL_N(portalTop_lMemServer_writer_writers_0_tag_gen_retFifo_FULL_N),
										.EMPTY_N(portalTop_lMemServer_writer_writers_0_tag_gen_retFifo_EMPTY_N));

  // submodule portalTop_lMemServer_writer_writers_0_tag_gen_tagFifo
  FIFO2 #(.width(32'd4),
	  .guarded(1'd1)) portalTop_lMemServer_writer_writers_0_tag_gen_tagFifo(.RST(host_pcieHostTop_ep7_RST_N_epPortalReset),
										.CLK(host_pcieHostTop_ep7_CLK_epPortalClock),
										.D_IN(portalTop_lMemServer_writer_writers_0_tag_gen_tagFifo_D_IN),
										.ENQ(portalTop_lMemServer_writer_writers_0_tag_gen_tagFifo_ENQ),
										.DEQ(portalTop_lMemServer_writer_writers_0_tag_gen_tagFifo_DEQ),
										.CLR(portalTop_lMemServer_writer_writers_0_tag_gen_tagFifo_CLR),
										.D_OUT(portalTop_lMemServer_writer_writers_0_tag_gen_tagFifo_D_OUT),
										.FULL_N(portalTop_lMemServer_writer_writers_0_tag_gen_tagFifo_FULL_N),
										.EMPTY_N(portalTop_lMemServer_writer_writers_0_tag_gen_tagFifo_EMPTY_N));

  // submodule tile_0
  mkConnectalTop tile_0(.CLK(host_pcieHostTop_ep7_CLK_epPortalClock),
			.RST_N(host_pcieHostTop_ep7_RST_N_epPortalReset),
			.readers_0_readData_put(tile_0_readers_0_readData_put),
			.readers_1_readData_put(tile_0_readers_1_readData_put),
			.slave_read_server_readReq_put(tile_0_slave_read_server_readReq_put),
			.slave_write_server_writeData_put(tile_0_slave_write_server_writeData_put),
			.slave_write_server_writeReq_put(tile_0_slave_write_server_writeReq_put),
			.writers_0_writeDone_put(tile_0_writers_0_writeDone_put),
			.writers_1_writeDone_put(tile_0_writers_1_writeDone_put),
			.EN_slave_read_server_readReq_put(tile_0_EN_slave_read_server_readReq_put),
			.EN_slave_read_server_readData_get(tile_0_EN_slave_read_server_readData_get),
			.EN_slave_write_server_writeReq_put(tile_0_EN_slave_write_server_writeReq_put),
			.EN_slave_write_server_writeData_put(tile_0_EN_slave_write_server_writeData_put),
			.EN_slave_write_server_writeDone_get(tile_0_EN_slave_write_server_writeDone_get),
			.EN_readers_0_readReq_get(tile_0_EN_readers_0_readReq_get),
			.EN_readers_0_readData_put(tile_0_EN_readers_0_readData_put),
			.EN_readers_1_readReq_get(tile_0_EN_readers_1_readReq_get),
			.EN_readers_1_readData_put(tile_0_EN_readers_1_readData_put),
			.EN_writers_0_writeReq_get(tile_0_EN_writers_0_writeReq_get),
			.EN_writers_0_writeData_get(tile_0_EN_writers_0_writeData_get),
			.EN_writers_0_writeDone_put(tile_0_EN_writers_0_writeDone_put),
			.EN_writers_1_writeReq_get(tile_0_EN_writers_1_writeReq_get),
			.EN_writers_1_writeData_get(tile_0_EN_writers_1_writeData_get),
			.EN_writers_1_writeDone_put(tile_0_EN_writers_1_writeDone_put),
			.RDY_slave_read_server_readReq_put(tile_0_RDY_slave_read_server_readReq_put),
			.slave_read_server_readData_get(tile_0_slave_read_server_readData_get),
			.RDY_slave_read_server_readData_get(tile_0_RDY_slave_read_server_readData_get),
			.RDY_slave_write_server_writeReq_put(tile_0_RDY_slave_write_server_writeReq_put),
			.RDY_slave_write_server_writeData_put(tile_0_RDY_slave_write_server_writeData_put),
			.slave_write_server_writeDone_get(tile_0_slave_write_server_writeDone_get),
			.RDY_slave_write_server_writeDone_get(tile_0_RDY_slave_write_server_writeDone_get),
			.interrupt_0__read(tile_0_interrupt_0__read),
			.RDY_interrupt_0__read(),
			.interrupt_1__read(tile_0_interrupt_1__read),
			.RDY_interrupt_1__read(),
			.interrupt_2__read(tile_0_interrupt_2__read),
			.RDY_interrupt_2__read(),
			.interrupt_3__read(tile_0_interrupt_3__read),
			.RDY_interrupt_3__read(),
			.interrupt_4__read(tile_0_interrupt_4__read),
			.RDY_interrupt_4__read(),
			.interrupt_5__read(tile_0_interrupt_5__read),
			.RDY_interrupt_5__read(),
			.interrupt_6__read(tile_0_interrupt_6__read),
			.RDY_interrupt_6__read(),
			.interrupt_7__read(tile_0_interrupt_7__read),
			.RDY_interrupt_7__read(),
			.interrupt_8__read(tile_0_interrupt_8__read),
			.RDY_interrupt_8__read(),
			.interrupt_9__read(tile_0_interrupt_9__read),
			.RDY_interrupt_9__read(),
			.interrupt_10__read(tile_0_interrupt_10__read),
			.RDY_interrupt_10__read(),
			.interrupt_11__read(tile_0_interrupt_11__read),
			.RDY_interrupt_11__read(),
			.interrupt_12__read(tile_0_interrupt_12__read),
			.RDY_interrupt_12__read(),
			.interrupt_13__read(tile_0_interrupt_13__read),
			.RDY_interrupt_13__read(),
			.interrupt_14__read(tile_0_interrupt_14__read),
			.RDY_interrupt_14__read(),
			.interrupt_15__read(tile_0_interrupt_15__read),
			.RDY_interrupt_15__read(),
			.readers_0_readReq_get(tile_0_readers_0_readReq_get),
			.RDY_readers_0_readReq_get(tile_0_RDY_readers_0_readReq_get),
			.RDY_readers_0_readData_put(tile_0_RDY_readers_0_readData_put),
			.readers_1_readReq_get(tile_0_readers_1_readReq_get),
			.RDY_readers_1_readReq_get(tile_0_RDY_readers_1_readReq_get),
			.RDY_readers_1_readData_put(tile_0_RDY_readers_1_readData_put),
			.writers_0_writeReq_get(tile_0_writers_0_writeReq_get),
			.RDY_writers_0_writeReq_get(tile_0_RDY_writers_0_writeReq_get),
			.writers_0_writeData_get(tile_0_writers_0_writeData_get),
			.RDY_writers_0_writeData_get(tile_0_RDY_writers_0_writeData_get),
			.RDY_writers_0_writeDone_put(tile_0_RDY_writers_0_writeDone_put),
			.writers_1_writeReq_get(tile_0_writers_1_writeReq_get),
			.RDY_writers_1_writeReq_get(tile_0_RDY_writers_1_writeReq_get),
			.writers_1_writeData_get(tile_0_writers_1_writeData_get),
			.RDY_writers_1_writeData_get(tile_0_RDY_writers_1_writeData_get),
			.RDY_writers_1_writeDone_put(tile_0_RDY_writers_1_writeDone_put));

  // rule RL_mkConnectionGetPut
  assign WILL_FIRE_RL_mkConnectionGetPut =
	     host_pcieHostTop_pciehost_RDY_slave_0_read_server_readReq_put &&
	     portalTop_lMemServer_reader_readers_0_serverPr_ETC___d423 &&
	     portalTop_lMemServer_reader_readers_0_serverRequest_EMPTY_N ;

  // rule RL_portalTop_lMemServer_reader_mmuEntry
  assign WILL_FIRE_RL_portalTop_lMemServer_reader_mmuEntry =
	     portalTop_lMemServerIndicationProxy_rv_RDY_ifc_addrResponse &&
	     portalTop_lMemServer_reader_addrReqFifo_EMPTY_N &&
	     (portalTop_lMemServer_reader_addrReqFifo_D_OUT[31:16] != 16'd0 ||
	      portalTop_lMMU_mmu_RDY_addr_0_response_get) ;

  // rule RL_portalTop_lMemServer_reader_readers_0_dmaError
  assign WILL_FIRE_RL_portalTop_lMemServer_reader_readers_0_dmaError =
	     portalTop_lMemServerIndicationProxy_rv_RDY_ifc_error &&
	     portalTop_lMemServer_reader_readers_0_dmaErrorFifo_EMPTY_N ;

  // rule RL_portalTop_lMemServer_reader_readers_0_checkMmuResp
  assign CAN_FIRE_RL_portalTop_lMemServer_reader_readers_0_checkMmuResp =
	     portalTop_lMemServer_reader_readers_0_clientRequest_EMPTY_N &&
	     portalTop_lMemServer_reader_readers_0_tag_gen_tagFifo_EMPTY_N &&
	     portalTop_lMemServer_reader_readers_0_serverRequest_FULL_N &&
	     (portalTop_lMemServer_reader_readers_0_clientRequest_D_OUT[88:73] !=
	      16'd0 ||
	      !portalTop_lMemServer_reader_mmu_servers_0_tokFifo_D_OUT &&
	      portalTop_lMMU_mmu_RDY_addr_0_response_get &&
	      portalTop_lMemServer_reader_mmu_servers_0_tokFifo_EMPTY_N) ;
  assign WILL_FIRE_RL_portalTop_lMemServer_reader_readers_0_checkMmuResp =
	     CAN_FIRE_RL_portalTop_lMemServer_reader_readers_0_checkMmuResp &&
	     !WILL_FIRE_RL_portalTop_lMemServer_reader_mmuEntry ;

  // rule RL_portalTop_lMemServer_reader_readers_0_tag_completed
  assign WILL_FIRE_RL_portalTop_lMemServer_reader_readers_0_tag_completed =
	     portalTop_lMemServer_reader_readers_0_tag_gen_comp_fifo_EMPTY_N &&
	     portalTop_lMemServer_reader_readers_0_serverPr_ETC___d423 &&
	     portalTop_lMemServer_reader_readers_0_serverTag_FULL_N &&
	     !WILL_FIRE_RL_mkConnectionGetPut ;

  // rule RL_portalTop_lMemServer_reader_readers_0_burst_remainder
  assign WILL_FIRE_RL_portalTop_lMemServer_reader_readers_0_burst_remainder =
	     (!SEL_ARR_NOT_portalTop_lMemServer_reader_reader_ETC___d463 ||
	      portalTop_lMemServer_reader_readers_0_clientSelect_FULL_N &&
	      (portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_cnt ^
	       3'h4) <
	      3'd7) &&
	     portalTop_lMemServer_reader_readers_0_compCountReg != 10'd0 ;

  // rule RL_portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_outData_setFirstEnq
  assign WILL_FIRE_RL_portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_outData_setFirstEnq =
	     !portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_outDataCore_EMPTY_N &&
	     portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_outData_enqData_whas ;

  // rule RL_portalTop_lMemServer_reader_readers_0_read_data
  assign CAN_FIRE_RL_portalTop_lMemServer_reader_readers_0_read_data =
	     portalTop_lMemServer_reader_readers_0_serverData_EMPTY_N &&
	     (portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_outDataCore_EMPTY_N ||
	      portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_outData_enqData_whas) &&
	     portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_outData_outData_whas &&
	     portalTop_lMemServer_reader_readers_0_clientDa_ETC___d403 ;
  assign WILL_FIRE_RL_portalTop_lMemServer_reader_readers_0_read_data =
	     CAN_FIRE_RL_portalTop_lMemServer_reader_readers_0_read_data &&
	     !WILL_FIRE_RL_portalTop_lMemServer_reader_readers_0_checkMmuResp ;

  // rule RL_portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_outData_enqAndDeq
  assign WILL_FIRE_RL_portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_outData_enqAndDeq =
	     portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_outDataCore_EMPTY_N &&
	     portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_outDataCore_FULL_N &&
	     WILL_FIRE_RL_portalTop_lMemServer_reader_readers_0_read_data &&
	     portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_outData_enqData_whas ;

  // rule RL_portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_outData_setFirstEnq
  assign WILL_FIRE_RL_portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_outData_setFirstEnq =
	     !portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_outDataCore_EMPTY_N &&
	     portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_outData_enqData_whas ;

  // rule RL_portalTop_lMemServer_reader_readers_0_complete_burst1a
  assign WILL_FIRE_RL_portalTop_lMemServer_reader_readers_0_complete_burst1a =
	     (portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_outDataCore_EMPTY_N ||
	      portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_outData_enqData_whas) &&
	     portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_outData_outData_whas &&
	     portalTop_lMemServer_reader_readers_0_serverTa_ETC___d449 &&
	     portalTop_lMemServer_reader_readers_0_compCountReg == 10'd0 ;

  // rule RL_portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_outData_enqAndDeq
  assign WILL_FIRE_RL_portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_outData_enqAndDeq =
	     portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_outDataCore_EMPTY_N &&
	     portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_outDataCore_FULL_N &&
	     WILL_FIRE_RL_portalTop_lMemServer_reader_readers_0_complete_burst1a &&
	     portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_outData_enqData_whas ;

  // rule RL_portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_outData_setFirstEnq
  assign WILL_FIRE_RL_portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_outData_setFirstEnq =
	     !portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_outDataCore_EMPTY_N &&
	     portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_outData_enqData_whas ;

  // rule RL_portalTop_lMemServer_reader_readers_0_tag_gen_complete_rule1
  assign WILL_FIRE_RL_portalTop_lMemServer_reader_readers_0_tag_gen_complete_rule1 =
	     (portalTop_lMemServer_reader_readers_0_tag_gen__ETC___d323 ||
	      portalTop_lMemServer_reader_readers_0_tag_gen_comp_fifo_FULL_N) &&
	     portalTop_lMemServer_reader_readers_0_tag_gen_comp_state[0] &&
	     !portalTop_lMemServer_reader_readers_0_tag_gen_retFifo_EMPTY_N ;

  // rule RL_portalTop_lMemServer_reader_dbgFSM_action_l158c10
  assign WILL_FIRE_RL_portalTop_lMemServer_reader_dbgFSM_action_l158c10 =
	     portalTop_lMemServerIndicationProxy_rv_RDY_ifc_reportStateDbg &&
	     portalTop_lMemServer_reader_dbgPtr == 8'd0 &&
	     (portalTop_lMemServer_reader_dbgFSM_state_mkFSMstate == 3'd1 ||
	      portalTop_lMemServer_reader_dbgFSM_state_mkFSMstate == 3'd3) ;

  // rule RL_portalTop_lMemServer_reader_dbgFSM_fsm_start
  assign WILL_FIRE_RL_portalTop_lMemServer_reader_dbgFSM_fsm_start =
	     portalTop_lMemServer_reader_dbgFSM_abort_whas__ETC___d550 &&
	     portalTop_lMemServer_reader_dbgFSM_start_reg ;

  // rule RL_portalTop_lMemServer_reader_dbgFSM_idle_l157c7
  assign WILL_FIRE_RL_portalTop_lMemServer_reader_dbgFSM_idle_l157c7 =
	     portalTop_lMemServer_reader_dbgPtr != 8'd0 &&
	     !portalTop_lMemServer_reader_dbgFSM_start_wire_whas &&
	     portalTop_lMemServer_reader_dbgFSM_state_mkFSMstate == 3'd1 ;

  // rule RL_portalTop_lMemServer_reader_dbgFSM_idle_l157c7_1
  assign WILL_FIRE_RL_portalTop_lMemServer_reader_dbgFSM_idle_l157c7_1 =
	     portalTop_lMemServer_reader_dbgPtr != 8'd0 &&
	     !portalTop_lMemServer_reader_dbgFSM_start_wire_whas &&
	     portalTop_lMemServer_reader_dbgFSM_state_mkFSMstate == 3'd3 ;

  // rule RL_portalTop_lMemServer_reader_trafficFSM_action_l169c10
  assign WILL_FIRE_RL_portalTop_lMemServer_reader_trafficFSM_action_l169c10 =
	     portalTop_lMemServer_reader_trafficPtr == 8'd0 &&
	     (portalTop_lMemServer_reader_trafficFSM_state_mkFSMstate ==
	      3'd2 ||
	      portalTop_lMemServer_reader_trafficFSM_state_mkFSMstate ==
	      3'd4) ;

  // rule RL_portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_stageReadResponseAlways
  assign WILL_FIRE_RL_portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_stageReadResponseAlways =
	     host_pcieHostTop_pciehost_RDY_slave_0_read_server_readData_get &&
	     portalTop_lMemServer_reader_readers_0_serverData_FULL_N &&
	     (portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_cnt ^
	      3'h4) <
	     3'd7 ;

  // rule RL_portalTop_lMemServer_reader_trafficFSM_action_l173c17
  assign WILL_FIRE_RL_portalTop_lMemServer_reader_trafficFSM_action_l173c17 =
	     portalTop_lMemServerIndicationProxy_rv_RDY_ifc_reportMemoryTraffic &&
	     portalTop_lMemServer_reader_trafficPtr != 8'd0 &&
	     (portalTop_lMemServer_reader_trafficFSM_state_mkFSMstate ==
	      3'd2 ||
	      portalTop_lMemServer_reader_trafficFSM_state_mkFSMstate ==
	      3'd4) ;

  // rule RL_portalTop_lMemServer_reader_trafficFSM_fsm_start
  assign WILL_FIRE_RL_portalTop_lMemServer_reader_trafficFSM_fsm_start =
	     portalTop_lMemServer_reader_trafficFSM_abort_w_ETC___d614 &&
	     portalTop_lMemServer_reader_trafficFSM_start_reg ;

  // rule RL_portalTop_lMemServer_reader_trafficFSM_action_l167c20
  assign WILL_FIRE_RL_portalTop_lMemServer_reader_trafficFSM_action_l167c20 =
	     portalTop_lMemServer_reader_trafficFSM_start_wire_whas &&
	     (portalTop_lMemServer_reader_trafficFSM_state_mkFSMstate ==
	      3'd0 ||
	      portalTop_lMemServer_reader_trafficFSM_state_mkFSMstate ==
	      3'd5) ;

  // rule RL_portalTop_lMemServer_reader_trafficFSM_idle_l166c4
  assign WILL_FIRE_RL_portalTop_lMemServer_reader_trafficFSM_idle_l166c4 =
	     !portalTop_lMemServer_reader_trafficFSM_start_wire_whas &&
	     portalTop_lMemServer_reader_trafficFSM_state_mkFSMstate == 3'd5 ;

  // rule RL_portalTop_lMemServer_writer_mmuEntry
  assign WILL_FIRE_RL_portalTop_lMemServer_writer_mmuEntry =
	     portalTop_lMemServerIndicationProxy_rv_RDY_ifc_addrResponse &&
	     portalTop_lMemServer_writer_addrReqFifo_EMPTY_N &&
	     (portalTop_lMemServer_writer_addrReqFifo_D_OUT[31:16] != 16'd0 ||
	      portalTop_lMMU_mmu_RDY_addr_1_response_get) &&
	     !WILL_FIRE_RL_portalTop_lMemServer_reader_mmuEntry ;

  // rule RL_portalTop_lMemServer_writer_writers_0_dmaError
  assign CAN_FIRE_RL_portalTop_lMemServer_writer_writers_0_dmaError =
	     portalTop_lMemServerIndicationProxy_rv_RDY_ifc_error &&
	     portalTop_lMemServer_writer_writers_0_dmaErrorFifo_EMPTY_N ;

  // rule RL_portalTop_lMemServer_writer_writers_0_checkMmuResp
  assign CAN_FIRE_RL_portalTop_lMemServer_writer_writers_0_checkMmuResp =
	     portalTop_lMemServer_writer_writers_0_clientRequest_EMPTY_N &&
	     portalTop_lMemServer_writer_writers_0_tag_gen_tagFifo_EMPTY_N &&
	     portalTop_lMemServer_writer_writers_0_serverRequest_FULL_N &&
	     (portalTop_lMemServer_writer_writers_0_clientRequest_D_OUT[88:73] !=
	      16'd0 ||
	      !portalTop_lMemServer_writer_mmu_servers_0_tokFifo_D_OUT &&
	      portalTop_lMMU_mmu_RDY_addr_1_response_get &&
	      portalTop_lMemServer_writer_mmu_servers_0_tokFifo_EMPTY_N) ;
  assign WILL_FIRE_RL_portalTop_lMemServer_writer_writers_0_checkMmuResp =
	     CAN_FIRE_RL_portalTop_lMemServer_writer_writers_0_checkMmuResp &&
	     !WILL_FIRE_RL_portalTop_lMemServer_writer_mmuEntry ;

  // rule RL_portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterB_stageReadResponseAlways
  assign WILL_FIRE_RL_portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterB_stageReadResponseAlways =
	     portalTop_lMemServer_writer_writers_0_tag_gen_comp_fifo_EMPTY_N &&
	     (portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterB_cnt ^
	      3'h4) <
	     3'd7 ;

  // rule RL_portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterB_outData_setFirstEnq
  assign WILL_FIRE_RL_portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterB_outData_setFirstEnq =
	     !portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterB_outDataCore_EMPTY_N &&
	     portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterB_outData_enqData_whas ;

  // rule RL_portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterB_outData_enqAndDeq
  assign WILL_FIRE_RL_portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterB_outData_enqAndDeq =
	     portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterB_outDataCore_EMPTY_N &&
	     portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterB_outDataCore_FULL_N &&
	     portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterB_outData_deqCalled_whas &&
	     portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterB_outData_enqData_whas ;

  // rule RL_portalTop_lMemServer_writer_writers_0_tag_gen_complete_rule1
  assign WILL_FIRE_RL_portalTop_lMemServer_writer_writers_0_tag_gen_complete_rule1 =
	     (portalTop_lMemServer_writer_writers_0_tag_gen__ETC___d748 ||
	      portalTop_lMemServer_writer_writers_0_tag_gen_comp_fifo_FULL_N) &&
	     portalTop_lMemServer_writer_writers_0_tag_gen_comp_state[0] &&
	     !portalTop_lMemServer_writer_writers_0_tag_gen_retFifo_EMPTY_N ;

  // rule RL_portalTop_lMemServer_writer_dbgFSM_action_l242c10
  assign WILL_FIRE_RL_portalTop_lMemServer_writer_dbgFSM_action_l242c10 =
	     portalTop_lMemServerIndicationProxy_rv_RDY_ifc_reportStateDbg &&
	     portalTop_lMemServer_writer_dbgPtr == 8'd0 &&
	     (portalTop_lMemServer_writer_dbgFSM_state_mkFSMstate == 3'd1 ||
	      portalTop_lMemServer_writer_dbgFSM_state_mkFSMstate == 3'd3) &&
	     !WILL_FIRE_RL_portalTop_lMemServer_reader_dbgFSM_action_l158c10 ;

  // rule RL_portalTop_lMemServer_writer_dbgFSM_fsm_start
  assign WILL_FIRE_RL_portalTop_lMemServer_writer_dbgFSM_fsm_start =
	     portalTop_lMemServer_writer_dbgFSM_abort_whas__ETC___d952 &&
	     portalTop_lMemServer_writer_dbgFSM_start_reg ;

  // rule RL_portalTop_lMemServer_writer_dbgFSM_idle_l241c7
  assign WILL_FIRE_RL_portalTop_lMemServer_writer_dbgFSM_idle_l241c7 =
	     portalTop_lMemServer_writer_dbgPtr != 8'd0 &&
	     !portalTop_lMemServer_writer_dbgFSM_start_wire_whas &&
	     portalTop_lMemServer_writer_dbgFSM_state_mkFSMstate == 3'd1 ;

  // rule RL_portalTop_lMemServer_writer_dbgFSM_idle_l241c7_1
  assign WILL_FIRE_RL_portalTop_lMemServer_writer_dbgFSM_idle_l241c7_1 =
	     portalTop_lMemServer_writer_dbgPtr != 8'd0 &&
	     !portalTop_lMemServer_writer_dbgFSM_start_wire_whas &&
	     portalTop_lMemServer_writer_dbgFSM_state_mkFSMstate == 3'd3 ;

  // rule RL_portalTop_lMemServer_writer_trafficFSM_action_l253c10
  assign WILL_FIRE_RL_portalTop_lMemServer_writer_trafficFSM_action_l253c10 =
	     portalTop_lMemServer_writer_trafficPtr == 8'd0 &&
	     (portalTop_lMemServer_writer_trafficFSM_state_mkFSMstate ==
	      3'd2 ||
	      portalTop_lMemServer_writer_trafficFSM_state_mkFSMstate ==
	      3'd4) ;

  // rule RL_portalTop_lMemServer_writer_writers_0_memdata
  assign WILL_FIRE_RL_portalTop_lMemServer_writer_writers_0_memdata =
	     portalTop_lMemServer_writer_writers_0_serverProcessing_EMPTY_N &&
	     portalTop_lMemServer_writer_writers_0_memDataFifo_FULL_N &&
	     NOT_SEL_ARR_NOT_portalTop_lMemServer_writer_wr_ETC___d839 ;

  // rule RL_portalTop_lMemServer_writer_trafficFSM_action_l257c17
  assign WILL_FIRE_RL_portalTop_lMemServer_writer_trafficFSM_action_l257c17 =
	     portalTop_lMemServerIndicationProxy_rv_RDY_ifc_reportMemoryTraffic &&
	     portalTop_lMemServer_writer_trafficPtr != 8'd0 &&
	     (portalTop_lMemServer_writer_trafficFSM_state_mkFSMstate ==
	      3'd2 ||
	      portalTop_lMemServer_writer_trafficFSM_state_mkFSMstate ==
	      3'd4) &&
	     !WILL_FIRE_RL_portalTop_lMemServer_reader_trafficFSM_action_l173c17 ;

  // rule RL_portalTop_lMemServer_writer_trafficFSM_fsm_start
  assign WILL_FIRE_RL_portalTop_lMemServer_writer_trafficFSM_fsm_start =
	     portalTop_lMemServer_writer_trafficFSM_abort_w_ETC___d1014 &&
	     portalTop_lMemServer_writer_trafficFSM_start_reg ;

  // rule RL_portalTop_lMemServer_writer_trafficFSM_action_l251c20
  assign WILL_FIRE_RL_portalTop_lMemServer_writer_trafficFSM_action_l251c20 =
	     portalTop_lMemServer_writer_trafficFSM_start_wire_whas &&
	     (portalTop_lMemServer_writer_trafficFSM_state_mkFSMstate ==
	      3'd0 ||
	      portalTop_lMemServer_writer_trafficFSM_state_mkFSMstate ==
	      3'd5) ;

  // rule RL_portalTop_lMemServer_writer_trafficFSM_idle_l250c4
  assign WILL_FIRE_RL_portalTop_lMemServer_writer_trafficFSM_idle_l250c4 =
	     !portalTop_lMemServer_writer_trafficFSM_start_wire_whas &&
	     portalTop_lMemServer_writer_trafficFSM_state_mkFSMstate == 3'd5 ;

  // rule RL_portalTop_lMemServer_0_mr_request
  assign WILL_FIRE_RL_portalTop_lMemServer_0_mr_request =
	     tile_0_RDY_readers_0_readReq_get &&
	     portalTop_lMemServer_reader_readers_0_clientRe_ETC___d1024 ;

  // rule RL_portalTop_lMemServer_0_mr_response
  assign WILL_FIRE_RL_portalTop_lMemServer_0_mr_response =
	     portalTop_lMemServer_reader_readers_0_clientSelect_EMPTY_N &&
	     portalTop_lMemServer_reader_readers_0_clientSelect_D_OUT ==
	     2'd0 &&
	     tile_0_RDY_readers_0_readData_put &&
	     (portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_outDataCore_EMPTY_N ||
	      portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_outData_enqData_whas) &&
	     portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_outData_outData_whas ;

  // rule RL_portalTop_lMemServer_1_mr_request
  assign WILL_FIRE_RL_portalTop_lMemServer_1_mr_request =
	     tile_0_RDY_readers_1_readReq_get &&
	     portalTop_lMemServer_reader_readers_0_clientRe_ETC___d1024 &&
	     !WILL_FIRE_RL_portalTop_lMemServer_0_mr_request ;

  // rule RL_portalTop_lMemServer_1_mr_response
  assign WILL_FIRE_RL_portalTop_lMemServer_1_mr_response =
	     portalTop_lMemServer_reader_readers_0_clientSelect_EMPTY_N &&
	     portalTop_lMemServer_reader_readers_0_clientSelect_D_OUT ==
	     2'd1 &&
	     tile_0_RDY_readers_1_readData_put &&
	     (portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_outDataCore_EMPTY_N ||
	      portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_outData_enqData_whas) &&
	     portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_outData_outData_whas ;

  // rule RL_portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_outData_enqAndDeq
  assign WILL_FIRE_RL_portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_outData_enqAndDeq =
	     portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_outDataCore_EMPTY_N &&
	     portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_outDataCore_FULL_N &&
	     portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_outData_deqCalled_whas &&
	     portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_outData_enqData_whas ;

  // rule RL_portalTop_lMemServer_1_0_mw_request
  assign WILL_FIRE_RL_portalTop_lMemServer_1_0_mw_request =
	     tile_0_RDY_writers_0_writeReq_get &&
	     portalTop_lMemServer_writer_writers_0_clientRe_ETC___d1105 ;

  // rule RL_portalTop_lMemServer_1_1_mw_request
  assign WILL_FIRE_RL_portalTop_lMemServer_1_1_mw_request =
	     tile_0_RDY_writers_1_writeReq_get &&
	     portalTop_lMemServer_writer_writers_0_clientRe_ETC___d1105 &&
	     !WILL_FIRE_RL_portalTop_lMemServer_1_0_mw_request ;

  // rule RL_portalTop_lMemServerRequestWrapper_handle_addrTrans_request
  assign CAN_FIRE_RL_portalTop_lMemServerRequestWrapper_handle_addrTrans_request =
	     portalTop_lMemServerRequestWrapper_dut_RDY_pipes_addrTrans_PipeOut_first &&
	     portalTop_lMemServerRequestWrapper_dut_RDY_pipes_addrTrans_PipeOut_deq &&
	     portalTop_lMemServer_writer_addrReqFifo_FULL_N &&
	     (portalTop_lMemServerRequestWrapper_dut_pipes_addrTrans_PipeOut_first[63:48] !=
	      16'd0 ||
	      portalTop_lMMU_mmu_RDY_addr_1_request_put) ;
  assign WILL_FIRE_RL_portalTop_lMemServerRequestWrapper_handle_addrTrans_request =
	     CAN_FIRE_RL_portalTop_lMemServerRequestWrapper_handle_addrTrans_request &&
	     !WILL_FIRE_RL_portalTop_lMemServer_1_1_mw_request &&
	     !WILL_FIRE_RL_portalTop_lMemServer_1_0_mw_request ;

  // rule RL_portalTop_lMemServerRequestWrapper_handle_setTileState_request
  assign WILL_FIRE_RL_portalTop_lMemServerRequestWrapper_handle_setTileState_request =
	     portalTop_lMemServerRequestWrapper_dut_RDY_pipes_setTileState_PipeOut_first &&
	     portalTop_lMemServerRequestWrapper_dut_RDY_pipes_setTileState_PipeOut_deq ;

  // rule RL_portalTop_lMemServerRequestWrapper_handle_stateDbg_request
  assign WILL_FIRE_RL_portalTop_lMemServerRequestWrapper_handle_stateDbg_request =
	     portalTop_lMemServerRequestWrapper_dut_RDY_pipes_stateDbg_PipeOut_first &&
	     portalTop_lMemServerRequestWrapper_dut_RDY_pipes_stateDbg_PipeOut_deq &&
	     IF_portalTop_lMemServerRequestWrapper_dut_pipe_ETC___d1267 &&
	     !WILL_FIRE_RL_portalTop_lMemServer_writer_dbgFSM_fsm_start &&
	     !WILL_FIRE_RL_portalTop_lMemServer_reader_dbgFSM_fsm_start ;

  // rule RL_portalTop_lMemServer_reader_dbgFSM_action_f_init_l157c7
  assign WILL_FIRE_RL_portalTop_lMemServer_reader_dbgFSM_action_f_init_l157c7 =
	     portalTop_lMemServer_reader_dbgFSM_start_wire_whas &&
	     portalTop_lMemServer_reader_dbgFSM_state_mkFSMstate == 3'd0 ||
	     portalTop_lMemServer_reader_dbgPtr != 8'd0 &&
	     portalTop_lMemServer_reader_dbgFSM_start_wire_whas &&
	     portalTop_lMemServer_reader_dbgFSM_state_mkFSMstate == 3'd1 ||
	     portalTop_lMemServer_reader_dbgPtr != 8'd0 &&
	     portalTop_lMemServer_reader_dbgFSM_start_wire_whas &&
	     portalTop_lMemServer_reader_dbgFSM_state_mkFSMstate == 3'd3 ;

  // rule RL_portalTop_lMemServer_writer_dbgFSM_action_f_init_l241c7
  assign WILL_FIRE_RL_portalTop_lMemServer_writer_dbgFSM_action_f_init_l241c7 =
	     portalTop_lMemServer_writer_dbgFSM_start_wire_whas &&
	     portalTop_lMemServer_writer_dbgFSM_state_mkFSMstate == 3'd0 ||
	     portalTop_lMemServer_writer_dbgPtr != 8'd0 &&
	     portalTop_lMemServer_writer_dbgFSM_start_wire_whas &&
	     portalTop_lMemServer_writer_dbgFSM_state_mkFSMstate == 3'd1 ||
	     portalTop_lMemServer_writer_dbgPtr != 8'd0 &&
	     portalTop_lMemServer_writer_dbgFSM_start_wire_whas &&
	     portalTop_lMemServer_writer_dbgFSM_state_mkFSMstate == 3'd3 ;

  // rule RL_portalTop_lMemServerRequestWrapper_handle_memoryTraffic_request
  assign WILL_FIRE_RL_portalTop_lMemServerRequestWrapper_handle_memoryTraffic_request =
	     portalTop_lMemServerRequestWrapper_dut_RDY_pipes_memoryTraffic_PipeOut_first &&
	     portalTop_lMemServerRequestWrapper_dut_RDY_pipes_memoryTraffic_PipeOut_deq &&
	     IF_portalTop_lMemServerRequestWrapper_dut_pipe_ETC___d1278 &&
	     !WILL_FIRE_RL_portalTop_lMemServer_writer_trafficFSM_fsm_start &&
	     !WILL_FIRE_RL_portalTop_lMemServer_reader_trafficFSM_fsm_start ;

  // rule RL_portalTop_framework_ctrl_mux_rv_req_aw
  assign WILL_FIRE_RL_portalTop_framework_ctrl_mux_rv_req_aw =
	     portalTop_framework_ctrl_mux_rv_req_aws_EMPTY_N &&
	     portalTop_framework_ctrl_mux_rv_ws_EMPTY_N &&
	     CASE_portalTop_framework_ctrl_mux_rv_ws_first__ETC___d1413 ;

  // rule RL_portalTop_framework_ctrl_mux_rv_req_ar
  assign WILL_FIRE_RL_portalTop_framework_ctrl_mux_rv_req_ar =
	     portalTop_framework_ctrl_mux_rv_req_ars_EMPTY_N &&
	     portalTop_framework_ctrl_mux_rv_rs_EMPTY_N &&
	     CASE_portalTop_framework_ctrl_mux_rv_rs_first__ETC___d1428 ;

  // rule RL_portalTop_ctrl_mux_req_ar
  assign WILL_FIRE_RL_portalTop_ctrl_mux_req_ar =
	     portalTop_ctrl_mux_req_ars_EMPTY_N &&
	     portalTop_ctrl_mux_rs_i_notEmpty__539_AND_CASE_ETC___d1546 ;

  // rule RL_portalTop_ctrl_mux_read_data_funnel_funnel
  assign WILL_FIRE_RL_portalTop_ctrl_mux_read_data_funnel_funnel =
	     !portalTop_ctrl_mux_readDataPipes_1_fifo_EMPTY_N &&
	     !portalTop_ctrl_mux_readDataPipes_0_fifo_EMPTY_N ||
	     portalTop_ctrl_mux_read_data_funnel_buffs_0_0_FULL_N ;

  // rule RL_portalTop_ctrl_mux_writeDataPipes_0_connect
  assign WILL_FIRE_RL_portalTop_ctrl_mux_writeDataPipes_0_connect =
	     !portalTop_framework_ctrl_mux_rv_lastWriteDataSeen &&
	     portalTop_framework_ctrl_mux_rv_ws_EMPTY_N &&
	     portalTop_ctrl_mux_writeDataPipes_0_fifo_EMPTY_N &&
	     portalTop_framework_ctrl_mux_rv_write_data_FULL_N ;

  // rule RL_portalTop_framework_ctrl_mux_rv_write_done_rule
  assign WILL_FIRE_RL_portalTop_framework_ctrl_mux_rv_write_done_rule =
	     portalTop_framework_ctrl_mux_rv_ws_EMPTY_N &&
	     portalTop_framework_ctrl_mux_rv_doneFifo_FULL_N &&
	     CASE_portalTop_framework_ctrl_mux_rv_ws_first__ETC___d1441 ;

  // rule RL_portalTop_ctrl_mux_req_aw
  assign WILL_FIRE_RL_portalTop_ctrl_mux_req_aw =
	     portalTop_ctrl_mux_req_aws_EMPTY_N &&
	     portalTop_ctrl_mux_ws_i_notEmpty__520_AND_CASE_ETC___d1527 ;

  // rule RL_csw_3_mkConnectionGetPut
  assign WILL_FIRE_RL_csw_3_mkConnectionGetPut =
	     !portalTop_ctrl_mux_lastWriteDataSeen &&
	     host_pcieHostTop_pciehost_RDY_master_write_client_writeData_get &&
	     portalTop_ctrl_mux_ws_EMPTY_N &&
	     portalTop_ctrl_mux_write_data_FULL_N ;

  // rule RL_portalTop_ctrl_mux_write_done_rule
  assign WILL_FIRE_RL_portalTop_ctrl_mux_write_done_rule =
	     portalTop_ctrl_mux_ws_EMPTY_N &&
	     portalTop_ctrl_mux_doneFifo_FULL_N &&
	     CASE_portalTop_ctrl_mux_wsD_OUT_0_portalTop_f_ETC__q5 ;

  // rule RL_csw_2_mkConnectionGetPut
  assign WILL_FIRE_RL_csw_2_mkConnectionGetPut =
	     host_pcieHostTop_pciehost_RDY_master_write_client_writeReq_get &&
	     portalTop_ctrl_mux_req_aws_FULL_N &&
	     portalTop_ctrl_mux_ws_FULL_N ;

  // inputs to muxes for submodule ports
  assign MUX_portalTop_framework_ctrl_mux_rv_lastWriteDataSeen_write_1__SEL_1 =
	     WILL_FIRE_RL_portalTop_ctrl_mux_req_aw &&
	     portalTop_ctrl_mux_ws_D_OUT == 1'd0 ;
  assign MUX_portalTop_lMMU_mmu_addr_0_request_put_1__SEL_1 =
	     WILL_FIRE_RL_portalTop_lMemServer_0_mr_request &&
	     tile_0_readers_0_readReq_get[87:72] == 16'd0 &&
	     tile_0_readers_0_readReq_get_026_BITS_71_TO_56_ETC___d1028 &&
	     SEL_ARR_NOT_portalTop_lMemServer_reader_reader_ETC___d1048 ;
  assign MUX_portalTop_lMMU_mmu_addr_1_request_put_1__SEL_1 =
	     WILL_FIRE_RL_portalTop_lMemServerRequestWrapper_handle_addrTrans_request &&
	     portalTop_lMemServerRequestWrapper_dut_pipes_addrTrans_PipeOut_first[63:48] ==
	     16'd0 ;
  assign MUX_portalTop_lMMU_mmu_addr_1_request_put_1__SEL_2 =
	     WILL_FIRE_RL_portalTop_lMemServer_1_0_mw_request &&
	     tile_0_writers_0_writeReq_get[87:72] == 16'd0 &&
	     tile_0_writers_0_writeReq_get_107_BITS_71_TO_5_ETC___d1109 &&
	     SEL_ARR_NOT_portalTop_lMemServer_writer_writer_ETC___d1129 ;
  assign MUX_portalTop_lMMU_mmu_addr_1_request_put_1__SEL_3 =
	     WILL_FIRE_RL_portalTop_lMemServer_1_1_mw_request &&
	     tile_0_writers_1_writeReq_get[87:72] == 16'd0 &&
	     tile_0_writers_1_writeReq_get_155_BITS_71_TO_5_ETC___d1157 &&
	     SEL_ARR_NOT_portalTop_lMemServer_writer_writer_ETC___d1168 ;
  assign MUX_portalTop_lMemServerIndicationProxy_rv_ifc_error_1__SEL_2 =
	     CAN_FIRE_RL_portalTop_lMemServer_writer_writers_0_dmaError &&
	     !WILL_FIRE_RL_portalTop_lMemServer_reader_readers_0_dmaError ;
  assign MUX_portalTop_lMemServer_reader_dbgFSM_start_reg_write_1__SEL_1 =
	     WILL_FIRE_RL_portalTop_lMemServerRequestWrapper_handle_stateDbg_request &&
	     !portalTop_lMemServerRequestWrapper_dut_pipes_stateDbg_PipeOut_first ;
  assign MUX_portalTop_lMemServer_reader_dbgFSM_state_mkFSMstate_write_1__SEL_1 =
	     WILL_FIRE_RL_portalTop_lMemServer_reader_dbgFSM_idle_l157c7_1 ||
	     WILL_FIRE_RL_portalTop_lMemServer_reader_dbgFSM_idle_l157c7 ;
  assign MUX_portalTop_lMemServer_reader_readers_0_clientData_memory_b_put_1__SEL_1 =
	     WILL_FIRE_RL_portalTop_lMemServer_reader_readers_0_complete_burst1a &&
	     SEL_ARR_NOT_portalTop_lMemServer_reader_reader_ETC___d443 ;
  assign MUX_portalTop_lMemServer_reader_readers_0_clientData_memory_b_put_1__SEL_2 =
	     WILL_FIRE_RL_portalTop_lMemServer_reader_readers_0_burst_remainder &&
	     SEL_ARR_NOT_portalTop_lMemServer_reader_reader_ETC___d463 ;
  assign MUX_portalTop_lMemServer_reader_readers_0_dmaErrorFifo_enq_1__SEL_1 =
	     WILL_FIRE_RL_portalTop_lMemServer_0_mr_request &&
	     (!tile_0_readers_0_readReq_get_026_BITS_71_TO_56_ETC___d1028 ||
	      tile_0_readers_0_readReq_get[87:72] != 16'd0) ;
  assign MUX_portalTop_lMemServer_reader_readers_0_tag_gen_comp_state_write_1__SEL_1 =
	     WILL_FIRE_RL_portalTop_lMemServer_reader_readers_0_tag_gen_complete_rule1 &&
	     !portalTop_lMemServer_reader_readers_0_tag_gen__ETC___d323 ;
  assign MUX_portalTop_lMemServer_reader_trafficFSM_start_reg_write_1__SEL_1 =
	     WILL_FIRE_RL_portalTop_lMemServerRequestWrapper_handle_memoryTraffic_request &&
	     !portalTop_lMemServerRequestWrapper_dut_pipes_memoryTraffic_PipeOut_first ;
  assign MUX_portalTop_lMemServer_writer_dbgFSM_start_reg_write_1__SEL_1 =
	     WILL_FIRE_RL_portalTop_lMemServerRequestWrapper_handle_stateDbg_request &&
	     portalTop_lMemServerRequestWrapper_dut_pipes_stateDbg_PipeOut_first ;
  assign MUX_portalTop_lMemServer_writer_dbgFSM_state_mkFSMstate_write_1__SEL_1 =
	     WILL_FIRE_RL_portalTop_lMemServer_writer_dbgFSM_idle_l241c7_1 ||
	     WILL_FIRE_RL_portalTop_lMemServer_writer_dbgFSM_idle_l241c7 ;
  assign MUX_portalTop_lMemServer_writer_trafficFSM_start_reg_write_1__SEL_1 =
	     WILL_FIRE_RL_portalTop_lMemServerRequestWrapper_handle_memoryTraffic_request &&
	     portalTop_lMemServerRequestWrapper_dut_pipes_memoryTraffic_PipeOut_first ;
  assign MUX_portalTop_lMemServer_writer_writers_0_dmaErrorFifo_enq_1__SEL_1 =
	     WILL_FIRE_RL_portalTop_lMemServer_1_0_mw_request &&
	     (!tile_0_writers_0_writeReq_get_107_BITS_71_TO_5_ETC___d1109 ||
	      tile_0_writers_0_writeReq_get[87:72] != 16'd0) ;
  assign MUX_portalTop_lMemServer_writer_writers_0_tag_gen_comp_state_write_1__SEL_1 =
	     WILL_FIRE_RL_portalTop_lMemServer_writer_writers_0_tag_gen_complete_rule1 &&
	     !portalTop_lMemServer_writer_writers_0_tag_gen__ETC___d748 ;
  assign MUX_portalTop_lMMU_mmu_addr_1_request_put_1__VAL_1 =
	     { portalTop_lMemServerRequestWrapper_dut_pipes_addrTrans_PipeOut_first[36:32],
	       off__h85922 } ;
  assign MUX_portalTop_lMemServerIndicationProxy_rv_ifc_addrResponse_1__VAL_1 =
	     { 24'd0, x__h16430 } ;
  assign MUX_portalTop_lMemServerIndicationProxy_rv_ifc_addrResponse_1__VAL_2 =
	     { 24'd0, physAddr__h52914 } ;
  assign MUX_portalTop_lMemServerIndicationProxy_rv_ifc_error_1__VAL_1 =
	     { 29'd0,
	       portalTop_lMemServer_reader_readers_0_dmaErrorFifo_D_OUT[34:32] } ;
  assign MUX_portalTop_lMemServerIndicationProxy_rv_ifc_error_1__VAL_2 =
	     { 29'd0,
	       portalTop_lMemServer_writer_writers_0_dmaErrorFifo_D_OUT[34:32] } ;
  assign MUX_portalTop_lMemServer_reader_dbgPtr_write_1__VAL_1 =
	     portalTop_lMemServer_reader_dbgPtr + 8'd1 ;
  assign MUX_portalTop_lMemServer_reader_readers_0_clientBurstLen_upd_2__VAL_1 =
	     { portalTop_lMemServer_reader_readers_0_clientBurstLen_D_OUT_1[9:0] ==
	       10'd2,
	       x__h15241 } ;
  assign MUX_portalTop_lMemServer_reader_readers_0_clientBurstLen_upd_2__VAL_2 =
	     { portalTop_lMemServer_reader_readers_0_clientRequest_D_OUT[16:10] ==
	       7'd1,
	       x__h14683 } ;
  assign MUX_portalTop_lMemServer_reader_readers_0_clientData_memory_b_put_2__VAL_1 =
	     { portalTop_lMemServer_reader_readers_0_serverTag_D_OUT,
	       portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_outData_outData_wget[17:11] } ;
  assign MUX_portalTop_lMemServer_reader_readers_0_clientData_memory_b_put_2__VAL_2 =
	     { portalTop_lMemServer_reader_readers_0_compTagReg,
	       portalTop_lMemServer_reader_readers_0_compCountReg[6:0] } ;
  assign MUX_portalTop_lMemServer_reader_readers_0_clientRequest_enq_1__VAL_1 =
	     { tile_0_readers_0_readReq_get[87:6],
	       y_avValue_tag__h81829,
	       1'd0 } ;
  assign MUX_portalTop_lMemServer_reader_readers_0_clientRequest_enq_1__VAL_2 =
	     { tile_0_readers_1_readReq_get[87:6],
	       y_avValue_tag__h82692,
	       1'd1 } ;
  assign MUX_portalTop_lMemServer_reader_readers_0_clientSelect_enq_1__VAL_1 =
	     { 1'd0,
	       portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_outData_outData_wget[1] } ;
  assign MUX_portalTop_lMemServer_reader_readers_0_clientSelect_enq_1__VAL_2 =
	     { 1'd0, portalTop_lMemServer_reader_readers_0_compClientReg } ;
  assign MUX_portalTop_lMemServer_reader_readers_0_compCountReg_write_1__VAL_1 =
	     cnt__h15503 - 10'd1 ;
  assign MUX_portalTop_lMemServer_reader_readers_0_compCountReg_write_1__VAL_2 =
	     portalTop_lMemServer_reader_readers_0_compCountReg - 10'd1 ;
  assign MUX_portalTop_lMemServer_reader_readers_0_dmaErrorFifo_enq_1__VAL_1 =
	     { (tile_0_readers_0_readReq_get[87:72] == 16'd0) ? 3'd1 : 3'd3,
	       tile_0_readers_0_readReq_get[87:56] } ;
  assign MUX_portalTop_lMemServer_reader_readers_0_dmaErrorFifo_enq_1__VAL_2 =
	     { (tile_0_readers_1_readReq_get[87:72] == 16'd0) ? 3'd1 : 3'd3,
	       tile_0_readers_1_readReq_get[87:56] } ;
  assign MUX_portalTop_lMemServer_reader_readers_0_serverProcessing_memory_b_put_3__VAL_2 =
	     { portalTop_lMemServer_reader_readers_0_serverRequest_D_OUT[52:47],
	       portalTop_lMemServer_reader_readers_0_serverRequest_D_OUT[62:53],
	       portalTop_lMemServer_reader_readers_0_serverRequest_D_OUT[6:0],
	       portalTop_lMemServer_reader_readers_0_serverRequest_D_OUT[62:53] ==
	       10'd8 } ;
  assign MUX_portalTop_lMemServer_reader_readers_0_tag_gen_comp_state_write_1__VAL_1 =
	     { 1'd0,
	       portalTop_lMemServer_reader_readers_0_tag_gen_comp_state[15:1] } ;
  assign MUX_portalTop_lMemServer_reader_readers_0_tag_gen_comp_state_write_1__VAL_2 =
	     { portalTop_lMemServer_reader_readers_0_tag_gen_comp_state[14:0],
	       1'd1 } ;
  assign MUX_portalTop_lMemServer_reader_trafficAccum_write_1__VAL_1 =
	     portalTop_lMemServer_reader_trafficAccum + v__h44098 ;
  assign MUX_portalTop_lMemServer_reader_trafficPtr_write_1__VAL_1 =
	     portalTop_lMemServer_reader_trafficPtr + 8'd1 ;
  assign MUX_portalTop_lMemServer_writer_dbgPtr_write_1__VAL_1 =
	     portalTop_lMemServer_writer_dbgPtr + 8'd1 ;
  assign MUX_portalTop_lMemServer_writer_trafficAccum_write_1__VAL_1 =
	     portalTop_lMemServer_writer_trafficAccum + v__h80586 ;
  assign MUX_portalTop_lMemServer_writer_trafficPtr_write_1__VAL_1 =
	     portalTop_lMemServer_writer_trafficPtr + 8'd1 ;
  assign MUX_portalTop_lMemServer_writer_writers_0_clientRequest_enq_1__VAL_1 =
	     { tile_0_writers_0_writeReq_get[87:6],
	       y_avValue_tag__h83613,
	       1'd0 } ;
  assign MUX_portalTop_lMemServer_writer_writers_0_clientRequest_enq_1__VAL_2 =
	     { tile_0_writers_1_writeReq_get[87:6],
	       y_avValue_tag__h84440,
	       1'd1 } ;
  assign MUX_portalTop_lMemServer_writer_writers_0_dmaErrorFifo_enq_1__VAL_1 =
	     { (tile_0_writers_0_writeReq_get[87:72] == 16'd0) ? 3'd2 : 3'd4,
	       tile_0_writers_0_writeReq_get[87:56] } ;
  assign MUX_portalTop_lMemServer_writer_writers_0_dmaErrorFifo_enq_1__VAL_2 =
	     { (tile_0_writers_1_writeReq_get[87:72] == 16'd0) ? 3'd2 : 3'd4,
	       tile_0_writers_1_writeReq_get[87:56] } ;
  assign MUX_portalTop_lMemServer_writer_writers_0_tag_gen_comp_state_write_1__VAL_1 =
	     { 1'd0,
	       portalTop_lMemServer_writer_writers_0_tag_gen_comp_state[15:1] } ;
  assign MUX_portalTop_lMemServer_writer_writers_0_tag_gen_comp_state_write_1__VAL_2 =
	     { portalTop_lMemServer_writer_writers_0_tag_gen_comp_state[14:0],
	       1'd1 } ;

  // probes
  assign GetPutWithClocks_inst_mkConnectionWithClocks_getProbe_PROBE =
	     intrFifo_D_OUT ;
  assign GetPutWithClocks_inst_mkConnectionWithClocks_getProbe_PROBE_VALID =
	     GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer_sFULL_N &&
	     intrFifo_EMPTY_N ;
  assign GetPutWithClocks_inst_mkConnectionWithClocks_putProbe_PROBE =
	     GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer_dD_OUT ;
  assign GetPutWithClocks_inst_mkConnectionWithClocks_putProbe_PROBE_VALID =
	     GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer_dEMPTY_N &&
	     host_pcieHostTop_ep7_RDY_interruptRequest_put ;

  // inlined wires
  assign portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_outData_enqData_whas =
	     (!portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_s2[0] ||
	      portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_outDataCore_FULL_N) &&
	     portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_s2[1] &&
	     portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_s2[0] ;
  assign portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_outData_outData_wget =
	     WILL_FIRE_RL_portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_outData_setFirstEnq ?
	       portalTop_lMemServer_reader_readers_0_serverProcessing_memory_DOA :
	       portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_outDataCore_D_OUT ;
  assign portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_outData_outData_whas =
	     WILL_FIRE_RL_portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_outData_setFirstEnq ||
	     portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_outDataCore_EMPTY_N ;
  assign portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_outData_enqData_whas =
	     (!portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_s2[0] ||
	      portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_outDataCore_FULL_N) &&
	     portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_s2[1] &&
	     portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_s2[0] ;
  assign portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_outData_outData_wget =
	     WILL_FIRE_RL_portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_outData_setFirstEnq ?
	       portalTop_lMemServer_reader_readers_0_serverProcessing_memory_DOB :
	       portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_outDataCore_D_OUT ;
  assign portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_outData_outData_whas =
	     WILL_FIRE_RL_portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_outData_setFirstEnq ||
	     portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_outDataCore_EMPTY_N ;
  assign portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_cnt_1_whas =
	     (WILL_FIRE_RL_portalTop_lMemServer_reader_readers_0_tag_completed ||
	      WILL_FIRE_RL_mkConnectionGetPut) &&
	     (!portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_writeWithResp_wget[1] ||
	      portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_writeWithResp_wget[0]) ;
  assign portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_writeWithResp_wget =
	     WILL_FIRE_RL_portalTop_lMemServer_reader_readers_0_tag_completed ?
	       2'd0 :
	       2'd2 ;
  assign portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_writeWithResp_whas =
	     WILL_FIRE_RL_portalTop_lMemServer_reader_readers_0_tag_completed ||
	     WILL_FIRE_RL_mkConnectionGetPut ;
  assign portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_s1_1_wget =
	     { 1'd1,
	       !portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_writeWithResp_wget[1] ||
	       portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_writeWithResp_wget[0] } ;
  assign portalTop_lMemServer_reader_readers_0_clientData_serverAdapterA_outData_enqData_whas =
	     (!portalTop_lMemServer_reader_readers_0_clientData_serverAdapterA_s2[0] ||
	      portalTop_lMemServer_reader_readers_0_clientData_serverAdapterA_outDataCore_FULL_N) &&
	     portalTop_lMemServer_reader_readers_0_clientData_serverAdapterA_s2[1] &&
	     portalTop_lMemServer_reader_readers_0_clientData_serverAdapterA_s2[0] ;
  assign portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_outData_enqData_whas =
	     (!portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_s2[0] ||
	      portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_outDataCore_FULL_N) &&
	     portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_s2[1] &&
	     portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_s2[0] ;
  assign portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_outData_outData_wget =
	     WILL_FIRE_RL_portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_outData_setFirstEnq ?
	       portalTop_lMemServer_reader_readers_0_clientData_memory_DOB :
	       portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_outDataCore_D_OUT ;
  assign portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_outData_outData_whas =
	     WILL_FIRE_RL_portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_outData_setFirstEnq ||
	     portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_outDataCore_EMPTY_N ;
  assign portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_cnt_1_whas =
	     MUX_portalTop_lMemServer_reader_readers_0_clientData_memory_b_put_1__SEL_1 ||
	     MUX_portalTop_lMemServer_reader_readers_0_clientData_memory_b_put_1__SEL_2 ;
  assign portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_s1_1_wget =
	     2'd3 ;
  assign portalTop_lMemServer_reader_readers_0_tag_gen_counter_dec_wire_whas =
	     portalTop_lMemServer_reader_readers_0_tag_gen_tagFifo_FULL_N &&
	     portalTop_lMemServer_reader_readers_0_tag_gen_inited &&
	     portalTop_lMemServer_reader_readers_0_tag_gen_counter_positive_reg ;
  assign portalTop_lMemServer_reader_dbgFSM_start_wire_whas =
	     WILL_FIRE_RL_portalTop_lMemServer_reader_dbgFSM_fsm_start ||
	     portalTop_lMemServer_reader_dbgFSM_start_reg_1 &&
	     !portalTop_lMemServer_reader_dbgFSM_state_fired ;
  assign portalTop_lMemServer_reader_trafficFSM_start_wire_whas =
	     WILL_FIRE_RL_portalTop_lMemServer_reader_trafficFSM_fsm_start ||
	     portalTop_lMemServer_reader_trafficFSM_start_reg_1 &&
	     !portalTop_lMemServer_reader_trafficFSM_state_fired ;
  assign portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterA_outData_enqData_whas =
	     (!portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterA_s1[0] ||
	      portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterA_outDataCore_FULL_N) &&
	     portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterA_s1[1] &&
	     portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterA_s1[0] ;
  assign portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterA_writeWithResp_whas =
	     WILL_FIRE_RL_portalTop_lMemServer_writer_writers_0_memdata &&
	     portalTop_lMemServer_writer_writers_0_firstReg ;
  assign portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterB_outData_enqData_whas =
	     (!portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterB_s1[0] ||
	      portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterB_outDataCore_FULL_N) &&
	     portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterB_s1[1] &&
	     portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterB_s1[0] ;
  assign portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterB_outData_outData_wget =
	     WILL_FIRE_RL_portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterB_outData_setFirstEnq ?
	       portalTop_lMemServer_writer_writers_0_respFifos_memory_DOB :
	       portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterB_outDataCore_D_OUT ;
  assign portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterB_outData_outData_whas =
	     WILL_FIRE_RL_portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterB_outData_setFirstEnq ||
	     portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterB_outDataCore_EMPTY_N ;
  assign portalTop_lMemServer_writer_writers_0_tag_gen_counter_dec_wire_whas =
	     portalTop_lMemServer_writer_writers_0_tag_gen_tagFifo_FULL_N &&
	     portalTop_lMemServer_writer_writers_0_tag_gen_inited &&
	     portalTop_lMemServer_writer_writers_0_tag_gen_counter_positive_reg ;
  assign portalTop_lMemServer_writer_dbgFSM_start_wire_whas =
	     WILL_FIRE_RL_portalTop_lMemServer_writer_dbgFSM_fsm_start ||
	     portalTop_lMemServer_writer_dbgFSM_start_reg_1 &&
	     !portalTop_lMemServer_writer_dbgFSM_state_fired ;
  assign portalTop_lMemServer_writer_trafficFSM_start_wire_whas =
	     WILL_FIRE_RL_portalTop_lMemServer_writer_trafficFSM_fsm_start ||
	     portalTop_lMemServer_writer_trafficFSM_start_reg_1 &&
	     !portalTop_lMemServer_writer_trafficFSM_state_fired ;
  assign portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_outData_deqCalled_whas =
	     WILL_FIRE_RL_portalTop_lMemServer_1_mr_response ||
	     WILL_FIRE_RL_portalTop_lMemServer_0_mr_response ;
  assign portalTop_lMemServer_reader_dbgFSM_state_set_pw_whas =
	     WILL_FIRE_RL_portalTop_lMemServer_reader_dbgFSM_idle_l157c7_1 ||
	     WILL_FIRE_RL_portalTop_lMemServer_reader_dbgFSM_idle_l157c7 ||
	     portalTop_lMemServer_reader_dbgFSM_state_mkFSMstate == 3'd2 ||
	     WILL_FIRE_RL_portalTop_lMemServer_reader_dbgFSM_action_l158c10 ||
	     WILL_FIRE_RL_portalTop_lMemServer_reader_dbgFSM_action_f_init_l157c7 ;
  assign portalTop_lMemServer_reader_trafficFSM_state_set_pw_whas =
	     WILL_FIRE_RL_portalTop_lMemServer_reader_trafficFSM_idle_l166c4 ||
	     WILL_FIRE_RL_portalTop_lMemServer_reader_trafficFSM_action_l173c17 ||
	     portalTop_lMemServer_reader_trafficFSM_state_mkFSMstate ==
	     3'd3 ||
	     WILL_FIRE_RL_portalTop_lMemServer_reader_trafficFSM_action_l169c10 ||
	     portalTop_lMemServer_reader_trafficFSM_state_mkFSMstate ==
	     3'd1 ||
	     WILL_FIRE_RL_portalTop_lMemServer_reader_trafficFSM_action_l167c20 ;
  assign portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterB_outData_deqCalled_whas =
	     (portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterB_outDataCore_EMPTY_N ||
	      portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterB_outData_enqData_whas) &&
	     portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterB_outData_outData_whas &&
	     portalTop_lMemServer_writer_writers_0_clientResponse_FULL_N ;
  assign portalTop_lMemServer_writer_dbgFSM_state_set_pw_whas =
	     WILL_FIRE_RL_portalTop_lMemServer_writer_dbgFSM_idle_l241c7_1 ||
	     WILL_FIRE_RL_portalTop_lMemServer_writer_dbgFSM_idle_l241c7 ||
	     portalTop_lMemServer_writer_dbgFSM_state_mkFSMstate == 3'd2 ||
	     WILL_FIRE_RL_portalTop_lMemServer_writer_dbgFSM_action_l242c10 ||
	     WILL_FIRE_RL_portalTop_lMemServer_writer_dbgFSM_action_f_init_l241c7 ;
  assign portalTop_lMemServer_writer_trafficFSM_state_set_pw_whas =
	     WILL_FIRE_RL_portalTop_lMemServer_writer_trafficFSM_idle_l250c4 ||
	     WILL_FIRE_RL_portalTop_lMemServer_writer_trafficFSM_action_l257c17 ||
	     portalTop_lMemServer_writer_trafficFSM_state_mkFSMstate ==
	     3'd3 ||
	     WILL_FIRE_RL_portalTop_lMemServer_writer_trafficFSM_action_l253c10 ||
	     portalTop_lMemServer_writer_trafficFSM_state_mkFSMstate ==
	     3'd1 ||
	     WILL_FIRE_RL_portalTop_lMemServer_writer_trafficFSM_action_l251c20 ;
  assign portalTop_lMemServer_reader_readers_0_tag_gen_tags_port0__write_1 =
	     portalTop_lMemServer_reader_readers_0_tag_gen_tags & y__h13119 ;
  assign portalTop_lMemServer_reader_readers_0_tag_gen_tags_EN_port1__write =
	     portalTop_lMemServer_reader_readers_0_tag_gen_tagFifo_FULL_N &&
	     portalTop_lMemServer_reader_readers_0_tag_gen_inited &&
	     portalTop_lMemServer_reader_readers_0_tag_gen_counter_positive_reg ;
  assign portalTop_lMemServer_reader_readers_0_tag_gen_tags_port1__write_1 =
	     t__h13229 | x__h13256 ;
  assign portalTop_lMemServer_reader_readers_0_tag_gen_tags_port2__read =
	     portalTop_lMemServer_reader_readers_0_tag_gen_tags_EN_port1__write ?
	       portalTop_lMemServer_reader_readers_0_tag_gen_tags_port1__write_1 :
	       t__h13229 ;
  assign portalTop_lMemServer_writer_writers_0_tag_gen_tags_port0__write_1 =
	     portalTop_lMemServer_writer_writers_0_tag_gen_tags & y__h50109 ;
  assign portalTop_lMemServer_writer_writers_0_tag_gen_tags_EN_port1__write =
	     portalTop_lMemServer_writer_writers_0_tag_gen_tagFifo_FULL_N &&
	     portalTop_lMemServer_writer_writers_0_tag_gen_inited &&
	     portalTop_lMemServer_writer_writers_0_tag_gen_counter_positive_reg ;
  assign portalTop_lMemServer_writer_writers_0_tag_gen_tags_port1__write_1 =
	     t__h50219 | x__h50246 ;
  assign portalTop_lMemServer_writer_writers_0_tag_gen_tags_port2__read =
	     portalTop_lMemServer_writer_writers_0_tag_gen_tags_EN_port1__write ?
	       portalTop_lMemServer_writer_writers_0_tag_gen_tags_port1__write_1 :
	       t__h50219 ;

  // register interruptRequested_0
  assign interruptRequested_0_D_IN =
	     portalTop_lMMUIndicationProxy_rv_portalIfc_interrupt__read ||
	     portalTop_lMemServerIndicationProxy_rv_portalIfc_interrupt__read ||
	     portalTop_lMMURequestWrapper_dut_portalIfc_interrupt__read ||
	     portalTop_lMemServerRequestWrapper_dut_portalIfc_interrupt__read ;
  assign interruptRequested_0_EN =
	     NOT_tile_0_interrupt_0__read__654_655_AND_NOT__ETC___d1716 ||
	     intrFifo_FULL_N ;

  // register interruptRequested_1
  assign interruptRequested_1_D_IN =
	     tile_0_interrupt_0__read__654_OR_tile_0_interr_ETC___d1728 ||
	     tile_0_interrupt_8__read__677_OR_tile_0_interr_ETC___d1735 ;
  assign interruptRequested_1_EN =
	     NOT_tile_0_interrupt_0__read__654_655_AND_NOT__ETC___d1716 ||
	     intrFifo_FULL_N ;

  // register interruptRequested_10
  assign interruptRequested_10_D_IN = 1'd0 ;
  assign interruptRequested_10_EN =
	     NOT_tile_0_interrupt_0__read__654_655_AND_NOT__ETC___d1716 ||
	     intrFifo_FULL_N ;

  // register interruptRequested_11
  assign interruptRequested_11_D_IN = 1'd0 ;
  assign interruptRequested_11_EN =
	     NOT_tile_0_interrupt_0__read__654_655_AND_NOT__ETC___d1716 ||
	     intrFifo_FULL_N ;

  // register interruptRequested_12
  assign interruptRequested_12_D_IN = 1'd0 ;
  assign interruptRequested_12_EN =
	     NOT_tile_0_interrupt_0__read__654_655_AND_NOT__ETC___d1716 ||
	     intrFifo_FULL_N ;

  // register interruptRequested_13
  assign interruptRequested_13_D_IN = 1'd0 ;
  assign interruptRequested_13_EN =
	     NOT_tile_0_interrupt_0__read__654_655_AND_NOT__ETC___d1716 ||
	     intrFifo_FULL_N ;

  // register interruptRequested_14
  assign interruptRequested_14_D_IN = 1'd0 ;
  assign interruptRequested_14_EN =
	     NOT_tile_0_interrupt_0__read__654_655_AND_NOT__ETC___d1716 ||
	     intrFifo_FULL_N ;

  // register interruptRequested_15
  assign interruptRequested_15_D_IN = 1'd0 ;
  assign interruptRequested_15_EN =
	     NOT_tile_0_interrupt_0__read__654_655_AND_NOT__ETC___d1716 ||
	     intrFifo_FULL_N ;

  // register interruptRequested_2
  assign interruptRequested_2_D_IN = 1'd0 ;
  assign interruptRequested_2_EN =
	     NOT_tile_0_interrupt_0__read__654_655_AND_NOT__ETC___d1716 ||
	     intrFifo_FULL_N ;

  // register interruptRequested_3
  assign interruptRequested_3_D_IN = 1'd0 ;
  assign interruptRequested_3_EN =
	     NOT_tile_0_interrupt_0__read__654_655_AND_NOT__ETC___d1716 ||
	     intrFifo_FULL_N ;

  // register interruptRequested_4
  assign interruptRequested_4_D_IN = 1'd0 ;
  assign interruptRequested_4_EN =
	     NOT_tile_0_interrupt_0__read__654_655_AND_NOT__ETC___d1716 ||
	     intrFifo_FULL_N ;

  // register interruptRequested_5
  assign interruptRequested_5_D_IN = 1'd0 ;
  assign interruptRequested_5_EN =
	     NOT_tile_0_interrupt_0__read__654_655_AND_NOT__ETC___d1716 ||
	     intrFifo_FULL_N ;

  // register interruptRequested_6
  assign interruptRequested_6_D_IN = 1'd0 ;
  assign interruptRequested_6_EN =
	     NOT_tile_0_interrupt_0__read__654_655_AND_NOT__ETC___d1716 ||
	     intrFifo_FULL_N ;

  // register interruptRequested_7
  assign interruptRequested_7_D_IN = 1'd0 ;
  assign interruptRequested_7_EN =
	     NOT_tile_0_interrupt_0__read__654_655_AND_NOT__ETC___d1716 ||
	     intrFifo_FULL_N ;

  // register interruptRequested_8
  assign interruptRequested_8_D_IN = 1'd0 ;
  assign interruptRequested_8_EN =
	     NOT_tile_0_interrupt_0__read__654_655_AND_NOT__ETC___d1716 ||
	     intrFifo_FULL_N ;

  // register interruptRequested_9
  assign interruptRequested_9_D_IN = 1'd0 ;
  assign interruptRequested_9_EN =
	     NOT_tile_0_interrupt_0__read__654_655_AND_NOT__ETC___d1716 ||
	     intrFifo_FULL_N ;

  // register portalTop_ctrl_mux_lastWriteDataSeen
  assign portalTop_ctrl_mux_lastWriteDataSeen_D_IN =
	     !WILL_FIRE_RL_csw_2_mkConnectionGetPut ;
  assign portalTop_ctrl_mux_lastWriteDataSeen_EN =
	     WILL_FIRE_RL_csw_3_mkConnectionGetPut &&
	     host_pcieHostTop_pciehost_master_write_client_writeData_get[0] ||
	     WILL_FIRE_RL_csw_2_mkConnectionGetPut ;

  // register portalTop_framework_ctrl_mux_rv_lastWriteDataSeen
  assign portalTop_framework_ctrl_mux_rv_lastWriteDataSeen_D_IN =
	     !MUX_portalTop_framework_ctrl_mux_rv_lastWriteDataSeen_write_1__SEL_1 ;
  assign portalTop_framework_ctrl_mux_rv_lastWriteDataSeen_EN =
	     WILL_FIRE_RL_portalTop_ctrl_mux_req_aw &&
	     portalTop_ctrl_mux_ws_D_OUT == 1'd0 ||
	     WILL_FIRE_RL_portalTop_ctrl_mux_writeDataPipes_0_connect &&
	     portalTop_ctrl_mux_writeDataPipes_0_fifo_D_OUT[0] ;

  // register portalTop_lMemServer_reader_dbgFSM_start_reg
  assign portalTop_lMemServer_reader_dbgFSM_start_reg_D_IN =
	     MUX_portalTop_lMemServer_reader_dbgFSM_start_reg_write_1__SEL_1 ;
  assign portalTop_lMemServer_reader_dbgFSM_start_reg_EN =
	     WILL_FIRE_RL_portalTop_lMemServerRequestWrapper_handle_stateDbg_request &&
	     !portalTop_lMemServerRequestWrapper_dut_pipes_stateDbg_PipeOut_first ||
	     WILL_FIRE_RL_portalTop_lMemServer_reader_dbgFSM_fsm_start ;

  // register portalTop_lMemServer_reader_dbgFSM_start_reg_1
  assign portalTop_lMemServer_reader_dbgFSM_start_reg_1_D_IN =
	     portalTop_lMemServer_reader_dbgFSM_start_wire_whas ;
  assign portalTop_lMemServer_reader_dbgFSM_start_reg_1_EN = 1'd1 ;

  // register portalTop_lMemServer_reader_dbgFSM_state_can_overlap
  assign portalTop_lMemServer_reader_dbgFSM_state_can_overlap_D_IN =
	     portalTop_lMemServer_reader_dbgFSM_state_set_pw_whas ||
	     portalTop_lMemServer_reader_dbgFSM_state_can_overlap ;
  assign portalTop_lMemServer_reader_dbgFSM_state_can_overlap_EN = 1'd1 ;

  // register portalTop_lMemServer_reader_dbgFSM_state_fired
  assign portalTop_lMemServer_reader_dbgFSM_state_fired_D_IN =
	     portalTop_lMemServer_reader_dbgFSM_state_set_pw_whas ;
  assign portalTop_lMemServer_reader_dbgFSM_state_fired_EN = 1'd1 ;

  // register portalTop_lMemServer_reader_dbgFSM_state_mkFSMstate
  always@(MUX_portalTop_lMemServer_reader_dbgFSM_state_mkFSMstate_write_1__SEL_1 or
	  WILL_FIRE_RL_portalTop_lMemServer_reader_dbgFSM_action_f_init_l157c7 or
	  WILL_FIRE_RL_portalTop_lMemServer_reader_dbgFSM_action_l158c10 or
	  portalTop_lMemServer_reader_dbgFSM_state_mkFSMstate)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_portalTop_lMemServer_reader_dbgFSM_state_mkFSMstate_write_1__SEL_1:
	  portalTop_lMemServer_reader_dbgFSM_state_mkFSMstate_D_IN = 3'd0;
      WILL_FIRE_RL_portalTop_lMemServer_reader_dbgFSM_action_f_init_l157c7:
	  portalTop_lMemServer_reader_dbgFSM_state_mkFSMstate_D_IN = 3'd1;
      WILL_FIRE_RL_portalTop_lMemServer_reader_dbgFSM_action_l158c10:
	  portalTop_lMemServer_reader_dbgFSM_state_mkFSMstate_D_IN = 3'd2;
      portalTop_lMemServer_reader_dbgFSM_state_mkFSMstate == 3'd2:
	  portalTop_lMemServer_reader_dbgFSM_state_mkFSMstate_D_IN = 3'd3;
      default: portalTop_lMemServer_reader_dbgFSM_state_mkFSMstate_D_IN =
		   3'b010 /* unspecified value */ ;
    endcase
  end
  assign portalTop_lMemServer_reader_dbgFSM_state_mkFSMstate_EN =
	     WILL_FIRE_RL_portalTop_lMemServer_reader_dbgFSM_idle_l157c7_1 ||
	     WILL_FIRE_RL_portalTop_lMemServer_reader_dbgFSM_idle_l157c7 ||
	     WILL_FIRE_RL_portalTop_lMemServer_reader_dbgFSM_action_f_init_l157c7 ||
	     WILL_FIRE_RL_portalTop_lMemServer_reader_dbgFSM_action_l158c10 ||
	     portalTop_lMemServer_reader_dbgFSM_state_mkFSMstate == 3'd2 ;

  // register portalTop_lMemServer_reader_dbgPtr
  assign portalTop_lMemServer_reader_dbgPtr_D_IN =
	     (portalTop_lMemServer_reader_dbgFSM_state_mkFSMstate == 3'd2) ?
	       MUX_portalTop_lMemServer_reader_dbgPtr_write_1__VAL_1 :
	       8'd0 ;
  assign portalTop_lMemServer_reader_dbgPtr_EN =
	     portalTop_lMemServer_reader_dbgFSM_state_mkFSMstate == 3'd2 ||
	     WILL_FIRE_RL_portalTop_lMemServer_reader_dbgFSM_action_f_init_l157c7 ;

  // register portalTop_lMemServer_reader_readers_0_beatCount
  assign portalTop_lMemServer_reader_readers_0_beatCount_D_IN =
	     portalTop_lMemServer_reader_readers_0_beatCount + 32'd1 ;
  assign portalTop_lMemServer_reader_readers_0_beatCount_EN =
	     WILL_FIRE_RL_portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_stageReadResponseAlways ;

  // register portalTop_lMemServer_reader_readers_0_burstReg
  assign portalTop_lMemServer_reader_readers_0_burstReg_D_IN = 10'h0 ;
  assign portalTop_lMemServer_reader_readers_0_burstReg_EN = 1'b0 ;

  // register portalTop_lMemServer_reader_readers_0_clientData_serverAdapterA_cnt
  assign portalTop_lMemServer_reader_readers_0_clientData_serverAdapterA_cnt_D_IN =
	     portalTop_lMemServer_reader_readers_0_clientData_serverAdapterA_cnt +
	     3'd0 +
	     3'd0 ;
  assign portalTop_lMemServer_reader_readers_0_clientData_serverAdapterA_cnt_EN =
	     1'b0 ;

  // register portalTop_lMemServer_reader_readers_0_clientData_serverAdapterA_s1
  assign portalTop_lMemServer_reader_readers_0_clientData_serverAdapterA_s1_D_IN =
	     { WILL_FIRE_RL_portalTop_lMemServer_reader_readers_0_read_data,
	       1'b0 } ;
  assign portalTop_lMemServer_reader_readers_0_clientData_serverAdapterA_s1_EN =
	     1'd1 ;

  // register portalTop_lMemServer_reader_readers_0_clientData_serverAdapterA_s2
  assign portalTop_lMemServer_reader_readers_0_clientData_serverAdapterA_s2_D_IN =
	     portalTop_lMemServer_reader_readers_0_clientData_serverAdapterA_s1 ;
  assign portalTop_lMemServer_reader_readers_0_clientData_serverAdapterA_s2_EN =
	     portalTop_lMemServer_reader_readers_0_clientData_serverAdapterA_s1[1] ||
	     portalTop_lMemServer_reader_readers_0_clientData_serverAdapterA_s2[1] ;

  // register portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_cnt
  assign portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_cnt_D_IN =
	     portalTop_lMemServer_reader_readers_0_clientDa_ETC___d276 ;
  assign portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_cnt_EN =
	     portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_cnt_1_whas ||
	     portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_outData_deqCalled_whas ;

  // register portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_s1
  assign portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_s1_D_IN =
	     { portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_cnt_1_whas &&
	       portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_s1_1_wget[1],
	       portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_s1_1_wget[0] } ;
  assign portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_s1_EN =
	     1'd1 ;

  // register portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_s2
  assign portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_s2_D_IN =
	     portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_s1 ;
  assign portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_s2_EN =
	     portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_s1[1] ||
	     portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_s2[1] ;

  // register portalTop_lMemServer_reader_readers_0_compClientReg
  assign portalTop_lMemServer_reader_readers_0_compClientReg_D_IN =
	     portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_outData_outData_wget[1] ;
  assign portalTop_lMemServer_reader_readers_0_compClientReg_EN =
	     WILL_FIRE_RL_portalTop_lMemServer_reader_readers_0_complete_burst1a ;

  // register portalTop_lMemServer_reader_readers_0_compCountReg
  assign portalTop_lMemServer_reader_readers_0_compCountReg_D_IN =
	     WILL_FIRE_RL_portalTop_lMemServer_reader_readers_0_complete_burst1a ?
	       MUX_portalTop_lMemServer_reader_readers_0_compCountReg_write_1__VAL_1 :
	       MUX_portalTop_lMemServer_reader_readers_0_compCountReg_write_1__VAL_2 ;
  assign portalTop_lMemServer_reader_readers_0_compCountReg_EN =
	     WILL_FIRE_RL_portalTop_lMemServer_reader_readers_0_complete_burst1a ||
	     WILL_FIRE_RL_portalTop_lMemServer_reader_readers_0_burst_remainder ;

  // register portalTop_lMemServer_reader_readers_0_compTagReg
  assign portalTop_lMemServer_reader_readers_0_compTagReg_D_IN =
	     portalTop_lMemServer_reader_readers_0_serverTag_D_OUT ;
  assign portalTop_lMemServer_reader_readers_0_compTagReg_EN =
	     WILL_FIRE_RL_portalTop_lMemServer_reader_readers_0_complete_burst1a ;

  // register portalTop_lMemServer_reader_readers_0_compTileReg
  assign portalTop_lMemServer_reader_readers_0_compTileReg_D_IN =
	     portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_outData_outData_wget[23:22] ;
  assign portalTop_lMemServer_reader_readers_0_compTileReg_EN =
	     WILL_FIRE_RL_portalTop_lMemServer_reader_readers_0_complete_burst1a ;

  // register portalTop_lMemServer_reader_readers_0_cycle_cnt
  assign portalTop_lMemServer_reader_readers_0_cycle_cnt_D_IN =
	     portalTop_lMemServer_reader_readers_0_cycle_cnt + 64'd1 ;
  assign portalTop_lMemServer_reader_readers_0_cycle_cnt_EN = 1'd1 ;

  // register portalTop_lMemServer_reader_readers_0_firstReg
  assign portalTop_lMemServer_reader_readers_0_firstReg_D_IN =
	     portalTop_lMemServer_reader_readers_0_serverData_D_OUT[0] ;
  assign portalTop_lMemServer_reader_readers_0_firstReg_EN =
	     WILL_FIRE_RL_portalTop_lMemServer_reader_readers_0_read_data ;

  // register portalTop_lMemServer_reader_readers_0_killv_0
  assign portalTop_lMemServer_reader_readers_0_killv_0_D_IN =
	     portalTop_lMemServerRequestWrapper_dut_pipes_setTileState_PipeOut_first[1:0] !=
	     2'd2 &&
	     portalTop_lMemServerRequestWrapper_dut_pipes_setTileState_PipeOut_first[1:0] !=
	     2'd1 ;
  assign portalTop_lMemServer_reader_readers_0_killv_0_EN =
	     WILL_FIRE_RL_portalTop_lMemServerRequestWrapper_handle_setTileState_request &&
	     portalTop_lMemServerRequestWrapper_dut_pipes_setTileState_PipeOut_first[3:2] ==
	     2'd0 ;

  // register portalTop_lMemServer_reader_readers_0_killv_1
  assign portalTop_lMemServer_reader_readers_0_killv_1_D_IN =
	     portalTop_lMemServer_reader_readers_0_killv_0_D_IN ;
  assign portalTop_lMemServer_reader_readers_0_killv_1_EN =
	     WILL_FIRE_RL_portalTop_lMemServerRequestWrapper_handle_setTileState_request &&
	     portalTop_lMemServerRequestWrapper_dut_pipes_setTileState_PipeOut_first[3:2] ==
	     2'd1 ;

  // register portalTop_lMemServer_reader_readers_0_killv_2
  assign portalTop_lMemServer_reader_readers_0_killv_2_D_IN =
	     portalTop_lMemServer_reader_readers_0_killv_0_D_IN ;
  assign portalTop_lMemServer_reader_readers_0_killv_2_EN =
	     WILL_FIRE_RL_portalTop_lMemServerRequestWrapper_handle_setTileState_request &&
	     portalTop_lMemServerRequestWrapper_dut_pipes_setTileState_PipeOut_first[3:2] ==
	     2'd2 ;

  // register portalTop_lMemServer_reader_readers_0_killv_3
  assign portalTop_lMemServer_reader_readers_0_killv_3_D_IN =
	     portalTop_lMemServer_reader_readers_0_killv_0_D_IN ;
  assign portalTop_lMemServer_reader_readers_0_killv_3_EN =
	     WILL_FIRE_RL_portalTop_lMemServerRequestWrapper_handle_setTileState_request &&
	     portalTop_lMemServerRequestWrapper_dut_pipes_setTileState_PipeOut_first[3:2] ==
	     2'd3 ;

  // register portalTop_lMemServer_reader_readers_0_last_comp
  assign portalTop_lMemServer_reader_readers_0_last_comp_D_IN =
	     portalTop_lMemServer_reader_readers_0_cycle_cnt ;
  assign portalTop_lMemServer_reader_readers_0_last_comp_EN =
	     portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_outData_deqCalled_whas ;

  // register portalTop_lMemServer_reader_readers_0_last_loadClient
  assign portalTop_lMemServer_reader_readers_0_last_loadClient_D_IN =
	     portalTop_lMemServer_reader_readers_0_cycle_cnt ;
  assign portalTop_lMemServer_reader_readers_0_last_loadClient_EN =
	     WILL_FIRE_RL_portalTop_lMemServer_1_mr_request ||
	     WILL_FIRE_RL_portalTop_lMemServer_0_mr_request ;

  // register portalTop_lMemServer_reader_readers_0_last_mmuResp
  assign portalTop_lMemServer_reader_readers_0_last_mmuResp_D_IN =
	     portalTop_lMemServer_reader_readers_0_cycle_cnt ;
  assign portalTop_lMemServer_reader_readers_0_last_mmuResp_EN =
	     WILL_FIRE_RL_portalTop_lMemServer_reader_readers_0_checkMmuResp ;

  // register portalTop_lMemServer_reader_readers_0_last_readData
  assign portalTop_lMemServer_reader_readers_0_last_readData_D_IN =
	     portalTop_lMemServer_reader_readers_0_cycle_cnt ;
  assign portalTop_lMemServer_reader_readers_0_last_readData_EN =
	     WILL_FIRE_RL_portalTop_lMemServer_reader_readers_0_read_data ;

  // register portalTop_lMemServer_reader_readers_0_last_readReq
  assign portalTop_lMemServer_reader_readers_0_last_readReq_D_IN =
	     portalTop_lMemServer_reader_readers_0_cycle_cnt ;
  assign portalTop_lMemServer_reader_readers_0_last_readReq_EN =
	     WILL_FIRE_RL_mkConnectionGetPut ;

  // register portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_cnt
  assign portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_cnt_D_IN =
	     portalTop_lMemServer_reader_readers_0_serverPr_ETC___d81 ;
  assign portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_cnt_EN =
	     WILL_FIRE_RL_portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_stageReadResponseAlways ||
	     WILL_FIRE_RL_portalTop_lMemServer_reader_readers_0_read_data ;

  // register portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_s1
  assign portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_s1_D_IN =
	     { WILL_FIRE_RL_portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_stageReadResponseAlways,
	       1'b1 } ;
  assign portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_s1_EN =
	     1'd1 ;

  // register portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_s2
  assign portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_s2_D_IN =
	     portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_s1 ;
  assign portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_s2_EN =
	     portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_s1[1] ||
	     portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_s2[1] ;

  // register portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_cnt
  assign portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_cnt_D_IN =
	     portalTop_lMemServer_reader_readers_0_serverPr_ETC___d146 ;
  assign portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_cnt_EN =
	     portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_cnt_1_whas ||
	     WILL_FIRE_RL_portalTop_lMemServer_reader_readers_0_complete_burst1a ;

  // register portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_s1
  assign portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_s1_D_IN =
	     { portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_writeWithResp_whas &&
	       portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_s1_1_wget[1],
	       portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_s1_1_wget[0] } ;
  assign portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_s1_EN =
	     1'd1 ;

  // register portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_s2
  assign portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_s2_D_IN =
	     portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_s1 ;
  assign portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_s2_EN =
	     portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_s1[1] ||
	     portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_s2[1] ;

  // register portalTop_lMemServer_reader_readers_0_stopv_0
  assign portalTop_lMemServer_reader_readers_0_stopv_0_D_IN =
	     portalTop_lMemServerRequestWrapper_dut_pipes_setTileState_PipeOut_first[1:0] !=
	     2'd2 ;
  assign portalTop_lMemServer_reader_readers_0_stopv_0_EN =
	     WILL_FIRE_RL_portalTop_lMemServerRequestWrapper_handle_setTileState_request &&
	     portalTop_lMemServerRequestWrapper_dut_pipes_setTileState_PipeOut_first[3:2] ==
	     2'd0 ;

  // register portalTop_lMemServer_reader_readers_0_stopv_1
  assign portalTop_lMemServer_reader_readers_0_stopv_1_D_IN =
	     portalTop_lMemServerRequestWrapper_dut_pipes_setTileState_PipeOut_first[1:0] !=
	     2'd2 ;
  assign portalTop_lMemServer_reader_readers_0_stopv_1_EN =
	     WILL_FIRE_RL_portalTop_lMemServerRequestWrapper_handle_setTileState_request &&
	     portalTop_lMemServerRequestWrapper_dut_pipes_setTileState_PipeOut_first[3:2] ==
	     2'd1 ;

  // register portalTop_lMemServer_reader_readers_0_stopv_2
  assign portalTop_lMemServer_reader_readers_0_stopv_2_D_IN =
	     portalTop_lMemServerRequestWrapper_dut_pipes_setTileState_PipeOut_first[1:0] !=
	     2'd2 ;
  assign portalTop_lMemServer_reader_readers_0_stopv_2_EN =
	     WILL_FIRE_RL_portalTop_lMemServerRequestWrapper_handle_setTileState_request &&
	     portalTop_lMemServerRequestWrapper_dut_pipes_setTileState_PipeOut_first[3:2] ==
	     2'd2 ;

  // register portalTop_lMemServer_reader_readers_0_stopv_3
  assign portalTop_lMemServer_reader_readers_0_stopv_3_D_IN =
	     portalTop_lMemServerRequestWrapper_dut_pipes_setTileState_PipeOut_first[1:0] !=
	     2'd2 ;
  assign portalTop_lMemServer_reader_readers_0_stopv_3_EN =
	     WILL_FIRE_RL_portalTop_lMemServerRequestWrapper_handle_setTileState_request &&
	     portalTop_lMemServerRequestWrapper_dut_pipes_setTileState_PipeOut_first[3:2] ==
	     2'd3 ;

  // register portalTop_lMemServer_reader_readers_0_tag_gen_comp_state
  assign portalTop_lMemServer_reader_readers_0_tag_gen_comp_state_D_IN =
	     MUX_portalTop_lMemServer_reader_readers_0_tag_gen_comp_state_write_1__SEL_1 ?
	       MUX_portalTop_lMemServer_reader_readers_0_tag_gen_comp_state_write_1__VAL_1 :
	       MUX_portalTop_lMemServer_reader_readers_0_tag_gen_comp_state_write_1__VAL_2 ;
  assign portalTop_lMemServer_reader_readers_0_tag_gen_comp_state_EN =
	     WILL_FIRE_RL_portalTop_lMemServer_reader_readers_0_tag_gen_complete_rule1 &&
	     !portalTop_lMemServer_reader_readers_0_tag_gen__ETC___d323 ||
	     portalTop_lMemServer_reader_readers_0_tag_gen_retFifo_EMPTY_N ;

  // register portalTop_lMemServer_reader_readers_0_tag_gen_counter_cnt
  assign portalTop_lMemServer_reader_readers_0_tag_gen_counter_cnt_D_IN =
	     portalTop_lMemServer_reader_readers_0_tag_gen__ETC___d318 ;
  assign portalTop_lMemServer_reader_readers_0_tag_gen_counter_cnt_EN = 1'd1 ;

  // register portalTop_lMemServer_reader_readers_0_tag_gen_counter_positive_reg
  assign portalTop_lMemServer_reader_readers_0_tag_gen_counter_positive_reg_D_IN =
	     portalTop_lMemServer_reader_readers_0_tag_gen__ETC___d318 !=
	     5'd0 ;
  assign portalTop_lMemServer_reader_readers_0_tag_gen_counter_positive_reg_EN =
	     1'd1 ;

  // register portalTop_lMemServer_reader_readers_0_tag_gen_head_ptr
  assign portalTop_lMemServer_reader_readers_0_tag_gen_head_ptr_D_IN =
	     portalTop_lMemServer_reader_readers_0_tag_gen_head_ptr + 4'd1 ;
  assign portalTop_lMemServer_reader_readers_0_tag_gen_head_ptr_EN =
	     portalTop_lMemServer_reader_readers_0_tag_gen_tagFifo_FULL_N &&
	     portalTop_lMemServer_reader_readers_0_tag_gen_inited &&
	     portalTop_lMemServer_reader_readers_0_tag_gen_counter_positive_reg ||
	     !portalTop_lMemServer_reader_readers_0_tag_gen_inited ;

  // register portalTop_lMemServer_reader_readers_0_tag_gen_inited
  assign portalTop_lMemServer_reader_readers_0_tag_gen_inited_D_IN =
	     portalTop_lMemServer_reader_readers_0_tag_gen_head_ptr == 4'd15 ;
  assign portalTop_lMemServer_reader_readers_0_tag_gen_inited_EN =
	     !portalTop_lMemServer_reader_readers_0_tag_gen_inited ;

  // register portalTop_lMemServer_reader_readers_0_tag_gen_tags
  assign portalTop_lMemServer_reader_readers_0_tag_gen_tags_D_IN =
	     portalTop_lMemServer_reader_readers_0_tag_gen_tags_port2__read ;
  assign portalTop_lMemServer_reader_readers_0_tag_gen_tags_EN = 1'b1 ;

  // register portalTop_lMemServer_reader_readers_0_tag_gen_tail_ptr
  assign portalTop_lMemServer_reader_readers_0_tag_gen_tail_ptr_D_IN =
	     portalTop_lMemServer_reader_readers_0_tag_gen_tail_ptr + 4'd1 ;
  assign portalTop_lMemServer_reader_readers_0_tag_gen_tail_ptr_EN =
	     MUX_portalTop_lMemServer_reader_readers_0_tag_gen_comp_state_write_1__SEL_1 ;

  // register portalTop_lMemServer_reader_trafficAccum
  assign portalTop_lMemServer_reader_trafficAccum_D_IN =
	     WILL_FIRE_RL_portalTop_lMemServer_reader_trafficFSM_action_l169c10 ?
	       MUX_portalTop_lMemServer_reader_trafficAccum_write_1__VAL_1 :
	       64'd0 ;
  assign portalTop_lMemServer_reader_trafficAccum_EN =
	     WILL_FIRE_RL_portalTop_lMemServer_reader_trafficFSM_action_l169c10 ||
	     WILL_FIRE_RL_portalTop_lMemServer_reader_trafficFSM_action_l167c20 ;

  // register portalTop_lMemServer_reader_trafficFSM_start_reg
  assign portalTop_lMemServer_reader_trafficFSM_start_reg_D_IN =
	     MUX_portalTop_lMemServer_reader_trafficFSM_start_reg_write_1__SEL_1 ;
  assign portalTop_lMemServer_reader_trafficFSM_start_reg_EN =
	     WILL_FIRE_RL_portalTop_lMemServerRequestWrapper_handle_memoryTraffic_request &&
	     !portalTop_lMemServerRequestWrapper_dut_pipes_memoryTraffic_PipeOut_first ||
	     WILL_FIRE_RL_portalTop_lMemServer_reader_trafficFSM_fsm_start ;

  // register portalTop_lMemServer_reader_trafficFSM_start_reg_1
  assign portalTop_lMemServer_reader_trafficFSM_start_reg_1_D_IN =
	     portalTop_lMemServer_reader_trafficFSM_start_wire_whas ;
  assign portalTop_lMemServer_reader_trafficFSM_start_reg_1_EN = 1'd1 ;

  // register portalTop_lMemServer_reader_trafficFSM_state_can_overlap
  assign portalTop_lMemServer_reader_trafficFSM_state_can_overlap_D_IN =
	     portalTop_lMemServer_reader_trafficFSM_state_set_pw_whas ||
	     portalTop_lMemServer_reader_trafficFSM_state_can_overlap ;
  assign portalTop_lMemServer_reader_trafficFSM_state_can_overlap_EN = 1'd1 ;

  // register portalTop_lMemServer_reader_trafficFSM_state_fired
  assign portalTop_lMemServer_reader_trafficFSM_state_fired_D_IN =
	     portalTop_lMemServer_reader_trafficFSM_state_set_pw_whas ;
  assign portalTop_lMemServer_reader_trafficFSM_state_fired_EN = 1'd1 ;

  // register portalTop_lMemServer_reader_trafficFSM_state_mkFSMstate
  always@(WILL_FIRE_RL_portalTop_lMemServer_reader_trafficFSM_idle_l166c4 or
	  WILL_FIRE_RL_portalTop_lMemServer_reader_trafficFSM_action_l167c20 or
	  portalTop_lMemServer_reader_trafficFSM_state_mkFSMstate or
	  WILL_FIRE_RL_portalTop_lMemServer_reader_trafficFSM_action_l169c10 or
	  WILL_FIRE_RL_portalTop_lMemServer_reader_trafficFSM_action_l173c17)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_portalTop_lMemServer_reader_trafficFSM_idle_l166c4:
	  portalTop_lMemServer_reader_trafficFSM_state_mkFSMstate_D_IN = 3'd0;
      WILL_FIRE_RL_portalTop_lMemServer_reader_trafficFSM_action_l167c20:
	  portalTop_lMemServer_reader_trafficFSM_state_mkFSMstate_D_IN = 3'd1;
      portalTop_lMemServer_reader_trafficFSM_state_mkFSMstate == 3'd1:
	  portalTop_lMemServer_reader_trafficFSM_state_mkFSMstate_D_IN = 3'd2;
      WILL_FIRE_RL_portalTop_lMemServer_reader_trafficFSM_action_l169c10:
	  portalTop_lMemServer_reader_trafficFSM_state_mkFSMstate_D_IN = 3'd3;
      portalTop_lMemServer_reader_trafficFSM_state_mkFSMstate == 3'd3:
	  portalTop_lMemServer_reader_trafficFSM_state_mkFSMstate_D_IN = 3'd4;
      WILL_FIRE_RL_portalTop_lMemServer_reader_trafficFSM_action_l173c17:
	  portalTop_lMemServer_reader_trafficFSM_state_mkFSMstate_D_IN = 3'd5;
      default: portalTop_lMemServer_reader_trafficFSM_state_mkFSMstate_D_IN =
		   3'b010 /* unspecified value */ ;
    endcase
  end
  assign portalTop_lMemServer_reader_trafficFSM_state_mkFSMstate_EN =
	     WILL_FIRE_RL_portalTop_lMemServer_reader_trafficFSM_idle_l166c4 ||
	     WILL_FIRE_RL_portalTop_lMemServer_reader_trafficFSM_action_l167c20 ||
	     portalTop_lMemServer_reader_trafficFSM_state_mkFSMstate ==
	     3'd1 ||
	     WILL_FIRE_RL_portalTop_lMemServer_reader_trafficFSM_action_l169c10 ||
	     portalTop_lMemServer_reader_trafficFSM_state_mkFSMstate ==
	     3'd3 ||
	     WILL_FIRE_RL_portalTop_lMemServer_reader_trafficFSM_action_l173c17 ;

  // register portalTop_lMemServer_reader_trafficPtr
  assign portalTop_lMemServer_reader_trafficPtr_D_IN =
	     (portalTop_lMemServer_reader_trafficFSM_state_mkFSMstate ==
	      3'd3) ?
	       MUX_portalTop_lMemServer_reader_trafficPtr_write_1__VAL_1 :
	       8'd0 ;
  assign portalTop_lMemServer_reader_trafficPtr_EN =
	     portalTop_lMemServer_reader_trafficFSM_state_mkFSMstate ==
	     3'd3 ||
	     portalTop_lMemServer_reader_trafficFSM_state_mkFSMstate == 3'd1 ;

  // register portalTop_lMemServer_writer_dbgFSM_start_reg
  assign portalTop_lMemServer_writer_dbgFSM_start_reg_D_IN =
	     MUX_portalTop_lMemServer_writer_dbgFSM_start_reg_write_1__SEL_1 ;
  assign portalTop_lMemServer_writer_dbgFSM_start_reg_EN =
	     WILL_FIRE_RL_portalTop_lMemServerRequestWrapper_handle_stateDbg_request &&
	     portalTop_lMemServerRequestWrapper_dut_pipes_stateDbg_PipeOut_first ||
	     WILL_FIRE_RL_portalTop_lMemServer_writer_dbgFSM_fsm_start ;

  // register portalTop_lMemServer_writer_dbgFSM_start_reg_1
  assign portalTop_lMemServer_writer_dbgFSM_start_reg_1_D_IN =
	     portalTop_lMemServer_writer_dbgFSM_start_wire_whas ;
  assign portalTop_lMemServer_writer_dbgFSM_start_reg_1_EN = 1'd1 ;

  // register portalTop_lMemServer_writer_dbgFSM_state_can_overlap
  assign portalTop_lMemServer_writer_dbgFSM_state_can_overlap_D_IN =
	     portalTop_lMemServer_writer_dbgFSM_state_set_pw_whas ||
	     portalTop_lMemServer_writer_dbgFSM_state_can_overlap ;
  assign portalTop_lMemServer_writer_dbgFSM_state_can_overlap_EN = 1'd1 ;

  // register portalTop_lMemServer_writer_dbgFSM_state_fired
  assign portalTop_lMemServer_writer_dbgFSM_state_fired_D_IN =
	     portalTop_lMemServer_writer_dbgFSM_state_set_pw_whas ;
  assign portalTop_lMemServer_writer_dbgFSM_state_fired_EN = 1'd1 ;

  // register portalTop_lMemServer_writer_dbgFSM_state_mkFSMstate
  always@(MUX_portalTop_lMemServer_writer_dbgFSM_state_mkFSMstate_write_1__SEL_1 or
	  WILL_FIRE_RL_portalTop_lMemServer_writer_dbgFSM_action_f_init_l241c7 or
	  WILL_FIRE_RL_portalTop_lMemServer_writer_dbgFSM_action_l242c10 or
	  portalTop_lMemServer_writer_dbgFSM_state_mkFSMstate)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_portalTop_lMemServer_writer_dbgFSM_state_mkFSMstate_write_1__SEL_1:
	  portalTop_lMemServer_writer_dbgFSM_state_mkFSMstate_D_IN = 3'd0;
      WILL_FIRE_RL_portalTop_lMemServer_writer_dbgFSM_action_f_init_l241c7:
	  portalTop_lMemServer_writer_dbgFSM_state_mkFSMstate_D_IN = 3'd1;
      WILL_FIRE_RL_portalTop_lMemServer_writer_dbgFSM_action_l242c10:
	  portalTop_lMemServer_writer_dbgFSM_state_mkFSMstate_D_IN = 3'd2;
      portalTop_lMemServer_writer_dbgFSM_state_mkFSMstate == 3'd2:
	  portalTop_lMemServer_writer_dbgFSM_state_mkFSMstate_D_IN = 3'd3;
      default: portalTop_lMemServer_writer_dbgFSM_state_mkFSMstate_D_IN =
		   3'b010 /* unspecified value */ ;
    endcase
  end
  assign portalTop_lMemServer_writer_dbgFSM_state_mkFSMstate_EN =
	     WILL_FIRE_RL_portalTop_lMemServer_writer_dbgFSM_idle_l241c7_1 ||
	     WILL_FIRE_RL_portalTop_lMemServer_writer_dbgFSM_idle_l241c7 ||
	     WILL_FIRE_RL_portalTop_lMemServer_writer_dbgFSM_action_f_init_l241c7 ||
	     WILL_FIRE_RL_portalTop_lMemServer_writer_dbgFSM_action_l242c10 ||
	     portalTop_lMemServer_writer_dbgFSM_state_mkFSMstate == 3'd2 ;

  // register portalTop_lMemServer_writer_dbgPtr
  assign portalTop_lMemServer_writer_dbgPtr_D_IN =
	     (portalTop_lMemServer_writer_dbgFSM_state_mkFSMstate == 3'd2) ?
	       MUX_portalTop_lMemServer_writer_dbgPtr_write_1__VAL_1 :
	       8'd0 ;
  assign portalTop_lMemServer_writer_dbgPtr_EN =
	     portalTop_lMemServer_writer_dbgFSM_state_mkFSMstate == 3'd2 ||
	     WILL_FIRE_RL_portalTop_lMemServer_writer_dbgFSM_action_f_init_l241c7 ;

  // register portalTop_lMemServer_writer_trafficAccum
  assign portalTop_lMemServer_writer_trafficAccum_D_IN =
	     WILL_FIRE_RL_portalTop_lMemServer_writer_trafficFSM_action_l253c10 ?
	       MUX_portalTop_lMemServer_writer_trafficAccum_write_1__VAL_1 :
	       64'd0 ;
  assign portalTop_lMemServer_writer_trafficAccum_EN =
	     WILL_FIRE_RL_portalTop_lMemServer_writer_trafficFSM_action_l253c10 ||
	     WILL_FIRE_RL_portalTop_lMemServer_writer_trafficFSM_action_l251c20 ;

  // register portalTop_lMemServer_writer_trafficFSM_start_reg
  assign portalTop_lMemServer_writer_trafficFSM_start_reg_D_IN =
	     MUX_portalTop_lMemServer_writer_trafficFSM_start_reg_write_1__SEL_1 ;
  assign portalTop_lMemServer_writer_trafficFSM_start_reg_EN =
	     WILL_FIRE_RL_portalTop_lMemServerRequestWrapper_handle_memoryTraffic_request &&
	     portalTop_lMemServerRequestWrapper_dut_pipes_memoryTraffic_PipeOut_first ||
	     WILL_FIRE_RL_portalTop_lMemServer_writer_trafficFSM_fsm_start ;

  // register portalTop_lMemServer_writer_trafficFSM_start_reg_1
  assign portalTop_lMemServer_writer_trafficFSM_start_reg_1_D_IN =
	     portalTop_lMemServer_writer_trafficFSM_start_wire_whas ;
  assign portalTop_lMemServer_writer_trafficFSM_start_reg_1_EN = 1'd1 ;

  // register portalTop_lMemServer_writer_trafficFSM_state_can_overlap
  assign portalTop_lMemServer_writer_trafficFSM_state_can_overlap_D_IN =
	     portalTop_lMemServer_writer_trafficFSM_state_set_pw_whas ||
	     portalTop_lMemServer_writer_trafficFSM_state_can_overlap ;
  assign portalTop_lMemServer_writer_trafficFSM_state_can_overlap_EN = 1'd1 ;

  // register portalTop_lMemServer_writer_trafficFSM_state_fired
  assign portalTop_lMemServer_writer_trafficFSM_state_fired_D_IN =
	     portalTop_lMemServer_writer_trafficFSM_state_set_pw_whas ;
  assign portalTop_lMemServer_writer_trafficFSM_state_fired_EN = 1'd1 ;

  // register portalTop_lMemServer_writer_trafficFSM_state_mkFSMstate
  always@(WILL_FIRE_RL_portalTop_lMemServer_writer_trafficFSM_idle_l250c4 or
	  WILL_FIRE_RL_portalTop_lMemServer_writer_trafficFSM_action_l251c20 or
	  portalTop_lMemServer_writer_trafficFSM_state_mkFSMstate or
	  WILL_FIRE_RL_portalTop_lMemServer_writer_trafficFSM_action_l253c10 or
	  WILL_FIRE_RL_portalTop_lMemServer_writer_trafficFSM_action_l257c17)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_portalTop_lMemServer_writer_trafficFSM_idle_l250c4:
	  portalTop_lMemServer_writer_trafficFSM_state_mkFSMstate_D_IN = 3'd0;
      WILL_FIRE_RL_portalTop_lMemServer_writer_trafficFSM_action_l251c20:
	  portalTop_lMemServer_writer_trafficFSM_state_mkFSMstate_D_IN = 3'd1;
      portalTop_lMemServer_writer_trafficFSM_state_mkFSMstate == 3'd1:
	  portalTop_lMemServer_writer_trafficFSM_state_mkFSMstate_D_IN = 3'd2;
      WILL_FIRE_RL_portalTop_lMemServer_writer_trafficFSM_action_l253c10:
	  portalTop_lMemServer_writer_trafficFSM_state_mkFSMstate_D_IN = 3'd3;
      portalTop_lMemServer_writer_trafficFSM_state_mkFSMstate == 3'd3:
	  portalTop_lMemServer_writer_trafficFSM_state_mkFSMstate_D_IN = 3'd4;
      WILL_FIRE_RL_portalTop_lMemServer_writer_trafficFSM_action_l257c17:
	  portalTop_lMemServer_writer_trafficFSM_state_mkFSMstate_D_IN = 3'd5;
      default: portalTop_lMemServer_writer_trafficFSM_state_mkFSMstate_D_IN =
		   3'b010 /* unspecified value */ ;
    endcase
  end
  assign portalTop_lMemServer_writer_trafficFSM_state_mkFSMstate_EN =
	     WILL_FIRE_RL_portalTop_lMemServer_writer_trafficFSM_idle_l250c4 ||
	     WILL_FIRE_RL_portalTop_lMemServer_writer_trafficFSM_action_l251c20 ||
	     portalTop_lMemServer_writer_trafficFSM_state_mkFSMstate ==
	     3'd1 ||
	     WILL_FIRE_RL_portalTop_lMemServer_writer_trafficFSM_action_l253c10 ||
	     portalTop_lMemServer_writer_trafficFSM_state_mkFSMstate ==
	     3'd3 ||
	     WILL_FIRE_RL_portalTop_lMemServer_writer_trafficFSM_action_l257c17 ;

  // register portalTop_lMemServer_writer_trafficPtr
  assign portalTop_lMemServer_writer_trafficPtr_D_IN =
	     (portalTop_lMemServer_writer_trafficFSM_state_mkFSMstate ==
	      3'd3) ?
	       MUX_portalTop_lMemServer_writer_trafficPtr_write_1__VAL_1 :
	       8'd0 ;
  assign portalTop_lMemServer_writer_trafficPtr_EN =
	     portalTop_lMemServer_writer_trafficFSM_state_mkFSMstate ==
	     3'd3 ||
	     portalTop_lMemServer_writer_trafficFSM_state_mkFSMstate == 3'd1 ;

  // register portalTop_lMemServer_writer_writers_0_beatCount
  assign portalTop_lMemServer_writer_writers_0_beatCount_D_IN =
	     portalTop_lMemServer_writer_writers_0_beatCount + 32'd1 ;
  assign portalTop_lMemServer_writer_writers_0_beatCount_EN =
	     WILL_FIRE_RL_portalTop_lMemServer_writer_writers_0_memdata ;

  // register portalTop_lMemServer_writer_writers_0_burstReg
  assign portalTop_lMemServer_writer_writers_0_burstReg_D_IN =
	     burstLen__h52409 - 10'd1 ;
  assign portalTop_lMemServer_writer_writers_0_burstReg_EN =
	     WILL_FIRE_RL_portalTop_lMemServer_writer_writers_0_memdata ;

  // register portalTop_lMemServer_writer_writers_0_cycle_cnt
  assign portalTop_lMemServer_writer_writers_0_cycle_cnt_D_IN =
	     portalTop_lMemServer_writer_writers_0_cycle_cnt + 64'd1 ;
  assign portalTop_lMemServer_writer_writers_0_cycle_cnt_EN = 1'd1 ;

  // register portalTop_lMemServer_writer_writers_0_firstReg
  assign portalTop_lMemServer_writer_writers_0_firstReg_D_IN =
	     burstLen__h52409 == 10'd1 ;
  assign portalTop_lMemServer_writer_writers_0_firstReg_EN =
	     WILL_FIRE_RL_portalTop_lMemServer_writer_writers_0_memdata ;

  // register portalTop_lMemServer_writer_writers_0_killv_0
  assign portalTop_lMemServer_writer_writers_0_killv_0_D_IN =
	     portalTop_lMemServer_reader_readers_0_killv_0_D_IN ;
  assign portalTop_lMemServer_writer_writers_0_killv_0_EN =
	     WILL_FIRE_RL_portalTop_lMemServerRequestWrapper_handle_setTileState_request &&
	     portalTop_lMemServerRequestWrapper_dut_pipes_setTileState_PipeOut_first[3:2] ==
	     2'd0 ;

  // register portalTop_lMemServer_writer_writers_0_killv_1
  assign portalTop_lMemServer_writer_writers_0_killv_1_D_IN =
	     portalTop_lMemServer_reader_readers_0_killv_0_D_IN ;
  assign portalTop_lMemServer_writer_writers_0_killv_1_EN =
	     WILL_FIRE_RL_portalTop_lMemServerRequestWrapper_handle_setTileState_request &&
	     portalTop_lMemServerRequestWrapper_dut_pipes_setTileState_PipeOut_first[3:2] ==
	     2'd1 ;

  // register portalTop_lMemServer_writer_writers_0_killv_2
  assign portalTop_lMemServer_writer_writers_0_killv_2_D_IN =
	     portalTop_lMemServer_reader_readers_0_killv_0_D_IN ;
  assign portalTop_lMemServer_writer_writers_0_killv_2_EN =
	     WILL_FIRE_RL_portalTop_lMemServerRequestWrapper_handle_setTileState_request &&
	     portalTop_lMemServerRequestWrapper_dut_pipes_setTileState_PipeOut_first[3:2] ==
	     2'd2 ;

  // register portalTop_lMemServer_writer_writers_0_killv_3
  assign portalTop_lMemServer_writer_writers_0_killv_3_D_IN =
	     portalTop_lMemServer_reader_readers_0_killv_0_D_IN ;
  assign portalTop_lMemServer_writer_writers_0_killv_3_EN =
	     WILL_FIRE_RL_portalTop_lMemServerRequestWrapper_handle_setTileState_request &&
	     portalTop_lMemServerRequestWrapper_dut_pipes_setTileState_PipeOut_first[3:2] ==
	     2'd3 ;

  // register portalTop_lMemServer_writer_writers_0_lastReg
  assign portalTop_lMemServer_writer_writers_0_lastReg_D_IN =
	     burstLen__h52409 == 10'd2 ;
  assign portalTop_lMemServer_writer_writers_0_lastReg_EN =
	     WILL_FIRE_RL_portalTop_lMemServer_writer_writers_0_memdata ;

  // register portalTop_lMemServer_writer_writers_0_last_loadClient
  assign portalTop_lMemServer_writer_writers_0_last_loadClient_D_IN =
	     portalTop_lMemServer_writer_writers_0_cycle_cnt ;
  assign portalTop_lMemServer_writer_writers_0_last_loadClient_EN =
	     WILL_FIRE_RL_portalTop_lMemServer_1_1_mw_request ||
	     WILL_FIRE_RL_portalTop_lMemServer_1_0_mw_request ;

  // register portalTop_lMemServer_writer_writers_0_last_mmuResp
  assign portalTop_lMemServer_writer_writers_0_last_mmuResp_D_IN =
	     portalTop_lMemServer_writer_writers_0_cycle_cnt ;
  assign portalTop_lMemServer_writer_writers_0_last_mmuResp_EN =
	     WILL_FIRE_RL_portalTop_lMemServer_writer_writers_0_checkMmuResp ;

  // register portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterA_cnt
  assign portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterA_cnt_D_IN =
	     portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterA_cnt +
	     3'd0 +
	     3'd0 ;
  assign portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterA_cnt_EN =
	     1'b0 ;

  // register portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterA_s1
  assign portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterA_s1_D_IN =
	     { portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterA_writeWithResp_whas,
	       1'b0 } ;
  assign portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterA_s1_EN =
	     1'd1 ;

  // register portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterB_cnt
  assign portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterB_cnt_D_IN =
	     portalTop_lMemServer_writer_writers_0_respFifo_ETC___d707 ;
  assign portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterB_cnt_EN =
	     WILL_FIRE_RL_portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterB_stageReadResponseAlways ||
	     portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterB_outData_deqCalled_whas ;

  // register portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterB_s1
  assign portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterB_s1_D_IN =
	     { WILL_FIRE_RL_portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterB_stageReadResponseAlways,
	       1'b1 } ;
  assign portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterB_s1_EN =
	     1'd1 ;

  // register portalTop_lMemServer_writer_writers_0_stopv_0
  assign portalTop_lMemServer_writer_writers_0_stopv_0_D_IN =
	     portalTop_lMemServerRequestWrapper_dut_pipes_setTileState_PipeOut_first[1:0] !=
	     2'd2 ;
  assign portalTop_lMemServer_writer_writers_0_stopv_0_EN =
	     WILL_FIRE_RL_portalTop_lMemServerRequestWrapper_handle_setTileState_request &&
	     portalTop_lMemServerRequestWrapper_dut_pipes_setTileState_PipeOut_first[3:2] ==
	     2'd0 ;

  // register portalTop_lMemServer_writer_writers_0_stopv_1
  assign portalTop_lMemServer_writer_writers_0_stopv_1_D_IN =
	     portalTop_lMemServerRequestWrapper_dut_pipes_setTileState_PipeOut_first[1:0] !=
	     2'd2 ;
  assign portalTop_lMemServer_writer_writers_0_stopv_1_EN =
	     WILL_FIRE_RL_portalTop_lMemServerRequestWrapper_handle_setTileState_request &&
	     portalTop_lMemServerRequestWrapper_dut_pipes_setTileState_PipeOut_first[3:2] ==
	     2'd1 ;

  // register portalTop_lMemServer_writer_writers_0_stopv_2
  assign portalTop_lMemServer_writer_writers_0_stopv_2_D_IN =
	     portalTop_lMemServerRequestWrapper_dut_pipes_setTileState_PipeOut_first[1:0] !=
	     2'd2 ;
  assign portalTop_lMemServer_writer_writers_0_stopv_2_EN =
	     WILL_FIRE_RL_portalTop_lMemServerRequestWrapper_handle_setTileState_request &&
	     portalTop_lMemServerRequestWrapper_dut_pipes_setTileState_PipeOut_first[3:2] ==
	     2'd2 ;

  // register portalTop_lMemServer_writer_writers_0_stopv_3
  assign portalTop_lMemServer_writer_writers_0_stopv_3_D_IN =
	     portalTop_lMemServerRequestWrapper_dut_pipes_setTileState_PipeOut_first[1:0] !=
	     2'd2 ;
  assign portalTop_lMemServer_writer_writers_0_stopv_3_EN =
	     WILL_FIRE_RL_portalTop_lMemServerRequestWrapper_handle_setTileState_request &&
	     portalTop_lMemServerRequestWrapper_dut_pipes_setTileState_PipeOut_first[3:2] ==
	     2'd3 ;

  // register portalTop_lMemServer_writer_writers_0_tag_gen_comp_state
  assign portalTop_lMemServer_writer_writers_0_tag_gen_comp_state_D_IN =
	     MUX_portalTop_lMemServer_writer_writers_0_tag_gen_comp_state_write_1__SEL_1 ?
	       MUX_portalTop_lMemServer_writer_writers_0_tag_gen_comp_state_write_1__VAL_1 :
	       MUX_portalTop_lMemServer_writer_writers_0_tag_gen_comp_state_write_1__VAL_2 ;
  assign portalTop_lMemServer_writer_writers_0_tag_gen_comp_state_EN =
	     WILL_FIRE_RL_portalTop_lMemServer_writer_writers_0_tag_gen_complete_rule1 &&
	     !portalTop_lMemServer_writer_writers_0_tag_gen__ETC___d748 ||
	     portalTop_lMemServer_writer_writers_0_tag_gen_retFifo_EMPTY_N ;

  // register portalTop_lMemServer_writer_writers_0_tag_gen_counter_cnt
  assign portalTop_lMemServer_writer_writers_0_tag_gen_counter_cnt_D_IN =
	     portalTop_lMemServer_writer_writers_0_tag_gen__ETC___d743 ;
  assign portalTop_lMemServer_writer_writers_0_tag_gen_counter_cnt_EN = 1'd1 ;

  // register portalTop_lMemServer_writer_writers_0_tag_gen_counter_positive_reg
  assign portalTop_lMemServer_writer_writers_0_tag_gen_counter_positive_reg_D_IN =
	     portalTop_lMemServer_writer_writers_0_tag_gen__ETC___d743 !=
	     5'd0 ;
  assign portalTop_lMemServer_writer_writers_0_tag_gen_counter_positive_reg_EN =
	     1'd1 ;

  // register portalTop_lMemServer_writer_writers_0_tag_gen_head_ptr
  assign portalTop_lMemServer_writer_writers_0_tag_gen_head_ptr_D_IN =
	     portalTop_lMemServer_writer_writers_0_tag_gen_head_ptr + 4'd1 ;
  assign portalTop_lMemServer_writer_writers_0_tag_gen_head_ptr_EN =
	     portalTop_lMemServer_writer_writers_0_tag_gen_tagFifo_FULL_N &&
	     portalTop_lMemServer_writer_writers_0_tag_gen_inited &&
	     portalTop_lMemServer_writer_writers_0_tag_gen_counter_positive_reg ||
	     !portalTop_lMemServer_writer_writers_0_tag_gen_inited ;

  // register portalTop_lMemServer_writer_writers_0_tag_gen_inited
  assign portalTop_lMemServer_writer_writers_0_tag_gen_inited_D_IN =
	     portalTop_lMemServer_writer_writers_0_tag_gen_head_ptr == 4'd15 ;
  assign portalTop_lMemServer_writer_writers_0_tag_gen_inited_EN =
	     !portalTop_lMemServer_writer_writers_0_tag_gen_inited ;

  // register portalTop_lMemServer_writer_writers_0_tag_gen_tags
  assign portalTop_lMemServer_writer_writers_0_tag_gen_tags_D_IN =
	     portalTop_lMemServer_writer_writers_0_tag_gen_tags_port2__read ;
  assign portalTop_lMemServer_writer_writers_0_tag_gen_tags_EN = 1'b1 ;

  // register portalTop_lMemServer_writer_writers_0_tag_gen_tail_ptr
  assign portalTop_lMemServer_writer_writers_0_tag_gen_tail_ptr_D_IN =
	     portalTop_lMemServer_writer_writers_0_tag_gen_tail_ptr + 4'd1 ;
  assign portalTop_lMemServer_writer_writers_0_tag_gen_tail_ptr_EN =
	     MUX_portalTop_lMemServer_writer_writers_0_tag_gen_comp_state_write_1__SEL_1 ;

  // submodule GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer
  assign GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer_sD_IN =
	     intrFifo_D_OUT ;
  assign GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer_sENQ =
	     GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer_sFULL_N &&
	     intrFifo_EMPTY_N ;
  assign GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer_dDEQ =
	     GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer_dEMPTY_N &&
	     host_pcieHostTop_ep7_RDY_interruptRequest_put ;

  // submodule host_pcieHostTop_ep7
  assign host_pcieHostTop_ep7_interruptRequest_put =
	     { x__h108526, x__h109348 } ;
  assign host_pcieHostTop_ep7_pcie_rxn_v = PCIE_rxn_v ;
  assign host_pcieHostTop_ep7_pcie_rxp_v = PCIE_rxp_v ;
  assign host_pcieHostTop_ep7_tlpc_request_put =
	     host_pcieHostTop_pciehost_pcic_request_get ;
  assign host_pcieHostTop_ep7_tlpr_request_put =
	     host_pcieHostTop_pciehost_pcir_request_get ;
  assign host_pcieHostTop_ep7_EN_tlpr_request_put =
	     host_pcieHostTop_ep7_RDY_tlpr_request_put &&
	     host_pcieHostTop_pciehost_RDY_pcir_request_get ;
  assign host_pcieHostTop_ep7_EN_tlpr_response_get =
	     host_pcieHostTop_ep7_RDY_tlpr_response_get &&
	     host_pcieHostTop_pciehost_RDY_pcir_response_put ;
  assign host_pcieHostTop_ep7_EN_tlpc_request_put =
	     host_pcieHostTop_ep7_RDY_tlpc_request_put &&
	     host_pcieHostTop_pciehost_RDY_pcic_request_get ;
  assign host_pcieHostTop_ep7_EN_tlpc_response_get =
	     host_pcieHostTop_ep7_RDY_tlpc_response_get &&
	     host_pcieHostTop_pciehost_RDY_pcic_response_put ;
  assign host_pcieHostTop_ep7_EN_interruptRequest_put =
	     GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer_dEMPTY_N &&
	     host_pcieHostTop_ep7_RDY_interruptRequest_put ;
  assign host_pcieHostTop_ep7_EN_regChanges_deq =
	     host_pcieHostTop_pciehost_RDY_changes_enq &&
	     host_pcieHostTop_ep7_RDY_regChanges_first &&
	     host_pcieHostTop_ep7_RDY_regChanges_deq &&
	     host_pcieHostTop_ep7_regChanges_notEmpty ;

  // submodule host_pcieHostTop_pciehost
  assign host_pcieHostTop_pciehost_changes_enq_v =
	     host_pcieHostTop_ep7_regChanges_first ;
  assign host_pcieHostTop_pciehost_interruptRequest_put = 96'h0 ;
  assign host_pcieHostTop_pciehost_master_read_client_readData_put =
	     portalTop_ctrl_mux_read_data_funnel_buffs_0_0_D_OUT ;
  assign host_pcieHostTop_pciehost_master_write_client_writeDone_put =
	     portalTop_ctrl_mux_doneFifo_D_OUT ;
  assign host_pcieHostTop_pciehost_pcic_response_put =
	     host_pcieHostTop_ep7_tlpc_response_get ;
  assign host_pcieHostTop_pciehost_pcir_response_put =
	     host_pcieHostTop_ep7_tlpr_response_get ;
  assign host_pcieHostTop_pciehost_slave_0_read_server_readReq_put =
	     { portalTop_lMemServer_reader_readers_0_serverRequest_D_OUT[46:7],
	       portalTop_lMemServer_reader_readers_0_serverRequest_D_OUT[62:53],
	       portalTop_lMemServer_reader_readers_0_serverRequest_D_OUT[6:1] } ;
  assign host_pcieHostTop_pciehost_slave_0_write_server_writeData_put =
	     portalTop_lMemServer_writer_writers_0_memDataFifo_D_OUT ;
  assign host_pcieHostTop_pciehost_slave_0_write_server_writeReq_put =
	     { portalTop_lMemServer_writer_writers_0_serverRequest_D_OUT[46:7],
	       portalTop_lMemServer_writer_writers_0_serverRequest_D_OUT[62:53],
	       portalTop_lMemServer_writer_writers_0_serverRequest_D_OUT[6:1] } ;
  assign host_pcieHostTop_pciehost_trace_put = 192'h0 ;
  assign host_pcieHostTop_pciehost_EN_master_read_client_readReq_get =
	     host_pcieHostTop_pciehost_RDY_master_read_client_readReq_get &&
	     portalTop_ctrl_mux_req_ars_FULL_N &&
	     portalTop_ctrl_mux_rs_FULL_N ;
  assign host_pcieHostTop_pciehost_EN_master_read_client_readData_put =
	     host_pcieHostTop_pciehost_RDY_master_read_client_readData_put &&
	     portalTop_ctrl_mux_rs_EMPTY_N &&
	     portalTop_ctrl_mux_read_data_funnel_buffs_0_0_EMPTY_N ;
  assign host_pcieHostTop_pciehost_EN_master_write_client_writeReq_get =
	     WILL_FIRE_RL_csw_2_mkConnectionGetPut ;
  assign host_pcieHostTop_pciehost_EN_master_write_client_writeData_get =
	     WILL_FIRE_RL_csw_3_mkConnectionGetPut ;
  assign host_pcieHostTop_pciehost_EN_master_write_client_writeDone_put =
	     portalTop_ctrl_mux_doneFifo_EMPTY_N ;
  assign host_pcieHostTop_pciehost_EN_slave_0_read_server_readReq_put =
	     WILL_FIRE_RL_mkConnectionGetPut ;
  assign host_pcieHostTop_pciehost_EN_slave_0_read_server_readData_get =
	     WILL_FIRE_RL_portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_stageReadResponseAlways ;
  assign host_pcieHostTop_pciehost_EN_slave_0_write_server_writeReq_put =
	     host_pcieHostTop_pciehost_RDY_slave_0_write_server_writeReq_put &&
	     portalTop_lMemServer_writer_writers_0_serverRequest_EMPTY_N &&
	     portalTop_lMemServer_writer_writers_0_serverProcessing_FULL_N ;
  assign host_pcieHostTop_pciehost_EN_slave_0_write_server_writeData_put =
	     host_pcieHostTop_pciehost_RDY_slave_0_write_server_writeData_put &&
	     portalTop_lMemServer_writer_writers_0_memDataFifo_EMPTY_N ;
  assign host_pcieHostTop_pciehost_EN_slave_0_write_server_writeDone_get =
	     host_pcieHostTop_pciehost_RDY_slave_0_write_server_writeDone_get &&
	     portalTop_lMemServer_writer_writers_0_tag_gen_inited &&
	     portalTop_lMemServer_writer_writers_0_tag_gen_retFifo_FULL_N ;
  assign host_pcieHostTop_pciehost_EN_interruptRequest_put = 1'b0 ;
  assign host_pcieHostTop_pciehost_EN_pcir_request_get =
	     host_pcieHostTop_ep7_RDY_tlpr_request_put &&
	     host_pcieHostTop_pciehost_RDY_pcir_request_get ;
  assign host_pcieHostTop_pciehost_EN_pcir_response_put =
	     host_pcieHostTop_ep7_RDY_tlpr_response_get &&
	     host_pcieHostTop_pciehost_RDY_pcir_response_put ;
  assign host_pcieHostTop_pciehost_EN_pcic_request_get =
	     host_pcieHostTop_ep7_RDY_tlpc_request_put &&
	     host_pcieHostTop_pciehost_RDY_pcic_request_get ;
  assign host_pcieHostTop_pciehost_EN_pcic_response_put =
	     host_pcieHostTop_ep7_RDY_tlpc_response_get &&
	     host_pcieHostTop_pciehost_RDY_pcic_response_put ;
  assign host_pcieHostTop_pciehost_EN_changes_enq =
	     host_pcieHostTop_pciehost_RDY_changes_enq &&
	     host_pcieHostTop_ep7_RDY_regChanges_first &&
	     host_pcieHostTop_ep7_RDY_regChanges_deq &&
	     host_pcieHostTop_ep7_regChanges_notEmpty ;
  assign host_pcieHostTop_pciehost_EN_trace_put = 1'b0 ;

  // submodule intrFifo
  assign intrFifo_D_IN =
	     ((tile_0_interrupt_0__read__654_OR_tile_0_interr_ETC___d1728 ||
	       tile_0_interrupt_8__read__677_OR_tile_0_interr_ETC___d1735) &&
	      !interruptRequested_1) ?
	       4'd1 :
	       4'd0 ;
  assign intrFifo_ENQ =
	     (NOT_tile_0_interrupt_0__read__654_655_AND_NOT__ETC___d1716 ||
	      intrFifo_FULL_N) &&
	     tile_0_interrupt_0__read__654_OR_tile_0_interr_ETC___d1741 ;
  assign intrFifo_DEQ =
	     GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer_sFULL_N &&
	     intrFifo_EMPTY_N ;
  assign intrFifo_CLR = 1'b0 ;

  // submodule portalTop_ctrl_mux_doneFifo
  always@(portalTop_ctrl_mux_ws_D_OUT or
	  portalTop_framework_ctrl_mux_rv_doneFifo_D_OUT or
	  tile_0_slave_write_server_writeDone_get)
  begin
    case (portalTop_ctrl_mux_ws_D_OUT)
      1'd0:
	  portalTop_ctrl_mux_doneFifo_D_IN =
	      portalTop_framework_ctrl_mux_rv_doneFifo_D_OUT;
      1'd1:
	  portalTop_ctrl_mux_doneFifo_D_IN =
	      tile_0_slave_write_server_writeDone_get;
    endcase
  end
  assign portalTop_ctrl_mux_doneFifo_ENQ =
	     WILL_FIRE_RL_portalTop_ctrl_mux_write_done_rule ;
  assign portalTop_ctrl_mux_doneFifo_DEQ =
	     portalTop_ctrl_mux_doneFifo_EMPTY_N ;
  assign portalTop_ctrl_mux_doneFifo_CLR = 1'b0 ;

  // submodule portalTop_ctrl_mux_readDataPipes_0_fifo
  assign portalTop_ctrl_mux_readDataPipes_0_fifo_D_IN =
	     portalTop_framework_ctrl_mux_rv_read_data_funnel_buffs_0_0_D_OUT ;
  assign portalTop_ctrl_mux_readDataPipes_0_fifo_ENQ =
	     portalTop_framework_ctrl_mux_rv_rs_EMPTY_N &&
	     portalTop_framework_ctrl_mux_rv_read_data_funnel_buffs_0_0_EMPTY_N &&
	     portalTop_ctrl_mux_readDataPipes_0_fifo_FULL_N ;
  assign portalTop_ctrl_mux_readDataPipes_0_fifo_DEQ =
	     WILL_FIRE_RL_portalTop_ctrl_mux_read_data_funnel_funnel &&
	     portalTop_ctrl_mux_readDataPipes_0_fifo_EMPTY_N ;
  assign portalTop_ctrl_mux_readDataPipes_0_fifo_CLR = 1'b0 ;

  // submodule portalTop_ctrl_mux_readDataPipes_1_fifo
  assign portalTop_ctrl_mux_readDataPipes_1_fifo_D_IN =
	     tile_0_slave_read_server_readData_get ;
  assign portalTop_ctrl_mux_readDataPipes_1_fifo_ENQ =
	     tile_0_RDY_slave_read_server_readData_get &&
	     portalTop_ctrl_mux_readDataPipes_1_fifo_FULL_N ;
  assign portalTop_ctrl_mux_readDataPipes_1_fifo_DEQ =
	     WILL_FIRE_RL_portalTop_ctrl_mux_read_data_funnel_funnel &&
	     !portalTop_ctrl_mux_readDataPipes_0_fifo_EMPTY_N &&
	     portalTop_ctrl_mux_readDataPipes_1_fifo_EMPTY_N ;
  assign portalTop_ctrl_mux_readDataPipes_1_fifo_CLR = 1'b0 ;

  // submodule portalTop_ctrl_mux_read_data_funnel_buffs_0_0
  assign portalTop_ctrl_mux_read_data_funnel_buffs_0_0_D_IN =
	     (!portalTop_ctrl_mux_readDataPipes_0_fifo_EMPTY_N &&
	      portalTop_ctrl_mux_readDataPipes_1_fifo_EMPTY_N) ?
	       portalTop_ctrl_mux_readDataPipes_1_fifo_D_OUT :
	       portalTop_ctrl_mux_readDataPipes_0_fifo_D_OUT ;
  assign portalTop_ctrl_mux_read_data_funnel_buffs_0_0_ENQ =
	     WILL_FIRE_RL_portalTop_ctrl_mux_read_data_funnel_funnel &&
	     (portalTop_ctrl_mux_readDataPipes_1_fifo_EMPTY_N ||
	      portalTop_ctrl_mux_readDataPipes_0_fifo_EMPTY_N) ;
  assign portalTop_ctrl_mux_read_data_funnel_buffs_0_0_DEQ =
	     host_pcieHostTop_pciehost_RDY_master_read_client_readData_put &&
	     portalTop_ctrl_mux_rs_EMPTY_N &&
	     portalTop_ctrl_mux_read_data_funnel_buffs_0_0_EMPTY_N ;
  assign portalTop_ctrl_mux_read_data_funnel_buffs_0_0_CLR = 1'b0 ;

  // submodule portalTop_ctrl_mux_read_data_funnel_buffs_0_1
  assign portalTop_ctrl_mux_read_data_funnel_buffs_0_1_D_IN = 39'h0 ;
  assign portalTop_ctrl_mux_read_data_funnel_buffs_0_1_ENQ = 1'b0 ;
  assign portalTop_ctrl_mux_read_data_funnel_buffs_0_1_DEQ = 1'b0 ;
  assign portalTop_ctrl_mux_read_data_funnel_buffs_0_1_CLR = 1'b0 ;

  // submodule portalTop_ctrl_mux_req_ars
  assign portalTop_ctrl_mux_req_ars_D_IN =
	     host_pcieHostTop_pciehost_master_read_client_readReq_get[33:0] ;
  assign portalTop_ctrl_mux_req_ars_ENQ =
	     host_pcieHostTop_pciehost_RDY_master_read_client_readReq_get &&
	     portalTop_ctrl_mux_req_ars_FULL_N &&
	     portalTop_ctrl_mux_rs_FULL_N ;
  assign portalTop_ctrl_mux_req_ars_DEQ =
	     WILL_FIRE_RL_portalTop_ctrl_mux_req_ar ;
  assign portalTop_ctrl_mux_req_ars_CLR = 1'b0 ;

  // submodule portalTop_ctrl_mux_req_aws
  assign portalTop_ctrl_mux_req_aws_D_IN =
	     host_pcieHostTop_pciehost_master_write_client_writeReq_get[33:0] ;
  assign portalTop_ctrl_mux_req_aws_ENQ =
	     WILL_FIRE_RL_csw_2_mkConnectionGetPut ;
  assign portalTop_ctrl_mux_req_aws_DEQ =
	     WILL_FIRE_RL_portalTop_ctrl_mux_req_aw ;
  assign portalTop_ctrl_mux_req_aws_CLR = 1'b0 ;

  // submodule portalTop_ctrl_mux_rs
  assign portalTop_ctrl_mux_rs_D_IN =
	     host_pcieHostTop_pciehost_master_read_client_readReq_get[34] ;
  assign portalTop_ctrl_mux_rs_ENQ =
	     host_pcieHostTop_pciehost_RDY_master_read_client_readReq_get &&
	     portalTop_ctrl_mux_req_ars_FULL_N &&
	     portalTop_ctrl_mux_rs_FULL_N ;
  assign portalTop_ctrl_mux_rs_DEQ =
	     host_pcieHostTop_pciehost_RDY_master_read_client_readData_put &&
	     portalTop_ctrl_mux_rs_EMPTY_N &&
	     portalTop_ctrl_mux_read_data_funnel_buffs_0_0_EMPTY_N ;
  assign portalTop_ctrl_mux_rs_CLR = 1'b0 ;

  // submodule portalTop_ctrl_mux_writeDataPipes_0_fifo
  assign portalTop_ctrl_mux_writeDataPipes_0_fifo_D_IN =
	     portalTop_ctrl_mux_write_data_unfunnel_rv_buff_0_0_0_D_OUT[38:0] ;
  assign portalTop_ctrl_mux_writeDataPipes_0_fifo_ENQ =
	     portalTop_ctrl_mux_write_data_unfunnel_rv_buff_0_0_0_EMPTY_N &&
	     portalTop_ctrl_mux_writeDataPipes_0_fifo_FULL_N ;
  assign portalTop_ctrl_mux_writeDataPipes_0_fifo_DEQ =
	     WILL_FIRE_RL_portalTop_ctrl_mux_writeDataPipes_0_connect ;
  assign portalTop_ctrl_mux_writeDataPipes_0_fifo_CLR = 1'b0 ;

  // submodule portalTop_ctrl_mux_writeDataPipes_1_fifo
  assign portalTop_ctrl_mux_writeDataPipes_1_fifo_D_IN =
	     portalTop_ctrl_mux_write_data_unfunnel_rv_buff_0_0_1_D_OUT[38:0] ;
  assign portalTop_ctrl_mux_writeDataPipes_1_fifo_ENQ =
	     portalTop_ctrl_mux_write_data_unfunnel_rv_buff_0_0_1_EMPTY_N &&
	     portalTop_ctrl_mux_writeDataPipes_1_fifo_FULL_N ;
  assign portalTop_ctrl_mux_writeDataPipes_1_fifo_DEQ =
	     tile_0_RDY_slave_write_server_writeData_put &&
	     portalTop_ctrl_mux_writeDataPipes_1_fifo_EMPTY_N ;
  assign portalTop_ctrl_mux_writeDataPipes_1_fifo_CLR = 1'b0 ;

  // submodule portalTop_ctrl_mux_write_data
  assign portalTop_ctrl_mux_write_data_D_IN =
	     { portalTop_ctrl_mux_ws_D_OUT,
	       host_pcieHostTop_pciehost_master_write_client_writeData_get } ;
  assign portalTop_ctrl_mux_write_data_ENQ =
	     WILL_FIRE_RL_csw_3_mkConnectionGetPut ;
  assign portalTop_ctrl_mux_write_data_DEQ =
	     portalTop_ctrl_mux_write_data_EMPTY_N &&
	     portalTop_ctrl_mux_write_data_unfunnel_rv_buff_0_0_1_FULL_N &&
	     portalTop_ctrl_mux_write_data_D_OUT[39] ||
	     portalTop_ctrl_mux_write_data_EMPTY_N &&
	     portalTop_ctrl_mux_write_data_unfunnel_rv_buff_0_0_0_FULL_N &&
	     !portalTop_ctrl_mux_write_data_D_OUT[39] ;
  assign portalTop_ctrl_mux_write_data_CLR = 1'b0 ;

  // submodule portalTop_ctrl_mux_write_data_unfunnel_rv_buff_0_0_0
  assign portalTop_ctrl_mux_write_data_unfunnel_rv_buff_0_0_0_D_IN =
	     { 1'd0, portalTop_ctrl_mux_write_data_D_OUT[38:0] } ;
  assign portalTop_ctrl_mux_write_data_unfunnel_rv_buff_0_0_0_ENQ =
	     portalTop_ctrl_mux_write_data_EMPTY_N &&
	     portalTop_ctrl_mux_write_data_unfunnel_rv_buff_0_0_0_FULL_N &&
	     !portalTop_ctrl_mux_write_data_D_OUT[39] ;
  assign portalTop_ctrl_mux_write_data_unfunnel_rv_buff_0_0_0_DEQ =
	     portalTop_ctrl_mux_write_data_unfunnel_rv_buff_0_0_0_EMPTY_N &&
	     portalTop_ctrl_mux_writeDataPipes_0_fifo_FULL_N ;
  assign portalTop_ctrl_mux_write_data_unfunnel_rv_buff_0_0_0_CLR = 1'b0 ;

  // submodule portalTop_ctrl_mux_write_data_unfunnel_rv_buff_0_0_1
  assign portalTop_ctrl_mux_write_data_unfunnel_rv_buff_0_0_1_D_IN =
	     { 1'd0, portalTop_ctrl_mux_write_data_D_OUT[38:0] } ;
  assign portalTop_ctrl_mux_write_data_unfunnel_rv_buff_0_0_1_ENQ =
	     portalTop_ctrl_mux_write_data_EMPTY_N &&
	     portalTop_ctrl_mux_write_data_unfunnel_rv_buff_0_0_1_FULL_N &&
	     portalTop_ctrl_mux_write_data_D_OUT[39] ;
  assign portalTop_ctrl_mux_write_data_unfunnel_rv_buff_0_0_1_DEQ =
	     portalTop_ctrl_mux_write_data_unfunnel_rv_buff_0_0_1_EMPTY_N &&
	     portalTop_ctrl_mux_writeDataPipes_1_fifo_FULL_N ;
  assign portalTop_ctrl_mux_write_data_unfunnel_rv_buff_0_0_1_CLR = 1'b0 ;

  // submodule portalTop_ctrl_mux_ws
  assign portalTop_ctrl_mux_ws_D_IN =
	     host_pcieHostTop_pciehost_master_write_client_writeReq_get[34] ;
  assign portalTop_ctrl_mux_ws_ENQ =
	     WILL_FIRE_RL_csw_2_mkConnectionGetPut ;
  assign portalTop_ctrl_mux_ws_DEQ =
	     WILL_FIRE_RL_portalTop_ctrl_mux_write_done_rule ;
  assign portalTop_ctrl_mux_ws_CLR = 1'b0 ;

  // submodule portalTop_framework_ctrl_mux_rv_doneFifo
  always@(portalTop_framework_ctrl_mux_rv_ws_D_OUT or
	  portalTop_lMMUIndicationProxy_rv_portalIfc_slave_write_server_writeDone_get or
	  portalTop_lMemServerIndicationProxy_rv_portalIfc_slave_write_server_writeDone_get or
	  portalTop_lMMURequestWrapper_dut_portalIfc_slave_write_server_writeDone_get or
	  portalTop_lMemServerRequestWrapper_dut_portalIfc_slave_write_server_writeDone_get)
  begin
    case (portalTop_framework_ctrl_mux_rv_ws_D_OUT)
      2'd0:
	  portalTop_framework_ctrl_mux_rv_doneFifo_D_IN =
	      portalTop_lMMUIndicationProxy_rv_portalIfc_slave_write_server_writeDone_get;
      2'd1:
	  portalTop_framework_ctrl_mux_rv_doneFifo_D_IN =
	      portalTop_lMemServerIndicationProxy_rv_portalIfc_slave_write_server_writeDone_get;
      2'd2:
	  portalTop_framework_ctrl_mux_rv_doneFifo_D_IN =
	      portalTop_lMMURequestWrapper_dut_portalIfc_slave_write_server_writeDone_get;
      2'd3:
	  portalTop_framework_ctrl_mux_rv_doneFifo_D_IN =
	      portalTop_lMemServerRequestWrapper_dut_portalIfc_slave_write_server_writeDone_get;
    endcase
  end
  assign portalTop_framework_ctrl_mux_rv_doneFifo_ENQ =
	     WILL_FIRE_RL_portalTop_framework_ctrl_mux_rv_write_done_rule ;
  assign portalTop_framework_ctrl_mux_rv_doneFifo_DEQ =
	     WILL_FIRE_RL_portalTop_ctrl_mux_write_done_rule &&
	     portalTop_ctrl_mux_ws_D_OUT == 1'd0 ;
  assign portalTop_framework_ctrl_mux_rv_doneFifo_CLR = 1'b0 ;

  // submodule portalTop_framework_ctrl_mux_rv_readDataPipes_0_fifo
  assign portalTop_framework_ctrl_mux_rv_readDataPipes_0_fifo_D_IN =
	     portalTop_lMMUIndicationProxy_rv_portalIfc_slave_read_server_readData_get ;
  assign portalTop_framework_ctrl_mux_rv_readDataPipes_0_fifo_ENQ =
	     portalTop_lMMUIndicationProxy_rv_RDY_portalIfc_slave_read_server_readData_get &&
	     portalTop_framework_ctrl_mux_rv_readDataPipes_0_fifo_FULL_N ;
  assign portalTop_framework_ctrl_mux_rv_readDataPipes_0_fifo_DEQ =
	     portalTop_framework_ctrl_mux_rv_readDataPipes__ETC___d1325 &&
	     portalTop_framework_ctrl_mux_rv_readDataPipes_0_fifo_EMPTY_N ;
  assign portalTop_framework_ctrl_mux_rv_readDataPipes_0_fifo_CLR = 1'b0 ;

  // submodule portalTop_framework_ctrl_mux_rv_readDataPipes_1_fifo
  assign portalTop_framework_ctrl_mux_rv_readDataPipes_1_fifo_D_IN =
	     portalTop_lMemServerIndicationProxy_rv_portalIfc_slave_read_server_readData_get ;
  assign portalTop_framework_ctrl_mux_rv_readDataPipes_1_fifo_ENQ =
	     portalTop_lMemServerIndicationProxy_rv_RDY_portalIfc_slave_read_server_readData_get &&
	     portalTop_framework_ctrl_mux_rv_readDataPipes_1_fifo_FULL_N ;
  assign portalTop_framework_ctrl_mux_rv_readDataPipes_1_fifo_DEQ =
	     portalTop_framework_ctrl_mux_rv_readDataPipes__ETC___d1325 &&
	     !portalTop_framework_ctrl_mux_rv_readDataPipes_0_fifo_EMPTY_N &&
	     portalTop_framework_ctrl_mux_rv_readDataPipes_1_fifo_EMPTY_N ;
  assign portalTop_framework_ctrl_mux_rv_readDataPipes_1_fifo_CLR = 1'b0 ;

  // submodule portalTop_framework_ctrl_mux_rv_readDataPipes_2_fifo
  assign portalTop_framework_ctrl_mux_rv_readDataPipes_2_fifo_D_IN =
	     portalTop_lMMURequestWrapper_dut_portalIfc_slave_read_server_readData_get ;
  assign portalTop_framework_ctrl_mux_rv_readDataPipes_2_fifo_ENQ =
	     portalTop_lMMURequestWrapper_dut_RDY_portalIfc_slave_read_server_readData_get &&
	     portalTop_framework_ctrl_mux_rv_readDataPipes_2_fifo_FULL_N ;
  assign portalTop_framework_ctrl_mux_rv_readDataPipes_2_fifo_DEQ =
	     portalTop_framework_ctrl_mux_rv_readDataPipes__ETC___d1325 &&
	     !portalTop_framework_ctrl_mux_rv_readDataPipes_1_fifo_EMPTY_N &&
	     !portalTop_framework_ctrl_mux_rv_readDataPipes_0_fifo_EMPTY_N &&
	     portalTop_framework_ctrl_mux_rv_readDataPipes_2_fifo_EMPTY_N ;
  assign portalTop_framework_ctrl_mux_rv_readDataPipes_2_fifo_CLR = 1'b0 ;

  // submodule portalTop_framework_ctrl_mux_rv_readDataPipes_3_fifo
  assign portalTop_framework_ctrl_mux_rv_readDataPipes_3_fifo_D_IN =
	     portalTop_lMemServerRequestWrapper_dut_portalIfc_slave_read_server_readData_get ;
  assign portalTop_framework_ctrl_mux_rv_readDataPipes_3_fifo_ENQ =
	     portalTop_lMemServerRequestWrapper_dut_RDY_portalIfc_slave_read_server_readData_get &&
	     portalTop_framework_ctrl_mux_rv_readDataPipes_3_fifo_FULL_N ;
  assign portalTop_framework_ctrl_mux_rv_readDataPipes_3_fifo_DEQ =
	     portalTop_framework_ctrl_mux_rv_readDataPipes__ETC___d1325 &&
	     NOT_portalTop_framework_ctrl_mux_rv_readDataPi_ETC___d1331 ;
  assign portalTop_framework_ctrl_mux_rv_readDataPipes_3_fifo_CLR = 1'b0 ;

  // submodule portalTop_framework_ctrl_mux_rv_read_data_funnel_buffs_0_0
  assign portalTop_framework_ctrl_mux_rv_read_data_funnel_buffs_0_0_D_IN =
	     NOT_portalTop_framework_ctrl_mux_rv_readDataPi_ETC___d1331 ?
	       portalTop_framework_ctrl_mux_rv_readDataPipes_3_fifo_D_OUT :
	       IF_portalTop_framework_ctrl_mux_rv_readDataPip_ETC___d1339 ;
  assign portalTop_framework_ctrl_mux_rv_read_data_funnel_buffs_0_0_ENQ =
	     portalTop_framework_ctrl_mux_rv_readDataPipes__ETC___d1325 &&
	     (portalTop_framework_ctrl_mux_rv_readDataPipes_3_fifo_EMPTY_N ||
	      portalTop_framework_ctrl_mux_rv_readDataPipes_2_fifo_EMPTY_N ||
	      portalTop_framework_ctrl_mux_rv_readDataPipes_1_fifo_EMPTY_N ||
	      portalTop_framework_ctrl_mux_rv_readDataPipes_0_fifo_EMPTY_N) ;
  assign portalTop_framework_ctrl_mux_rv_read_data_funnel_buffs_0_0_DEQ =
	     portalTop_framework_ctrl_mux_rv_rs_EMPTY_N &&
	     portalTop_framework_ctrl_mux_rv_read_data_funnel_buffs_0_0_EMPTY_N &&
	     portalTop_ctrl_mux_readDataPipes_0_fifo_FULL_N ;
  assign portalTop_framework_ctrl_mux_rv_read_data_funnel_buffs_0_0_CLR =
	     1'b0 ;

  // submodule portalTop_framework_ctrl_mux_rv_read_data_funnel_buffs_0_1
  assign portalTop_framework_ctrl_mux_rv_read_data_funnel_buffs_0_1_D_IN =
	     39'h0 ;
  assign portalTop_framework_ctrl_mux_rv_read_data_funnel_buffs_0_1_ENQ =
	     1'b0 ;
  assign portalTop_framework_ctrl_mux_rv_read_data_funnel_buffs_0_1_DEQ =
	     1'b0 ;
  assign portalTop_framework_ctrl_mux_rv_read_data_funnel_buffs_0_1_CLR =
	     1'b0 ;

  // submodule portalTop_framework_ctrl_mux_rv_read_data_funnel_buffs_0_2
  assign portalTop_framework_ctrl_mux_rv_read_data_funnel_buffs_0_2_D_IN =
	     39'h0 ;
  assign portalTop_framework_ctrl_mux_rv_read_data_funnel_buffs_0_2_ENQ =
	     1'b0 ;
  assign portalTop_framework_ctrl_mux_rv_read_data_funnel_buffs_0_2_DEQ =
	     1'b0 ;
  assign portalTop_framework_ctrl_mux_rv_read_data_funnel_buffs_0_2_CLR =
	     1'b0 ;

  // submodule portalTop_framework_ctrl_mux_rv_read_data_funnel_buffs_0_3
  assign portalTop_framework_ctrl_mux_rv_read_data_funnel_buffs_0_3_D_IN =
	     39'h0 ;
  assign portalTop_framework_ctrl_mux_rv_read_data_funnel_buffs_0_3_ENQ =
	     1'b0 ;
  assign portalTop_framework_ctrl_mux_rv_read_data_funnel_buffs_0_3_DEQ =
	     1'b0 ;
  assign portalTop_framework_ctrl_mux_rv_read_data_funnel_buffs_0_3_CLR =
	     1'b0 ;

  // submodule portalTop_framework_ctrl_mux_rv_req_ars
  assign portalTop_framework_ctrl_mux_rv_req_ars_D_IN =
	     portalTop_ctrl_mux_req_ars_D_OUT[27:0] ;
  assign portalTop_framework_ctrl_mux_rv_req_ars_ENQ =
	     WILL_FIRE_RL_portalTop_ctrl_mux_req_ar &&
	     portalTop_ctrl_mux_rs_D_OUT == 1'd0 ;
  assign portalTop_framework_ctrl_mux_rv_req_ars_DEQ =
	     WILL_FIRE_RL_portalTop_framework_ctrl_mux_rv_req_ar ;
  assign portalTop_framework_ctrl_mux_rv_req_ars_CLR = 1'b0 ;

  // submodule portalTop_framework_ctrl_mux_rv_req_aws
  assign portalTop_framework_ctrl_mux_rv_req_aws_D_IN =
	     portalTop_ctrl_mux_req_aws_D_OUT[27:0] ;
  assign portalTop_framework_ctrl_mux_rv_req_aws_ENQ =
	     MUX_portalTop_framework_ctrl_mux_rv_lastWriteDataSeen_write_1__SEL_1 ;
  assign portalTop_framework_ctrl_mux_rv_req_aws_DEQ =
	     WILL_FIRE_RL_portalTop_framework_ctrl_mux_rv_req_aw ;
  assign portalTop_framework_ctrl_mux_rv_req_aws_CLR = 1'b0 ;

  // submodule portalTop_framework_ctrl_mux_rv_rs
  assign portalTop_framework_ctrl_mux_rv_rs_D_IN =
	     portalTop_ctrl_mux_req_ars_D_OUT[29:28] ;
  assign portalTop_framework_ctrl_mux_rv_rs_ENQ =
	     WILL_FIRE_RL_portalTop_ctrl_mux_req_ar &&
	     portalTop_ctrl_mux_rs_D_OUT == 1'd0 ;
  assign portalTop_framework_ctrl_mux_rv_rs_DEQ =
	     portalTop_framework_ctrl_mux_rv_rs_EMPTY_N &&
	     portalTop_framework_ctrl_mux_rv_read_data_funnel_buffs_0_0_EMPTY_N &&
	     portalTop_ctrl_mux_readDataPipes_0_fifo_FULL_N ;
  assign portalTop_framework_ctrl_mux_rv_rs_CLR = 1'b0 ;

  // submodule portalTop_framework_ctrl_mux_rv_writeDataPipes_0_fifo
  assign portalTop_framework_ctrl_mux_rv_writeDataPipes_0_fifo_D_IN =
	     portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_0_D_OUT[38:0] ;
  assign portalTop_framework_ctrl_mux_rv_writeDataPipes_0_fifo_ENQ =
	     portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_0_EMPTY_N &&
	     portalTop_framework_ctrl_mux_rv_writeDataPipes_0_fifo_FULL_N ;
  assign portalTop_framework_ctrl_mux_rv_writeDataPipes_0_fifo_DEQ =
	     portalTop_lMMUIndicationProxy_rv_RDY_portalIfc_slave_write_server_writeData_put &&
	     portalTop_framework_ctrl_mux_rv_writeDataPipes_0_fifo_EMPTY_N ;
  assign portalTop_framework_ctrl_mux_rv_writeDataPipes_0_fifo_CLR = 1'b0 ;

  // submodule portalTop_framework_ctrl_mux_rv_writeDataPipes_1_fifo
  assign portalTop_framework_ctrl_mux_rv_writeDataPipes_1_fifo_D_IN =
	     portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_1_D_OUT[38:0] ;
  assign portalTop_framework_ctrl_mux_rv_writeDataPipes_1_fifo_ENQ =
	     portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_1_EMPTY_N &&
	     portalTop_framework_ctrl_mux_rv_writeDataPipes_1_fifo_FULL_N ;
  assign portalTop_framework_ctrl_mux_rv_writeDataPipes_1_fifo_DEQ =
	     portalTop_lMemServerIndicationProxy_rv_RDY_portalIfc_slave_write_server_writeData_put &&
	     portalTop_framework_ctrl_mux_rv_writeDataPipes_1_fifo_EMPTY_N ;
  assign portalTop_framework_ctrl_mux_rv_writeDataPipes_1_fifo_CLR = 1'b0 ;

  // submodule portalTop_framework_ctrl_mux_rv_writeDataPipes_2_fifo
  assign portalTop_framework_ctrl_mux_rv_writeDataPipes_2_fifo_D_IN =
	     portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_2_D_OUT[38:0] ;
  assign portalTop_framework_ctrl_mux_rv_writeDataPipes_2_fifo_ENQ =
	     portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_2_EMPTY_N &&
	     portalTop_framework_ctrl_mux_rv_writeDataPipes_2_fifo_FULL_N ;
  assign portalTop_framework_ctrl_mux_rv_writeDataPipes_2_fifo_DEQ =
	     portalTop_lMMURequestWrapper_dut_RDY_portalIfc_slave_write_server_writeData_put &&
	     portalTop_framework_ctrl_mux_rv_writeDataPipes_2_fifo_EMPTY_N ;
  assign portalTop_framework_ctrl_mux_rv_writeDataPipes_2_fifo_CLR = 1'b0 ;

  // submodule portalTop_framework_ctrl_mux_rv_writeDataPipes_3_fifo
  assign portalTop_framework_ctrl_mux_rv_writeDataPipes_3_fifo_D_IN =
	     portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_3_D_OUT[38:0] ;
  assign portalTop_framework_ctrl_mux_rv_writeDataPipes_3_fifo_ENQ =
	     portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_3_EMPTY_N &&
	     portalTop_framework_ctrl_mux_rv_writeDataPipes_3_fifo_FULL_N ;
  assign portalTop_framework_ctrl_mux_rv_writeDataPipes_3_fifo_DEQ =
	     portalTop_lMemServerRequestWrapper_dut_RDY_portalIfc_slave_write_server_writeData_put &&
	     portalTop_framework_ctrl_mux_rv_writeDataPipes_3_fifo_EMPTY_N ;
  assign portalTop_framework_ctrl_mux_rv_writeDataPipes_3_fifo_CLR = 1'b0 ;

  // submodule portalTop_framework_ctrl_mux_rv_write_data
  assign portalTop_framework_ctrl_mux_rv_write_data_D_IN =
	     { portalTop_framework_ctrl_mux_rv_ws_D_OUT,
	       portalTop_ctrl_mux_writeDataPipes_0_fifo_D_OUT } ;
  assign portalTop_framework_ctrl_mux_rv_write_data_ENQ =
	     WILL_FIRE_RL_portalTop_ctrl_mux_writeDataPipes_0_connect ;
  assign portalTop_framework_ctrl_mux_rv_write_data_DEQ =
	     portalTop_framework_ctrl_mux_rv_write_data_EMPTY_N &&
	     portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_3_FULL_N &&
	     portalTop_framework_ctrl_mux_rv_write_data_D_OUT[40:39] ==
	     2'd3 ||
	     portalTop_framework_ctrl_mux_rv_write_data_EMPTY_N &&
	     portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_2_FULL_N &&
	     portalTop_framework_ctrl_mux_rv_write_data_D_OUT[40:39] ==
	     2'd2 ||
	     portalTop_framework_ctrl_mux_rv_write_data_EMPTY_N &&
	     portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_1_FULL_N &&
	     portalTop_framework_ctrl_mux_rv_write_data_D_OUT[40:39] ==
	     2'd1 ||
	     portalTop_framework_ctrl_mux_rv_write_data_EMPTY_N &&
	     portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_0_FULL_N &&
	     portalTop_framework_ctrl_mux_rv_write_data_D_OUT[40:39] == 2'd0 ;
  assign portalTop_framework_ctrl_mux_rv_write_data_CLR = 1'b0 ;

  // submodule portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_0
  assign portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_0_D_IN =
	     { 2'd0,
	       portalTop_framework_ctrl_mux_rv_write_data_D_OUT[38:0] } ;
  assign portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_0_ENQ =
	     portalTop_framework_ctrl_mux_rv_write_data_EMPTY_N &&
	     portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_0_FULL_N &&
	     portalTop_framework_ctrl_mux_rv_write_data_D_OUT[40:39] == 2'd0 ;
  assign portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_0_DEQ =
	     portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_0_EMPTY_N &&
	     portalTop_framework_ctrl_mux_rv_writeDataPipes_0_fifo_FULL_N ;
  assign portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_0_CLR =
	     1'b0 ;

  // submodule portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_1
  assign portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_1_D_IN =
	     portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_0_D_IN ;
  assign portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_1_ENQ =
	     portalTop_framework_ctrl_mux_rv_write_data_EMPTY_N &&
	     portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_1_FULL_N &&
	     portalTop_framework_ctrl_mux_rv_write_data_D_OUT[40:39] == 2'd1 ;
  assign portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_1_DEQ =
	     portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_1_EMPTY_N &&
	     portalTop_framework_ctrl_mux_rv_writeDataPipes_1_fifo_FULL_N ;
  assign portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_1_CLR =
	     1'b0 ;

  // submodule portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_2
  assign portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_2_D_IN =
	     portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_0_D_IN ;
  assign portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_2_ENQ =
	     portalTop_framework_ctrl_mux_rv_write_data_EMPTY_N &&
	     portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_2_FULL_N &&
	     portalTop_framework_ctrl_mux_rv_write_data_D_OUT[40:39] == 2'd2 ;
  assign portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_2_DEQ =
	     portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_2_EMPTY_N &&
	     portalTop_framework_ctrl_mux_rv_writeDataPipes_2_fifo_FULL_N ;
  assign portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_2_CLR =
	     1'b0 ;

  // submodule portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_3
  assign portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_3_D_IN =
	     portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_0_D_IN ;
  assign portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_3_ENQ =
	     portalTop_framework_ctrl_mux_rv_write_data_EMPTY_N &&
	     portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_3_FULL_N &&
	     portalTop_framework_ctrl_mux_rv_write_data_D_OUT[40:39] == 2'd3 ;
  assign portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_3_DEQ =
	     portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_3_EMPTY_N &&
	     portalTop_framework_ctrl_mux_rv_writeDataPipes_3_fifo_FULL_N ;
  assign portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_3_CLR =
	     1'b0 ;

  // submodule portalTop_framework_ctrl_mux_rv_ws
  assign portalTop_framework_ctrl_mux_rv_ws_D_IN =
	     portalTop_ctrl_mux_req_aws_D_OUT[29:28] ;
  assign portalTop_framework_ctrl_mux_rv_ws_ENQ =
	     MUX_portalTop_framework_ctrl_mux_rv_lastWriteDataSeen_write_1__SEL_1 ;
  assign portalTop_framework_ctrl_mux_rv_ws_DEQ =
	     WILL_FIRE_RL_portalTop_framework_ctrl_mux_rv_write_done_rule ;
  assign portalTop_framework_ctrl_mux_rv_ws_CLR = 1'b0 ;

  // submodule portalTop_lMMUIndicationProxy_rv
  assign portalTop_lMMUIndicationProxy_rv_ifc_configResp_sglId =
	     { 27'd0, portalTop_lMMU_mmu_configResponsePipe_first } ;
  assign portalTop_lMMUIndicationProxy_rv_ifc_error_code =
	     { 29'd0, portalTop_lMMU_mmu_errorPipe_first[74:72] } ;
  assign portalTop_lMMUIndicationProxy_rv_ifc_error_extra = 64'd0 ;
  assign portalTop_lMMUIndicationProxy_rv_ifc_error_offset =
	     { 24'd0, portalTop_lMMU_mmu_errorPipe_first[39:0] } ;
  assign portalTop_lMMUIndicationProxy_rv_ifc_error_sglId =
	     portalTop_lMMU_mmu_errorPipe_first[71:40] ;
  assign portalTop_lMMUIndicationProxy_rv_ifc_idResponse_sglId =
	     { 27'd0, portalTop_lMMU_mmu_idResponsePipe_first } ;
  assign portalTop_lMMUIndicationProxy_rv_portalIfc_num_portals__write_x =
	     32'd4 ;
  assign portalTop_lMMUIndicationProxy_rv_portalIfc_slave_read_server_readReq_put =
	     portalTop_framework_ctrl_mux_rv_req_ars_D_OUT ;
  assign portalTop_lMMUIndicationProxy_rv_portalIfc_slave_write_server_writeData_put =
	     portalTop_framework_ctrl_mux_rv_writeDataPipes_0_fifo_D_OUT ;
  assign portalTop_lMMUIndicationProxy_rv_portalIfc_slave_write_server_writeReq_put =
	     portalTop_framework_ctrl_mux_rv_req_aws_D_OUT ;
  assign portalTop_lMMUIndicationProxy_rv_EN_portalIfc_slave_read_server_readReq_put =
	     WILL_FIRE_RL_portalTop_framework_ctrl_mux_rv_req_ar &&
	     portalTop_framework_ctrl_mux_rv_rs_D_OUT == 2'd0 ;
  assign portalTop_lMMUIndicationProxy_rv_EN_portalIfc_slave_read_server_readData_get =
	     portalTop_lMMUIndicationProxy_rv_RDY_portalIfc_slave_read_server_readData_get &&
	     portalTop_framework_ctrl_mux_rv_readDataPipes_0_fifo_FULL_N ;
  assign portalTop_lMMUIndicationProxy_rv_EN_portalIfc_slave_write_server_writeReq_put =
	     WILL_FIRE_RL_portalTop_framework_ctrl_mux_rv_req_aw &&
	     portalTop_framework_ctrl_mux_rv_ws_D_OUT == 2'd0 ;
  assign portalTop_lMMUIndicationProxy_rv_EN_portalIfc_slave_write_server_writeData_put =
	     portalTop_lMMUIndicationProxy_rv_RDY_portalIfc_slave_write_server_writeData_put &&
	     portalTop_framework_ctrl_mux_rv_writeDataPipes_0_fifo_EMPTY_N ;
  assign portalTop_lMMUIndicationProxy_rv_EN_portalIfc_slave_write_server_writeDone_get =
	     WILL_FIRE_RL_portalTop_framework_ctrl_mux_rv_write_done_rule &&
	     portalTop_framework_ctrl_mux_rv_ws_D_OUT == 2'd0 ;
  assign portalTop_lMMUIndicationProxy_rv_EN_portalIfc_num_portals__write =
	     1'd1 ;
  assign portalTop_lMMUIndicationProxy_rv_EN_ifc_idResponse =
	     portalTop_lMMU_mmu_RDY_idResponsePipe_first &&
	     portalTop_lMMU_mmu_RDY_idResponsePipe_deq &&
	     portalTop_lMMUIndicationProxy_rv_RDY_ifc_idResponse ;
  assign portalTop_lMMUIndicationProxy_rv_EN_ifc_configResp =
	     portalTop_lMMU_mmu_RDY_configResponsePipe_first &&
	     portalTop_lMMU_mmu_RDY_configResponsePipe_deq &&
	     portalTop_lMMUIndicationProxy_rv_RDY_ifc_configResp ;
  assign portalTop_lMMUIndicationProxy_rv_EN_ifc_error =
	     portalTop_lMMU_mmu_RDY_errorPipe_first &&
	     portalTop_lMMU_mmu_RDY_errorPipe_deq &&
	     portalTop_lMMUIndicationProxy_rv_RDY_ifc_error ;

  // submodule portalTop_lMMURequestWrapper_dut
  assign portalTop_lMMURequestWrapper_dut_portalIfc_num_portals__write_x =
	     32'd4 ;
  assign portalTop_lMMURequestWrapper_dut_portalIfc_slave_read_server_readReq_put =
	     portalTop_framework_ctrl_mux_rv_req_ars_D_OUT ;
  assign portalTop_lMMURequestWrapper_dut_portalIfc_slave_write_server_writeData_put =
	     portalTop_framework_ctrl_mux_rv_writeDataPipes_2_fifo_D_OUT ;
  assign portalTop_lMMURequestWrapper_dut_portalIfc_slave_write_server_writeReq_put =
	     portalTop_framework_ctrl_mux_rv_req_aws_D_OUT ;
  assign portalTop_lMMURequestWrapper_dut_EN_pipes_sglist_PipeOut_deq =
	     portalTop_lMMU_mmu_RDY_request_sglist &&
	     portalTop_lMMURequestWrapper_dut_RDY_pipes_sglist_PipeOut_first &&
	     portalTop_lMMURequestWrapper_dut_RDY_pipes_sglist_PipeOut_deq ;
  assign portalTop_lMMURequestWrapper_dut_EN_pipes_region_PipeOut_deq =
	     portalTop_lMMU_mmu_RDY_request_region &&
	     portalTop_lMMURequestWrapper_dut_RDY_pipes_region_PipeOut_first &&
	     portalTop_lMMURequestWrapper_dut_RDY_pipes_region_PipeOut_deq ;
  assign portalTop_lMMURequestWrapper_dut_EN_pipes_idRequest_PipeOut_deq =
	     portalTop_lMMU_mmu_RDY_request_idRequest &&
	     portalTop_lMMURequestWrapper_dut_RDY_pipes_idRequest_PipeOut_first &&
	     portalTop_lMMURequestWrapper_dut_RDY_pipes_idRequest_PipeOut_deq ;
  assign portalTop_lMMURequestWrapper_dut_EN_pipes_idReturn_PipeOut_deq =
	     portalTop_lMMU_mmu_RDY_request_idReturn &&
	     portalTop_lMMURequestWrapper_dut_RDY_pipes_idReturn_PipeOut_first &&
	     portalTop_lMMURequestWrapper_dut_RDY_pipes_idReturn_PipeOut_deq ;
  assign portalTop_lMMURequestWrapper_dut_EN_pipes_setInterface_PipeOut_deq =
	     portalTop_lMMURequestWrapper_dut_RDY_pipes_setInterface_PipeOut_first &&
	     portalTop_lMMURequestWrapper_dut_RDY_pipes_setInterface_PipeOut_deq ;
  assign portalTop_lMMURequestWrapper_dut_EN_portalIfc_slave_read_server_readReq_put =
	     WILL_FIRE_RL_portalTop_framework_ctrl_mux_rv_req_ar &&
	     portalTop_framework_ctrl_mux_rv_rs_D_OUT == 2'd2 ;
  assign portalTop_lMMURequestWrapper_dut_EN_portalIfc_slave_read_server_readData_get =
	     portalTop_lMMURequestWrapper_dut_RDY_portalIfc_slave_read_server_readData_get &&
	     portalTop_framework_ctrl_mux_rv_readDataPipes_2_fifo_FULL_N ;
  assign portalTop_lMMURequestWrapper_dut_EN_portalIfc_slave_write_server_writeReq_put =
	     WILL_FIRE_RL_portalTop_framework_ctrl_mux_rv_req_aw &&
	     portalTop_framework_ctrl_mux_rv_ws_D_OUT == 2'd2 ;
  assign portalTop_lMMURequestWrapper_dut_EN_portalIfc_slave_write_server_writeData_put =
	     portalTop_lMMURequestWrapper_dut_RDY_portalIfc_slave_write_server_writeData_put &&
	     portalTop_framework_ctrl_mux_rv_writeDataPipes_2_fifo_EMPTY_N ;
  assign portalTop_lMMURequestWrapper_dut_EN_portalIfc_slave_write_server_writeDone_get =
	     WILL_FIRE_RL_portalTop_framework_ctrl_mux_rv_write_done_rule &&
	     portalTop_framework_ctrl_mux_rv_ws_D_OUT == 2'd2 ;
  assign portalTop_lMMURequestWrapper_dut_EN_portalIfc_num_portals__write =
	     1'd1 ;

  // submodule portalTop_lMMU_mmu
  assign portalTop_lMMU_mmu_addr_0_request_put =
	     MUX_portalTop_lMMU_mmu_addr_0_request_put_1__SEL_1 ?
	       tile_0_readers_0_readReq_get[60:16] :
	       tile_0_readers_1_readReq_get[60:16] ;
  always@(MUX_portalTop_lMMU_mmu_addr_1_request_put_1__SEL_1 or
	  MUX_portalTop_lMMU_mmu_addr_1_request_put_1__VAL_1 or
	  MUX_portalTop_lMMU_mmu_addr_1_request_put_1__SEL_2 or
	  tile_0_writers_0_writeReq_get or
	  MUX_portalTop_lMMU_mmu_addr_1_request_put_1__SEL_3 or
	  tile_0_writers_1_writeReq_get)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_portalTop_lMMU_mmu_addr_1_request_put_1__SEL_1:
	  portalTop_lMMU_mmu_addr_1_request_put =
	      MUX_portalTop_lMMU_mmu_addr_1_request_put_1__VAL_1;
      MUX_portalTop_lMMU_mmu_addr_1_request_put_1__SEL_2:
	  portalTop_lMMU_mmu_addr_1_request_put =
	      tile_0_writers_0_writeReq_get[60:16];
      MUX_portalTop_lMMU_mmu_addr_1_request_put_1__SEL_3:
	  portalTop_lMMU_mmu_addr_1_request_put =
	      tile_0_writers_1_writeReq_get[60:16];
      default: portalTop_lMMU_mmu_addr_1_request_put =
		   45'h0AAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign portalTop_lMMU_mmu_request_idRequest_fd =
	     portalTop_lMMURequestWrapper_dut_pipes_idRequest_PipeOut_first ;
  assign portalTop_lMMU_mmu_request_idReturn_sglId =
	     portalTop_lMMURequestWrapper_dut_pipes_idReturn_PipeOut_first ;
  assign portalTop_lMMU_mmu_request_region_barr0 =
	     portalTop_lMMURequestWrapper_dut_pipes_region_PipeOut_first[95:32] ;
  assign portalTop_lMMU_mmu_request_region_barr12 =
	     portalTop_lMMURequestWrapper_dut_pipes_region_PipeOut_first[383:320] ;
  assign portalTop_lMMU_mmu_request_region_barr4 =
	     portalTop_lMMURequestWrapper_dut_pipes_region_PipeOut_first[191:128] ;
  assign portalTop_lMMU_mmu_request_region_barr8 =
	     portalTop_lMMURequestWrapper_dut_pipes_region_PipeOut_first[287:224] ;
  assign portalTop_lMMU_mmu_request_region_index0 =
	     portalTop_lMMURequestWrapper_dut_pipes_region_PipeOut_first[31:0] ;
  assign portalTop_lMMU_mmu_request_region_index12 =
	     portalTop_lMMURequestWrapper_dut_pipes_region_PipeOut_first[319:288] ;
  assign portalTop_lMMU_mmu_request_region_index4 =
	     portalTop_lMMURequestWrapper_dut_pipes_region_PipeOut_first[127:96] ;
  assign portalTop_lMMU_mmu_request_region_index8 =
	     portalTop_lMMURequestWrapper_dut_pipes_region_PipeOut_first[223:192] ;
  assign portalTop_lMMU_mmu_request_region_sglId =
	     portalTop_lMMURequestWrapper_dut_pipes_region_PipeOut_first[415:384] ;
  assign portalTop_lMMU_mmu_request_setInterface_interfaceId =
	     portalTop_lMMURequestWrapper_dut_pipes_setInterface_PipeOut_first[63:32] ;
  assign portalTop_lMMU_mmu_request_setInterface_sglId =
	     portalTop_lMMURequestWrapper_dut_pipes_setInterface_PipeOut_first[31:0] ;
  assign portalTop_lMMU_mmu_request_sglist_addr =
	     portalTop_lMMURequestWrapper_dut_pipes_sglist_PipeOut_first[95:32] ;
  assign portalTop_lMMU_mmu_request_sglist_len =
	     portalTop_lMMURequestWrapper_dut_pipes_sglist_PipeOut_first[31:0] ;
  assign portalTop_lMMU_mmu_request_sglist_sglId =
	     portalTop_lMMURequestWrapper_dut_pipes_sglist_PipeOut_first[159:128] ;
  assign portalTop_lMMU_mmu_request_sglist_sglIndex =
	     portalTop_lMMURequestWrapper_dut_pipes_sglist_PipeOut_first[127:96] ;
  assign portalTop_lMMU_mmu_EN_request_sglist =
	     portalTop_lMMU_mmu_RDY_request_sglist &&
	     portalTop_lMMURequestWrapper_dut_RDY_pipes_sglist_PipeOut_first &&
	     portalTop_lMMURequestWrapper_dut_RDY_pipes_sglist_PipeOut_deq ;
  assign portalTop_lMMU_mmu_EN_request_region =
	     portalTop_lMMU_mmu_RDY_request_region &&
	     portalTop_lMMURequestWrapper_dut_RDY_pipes_region_PipeOut_first &&
	     portalTop_lMMURequestWrapper_dut_RDY_pipes_region_PipeOut_deq ;
  assign portalTop_lMMU_mmu_EN_request_idRequest =
	     portalTop_lMMU_mmu_RDY_request_idRequest &&
	     portalTop_lMMURequestWrapper_dut_RDY_pipes_idRequest_PipeOut_first &&
	     portalTop_lMMURequestWrapper_dut_RDY_pipes_idRequest_PipeOut_deq ;
  assign portalTop_lMMU_mmu_EN_request_idReturn =
	     portalTop_lMMU_mmu_RDY_request_idReturn &&
	     portalTop_lMMURequestWrapper_dut_RDY_pipes_idReturn_PipeOut_first &&
	     portalTop_lMMURequestWrapper_dut_RDY_pipes_idReturn_PipeOut_deq ;
  assign portalTop_lMMU_mmu_EN_request_setInterface =
	     portalTop_lMMURequestWrapper_dut_RDY_pipes_setInterface_PipeOut_first &&
	     portalTop_lMMURequestWrapper_dut_RDY_pipes_setInterface_PipeOut_deq ;
  assign portalTop_lMMU_mmu_EN_idResponsePipe_deq =
	     portalTop_lMMU_mmu_RDY_idResponsePipe_first &&
	     portalTop_lMMU_mmu_RDY_idResponsePipe_deq &&
	     portalTop_lMMUIndicationProxy_rv_RDY_ifc_idResponse ;
  assign portalTop_lMMU_mmu_EN_configResponsePipe_deq =
	     portalTop_lMMU_mmu_RDY_configResponsePipe_first &&
	     portalTop_lMMU_mmu_RDY_configResponsePipe_deq &&
	     portalTop_lMMUIndicationProxy_rv_RDY_ifc_configResp ;
  assign portalTop_lMMU_mmu_EN_errorPipe_deq =
	     portalTop_lMMU_mmu_RDY_errorPipe_first &&
	     portalTop_lMMU_mmu_RDY_errorPipe_deq &&
	     portalTop_lMMUIndicationProxy_rv_RDY_ifc_error ;
  assign portalTop_lMMU_mmu_EN_addr_0_request_put =
	     WILL_FIRE_RL_portalTop_lMemServer_0_mr_request &&
	     tile_0_readers_0_readReq_get[87:72] == 16'd0 &&
	     tile_0_readers_0_readReq_get_026_BITS_71_TO_56_ETC___d1028 &&
	     SEL_ARR_NOT_portalTop_lMemServer_reader_reader_ETC___d1048 ||
	     WILL_FIRE_RL_portalTop_lMemServer_1_mr_request &&
	     tile_0_readers_1_readReq_get[87:72] == 16'd0 &&
	     tile_0_readers_1_readReq_get_072_BITS_71_TO_56_ETC___d1074 &&
	     SEL_ARR_NOT_portalTop_lMemServer_reader_reader_ETC___d1085 ;
  assign portalTop_lMMU_mmu_EN_addr_0_response_get =
	     WILL_FIRE_RL_portalTop_lMemServer_reader_readers_0_checkMmuResp &&
	     portalTop_lMemServer_reader_readers_0_clientRequest_D_OUT[88:73] ==
	     16'd0 ||
	     WILL_FIRE_RL_portalTop_lMemServer_reader_mmuEntry &&
	     portalTop_lMemServer_reader_addrReqFifo_D_OUT[31:16] == 16'd0 ;
  assign portalTop_lMMU_mmu_EN_addr_1_request_put =
	     WILL_FIRE_RL_portalTop_lMemServerRequestWrapper_handle_addrTrans_request &&
	     portalTop_lMemServerRequestWrapper_dut_pipes_addrTrans_PipeOut_first[63:48] ==
	     16'd0 ||
	     WILL_FIRE_RL_portalTop_lMemServer_1_0_mw_request &&
	     tile_0_writers_0_writeReq_get[87:72] == 16'd0 &&
	     tile_0_writers_0_writeReq_get_107_BITS_71_TO_5_ETC___d1109 &&
	     SEL_ARR_NOT_portalTop_lMemServer_writer_writer_ETC___d1129 ||
	     WILL_FIRE_RL_portalTop_lMemServer_1_1_mw_request &&
	     tile_0_writers_1_writeReq_get[87:72] == 16'd0 &&
	     tile_0_writers_1_writeReq_get_155_BITS_71_TO_5_ETC___d1157 &&
	     SEL_ARR_NOT_portalTop_lMemServer_writer_writer_ETC___d1168 ;
  assign portalTop_lMMU_mmu_EN_addr_1_response_get =
	     WILL_FIRE_RL_portalTop_lMemServer_writer_writers_0_checkMmuResp &&
	     portalTop_lMemServer_writer_writers_0_clientRequest_D_OUT[88:73] ==
	     16'd0 ||
	     WILL_FIRE_RL_portalTop_lMemServer_writer_mmuEntry &&
	     portalTop_lMemServer_writer_addrReqFifo_D_OUT[31:16] == 16'd0 ;

  // submodule portalTop_lMemServerIndicationProxy_rv
  assign portalTop_lMemServerIndicationProxy_rv_ifc_addrResponse_physAddr =
	     WILL_FIRE_RL_portalTop_lMemServer_reader_mmuEntry ?
	       MUX_portalTop_lMemServerIndicationProxy_rv_ifc_addrResponse_1__VAL_1 :
	       MUX_portalTop_lMemServerIndicationProxy_rv_ifc_addrResponse_1__VAL_2 ;
  assign portalTop_lMemServerIndicationProxy_rv_ifc_error_code =
	     WILL_FIRE_RL_portalTop_lMemServer_reader_readers_0_dmaError ?
	       MUX_portalTop_lMemServerIndicationProxy_rv_ifc_error_1__VAL_1 :
	       MUX_portalTop_lMemServerIndicationProxy_rv_ifc_error_1__VAL_2 ;
  assign portalTop_lMemServerIndicationProxy_rv_ifc_error_extra = 64'd0 ;
  assign portalTop_lMemServerIndicationProxy_rv_ifc_error_offset = 64'd0 ;
  assign portalTop_lMemServerIndicationProxy_rv_ifc_error_sglId =
	     WILL_FIRE_RL_portalTop_lMemServer_reader_readers_0_dmaError ?
	       portalTop_lMemServer_reader_readers_0_dmaErrorFifo_D_OUT[31:0] :
	       portalTop_lMemServer_writer_writers_0_dmaErrorFifo_D_OUT[31:0] ;
  assign portalTop_lMemServerIndicationProxy_rv_ifc_reportMemoryTraffic_words =
	     WILL_FIRE_RL_portalTop_lMemServer_reader_trafficFSM_action_l173c17 ?
	       portalTop_lMemServer_reader_trafficAccum :
	       portalTop_lMemServer_writer_trafficAccum ;
  assign portalTop_lMemServerIndicationProxy_rv_ifc_reportStateDbg_rec =
	     WILL_FIRE_RL_portalTop_lMemServer_writer_dbgFSM_action_l242c10 ?
	       128'h00000002AAAAAAAAAAAAAAAAAAAAAAAA :
	       128'd0 ;
  assign portalTop_lMemServerIndicationProxy_rv_portalIfc_num_portals__write_x =
	     32'd4 ;
  assign portalTop_lMemServerIndicationProxy_rv_portalIfc_slave_read_server_readReq_put =
	     portalTop_framework_ctrl_mux_rv_req_ars_D_OUT ;
  assign portalTop_lMemServerIndicationProxy_rv_portalIfc_slave_write_server_writeData_put =
	     portalTop_framework_ctrl_mux_rv_writeDataPipes_1_fifo_D_OUT ;
  assign portalTop_lMemServerIndicationProxy_rv_portalIfc_slave_write_server_writeReq_put =
	     portalTop_framework_ctrl_mux_rv_req_aws_D_OUT ;
  assign portalTop_lMemServerIndicationProxy_rv_EN_portalIfc_slave_read_server_readReq_put =
	     WILL_FIRE_RL_portalTop_framework_ctrl_mux_rv_req_ar &&
	     portalTop_framework_ctrl_mux_rv_rs_D_OUT == 2'd1 ;
  assign portalTop_lMemServerIndicationProxy_rv_EN_portalIfc_slave_read_server_readData_get =
	     portalTop_lMemServerIndicationProxy_rv_RDY_portalIfc_slave_read_server_readData_get &&
	     portalTop_framework_ctrl_mux_rv_readDataPipes_1_fifo_FULL_N ;
  assign portalTop_lMemServerIndicationProxy_rv_EN_portalIfc_slave_write_server_writeReq_put =
	     WILL_FIRE_RL_portalTop_framework_ctrl_mux_rv_req_aw &&
	     portalTop_framework_ctrl_mux_rv_ws_D_OUT == 2'd1 ;
  assign portalTop_lMemServerIndicationProxy_rv_EN_portalIfc_slave_write_server_writeData_put =
	     portalTop_lMemServerIndicationProxy_rv_RDY_portalIfc_slave_write_server_writeData_put &&
	     portalTop_framework_ctrl_mux_rv_writeDataPipes_1_fifo_EMPTY_N ;
  assign portalTop_lMemServerIndicationProxy_rv_EN_portalIfc_slave_write_server_writeDone_get =
	     WILL_FIRE_RL_portalTop_framework_ctrl_mux_rv_write_done_rule &&
	     portalTop_framework_ctrl_mux_rv_ws_D_OUT == 2'd1 ;
  assign portalTop_lMemServerIndicationProxy_rv_EN_portalIfc_num_portals__write =
	     1'd1 ;
  assign portalTop_lMemServerIndicationProxy_rv_EN_ifc_addrResponse =
	     WILL_FIRE_RL_portalTop_lMemServer_reader_mmuEntry ||
	     WILL_FIRE_RL_portalTop_lMemServer_writer_mmuEntry ;
  assign portalTop_lMemServerIndicationProxy_rv_EN_ifc_reportStateDbg =
	     WILL_FIRE_RL_portalTop_lMemServer_writer_dbgFSM_action_l242c10 ||
	     WILL_FIRE_RL_portalTop_lMemServer_reader_dbgFSM_action_l158c10 ;
  assign portalTop_lMemServerIndicationProxy_rv_EN_ifc_reportMemoryTraffic =
	     WILL_FIRE_RL_portalTop_lMemServer_reader_trafficFSM_action_l173c17 ||
	     WILL_FIRE_RL_portalTop_lMemServer_writer_trafficFSM_action_l257c17 ;
  assign portalTop_lMemServerIndicationProxy_rv_EN_ifc_error =
	     WILL_FIRE_RL_portalTop_lMemServer_reader_readers_0_dmaError ||
	     CAN_FIRE_RL_portalTop_lMemServer_writer_writers_0_dmaError &&
	     !WILL_FIRE_RL_portalTop_lMemServer_reader_readers_0_dmaError ;

  // submodule portalTop_lMemServerRequestWrapper_dut
  assign portalTop_lMemServerRequestWrapper_dut_portalIfc_num_portals__write_x =
	     32'd4 ;
  assign portalTop_lMemServerRequestWrapper_dut_portalIfc_slave_read_server_readReq_put =
	     portalTop_framework_ctrl_mux_rv_req_ars_D_OUT ;
  assign portalTop_lMemServerRequestWrapper_dut_portalIfc_slave_write_server_writeData_put =
	     portalTop_framework_ctrl_mux_rv_writeDataPipes_3_fifo_D_OUT ;
  assign portalTop_lMemServerRequestWrapper_dut_portalIfc_slave_write_server_writeReq_put =
	     portalTop_framework_ctrl_mux_rv_req_aws_D_OUT ;
  assign portalTop_lMemServerRequestWrapper_dut_EN_pipes_addrTrans_PipeOut_deq =
	     WILL_FIRE_RL_portalTop_lMemServerRequestWrapper_handle_addrTrans_request ;
  assign portalTop_lMemServerRequestWrapper_dut_EN_pipes_setTileState_PipeOut_deq =
	     WILL_FIRE_RL_portalTop_lMemServerRequestWrapper_handle_setTileState_request ;
  assign portalTop_lMemServerRequestWrapper_dut_EN_pipes_stateDbg_PipeOut_deq =
	     WILL_FIRE_RL_portalTop_lMemServerRequestWrapper_handle_stateDbg_request ;
  assign portalTop_lMemServerRequestWrapper_dut_EN_pipes_memoryTraffic_PipeOut_deq =
	     WILL_FIRE_RL_portalTop_lMemServerRequestWrapper_handle_memoryTraffic_request ;
  assign portalTop_lMemServerRequestWrapper_dut_EN_portalIfc_slave_read_server_readReq_put =
	     WILL_FIRE_RL_portalTop_framework_ctrl_mux_rv_req_ar &&
	     portalTop_framework_ctrl_mux_rv_rs_D_OUT == 2'd3 ;
  assign portalTop_lMemServerRequestWrapper_dut_EN_portalIfc_slave_read_server_readData_get =
	     portalTop_lMemServerRequestWrapper_dut_RDY_portalIfc_slave_read_server_readData_get &&
	     portalTop_framework_ctrl_mux_rv_readDataPipes_3_fifo_FULL_N ;
  assign portalTop_lMemServerRequestWrapper_dut_EN_portalIfc_slave_write_server_writeReq_put =
	     WILL_FIRE_RL_portalTop_framework_ctrl_mux_rv_req_aw &&
	     portalTop_framework_ctrl_mux_rv_ws_D_OUT == 2'd3 ;
  assign portalTop_lMemServerRequestWrapper_dut_EN_portalIfc_slave_write_server_writeData_put =
	     portalTop_lMemServerRequestWrapper_dut_RDY_portalIfc_slave_write_server_writeData_put &&
	     portalTop_framework_ctrl_mux_rv_writeDataPipes_3_fifo_EMPTY_N ;
  assign portalTop_lMemServerRequestWrapper_dut_EN_portalIfc_slave_write_server_writeDone_get =
	     WILL_FIRE_RL_portalTop_framework_ctrl_mux_rv_write_done_rule &&
	     portalTop_framework_ctrl_mux_rv_ws_D_OUT == 2'd3 ;
  assign portalTop_lMemServerRequestWrapper_dut_EN_portalIfc_num_portals__write =
	     1'd1 ;

  // submodule portalTop_lMemServer_reader_addrReqFifo
  assign portalTop_lMemServer_reader_addrReqFifo_D_IN = 32'h0 ;
  assign portalTop_lMemServer_reader_addrReqFifo_ENQ = 1'b0 ;
  assign portalTop_lMemServer_reader_addrReqFifo_DEQ =
	     WILL_FIRE_RL_portalTop_lMemServer_reader_mmuEntry ;
  assign portalTop_lMemServer_reader_addrReqFifo_CLR = 1'b0 ;

  // submodule portalTop_lMemServer_reader_mmu_servers_0_tokFifo
  assign portalTop_lMemServer_reader_mmu_servers_0_tokFifo_D_IN = 1'd0 ;
  assign portalTop_lMemServer_reader_mmu_servers_0_tokFifo_ENQ =
	     WILL_FIRE_RL_portalTop_lMemServer_0_mr_request &&
	     tile_0_readers_0_readReq_get[87:72] == 16'd0 &&
	     tile_0_readers_0_readReq_get_026_BITS_71_TO_56_ETC___d1028 &&
	     SEL_ARR_NOT_portalTop_lMemServer_reader_reader_ETC___d1048 ||
	     WILL_FIRE_RL_portalTop_lMemServer_1_mr_request &&
	     tile_0_readers_1_readReq_get[87:72] == 16'd0 &&
	     tile_0_readers_1_readReq_get_072_BITS_71_TO_56_ETC___d1074 &&
	     SEL_ARR_NOT_portalTop_lMemServer_reader_reader_ETC___d1085 ;
  assign portalTop_lMemServer_reader_mmu_servers_0_tokFifo_DEQ =
	     WILL_FIRE_RL_portalTop_lMemServer_reader_readers_0_checkMmuResp &&
	     portalTop_lMemServer_reader_readers_0_clientRequest_D_OUT[88:73] ==
	     16'd0 ;
  assign portalTop_lMemServer_reader_mmu_servers_0_tokFifo_CLR = 1'b0 ;

  // submodule portalTop_lMemServer_reader_readers_0_clientBurstLen
  assign portalTop_lMemServer_reader_readers_0_clientBurstLen_ADDR_1 =
	     portalTop_lMemServer_reader_readers_0_serverData_D_OUT[4:1] ;
  assign portalTop_lMemServer_reader_readers_0_clientBurstLen_ADDR_2 = 4'h0 ;
  assign portalTop_lMemServer_reader_readers_0_clientBurstLen_ADDR_3 = 4'h0 ;
  assign portalTop_lMemServer_reader_readers_0_clientBurstLen_ADDR_4 = 4'h0 ;
  assign portalTop_lMemServer_reader_readers_0_clientBurstLen_ADDR_5 = 4'h0 ;
  assign portalTop_lMemServer_reader_readers_0_clientBurstLen_ADDR_IN =
	     WILL_FIRE_RL_portalTop_lMemServer_reader_readers_0_read_data ?
	       portalTop_lMemServer_reader_readers_0_serverData_D_OUT[4:1] :
	       portalTop_lMemServer_reader_readers_0_tag_gen_tagFifo_D_OUT ;
  assign portalTop_lMemServer_reader_readers_0_clientBurstLen_D_IN =
	     WILL_FIRE_RL_portalTop_lMemServer_reader_readers_0_read_data ?
	       MUX_portalTop_lMemServer_reader_readers_0_clientBurstLen_upd_2__VAL_1 :
	       MUX_portalTop_lMemServer_reader_readers_0_clientBurstLen_upd_2__VAL_2 ;
  assign portalTop_lMemServer_reader_readers_0_clientBurstLen_WE =
	     WILL_FIRE_RL_portalTop_lMemServer_reader_readers_0_read_data ||
	     WILL_FIRE_RL_portalTop_lMemServer_reader_readers_0_checkMmuResp ;

  // submodule portalTop_lMemServer_reader_readers_0_clientData_memory
  assign portalTop_lMemServer_reader_readers_0_clientData_memory_ADDRA =
	     { portalTop_lMemServer_reader_readers_0_serverData_D_OUT[4:1],
	       portalTop_lMemServer_reader_readers_0_clientBurstLen_D_OUT_1[6:0] } ;
  assign portalTop_lMemServer_reader_readers_0_clientData_memory_ADDRB =
	     MUX_portalTop_lMemServer_reader_readers_0_clientData_memory_b_put_1__SEL_1 ?
	       MUX_portalTop_lMemServer_reader_readers_0_clientData_memory_b_put_2__VAL_1 :
	       MUX_portalTop_lMemServer_reader_readers_0_clientData_memory_b_put_2__VAL_2 ;
  assign portalTop_lMemServer_reader_readers_0_clientData_memory_DIA =
	     { portalTop_lMemServer_reader_readers_0_serverData_D_OUT[70:7],
	       portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_outData_outData_wget[23:18],
	       portalTop_lMemServer_reader_readers_0_clientBurstLen_D_OUT_1[10] } ;
  assign portalTop_lMemServer_reader_readers_0_clientData_memory_DIB =
	     MUX_portalTop_lMemServer_reader_readers_0_clientData_memory_b_put_1__SEL_1 ?
	       71'h2AAAAAAAAAAAAAAAAA /* unspecified value */  :
	       71'h2AAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign portalTop_lMemServer_reader_readers_0_clientData_memory_WEA = 1'd1 ;
  assign portalTop_lMemServer_reader_readers_0_clientData_memory_WEB = 1'd0 ;
  assign portalTop_lMemServer_reader_readers_0_clientData_memory_ENA =
	     WILL_FIRE_RL_portalTop_lMemServer_reader_readers_0_read_data ;
  assign portalTop_lMemServer_reader_readers_0_clientData_memory_ENB =
	     WILL_FIRE_RL_portalTop_lMemServer_reader_readers_0_complete_burst1a &&
	     SEL_ARR_NOT_portalTop_lMemServer_reader_reader_ETC___d443 ||
	     WILL_FIRE_RL_portalTop_lMemServer_reader_readers_0_burst_remainder &&
	     SEL_ARR_NOT_portalTop_lMemServer_reader_reader_ETC___d463 ;

  // submodule portalTop_lMemServer_reader_readers_0_clientData_serverAdapterA_outDataCore
  assign portalTop_lMemServer_reader_readers_0_clientData_serverAdapterA_outDataCore_D_IN =
	     portalTop_lMemServer_reader_readers_0_clientData_memory_DOA ;
  assign portalTop_lMemServer_reader_readers_0_clientData_serverAdapterA_outDataCore_ENQ =
	     portalTop_lMemServer_reader_readers_0_clientData_serverAdapterA_outDataCore_FULL_N &&
	     portalTop_lMemServer_reader_readers_0_clientData_serverAdapterA_outData_enqData_whas ;
  assign portalTop_lMemServer_reader_readers_0_clientData_serverAdapterA_outDataCore_DEQ =
	     1'b0 ;
  assign portalTop_lMemServer_reader_readers_0_clientData_serverAdapterA_outDataCore_CLR =
	     1'b0 ;

  // submodule portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_outDataCore
  assign portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_outDataCore_D_IN =
	     portalTop_lMemServer_reader_readers_0_clientData_memory_DOB ;
  assign portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_outDataCore_ENQ =
	     WILL_FIRE_RL_portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_outData_enqAndDeq ||
	     portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_outDataCore_FULL_N &&
	     !portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_outData_deqCalled_whas &&
	     portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_outData_enqData_whas ;
  assign portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_outDataCore_DEQ =
	     WILL_FIRE_RL_portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_outData_enqAndDeq ||
	     portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_outDataCore_EMPTY_N &&
	     portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_outData_deqCalled_whas &&
	     !portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_outData_enqData_whas ;
  assign portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_outDataCore_CLR =
	     1'b0 ;

  // submodule portalTop_lMemServer_reader_readers_0_clientRequest
  assign portalTop_lMemServer_reader_readers_0_clientRequest_D_IN =
	     MUX_portalTop_lMMU_mmu_addr_0_request_put_1__SEL_1 ?
	       MUX_portalTop_lMemServer_reader_readers_0_clientRequest_enq_1__VAL_1 :
	       MUX_portalTop_lMemServer_reader_readers_0_clientRequest_enq_1__VAL_2 ;
  assign portalTop_lMemServer_reader_readers_0_clientRequest_ENQ =
	     WILL_FIRE_RL_portalTop_lMemServer_0_mr_request &&
	     tile_0_readers_0_readReq_get[87:72] == 16'd0 &&
	     tile_0_readers_0_readReq_get_026_BITS_71_TO_56_ETC___d1028 &&
	     SEL_ARR_NOT_portalTop_lMemServer_reader_reader_ETC___d1048 ||
	     WILL_FIRE_RL_portalTop_lMemServer_1_mr_request &&
	     tile_0_readers_1_readReq_get[87:72] == 16'd0 &&
	     tile_0_readers_1_readReq_get_072_BITS_71_TO_56_ETC___d1074 &&
	     SEL_ARR_NOT_portalTop_lMemServer_reader_reader_ETC___d1085 ;
  assign portalTop_lMemServer_reader_readers_0_clientRequest_DEQ =
	     WILL_FIRE_RL_portalTop_lMemServer_reader_readers_0_checkMmuResp ;
  assign portalTop_lMemServer_reader_readers_0_clientRequest_CLR = 1'b0 ;

  // submodule portalTop_lMemServer_reader_readers_0_clientSelect
  assign portalTop_lMemServer_reader_readers_0_clientSelect_D_IN =
	     MUX_portalTop_lMemServer_reader_readers_0_clientData_memory_b_put_1__SEL_1 ?
	       MUX_portalTop_lMemServer_reader_readers_0_clientSelect_enq_1__VAL_1 :
	       MUX_portalTop_lMemServer_reader_readers_0_clientSelect_enq_1__VAL_2 ;
  assign portalTop_lMemServer_reader_readers_0_clientSelect_ENQ =
	     WILL_FIRE_RL_portalTop_lMemServer_reader_readers_0_complete_burst1a &&
	     SEL_ARR_NOT_portalTop_lMemServer_reader_reader_ETC___d443 ||
	     WILL_FIRE_RL_portalTop_lMemServer_reader_readers_0_burst_remainder &&
	     SEL_ARR_NOT_portalTop_lMemServer_reader_reader_ETC___d463 ;
  assign portalTop_lMemServer_reader_readers_0_clientSelect_DEQ =
	     portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_outData_deqCalled_whas ;
  assign portalTop_lMemServer_reader_readers_0_clientSelect_CLR = 1'b0 ;

  // submodule portalTop_lMemServer_reader_readers_0_dmaErrorFifo
  assign portalTop_lMemServer_reader_readers_0_dmaErrorFifo_D_IN =
	     MUX_portalTop_lMemServer_reader_readers_0_dmaErrorFifo_enq_1__SEL_1 ?
	       MUX_portalTop_lMemServer_reader_readers_0_dmaErrorFifo_enq_1__VAL_1 :
	       MUX_portalTop_lMemServer_reader_readers_0_dmaErrorFifo_enq_1__VAL_2 ;
  assign portalTop_lMemServer_reader_readers_0_dmaErrorFifo_ENQ =
	     WILL_FIRE_RL_portalTop_lMemServer_0_mr_request &&
	     (!tile_0_readers_0_readReq_get_026_BITS_71_TO_56_ETC___d1028 ||
	      tile_0_readers_0_readReq_get[87:72] != 16'd0) ||
	     WILL_FIRE_RL_portalTop_lMemServer_1_mr_request &&
	     (!tile_0_readers_1_readReq_get_072_BITS_71_TO_56_ETC___d1074 ||
	      tile_0_readers_1_readReq_get[87:72] != 16'd0) ;
  assign portalTop_lMemServer_reader_readers_0_dmaErrorFifo_DEQ =
	     WILL_FIRE_RL_portalTop_lMemServer_reader_readers_0_dmaError ;
  assign portalTop_lMemServer_reader_readers_0_dmaErrorFifo_CLR = 1'b0 ;

  // submodule portalTop_lMemServer_reader_readers_0_serverData
  assign portalTop_lMemServer_reader_readers_0_serverData_D_IN =
	     host_pcieHostTop_pciehost_slave_0_read_server_readData_get ;
  assign portalTop_lMemServer_reader_readers_0_serverData_ENQ =
	     WILL_FIRE_RL_portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_stageReadResponseAlways ;
  assign portalTop_lMemServer_reader_readers_0_serverData_DEQ =
	     WILL_FIRE_RL_portalTop_lMemServer_reader_readers_0_read_data ;
  assign portalTop_lMemServer_reader_readers_0_serverData_CLR = 1'b0 ;

  // submodule portalTop_lMemServer_reader_readers_0_serverProcessing_memory
  assign portalTop_lMemServer_reader_readers_0_serverProcessing_memory_ADDRA =
	     host_pcieHostTop_pciehost_slave_0_read_server_readData_get[4:1] ;
  assign portalTop_lMemServer_reader_readers_0_serverProcessing_memory_ADDRB =
	     WILL_FIRE_RL_portalTop_lMemServer_reader_readers_0_tag_completed ?
	       portalTop_lMemServer_reader_readers_0_tag_gen_comp_fifo_D_OUT :
	       portalTop_lMemServer_reader_readers_0_serverRequest_D_OUT[4:1] ;
  assign portalTop_lMemServer_reader_readers_0_serverProcessing_memory_DIA =
	     24'b101010101010101010101010 /* unspecified value */  ;
  assign portalTop_lMemServer_reader_readers_0_serverProcessing_memory_DIB =
	     WILL_FIRE_RL_portalTop_lMemServer_reader_readers_0_tag_completed ?
	       24'b101010101010101010101010 /* unspecified value */  :
	       MUX_portalTop_lMemServer_reader_readers_0_serverProcessing_memory_b_put_3__VAL_2 ;
  assign portalTop_lMemServer_reader_readers_0_serverProcessing_memory_WEA =
	     1'd0 ;
  assign portalTop_lMemServer_reader_readers_0_serverProcessing_memory_WEB =
	     !WILL_FIRE_RL_portalTop_lMemServer_reader_readers_0_tag_completed ;
  assign portalTop_lMemServer_reader_readers_0_serverProcessing_memory_ENA =
	     WILL_FIRE_RL_portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_stageReadResponseAlways ;
  assign portalTop_lMemServer_reader_readers_0_serverProcessing_memory_ENB =
	     portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_writeWithResp_whas ;

  // submodule portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_outDataCore
  assign portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_outDataCore_D_IN =
	     portalTop_lMemServer_reader_readers_0_serverProcessing_memory_DOA ;
  assign portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_outDataCore_ENQ =
	     WILL_FIRE_RL_portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_outData_enqAndDeq ||
	     portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_outDataCore_FULL_N &&
	     !WILL_FIRE_RL_portalTop_lMemServer_reader_readers_0_read_data &&
	     portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_outData_enqData_whas ;
  assign portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_outDataCore_DEQ =
	     WILL_FIRE_RL_portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_outData_enqAndDeq ||
	     portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_outDataCore_EMPTY_N &&
	     WILL_FIRE_RL_portalTop_lMemServer_reader_readers_0_read_data &&
	     !portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_outData_enqData_whas ;
  assign portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_outDataCore_CLR =
	     1'b0 ;

  // submodule portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_outDataCore
  assign portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_outDataCore_D_IN =
	     portalTop_lMemServer_reader_readers_0_serverProcessing_memory_DOB ;
  assign portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_outDataCore_ENQ =
	     WILL_FIRE_RL_portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_outData_enqAndDeq ||
	     portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_outDataCore_FULL_N &&
	     !WILL_FIRE_RL_portalTop_lMemServer_reader_readers_0_complete_burst1a &&
	     portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_outData_enqData_whas ;
  assign portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_outDataCore_DEQ =
	     WILL_FIRE_RL_portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_outData_enqAndDeq ||
	     portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_outDataCore_EMPTY_N &&
	     WILL_FIRE_RL_portalTop_lMemServer_reader_readers_0_complete_burst1a &&
	     !portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_outData_enqData_whas ;
  assign portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_outDataCore_CLR =
	     1'b0 ;

  // submodule portalTop_lMemServer_reader_readers_0_serverRequest
  assign portalTop_lMemServer_reader_readers_0_serverRequest_D_IN =
	     { portalTop_lMemServer_reader_readers_0_clientRequest_D_OUT[88:1],
	       physAddr__h14589,
	       x_rename_tag__h14713,
	       portalTop_lMemServer_reader_readers_0_clientRequest_D_OUT[0] } ;
  assign portalTop_lMemServer_reader_readers_0_serverRequest_ENQ =
	     WILL_FIRE_RL_portalTop_lMemServer_reader_readers_0_checkMmuResp ;
  assign portalTop_lMemServer_reader_readers_0_serverRequest_DEQ =
	     WILL_FIRE_RL_mkConnectionGetPut ;
  assign portalTop_lMemServer_reader_readers_0_serverRequest_CLR = 1'b0 ;

  // submodule portalTop_lMemServer_reader_readers_0_serverTag
  assign portalTop_lMemServer_reader_readers_0_serverTag_D_IN =
	     portalTop_lMemServer_reader_readers_0_tag_gen_comp_fifo_D_OUT ;
  assign portalTop_lMemServer_reader_readers_0_serverTag_ENQ =
	     WILL_FIRE_RL_portalTop_lMemServer_reader_readers_0_tag_completed ;
  assign portalTop_lMemServer_reader_readers_0_serverTag_DEQ =
	     WILL_FIRE_RL_portalTop_lMemServer_reader_readers_0_complete_burst1a ;
  assign portalTop_lMemServer_reader_readers_0_serverTag_CLR = 1'b0 ;

  // submodule portalTop_lMemServer_reader_readers_0_tag_gen_comp_fifo
  assign portalTop_lMemServer_reader_readers_0_tag_gen_comp_fifo_D_IN =
	     portalTop_lMemServer_reader_readers_0_tag_gen_tail_ptr ;
  assign portalTop_lMemServer_reader_readers_0_tag_gen_comp_fifo_ENQ =
	     MUX_portalTop_lMemServer_reader_readers_0_tag_gen_comp_state_write_1__SEL_1 ;
  assign portalTop_lMemServer_reader_readers_0_tag_gen_comp_fifo_DEQ =
	     WILL_FIRE_RL_portalTop_lMemServer_reader_readers_0_tag_completed ;
  assign portalTop_lMemServer_reader_readers_0_tag_gen_comp_fifo_CLR = 1'b0 ;

  // submodule portalTop_lMemServer_reader_readers_0_tag_gen_retFifo
  assign portalTop_lMemServer_reader_readers_0_tag_gen_retFifo_D_IN =
	     portalTop_lMemServer_reader_readers_0_serverData_D_OUT[4:1] ;
  assign portalTop_lMemServer_reader_readers_0_tag_gen_retFifo_ENQ =
	     WILL_FIRE_RL_portalTop_lMemServer_reader_readers_0_read_data &&
	     portalTop_lMemServer_reader_readers_0_clientBurstLen_D_OUT_1[10] ;
  assign portalTop_lMemServer_reader_readers_0_tag_gen_retFifo_DEQ =
	     portalTop_lMemServer_reader_readers_0_tag_gen_retFifo_EMPTY_N ;
  assign portalTop_lMemServer_reader_readers_0_tag_gen_retFifo_CLR = 1'b0 ;

  // submodule portalTop_lMemServer_reader_readers_0_tag_gen_tagFifo
  assign portalTop_lMemServer_reader_readers_0_tag_gen_tagFifo_D_IN =
	     portalTop_lMemServer_reader_readers_0_tag_gen_head_ptr ;
  assign portalTop_lMemServer_reader_readers_0_tag_gen_tagFifo_ENQ =
	     portalTop_lMemServer_reader_readers_0_tag_gen_counter_dec_wire_whas ;
  assign portalTop_lMemServer_reader_readers_0_tag_gen_tagFifo_DEQ =
	     WILL_FIRE_RL_portalTop_lMemServer_reader_readers_0_checkMmuResp ;
  assign portalTop_lMemServer_reader_readers_0_tag_gen_tagFifo_CLR = 1'b0 ;

  // submodule portalTop_lMemServer_writer_addrReqFifo
  assign portalTop_lMemServer_writer_addrReqFifo_D_IN =
	     portalTop_lMemServerRequestWrapper_dut_pipes_addrTrans_PipeOut_first[63:32] ;
  assign portalTop_lMemServer_writer_addrReqFifo_ENQ =
	     WILL_FIRE_RL_portalTop_lMemServerRequestWrapper_handle_addrTrans_request ;
  assign portalTop_lMemServer_writer_addrReqFifo_DEQ =
	     WILL_FIRE_RL_portalTop_lMemServer_writer_mmuEntry ;
  assign portalTop_lMemServer_writer_addrReqFifo_CLR = 1'b0 ;

  // submodule portalTop_lMemServer_writer_mmu_servers_0_tokFifo
  assign portalTop_lMemServer_writer_mmu_servers_0_tokFifo_D_IN = 1'd0 ;
  assign portalTop_lMemServer_writer_mmu_servers_0_tokFifo_ENQ =
	     WILL_FIRE_RL_portalTop_lMemServer_1_0_mw_request &&
	     tile_0_writers_0_writeReq_get[87:72] == 16'd0 &&
	     tile_0_writers_0_writeReq_get_107_BITS_71_TO_5_ETC___d1109 &&
	     SEL_ARR_NOT_portalTop_lMemServer_writer_writer_ETC___d1129 ||
	     WILL_FIRE_RL_portalTop_lMemServer_1_1_mw_request &&
	     tile_0_writers_1_writeReq_get[87:72] == 16'd0 &&
	     tile_0_writers_1_writeReq_get_155_BITS_71_TO_5_ETC___d1157 &&
	     SEL_ARR_NOT_portalTop_lMemServer_writer_writer_ETC___d1168 ;
  assign portalTop_lMemServer_writer_mmu_servers_0_tokFifo_DEQ =
	     WILL_FIRE_RL_portalTop_lMemServer_writer_writers_0_checkMmuResp &&
	     portalTop_lMemServer_writer_writers_0_clientRequest_D_OUT[88:73] ==
	     16'd0 ;
  assign portalTop_lMemServer_writer_mmu_servers_0_tokFifo_CLR = 1'b0 ;

  // submodule portalTop_lMemServer_writer_writers_0_clientRequest
  assign portalTop_lMemServer_writer_writers_0_clientRequest_D_IN =
	     MUX_portalTop_lMMU_mmu_addr_1_request_put_1__SEL_2 ?
	       MUX_portalTop_lMemServer_writer_writers_0_clientRequest_enq_1__VAL_1 :
	       MUX_portalTop_lMemServer_writer_writers_0_clientRequest_enq_1__VAL_2 ;
  assign portalTop_lMemServer_writer_writers_0_clientRequest_ENQ =
	     WILL_FIRE_RL_portalTop_lMemServer_1_0_mw_request &&
	     tile_0_writers_0_writeReq_get[87:72] == 16'd0 &&
	     tile_0_writers_0_writeReq_get_107_BITS_71_TO_5_ETC___d1109 &&
	     SEL_ARR_NOT_portalTop_lMemServer_writer_writer_ETC___d1129 ||
	     WILL_FIRE_RL_portalTop_lMemServer_1_1_mw_request &&
	     tile_0_writers_1_writeReq_get[87:72] == 16'd0 &&
	     tile_0_writers_1_writeReq_get_155_BITS_71_TO_5_ETC___d1157 &&
	     SEL_ARR_NOT_portalTop_lMemServer_writer_writer_ETC___d1168 ;
  assign portalTop_lMemServer_writer_writers_0_clientRequest_DEQ =
	     WILL_FIRE_RL_portalTop_lMemServer_writer_writers_0_checkMmuResp ;
  assign portalTop_lMemServer_writer_writers_0_clientRequest_CLR = 1'b0 ;

  // submodule portalTop_lMemServer_writer_writers_0_clientResponse
  assign portalTop_lMemServer_writer_writers_0_clientResponse_D_IN =
	     portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterB_outData_outData_wget ;
  assign portalTop_lMemServer_writer_writers_0_clientResponse_ENQ =
	     portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterB_outData_deqCalled_whas ;
  assign portalTop_lMemServer_writer_writers_0_clientResponse_DEQ =
	     portalTop_lMemServer_writer_writers_0_clientResponse_D_OUT[0] &&
	     tile_0_RDY_writers_1_writeDone_put &&
	     portalTop_lMemServer_writer_writers_0_clientResponse_EMPTY_N ||
	     !portalTop_lMemServer_writer_writers_0_clientResponse_D_OUT[0] &&
	     tile_0_RDY_writers_0_writeDone_put &&
	     portalTop_lMemServer_writer_writers_0_clientResponse_EMPTY_N ;
  assign portalTop_lMemServer_writer_writers_0_clientResponse_CLR = 1'b0 ;

  // submodule portalTop_lMemServer_writer_writers_0_clientWriteData_0
  assign portalTop_lMemServer_writer_writers_0_clientWriteData_0_D_IN =
	     { tile_0_writers_0_writeData_get[70:7],
	       1'd0,
	       tile_0_writers_0_writeData_get[5:0] } ;
  assign portalTop_lMemServer_writer_writers_0_clientWriteData_0_ENQ =
	     tile_0_RDY_writers_0_writeData_get &&
	     portalTop_lMemServer_writer_writers_0_clientWriteData_0_FULL_N ;
  assign portalTop_lMemServer_writer_writers_0_clientWriteData_0_DEQ =
	     WILL_FIRE_RL_portalTop_lMemServer_writer_writers_0_memdata &&
	     portalTop_lMemServer_writer_writers_0_serverProcessing_D_OUT[1] ==
	     1'd0 &&
	     SEL_ARR_NOT_portalTop_lMemServer_writer_writer_ETC___d828 ;
  assign portalTop_lMemServer_writer_writers_0_clientWriteData_0_CLR = 1'b0 ;

  // submodule portalTop_lMemServer_writer_writers_0_clientWriteData_1
  assign portalTop_lMemServer_writer_writers_0_clientWriteData_1_D_IN =
	     { tile_0_writers_1_writeData_get[70:7],
	       1'd0,
	       tile_0_writers_1_writeData_get[5:0] } ;
  assign portalTop_lMemServer_writer_writers_0_clientWriteData_1_ENQ =
	     tile_0_RDY_writers_1_writeData_get &&
	     portalTop_lMemServer_writer_writers_0_clientWriteData_1_FULL_N ;
  assign portalTop_lMemServer_writer_writers_0_clientWriteData_1_DEQ =
	     WILL_FIRE_RL_portalTop_lMemServer_writer_writers_0_memdata &&
	     portalTop_lMemServer_writer_writers_0_serverProcessing_D_OUT[1] ==
	     1'd1 &&
	     SEL_ARR_NOT_portalTop_lMemServer_writer_writer_ETC___d828 ;
  assign portalTop_lMemServer_writer_writers_0_clientWriteData_1_CLR = 1'b0 ;

  // submodule portalTop_lMemServer_writer_writers_0_dmaErrorFifo
  assign portalTop_lMemServer_writer_writers_0_dmaErrorFifo_D_IN =
	     MUX_portalTop_lMemServer_writer_writers_0_dmaErrorFifo_enq_1__SEL_1 ?
	       MUX_portalTop_lMemServer_writer_writers_0_dmaErrorFifo_enq_1__VAL_1 :
	       MUX_portalTop_lMemServer_writer_writers_0_dmaErrorFifo_enq_1__VAL_2 ;
  assign portalTop_lMemServer_writer_writers_0_dmaErrorFifo_ENQ =
	     WILL_FIRE_RL_portalTop_lMemServer_1_0_mw_request &&
	     (!tile_0_writers_0_writeReq_get_107_BITS_71_TO_5_ETC___d1109 ||
	      tile_0_writers_0_writeReq_get[87:72] != 16'd0) ||
	     WILL_FIRE_RL_portalTop_lMemServer_1_1_mw_request &&
	     (!tile_0_writers_1_writeReq_get_155_BITS_71_TO_5_ETC___d1157 ||
	      tile_0_writers_1_writeReq_get[87:72] != 16'd0) ;
  assign portalTop_lMemServer_writer_writers_0_dmaErrorFifo_DEQ =
	     MUX_portalTop_lMemServerIndicationProxy_rv_ifc_error_1__SEL_2 ;
  assign portalTop_lMemServer_writer_writers_0_dmaErrorFifo_CLR = 1'b0 ;

  // submodule portalTop_lMemServer_writer_writers_0_memDataFifo
  assign portalTop_lMemServer_writer_writers_0_memDataFifo_D_IN =
	     { x_data__h52580,
	       portalTop_lMemServer_writer_writers_0_serverProcessing_D_OUT[7:2],
	       IF_portalTop_lMemServer_writer_writers_0_first_ETC___d860 } ;
  assign portalTop_lMemServer_writer_writers_0_memDataFifo_ENQ =
	     WILL_FIRE_RL_portalTop_lMemServer_writer_writers_0_memdata ;
  assign portalTop_lMemServer_writer_writers_0_memDataFifo_DEQ =
	     host_pcieHostTop_pciehost_RDY_slave_0_write_server_writeData_put &&
	     portalTop_lMemServer_writer_writers_0_memDataFifo_EMPTY_N ;
  assign portalTop_lMemServer_writer_writers_0_memDataFifo_CLR = 1'b0 ;

  // submodule portalTop_lMemServer_writer_writers_0_respFifos_memory
  assign portalTop_lMemServer_writer_writers_0_respFifos_memory_ADDRA =
	     portalTop_lMemServer_writer_writers_0_serverProcessing_D_OUT[5:2] ;
  assign portalTop_lMemServer_writer_writers_0_respFifos_memory_ADDRB =
	     portalTop_lMemServer_writer_writers_0_tag_gen_comp_fifo_D_OUT ;
  assign portalTop_lMemServer_writer_writers_0_respFifos_memory_DIA =
	     { portalTop_lMemServer_writer_writers_0_serverProcessing_D_OUT[23:18],
	       portalTop_lMemServer_writer_writers_0_serverProcessing_D_OUT[1] } ;
  assign portalTop_lMemServer_writer_writers_0_respFifos_memory_DIB =
	     7'b0101010 /* unspecified value */  ;
  assign portalTop_lMemServer_writer_writers_0_respFifos_memory_WEA = 1'd1 ;
  assign portalTop_lMemServer_writer_writers_0_respFifos_memory_WEB = 1'd0 ;
  assign portalTop_lMemServer_writer_writers_0_respFifos_memory_ENA =
	     portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterA_writeWithResp_whas ;
  assign portalTop_lMemServer_writer_writers_0_respFifos_memory_ENB =
	     WILL_FIRE_RL_portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterB_stageReadResponseAlways ;

  // submodule portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterA_outDataCore
  assign portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterA_outDataCore_D_IN =
	     portalTop_lMemServer_writer_writers_0_respFifos_memory_DOA ;
  assign portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterA_outDataCore_ENQ =
	     portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterA_outDataCore_FULL_N &&
	     portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterA_outData_enqData_whas ;
  assign portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterA_outDataCore_DEQ =
	     1'b0 ;
  assign portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterA_outDataCore_CLR =
	     1'b0 ;

  // submodule portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterB_outDataCore
  assign portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterB_outDataCore_D_IN =
	     portalTop_lMemServer_writer_writers_0_respFifos_memory_DOB ;
  assign portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterB_outDataCore_ENQ =
	     WILL_FIRE_RL_portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterB_outData_enqAndDeq ||
	     portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterB_outDataCore_FULL_N &&
	     !portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterB_outData_deqCalled_whas &&
	     portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterB_outData_enqData_whas ;
  assign portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterB_outDataCore_DEQ =
	     WILL_FIRE_RL_portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterB_outData_enqAndDeq ||
	     portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterB_outDataCore_EMPTY_N &&
	     portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterB_outData_deqCalled_whas &&
	     !portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterB_outData_enqData_whas ;
  assign portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterB_outDataCore_CLR =
	     1'b0 ;

  // submodule portalTop_lMemServer_writer_writers_0_serverProcessing
  assign portalTop_lMemServer_writer_writers_0_serverProcessing_D_IN =
	     { portalTop_lMemServer_writer_writers_0_serverRequest_D_OUT[52:47],
	       portalTop_lMemServer_writer_writers_0_serverRequest_D_OUT[62:53],
	       portalTop_lMemServer_writer_writers_0_serverRequest_D_OUT[6:0],
	       portalTop_lMemServer_writer_writers_0_serverRequest_D_OUT[62:53] ==
	       10'd8 } ;
  assign portalTop_lMemServer_writer_writers_0_serverProcessing_ENQ =
	     host_pcieHostTop_pciehost_RDY_slave_0_write_server_writeReq_put &&
	     portalTop_lMemServer_writer_writers_0_serverRequest_EMPTY_N &&
	     portalTop_lMemServer_writer_writers_0_serverProcessing_FULL_N ;
  assign portalTop_lMemServer_writer_writers_0_serverProcessing_DEQ =
	     WILL_FIRE_RL_portalTop_lMemServer_writer_writers_0_memdata &&
	     IF_portalTop_lMemServer_writer_writers_0_first_ETC___d860 ;
  assign portalTop_lMemServer_writer_writers_0_serverProcessing_CLR = 1'b0 ;

  // submodule portalTop_lMemServer_writer_writers_0_serverRequest
  assign portalTop_lMemServer_writer_writers_0_serverRequest_D_IN =
	     { portalTop_lMemServer_writer_writers_0_clientRequest_D_OUT[88:1],
	       physAddr__h51279,
	       x_rename_tag__h51349,
	       portalTop_lMemServer_writer_writers_0_clientRequest_D_OUT[0] } ;
  assign portalTop_lMemServer_writer_writers_0_serverRequest_ENQ =
	     WILL_FIRE_RL_portalTop_lMemServer_writer_writers_0_checkMmuResp ;
  assign portalTop_lMemServer_writer_writers_0_serverRequest_DEQ =
	     host_pcieHostTop_pciehost_RDY_slave_0_write_server_writeReq_put &&
	     portalTop_lMemServer_writer_writers_0_serverRequest_EMPTY_N &&
	     portalTop_lMemServer_writer_writers_0_serverProcessing_FULL_N ;
  assign portalTop_lMemServer_writer_writers_0_serverRequest_CLR = 1'b0 ;

  // submodule portalTop_lMemServer_writer_writers_0_tag_gen_comp_fifo
  assign portalTop_lMemServer_writer_writers_0_tag_gen_comp_fifo_D_IN =
	     portalTop_lMemServer_writer_writers_0_tag_gen_tail_ptr ;
  assign portalTop_lMemServer_writer_writers_0_tag_gen_comp_fifo_ENQ =
	     MUX_portalTop_lMemServer_writer_writers_0_tag_gen_comp_state_write_1__SEL_1 ;
  assign portalTop_lMemServer_writer_writers_0_tag_gen_comp_fifo_DEQ =
	     WILL_FIRE_RL_portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterB_stageReadResponseAlways ;
  assign portalTop_lMemServer_writer_writers_0_tag_gen_comp_fifo_CLR = 1'b0 ;

  // submodule portalTop_lMemServer_writer_writers_0_tag_gen_retFifo
  assign portalTop_lMemServer_writer_writers_0_tag_gen_retFifo_D_IN =
	     host_pcieHostTop_pciehost_slave_0_write_server_writeDone_get[3:0] ;
  assign portalTop_lMemServer_writer_writers_0_tag_gen_retFifo_ENQ =
	     host_pcieHostTop_pciehost_RDY_slave_0_write_server_writeDone_get &&
	     portalTop_lMemServer_writer_writers_0_tag_gen_inited &&
	     portalTop_lMemServer_writer_writers_0_tag_gen_retFifo_FULL_N ;
  assign portalTop_lMemServer_writer_writers_0_tag_gen_retFifo_DEQ =
	     portalTop_lMemServer_writer_writers_0_tag_gen_retFifo_EMPTY_N ;
  assign portalTop_lMemServer_writer_writers_0_tag_gen_retFifo_CLR = 1'b0 ;

  // submodule portalTop_lMemServer_writer_writers_0_tag_gen_tagFifo
  assign portalTop_lMemServer_writer_writers_0_tag_gen_tagFifo_D_IN =
	     portalTop_lMemServer_writer_writers_0_tag_gen_head_ptr ;
  assign portalTop_lMemServer_writer_writers_0_tag_gen_tagFifo_ENQ =
	     portalTop_lMemServer_writer_writers_0_tag_gen_counter_dec_wire_whas ;
  assign portalTop_lMemServer_writer_writers_0_tag_gen_tagFifo_DEQ =
	     WILL_FIRE_RL_portalTop_lMemServer_writer_writers_0_checkMmuResp ;
  assign portalTop_lMemServer_writer_writers_0_tag_gen_tagFifo_CLR = 1'b0 ;

  // submodule tile_0
  assign tile_0_readers_0_readData_put =
	     { portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_outData_outData_wget[70:7],
	       1'd0,
	       portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_outData_outData_wget[5:0] } ;
  assign tile_0_readers_1_readData_put =
	     { portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_outData_outData_wget[70:7],
	       1'd0,
	       portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_outData_outData_wget[5:0] } ;
  assign tile_0_slave_read_server_readReq_put =
	     portalTop_ctrl_mux_req_ars_D_OUT ;
  assign tile_0_slave_write_server_writeData_put =
	     portalTop_ctrl_mux_writeDataPipes_1_fifo_D_OUT ;
  assign tile_0_slave_write_server_writeReq_put =
	     portalTop_ctrl_mux_req_aws_D_OUT ;
  assign tile_0_writers_0_writeDone_put =
	     { 1'd0,
	       portalTop_lMemServer_writer_writers_0_clientResponse_D_OUT[5:1] } ;
  assign tile_0_writers_1_writeDone_put =
	     { 1'd0,
	       portalTop_lMemServer_writer_writers_0_clientResponse_D_OUT[5:1] } ;
  assign tile_0_EN_slave_read_server_readReq_put =
	     WILL_FIRE_RL_portalTop_ctrl_mux_req_ar &&
	     portalTop_ctrl_mux_rs_D_OUT == 1'd1 ;
  assign tile_0_EN_slave_read_server_readData_get =
	     tile_0_RDY_slave_read_server_readData_get &&
	     portalTop_ctrl_mux_readDataPipes_1_fifo_FULL_N ;
  assign tile_0_EN_slave_write_server_writeReq_put =
	     WILL_FIRE_RL_portalTop_ctrl_mux_req_aw &&
	     portalTop_ctrl_mux_ws_D_OUT == 1'd1 ;
  assign tile_0_EN_slave_write_server_writeData_put =
	     tile_0_RDY_slave_write_server_writeData_put &&
	     portalTop_ctrl_mux_writeDataPipes_1_fifo_EMPTY_N ;
  assign tile_0_EN_slave_write_server_writeDone_get =
	     WILL_FIRE_RL_portalTop_ctrl_mux_write_done_rule &&
	     portalTop_ctrl_mux_ws_D_OUT == 1'd1 ;
  assign tile_0_EN_readers_0_readReq_get =
	     WILL_FIRE_RL_portalTop_lMemServer_0_mr_request ;
  assign tile_0_EN_readers_0_readData_put =
	     WILL_FIRE_RL_portalTop_lMemServer_0_mr_response ;
  assign tile_0_EN_readers_1_readReq_get =
	     WILL_FIRE_RL_portalTop_lMemServer_1_mr_request ;
  assign tile_0_EN_readers_1_readData_put =
	     WILL_FIRE_RL_portalTop_lMemServer_1_mr_response ;
  assign tile_0_EN_writers_0_writeReq_get =
	     WILL_FIRE_RL_portalTop_lMemServer_1_0_mw_request ;
  assign tile_0_EN_writers_0_writeData_get =
	     tile_0_RDY_writers_0_writeData_get &&
	     portalTop_lMemServer_writer_writers_0_clientWriteData_0_FULL_N ;
  assign tile_0_EN_writers_0_writeDone_put =
	     !portalTop_lMemServer_writer_writers_0_clientResponse_D_OUT[0] &&
	     tile_0_RDY_writers_0_writeDone_put &&
	     portalTop_lMemServer_writer_writers_0_clientResponse_EMPTY_N ;
  assign tile_0_EN_writers_1_writeReq_get =
	     WILL_FIRE_RL_portalTop_lMemServer_1_1_mw_request ;
  assign tile_0_EN_writers_1_writeData_get =
	     tile_0_RDY_writers_1_writeData_get &&
	     portalTop_lMemServer_writer_writers_0_clientWriteData_1_FULL_N ;
  assign tile_0_EN_writers_1_writeDone_put =
	     portalTop_lMemServer_writer_writers_0_clientResponse_D_OUT[0] &&
	     tile_0_RDY_writers_1_writeDone_put &&
	     portalTop_lMemServer_writer_writers_0_clientResponse_EMPTY_N ;

  // remaining internal signals
  assign IF_NOT_portalTop_framework_ctrl_mux_rv_readDat_ETC___d1338 =
	     (!portalTop_framework_ctrl_mux_rv_readDataPipes_0_fifo_EMPTY_N &&
	      portalTop_framework_ctrl_mux_rv_readDataPipes_1_fifo_EMPTY_N) ?
	       portalTop_framework_ctrl_mux_rv_readDataPipes_1_fifo_D_OUT :
	       portalTop_framework_ctrl_mux_rv_readDataPipes_0_fifo_D_OUT ;
  assign IF_portalTop_framework_ctrl_mux_rv_readDataPip_ETC___d1339 =
	     (!portalTop_framework_ctrl_mux_rv_readDataPipes_1_fifo_EMPTY_N &&
	      !portalTop_framework_ctrl_mux_rv_readDataPipes_0_fifo_EMPTY_N &&
	      portalTop_framework_ctrl_mux_rv_readDataPipes_2_fifo_EMPTY_N) ?
	       portalTop_framework_ctrl_mux_rv_readDataPipes_2_fifo_D_OUT :
	       IF_NOT_portalTop_framework_ctrl_mux_rv_readDat_ETC___d1338 ;
  assign IF_portalTop_lMemServerRequestWrapper_dut_pipe_ETC___d1267 =
	     portalTop_lMemServerRequestWrapper_dut_pipes_stateDbg_PipeOut_first ?
	       portalTop_lMemServer_writer_dbgFSM_abort_whas__ETC___d952 &&
	       !portalTop_lMemServer_writer_dbgFSM_start_reg :
	       portalTop_lMemServer_reader_dbgFSM_abort_whas__ETC___d550 &&
	       !portalTop_lMemServer_reader_dbgFSM_start_reg ;
  assign IF_portalTop_lMemServerRequestWrapper_dut_pipe_ETC___d1278 =
	     portalTop_lMemServerRequestWrapper_dut_pipes_memoryTraffic_PipeOut_first ?
	       portalTop_lMemServer_writer_trafficFSM_abort_w_ETC___d1014 &&
	       !portalTop_lMemServer_writer_trafficFSM_start_reg :
	       portalTop_lMemServer_reader_trafficFSM_abort_w_ETC___d614 &&
	       !portalTop_lMemServer_reader_trafficFSM_start_reg ;
  assign IF_portalTop_lMemServer_writer_writers_0_first_ETC___d860 =
	     portalTop_lMemServer_writer_writers_0_firstReg ?
	       portalTop_lMemServer_writer_writers_0_serverProcessing_D_OUT[0] :
	       portalTop_lMemServer_writer_writers_0_lastReg ;
  assign NOT_SEL_ARR_NOT_portalTop_lMemServer_writer_wr_ETC___d839 =
	     (!SEL_ARR_NOT_portalTop_lMemServer_writer_writer_ETC___d828 ||
	      CASE_portalTop_lMemServer_writer_writers_0_ser_ETC__q2) &&
	     (!portalTop_lMemServer_writer_writers_0_firstReg ||
	      (portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterA_cnt ^
	       3'h4) <
	      3'd7) ;
  assign NOT_portalTop_framework_ctrl_mux_rv_readDataPi_ETC___d1331 =
	     !portalTop_framework_ctrl_mux_rv_readDataPipes_2_fifo_EMPTY_N &&
	     !portalTop_framework_ctrl_mux_rv_readDataPipes_1_fifo_EMPTY_N &&
	     !portalTop_framework_ctrl_mux_rv_readDataPipes_0_fifo_EMPTY_N &&
	     portalTop_framework_ctrl_mux_rv_readDataPipes_3_fifo_EMPTY_N ;
  assign NOT_portalTop_lMMUIndicationProxy_rv_portalIfc_ETC___d1715 =
	     !portalTop_lMMUIndicationProxy_rv_portalIfc_interrupt__read &&
	     !portalTop_lMemServerIndicationProxy_rv_portalIfc_interrupt__read &&
	     !portalTop_lMMURequestWrapper_dut_portalIfc_interrupt__read &&
	     !portalTop_lMemServerRequestWrapper_dut_portalIfc_interrupt__read ||
	     interruptRequested_0 ;
  assign NOT_tile_0_interrupt_0__read__654_655_AND_NOT__ETC___d1676 =
	     !tile_0_interrupt_0__read && !tile_0_interrupt_1__read &&
	     !tile_0_interrupt_2__read &&
	     !tile_0_interrupt_3__read &&
	     !tile_0_interrupt_4__read &&
	     !tile_0_interrupt_5__read &&
	     !tile_0_interrupt_6__read &&
	     !tile_0_interrupt_7__read ;
  assign NOT_tile_0_interrupt_0__read__654_655_AND_NOT__ETC___d1716 =
	     (NOT_tile_0_interrupt_0__read__654_655_AND_NOT__ETC___d1676 &&
	      NOT_tile_0_interrupt_8__read__677_678_AND_NOT__ETC___d1699 ||
	      interruptRequested_1) &&
	     NOT_portalTop_lMMUIndicationProxy_rv_portalIfc_ETC___d1715 ;
  assign NOT_tile_0_interrupt_8__read__677_678_AND_NOT__ETC___d1699 =
	     !tile_0_interrupt_8__read && !tile_0_interrupt_9__read &&
	     !tile_0_interrupt_10__read &&
	     !tile_0_interrupt_11__read &&
	     !tile_0_interrupt_12__read &&
	     !tile_0_interrupt_13__read &&
	     !tile_0_interrupt_14__read &&
	     !tile_0_interrupt_15__read ;
  assign burstLen__h52409 =
	     portalTop_lMemServer_writer_writers_0_firstReg ?
	       y_avValue_snd__h52400 :
	       portalTop_lMemServer_writer_writers_0_burstReg ;
  assign cnt__h15503 =
	     { 3'd0,
	       portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_outData_outData_wget[17:11] } ;
  assign off__h85922 =
	     { 8'd0,
	       portalTop_lMemServerRequestWrapper_dut_pipes_addrTrans_PipeOut_first[31:0] } ;
  assign physAddr__h14589 =
	     (portalTop_lMemServer_reader_readers_0_clientRequest_D_OUT[88:73] ==
	      16'd0) ?
	       portalTop_lMMU_mmu_addr_0_response_get[39:0] :
	       40'hAAAAAAAAAA ;
  assign physAddr__h51279 =
	     (portalTop_lMemServer_writer_writers_0_clientRequest_D_OUT[88:73] ==
	      16'd0) ?
	       portalTop_lMMU_mmu_addr_1_response_get[39:0] :
	       40'hAAAAAAAAAA ;
  assign physAddr__h52914 =
	     (portalTop_lMemServer_writer_addrReqFifo_D_OUT[31:16] == 16'd0) ?
	       portalTop_lMMU_mmu_addr_1_response_get[39:0] :
	       40'hAAAAAAAAAA ;
  assign portalTop_ctrl_mux_rs_i_notEmpty__539_AND_CASE_ETC___d1546 =
	     portalTop_ctrl_mux_rs_EMPTY_N &&
	     CASE_portalTop_ctrl_mux_rsD_OUT_0_portalTop_f_ETC__q4 ;
  assign portalTop_ctrl_mux_ws_i_notEmpty__520_AND_CASE_ETC___d1527 =
	     portalTop_ctrl_mux_ws_EMPTY_N &&
	     CASE_portalTop_ctrl_mux_wsD_OUT_0_portalTop_f_ETC__q3 ;
  assign portalTop_framework_ctrl_mux_rv_readDataPipes__ETC___d1325 =
	     !portalTop_framework_ctrl_mux_rv_readDataPipes_3_fifo_EMPTY_N &&
	     !portalTop_framework_ctrl_mux_rv_readDataPipes_2_fifo_EMPTY_N &&
	     !portalTop_framework_ctrl_mux_rv_readDataPipes_1_fifo_EMPTY_N &&
	     !portalTop_framework_ctrl_mux_rv_readDataPipes_0_fifo_EMPTY_N ||
	     portalTop_framework_ctrl_mux_rv_read_data_funnel_buffs_0_0_FULL_N ;
  assign portalTop_lMMUIndicationProxy_rv_portalIfc_int_ETC___d1740 =
	     (portalTop_lMMUIndicationProxy_rv_portalIfc_interrupt__read ||
	      portalTop_lMemServerIndicationProxy_rv_portalIfc_interrupt__read ||
	      portalTop_lMMURequestWrapper_dut_portalIfc_interrupt__read ||
	      portalTop_lMemServerRequestWrapper_dut_portalIfc_interrupt__read) &&
	     !interruptRequested_0 ;
  assign portalTop_lMemServer_reader_dbgFSM_abort_whas__ETC___d550 =
	     (portalTop_lMemServer_reader_dbgFSM_state_mkFSMstate == 3'd0 ||
	      portalTop_lMemServer_reader_dbgPtr != 8'd0 &&
	      portalTop_lMemServer_reader_dbgFSM_state_mkFSMstate == 3'd1 ||
	      portalTop_lMemServer_reader_dbgPtr != 8'd0 &&
	      portalTop_lMemServer_reader_dbgFSM_state_mkFSMstate == 3'd3) &&
	     (!portalTop_lMemServer_reader_dbgFSM_start_reg_1 ||
	      portalTop_lMemServer_reader_dbgFSM_state_fired) ;
  assign portalTop_lMemServer_reader_readers_0_clientDa_ETC___d276 =
	     portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_cnt +
	     (portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_cnt_1_whas ?
		3'd1 :
		3'd0) +
	     (portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_outData_deqCalled_whas ?
		3'd7 :
		3'd0) ;
  assign portalTop_lMemServer_reader_readers_0_clientDa_ETC___d403 =
	     (portalTop_lMemServer_reader_readers_0_clientData_serverAdapterA_cnt ^
	      3'h4) <
	     3'd7 &&
	     (!portalTop_lMemServer_reader_readers_0_clientBurstLen_D_OUT_1[10] ||
	      portalTop_lMemServer_reader_readers_0_tag_gen_inited &&
	      portalTop_lMemServer_reader_readers_0_tag_gen_retFifo_FULL_N) ;
  assign portalTop_lMemServer_reader_readers_0_clientRe_ETC___d1024 =
	     portalTop_lMemServer_reader_readers_0_clientRequest_FULL_N &&
	     portalTop_lMMU_mmu_RDY_addr_0_request_put &&
	     portalTop_lMemServer_reader_mmu_servers_0_tokFifo_FULL_N &&
	     portalTop_lMemServer_reader_readers_0_dmaErrorFifo_FULL_N ;
  assign portalTop_lMemServer_reader_readers_0_serverPr_ETC___d146 =
	     portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_cnt +
	     (portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_cnt_1_whas ?
		3'd1 :
		3'd0) +
	     (WILL_FIRE_RL_portalTop_lMemServer_reader_readers_0_complete_burst1a ?
		3'd7 :
		3'd0) ;
  assign portalTop_lMemServer_reader_readers_0_serverPr_ETC___d423 =
	     (portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_cnt ^
	      3'h4) <
	     3'd7 ;
  assign portalTop_lMemServer_reader_readers_0_serverPr_ETC___d81 =
	     portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_cnt +
	     (WILL_FIRE_RL_portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_stageReadResponseAlways ?
		3'd1 :
		3'd0) +
	     (WILL_FIRE_RL_portalTop_lMemServer_reader_readers_0_read_data ?
		3'd7 :
		3'd0) ;
  assign portalTop_lMemServer_reader_readers_0_serverTa_ETC___d449 =
	     portalTop_lMemServer_reader_readers_0_serverTag_EMPTY_N &&
	     (!SEL_ARR_NOT_portalTop_lMemServer_reader_reader_ETC___d443 ||
	      portalTop_lMemServer_reader_readers_0_clientSelect_FULL_N &&
	      (portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_cnt ^
	       3'h4) <
	      3'd7) ;
  assign portalTop_lMemServer_reader_readers_0_tag_gen__ETC___d318 =
	     portalTop_lMemServer_reader_readers_0_tag_gen_counter_cnt +
	     (MUX_portalTop_lMemServer_reader_readers_0_tag_gen_comp_state_write_1__SEL_1 ?
		5'd1 :
		5'd0) -
	     (portalTop_lMemServer_reader_readers_0_tag_gen_counter_dec_wire_whas ?
		5'd1 :
		5'd0) ;
  assign portalTop_lMemServer_reader_readers_0_tag_gen__ETC___d323 =
	     t__h13229[portalTop_lMemServer_reader_readers_0_tag_gen_tail_ptr] ;
  assign portalTop_lMemServer_reader_trafficFSM_abort_w_ETC___d614 =
	     (portalTop_lMemServer_reader_trafficFSM_state_mkFSMstate ==
	      3'd0 ||
	      portalTop_lMemServer_reader_trafficFSM_state_mkFSMstate ==
	      3'd5) &&
	     (!portalTop_lMemServer_reader_trafficFSM_start_reg_1 ||
	      portalTop_lMemServer_reader_trafficFSM_state_fired) ;
  assign portalTop_lMemServer_writer_dbgFSM_abort_whas__ETC___d952 =
	     (portalTop_lMemServer_writer_dbgFSM_state_mkFSMstate == 3'd0 ||
	      portalTop_lMemServer_writer_dbgPtr != 8'd0 &&
	      portalTop_lMemServer_writer_dbgFSM_state_mkFSMstate == 3'd1 ||
	      portalTop_lMemServer_writer_dbgPtr != 8'd0 &&
	      portalTop_lMemServer_writer_dbgFSM_state_mkFSMstate == 3'd3) &&
	     (!portalTop_lMemServer_writer_dbgFSM_start_reg_1 ||
	      portalTop_lMemServer_writer_dbgFSM_state_fired) ;
  assign portalTop_lMemServer_writer_trafficFSM_abort_w_ETC___d1014 =
	     (portalTop_lMemServer_writer_trafficFSM_state_mkFSMstate ==
	      3'd0 ||
	      portalTop_lMemServer_writer_trafficFSM_state_mkFSMstate ==
	      3'd5) &&
	     (!portalTop_lMemServer_writer_trafficFSM_start_reg_1 ||
	      portalTop_lMemServer_writer_trafficFSM_state_fired) ;
  assign portalTop_lMemServer_writer_writers_0_clientRe_ETC___d1105 =
	     portalTop_lMemServer_writer_writers_0_clientRequest_FULL_N &&
	     portalTop_lMMU_mmu_RDY_addr_1_request_put &&
	     portalTop_lMemServer_writer_mmu_servers_0_tokFifo_FULL_N &&
	     portalTop_lMemServer_writer_writers_0_dmaErrorFifo_FULL_N ;
  assign portalTop_lMemServer_writer_writers_0_respFifo_ETC___d707 =
	     portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterB_cnt +
	     (WILL_FIRE_RL_portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterB_stageReadResponseAlways ?
		3'd1 :
		3'd0) +
	     (portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterB_outData_deqCalled_whas ?
		3'd7 :
		3'd0) ;
  assign portalTop_lMemServer_writer_writers_0_tag_gen__ETC___d743 =
	     portalTop_lMemServer_writer_writers_0_tag_gen_counter_cnt +
	     (MUX_portalTop_lMemServer_writer_writers_0_tag_gen_comp_state_write_1__SEL_1 ?
		5'd1 :
		5'd0) -
	     (portalTop_lMemServer_writer_writers_0_tag_gen_counter_dec_wire_whas ?
		5'd1 :
		5'd0) ;
  assign portalTop_lMemServer_writer_writers_0_tag_gen__ETC___d748 =
	     t__h50219[portalTop_lMemServer_writer_writers_0_tag_gen_tail_ptr] ;
  assign t__h13229 =
	     portalTop_lMemServer_reader_readers_0_tag_gen_retFifo_EMPTY_N ?
	       portalTop_lMemServer_reader_readers_0_tag_gen_tags_port0__write_1 :
	       portalTop_lMemServer_reader_readers_0_tag_gen_tags ;
  assign t__h50219 =
	     portalTop_lMemServer_writer_writers_0_tag_gen_retFifo_EMPTY_N ?
	       portalTop_lMemServer_writer_writers_0_tag_gen_tags_port0__write_1 :
	       portalTop_lMemServer_writer_writers_0_tag_gen_tags ;
  assign tile_0_interrupt_0__read__654_OR_tile_0_interr_ETC___d1728 =
	     tile_0_interrupt_0__read || tile_0_interrupt_1__read ||
	     tile_0_interrupt_2__read ||
	     tile_0_interrupt_3__read ||
	     tile_0_interrupt_4__read ||
	     tile_0_interrupt_5__read ||
	     tile_0_interrupt_6__read ||
	     tile_0_interrupt_7__read ;
  assign tile_0_interrupt_0__read__654_OR_tile_0_interr_ETC___d1741 =
	     (tile_0_interrupt_0__read__654_OR_tile_0_interr_ETC___d1728 ||
	      tile_0_interrupt_8__read__677_OR_tile_0_interr_ETC___d1735) &&
	     !interruptRequested_1 ||
	     portalTop_lMMUIndicationProxy_rv_portalIfc_int_ETC___d1740 ;
  assign tile_0_interrupt_8__read__677_OR_tile_0_interr_ETC___d1735 =
	     tile_0_interrupt_8__read || tile_0_interrupt_9__read ||
	     tile_0_interrupt_10__read ||
	     tile_0_interrupt_11__read ||
	     tile_0_interrupt_12__read ||
	     tile_0_interrupt_13__read ||
	     tile_0_interrupt_14__read ||
	     tile_0_interrupt_15__read ;
  assign tile_0_readers_0_readReq_get_026_BITS_71_TO_56_ETC___d1028 =
	     tile_0_readers_0_readReq_get[71:56] < 16'd32 ;
  assign tile_0_readers_1_readReq_get_072_BITS_71_TO_56_ETC___d1074 =
	     tile_0_readers_1_readReq_get[71:56] < 16'd32 ;
  assign tile_0_writers_0_writeReq_get_107_BITS_71_TO_5_ETC___d1109 =
	     tile_0_writers_0_writeReq_get[71:56] < 16'd32 ;
  assign tile_0_writers_1_writeReq_get_155_BITS_71_TO_5_ETC___d1157 =
	     tile_0_writers_1_writeReq_get[71:56] < 16'd32 ;
  assign v__h44098 =
	     { 32'd0, portalTop_lMemServer_reader_readers_0_beatCount } ;
  assign v__h80586 =
	     { 32'd0, portalTop_lMemServer_writer_writers_0_beatCount } ;
  assign x__h108526 =
	     { SEL_ARR_host_pcieHostTop_pciehost_msixEntry_0__ETC___d1770,
	       SEL_ARR_host_pcieHostTop_pciehost_msixEntry_0__ETC___d1788 } ;
  assign x__h13099 =
	     16'd1 <<
	     portalTop_lMemServer_reader_readers_0_tag_gen_retFifo_D_OUT ;
  assign x__h13256 =
	     16'd1 << portalTop_lMemServer_reader_readers_0_tag_gen_head_ptr ;
  assign x__h14683 =
	     { 3'd0,
	       portalTop_lMemServer_reader_readers_0_clientRequest_D_OUT[16:10] } ;
  assign x__h15241 =
	     portalTop_lMemServer_reader_readers_0_clientBurstLen_D_OUT_1[9:0] -
	     10'd1 ;
  assign x__h16430 =
	     (portalTop_lMemServer_reader_addrReqFifo_D_OUT[31:16] == 16'd0) ?
	       portalTop_lMMU_mmu_addr_0_response_get[39:0] :
	       40'hAAAAAAAAAA ;
  assign x__h50089 =
	     16'd1 <<
	     portalTop_lMemServer_writer_writers_0_tag_gen_retFifo_D_OUT ;
  assign x__h50246 =
	     16'd1 << portalTop_lMemServer_writer_writers_0_tag_gen_head_ptr ;
  assign x__h82018 = { 1'd0, tile_0_readers_0_readReq_get[4] } ;
  assign x__h82824 = { 1'd0, tile_0_readers_1_readReq_get[4] } ;
  assign x__h83803 = { 1'd0, tile_0_writers_0_writeReq_get[4] } ;
  assign x__h84573 = { 1'd0, tile_0_writers_1_writeReq_get[4] } ;
  assign x_data__h52580 =
	     SEL_ARR_NOT_portalTop_lMemServer_writer_writer_ETC___d828 ?
	       CASE_portalTop_lMemServer_writer_writers_0_ser_ETC__q1 :
	       64'd0 ;
  assign x_rename_tag__h14713 =
	     { 2'd0,
	       portalTop_lMemServer_reader_readers_0_tag_gen_tagFifo_D_OUT } ;
  assign x_rename_tag__h51349 =
	     { 2'd0,
	       portalTop_lMemServer_writer_writers_0_tag_gen_tagFifo_D_OUT } ;
  assign y__h13119 = ~x__h13099 ;
  assign y__h50109 = ~x__h50089 ;
  assign y_avValue_snd__h52400 =
	     { 3'd0,
	       portalTop_lMemServer_writer_writers_0_serverProcessing_D_OUT[17:11] } ;
  assign y_avValue_tag__h81829 = { 1'd0, tile_0_readers_0_readReq_get[4:0] } ;
  assign y_avValue_tag__h82692 = { 1'd0, tile_0_readers_1_readReq_get[4:0] } ;
  assign y_avValue_tag__h83613 =
	     { 1'd0, tile_0_writers_0_writeReq_get[4:0] } ;
  assign y_avValue_tag__h84440 =
	     { 1'd0, tile_0_writers_1_writeReq_get[4:0] } ;
  always@(GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer_dD_OUT or
	  host_pcieHostTop_pciehost_msixEntry_0_msg_data__read or
	  host_pcieHostTop_pciehost_msixEntry_1_msg_data__read or
	  host_pcieHostTop_pciehost_msixEntry_2_msg_data__read or
	  host_pcieHostTop_pciehost_msixEntry_3_msg_data__read or
	  host_pcieHostTop_pciehost_msixEntry_4_msg_data__read or
	  host_pcieHostTop_pciehost_msixEntry_5_msg_data__read or
	  host_pcieHostTop_pciehost_msixEntry_6_msg_data__read or
	  host_pcieHostTop_pciehost_msixEntry_7_msg_data__read or
	  host_pcieHostTop_pciehost_msixEntry_8_msg_data__read or
	  host_pcieHostTop_pciehost_msixEntry_9_msg_data__read or
	  host_pcieHostTop_pciehost_msixEntry_10_msg_data__read or
	  host_pcieHostTop_pciehost_msixEntry_11_msg_data__read or
	  host_pcieHostTop_pciehost_msixEntry_12_msg_data__read or
	  host_pcieHostTop_pciehost_msixEntry_13_msg_data__read or
	  host_pcieHostTop_pciehost_msixEntry_14_msg_data__read or
	  host_pcieHostTop_pciehost_msixEntry_15_msg_data__read)
  begin
    case (GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer_dD_OUT)
      4'd0: x__h109348 = host_pcieHostTop_pciehost_msixEntry_0_msg_data__read;
      4'd1: x__h109348 = host_pcieHostTop_pciehost_msixEntry_1_msg_data__read;
      4'd2: x__h109348 = host_pcieHostTop_pciehost_msixEntry_2_msg_data__read;
      4'd3: x__h109348 = host_pcieHostTop_pciehost_msixEntry_3_msg_data__read;
      4'd4: x__h109348 = host_pcieHostTop_pciehost_msixEntry_4_msg_data__read;
      4'd5: x__h109348 = host_pcieHostTop_pciehost_msixEntry_5_msg_data__read;
      4'd6: x__h109348 = host_pcieHostTop_pciehost_msixEntry_6_msg_data__read;
      4'd7: x__h109348 = host_pcieHostTop_pciehost_msixEntry_7_msg_data__read;
      4'd8: x__h109348 = host_pcieHostTop_pciehost_msixEntry_8_msg_data__read;
      4'd9: x__h109348 = host_pcieHostTop_pciehost_msixEntry_9_msg_data__read;
      4'd10:
	  x__h109348 = host_pcieHostTop_pciehost_msixEntry_10_msg_data__read;
      4'd11:
	  x__h109348 = host_pcieHostTop_pciehost_msixEntry_11_msg_data__read;
      4'd12:
	  x__h109348 = host_pcieHostTop_pciehost_msixEntry_12_msg_data__read;
      4'd13:
	  x__h109348 = host_pcieHostTop_pciehost_msixEntry_13_msg_data__read;
      4'd14:
	  x__h109348 = host_pcieHostTop_pciehost_msixEntry_14_msg_data__read;
      4'd15:
	  x__h109348 = host_pcieHostTop_pciehost_msixEntry_15_msg_data__read;
    endcase
  end
  always@(portalTop_lMemServer_reader_readers_0_compTileReg or
	  portalTop_lMemServer_reader_readers_0_killv_0 or
	  portalTop_lMemServer_reader_readers_0_killv_1 or
	  portalTop_lMemServer_reader_readers_0_killv_2 or
	  portalTop_lMemServer_reader_readers_0_killv_3)
  begin
    case (portalTop_lMemServer_reader_readers_0_compTileReg)
      2'd0:
	  SEL_ARR_NOT_portalTop_lMemServer_reader_reader_ETC___d463 =
	      !portalTop_lMemServer_reader_readers_0_killv_0;
      2'd1:
	  SEL_ARR_NOT_portalTop_lMemServer_reader_reader_ETC___d463 =
	      !portalTop_lMemServer_reader_readers_0_killv_1;
      2'd2:
	  SEL_ARR_NOT_portalTop_lMemServer_reader_reader_ETC___d463 =
	      !portalTop_lMemServer_reader_readers_0_killv_2;
      2'd3:
	  SEL_ARR_NOT_portalTop_lMemServer_reader_reader_ETC___d463 =
	      !portalTop_lMemServer_reader_readers_0_killv_3;
    endcase
  end
  always@(portalTop_lMemServer_writer_writers_0_serverProcessing_D_OUT or
	  portalTop_lMemServer_writer_writers_0_killv_0 or
	  portalTop_lMemServer_writer_writers_0_killv_1 or
	  portalTop_lMemServer_writer_writers_0_killv_2 or
	  portalTop_lMemServer_writer_writers_0_killv_3)
  begin
    case (portalTop_lMemServer_writer_writers_0_serverProcessing_D_OUT[23:22])
      2'd0:
	  SEL_ARR_NOT_portalTop_lMemServer_writer_writer_ETC___d828 =
	      !portalTop_lMemServer_writer_writers_0_killv_0;
      2'd1:
	  SEL_ARR_NOT_portalTop_lMemServer_writer_writer_ETC___d828 =
	      !portalTop_lMemServer_writer_writers_0_killv_1;
      2'd2:
	  SEL_ARR_NOT_portalTop_lMemServer_writer_writer_ETC___d828 =
	      !portalTop_lMemServer_writer_writers_0_killv_2;
      2'd3:
	  SEL_ARR_NOT_portalTop_lMemServer_writer_writer_ETC___d828 =
	      !portalTop_lMemServer_writer_writers_0_killv_3;
    endcase
  end
  always@(portalTop_lMemServer_writer_writers_0_serverProcessing_D_OUT or
	  portalTop_lMemServer_writer_writers_0_clientWriteData_0_D_OUT or
	  portalTop_lMemServer_writer_writers_0_clientWriteData_1_D_OUT)
  begin
    case (portalTop_lMemServer_writer_writers_0_serverProcessing_D_OUT[1])
      1'd0:
	  CASE_portalTop_lMemServer_writer_writers_0_ser_ETC__q1 =
	      portalTop_lMemServer_writer_writers_0_clientWriteData_0_D_OUT[70:7];
      1'd1:
	  CASE_portalTop_lMemServer_writer_writers_0_ser_ETC__q1 =
	      portalTop_lMemServer_writer_writers_0_clientWriteData_1_D_OUT[70:7];
    endcase
  end
  always@(x__h82018 or
	  portalTop_lMemServer_reader_readers_0_stopv_0 or
	  portalTop_lMemServer_reader_readers_0_stopv_1 or
	  portalTop_lMemServer_reader_readers_0_stopv_2 or
	  portalTop_lMemServer_reader_readers_0_stopv_3)
  begin
    case (x__h82018)
      2'd0:
	  SEL_ARR_NOT_portalTop_lMemServer_reader_reader_ETC___d1048 =
	      !portalTop_lMemServer_reader_readers_0_stopv_0;
      2'd1:
	  SEL_ARR_NOT_portalTop_lMemServer_reader_reader_ETC___d1048 =
	      !portalTop_lMemServer_reader_readers_0_stopv_1;
      2'd2:
	  SEL_ARR_NOT_portalTop_lMemServer_reader_reader_ETC___d1048 =
	      !portalTop_lMemServer_reader_readers_0_stopv_2;
      2'd3:
	  SEL_ARR_NOT_portalTop_lMemServer_reader_reader_ETC___d1048 =
	      !portalTop_lMemServer_reader_readers_0_stopv_3;
    endcase
  end
  always@(x__h82824 or
	  portalTop_lMemServer_reader_readers_0_stopv_0 or
	  portalTop_lMemServer_reader_readers_0_stopv_1 or
	  portalTop_lMemServer_reader_readers_0_stopv_2 or
	  portalTop_lMemServer_reader_readers_0_stopv_3)
  begin
    case (x__h82824)
      2'd0:
	  SEL_ARR_NOT_portalTop_lMemServer_reader_reader_ETC___d1085 =
	      !portalTop_lMemServer_reader_readers_0_stopv_0;
      2'd1:
	  SEL_ARR_NOT_portalTop_lMemServer_reader_reader_ETC___d1085 =
	      !portalTop_lMemServer_reader_readers_0_stopv_1;
      2'd2:
	  SEL_ARR_NOT_portalTop_lMemServer_reader_reader_ETC___d1085 =
	      !portalTop_lMemServer_reader_readers_0_stopv_2;
      2'd3:
	  SEL_ARR_NOT_portalTop_lMemServer_reader_reader_ETC___d1085 =
	      !portalTop_lMemServer_reader_readers_0_stopv_3;
    endcase
  end
  always@(x__h83803 or
	  portalTop_lMemServer_writer_writers_0_stopv_0 or
	  portalTop_lMemServer_writer_writers_0_stopv_1 or
	  portalTop_lMemServer_writer_writers_0_stopv_2 or
	  portalTop_lMemServer_writer_writers_0_stopv_3)
  begin
    case (x__h83803)
      2'd0:
	  SEL_ARR_NOT_portalTop_lMemServer_writer_writer_ETC___d1129 =
	      !portalTop_lMemServer_writer_writers_0_stopv_0;
      2'd1:
	  SEL_ARR_NOT_portalTop_lMemServer_writer_writer_ETC___d1129 =
	      !portalTop_lMemServer_writer_writers_0_stopv_1;
      2'd2:
	  SEL_ARR_NOT_portalTop_lMemServer_writer_writer_ETC___d1129 =
	      !portalTop_lMemServer_writer_writers_0_stopv_2;
      2'd3:
	  SEL_ARR_NOT_portalTop_lMemServer_writer_writer_ETC___d1129 =
	      !portalTop_lMemServer_writer_writers_0_stopv_3;
    endcase
  end
  always@(x__h84573 or
	  portalTop_lMemServer_writer_writers_0_stopv_0 or
	  portalTop_lMemServer_writer_writers_0_stopv_1 or
	  portalTop_lMemServer_writer_writers_0_stopv_2 or
	  portalTop_lMemServer_writer_writers_0_stopv_3)
  begin
    case (x__h84573)
      2'd0:
	  SEL_ARR_NOT_portalTop_lMemServer_writer_writer_ETC___d1168 =
	      !portalTop_lMemServer_writer_writers_0_stopv_0;
      2'd1:
	  SEL_ARR_NOT_portalTop_lMemServer_writer_writer_ETC___d1168 =
	      !portalTop_lMemServer_writer_writers_0_stopv_1;
      2'd2:
	  SEL_ARR_NOT_portalTop_lMemServer_writer_writer_ETC___d1168 =
	      !portalTop_lMemServer_writer_writers_0_stopv_2;
      2'd3:
	  SEL_ARR_NOT_portalTop_lMemServer_writer_writer_ETC___d1168 =
	      !portalTop_lMemServer_writer_writers_0_stopv_3;
    endcase
  end
  always@(portalTop_framework_ctrl_mux_rv_ws_D_OUT or
	  portalTop_lMMUIndicationProxy_rv_RDY_portalIfc_slave_write_server_writeDone_get or
	  portalTop_lMemServerIndicationProxy_rv_RDY_portalIfc_slave_write_server_writeDone_get or
	  portalTop_lMMURequestWrapper_dut_RDY_portalIfc_slave_write_server_writeDone_get or
	  portalTop_lMemServerRequestWrapper_dut_RDY_portalIfc_slave_write_server_writeDone_get)
  begin
    case (portalTop_framework_ctrl_mux_rv_ws_D_OUT)
      2'd0:
	  CASE_portalTop_framework_ctrl_mux_rv_ws_first__ETC___d1441 =
	      portalTop_lMMUIndicationProxy_rv_RDY_portalIfc_slave_write_server_writeDone_get;
      2'd1:
	  CASE_portalTop_framework_ctrl_mux_rv_ws_first__ETC___d1441 =
	      portalTop_lMemServerIndicationProxy_rv_RDY_portalIfc_slave_write_server_writeDone_get;
      2'd2:
	  CASE_portalTop_framework_ctrl_mux_rv_ws_first__ETC___d1441 =
	      portalTop_lMMURequestWrapper_dut_RDY_portalIfc_slave_write_server_writeDone_get;
      2'd3:
	  CASE_portalTop_framework_ctrl_mux_rv_ws_first__ETC___d1441 =
	      portalTop_lMemServerRequestWrapper_dut_RDY_portalIfc_slave_write_server_writeDone_get;
    endcase
  end
  always@(portalTop_framework_ctrl_mux_rv_ws_D_OUT or
	  portalTop_lMMUIndicationProxy_rv_RDY_portalIfc_slave_write_server_writeReq_put or
	  portalTop_lMemServerIndicationProxy_rv_RDY_portalIfc_slave_write_server_writeReq_put or
	  portalTop_lMMURequestWrapper_dut_RDY_portalIfc_slave_write_server_writeReq_put or
	  portalTop_lMemServerRequestWrapper_dut_RDY_portalIfc_slave_write_server_writeReq_put)
  begin
    case (portalTop_framework_ctrl_mux_rv_ws_D_OUT)
      2'd0:
	  CASE_portalTop_framework_ctrl_mux_rv_ws_first__ETC___d1413 =
	      portalTop_lMMUIndicationProxy_rv_RDY_portalIfc_slave_write_server_writeReq_put;
      2'd1:
	  CASE_portalTop_framework_ctrl_mux_rv_ws_first__ETC___d1413 =
	      portalTop_lMemServerIndicationProxy_rv_RDY_portalIfc_slave_write_server_writeReq_put;
      2'd2:
	  CASE_portalTop_framework_ctrl_mux_rv_ws_first__ETC___d1413 =
	      portalTop_lMMURequestWrapper_dut_RDY_portalIfc_slave_write_server_writeReq_put;
      2'd3:
	  CASE_portalTop_framework_ctrl_mux_rv_ws_first__ETC___d1413 =
	      portalTop_lMemServerRequestWrapper_dut_RDY_portalIfc_slave_write_server_writeReq_put;
    endcase
  end
  always@(portalTop_framework_ctrl_mux_rv_rs_D_OUT or
	  portalTop_lMMUIndicationProxy_rv_RDY_portalIfc_slave_read_server_readReq_put or
	  portalTop_lMemServerIndicationProxy_rv_RDY_portalIfc_slave_read_server_readReq_put or
	  portalTop_lMMURequestWrapper_dut_RDY_portalIfc_slave_read_server_readReq_put or
	  portalTop_lMemServerRequestWrapper_dut_RDY_portalIfc_slave_read_server_readReq_put)
  begin
    case (portalTop_framework_ctrl_mux_rv_rs_D_OUT)
      2'd0:
	  CASE_portalTop_framework_ctrl_mux_rv_rs_first__ETC___d1428 =
	      portalTop_lMMUIndicationProxy_rv_RDY_portalIfc_slave_read_server_readReq_put;
      2'd1:
	  CASE_portalTop_framework_ctrl_mux_rv_rs_first__ETC___d1428 =
	      portalTop_lMemServerIndicationProxy_rv_RDY_portalIfc_slave_read_server_readReq_put;
      2'd2:
	  CASE_portalTop_framework_ctrl_mux_rv_rs_first__ETC___d1428 =
	      portalTop_lMMURequestWrapper_dut_RDY_portalIfc_slave_read_server_readReq_put;
      2'd3:
	  CASE_portalTop_framework_ctrl_mux_rv_rs_first__ETC___d1428 =
	      portalTop_lMemServerRequestWrapper_dut_RDY_portalIfc_slave_read_server_readReq_put;
    endcase
  end
  always@(GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer_dD_OUT or
	  host_pcieHostTop_pciehost_msixEntry_0_addr_hi__read or
	  host_pcieHostTop_pciehost_msixEntry_1_addr_hi__read or
	  host_pcieHostTop_pciehost_msixEntry_2_addr_hi__read or
	  host_pcieHostTop_pciehost_msixEntry_3_addr_hi__read or
	  host_pcieHostTop_pciehost_msixEntry_4_addr_hi__read or
	  host_pcieHostTop_pciehost_msixEntry_5_addr_hi__read or
	  host_pcieHostTop_pciehost_msixEntry_6_addr_hi__read or
	  host_pcieHostTop_pciehost_msixEntry_7_addr_hi__read or
	  host_pcieHostTop_pciehost_msixEntry_8_addr_hi__read or
	  host_pcieHostTop_pciehost_msixEntry_9_addr_hi__read or
	  host_pcieHostTop_pciehost_msixEntry_10_addr_hi__read or
	  host_pcieHostTop_pciehost_msixEntry_11_addr_hi__read or
	  host_pcieHostTop_pciehost_msixEntry_12_addr_hi__read or
	  host_pcieHostTop_pciehost_msixEntry_13_addr_hi__read or
	  host_pcieHostTop_pciehost_msixEntry_14_addr_hi__read or
	  host_pcieHostTop_pciehost_msixEntry_15_addr_hi__read)
  begin
    case (GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer_dD_OUT)
      4'd0:
	  SEL_ARR_host_pcieHostTop_pciehost_msixEntry_0__ETC___d1770 =
	      host_pcieHostTop_pciehost_msixEntry_0_addr_hi__read;
      4'd1:
	  SEL_ARR_host_pcieHostTop_pciehost_msixEntry_0__ETC___d1770 =
	      host_pcieHostTop_pciehost_msixEntry_1_addr_hi__read;
      4'd2:
	  SEL_ARR_host_pcieHostTop_pciehost_msixEntry_0__ETC___d1770 =
	      host_pcieHostTop_pciehost_msixEntry_2_addr_hi__read;
      4'd3:
	  SEL_ARR_host_pcieHostTop_pciehost_msixEntry_0__ETC___d1770 =
	      host_pcieHostTop_pciehost_msixEntry_3_addr_hi__read;
      4'd4:
	  SEL_ARR_host_pcieHostTop_pciehost_msixEntry_0__ETC___d1770 =
	      host_pcieHostTop_pciehost_msixEntry_4_addr_hi__read;
      4'd5:
	  SEL_ARR_host_pcieHostTop_pciehost_msixEntry_0__ETC___d1770 =
	      host_pcieHostTop_pciehost_msixEntry_5_addr_hi__read;
      4'd6:
	  SEL_ARR_host_pcieHostTop_pciehost_msixEntry_0__ETC___d1770 =
	      host_pcieHostTop_pciehost_msixEntry_6_addr_hi__read;
      4'd7:
	  SEL_ARR_host_pcieHostTop_pciehost_msixEntry_0__ETC___d1770 =
	      host_pcieHostTop_pciehost_msixEntry_7_addr_hi__read;
      4'd8:
	  SEL_ARR_host_pcieHostTop_pciehost_msixEntry_0__ETC___d1770 =
	      host_pcieHostTop_pciehost_msixEntry_8_addr_hi__read;
      4'd9:
	  SEL_ARR_host_pcieHostTop_pciehost_msixEntry_0__ETC___d1770 =
	      host_pcieHostTop_pciehost_msixEntry_9_addr_hi__read;
      4'd10:
	  SEL_ARR_host_pcieHostTop_pciehost_msixEntry_0__ETC___d1770 =
	      host_pcieHostTop_pciehost_msixEntry_10_addr_hi__read;
      4'd11:
	  SEL_ARR_host_pcieHostTop_pciehost_msixEntry_0__ETC___d1770 =
	      host_pcieHostTop_pciehost_msixEntry_11_addr_hi__read;
      4'd12:
	  SEL_ARR_host_pcieHostTop_pciehost_msixEntry_0__ETC___d1770 =
	      host_pcieHostTop_pciehost_msixEntry_12_addr_hi__read;
      4'd13:
	  SEL_ARR_host_pcieHostTop_pciehost_msixEntry_0__ETC___d1770 =
	      host_pcieHostTop_pciehost_msixEntry_13_addr_hi__read;
      4'd14:
	  SEL_ARR_host_pcieHostTop_pciehost_msixEntry_0__ETC___d1770 =
	      host_pcieHostTop_pciehost_msixEntry_14_addr_hi__read;
      4'd15:
	  SEL_ARR_host_pcieHostTop_pciehost_msixEntry_0__ETC___d1770 =
	      host_pcieHostTop_pciehost_msixEntry_15_addr_hi__read;
    endcase
  end
  always@(GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer_dD_OUT or
	  host_pcieHostTop_pciehost_msixEntry_0_addr_lo__read or
	  host_pcieHostTop_pciehost_msixEntry_1_addr_lo__read or
	  host_pcieHostTop_pciehost_msixEntry_2_addr_lo__read or
	  host_pcieHostTop_pciehost_msixEntry_3_addr_lo__read or
	  host_pcieHostTop_pciehost_msixEntry_4_addr_lo__read or
	  host_pcieHostTop_pciehost_msixEntry_5_addr_lo__read or
	  host_pcieHostTop_pciehost_msixEntry_6_addr_lo__read or
	  host_pcieHostTop_pciehost_msixEntry_7_addr_lo__read or
	  host_pcieHostTop_pciehost_msixEntry_8_addr_lo__read or
	  host_pcieHostTop_pciehost_msixEntry_9_addr_lo__read or
	  host_pcieHostTop_pciehost_msixEntry_10_addr_lo__read or
	  host_pcieHostTop_pciehost_msixEntry_11_addr_lo__read or
	  host_pcieHostTop_pciehost_msixEntry_12_addr_lo__read or
	  host_pcieHostTop_pciehost_msixEntry_13_addr_lo__read or
	  host_pcieHostTop_pciehost_msixEntry_14_addr_lo__read or
	  host_pcieHostTop_pciehost_msixEntry_15_addr_lo__read)
  begin
    case (GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer_dD_OUT)
      4'd0:
	  SEL_ARR_host_pcieHostTop_pciehost_msixEntry_0__ETC___d1788 =
	      host_pcieHostTop_pciehost_msixEntry_0_addr_lo__read;
      4'd1:
	  SEL_ARR_host_pcieHostTop_pciehost_msixEntry_0__ETC___d1788 =
	      host_pcieHostTop_pciehost_msixEntry_1_addr_lo__read;
      4'd2:
	  SEL_ARR_host_pcieHostTop_pciehost_msixEntry_0__ETC___d1788 =
	      host_pcieHostTop_pciehost_msixEntry_2_addr_lo__read;
      4'd3:
	  SEL_ARR_host_pcieHostTop_pciehost_msixEntry_0__ETC___d1788 =
	      host_pcieHostTop_pciehost_msixEntry_3_addr_lo__read;
      4'd4:
	  SEL_ARR_host_pcieHostTop_pciehost_msixEntry_0__ETC___d1788 =
	      host_pcieHostTop_pciehost_msixEntry_4_addr_lo__read;
      4'd5:
	  SEL_ARR_host_pcieHostTop_pciehost_msixEntry_0__ETC___d1788 =
	      host_pcieHostTop_pciehost_msixEntry_5_addr_lo__read;
      4'd6:
	  SEL_ARR_host_pcieHostTop_pciehost_msixEntry_0__ETC___d1788 =
	      host_pcieHostTop_pciehost_msixEntry_6_addr_lo__read;
      4'd7:
	  SEL_ARR_host_pcieHostTop_pciehost_msixEntry_0__ETC___d1788 =
	      host_pcieHostTop_pciehost_msixEntry_7_addr_lo__read;
      4'd8:
	  SEL_ARR_host_pcieHostTop_pciehost_msixEntry_0__ETC___d1788 =
	      host_pcieHostTop_pciehost_msixEntry_8_addr_lo__read;
      4'd9:
	  SEL_ARR_host_pcieHostTop_pciehost_msixEntry_0__ETC___d1788 =
	      host_pcieHostTop_pciehost_msixEntry_9_addr_lo__read;
      4'd10:
	  SEL_ARR_host_pcieHostTop_pciehost_msixEntry_0__ETC___d1788 =
	      host_pcieHostTop_pciehost_msixEntry_10_addr_lo__read;
      4'd11:
	  SEL_ARR_host_pcieHostTop_pciehost_msixEntry_0__ETC___d1788 =
	      host_pcieHostTop_pciehost_msixEntry_11_addr_lo__read;
      4'd12:
	  SEL_ARR_host_pcieHostTop_pciehost_msixEntry_0__ETC___d1788 =
	      host_pcieHostTop_pciehost_msixEntry_12_addr_lo__read;
      4'd13:
	  SEL_ARR_host_pcieHostTop_pciehost_msixEntry_0__ETC___d1788 =
	      host_pcieHostTop_pciehost_msixEntry_13_addr_lo__read;
      4'd14:
	  SEL_ARR_host_pcieHostTop_pciehost_msixEntry_0__ETC___d1788 =
	      host_pcieHostTop_pciehost_msixEntry_14_addr_lo__read;
      4'd15:
	  SEL_ARR_host_pcieHostTop_pciehost_msixEntry_0__ETC___d1788 =
	      host_pcieHostTop_pciehost_msixEntry_15_addr_lo__read;
    endcase
  end
  always@(portalTop_lMemServer_writer_writers_0_serverProcessing_D_OUT or
	  portalTop_lMemServer_writer_writers_0_clientWriteData_0_EMPTY_N or
	  portalTop_lMemServer_writer_writers_0_clientWriteData_1_EMPTY_N)
  begin
    case (portalTop_lMemServer_writer_writers_0_serverProcessing_D_OUT[1])
      1'd0:
	  CASE_portalTop_lMemServer_writer_writers_0_ser_ETC__q2 =
	      portalTop_lMemServer_writer_writers_0_clientWriteData_0_EMPTY_N;
      1'd1:
	  CASE_portalTop_lMemServer_writer_writers_0_ser_ETC__q2 =
	      portalTop_lMemServer_writer_writers_0_clientWriteData_1_EMPTY_N;
    endcase
  end
  always@(portalTop_ctrl_mux_ws_D_OUT or
	  portalTop_framework_ctrl_mux_rv_req_aws_FULL_N or
	  portalTop_framework_ctrl_mux_rv_ws_FULL_N or
	  tile_0_RDY_slave_write_server_writeReq_put)
  begin
    case (portalTop_ctrl_mux_ws_D_OUT)
      1'd0:
	  CASE_portalTop_ctrl_mux_wsD_OUT_0_portalTop_f_ETC__q3 =
	      portalTop_framework_ctrl_mux_rv_req_aws_FULL_N &&
	      portalTop_framework_ctrl_mux_rv_ws_FULL_N;
      1'd1:
	  CASE_portalTop_ctrl_mux_wsD_OUT_0_portalTop_f_ETC__q3 =
	      tile_0_RDY_slave_write_server_writeReq_put;
    endcase
  end
  always@(portalTop_ctrl_mux_rs_D_OUT or
	  portalTop_framework_ctrl_mux_rv_req_ars_FULL_N or
	  portalTop_framework_ctrl_mux_rv_rs_FULL_N or
	  tile_0_RDY_slave_read_server_readReq_put)
  begin
    case (portalTop_ctrl_mux_rs_D_OUT)
      1'd0:
	  CASE_portalTop_ctrl_mux_rsD_OUT_0_portalTop_f_ETC__q4 =
	      portalTop_framework_ctrl_mux_rv_req_ars_FULL_N &&
	      portalTop_framework_ctrl_mux_rv_rs_FULL_N;
      1'd1:
	  CASE_portalTop_ctrl_mux_rsD_OUT_0_portalTop_f_ETC__q4 =
	      tile_0_RDY_slave_read_server_readReq_put;
    endcase
  end
  always@(portalTop_ctrl_mux_ws_D_OUT or
	  portalTop_framework_ctrl_mux_rv_doneFifo_EMPTY_N or
	  tile_0_RDY_slave_write_server_writeDone_get)
  begin
    case (portalTop_ctrl_mux_ws_D_OUT)
      1'd0:
	  CASE_portalTop_ctrl_mux_wsD_OUT_0_portalTop_f_ETC__q5 =
	      portalTop_framework_ctrl_mux_rv_doneFifo_EMPTY_N;
      1'd1:
	  CASE_portalTop_ctrl_mux_wsD_OUT_0_portalTop_f_ETC__q5 =
	      tile_0_RDY_slave_write_server_writeDone_get;
    endcase
  end
  always@(portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_outData_outData_wget or
	  portalTop_lMemServer_reader_readers_0_killv_0 or
	  portalTop_lMemServer_reader_readers_0_killv_1 or
	  portalTop_lMemServer_reader_readers_0_killv_2 or
	  portalTop_lMemServer_reader_readers_0_killv_3)
  begin
    case (portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_outData_outData_wget[23:22])
      2'd0:
	  SEL_ARR_NOT_portalTop_lMemServer_reader_reader_ETC___d443 =
	      !portalTop_lMemServer_reader_readers_0_killv_0;
      2'd1:
	  SEL_ARR_NOT_portalTop_lMemServer_reader_reader_ETC___d443 =
	      !portalTop_lMemServer_reader_readers_0_killv_1;
      2'd2:
	  SEL_ARR_NOT_portalTop_lMemServer_reader_reader_ETC___d443 =
	      !portalTop_lMemServer_reader_readers_0_killv_2;
      2'd3:
	  SEL_ARR_NOT_portalTop_lMemServer_reader_reader_ETC___d443 =
	      !portalTop_lMemServer_reader_readers_0_killv_3;
    endcase
  end

  // handling of inlined registers

  always@(posedge host_pcieHostTop_ep7_CLK_epPortalClock)
  begin
    if (host_pcieHostTop_ep7_RST_N_epPortalReset == `BSV_RESET_VALUE)
      begin
        interruptRequested_0 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	interruptRequested_1 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	interruptRequested_10 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	interruptRequested_11 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	interruptRequested_12 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	interruptRequested_13 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	interruptRequested_14 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	interruptRequested_15 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	interruptRequested_2 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	interruptRequested_3 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	interruptRequested_4 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	interruptRequested_5 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	interruptRequested_6 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	interruptRequested_7 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	interruptRequested_8 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	interruptRequested_9 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	portalTop_ctrl_mux_lastWriteDataSeen <= `BSV_ASSIGNMENT_DELAY 1'd0;
	portalTop_framework_ctrl_mux_rv_lastWriteDataSeen <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	portalTop_lMemServer_reader_dbgFSM_start_reg <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	portalTop_lMemServer_reader_dbgFSM_start_reg_1 <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	portalTop_lMemServer_reader_dbgFSM_state_can_overlap <= `BSV_ASSIGNMENT_DELAY
	    1'd1;
	portalTop_lMemServer_reader_dbgFSM_state_fired <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	portalTop_lMemServer_reader_dbgFSM_state_mkFSMstate <= `BSV_ASSIGNMENT_DELAY
	    3'd0;
	portalTop_lMemServer_reader_dbgPtr <= `BSV_ASSIGNMENT_DELAY 8'd0;
	portalTop_lMemServer_reader_readers_0_beatCount <= `BSV_ASSIGNMENT_DELAY
	    32'd0;
	portalTop_lMemServer_reader_readers_0_burstReg <= `BSV_ASSIGNMENT_DELAY
	    10'd0;
	portalTop_lMemServer_reader_readers_0_clientData_serverAdapterA_cnt <= `BSV_ASSIGNMENT_DELAY
	    3'd0;
	portalTop_lMemServer_reader_readers_0_clientData_serverAdapterA_s1 <= `BSV_ASSIGNMENT_DELAY
	    2'd0;
	portalTop_lMemServer_reader_readers_0_clientData_serverAdapterA_s2 <= `BSV_ASSIGNMENT_DELAY
	    2'd0;
	portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_cnt <= `BSV_ASSIGNMENT_DELAY
	    3'd0;
	portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_s1 <= `BSV_ASSIGNMENT_DELAY
	    2'd0;
	portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_s2 <= `BSV_ASSIGNMENT_DELAY
	    2'd0;
	portalTop_lMemServer_reader_readers_0_compClientReg <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	portalTop_lMemServer_reader_readers_0_compCountReg <= `BSV_ASSIGNMENT_DELAY
	    10'd0;
	portalTop_lMemServer_reader_readers_0_compTagReg <= `BSV_ASSIGNMENT_DELAY
	    4'd0;
	portalTop_lMemServer_reader_readers_0_compTileReg <= `BSV_ASSIGNMENT_DELAY
	    2'd0;
	portalTop_lMemServer_reader_readers_0_cycle_cnt <= `BSV_ASSIGNMENT_DELAY
	    64'd0;
	portalTop_lMemServer_reader_readers_0_firstReg <= `BSV_ASSIGNMENT_DELAY
	    1'd1;
	portalTop_lMemServer_reader_readers_0_killv_0 <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	portalTop_lMemServer_reader_readers_0_killv_1 <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	portalTop_lMemServer_reader_readers_0_killv_2 <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	portalTop_lMemServer_reader_readers_0_killv_3 <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	portalTop_lMemServer_reader_readers_0_last_comp <= `BSV_ASSIGNMENT_DELAY
	    64'd0;
	portalTop_lMemServer_reader_readers_0_last_loadClient <= `BSV_ASSIGNMENT_DELAY
	    64'd0;
	portalTop_lMemServer_reader_readers_0_last_mmuResp <= `BSV_ASSIGNMENT_DELAY
	    64'd0;
	portalTop_lMemServer_reader_readers_0_last_readData <= `BSV_ASSIGNMENT_DELAY
	    64'd0;
	portalTop_lMemServer_reader_readers_0_last_readReq <= `BSV_ASSIGNMENT_DELAY
	    64'd0;
	portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_cnt <= `BSV_ASSIGNMENT_DELAY
	    3'd0;
	portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_s1 <= `BSV_ASSIGNMENT_DELAY
	    2'd0;
	portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_s2 <= `BSV_ASSIGNMENT_DELAY
	    2'd0;
	portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_cnt <= `BSV_ASSIGNMENT_DELAY
	    3'd0;
	portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_s1 <= `BSV_ASSIGNMENT_DELAY
	    2'd0;
	portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_s2 <= `BSV_ASSIGNMENT_DELAY
	    2'd0;
	portalTop_lMemServer_reader_readers_0_stopv_0 <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	portalTop_lMemServer_reader_readers_0_stopv_1 <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	portalTop_lMemServer_reader_readers_0_stopv_2 <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	portalTop_lMemServer_reader_readers_0_stopv_3 <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	portalTop_lMemServer_reader_readers_0_tag_gen_comp_state <= `BSV_ASSIGNMENT_DELAY
	    16'd0;
	portalTop_lMemServer_reader_readers_0_tag_gen_counter_cnt <= `BSV_ASSIGNMENT_DELAY
	    5'd16;
	portalTop_lMemServer_reader_readers_0_tag_gen_counter_positive_reg <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	portalTop_lMemServer_reader_readers_0_tag_gen_head_ptr <= `BSV_ASSIGNMENT_DELAY
	    4'd0;
	portalTop_lMemServer_reader_readers_0_tag_gen_inited <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	portalTop_lMemServer_reader_readers_0_tag_gen_tags <= `BSV_ASSIGNMENT_DELAY
	    16'd0;
	portalTop_lMemServer_reader_readers_0_tag_gen_tail_ptr <= `BSV_ASSIGNMENT_DELAY
	    4'd0;
	portalTop_lMemServer_reader_trafficAccum <= `BSV_ASSIGNMENT_DELAY
	    64'd0;
	portalTop_lMemServer_reader_trafficFSM_start_reg <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	portalTop_lMemServer_reader_trafficFSM_start_reg_1 <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	portalTop_lMemServer_reader_trafficFSM_state_can_overlap <= `BSV_ASSIGNMENT_DELAY
	    1'd1;
	portalTop_lMemServer_reader_trafficFSM_state_fired <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	portalTop_lMemServer_reader_trafficFSM_state_mkFSMstate <= `BSV_ASSIGNMENT_DELAY
	    3'd0;
	portalTop_lMemServer_reader_trafficPtr <= `BSV_ASSIGNMENT_DELAY 8'd0;
	portalTop_lMemServer_writer_dbgFSM_start_reg <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	portalTop_lMemServer_writer_dbgFSM_start_reg_1 <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	portalTop_lMemServer_writer_dbgFSM_state_can_overlap <= `BSV_ASSIGNMENT_DELAY
	    1'd1;
	portalTop_lMemServer_writer_dbgFSM_state_fired <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	portalTop_lMemServer_writer_dbgFSM_state_mkFSMstate <= `BSV_ASSIGNMENT_DELAY
	    3'd0;
	portalTop_lMemServer_writer_dbgPtr <= `BSV_ASSIGNMENT_DELAY 8'd0;
	portalTop_lMemServer_writer_trafficAccum <= `BSV_ASSIGNMENT_DELAY
	    64'd0;
	portalTop_lMemServer_writer_trafficFSM_start_reg <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	portalTop_lMemServer_writer_trafficFSM_start_reg_1 <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	portalTop_lMemServer_writer_trafficFSM_state_can_overlap <= `BSV_ASSIGNMENT_DELAY
	    1'd1;
	portalTop_lMemServer_writer_trafficFSM_state_fired <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	portalTop_lMemServer_writer_trafficFSM_state_mkFSMstate <= `BSV_ASSIGNMENT_DELAY
	    3'd0;
	portalTop_lMemServer_writer_trafficPtr <= `BSV_ASSIGNMENT_DELAY 8'd0;
	portalTop_lMemServer_writer_writers_0_beatCount <= `BSV_ASSIGNMENT_DELAY
	    32'd0;
	portalTop_lMemServer_writer_writers_0_burstReg <= `BSV_ASSIGNMENT_DELAY
	    10'd0;
	portalTop_lMemServer_writer_writers_0_cycle_cnt <= `BSV_ASSIGNMENT_DELAY
	    64'd0;
	portalTop_lMemServer_writer_writers_0_firstReg <= `BSV_ASSIGNMENT_DELAY
	    1'd1;
	portalTop_lMemServer_writer_writers_0_killv_0 <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	portalTop_lMemServer_writer_writers_0_killv_1 <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	portalTop_lMemServer_writer_writers_0_killv_2 <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	portalTop_lMemServer_writer_writers_0_killv_3 <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	portalTop_lMemServer_writer_writers_0_lastReg <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	portalTop_lMemServer_writer_writers_0_last_loadClient <= `BSV_ASSIGNMENT_DELAY
	    64'd0;
	portalTop_lMemServer_writer_writers_0_last_mmuResp <= `BSV_ASSIGNMENT_DELAY
	    64'd0;
	portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterA_cnt <= `BSV_ASSIGNMENT_DELAY
	    3'd0;
	portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterA_s1 <= `BSV_ASSIGNMENT_DELAY
	    2'd0;
	portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterB_cnt <= `BSV_ASSIGNMENT_DELAY
	    3'd0;
	portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterB_s1 <= `BSV_ASSIGNMENT_DELAY
	    2'd0;
	portalTop_lMemServer_writer_writers_0_stopv_0 <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	portalTop_lMemServer_writer_writers_0_stopv_1 <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	portalTop_lMemServer_writer_writers_0_stopv_2 <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	portalTop_lMemServer_writer_writers_0_stopv_3 <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	portalTop_lMemServer_writer_writers_0_tag_gen_comp_state <= `BSV_ASSIGNMENT_DELAY
	    16'd0;
	portalTop_lMemServer_writer_writers_0_tag_gen_counter_cnt <= `BSV_ASSIGNMENT_DELAY
	    5'd16;
	portalTop_lMemServer_writer_writers_0_tag_gen_counter_positive_reg <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	portalTop_lMemServer_writer_writers_0_tag_gen_head_ptr <= `BSV_ASSIGNMENT_DELAY
	    4'd0;
	portalTop_lMemServer_writer_writers_0_tag_gen_inited <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	portalTop_lMemServer_writer_writers_0_tag_gen_tags <= `BSV_ASSIGNMENT_DELAY
	    16'd0;
	portalTop_lMemServer_writer_writers_0_tag_gen_tail_ptr <= `BSV_ASSIGNMENT_DELAY
	    4'd0;
      end
    else
      begin
        if (interruptRequested_0_EN)
	  interruptRequested_0 <= `BSV_ASSIGNMENT_DELAY
	      interruptRequested_0_D_IN;
	if (interruptRequested_1_EN)
	  interruptRequested_1 <= `BSV_ASSIGNMENT_DELAY
	      interruptRequested_1_D_IN;
	if (interruptRequested_10_EN)
	  interruptRequested_10 <= `BSV_ASSIGNMENT_DELAY
	      interruptRequested_10_D_IN;
	if (interruptRequested_11_EN)
	  interruptRequested_11 <= `BSV_ASSIGNMENT_DELAY
	      interruptRequested_11_D_IN;
	if (interruptRequested_12_EN)
	  interruptRequested_12 <= `BSV_ASSIGNMENT_DELAY
	      interruptRequested_12_D_IN;
	if (interruptRequested_13_EN)
	  interruptRequested_13 <= `BSV_ASSIGNMENT_DELAY
	      interruptRequested_13_D_IN;
	if (interruptRequested_14_EN)
	  interruptRequested_14 <= `BSV_ASSIGNMENT_DELAY
	      interruptRequested_14_D_IN;
	if (interruptRequested_15_EN)
	  interruptRequested_15 <= `BSV_ASSIGNMENT_DELAY
	      interruptRequested_15_D_IN;
	if (interruptRequested_2_EN)
	  interruptRequested_2 <= `BSV_ASSIGNMENT_DELAY
	      interruptRequested_2_D_IN;
	if (interruptRequested_3_EN)
	  interruptRequested_3 <= `BSV_ASSIGNMENT_DELAY
	      interruptRequested_3_D_IN;
	if (interruptRequested_4_EN)
	  interruptRequested_4 <= `BSV_ASSIGNMENT_DELAY
	      interruptRequested_4_D_IN;
	if (interruptRequested_5_EN)
	  interruptRequested_5 <= `BSV_ASSIGNMENT_DELAY
	      interruptRequested_5_D_IN;
	if (interruptRequested_6_EN)
	  interruptRequested_6 <= `BSV_ASSIGNMENT_DELAY
	      interruptRequested_6_D_IN;
	if (interruptRequested_7_EN)
	  interruptRequested_7 <= `BSV_ASSIGNMENT_DELAY
	      interruptRequested_7_D_IN;
	if (interruptRequested_8_EN)
	  interruptRequested_8 <= `BSV_ASSIGNMENT_DELAY
	      interruptRequested_8_D_IN;
	if (interruptRequested_9_EN)
	  interruptRequested_9 <= `BSV_ASSIGNMENT_DELAY
	      interruptRequested_9_D_IN;
	if (portalTop_ctrl_mux_lastWriteDataSeen_EN)
	  portalTop_ctrl_mux_lastWriteDataSeen <= `BSV_ASSIGNMENT_DELAY
	      portalTop_ctrl_mux_lastWriteDataSeen_D_IN;
	if (portalTop_framework_ctrl_mux_rv_lastWriteDataSeen_EN)
	  portalTop_framework_ctrl_mux_rv_lastWriteDataSeen <= `BSV_ASSIGNMENT_DELAY
	      portalTop_framework_ctrl_mux_rv_lastWriteDataSeen_D_IN;
	if (portalTop_lMemServer_reader_dbgFSM_start_reg_EN)
	  portalTop_lMemServer_reader_dbgFSM_start_reg <= `BSV_ASSIGNMENT_DELAY
	      portalTop_lMemServer_reader_dbgFSM_start_reg_D_IN;
	if (portalTop_lMemServer_reader_dbgFSM_start_reg_1_EN)
	  portalTop_lMemServer_reader_dbgFSM_start_reg_1 <= `BSV_ASSIGNMENT_DELAY
	      portalTop_lMemServer_reader_dbgFSM_start_reg_1_D_IN;
	if (portalTop_lMemServer_reader_dbgFSM_state_can_overlap_EN)
	  portalTop_lMemServer_reader_dbgFSM_state_can_overlap <= `BSV_ASSIGNMENT_DELAY
	      portalTop_lMemServer_reader_dbgFSM_state_can_overlap_D_IN;
	if (portalTop_lMemServer_reader_dbgFSM_state_fired_EN)
	  portalTop_lMemServer_reader_dbgFSM_state_fired <= `BSV_ASSIGNMENT_DELAY
	      portalTop_lMemServer_reader_dbgFSM_state_fired_D_IN;
	if (portalTop_lMemServer_reader_dbgFSM_state_mkFSMstate_EN)
	  portalTop_lMemServer_reader_dbgFSM_state_mkFSMstate <= `BSV_ASSIGNMENT_DELAY
	      portalTop_lMemServer_reader_dbgFSM_state_mkFSMstate_D_IN;
	if (portalTop_lMemServer_reader_dbgPtr_EN)
	  portalTop_lMemServer_reader_dbgPtr <= `BSV_ASSIGNMENT_DELAY
	      portalTop_lMemServer_reader_dbgPtr_D_IN;
	if (portalTop_lMemServer_reader_readers_0_beatCount_EN)
	  portalTop_lMemServer_reader_readers_0_beatCount <= `BSV_ASSIGNMENT_DELAY
	      portalTop_lMemServer_reader_readers_0_beatCount_D_IN;
	if (portalTop_lMemServer_reader_readers_0_burstReg_EN)
	  portalTop_lMemServer_reader_readers_0_burstReg <= `BSV_ASSIGNMENT_DELAY
	      portalTop_lMemServer_reader_readers_0_burstReg_D_IN;
	if (portalTop_lMemServer_reader_readers_0_clientData_serverAdapterA_cnt_EN)
	  portalTop_lMemServer_reader_readers_0_clientData_serverAdapterA_cnt <= `BSV_ASSIGNMENT_DELAY
	      portalTop_lMemServer_reader_readers_0_clientData_serverAdapterA_cnt_D_IN;
	if (portalTop_lMemServer_reader_readers_0_clientData_serverAdapterA_s1_EN)
	  portalTop_lMemServer_reader_readers_0_clientData_serverAdapterA_s1 <= `BSV_ASSIGNMENT_DELAY
	      portalTop_lMemServer_reader_readers_0_clientData_serverAdapterA_s1_D_IN;
	if (portalTop_lMemServer_reader_readers_0_clientData_serverAdapterA_s2_EN)
	  portalTop_lMemServer_reader_readers_0_clientData_serverAdapterA_s2 <= `BSV_ASSIGNMENT_DELAY
	      portalTop_lMemServer_reader_readers_0_clientData_serverAdapterA_s2_D_IN;
	if (portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_cnt_EN)
	  portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_cnt <= `BSV_ASSIGNMENT_DELAY
	      portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_cnt_D_IN;
	if (portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_s1_EN)
	  portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_s1 <= `BSV_ASSIGNMENT_DELAY
	      portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_s1_D_IN;
	if (portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_s2_EN)
	  portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_s2 <= `BSV_ASSIGNMENT_DELAY
	      portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_s2_D_IN;
	if (portalTop_lMemServer_reader_readers_0_compClientReg_EN)
	  portalTop_lMemServer_reader_readers_0_compClientReg <= `BSV_ASSIGNMENT_DELAY
	      portalTop_lMemServer_reader_readers_0_compClientReg_D_IN;
	if (portalTop_lMemServer_reader_readers_0_compCountReg_EN)
	  portalTop_lMemServer_reader_readers_0_compCountReg <= `BSV_ASSIGNMENT_DELAY
	      portalTop_lMemServer_reader_readers_0_compCountReg_D_IN;
	if (portalTop_lMemServer_reader_readers_0_compTagReg_EN)
	  portalTop_lMemServer_reader_readers_0_compTagReg <= `BSV_ASSIGNMENT_DELAY
	      portalTop_lMemServer_reader_readers_0_compTagReg_D_IN;
	if (portalTop_lMemServer_reader_readers_0_compTileReg_EN)
	  portalTop_lMemServer_reader_readers_0_compTileReg <= `BSV_ASSIGNMENT_DELAY
	      portalTop_lMemServer_reader_readers_0_compTileReg_D_IN;
	if (portalTop_lMemServer_reader_readers_0_cycle_cnt_EN)
	  portalTop_lMemServer_reader_readers_0_cycle_cnt <= `BSV_ASSIGNMENT_DELAY
	      portalTop_lMemServer_reader_readers_0_cycle_cnt_D_IN;
	if (portalTop_lMemServer_reader_readers_0_firstReg_EN)
	  portalTop_lMemServer_reader_readers_0_firstReg <= `BSV_ASSIGNMENT_DELAY
	      portalTop_lMemServer_reader_readers_0_firstReg_D_IN;
	if (portalTop_lMemServer_reader_readers_0_killv_0_EN)
	  portalTop_lMemServer_reader_readers_0_killv_0 <= `BSV_ASSIGNMENT_DELAY
	      portalTop_lMemServer_reader_readers_0_killv_0_D_IN;
	if (portalTop_lMemServer_reader_readers_0_killv_1_EN)
	  portalTop_lMemServer_reader_readers_0_killv_1 <= `BSV_ASSIGNMENT_DELAY
	      portalTop_lMemServer_reader_readers_0_killv_1_D_IN;
	if (portalTop_lMemServer_reader_readers_0_killv_2_EN)
	  portalTop_lMemServer_reader_readers_0_killv_2 <= `BSV_ASSIGNMENT_DELAY
	      portalTop_lMemServer_reader_readers_0_killv_2_D_IN;
	if (portalTop_lMemServer_reader_readers_0_killv_3_EN)
	  portalTop_lMemServer_reader_readers_0_killv_3 <= `BSV_ASSIGNMENT_DELAY
	      portalTop_lMemServer_reader_readers_0_killv_3_D_IN;
	if (portalTop_lMemServer_reader_readers_0_last_comp_EN)
	  portalTop_lMemServer_reader_readers_0_last_comp <= `BSV_ASSIGNMENT_DELAY
	      portalTop_lMemServer_reader_readers_0_last_comp_D_IN;
	if (portalTop_lMemServer_reader_readers_0_last_loadClient_EN)
	  portalTop_lMemServer_reader_readers_0_last_loadClient <= `BSV_ASSIGNMENT_DELAY
	      portalTop_lMemServer_reader_readers_0_last_loadClient_D_IN;
	if (portalTop_lMemServer_reader_readers_0_last_mmuResp_EN)
	  portalTop_lMemServer_reader_readers_0_last_mmuResp <= `BSV_ASSIGNMENT_DELAY
	      portalTop_lMemServer_reader_readers_0_last_mmuResp_D_IN;
	if (portalTop_lMemServer_reader_readers_0_last_readData_EN)
	  portalTop_lMemServer_reader_readers_0_last_readData <= `BSV_ASSIGNMENT_DELAY
	      portalTop_lMemServer_reader_readers_0_last_readData_D_IN;
	if (portalTop_lMemServer_reader_readers_0_last_readReq_EN)
	  portalTop_lMemServer_reader_readers_0_last_readReq <= `BSV_ASSIGNMENT_DELAY
	      portalTop_lMemServer_reader_readers_0_last_readReq_D_IN;
	if (portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_cnt_EN)
	  portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_cnt <= `BSV_ASSIGNMENT_DELAY
	      portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_cnt_D_IN;
	if (portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_s1_EN)
	  portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_s1 <= `BSV_ASSIGNMENT_DELAY
	      portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_s1_D_IN;
	if (portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_s2_EN)
	  portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_s2 <= `BSV_ASSIGNMENT_DELAY
	      portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_s2_D_IN;
	if (portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_cnt_EN)
	  portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_cnt <= `BSV_ASSIGNMENT_DELAY
	      portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_cnt_D_IN;
	if (portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_s1_EN)
	  portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_s1 <= `BSV_ASSIGNMENT_DELAY
	      portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_s1_D_IN;
	if (portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_s2_EN)
	  portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_s2 <= `BSV_ASSIGNMENT_DELAY
	      portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_s2_D_IN;
	if (portalTop_lMemServer_reader_readers_0_stopv_0_EN)
	  portalTop_lMemServer_reader_readers_0_stopv_0 <= `BSV_ASSIGNMENT_DELAY
	      portalTop_lMemServer_reader_readers_0_stopv_0_D_IN;
	if (portalTop_lMemServer_reader_readers_0_stopv_1_EN)
	  portalTop_lMemServer_reader_readers_0_stopv_1 <= `BSV_ASSIGNMENT_DELAY
	      portalTop_lMemServer_reader_readers_0_stopv_1_D_IN;
	if (portalTop_lMemServer_reader_readers_0_stopv_2_EN)
	  portalTop_lMemServer_reader_readers_0_stopv_2 <= `BSV_ASSIGNMENT_DELAY
	      portalTop_lMemServer_reader_readers_0_stopv_2_D_IN;
	if (portalTop_lMemServer_reader_readers_0_stopv_3_EN)
	  portalTop_lMemServer_reader_readers_0_stopv_3 <= `BSV_ASSIGNMENT_DELAY
	      portalTop_lMemServer_reader_readers_0_stopv_3_D_IN;
	if (portalTop_lMemServer_reader_readers_0_tag_gen_comp_state_EN)
	  portalTop_lMemServer_reader_readers_0_tag_gen_comp_state <= `BSV_ASSIGNMENT_DELAY
	      portalTop_lMemServer_reader_readers_0_tag_gen_comp_state_D_IN;
	if (portalTop_lMemServer_reader_readers_0_tag_gen_counter_cnt_EN)
	  portalTop_lMemServer_reader_readers_0_tag_gen_counter_cnt <= `BSV_ASSIGNMENT_DELAY
	      portalTop_lMemServer_reader_readers_0_tag_gen_counter_cnt_D_IN;
	if (portalTop_lMemServer_reader_readers_0_tag_gen_counter_positive_reg_EN)
	  portalTop_lMemServer_reader_readers_0_tag_gen_counter_positive_reg <= `BSV_ASSIGNMENT_DELAY
	      portalTop_lMemServer_reader_readers_0_tag_gen_counter_positive_reg_D_IN;
	if (portalTop_lMemServer_reader_readers_0_tag_gen_head_ptr_EN)
	  portalTop_lMemServer_reader_readers_0_tag_gen_head_ptr <= `BSV_ASSIGNMENT_DELAY
	      portalTop_lMemServer_reader_readers_0_tag_gen_head_ptr_D_IN;
	if (portalTop_lMemServer_reader_readers_0_tag_gen_inited_EN)
	  portalTop_lMemServer_reader_readers_0_tag_gen_inited <= `BSV_ASSIGNMENT_DELAY
	      portalTop_lMemServer_reader_readers_0_tag_gen_inited_D_IN;
	if (portalTop_lMemServer_reader_readers_0_tag_gen_tags_EN)
	  portalTop_lMemServer_reader_readers_0_tag_gen_tags <= `BSV_ASSIGNMENT_DELAY
	      portalTop_lMemServer_reader_readers_0_tag_gen_tags_D_IN;
	if (portalTop_lMemServer_reader_readers_0_tag_gen_tail_ptr_EN)
	  portalTop_lMemServer_reader_readers_0_tag_gen_tail_ptr <= `BSV_ASSIGNMENT_DELAY
	      portalTop_lMemServer_reader_readers_0_tag_gen_tail_ptr_D_IN;
	if (portalTop_lMemServer_reader_trafficAccum_EN)
	  portalTop_lMemServer_reader_trafficAccum <= `BSV_ASSIGNMENT_DELAY
	      portalTop_lMemServer_reader_trafficAccum_D_IN;
	if (portalTop_lMemServer_reader_trafficFSM_start_reg_EN)
	  portalTop_lMemServer_reader_trafficFSM_start_reg <= `BSV_ASSIGNMENT_DELAY
	      portalTop_lMemServer_reader_trafficFSM_start_reg_D_IN;
	if (portalTop_lMemServer_reader_trafficFSM_start_reg_1_EN)
	  portalTop_lMemServer_reader_trafficFSM_start_reg_1 <= `BSV_ASSIGNMENT_DELAY
	      portalTop_lMemServer_reader_trafficFSM_start_reg_1_D_IN;
	if (portalTop_lMemServer_reader_trafficFSM_state_can_overlap_EN)
	  portalTop_lMemServer_reader_trafficFSM_state_can_overlap <= `BSV_ASSIGNMENT_DELAY
	      portalTop_lMemServer_reader_trafficFSM_state_can_overlap_D_IN;
	if (portalTop_lMemServer_reader_trafficFSM_state_fired_EN)
	  portalTop_lMemServer_reader_trafficFSM_state_fired <= `BSV_ASSIGNMENT_DELAY
	      portalTop_lMemServer_reader_trafficFSM_state_fired_D_IN;
	if (portalTop_lMemServer_reader_trafficFSM_state_mkFSMstate_EN)
	  portalTop_lMemServer_reader_trafficFSM_state_mkFSMstate <= `BSV_ASSIGNMENT_DELAY
	      portalTop_lMemServer_reader_trafficFSM_state_mkFSMstate_D_IN;
	if (portalTop_lMemServer_reader_trafficPtr_EN)
	  portalTop_lMemServer_reader_trafficPtr <= `BSV_ASSIGNMENT_DELAY
	      portalTop_lMemServer_reader_trafficPtr_D_IN;
	if (portalTop_lMemServer_writer_dbgFSM_start_reg_EN)
	  portalTop_lMemServer_writer_dbgFSM_start_reg <= `BSV_ASSIGNMENT_DELAY
	      portalTop_lMemServer_writer_dbgFSM_start_reg_D_IN;
	if (portalTop_lMemServer_writer_dbgFSM_start_reg_1_EN)
	  portalTop_lMemServer_writer_dbgFSM_start_reg_1 <= `BSV_ASSIGNMENT_DELAY
	      portalTop_lMemServer_writer_dbgFSM_start_reg_1_D_IN;
	if (portalTop_lMemServer_writer_dbgFSM_state_can_overlap_EN)
	  portalTop_lMemServer_writer_dbgFSM_state_can_overlap <= `BSV_ASSIGNMENT_DELAY
	      portalTop_lMemServer_writer_dbgFSM_state_can_overlap_D_IN;
	if (portalTop_lMemServer_writer_dbgFSM_state_fired_EN)
	  portalTop_lMemServer_writer_dbgFSM_state_fired <= `BSV_ASSIGNMENT_DELAY
	      portalTop_lMemServer_writer_dbgFSM_state_fired_D_IN;
	if (portalTop_lMemServer_writer_dbgFSM_state_mkFSMstate_EN)
	  portalTop_lMemServer_writer_dbgFSM_state_mkFSMstate <= `BSV_ASSIGNMENT_DELAY
	      portalTop_lMemServer_writer_dbgFSM_state_mkFSMstate_D_IN;
	if (portalTop_lMemServer_writer_dbgPtr_EN)
	  portalTop_lMemServer_writer_dbgPtr <= `BSV_ASSIGNMENT_DELAY
	      portalTop_lMemServer_writer_dbgPtr_D_IN;
	if (portalTop_lMemServer_writer_trafficAccum_EN)
	  portalTop_lMemServer_writer_trafficAccum <= `BSV_ASSIGNMENT_DELAY
	      portalTop_lMemServer_writer_trafficAccum_D_IN;
	if (portalTop_lMemServer_writer_trafficFSM_start_reg_EN)
	  portalTop_lMemServer_writer_trafficFSM_start_reg <= `BSV_ASSIGNMENT_DELAY
	      portalTop_lMemServer_writer_trafficFSM_start_reg_D_IN;
	if (portalTop_lMemServer_writer_trafficFSM_start_reg_1_EN)
	  portalTop_lMemServer_writer_trafficFSM_start_reg_1 <= `BSV_ASSIGNMENT_DELAY
	      portalTop_lMemServer_writer_trafficFSM_start_reg_1_D_IN;
	if (portalTop_lMemServer_writer_trafficFSM_state_can_overlap_EN)
	  portalTop_lMemServer_writer_trafficFSM_state_can_overlap <= `BSV_ASSIGNMENT_DELAY
	      portalTop_lMemServer_writer_trafficFSM_state_can_overlap_D_IN;
	if (portalTop_lMemServer_writer_trafficFSM_state_fired_EN)
	  portalTop_lMemServer_writer_trafficFSM_state_fired <= `BSV_ASSIGNMENT_DELAY
	      portalTop_lMemServer_writer_trafficFSM_state_fired_D_IN;
	if (portalTop_lMemServer_writer_trafficFSM_state_mkFSMstate_EN)
	  portalTop_lMemServer_writer_trafficFSM_state_mkFSMstate <= `BSV_ASSIGNMENT_DELAY
	      portalTop_lMemServer_writer_trafficFSM_state_mkFSMstate_D_IN;
	if (portalTop_lMemServer_writer_trafficPtr_EN)
	  portalTop_lMemServer_writer_trafficPtr <= `BSV_ASSIGNMENT_DELAY
	      portalTop_lMemServer_writer_trafficPtr_D_IN;
	if (portalTop_lMemServer_writer_writers_0_beatCount_EN)
	  portalTop_lMemServer_writer_writers_0_beatCount <= `BSV_ASSIGNMENT_DELAY
	      portalTop_lMemServer_writer_writers_0_beatCount_D_IN;
	if (portalTop_lMemServer_writer_writers_0_burstReg_EN)
	  portalTop_lMemServer_writer_writers_0_burstReg <= `BSV_ASSIGNMENT_DELAY
	      portalTop_lMemServer_writer_writers_0_burstReg_D_IN;
	if (portalTop_lMemServer_writer_writers_0_cycle_cnt_EN)
	  portalTop_lMemServer_writer_writers_0_cycle_cnt <= `BSV_ASSIGNMENT_DELAY
	      portalTop_lMemServer_writer_writers_0_cycle_cnt_D_IN;
	if (portalTop_lMemServer_writer_writers_0_firstReg_EN)
	  portalTop_lMemServer_writer_writers_0_firstReg <= `BSV_ASSIGNMENT_DELAY
	      portalTop_lMemServer_writer_writers_0_firstReg_D_IN;
	if (portalTop_lMemServer_writer_writers_0_killv_0_EN)
	  portalTop_lMemServer_writer_writers_0_killv_0 <= `BSV_ASSIGNMENT_DELAY
	      portalTop_lMemServer_writer_writers_0_killv_0_D_IN;
	if (portalTop_lMemServer_writer_writers_0_killv_1_EN)
	  portalTop_lMemServer_writer_writers_0_killv_1 <= `BSV_ASSIGNMENT_DELAY
	      portalTop_lMemServer_writer_writers_0_killv_1_D_IN;
	if (portalTop_lMemServer_writer_writers_0_killv_2_EN)
	  portalTop_lMemServer_writer_writers_0_killv_2 <= `BSV_ASSIGNMENT_DELAY
	      portalTop_lMemServer_writer_writers_0_killv_2_D_IN;
	if (portalTop_lMemServer_writer_writers_0_killv_3_EN)
	  portalTop_lMemServer_writer_writers_0_killv_3 <= `BSV_ASSIGNMENT_DELAY
	      portalTop_lMemServer_writer_writers_0_killv_3_D_IN;
	if (portalTop_lMemServer_writer_writers_0_lastReg_EN)
	  portalTop_lMemServer_writer_writers_0_lastReg <= `BSV_ASSIGNMENT_DELAY
	      portalTop_lMemServer_writer_writers_0_lastReg_D_IN;
	if (portalTop_lMemServer_writer_writers_0_last_loadClient_EN)
	  portalTop_lMemServer_writer_writers_0_last_loadClient <= `BSV_ASSIGNMENT_DELAY
	      portalTop_lMemServer_writer_writers_0_last_loadClient_D_IN;
	if (portalTop_lMemServer_writer_writers_0_last_mmuResp_EN)
	  portalTop_lMemServer_writer_writers_0_last_mmuResp <= `BSV_ASSIGNMENT_DELAY
	      portalTop_lMemServer_writer_writers_0_last_mmuResp_D_IN;
	if (portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterA_cnt_EN)
	  portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterA_cnt <= `BSV_ASSIGNMENT_DELAY
	      portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterA_cnt_D_IN;
	if (portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterA_s1_EN)
	  portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterA_s1 <= `BSV_ASSIGNMENT_DELAY
	      portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterA_s1_D_IN;
	if (portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterB_cnt_EN)
	  portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterB_cnt <= `BSV_ASSIGNMENT_DELAY
	      portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterB_cnt_D_IN;
	if (portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterB_s1_EN)
	  portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterB_s1 <= `BSV_ASSIGNMENT_DELAY
	      portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterB_s1_D_IN;
	if (portalTop_lMemServer_writer_writers_0_stopv_0_EN)
	  portalTop_lMemServer_writer_writers_0_stopv_0 <= `BSV_ASSIGNMENT_DELAY
	      portalTop_lMemServer_writer_writers_0_stopv_0_D_IN;
	if (portalTop_lMemServer_writer_writers_0_stopv_1_EN)
	  portalTop_lMemServer_writer_writers_0_stopv_1 <= `BSV_ASSIGNMENT_DELAY
	      portalTop_lMemServer_writer_writers_0_stopv_1_D_IN;
	if (portalTop_lMemServer_writer_writers_0_stopv_2_EN)
	  portalTop_lMemServer_writer_writers_0_stopv_2 <= `BSV_ASSIGNMENT_DELAY
	      portalTop_lMemServer_writer_writers_0_stopv_2_D_IN;
	if (portalTop_lMemServer_writer_writers_0_stopv_3_EN)
	  portalTop_lMemServer_writer_writers_0_stopv_3 <= `BSV_ASSIGNMENT_DELAY
	      portalTop_lMemServer_writer_writers_0_stopv_3_D_IN;
	if (portalTop_lMemServer_writer_writers_0_tag_gen_comp_state_EN)
	  portalTop_lMemServer_writer_writers_0_tag_gen_comp_state <= `BSV_ASSIGNMENT_DELAY
	      portalTop_lMemServer_writer_writers_0_tag_gen_comp_state_D_IN;
	if (portalTop_lMemServer_writer_writers_0_tag_gen_counter_cnt_EN)
	  portalTop_lMemServer_writer_writers_0_tag_gen_counter_cnt <= `BSV_ASSIGNMENT_DELAY
	      portalTop_lMemServer_writer_writers_0_tag_gen_counter_cnt_D_IN;
	if (portalTop_lMemServer_writer_writers_0_tag_gen_counter_positive_reg_EN)
	  portalTop_lMemServer_writer_writers_0_tag_gen_counter_positive_reg <= `BSV_ASSIGNMENT_DELAY
	      portalTop_lMemServer_writer_writers_0_tag_gen_counter_positive_reg_D_IN;
	if (portalTop_lMemServer_writer_writers_0_tag_gen_head_ptr_EN)
	  portalTop_lMemServer_writer_writers_0_tag_gen_head_ptr <= `BSV_ASSIGNMENT_DELAY
	      portalTop_lMemServer_writer_writers_0_tag_gen_head_ptr_D_IN;
	if (portalTop_lMemServer_writer_writers_0_tag_gen_inited_EN)
	  portalTop_lMemServer_writer_writers_0_tag_gen_inited <= `BSV_ASSIGNMENT_DELAY
	      portalTop_lMemServer_writer_writers_0_tag_gen_inited_D_IN;
	if (portalTop_lMemServer_writer_writers_0_tag_gen_tags_EN)
	  portalTop_lMemServer_writer_writers_0_tag_gen_tags <= `BSV_ASSIGNMENT_DELAY
	      portalTop_lMemServer_writer_writers_0_tag_gen_tags_D_IN;
	if (portalTop_lMemServer_writer_writers_0_tag_gen_tail_ptr_EN)
	  portalTop_lMemServer_writer_writers_0_tag_gen_tail_ptr <= `BSV_ASSIGNMENT_DELAY
	      portalTop_lMemServer_writer_writers_0_tag_gen_tail_ptr_D_IN;
      end
  end

  // synopsys translate_off
  `ifdef BSV_NO_INITIAL_BLOCKS
  `else // not BSV_NO_INITIAL_BLOCKS
  initial
  begin
    interruptRequested_0 = 1'h0;
    interruptRequested_1 = 1'h0;
    interruptRequested_10 = 1'h0;
    interruptRequested_11 = 1'h0;
    interruptRequested_12 = 1'h0;
    interruptRequested_13 = 1'h0;
    interruptRequested_14 = 1'h0;
    interruptRequested_15 = 1'h0;
    interruptRequested_2 = 1'h0;
    interruptRequested_3 = 1'h0;
    interruptRequested_4 = 1'h0;
    interruptRequested_5 = 1'h0;
    interruptRequested_6 = 1'h0;
    interruptRequested_7 = 1'h0;
    interruptRequested_8 = 1'h0;
    interruptRequested_9 = 1'h0;
    portalTop_ctrl_mux_lastWriteDataSeen = 1'h0;
    portalTop_framework_ctrl_mux_rv_lastWriteDataSeen = 1'h0;
    portalTop_lMemServer_reader_dbgFSM_start_reg = 1'h0;
    portalTop_lMemServer_reader_dbgFSM_start_reg_1 = 1'h0;
    portalTop_lMemServer_reader_dbgFSM_state_can_overlap = 1'h0;
    portalTop_lMemServer_reader_dbgFSM_state_fired = 1'h0;
    portalTop_lMemServer_reader_dbgFSM_state_mkFSMstate = 3'h2;
    portalTop_lMemServer_reader_dbgPtr = 8'hAA;
    portalTop_lMemServer_reader_readers_0_beatCount = 32'hAAAAAAAA;
    portalTop_lMemServer_reader_readers_0_burstReg = 10'h2AA;
    portalTop_lMemServer_reader_readers_0_clientData_serverAdapterA_cnt =
	3'h2;
    portalTop_lMemServer_reader_readers_0_clientData_serverAdapterA_s1 = 2'h2;
    portalTop_lMemServer_reader_readers_0_clientData_serverAdapterA_s2 = 2'h2;
    portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_cnt =
	3'h2;
    portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_s1 = 2'h2;
    portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_s2 = 2'h2;
    portalTop_lMemServer_reader_readers_0_compClientReg = 1'h0;
    portalTop_lMemServer_reader_readers_0_compCountReg = 10'h2AA;
    portalTop_lMemServer_reader_readers_0_compTagReg = 4'hA;
    portalTop_lMemServer_reader_readers_0_compTileReg = 2'h2;
    portalTop_lMemServer_reader_readers_0_cycle_cnt = 64'hAAAAAAAAAAAAAAAA;
    portalTop_lMemServer_reader_readers_0_firstReg = 1'h0;
    portalTop_lMemServer_reader_readers_0_killv_0 = 1'h0;
    portalTop_lMemServer_reader_readers_0_killv_1 = 1'h0;
    portalTop_lMemServer_reader_readers_0_killv_2 = 1'h0;
    portalTop_lMemServer_reader_readers_0_killv_3 = 1'h0;
    portalTop_lMemServer_reader_readers_0_last_comp = 64'hAAAAAAAAAAAAAAAA;
    portalTop_lMemServer_reader_readers_0_last_loadClient =
	64'hAAAAAAAAAAAAAAAA;
    portalTop_lMemServer_reader_readers_0_last_mmuResp = 64'hAAAAAAAAAAAAAAAA;
    portalTop_lMemServer_reader_readers_0_last_readData =
	64'hAAAAAAAAAAAAAAAA;
    portalTop_lMemServer_reader_readers_0_last_readReq = 64'hAAAAAAAAAAAAAAAA;
    portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_cnt =
	3'h2;
    portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_s1 =
	2'h2;
    portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_s2 =
	2'h2;
    portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_cnt =
	3'h2;
    portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_s1 =
	2'h2;
    portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_s2 =
	2'h2;
    portalTop_lMemServer_reader_readers_0_stopv_0 = 1'h0;
    portalTop_lMemServer_reader_readers_0_stopv_1 = 1'h0;
    portalTop_lMemServer_reader_readers_0_stopv_2 = 1'h0;
    portalTop_lMemServer_reader_readers_0_stopv_3 = 1'h0;
    portalTop_lMemServer_reader_readers_0_tag_gen_comp_state = 16'hAAAA;
    portalTop_lMemServer_reader_readers_0_tag_gen_counter_cnt = 5'h0A;
    portalTop_lMemServer_reader_readers_0_tag_gen_counter_positive_reg = 1'h0;
    portalTop_lMemServer_reader_readers_0_tag_gen_head_ptr = 4'hA;
    portalTop_lMemServer_reader_readers_0_tag_gen_inited = 1'h0;
    portalTop_lMemServer_reader_readers_0_tag_gen_tags = 16'hAAAA;
    portalTop_lMemServer_reader_readers_0_tag_gen_tail_ptr = 4'hA;
    portalTop_lMemServer_reader_trafficAccum = 64'hAAAAAAAAAAAAAAAA;
    portalTop_lMemServer_reader_trafficFSM_start_reg = 1'h0;
    portalTop_lMemServer_reader_trafficFSM_start_reg_1 = 1'h0;
    portalTop_lMemServer_reader_trafficFSM_state_can_overlap = 1'h0;
    portalTop_lMemServer_reader_trafficFSM_state_fired = 1'h0;
    portalTop_lMemServer_reader_trafficFSM_state_mkFSMstate = 3'h2;
    portalTop_lMemServer_reader_trafficPtr = 8'hAA;
    portalTop_lMemServer_writer_dbgFSM_start_reg = 1'h0;
    portalTop_lMemServer_writer_dbgFSM_start_reg_1 = 1'h0;
    portalTop_lMemServer_writer_dbgFSM_state_can_overlap = 1'h0;
    portalTop_lMemServer_writer_dbgFSM_state_fired = 1'h0;
    portalTop_lMemServer_writer_dbgFSM_state_mkFSMstate = 3'h2;
    portalTop_lMemServer_writer_dbgPtr = 8'hAA;
    portalTop_lMemServer_writer_trafficAccum = 64'hAAAAAAAAAAAAAAAA;
    portalTop_lMemServer_writer_trafficFSM_start_reg = 1'h0;
    portalTop_lMemServer_writer_trafficFSM_start_reg_1 = 1'h0;
    portalTop_lMemServer_writer_trafficFSM_state_can_overlap = 1'h0;
    portalTop_lMemServer_writer_trafficFSM_state_fired = 1'h0;
    portalTop_lMemServer_writer_trafficFSM_state_mkFSMstate = 3'h2;
    portalTop_lMemServer_writer_trafficPtr = 8'hAA;
    portalTop_lMemServer_writer_writers_0_beatCount = 32'hAAAAAAAA;
    portalTop_lMemServer_writer_writers_0_burstReg = 10'h2AA;
    portalTop_lMemServer_writer_writers_0_cycle_cnt = 64'hAAAAAAAAAAAAAAAA;
    portalTop_lMemServer_writer_writers_0_firstReg = 1'h0;
    portalTop_lMemServer_writer_writers_0_killv_0 = 1'h0;
    portalTop_lMemServer_writer_writers_0_killv_1 = 1'h0;
    portalTop_lMemServer_writer_writers_0_killv_2 = 1'h0;
    portalTop_lMemServer_writer_writers_0_killv_3 = 1'h0;
    portalTop_lMemServer_writer_writers_0_lastReg = 1'h0;
    portalTop_lMemServer_writer_writers_0_last_loadClient =
	64'hAAAAAAAAAAAAAAAA;
    portalTop_lMemServer_writer_writers_0_last_mmuResp = 64'hAAAAAAAAAAAAAAAA;
    portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterA_cnt = 3'h2;
    portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterA_s1 = 2'h2;
    portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterB_cnt = 3'h2;
    portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterB_s1 = 2'h2;
    portalTop_lMemServer_writer_writers_0_stopv_0 = 1'h0;
    portalTop_lMemServer_writer_writers_0_stopv_1 = 1'h0;
    portalTop_lMemServer_writer_writers_0_stopv_2 = 1'h0;
    portalTop_lMemServer_writer_writers_0_stopv_3 = 1'h0;
    portalTop_lMemServer_writer_writers_0_tag_gen_comp_state = 16'hAAAA;
    portalTop_lMemServer_writer_writers_0_tag_gen_counter_cnt = 5'h0A;
    portalTop_lMemServer_writer_writers_0_tag_gen_counter_positive_reg = 1'h0;
    portalTop_lMemServer_writer_writers_0_tag_gen_head_ptr = 4'hA;
    portalTop_lMemServer_writer_writers_0_tag_gen_inited = 1'h0;
    portalTop_lMemServer_writer_writers_0_tag_gen_tags = 16'hAAAA;
    portalTop_lMemServer_writer_writers_0_tag_gen_tail_ptr = 4'hA;
  end
  `endif // BSV_NO_INITIAL_BLOCKS
  // synopsys translate_on

  // handling of system tasks

  // synopsys translate_off
  always@(negedge host_pcieHostTop_ep7_CLK_epPortalClock or
	  negedge host_pcieHostTop_ep7_CLK_epPcieClock)
  begin
    #0;
    if (host_pcieHostTop_ep7_RST_N_epPortalReset != `BSV_RESET_VALUE)
      if (portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_s2[1] &&
	  !portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_outDataCore_FULL_N)
	$display("ERROR: %m: mkBRAMSeverAdapter overrun");
    if (host_pcieHostTop_ep7_RST_N_epPortalReset != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_portalTop_lMemServer_reader_readers_0_read_data &&
	  portalTop_lMemServer_reader_readers_0_clientBurstLen_D_OUT_1[10] &&
	  portalTop_lMemServer_reader_readers_0_clientBurstLen_D_OUT_1[9:0] !=
	  10'd1)
	$display("rename_tag=%d tag=%d burstLen=%d last=%d",
		 portalTop_lMemServer_reader_readers_0_serverData_D_OUT[6:1],
		 portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_outData_outData_wget[23:18],
		 portalTop_lMemServer_reader_readers_0_clientBurstLen_D_OUT_1[9:0],
		 portalTop_lMemServer_reader_readers_0_clientBurstLen_D_OUT_1[10]);
    if (host_pcieHostTop_ep7_RST_N_epPortalReset != `BSV_RESET_VALUE)
      if (portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_s2[1] &&
	  !portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_outDataCore_FULL_N)
	$display("ERROR: %m: mkBRAMSeverAdapter overrun");
    if (host_pcieHostTop_ep7_RST_N_epPortalReset != `BSV_RESET_VALUE)
      if (portalTop_lMemServer_reader_readers_0_clientData_serverAdapterA_s2[1] &&
	  !portalTop_lMemServer_reader_readers_0_clientData_serverAdapterA_outDataCore_FULL_N)
	$display("ERROR: %m: mkBRAMSeverAdapter overrun");
    if (host_pcieHostTop_ep7_RST_N_epPortalReset != `BSV_RESET_VALUE)
      if (portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_s2[1] &&
	  !portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_outDataCore_FULL_N)
	$display("ERROR: %m: mkBRAMSeverAdapter overrun");
    if (host_pcieHostTop_ep7_RST_N_epPortalReset != `BSV_RESET_VALUE)
      if (portalTop_lMemServer_reader_trafficFSM_state_mkFSMstate == 3'd1 &&
	  (WILL_FIRE_RL_portalTop_lMemServer_reader_trafficFSM_action_l169c10 ||
	   portalTop_lMemServer_reader_trafficFSM_state_mkFSMstate == 3'd3 ||
	   WILL_FIRE_RL_portalTop_lMemServer_reader_trafficFSM_action_l173c17))
	$display("Error: \"/home/seshan/fpga_test_reference/connectal/bsv/MemServer.bsv\", line 168, column 22: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_portalTop_lMemServer_reader_trafficFSM_action_f_init_l168c7] and\n  [RL_portalTop_lMemServer_reader_trafficFSM_action_l169c10,\n  RL_portalTop_lMemServer_reader_trafficFSM_action_f_update_l168c7,\n  RL_portalTop_lMemServer_reader_trafficFSM_action_l173c17] ) fired in the\n  same clock cycle.\n");
    if (host_pcieHostTop_ep7_RST_N_epPortalReset != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_portalTop_lMemServer_reader_trafficFSM_action_l169c10 &&
	  (portalTop_lMemServer_reader_trafficFSM_state_mkFSMstate == 3'd3 ||
	   WILL_FIRE_RL_portalTop_lMemServer_reader_trafficFSM_action_l173c17))
	$display("Error: \"/home/seshan/fpga_test_reference/connectal/bsv/MemServer.bsv\", line 169, column 10: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_portalTop_lMemServer_reader_trafficFSM_action_l169c10] and\n  [RL_portalTop_lMemServer_reader_trafficFSM_action_f_update_l168c7,\n  RL_portalTop_lMemServer_reader_trafficFSM_action_l173c17] ) fired in the\n  same clock cycle.\n");
    if (host_pcieHostTop_ep7_RST_N_epPortalReset != `BSV_RESET_VALUE)
      if (portalTop_lMemServer_reader_trafficFSM_state_mkFSMstate == 3'd3 &&
	  WILL_FIRE_RL_portalTop_lMemServer_reader_trafficFSM_action_l173c17)
	$display("Error: \"/home/seshan/fpga_test_reference/connectal/bsv/MemServer.bsv\", line 168, column 86: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_portalTop_lMemServer_reader_trafficFSM_action_f_update_l168c7] and\n  [RL_portalTop_lMemServer_reader_trafficFSM_action_l173c17] ) fired in the\n  same clock cycle.\n");
    if (host_pcieHostTop_ep7_RST_N_epPortalReset != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_portalTop_lMemServer_reader_trafficFSM_action_l167c20 &&
	  (portalTop_lMemServer_reader_trafficFSM_state_mkFSMstate == 3'd1 ||
	   WILL_FIRE_RL_portalTop_lMemServer_reader_trafficFSM_action_l169c10 ||
	   portalTop_lMemServer_reader_trafficFSM_state_mkFSMstate == 3'd3 ||
	   WILL_FIRE_RL_portalTop_lMemServer_reader_trafficFSM_action_l173c17))
	$display("Error: \"/home/seshan/fpga_test_reference/connectal/bsv/MemServer.bsv\", line 167, column 20: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_portalTop_lMemServer_reader_trafficFSM_action_l167c20] and\n  [RL_portalTop_lMemServer_reader_trafficFSM_action_f_init_l168c7,\n  RL_portalTop_lMemServer_reader_trafficFSM_action_l169c10,\n  RL_portalTop_lMemServer_reader_trafficFSM_action_f_update_l168c7,\n  RL_portalTop_lMemServer_reader_trafficFSM_action_l173c17] ) fired in the\n  same clock cycle.\n");
    if (host_pcieHostTop_ep7_RST_N_epPortalReset != `BSV_RESET_VALUE)
      if (portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterA_s1[1] &&
	  !portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterA_outDataCore_FULL_N)
	$display("ERROR: %m: mkBRAMSeverAdapter overrun");
    if (host_pcieHostTop_ep7_RST_N_epPortalReset != `BSV_RESET_VALUE)
      if (portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterB_s1[1] &&
	  !portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterB_outDataCore_FULL_N)
	$display("ERROR: %m: mkBRAMSeverAdapter overrun");
    if (host_pcieHostTop_ep7_RST_N_epPortalReset != `BSV_RESET_VALUE)
      if (portalTop_lMemServer_writer_trafficFSM_state_mkFSMstate == 3'd1 &&
	  (WILL_FIRE_RL_portalTop_lMemServer_writer_trafficFSM_action_l253c10 ||
	   portalTop_lMemServer_writer_trafficFSM_state_mkFSMstate == 3'd3 ||
	   WILL_FIRE_RL_portalTop_lMemServer_writer_trafficFSM_action_l257c17))
	$display("Error: \"/home/seshan/fpga_test_reference/connectal/bsv/MemServer.bsv\", line 252, column 22: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_portalTop_lMemServer_writer_trafficFSM_action_f_init_l252c7] and\n  [RL_portalTop_lMemServer_writer_trafficFSM_action_l253c10,\n  RL_portalTop_lMemServer_writer_trafficFSM_action_f_update_l252c7,\n  RL_portalTop_lMemServer_writer_trafficFSM_action_l257c17] ) fired in the\n  same clock cycle.\n");
    if (host_pcieHostTop_ep7_RST_N_epPortalReset != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_portalTop_lMemServer_writer_trafficFSM_action_l253c10 &&
	  (portalTop_lMemServer_writer_trafficFSM_state_mkFSMstate == 3'd3 ||
	   WILL_FIRE_RL_portalTop_lMemServer_writer_trafficFSM_action_l257c17))
	$display("Error: \"/home/seshan/fpga_test_reference/connectal/bsv/MemServer.bsv\", line 253, column 10: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_portalTop_lMemServer_writer_trafficFSM_action_l253c10] and\n  [RL_portalTop_lMemServer_writer_trafficFSM_action_f_update_l252c7,\n  RL_portalTop_lMemServer_writer_trafficFSM_action_l257c17] ) fired in the\n  same clock cycle.\n");
    if (host_pcieHostTop_ep7_RST_N_epPortalReset != `BSV_RESET_VALUE)
      if (portalTop_lMemServer_writer_trafficFSM_state_mkFSMstate == 3'd3 &&
	  WILL_FIRE_RL_portalTop_lMemServer_writer_trafficFSM_action_l257c17)
	$display("Error: \"/home/seshan/fpga_test_reference/connectal/bsv/MemServer.bsv\", line 252, column 86: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_portalTop_lMemServer_writer_trafficFSM_action_f_update_l252c7] and\n  [RL_portalTop_lMemServer_writer_trafficFSM_action_l257c17] ) fired in the\n  same clock cycle.\n");
    if (host_pcieHostTop_ep7_RST_N_epPortalReset != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_portalTop_lMemServer_writer_trafficFSM_action_l251c20 &&
	  (portalTop_lMemServer_writer_trafficFSM_state_mkFSMstate == 3'd1 ||
	   WILL_FIRE_RL_portalTop_lMemServer_writer_trafficFSM_action_l253c10 ||
	   portalTop_lMemServer_writer_trafficFSM_state_mkFSMstate == 3'd3 ||
	   WILL_FIRE_RL_portalTop_lMemServer_writer_trafficFSM_action_l257c17))
	$display("Error: \"/home/seshan/fpga_test_reference/connectal/bsv/MemServer.bsv\", line 251, column 20: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_portalTop_lMemServer_writer_trafficFSM_action_l251c20] and\n  [RL_portalTop_lMemServer_writer_trafficFSM_action_f_init_l252c7,\n  RL_portalTop_lMemServer_writer_trafficFSM_action_l253c10,\n  RL_portalTop_lMemServer_writer_trafficFSM_action_f_update_l252c7,\n  RL_portalTop_lMemServer_writer_trafficFSM_action_l257c17] ) fired in the\n  same clock cycle.\n");
    if (host_pcieHostTop_ep7_RST_N_epPortalReset != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_portalTop_lMemServer_reader_dbgFSM_action_f_init_l157c7 &&
	  (WILL_FIRE_RL_portalTop_lMemServer_reader_dbgFSM_action_l158c10 ||
	   portalTop_lMemServer_reader_dbgFSM_state_mkFSMstate == 3'd2))
	$display("Error: \"/home/seshan/fpga_test_reference/connectal/bsv/MemServer.bsv\", line 157, column 18: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_portalTop_lMemServer_reader_dbgFSM_action_f_init_l157c7] and\n  [RL_portalTop_lMemServer_reader_dbgFSM_action_l158c10,\n  RL_portalTop_lMemServer_reader_dbgFSM_action_f_update_l157c7] ) fired in the\n  same clock cycle.\n");
    if (host_pcieHostTop_ep7_RST_N_epPortalReset != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_portalTop_lMemServer_reader_dbgFSM_action_l158c10 &&
	  portalTop_lMemServer_reader_dbgFSM_state_mkFSMstate == 3'd2)
	$display("Error: \"/home/seshan/fpga_test_reference/connectal/bsv/MemServer.bsv\", line 158, column 10: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_portalTop_lMemServer_reader_dbgFSM_action_l158c10] and\n  [RL_portalTop_lMemServer_reader_dbgFSM_action_f_update_l157c7] ) fired in\n  the same clock cycle.\n");
    if (host_pcieHostTop_ep7_RST_N_epPortalReset != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_portalTop_lMemServer_writer_dbgFSM_action_f_init_l241c7 &&
	  (WILL_FIRE_RL_portalTop_lMemServer_writer_dbgFSM_action_l242c10 ||
	   portalTop_lMemServer_writer_dbgFSM_state_mkFSMstate == 3'd2))
	$display("Error: \"/home/seshan/fpga_test_reference/connectal/bsv/MemServer.bsv\", line 241, column 18: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_portalTop_lMemServer_writer_dbgFSM_action_f_init_l241c7] and\n  [RL_portalTop_lMemServer_writer_dbgFSM_action_l242c10,\n  RL_portalTop_lMemServer_writer_dbgFSM_action_f_update_l241c7] ) fired in the\n  same clock cycle.\n");
    if (host_pcieHostTop_ep7_RST_N_epPortalReset != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_portalTop_lMemServer_writer_dbgFSM_action_l242c10 &&
	  portalTop_lMemServer_writer_dbgFSM_state_mkFSMstate == 3'd2)
	$display("Error: \"/home/seshan/fpga_test_reference/connectal/bsv/MemServer.bsv\", line 242, column 10: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_portalTop_lMemServer_writer_dbgFSM_action_l242c10] and\n  [RL_portalTop_lMemServer_writer_dbgFSM_action_f_update_l241c7] ) fired in\n  the same clock cycle.\n");
    if (host_pcieHostTop_ep7_RST_N_epPortalReset != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_portalTop_ctrl_mux_req_ar &&
	  portalTop_ctrl_mux_req_ars_D_OUT[15:6] > 10'd4 &&
	  portalTop_ctrl_mux_rs_D_OUT == 1'd0)
	$display("**** \n\n mkPhysMemSlaveMux.readReq len=%d \n\n ****",
		 portalTop_ctrl_mux_req_ars_D_OUT[15:6]);
    if (host_pcieHostTop_ep7_RST_N_epPortalReset != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_portalTop_ctrl_mux_req_aw &&
	  portalTop_ctrl_mux_req_aws_D_OUT[15:6] > 10'd4 &&
	  portalTop_ctrl_mux_ws_D_OUT == 1'd0)
	$display("**** \n\n mkPhysMemSlaveMux.writeReq len=%d \n\n ****",
		 portalTop_ctrl_mux_req_aws_D_OUT[15:6]);
    if (host_pcieHostTop_ep7_RST_N_epPcieReset != `BSV_RESET_VALUE)
      if (host_pcieHostTop_ep7_RST_N_epPortalReset != `BSV_RESET_VALUE)
	if (host_pcieHostTop_pciehost_RDY_master_read_client_readReq_get &&
	    portalTop_ctrl_mux_req_ars_FULL_N &&
	    portalTop_ctrl_mux_rs_FULL_N &&
	    host_pcieHostTop_pciehost_master_read_client_readReq_get[15:6] >
	    10'd4)
	  $display("**** \n\n mkPhysMemSlaveMux.readReq len=%d \n\n ****",
		   host_pcieHostTop_pciehost_master_read_client_readReq_get[15:6]);
    if (host_pcieHostTop_ep7_RST_N_epPcieReset != `BSV_RESET_VALUE)
      if (host_pcieHostTop_ep7_RST_N_epPortalReset != `BSV_RESET_VALUE)
	if (WILL_FIRE_RL_csw_2_mkConnectionGetPut &&
	    host_pcieHostTop_pciehost_master_write_client_writeReq_get[15:6] >
	    10'd4)
	  $display("**** \n\n mkPhysMemSlaveMux.writeReq len=%d \n\n ****",
		   host_pcieHostTop_pciehost_master_write_client_writeReq_get[15:6]);
  end
  // synopsys translate_on
endmodule  // mkPcieTop

