{
    "code": "```verilog\nmodule TopModule (\n    input logic clk,       // Clock signal, active on the positive edge\n    input logic d,         // Data input for the D flip-flop\n    output logic q         // Output of the D flip-flop\n);\n\n    always @(posedge clk) begin\n        q <= d;\n    end\n\nendmodule\n```",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "S"
    }
}