|vlc_transmit
clk => clk.IN6
reset => reset.IN5
rx_data => rx_data.IN1
DACLK <= Fre_Division:Fre_Division_m0.CP_out
data_out[0] <= add_CP:add_CP_m.data_out
data_out[1] <= add_CP:add_CP_m.data_out
data_out[2] <= add_CP:add_CP_m.data_out
data_out[3] <= add_CP:add_CP_m.data_out
data_out[4] <= add_CP:add_CP_m.data_out
data_out[5] <= add_CP:add_CP_m.data_out
data_out[6] <= add_CP:add_CP_m.data_out
data_out[7] <= add_CP:add_CP_m.data_out


|vlc_transmit|Fre_Division:Fre_Division_m0
CP_in => CP_out~reg0.CLK
CP_in => clk_cnt[0].CLK
CP_in => clk_cnt[1].CLK
CP_in => clk_cnt[2].CLK
CP_in => clk_cnt[3].CLK
CP_in => clk_cnt[4].CLK
CP_in => clk_cnt[5].CLK
CP_in => clk_cnt[6].CLK
CP_in => clk_cnt[7].CLK
CP_in => clk_cnt[8].CLK
CP_in => clk_cnt[9].CLK
CP_in => clk_cnt[10].CLK
CP_in => clk_cnt[11].CLK
CP_in => clk_cnt[12].CLK
CP_in => clk_cnt[13].CLK
CP_in => clk_cnt[14].CLK
CP_in => clk_cnt[15].CLK
reset => clk_cnt[0].ACLR
reset => clk_cnt[1].ACLR
reset => clk_cnt[2].ACLR
reset => clk_cnt[3].ACLR
reset => clk_cnt[4].ACLR
reset => clk_cnt[5].ACLR
reset => clk_cnt[6].ACLR
reset => clk_cnt[7].ACLR
reset => clk_cnt[8].ACLR
reset => clk_cnt[9].ACLR
reset => clk_cnt[10].ACLR
reset => clk_cnt[11].ACLR
reset => clk_cnt[12].ACLR
reset => clk_cnt[13].ACLR
reset => clk_cnt[14].ACLR
reset => clk_cnt[15].ACLR
reset => CP_out~reg0.ACLR
fre_div[0] => ~NO_FANOUT~
fre_div[1] => Add0.IN30
fre_div[2] => Add0.IN29
fre_div[3] => Add0.IN28
fre_div[4] => Add0.IN27
fre_div[5] => Add0.IN26
fre_div[6] => Add0.IN25
fre_div[7] => Add0.IN24
fre_div[8] => Add0.IN23
fre_div[9] => Add0.IN22
fre_div[10] => Add0.IN21
fre_div[11] => Add0.IN20
fre_div[12] => Add0.IN19
fre_div[13] => Add0.IN18
fre_div[14] => Add0.IN17
fre_div[15] => Add0.IN16
CP_out <= CP_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|vlc_transmit|new_reset:new_reset_m
clk => clk_reset~reg0.CLK
clk => reset_n~reg0.CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
reset => clk_reset~reg0.ACLR
reset => reset_n~reg0.ACLR
reset => cnt[0].ACLR
reset => cnt[1].ACLR
reset => cnt[2].ACLR
reset => cnt[3].ACLR
reset => cnt[4].ACLR
reset_n <= reset_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk_reset <= clk_reset~reg0.DB_MAX_OUTPUT_PORT_TYPE


|vlc_transmit|Fre_Division:Fre_Division_m4
CP_in => CP_out~reg0.CLK
CP_in => clk_cnt[0].CLK
CP_in => clk_cnt[1].CLK
CP_in => clk_cnt[2].CLK
CP_in => clk_cnt[3].CLK
CP_in => clk_cnt[4].CLK
CP_in => clk_cnt[5].CLK
CP_in => clk_cnt[6].CLK
CP_in => clk_cnt[7].CLK
CP_in => clk_cnt[8].CLK
CP_in => clk_cnt[9].CLK
CP_in => clk_cnt[10].CLK
CP_in => clk_cnt[11].CLK
CP_in => clk_cnt[12].CLK
CP_in => clk_cnt[13].CLK
CP_in => clk_cnt[14].CLK
CP_in => clk_cnt[15].CLK
reset => clk_cnt[0].ACLR
reset => clk_cnt[1].ACLR
reset => clk_cnt[2].ACLR
reset => clk_cnt[3].ACLR
reset => clk_cnt[4].ACLR
reset => clk_cnt[5].ACLR
reset => clk_cnt[6].ACLR
reset => clk_cnt[7].ACLR
reset => clk_cnt[8].ACLR
reset => clk_cnt[9].ACLR
reset => clk_cnt[10].ACLR
reset => clk_cnt[11].ACLR
reset => clk_cnt[12].ACLR
reset => clk_cnt[13].ACLR
reset => clk_cnt[14].ACLR
reset => clk_cnt[15].ACLR
reset => CP_out~reg0.ACLR
fre_div[0] => ~NO_FANOUT~
fre_div[1] => Add0.IN30
fre_div[2] => Add0.IN29
fre_div[3] => Add0.IN28
fre_div[4] => Add0.IN27
fre_div[5] => Add0.IN26
fre_div[6] => Add0.IN25
fre_div[7] => Add0.IN24
fre_div[8] => Add0.IN23
fre_div[9] => Add0.IN22
fre_div[10] => Add0.IN21
fre_div[11] => Add0.IN20
fre_div[12] => Add0.IN19
fre_div[13] => Add0.IN18
fre_div[14] => Add0.IN17
fre_div[15] => Add0.IN16
CP_out <= CP_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|vlc_transmit|Fre_Division:Fre_Division_m1
CP_in => CP_out~reg0.CLK
CP_in => clk_cnt[0].CLK
CP_in => clk_cnt[1].CLK
CP_in => clk_cnt[2].CLK
CP_in => clk_cnt[3].CLK
CP_in => clk_cnt[4].CLK
CP_in => clk_cnt[5].CLK
CP_in => clk_cnt[6].CLK
CP_in => clk_cnt[7].CLK
CP_in => clk_cnt[8].CLK
CP_in => clk_cnt[9].CLK
CP_in => clk_cnt[10].CLK
CP_in => clk_cnt[11].CLK
CP_in => clk_cnt[12].CLK
CP_in => clk_cnt[13].CLK
CP_in => clk_cnt[14].CLK
CP_in => clk_cnt[15].CLK
reset => clk_cnt[0].ACLR
reset => clk_cnt[1].ACLR
reset => clk_cnt[2].ACLR
reset => clk_cnt[3].ACLR
reset => clk_cnt[4].ACLR
reset => clk_cnt[5].ACLR
reset => clk_cnt[6].ACLR
reset => clk_cnt[7].ACLR
reset => clk_cnt[8].ACLR
reset => clk_cnt[9].ACLR
reset => clk_cnt[10].ACLR
reset => clk_cnt[11].ACLR
reset => clk_cnt[12].ACLR
reset => clk_cnt[13].ACLR
reset => clk_cnt[14].ACLR
reset => clk_cnt[15].ACLR
reset => CP_out~reg0.ACLR
fre_div[0] => ~NO_FANOUT~
fre_div[1] => Add0.IN30
fre_div[2] => Add0.IN29
fre_div[3] => Add0.IN28
fre_div[4] => Add0.IN27
fre_div[5] => Add0.IN26
fre_div[6] => Add0.IN25
fre_div[7] => Add0.IN24
fre_div[8] => Add0.IN23
fre_div[9] => Add0.IN22
fre_div[10] => Add0.IN21
fre_div[11] => Add0.IN20
fre_div[12] => Add0.IN19
fre_div[13] => Add0.IN18
fre_div[14] => Add0.IN17
fre_div[15] => Add0.IN16
CP_out <= CP_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|vlc_transmit|clk_800kHz:clk_800kHz_m
areset => areset.IN1
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|vlc_transmit|clk_800kHz:clk_800kHz_m|altpll:altpll_component
inclk[0] => clk_800kHz_altpll:auto_generated.inclk[0]
inclk[1] => clk_800kHz_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => clk_800kHz_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= clk_800kHz_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|vlc_transmit|clk_800kHz:clk_800kHz_m|altpll:altpll_component|clk_800kHz_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|vlc_transmit|Fre_Division:Fre_Division_m2
CP_in => CP_out~reg0.CLK
CP_in => clk_cnt[0].CLK
CP_in => clk_cnt[1].CLK
CP_in => clk_cnt[2].CLK
CP_in => clk_cnt[3].CLK
CP_in => clk_cnt[4].CLK
CP_in => clk_cnt[5].CLK
CP_in => clk_cnt[6].CLK
CP_in => clk_cnt[7].CLK
CP_in => clk_cnt[8].CLK
CP_in => clk_cnt[9].CLK
CP_in => clk_cnt[10].CLK
CP_in => clk_cnt[11].CLK
CP_in => clk_cnt[12].CLK
CP_in => clk_cnt[13].CLK
CP_in => clk_cnt[14].CLK
CP_in => clk_cnt[15].CLK
reset => clk_cnt[0].ACLR
reset => clk_cnt[1].ACLR
reset => clk_cnt[2].ACLR
reset => clk_cnt[3].ACLR
reset => clk_cnt[4].ACLR
reset => clk_cnt[5].ACLR
reset => clk_cnt[6].ACLR
reset => clk_cnt[7].ACLR
reset => clk_cnt[8].ACLR
reset => clk_cnt[9].ACLR
reset => clk_cnt[10].ACLR
reset => clk_cnt[11].ACLR
reset => clk_cnt[12].ACLR
reset => clk_cnt[13].ACLR
reset => clk_cnt[14].ACLR
reset => clk_cnt[15].ACLR
reset => CP_out~reg0.ACLR
fre_div[0] => ~NO_FANOUT~
fre_div[1] => Add0.IN30
fre_div[2] => Add0.IN29
fre_div[3] => Add0.IN28
fre_div[4] => Add0.IN27
fre_div[5] => Add0.IN26
fre_div[6] => Add0.IN25
fre_div[7] => Add0.IN24
fre_div[8] => Add0.IN23
fre_div[9] => Add0.IN22
fre_div[10] => Add0.IN21
fre_div[11] => Add0.IN20
fre_div[12] => Add0.IN19
fre_div[13] => Add0.IN18
fre_div[14] => Add0.IN17
fre_div[15] => Add0.IN16
CP_out <= CP_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|vlc_transmit|Fre_Division:Fre_Division_m3
CP_in => CP_out~reg0.CLK
CP_in => clk_cnt[0].CLK
CP_in => clk_cnt[1].CLK
CP_in => clk_cnt[2].CLK
CP_in => clk_cnt[3].CLK
CP_in => clk_cnt[4].CLK
CP_in => clk_cnt[5].CLK
CP_in => clk_cnt[6].CLK
CP_in => clk_cnt[7].CLK
CP_in => clk_cnt[8].CLK
CP_in => clk_cnt[9].CLK
CP_in => clk_cnt[10].CLK
CP_in => clk_cnt[11].CLK
CP_in => clk_cnt[12].CLK
CP_in => clk_cnt[13].CLK
CP_in => clk_cnt[14].CLK
CP_in => clk_cnt[15].CLK
reset => clk_cnt[0].ACLR
reset => clk_cnt[1].ACLR
reset => clk_cnt[2].ACLR
reset => clk_cnt[3].ACLR
reset => clk_cnt[4].ACLR
reset => clk_cnt[5].ACLR
reset => clk_cnt[6].ACLR
reset => clk_cnt[7].ACLR
reset => clk_cnt[8].ACLR
reset => clk_cnt[9].ACLR
reset => clk_cnt[10].ACLR
reset => clk_cnt[11].ACLR
reset => clk_cnt[12].ACLR
reset => clk_cnt[13].ACLR
reset => clk_cnt[14].ACLR
reset => clk_cnt[15].ACLR
reset => CP_out~reg0.ACLR
fre_div[0] => ~NO_FANOUT~
fre_div[1] => Add0.IN30
fre_div[2] => Add0.IN29
fre_div[3] => Add0.IN28
fre_div[4] => Add0.IN27
fre_div[5] => Add0.IN26
fre_div[6] => Add0.IN25
fre_div[7] => Add0.IN24
fre_div[8] => Add0.IN23
fre_div[9] => Add0.IN22
fre_div[10] => Add0.IN21
fre_div[11] => Add0.IN20
fre_div[12] => Add0.IN19
fre_div[13] => Add0.IN18
fre_div[14] => Add0.IN17
fre_div[15] => Add0.IN16
CP_out <= CP_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|vlc_transmit|uart_rx:uart_rx_m
clk => clk.IN1
reset => reset.IN1
baud_set[0] => Decoder0.IN2
baud_set[0] => Decoder1.IN1
baud_set[1] => Decoder0.IN1
baud_set[2] => Decoder0.IN0
baud_set[2] => Decoder1.IN0
rx_data_in => rx_data_in_d0.DATAIN
bps_clk <= Fre_Division:Fre_Division_m.CP_out
rx_data_out[0] <= rx_data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_out[1] <= rx_data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_out[2] <= rx_data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_out[3] <= rx_data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_out[4] <= rx_data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_out[5] <= rx_data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_out[6] <= rx_data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_out[7] <= rx_data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_done <= rx_done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|vlc_transmit|uart_rx:uart_rx_m|Fre_Division:Fre_Division_m
CP_in => CP_out~reg0.CLK
CP_in => clk_cnt[0].CLK
CP_in => clk_cnt[1].CLK
CP_in => clk_cnt[2].CLK
CP_in => clk_cnt[3].CLK
CP_in => clk_cnt[4].CLK
CP_in => clk_cnt[5].CLK
CP_in => clk_cnt[6].CLK
CP_in => clk_cnt[7].CLK
CP_in => clk_cnt[8].CLK
CP_in => clk_cnt[9].CLK
CP_in => clk_cnt[10].CLK
CP_in => clk_cnt[11].CLK
CP_in => clk_cnt[12].CLK
CP_in => clk_cnt[13].CLK
CP_in => clk_cnt[14].CLK
CP_in => clk_cnt[15].CLK
reset => clk_cnt[0].ACLR
reset => clk_cnt[1].ACLR
reset => clk_cnt[2].ACLR
reset => clk_cnt[3].ACLR
reset => clk_cnt[4].ACLR
reset => clk_cnt[5].ACLR
reset => clk_cnt[6].ACLR
reset => clk_cnt[7].ACLR
reset => clk_cnt[8].ACLR
reset => clk_cnt[9].ACLR
reset => clk_cnt[10].ACLR
reset => clk_cnt[11].ACLR
reset => clk_cnt[12].ACLR
reset => clk_cnt[13].ACLR
reset => clk_cnt[14].ACLR
reset => clk_cnt[15].ACLR
reset => CP_out~reg0.ACLR
fre_div[0] => ~NO_FANOUT~
fre_div[1] => Add0.IN30
fre_div[2] => Add0.IN29
fre_div[3] => Add0.IN28
fre_div[4] => Add0.IN27
fre_div[5] => Add0.IN26
fre_div[6] => Add0.IN25
fre_div[7] => Add0.IN24
fre_div[8] => Add0.IN23
fre_div[9] => Add0.IN22
fre_div[10] => Add0.IN21
fre_div[11] => Add0.IN20
fre_div[12] => Add0.IN19
fre_div[13] => Add0.IN18
fre_div[14] => Add0.IN17
fre_div[15] => Add0.IN16
CP_out <= CP_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|vlc_transmit|fifo_rx:fifo_rx_m
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
rdempty <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdempty
wrfull <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrfull


|vlc_transmit|fifo_rx:fifo_rx_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component
aclr => ~NO_FANOUT~
data[0] => dcfifo_1eg1:auto_generated.data[0]
data[1] => dcfifo_1eg1:auto_generated.data[1]
data[2] => dcfifo_1eg1:auto_generated.data[2]
data[3] => dcfifo_1eg1:auto_generated.data[3]
data[4] => dcfifo_1eg1:auto_generated.data[4]
data[5] => dcfifo_1eg1:auto_generated.data[5]
data[6] => dcfifo_1eg1:auto_generated.data[6]
data[7] => dcfifo_1eg1:auto_generated.data[7]
q[0] <= dcfifo_1eg1:auto_generated.q[0]
rdclk => dcfifo_1eg1:auto_generated.rdclk
rdempty <= dcfifo_1eg1:auto_generated.rdempty
rdfull <= <GND>
rdreq => dcfifo_1eg1:auto_generated.rdreq
rdusedw[0] <= <GND>
rdusedw[1] <= <GND>
rdusedw[2] <= <GND>
rdusedw[3] <= <GND>
rdusedw[4] <= <GND>
rdusedw[5] <= <GND>
rdusedw[6] <= <GND>
rdusedw[7] <= <GND>
rdusedw[8] <= <GND>
rdusedw[9] <= <GND>
rdusedw[10] <= <GND>
wrclk => dcfifo_1eg1:auto_generated.wrclk
wrempty <= <GND>
wrfull <= dcfifo_1eg1:auto_generated.wrfull
wrreq => dcfifo_1eg1:auto_generated.wrreq
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>


|vlc_transmit|fifo_rx:fifo_rx_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1eg1:auto_generated
aclr => ~NO_FANOUT~
data[0] => altsyncram_du01:fifo_ram.data_a[0]
data[1] => altsyncram_du01:fifo_ram.data_a[1]
data[2] => altsyncram_du01:fifo_ram.data_a[2]
data[3] => altsyncram_du01:fifo_ram.data_a[3]
data[4] => altsyncram_du01:fifo_ram.data_a[4]
data[5] => altsyncram_du01:fifo_ram.data_a[5]
data[6] => altsyncram_du01:fifo_ram.data_a[6]
data[7] => altsyncram_du01:fifo_ram.data_a[7]
q[0] <= altsyncram_du01:fifo_ram.q_b[0]
rdclk => a_graycounter_qn6:rdptr_g1p.clock
rdclk => altsyncram_du01:fifo_ram.clock1
rdclk => alt_synch_pipe_36d:rs_dgwp.clock
rdclk => cntr_qld:cntr_b.clock
rdclk => rdptr_b[2].CLK
rdclk => rdptr_b[1].CLK
rdclk => rdptr_b[0].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_n5c:wrptr_g1p.clock
wrclk => altsyncram_du01:fifo_ram.clock0
wrclk => alt_synch_pipe_46d:ws_dgrp.clock
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|vlc_transmit|fifo_rx:fifo_rx_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1eg1:auto_generated|a_graycounter_qn6:rdptr_g1p
clock => counter7a[8].CLK
clock => counter7a[7].CLK
clock => counter7a[6].CLK
clock => counter7a[5].CLK
clock => counter7a[4].CLK
clock => counter7a[3].CLK
clock => counter7a[2].CLK
clock => counter7a[1].CLK
clock => counter7a[0].CLK
clock => parity5.CLK
clock => sub_parity6a0.CLK
clock => sub_parity6a1.CLK
clock => sub_parity6a2.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter7a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter7a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter7a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter7a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter7a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter7a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter7a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter7a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter7a[8].DB_MAX_OUTPUT_PORT_TYPE


|vlc_transmit|fifo_rx:fifo_rx_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1eg1:auto_generated|a_graycounter_n5c:wrptr_g1p
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE


|vlc_transmit|fifo_rx:fifo_rx_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1eg1:auto_generated|altsyncram_du01:fifo_ram
address_a[0] => ram_block11a0.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_b[0] => ram_block11a0.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[9] => ram_block11a0.PORTBADDR9
address_b[10] => ram_block11a0.PORTBADDR10
addressstall_b => ram_block11a0.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock1 => ram_block11a0.CLK1
clocken1 => ram_block11a0.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a0.PORTADATAIN1
data_a[2] => ram_block11a0.PORTADATAIN2
data_a[3] => ram_block11a0.PORTADATAIN3
data_a[4] => ram_block11a0.PORTADATAIN4
data_a[5] => ram_block11a0.PORTADATAIN5
data_a[6] => ram_block11a0.PORTADATAIN6
data_a[7] => ram_block11a0.PORTADATAIN7
q_b[0] <= ram_block11a0.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0


|vlc_transmit|fifo_rx:fifo_rx_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1eg1:auto_generated|alt_synch_pipe_36d:rs_dgwp
clock => dffpipe_2v8:dffpipe12.clock
d[0] => dffpipe_2v8:dffpipe12.d[0]
d[1] => dffpipe_2v8:dffpipe12.d[1]
d[2] => dffpipe_2v8:dffpipe12.d[2]
d[3] => dffpipe_2v8:dffpipe12.d[3]
d[4] => dffpipe_2v8:dffpipe12.d[4]
d[5] => dffpipe_2v8:dffpipe12.d[5]
d[6] => dffpipe_2v8:dffpipe12.d[6]
d[7] => dffpipe_2v8:dffpipe12.d[7]
d[8] => dffpipe_2v8:dffpipe12.d[8]
q[0] <= dffpipe_2v8:dffpipe12.q[0]
q[1] <= dffpipe_2v8:dffpipe12.q[1]
q[2] <= dffpipe_2v8:dffpipe12.q[2]
q[3] <= dffpipe_2v8:dffpipe12.q[3]
q[4] <= dffpipe_2v8:dffpipe12.q[4]
q[5] <= dffpipe_2v8:dffpipe12.q[5]
q[6] <= dffpipe_2v8:dffpipe12.q[6]
q[7] <= dffpipe_2v8:dffpipe12.q[7]
q[8] <= dffpipe_2v8:dffpipe12.q[8]


|vlc_transmit|fifo_rx:fifo_rx_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1eg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
d[7] => dffe13a[7].IN0
d[8] => dffe13a[8].IN0
q[0] <= dffe14a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe14a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe14a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe14a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe14a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe14a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe14a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe14a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe14a[8].DB_MAX_OUTPUT_PORT_TYPE


|vlc_transmit|fifo_rx:fifo_rx_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1eg1:auto_generated|alt_synch_pipe_46d:ws_dgrp
clock => dffpipe_3v8:dffpipe15.clock
d[0] => dffpipe_3v8:dffpipe15.d[0]
d[1] => dffpipe_3v8:dffpipe15.d[1]
d[2] => dffpipe_3v8:dffpipe15.d[2]
d[3] => dffpipe_3v8:dffpipe15.d[3]
d[4] => dffpipe_3v8:dffpipe15.d[4]
d[5] => dffpipe_3v8:dffpipe15.d[5]
d[6] => dffpipe_3v8:dffpipe15.d[6]
d[7] => dffpipe_3v8:dffpipe15.d[7]
d[8] => dffpipe_3v8:dffpipe15.d[8]
q[0] <= dffpipe_3v8:dffpipe15.q[0]
q[1] <= dffpipe_3v8:dffpipe15.q[1]
q[2] <= dffpipe_3v8:dffpipe15.q[2]
q[3] <= dffpipe_3v8:dffpipe15.q[3]
q[4] <= dffpipe_3v8:dffpipe15.q[4]
q[5] <= dffpipe_3v8:dffpipe15.q[5]
q[6] <= dffpipe_3v8:dffpipe15.q[6]
q[7] <= dffpipe_3v8:dffpipe15.q[7]
q[8] <= dffpipe_3v8:dffpipe15.q[8]


|vlc_transmit|fifo_rx:fifo_rx_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1eg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15
clock => dffe16a[8].CLK
clock => dffe16a[7].CLK
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
d[0] => dffe16a[0].IN0
d[1] => dffe16a[1].IN0
d[2] => dffe16a[2].IN0
d[3] => dffe16a[3].IN0
d[4] => dffe16a[4].IN0
d[5] => dffe16a[5].IN0
d[6] => dffe16a[6].IN0
d[7] => dffe16a[7].IN0
d[8] => dffe16a[8].IN0
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe17a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe17a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe17a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe17a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe17a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe17a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe17a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe17a[8].DB_MAX_OUTPUT_PORT_TYPE


|vlc_transmit|fifo_rx:fifo_rx_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1eg1:auto_generated|cmpr_f66:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|vlc_transmit|fifo_rx:fifo_rx_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1eg1:auto_generated|cmpr_f66:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|vlc_transmit|fifo_rx:fifo_rx_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1eg1:auto_generated|cntr_qld:cntr_b
clock => counter_reg_bit0.CLK
clock => counter_reg_bit1.CLK
clock => counter_reg_bit2.CLK
cnt_en => _.IN1
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= counter_reg_bit0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit2.DB_MAX_OUTPUT_PORT_TYPE


|vlc_transmit|fifo_ctrl:fifo_ctrl_m
rdclk => fifo_read_valid~reg0.CLK
wrclk => rdflag.CLK
wrclk => rdcnt[0].CLK
wrclk => rdcnt[1].CLK
wrclk => rdcnt[2].CLK
wrclk => rdcnt[3].CLK
reset => rdflag.ACLR
reset => rdcnt[0].ACLR
reset => rdcnt[1].ACLR
reset => rdcnt[2].ACLR
reset => rdcnt[3].ACLR
reset => fifo_read_valid~reg0.ACLR
rdempty => rdflag.OUTPUTSELECT
rdempty => rdreq.IN1
wrfull => rdreq.IN1
rx_done => rdcnt.OUTPUTSELECT
rx_done => rdcnt.OUTPUTSELECT
rx_done => rdcnt.OUTPUTSELECT
rx_done => rdcnt.OUTPUTSELECT
rx_done => wrreq.DATAIN
rdreq <= rdreq.DB_MAX_OUTPUT_PORT_TYPE
wrreq <= rx_done.DB_MAX_OUTPUT_PORT_TYPE
fifo_read_valid <= fifo_read_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|vlc_transmit|conv_code:conv_code_m
conv_clk => enc_reg[0].CLK
conv_clk => enc_reg[1].CLK
conv_clk => shift_reg[1].CLK
conv_clk => shift_reg[2].CLK
out_clk => conv_out_valid_aux.CLK
out_clk => conv_out_valid~reg0.CLK
out_clk => delta_clk_cnt[0].CLK
out_clk => delta_clk_cnt[1].CLK
out_clk => delta_clk_cnt[2].CLK
out_clk => data_out~reg0.CLK
out_clk => out_cnt.CLK
reset => conv_out_valid_aux.ACLR
reset => conv_out_valid~reg0.ACLR
reset => delta_clk_cnt[0].ACLR
reset => delta_clk_cnt[1].ACLR
reset => delta_clk_cnt[2].ACLR
reset => data_out~reg0.ACLR
reset => out_cnt.ACLR
reset => enc_reg[0].ACLR
reset => enc_reg[1].ACLR
reset => shift_reg[1].ACLR
reset => shift_reg[2].ACLR
data_in => Add3.IN1
data_in => Add5.IN1
data_in => shift_reg.DATAB
conv_en => out_cnt.OUTPUTSELECT
conv_en => data_out.OUTPUTSELECT
conv_en => conv_out_valid_aux.OUTPUTSELECT
conv_en => conv_out_valid.OUTPUTSELECT
conv_en => delta_clk_cnt.OUTPUTSELECT
conv_en => delta_clk_cnt.OUTPUTSELECT
conv_en => delta_clk_cnt.OUTPUTSELECT
conv_en => enc_reg.OUTPUTSELECT
conv_en => enc_reg.OUTPUTSELECT
conv_en => shift_reg.OUTPUTSELECT
conv_en => shift_reg.OUTPUTSELECT
data_out <= data_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
conv_out_valid <= conv_out_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|vlc_transmit|qam16:qam16_m
clk => clk.IN3
clk_div2 => clk_div2.IN3
clk_mul2 => Qsignal[0].CLK
clk_mul2 => Qsignal[1].CLK
clk_mul2 => Qsignal[2].CLK
clk_mul2 => Qsignal[3].CLK
clk_mul2 => Qsignal[4].CLK
clk_mul2 => Qsignal[5].CLK
clk_mul2 => Qsignal[6].CLK
clk_mul2 => Qsignal[7].CLK
clk_mul2 => Isignal[0].CLK
clk_mul2 => Isignal[1].CLK
clk_mul2 => Isignal[2].CLK
clk_mul2 => Isignal[3].CLK
clk_mul2 => Isignal[4].CLK
clk_mul2 => Isignal[5].CLK
clk_mul2 => Isignal[6].CLK
clk_mul2 => Isignal[7].CLK
clk_mul2 => store_vaild.CLK
clk_mul2 => delta_clk_cnt[0].CLK
clk_mul2 => delta_clk_cnt[1].CLK
clk_mul2 => delta_clk_cnt[2].CLK
clk_mul2 => store_cnt[0].CLK
clk_mul2 => store_cnt[1].CLK
clk_mul2 => store_cnt[2].CLK
clk_mul2 => store_cnt[3].CLK
clk_mul2 => sp_cnt[0].CLK
clk_mul2 => sp_cnt[1].CLK
clk_mul2 => x_t_1[0].CLK
clk_mul2 => x_t_1[1].CLK
clk_mul2 => x_t_1[2].CLK
clk_mul2 => x_t_1[3].CLK
clk_mul2 => x_t[0].CLK
clk_mul2 => x_t[1].CLK
clk_mul2 => x_t[2].CLK
clk_mul2 => x_t[3].CLK
reset => reset.IN1
start_run => sp_cnt.OUTPUTSELECT
start_run => sp_cnt.OUTPUTSELECT
start_run => x_t_1.OUTPUTSELECT
start_run => x_t_1.OUTPUTSELECT
start_run => x_t_1.OUTPUTSELECT
start_run => x_t_1.OUTPUTSELECT
start_run => x_t.OUTPUTSELECT
start_run => x_t.OUTPUTSELECT
start_run => x_t.OUTPUTSELECT
start_run => x_t.OUTPUTSELECT
start_run => store_cnt.OUTPUTSELECT
start_run => store_cnt.OUTPUTSELECT
start_run => store_cnt.OUTPUTSELECT
start_run => store_cnt.OUTPUTSELECT
start_run => store_vaild.OUTPUTSELECT
start_run => delta_clk_cnt.OUTPUTSELECT
start_run => delta_clk_cnt.OUTPUTSELECT
start_run => delta_clk_cnt.OUTPUTSELECT
start_run => always1.IN1
data_in => x_t_1.DATAB
data_in => x_t_1.DATAB
I_real[0] <= RAM_ctrl:RAM_ctrl_m.data_real_out
I_real[1] <= RAM_ctrl:RAM_ctrl_m.data_real_out
I_real[2] <= RAM_ctrl:RAM_ctrl_m.data_real_out
I_real[3] <= RAM_ctrl:RAM_ctrl_m.data_real_out
I_real[4] <= RAM_ctrl:RAM_ctrl_m.data_real_out
I_real[5] <= RAM_ctrl:RAM_ctrl_m.data_real_out
I_real[6] <= RAM_ctrl:RAM_ctrl_m.data_real_out
I_real[7] <= RAM_ctrl:RAM_ctrl_m.data_real_out
Q_imag[0] <= RAM_ctrl:RAM_ctrl_m.data_imag_out
Q_imag[1] <= RAM_ctrl:RAM_ctrl_m.data_imag_out
Q_imag[2] <= RAM_ctrl:RAM_ctrl_m.data_imag_out
Q_imag[3] <= RAM_ctrl:RAM_ctrl_m.data_imag_out
Q_imag[4] <= RAM_ctrl:RAM_ctrl_m.data_imag_out
Q_imag[5] <= RAM_ctrl:RAM_ctrl_m.data_imag_out
Q_imag[6] <= RAM_ctrl:RAM_ctrl_m.data_imag_out
Q_imag[7] <= RAM_ctrl:RAM_ctrl_m.data_imag_out
sink_ready => sink_ready.IN1
sink_sop <= RAM_ctrl:RAM_ctrl_m.sink_sop
sink_eop <= RAM_ctrl:RAM_ctrl_m.sink_eop
sink_valid <= RAM_ctrl:RAM_ctrl_m.sink_valid


|vlc_transmit|qam16:qam16_m|RAM_real:RAM_real_m
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdclock => rdclock.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wrclock => wrclock.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b


|vlc_transmit|qam16:qam16_m|RAM_real:RAM_real_m|altsyncram:altsyncram_component
wren_a => altsyncram_8fj1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_8fj1:auto_generated.data_a[0]
data_a[1] => altsyncram_8fj1:auto_generated.data_a[1]
data_a[2] => altsyncram_8fj1:auto_generated.data_a[2]
data_a[3] => altsyncram_8fj1:auto_generated.data_a[3]
data_a[4] => altsyncram_8fj1:auto_generated.data_a[4]
data_a[5] => altsyncram_8fj1:auto_generated.data_a[5]
data_a[6] => altsyncram_8fj1:auto_generated.data_a[6]
data_a[7] => altsyncram_8fj1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_8fj1:auto_generated.address_a[0]
address_a[1] => altsyncram_8fj1:auto_generated.address_a[1]
address_a[2] => altsyncram_8fj1:auto_generated.address_a[2]
address_a[3] => altsyncram_8fj1:auto_generated.address_a[3]
address_a[4] => altsyncram_8fj1:auto_generated.address_a[4]
address_a[5] => altsyncram_8fj1:auto_generated.address_a[5]
address_a[6] => altsyncram_8fj1:auto_generated.address_a[6]
address_b[0] => altsyncram_8fj1:auto_generated.address_b[0]
address_b[1] => altsyncram_8fj1:auto_generated.address_b[1]
address_b[2] => altsyncram_8fj1:auto_generated.address_b[2]
address_b[3] => altsyncram_8fj1:auto_generated.address_b[3]
address_b[4] => altsyncram_8fj1:auto_generated.address_b[4]
address_b[5] => altsyncram_8fj1:auto_generated.address_b[5]
address_b[6] => altsyncram_8fj1:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_8fj1:auto_generated.clock0
clock1 => altsyncram_8fj1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_8fj1:auto_generated.q_b[0]
q_b[1] <= altsyncram_8fj1:auto_generated.q_b[1]
q_b[2] <= altsyncram_8fj1:auto_generated.q_b[2]
q_b[3] <= altsyncram_8fj1:auto_generated.q_b[3]
q_b[4] <= altsyncram_8fj1:auto_generated.q_b[4]
q_b[5] <= altsyncram_8fj1:auto_generated.q_b[5]
q_b[6] <= altsyncram_8fj1:auto_generated.q_b[6]
q_b[7] <= altsyncram_8fj1:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|vlc_transmit|qam16:qam16_m|RAM_real:RAM_real_m|altsyncram:altsyncram_component|altsyncram_8fj1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|vlc_transmit|qam16:qam16_m|RAM_imag:RAM_imag_m
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdclock => rdclock.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wrclock => wrclock.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b


|vlc_transmit|qam16:qam16_m|RAM_imag:RAM_imag_m|altsyncram:altsyncram_component
wren_a => altsyncram_8fj1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_8fj1:auto_generated.data_a[0]
data_a[1] => altsyncram_8fj1:auto_generated.data_a[1]
data_a[2] => altsyncram_8fj1:auto_generated.data_a[2]
data_a[3] => altsyncram_8fj1:auto_generated.data_a[3]
data_a[4] => altsyncram_8fj1:auto_generated.data_a[4]
data_a[5] => altsyncram_8fj1:auto_generated.data_a[5]
data_a[6] => altsyncram_8fj1:auto_generated.data_a[6]
data_a[7] => altsyncram_8fj1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_8fj1:auto_generated.address_a[0]
address_a[1] => altsyncram_8fj1:auto_generated.address_a[1]
address_a[2] => altsyncram_8fj1:auto_generated.address_a[2]
address_a[3] => altsyncram_8fj1:auto_generated.address_a[3]
address_a[4] => altsyncram_8fj1:auto_generated.address_a[4]
address_a[5] => altsyncram_8fj1:auto_generated.address_a[5]
address_a[6] => altsyncram_8fj1:auto_generated.address_a[6]
address_b[0] => altsyncram_8fj1:auto_generated.address_b[0]
address_b[1] => altsyncram_8fj1:auto_generated.address_b[1]
address_b[2] => altsyncram_8fj1:auto_generated.address_b[2]
address_b[3] => altsyncram_8fj1:auto_generated.address_b[3]
address_b[4] => altsyncram_8fj1:auto_generated.address_b[4]
address_b[5] => altsyncram_8fj1:auto_generated.address_b[5]
address_b[6] => altsyncram_8fj1:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_8fj1:auto_generated.clock0
clock1 => altsyncram_8fj1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_8fj1:auto_generated.q_b[0]
q_b[1] <= altsyncram_8fj1:auto_generated.q_b[1]
q_b[2] <= altsyncram_8fj1:auto_generated.q_b[2]
q_b[3] <= altsyncram_8fj1:auto_generated.q_b[3]
q_b[4] <= altsyncram_8fj1:auto_generated.q_b[4]
q_b[5] <= altsyncram_8fj1:auto_generated.q_b[5]
q_b[6] <= altsyncram_8fj1:auto_generated.q_b[6]
q_b[7] <= altsyncram_8fj1:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|vlc_transmit|qam16:qam16_m|RAM_imag:RAM_imag_m|altsyncram:altsyncram_component|altsyncram_8fj1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|vlc_transmit|qam16:qam16_m|RAM_ctrl:RAM_ctrl_m
rdclock => sink_valid~reg0.CLK
rdclock => sink_eop~reg0.CLK
rdclock => sink_sop~reg0.CLK
rdclock => data_imag_out[0]~reg0.CLK
rdclock => data_imag_out[1]~reg0.CLK
rdclock => data_imag_out[2]~reg0.CLK
rdclock => data_imag_out[3]~reg0.CLK
rdclock => data_imag_out[4]~reg0.CLK
rdclock => data_imag_out[5]~reg0.CLK
rdclock => data_imag_out[6]~reg0.CLK
rdclock => data_imag_out[7]~reg0.CLK
rdclock => data_real_out[0]~reg0.CLK
rdclock => data_real_out[1]~reg0.CLK
rdclock => data_real_out[2]~reg0.CLK
rdclock => data_real_out[3]~reg0.CLK
rdclock => data_real_out[4]~reg0.CLK
rdclock => data_real_out[5]~reg0.CLK
rdclock => data_real_out[6]~reg0.CLK
rdclock => data_real_out[7]~reg0.CLK
rdclock => rdaddress_imag[0]~reg0.CLK
rdclock => rdaddress_imag[1]~reg0.CLK
rdclock => rdaddress_imag[2]~reg0.CLK
rdclock => rdaddress_imag[3]~reg0.CLK
rdclock => rdaddress_imag[4]~reg0.CLK
rdclock => rdaddress_imag[5]~reg0.CLK
rdclock => rdaddress_imag[6]~reg0.CLK
rdclock => rdaddress_real[0]~reg0.CLK
rdclock => rdaddress_real[1]~reg0.CLK
rdclock => rdaddress_real[2]~reg0.CLK
rdclock => rdaddress_real[3]~reg0.CLK
rdclock => rdaddress_real[4]~reg0.CLK
rdclock => rdaddress_real[5]~reg0.CLK
rdclock => rdaddress_real[6]~reg0.CLK
rdclock => delta_clk_cnt[0].CLK
rdclock => delta_clk_cnt[1].CLK
rdclock => delta_clk_cnt[2].CLK
rdclock => rdcnt[0].CLK
rdclock => rdcnt[1].CLK
rdclock => rdcnt[2].CLK
rdclock => rdcnt[3].CLK
rdclock => rdcnt[4].CLK
rdclock => rdcnt[5].CLK
rdclock => rdcnt[6].CLK
wrclock => wr_stop_address[0].CLK
wrclock => wr_stop_address[1].CLK
wrclock => wr_stop_address[2].CLK
wrclock => wr_stop_address[3].CLK
wrclock => wr_stop_address[4].CLK
wrclock => wr_stop_address[5].CLK
wrclock => wr_stop_address[6].CLK
wrclock => wr_byte_cnt[0].CLK
wrclock => wr_byte_cnt[1].CLK
wrclock => wr_byte_cnt[2].CLK
wrclock => wr_byte_cnt[3].CLK
wrclock => wr_byte_cnt[4].CLK
wrclock => wr_byte_cnt[5].CLK
wrclock => wr_byte_cnt[6].CLK
wrclock => read_valid.CLK
wrclock => wraddress[0]~reg0.CLK
wrclock => wraddress[1]~reg0.CLK
wrclock => wraddress[2]~reg0.CLK
wrclock => wraddress[3]~reg0.CLK
wrclock => wraddress[4]~reg0.CLK
wrclock => wraddress[5]~reg0.CLK
wrclock => wraddress[6]~reg0.CLK
wrclock => still_rd.CLK
wrclock => rd_en.CLK
reset => sink_valid~reg0.ACLR
reset => sink_eop~reg0.ACLR
reset => sink_sop~reg0.ACLR
reset => data_imag_out[0]~reg0.ACLR
reset => data_imag_out[1]~reg0.ACLR
reset => data_imag_out[2]~reg0.ACLR
reset => data_imag_out[3]~reg0.ACLR
reset => data_imag_out[4]~reg0.ACLR
reset => data_imag_out[5]~reg0.ACLR
reset => data_imag_out[6]~reg0.ACLR
reset => data_imag_out[7]~reg0.ACLR
reset => data_real_out[0]~reg0.ACLR
reset => data_real_out[1]~reg0.ACLR
reset => data_real_out[2]~reg0.ACLR
reset => data_real_out[3]~reg0.ACLR
reset => data_real_out[4]~reg0.ACLR
reset => data_real_out[5]~reg0.ACLR
reset => data_real_out[6]~reg0.ACLR
reset => data_real_out[7]~reg0.ACLR
reset => rdaddress_imag[0]~reg0.ACLR
reset => rdaddress_imag[1]~reg0.ACLR
reset => rdaddress_imag[2]~reg0.ACLR
reset => rdaddress_imag[3]~reg0.ACLR
reset => rdaddress_imag[4]~reg0.ACLR
reset => rdaddress_imag[5]~reg0.ACLR
reset => rdaddress_imag[6]~reg0.ACLR
reset => rdaddress_real[0]~reg0.ACLR
reset => rdaddress_real[1]~reg0.ACLR
reset => rdaddress_real[2]~reg0.ACLR
reset => rdaddress_real[3]~reg0.ACLR
reset => rdaddress_real[4]~reg0.ACLR
reset => rdaddress_real[5]~reg0.ACLR
reset => rdaddress_real[6]~reg0.ACLR
reset => delta_clk_cnt[0].ACLR
reset => delta_clk_cnt[1].ACLR
reset => delta_clk_cnt[2].ACLR
reset => rdcnt[0].ACLR
reset => rdcnt[1].ACLR
reset => rdcnt[2].ACLR
reset => rdcnt[3].ACLR
reset => rdcnt[4].ACLR
reset => rdcnt[5].ACLR
reset => rdcnt[6].ACLR
reset => wr_stop_address[0].ACLR
reset => wr_stop_address[1].ACLR
reset => wr_stop_address[2].ACLR
reset => wr_stop_address[3].ACLR
reset => wr_stop_address[4].ACLR
reset => wr_stop_address[5].ACLR
reset => wr_stop_address[6].ACLR
reset => wr_byte_cnt[0].ACLR
reset => wr_byte_cnt[1].ACLR
reset => wr_byte_cnt[2].ACLR
reset => wr_byte_cnt[3].ACLR
reset => wr_byte_cnt[4].ACLR
reset => wr_byte_cnt[5].ACLR
reset => wr_byte_cnt[6].ACLR
reset => read_valid.ACLR
reset => wraddress[0]~reg0.ACLR
reset => wraddress[1]~reg0.ACLR
reset => wraddress[2]~reg0.ACLR
reset => wraddress[3]~reg0.ACLR
reset => wraddress[4]~reg0.ACLR
reset => wraddress[5]~reg0.ACLR
reset => wraddress[6]~reg0.ACLR
reset => still_rd.ACLR
reset => rd_en.ACLR
start_run => wraddress.OUTPUTSELECT
start_run => wraddress.OUTPUTSELECT
start_run => wraddress.OUTPUTSELECT
start_run => wraddress.OUTPUTSELECT
start_run => wraddress.OUTPUTSELECT
start_run => wraddress.OUTPUTSELECT
start_run => wraddress.OUTPUTSELECT
start_run => wr_stop_address.OUTPUTSELECT
start_run => wr_stop_address.OUTPUTSELECT
start_run => wr_stop_address.OUTPUTSELECT
start_run => wr_stop_address.OUTPUTSELECT
start_run => wr_stop_address.OUTPUTSELECT
start_run => wr_stop_address.OUTPUTSELECT
start_run => wr_stop_address.OUTPUTSELECT
start_run => still_rd.OUTPUTSELECT
start_run => read_valid.OUTPUTSELECT
start_run => wr_byte_cnt.OUTPUTSELECT
start_run => wr_byte_cnt.OUTPUTSELECT
start_run => wr_byte_cnt.OUTPUTSELECT
start_run => wr_byte_cnt.OUTPUTSELECT
start_run => wr_byte_cnt.OUTPUTSELECT
start_run => wr_byte_cnt.OUTPUTSELECT
start_run => wr_byte_cnt.OUTPUTSELECT
start_run => rd_en.DATAIN
start_run => wren.DATAIN
data_real_in[0] => data_real_out.DATAA
data_real_in[0] => data_real_out.DATAA
data_real_in[0] => data_real_out.DATAA
data_real_in[0] => data_real_out.DATAA
data_real_in[1] => data_real_out.DATAA
data_real_in[1] => data_real_out.DATAA
data_real_in[1] => data_real_out.DATAA
data_real_in[1] => data_real_out.DATAA
data_real_in[2] => data_real_out.DATAA
data_real_in[2] => data_real_out.DATAA
data_real_in[2] => data_real_out.DATAA
data_real_in[2] => data_real_out.DATAA
data_real_in[3] => data_real_out.DATAA
data_real_in[3] => data_real_out.DATAA
data_real_in[3] => data_real_out.DATAA
data_real_in[3] => data_real_out.DATAA
data_real_in[4] => data_real_out.DATAA
data_real_in[4] => data_real_out.DATAA
data_real_in[4] => data_real_out.DATAA
data_real_in[4] => data_real_out.DATAA
data_real_in[5] => data_real_out.DATAA
data_real_in[5] => data_real_out.DATAA
data_real_in[5] => data_real_out.DATAA
data_real_in[5] => data_real_out.DATAA
data_real_in[6] => data_real_out.DATAA
data_real_in[6] => data_real_out.DATAA
data_real_in[6] => data_real_out.DATAA
data_real_in[6] => data_real_out.DATAA
data_real_in[7] => data_real_out.DATAA
data_real_in[7] => data_real_out.DATAA
data_real_in[7] => data_real_out.DATAA
data_real_in[7] => data_real_out.DATAA
data_imag_in[0] => data_imag_out.DATAA
data_imag_in[0] => data_imag_out.DATAA
data_imag_in[0] => Selector22.IN11
data_imag_in[0] => Add15.IN9
data_imag_in[1] => data_imag_out.DATAA
data_imag_in[1] => data_imag_out.DATAA
data_imag_in[1] => Selector21.IN11
data_imag_in[1] => Add15.IN8
data_imag_in[2] => data_imag_out.DATAA
data_imag_in[2] => data_imag_out.DATAA
data_imag_in[2] => Selector20.IN11
data_imag_in[2] => Add15.IN7
data_imag_in[3] => data_imag_out.DATAA
data_imag_in[3] => data_imag_out.DATAA
data_imag_in[3] => Selector19.IN11
data_imag_in[3] => Add15.IN6
data_imag_in[4] => data_imag_out.DATAA
data_imag_in[4] => data_imag_out.DATAA
data_imag_in[4] => Selector18.IN11
data_imag_in[4] => Add15.IN5
data_imag_in[5] => data_imag_out.DATAA
data_imag_in[5] => data_imag_out.DATAA
data_imag_in[5] => Selector17.IN11
data_imag_in[5] => Add15.IN4
data_imag_in[6] => data_imag_out.DATAA
data_imag_in[6] => data_imag_out.DATAA
data_imag_in[6] => Selector16.IN11
data_imag_in[6] => Add15.IN3
data_imag_in[7] => data_imag_out.DATAA
data_imag_in[7] => data_imag_out.DATAA
data_imag_in[7] => Selector15.IN11
data_imag_in[7] => Add15.IN2
wren <= start_run.DB_MAX_OUTPUT_PORT_TYPE
wraddress[0] <= wraddress[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress[1] <= wraddress[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress[2] <= wraddress[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress[3] <= wraddress[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress[4] <= wraddress[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress[5] <= wraddress[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress[6] <= wraddress[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_real[0] <= rdaddress_real[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_real[1] <= rdaddress_real[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_real[2] <= rdaddress_real[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_real[3] <= rdaddress_real[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_real[4] <= rdaddress_real[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_real[5] <= rdaddress_real[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_real[6] <= rdaddress_real[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_imag[0] <= rdaddress_imag[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_imag[1] <= rdaddress_imag[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_imag[2] <= rdaddress_imag[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_imag[3] <= rdaddress_imag[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_imag[4] <= rdaddress_imag[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_imag[5] <= rdaddress_imag[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_imag[6] <= rdaddress_imag[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_real_out[0] <= data_real_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_real_out[1] <= data_real_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_real_out[2] <= data_real_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_real_out[3] <= data_real_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_real_out[4] <= data_real_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_real_out[5] <= data_real_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_real_out[6] <= data_real_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_real_out[7] <= data_real_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_imag_out[0] <= data_imag_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_imag_out[1] <= data_imag_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_imag_out[2] <= data_imag_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_imag_out[3] <= data_imag_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_imag_out[4] <= data_imag_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_imag_out[5] <= data_imag_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_imag_out[6] <= data_imag_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_imag_out[7] <= data_imag_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sink_ready => sink_eop.OUTPUTSELECT
sink_ready => sink_sop.OUTPUTSELECT
sink_ready => sink_valid.OUTPUTSELECT
sink_ready => sink_sop.OUTPUTSELECT
sink_ready => sink_eop.OUTPUTSELECT
sink_sop <= sink_sop~reg0.DB_MAX_OUTPUT_PORT_TYPE
sink_eop <= sink_eop~reg0.DB_MAX_OUTPUT_PORT_TYPE
sink_valid <= sink_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|vlc_transmit|fft_ip:fft_ip_m
clk => clk.IN1
reset_n => reset_n.IN1
sink_valid => sink_valid.IN1
sink_ready <= fft_ip_fft_ii_0:fft_ii_0.sink_ready
sink_error[0] => sink_error[0].IN1
sink_error[1] => sink_error[1].IN1
sink_sop => sink_sop.IN1
sink_eop => sink_eop.IN1
sink_real[0] => sink_real[0].IN1
sink_real[1] => sink_real[1].IN1
sink_real[2] => sink_real[2].IN1
sink_real[3] => sink_real[3].IN1
sink_real[4] => sink_real[4].IN1
sink_real[5] => sink_real[5].IN1
sink_real[6] => sink_real[6].IN1
sink_real[7] => sink_real[7].IN1
sink_imag[0] => sink_imag[0].IN1
sink_imag[1] => sink_imag[1].IN1
sink_imag[2] => sink_imag[2].IN1
sink_imag[3] => sink_imag[3].IN1
sink_imag[4] => sink_imag[4].IN1
sink_imag[5] => sink_imag[5].IN1
sink_imag[6] => sink_imag[6].IN1
sink_imag[7] => sink_imag[7].IN1
fftpts_in[0] => fftpts_in[0].IN1
fftpts_in[1] => fftpts_in[1].IN1
fftpts_in[2] => fftpts_in[2].IN1
fftpts_in[3] => fftpts_in[3].IN1
fftpts_in[4] => fftpts_in[4].IN1
fftpts_in[5] => fftpts_in[5].IN1
fftpts_in[6] => fftpts_in[6].IN1
fftpts_in[7] => fftpts_in[7].IN1
inverse[0] => inverse[0].IN1
source_valid <= fft_ip_fft_ii_0:fft_ii_0.source_valid
source_ready => source_ready.IN1
source_error[0] <= fft_ip_fft_ii_0:fft_ii_0.source_error
source_error[1] <= fft_ip_fft_ii_0:fft_ii_0.source_error
source_sop <= fft_ip_fft_ii_0:fft_ii_0.source_sop
source_eop <= fft_ip_fft_ii_0:fft_ii_0.source_eop
source_real[0] <= fft_ip_fft_ii_0:fft_ii_0.source_real
source_real[1] <= fft_ip_fft_ii_0:fft_ii_0.source_real
source_real[2] <= fft_ip_fft_ii_0:fft_ii_0.source_real
source_real[3] <= fft_ip_fft_ii_0:fft_ii_0.source_real
source_real[4] <= fft_ip_fft_ii_0:fft_ii_0.source_real
source_real[5] <= fft_ip_fft_ii_0:fft_ii_0.source_real
source_real[6] <= fft_ip_fft_ii_0:fft_ii_0.source_real
source_real[7] <= fft_ip_fft_ii_0:fft_ii_0.source_real
source_real[8] <= fft_ip_fft_ii_0:fft_ii_0.source_real
source_real[9] <= fft_ip_fft_ii_0:fft_ii_0.source_real
source_real[10] <= fft_ip_fft_ii_0:fft_ii_0.source_real
source_real[11] <= fft_ip_fft_ii_0:fft_ii_0.source_real
source_real[12] <= fft_ip_fft_ii_0:fft_ii_0.source_real
source_real[13] <= fft_ip_fft_ii_0:fft_ii_0.source_real
source_real[14] <= fft_ip_fft_ii_0:fft_ii_0.source_real
source_real[15] <= fft_ip_fft_ii_0:fft_ii_0.source_real
source_imag[0] <= fft_ip_fft_ii_0:fft_ii_0.source_imag
source_imag[1] <= fft_ip_fft_ii_0:fft_ii_0.source_imag
source_imag[2] <= fft_ip_fft_ii_0:fft_ii_0.source_imag
source_imag[3] <= fft_ip_fft_ii_0:fft_ii_0.source_imag
source_imag[4] <= fft_ip_fft_ii_0:fft_ii_0.source_imag
source_imag[5] <= fft_ip_fft_ii_0:fft_ii_0.source_imag
source_imag[6] <= fft_ip_fft_ii_0:fft_ii_0.source_imag
source_imag[7] <= fft_ip_fft_ii_0:fft_ii_0.source_imag
source_imag[8] <= fft_ip_fft_ii_0:fft_ii_0.source_imag
source_imag[9] <= fft_ip_fft_ii_0:fft_ii_0.source_imag
source_imag[10] <= fft_ip_fft_ii_0:fft_ii_0.source_imag
source_imag[11] <= fft_ip_fft_ii_0:fft_ii_0.source_imag
source_imag[12] <= fft_ip_fft_ii_0:fft_ii_0.source_imag
source_imag[13] <= fft_ip_fft_ii_0:fft_ii_0.source_imag
source_imag[14] <= fft_ip_fft_ii_0:fft_ii_0.source_imag
source_imag[15] <= fft_ip_fft_ii_0:fft_ii_0.source_imag
fftpts_out[0] <= fft_ip_fft_ii_0:fft_ii_0.fftpts_out
fftpts_out[1] <= fft_ip_fft_ii_0:fft_ii_0.fftpts_out
fftpts_out[2] <= fft_ip_fft_ii_0:fft_ii_0.fftpts_out
fftpts_out[3] <= fft_ip_fft_ii_0:fft_ii_0.fftpts_out
fftpts_out[4] <= fft_ip_fft_ii_0:fft_ii_0.fftpts_out
fftpts_out[5] <= fft_ip_fft_ii_0:fft_ii_0.fftpts_out
fftpts_out[6] <= fft_ip_fft_ii_0:fft_ii_0.fftpts_out
fftpts_out[7] <= fft_ip_fft_ii_0:fft_ii_0.fftpts_out


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0
clk => clk.IN1
reset_n => reset_n.IN1
fftpts_in[0] => fftpts_in[0].IN1
fftpts_in[1] => fftpts_in[1].IN1
fftpts_in[2] => fftpts_in[2].IN1
fftpts_in[3] => fftpts_in[3].IN1
fftpts_in[4] => fftpts_in[4].IN1
fftpts_in[5] => fftpts_in[5].IN1
fftpts_in[6] => fftpts_in[6].IN1
fftpts_in[7] => fftpts_in[7].IN1
inverse[0] => inverse[0].IN1
sink_valid => sink_valid.IN1
sink_sop => sink_sop.IN1
sink_eop => sink_eop.IN1
sink_real[0] => sink_real[0].IN1
sink_real[1] => sink_real[1].IN1
sink_real[2] => sink_real[2].IN1
sink_real[3] => sink_real[3].IN1
sink_real[4] => sink_real[4].IN1
sink_real[5] => sink_real[5].IN1
sink_real[6] => sink_real[6].IN1
sink_real[7] => sink_real[7].IN1
sink_imag[0] => sink_imag[0].IN1
sink_imag[1] => sink_imag[1].IN1
sink_imag[2] => sink_imag[2].IN1
sink_imag[3] => sink_imag[3].IN1
sink_imag[4] => sink_imag[4].IN1
sink_imag[5] => sink_imag[5].IN1
sink_imag[6] => sink_imag[6].IN1
sink_imag[7] => sink_imag[7].IN1
sink_error[0] => sink_error[0].IN1
sink_error[1] => sink_error[1].IN1
source_ready => source_ready.IN1
fftpts_out[0] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.fftpts_out
fftpts_out[1] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.fftpts_out
fftpts_out[2] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.fftpts_out
fftpts_out[3] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.fftpts_out
fftpts_out[4] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.fftpts_out
fftpts_out[5] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.fftpts_out
fftpts_out[6] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.fftpts_out
fftpts_out[7] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.fftpts_out
sink_ready <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.sink_ready
source_error[0] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.source_error
source_error[1] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.source_error
source_sop <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.source_sop
source_eop <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.source_eop
source_valid <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.source_valid
source_real[0] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.source_real
source_real[1] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.source_real
source_real[2] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.source_real
source_real[3] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.source_real
source_real[4] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.source_real
source_real[5] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.source_real
source_real[6] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.source_real
source_real[7] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.source_real
source_real[8] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.source_real
source_real[9] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.source_real
source_real[10] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.source_real
source_real[11] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.source_real
source_real[12] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.source_real
source_real[13] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.source_real
source_real[14] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.source_real
source_real[15] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.source_real
source_imag[0] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.source_imag
source_imag[1] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.source_imag
source_imag[2] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.source_imag
source_imag[3] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.source_imag
source_imag[4] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.source_imag
source_imag[5] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.source_imag
source_imag[6] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.source_imag
source_imag[7] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.source_imag
source_imag[8] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.source_imag
source_imag[9] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.source_imag
source_imag[10] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.source_imag
source_imag[11] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.source_imag
source_imag[12] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.source_imag
source_imag[13] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.source_imag
source_imag[14] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.source_imag
source_imag[15] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.source_imag


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst
clk => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.clk
clk => processing_to_end.CLK
clk => sent_eop.CLK
clk => auk_dspip_r22sdf_core:r22sdf_core_inst.clk
clk => auk_dspip_bit_reverse_core:generate_bit_reverse_module:bit_reverse_inst.clk
clk => auk_dspip_avalon_streaming_block_source:source_control_inst.clk
reset_n => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.reset
reset_n => auk_dspip_r22sdf_core:r22sdf_core_inst.reset
reset_n => auk_dspip_bit_reverse_core:generate_bit_reverse_module:bit_reverse_inst.reset
reset_n => auk_dspip_avalon_streaming_block_source:source_control_inst.reset
reset_n => sent_eop.ACLR
reset_n => processing_to_end.ACLR
clk_ena => auk_dspip_r22sdf_core:r22sdf_core_inst.clk_ena
clk_ena => source_stall_ena.IN1
fftpts_in[0] => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.in_blk[0]
fftpts_in[1] => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.in_blk[1]
fftpts_in[2] => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.in_blk[2]
fftpts_in[3] => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.in_blk[3]
fftpts_in[4] => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.in_blk[4]
fftpts_in[5] => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.in_blk[5]
fftpts_in[6] => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.in_blk[6]
fftpts_in[7] => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.in_blk[7]
inverse => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.in_inverse
sink_ready <= auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.sink_ready
sink_valid => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.sink_valid
sink_real[0] => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.in_data[0]
sink_real[1] => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.in_data[1]
sink_real[2] => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.in_data[2]
sink_real[3] => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.in_data[3]
sink_real[4] => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.in_data[4]
sink_real[5] => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.in_data[5]
sink_real[6] => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.in_data[6]
sink_real[7] => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.in_data[7]
sink_imag[0] => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.in_data[8]
sink_imag[1] => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.in_data[9]
sink_imag[2] => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.in_data[10]
sink_imag[3] => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.in_data[11]
sink_imag[4] => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.in_data[12]
sink_imag[5] => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.in_data[13]
sink_imag[6] => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.in_data[14]
sink_imag[7] => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.in_data[15]
sink_sop => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.in_sop
sink_eop => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.in_eop
sink_error[0] => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.in_error[0]
sink_error[1] => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.in_error[1]
source_error[0] <= auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.out_error[0]
source_error[1] <= auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.out_error[1]
source_ready => sent_eop_p.IN1
source_ready => sent_eop_p.IN1
source_ready => auk_dspip_avalon_streaming_block_source:source_control_inst.source_ready
source_valid <= auk_dspip_avalon_streaming_block_source:source_control_inst.source_valid
source_real[0] <= auk_dspip_avalon_streaming_block_source:source_control_inst.source_data[0]
source_real[1] <= auk_dspip_avalon_streaming_block_source:source_control_inst.source_data[1]
source_real[2] <= auk_dspip_avalon_streaming_block_source:source_control_inst.source_data[2]
source_real[3] <= auk_dspip_avalon_streaming_block_source:source_control_inst.source_data[3]
source_real[4] <= auk_dspip_avalon_streaming_block_source:source_control_inst.source_data[4]
source_real[5] <= auk_dspip_avalon_streaming_block_source:source_control_inst.source_data[5]
source_real[6] <= auk_dspip_avalon_streaming_block_source:source_control_inst.source_data[6]
source_real[7] <= auk_dspip_avalon_streaming_block_source:source_control_inst.source_data[7]
source_real[8] <= auk_dspip_avalon_streaming_block_source:source_control_inst.source_data[8]
source_real[9] <= auk_dspip_avalon_streaming_block_source:source_control_inst.source_data[9]
source_real[10] <= auk_dspip_avalon_streaming_block_source:source_control_inst.source_data[10]
source_real[11] <= auk_dspip_avalon_streaming_block_source:source_control_inst.source_data[11]
source_real[12] <= auk_dspip_avalon_streaming_block_source:source_control_inst.source_data[12]
source_real[13] <= auk_dspip_avalon_streaming_block_source:source_control_inst.source_data[13]
source_real[14] <= auk_dspip_avalon_streaming_block_source:source_control_inst.source_data[14]
source_real[15] <= auk_dspip_avalon_streaming_block_source:source_control_inst.source_data[15]
source_imag[0] <= auk_dspip_avalon_streaming_block_source:source_control_inst.source_data[16]
source_imag[1] <= auk_dspip_avalon_streaming_block_source:source_control_inst.source_data[17]
source_imag[2] <= auk_dspip_avalon_streaming_block_source:source_control_inst.source_data[18]
source_imag[3] <= auk_dspip_avalon_streaming_block_source:source_control_inst.source_data[19]
source_imag[4] <= auk_dspip_avalon_streaming_block_source:source_control_inst.source_data[20]
source_imag[5] <= auk_dspip_avalon_streaming_block_source:source_control_inst.source_data[21]
source_imag[6] <= auk_dspip_avalon_streaming_block_source:source_control_inst.source_data[22]
source_imag[7] <= auk_dspip_avalon_streaming_block_source:source_control_inst.source_data[23]
source_imag[8] <= auk_dspip_avalon_streaming_block_source:source_control_inst.source_data[24]
source_imag[9] <= auk_dspip_avalon_streaming_block_source:source_control_inst.source_data[25]
source_imag[10] <= auk_dspip_avalon_streaming_block_source:source_control_inst.source_data[26]
source_imag[11] <= auk_dspip_avalon_streaming_block_source:source_control_inst.source_data[27]
source_imag[12] <= auk_dspip_avalon_streaming_block_source:source_control_inst.source_data[28]
source_imag[13] <= auk_dspip_avalon_streaming_block_source:source_control_inst.source_data[29]
source_imag[14] <= auk_dspip_avalon_streaming_block_source:source_control_inst.source_data[30]
source_imag[15] <= auk_dspip_avalon_streaming_block_source:source_control_inst.source_data[31]
source_sop <= auk_dspip_avalon_streaming_block_source:source_control_inst.source_sop
source_eop <= auk_dspip_avalon_streaming_block_source:source_control_inst.source_eop
fftpts_out[0] <= auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.curr_blk[0]
fftpts_out[1] <= auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.curr_blk[1]
fftpts_out[2] <= auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.curr_blk[2]
fftpts_out[3] <= auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.curr_blk[3]
fftpts_out[4] <= auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.curr_blk[4]
fftpts_out[5] <= auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.curr_blk[5]
fftpts_out[6] <= auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.curr_blk[6]
fftpts_out[7] <= auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.curr_blk[7]


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst
clk => start.CLK
clk => curr_pwr_2_s.CLK
clk => curr_input_sel_s[0].CLK
clk => curr_input_sel_s[1].CLK
clk => curr_input_sel_s[2].CLK
clk => curr_input_sel_s[3].CLK
clk => curr_inverse_s.CLK
clk => curr_blk_s[0].CLK
clk => curr_blk_s[1].CLK
clk => curr_blk_s[2].CLK
clk => curr_blk_s[3].CLK
clk => curr_blk_s[4].CLK
clk => curr_blk_s[5].CLK
clk => curr_blk_s[6].CLK
clk => curr_blk_s[7].CLK
clk => inverse_shunt.CLK
clk => input_sel_shunt[0].CLK
clk => input_sel_shunt[1].CLK
clk => input_sel_shunt[2].CLK
clk => input_sel_shunt[3].CLK
clk => pwr_2_shunt.CLK
clk => blk_shunt[0].CLK
clk => blk_shunt[1].CLK
clk => blk_shunt[2].CLK
clk => blk_shunt[3].CLK
clk => blk_shunt[4].CLK
clk => blk_shunt[5].CLK
clk => blk_shunt[6].CLK
clk => blk_shunt[7].CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
clk => in_cnt[0].CLK
clk => in_cnt[1].CLK
clk => in_cnt[2].CLK
clk => in_cnt[3].CLK
clk => in_cnt[4].CLK
clk => in_cnt[5].CLK
clk => in_cnt[6].CLK
clk => unexpected_eop.CLK
clk => missing_eop.CLK
clk => missing_sop.CLK
clk => got_sop.CLK
clk => out_error_s[0].CLK
clk => out_error_s[1].CLK
clk => out_valid_s.CLK
clk => out_data[0]~reg0.CLK
clk => out_data[1]~reg0.CLK
clk => out_data[2]~reg0.CLK
clk => out_data[3]~reg0.CLK
clk => out_data[4]~reg0.CLK
clk => out_data[5]~reg0.CLK
clk => out_data[6]~reg0.CLK
clk => out_data[7]~reg0.CLK
clk => out_data[8]~reg0.CLK
clk => out_data[9]~reg0.CLK
clk => out_data[10]~reg0.CLK
clk => out_data[11]~reg0.CLK
clk => out_data[12]~reg0.CLK
clk => out_data[13]~reg0.CLK
clk => out_data[14]~reg0.CLK
clk => out_data[15]~reg0.CLK
clk => in_data_shunt[0].CLK
clk => in_data_shunt[1].CLK
clk => in_data_shunt[2].CLK
clk => in_data_shunt[3].CLK
clk => in_data_shunt[4].CLK
clk => in_data_shunt[5].CLK
clk => in_data_shunt[6].CLK
clk => in_data_shunt[7].CLK
clk => in_data_shunt[8].CLK
clk => in_data_shunt[9].CLK
clk => in_data_shunt[10].CLK
clk => in_data_shunt[11].CLK
clk => in_data_shunt[12].CLK
clk => in_data_shunt[13].CLK
clk => in_data_shunt[14].CLK
clk => in_data_shunt[15].CLK
clk => state.CLK
reset => start.PRESET
reset => curr_pwr_2_s.ACLR
reset => curr_input_sel_s[0].ACLR
reset => curr_input_sel_s[1].ACLR
reset => curr_input_sel_s[2].ACLR
reset => curr_input_sel_s[3].ACLR
reset => curr_inverse_s.ACLR
reset => curr_blk_s[0].ACLR
reset => curr_blk_s[1].ACLR
reset => curr_blk_s[2].ACLR
reset => curr_blk_s[3].ACLR
reset => curr_blk_s[4].ACLR
reset => curr_blk_s[5].ACLR
reset => curr_blk_s[6].ACLR
reset => curr_blk_s[7].ACLR
reset => inverse_shunt.ACLR
reset => input_sel_shunt[0].ACLR
reset => input_sel_shunt[1].ACLR
reset => input_sel_shunt[2].ACLR
reset => input_sel_shunt[3].ACLR
reset => pwr_2_shunt.ACLR
reset => blk_shunt[0].ACLR
reset => blk_shunt[1].ACLR
reset => blk_shunt[2].ACLR
reset => blk_shunt[3].ACLR
reset => blk_shunt[4].ACLR
reset => blk_shunt[5].ACLR
reset => blk_shunt[6].ACLR
reset => blk_shunt[7].ACLR
reset => cnt[0].ACLR
reset => cnt[1].ACLR
reset => cnt[2].ACLR
reset => cnt[3].ACLR
reset => cnt[4].ACLR
reset => cnt[5].ACLR
reset => cnt[6].ACLR
reset => in_cnt[0].ACLR
reset => in_cnt[1].ACLR
reset => in_cnt[2].ACLR
reset => in_cnt[3].ACLR
reset => in_cnt[4].ACLR
reset => in_cnt[5].ACLR
reset => in_cnt[6].ACLR
reset => unexpected_eop.ACLR
reset => missing_eop.ACLR
reset => missing_sop.ACLR
reset => got_sop.ACLR
reset => out_error_s[0].ACLR
reset => out_error_s[1].ACLR
reset => out_valid_s.ACLR
reset => out_data[0]~reg0.ACLR
reset => out_data[1]~reg0.ACLR
reset => out_data[2]~reg0.ACLR
reset => out_data[3]~reg0.ACLR
reset => out_data[4]~reg0.ACLR
reset => out_data[5]~reg0.ACLR
reset => out_data[6]~reg0.ACLR
reset => out_data[7]~reg0.ACLR
reset => out_data[8]~reg0.ACLR
reset => out_data[9]~reg0.ACLR
reset => out_data[10]~reg0.ACLR
reset => out_data[11]~reg0.ACLR
reset => out_data[12]~reg0.ACLR
reset => out_data[13]~reg0.ACLR
reset => out_data[14]~reg0.ACLR
reset => out_data[15]~reg0.ACLR
reset => in_data_shunt[0].ACLR
reset => in_data_shunt[1].ACLR
reset => in_data_shunt[2].ACLR
reset => in_data_shunt[3].ACLR
reset => in_data_shunt[4].ACLR
reset => in_data_shunt[5].ACLR
reset => in_data_shunt[6].ACLR
reset => in_data_shunt[7].ACLR
reset => in_data_shunt[8].ACLR
reset => in_data_shunt[9].ACLR
reset => in_data_shunt[10].ACLR
reset => in_data_shunt[11].ACLR
reset => in_data_shunt[12].ACLR
reset => in_data_shunt[13].ACLR
reset => in_data_shunt[14].ACLR
reset => in_data_shunt[15].ACLR
reset => state.ACLR
in_blk[0] => curr_blk_s.DATAB
in_blk[0] => Equal5.IN7
in_blk[0] => blk_shunt[0].DATAIN
in_blk[1] => curr_blk_s.DATAB
in_blk[1] => Equal5.IN6
in_blk[1] => curr_input_sel_s.DATAB
in_blk[1] => in_pwr_2.IN1
in_blk[1] => blk_shunt[1].DATAIN
in_blk[1] => input_sel_shunt[3].DATAIN
in_blk[2] => curr_blk_s.DATAB
in_blk[2] => stg_input_sel[2].OUTPUTSELECT
in_blk[2] => Equal5.IN5
in_blk[2] => blk_shunt[2].DATAIN
in_blk[3] => curr_blk_s.DATAB
in_blk[3] => stg_input_sel[2].DATAA
in_blk[3] => Equal5.IN4
in_blk[3] => res.IN1
in_blk[3] => blk_shunt[3].DATAIN
in_blk[4] => curr_blk_s.DATAB
in_blk[4] => stg_input_sel[1].OUTPUTSELECT
in_blk[4] => Equal5.IN3
in_blk[4] => blk_shunt[4].DATAIN
in_blk[5] => curr_blk_s.DATAB
in_blk[5] => stg_input_sel[1].DATAA
in_blk[5] => Equal5.IN2
in_blk[5] => res.IN0
in_blk[5] => blk_shunt[5].DATAIN
in_blk[6] => curr_blk_s.DATAB
in_blk[6] => stg_input_sel[0].OUTPUTSELECT
in_blk[6] => Equal5.IN1
in_blk[6] => blk_shunt[6].DATAIN
in_blk[7] => curr_blk_s.DATAB
in_blk[7] => stg_input_sel[0].DATAA
in_blk[7] => Equal5.IN0
in_blk[7] => res.IN1
in_blk[7] => blk_shunt[7].DATAIN
in_sop => out_valid_s.IN1
in_sop => got_sop_p.IN1
in_sop => stall_s.IN0
in_sop => missing_sop_p.IN0
in_eop => unexpected_eop_p.IN0
in_eop => missing_eop_p.IN0
in_inverse => curr_inverse_s.DATAB
in_inverse => inverse_shunt.DATAIN
sink_valid => fsm_cmb.IN1
sink_valid => entering_s5_state.IN1
sink_valid => out_data_p.IN1
sink_valid => missing_sop_p.IN1
sink_valid => missing_eop_p.IN1
sink_valid => unexpected_eop_p.IN1
sink_valid => stall_s.IN1
sink_ready <= sink_ready_s.DB_MAX_OUTPUT_PORT_TYPE
source_stall => fsm_cmb.IN1
source_stall => fsm_cmb.IN0
source_stall => entering_s5_state.IN1
source_stall => leaving_s5_state.IN1
source_stall => sink_ready_s.IN1
in_data[0] => out_data.DATAB
in_data[0] => in_data_shunt[0].DATAIN
in_data[1] => out_data.DATAB
in_data[1] => in_data_shunt[1].DATAIN
in_data[2] => out_data.DATAB
in_data[2] => in_data_shunt[2].DATAIN
in_data[3] => out_data.DATAB
in_data[3] => in_data_shunt[3].DATAIN
in_data[4] => out_data.DATAB
in_data[4] => in_data_shunt[4].DATAIN
in_data[5] => out_data.DATAB
in_data[5] => in_data_shunt[5].DATAIN
in_data[6] => out_data.DATAB
in_data[6] => in_data_shunt[6].DATAIN
in_data[7] => out_data.DATAB
in_data[7] => in_data_shunt[7].DATAIN
in_data[8] => out_data.DATAB
in_data[8] => in_data_shunt[8].DATAIN
in_data[9] => out_data.DATAB
in_data[9] => in_data_shunt[9].DATAIN
in_data[10] => out_data.DATAB
in_data[10] => in_data_shunt[10].DATAIN
in_data[11] => out_data.DATAB
in_data[11] => in_data_shunt[11].DATAIN
in_data[12] => out_data.DATAB
in_data[12] => in_data_shunt[12].DATAIN
in_data[13] => out_data.DATAB
in_data[13] => in_data_shunt[13].DATAIN
in_data[14] => out_data.DATAB
in_data[14] => in_data_shunt[14].DATAIN
in_data[15] => out_data.DATAB
in_data[15] => in_data_shunt[15].DATAIN
processing => stall_s.IN1
processing => leaving_s5_state.IN1
processing => fsm_cmb.IN1
in_error[0] => out_error_s.DATAB
in_error[1] => out_error_s.DATAB
out_error[0] <= out_error_s[0].DB_MAX_OUTPUT_PORT_TYPE
out_error[1] <= out_error_s[1].DB_MAX_OUTPUT_PORT_TYPE
out_valid <= out_valid_s.DB_MAX_OUTPUT_PORT_TYPE
out_sop <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
out_eop <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
curr_blk[0] <= curr_blk_s[0].DB_MAX_OUTPUT_PORT_TYPE
curr_blk[1] <= curr_blk_s[1].DB_MAX_OUTPUT_PORT_TYPE
curr_blk[2] <= curr_blk_s[2].DB_MAX_OUTPUT_PORT_TYPE
curr_blk[3] <= curr_blk_s[3].DB_MAX_OUTPUT_PORT_TYPE
curr_blk[4] <= curr_blk_s[4].DB_MAX_OUTPUT_PORT_TYPE
curr_blk[5] <= curr_blk_s[5].DB_MAX_OUTPUT_PORT_TYPE
curr_blk[6] <= curr_blk_s[6].DB_MAX_OUTPUT_PORT_TYPE
curr_blk[7] <= curr_blk_s[7].DB_MAX_OUTPUT_PORT_TYPE
curr_pwr_2 <= curr_pwr_2_s.DB_MAX_OUTPUT_PORT_TYPE
curr_inverse <= curr_inverse_s.DB_MAX_OUTPUT_PORT_TYPE
curr_input_sel[0] <= curr_input_sel_s[0].DB_MAX_OUTPUT_PORT_TYPE
curr_input_sel[1] <= curr_input_sel_s[1].DB_MAX_OUTPUT_PORT_TYPE
curr_input_sel[2] <= curr_input_sel_s[2].DB_MAX_OUTPUT_PORT_TYPE
curr_input_sel[3] <= curr_input_sel_s[3].DB_MAX_OUTPUT_PORT_TYPE


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst
clk => auk_dspip_r22sdf_enable_control:ena_ctrl.clk
clk => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:0:r22_stage.clk
clk => auk_dspip_r22sdf_stg_pipe:gen_natural_order_core:gen_stages:0:gen_stg_connect:stg_connect.clk
clk => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:1:r22_stage.clk
clk => auk_dspip_r22sdf_twrom:gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2.clk
clk => auk_dspip_r22sdf_stg_pipe:gen_natural_order_core:gen_stages:1:gen_stg_connect:stg_connect.clk
clk => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:2:r22_stage.clk
clk => auk_dspip_r22sdf_twrom:gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2.clk
clk => auk_dspip_r22sdf_stg_pipe:gen_natural_order_core:gen_stages:2:gen_stg_connect:stg_connect.clk
clk => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:3:r22_stage.clk
clk => auk_dspip_r22sdf_twrom:gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2.clk
reset => auk_dspip_r22sdf_enable_control:ena_ctrl.reset
reset => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:0:r22_stage.reset
reset => auk_dspip_r22sdf_stg_pipe:gen_natural_order_core:gen_stages:0:gen_stg_connect:stg_connect.reset
reset => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:1:r22_stage.reset
reset => auk_dspip_r22sdf_twrom:gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2.reset
reset => auk_dspip_r22sdf_stg_pipe:gen_natural_order_core:gen_stages:1:gen_stg_connect:stg_connect.reset
reset => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:2:r22_stage.reset
reset => auk_dspip_r22sdf_twrom:gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2.reset
reset => auk_dspip_r22sdf_stg_pipe:gen_natural_order_core:gen_stages:2:gen_stg_connect:stg_connect.reset
reset => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:3:r22_stage.reset
reset => auk_dspip_r22sdf_twrom:gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2.reset
clk_ena => auk_dspip_r22sdf_enable_control:ena_ctrl.clk_ena
enable => auk_dspip_r22sdf_enable_control:ena_ctrl.enable
in_sop => stg_in_sop[0].DATAB
in_sop => auk_dspip_r22sdf_enable_control:ena_ctrl.in_sop
in_sop => auk_dspip_r22sdf_stg_pipe:gen_natural_order_core:gen_stages:0:gen_stg_connect:stg_connect.stg_sop_first
in_sop => auk_dspip_r22sdf_stg_pipe:gen_natural_order_core:gen_stages:1:gen_stg_connect:stg_connect.stg_sop_first
in_sop => auk_dspip_r22sdf_stg_pipe:gen_natural_order_core:gen_stages:2:gen_stg_connect:stg_connect.stg_sop_first
in_eop => stg_in_eop[0].DATAB
in_eop => auk_dspip_r22sdf_enable_control:ena_ctrl.in_eop
in_eop => auk_dspip_r22sdf_stg_pipe:gen_natural_order_core:gen_stages:0:gen_stg_connect:stg_connect.stg_eop_first
in_eop => auk_dspip_r22sdf_stg_pipe:gen_natural_order_core:gen_stages:1:gen_stg_connect:stg_connect.stg_eop_first
in_eop => auk_dspip_r22sdf_stg_pipe:gen_natural_order_core:gen_stages:2:gen_stg_connect:stg_connect.stg_eop_first
in_fftpts[0] => auk_dspip_r22sdf_enable_control:ena_ctrl.in_fftpts[0]
in_fftpts[0] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:0:r22_stage.in_fftpts[0]
in_fftpts[0] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:1:r22_stage.in_fftpts[0]
in_fftpts[0] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:2:r22_stage.in_fftpts[0]
in_fftpts[0] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:3:r22_stage.in_fftpts[0]
in_fftpts[1] => auk_dspip_r22sdf_enable_control:ena_ctrl.in_fftpts[1]
in_fftpts[1] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:0:r22_stage.in_fftpts[1]
in_fftpts[1] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:1:r22_stage.in_fftpts[1]
in_fftpts[1] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:2:r22_stage.in_fftpts[1]
in_fftpts[1] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:3:r22_stage.in_fftpts[1]
in_fftpts[2] => auk_dspip_r22sdf_enable_control:ena_ctrl.in_fftpts[2]
in_fftpts[2] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:0:r22_stage.in_fftpts[2]
in_fftpts[2] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:1:r22_stage.in_fftpts[2]
in_fftpts[2] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:2:r22_stage.in_fftpts[2]
in_fftpts[2] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:3:r22_stage.in_fftpts[2]
in_fftpts[3] => auk_dspip_r22sdf_enable_control:ena_ctrl.in_fftpts[3]
in_fftpts[3] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:0:r22_stage.in_fftpts[3]
in_fftpts[3] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:1:r22_stage.in_fftpts[3]
in_fftpts[3] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:2:r22_stage.in_fftpts[3]
in_fftpts[3] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:3:r22_stage.in_fftpts[3]
in_fftpts[4] => auk_dspip_r22sdf_enable_control:ena_ctrl.in_fftpts[4]
in_fftpts[4] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:0:r22_stage.in_fftpts[4]
in_fftpts[4] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:1:r22_stage.in_fftpts[4]
in_fftpts[4] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:2:r22_stage.in_fftpts[4]
in_fftpts[4] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:3:r22_stage.in_fftpts[4]
in_fftpts[5] => auk_dspip_r22sdf_enable_control:ena_ctrl.in_fftpts[5]
in_fftpts[5] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:0:r22_stage.in_fftpts[5]
in_fftpts[5] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:1:r22_stage.in_fftpts[5]
in_fftpts[5] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:2:r22_stage.in_fftpts[5]
in_fftpts[5] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:3:r22_stage.in_fftpts[5]
in_fftpts[6] => auk_dspip_r22sdf_enable_control:ena_ctrl.in_fftpts[6]
in_fftpts[6] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:0:r22_stage.in_fftpts[6]
in_fftpts[6] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:1:r22_stage.in_fftpts[6]
in_fftpts[6] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:2:r22_stage.in_fftpts[6]
in_fftpts[6] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:3:r22_stage.in_fftpts[6]
in_fftpts[7] => auk_dspip_r22sdf_enable_control:ena_ctrl.in_fftpts[7]
in_fftpts[7] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:0:r22_stage.in_fftpts[7]
in_fftpts[7] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:1:r22_stage.in_fftpts[7]
in_fftpts[7] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:2:r22_stage.in_fftpts[7]
in_fftpts[7] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:3:r22_stage.in_fftpts[7]
in_pwr_2 => auk_dspip_r22sdf_enable_control:ena_ctrl.in_pwr_2
in_pwr_2 => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:0:r22_stage.in_pwr_2
in_pwr_2 => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:1:r22_stage.in_pwr_2
in_pwr_2 => auk_dspip_r22sdf_twrom:gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2.pwr_2
in_pwr_2 => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:2:r22_stage.in_pwr_2
in_pwr_2 => auk_dspip_r22sdf_twrom:gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2.pwr_2
in_pwr_2 => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:3:r22_stage.in_pwr_2
in_pwr_2 => auk_dspip_r22sdf_twrom:gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2.pwr_2
in_valid => stg_in_valid[0].DATAB
in_valid => auk_dspip_r22sdf_stg_pipe:gen_natural_order_core:gen_stages:0:gen_stg_connect:stg_connect.stg_valid_first
in_valid => auk_dspip_r22sdf_stg_pipe:gen_natural_order_core:gen_stages:1:gen_stg_connect:stg_connect.stg_valid_first
in_valid => auk_dspip_r22sdf_stg_pipe:gen_natural_order_core:gen_stages:2:gen_stg_connect:stg_connect.stg_valid_first
in_inverse => stg_in_inverse[0].DATAB
in_inverse => auk_dspip_r22sdf_stg_pipe:gen_natural_order_core:gen_stages:0:gen_stg_connect:stg_connect.stg_inverse_first
in_inverse => auk_dspip_r22sdf_stg_pipe:gen_natural_order_core:gen_stages:1:gen_stg_connect:stg_connect.stg_inverse_first
in_inverse => auk_dspip_r22sdf_stg_pipe:gen_natural_order_core:gen_stages:2:gen_stg_connect:stg_connect.stg_inverse_first
in_inverse => stg_in_real_first[7].OUTPUTSELECT
in_inverse => stg_in_real_first[6].OUTPUTSELECT
in_inverse => stg_in_real_first[5].OUTPUTSELECT
in_inverse => stg_in_real_first[4].OUTPUTSELECT
in_inverse => stg_in_real_first[3].OUTPUTSELECT
in_inverse => stg_in_real_first[2].OUTPUTSELECT
in_inverse => stg_in_real_first[1].OUTPUTSELECT
in_inverse => stg_in_real_first[0].OUTPUTSELECT
in_inverse => stg_in_imag_first[7].OUTPUTSELECT
in_inverse => stg_in_imag_first[6].OUTPUTSELECT
in_inverse => stg_in_imag_first[5].OUTPUTSELECT
in_inverse => stg_in_imag_first[4].OUTPUTSELECT
in_inverse => stg_in_imag_first[3].OUTPUTSELECT
in_inverse => stg_in_imag_first[2].OUTPUTSELECT
in_inverse => stg_in_imag_first[1].OUTPUTSELECT
in_inverse => stg_in_imag_first[0].OUTPUTSELECT
stg_input_sel[0] => stg_in_real[0][15].OUTPUTSELECT
stg_input_sel[0] => stg_in_real[0][14].OUTPUTSELECT
stg_input_sel[0] => stg_in_real[0][13].OUTPUTSELECT
stg_input_sel[0] => stg_in_real[0][12].OUTPUTSELECT
stg_input_sel[0] => stg_in_real[0][11].OUTPUTSELECT
stg_input_sel[0] => stg_in_real[0][10].OUTPUTSELECT
stg_input_sel[0] => stg_in_real[0][9].OUTPUTSELECT
stg_input_sel[0] => stg_in_real[0][8].OUTPUTSELECT
stg_input_sel[0] => stg_in_real[0][7].OUTPUTSELECT
stg_input_sel[0] => stg_in_real[0][6].OUTPUTSELECT
stg_input_sel[0] => stg_in_real[0][5].OUTPUTSELECT
stg_input_sel[0] => stg_in_real[0][4].OUTPUTSELECT
stg_input_sel[0] => stg_in_real[0][3].OUTPUTSELECT
stg_input_sel[0] => stg_in_real[0][2].OUTPUTSELECT
stg_input_sel[0] => stg_in_real[0][1].OUTPUTSELECT
stg_input_sel[0] => stg_in_real[0][0].OUTPUTSELECT
stg_input_sel[0] => stg_in_imag[0][15].OUTPUTSELECT
stg_input_sel[0] => stg_in_imag[0][14].OUTPUTSELECT
stg_input_sel[0] => stg_in_imag[0][13].OUTPUTSELECT
stg_input_sel[0] => stg_in_imag[0][12].OUTPUTSELECT
stg_input_sel[0] => stg_in_imag[0][11].OUTPUTSELECT
stg_input_sel[0] => stg_in_imag[0][10].OUTPUTSELECT
stg_input_sel[0] => stg_in_imag[0][9].OUTPUTSELECT
stg_input_sel[0] => stg_in_imag[0][8].OUTPUTSELECT
stg_input_sel[0] => stg_in_imag[0][7].OUTPUTSELECT
stg_input_sel[0] => stg_in_imag[0][6].OUTPUTSELECT
stg_input_sel[0] => stg_in_imag[0][5].OUTPUTSELECT
stg_input_sel[0] => stg_in_imag[0][4].OUTPUTSELECT
stg_input_sel[0] => stg_in_imag[0][3].OUTPUTSELECT
stg_input_sel[0] => stg_in_imag[0][2].OUTPUTSELECT
stg_input_sel[0] => stg_in_imag[0][1].OUTPUTSELECT
stg_input_sel[0] => stg_in_imag[0][0].OUTPUTSELECT
stg_input_sel[0] => stg_in_valid[0].OUTPUTSELECT
stg_input_sel[0] => stg_in_sop[0].OUTPUTSELECT
stg_input_sel[0] => stg_in_eop[0].OUTPUTSELECT
stg_input_sel[0] => stg_in_inverse[0].OUTPUTSELECT
stg_input_sel[0] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:0:r22_stage.in_sel
stg_input_sel[1] => auk_dspip_r22sdf_stg_pipe:gen_natural_order_core:gen_stages:0:gen_stg_connect:stg_connect.stg_input_sel
stg_input_sel[1] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:1:r22_stage.in_sel
stg_input_sel[2] => auk_dspip_r22sdf_stg_pipe:gen_natural_order_core:gen_stages:1:gen_stg_connect:stg_connect.stg_input_sel
stg_input_sel[2] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:2:r22_stage.in_sel
stg_input_sel[3] => auk_dspip_r22sdf_stg_pipe:gen_natural_order_core:gen_stages:2:gen_stg_connect:stg_connect.stg_input_sel
stg_input_sel[3] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:3:r22_stage.in_sel
in_real[0] => stg_in_real_first[0].DATAB
in_real[0] => stg_in_imag_first[0].DATAA
in_real[1] => stg_in_real_first[1].DATAB
in_real[1] => stg_in_imag_first[1].DATAA
in_real[2] => stg_in_real_first[2].DATAB
in_real[2] => stg_in_imag_first[2].DATAA
in_real[3] => stg_in_real_first[3].DATAB
in_real[3] => stg_in_imag_first[3].DATAA
in_real[4] => stg_in_real_first[4].DATAB
in_real[4] => stg_in_imag_first[4].DATAA
in_real[5] => stg_in_real_first[5].DATAB
in_real[5] => stg_in_imag_first[5].DATAA
in_real[6] => stg_in_real_first[6].DATAB
in_real[6] => stg_in_imag_first[6].DATAA
in_real[7] => stg_in_real_first[7].DATAB
in_real[7] => stg_in_imag_first[7].DATAA
in_imag[0] => stg_in_real_first[0].DATAA
in_imag[0] => stg_in_imag_first[0].DATAB
in_imag[1] => stg_in_real_first[1].DATAA
in_imag[1] => stg_in_imag_first[1].DATAB
in_imag[2] => stg_in_real_first[2].DATAA
in_imag[2] => stg_in_imag_first[2].DATAB
in_imag[3] => stg_in_real_first[3].DATAA
in_imag[3] => stg_in_imag_first[3].DATAB
in_imag[4] => stg_in_real_first[4].DATAA
in_imag[4] => stg_in_imag_first[4].DATAB
in_imag[5] => stg_in_real_first[5].DATAA
in_imag[5] => stg_in_imag_first[5].DATAB
in_imag[6] => stg_in_real_first[6].DATAA
in_imag[6] => stg_in_imag_first[6].DATAB
in_imag[7] => stg_in_real_first[7].DATAA
in_imag[7] => stg_in_imag_first[7].DATAB
processing <= res.DB_MAX_OUTPUT_PORT_TYPE
out_stall => auk_dspip_r22sdf_enable_control:ena_ctrl.stall
out_real[0] <= out_real.DB_MAX_OUTPUT_PORT_TYPE
out_real[1] <= out_real.DB_MAX_OUTPUT_PORT_TYPE
out_real[2] <= out_real.DB_MAX_OUTPUT_PORT_TYPE
out_real[3] <= out_real.DB_MAX_OUTPUT_PORT_TYPE
out_real[4] <= out_real.DB_MAX_OUTPUT_PORT_TYPE
out_real[5] <= out_real.DB_MAX_OUTPUT_PORT_TYPE
out_real[6] <= out_real.DB_MAX_OUTPUT_PORT_TYPE
out_real[7] <= out_real.DB_MAX_OUTPUT_PORT_TYPE
out_real[8] <= out_real.DB_MAX_OUTPUT_PORT_TYPE
out_real[9] <= out_real.DB_MAX_OUTPUT_PORT_TYPE
out_real[10] <= out_real.DB_MAX_OUTPUT_PORT_TYPE
out_real[11] <= out_real.DB_MAX_OUTPUT_PORT_TYPE
out_real[12] <= out_real.DB_MAX_OUTPUT_PORT_TYPE
out_real[13] <= out_real.DB_MAX_OUTPUT_PORT_TYPE
out_real[14] <= out_real.DB_MAX_OUTPUT_PORT_TYPE
out_real[15] <= out_real.DB_MAX_OUTPUT_PORT_TYPE
out_imag[0] <= out_imag.DB_MAX_OUTPUT_PORT_TYPE
out_imag[1] <= out_imag.DB_MAX_OUTPUT_PORT_TYPE
out_imag[2] <= out_imag.DB_MAX_OUTPUT_PORT_TYPE
out_imag[3] <= out_imag.DB_MAX_OUTPUT_PORT_TYPE
out_imag[4] <= out_imag.DB_MAX_OUTPUT_PORT_TYPE
out_imag[5] <= out_imag.DB_MAX_OUTPUT_PORT_TYPE
out_imag[6] <= out_imag.DB_MAX_OUTPUT_PORT_TYPE
out_imag[7] <= out_imag.DB_MAX_OUTPUT_PORT_TYPE
out_imag[8] <= out_imag.DB_MAX_OUTPUT_PORT_TYPE
out_imag[9] <= out_imag.DB_MAX_OUTPUT_PORT_TYPE
out_imag[10] <= out_imag.DB_MAX_OUTPUT_PORT_TYPE
out_imag[11] <= out_imag.DB_MAX_OUTPUT_PORT_TYPE
out_imag[12] <= out_imag.DB_MAX_OUTPUT_PORT_TYPE
out_imag[13] <= out_imag.DB_MAX_OUTPUT_PORT_TYPE
out_imag[14] <= out_imag.DB_MAX_OUTPUT_PORT_TYPE
out_imag[15] <= out_imag.DB_MAX_OUTPUT_PORT_TYPE
out_sop <= out_sop.DB_MAX_OUTPUT_PORT_TYPE
out_eop <= out_eop.DB_MAX_OUTPUT_PORT_TYPE
out_valid <= out_valid.DB_MAX_OUTPUT_PORT_TYPE


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_enable_control:ena_ctrl
clk => stall_d.CLK
clk => sop.CLK
clk => control_s[0].CLK
clk => control_s[1].CLK
clk => control_s[2].CLK
clk => control_s[3].CLK
clk => control_s[4].CLK
clk => control_s[5].CLK
clk => control_s[6].CLK
reset => stall_d.ACLR
reset => sop.PRESET
reset => control_s[0].ACLR
reset => control_s[1].ACLR
reset => control_s[2].ACLR
reset => control_s[3].ACLR
reset => control_s[4].ACLR
reset => control_s[5].ACLR
reset => control_s[6].ACLR
clk_ena => ~NO_FANOUT~
enable => out_enable.DATAB
enable => control_s[6].ENA
enable => control_s[5].ENA
enable => control_s[4].ENA
enable => control_s[3].ENA
enable => control_s[2].ENA
enable => control_s[1].ENA
enable => control_s[0].ENA
enable => sop.ENA
stall => stall_d.DATAIN
in_sop => ~NO_FANOUT~
in_eop => control_s.OUTPUTSELECT
in_eop => control_s.OUTPUTSELECT
in_eop => control_s.OUTPUTSELECT
in_eop => control_s.OUTPUTSELECT
in_eop => control_s.OUTPUTSELECT
in_eop => control_s.OUTPUTSELECT
in_eop => control_s.OUTPUTSELECT
in_eop => control_s.OUTPUTSELECT
in_eop => control_s.OUTPUTSELECT
in_eop => control_s.OUTPUTSELECT
in_eop => control_s.OUTPUTSELECT
in_eop => control_s.OUTPUTSELECT
in_eop => control_s.OUTPUTSELECT
in_eop => control_s.OUTPUTSELECT
in_eop => sop.DATAIN
in_fftpts[0] => ~NO_FANOUT~
in_fftpts[1] => ~NO_FANOUT~
in_fftpts[2] => ~NO_FANOUT~
in_fftpts[3] => ~NO_FANOUT~
in_fftpts[4] => ~NO_FANOUT~
in_fftpts[5] => ~NO_FANOUT~
in_fftpts[6] => ~NO_FANOUT~
in_fftpts[7] => ~NO_FANOUT~
in_pwr_2 => control_s.OUTPUTSELECT
in_pwr_2 => control_s.OUTPUTSELECT
in_pwr_2 => control_s.OUTPUTSELECT
in_pwr_2 => control_s.OUTPUTSELECT
in_pwr_2 => control_s.OUTPUTSELECT
in_pwr_2 => control_s.OUTPUTSELECT
in_pwr_2 => control_s.OUTPUTSELECT
out_enable <= out_enable.DB_MAX_OUTPUT_PORT_TYPE
out_control[0] <= control_s[0].DB_MAX_OUTPUT_PORT_TYPE
out_control[1] <= control_s[1].DB_MAX_OUTPUT_PORT_TYPE
out_control[2] <= control_s[2].DB_MAX_OUTPUT_PORT_TYPE
out_control[3] <= control_s[3].DB_MAX_OUTPUT_PORT_TYPE
out_control[4] <= control_s[4].DB_MAX_OUTPUT_PORT_TYPE
out_control[5] <= control_s[5].DB_MAX_OUTPUT_PORT_TYPE
out_control[6] <= control_s[6].DB_MAX_OUTPUT_PORT_TYPE


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage
clk => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.clk
clk => processing~reg0.CLK
clk => processing_cnt[0].CLK
clk => processing_cnt[1].CLK
clk => processing_cnt[2].CLK
clk => bfi_processing.CLK
clk => bfi_processing_cnt[0].CLK
clk => bfi_processing_cnt[1].CLK
clk => bfi_processing_cnt[2].CLK
clk => auk_dspip_r22sdf_delay:gen_bfi:bfi_delblk_real.clk
clk => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.clk
clk => auk_dspip_r22sdf_delay:gen_bfii:bfii_delblk_real.clk
reset => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.reset
reset => processing~reg0.ACLR
reset => processing_cnt[0].ACLR
reset => processing_cnt[1].ACLR
reset => processing_cnt[2].ACLR
reset => bfi_processing.ACLR
reset => bfi_processing_cnt[0].ACLR
reset => bfi_processing_cnt[1].ACLR
reset => bfi_processing_cnt[2].ACLR
reset => auk_dspip_r22sdf_delay:gen_bfi:bfi_delblk_real.reset
reset => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.reset
reset => auk_dspip_r22sdf_delay:gen_bfii:bfii_delblk_real.reset
enable => bfi_delay_blk_enable.IN1
enable => bfii_delay_blk_enable.IN1
enable => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.enable
enable => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.enable
enable => bfi_processing_cnt[2].ENA
enable => bfi_processing_cnt[1].ENA
enable => bfi_processing_cnt[0].ENA
enable => processing~reg0.ENA
enable => bfi_processing.ENA
enable => processing_cnt[2].ENA
enable => processing_cnt[1].ENA
enable => processing_cnt[0].ENA
in_valid => processing_bfi_cnt_p.IN0
in_valid => bfi_delay_blk_enable.IN1
in_valid => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.in_valid
in_pwr_2 => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.in_radix_2
in_pwr_2 => auk_dspip_r22sdf_delay:gen_bfi:bfi_delblk_real.radix_2
in_pwr_2 => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_radix_2
in_pwr_2 => auk_dspip_r22sdf_delay:gen_bfii:bfii_delblk_real.radix_2
in_sel => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.in_sel
in_sop => processing_bfi_cnt_p.IN1
in_sop => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.in_sop
in_eop => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.in_eop
in_inverse => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.in_inverse
in_fftpts[0] => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.in_fftpts[0]
in_fftpts[0] => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_fftpts[0]
in_fftpts[1] => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.in_fftpts[1]
in_fftpts[1] => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_fftpts[1]
in_fftpts[2] => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.in_fftpts[2]
in_fftpts[2] => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_fftpts[2]
in_fftpts[3] => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.in_fftpts[3]
in_fftpts[3] => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_fftpts[3]
in_fftpts[4] => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.in_fftpts[4]
in_fftpts[4] => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_fftpts[4]
in_fftpts[5] => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.in_fftpts[5]
in_fftpts[5] => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_fftpts[5]
in_fftpts[6] => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.in_fftpts[6]
in_fftpts[6] => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_fftpts[6]
in_fftpts[7] => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.in_fftpts[7]
in_fftpts[7] => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_fftpts[7]
in_real[0] => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.in_real[0]
in_real[1] => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.in_real[1]
in_real[2] => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.in_real[2]
in_real[3] => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.in_real[3]
in_real[4] => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.in_real[4]
in_real[5] => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.in_real[5]
in_real[6] => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.in_real[6]
in_real[7] => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.in_real[7]
in_real[8] => ~NO_FANOUT~
in_real[9] => ~NO_FANOUT~
in_real[10] => ~NO_FANOUT~
in_real[11] => ~NO_FANOUT~
in_real[12] => ~NO_FANOUT~
in_real[13] => ~NO_FANOUT~
in_real[14] => ~NO_FANOUT~
in_real[15] => ~NO_FANOUT~
in_imag[0] => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.in_imag[0]
in_imag[1] => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.in_imag[1]
in_imag[2] => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.in_imag[2]
in_imag[3] => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.in_imag[3]
in_imag[4] => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.in_imag[4]
in_imag[5] => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.in_imag[5]
in_imag[6] => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.in_imag[6]
in_imag[7] => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.in_imag[7]
in_imag[8] => ~NO_FANOUT~
in_imag[9] => ~NO_FANOUT~
in_imag[10] => ~NO_FANOUT~
in_imag[11] => ~NO_FANOUT~
in_imag[12] => ~NO_FANOUT~
in_imag[13] => ~NO_FANOUT~
in_imag[14] => ~NO_FANOUT~
in_imag[15] => ~NO_FANOUT~
realtwid[0] => ~NO_FANOUT~
realtwid[1] => ~NO_FANOUT~
realtwid[2] => ~NO_FANOUT~
realtwid[3] => ~NO_FANOUT~
realtwid[4] => ~NO_FANOUT~
realtwid[5] => ~NO_FANOUT~
realtwid[6] => ~NO_FANOUT~
realtwid[7] => ~NO_FANOUT~
realtwid[8] => ~NO_FANOUT~
realtwid[9] => ~NO_FANOUT~
realtwid[10] => ~NO_FANOUT~
realtwid[11] => ~NO_FANOUT~
realtwid[12] => ~NO_FANOUT~
realtwid[13] => ~NO_FANOUT~
realtwid[14] => ~NO_FANOUT~
realtwid[15] => ~NO_FANOUT~
realtwid[16] => ~NO_FANOUT~
realtwid[17] => ~NO_FANOUT~
imagtwid[0] => ~NO_FANOUT~
imagtwid[1] => ~NO_FANOUT~
imagtwid[2] => ~NO_FANOUT~
imagtwid[3] => ~NO_FANOUT~
imagtwid[4] => ~NO_FANOUT~
imagtwid[5] => ~NO_FANOUT~
imagtwid[6] => ~NO_FANOUT~
imagtwid[7] => ~NO_FANOUT~
imagtwid[8] => ~NO_FANOUT~
imagtwid[9] => ~NO_FANOUT~
imagtwid[10] => ~NO_FANOUT~
imagtwid[11] => ~NO_FANOUT~
imagtwid[12] => ~NO_FANOUT~
imagtwid[13] => ~NO_FANOUT~
imagtwid[14] => ~NO_FANOUT~
imagtwid[15] => ~NO_FANOUT~
imagtwid[16] => ~NO_FANOUT~
imagtwid[17] => ~NO_FANOUT~
twid_rd_en <= <GND>
twidaddr[0] <= <GND>
twidaddr[1] <= <GND>
twidaddr[2] <= <GND>
twidaddr[3] <= <GND>
twidaddr[4] <= <GND>
twidaddr[5] <= <GND>
twidaddr[6] <= <GND>
in_control[0] => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.in_control[0]
in_control[1] => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.in_control[1]
in_control[2] => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.in_control[2]
in_control[3] => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.in_control[3]
in_control[4] => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.in_control[4]
in_control[5] => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.in_control[5]
in_control[6] => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.in_control[6]
processing <= processing~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[0] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[0]
out_real[1] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[1]
out_real[2] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[2]
out_real[3] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[3]
out_real[4] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[4]
out_real[5] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[5]
out_real[6] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[6]
out_real[7] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[7]
out_real[8] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[8]
out_real[9] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[9]
out_real[10] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[9]
out_real[11] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[9]
out_real[12] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[9]
out_real[13] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[9]
out_real[14] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[9]
out_real[15] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[9]
out_imag[0] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[0]
out_imag[1] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[1]
out_imag[2] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[2]
out_imag[3] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[3]
out_imag[4] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[4]
out_imag[5] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[5]
out_imag[6] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[6]
out_imag[7] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[7]
out_imag[8] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[8]
out_imag[9] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[9]
out_imag[10] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[9]
out_imag[11] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[9]
out_imag[12] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[9]
out_imag[13] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[9]
out_imag[14] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[9]
out_imag[15] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[9]
out_control[0] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_control[0]
out_control[1] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_control[1]
out_control[2] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_control[2]
out_control[3] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_control[3]
out_control[4] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_control[4]
out_control[5] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_control[5]
out_control[6] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_control[6]
out_inverse <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_inverse
out_sop <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_sop
out_eop <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_eop
out_valid <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_valid


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst
clk => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:del_in_real_comp_inst.clk
clk => out_eop~reg0.CLK
clk => out_sop~reg0.CLK
clk => out_inverse~reg0.CLK
clk => out_eop_d[0].CLK
clk => out_sop_d[0].CLK
clk => out_inverse_d[0].CLK
clk => out_valid~reg0.CLK
clk => out_valid_d[0].CLK
clk => out_valid_d[1].CLK
clk => out_imag[0]~reg0.CLK
clk => out_imag[1]~reg0.CLK
clk => out_imag[2]~reg0.CLK
clk => out_imag[3]~reg0.CLK
clk => out_imag[4]~reg0.CLK
clk => out_imag[5]~reg0.CLK
clk => out_imag[6]~reg0.CLK
clk => out_imag[7]~reg0.CLK
clk => out_imag[8]~reg0.CLK
clk => out_real[0]~reg0.CLK
clk => out_real[1]~reg0.CLK
clk => out_real[2]~reg0.CLK
clk => out_real[3]~reg0.CLK
clk => out_real[4]~reg0.CLK
clk => out_real[5]~reg0.CLK
clk => out_real[6]~reg0.CLK
clk => out_real[7]~reg0.CLK
clk => out_real[8]~reg0.CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][0].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][1].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][2].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][3].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][4].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][5].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][6].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][7].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][0].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][1].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][2].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][3].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][4].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][5].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][6].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][7].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][0].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][1].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][2].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][3].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][4].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][5].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][6].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][7].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][0].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][1].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][2].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][3].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][4].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][5].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][6].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][7].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][0].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][1].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][2].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][3].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][4].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][5].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][6].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][7].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][8].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][0].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][1].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][2].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][3].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][4].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][5].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][6].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][7].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][8].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][0].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][1].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][2].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][3].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][4].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][5].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][6].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][7].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][8].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][0].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][1].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][2].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][3].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][4].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][5].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][6].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][7].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][8].CLK
clk => s_sel_d[0].CLK
clk => s_sel_d[1].CLK
clk => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:del_in_imag_comp_inst.clk
clk => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:in_real_comp_inst.clk
clk => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:in_imag_comp_inst.clk
clk => auk_dspip_r22sdf_bf_control:bf_control_inst.clk
reset => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:del_in_real_comp_inst.reset
reset => out_eop~reg0.ACLR
reset => out_sop~reg0.ACLR
reset => out_inverse~reg0.ACLR
reset => out_eop_d[0].ACLR
reset => out_sop_d[0].ACLR
reset => out_inverse_d[0].ACLR
reset => out_valid~reg0.ACLR
reset => out_valid_d[0].ACLR
reset => out_valid_d[1].ACLR
reset => out_imag[0]~reg0.ACLR
reset => out_imag[1]~reg0.ACLR
reset => out_imag[2]~reg0.ACLR
reset => out_imag[3]~reg0.ACLR
reset => out_imag[4]~reg0.ACLR
reset => out_imag[5]~reg0.ACLR
reset => out_imag[6]~reg0.ACLR
reset => out_imag[7]~reg0.ACLR
reset => out_imag[8]~reg0.ACLR
reset => out_real[0]~reg0.ACLR
reset => out_real[1]~reg0.ACLR
reset => out_real[2]~reg0.ACLR
reset => out_real[3]~reg0.ACLR
reset => out_real[4]~reg0.ACLR
reset => out_real[5]~reg0.ACLR
reset => out_real[6]~reg0.ACLR
reset => out_real[7]~reg0.ACLR
reset => out_real[8]~reg0.ACLR
reset => \generate_delay_gt_pipeline:in_real_pl_d[0][0].ACLR
reset => \generate_delay_gt_pipeline:in_real_pl_d[0][1].ACLR
reset => \generate_delay_gt_pipeline:in_real_pl_d[0][2].ACLR
reset => \generate_delay_gt_pipeline:in_real_pl_d[0][3].ACLR
reset => \generate_delay_gt_pipeline:in_real_pl_d[0][4].ACLR
reset => \generate_delay_gt_pipeline:in_real_pl_d[0][5].ACLR
reset => \generate_delay_gt_pipeline:in_real_pl_d[0][6].ACLR
reset => \generate_delay_gt_pipeline:in_real_pl_d[0][7].ACLR
reset => \generate_delay_gt_pipeline:in_real_pl_d[1][0].ACLR
reset => \generate_delay_gt_pipeline:in_real_pl_d[1][1].ACLR
reset => \generate_delay_gt_pipeline:in_real_pl_d[1][2].ACLR
reset => \generate_delay_gt_pipeline:in_real_pl_d[1][3].ACLR
reset => \generate_delay_gt_pipeline:in_real_pl_d[1][4].ACLR
reset => \generate_delay_gt_pipeline:in_real_pl_d[1][5].ACLR
reset => \generate_delay_gt_pipeline:in_real_pl_d[1][6].ACLR
reset => \generate_delay_gt_pipeline:in_real_pl_d[1][7].ACLR
reset => \generate_delay_gt_pipeline:in_imag_pl_d[0][0].ACLR
reset => \generate_delay_gt_pipeline:in_imag_pl_d[0][1].ACLR
reset => \generate_delay_gt_pipeline:in_imag_pl_d[0][2].ACLR
reset => \generate_delay_gt_pipeline:in_imag_pl_d[0][3].ACLR
reset => \generate_delay_gt_pipeline:in_imag_pl_d[0][4].ACLR
reset => \generate_delay_gt_pipeline:in_imag_pl_d[0][5].ACLR
reset => \generate_delay_gt_pipeline:in_imag_pl_d[0][6].ACLR
reset => \generate_delay_gt_pipeline:in_imag_pl_d[0][7].ACLR
reset => \generate_delay_gt_pipeline:in_imag_pl_d[1][0].ACLR
reset => \generate_delay_gt_pipeline:in_imag_pl_d[1][1].ACLR
reset => \generate_delay_gt_pipeline:in_imag_pl_d[1][2].ACLR
reset => \generate_delay_gt_pipeline:in_imag_pl_d[1][3].ACLR
reset => \generate_delay_gt_pipeline:in_imag_pl_d[1][4].ACLR
reset => \generate_delay_gt_pipeline:in_imag_pl_d[1][5].ACLR
reset => \generate_delay_gt_pipeline:in_imag_pl_d[1][6].ACLR
reset => \generate_delay_gt_pipeline:in_imag_pl_d[1][7].ACLR
reset => \generate_delay_gt_pipeline:del_in_real_pl_d[0][0].ACLR
reset => \generate_delay_gt_pipeline:del_in_real_pl_d[0][1].ACLR
reset => \generate_delay_gt_pipeline:del_in_real_pl_d[0][2].ACLR
reset => \generate_delay_gt_pipeline:del_in_real_pl_d[0][3].ACLR
reset => \generate_delay_gt_pipeline:del_in_real_pl_d[0][4].ACLR
reset => \generate_delay_gt_pipeline:del_in_real_pl_d[0][5].ACLR
reset => \generate_delay_gt_pipeline:del_in_real_pl_d[0][6].ACLR
reset => \generate_delay_gt_pipeline:del_in_real_pl_d[0][7].ACLR
reset => \generate_delay_gt_pipeline:del_in_real_pl_d[0][8].ACLR
reset => \generate_delay_gt_pipeline:del_in_real_pl_d[1][0].ACLR
reset => \generate_delay_gt_pipeline:del_in_real_pl_d[1][1].ACLR
reset => \generate_delay_gt_pipeline:del_in_real_pl_d[1][2].ACLR
reset => \generate_delay_gt_pipeline:del_in_real_pl_d[1][3].ACLR
reset => \generate_delay_gt_pipeline:del_in_real_pl_d[1][4].ACLR
reset => \generate_delay_gt_pipeline:del_in_real_pl_d[1][5].ACLR
reset => \generate_delay_gt_pipeline:del_in_real_pl_d[1][6].ACLR
reset => \generate_delay_gt_pipeline:del_in_real_pl_d[1][7].ACLR
reset => \generate_delay_gt_pipeline:del_in_real_pl_d[1][8].ACLR
reset => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][0].ACLR
reset => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][1].ACLR
reset => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][2].ACLR
reset => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][3].ACLR
reset => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][4].ACLR
reset => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][5].ACLR
reset => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][6].ACLR
reset => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][7].ACLR
reset => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][8].ACLR
reset => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][0].ACLR
reset => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][1].ACLR
reset => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][2].ACLR
reset => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][3].ACLR
reset => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][4].ACLR
reset => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][5].ACLR
reset => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][6].ACLR
reset => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][7].ACLR
reset => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][8].ACLR
reset => s_sel_d[0].ACLR
reset => s_sel_d[1].ACLR
reset => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:del_in_imag_comp_inst.reset
reset => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:in_real_comp_inst.reset
reset => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:in_imag_comp_inst.reset
reset => auk_dspip_r22sdf_bf_control:bf_control_inst.reset
enable => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:del_in_real_comp_inst.clken
enable => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:del_in_imag_comp_inst.clken
enable => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:in_real_comp_inst.clken
enable => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:in_imag_comp_inst.clken
enable => auk_dspip_r22sdf_bf_control:bf_control_inst.enable
enable => s_sel_d[1].ENA
enable => s_sel_d[0].ENA
enable => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][8].ENA
enable => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][7].ENA
enable => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][6].ENA
enable => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][5].ENA
enable => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][4].ENA
enable => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][3].ENA
enable => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][2].ENA
enable => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][1].ENA
enable => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][0].ENA
enable => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][8].ENA
enable => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][7].ENA
enable => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][6].ENA
enable => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][5].ENA
enable => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][4].ENA
enable => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][3].ENA
enable => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][2].ENA
enable => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][1].ENA
enable => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][0].ENA
enable => \generate_delay_gt_pipeline:del_in_real_pl_d[1][8].ENA
enable => \generate_delay_gt_pipeline:del_in_real_pl_d[1][7].ENA
enable => \generate_delay_gt_pipeline:del_in_real_pl_d[1][6].ENA
enable => \generate_delay_gt_pipeline:del_in_real_pl_d[1][5].ENA
enable => \generate_delay_gt_pipeline:del_in_real_pl_d[1][4].ENA
enable => \generate_delay_gt_pipeline:del_in_real_pl_d[1][3].ENA
enable => \generate_delay_gt_pipeline:del_in_real_pl_d[1][2].ENA
enable => \generate_delay_gt_pipeline:del_in_real_pl_d[1][1].ENA
enable => \generate_delay_gt_pipeline:del_in_real_pl_d[1][0].ENA
enable => \generate_delay_gt_pipeline:del_in_real_pl_d[0][8].ENA
enable => \generate_delay_gt_pipeline:del_in_real_pl_d[0][7].ENA
enable => \generate_delay_gt_pipeline:del_in_real_pl_d[0][6].ENA
enable => \generate_delay_gt_pipeline:del_in_real_pl_d[0][5].ENA
enable => \generate_delay_gt_pipeline:del_in_real_pl_d[0][4].ENA
enable => \generate_delay_gt_pipeline:del_in_real_pl_d[0][3].ENA
enable => \generate_delay_gt_pipeline:del_in_real_pl_d[0][2].ENA
enable => \generate_delay_gt_pipeline:del_in_real_pl_d[0][1].ENA
enable => \generate_delay_gt_pipeline:del_in_real_pl_d[0][0].ENA
enable => \generate_delay_gt_pipeline:in_imag_pl_d[1][7].ENA
enable => \generate_delay_gt_pipeline:in_imag_pl_d[1][6].ENA
enable => \generate_delay_gt_pipeline:in_imag_pl_d[1][5].ENA
enable => \generate_delay_gt_pipeline:in_imag_pl_d[1][4].ENA
enable => \generate_delay_gt_pipeline:in_imag_pl_d[1][3].ENA
enable => \generate_delay_gt_pipeline:in_imag_pl_d[1][2].ENA
enable => \generate_delay_gt_pipeline:in_imag_pl_d[1][1].ENA
enable => \generate_delay_gt_pipeline:in_imag_pl_d[1][0].ENA
enable => \generate_delay_gt_pipeline:in_imag_pl_d[0][7].ENA
enable => \generate_delay_gt_pipeline:in_imag_pl_d[0][6].ENA
enable => \generate_delay_gt_pipeline:in_imag_pl_d[0][5].ENA
enable => \generate_delay_gt_pipeline:in_imag_pl_d[0][4].ENA
enable => \generate_delay_gt_pipeline:in_imag_pl_d[0][3].ENA
enable => \generate_delay_gt_pipeline:in_imag_pl_d[0][2].ENA
enable => \generate_delay_gt_pipeline:in_imag_pl_d[0][1].ENA
enable => \generate_delay_gt_pipeline:in_imag_pl_d[0][0].ENA
enable => \generate_delay_gt_pipeline:in_real_pl_d[1][7].ENA
enable => \generate_delay_gt_pipeline:in_real_pl_d[1][6].ENA
enable => \generate_delay_gt_pipeline:in_real_pl_d[1][5].ENA
enable => \generate_delay_gt_pipeline:in_real_pl_d[1][4].ENA
enable => \generate_delay_gt_pipeline:in_real_pl_d[1][3].ENA
enable => \generate_delay_gt_pipeline:in_real_pl_d[1][2].ENA
enable => \generate_delay_gt_pipeline:in_real_pl_d[1][1].ENA
enable => \generate_delay_gt_pipeline:in_real_pl_d[1][0].ENA
enable => \generate_delay_gt_pipeline:in_real_pl_d[0][7].ENA
enable => \generate_delay_gt_pipeline:in_real_pl_d[0][6].ENA
enable => \generate_delay_gt_pipeline:in_real_pl_d[0][5].ENA
enable => \generate_delay_gt_pipeline:in_real_pl_d[0][4].ENA
enable => \generate_delay_gt_pipeline:in_real_pl_d[0][3].ENA
enable => \generate_delay_gt_pipeline:in_real_pl_d[0][2].ENA
enable => \generate_delay_gt_pipeline:in_real_pl_d[0][1].ENA
enable => \generate_delay_gt_pipeline:in_real_pl_d[0][0].ENA
enable => out_real[8]~reg0.ENA
enable => out_real[7]~reg0.ENA
enable => out_real[6]~reg0.ENA
enable => out_real[5]~reg0.ENA
enable => out_real[4]~reg0.ENA
enable => out_real[3]~reg0.ENA
enable => out_real[2]~reg0.ENA
enable => out_real[1]~reg0.ENA
enable => out_real[0]~reg0.ENA
enable => out_imag[8]~reg0.ENA
enable => out_imag[7]~reg0.ENA
enable => out_imag[6]~reg0.ENA
enable => out_imag[5]~reg0.ENA
enable => out_imag[4]~reg0.ENA
enable => out_imag[3]~reg0.ENA
enable => out_imag[2]~reg0.ENA
enable => out_imag[1]~reg0.ENA
enable => out_imag[0]~reg0.ENA
enable => out_valid_d[1].ENA
enable => out_valid_d[0].ENA
enable => out_valid~reg0.ENA
enable => out_inverse_d[0].ENA
enable => out_sop_d[0].ENA
enable => out_eop_d[0].ENA
enable => out_inverse~reg0.ENA
enable => out_sop~reg0.ENA
enable => out_eop~reg0.ENA
in_fftpts[0] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[0]
in_fftpts[1] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[1]
in_fftpts[2] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[2]
in_fftpts[3] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[3]
in_fftpts[4] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[4]
in_fftpts[5] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[5]
in_fftpts[6] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[6]
in_fftpts[7] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[7]
in_radix_2 => auk_dspip_r22sdf_bf_control:bf_control_inst.in_radix_2
in_sel => ~NO_FANOUT~
in_control[0] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[0]
in_control[1] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[1]
in_control[2] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[2]
in_control[3] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[3]
in_control[4] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[4]
in_control[5] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[5]
in_control[6] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[6]
out_control[0] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[0]
out_control[1] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[1]
out_control[2] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[2]
out_control[3] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[3]
out_control[4] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[4]
out_control[5] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[5]
out_control[6] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[6]
in_inverse => auk_dspip_r22sdf_bf_control:bf_control_inst.in_inverse
in_sop => auk_dspip_r22sdf_bf_control:bf_control_inst.in_sop
in_eop => auk_dspip_r22sdf_bf_control:bf_control_inst.in_eop
in_valid => auk_dspip_r22sdf_bf_control:bf_control_inst.in_valid
in_real[0] => \generate_delay_gt_pipeline:in_real_pl_d[0][0].DATAIN
in_real[1] => \generate_delay_gt_pipeline:in_real_pl_d[0][1].DATAIN
in_real[2] => \generate_delay_gt_pipeline:in_real_pl_d[0][2].DATAIN
in_real[3] => \generate_delay_gt_pipeline:in_real_pl_d[0][3].DATAIN
in_real[4] => \generate_delay_gt_pipeline:in_real_pl_d[0][4].DATAIN
in_real[5] => \generate_delay_gt_pipeline:in_real_pl_d[0][5].DATAIN
in_real[6] => \generate_delay_gt_pipeline:in_real_pl_d[0][6].DATAIN
in_real[7] => \generate_delay_gt_pipeline:in_real_pl_d[0][7].DATAIN
in_imag[0] => \generate_delay_gt_pipeline:in_imag_pl_d[0][0].DATAIN
in_imag[1] => \generate_delay_gt_pipeline:in_imag_pl_d[0][1].DATAIN
in_imag[2] => \generate_delay_gt_pipeline:in_imag_pl_d[0][2].DATAIN
in_imag[3] => \generate_delay_gt_pipeline:in_imag_pl_d[0][3].DATAIN
in_imag[4] => \generate_delay_gt_pipeline:in_imag_pl_d[0][4].DATAIN
in_imag[5] => \generate_delay_gt_pipeline:in_imag_pl_d[0][5].DATAIN
in_imag[6] => \generate_delay_gt_pipeline:in_imag_pl_d[0][6].DATAIN
in_imag[7] => \generate_delay_gt_pipeline:in_imag_pl_d[0][7].DATAIN
del_in_real[0] => \generate_delay_gt_pipeline:del_in_real_pl_d[0][0].DATAIN
del_in_real[1] => \generate_delay_gt_pipeline:del_in_real_pl_d[0][1].DATAIN
del_in_real[2] => \generate_delay_gt_pipeline:del_in_real_pl_d[0][2].DATAIN
del_in_real[3] => \generate_delay_gt_pipeline:del_in_real_pl_d[0][3].DATAIN
del_in_real[4] => \generate_delay_gt_pipeline:del_in_real_pl_d[0][4].DATAIN
del_in_real[5] => \generate_delay_gt_pipeline:del_in_real_pl_d[0][5].DATAIN
del_in_real[6] => \generate_delay_gt_pipeline:del_in_real_pl_d[0][6].DATAIN
del_in_real[7] => \generate_delay_gt_pipeline:del_in_real_pl_d[0][7].DATAIN
del_in_real[8] => \generate_delay_gt_pipeline:del_in_real_pl_d[0][8].DATAIN
del_in_imag[0] => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][0].DATAIN
del_in_imag[1] => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][1].DATAIN
del_in_imag[2] => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][2].DATAIN
del_in_imag[3] => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][3].DATAIN
del_in_imag[4] => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][4].DATAIN
del_in_imag[5] => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][5].DATAIN
del_in_imag[6] => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][6].DATAIN
del_in_imag[7] => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][7].DATAIN
del_in_imag[8] => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][8].DATAIN
out_real[0] <= out_real[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[1] <= out_real[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[2] <= out_real[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[3] <= out_real[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[4] <= out_real[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[5] <= out_real[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[6] <= out_real[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[7] <= out_real[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[8] <= out_real[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[0] <= out_imag[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[1] <= out_imag[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[2] <= out_imag[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[3] <= out_imag[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[4] <= out_imag[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[5] <= out_imag[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[6] <= out_imag[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[7] <= out_imag[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[8] <= out_imag[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[0] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[1] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[2] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[3] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[4] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[5] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[6] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[7] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[8] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[0] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[1] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[2] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[3] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[4] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[5] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[6] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[7] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[8] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
out_inverse <= out_inverse~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_sop <= out_sop~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_eop <= out_eop~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_valid <= out_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst
clk => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.CLOCK
reset => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.ACLR
clken => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.CLKEN
add => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.ADD_SUB
dataa[0] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[0]
dataa[1] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[1]
dataa[2] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[2]
dataa[3] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[3]
dataa[4] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[4]
dataa[5] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[5]
dataa[6] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[6]
dataa[7] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[7]
dataa[8] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[8]
datab[0] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[0]
datab[1] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[1]
datab[2] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[2]
datab[3] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[3]
datab[4] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[4]
datab[5] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[5]
datab[6] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[6]
datab[7] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[7]
datab[8] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[8]
result[0] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[0]
result[1] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[1]
result[2] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[2]
result[3] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[3]
result[4] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[4]
result[5] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[5]
result[6] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[6]
result[7] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[7]
result[8] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[8]


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst|LPM_ADD_SUB:\gen_pipeline:lpm_add_sub_component
dataa[0] => add_sub_2dj:auto_generated.dataa[0]
dataa[1] => add_sub_2dj:auto_generated.dataa[1]
dataa[2] => add_sub_2dj:auto_generated.dataa[2]
dataa[3] => add_sub_2dj:auto_generated.dataa[3]
dataa[4] => add_sub_2dj:auto_generated.dataa[4]
dataa[5] => add_sub_2dj:auto_generated.dataa[5]
dataa[6] => add_sub_2dj:auto_generated.dataa[6]
dataa[7] => add_sub_2dj:auto_generated.dataa[7]
dataa[8] => add_sub_2dj:auto_generated.dataa[8]
datab[0] => add_sub_2dj:auto_generated.datab[0]
datab[1] => add_sub_2dj:auto_generated.datab[1]
datab[2] => add_sub_2dj:auto_generated.datab[2]
datab[3] => add_sub_2dj:auto_generated.datab[3]
datab[4] => add_sub_2dj:auto_generated.datab[4]
datab[5] => add_sub_2dj:auto_generated.datab[5]
datab[6] => add_sub_2dj:auto_generated.datab[6]
datab[7] => add_sub_2dj:auto_generated.datab[7]
datab[8] => add_sub_2dj:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => add_sub_2dj:auto_generated.add_sub
clock => add_sub_2dj:auto_generated.clock
aclr => add_sub_2dj:auto_generated.aclr
clken => add_sub_2dj:auto_generated.clken
result[0] <= add_sub_2dj:auto_generated.result[0]
result[1] <= add_sub_2dj:auto_generated.result[1]
result[2] <= add_sub_2dj:auto_generated.result[2]
result[3] <= add_sub_2dj:auto_generated.result[3]
result[4] <= add_sub_2dj:auto_generated.result[4]
result[5] <= add_sub_2dj:auto_generated.result[5]
result[6] <= add_sub_2dj:auto_generated.result[6]
result[7] <= add_sub_2dj:auto_generated.result[7]
result[8] <= add_sub_2dj:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst|LPM_ADD_SUB:\gen_pipeline:lpm_add_sub_component|add_sub_2dj:auto_generated
aclr => pipeline_dffe[8].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN16
dataa[1] => op_1.IN14
dataa[2] => op_1.IN12
dataa[3] => op_1.IN10
dataa[4] => op_1.IN8
dataa[5] => op_1.IN6
dataa[6] => op_1.IN4
dataa[7] => op_1.IN2
dataa[8] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_imag_comp_inst
clk => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.CLOCK
reset => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.ACLR
clken => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.CLKEN
add => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.ADD_SUB
dataa[0] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[0]
dataa[1] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[1]
dataa[2] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[2]
dataa[3] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[3]
dataa[4] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[4]
dataa[5] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[5]
dataa[6] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[6]
dataa[7] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[7]
dataa[8] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[8]
datab[0] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[0]
datab[1] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[1]
datab[2] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[2]
datab[3] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[3]
datab[4] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[4]
datab[5] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[5]
datab[6] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[6]
datab[7] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[7]
datab[8] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[8]
result[0] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[0]
result[1] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[1]
result[2] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[2]
result[3] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[3]
result[4] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[4]
result[5] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[5]
result[6] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[6]
result[7] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[7]
result[8] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[8]


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_imag_comp_inst|LPM_ADD_SUB:\gen_pipeline:lpm_add_sub_component
dataa[0] => add_sub_2dj:auto_generated.dataa[0]
dataa[1] => add_sub_2dj:auto_generated.dataa[1]
dataa[2] => add_sub_2dj:auto_generated.dataa[2]
dataa[3] => add_sub_2dj:auto_generated.dataa[3]
dataa[4] => add_sub_2dj:auto_generated.dataa[4]
dataa[5] => add_sub_2dj:auto_generated.dataa[5]
dataa[6] => add_sub_2dj:auto_generated.dataa[6]
dataa[7] => add_sub_2dj:auto_generated.dataa[7]
dataa[8] => add_sub_2dj:auto_generated.dataa[8]
datab[0] => add_sub_2dj:auto_generated.datab[0]
datab[1] => add_sub_2dj:auto_generated.datab[1]
datab[2] => add_sub_2dj:auto_generated.datab[2]
datab[3] => add_sub_2dj:auto_generated.datab[3]
datab[4] => add_sub_2dj:auto_generated.datab[4]
datab[5] => add_sub_2dj:auto_generated.datab[5]
datab[6] => add_sub_2dj:auto_generated.datab[6]
datab[7] => add_sub_2dj:auto_generated.datab[7]
datab[8] => add_sub_2dj:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => add_sub_2dj:auto_generated.add_sub
clock => add_sub_2dj:auto_generated.clock
aclr => add_sub_2dj:auto_generated.aclr
clken => add_sub_2dj:auto_generated.clken
result[0] <= add_sub_2dj:auto_generated.result[0]
result[1] <= add_sub_2dj:auto_generated.result[1]
result[2] <= add_sub_2dj:auto_generated.result[2]
result[3] <= add_sub_2dj:auto_generated.result[3]
result[4] <= add_sub_2dj:auto_generated.result[4]
result[5] <= add_sub_2dj:auto_generated.result[5]
result[6] <= add_sub_2dj:auto_generated.result[6]
result[7] <= add_sub_2dj:auto_generated.result[7]
result[8] <= add_sub_2dj:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_imag_comp_inst|LPM_ADD_SUB:\gen_pipeline:lpm_add_sub_component|add_sub_2dj:auto_generated
aclr => pipeline_dffe[8].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN16
dataa[1] => op_1.IN14
dataa[2] => op_1.IN12
dataa[3] => op_1.IN10
dataa[4] => op_1.IN8
dataa[5] => op_1.IN6
dataa[6] => op_1.IN4
dataa[7] => op_1.IN2
dataa[8] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_real_comp_inst
clk => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.CLOCK
reset => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.ACLR
clken => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.CLKEN
add => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.ADD_SUB
dataa[0] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[0]
dataa[1] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[1]
dataa[2] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[2]
dataa[3] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[3]
dataa[4] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[4]
dataa[5] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[5]
dataa[6] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[6]
dataa[7] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[7]
dataa[8] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[8]
datab[0] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[0]
datab[1] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[1]
datab[2] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[2]
datab[3] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[3]
datab[4] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[4]
datab[5] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[5]
datab[6] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[6]
datab[7] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[7]
datab[8] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[8]
result[0] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[0]
result[1] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[1]
result[2] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[2]
result[3] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[3]
result[4] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[4]
result[5] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[5]
result[6] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[6]
result[7] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[7]
result[8] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[8]


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_real_comp_inst|LPM_ADD_SUB:\gen_pipeline:lpm_add_sub_component
dataa[0] => add_sub_2dj:auto_generated.dataa[0]
dataa[1] => add_sub_2dj:auto_generated.dataa[1]
dataa[2] => add_sub_2dj:auto_generated.dataa[2]
dataa[3] => add_sub_2dj:auto_generated.dataa[3]
dataa[4] => add_sub_2dj:auto_generated.dataa[4]
dataa[5] => add_sub_2dj:auto_generated.dataa[5]
dataa[6] => add_sub_2dj:auto_generated.dataa[6]
dataa[7] => add_sub_2dj:auto_generated.dataa[7]
dataa[8] => add_sub_2dj:auto_generated.dataa[8]
datab[0] => add_sub_2dj:auto_generated.datab[0]
datab[1] => add_sub_2dj:auto_generated.datab[1]
datab[2] => add_sub_2dj:auto_generated.datab[2]
datab[3] => add_sub_2dj:auto_generated.datab[3]
datab[4] => add_sub_2dj:auto_generated.datab[4]
datab[5] => add_sub_2dj:auto_generated.datab[5]
datab[6] => add_sub_2dj:auto_generated.datab[6]
datab[7] => add_sub_2dj:auto_generated.datab[7]
datab[8] => add_sub_2dj:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => add_sub_2dj:auto_generated.add_sub
clock => add_sub_2dj:auto_generated.clock
aclr => add_sub_2dj:auto_generated.aclr
clken => add_sub_2dj:auto_generated.clken
result[0] <= add_sub_2dj:auto_generated.result[0]
result[1] <= add_sub_2dj:auto_generated.result[1]
result[2] <= add_sub_2dj:auto_generated.result[2]
result[3] <= add_sub_2dj:auto_generated.result[3]
result[4] <= add_sub_2dj:auto_generated.result[4]
result[5] <= add_sub_2dj:auto_generated.result[5]
result[6] <= add_sub_2dj:auto_generated.result[6]
result[7] <= add_sub_2dj:auto_generated.result[7]
result[8] <= add_sub_2dj:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_real_comp_inst|LPM_ADD_SUB:\gen_pipeline:lpm_add_sub_component|add_sub_2dj:auto_generated
aclr => pipeline_dffe[8].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN16
dataa[1] => op_1.IN14
dataa[2] => op_1.IN12
dataa[3] => op_1.IN10
dataa[4] => op_1.IN8
dataa[5] => op_1.IN6
dataa[6] => op_1.IN4
dataa[7] => op_1.IN2
dataa[8] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_imag_comp_inst
clk => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.CLOCK
reset => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.ACLR
clken => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.CLKEN
add => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.ADD_SUB
dataa[0] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[0]
dataa[1] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[1]
dataa[2] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[2]
dataa[3] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[3]
dataa[4] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[4]
dataa[5] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[5]
dataa[6] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[6]
dataa[7] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[7]
dataa[8] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[8]
datab[0] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[0]
datab[1] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[1]
datab[2] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[2]
datab[3] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[3]
datab[4] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[4]
datab[5] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[5]
datab[6] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[6]
datab[7] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[7]
datab[8] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[8]
result[0] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[0]
result[1] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[1]
result[2] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[2]
result[3] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[3]
result[4] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[4]
result[5] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[5]
result[6] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[6]
result[7] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[7]
result[8] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[8]


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_imag_comp_inst|LPM_ADD_SUB:\gen_pipeline:lpm_add_sub_component
dataa[0] => add_sub_2dj:auto_generated.dataa[0]
dataa[1] => add_sub_2dj:auto_generated.dataa[1]
dataa[2] => add_sub_2dj:auto_generated.dataa[2]
dataa[3] => add_sub_2dj:auto_generated.dataa[3]
dataa[4] => add_sub_2dj:auto_generated.dataa[4]
dataa[5] => add_sub_2dj:auto_generated.dataa[5]
dataa[6] => add_sub_2dj:auto_generated.dataa[6]
dataa[7] => add_sub_2dj:auto_generated.dataa[7]
dataa[8] => add_sub_2dj:auto_generated.dataa[8]
datab[0] => add_sub_2dj:auto_generated.datab[0]
datab[1] => add_sub_2dj:auto_generated.datab[1]
datab[2] => add_sub_2dj:auto_generated.datab[2]
datab[3] => add_sub_2dj:auto_generated.datab[3]
datab[4] => add_sub_2dj:auto_generated.datab[4]
datab[5] => add_sub_2dj:auto_generated.datab[5]
datab[6] => add_sub_2dj:auto_generated.datab[6]
datab[7] => add_sub_2dj:auto_generated.datab[7]
datab[8] => add_sub_2dj:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => add_sub_2dj:auto_generated.add_sub
clock => add_sub_2dj:auto_generated.clock
aclr => add_sub_2dj:auto_generated.aclr
clken => add_sub_2dj:auto_generated.clken
result[0] <= add_sub_2dj:auto_generated.result[0]
result[1] <= add_sub_2dj:auto_generated.result[1]
result[2] <= add_sub_2dj:auto_generated.result[2]
result[3] <= add_sub_2dj:auto_generated.result[3]
result[4] <= add_sub_2dj:auto_generated.result[4]
result[5] <= add_sub_2dj:auto_generated.result[5]
result[6] <= add_sub_2dj:auto_generated.result[6]
result[7] <= add_sub_2dj:auto_generated.result[7]
result[8] <= add_sub_2dj:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_imag_comp_inst|LPM_ADD_SUB:\gen_pipeline:lpm_add_sub_component|add_sub_2dj:auto_generated
aclr => pipeline_dffe[8].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN16
dataa[1] => op_1.IN14
dataa[2] => op_1.IN12
dataa[3] => op_1.IN10
dataa[4] => op_1.IN8
dataa[5] => op_1.IN6
dataa[6] => op_1.IN4
dataa[7] => op_1.IN2
dataa[8] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst
clk => auk_dspip_r22sdf_counter:bf_counter_inst.clk
clk => out_inverse~reg0.CLK
clk => shift.CLK
clk => out_eop~reg0.CLK
clk => out_sop~reg0.CLK
clk => out_cnt[0].CLK
clk => out_cnt[1].CLK
clk => out_cnt[2].CLK
clk => out_cnt[3].CLK
clk => out_cnt[4].CLK
clk => out_cnt[5].CLK
clk => out_cnt[6].CLK
clk => out_cnt[7].CLK
clk => in_cnt[0].CLK
clk => in_cnt[1].CLK
clk => in_cnt[2].CLK
clk => in_cnt[3].CLK
clk => in_cnt[4].CLK
clk => in_cnt[5].CLK
clk => in_cnt[6].CLK
clk => in_cnt[7].CLK
clk => fftpts_less_one[0].CLK
clk => fftpts_less_one[1].CLK
clk => fftpts_less_one[2].CLK
clk => fftpts_less_one[3].CLK
clk => fftpts_less_one[4].CLK
clk => fftpts_less_one[5].CLK
clk => fftpts_less_one[6].CLK
clk => fftpts_less_one[7].CLK
clk => out_control[0]~reg0.CLK
clk => out_control[1]~reg0.CLK
clk => out_control[2]~reg0.CLK
clk => out_control[3]~reg0.CLK
clk => out_control[4]~reg0.CLK
clk => out_control[5]~reg0.CLK
clk => out_control[6]~reg0.CLK
reset => auk_dspip_r22sdf_counter:bf_counter_inst.reset
reset => out_inverse~reg0.ACLR
reset => shift.ACLR
reset => out_eop~reg0.ACLR
reset => out_sop~reg0.ACLR
reset => out_cnt[0].ACLR
reset => out_cnt[1].ACLR
reset => out_cnt[2].ACLR
reset => out_cnt[3].ACLR
reset => out_cnt[4].ACLR
reset => out_cnt[5].ACLR
reset => out_cnt[6].ACLR
reset => out_cnt[7].ACLR
reset => in_cnt[0].ACLR
reset => in_cnt[1].ACLR
reset => in_cnt[2].ACLR
reset => in_cnt[3].ACLR
reset => in_cnt[4].ACLR
reset => in_cnt[5].ACLR
reset => in_cnt[6].ACLR
reset => in_cnt[7].ACLR
reset => fftpts_less_one[0].ACLR
reset => fftpts_less_one[1].ACLR
reset => fftpts_less_one[2].ACLR
reset => fftpts_less_one[3].ACLR
reset => fftpts_less_one[4].ACLR
reset => fftpts_less_one[5].ACLR
reset => fftpts_less_one[6].ACLR
reset => fftpts_less_one[7].ACLR
reset => out_control[0]~reg0.ACLR
reset => out_control[1]~reg0.ACLR
reset => out_control[2]~reg0.ACLR
reset => out_control[3]~reg0.ACLR
reset => out_control[4]~reg0.ACLR
reset => out_control[5]~reg0.ACLR
reset => out_control[6]~reg0.ACLR
enable => in_cnt_p.IN0
enable => auk_dspip_r22sdf_counter:bf_counter_inst.enable
enable => out_control[6]~reg0.ENA
enable => out_control[5]~reg0.ENA
enable => out_control[4]~reg0.ENA
enable => out_control[3]~reg0.ENA
enable => out_control[2]~reg0.ENA
enable => out_control[1]~reg0.ENA
enable => out_control[0]~reg0.ENA
enable => fftpts_less_one[7].ENA
enable => fftpts_less_one[6].ENA
enable => fftpts_less_one[5].ENA
enable => fftpts_less_one[4].ENA
enable => fftpts_less_one[3].ENA
enable => fftpts_less_one[2].ENA
enable => fftpts_less_one[1].ENA
enable => fftpts_less_one[0].ENA
enable => out_inverse~reg0.ENA
enable => out_cnt[7].ENA
enable => out_cnt[6].ENA
enable => out_cnt[5].ENA
enable => out_cnt[4].ENA
enable => out_cnt[3].ENA
enable => out_cnt[2].ENA
enable => out_cnt[1].ENA
enable => out_cnt[0].ENA
enable => out_sop~reg0.ENA
enable => out_eop~reg0.ENA
enable => shift.ENA
in_fftpts[0] => Add2.IN16
in_fftpts[0] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[0]
in_fftpts[1] => Add2.IN15
in_fftpts[1] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[1]
in_fftpts[2] => Add2.IN14
in_fftpts[2] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[2]
in_fftpts[3] => Add2.IN13
in_fftpts[3] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[3]
in_fftpts[4] => Add2.IN12
in_fftpts[4] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[4]
in_fftpts[5] => Add2.IN11
in_fftpts[5] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[5]
in_fftpts[6] => Add2.IN10
in_fftpts[6] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[6]
in_fftpts[7] => Add2.IN9
in_fftpts[7] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[7]
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => auk_dspip_r22sdf_counter:bf_counter_inst.in_radix_2
in_radix_2 => Add0.IN6
in_radix_2 => Add1.IN6
in_radix_2 => Equal1.IN6
in_radix_2 => LessThan0.IN13
in_radix_2 => Add1.IN14
in_radix_2 => Equal1.IN15
in_radix_2 => LessThan0.IN14
s_s => out_valid.IN1
in_valid => in_cnt_p.IN1
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => auk_dspip_r22sdf_counter:bf_counter_inst.in_valid
in_sop => auk_dspip_r22sdf_counter:bf_counter_inst.in_sop
in_eop => auk_dspip_r22sdf_counter:bf_counter_inst.in_eop
in_control[0] => Add1.IN13
in_control[0] => out_control.DATAB
in_control[0] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[0]
in_control[1] => Add0.IN12
in_control[1] => Add1.IN12
in_control[1] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[1]
in_control[2] => Add0.IN11
in_control[2] => Add1.IN11
in_control[2] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[2]
in_control[3] => Add0.IN10
in_control[3] => Add1.IN10
in_control[3] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[3]
in_control[4] => Add0.IN9
in_control[4] => Add1.IN9
in_control[4] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[4]
in_control[5] => Add0.IN8
in_control[5] => Add1.IN8
in_control[5] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[5]
in_control[6] => Add0.IN7
in_control[6] => Add1.IN7
in_control[6] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[6]
in_inverse => out_inverse.DATAB
curr_control[0] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[0]
curr_control[1] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[1]
curr_control[2] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[2]
curr_control[3] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[3]
curr_control[4] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[4]
curr_control[5] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[5]
curr_control[6] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[6]
out_control[0] <= out_control[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[1] <= out_control[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[2] <= out_control[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[3] <= out_control[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[4] <= out_control[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[5] <= out_control[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[6] <= out_control[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_inverse <= out_inverse~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_sop <= out_sop~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_eop <= out_eop~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_valid <= out_valid.DB_MAX_OUTPUT_PORT_TYPE


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst
clk => control_s[0].CLK
clk => control_s[1].CLK
clk => control_s[2].CLK
clk => control_s[3].CLK
clk => control_s[4].CLK
clk => control_s[5].CLK
clk => control_s[6].CLK
reset => control_s[0].ACLR
reset => control_s[1].ACLR
reset => control_s[2].ACLR
reset => control_s[3].ACLR
reset => control_s[4].ACLR
reset => control_s[5].ACLR
reset => control_s[6].ACLR
enable => counter_p.IN0
in_valid => counter_p.IN1
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_eop => ~NO_FANOUT~
in_fftpts[0] => ~NO_FANOUT~
in_fftpts[1] => ~NO_FANOUT~
in_fftpts[2] => ~NO_FANOUT~
in_fftpts[3] => ~NO_FANOUT~
in_fftpts[4] => ~NO_FANOUT~
in_fftpts[5] => ~NO_FANOUT~
in_fftpts[6] => ~NO_FANOUT~
in_fftpts[7] => ~NO_FANOUT~
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_control[0] => Add1.IN14
in_control[0] => control_s.DATAB
in_control[1] => Add0.IN12
in_control[1] => Add1.IN13
in_control[2] => Add0.IN11
in_control[2] => Add1.IN12
in_control[3] => Add0.IN10
in_control[3] => Add1.IN11
in_control[4] => Add0.IN9
in_control[4] => Add1.IN10
in_control[5] => Add0.IN8
in_control[5] => Add1.IN9
in_control[6] => Add0.IN7
in_control[6] => Add1.IN8
out_control[0] <= control_s[0].DB_MAX_OUTPUT_PORT_TYPE
out_control[1] <= control_s[1].DB_MAX_OUTPUT_PORT_TYPE
out_control[2] <= control_s[2].DB_MAX_OUTPUT_PORT_TYPE
out_control[3] <= control_s[3].DB_MAX_OUTPUT_PORT_TYPE
out_control[4] <= control_s[4].DB_MAX_OUTPUT_PORT_TYPE
out_control[5] <= control_s[5].DB_MAX_OUTPUT_PORT_TYPE
out_control[6] <= control_s[6].DB_MAX_OUTPUT_PORT_TYPE


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real
clk => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.clock0
clk => \gen_m4k_delay:rdptr[0].CLK
clk => \gen_m4k_delay:rdptr[1].CLK
clk => \gen_m4k_delay:rdptr[2].CLK
clk => \gen_m4k_delay:rdptr[3].CLK
clk => \gen_m4k_delay:rdptr[4].CLK
clk => \gen_m4k_delay:rdptr[5].CLK
clk => \gen_m4k_delay:rdptr[6].CLK
clk => \gen_m4k_delay:wrptr[0].CLK
clk => \gen_m4k_delay:wrptr[1].CLK
clk => \gen_m4k_delay:wrptr[2].CLK
clk => \gen_m4k_delay:wrptr[3].CLK
clk => \gen_m4k_delay:wrptr[4].CLK
clk => \gen_m4k_delay:wrptr[5].CLK
clk => \gen_m4k_delay:wrptr[6].CLK
reset => \gen_m4k_delay:rdptr[0].ACLR
reset => \gen_m4k_delay:rdptr[1].ACLR
reset => \gen_m4k_delay:rdptr[2].ACLR
reset => \gen_m4k_delay:rdptr[3].ACLR
reset => \gen_m4k_delay:rdptr[4].ACLR
reset => \gen_m4k_delay:rdptr[5].ACLR
reset => \gen_m4k_delay:rdptr[6].ACLR
reset => \gen_m4k_delay:wrptr[0].ACLR
reset => \gen_m4k_delay:wrptr[1].ACLR
reset => \gen_m4k_delay:wrptr[2].ACLR
reset => \gen_m4k_delay:wrptr[3].ACLR
reset => \gen_m4k_delay:wrptr[4].ACLR
reset => \gen_m4k_delay:wrptr[5].ACLR
reset => \gen_m4k_delay:wrptr[6].ACLR
enable => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.clocken0
enable => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.wren_a
enable => \gen_m4k_delay:wrptr[6].ENA
enable => \gen_m4k_delay:wrptr[5].ENA
enable => \gen_m4k_delay:wrptr[4].ENA
enable => \gen_m4k_delay:wrptr[3].ENA
enable => \gen_m4k_delay:wrptr[2].ENA
enable => \gen_m4k_delay:wrptr[1].ENA
enable => \gen_m4k_delay:rdptr[0].ENA
enable => \gen_m4k_delay:wrptr[0].ENA
enable => \gen_m4k_delay:rdptr[6].ENA
enable => \gen_m4k_delay:rdptr[5].ENA
enable => \gen_m4k_delay:rdptr[4].ENA
enable => \gen_m4k_delay:rdptr[3].ENA
enable => \gen_m4k_delay:rdptr[2].ENA
enable => \gen_m4k_delay:rdptr[1].ENA
radix_2 => Add0.IN12
radix_2 => Add4.IN10
datain[0] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[0]
datain[1] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[1]
datain[2] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[2]
datain[3] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[3]
datain[4] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[4]
datain[5] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[5]
datain[6] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[6]
datain[7] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[7]
datain[8] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[8]
datain[9] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[9]
datain[10] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[10]
datain[11] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[11]
datain[12] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[12]
datain[13] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[13]
datain[14] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[14]
datain[15] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[15]
datain[16] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[16]
datain[17] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[17]
dataout[0] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[0]
dataout[1] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[1]
dataout[2] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[2]
dataout[3] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[3]
dataout[4] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[4]
dataout[5] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[5]
dataout[6] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[6]
dataout[7] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[7]
dataout[8] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[8]
dataout[9] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[9]
dataout[10] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[10]
dataout[11] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[11]
dataout[12] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[12]
dataout[13] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[13]
dataout[14] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[14]
dataout[15] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[15]
dataout[16] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[16]
dataout[17] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[17]


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component
clocken0 => altsyncram:old_ram_gen:old_ram_component.clocken0
aclr0 => altsyncram:old_ram_gen:old_ram_component.aclr0
wren_a => altsyncram:old_ram_gen:old_ram_component.wren_a
clock0 => altsyncram:old_ram_gen:old_ram_component.clock0
address_a[0] => altsyncram:old_ram_gen:old_ram_component.address_a[0]
address_a[1] => altsyncram:old_ram_gen:old_ram_component.address_a[1]
address_a[2] => altsyncram:old_ram_gen:old_ram_component.address_a[2]
address_a[3] => altsyncram:old_ram_gen:old_ram_component.address_a[3]
address_a[4] => altsyncram:old_ram_gen:old_ram_component.address_a[4]
address_a[5] => altsyncram:old_ram_gen:old_ram_component.address_a[5]
address_b[0] => altsyncram:old_ram_gen:old_ram_component.address_b[0]
address_b[1] => altsyncram:old_ram_gen:old_ram_component.address_b[1]
address_b[2] => altsyncram:old_ram_gen:old_ram_component.address_b[2]
address_b[3] => altsyncram:old_ram_gen:old_ram_component.address_b[3]
address_b[4] => altsyncram:old_ram_gen:old_ram_component.address_b[4]
address_b[5] => altsyncram:old_ram_gen:old_ram_component.address_b[5]
data_a[0] => altsyncram:old_ram_gen:old_ram_component.data_a[0]
data_a[1] => altsyncram:old_ram_gen:old_ram_component.data_a[1]
data_a[2] => altsyncram:old_ram_gen:old_ram_component.data_a[2]
data_a[3] => altsyncram:old_ram_gen:old_ram_component.data_a[3]
data_a[4] => altsyncram:old_ram_gen:old_ram_component.data_a[4]
data_a[5] => altsyncram:old_ram_gen:old_ram_component.data_a[5]
data_a[6] => altsyncram:old_ram_gen:old_ram_component.data_a[6]
data_a[7] => altsyncram:old_ram_gen:old_ram_component.data_a[7]
data_a[8] => altsyncram:old_ram_gen:old_ram_component.data_a[8]
data_a[9] => altsyncram:old_ram_gen:old_ram_component.data_a[9]
data_a[10] => altsyncram:old_ram_gen:old_ram_component.data_a[10]
data_a[11] => altsyncram:old_ram_gen:old_ram_component.data_a[11]
data_a[12] => altsyncram:old_ram_gen:old_ram_component.data_a[12]
data_a[13] => altsyncram:old_ram_gen:old_ram_component.data_a[13]
data_a[14] => altsyncram:old_ram_gen:old_ram_component.data_a[14]
data_a[15] => altsyncram:old_ram_gen:old_ram_component.data_a[15]
data_a[16] => altsyncram:old_ram_gen:old_ram_component.data_a[16]
data_a[17] => altsyncram:old_ram_gen:old_ram_component.data_a[17]
q_b[0] <= altsyncram:old_ram_gen:old_ram_component.q_b[0]
q_b[1] <= altsyncram:old_ram_gen:old_ram_component.q_b[1]
q_b[2] <= altsyncram:old_ram_gen:old_ram_component.q_b[2]
q_b[3] <= altsyncram:old_ram_gen:old_ram_component.q_b[3]
q_b[4] <= altsyncram:old_ram_gen:old_ram_component.q_b[4]
q_b[5] <= altsyncram:old_ram_gen:old_ram_component.q_b[5]
q_b[6] <= altsyncram:old_ram_gen:old_ram_component.q_b[6]
q_b[7] <= altsyncram:old_ram_gen:old_ram_component.q_b[7]
q_b[8] <= altsyncram:old_ram_gen:old_ram_component.q_b[8]
q_b[9] <= altsyncram:old_ram_gen:old_ram_component.q_b[9]
q_b[10] <= altsyncram:old_ram_gen:old_ram_component.q_b[10]
q_b[11] <= altsyncram:old_ram_gen:old_ram_component.q_b[11]
q_b[12] <= altsyncram:old_ram_gen:old_ram_component.q_b[12]
q_b[13] <= altsyncram:old_ram_gen:old_ram_component.q_b[13]
q_b[14] <= altsyncram:old_ram_gen:old_ram_component.q_b[14]
q_b[15] <= altsyncram:old_ram_gen:old_ram_component.q_b[15]
q_b[16] <= altsyncram:old_ram_gen:old_ram_component.q_b[16]
q_b[17] <= altsyncram:old_ram_gen:old_ram_component.q_b[17]


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component
wren_a => altsyncram_rcp3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_rcp3:auto_generated.data_a[0]
data_a[1] => altsyncram_rcp3:auto_generated.data_a[1]
data_a[2] => altsyncram_rcp3:auto_generated.data_a[2]
data_a[3] => altsyncram_rcp3:auto_generated.data_a[3]
data_a[4] => altsyncram_rcp3:auto_generated.data_a[4]
data_a[5] => altsyncram_rcp3:auto_generated.data_a[5]
data_a[6] => altsyncram_rcp3:auto_generated.data_a[6]
data_a[7] => altsyncram_rcp3:auto_generated.data_a[7]
data_a[8] => altsyncram_rcp3:auto_generated.data_a[8]
data_a[9] => altsyncram_rcp3:auto_generated.data_a[9]
data_a[10] => altsyncram_rcp3:auto_generated.data_a[10]
data_a[11] => altsyncram_rcp3:auto_generated.data_a[11]
data_a[12] => altsyncram_rcp3:auto_generated.data_a[12]
data_a[13] => altsyncram_rcp3:auto_generated.data_a[13]
data_a[14] => altsyncram_rcp3:auto_generated.data_a[14]
data_a[15] => altsyncram_rcp3:auto_generated.data_a[15]
data_a[16] => altsyncram_rcp3:auto_generated.data_a[16]
data_a[17] => altsyncram_rcp3:auto_generated.data_a[17]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
address_a[0] => altsyncram_rcp3:auto_generated.address_a[0]
address_a[1] => altsyncram_rcp3:auto_generated.address_a[1]
address_a[2] => altsyncram_rcp3:auto_generated.address_a[2]
address_a[3] => altsyncram_rcp3:auto_generated.address_a[3]
address_a[4] => altsyncram_rcp3:auto_generated.address_a[4]
address_a[5] => altsyncram_rcp3:auto_generated.address_a[5]
address_b[0] => altsyncram_rcp3:auto_generated.address_b[0]
address_b[1] => altsyncram_rcp3:auto_generated.address_b[1]
address_b[2] => altsyncram_rcp3:auto_generated.address_b[2]
address_b[3] => altsyncram_rcp3:auto_generated.address_b[3]
address_b[4] => altsyncram_rcp3:auto_generated.address_b[4]
address_b[5] => altsyncram_rcp3:auto_generated.address_b[5]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_rcp3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_rcp3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_rcp3:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_b[0] <= altsyncram_rcp3:auto_generated.q_b[0]
q_b[1] <= altsyncram_rcp3:auto_generated.q_b[1]
q_b[2] <= altsyncram_rcp3:auto_generated.q_b[2]
q_b[3] <= altsyncram_rcp3:auto_generated.q_b[3]
q_b[4] <= altsyncram_rcp3:auto_generated.q_b[4]
q_b[5] <= altsyncram_rcp3:auto_generated.q_b[5]
q_b[6] <= altsyncram_rcp3:auto_generated.q_b[6]
q_b[7] <= altsyncram_rcp3:auto_generated.q_b[7]
q_b[8] <= altsyncram_rcp3:auto_generated.q_b[8]
q_b[9] <= altsyncram_rcp3:auto_generated.q_b[9]
q_b[10] <= altsyncram_rcp3:auto_generated.q_b[10]
q_b[11] <= altsyncram_rcp3:auto_generated.q_b[11]
q_b[12] <= altsyncram_rcp3:auto_generated.q_b[12]
q_b[13] <= altsyncram_rcp3:auto_generated.q_b[13]
q_b[14] <= altsyncram_rcp3:auto_generated.q_b[14]
q_b[15] <= altsyncram_rcp3:auto_generated.q_b[15]
q_b[16] <= altsyncram_rcp3:auto_generated.q_b[16]
q_b[17] <= altsyncram_rcp3:auto_generated.q_b[17]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_rcp3:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
aclr0 => ram_block1a16.CLR0
aclr0 => ram_block1a17.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst
clk => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:del_in_real_comp_inst.clk
clk => out_eop~reg0.CLK
clk => out_sop~reg0.CLK
clk => out_inverse~reg0.CLK
clk => out_eop_d[0].CLK
clk => out_sop_d[0].CLK
clk => out_inverse_d[0].CLK
clk => out_valid~reg0.CLK
clk => out_valid_d[0].CLK
clk => out_valid_d[1].CLK
clk => out_imag[0]~reg0.CLK
clk => out_imag[1]~reg0.CLK
clk => out_imag[2]~reg0.CLK
clk => out_imag[3]~reg0.CLK
clk => out_imag[4]~reg0.CLK
clk => out_imag[5]~reg0.CLK
clk => out_imag[6]~reg0.CLK
clk => out_imag[7]~reg0.CLK
clk => out_imag[8]~reg0.CLK
clk => out_imag[9]~reg0.CLK
clk => out_real[0]~reg0.CLK
clk => out_real[1]~reg0.CLK
clk => out_real[2]~reg0.CLK
clk => out_real[3]~reg0.CLK
clk => out_real[4]~reg0.CLK
clk => out_real[5]~reg0.CLK
clk => out_real[6]~reg0.CLK
clk => out_real[7]~reg0.CLK
clk => out_real[8]~reg0.CLK
clk => out_real[9]~reg0.CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][0].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][1].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][2].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][3].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][4].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][5].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][6].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][7].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][8].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][0].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][1].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][2].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][3].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][4].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][5].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][6].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][7].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][8].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][0].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][1].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][2].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][3].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][4].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][5].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][6].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][7].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][8].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][0].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][1].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][2].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][3].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][4].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][5].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][6].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][7].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][8].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][0].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][1].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][2].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][3].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][4].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][5].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][6].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][7].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][8].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][9].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][0].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][1].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][2].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][3].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][4].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][5].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][6].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][7].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][8].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][9].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][0].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][1].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][2].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][3].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][4].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][5].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][6].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][7].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][8].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][9].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][0].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][1].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][2].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][3].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][4].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][5].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][6].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][7].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][8].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][9].CLK
clk => cmm_control_d.CLK
clk => t_sel_d.CLK
clk => s_sel_d[0].CLK
clk => s_sel_d[1].CLK
clk => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:del_in_imag_comp_inst.clk
clk => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:in_real_comp_inst.clk
clk => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:in_imag_comp_inst.clk
clk => auk_dspip_r22sdf_bf_control:bf_control_inst.clk
reset => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:del_in_real_comp_inst.reset
reset => out_eop~reg0.ACLR
reset => out_sop~reg0.ACLR
reset => out_inverse~reg0.ACLR
reset => out_eop_d[0].ACLR
reset => out_sop_d[0].ACLR
reset => out_inverse_d[0].ACLR
reset => out_valid~reg0.ACLR
reset => out_valid_d[0].ACLR
reset => out_valid_d[1].ACLR
reset => out_imag[0]~reg0.ACLR
reset => out_imag[1]~reg0.ACLR
reset => out_imag[2]~reg0.ACLR
reset => out_imag[3]~reg0.ACLR
reset => out_imag[4]~reg0.ACLR
reset => out_imag[5]~reg0.ACLR
reset => out_imag[6]~reg0.ACLR
reset => out_imag[7]~reg0.ACLR
reset => out_imag[8]~reg0.ACLR
reset => out_imag[9]~reg0.ACLR
reset => out_real[0]~reg0.ACLR
reset => out_real[1]~reg0.ACLR
reset => out_real[2]~reg0.ACLR
reset => out_real[3]~reg0.ACLR
reset => out_real[4]~reg0.ACLR
reset => out_real[5]~reg0.ACLR
reset => out_real[6]~reg0.ACLR
reset => out_real[7]~reg0.ACLR
reset => out_real[8]~reg0.ACLR
reset => out_real[9]~reg0.ACLR
reset => \generate_delay_gt_pipeline:in_real_pl_d[0][0].ACLR
reset => \generate_delay_gt_pipeline:in_real_pl_d[0][1].ACLR
reset => \generate_delay_gt_pipeline:in_real_pl_d[0][2].ACLR
reset => \generate_delay_gt_pipeline:in_real_pl_d[0][3].ACLR
reset => \generate_delay_gt_pipeline:in_real_pl_d[0][4].ACLR
reset => \generate_delay_gt_pipeline:in_real_pl_d[0][5].ACLR
reset => \generate_delay_gt_pipeline:in_real_pl_d[0][6].ACLR
reset => \generate_delay_gt_pipeline:in_real_pl_d[0][7].ACLR
reset => \generate_delay_gt_pipeline:in_real_pl_d[0][8].ACLR
reset => \generate_delay_gt_pipeline:in_real_pl_d[1][0].ACLR
reset => \generate_delay_gt_pipeline:in_real_pl_d[1][1].ACLR
reset => \generate_delay_gt_pipeline:in_real_pl_d[1][2].ACLR
reset => \generate_delay_gt_pipeline:in_real_pl_d[1][3].ACLR
reset => \generate_delay_gt_pipeline:in_real_pl_d[1][4].ACLR
reset => \generate_delay_gt_pipeline:in_real_pl_d[1][5].ACLR
reset => \generate_delay_gt_pipeline:in_real_pl_d[1][6].ACLR
reset => \generate_delay_gt_pipeline:in_real_pl_d[1][7].ACLR
reset => \generate_delay_gt_pipeline:in_real_pl_d[1][8].ACLR
reset => \generate_delay_gt_pipeline:in_imag_pl_d[0][0].ACLR
reset => \generate_delay_gt_pipeline:in_imag_pl_d[0][1].ACLR
reset => \generate_delay_gt_pipeline:in_imag_pl_d[0][2].ACLR
reset => \generate_delay_gt_pipeline:in_imag_pl_d[0][3].ACLR
reset => \generate_delay_gt_pipeline:in_imag_pl_d[0][4].ACLR
reset => \generate_delay_gt_pipeline:in_imag_pl_d[0][5].ACLR
reset => \generate_delay_gt_pipeline:in_imag_pl_d[0][6].ACLR
reset => \generate_delay_gt_pipeline:in_imag_pl_d[0][7].ACLR
reset => \generate_delay_gt_pipeline:in_imag_pl_d[0][8].ACLR
reset => \generate_delay_gt_pipeline:in_imag_pl_d[1][0].ACLR
reset => \generate_delay_gt_pipeline:in_imag_pl_d[1][1].ACLR
reset => \generate_delay_gt_pipeline:in_imag_pl_d[1][2].ACLR
reset => \generate_delay_gt_pipeline:in_imag_pl_d[1][3].ACLR
reset => \generate_delay_gt_pipeline:in_imag_pl_d[1][4].ACLR
reset => \generate_delay_gt_pipeline:in_imag_pl_d[1][5].ACLR
reset => \generate_delay_gt_pipeline:in_imag_pl_d[1][6].ACLR
reset => \generate_delay_gt_pipeline:in_imag_pl_d[1][7].ACLR
reset => \generate_delay_gt_pipeline:in_imag_pl_d[1][8].ACLR
reset => \generate_delay_gt_pipeline:del_in_real_pl_d[0][0].ACLR
reset => \generate_delay_gt_pipeline:del_in_real_pl_d[0][1].ACLR
reset => \generate_delay_gt_pipeline:del_in_real_pl_d[0][2].ACLR
reset => \generate_delay_gt_pipeline:del_in_real_pl_d[0][3].ACLR
reset => \generate_delay_gt_pipeline:del_in_real_pl_d[0][4].ACLR
reset => \generate_delay_gt_pipeline:del_in_real_pl_d[0][5].ACLR
reset => \generate_delay_gt_pipeline:del_in_real_pl_d[0][6].ACLR
reset => \generate_delay_gt_pipeline:del_in_real_pl_d[0][7].ACLR
reset => \generate_delay_gt_pipeline:del_in_real_pl_d[0][8].ACLR
reset => \generate_delay_gt_pipeline:del_in_real_pl_d[0][9].ACLR
reset => \generate_delay_gt_pipeline:del_in_real_pl_d[1][0].ACLR
reset => \generate_delay_gt_pipeline:del_in_real_pl_d[1][1].ACLR
reset => \generate_delay_gt_pipeline:del_in_real_pl_d[1][2].ACLR
reset => \generate_delay_gt_pipeline:del_in_real_pl_d[1][3].ACLR
reset => \generate_delay_gt_pipeline:del_in_real_pl_d[1][4].ACLR
reset => \generate_delay_gt_pipeline:del_in_real_pl_d[1][5].ACLR
reset => \generate_delay_gt_pipeline:del_in_real_pl_d[1][6].ACLR
reset => \generate_delay_gt_pipeline:del_in_real_pl_d[1][7].ACLR
reset => \generate_delay_gt_pipeline:del_in_real_pl_d[1][8].ACLR
reset => \generate_delay_gt_pipeline:del_in_real_pl_d[1][9].ACLR
reset => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][0].ACLR
reset => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][1].ACLR
reset => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][2].ACLR
reset => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][3].ACLR
reset => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][4].ACLR
reset => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][5].ACLR
reset => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][6].ACLR
reset => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][7].ACLR
reset => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][8].ACLR
reset => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][9].ACLR
reset => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][0].ACLR
reset => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][1].ACLR
reset => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][2].ACLR
reset => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][3].ACLR
reset => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][4].ACLR
reset => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][5].ACLR
reset => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][6].ACLR
reset => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][7].ACLR
reset => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][8].ACLR
reset => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][9].ACLR
reset => cmm_control_d.ACLR
reset => t_sel_d.ACLR
reset => s_sel_d[0].ACLR
reset => s_sel_d[1].ACLR
reset => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:del_in_imag_comp_inst.reset
reset => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:in_real_comp_inst.reset
reset => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:in_imag_comp_inst.reset
reset => auk_dspip_r22sdf_bf_control:bf_control_inst.reset
enable => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:del_in_real_comp_inst.clken
enable => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:del_in_imag_comp_inst.clken
enable => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:in_real_comp_inst.clken
enable => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:in_imag_comp_inst.clken
enable => auk_dspip_r22sdf_bf_control:bf_control_inst.enable
enable => s_sel_d[1].ENA
enable => s_sel_d[0].ENA
enable => t_sel_d.ENA
enable => cmm_control_d.ENA
enable => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][9].ENA
enable => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][8].ENA
enable => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][7].ENA
enable => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][6].ENA
enable => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][5].ENA
enable => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][4].ENA
enable => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][3].ENA
enable => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][2].ENA
enable => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][1].ENA
enable => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][0].ENA
enable => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][9].ENA
enable => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][8].ENA
enable => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][7].ENA
enable => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][6].ENA
enable => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][5].ENA
enable => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][4].ENA
enable => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][3].ENA
enable => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][2].ENA
enable => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][1].ENA
enable => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][0].ENA
enable => \generate_delay_gt_pipeline:del_in_real_pl_d[1][9].ENA
enable => \generate_delay_gt_pipeline:del_in_real_pl_d[1][8].ENA
enable => \generate_delay_gt_pipeline:del_in_real_pl_d[1][7].ENA
enable => \generate_delay_gt_pipeline:del_in_real_pl_d[1][6].ENA
enable => \generate_delay_gt_pipeline:del_in_real_pl_d[1][5].ENA
enable => \generate_delay_gt_pipeline:del_in_real_pl_d[1][4].ENA
enable => \generate_delay_gt_pipeline:del_in_real_pl_d[1][3].ENA
enable => \generate_delay_gt_pipeline:del_in_real_pl_d[1][2].ENA
enable => \generate_delay_gt_pipeline:del_in_real_pl_d[1][1].ENA
enable => \generate_delay_gt_pipeline:del_in_real_pl_d[1][0].ENA
enable => \generate_delay_gt_pipeline:del_in_real_pl_d[0][9].ENA
enable => \generate_delay_gt_pipeline:del_in_real_pl_d[0][8].ENA
enable => \generate_delay_gt_pipeline:del_in_real_pl_d[0][7].ENA
enable => \generate_delay_gt_pipeline:del_in_real_pl_d[0][6].ENA
enable => \generate_delay_gt_pipeline:del_in_real_pl_d[0][5].ENA
enable => \generate_delay_gt_pipeline:del_in_real_pl_d[0][4].ENA
enable => \generate_delay_gt_pipeline:del_in_real_pl_d[0][3].ENA
enable => \generate_delay_gt_pipeline:del_in_real_pl_d[0][2].ENA
enable => \generate_delay_gt_pipeline:del_in_real_pl_d[0][1].ENA
enable => \generate_delay_gt_pipeline:del_in_real_pl_d[0][0].ENA
enable => \generate_delay_gt_pipeline:in_imag_pl_d[1][8].ENA
enable => \generate_delay_gt_pipeline:in_imag_pl_d[1][7].ENA
enable => \generate_delay_gt_pipeline:in_imag_pl_d[1][6].ENA
enable => \generate_delay_gt_pipeline:in_imag_pl_d[1][5].ENA
enable => \generate_delay_gt_pipeline:in_imag_pl_d[1][4].ENA
enable => \generate_delay_gt_pipeline:in_imag_pl_d[1][3].ENA
enable => \generate_delay_gt_pipeline:in_imag_pl_d[1][2].ENA
enable => \generate_delay_gt_pipeline:in_imag_pl_d[1][1].ENA
enable => \generate_delay_gt_pipeline:in_imag_pl_d[1][0].ENA
enable => \generate_delay_gt_pipeline:in_imag_pl_d[0][8].ENA
enable => \generate_delay_gt_pipeline:in_imag_pl_d[0][7].ENA
enable => \generate_delay_gt_pipeline:in_imag_pl_d[0][6].ENA
enable => \generate_delay_gt_pipeline:in_imag_pl_d[0][5].ENA
enable => \generate_delay_gt_pipeline:in_imag_pl_d[0][4].ENA
enable => \generate_delay_gt_pipeline:in_imag_pl_d[0][3].ENA
enable => \generate_delay_gt_pipeline:in_imag_pl_d[0][2].ENA
enable => \generate_delay_gt_pipeline:in_imag_pl_d[0][1].ENA
enable => \generate_delay_gt_pipeline:in_imag_pl_d[0][0].ENA
enable => \generate_delay_gt_pipeline:in_real_pl_d[1][8].ENA
enable => \generate_delay_gt_pipeline:in_real_pl_d[1][7].ENA
enable => \generate_delay_gt_pipeline:in_real_pl_d[1][6].ENA
enable => \generate_delay_gt_pipeline:in_real_pl_d[1][5].ENA
enable => \generate_delay_gt_pipeline:in_real_pl_d[1][4].ENA
enable => \generate_delay_gt_pipeline:in_real_pl_d[1][3].ENA
enable => \generate_delay_gt_pipeline:in_real_pl_d[1][2].ENA
enable => \generate_delay_gt_pipeline:in_real_pl_d[1][1].ENA
enable => \generate_delay_gt_pipeline:in_real_pl_d[1][0].ENA
enable => \generate_delay_gt_pipeline:in_real_pl_d[0][8].ENA
enable => \generate_delay_gt_pipeline:in_real_pl_d[0][7].ENA
enable => \generate_delay_gt_pipeline:in_real_pl_d[0][6].ENA
enable => \generate_delay_gt_pipeline:in_real_pl_d[0][5].ENA
enable => \generate_delay_gt_pipeline:in_real_pl_d[0][4].ENA
enable => \generate_delay_gt_pipeline:in_real_pl_d[0][3].ENA
enable => \generate_delay_gt_pipeline:in_real_pl_d[0][2].ENA
enable => \generate_delay_gt_pipeline:in_real_pl_d[0][1].ENA
enable => \generate_delay_gt_pipeline:in_real_pl_d[0][0].ENA
enable => out_real[9]~reg0.ENA
enable => out_real[8]~reg0.ENA
enable => out_real[7]~reg0.ENA
enable => out_real[6]~reg0.ENA
enable => out_real[5]~reg0.ENA
enable => out_real[4]~reg0.ENA
enable => out_real[3]~reg0.ENA
enable => out_real[2]~reg0.ENA
enable => out_real[1]~reg0.ENA
enable => out_real[0]~reg0.ENA
enable => out_imag[9]~reg0.ENA
enable => out_imag[8]~reg0.ENA
enable => out_imag[7]~reg0.ENA
enable => out_imag[6]~reg0.ENA
enable => out_imag[5]~reg0.ENA
enable => out_imag[4]~reg0.ENA
enable => out_imag[3]~reg0.ENA
enable => out_imag[2]~reg0.ENA
enable => out_imag[1]~reg0.ENA
enable => out_imag[0]~reg0.ENA
enable => out_valid_d[1].ENA
enable => out_valid_d[0].ENA
enable => out_valid~reg0.ENA
enable => out_inverse_d[0].ENA
enable => out_sop_d[0].ENA
enable => out_eop_d[0].ENA
enable => out_inverse~reg0.ENA
enable => out_sop~reg0.ENA
enable => out_eop~reg0.ENA
in_radix_2 => auk_dspip_r22sdf_bf_control:bf_control_inst.in_radix_2
in_sel => ~NO_FANOUT~
in_fftpts[0] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[0]
in_fftpts[1] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[1]
in_fftpts[2] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[2]
in_fftpts[3] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[3]
in_fftpts[4] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[4]
in_fftpts[5] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[5]
in_fftpts[6] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[6]
in_fftpts[7] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[7]
in_control[0] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[0]
in_control[1] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[1]
in_control[2] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[2]
in_control[3] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[3]
in_control[4] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[4]
in_control[5] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[5]
in_control[6] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[6]
out_control[0] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[0]
out_control[1] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[1]
out_control[2] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[2]
out_control[3] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[3]
out_control[4] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[4]
out_control[5] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[5]
out_control[6] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[6]
in_inverse => auk_dspip_r22sdf_bf_control:bf_control_inst.in_inverse
in_sop => auk_dspip_r22sdf_bf_control:bf_control_inst.in_sop
in_eop => auk_dspip_r22sdf_bf_control:bf_control_inst.in_eop
in_valid => auk_dspip_r22sdf_bf_control:bf_control_inst.in_valid
in_real[0] => in_real_cmm[0].DATAB
in_real[0] => in_imag_cmm[0].DATAA
in_real[1] => in_real_cmm[1].DATAB
in_real[1] => in_imag_cmm[1].DATAA
in_real[2] => in_real_cmm[2].DATAB
in_real[2] => in_imag_cmm[2].DATAA
in_real[3] => in_real_cmm[3].DATAB
in_real[3] => in_imag_cmm[3].DATAA
in_real[4] => in_real_cmm[4].DATAB
in_real[4] => in_imag_cmm[4].DATAA
in_real[5] => in_real_cmm[5].DATAB
in_real[5] => in_imag_cmm[5].DATAA
in_real[6] => in_real_cmm[6].DATAB
in_real[6] => in_imag_cmm[6].DATAA
in_real[7] => in_real_cmm[7].DATAB
in_real[7] => in_imag_cmm[7].DATAA
in_real[8] => in_real_cmm[8].DATAB
in_real[8] => in_imag_cmm[8].DATAA
in_imag[0] => in_real_cmm[0].DATAA
in_imag[0] => in_imag_cmm[0].DATAB
in_imag[1] => in_real_cmm[1].DATAA
in_imag[1] => in_imag_cmm[1].DATAB
in_imag[2] => in_real_cmm[2].DATAA
in_imag[2] => in_imag_cmm[2].DATAB
in_imag[3] => in_real_cmm[3].DATAA
in_imag[3] => in_imag_cmm[3].DATAB
in_imag[4] => in_real_cmm[4].DATAA
in_imag[4] => in_imag_cmm[4].DATAB
in_imag[5] => in_real_cmm[5].DATAA
in_imag[5] => in_imag_cmm[5].DATAB
in_imag[6] => in_real_cmm[6].DATAA
in_imag[6] => in_imag_cmm[6].DATAB
in_imag[7] => in_real_cmm[7].DATAA
in_imag[7] => in_imag_cmm[7].DATAB
in_imag[8] => in_real_cmm[8].DATAA
in_imag[8] => in_imag_cmm[8].DATAB
del_in_real[0] => \generate_delay_gt_pipeline:del_in_real_pl_d[0][0].DATAIN
del_in_real[1] => \generate_delay_gt_pipeline:del_in_real_pl_d[0][1].DATAIN
del_in_real[2] => \generate_delay_gt_pipeline:del_in_real_pl_d[0][2].DATAIN
del_in_real[3] => \generate_delay_gt_pipeline:del_in_real_pl_d[0][3].DATAIN
del_in_real[4] => \generate_delay_gt_pipeline:del_in_real_pl_d[0][4].DATAIN
del_in_real[5] => \generate_delay_gt_pipeline:del_in_real_pl_d[0][5].DATAIN
del_in_real[6] => \generate_delay_gt_pipeline:del_in_real_pl_d[0][6].DATAIN
del_in_real[7] => \generate_delay_gt_pipeline:del_in_real_pl_d[0][7].DATAIN
del_in_real[8] => \generate_delay_gt_pipeline:del_in_real_pl_d[0][8].DATAIN
del_in_real[9] => \generate_delay_gt_pipeline:del_in_real_pl_d[0][9].DATAIN
del_in_imag[0] => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][0].DATAIN
del_in_imag[1] => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][1].DATAIN
del_in_imag[2] => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][2].DATAIN
del_in_imag[3] => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][3].DATAIN
del_in_imag[4] => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][4].DATAIN
del_in_imag[5] => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][5].DATAIN
del_in_imag[6] => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][6].DATAIN
del_in_imag[7] => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][7].DATAIN
del_in_imag[8] => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][8].DATAIN
del_in_imag[9] => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][9].DATAIN
out_real[0] <= out_real[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[1] <= out_real[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[2] <= out_real[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[3] <= out_real[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[4] <= out_real[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[5] <= out_real[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[6] <= out_real[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[7] <= out_real[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[8] <= out_real[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[9] <= out_real[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[0] <= out_imag[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[1] <= out_imag[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[2] <= out_imag[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[3] <= out_imag[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[4] <= out_imag[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[5] <= out_imag[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[6] <= out_imag[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[7] <= out_imag[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[8] <= out_imag[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[9] <= out_imag[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[0] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[1] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[2] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[3] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[4] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[5] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[6] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[7] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[8] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[9] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[0] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[1] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[2] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[3] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[4] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[5] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[6] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[7] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[8] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[9] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
out_inverse <= out_inverse~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_sop <= out_sop~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_eop <= out_eop~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_valid <= out_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst
clk => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.CLOCK
reset => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.ACLR
clken => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.CLKEN
add => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.ADD_SUB
dataa[0] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[0]
dataa[1] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[1]
dataa[2] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[2]
dataa[3] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[3]
dataa[4] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[4]
dataa[5] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[5]
dataa[6] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[6]
dataa[7] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[7]
dataa[8] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[8]
dataa[9] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[9]
datab[0] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[0]
datab[1] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[1]
datab[2] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[2]
datab[3] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[3]
datab[4] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[4]
datab[5] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[5]
datab[6] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[6]
datab[7] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[7]
datab[8] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[8]
datab[9] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[9]
result[0] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[0]
result[1] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[1]
result[2] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[2]
result[3] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[3]
result[4] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[4]
result[5] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[5]
result[6] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[6]
result[7] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[7]
result[8] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[8]
result[9] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[9]


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst|LPM_ADD_SUB:\gen_pipeline:lpm_add_sub_component
dataa[0] => add_sub_aej:auto_generated.dataa[0]
dataa[1] => add_sub_aej:auto_generated.dataa[1]
dataa[2] => add_sub_aej:auto_generated.dataa[2]
dataa[3] => add_sub_aej:auto_generated.dataa[3]
dataa[4] => add_sub_aej:auto_generated.dataa[4]
dataa[5] => add_sub_aej:auto_generated.dataa[5]
dataa[6] => add_sub_aej:auto_generated.dataa[6]
dataa[7] => add_sub_aej:auto_generated.dataa[7]
dataa[8] => add_sub_aej:auto_generated.dataa[8]
dataa[9] => add_sub_aej:auto_generated.dataa[9]
datab[0] => add_sub_aej:auto_generated.datab[0]
datab[1] => add_sub_aej:auto_generated.datab[1]
datab[2] => add_sub_aej:auto_generated.datab[2]
datab[3] => add_sub_aej:auto_generated.datab[3]
datab[4] => add_sub_aej:auto_generated.datab[4]
datab[5] => add_sub_aej:auto_generated.datab[5]
datab[6] => add_sub_aej:auto_generated.datab[6]
datab[7] => add_sub_aej:auto_generated.datab[7]
datab[8] => add_sub_aej:auto_generated.datab[8]
datab[9] => add_sub_aej:auto_generated.datab[9]
cin => ~NO_FANOUT~
add_sub => add_sub_aej:auto_generated.add_sub
clock => add_sub_aej:auto_generated.clock
aclr => add_sub_aej:auto_generated.aclr
clken => add_sub_aej:auto_generated.clken
result[0] <= add_sub_aej:auto_generated.result[0]
result[1] <= add_sub_aej:auto_generated.result[1]
result[2] <= add_sub_aej:auto_generated.result[2]
result[3] <= add_sub_aej:auto_generated.result[3]
result[4] <= add_sub_aej:auto_generated.result[4]
result[5] <= add_sub_aej:auto_generated.result[5]
result[6] <= add_sub_aej:auto_generated.result[6]
result[7] <= add_sub_aej:auto_generated.result[7]
result[8] <= add_sub_aej:auto_generated.result[8]
result[9] <= add_sub_aej:auto_generated.result[9]
cout <= <GND>
overflow <= <GND>


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst|LPM_ADD_SUB:\gen_pipeline:lpm_add_sub_component|add_sub_aej:auto_generated
aclr => pipeline_dffe[9].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN18
dataa[1] => op_1.IN16
dataa[2] => op_1.IN14
dataa[3] => op_1.IN12
dataa[4] => op_1.IN10
dataa[5] => op_1.IN8
dataa[6] => op_1.IN6
dataa[7] => op_1.IN4
dataa[8] => op_1.IN2
dataa[9] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_imag_comp_inst
clk => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.CLOCK
reset => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.ACLR
clken => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.CLKEN
add => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.ADD_SUB
dataa[0] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[0]
dataa[1] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[1]
dataa[2] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[2]
dataa[3] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[3]
dataa[4] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[4]
dataa[5] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[5]
dataa[6] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[6]
dataa[7] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[7]
dataa[8] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[8]
dataa[9] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[9]
datab[0] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[0]
datab[1] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[1]
datab[2] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[2]
datab[3] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[3]
datab[4] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[4]
datab[5] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[5]
datab[6] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[6]
datab[7] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[7]
datab[8] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[8]
datab[9] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[9]
result[0] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[0]
result[1] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[1]
result[2] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[2]
result[3] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[3]
result[4] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[4]
result[5] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[5]
result[6] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[6]
result[7] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[7]
result[8] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[8]
result[9] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[9]


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_imag_comp_inst|LPM_ADD_SUB:\gen_pipeline:lpm_add_sub_component
dataa[0] => add_sub_aej:auto_generated.dataa[0]
dataa[1] => add_sub_aej:auto_generated.dataa[1]
dataa[2] => add_sub_aej:auto_generated.dataa[2]
dataa[3] => add_sub_aej:auto_generated.dataa[3]
dataa[4] => add_sub_aej:auto_generated.dataa[4]
dataa[5] => add_sub_aej:auto_generated.dataa[5]
dataa[6] => add_sub_aej:auto_generated.dataa[6]
dataa[7] => add_sub_aej:auto_generated.dataa[7]
dataa[8] => add_sub_aej:auto_generated.dataa[8]
dataa[9] => add_sub_aej:auto_generated.dataa[9]
datab[0] => add_sub_aej:auto_generated.datab[0]
datab[1] => add_sub_aej:auto_generated.datab[1]
datab[2] => add_sub_aej:auto_generated.datab[2]
datab[3] => add_sub_aej:auto_generated.datab[3]
datab[4] => add_sub_aej:auto_generated.datab[4]
datab[5] => add_sub_aej:auto_generated.datab[5]
datab[6] => add_sub_aej:auto_generated.datab[6]
datab[7] => add_sub_aej:auto_generated.datab[7]
datab[8] => add_sub_aej:auto_generated.datab[8]
datab[9] => add_sub_aej:auto_generated.datab[9]
cin => ~NO_FANOUT~
add_sub => add_sub_aej:auto_generated.add_sub
clock => add_sub_aej:auto_generated.clock
aclr => add_sub_aej:auto_generated.aclr
clken => add_sub_aej:auto_generated.clken
result[0] <= add_sub_aej:auto_generated.result[0]
result[1] <= add_sub_aej:auto_generated.result[1]
result[2] <= add_sub_aej:auto_generated.result[2]
result[3] <= add_sub_aej:auto_generated.result[3]
result[4] <= add_sub_aej:auto_generated.result[4]
result[5] <= add_sub_aej:auto_generated.result[5]
result[6] <= add_sub_aej:auto_generated.result[6]
result[7] <= add_sub_aej:auto_generated.result[7]
result[8] <= add_sub_aej:auto_generated.result[8]
result[9] <= add_sub_aej:auto_generated.result[9]
cout <= <GND>
overflow <= <GND>


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_imag_comp_inst|LPM_ADD_SUB:\gen_pipeline:lpm_add_sub_component|add_sub_aej:auto_generated
aclr => pipeline_dffe[9].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN18
dataa[1] => op_1.IN16
dataa[2] => op_1.IN14
dataa[3] => op_1.IN12
dataa[4] => op_1.IN10
dataa[5] => op_1.IN8
dataa[6] => op_1.IN6
dataa[7] => op_1.IN4
dataa[8] => op_1.IN2
dataa[9] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_real_comp_inst
clk => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.CLOCK
reset => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.ACLR
clken => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.CLKEN
add => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.ADD_SUB
dataa[0] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[0]
dataa[1] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[1]
dataa[2] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[2]
dataa[3] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[3]
dataa[4] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[4]
dataa[5] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[5]
dataa[6] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[6]
dataa[7] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[7]
dataa[8] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[8]
dataa[9] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[9]
datab[0] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[0]
datab[1] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[1]
datab[2] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[2]
datab[3] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[3]
datab[4] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[4]
datab[5] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[5]
datab[6] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[6]
datab[7] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[7]
datab[8] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[8]
datab[9] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[9]
result[0] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[0]
result[1] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[1]
result[2] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[2]
result[3] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[3]
result[4] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[4]
result[5] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[5]
result[6] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[6]
result[7] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[7]
result[8] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[8]
result[9] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[9]


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_real_comp_inst|LPM_ADD_SUB:\gen_pipeline:lpm_add_sub_component
dataa[0] => add_sub_aej:auto_generated.dataa[0]
dataa[1] => add_sub_aej:auto_generated.dataa[1]
dataa[2] => add_sub_aej:auto_generated.dataa[2]
dataa[3] => add_sub_aej:auto_generated.dataa[3]
dataa[4] => add_sub_aej:auto_generated.dataa[4]
dataa[5] => add_sub_aej:auto_generated.dataa[5]
dataa[6] => add_sub_aej:auto_generated.dataa[6]
dataa[7] => add_sub_aej:auto_generated.dataa[7]
dataa[8] => add_sub_aej:auto_generated.dataa[8]
dataa[9] => add_sub_aej:auto_generated.dataa[9]
datab[0] => add_sub_aej:auto_generated.datab[0]
datab[1] => add_sub_aej:auto_generated.datab[1]
datab[2] => add_sub_aej:auto_generated.datab[2]
datab[3] => add_sub_aej:auto_generated.datab[3]
datab[4] => add_sub_aej:auto_generated.datab[4]
datab[5] => add_sub_aej:auto_generated.datab[5]
datab[6] => add_sub_aej:auto_generated.datab[6]
datab[7] => add_sub_aej:auto_generated.datab[7]
datab[8] => add_sub_aej:auto_generated.datab[8]
datab[9] => add_sub_aej:auto_generated.datab[9]
cin => ~NO_FANOUT~
add_sub => add_sub_aej:auto_generated.add_sub
clock => add_sub_aej:auto_generated.clock
aclr => add_sub_aej:auto_generated.aclr
clken => add_sub_aej:auto_generated.clken
result[0] <= add_sub_aej:auto_generated.result[0]
result[1] <= add_sub_aej:auto_generated.result[1]
result[2] <= add_sub_aej:auto_generated.result[2]
result[3] <= add_sub_aej:auto_generated.result[3]
result[4] <= add_sub_aej:auto_generated.result[4]
result[5] <= add_sub_aej:auto_generated.result[5]
result[6] <= add_sub_aej:auto_generated.result[6]
result[7] <= add_sub_aej:auto_generated.result[7]
result[8] <= add_sub_aej:auto_generated.result[8]
result[9] <= add_sub_aej:auto_generated.result[9]
cout <= <GND>
overflow <= <GND>


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_real_comp_inst|LPM_ADD_SUB:\gen_pipeline:lpm_add_sub_component|add_sub_aej:auto_generated
aclr => pipeline_dffe[9].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN18
dataa[1] => op_1.IN16
dataa[2] => op_1.IN14
dataa[3] => op_1.IN12
dataa[4] => op_1.IN10
dataa[5] => op_1.IN8
dataa[6] => op_1.IN6
dataa[7] => op_1.IN4
dataa[8] => op_1.IN2
dataa[9] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_imag_comp_inst
clk => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.CLOCK
reset => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.ACLR
clken => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.CLKEN
add => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.ADD_SUB
dataa[0] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[0]
dataa[1] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[1]
dataa[2] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[2]
dataa[3] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[3]
dataa[4] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[4]
dataa[5] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[5]
dataa[6] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[6]
dataa[7] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[7]
dataa[8] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[8]
dataa[9] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[9]
datab[0] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[0]
datab[1] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[1]
datab[2] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[2]
datab[3] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[3]
datab[4] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[4]
datab[5] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[5]
datab[6] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[6]
datab[7] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[7]
datab[8] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[8]
datab[9] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[9]
result[0] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[0]
result[1] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[1]
result[2] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[2]
result[3] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[3]
result[4] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[4]
result[5] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[5]
result[6] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[6]
result[7] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[7]
result[8] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[8]
result[9] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[9]


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_imag_comp_inst|LPM_ADD_SUB:\gen_pipeline:lpm_add_sub_component
dataa[0] => add_sub_aej:auto_generated.dataa[0]
dataa[1] => add_sub_aej:auto_generated.dataa[1]
dataa[2] => add_sub_aej:auto_generated.dataa[2]
dataa[3] => add_sub_aej:auto_generated.dataa[3]
dataa[4] => add_sub_aej:auto_generated.dataa[4]
dataa[5] => add_sub_aej:auto_generated.dataa[5]
dataa[6] => add_sub_aej:auto_generated.dataa[6]
dataa[7] => add_sub_aej:auto_generated.dataa[7]
dataa[8] => add_sub_aej:auto_generated.dataa[8]
dataa[9] => add_sub_aej:auto_generated.dataa[9]
datab[0] => add_sub_aej:auto_generated.datab[0]
datab[1] => add_sub_aej:auto_generated.datab[1]
datab[2] => add_sub_aej:auto_generated.datab[2]
datab[3] => add_sub_aej:auto_generated.datab[3]
datab[4] => add_sub_aej:auto_generated.datab[4]
datab[5] => add_sub_aej:auto_generated.datab[5]
datab[6] => add_sub_aej:auto_generated.datab[6]
datab[7] => add_sub_aej:auto_generated.datab[7]
datab[8] => add_sub_aej:auto_generated.datab[8]
datab[9] => add_sub_aej:auto_generated.datab[9]
cin => ~NO_FANOUT~
add_sub => add_sub_aej:auto_generated.add_sub
clock => add_sub_aej:auto_generated.clock
aclr => add_sub_aej:auto_generated.aclr
clken => add_sub_aej:auto_generated.clken
result[0] <= add_sub_aej:auto_generated.result[0]
result[1] <= add_sub_aej:auto_generated.result[1]
result[2] <= add_sub_aej:auto_generated.result[2]
result[3] <= add_sub_aej:auto_generated.result[3]
result[4] <= add_sub_aej:auto_generated.result[4]
result[5] <= add_sub_aej:auto_generated.result[5]
result[6] <= add_sub_aej:auto_generated.result[6]
result[7] <= add_sub_aej:auto_generated.result[7]
result[8] <= add_sub_aej:auto_generated.result[8]
result[9] <= add_sub_aej:auto_generated.result[9]
cout <= <GND>
overflow <= <GND>


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_imag_comp_inst|LPM_ADD_SUB:\gen_pipeline:lpm_add_sub_component|add_sub_aej:auto_generated
aclr => pipeline_dffe[9].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN18
dataa[1] => op_1.IN16
dataa[2] => op_1.IN14
dataa[3] => op_1.IN12
dataa[4] => op_1.IN10
dataa[5] => op_1.IN8
dataa[6] => op_1.IN6
dataa[7] => op_1.IN4
dataa[8] => op_1.IN2
dataa[9] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst
clk => auk_dspip_r22sdf_counter:bf_counter_inst.clk
clk => out_inverse~reg0.CLK
clk => shift.CLK
clk => out_eop~reg0.CLK
clk => out_sop~reg0.CLK
clk => out_cnt[0].CLK
clk => out_cnt[1].CLK
clk => out_cnt[2].CLK
clk => out_cnt[3].CLK
clk => out_cnt[4].CLK
clk => out_cnt[5].CLK
clk => out_cnt[6].CLK
clk => out_cnt[7].CLK
clk => in_cnt[0].CLK
clk => in_cnt[1].CLK
clk => in_cnt[2].CLK
clk => in_cnt[3].CLK
clk => in_cnt[4].CLK
clk => in_cnt[5].CLK
clk => in_cnt[6].CLK
clk => in_cnt[7].CLK
clk => fftpts_less_one[0].CLK
clk => fftpts_less_one[1].CLK
clk => fftpts_less_one[2].CLK
clk => fftpts_less_one[3].CLK
clk => fftpts_less_one[4].CLK
clk => fftpts_less_one[5].CLK
clk => fftpts_less_one[6].CLK
clk => fftpts_less_one[7].CLK
clk => out_control[0]~reg0.CLK
clk => out_control[1]~reg0.CLK
clk => out_control[2]~reg0.CLK
clk => out_control[3]~reg0.CLK
clk => out_control[4]~reg0.CLK
clk => out_control[5]~reg0.CLK
clk => out_control[6]~reg0.CLK
reset => auk_dspip_r22sdf_counter:bf_counter_inst.reset
reset => out_inverse~reg0.ACLR
reset => shift.ACLR
reset => out_eop~reg0.ACLR
reset => out_sop~reg0.ACLR
reset => out_cnt[0].ACLR
reset => out_cnt[1].ACLR
reset => out_cnt[2].ACLR
reset => out_cnt[3].ACLR
reset => out_cnt[4].ACLR
reset => out_cnt[5].ACLR
reset => out_cnt[6].ACLR
reset => out_cnt[7].ACLR
reset => in_cnt[0].ACLR
reset => in_cnt[1].ACLR
reset => in_cnt[2].ACLR
reset => in_cnt[3].ACLR
reset => in_cnt[4].ACLR
reset => in_cnt[5].ACLR
reset => in_cnt[6].ACLR
reset => in_cnt[7].ACLR
reset => fftpts_less_one[0].ACLR
reset => fftpts_less_one[1].ACLR
reset => fftpts_less_one[2].ACLR
reset => fftpts_less_one[3].ACLR
reset => fftpts_less_one[4].ACLR
reset => fftpts_less_one[5].ACLR
reset => fftpts_less_one[6].ACLR
reset => fftpts_less_one[7].ACLR
reset => out_control[0]~reg0.ACLR
reset => out_control[1]~reg0.ACLR
reset => out_control[2]~reg0.ACLR
reset => out_control[3]~reg0.ACLR
reset => out_control[4]~reg0.ACLR
reset => out_control[5]~reg0.ACLR
reset => out_control[6]~reg0.ACLR
enable => in_cnt_p.IN0
enable => auk_dspip_r22sdf_counter:bf_counter_inst.enable
enable => out_control[6]~reg0.ENA
enable => out_control[5]~reg0.ENA
enable => out_control[4]~reg0.ENA
enable => out_control[3]~reg0.ENA
enable => out_control[2]~reg0.ENA
enable => out_control[1]~reg0.ENA
enable => out_control[0]~reg0.ENA
enable => fftpts_less_one[7].ENA
enable => fftpts_less_one[6].ENA
enable => fftpts_less_one[5].ENA
enable => fftpts_less_one[4].ENA
enable => fftpts_less_one[3].ENA
enable => fftpts_less_one[2].ENA
enable => fftpts_less_one[1].ENA
enable => fftpts_less_one[0].ENA
enable => out_inverse~reg0.ENA
enable => out_cnt[7].ENA
enable => out_cnt[6].ENA
enable => out_cnt[5].ENA
enable => out_cnt[4].ENA
enable => out_cnt[3].ENA
enable => out_cnt[2].ENA
enable => out_cnt[1].ENA
enable => out_cnt[0].ENA
enable => out_sop~reg0.ENA
enable => out_eop~reg0.ENA
enable => shift.ENA
in_fftpts[0] => Add2.IN16
in_fftpts[0] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[0]
in_fftpts[1] => Add2.IN15
in_fftpts[1] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[1]
in_fftpts[2] => Add2.IN14
in_fftpts[2] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[2]
in_fftpts[3] => Add2.IN13
in_fftpts[3] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[3]
in_fftpts[4] => Add2.IN12
in_fftpts[4] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[4]
in_fftpts[5] => Add2.IN11
in_fftpts[5] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[5]
in_fftpts[6] => Add2.IN10
in_fftpts[6] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[6]
in_fftpts[7] => Add2.IN9
in_fftpts[7] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[7]
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => auk_dspip_r22sdf_counter:bf_counter_inst.in_radix_2
in_radix_2 => Add0.IN5
in_radix_2 => Add1.IN6
in_radix_2 => Equal1.IN6
in_radix_2 => LessThan0.IN11
in_radix_2 => Add0.IN12
in_radix_2 => Add1.IN14
in_radix_2 => Equal1.IN15
in_radix_2 => LessThan0.IN12
s_s => out_valid.IN1
in_valid => in_cnt_p.IN1
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => auk_dspip_r22sdf_counter:bf_counter_inst.in_valid
in_sop => auk_dspip_r22sdf_counter:bf_counter_inst.in_sop
in_eop => auk_dspip_r22sdf_counter:bf_counter_inst.in_eop
in_control[0] => Add1.IN13
in_control[0] => out_control.DATAB
in_control[0] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[0]
in_control[1] => Add0.IN11
in_control[1] => Add1.IN12
in_control[1] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[1]
in_control[2] => Add0.IN10
in_control[2] => Add1.IN11
in_control[2] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[2]
in_control[3] => Add0.IN9
in_control[3] => Add1.IN10
in_control[3] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[3]
in_control[4] => Add0.IN8
in_control[4] => Add1.IN9
in_control[4] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[4]
in_control[5] => Add0.IN7
in_control[5] => Add1.IN8
in_control[5] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[5]
in_control[6] => Add0.IN6
in_control[6] => Add1.IN7
in_control[6] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[6]
in_inverse => out_inverse.DATAB
curr_control[0] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[0]
curr_control[1] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[1]
curr_control[2] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[2]
curr_control[3] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[3]
curr_control[4] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[4]
curr_control[5] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[5]
curr_control[6] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[6]
out_control[0] <= out_control[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[1] <= out_control[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[2] <= out_control[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[3] <= out_control[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[4] <= out_control[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[5] <= out_control[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[6] <= out_control[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_inverse <= out_inverse~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_sop <= out_sop~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_eop <= out_eop~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_valid <= out_valid.DB_MAX_OUTPUT_PORT_TYPE


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst
clk => control_s[0].CLK
clk => control_s[1].CLK
clk => control_s[2].CLK
clk => control_s[3].CLK
clk => control_s[4].CLK
clk => control_s[5].CLK
clk => control_s[6].CLK
reset => control_s[0].ACLR
reset => control_s[1].ACLR
reset => control_s[2].ACLR
reset => control_s[3].ACLR
reset => control_s[4].ACLR
reset => control_s[5].ACLR
reset => control_s[6].ACLR
enable => counter_p.IN0
in_valid => counter_p.IN1
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_eop => ~NO_FANOUT~
in_fftpts[0] => ~NO_FANOUT~
in_fftpts[1] => ~NO_FANOUT~
in_fftpts[2] => ~NO_FANOUT~
in_fftpts[3] => ~NO_FANOUT~
in_fftpts[4] => ~NO_FANOUT~
in_fftpts[5] => ~NO_FANOUT~
in_fftpts[6] => ~NO_FANOUT~
in_fftpts[7] => ~NO_FANOUT~
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_control[0] => Add1.IN14
in_control[0] => control_s.DATAB
in_control[1] => Add0.IN12
in_control[1] => Add1.IN13
in_control[2] => Add0.IN11
in_control[2] => Add1.IN12
in_control[3] => Add0.IN10
in_control[3] => Add1.IN11
in_control[4] => Add0.IN9
in_control[4] => Add1.IN10
in_control[5] => Add0.IN8
in_control[5] => Add1.IN9
in_control[6] => Add0.IN7
in_control[6] => Add1.IN8
out_control[0] <= control_s[0].DB_MAX_OUTPUT_PORT_TYPE
out_control[1] <= control_s[1].DB_MAX_OUTPUT_PORT_TYPE
out_control[2] <= control_s[2].DB_MAX_OUTPUT_PORT_TYPE
out_control[3] <= control_s[3].DB_MAX_OUTPUT_PORT_TYPE
out_control[4] <= control_s[4].DB_MAX_OUTPUT_PORT_TYPE
out_control[5] <= control_s[5].DB_MAX_OUTPUT_PORT_TYPE
out_control[6] <= control_s[6].DB_MAX_OUTPUT_PORT_TYPE


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real
clk => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.clock0
clk => \gen_m4k_delay:rdptr[0].CLK
clk => \gen_m4k_delay:rdptr[1].CLK
clk => \gen_m4k_delay:rdptr[2].CLK
clk => \gen_m4k_delay:rdptr[3].CLK
clk => \gen_m4k_delay:rdptr[4].CLK
clk => \gen_m4k_delay:rdptr[5].CLK
clk => \gen_m4k_delay:wrptr[0].CLK
clk => \gen_m4k_delay:wrptr[1].CLK
clk => \gen_m4k_delay:wrptr[2].CLK
clk => \gen_m4k_delay:wrptr[3].CLK
clk => \gen_m4k_delay:wrptr[4].CLK
clk => \gen_m4k_delay:wrptr[5].CLK
reset => \gen_m4k_delay:rdptr[0].ACLR
reset => \gen_m4k_delay:rdptr[1].ACLR
reset => \gen_m4k_delay:rdptr[2].ACLR
reset => \gen_m4k_delay:rdptr[3].ACLR
reset => \gen_m4k_delay:rdptr[4].ACLR
reset => \gen_m4k_delay:rdptr[5].ACLR
reset => \gen_m4k_delay:wrptr[0].ACLR
reset => \gen_m4k_delay:wrptr[1].ACLR
reset => \gen_m4k_delay:wrptr[2].ACLR
reset => \gen_m4k_delay:wrptr[3].ACLR
reset => \gen_m4k_delay:wrptr[4].ACLR
reset => \gen_m4k_delay:wrptr[5].ACLR
enable => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.clocken0
enable => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.wren_a
enable => \gen_m4k_delay:wrptr[5].ENA
enable => \gen_m4k_delay:wrptr[4].ENA
enable => \gen_m4k_delay:wrptr[3].ENA
enable => \gen_m4k_delay:wrptr[2].ENA
enable => \gen_m4k_delay:wrptr[1].ENA
enable => \gen_m4k_delay:rdptr[0].ENA
enable => \gen_m4k_delay:wrptr[0].ENA
enable => \gen_m4k_delay:rdptr[5].ENA
enable => \gen_m4k_delay:rdptr[4].ENA
enable => \gen_m4k_delay:rdptr[3].ENA
enable => \gen_m4k_delay:rdptr[2].ENA
enable => \gen_m4k_delay:rdptr[1].ENA
radix_2 => Add0.IN10
radix_2 => Add4.IN8
datain[0] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[0]
datain[1] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[1]
datain[2] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[2]
datain[3] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[3]
datain[4] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[4]
datain[5] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[5]
datain[6] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[6]
datain[7] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[7]
datain[8] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[8]
datain[9] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[9]
datain[10] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[10]
datain[11] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[11]
datain[12] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[12]
datain[13] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[13]
datain[14] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[14]
datain[15] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[15]
datain[16] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[16]
datain[17] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[17]
datain[18] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[18]
datain[19] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[19]
dataout[0] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[0]
dataout[1] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[1]
dataout[2] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[2]
dataout[3] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[3]
dataout[4] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[4]
dataout[5] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[5]
dataout[6] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[6]
dataout[7] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[7]
dataout[8] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[8]
dataout[9] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[9]
dataout[10] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[10]
dataout[11] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[11]
dataout[12] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[12]
dataout[13] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[13]
dataout[14] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[14]
dataout[15] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[15]
dataout[16] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[16]
dataout[17] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[17]
dataout[18] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[18]
dataout[19] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[19]


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component
clocken0 => altsyncram:old_ram_gen:old_ram_component.clocken0
aclr0 => altsyncram:old_ram_gen:old_ram_component.aclr0
wren_a => altsyncram:old_ram_gen:old_ram_component.wren_a
clock0 => altsyncram:old_ram_gen:old_ram_component.clock0
address_a[0] => altsyncram:old_ram_gen:old_ram_component.address_a[0]
address_a[1] => altsyncram:old_ram_gen:old_ram_component.address_a[1]
address_a[2] => altsyncram:old_ram_gen:old_ram_component.address_a[2]
address_a[3] => altsyncram:old_ram_gen:old_ram_component.address_a[3]
address_a[4] => altsyncram:old_ram_gen:old_ram_component.address_a[4]
address_b[0] => altsyncram:old_ram_gen:old_ram_component.address_b[0]
address_b[1] => altsyncram:old_ram_gen:old_ram_component.address_b[1]
address_b[2] => altsyncram:old_ram_gen:old_ram_component.address_b[2]
address_b[3] => altsyncram:old_ram_gen:old_ram_component.address_b[3]
address_b[4] => altsyncram:old_ram_gen:old_ram_component.address_b[4]
data_a[0] => altsyncram:old_ram_gen:old_ram_component.data_a[0]
data_a[1] => altsyncram:old_ram_gen:old_ram_component.data_a[1]
data_a[2] => altsyncram:old_ram_gen:old_ram_component.data_a[2]
data_a[3] => altsyncram:old_ram_gen:old_ram_component.data_a[3]
data_a[4] => altsyncram:old_ram_gen:old_ram_component.data_a[4]
data_a[5] => altsyncram:old_ram_gen:old_ram_component.data_a[5]
data_a[6] => altsyncram:old_ram_gen:old_ram_component.data_a[6]
data_a[7] => altsyncram:old_ram_gen:old_ram_component.data_a[7]
data_a[8] => altsyncram:old_ram_gen:old_ram_component.data_a[8]
data_a[9] => altsyncram:old_ram_gen:old_ram_component.data_a[9]
data_a[10] => altsyncram:old_ram_gen:old_ram_component.data_a[10]
data_a[11] => altsyncram:old_ram_gen:old_ram_component.data_a[11]
data_a[12] => altsyncram:old_ram_gen:old_ram_component.data_a[12]
data_a[13] => altsyncram:old_ram_gen:old_ram_component.data_a[13]
data_a[14] => altsyncram:old_ram_gen:old_ram_component.data_a[14]
data_a[15] => altsyncram:old_ram_gen:old_ram_component.data_a[15]
data_a[16] => altsyncram:old_ram_gen:old_ram_component.data_a[16]
data_a[17] => altsyncram:old_ram_gen:old_ram_component.data_a[17]
data_a[18] => altsyncram:old_ram_gen:old_ram_component.data_a[18]
data_a[19] => altsyncram:old_ram_gen:old_ram_component.data_a[19]
q_b[0] <= altsyncram:old_ram_gen:old_ram_component.q_b[0]
q_b[1] <= altsyncram:old_ram_gen:old_ram_component.q_b[1]
q_b[2] <= altsyncram:old_ram_gen:old_ram_component.q_b[2]
q_b[3] <= altsyncram:old_ram_gen:old_ram_component.q_b[3]
q_b[4] <= altsyncram:old_ram_gen:old_ram_component.q_b[4]
q_b[5] <= altsyncram:old_ram_gen:old_ram_component.q_b[5]
q_b[6] <= altsyncram:old_ram_gen:old_ram_component.q_b[6]
q_b[7] <= altsyncram:old_ram_gen:old_ram_component.q_b[7]
q_b[8] <= altsyncram:old_ram_gen:old_ram_component.q_b[8]
q_b[9] <= altsyncram:old_ram_gen:old_ram_component.q_b[9]
q_b[10] <= altsyncram:old_ram_gen:old_ram_component.q_b[10]
q_b[11] <= altsyncram:old_ram_gen:old_ram_component.q_b[11]
q_b[12] <= altsyncram:old_ram_gen:old_ram_component.q_b[12]
q_b[13] <= altsyncram:old_ram_gen:old_ram_component.q_b[13]
q_b[14] <= altsyncram:old_ram_gen:old_ram_component.q_b[14]
q_b[15] <= altsyncram:old_ram_gen:old_ram_component.q_b[15]
q_b[16] <= altsyncram:old_ram_gen:old_ram_component.q_b[16]
q_b[17] <= altsyncram:old_ram_gen:old_ram_component.q_b[17]
q_b[18] <= altsyncram:old_ram_gen:old_ram_component.q_b[18]
q_b[19] <= altsyncram:old_ram_gen:old_ram_component.q_b[19]


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component
wren_a => altsyncram_1cp3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_1cp3:auto_generated.data_a[0]
data_a[1] => altsyncram_1cp3:auto_generated.data_a[1]
data_a[2] => altsyncram_1cp3:auto_generated.data_a[2]
data_a[3] => altsyncram_1cp3:auto_generated.data_a[3]
data_a[4] => altsyncram_1cp3:auto_generated.data_a[4]
data_a[5] => altsyncram_1cp3:auto_generated.data_a[5]
data_a[6] => altsyncram_1cp3:auto_generated.data_a[6]
data_a[7] => altsyncram_1cp3:auto_generated.data_a[7]
data_a[8] => altsyncram_1cp3:auto_generated.data_a[8]
data_a[9] => altsyncram_1cp3:auto_generated.data_a[9]
data_a[10] => altsyncram_1cp3:auto_generated.data_a[10]
data_a[11] => altsyncram_1cp3:auto_generated.data_a[11]
data_a[12] => altsyncram_1cp3:auto_generated.data_a[12]
data_a[13] => altsyncram_1cp3:auto_generated.data_a[13]
data_a[14] => altsyncram_1cp3:auto_generated.data_a[14]
data_a[15] => altsyncram_1cp3:auto_generated.data_a[15]
data_a[16] => altsyncram_1cp3:auto_generated.data_a[16]
data_a[17] => altsyncram_1cp3:auto_generated.data_a[17]
data_a[18] => altsyncram_1cp3:auto_generated.data_a[18]
data_a[19] => altsyncram_1cp3:auto_generated.data_a[19]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
address_a[0] => altsyncram_1cp3:auto_generated.address_a[0]
address_a[1] => altsyncram_1cp3:auto_generated.address_a[1]
address_a[2] => altsyncram_1cp3:auto_generated.address_a[2]
address_a[3] => altsyncram_1cp3:auto_generated.address_a[3]
address_a[4] => altsyncram_1cp3:auto_generated.address_a[4]
address_b[0] => altsyncram_1cp3:auto_generated.address_b[0]
address_b[1] => altsyncram_1cp3:auto_generated.address_b[1]
address_b[2] => altsyncram_1cp3:auto_generated.address_b[2]
address_b[3] => altsyncram_1cp3:auto_generated.address_b[3]
address_b[4] => altsyncram_1cp3:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_1cp3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_1cp3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_1cp3:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_b[0] <= altsyncram_1cp3:auto_generated.q_b[0]
q_b[1] <= altsyncram_1cp3:auto_generated.q_b[1]
q_b[2] <= altsyncram_1cp3:auto_generated.q_b[2]
q_b[3] <= altsyncram_1cp3:auto_generated.q_b[3]
q_b[4] <= altsyncram_1cp3:auto_generated.q_b[4]
q_b[5] <= altsyncram_1cp3:auto_generated.q_b[5]
q_b[6] <= altsyncram_1cp3:auto_generated.q_b[6]
q_b[7] <= altsyncram_1cp3:auto_generated.q_b[7]
q_b[8] <= altsyncram_1cp3:auto_generated.q_b[8]
q_b[9] <= altsyncram_1cp3:auto_generated.q_b[9]
q_b[10] <= altsyncram_1cp3:auto_generated.q_b[10]
q_b[11] <= altsyncram_1cp3:auto_generated.q_b[11]
q_b[12] <= altsyncram_1cp3:auto_generated.q_b[12]
q_b[13] <= altsyncram_1cp3:auto_generated.q_b[13]
q_b[14] <= altsyncram_1cp3:auto_generated.q_b[14]
q_b[15] <= altsyncram_1cp3:auto_generated.q_b[15]
q_b[16] <= altsyncram_1cp3:auto_generated.q_b[16]
q_b[17] <= altsyncram_1cp3:auto_generated.q_b[17]
q_b[18] <= altsyncram_1cp3:auto_generated.q_b[18]
q_b[19] <= altsyncram_1cp3:auto_generated.q_b[19]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_1cp3:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
aclr0 => ram_block1a16.CLR0
aclr0 => ram_block1a17.CLR0
aclr0 => ram_block1a18.CLR0
aclr0 => ram_block1a19.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:0:gen_stg_connect:stg_connect
clk => stg_eop_next~reg0.CLK
clk => stg_sop_next~reg0.CLK
clk => stg_inverse_next~reg0.CLK
clk => stg_valid_next~reg0.CLK
clk => stg_control_next[0]~reg0.CLK
clk => stg_control_next[1]~reg0.CLK
clk => stg_control_next[2]~reg0.CLK
clk => stg_control_next[3]~reg0.CLK
clk => stg_control_next[4]~reg0.CLK
clk => stg_control_next[5]~reg0.CLK
clk => stg_control_next[6]~reg0.CLK
clk => stg_imag_next[0]~reg0.CLK
clk => stg_imag_next[1]~reg0.CLK
clk => stg_imag_next[2]~reg0.CLK
clk => stg_imag_next[3]~reg0.CLK
clk => stg_imag_next[4]~reg0.CLK
clk => stg_imag_next[5]~reg0.CLK
clk => stg_imag_next[6]~reg0.CLK
clk => stg_imag_next[7]~reg0.CLK
clk => stg_imag_next[8]~reg0.CLK
clk => stg_imag_next[9]~reg0.CLK
clk => stg_imag_next[10]~reg0.CLK
clk => stg_imag_next[11]~reg0.CLK
clk => stg_imag_next[12]~reg0.CLK
clk => stg_imag_next[13]~reg0.CLK
clk => stg_imag_next[14]~reg0.CLK
clk => stg_imag_next[15]~reg0.CLK
clk => stg_real_next[0]~reg0.CLK
clk => stg_real_next[1]~reg0.CLK
clk => stg_real_next[2]~reg0.CLK
clk => stg_real_next[3]~reg0.CLK
clk => stg_real_next[4]~reg0.CLK
clk => stg_real_next[5]~reg0.CLK
clk => stg_real_next[6]~reg0.CLK
clk => stg_real_next[7]~reg0.CLK
clk => stg_real_next[8]~reg0.CLK
clk => stg_real_next[9]~reg0.CLK
clk => stg_real_next[10]~reg0.CLK
clk => stg_real_next[11]~reg0.CLK
clk => stg_real_next[12]~reg0.CLK
clk => stg_real_next[13]~reg0.CLK
clk => stg_real_next[14]~reg0.CLK
clk => stg_real_next[15]~reg0.CLK
reset => stg_eop_next~reg0.ACLR
reset => stg_sop_next~reg0.ACLR
reset => stg_inverse_next~reg0.ACLR
reset => stg_valid_next~reg0.ACLR
reset => stg_control_next[0]~reg0.ACLR
reset => stg_control_next[1]~reg0.ACLR
reset => stg_control_next[2]~reg0.ACLR
reset => stg_control_next[3]~reg0.ACLR
reset => stg_control_next[4]~reg0.ACLR
reset => stg_control_next[5]~reg0.ACLR
reset => stg_control_next[6]~reg0.ACLR
reset => stg_imag_next[0]~reg0.ACLR
reset => stg_imag_next[1]~reg0.ACLR
reset => stg_imag_next[2]~reg0.ACLR
reset => stg_imag_next[3]~reg0.ACLR
reset => stg_imag_next[4]~reg0.ACLR
reset => stg_imag_next[5]~reg0.ACLR
reset => stg_imag_next[6]~reg0.ACLR
reset => stg_imag_next[7]~reg0.ACLR
reset => stg_imag_next[8]~reg0.ACLR
reset => stg_imag_next[9]~reg0.ACLR
reset => stg_imag_next[10]~reg0.ACLR
reset => stg_imag_next[11]~reg0.ACLR
reset => stg_imag_next[12]~reg0.ACLR
reset => stg_imag_next[13]~reg0.ACLR
reset => stg_imag_next[14]~reg0.ACLR
reset => stg_imag_next[15]~reg0.ACLR
reset => stg_real_next[0]~reg0.ACLR
reset => stg_real_next[1]~reg0.ACLR
reset => stg_real_next[2]~reg0.ACLR
reset => stg_real_next[3]~reg0.ACLR
reset => stg_real_next[4]~reg0.ACLR
reset => stg_real_next[5]~reg0.ACLR
reset => stg_real_next[6]~reg0.ACLR
reset => stg_real_next[7]~reg0.ACLR
reset => stg_real_next[8]~reg0.ACLR
reset => stg_real_next[9]~reg0.ACLR
reset => stg_real_next[10]~reg0.ACLR
reset => stg_real_next[11]~reg0.ACLR
reset => stg_real_next[12]~reg0.ACLR
reset => stg_real_next[13]~reg0.ACLR
reset => stg_real_next[14]~reg0.ACLR
reset => stg_real_next[15]~reg0.ACLR
enable => stg_real_next[15]~reg0.ENA
enable => stg_real_next[14]~reg0.ENA
enable => stg_real_next[13]~reg0.ENA
enable => stg_real_next[12]~reg0.ENA
enable => stg_real_next[11]~reg0.ENA
enable => stg_real_next[10]~reg0.ENA
enable => stg_real_next[9]~reg0.ENA
enable => stg_real_next[8]~reg0.ENA
enable => stg_real_next[7]~reg0.ENA
enable => stg_real_next[6]~reg0.ENA
enable => stg_real_next[5]~reg0.ENA
enable => stg_real_next[4]~reg0.ENA
enable => stg_real_next[3]~reg0.ENA
enable => stg_real_next[2]~reg0.ENA
enable => stg_real_next[1]~reg0.ENA
enable => stg_real_next[0]~reg0.ENA
enable => stg_imag_next[15]~reg0.ENA
enable => stg_imag_next[14]~reg0.ENA
enable => stg_imag_next[13]~reg0.ENA
enable => stg_imag_next[12]~reg0.ENA
enable => stg_imag_next[11]~reg0.ENA
enable => stg_imag_next[10]~reg0.ENA
enable => stg_imag_next[9]~reg0.ENA
enable => stg_imag_next[8]~reg0.ENA
enable => stg_imag_next[7]~reg0.ENA
enable => stg_imag_next[6]~reg0.ENA
enable => stg_imag_next[5]~reg0.ENA
enable => stg_imag_next[4]~reg0.ENA
enable => stg_imag_next[3]~reg0.ENA
enable => stg_imag_next[2]~reg0.ENA
enable => stg_imag_next[1]~reg0.ENA
enable => stg_imag_next[0]~reg0.ENA
enable => stg_control_next[6]~reg0.ENA
enable => stg_control_next[5]~reg0.ENA
enable => stg_control_next[4]~reg0.ENA
enable => stg_control_next[3]~reg0.ENA
enable => stg_control_next[2]~reg0.ENA
enable => stg_control_next[1]~reg0.ENA
enable => stg_control_next[0]~reg0.ENA
enable => stg_valid_next~reg0.ENA
enable => stg_inverse_next~reg0.ENA
enable => stg_sop_next~reg0.ENA
enable => stg_eop_next~reg0.ENA
stg_input_sel => stg_inverse_next.OUTPUTSELECT
stg_input_sel => stg_sop_next.OUTPUTSELECT
stg_input_sel => stg_eop_next.OUTPUTSELECT
stg_input_sel => stg_valid_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_control_next.OUTPUTSELECT
stg_input_sel => stg_control_next.OUTPUTSELECT
stg_input_sel => stg_control_next.OUTPUTSELECT
stg_input_sel => stg_control_next.OUTPUTSELECT
stg_input_sel => stg_control_next.OUTPUTSELECT
stg_input_sel => stg_control_next.OUTPUTSELECT
stg_input_sel => stg_control_next.OUTPUTSELECT
stg_control_first[0] => stg_control_next.DATAA
stg_control_first[1] => stg_control_next.DATAA
stg_control_first[2] => stg_control_next.DATAA
stg_control_first[3] => stg_control_next.DATAA
stg_control_first[4] => stg_control_next.DATAA
stg_control_first[5] => stg_control_next.DATAA
stg_control_first[6] => stg_control_next.DATAA
stg_sop_first => stg_sop_next.DATAA
stg_eop_first => stg_eop_next.DATAA
stg_valid_first => stg_valid_next.DATAA
stg_inverse_first => stg_inverse_next.DATAA
stg_real_first[0] => stg_real_next.DATAA
stg_real_first[1] => stg_real_next.DATAA
stg_real_first[2] => stg_real_next.DATAA
stg_real_first[3] => stg_real_next.DATAA
stg_real_first[4] => stg_real_next.DATAA
stg_real_first[5] => stg_real_next.DATAA
stg_real_first[6] => stg_real_next.DATAA
stg_real_first[7] => stg_real_next.DATAA
stg_real_first[8] => stg_real_next.DATAA
stg_real_first[9] => stg_real_next.DATAA
stg_real_first[10] => stg_real_next.DATAA
stg_real_first[11] => stg_real_next.DATAA
stg_real_first[12] => stg_real_next.DATAA
stg_real_first[13] => stg_real_next.DATAA
stg_real_first[14] => stg_real_next.DATAA
stg_real_first[15] => stg_real_next.DATAA
stg_imag_first[0] => stg_imag_next.DATAA
stg_imag_first[1] => stg_imag_next.DATAA
stg_imag_first[2] => stg_imag_next.DATAA
stg_imag_first[3] => stg_imag_next.DATAA
stg_imag_first[4] => stg_imag_next.DATAA
stg_imag_first[5] => stg_imag_next.DATAA
stg_imag_first[6] => stg_imag_next.DATAA
stg_imag_first[7] => stg_imag_next.DATAA
stg_imag_first[8] => stg_imag_next.DATAA
stg_imag_first[9] => stg_imag_next.DATAA
stg_imag_first[10] => stg_imag_next.DATAA
stg_imag_first[11] => stg_imag_next.DATAA
stg_imag_first[12] => stg_imag_next.DATAA
stg_imag_first[13] => stg_imag_next.DATAA
stg_imag_first[14] => stg_imag_next.DATAA
stg_imag_first[15] => stg_imag_next.DATAA
stg_valid_prev => stg_valid_next.DATAB
stg_sop_prev => stg_sop_next.DATAB
stg_eop_prev => stg_eop_next.DATAB
stg_inverse_prev => stg_inverse_next.DATAB
stg_control_prev[0] => stg_control_next.DATAB
stg_control_prev[1] => stg_control_next.DATAB
stg_control_prev[2] => stg_control_next.DATAB
stg_control_prev[3] => stg_control_next.DATAB
stg_control_prev[4] => stg_control_next.DATAB
stg_control_prev[5] => stg_control_next.DATAB
stg_control_prev[6] => stg_control_next.DATAB
stg_real_prev[0] => stg_real_next.DATAB
stg_real_prev[1] => stg_real_next.DATAB
stg_real_prev[2] => stg_real_next.DATAB
stg_real_prev[3] => stg_real_next.DATAB
stg_real_prev[4] => stg_real_next.DATAB
stg_real_prev[5] => stg_real_next.DATAB
stg_real_prev[6] => stg_real_next.DATAB
stg_real_prev[7] => stg_real_next.DATAB
stg_real_prev[8] => stg_real_next.DATAB
stg_real_prev[9] => stg_real_next.DATAB
stg_real_prev[10] => stg_real_next.DATAB
stg_real_prev[11] => stg_real_next.DATAB
stg_real_prev[12] => stg_real_next.DATAB
stg_real_prev[13] => stg_real_next.DATAB
stg_real_prev[14] => stg_real_next.DATAB
stg_real_prev[15] => stg_real_next.DATAB
stg_imag_prev[0] => stg_imag_next.DATAB
stg_imag_prev[1] => stg_imag_next.DATAB
stg_imag_prev[2] => stg_imag_next.DATAB
stg_imag_prev[3] => stg_imag_next.DATAB
stg_imag_prev[4] => stg_imag_next.DATAB
stg_imag_prev[5] => stg_imag_next.DATAB
stg_imag_prev[6] => stg_imag_next.DATAB
stg_imag_prev[7] => stg_imag_next.DATAB
stg_imag_prev[8] => stg_imag_next.DATAB
stg_imag_prev[9] => stg_imag_next.DATAB
stg_imag_prev[10] => stg_imag_next.DATAB
stg_imag_prev[11] => stg_imag_next.DATAB
stg_imag_prev[12] => stg_imag_next.DATAB
stg_imag_prev[13] => stg_imag_next.DATAB
stg_imag_prev[14] => stg_imag_next.DATAB
stg_imag_prev[15] => stg_imag_next.DATAB
stg_real_next[0] <= stg_real_next[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[1] <= stg_real_next[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[2] <= stg_real_next[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[3] <= stg_real_next[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[4] <= stg_real_next[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[5] <= stg_real_next[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[6] <= stg_real_next[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[7] <= stg_real_next[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[8] <= stg_real_next[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[9] <= stg_real_next[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[10] <= stg_real_next[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[11] <= stg_real_next[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[12] <= stg_real_next[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[13] <= stg_real_next[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[14] <= stg_real_next[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[15] <= stg_real_next[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[0] <= stg_imag_next[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[1] <= stg_imag_next[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[2] <= stg_imag_next[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[3] <= stg_imag_next[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[4] <= stg_imag_next[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[5] <= stg_imag_next[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[6] <= stg_imag_next[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[7] <= stg_imag_next[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[8] <= stg_imag_next[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[9] <= stg_imag_next[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[10] <= stg_imag_next[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[11] <= stg_imag_next[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[12] <= stg_imag_next[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[13] <= stg_imag_next[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[14] <= stg_imag_next[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[15] <= stg_imag_next[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_control_next[0] <= stg_control_next[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_control_next[1] <= stg_control_next[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_control_next[2] <= stg_control_next[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_control_next[3] <= stg_control_next[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_control_next[4] <= stg_control_next[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_control_next[5] <= stg_control_next[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_control_next[6] <= stg_control_next[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_inverse_next <= stg_inverse_next~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_eop_next <= stg_eop_next~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_sop_next <= stg_sop_next~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_valid_next <= stg_valid_next~reg0.DB_MAX_OUTPUT_PORT_TYPE


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage
clk => auk_dspip_r22sdf_cma:gen_cma:cma_inst.clk
clk => processing~reg0.CLK
clk => processing_cnt[0].CLK
clk => processing_cnt[1].CLK
clk => processing_cnt[2].CLK
clk => bfi_processing.CLK
clk => bfi_processing_cnt[0].CLK
clk => bfi_processing_cnt[1].CLK
clk => bfi_processing_cnt[2].CLK
clk => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.clk
clk => auk_dspip_r22sdf_delay:gen_bfi:bfi_delblk_real.clk
clk => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.clk
clk => auk_dspip_r22sdf_delay:gen_bfii:bfii_delblk_real.clk
reset => auk_dspip_r22sdf_cma:gen_cma:cma_inst.reset
reset => processing~reg0.ACLR
reset => processing_cnt[0].ACLR
reset => processing_cnt[1].ACLR
reset => processing_cnt[2].ACLR
reset => bfi_processing.ACLR
reset => bfi_processing_cnt[0].ACLR
reset => bfi_processing_cnt[1].ACLR
reset => bfi_processing_cnt[2].ACLR
reset => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.reset
reset => auk_dspip_r22sdf_delay:gen_bfi:bfi_delblk_real.reset
reset => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.reset
reset => auk_dspip_r22sdf_delay:gen_bfii:bfii_delblk_real.reset
enable => bfi_delay_blk_enable.IN1
enable => bfii_delay_blk_enable.IN1
enable => auk_dspip_r22sdf_cma:gen_cma:cma_inst.enable
enable => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.enable
enable => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.enable
enable => bfi_processing_cnt[2].ENA
enable => bfi_processing_cnt[1].ENA
enable => bfi_processing_cnt[0].ENA
enable => processing~reg0.ENA
enable => bfi_processing.ENA
enable => processing_cnt[2].ENA
enable => processing_cnt[1].ENA
enable => processing_cnt[0].ENA
in_valid => twid_rd_en.IN0
in_valid => processing_cnt_p.IN0
in_valid => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_valid
in_pwr_2 => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_radix_2
in_pwr_2 => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.in_radix_2
in_pwr_2 => auk_dspip_r22sdf_delay:gen_bfi:bfi_delblk_real.radix_2
in_pwr_2 => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_radix_2
in_pwr_2 => auk_dspip_r22sdf_delay:gen_bfii:bfii_delblk_real.radix_2
in_sel => twidaddr.OUTPUTSELECT
in_sel => twidaddr.OUTPUTSELECT
in_sel => twidaddr.OUTPUTSELECT
in_sel => twidaddr.OUTPUTSELECT
in_sel => twidaddr.OUTPUTSELECT
in_sel => twidaddr.OUTPUTSELECT
in_sel => twidaddr.OUTPUTSELECT
in_sel => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.in_sel
in_sel => twid_rd_en.IN1
in_sop => processing_cnt_p.IN1
in_sop => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_sop
in_eop => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_eop
in_inverse => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_inverse
in_fftpts[0] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_fftpts[0]
in_fftpts[0] => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.in_fftpts[0]
in_fftpts[0] => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_fftpts[0]
in_fftpts[1] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_fftpts[1]
in_fftpts[1] => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.in_fftpts[1]
in_fftpts[1] => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_fftpts[1]
in_fftpts[2] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_fftpts[2]
in_fftpts[2] => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.in_fftpts[2]
in_fftpts[2] => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_fftpts[2]
in_fftpts[3] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_fftpts[3]
in_fftpts[3] => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.in_fftpts[3]
in_fftpts[3] => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_fftpts[3]
in_fftpts[4] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_fftpts[4]
in_fftpts[4] => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.in_fftpts[4]
in_fftpts[4] => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_fftpts[4]
in_fftpts[5] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_fftpts[5]
in_fftpts[5] => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.in_fftpts[5]
in_fftpts[5] => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_fftpts[5]
in_fftpts[6] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_fftpts[6]
in_fftpts[6] => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.in_fftpts[6]
in_fftpts[6] => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_fftpts[6]
in_fftpts[7] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_fftpts[7]
in_fftpts[7] => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.in_fftpts[7]
in_fftpts[7] => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_fftpts[7]
in_real[0] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_real[0]
in_real[1] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_real[1]
in_real[2] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_real[2]
in_real[3] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_real[3]
in_real[4] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_real[4]
in_real[5] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_real[5]
in_real[6] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_real[6]
in_real[7] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_real[7]
in_real[8] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_real[8]
in_real[9] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_real[9]
in_real[10] => ~NO_FANOUT~
in_real[11] => ~NO_FANOUT~
in_real[12] => ~NO_FANOUT~
in_real[13] => ~NO_FANOUT~
in_real[14] => ~NO_FANOUT~
in_real[15] => ~NO_FANOUT~
in_imag[0] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_imag[0]
in_imag[1] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_imag[1]
in_imag[2] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_imag[2]
in_imag[3] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_imag[3]
in_imag[4] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_imag[4]
in_imag[5] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_imag[5]
in_imag[6] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_imag[6]
in_imag[7] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_imag[7]
in_imag[8] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_imag[8]
in_imag[9] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_imag[9]
in_imag[10] => ~NO_FANOUT~
in_imag[11] => ~NO_FANOUT~
in_imag[12] => ~NO_FANOUT~
in_imag[13] => ~NO_FANOUT~
in_imag[14] => ~NO_FANOUT~
in_imag[15] => ~NO_FANOUT~
realtwid[0] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.realtwid[0]
realtwid[1] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.realtwid[1]
realtwid[2] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.realtwid[2]
realtwid[3] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.realtwid[3]
realtwid[4] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.realtwid[4]
realtwid[5] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.realtwid[5]
realtwid[6] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.realtwid[6]
realtwid[7] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.realtwid[7]
realtwid[8] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.realtwid[8]
realtwid[9] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.realtwid[9]
realtwid[10] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.realtwid[10]
realtwid[11] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.realtwid[11]
realtwid[12] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.realtwid[12]
realtwid[13] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.realtwid[13]
realtwid[14] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.realtwid[14]
realtwid[15] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.realtwid[15]
realtwid[16] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.realtwid[16]
realtwid[17] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.realtwid[17]
imagtwid[0] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.imagtwid[0]
imagtwid[1] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.imagtwid[1]
imagtwid[2] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.imagtwid[2]
imagtwid[3] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.imagtwid[3]
imagtwid[4] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.imagtwid[4]
imagtwid[5] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.imagtwid[5]
imagtwid[6] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.imagtwid[6]
imagtwid[7] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.imagtwid[7]
imagtwid[8] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.imagtwid[8]
imagtwid[9] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.imagtwid[9]
imagtwid[10] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.imagtwid[10]
imagtwid[11] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.imagtwid[11]
imagtwid[12] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.imagtwid[12]
imagtwid[13] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.imagtwid[13]
imagtwid[14] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.imagtwid[14]
imagtwid[15] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.imagtwid[15]
imagtwid[16] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.imagtwid[16]
imagtwid[17] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.imagtwid[17]
twid_rd_en <= twid_rd_en.DB_MAX_OUTPUT_PORT_TYPE
twidaddr[0] <= twidaddr.DB_MAX_OUTPUT_PORT_TYPE
twidaddr[1] <= twidaddr.DB_MAX_OUTPUT_PORT_TYPE
twidaddr[2] <= twidaddr.DB_MAX_OUTPUT_PORT_TYPE
twidaddr[3] <= twidaddr.DB_MAX_OUTPUT_PORT_TYPE
twidaddr[4] <= twidaddr.DB_MAX_OUTPUT_PORT_TYPE
twidaddr[5] <= twidaddr.DB_MAX_OUTPUT_PORT_TYPE
twidaddr[6] <= twidaddr.DB_MAX_OUTPUT_PORT_TYPE
in_control[0] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_control[0]
in_control[1] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_control[1]
in_control[2] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_control[2]
in_control[3] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_control[3]
in_control[4] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_control[4]
in_control[5] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_control[5]
in_control[6] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_control[6]
processing <= processing~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[0] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[0]
out_real[1] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[1]
out_real[2] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[2]
out_real[3] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[3]
out_real[4] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[4]
out_real[5] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[5]
out_real[6] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[6]
out_real[7] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[7]
out_real[8] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[8]
out_real[9] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[9]
out_real[10] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[10]
out_real[11] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[11]
out_real[12] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[12]
out_real[13] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[12]
out_real[14] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[12]
out_real[15] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[12]
out_imag[0] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[0]
out_imag[1] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[1]
out_imag[2] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[2]
out_imag[3] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[3]
out_imag[4] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[4]
out_imag[5] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[5]
out_imag[6] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[6]
out_imag[7] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[7]
out_imag[8] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[8]
out_imag[9] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[9]
out_imag[10] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[10]
out_imag[11] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[11]
out_imag[12] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[12]
out_imag[13] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[12]
out_imag[14] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[12]
out_imag[15] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[12]
out_control[0] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_control[0]
out_control[1] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_control[1]
out_control[2] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_control[2]
out_control[3] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_control[3]
out_control[4] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_control[4]
out_control[5] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_control[5]
out_control[6] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_control[6]
out_inverse <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_inverse
out_sop <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_sop
out_eop <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_eop
out_valid <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_valid


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst
clk => auk_dspip_r22sdf_counter:bf_counter_inst.clk
clk => out_inverse_d[0].CLK
clk => out_inverse_d[1].CLK
clk => out_inverse_d[2].CLK
clk => out_inverse_d[3].CLK
clk => out_inverse_d[4].CLK
clk => out_inverse_d[5].CLK
clk => out_inverse_d[6].CLK
clk => out_inverse_d[7].CLK
clk => out_inverse_d[8].CLK
clk => out_eop_d[0].CLK
clk => out_eop_d[1].CLK
clk => out_eop_d[2].CLK
clk => out_eop_d[3].CLK
clk => out_eop_d[4].CLK
clk => out_eop_d[5].CLK
clk => out_eop_d[6].CLK
clk => out_eop_d[7].CLK
clk => out_eop_d[8].CLK
clk => out_sop_d[0].CLK
clk => out_sop_d[1].CLK
clk => out_sop_d[2].CLK
clk => out_sop_d[3].CLK
clk => out_sop_d[4].CLK
clk => out_sop_d[5].CLK
clk => out_sop_d[6].CLK
clk => out_sop_d[7].CLK
clk => out_sop_d[8].CLK
clk => out_valid_d[0].CLK
clk => out_valid_d[1].CLK
clk => out_valid_d[2].CLK
clk => out_valid_d[3].CLK
clk => out_valid_d[4].CLK
clk => out_valid_d[5].CLK
clk => out_valid_d[6].CLK
clk => out_valid_d[7].CLK
clk => out_valid_d[8].CLK
clk => out_control_d[0][0].CLK
clk => out_control_d[0][1].CLK
clk => out_control_d[0][2].CLK
clk => out_control_d[0][3].CLK
clk => out_control_d[0][4].CLK
clk => out_control_d[0][5].CLK
clk => out_control_d[0][6].CLK
clk => out_control_d[1][0].CLK
clk => out_control_d[1][1].CLK
clk => out_control_d[1][2].CLK
clk => out_control_d[1][3].CLK
clk => out_control_d[1][4].CLK
clk => out_control_d[1][5].CLK
clk => out_control_d[1][6].CLK
clk => out_control_d[2][0].CLK
clk => out_control_d[2][1].CLK
clk => out_control_d[2][2].CLK
clk => out_control_d[2][3].CLK
clk => out_control_d[2][4].CLK
clk => out_control_d[2][5].CLK
clk => out_control_d[2][6].CLK
clk => out_control_d[3][0].CLK
clk => out_control_d[3][1].CLK
clk => out_control_d[3][2].CLK
clk => out_control_d[3][3].CLK
clk => out_control_d[3][4].CLK
clk => out_control_d[3][5].CLK
clk => out_control_d[3][6].CLK
clk => out_control_d[4][0].CLK
clk => out_control_d[4][1].CLK
clk => out_control_d[4][2].CLK
clk => out_control_d[4][3].CLK
clk => out_control_d[4][4].CLK
clk => out_control_d[4][5].CLK
clk => out_control_d[4][6].CLK
clk => out_control_d[5][0].CLK
clk => out_control_d[5][1].CLK
clk => out_control_d[5][2].CLK
clk => out_control_d[5][3].CLK
clk => out_control_d[5][4].CLK
clk => out_control_d[5][5].CLK
clk => out_control_d[5][6].CLK
clk => out_control_d[6][0].CLK
clk => out_control_d[6][1].CLK
clk => out_control_d[6][2].CLK
clk => out_control_d[6][3].CLK
clk => out_control_d[6][4].CLK
clk => out_control_d[6][5].CLK
clk => out_control_d[6][6].CLK
clk => out_control_d[7][0].CLK
clk => out_control_d[7][1].CLK
clk => out_control_d[7][2].CLK
clk => out_control_d[7][3].CLK
clk => out_control_d[7][4].CLK
clk => out_control_d[7][5].CLK
clk => out_control_d[7][6].CLK
clk => out_control_d[8][0].CLK
clk => out_control_d[8][1].CLK
clk => out_control_d[8][2].CLK
clk => out_control_d[8][3].CLK
clk => out_control_d[8][4].CLK
clk => out_control_d[8][5].CLK
clk => out_control_d[8][6].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:real_result[0].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:real_result[1].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:real_result[2].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:real_result[3].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:real_result[4].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:real_result[5].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:real_result[6].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:real_result[7].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:real_result[8].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:real_result[9].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:real_result[10].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:real_result[11].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:real_result[12].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:real_result[13].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:real_result[14].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:real_result[15].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:real_result[16].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:real_result[17].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:real_result[18].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:real_result[19].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:real_result[20].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:real_result[21].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:real_result[22].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:real_result[23].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:real_result[24].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:real_result[25].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:real_result[26].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:real_result[27].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:imag_result[0].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:imag_result[1].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:imag_result[2].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:imag_result[3].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:imag_result[4].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:imag_result[5].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:imag_result[6].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:imag_result[7].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:imag_result[8].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:imag_result[9].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:imag_result[10].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:imag_result[11].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:imag_result[12].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:imag_result[13].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:imag_result[14].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:imag_result[15].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:imag_result[16].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:imag_result[17].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:imag_result[18].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:imag_result[19].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:imag_result[20].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:imag_result[21].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:imag_result[22].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:imag_result[23].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:imag_result[24].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:imag_result[25].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:imag_result[26].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:imag_result[27].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_imag_d[0].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_imag_d[1].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_imag_d[2].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_imag_d[3].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_imag_d[4].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_imag_d[5].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_imag_d[6].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_imag_d[7].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_imag_d[8].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_imag_d[9].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_real_d[0].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_real_d[1].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_real_d[2].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_real_d[3].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_real_d[4].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_real_d[5].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_real_d[6].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_real_d[7].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_real_d[8].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_real_d[9].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_imag_dd[0].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_imag_dd[1].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_imag_dd[2].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_imag_dd[3].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_imag_dd[4].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_imag_dd[5].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_imag_dd[6].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_imag_dd[7].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_imag_dd[8].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_imag_dd[9].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_real_dd[0].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_real_dd[1].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_real_dd[2].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_real_dd[3].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_real_dd[4].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_real_dd[5].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_real_dd[6].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_real_dd[7].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_real_dd[8].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_real_dd[9].CLK
clk => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.clock0
clk => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.clock0
clk => auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_real.clk
clk => auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_imag.clk
reset => in_real_dd.OUTPUTSELECT
reset => in_real_dd.OUTPUTSELECT
reset => in_real_dd.OUTPUTSELECT
reset => in_real_dd.OUTPUTSELECT
reset => in_real_dd.OUTPUTSELECT
reset => in_real_dd.OUTPUTSELECT
reset => in_real_dd.OUTPUTSELECT
reset => in_real_dd.OUTPUTSELECT
reset => in_real_dd.OUTPUTSELECT
reset => in_real_dd.OUTPUTSELECT
reset => in_imag_dd.OUTPUTSELECT
reset => in_imag_dd.OUTPUTSELECT
reset => in_imag_dd.OUTPUTSELECT
reset => in_imag_dd.OUTPUTSELECT
reset => in_imag_dd.OUTPUTSELECT
reset => in_imag_dd.OUTPUTSELECT
reset => in_imag_dd.OUTPUTSELECT
reset => in_imag_dd.OUTPUTSELECT
reset => in_imag_dd.OUTPUTSELECT
reset => in_imag_dd.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => imag_result.OUTPUTSELECT
reset => imag_result.OUTPUTSELECT
reset => imag_result.OUTPUTSELECT
reset => imag_result.OUTPUTSELECT
reset => imag_result.OUTPUTSELECT
reset => imag_result.OUTPUTSELECT
reset => imag_result.OUTPUTSELECT
reset => imag_result.OUTPUTSELECT
reset => imag_result.OUTPUTSELECT
reset => imag_result.OUTPUTSELECT
reset => imag_result.OUTPUTSELECT
reset => imag_result.OUTPUTSELECT
reset => imag_result.OUTPUTSELECT
reset => imag_result.OUTPUTSELECT
reset => imag_result.OUTPUTSELECT
reset => imag_result.OUTPUTSELECT
reset => imag_result.OUTPUTSELECT
reset => imag_result.OUTPUTSELECT
reset => imag_result.OUTPUTSELECT
reset => imag_result.OUTPUTSELECT
reset => imag_result.OUTPUTSELECT
reset => imag_result.OUTPUTSELECT
reset => imag_result.OUTPUTSELECT
reset => imag_result.OUTPUTSELECT
reset => imag_result.OUTPUTSELECT
reset => imag_result.OUTPUTSELECT
reset => imag_result.OUTPUTSELECT
reset => imag_result.OUTPUTSELECT
reset => real_result.OUTPUTSELECT
reset => real_result.OUTPUTSELECT
reset => real_result.OUTPUTSELECT
reset => real_result.OUTPUTSELECT
reset => real_result.OUTPUTSELECT
reset => real_result.OUTPUTSELECT
reset => real_result.OUTPUTSELECT
reset => real_result.OUTPUTSELECT
reset => real_result.OUTPUTSELECT
reset => real_result.OUTPUTSELECT
reset => real_result.OUTPUTSELECT
reset => real_result.OUTPUTSELECT
reset => real_result.OUTPUTSELECT
reset => real_result.OUTPUTSELECT
reset => real_result.OUTPUTSELECT
reset => real_result.OUTPUTSELECT
reset => real_result.OUTPUTSELECT
reset => real_result.OUTPUTSELECT
reset => real_result.OUTPUTSELECT
reset => real_result.OUTPUTSELECT
reset => real_result.OUTPUTSELECT
reset => real_result.OUTPUTSELECT
reset => real_result.OUTPUTSELECT
reset => real_result.OUTPUTSELECT
reset => real_result.OUTPUTSELECT
reset => real_result.OUTPUTSELECT
reset => real_result.OUTPUTSELECT
reset => real_result.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_valid_d.OUTPUTSELECT
reset => out_valid_d.OUTPUTSELECT
reset => out_valid_d.OUTPUTSELECT
reset => out_valid_d.OUTPUTSELECT
reset => out_valid_d.OUTPUTSELECT
reset => out_valid_d.OUTPUTSELECT
reset => out_valid_d.OUTPUTSELECT
reset => out_valid_d.OUTPUTSELECT
reset => out_valid_d.OUTPUTSELECT
reset => out_sop_d.OUTPUTSELECT
reset => out_sop_d.OUTPUTSELECT
reset => out_sop_d.OUTPUTSELECT
reset => out_sop_d.OUTPUTSELECT
reset => out_sop_d.OUTPUTSELECT
reset => out_sop_d.OUTPUTSELECT
reset => out_sop_d.OUTPUTSELECT
reset => out_sop_d.OUTPUTSELECT
reset => out_sop_d.OUTPUTSELECT
reset => out_eop_d.OUTPUTSELECT
reset => out_eop_d.OUTPUTSELECT
reset => out_eop_d.OUTPUTSELECT
reset => out_eop_d.OUTPUTSELECT
reset => out_eop_d.OUTPUTSELECT
reset => out_eop_d.OUTPUTSELECT
reset => out_eop_d.OUTPUTSELECT
reset => out_eop_d.OUTPUTSELECT
reset => out_eop_d.OUTPUTSELECT
reset => out_inverse_d.OUTPUTSELECT
reset => out_inverse_d.OUTPUTSELECT
reset => out_inverse_d.OUTPUTSELECT
reset => out_inverse_d.OUTPUTSELECT
reset => out_inverse_d.OUTPUTSELECT
reset => out_inverse_d.OUTPUTSELECT
reset => out_inverse_d.OUTPUTSELECT
reset => out_inverse_d.OUTPUTSELECT
reset => out_inverse_d.OUTPUTSELECT
reset => auk_dspip_r22sdf_counter:bf_counter_inst.reset
reset => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.aclr0
reset => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.aclr0
reset => auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_real.reset
reset => auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_imag.reset
enable => in_real_dd.OUTPUTSELECT
enable => in_real_dd.OUTPUTSELECT
enable => in_real_dd.OUTPUTSELECT
enable => in_real_dd.OUTPUTSELECT
enable => in_real_dd.OUTPUTSELECT
enable => in_real_dd.OUTPUTSELECT
enable => in_real_dd.OUTPUTSELECT
enable => in_real_dd.OUTPUTSELECT
enable => in_real_dd.OUTPUTSELECT
enable => in_real_dd.OUTPUTSELECT
enable => in_imag_dd.OUTPUTSELECT
enable => in_imag_dd.OUTPUTSELECT
enable => in_imag_dd.OUTPUTSELECT
enable => in_imag_dd.OUTPUTSELECT
enable => in_imag_dd.OUTPUTSELECT
enable => in_imag_dd.OUTPUTSELECT
enable => in_imag_dd.OUTPUTSELECT
enable => in_imag_dd.OUTPUTSELECT
enable => in_imag_dd.OUTPUTSELECT
enable => in_imag_dd.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => imag_result.OUTPUTSELECT
enable => imag_result.OUTPUTSELECT
enable => imag_result.OUTPUTSELECT
enable => imag_result.OUTPUTSELECT
enable => imag_result.OUTPUTSELECT
enable => imag_result.OUTPUTSELECT
enable => imag_result.OUTPUTSELECT
enable => imag_result.OUTPUTSELECT
enable => imag_result.OUTPUTSELECT
enable => imag_result.OUTPUTSELECT
enable => imag_result.OUTPUTSELECT
enable => imag_result.OUTPUTSELECT
enable => imag_result.OUTPUTSELECT
enable => imag_result.OUTPUTSELECT
enable => imag_result.OUTPUTSELECT
enable => imag_result.OUTPUTSELECT
enable => imag_result.OUTPUTSELECT
enable => imag_result.OUTPUTSELECT
enable => imag_result.OUTPUTSELECT
enable => imag_result.OUTPUTSELECT
enable => imag_result.OUTPUTSELECT
enable => imag_result.OUTPUTSELECT
enable => imag_result.OUTPUTSELECT
enable => imag_result.OUTPUTSELECT
enable => imag_result.OUTPUTSELECT
enable => imag_result.OUTPUTSELECT
enable => imag_result.OUTPUTSELECT
enable => imag_result.OUTPUTSELECT
enable => real_result.OUTPUTSELECT
enable => real_result.OUTPUTSELECT
enable => real_result.OUTPUTSELECT
enable => real_result.OUTPUTSELECT
enable => real_result.OUTPUTSELECT
enable => real_result.OUTPUTSELECT
enable => real_result.OUTPUTSELECT
enable => real_result.OUTPUTSELECT
enable => real_result.OUTPUTSELECT
enable => real_result.OUTPUTSELECT
enable => real_result.OUTPUTSELECT
enable => real_result.OUTPUTSELECT
enable => real_result.OUTPUTSELECT
enable => real_result.OUTPUTSELECT
enable => real_result.OUTPUTSELECT
enable => real_result.OUTPUTSELECT
enable => real_result.OUTPUTSELECT
enable => real_result.OUTPUTSELECT
enable => real_result.OUTPUTSELECT
enable => real_result.OUTPUTSELECT
enable => real_result.OUTPUTSELECT
enable => real_result.OUTPUTSELECT
enable => real_result.OUTPUTSELECT
enable => real_result.OUTPUTSELECT
enable => real_result.OUTPUTSELECT
enable => real_result.OUTPUTSELECT
enable => real_result.OUTPUTSELECT
enable => real_result.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_valid_d.OUTPUTSELECT
enable => out_valid_d.OUTPUTSELECT
enable => out_valid_d.OUTPUTSELECT
enable => out_valid_d.OUTPUTSELECT
enable => out_valid_d.OUTPUTSELECT
enable => out_valid_d.OUTPUTSELECT
enable => out_valid_d.OUTPUTSELECT
enable => out_valid_d.OUTPUTSELECT
enable => out_valid_d.OUTPUTSELECT
enable => out_sop_d.OUTPUTSELECT
enable => out_sop_d.OUTPUTSELECT
enable => out_sop_d.OUTPUTSELECT
enable => out_sop_d.OUTPUTSELECT
enable => out_sop_d.OUTPUTSELECT
enable => out_sop_d.OUTPUTSELECT
enable => out_sop_d.OUTPUTSELECT
enable => out_sop_d.OUTPUTSELECT
enable => out_sop_d.OUTPUTSELECT
enable => out_eop_d.OUTPUTSELECT
enable => out_eop_d.OUTPUTSELECT
enable => out_eop_d.OUTPUTSELECT
enable => out_eop_d.OUTPUTSELECT
enable => out_eop_d.OUTPUTSELECT
enable => out_eop_d.OUTPUTSELECT
enable => out_eop_d.OUTPUTSELECT
enable => out_eop_d.OUTPUTSELECT
enable => out_eop_d.OUTPUTSELECT
enable => out_inverse_d.OUTPUTSELECT
enable => out_inverse_d.OUTPUTSELECT
enable => out_inverse_d.OUTPUTSELECT
enable => out_inverse_d.OUTPUTSELECT
enable => out_inverse_d.OUTPUTSELECT
enable => out_inverse_d.OUTPUTSELECT
enable => out_inverse_d.OUTPUTSELECT
enable => out_inverse_d.OUTPUTSELECT
enable => out_inverse_d.OUTPUTSELECT
enable => auk_dspip_r22sdf_counter:bf_counter_inst.enable
enable => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.ena0
enable => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.ena0
enable => auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_real.enable
enable => auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_imag.enable
in_sop => out_sop_d.DATAB
in_sop => auk_dspip_r22sdf_counter:bf_counter_inst.in_sop
in_eop => out_eop_d.DATAB
in_eop => auk_dspip_r22sdf_counter:bf_counter_inst.in_eop
in_inverse => out_inverse_d.DATAB
in_valid => out_valid_d.DATAB
in_valid => auk_dspip_r22sdf_counter:bf_counter_inst.in_valid
in_fftpts[0] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[0]
in_fftpts[1] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[1]
in_fftpts[2] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[2]
in_fftpts[3] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[3]
in_fftpts[4] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[4]
in_fftpts[5] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[5]
in_fftpts[6] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[6]
in_fftpts[7] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[7]
in_radix_2 => auk_dspip_r22sdf_counter:bf_counter_inst.in_radix_2
in_radix_2 => in_control_tmp[6].OUTPUTSELECT
in_radix_2 => in_control_tmp[5].OUTPUTSELECT
in_radix_2 => in_control_tmp[4].OUTPUTSELECT
in_radix_2 => in_control_tmp[3].OUTPUTSELECT
in_radix_2 => in_control_tmp[2].OUTPUTSELECT
in_radix_2 => in_control_tmp[1].OUTPUTSELECT
in_radix_2 => in_control_tmp[0].OUTPUTSELECT
in_control[0] => Add1.IN14
in_control[0] => in_control_tmp[0].DATAA
in_control[0] => out_control_d.DATAB
in_control[1] => Add0.IN12
in_control[1] => Add1.IN13
in_control[1] => out_control_d.DATAB
in_control[2] => Add0.IN11
in_control[2] => Add1.IN12
in_control[2] => out_control_d.DATAB
in_control[3] => Add0.IN10
in_control[3] => Add1.IN11
in_control[3] => out_control_d.DATAB
in_control[4] => Add0.IN9
in_control[4] => Add1.IN10
in_control[4] => out_control_d.DATAB
in_control[5] => Add0.IN8
in_control[5] => Add1.IN9
in_control[5] => out_control_d.DATAB
in_control[6] => Add0.IN7
in_control[6] => Add1.IN8
in_control[6] => out_control_d.DATAB
in_real[0] => in_real_dd.DATAB
in_real[1] => in_real_dd.DATAB
in_real[2] => in_real_dd.DATAB
in_real[3] => in_real_dd.DATAB
in_real[4] => in_real_dd.DATAB
in_real[5] => in_real_dd.DATAB
in_real[6] => in_real_dd.DATAB
in_real[7] => in_real_dd.DATAB
in_real[8] => in_real_dd.DATAB
in_real[9] => in_real_dd.DATAB
in_imag[0] => in_imag_dd.DATAB
in_imag[1] => in_imag_dd.DATAB
in_imag[2] => in_imag_dd.DATAB
in_imag[3] => in_imag_dd.DATAB
in_imag[4] => in_imag_dd.DATAB
in_imag[5] => in_imag_dd.DATAB
in_imag[6] => in_imag_dd.DATAB
in_imag[7] => in_imag_dd.DATAB
in_imag[8] => in_imag_dd.DATAB
in_imag[9] => in_imag_dd.DATAB
realtwid[0] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[0]
realtwid[0] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[18]
realtwid[1] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[1]
realtwid[1] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[19]
realtwid[2] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[2]
realtwid[2] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[20]
realtwid[3] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[3]
realtwid[3] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[21]
realtwid[4] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[4]
realtwid[4] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[22]
realtwid[5] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[5]
realtwid[5] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[23]
realtwid[6] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[6]
realtwid[6] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[24]
realtwid[7] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[7]
realtwid[7] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[25]
realtwid[8] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[8]
realtwid[8] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[26]
realtwid[9] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[9]
realtwid[9] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[27]
realtwid[10] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[10]
realtwid[10] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[28]
realtwid[11] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[11]
realtwid[11] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[29]
realtwid[12] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[12]
realtwid[12] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[30]
realtwid[13] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[13]
realtwid[13] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[31]
realtwid[14] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[14]
realtwid[14] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[32]
realtwid[15] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[15]
realtwid[15] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[33]
realtwid[16] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[16]
realtwid[16] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[34]
realtwid[17] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[17]
realtwid[17] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[35]
imagtwid[0] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[18]
imagtwid[0] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[0]
imagtwid[1] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[19]
imagtwid[1] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[1]
imagtwid[2] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[20]
imagtwid[2] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[2]
imagtwid[3] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[21]
imagtwid[3] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[3]
imagtwid[4] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[22]
imagtwid[4] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[4]
imagtwid[5] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[23]
imagtwid[5] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[5]
imagtwid[6] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[24]
imagtwid[6] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[6]
imagtwid[7] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[25]
imagtwid[7] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[7]
imagtwid[8] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[26]
imagtwid[8] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[8]
imagtwid[9] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[27]
imagtwid[9] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[9]
imagtwid[10] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[28]
imagtwid[10] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[10]
imagtwid[11] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[29]
imagtwid[11] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[11]
imagtwid[12] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[30]
imagtwid[12] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[12]
imagtwid[13] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[31]
imagtwid[13] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[13]
imagtwid[14] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[32]
imagtwid[14] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[14]
imagtwid[15] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[33]
imagtwid[15] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[15]
imagtwid[16] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[34]
imagtwid[16] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[16]
imagtwid[17] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[35]
imagtwid[17] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[17]
twidaddr[0] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[0]
twidaddr[1] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[1]
twidaddr[2] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[2]
twidaddr[3] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[3]
twidaddr[4] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[4]
twidaddr[5] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[5]
twidaddr[6] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[6]
out_real[0] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_real.dataout[0]
out_real[1] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_real.dataout[1]
out_real[2] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_real.dataout[2]
out_real[3] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_real.dataout[3]
out_real[4] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_real.dataout[4]
out_real[5] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_real.dataout[5]
out_real[6] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_real.dataout[6]
out_real[7] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_real.dataout[7]
out_real[8] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_real.dataout[8]
out_real[9] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_real.dataout[9]
out_real[10] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_real.dataout[10]
out_imag[0] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_imag.dataout[0]
out_imag[1] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_imag.dataout[1]
out_imag[2] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_imag.dataout[2]
out_imag[3] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_imag.dataout[3]
out_imag[4] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_imag.dataout[4]
out_imag[5] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_imag.dataout[5]
out_imag[6] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_imag.dataout[6]
out_imag[7] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_imag.dataout[7]
out_imag[8] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_imag.dataout[8]
out_imag[9] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_imag.dataout[9]
out_imag[10] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_imag.dataout[10]
out_control[0] <= out_control_d[8][0].DB_MAX_OUTPUT_PORT_TYPE
out_control[1] <= out_control_d[8][1].DB_MAX_OUTPUT_PORT_TYPE
out_control[2] <= out_control_d[8][2].DB_MAX_OUTPUT_PORT_TYPE
out_control[3] <= out_control_d[8][3].DB_MAX_OUTPUT_PORT_TYPE
out_control[4] <= out_control_d[8][4].DB_MAX_OUTPUT_PORT_TYPE
out_control[5] <= out_control_d[8][5].DB_MAX_OUTPUT_PORT_TYPE
out_control[6] <= out_control_d[8][6].DB_MAX_OUTPUT_PORT_TYPE
out_inverse <= out_inverse_d[8].DB_MAX_OUTPUT_PORT_TYPE
out_sop <= out_sop_d[8].DB_MAX_OUTPUT_PORT_TYPE
out_eop <= out_eop_d[8].DB_MAX_OUTPUT_PORT_TYPE
out_valid <= out_valid_d[8].DB_MAX_OUTPUT_PORT_TYPE


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst
clk => control_s[0].CLK
clk => control_s[1].CLK
clk => control_s[2].CLK
clk => control_s[3].CLK
clk => control_s[4].CLK
clk => control_s[5].CLK
clk => control_s[6].CLK
reset => control_s[0].ACLR
reset => control_s[1].ACLR
reset => control_s[2].ACLR
reset => control_s[3].ACLR
reset => control_s[4].ACLR
reset => control_s[5].ACLR
reset => control_s[6].ACLR
enable => counter_p.IN0
in_valid => counter_p.IN1
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_eop => ~NO_FANOUT~
in_fftpts[0] => ~NO_FANOUT~
in_fftpts[1] => ~NO_FANOUT~
in_fftpts[2] => ~NO_FANOUT~
in_fftpts[3] => ~NO_FANOUT~
in_fftpts[4] => ~NO_FANOUT~
in_fftpts[5] => ~NO_FANOUT~
in_fftpts[6] => ~NO_FANOUT~
in_fftpts[7] => ~NO_FANOUT~
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_control[0] => Add1.IN14
in_control[0] => control_s.DATAB
in_control[1] => Add0.IN12
in_control[1] => Add1.IN13
in_control[2] => Add0.IN11
in_control[2] => Add1.IN12
in_control[3] => Add0.IN10
in_control[3] => Add1.IN11
in_control[4] => Add0.IN9
in_control[4] => Add1.IN10
in_control[5] => Add0.IN8
in_control[5] => Add1.IN9
in_control[6] => Add0.IN7
in_control[6] => Add1.IN8
out_control[0] <= control_s[0].DB_MAX_OUTPUT_PORT_TYPE
out_control[1] <= control_s[1].DB_MAX_OUTPUT_PORT_TYPE
out_control[2] <= control_s[2].DB_MAX_OUTPUT_PORT_TYPE
out_control[3] <= control_s[3].DB_MAX_OUTPUT_PORT_TYPE
out_control[4] <= control_s[4].DB_MAX_OUTPUT_PORT_TYPE
out_control[5] <= control_s[5].DB_MAX_OUTPUT_PORT_TYPE
out_control[6] <= control_s[6].DB_MAX_OUTPUT_PORT_TYPE


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real
dataa[0] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[0]
dataa[1] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[1]
dataa[2] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[2]
dataa[3] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[3]
dataa[4] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[4]
dataa[5] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[5]
dataa[6] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[6]
dataa[7] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[7]
dataa[8] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[8]
dataa[9] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[9]
dataa[10] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[10]
dataa[11] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[11]
dataa[12] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[12]
dataa[13] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[13]
dataa[14] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[14]
dataa[15] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[15]
dataa[16] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[16]
dataa[17] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[17]
dataa[18] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[18]
dataa[19] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[19]
datab[0] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[0]
datab[1] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[1]
datab[2] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[2]
datab[3] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[3]
datab[4] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[4]
datab[5] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[5]
datab[6] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[6]
datab[7] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[7]
datab[8] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[8]
datab[9] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[9]
datab[10] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[10]
datab[11] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[11]
datab[12] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[12]
datab[13] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[13]
datab[14] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[14]
datab[15] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[15]
datab[16] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[16]
datab[17] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[17]
datab[18] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[18]
datab[19] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[19]
datab[20] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[20]
datab[21] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[21]
datab[22] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[22]
datab[23] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[23]
datab[24] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[24]
datab[25] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[25]
datab[26] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[26]
datab[27] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[27]
datab[28] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[28]
datab[29] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[29]
datab[30] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[30]
datab[31] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[31]
datab[32] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[32]
datab[33] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[33]
datab[34] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[34]
datab[35] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[35]
clock0 => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.clock0
aclr0 => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.aclr0
ena0 => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.ena0
result[0] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[0]
result[1] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[1]
result[2] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[2]
result[3] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[3]
result[4] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[4]
result[5] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[5]
result[6] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[6]
result[7] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[7]
result[8] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[8]
result[9] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[9]
result[10] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[10]
result[11] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[11]
result[12] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[12]
result[13] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[13]
result[14] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[14]
result[15] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[15]
result[16] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[16]
result[17] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[17]
result[18] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[18]
result[19] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[19]
result[20] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[20]
result[21] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[21]
result[22] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[22]
result[23] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[23]
result[24] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[24]
result[25] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[25]
result[26] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[26]
result[27] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[27]
result[28] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[28]


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component
dataa[0] => altmult_add:ALTMULT_ADD_component.dataa[0]
dataa[1] => altmult_add:ALTMULT_ADD_component.dataa[1]
dataa[2] => altmult_add:ALTMULT_ADD_component.dataa[2]
dataa[3] => altmult_add:ALTMULT_ADD_component.dataa[3]
dataa[4] => altmult_add:ALTMULT_ADD_component.dataa[4]
dataa[5] => altmult_add:ALTMULT_ADD_component.dataa[5]
dataa[6] => altmult_add:ALTMULT_ADD_component.dataa[6]
dataa[7] => altmult_add:ALTMULT_ADD_component.dataa[7]
dataa[8] => altmult_add:ALTMULT_ADD_component.dataa[8]
dataa[9] => altmult_add:ALTMULT_ADD_component.dataa[9]
dataa[10] => altmult_add:ALTMULT_ADD_component.dataa[10]
dataa[11] => altmult_add:ALTMULT_ADD_component.dataa[11]
dataa[12] => altmult_add:ALTMULT_ADD_component.dataa[12]
dataa[13] => altmult_add:ALTMULT_ADD_component.dataa[13]
dataa[14] => altmult_add:ALTMULT_ADD_component.dataa[14]
dataa[15] => altmult_add:ALTMULT_ADD_component.dataa[15]
dataa[16] => altmult_add:ALTMULT_ADD_component.dataa[16]
dataa[17] => altmult_add:ALTMULT_ADD_component.dataa[17]
dataa[18] => altmult_add:ALTMULT_ADD_component.dataa[18]
dataa[19] => altmult_add:ALTMULT_ADD_component.dataa[19]
datab[0] => altmult_add:ALTMULT_ADD_component.datab[0]
datab[1] => altmult_add:ALTMULT_ADD_component.datab[1]
datab[2] => altmult_add:ALTMULT_ADD_component.datab[2]
datab[3] => altmult_add:ALTMULT_ADD_component.datab[3]
datab[4] => altmult_add:ALTMULT_ADD_component.datab[4]
datab[5] => altmult_add:ALTMULT_ADD_component.datab[5]
datab[6] => altmult_add:ALTMULT_ADD_component.datab[6]
datab[7] => altmult_add:ALTMULT_ADD_component.datab[7]
datab[8] => altmult_add:ALTMULT_ADD_component.datab[8]
datab[9] => altmult_add:ALTMULT_ADD_component.datab[9]
datab[10] => altmult_add:ALTMULT_ADD_component.datab[10]
datab[11] => altmult_add:ALTMULT_ADD_component.datab[11]
datab[12] => altmult_add:ALTMULT_ADD_component.datab[12]
datab[13] => altmult_add:ALTMULT_ADD_component.datab[13]
datab[14] => altmult_add:ALTMULT_ADD_component.datab[14]
datab[15] => altmult_add:ALTMULT_ADD_component.datab[15]
datab[16] => altmult_add:ALTMULT_ADD_component.datab[16]
datab[17] => altmult_add:ALTMULT_ADD_component.datab[17]
datab[18] => altmult_add:ALTMULT_ADD_component.datab[18]
datab[19] => altmult_add:ALTMULT_ADD_component.datab[19]
datab[20] => altmult_add:ALTMULT_ADD_component.datab[20]
datab[21] => altmult_add:ALTMULT_ADD_component.datab[21]
datab[22] => altmult_add:ALTMULT_ADD_component.datab[22]
datab[23] => altmult_add:ALTMULT_ADD_component.datab[23]
datab[24] => altmult_add:ALTMULT_ADD_component.datab[24]
datab[25] => altmult_add:ALTMULT_ADD_component.datab[25]
datab[26] => altmult_add:ALTMULT_ADD_component.datab[26]
datab[27] => altmult_add:ALTMULT_ADD_component.datab[27]
datab[28] => altmult_add:ALTMULT_ADD_component.datab[28]
datab[29] => altmult_add:ALTMULT_ADD_component.datab[29]
datab[30] => altmult_add:ALTMULT_ADD_component.datab[30]
datab[31] => altmult_add:ALTMULT_ADD_component.datab[31]
datab[32] => altmult_add:ALTMULT_ADD_component.datab[32]
datab[33] => altmult_add:ALTMULT_ADD_component.datab[33]
datab[34] => altmult_add:ALTMULT_ADD_component.datab[34]
datab[35] => altmult_add:ALTMULT_ADD_component.datab[35]
clock0 => altmult_add:ALTMULT_ADD_component.clock0
aclr0 => altmult_add:ALTMULT_ADD_component.aclr0
ena0 => altmult_add:ALTMULT_ADD_component.ena0
result[0] <= altmult_add:ALTMULT_ADD_component.result[0]
result[1] <= altmult_add:ALTMULT_ADD_component.result[1]
result[2] <= altmult_add:ALTMULT_ADD_component.result[2]
result[3] <= altmult_add:ALTMULT_ADD_component.result[3]
result[4] <= altmult_add:ALTMULT_ADD_component.result[4]
result[5] <= altmult_add:ALTMULT_ADD_component.result[5]
result[6] <= altmult_add:ALTMULT_ADD_component.result[6]
result[7] <= altmult_add:ALTMULT_ADD_component.result[7]
result[8] <= altmult_add:ALTMULT_ADD_component.result[8]
result[9] <= altmult_add:ALTMULT_ADD_component.result[9]
result[10] <= altmult_add:ALTMULT_ADD_component.result[10]
result[11] <= altmult_add:ALTMULT_ADD_component.result[11]
result[12] <= altmult_add:ALTMULT_ADD_component.result[12]
result[13] <= altmult_add:ALTMULT_ADD_component.result[13]
result[14] <= altmult_add:ALTMULT_ADD_component.result[14]
result[15] <= altmult_add:ALTMULT_ADD_component.result[15]
result[16] <= altmult_add:ALTMULT_ADD_component.result[16]
result[17] <= altmult_add:ALTMULT_ADD_component.result[17]
result[18] <= altmult_add:ALTMULT_ADD_component.result[18]
result[19] <= altmult_add:ALTMULT_ADD_component.result[19]
result[20] <= altmult_add:ALTMULT_ADD_component.result[20]
result[21] <= altmult_add:ALTMULT_ADD_component.result[21]
result[22] <= altmult_add:ALTMULT_ADD_component.result[22]
result[23] <= altmult_add:ALTMULT_ADD_component.result[23]
result[24] <= altmult_add:ALTMULT_ADD_component.result[24]
result[25] <= altmult_add:ALTMULT_ADD_component.result[25]
result[26] <= altmult_add:ALTMULT_ADD_component.result[26]
result[27] <= altmult_add:ALTMULT_ADD_component.result[27]
result[28] <= altmult_add:ALTMULT_ADD_component.result[28]


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component
accum_sload => ~NO_FANOUT~
aclr0 => mult_add_5m6g:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= chainout_sat_overflow.DB_MAX_OUTPUT_PORT_TYPE
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_5m6g:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_5m6g:auto_generated.dataa[0]
dataa[1] => mult_add_5m6g:auto_generated.dataa[1]
dataa[2] => mult_add_5m6g:auto_generated.dataa[2]
dataa[3] => mult_add_5m6g:auto_generated.dataa[3]
dataa[4] => mult_add_5m6g:auto_generated.dataa[4]
dataa[5] => mult_add_5m6g:auto_generated.dataa[5]
dataa[6] => mult_add_5m6g:auto_generated.dataa[6]
dataa[7] => mult_add_5m6g:auto_generated.dataa[7]
dataa[8] => mult_add_5m6g:auto_generated.dataa[8]
dataa[9] => mult_add_5m6g:auto_generated.dataa[9]
dataa[10] => mult_add_5m6g:auto_generated.dataa[10]
dataa[11] => mult_add_5m6g:auto_generated.dataa[11]
dataa[12] => mult_add_5m6g:auto_generated.dataa[12]
dataa[13] => mult_add_5m6g:auto_generated.dataa[13]
dataa[14] => mult_add_5m6g:auto_generated.dataa[14]
dataa[15] => mult_add_5m6g:auto_generated.dataa[15]
dataa[16] => mult_add_5m6g:auto_generated.dataa[16]
dataa[17] => mult_add_5m6g:auto_generated.dataa[17]
dataa[18] => mult_add_5m6g:auto_generated.dataa[18]
dataa[19] => mult_add_5m6g:auto_generated.dataa[19]
datab[0] => mult_add_5m6g:auto_generated.datab[0]
datab[1] => mult_add_5m6g:auto_generated.datab[1]
datab[2] => mult_add_5m6g:auto_generated.datab[2]
datab[3] => mult_add_5m6g:auto_generated.datab[3]
datab[4] => mult_add_5m6g:auto_generated.datab[4]
datab[5] => mult_add_5m6g:auto_generated.datab[5]
datab[6] => mult_add_5m6g:auto_generated.datab[6]
datab[7] => mult_add_5m6g:auto_generated.datab[7]
datab[8] => mult_add_5m6g:auto_generated.datab[8]
datab[9] => mult_add_5m6g:auto_generated.datab[9]
datab[10] => mult_add_5m6g:auto_generated.datab[10]
datab[11] => mult_add_5m6g:auto_generated.datab[11]
datab[12] => mult_add_5m6g:auto_generated.datab[12]
datab[13] => mult_add_5m6g:auto_generated.datab[13]
datab[14] => mult_add_5m6g:auto_generated.datab[14]
datab[15] => mult_add_5m6g:auto_generated.datab[15]
datab[16] => mult_add_5m6g:auto_generated.datab[16]
datab[17] => mult_add_5m6g:auto_generated.datab[17]
datab[18] => mult_add_5m6g:auto_generated.datab[18]
datab[19] => mult_add_5m6g:auto_generated.datab[19]
datab[20] => mult_add_5m6g:auto_generated.datab[20]
datab[21] => mult_add_5m6g:auto_generated.datab[21]
datab[22] => mult_add_5m6g:auto_generated.datab[22]
datab[23] => mult_add_5m6g:auto_generated.datab[23]
datab[24] => mult_add_5m6g:auto_generated.datab[24]
datab[25] => mult_add_5m6g:auto_generated.datab[25]
datab[26] => mult_add_5m6g:auto_generated.datab[26]
datab[27] => mult_add_5m6g:auto_generated.datab[27]
datab[28] => mult_add_5m6g:auto_generated.datab[28]
datab[29] => mult_add_5m6g:auto_generated.datab[29]
datab[30] => mult_add_5m6g:auto_generated.datab[30]
datab[31] => mult_add_5m6g:auto_generated.datab[31]
datab[32] => mult_add_5m6g:auto_generated.datab[32]
datab[33] => mult_add_5m6g:auto_generated.datab[33]
datab[34] => mult_add_5m6g:auto_generated.datab[34]
datab[35] => mult_add_5m6g:auto_generated.datab[35]
ena0 => mult_add_5m6g:auto_generated.ena0
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= mult0_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult1_is_saturated <= mult1_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= mult2_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult3_is_saturated <= mult3_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mult_add_5m6g:auto_generated.result[0]
result[1] <= mult_add_5m6g:auto_generated.result[1]
result[2] <= mult_add_5m6g:auto_generated.result[2]
result[3] <= mult_add_5m6g:auto_generated.result[3]
result[4] <= mult_add_5m6g:auto_generated.result[4]
result[5] <= mult_add_5m6g:auto_generated.result[5]
result[6] <= mult_add_5m6g:auto_generated.result[6]
result[7] <= mult_add_5m6g:auto_generated.result[7]
result[8] <= mult_add_5m6g:auto_generated.result[8]
result[9] <= mult_add_5m6g:auto_generated.result[9]
result[10] <= mult_add_5m6g:auto_generated.result[10]
result[11] <= mult_add_5m6g:auto_generated.result[11]
result[12] <= mult_add_5m6g:auto_generated.result[12]
result[13] <= mult_add_5m6g:auto_generated.result[13]
result[14] <= mult_add_5m6g:auto_generated.result[14]
result[15] <= mult_add_5m6g:auto_generated.result[15]
result[16] <= mult_add_5m6g:auto_generated.result[16]
result[17] <= mult_add_5m6g:auto_generated.result[17]
result[18] <= mult_add_5m6g:auto_generated.result[18]
result[19] <= mult_add_5m6g:auto_generated.result[19]
result[20] <= mult_add_5m6g:auto_generated.result[20]
result[21] <= mult_add_5m6g:auto_generated.result[21]
result[22] <= mult_add_5m6g:auto_generated.result[22]
result[23] <= mult_add_5m6g:auto_generated.result[23]
result[24] <= mult_add_5m6g:auto_generated.result[24]
result[25] <= mult_add_5m6g:auto_generated.result[25]
result[26] <= mult_add_5m6g:auto_generated.result[26]
result[27] <= mult_add_5m6g:auto_generated.result[27]
result[28] <= mult_add_5m6g:auto_generated.result[28]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scanina[9] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scaninb[13] => ~NO_FANOUT~
scaninb[14] => ~NO_FANOUT~
scaninb[15] => ~NO_FANOUT~
scaninb[16] => ~NO_FANOUT~
scaninb[17] => ~NO_FANOUT~
scanouta[0] <= scanouta[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scanouta[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scanouta[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scanouta[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scanouta[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scanouta[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scanouta[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scanouta[7].DB_MAX_OUTPUT_PORT_TYPE
scanouta[8] <= scanouta[8].DB_MAX_OUTPUT_PORT_TYPE
scanouta[9] <= scanouta[9].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[0] <= scanoutb[0].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[1] <= scanoutb[1].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[2] <= scanoutb[2].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[3] <= scanoutb[3].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[4] <= scanoutb[4].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[5] <= scanoutb[5].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[6] <= scanoutb[6].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[7] <= scanoutb[7].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[8] <= scanoutb[8].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[9] <= scanoutb[9].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[10] <= scanoutb[10].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[11] <= scanoutb[11].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[12] <= scanoutb[12].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[13] <= scanoutb[13].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[14] <= scanoutb[14].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[15] <= scanoutb[15].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[16] <= scanoutb[16].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[17] <= scanoutb[17].DB_MAX_OUTPUT_PORT_TYPE
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourcea[1] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
sourceb[1] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
datac[22] => ~NO_FANOUT~
datac[23] => ~NO_FANOUT~
datac[24] => ~NO_FANOUT~
datac[25] => ~NO_FANOUT~
datac[26] => ~NO_FANOUT~
datac[27] => ~NO_FANOUT~
datac[28] => ~NO_FANOUT~
datac[29] => ~NO_FANOUT~
datac[30] => ~NO_FANOUT~
datac[31] => ~NO_FANOUT~
datac[32] => ~NO_FANOUT~
datac[33] => ~NO_FANOUT~
datac[34] => ~NO_FANOUT~
datac[35] => ~NO_FANOUT~
datac[36] => ~NO_FANOUT~
datac[37] => ~NO_FANOUT~
datac[38] => ~NO_FANOUT~
datac[39] => ~NO_FANOUT~
datac[40] => ~NO_FANOUT~
datac[41] => ~NO_FANOUT~
datac[42] => ~NO_FANOUT~
datac[43] => ~NO_FANOUT~


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_5m6g:auto_generated
aclr0 => ded_mult_ha91:ded_mult1.aclr[0]
aclr0 => ded_mult_ha91:ded_mult2.aclr[0]
aclr0 => dffe7a[29].IN0
clock0 => ded_mult_ha91:ded_mult1.clock[0]
clock0 => ded_mult_ha91:ded_mult2.clock[0]
clock0 => dffe7a[29].CLK
clock0 => dffe7a[28].CLK
clock0 => dffe7a[27].CLK
clock0 => dffe7a[26].CLK
clock0 => dffe7a[25].CLK
clock0 => dffe7a[24].CLK
clock0 => dffe7a[23].CLK
clock0 => dffe7a[22].CLK
clock0 => dffe7a[21].CLK
clock0 => dffe7a[20].CLK
clock0 => dffe7a[19].CLK
clock0 => dffe7a[18].CLK
clock0 => dffe7a[17].CLK
clock0 => dffe7a[16].CLK
clock0 => dffe7a[15].CLK
clock0 => dffe7a[14].CLK
clock0 => dffe7a[13].CLK
clock0 => dffe7a[12].CLK
clock0 => dffe7a[11].CLK
clock0 => dffe7a[10].CLK
clock0 => dffe7a[9].CLK
clock0 => dffe7a[8].CLK
clock0 => dffe7a[7].CLK
clock0 => dffe7a[6].CLK
clock0 => dffe7a[5].CLK
clock0 => dffe7a[4].CLK
clock0 => dffe7a[3].CLK
clock0 => dffe7a[2].CLK
clock0 => dffe7a[1].CLK
clock0 => dffe7a[0].CLK
dataa[0] => ded_mult_ha91:ded_mult1.dataa[0]
dataa[1] => ded_mult_ha91:ded_mult1.dataa[1]
dataa[2] => ded_mult_ha91:ded_mult1.dataa[2]
dataa[3] => ded_mult_ha91:ded_mult1.dataa[3]
dataa[4] => ded_mult_ha91:ded_mult1.dataa[4]
dataa[5] => ded_mult_ha91:ded_mult1.dataa[5]
dataa[6] => ded_mult_ha91:ded_mult1.dataa[6]
dataa[7] => ded_mult_ha91:ded_mult1.dataa[7]
dataa[8] => ded_mult_ha91:ded_mult1.dataa[8]
dataa[9] => ded_mult_ha91:ded_mult1.dataa[9]
dataa[10] => ded_mult_ha91:ded_mult2.dataa[0]
dataa[11] => ded_mult_ha91:ded_mult2.dataa[1]
dataa[12] => ded_mult_ha91:ded_mult2.dataa[2]
dataa[13] => ded_mult_ha91:ded_mult2.dataa[3]
dataa[14] => ded_mult_ha91:ded_mult2.dataa[4]
dataa[15] => ded_mult_ha91:ded_mult2.dataa[5]
dataa[16] => ded_mult_ha91:ded_mult2.dataa[6]
dataa[17] => ded_mult_ha91:ded_mult2.dataa[7]
dataa[18] => ded_mult_ha91:ded_mult2.dataa[8]
dataa[19] => ded_mult_ha91:ded_mult2.dataa[9]
datab[0] => ded_mult_ha91:ded_mult1.datab[0]
datab[1] => ded_mult_ha91:ded_mult1.datab[1]
datab[2] => ded_mult_ha91:ded_mult1.datab[2]
datab[3] => ded_mult_ha91:ded_mult1.datab[3]
datab[4] => ded_mult_ha91:ded_mult1.datab[4]
datab[5] => ded_mult_ha91:ded_mult1.datab[5]
datab[6] => ded_mult_ha91:ded_mult1.datab[6]
datab[7] => ded_mult_ha91:ded_mult1.datab[7]
datab[8] => ded_mult_ha91:ded_mult1.datab[8]
datab[9] => ded_mult_ha91:ded_mult1.datab[9]
datab[10] => ded_mult_ha91:ded_mult1.datab[10]
datab[11] => ded_mult_ha91:ded_mult1.datab[11]
datab[12] => ded_mult_ha91:ded_mult1.datab[12]
datab[13] => ded_mult_ha91:ded_mult1.datab[13]
datab[14] => ded_mult_ha91:ded_mult1.datab[14]
datab[15] => ded_mult_ha91:ded_mult1.datab[15]
datab[16] => ded_mult_ha91:ded_mult1.datab[16]
datab[17] => ded_mult_ha91:ded_mult1.datab[17]
datab[18] => ded_mult_ha91:ded_mult2.datab[0]
datab[19] => ded_mult_ha91:ded_mult2.datab[1]
datab[20] => ded_mult_ha91:ded_mult2.datab[2]
datab[21] => ded_mult_ha91:ded_mult2.datab[3]
datab[22] => ded_mult_ha91:ded_mult2.datab[4]
datab[23] => ded_mult_ha91:ded_mult2.datab[5]
datab[24] => ded_mult_ha91:ded_mult2.datab[6]
datab[25] => ded_mult_ha91:ded_mult2.datab[7]
datab[26] => ded_mult_ha91:ded_mult2.datab[8]
datab[27] => ded_mult_ha91:ded_mult2.datab[9]
datab[28] => ded_mult_ha91:ded_mult2.datab[10]
datab[29] => ded_mult_ha91:ded_mult2.datab[11]
datab[30] => ded_mult_ha91:ded_mult2.datab[12]
datab[31] => ded_mult_ha91:ded_mult2.datab[13]
datab[32] => ded_mult_ha91:ded_mult2.datab[14]
datab[33] => ded_mult_ha91:ded_mult2.datab[15]
datab[34] => ded_mult_ha91:ded_mult2.datab[16]
datab[35] => ded_mult_ha91:ded_mult2.datab[17]
ena0 => ded_mult_ha91:ded_mult1.ena[0]
ena0 => ded_mult_ha91:ded_mult2.ena[0]
ena0 => dffe7a[29].ENA
ena0 => dffe7a[28].ENA
ena0 => dffe7a[27].ENA
ena0 => dffe7a[26].ENA
ena0 => dffe7a[25].ENA
ena0 => dffe7a[24].ENA
ena0 => dffe7a[23].ENA
ena0 => dffe7a[22].ENA
ena0 => dffe7a[21].ENA
ena0 => dffe7a[20].ENA
ena0 => dffe7a[19].ENA
ena0 => dffe7a[18].ENA
ena0 => dffe7a[17].ENA
ena0 => dffe7a[16].ENA
ena0 => dffe7a[15].ENA
ena0 => dffe7a[14].ENA
ena0 => dffe7a[13].ENA
ena0 => dffe7a[12].ENA
ena0 => dffe7a[11].ENA
ena0 => dffe7a[10].ENA
ena0 => dffe7a[9].ENA
ena0 => dffe7a[8].ENA
ena0 => dffe7a[7].ENA
ena0 => dffe7a[6].ENA
ena0 => dffe7a[5].ENA
ena0 => dffe7a[4].ENA
ena0 => dffe7a[3].ENA
ena0 => dffe7a[2].ENA
ena0 => dffe7a[1].ENA
ena0 => dffe7a[0].ENA
result[0] <= dffe7a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe7a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe7a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe7a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe7a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe7a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe7a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe7a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe7a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe7a[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe7a[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe7a[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe7a[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe7a[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe7a[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dffe7a[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= dffe7a[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= dffe7a[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= dffe7a[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= dffe7a[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= dffe7a[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= dffe7a[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= dffe7a[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= dffe7a[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= dffe7a[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= dffe7a[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= dffe7a[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= dffe7a[28].DB_MAX_OUTPUT_PORT_TYPE


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_5m6g:auto_generated|ded_mult_ha91:ded_mult1
aclr[0] => mac_mult8.ACLR
aclr[0] => mac_out9.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult8.CLK
clock[0] => mac_out9.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult8.DATAA
dataa[1] => mac_mult8.DATAA1
dataa[2] => mac_mult8.DATAA2
dataa[3] => mac_mult8.DATAA3
dataa[4] => mac_mult8.DATAA4
dataa[5] => mac_mult8.DATAA5
dataa[6] => mac_mult8.DATAA6
dataa[7] => mac_mult8.DATAA7
dataa[8] => mac_mult8.DATAA8
dataa[9] => mac_mult8.DATAA9
datab[0] => mac_mult8.DATAB
datab[1] => mac_mult8.DATAB1
datab[2] => mac_mult8.DATAB2
datab[3] => mac_mult8.DATAB3
datab[4] => mac_mult8.DATAB4
datab[5] => mac_mult8.DATAB5
datab[6] => mac_mult8.DATAB6
datab[7] => mac_mult8.DATAB7
datab[8] => mac_mult8.DATAB8
datab[9] => mac_mult8.DATAB9
datab[10] => mac_mult8.DATAB10
datab[11] => mac_mult8.DATAB11
datab[12] => mac_mult8.DATAB12
datab[13] => mac_mult8.DATAB13
datab[14] => mac_mult8.DATAB14
datab[15] => mac_mult8.DATAB15
datab[16] => mac_mult8.DATAB16
datab[17] => mac_mult8.DATAB17
ena[0] => mac_mult8.ENA
ena[0] => mac_out9.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_e3c:pre_result.q[0]
result[1] <= dffpipe_e3c:pre_result.q[1]
result[2] <= dffpipe_e3c:pre_result.q[2]
result[3] <= dffpipe_e3c:pre_result.q[3]
result[4] <= dffpipe_e3c:pre_result.q[4]
result[5] <= dffpipe_e3c:pre_result.q[5]
result[6] <= dffpipe_e3c:pre_result.q[6]
result[7] <= dffpipe_e3c:pre_result.q[7]
result[8] <= dffpipe_e3c:pre_result.q[8]
result[9] <= dffpipe_e3c:pre_result.q[9]
result[10] <= dffpipe_e3c:pre_result.q[10]
result[11] <= dffpipe_e3c:pre_result.q[11]
result[12] <= dffpipe_e3c:pre_result.q[12]
result[13] <= dffpipe_e3c:pre_result.q[13]
result[14] <= dffpipe_e3c:pre_result.q[14]
result[15] <= dffpipe_e3c:pre_result.q[15]
result[16] <= dffpipe_e3c:pre_result.q[16]
result[17] <= dffpipe_e3c:pre_result.q[17]
result[18] <= dffpipe_e3c:pre_result.q[18]
result[19] <= dffpipe_e3c:pre_result.q[19]
result[20] <= dffpipe_e3c:pre_result.q[20]
result[21] <= dffpipe_e3c:pre_result.q[21]
result[22] <= dffpipe_e3c:pre_result.q[22]
result[23] <= dffpipe_e3c:pre_result.q[23]
result[24] <= dffpipe_e3c:pre_result.q[24]
result[25] <= dffpipe_e3c:pre_result.q[25]
result[26] <= dffpipe_e3c:pre_result.q[26]
result[27] <= dffpipe_e3c:pre_result.q[27]


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_5m6g:auto_generated|ded_mult_ha91:ded_mult1|dffpipe_e3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
d[25] => q[25].DATAIN
d[26] => q[26].DATAIN
d[27] => q[27].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= d[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= d[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= d[27].DB_MAX_OUTPUT_PORT_TYPE


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_5m6g:auto_generated|ded_mult_ha91:ded_mult2
aclr[0] => mac_mult8.ACLR
aclr[0] => mac_out9.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult8.CLK
clock[0] => mac_out9.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult8.DATAA
dataa[1] => mac_mult8.DATAA1
dataa[2] => mac_mult8.DATAA2
dataa[3] => mac_mult8.DATAA3
dataa[4] => mac_mult8.DATAA4
dataa[5] => mac_mult8.DATAA5
dataa[6] => mac_mult8.DATAA6
dataa[7] => mac_mult8.DATAA7
dataa[8] => mac_mult8.DATAA8
dataa[9] => mac_mult8.DATAA9
datab[0] => mac_mult8.DATAB
datab[1] => mac_mult8.DATAB1
datab[2] => mac_mult8.DATAB2
datab[3] => mac_mult8.DATAB3
datab[4] => mac_mult8.DATAB4
datab[5] => mac_mult8.DATAB5
datab[6] => mac_mult8.DATAB6
datab[7] => mac_mult8.DATAB7
datab[8] => mac_mult8.DATAB8
datab[9] => mac_mult8.DATAB9
datab[10] => mac_mult8.DATAB10
datab[11] => mac_mult8.DATAB11
datab[12] => mac_mult8.DATAB12
datab[13] => mac_mult8.DATAB13
datab[14] => mac_mult8.DATAB14
datab[15] => mac_mult8.DATAB15
datab[16] => mac_mult8.DATAB16
datab[17] => mac_mult8.DATAB17
ena[0] => mac_mult8.ENA
ena[0] => mac_out9.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_e3c:pre_result.q[0]
result[1] <= dffpipe_e3c:pre_result.q[1]
result[2] <= dffpipe_e3c:pre_result.q[2]
result[3] <= dffpipe_e3c:pre_result.q[3]
result[4] <= dffpipe_e3c:pre_result.q[4]
result[5] <= dffpipe_e3c:pre_result.q[5]
result[6] <= dffpipe_e3c:pre_result.q[6]
result[7] <= dffpipe_e3c:pre_result.q[7]
result[8] <= dffpipe_e3c:pre_result.q[8]
result[9] <= dffpipe_e3c:pre_result.q[9]
result[10] <= dffpipe_e3c:pre_result.q[10]
result[11] <= dffpipe_e3c:pre_result.q[11]
result[12] <= dffpipe_e3c:pre_result.q[12]
result[13] <= dffpipe_e3c:pre_result.q[13]
result[14] <= dffpipe_e3c:pre_result.q[14]
result[15] <= dffpipe_e3c:pre_result.q[15]
result[16] <= dffpipe_e3c:pre_result.q[16]
result[17] <= dffpipe_e3c:pre_result.q[17]
result[18] <= dffpipe_e3c:pre_result.q[18]
result[19] <= dffpipe_e3c:pre_result.q[19]
result[20] <= dffpipe_e3c:pre_result.q[20]
result[21] <= dffpipe_e3c:pre_result.q[21]
result[22] <= dffpipe_e3c:pre_result.q[22]
result[23] <= dffpipe_e3c:pre_result.q[23]
result[24] <= dffpipe_e3c:pre_result.q[24]
result[25] <= dffpipe_e3c:pre_result.q[25]
result[26] <= dffpipe_e3c:pre_result.q[26]
result[27] <= dffpipe_e3c:pre_result.q[27]


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_5m6g:auto_generated|ded_mult_ha91:ded_mult2|dffpipe_e3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
d[25] => q[25].DATAIN
d[26] => q[26].DATAIN
d[27] => q[27].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= d[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= d[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= d[27].DB_MAX_OUTPUT_PORT_TYPE


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag
dataa[0] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[0]
dataa[1] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[1]
dataa[2] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[2]
dataa[3] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[3]
dataa[4] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[4]
dataa[5] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[5]
dataa[6] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[6]
dataa[7] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[7]
dataa[8] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[8]
dataa[9] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[9]
dataa[10] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[10]
dataa[11] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[11]
dataa[12] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[12]
dataa[13] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[13]
dataa[14] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[14]
dataa[15] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[15]
dataa[16] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[16]
dataa[17] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[17]
dataa[18] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[18]
dataa[19] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[19]
datab[0] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[0]
datab[1] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[1]
datab[2] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[2]
datab[3] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[3]
datab[4] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[4]
datab[5] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[5]
datab[6] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[6]
datab[7] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[7]
datab[8] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[8]
datab[9] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[9]
datab[10] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[10]
datab[11] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[11]
datab[12] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[12]
datab[13] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[13]
datab[14] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[14]
datab[15] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[15]
datab[16] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[16]
datab[17] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[17]
datab[18] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[18]
datab[19] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[19]
datab[20] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[20]
datab[21] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[21]
datab[22] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[22]
datab[23] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[23]
datab[24] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[24]
datab[25] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[25]
datab[26] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[26]
datab[27] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[27]
datab[28] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[28]
datab[29] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[29]
datab[30] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[30]
datab[31] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[31]
datab[32] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[32]
datab[33] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[33]
datab[34] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[34]
datab[35] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[35]
clock0 => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.clock0
aclr0 => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.aclr0
ena0 => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.ena0
result[0] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[0]
result[1] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[1]
result[2] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[2]
result[3] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[3]
result[4] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[4]
result[5] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[5]
result[6] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[6]
result[7] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[7]
result[8] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[8]
result[9] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[9]
result[10] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[10]
result[11] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[11]
result[12] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[12]
result[13] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[13]
result[14] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[14]
result[15] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[15]
result[16] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[16]
result[17] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[17]
result[18] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[18]
result[19] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[19]
result[20] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[20]
result[21] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[21]
result[22] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[22]
result[23] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[23]
result[24] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[24]
result[25] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[25]
result[26] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[26]
result[27] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[27]
result[28] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[28]


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component
dataa[0] => altmult_add:ALTMULT_ADD_component.dataa[0]
dataa[1] => altmult_add:ALTMULT_ADD_component.dataa[1]
dataa[2] => altmult_add:ALTMULT_ADD_component.dataa[2]
dataa[3] => altmult_add:ALTMULT_ADD_component.dataa[3]
dataa[4] => altmult_add:ALTMULT_ADD_component.dataa[4]
dataa[5] => altmult_add:ALTMULT_ADD_component.dataa[5]
dataa[6] => altmult_add:ALTMULT_ADD_component.dataa[6]
dataa[7] => altmult_add:ALTMULT_ADD_component.dataa[7]
dataa[8] => altmult_add:ALTMULT_ADD_component.dataa[8]
dataa[9] => altmult_add:ALTMULT_ADD_component.dataa[9]
dataa[10] => altmult_add:ALTMULT_ADD_component.dataa[10]
dataa[11] => altmult_add:ALTMULT_ADD_component.dataa[11]
dataa[12] => altmult_add:ALTMULT_ADD_component.dataa[12]
dataa[13] => altmult_add:ALTMULT_ADD_component.dataa[13]
dataa[14] => altmult_add:ALTMULT_ADD_component.dataa[14]
dataa[15] => altmult_add:ALTMULT_ADD_component.dataa[15]
dataa[16] => altmult_add:ALTMULT_ADD_component.dataa[16]
dataa[17] => altmult_add:ALTMULT_ADD_component.dataa[17]
dataa[18] => altmult_add:ALTMULT_ADD_component.dataa[18]
dataa[19] => altmult_add:ALTMULT_ADD_component.dataa[19]
datab[0] => altmult_add:ALTMULT_ADD_component.datab[0]
datab[1] => altmult_add:ALTMULT_ADD_component.datab[1]
datab[2] => altmult_add:ALTMULT_ADD_component.datab[2]
datab[3] => altmult_add:ALTMULT_ADD_component.datab[3]
datab[4] => altmult_add:ALTMULT_ADD_component.datab[4]
datab[5] => altmult_add:ALTMULT_ADD_component.datab[5]
datab[6] => altmult_add:ALTMULT_ADD_component.datab[6]
datab[7] => altmult_add:ALTMULT_ADD_component.datab[7]
datab[8] => altmult_add:ALTMULT_ADD_component.datab[8]
datab[9] => altmult_add:ALTMULT_ADD_component.datab[9]
datab[10] => altmult_add:ALTMULT_ADD_component.datab[10]
datab[11] => altmult_add:ALTMULT_ADD_component.datab[11]
datab[12] => altmult_add:ALTMULT_ADD_component.datab[12]
datab[13] => altmult_add:ALTMULT_ADD_component.datab[13]
datab[14] => altmult_add:ALTMULT_ADD_component.datab[14]
datab[15] => altmult_add:ALTMULT_ADD_component.datab[15]
datab[16] => altmult_add:ALTMULT_ADD_component.datab[16]
datab[17] => altmult_add:ALTMULT_ADD_component.datab[17]
datab[18] => altmult_add:ALTMULT_ADD_component.datab[18]
datab[19] => altmult_add:ALTMULT_ADD_component.datab[19]
datab[20] => altmult_add:ALTMULT_ADD_component.datab[20]
datab[21] => altmult_add:ALTMULT_ADD_component.datab[21]
datab[22] => altmult_add:ALTMULT_ADD_component.datab[22]
datab[23] => altmult_add:ALTMULT_ADD_component.datab[23]
datab[24] => altmult_add:ALTMULT_ADD_component.datab[24]
datab[25] => altmult_add:ALTMULT_ADD_component.datab[25]
datab[26] => altmult_add:ALTMULT_ADD_component.datab[26]
datab[27] => altmult_add:ALTMULT_ADD_component.datab[27]
datab[28] => altmult_add:ALTMULT_ADD_component.datab[28]
datab[29] => altmult_add:ALTMULT_ADD_component.datab[29]
datab[30] => altmult_add:ALTMULT_ADD_component.datab[30]
datab[31] => altmult_add:ALTMULT_ADD_component.datab[31]
datab[32] => altmult_add:ALTMULT_ADD_component.datab[32]
datab[33] => altmult_add:ALTMULT_ADD_component.datab[33]
datab[34] => altmult_add:ALTMULT_ADD_component.datab[34]
datab[35] => altmult_add:ALTMULT_ADD_component.datab[35]
clock0 => altmult_add:ALTMULT_ADD_component.clock0
aclr0 => altmult_add:ALTMULT_ADD_component.aclr0
ena0 => altmult_add:ALTMULT_ADD_component.ena0
result[0] <= altmult_add:ALTMULT_ADD_component.result[0]
result[1] <= altmult_add:ALTMULT_ADD_component.result[1]
result[2] <= altmult_add:ALTMULT_ADD_component.result[2]
result[3] <= altmult_add:ALTMULT_ADD_component.result[3]
result[4] <= altmult_add:ALTMULT_ADD_component.result[4]
result[5] <= altmult_add:ALTMULT_ADD_component.result[5]
result[6] <= altmult_add:ALTMULT_ADD_component.result[6]
result[7] <= altmult_add:ALTMULT_ADD_component.result[7]
result[8] <= altmult_add:ALTMULT_ADD_component.result[8]
result[9] <= altmult_add:ALTMULT_ADD_component.result[9]
result[10] <= altmult_add:ALTMULT_ADD_component.result[10]
result[11] <= altmult_add:ALTMULT_ADD_component.result[11]
result[12] <= altmult_add:ALTMULT_ADD_component.result[12]
result[13] <= altmult_add:ALTMULT_ADD_component.result[13]
result[14] <= altmult_add:ALTMULT_ADD_component.result[14]
result[15] <= altmult_add:ALTMULT_ADD_component.result[15]
result[16] <= altmult_add:ALTMULT_ADD_component.result[16]
result[17] <= altmult_add:ALTMULT_ADD_component.result[17]
result[18] <= altmult_add:ALTMULT_ADD_component.result[18]
result[19] <= altmult_add:ALTMULT_ADD_component.result[19]
result[20] <= altmult_add:ALTMULT_ADD_component.result[20]
result[21] <= altmult_add:ALTMULT_ADD_component.result[21]
result[22] <= altmult_add:ALTMULT_ADD_component.result[22]
result[23] <= altmult_add:ALTMULT_ADD_component.result[23]
result[24] <= altmult_add:ALTMULT_ADD_component.result[24]
result[25] <= altmult_add:ALTMULT_ADD_component.result[25]
result[26] <= altmult_add:ALTMULT_ADD_component.result[26]
result[27] <= altmult_add:ALTMULT_ADD_component.result[27]
result[28] <= altmult_add:ALTMULT_ADD_component.result[28]


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component
accum_sload => ~NO_FANOUT~
aclr0 => mult_add_4l6g:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= chainout_sat_overflow.DB_MAX_OUTPUT_PORT_TYPE
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_4l6g:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_4l6g:auto_generated.dataa[0]
dataa[1] => mult_add_4l6g:auto_generated.dataa[1]
dataa[2] => mult_add_4l6g:auto_generated.dataa[2]
dataa[3] => mult_add_4l6g:auto_generated.dataa[3]
dataa[4] => mult_add_4l6g:auto_generated.dataa[4]
dataa[5] => mult_add_4l6g:auto_generated.dataa[5]
dataa[6] => mult_add_4l6g:auto_generated.dataa[6]
dataa[7] => mult_add_4l6g:auto_generated.dataa[7]
dataa[8] => mult_add_4l6g:auto_generated.dataa[8]
dataa[9] => mult_add_4l6g:auto_generated.dataa[9]
dataa[10] => mult_add_4l6g:auto_generated.dataa[10]
dataa[11] => mult_add_4l6g:auto_generated.dataa[11]
dataa[12] => mult_add_4l6g:auto_generated.dataa[12]
dataa[13] => mult_add_4l6g:auto_generated.dataa[13]
dataa[14] => mult_add_4l6g:auto_generated.dataa[14]
dataa[15] => mult_add_4l6g:auto_generated.dataa[15]
dataa[16] => mult_add_4l6g:auto_generated.dataa[16]
dataa[17] => mult_add_4l6g:auto_generated.dataa[17]
dataa[18] => mult_add_4l6g:auto_generated.dataa[18]
dataa[19] => mult_add_4l6g:auto_generated.dataa[19]
datab[0] => mult_add_4l6g:auto_generated.datab[0]
datab[1] => mult_add_4l6g:auto_generated.datab[1]
datab[2] => mult_add_4l6g:auto_generated.datab[2]
datab[3] => mult_add_4l6g:auto_generated.datab[3]
datab[4] => mult_add_4l6g:auto_generated.datab[4]
datab[5] => mult_add_4l6g:auto_generated.datab[5]
datab[6] => mult_add_4l6g:auto_generated.datab[6]
datab[7] => mult_add_4l6g:auto_generated.datab[7]
datab[8] => mult_add_4l6g:auto_generated.datab[8]
datab[9] => mult_add_4l6g:auto_generated.datab[9]
datab[10] => mult_add_4l6g:auto_generated.datab[10]
datab[11] => mult_add_4l6g:auto_generated.datab[11]
datab[12] => mult_add_4l6g:auto_generated.datab[12]
datab[13] => mult_add_4l6g:auto_generated.datab[13]
datab[14] => mult_add_4l6g:auto_generated.datab[14]
datab[15] => mult_add_4l6g:auto_generated.datab[15]
datab[16] => mult_add_4l6g:auto_generated.datab[16]
datab[17] => mult_add_4l6g:auto_generated.datab[17]
datab[18] => mult_add_4l6g:auto_generated.datab[18]
datab[19] => mult_add_4l6g:auto_generated.datab[19]
datab[20] => mult_add_4l6g:auto_generated.datab[20]
datab[21] => mult_add_4l6g:auto_generated.datab[21]
datab[22] => mult_add_4l6g:auto_generated.datab[22]
datab[23] => mult_add_4l6g:auto_generated.datab[23]
datab[24] => mult_add_4l6g:auto_generated.datab[24]
datab[25] => mult_add_4l6g:auto_generated.datab[25]
datab[26] => mult_add_4l6g:auto_generated.datab[26]
datab[27] => mult_add_4l6g:auto_generated.datab[27]
datab[28] => mult_add_4l6g:auto_generated.datab[28]
datab[29] => mult_add_4l6g:auto_generated.datab[29]
datab[30] => mult_add_4l6g:auto_generated.datab[30]
datab[31] => mult_add_4l6g:auto_generated.datab[31]
datab[32] => mult_add_4l6g:auto_generated.datab[32]
datab[33] => mult_add_4l6g:auto_generated.datab[33]
datab[34] => mult_add_4l6g:auto_generated.datab[34]
datab[35] => mult_add_4l6g:auto_generated.datab[35]
ena0 => mult_add_4l6g:auto_generated.ena0
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= mult0_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult1_is_saturated <= mult1_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= mult2_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult3_is_saturated <= mult3_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mult_add_4l6g:auto_generated.result[0]
result[1] <= mult_add_4l6g:auto_generated.result[1]
result[2] <= mult_add_4l6g:auto_generated.result[2]
result[3] <= mult_add_4l6g:auto_generated.result[3]
result[4] <= mult_add_4l6g:auto_generated.result[4]
result[5] <= mult_add_4l6g:auto_generated.result[5]
result[6] <= mult_add_4l6g:auto_generated.result[6]
result[7] <= mult_add_4l6g:auto_generated.result[7]
result[8] <= mult_add_4l6g:auto_generated.result[8]
result[9] <= mult_add_4l6g:auto_generated.result[9]
result[10] <= mult_add_4l6g:auto_generated.result[10]
result[11] <= mult_add_4l6g:auto_generated.result[11]
result[12] <= mult_add_4l6g:auto_generated.result[12]
result[13] <= mult_add_4l6g:auto_generated.result[13]
result[14] <= mult_add_4l6g:auto_generated.result[14]
result[15] <= mult_add_4l6g:auto_generated.result[15]
result[16] <= mult_add_4l6g:auto_generated.result[16]
result[17] <= mult_add_4l6g:auto_generated.result[17]
result[18] <= mult_add_4l6g:auto_generated.result[18]
result[19] <= mult_add_4l6g:auto_generated.result[19]
result[20] <= mult_add_4l6g:auto_generated.result[20]
result[21] <= mult_add_4l6g:auto_generated.result[21]
result[22] <= mult_add_4l6g:auto_generated.result[22]
result[23] <= mult_add_4l6g:auto_generated.result[23]
result[24] <= mult_add_4l6g:auto_generated.result[24]
result[25] <= mult_add_4l6g:auto_generated.result[25]
result[26] <= mult_add_4l6g:auto_generated.result[26]
result[27] <= mult_add_4l6g:auto_generated.result[27]
result[28] <= mult_add_4l6g:auto_generated.result[28]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scanina[9] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scaninb[13] => ~NO_FANOUT~
scaninb[14] => ~NO_FANOUT~
scaninb[15] => ~NO_FANOUT~
scaninb[16] => ~NO_FANOUT~
scaninb[17] => ~NO_FANOUT~
scanouta[0] <= scanouta[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scanouta[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scanouta[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scanouta[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scanouta[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scanouta[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scanouta[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scanouta[7].DB_MAX_OUTPUT_PORT_TYPE
scanouta[8] <= scanouta[8].DB_MAX_OUTPUT_PORT_TYPE
scanouta[9] <= scanouta[9].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[0] <= scanoutb[0].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[1] <= scanoutb[1].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[2] <= scanoutb[2].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[3] <= scanoutb[3].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[4] <= scanoutb[4].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[5] <= scanoutb[5].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[6] <= scanoutb[6].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[7] <= scanoutb[7].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[8] <= scanoutb[8].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[9] <= scanoutb[9].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[10] <= scanoutb[10].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[11] <= scanoutb[11].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[12] <= scanoutb[12].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[13] <= scanoutb[13].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[14] <= scanoutb[14].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[15] <= scanoutb[15].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[16] <= scanoutb[16].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[17] <= scanoutb[17].DB_MAX_OUTPUT_PORT_TYPE
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourcea[1] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
sourceb[1] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
datac[22] => ~NO_FANOUT~
datac[23] => ~NO_FANOUT~
datac[24] => ~NO_FANOUT~
datac[25] => ~NO_FANOUT~
datac[26] => ~NO_FANOUT~
datac[27] => ~NO_FANOUT~
datac[28] => ~NO_FANOUT~
datac[29] => ~NO_FANOUT~
datac[30] => ~NO_FANOUT~
datac[31] => ~NO_FANOUT~
datac[32] => ~NO_FANOUT~
datac[33] => ~NO_FANOUT~
datac[34] => ~NO_FANOUT~
datac[35] => ~NO_FANOUT~
datac[36] => ~NO_FANOUT~
datac[37] => ~NO_FANOUT~
datac[38] => ~NO_FANOUT~
datac[39] => ~NO_FANOUT~
datac[40] => ~NO_FANOUT~
datac[41] => ~NO_FANOUT~
datac[42] => ~NO_FANOUT~
datac[43] => ~NO_FANOUT~


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_4l6g:auto_generated
aclr0 => ded_mult_ha91:ded_mult1.aclr[0]
aclr0 => ded_mult_ha91:ded_mult2.aclr[0]
aclr0 => dffe5a[28].IN0
clock0 => ded_mult_ha91:ded_mult1.clock[0]
clock0 => ded_mult_ha91:ded_mult2.clock[0]
clock0 => dffe5a[28].CLK
clock0 => dffe5a[27].CLK
clock0 => dffe5a[26].CLK
clock0 => dffe5a[25].CLK
clock0 => dffe5a[24].CLK
clock0 => dffe5a[23].CLK
clock0 => dffe5a[22].CLK
clock0 => dffe5a[21].CLK
clock0 => dffe5a[20].CLK
clock0 => dffe5a[19].CLK
clock0 => dffe5a[18].CLK
clock0 => dffe5a[17].CLK
clock0 => dffe5a[16].CLK
clock0 => dffe5a[15].CLK
clock0 => dffe5a[14].CLK
clock0 => dffe5a[13].CLK
clock0 => dffe5a[12].CLK
clock0 => dffe5a[11].CLK
clock0 => dffe5a[10].CLK
clock0 => dffe5a[9].CLK
clock0 => dffe5a[8].CLK
clock0 => dffe5a[7].CLK
clock0 => dffe5a[6].CLK
clock0 => dffe5a[5].CLK
clock0 => dffe5a[4].CLK
clock0 => dffe5a[3].CLK
clock0 => dffe5a[2].CLK
clock0 => dffe5a[1].CLK
clock0 => dffe5a[0].CLK
dataa[0] => ded_mult_ha91:ded_mult1.dataa[0]
dataa[1] => ded_mult_ha91:ded_mult1.dataa[1]
dataa[2] => ded_mult_ha91:ded_mult1.dataa[2]
dataa[3] => ded_mult_ha91:ded_mult1.dataa[3]
dataa[4] => ded_mult_ha91:ded_mult1.dataa[4]
dataa[5] => ded_mult_ha91:ded_mult1.dataa[5]
dataa[6] => ded_mult_ha91:ded_mult1.dataa[6]
dataa[7] => ded_mult_ha91:ded_mult1.dataa[7]
dataa[8] => ded_mult_ha91:ded_mult1.dataa[8]
dataa[9] => ded_mult_ha91:ded_mult1.dataa[9]
dataa[10] => ded_mult_ha91:ded_mult2.dataa[0]
dataa[11] => ded_mult_ha91:ded_mult2.dataa[1]
dataa[12] => ded_mult_ha91:ded_mult2.dataa[2]
dataa[13] => ded_mult_ha91:ded_mult2.dataa[3]
dataa[14] => ded_mult_ha91:ded_mult2.dataa[4]
dataa[15] => ded_mult_ha91:ded_mult2.dataa[5]
dataa[16] => ded_mult_ha91:ded_mult2.dataa[6]
dataa[17] => ded_mult_ha91:ded_mult2.dataa[7]
dataa[18] => ded_mult_ha91:ded_mult2.dataa[8]
dataa[19] => ded_mult_ha91:ded_mult2.dataa[9]
datab[0] => ded_mult_ha91:ded_mult1.datab[0]
datab[1] => ded_mult_ha91:ded_mult1.datab[1]
datab[2] => ded_mult_ha91:ded_mult1.datab[2]
datab[3] => ded_mult_ha91:ded_mult1.datab[3]
datab[4] => ded_mult_ha91:ded_mult1.datab[4]
datab[5] => ded_mult_ha91:ded_mult1.datab[5]
datab[6] => ded_mult_ha91:ded_mult1.datab[6]
datab[7] => ded_mult_ha91:ded_mult1.datab[7]
datab[8] => ded_mult_ha91:ded_mult1.datab[8]
datab[9] => ded_mult_ha91:ded_mult1.datab[9]
datab[10] => ded_mult_ha91:ded_mult1.datab[10]
datab[11] => ded_mult_ha91:ded_mult1.datab[11]
datab[12] => ded_mult_ha91:ded_mult1.datab[12]
datab[13] => ded_mult_ha91:ded_mult1.datab[13]
datab[14] => ded_mult_ha91:ded_mult1.datab[14]
datab[15] => ded_mult_ha91:ded_mult1.datab[15]
datab[16] => ded_mult_ha91:ded_mult1.datab[16]
datab[17] => ded_mult_ha91:ded_mult1.datab[17]
datab[18] => ded_mult_ha91:ded_mult2.datab[0]
datab[19] => ded_mult_ha91:ded_mult2.datab[1]
datab[20] => ded_mult_ha91:ded_mult2.datab[2]
datab[21] => ded_mult_ha91:ded_mult2.datab[3]
datab[22] => ded_mult_ha91:ded_mult2.datab[4]
datab[23] => ded_mult_ha91:ded_mult2.datab[5]
datab[24] => ded_mult_ha91:ded_mult2.datab[6]
datab[25] => ded_mult_ha91:ded_mult2.datab[7]
datab[26] => ded_mult_ha91:ded_mult2.datab[8]
datab[27] => ded_mult_ha91:ded_mult2.datab[9]
datab[28] => ded_mult_ha91:ded_mult2.datab[10]
datab[29] => ded_mult_ha91:ded_mult2.datab[11]
datab[30] => ded_mult_ha91:ded_mult2.datab[12]
datab[31] => ded_mult_ha91:ded_mult2.datab[13]
datab[32] => ded_mult_ha91:ded_mult2.datab[14]
datab[33] => ded_mult_ha91:ded_mult2.datab[15]
datab[34] => ded_mult_ha91:ded_mult2.datab[16]
datab[35] => ded_mult_ha91:ded_mult2.datab[17]
ena0 => ded_mult_ha91:ded_mult1.ena[0]
ena0 => ded_mult_ha91:ded_mult2.ena[0]
ena0 => dffe5a[28].ENA
ena0 => dffe5a[27].ENA
ena0 => dffe5a[26].ENA
ena0 => dffe5a[25].ENA
ena0 => dffe5a[24].ENA
ena0 => dffe5a[23].ENA
ena0 => dffe5a[22].ENA
ena0 => dffe5a[21].ENA
ena0 => dffe5a[20].ENA
ena0 => dffe5a[19].ENA
ena0 => dffe5a[18].ENA
ena0 => dffe5a[17].ENA
ena0 => dffe5a[16].ENA
ena0 => dffe5a[15].ENA
ena0 => dffe5a[14].ENA
ena0 => dffe5a[13].ENA
ena0 => dffe5a[12].ENA
ena0 => dffe5a[11].ENA
ena0 => dffe5a[10].ENA
ena0 => dffe5a[9].ENA
ena0 => dffe5a[8].ENA
ena0 => dffe5a[7].ENA
ena0 => dffe5a[6].ENA
ena0 => dffe5a[5].ENA
ena0 => dffe5a[4].ENA
ena0 => dffe5a[3].ENA
ena0 => dffe5a[2].ENA
ena0 => dffe5a[1].ENA
ena0 => dffe5a[0].ENA
result[0] <= dffe5a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe5a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe5a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe5a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe5a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe5a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe5a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe5a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe5a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe5a[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe5a[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe5a[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe5a[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe5a[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe5a[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dffe5a[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= dffe5a[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= dffe5a[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= dffe5a[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= dffe5a[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= dffe5a[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= dffe5a[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= dffe5a[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= dffe5a[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= dffe5a[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= dffe5a[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= dffe5a[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= dffe5a[28].DB_MAX_OUTPUT_PORT_TYPE


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_4l6g:auto_generated|ded_mult_ha91:ded_mult1
aclr[0] => mac_mult8.ACLR
aclr[0] => mac_out9.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult8.CLK
clock[0] => mac_out9.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult8.DATAA
dataa[1] => mac_mult8.DATAA1
dataa[2] => mac_mult8.DATAA2
dataa[3] => mac_mult8.DATAA3
dataa[4] => mac_mult8.DATAA4
dataa[5] => mac_mult8.DATAA5
dataa[6] => mac_mult8.DATAA6
dataa[7] => mac_mult8.DATAA7
dataa[8] => mac_mult8.DATAA8
dataa[9] => mac_mult8.DATAA9
datab[0] => mac_mult8.DATAB
datab[1] => mac_mult8.DATAB1
datab[2] => mac_mult8.DATAB2
datab[3] => mac_mult8.DATAB3
datab[4] => mac_mult8.DATAB4
datab[5] => mac_mult8.DATAB5
datab[6] => mac_mult8.DATAB6
datab[7] => mac_mult8.DATAB7
datab[8] => mac_mult8.DATAB8
datab[9] => mac_mult8.DATAB9
datab[10] => mac_mult8.DATAB10
datab[11] => mac_mult8.DATAB11
datab[12] => mac_mult8.DATAB12
datab[13] => mac_mult8.DATAB13
datab[14] => mac_mult8.DATAB14
datab[15] => mac_mult8.DATAB15
datab[16] => mac_mult8.DATAB16
datab[17] => mac_mult8.DATAB17
ena[0] => mac_mult8.ENA
ena[0] => mac_out9.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_e3c:pre_result.q[0]
result[1] <= dffpipe_e3c:pre_result.q[1]
result[2] <= dffpipe_e3c:pre_result.q[2]
result[3] <= dffpipe_e3c:pre_result.q[3]
result[4] <= dffpipe_e3c:pre_result.q[4]
result[5] <= dffpipe_e3c:pre_result.q[5]
result[6] <= dffpipe_e3c:pre_result.q[6]
result[7] <= dffpipe_e3c:pre_result.q[7]
result[8] <= dffpipe_e3c:pre_result.q[8]
result[9] <= dffpipe_e3c:pre_result.q[9]
result[10] <= dffpipe_e3c:pre_result.q[10]
result[11] <= dffpipe_e3c:pre_result.q[11]
result[12] <= dffpipe_e3c:pre_result.q[12]
result[13] <= dffpipe_e3c:pre_result.q[13]
result[14] <= dffpipe_e3c:pre_result.q[14]
result[15] <= dffpipe_e3c:pre_result.q[15]
result[16] <= dffpipe_e3c:pre_result.q[16]
result[17] <= dffpipe_e3c:pre_result.q[17]
result[18] <= dffpipe_e3c:pre_result.q[18]
result[19] <= dffpipe_e3c:pre_result.q[19]
result[20] <= dffpipe_e3c:pre_result.q[20]
result[21] <= dffpipe_e3c:pre_result.q[21]
result[22] <= dffpipe_e3c:pre_result.q[22]
result[23] <= dffpipe_e3c:pre_result.q[23]
result[24] <= dffpipe_e3c:pre_result.q[24]
result[25] <= dffpipe_e3c:pre_result.q[25]
result[26] <= dffpipe_e3c:pre_result.q[26]
result[27] <= dffpipe_e3c:pre_result.q[27]


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_4l6g:auto_generated|ded_mult_ha91:ded_mult1|dffpipe_e3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
d[25] => q[25].DATAIN
d[26] => q[26].DATAIN
d[27] => q[27].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= d[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= d[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= d[27].DB_MAX_OUTPUT_PORT_TYPE


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_4l6g:auto_generated|ded_mult_ha91:ded_mult2
aclr[0] => mac_mult8.ACLR
aclr[0] => mac_out9.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult8.CLK
clock[0] => mac_out9.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult8.DATAA
dataa[1] => mac_mult8.DATAA1
dataa[2] => mac_mult8.DATAA2
dataa[3] => mac_mult8.DATAA3
dataa[4] => mac_mult8.DATAA4
dataa[5] => mac_mult8.DATAA5
dataa[6] => mac_mult8.DATAA6
dataa[7] => mac_mult8.DATAA7
dataa[8] => mac_mult8.DATAA8
dataa[9] => mac_mult8.DATAA9
datab[0] => mac_mult8.DATAB
datab[1] => mac_mult8.DATAB1
datab[2] => mac_mult8.DATAB2
datab[3] => mac_mult8.DATAB3
datab[4] => mac_mult8.DATAB4
datab[5] => mac_mult8.DATAB5
datab[6] => mac_mult8.DATAB6
datab[7] => mac_mult8.DATAB7
datab[8] => mac_mult8.DATAB8
datab[9] => mac_mult8.DATAB9
datab[10] => mac_mult8.DATAB10
datab[11] => mac_mult8.DATAB11
datab[12] => mac_mult8.DATAB12
datab[13] => mac_mult8.DATAB13
datab[14] => mac_mult8.DATAB14
datab[15] => mac_mult8.DATAB15
datab[16] => mac_mult8.DATAB16
datab[17] => mac_mult8.DATAB17
ena[0] => mac_mult8.ENA
ena[0] => mac_out9.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_e3c:pre_result.q[0]
result[1] <= dffpipe_e3c:pre_result.q[1]
result[2] <= dffpipe_e3c:pre_result.q[2]
result[3] <= dffpipe_e3c:pre_result.q[3]
result[4] <= dffpipe_e3c:pre_result.q[4]
result[5] <= dffpipe_e3c:pre_result.q[5]
result[6] <= dffpipe_e3c:pre_result.q[6]
result[7] <= dffpipe_e3c:pre_result.q[7]
result[8] <= dffpipe_e3c:pre_result.q[8]
result[9] <= dffpipe_e3c:pre_result.q[9]
result[10] <= dffpipe_e3c:pre_result.q[10]
result[11] <= dffpipe_e3c:pre_result.q[11]
result[12] <= dffpipe_e3c:pre_result.q[12]
result[13] <= dffpipe_e3c:pre_result.q[13]
result[14] <= dffpipe_e3c:pre_result.q[14]
result[15] <= dffpipe_e3c:pre_result.q[15]
result[16] <= dffpipe_e3c:pre_result.q[16]
result[17] <= dffpipe_e3c:pre_result.q[17]
result[18] <= dffpipe_e3c:pre_result.q[18]
result[19] <= dffpipe_e3c:pre_result.q[19]
result[20] <= dffpipe_e3c:pre_result.q[20]
result[21] <= dffpipe_e3c:pre_result.q[21]
result[22] <= dffpipe_e3c:pre_result.q[22]
result[23] <= dffpipe_e3c:pre_result.q[23]
result[24] <= dffpipe_e3c:pre_result.q[24]
result[25] <= dffpipe_e3c:pre_result.q[25]
result[26] <= dffpipe_e3c:pre_result.q[26]
result[27] <= dffpipe_e3c:pre_result.q[27]


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_4l6g:auto_generated|ded_mult_ha91:ded_mult2|dffpipe_e3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
d[25] => q[25].DATAIN
d[26] => q[26].DATAIN
d[27] => q[27].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= d[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= d[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= d[27].DB_MAX_OUTPUT_PORT_TYPE


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_small_mult:round_real
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => \conv_round_3:datareg_2[17].CLK
clk => \conv_round_3:datareg_2[18].CLK
clk => \conv_round_3:datareg_2[19].CLK
clk => \conv_round_3:datareg_2[20].CLK
clk => \conv_round_3:datareg_2[21].CLK
clk => \conv_round_3:datareg_2[22].CLK
clk => \conv_round_3:datareg_2[23].CLK
clk => \conv_round_3:datareg_2[24].CLK
clk => \conv_round_3:datareg_2[25].CLK
clk => \conv_round_3:datareg_2[26].CLK
clk => \conv_round_3:datareg_2[27].CLK
clk => \conv_round_3:OR_accu.CLK
clk => \conv_round_3:datareg[17].CLK
clk => \conv_round_3:datareg[18].CLK
clk => \conv_round_3:datareg[19].CLK
clk => \conv_round_3:datareg[20].CLK
clk => \conv_round_3:datareg[21].CLK
clk => \conv_round_3:datareg[22].CLK
clk => \conv_round_3:datareg[23].CLK
clk => \conv_round_3:datareg[24].CLK
clk => \conv_round_3:datareg[25].CLK
clk => \conv_round_3:datareg[26].CLK
clk => \conv_round_3:datareg[27].CLK
clk => \conv_round_3:OR_accu_2.CLK
clk => \conv_round_3:OR_accu_1.CLK
clk => \conv_round_3:LSB_R.CLK
clk => \conv_round_3:RB_R.CLK
clk => \conv_round_3:LSB.CLK
clk => \conv_round_3:RB.CLK
reset => RB.OUTPUTSELECT
reset => LSB.OUTPUTSELECT
reset => RB_R.OUTPUTSELECT
reset => LSB_R.OUTPUTSELECT
reset => OR_accu_1.OUTPUTSELECT
reset => OR_accu_2.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => \conv_round_3:OR_accu.ENA
reset => \conv_round_3:datareg_2[27].ENA
reset => \conv_round_3:datareg_2[26].ENA
reset => \conv_round_3:datareg_2[25].ENA
reset => \conv_round_3:datareg_2[24].ENA
reset => \conv_round_3:datareg_2[23].ENA
reset => \conv_round_3:datareg_2[22].ENA
reset => \conv_round_3:datareg_2[21].ENA
reset => \conv_round_3:datareg_2[20].ENA
reset => \conv_round_3:datareg_2[19].ENA
reset => \conv_round_3:datareg_2[18].ENA
reset => \conv_round_3:datareg_2[17].ENA
enable => LSB.OUTPUTSELECT
enable => LSB_R.OUTPUTSELECT
enable => RB.OUTPUTSELECT
enable => RB_R.OUTPUTSELECT
enable => OR_accu_1.OUTPUTSELECT
enable => OR_accu_2.OUTPUTSELECT
enable => OR_accu.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
datain[0] => OR_Temp_1.IN0
datain[1] => OR_Temp_1.IN1
datain[2] => OR_Temp_1.IN1
datain[3] => OR_Temp_1.IN1
datain[4] => OR_Temp_1.IN1
datain[5] => OR_Temp_1.IN1
datain[6] => OR_Temp_1.IN1
datain[7] => OR_Temp_1.IN1
datain[8] => OR_Temp_2.IN0
datain[9] => OR_Temp_2.IN1
datain[10] => OR_Temp_2.IN1
datain[11] => OR_Temp_2.IN1
datain[12] => OR_Temp_2.IN1
datain[13] => OR_Temp_2.IN1
datain[14] => OR_Temp_2.IN1
datain[15] => OR_Temp_2.IN1
datain[16] => RB.DATAB
datain[17] => LSB.DATAB
datain[17] => datareg.DATAB
datain[18] => datareg.DATAB
datain[19] => datareg.DATAB
datain[20] => datareg.DATAB
datain[21] => datareg.DATAB
datain[22] => datareg.DATAB
datain[23] => datareg.DATAB
datain[24] => datareg.DATAB
datain[25] => datareg.DATAB
datain[26] => datareg.DATAB
datain[27] => datareg.DATAB
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_small_mult:round_imag
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => \conv_round_3:datareg_2[17].CLK
clk => \conv_round_3:datareg_2[18].CLK
clk => \conv_round_3:datareg_2[19].CLK
clk => \conv_round_3:datareg_2[20].CLK
clk => \conv_round_3:datareg_2[21].CLK
clk => \conv_round_3:datareg_2[22].CLK
clk => \conv_round_3:datareg_2[23].CLK
clk => \conv_round_3:datareg_2[24].CLK
clk => \conv_round_3:datareg_2[25].CLK
clk => \conv_round_3:datareg_2[26].CLK
clk => \conv_round_3:datareg_2[27].CLK
clk => \conv_round_3:OR_accu.CLK
clk => \conv_round_3:datareg[17].CLK
clk => \conv_round_3:datareg[18].CLK
clk => \conv_round_3:datareg[19].CLK
clk => \conv_round_3:datareg[20].CLK
clk => \conv_round_3:datareg[21].CLK
clk => \conv_round_3:datareg[22].CLK
clk => \conv_round_3:datareg[23].CLK
clk => \conv_round_3:datareg[24].CLK
clk => \conv_round_3:datareg[25].CLK
clk => \conv_round_3:datareg[26].CLK
clk => \conv_round_3:datareg[27].CLK
clk => \conv_round_3:OR_accu_2.CLK
clk => \conv_round_3:OR_accu_1.CLK
clk => \conv_round_3:LSB_R.CLK
clk => \conv_round_3:RB_R.CLK
clk => \conv_round_3:LSB.CLK
clk => \conv_round_3:RB.CLK
reset => RB.OUTPUTSELECT
reset => LSB.OUTPUTSELECT
reset => RB_R.OUTPUTSELECT
reset => LSB_R.OUTPUTSELECT
reset => OR_accu_1.OUTPUTSELECT
reset => OR_accu_2.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => \conv_round_3:OR_accu.ENA
reset => \conv_round_3:datareg_2[27].ENA
reset => \conv_round_3:datareg_2[26].ENA
reset => \conv_round_3:datareg_2[25].ENA
reset => \conv_round_3:datareg_2[24].ENA
reset => \conv_round_3:datareg_2[23].ENA
reset => \conv_round_3:datareg_2[22].ENA
reset => \conv_round_3:datareg_2[21].ENA
reset => \conv_round_3:datareg_2[20].ENA
reset => \conv_round_3:datareg_2[19].ENA
reset => \conv_round_3:datareg_2[18].ENA
reset => \conv_round_3:datareg_2[17].ENA
enable => LSB.OUTPUTSELECT
enable => LSB_R.OUTPUTSELECT
enable => RB.OUTPUTSELECT
enable => RB_R.OUTPUTSELECT
enable => OR_accu_1.OUTPUTSELECT
enable => OR_accu_2.OUTPUTSELECT
enable => OR_accu.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
datain[0] => OR_Temp_1.IN0
datain[1] => OR_Temp_1.IN1
datain[2] => OR_Temp_1.IN1
datain[3] => OR_Temp_1.IN1
datain[4] => OR_Temp_1.IN1
datain[5] => OR_Temp_1.IN1
datain[6] => OR_Temp_1.IN1
datain[7] => OR_Temp_1.IN1
datain[8] => OR_Temp_2.IN0
datain[9] => OR_Temp_2.IN1
datain[10] => OR_Temp_2.IN1
datain[11] => OR_Temp_2.IN1
datain[12] => OR_Temp_2.IN1
datain[13] => OR_Temp_2.IN1
datain[14] => OR_Temp_2.IN1
datain[15] => OR_Temp_2.IN1
datain[16] => RB.DATAB
datain[17] => LSB.DATAB
datain[17] => datareg.DATAB
datain[18] => datareg.DATAB
datain[19] => datareg.DATAB
datain[20] => datareg.DATAB
datain[21] => datareg.DATAB
datain[22] => datareg.DATAB
datain[23] => datareg.DATAB
datain[24] => datareg.DATAB
datain[25] => datareg.DATAB
datain[26] => datareg.DATAB
datain[27] => datareg.DATAB
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst
clk => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:del_in_real_comp_inst.clk
clk => out_eop~reg0.CLK
clk => out_sop~reg0.CLK
clk => out_inverse~reg0.CLK
clk => out_eop_d[0].CLK
clk => out_sop_d[0].CLK
clk => out_inverse_d[0].CLK
clk => out_valid~reg0.CLK
clk => out_valid_d[0].CLK
clk => out_valid_d[1].CLK
clk => out_imag[0]~reg0.CLK
clk => out_imag[1]~reg0.CLK
clk => out_imag[2]~reg0.CLK
clk => out_imag[3]~reg0.CLK
clk => out_imag[4]~reg0.CLK
clk => out_imag[5]~reg0.CLK
clk => out_imag[6]~reg0.CLK
clk => out_imag[7]~reg0.CLK
clk => out_imag[8]~reg0.CLK
clk => out_imag[9]~reg0.CLK
clk => out_imag[10]~reg0.CLK
clk => out_imag[11]~reg0.CLK
clk => out_real[0]~reg0.CLK
clk => out_real[1]~reg0.CLK
clk => out_real[2]~reg0.CLK
clk => out_real[3]~reg0.CLK
clk => out_real[4]~reg0.CLK
clk => out_real[5]~reg0.CLK
clk => out_real[6]~reg0.CLK
clk => out_real[7]~reg0.CLK
clk => out_real[8]~reg0.CLK
clk => out_real[9]~reg0.CLK
clk => out_real[10]~reg0.CLK
clk => out_real[11]~reg0.CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][0].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][1].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][2].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][3].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][4].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][5].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][6].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][7].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][8].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][9].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][10].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][0].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][1].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][2].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][3].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][4].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][5].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][6].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][7].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][8].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][9].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][10].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][0].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][1].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][2].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][3].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][4].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][5].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][6].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][7].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][8].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][9].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][10].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][0].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][1].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][2].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][3].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][4].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][5].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][6].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][7].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][8].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][9].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][10].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][0].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][1].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][2].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][3].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][4].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][5].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][6].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][7].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][8].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][9].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][10].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][11].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][0].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][1].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][2].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][3].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][4].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][5].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][6].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][7].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][8].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][9].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][10].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][11].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][0].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][1].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][2].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][3].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][4].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][5].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][6].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][7].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][8].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][9].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][10].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][11].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][0].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][1].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][2].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][3].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][4].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][5].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][6].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][7].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][8].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][9].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][10].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][11].CLK
clk => s_sel_d[0].CLK
clk => s_sel_d[1].CLK
clk => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:del_in_imag_comp_inst.clk
clk => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:in_real_comp_inst.clk
clk => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:in_imag_comp_inst.clk
clk => auk_dspip_r22sdf_bf_control:bf_control_inst.clk
reset => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:del_in_real_comp_inst.reset
reset => out_eop~reg0.ACLR
reset => out_sop~reg0.ACLR
reset => out_inverse~reg0.ACLR
reset => out_eop_d[0].ACLR
reset => out_sop_d[0].ACLR
reset => out_inverse_d[0].ACLR
reset => out_valid~reg0.ACLR
reset => out_valid_d[0].ACLR
reset => out_valid_d[1].ACLR
reset => out_imag[0]~reg0.ACLR
reset => out_imag[1]~reg0.ACLR
reset => out_imag[2]~reg0.ACLR
reset => out_imag[3]~reg0.ACLR
reset => out_imag[4]~reg0.ACLR
reset => out_imag[5]~reg0.ACLR
reset => out_imag[6]~reg0.ACLR
reset => out_imag[7]~reg0.ACLR
reset => out_imag[8]~reg0.ACLR
reset => out_imag[9]~reg0.ACLR
reset => out_imag[10]~reg0.ACLR
reset => out_imag[11]~reg0.ACLR
reset => out_real[0]~reg0.ACLR
reset => out_real[1]~reg0.ACLR
reset => out_real[2]~reg0.ACLR
reset => out_real[3]~reg0.ACLR
reset => out_real[4]~reg0.ACLR
reset => out_real[5]~reg0.ACLR
reset => out_real[6]~reg0.ACLR
reset => out_real[7]~reg0.ACLR
reset => out_real[8]~reg0.ACLR
reset => out_real[9]~reg0.ACLR
reset => out_real[10]~reg0.ACLR
reset => out_real[11]~reg0.ACLR
reset => \generate_delay_gt_pipeline:in_real_pl_d[0][0].ACLR
reset => \generate_delay_gt_pipeline:in_real_pl_d[0][1].ACLR
reset => \generate_delay_gt_pipeline:in_real_pl_d[0][2].ACLR
reset => \generate_delay_gt_pipeline:in_real_pl_d[0][3].ACLR
reset => \generate_delay_gt_pipeline:in_real_pl_d[0][4].ACLR
reset => \generate_delay_gt_pipeline:in_real_pl_d[0][5].ACLR
reset => \generate_delay_gt_pipeline:in_real_pl_d[0][6].ACLR
reset => \generate_delay_gt_pipeline:in_real_pl_d[0][7].ACLR
reset => \generate_delay_gt_pipeline:in_real_pl_d[0][8].ACLR
reset => \generate_delay_gt_pipeline:in_real_pl_d[0][9].ACLR
reset => \generate_delay_gt_pipeline:in_real_pl_d[0][10].ACLR
reset => \generate_delay_gt_pipeline:in_real_pl_d[1][0].ACLR
reset => \generate_delay_gt_pipeline:in_real_pl_d[1][1].ACLR
reset => \generate_delay_gt_pipeline:in_real_pl_d[1][2].ACLR
reset => \generate_delay_gt_pipeline:in_real_pl_d[1][3].ACLR
reset => \generate_delay_gt_pipeline:in_real_pl_d[1][4].ACLR
reset => \generate_delay_gt_pipeline:in_real_pl_d[1][5].ACLR
reset => \generate_delay_gt_pipeline:in_real_pl_d[1][6].ACLR
reset => \generate_delay_gt_pipeline:in_real_pl_d[1][7].ACLR
reset => \generate_delay_gt_pipeline:in_real_pl_d[1][8].ACLR
reset => \generate_delay_gt_pipeline:in_real_pl_d[1][9].ACLR
reset => \generate_delay_gt_pipeline:in_real_pl_d[1][10].ACLR
reset => \generate_delay_gt_pipeline:in_imag_pl_d[0][0].ACLR
reset => \generate_delay_gt_pipeline:in_imag_pl_d[0][1].ACLR
reset => \generate_delay_gt_pipeline:in_imag_pl_d[0][2].ACLR
reset => \generate_delay_gt_pipeline:in_imag_pl_d[0][3].ACLR
reset => \generate_delay_gt_pipeline:in_imag_pl_d[0][4].ACLR
reset => \generate_delay_gt_pipeline:in_imag_pl_d[0][5].ACLR
reset => \generate_delay_gt_pipeline:in_imag_pl_d[0][6].ACLR
reset => \generate_delay_gt_pipeline:in_imag_pl_d[0][7].ACLR
reset => \generate_delay_gt_pipeline:in_imag_pl_d[0][8].ACLR
reset => \generate_delay_gt_pipeline:in_imag_pl_d[0][9].ACLR
reset => \generate_delay_gt_pipeline:in_imag_pl_d[0][10].ACLR
reset => \generate_delay_gt_pipeline:in_imag_pl_d[1][0].ACLR
reset => \generate_delay_gt_pipeline:in_imag_pl_d[1][1].ACLR
reset => \generate_delay_gt_pipeline:in_imag_pl_d[1][2].ACLR
reset => \generate_delay_gt_pipeline:in_imag_pl_d[1][3].ACLR
reset => \generate_delay_gt_pipeline:in_imag_pl_d[1][4].ACLR
reset => \generate_delay_gt_pipeline:in_imag_pl_d[1][5].ACLR
reset => \generate_delay_gt_pipeline:in_imag_pl_d[1][6].ACLR
reset => \generate_delay_gt_pipeline:in_imag_pl_d[1][7].ACLR
reset => \generate_delay_gt_pipeline:in_imag_pl_d[1][8].ACLR
reset => \generate_delay_gt_pipeline:in_imag_pl_d[1][9].ACLR
reset => \generate_delay_gt_pipeline:in_imag_pl_d[1][10].ACLR
reset => \generate_delay_gt_pipeline:del_in_real_pl_d[0][0].ACLR
reset => \generate_delay_gt_pipeline:del_in_real_pl_d[0][1].ACLR
reset => \generate_delay_gt_pipeline:del_in_real_pl_d[0][2].ACLR
reset => \generate_delay_gt_pipeline:del_in_real_pl_d[0][3].ACLR
reset => \generate_delay_gt_pipeline:del_in_real_pl_d[0][4].ACLR
reset => \generate_delay_gt_pipeline:del_in_real_pl_d[0][5].ACLR
reset => \generate_delay_gt_pipeline:del_in_real_pl_d[0][6].ACLR
reset => \generate_delay_gt_pipeline:del_in_real_pl_d[0][7].ACLR
reset => \generate_delay_gt_pipeline:del_in_real_pl_d[0][8].ACLR
reset => \generate_delay_gt_pipeline:del_in_real_pl_d[0][9].ACLR
reset => \generate_delay_gt_pipeline:del_in_real_pl_d[0][10].ACLR
reset => \generate_delay_gt_pipeline:del_in_real_pl_d[0][11].ACLR
reset => \generate_delay_gt_pipeline:del_in_real_pl_d[1][0].ACLR
reset => \generate_delay_gt_pipeline:del_in_real_pl_d[1][1].ACLR
reset => \generate_delay_gt_pipeline:del_in_real_pl_d[1][2].ACLR
reset => \generate_delay_gt_pipeline:del_in_real_pl_d[1][3].ACLR
reset => \generate_delay_gt_pipeline:del_in_real_pl_d[1][4].ACLR
reset => \generate_delay_gt_pipeline:del_in_real_pl_d[1][5].ACLR
reset => \generate_delay_gt_pipeline:del_in_real_pl_d[1][6].ACLR
reset => \generate_delay_gt_pipeline:del_in_real_pl_d[1][7].ACLR
reset => \generate_delay_gt_pipeline:del_in_real_pl_d[1][8].ACLR
reset => \generate_delay_gt_pipeline:del_in_real_pl_d[1][9].ACLR
reset => \generate_delay_gt_pipeline:del_in_real_pl_d[1][10].ACLR
reset => \generate_delay_gt_pipeline:del_in_real_pl_d[1][11].ACLR
reset => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][0].ACLR
reset => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][1].ACLR
reset => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][2].ACLR
reset => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][3].ACLR
reset => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][4].ACLR
reset => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][5].ACLR
reset => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][6].ACLR
reset => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][7].ACLR
reset => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][8].ACLR
reset => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][9].ACLR
reset => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][10].ACLR
reset => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][11].ACLR
reset => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][0].ACLR
reset => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][1].ACLR
reset => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][2].ACLR
reset => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][3].ACLR
reset => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][4].ACLR
reset => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][5].ACLR
reset => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][6].ACLR
reset => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][7].ACLR
reset => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][8].ACLR
reset => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][9].ACLR
reset => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][10].ACLR
reset => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][11].ACLR
reset => s_sel_d[0].ACLR
reset => s_sel_d[1].ACLR
reset => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:del_in_imag_comp_inst.reset
reset => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:in_real_comp_inst.reset
reset => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:in_imag_comp_inst.reset
reset => auk_dspip_r22sdf_bf_control:bf_control_inst.reset
enable => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:del_in_real_comp_inst.clken
enable => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:del_in_imag_comp_inst.clken
enable => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:in_real_comp_inst.clken
enable => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:in_imag_comp_inst.clken
enable => auk_dspip_r22sdf_bf_control:bf_control_inst.enable
enable => s_sel_d[1].ENA
enable => s_sel_d[0].ENA
enable => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][11].ENA
enable => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][10].ENA
enable => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][9].ENA
enable => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][8].ENA
enable => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][7].ENA
enable => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][6].ENA
enable => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][5].ENA
enable => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][4].ENA
enable => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][3].ENA
enable => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][2].ENA
enable => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][1].ENA
enable => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][0].ENA
enable => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][11].ENA
enable => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][10].ENA
enable => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][9].ENA
enable => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][8].ENA
enable => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][7].ENA
enable => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][6].ENA
enable => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][5].ENA
enable => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][4].ENA
enable => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][3].ENA
enable => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][2].ENA
enable => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][1].ENA
enable => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][0].ENA
enable => \generate_delay_gt_pipeline:del_in_real_pl_d[1][11].ENA
enable => \generate_delay_gt_pipeline:del_in_real_pl_d[1][10].ENA
enable => \generate_delay_gt_pipeline:del_in_real_pl_d[1][9].ENA
enable => \generate_delay_gt_pipeline:del_in_real_pl_d[1][8].ENA
enable => \generate_delay_gt_pipeline:del_in_real_pl_d[1][7].ENA
enable => \generate_delay_gt_pipeline:del_in_real_pl_d[1][6].ENA
enable => \generate_delay_gt_pipeline:del_in_real_pl_d[1][5].ENA
enable => \generate_delay_gt_pipeline:del_in_real_pl_d[1][4].ENA
enable => \generate_delay_gt_pipeline:del_in_real_pl_d[1][3].ENA
enable => \generate_delay_gt_pipeline:del_in_real_pl_d[1][2].ENA
enable => \generate_delay_gt_pipeline:del_in_real_pl_d[1][1].ENA
enable => \generate_delay_gt_pipeline:del_in_real_pl_d[1][0].ENA
enable => \generate_delay_gt_pipeline:del_in_real_pl_d[0][11].ENA
enable => \generate_delay_gt_pipeline:del_in_real_pl_d[0][10].ENA
enable => \generate_delay_gt_pipeline:del_in_real_pl_d[0][9].ENA
enable => \generate_delay_gt_pipeline:del_in_real_pl_d[0][8].ENA
enable => \generate_delay_gt_pipeline:del_in_real_pl_d[0][7].ENA
enable => \generate_delay_gt_pipeline:del_in_real_pl_d[0][6].ENA
enable => \generate_delay_gt_pipeline:del_in_real_pl_d[0][5].ENA
enable => \generate_delay_gt_pipeline:del_in_real_pl_d[0][4].ENA
enable => \generate_delay_gt_pipeline:del_in_real_pl_d[0][3].ENA
enable => \generate_delay_gt_pipeline:del_in_real_pl_d[0][2].ENA
enable => \generate_delay_gt_pipeline:del_in_real_pl_d[0][1].ENA
enable => \generate_delay_gt_pipeline:del_in_real_pl_d[0][0].ENA
enable => \generate_delay_gt_pipeline:in_imag_pl_d[1][10].ENA
enable => \generate_delay_gt_pipeline:in_imag_pl_d[1][9].ENA
enable => \generate_delay_gt_pipeline:in_imag_pl_d[1][8].ENA
enable => \generate_delay_gt_pipeline:in_imag_pl_d[1][7].ENA
enable => \generate_delay_gt_pipeline:in_imag_pl_d[1][6].ENA
enable => \generate_delay_gt_pipeline:in_imag_pl_d[1][5].ENA
enable => \generate_delay_gt_pipeline:in_imag_pl_d[1][4].ENA
enable => \generate_delay_gt_pipeline:in_imag_pl_d[1][3].ENA
enable => \generate_delay_gt_pipeline:in_imag_pl_d[1][2].ENA
enable => \generate_delay_gt_pipeline:in_imag_pl_d[1][1].ENA
enable => \generate_delay_gt_pipeline:in_imag_pl_d[1][0].ENA
enable => \generate_delay_gt_pipeline:in_imag_pl_d[0][10].ENA
enable => \generate_delay_gt_pipeline:in_imag_pl_d[0][9].ENA
enable => \generate_delay_gt_pipeline:in_imag_pl_d[0][8].ENA
enable => \generate_delay_gt_pipeline:in_imag_pl_d[0][7].ENA
enable => \generate_delay_gt_pipeline:in_imag_pl_d[0][6].ENA
enable => \generate_delay_gt_pipeline:in_imag_pl_d[0][5].ENA
enable => \generate_delay_gt_pipeline:in_imag_pl_d[0][4].ENA
enable => \generate_delay_gt_pipeline:in_imag_pl_d[0][3].ENA
enable => \generate_delay_gt_pipeline:in_imag_pl_d[0][2].ENA
enable => \generate_delay_gt_pipeline:in_imag_pl_d[0][1].ENA
enable => \generate_delay_gt_pipeline:in_imag_pl_d[0][0].ENA
enable => \generate_delay_gt_pipeline:in_real_pl_d[1][10].ENA
enable => \generate_delay_gt_pipeline:in_real_pl_d[1][9].ENA
enable => \generate_delay_gt_pipeline:in_real_pl_d[1][8].ENA
enable => \generate_delay_gt_pipeline:in_real_pl_d[1][7].ENA
enable => \generate_delay_gt_pipeline:in_real_pl_d[1][6].ENA
enable => \generate_delay_gt_pipeline:in_real_pl_d[1][5].ENA
enable => \generate_delay_gt_pipeline:in_real_pl_d[1][4].ENA
enable => \generate_delay_gt_pipeline:in_real_pl_d[1][3].ENA
enable => \generate_delay_gt_pipeline:in_real_pl_d[1][2].ENA
enable => \generate_delay_gt_pipeline:in_real_pl_d[1][1].ENA
enable => \generate_delay_gt_pipeline:in_real_pl_d[1][0].ENA
enable => \generate_delay_gt_pipeline:in_real_pl_d[0][10].ENA
enable => \generate_delay_gt_pipeline:in_real_pl_d[0][9].ENA
enable => \generate_delay_gt_pipeline:in_real_pl_d[0][8].ENA
enable => \generate_delay_gt_pipeline:in_real_pl_d[0][7].ENA
enable => \generate_delay_gt_pipeline:in_real_pl_d[0][6].ENA
enable => \generate_delay_gt_pipeline:in_real_pl_d[0][5].ENA
enable => \generate_delay_gt_pipeline:in_real_pl_d[0][4].ENA
enable => \generate_delay_gt_pipeline:in_real_pl_d[0][3].ENA
enable => \generate_delay_gt_pipeline:in_real_pl_d[0][2].ENA
enable => \generate_delay_gt_pipeline:in_real_pl_d[0][1].ENA
enable => \generate_delay_gt_pipeline:in_real_pl_d[0][0].ENA
enable => out_real[11]~reg0.ENA
enable => out_real[10]~reg0.ENA
enable => out_real[9]~reg0.ENA
enable => out_real[8]~reg0.ENA
enable => out_real[7]~reg0.ENA
enable => out_real[6]~reg0.ENA
enable => out_real[5]~reg0.ENA
enable => out_real[4]~reg0.ENA
enable => out_real[3]~reg0.ENA
enable => out_real[2]~reg0.ENA
enable => out_real[1]~reg0.ENA
enable => out_real[0]~reg0.ENA
enable => out_imag[11]~reg0.ENA
enable => out_imag[10]~reg0.ENA
enable => out_imag[9]~reg0.ENA
enable => out_imag[8]~reg0.ENA
enable => out_imag[7]~reg0.ENA
enable => out_imag[6]~reg0.ENA
enable => out_imag[5]~reg0.ENA
enable => out_imag[4]~reg0.ENA
enable => out_imag[3]~reg0.ENA
enable => out_imag[2]~reg0.ENA
enable => out_imag[1]~reg0.ENA
enable => out_imag[0]~reg0.ENA
enable => out_valid_d[1].ENA
enable => out_valid_d[0].ENA
enable => out_valid~reg0.ENA
enable => out_inverse_d[0].ENA
enable => out_sop_d[0].ENA
enable => out_eop_d[0].ENA
enable => out_inverse~reg0.ENA
enable => out_sop~reg0.ENA
enable => out_eop~reg0.ENA
in_fftpts[0] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[0]
in_fftpts[1] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[1]
in_fftpts[2] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[2]
in_fftpts[3] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[3]
in_fftpts[4] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[4]
in_fftpts[5] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[5]
in_fftpts[6] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[6]
in_fftpts[7] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[7]
in_radix_2 => auk_dspip_r22sdf_bf_control:bf_control_inst.in_radix_2
in_sel => ~NO_FANOUT~
in_control[0] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[0]
in_control[1] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[1]
in_control[2] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[2]
in_control[3] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[3]
in_control[4] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[4]
in_control[5] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[5]
in_control[6] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[6]
out_control[0] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[0]
out_control[1] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[1]
out_control[2] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[2]
out_control[3] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[3]
out_control[4] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[4]
out_control[5] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[5]
out_control[6] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[6]
in_inverse => auk_dspip_r22sdf_bf_control:bf_control_inst.in_inverse
in_sop => auk_dspip_r22sdf_bf_control:bf_control_inst.in_sop
in_eop => auk_dspip_r22sdf_bf_control:bf_control_inst.in_eop
in_valid => auk_dspip_r22sdf_bf_control:bf_control_inst.in_valid
in_real[0] => \generate_delay_gt_pipeline:in_real_pl_d[0][0].DATAIN
in_real[1] => \generate_delay_gt_pipeline:in_real_pl_d[0][1].DATAIN
in_real[2] => \generate_delay_gt_pipeline:in_real_pl_d[0][2].DATAIN
in_real[3] => \generate_delay_gt_pipeline:in_real_pl_d[0][3].DATAIN
in_real[4] => \generate_delay_gt_pipeline:in_real_pl_d[0][4].DATAIN
in_real[5] => \generate_delay_gt_pipeline:in_real_pl_d[0][5].DATAIN
in_real[6] => \generate_delay_gt_pipeline:in_real_pl_d[0][6].DATAIN
in_real[7] => \generate_delay_gt_pipeline:in_real_pl_d[0][7].DATAIN
in_real[8] => \generate_delay_gt_pipeline:in_real_pl_d[0][8].DATAIN
in_real[9] => \generate_delay_gt_pipeline:in_real_pl_d[0][9].DATAIN
in_real[10] => \generate_delay_gt_pipeline:in_real_pl_d[0][10].DATAIN
in_imag[0] => \generate_delay_gt_pipeline:in_imag_pl_d[0][0].DATAIN
in_imag[1] => \generate_delay_gt_pipeline:in_imag_pl_d[0][1].DATAIN
in_imag[2] => \generate_delay_gt_pipeline:in_imag_pl_d[0][2].DATAIN
in_imag[3] => \generate_delay_gt_pipeline:in_imag_pl_d[0][3].DATAIN
in_imag[4] => \generate_delay_gt_pipeline:in_imag_pl_d[0][4].DATAIN
in_imag[5] => \generate_delay_gt_pipeline:in_imag_pl_d[0][5].DATAIN
in_imag[6] => \generate_delay_gt_pipeline:in_imag_pl_d[0][6].DATAIN
in_imag[7] => \generate_delay_gt_pipeline:in_imag_pl_d[0][7].DATAIN
in_imag[8] => \generate_delay_gt_pipeline:in_imag_pl_d[0][8].DATAIN
in_imag[9] => \generate_delay_gt_pipeline:in_imag_pl_d[0][9].DATAIN
in_imag[10] => \generate_delay_gt_pipeline:in_imag_pl_d[0][10].DATAIN
del_in_real[0] => \generate_delay_gt_pipeline:del_in_real_pl_d[0][0].DATAIN
del_in_real[1] => \generate_delay_gt_pipeline:del_in_real_pl_d[0][1].DATAIN
del_in_real[2] => \generate_delay_gt_pipeline:del_in_real_pl_d[0][2].DATAIN
del_in_real[3] => \generate_delay_gt_pipeline:del_in_real_pl_d[0][3].DATAIN
del_in_real[4] => \generate_delay_gt_pipeline:del_in_real_pl_d[0][4].DATAIN
del_in_real[5] => \generate_delay_gt_pipeline:del_in_real_pl_d[0][5].DATAIN
del_in_real[6] => \generate_delay_gt_pipeline:del_in_real_pl_d[0][6].DATAIN
del_in_real[7] => \generate_delay_gt_pipeline:del_in_real_pl_d[0][7].DATAIN
del_in_real[8] => \generate_delay_gt_pipeline:del_in_real_pl_d[0][8].DATAIN
del_in_real[9] => \generate_delay_gt_pipeline:del_in_real_pl_d[0][9].DATAIN
del_in_real[10] => \generate_delay_gt_pipeline:del_in_real_pl_d[0][10].DATAIN
del_in_real[11] => \generate_delay_gt_pipeline:del_in_real_pl_d[0][11].DATAIN
del_in_imag[0] => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][0].DATAIN
del_in_imag[1] => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][1].DATAIN
del_in_imag[2] => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][2].DATAIN
del_in_imag[3] => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][3].DATAIN
del_in_imag[4] => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][4].DATAIN
del_in_imag[5] => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][5].DATAIN
del_in_imag[6] => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][6].DATAIN
del_in_imag[7] => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][7].DATAIN
del_in_imag[8] => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][8].DATAIN
del_in_imag[9] => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][9].DATAIN
del_in_imag[10] => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][10].DATAIN
del_in_imag[11] => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][11].DATAIN
out_real[0] <= out_real[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[1] <= out_real[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[2] <= out_real[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[3] <= out_real[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[4] <= out_real[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[5] <= out_real[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[6] <= out_real[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[7] <= out_real[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[8] <= out_real[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[9] <= out_real[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[10] <= out_real[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[11] <= out_real[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[0] <= out_imag[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[1] <= out_imag[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[2] <= out_imag[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[3] <= out_imag[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[4] <= out_imag[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[5] <= out_imag[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[6] <= out_imag[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[7] <= out_imag[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[8] <= out_imag[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[9] <= out_imag[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[10] <= out_imag[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[11] <= out_imag[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[0] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[1] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[2] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[3] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[4] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[5] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[6] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[7] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[8] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[9] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[10] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[11] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[0] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[1] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[2] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[3] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[4] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[5] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[6] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[7] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[8] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[9] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[10] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[11] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
out_inverse <= out_inverse~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_sop <= out_sop~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_eop <= out_eop~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_valid <= out_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst
clk => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.CLOCK
reset => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.ACLR
clken => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.CLKEN
add => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.ADD_SUB
dataa[0] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[0]
dataa[1] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[1]
dataa[2] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[2]
dataa[3] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[3]
dataa[4] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[4]
dataa[5] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[5]
dataa[6] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[6]
dataa[7] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[7]
dataa[8] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[8]
dataa[9] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[9]
dataa[10] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[10]
dataa[11] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[11]
datab[0] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[0]
datab[1] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[1]
datab[2] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[2]
datab[3] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[3]
datab[4] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[4]
datab[5] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[5]
datab[6] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[6]
datab[7] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[7]
datab[8] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[8]
datab[9] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[9]
datab[10] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[10]
datab[11] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[11]
result[0] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[0]
result[1] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[1]
result[2] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[2]
result[3] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[3]
result[4] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[4]
result[5] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[5]
result[6] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[6]
result[7] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[7]
result[8] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[8]
result[9] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[9]
result[10] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[10]
result[11] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[11]


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst|LPM_ADD_SUB:\gen_pipeline:lpm_add_sub_component
dataa[0] => add_sub_cej:auto_generated.dataa[0]
dataa[1] => add_sub_cej:auto_generated.dataa[1]
dataa[2] => add_sub_cej:auto_generated.dataa[2]
dataa[3] => add_sub_cej:auto_generated.dataa[3]
dataa[4] => add_sub_cej:auto_generated.dataa[4]
dataa[5] => add_sub_cej:auto_generated.dataa[5]
dataa[6] => add_sub_cej:auto_generated.dataa[6]
dataa[7] => add_sub_cej:auto_generated.dataa[7]
dataa[8] => add_sub_cej:auto_generated.dataa[8]
dataa[9] => add_sub_cej:auto_generated.dataa[9]
dataa[10] => add_sub_cej:auto_generated.dataa[10]
dataa[11] => add_sub_cej:auto_generated.dataa[11]
datab[0] => add_sub_cej:auto_generated.datab[0]
datab[1] => add_sub_cej:auto_generated.datab[1]
datab[2] => add_sub_cej:auto_generated.datab[2]
datab[3] => add_sub_cej:auto_generated.datab[3]
datab[4] => add_sub_cej:auto_generated.datab[4]
datab[5] => add_sub_cej:auto_generated.datab[5]
datab[6] => add_sub_cej:auto_generated.datab[6]
datab[7] => add_sub_cej:auto_generated.datab[7]
datab[8] => add_sub_cej:auto_generated.datab[8]
datab[9] => add_sub_cej:auto_generated.datab[9]
datab[10] => add_sub_cej:auto_generated.datab[10]
datab[11] => add_sub_cej:auto_generated.datab[11]
cin => ~NO_FANOUT~
add_sub => add_sub_cej:auto_generated.add_sub
clock => add_sub_cej:auto_generated.clock
aclr => add_sub_cej:auto_generated.aclr
clken => add_sub_cej:auto_generated.clken
result[0] <= add_sub_cej:auto_generated.result[0]
result[1] <= add_sub_cej:auto_generated.result[1]
result[2] <= add_sub_cej:auto_generated.result[2]
result[3] <= add_sub_cej:auto_generated.result[3]
result[4] <= add_sub_cej:auto_generated.result[4]
result[5] <= add_sub_cej:auto_generated.result[5]
result[6] <= add_sub_cej:auto_generated.result[6]
result[7] <= add_sub_cej:auto_generated.result[7]
result[8] <= add_sub_cej:auto_generated.result[8]
result[9] <= add_sub_cej:auto_generated.result[9]
result[10] <= add_sub_cej:auto_generated.result[10]
result[11] <= add_sub_cej:auto_generated.result[11]
cout <= <GND>
overflow <= <GND>


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst|LPM_ADD_SUB:\gen_pipeline:lpm_add_sub_component|add_sub_cej:auto_generated
aclr => pipeline_dffe[11].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN22
dataa[1] => op_1.IN20
dataa[2] => op_1.IN18
dataa[3] => op_1.IN16
dataa[4] => op_1.IN14
dataa[5] => op_1.IN12
dataa[6] => op_1.IN10
dataa[7] => op_1.IN8
dataa[8] => op_1.IN6
dataa[9] => op_1.IN4
dataa[10] => op_1.IN2
dataa[11] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_imag_comp_inst
clk => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.CLOCK
reset => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.ACLR
clken => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.CLKEN
add => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.ADD_SUB
dataa[0] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[0]
dataa[1] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[1]
dataa[2] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[2]
dataa[3] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[3]
dataa[4] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[4]
dataa[5] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[5]
dataa[6] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[6]
dataa[7] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[7]
dataa[8] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[8]
dataa[9] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[9]
dataa[10] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[10]
dataa[11] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[11]
datab[0] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[0]
datab[1] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[1]
datab[2] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[2]
datab[3] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[3]
datab[4] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[4]
datab[5] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[5]
datab[6] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[6]
datab[7] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[7]
datab[8] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[8]
datab[9] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[9]
datab[10] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[10]
datab[11] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[11]
result[0] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[0]
result[1] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[1]
result[2] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[2]
result[3] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[3]
result[4] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[4]
result[5] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[5]
result[6] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[6]
result[7] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[7]
result[8] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[8]
result[9] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[9]
result[10] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[10]
result[11] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[11]


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_imag_comp_inst|LPM_ADD_SUB:\gen_pipeline:lpm_add_sub_component
dataa[0] => add_sub_cej:auto_generated.dataa[0]
dataa[1] => add_sub_cej:auto_generated.dataa[1]
dataa[2] => add_sub_cej:auto_generated.dataa[2]
dataa[3] => add_sub_cej:auto_generated.dataa[3]
dataa[4] => add_sub_cej:auto_generated.dataa[4]
dataa[5] => add_sub_cej:auto_generated.dataa[5]
dataa[6] => add_sub_cej:auto_generated.dataa[6]
dataa[7] => add_sub_cej:auto_generated.dataa[7]
dataa[8] => add_sub_cej:auto_generated.dataa[8]
dataa[9] => add_sub_cej:auto_generated.dataa[9]
dataa[10] => add_sub_cej:auto_generated.dataa[10]
dataa[11] => add_sub_cej:auto_generated.dataa[11]
datab[0] => add_sub_cej:auto_generated.datab[0]
datab[1] => add_sub_cej:auto_generated.datab[1]
datab[2] => add_sub_cej:auto_generated.datab[2]
datab[3] => add_sub_cej:auto_generated.datab[3]
datab[4] => add_sub_cej:auto_generated.datab[4]
datab[5] => add_sub_cej:auto_generated.datab[5]
datab[6] => add_sub_cej:auto_generated.datab[6]
datab[7] => add_sub_cej:auto_generated.datab[7]
datab[8] => add_sub_cej:auto_generated.datab[8]
datab[9] => add_sub_cej:auto_generated.datab[9]
datab[10] => add_sub_cej:auto_generated.datab[10]
datab[11] => add_sub_cej:auto_generated.datab[11]
cin => ~NO_FANOUT~
add_sub => add_sub_cej:auto_generated.add_sub
clock => add_sub_cej:auto_generated.clock
aclr => add_sub_cej:auto_generated.aclr
clken => add_sub_cej:auto_generated.clken
result[0] <= add_sub_cej:auto_generated.result[0]
result[1] <= add_sub_cej:auto_generated.result[1]
result[2] <= add_sub_cej:auto_generated.result[2]
result[3] <= add_sub_cej:auto_generated.result[3]
result[4] <= add_sub_cej:auto_generated.result[4]
result[5] <= add_sub_cej:auto_generated.result[5]
result[6] <= add_sub_cej:auto_generated.result[6]
result[7] <= add_sub_cej:auto_generated.result[7]
result[8] <= add_sub_cej:auto_generated.result[8]
result[9] <= add_sub_cej:auto_generated.result[9]
result[10] <= add_sub_cej:auto_generated.result[10]
result[11] <= add_sub_cej:auto_generated.result[11]
cout <= <GND>
overflow <= <GND>


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_imag_comp_inst|LPM_ADD_SUB:\gen_pipeline:lpm_add_sub_component|add_sub_cej:auto_generated
aclr => pipeline_dffe[11].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN22
dataa[1] => op_1.IN20
dataa[2] => op_1.IN18
dataa[3] => op_1.IN16
dataa[4] => op_1.IN14
dataa[5] => op_1.IN12
dataa[6] => op_1.IN10
dataa[7] => op_1.IN8
dataa[8] => op_1.IN6
dataa[9] => op_1.IN4
dataa[10] => op_1.IN2
dataa[11] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_real_comp_inst
clk => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.CLOCK
reset => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.ACLR
clken => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.CLKEN
add => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.ADD_SUB
dataa[0] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[0]
dataa[1] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[1]
dataa[2] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[2]
dataa[3] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[3]
dataa[4] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[4]
dataa[5] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[5]
dataa[6] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[6]
dataa[7] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[7]
dataa[8] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[8]
dataa[9] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[9]
dataa[10] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[10]
dataa[11] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[11]
datab[0] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[0]
datab[1] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[1]
datab[2] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[2]
datab[3] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[3]
datab[4] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[4]
datab[5] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[5]
datab[6] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[6]
datab[7] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[7]
datab[8] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[8]
datab[9] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[9]
datab[10] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[10]
datab[11] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[11]
result[0] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[0]
result[1] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[1]
result[2] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[2]
result[3] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[3]
result[4] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[4]
result[5] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[5]
result[6] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[6]
result[7] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[7]
result[8] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[8]
result[9] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[9]
result[10] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[10]
result[11] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[11]


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_real_comp_inst|LPM_ADD_SUB:\gen_pipeline:lpm_add_sub_component
dataa[0] => add_sub_cej:auto_generated.dataa[0]
dataa[1] => add_sub_cej:auto_generated.dataa[1]
dataa[2] => add_sub_cej:auto_generated.dataa[2]
dataa[3] => add_sub_cej:auto_generated.dataa[3]
dataa[4] => add_sub_cej:auto_generated.dataa[4]
dataa[5] => add_sub_cej:auto_generated.dataa[5]
dataa[6] => add_sub_cej:auto_generated.dataa[6]
dataa[7] => add_sub_cej:auto_generated.dataa[7]
dataa[8] => add_sub_cej:auto_generated.dataa[8]
dataa[9] => add_sub_cej:auto_generated.dataa[9]
dataa[10] => add_sub_cej:auto_generated.dataa[10]
dataa[11] => add_sub_cej:auto_generated.dataa[11]
datab[0] => add_sub_cej:auto_generated.datab[0]
datab[1] => add_sub_cej:auto_generated.datab[1]
datab[2] => add_sub_cej:auto_generated.datab[2]
datab[3] => add_sub_cej:auto_generated.datab[3]
datab[4] => add_sub_cej:auto_generated.datab[4]
datab[5] => add_sub_cej:auto_generated.datab[5]
datab[6] => add_sub_cej:auto_generated.datab[6]
datab[7] => add_sub_cej:auto_generated.datab[7]
datab[8] => add_sub_cej:auto_generated.datab[8]
datab[9] => add_sub_cej:auto_generated.datab[9]
datab[10] => add_sub_cej:auto_generated.datab[10]
datab[11] => add_sub_cej:auto_generated.datab[11]
cin => ~NO_FANOUT~
add_sub => add_sub_cej:auto_generated.add_sub
clock => add_sub_cej:auto_generated.clock
aclr => add_sub_cej:auto_generated.aclr
clken => add_sub_cej:auto_generated.clken
result[0] <= add_sub_cej:auto_generated.result[0]
result[1] <= add_sub_cej:auto_generated.result[1]
result[2] <= add_sub_cej:auto_generated.result[2]
result[3] <= add_sub_cej:auto_generated.result[3]
result[4] <= add_sub_cej:auto_generated.result[4]
result[5] <= add_sub_cej:auto_generated.result[5]
result[6] <= add_sub_cej:auto_generated.result[6]
result[7] <= add_sub_cej:auto_generated.result[7]
result[8] <= add_sub_cej:auto_generated.result[8]
result[9] <= add_sub_cej:auto_generated.result[9]
result[10] <= add_sub_cej:auto_generated.result[10]
result[11] <= add_sub_cej:auto_generated.result[11]
cout <= <GND>
overflow <= <GND>


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_real_comp_inst|LPM_ADD_SUB:\gen_pipeline:lpm_add_sub_component|add_sub_cej:auto_generated
aclr => pipeline_dffe[11].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN22
dataa[1] => op_1.IN20
dataa[2] => op_1.IN18
dataa[3] => op_1.IN16
dataa[4] => op_1.IN14
dataa[5] => op_1.IN12
dataa[6] => op_1.IN10
dataa[7] => op_1.IN8
dataa[8] => op_1.IN6
dataa[9] => op_1.IN4
dataa[10] => op_1.IN2
dataa[11] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_imag_comp_inst
clk => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.CLOCK
reset => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.ACLR
clken => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.CLKEN
add => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.ADD_SUB
dataa[0] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[0]
dataa[1] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[1]
dataa[2] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[2]
dataa[3] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[3]
dataa[4] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[4]
dataa[5] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[5]
dataa[6] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[6]
dataa[7] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[7]
dataa[8] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[8]
dataa[9] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[9]
dataa[10] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[10]
dataa[11] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[11]
datab[0] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[0]
datab[1] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[1]
datab[2] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[2]
datab[3] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[3]
datab[4] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[4]
datab[5] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[5]
datab[6] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[6]
datab[7] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[7]
datab[8] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[8]
datab[9] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[9]
datab[10] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[10]
datab[11] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[11]
result[0] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[0]
result[1] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[1]
result[2] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[2]
result[3] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[3]
result[4] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[4]
result[5] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[5]
result[6] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[6]
result[7] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[7]
result[8] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[8]
result[9] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[9]
result[10] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[10]
result[11] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[11]


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_imag_comp_inst|LPM_ADD_SUB:\gen_pipeline:lpm_add_sub_component
dataa[0] => add_sub_cej:auto_generated.dataa[0]
dataa[1] => add_sub_cej:auto_generated.dataa[1]
dataa[2] => add_sub_cej:auto_generated.dataa[2]
dataa[3] => add_sub_cej:auto_generated.dataa[3]
dataa[4] => add_sub_cej:auto_generated.dataa[4]
dataa[5] => add_sub_cej:auto_generated.dataa[5]
dataa[6] => add_sub_cej:auto_generated.dataa[6]
dataa[7] => add_sub_cej:auto_generated.dataa[7]
dataa[8] => add_sub_cej:auto_generated.dataa[8]
dataa[9] => add_sub_cej:auto_generated.dataa[9]
dataa[10] => add_sub_cej:auto_generated.dataa[10]
dataa[11] => add_sub_cej:auto_generated.dataa[11]
datab[0] => add_sub_cej:auto_generated.datab[0]
datab[1] => add_sub_cej:auto_generated.datab[1]
datab[2] => add_sub_cej:auto_generated.datab[2]
datab[3] => add_sub_cej:auto_generated.datab[3]
datab[4] => add_sub_cej:auto_generated.datab[4]
datab[5] => add_sub_cej:auto_generated.datab[5]
datab[6] => add_sub_cej:auto_generated.datab[6]
datab[7] => add_sub_cej:auto_generated.datab[7]
datab[8] => add_sub_cej:auto_generated.datab[8]
datab[9] => add_sub_cej:auto_generated.datab[9]
datab[10] => add_sub_cej:auto_generated.datab[10]
datab[11] => add_sub_cej:auto_generated.datab[11]
cin => ~NO_FANOUT~
add_sub => add_sub_cej:auto_generated.add_sub
clock => add_sub_cej:auto_generated.clock
aclr => add_sub_cej:auto_generated.aclr
clken => add_sub_cej:auto_generated.clken
result[0] <= add_sub_cej:auto_generated.result[0]
result[1] <= add_sub_cej:auto_generated.result[1]
result[2] <= add_sub_cej:auto_generated.result[2]
result[3] <= add_sub_cej:auto_generated.result[3]
result[4] <= add_sub_cej:auto_generated.result[4]
result[5] <= add_sub_cej:auto_generated.result[5]
result[6] <= add_sub_cej:auto_generated.result[6]
result[7] <= add_sub_cej:auto_generated.result[7]
result[8] <= add_sub_cej:auto_generated.result[8]
result[9] <= add_sub_cej:auto_generated.result[9]
result[10] <= add_sub_cej:auto_generated.result[10]
result[11] <= add_sub_cej:auto_generated.result[11]
cout <= <GND>
overflow <= <GND>


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_imag_comp_inst|LPM_ADD_SUB:\gen_pipeline:lpm_add_sub_component|add_sub_cej:auto_generated
aclr => pipeline_dffe[11].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN22
dataa[1] => op_1.IN20
dataa[2] => op_1.IN18
dataa[3] => op_1.IN16
dataa[4] => op_1.IN14
dataa[5] => op_1.IN12
dataa[6] => op_1.IN10
dataa[7] => op_1.IN8
dataa[8] => op_1.IN6
dataa[9] => op_1.IN4
dataa[10] => op_1.IN2
dataa[11] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst
clk => auk_dspip_r22sdf_counter:bf_counter_inst.clk
clk => out_inverse~reg0.CLK
clk => shift.CLK
clk => out_eop~reg0.CLK
clk => out_sop~reg0.CLK
clk => out_cnt[0].CLK
clk => out_cnt[1].CLK
clk => out_cnt[2].CLK
clk => out_cnt[3].CLK
clk => out_cnt[4].CLK
clk => out_cnt[5].CLK
clk => out_cnt[6].CLK
clk => out_cnt[7].CLK
clk => in_cnt[0].CLK
clk => in_cnt[1].CLK
clk => in_cnt[2].CLK
clk => in_cnt[3].CLK
clk => in_cnt[4].CLK
clk => in_cnt[5].CLK
clk => in_cnt[6].CLK
clk => in_cnt[7].CLK
clk => fftpts_less_one[0].CLK
clk => fftpts_less_one[1].CLK
clk => fftpts_less_one[2].CLK
clk => fftpts_less_one[3].CLK
clk => fftpts_less_one[4].CLK
clk => fftpts_less_one[5].CLK
clk => fftpts_less_one[6].CLK
clk => fftpts_less_one[7].CLK
clk => out_control[0]~reg0.CLK
clk => out_control[1]~reg0.CLK
clk => out_control[2]~reg0.CLK
clk => out_control[3]~reg0.CLK
clk => out_control[4]~reg0.CLK
clk => out_control[5]~reg0.CLK
clk => out_control[6]~reg0.CLK
reset => auk_dspip_r22sdf_counter:bf_counter_inst.reset
reset => out_inverse~reg0.ACLR
reset => shift.ACLR
reset => out_eop~reg0.ACLR
reset => out_sop~reg0.ACLR
reset => out_cnt[0].ACLR
reset => out_cnt[1].ACLR
reset => out_cnt[2].ACLR
reset => out_cnt[3].ACLR
reset => out_cnt[4].ACLR
reset => out_cnt[5].ACLR
reset => out_cnt[6].ACLR
reset => out_cnt[7].ACLR
reset => in_cnt[0].ACLR
reset => in_cnt[1].ACLR
reset => in_cnt[2].ACLR
reset => in_cnt[3].ACLR
reset => in_cnt[4].ACLR
reset => in_cnt[5].ACLR
reset => in_cnt[6].ACLR
reset => in_cnt[7].ACLR
reset => fftpts_less_one[0].ACLR
reset => fftpts_less_one[1].ACLR
reset => fftpts_less_one[2].ACLR
reset => fftpts_less_one[3].ACLR
reset => fftpts_less_one[4].ACLR
reset => fftpts_less_one[5].ACLR
reset => fftpts_less_one[6].ACLR
reset => fftpts_less_one[7].ACLR
reset => out_control[0]~reg0.ACLR
reset => out_control[1]~reg0.ACLR
reset => out_control[2]~reg0.ACLR
reset => out_control[3]~reg0.ACLR
reset => out_control[4]~reg0.ACLR
reset => out_control[5]~reg0.ACLR
reset => out_control[6]~reg0.ACLR
enable => in_cnt_p.IN0
enable => auk_dspip_r22sdf_counter:bf_counter_inst.enable
enable => out_control[6]~reg0.ENA
enable => out_control[5]~reg0.ENA
enable => out_control[4]~reg0.ENA
enable => out_control[3]~reg0.ENA
enable => out_control[2]~reg0.ENA
enable => out_control[1]~reg0.ENA
enable => out_control[0]~reg0.ENA
enable => fftpts_less_one[7].ENA
enable => fftpts_less_one[6].ENA
enable => fftpts_less_one[5].ENA
enable => fftpts_less_one[4].ENA
enable => fftpts_less_one[3].ENA
enable => fftpts_less_one[2].ENA
enable => fftpts_less_one[1].ENA
enable => fftpts_less_one[0].ENA
enable => out_inverse~reg0.ENA
enable => out_cnt[7].ENA
enable => out_cnt[6].ENA
enable => out_cnt[5].ENA
enable => out_cnt[4].ENA
enable => out_cnt[3].ENA
enable => out_cnt[2].ENA
enable => out_cnt[1].ENA
enable => out_cnt[0].ENA
enable => out_sop~reg0.ENA
enable => out_eop~reg0.ENA
enable => shift.ENA
in_fftpts[0] => Add2.IN16
in_fftpts[0] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[0]
in_fftpts[1] => Add2.IN15
in_fftpts[1] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[1]
in_fftpts[2] => Add2.IN14
in_fftpts[2] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[2]
in_fftpts[3] => Add2.IN13
in_fftpts[3] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[3]
in_fftpts[4] => Add2.IN12
in_fftpts[4] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[4]
in_fftpts[5] => Add2.IN11
in_fftpts[5] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[5]
in_fftpts[6] => Add2.IN10
in_fftpts[6] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[6]
in_fftpts[7] => Add2.IN9
in_fftpts[7] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[7]
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => auk_dspip_r22sdf_counter:bf_counter_inst.in_radix_2
in_radix_2 => Add0.IN5
in_radix_2 => Add1.IN6
in_radix_2 => Equal1.IN6
in_radix_2 => LessThan0.IN9
in_radix_2 => Add0.IN12
in_radix_2 => Add1.IN14
in_radix_2 => Equal1.IN15
in_radix_2 => LessThan0.IN10
s_s => out_valid.IN1
in_valid => in_cnt_p.IN1
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => auk_dspip_r22sdf_counter:bf_counter_inst.in_valid
in_sop => auk_dspip_r22sdf_counter:bf_counter_inst.in_sop
in_eop => auk_dspip_r22sdf_counter:bf_counter_inst.in_eop
in_control[0] => Add1.IN13
in_control[0] => out_control.DATAB
in_control[0] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[0]
in_control[1] => Add0.IN11
in_control[1] => Add1.IN12
in_control[1] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[1]
in_control[2] => Add0.IN10
in_control[2] => Add1.IN11
in_control[2] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[2]
in_control[3] => Add0.IN9
in_control[3] => Add1.IN10
in_control[3] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[3]
in_control[4] => Add0.IN8
in_control[4] => Add1.IN9
in_control[4] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[4]
in_control[5] => Add0.IN7
in_control[5] => Add1.IN8
in_control[5] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[5]
in_control[6] => Add0.IN6
in_control[6] => Add1.IN7
in_control[6] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[6]
in_inverse => out_inverse.DATAB
curr_control[0] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[0]
curr_control[1] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[1]
curr_control[2] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[2]
curr_control[3] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[3]
curr_control[4] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[4]
curr_control[5] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[5]
curr_control[6] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[6]
out_control[0] <= out_control[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[1] <= out_control[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[2] <= out_control[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[3] <= out_control[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[4] <= out_control[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[5] <= out_control[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[6] <= out_control[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_inverse <= out_inverse~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_sop <= out_sop~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_eop <= out_eop~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_valid <= out_valid.DB_MAX_OUTPUT_PORT_TYPE


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst
clk => control_s[0].CLK
clk => control_s[1].CLK
clk => control_s[2].CLK
clk => control_s[3].CLK
clk => control_s[4].CLK
clk => control_s[5].CLK
clk => control_s[6].CLK
reset => control_s[0].ACLR
reset => control_s[1].ACLR
reset => control_s[2].ACLR
reset => control_s[3].ACLR
reset => control_s[4].ACLR
reset => control_s[5].ACLR
reset => control_s[6].ACLR
enable => counter_p.IN0
in_valid => counter_p.IN1
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_eop => ~NO_FANOUT~
in_fftpts[0] => ~NO_FANOUT~
in_fftpts[1] => ~NO_FANOUT~
in_fftpts[2] => ~NO_FANOUT~
in_fftpts[3] => ~NO_FANOUT~
in_fftpts[4] => ~NO_FANOUT~
in_fftpts[5] => ~NO_FANOUT~
in_fftpts[6] => ~NO_FANOUT~
in_fftpts[7] => ~NO_FANOUT~
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_control[0] => Add1.IN14
in_control[0] => control_s.DATAB
in_control[1] => Add0.IN12
in_control[1] => Add1.IN13
in_control[2] => Add0.IN11
in_control[2] => Add1.IN12
in_control[3] => Add0.IN10
in_control[3] => Add1.IN11
in_control[4] => Add0.IN9
in_control[4] => Add1.IN10
in_control[5] => Add0.IN8
in_control[5] => Add1.IN9
in_control[6] => Add0.IN7
in_control[6] => Add1.IN8
out_control[0] <= control_s[0].DB_MAX_OUTPUT_PORT_TYPE
out_control[1] <= control_s[1].DB_MAX_OUTPUT_PORT_TYPE
out_control[2] <= control_s[2].DB_MAX_OUTPUT_PORT_TYPE
out_control[3] <= control_s[3].DB_MAX_OUTPUT_PORT_TYPE
out_control[4] <= control_s[4].DB_MAX_OUTPUT_PORT_TYPE
out_control[5] <= control_s[5].DB_MAX_OUTPUT_PORT_TYPE
out_control[6] <= control_s[6].DB_MAX_OUTPUT_PORT_TYPE


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real
clk => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.clock0
clk => \gen_m4k_delay:rdptr[0].CLK
clk => \gen_m4k_delay:rdptr[1].CLK
clk => \gen_m4k_delay:rdptr[2].CLK
clk => \gen_m4k_delay:rdptr[3].CLK
clk => \gen_m4k_delay:rdptr[4].CLK
clk => \gen_m4k_delay:wrptr[0].CLK
clk => \gen_m4k_delay:wrptr[1].CLK
clk => \gen_m4k_delay:wrptr[2].CLK
clk => \gen_m4k_delay:wrptr[3].CLK
clk => \gen_m4k_delay:wrptr[4].CLK
reset => \gen_m4k_delay:rdptr[0].ACLR
reset => \gen_m4k_delay:rdptr[1].ACLR
reset => \gen_m4k_delay:rdptr[2].ACLR
reset => \gen_m4k_delay:rdptr[3].ACLR
reset => \gen_m4k_delay:rdptr[4].ACLR
reset => \gen_m4k_delay:wrptr[0].ACLR
reset => \gen_m4k_delay:wrptr[1].ACLR
reset => \gen_m4k_delay:wrptr[2].ACLR
reset => \gen_m4k_delay:wrptr[3].ACLR
reset => \gen_m4k_delay:wrptr[4].ACLR
enable => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.clocken0
enable => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.wren_a
enable => \gen_m4k_delay:wrptr[4].ENA
enable => \gen_m4k_delay:wrptr[3].ENA
enable => \gen_m4k_delay:wrptr[2].ENA
enable => \gen_m4k_delay:wrptr[1].ENA
enable => \gen_m4k_delay:rdptr[0].ENA
enable => \gen_m4k_delay:wrptr[0].ENA
enable => \gen_m4k_delay:rdptr[4].ENA
enable => \gen_m4k_delay:rdptr[3].ENA
enable => \gen_m4k_delay:rdptr[2].ENA
enable => \gen_m4k_delay:rdptr[1].ENA
radix_2 => Add0.IN8
radix_2 => Add4.IN6
datain[0] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[0]
datain[1] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[1]
datain[2] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[2]
datain[3] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[3]
datain[4] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[4]
datain[5] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[5]
datain[6] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[6]
datain[7] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[7]
datain[8] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[8]
datain[9] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[9]
datain[10] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[10]
datain[11] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[11]
datain[12] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[12]
datain[13] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[13]
datain[14] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[14]
datain[15] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[15]
datain[16] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[16]
datain[17] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[17]
datain[18] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[18]
datain[19] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[19]
datain[20] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[20]
datain[21] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[21]
datain[22] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[22]
datain[23] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[23]
dataout[0] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[0]
dataout[1] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[1]
dataout[2] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[2]
dataout[3] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[3]
dataout[4] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[4]
dataout[5] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[5]
dataout[6] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[6]
dataout[7] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[7]
dataout[8] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[8]
dataout[9] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[9]
dataout[10] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[10]
dataout[11] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[11]
dataout[12] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[12]
dataout[13] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[13]
dataout[14] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[14]
dataout[15] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[15]
dataout[16] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[16]
dataout[17] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[17]
dataout[18] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[18]
dataout[19] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[19]
dataout[20] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[20]
dataout[21] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[21]
dataout[22] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[22]
dataout[23] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[23]


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component
clocken0 => altsyncram:old_ram_gen:old_ram_component.clocken0
aclr0 => altsyncram:old_ram_gen:old_ram_component.aclr0
wren_a => altsyncram:old_ram_gen:old_ram_component.wren_a
clock0 => altsyncram:old_ram_gen:old_ram_component.clock0
address_a[0] => altsyncram:old_ram_gen:old_ram_component.address_a[0]
address_a[1] => altsyncram:old_ram_gen:old_ram_component.address_a[1]
address_a[2] => altsyncram:old_ram_gen:old_ram_component.address_a[2]
address_a[3] => altsyncram:old_ram_gen:old_ram_component.address_a[3]
address_b[0] => altsyncram:old_ram_gen:old_ram_component.address_b[0]
address_b[1] => altsyncram:old_ram_gen:old_ram_component.address_b[1]
address_b[2] => altsyncram:old_ram_gen:old_ram_component.address_b[2]
address_b[3] => altsyncram:old_ram_gen:old_ram_component.address_b[3]
data_a[0] => altsyncram:old_ram_gen:old_ram_component.data_a[0]
data_a[1] => altsyncram:old_ram_gen:old_ram_component.data_a[1]
data_a[2] => altsyncram:old_ram_gen:old_ram_component.data_a[2]
data_a[3] => altsyncram:old_ram_gen:old_ram_component.data_a[3]
data_a[4] => altsyncram:old_ram_gen:old_ram_component.data_a[4]
data_a[5] => altsyncram:old_ram_gen:old_ram_component.data_a[5]
data_a[6] => altsyncram:old_ram_gen:old_ram_component.data_a[6]
data_a[7] => altsyncram:old_ram_gen:old_ram_component.data_a[7]
data_a[8] => altsyncram:old_ram_gen:old_ram_component.data_a[8]
data_a[9] => altsyncram:old_ram_gen:old_ram_component.data_a[9]
data_a[10] => altsyncram:old_ram_gen:old_ram_component.data_a[10]
data_a[11] => altsyncram:old_ram_gen:old_ram_component.data_a[11]
data_a[12] => altsyncram:old_ram_gen:old_ram_component.data_a[12]
data_a[13] => altsyncram:old_ram_gen:old_ram_component.data_a[13]
data_a[14] => altsyncram:old_ram_gen:old_ram_component.data_a[14]
data_a[15] => altsyncram:old_ram_gen:old_ram_component.data_a[15]
data_a[16] => altsyncram:old_ram_gen:old_ram_component.data_a[16]
data_a[17] => altsyncram:old_ram_gen:old_ram_component.data_a[17]
data_a[18] => altsyncram:old_ram_gen:old_ram_component.data_a[18]
data_a[19] => altsyncram:old_ram_gen:old_ram_component.data_a[19]
data_a[20] => altsyncram:old_ram_gen:old_ram_component.data_a[20]
data_a[21] => altsyncram:old_ram_gen:old_ram_component.data_a[21]
data_a[22] => altsyncram:old_ram_gen:old_ram_component.data_a[22]
data_a[23] => altsyncram:old_ram_gen:old_ram_component.data_a[23]
q_b[0] <= altsyncram:old_ram_gen:old_ram_component.q_b[0]
q_b[1] <= altsyncram:old_ram_gen:old_ram_component.q_b[1]
q_b[2] <= altsyncram:old_ram_gen:old_ram_component.q_b[2]
q_b[3] <= altsyncram:old_ram_gen:old_ram_component.q_b[3]
q_b[4] <= altsyncram:old_ram_gen:old_ram_component.q_b[4]
q_b[5] <= altsyncram:old_ram_gen:old_ram_component.q_b[5]
q_b[6] <= altsyncram:old_ram_gen:old_ram_component.q_b[6]
q_b[7] <= altsyncram:old_ram_gen:old_ram_component.q_b[7]
q_b[8] <= altsyncram:old_ram_gen:old_ram_component.q_b[8]
q_b[9] <= altsyncram:old_ram_gen:old_ram_component.q_b[9]
q_b[10] <= altsyncram:old_ram_gen:old_ram_component.q_b[10]
q_b[11] <= altsyncram:old_ram_gen:old_ram_component.q_b[11]
q_b[12] <= altsyncram:old_ram_gen:old_ram_component.q_b[12]
q_b[13] <= altsyncram:old_ram_gen:old_ram_component.q_b[13]
q_b[14] <= altsyncram:old_ram_gen:old_ram_component.q_b[14]
q_b[15] <= altsyncram:old_ram_gen:old_ram_component.q_b[15]
q_b[16] <= altsyncram:old_ram_gen:old_ram_component.q_b[16]
q_b[17] <= altsyncram:old_ram_gen:old_ram_component.q_b[17]
q_b[18] <= altsyncram:old_ram_gen:old_ram_component.q_b[18]
q_b[19] <= altsyncram:old_ram_gen:old_ram_component.q_b[19]
q_b[20] <= altsyncram:old_ram_gen:old_ram_component.q_b[20]
q_b[21] <= altsyncram:old_ram_gen:old_ram_component.q_b[21]
q_b[22] <= altsyncram:old_ram_gen:old_ram_component.q_b[22]
q_b[23] <= altsyncram:old_ram_gen:old_ram_component.q_b[23]


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component
wren_a => altsyncram_bcp3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_bcp3:auto_generated.data_a[0]
data_a[1] => altsyncram_bcp3:auto_generated.data_a[1]
data_a[2] => altsyncram_bcp3:auto_generated.data_a[2]
data_a[3] => altsyncram_bcp3:auto_generated.data_a[3]
data_a[4] => altsyncram_bcp3:auto_generated.data_a[4]
data_a[5] => altsyncram_bcp3:auto_generated.data_a[5]
data_a[6] => altsyncram_bcp3:auto_generated.data_a[6]
data_a[7] => altsyncram_bcp3:auto_generated.data_a[7]
data_a[8] => altsyncram_bcp3:auto_generated.data_a[8]
data_a[9] => altsyncram_bcp3:auto_generated.data_a[9]
data_a[10] => altsyncram_bcp3:auto_generated.data_a[10]
data_a[11] => altsyncram_bcp3:auto_generated.data_a[11]
data_a[12] => altsyncram_bcp3:auto_generated.data_a[12]
data_a[13] => altsyncram_bcp3:auto_generated.data_a[13]
data_a[14] => altsyncram_bcp3:auto_generated.data_a[14]
data_a[15] => altsyncram_bcp3:auto_generated.data_a[15]
data_a[16] => altsyncram_bcp3:auto_generated.data_a[16]
data_a[17] => altsyncram_bcp3:auto_generated.data_a[17]
data_a[18] => altsyncram_bcp3:auto_generated.data_a[18]
data_a[19] => altsyncram_bcp3:auto_generated.data_a[19]
data_a[20] => altsyncram_bcp3:auto_generated.data_a[20]
data_a[21] => altsyncram_bcp3:auto_generated.data_a[21]
data_a[22] => altsyncram_bcp3:auto_generated.data_a[22]
data_a[23] => altsyncram_bcp3:auto_generated.data_a[23]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
address_a[0] => altsyncram_bcp3:auto_generated.address_a[0]
address_a[1] => altsyncram_bcp3:auto_generated.address_a[1]
address_a[2] => altsyncram_bcp3:auto_generated.address_a[2]
address_a[3] => altsyncram_bcp3:auto_generated.address_a[3]
address_b[0] => altsyncram_bcp3:auto_generated.address_b[0]
address_b[1] => altsyncram_bcp3:auto_generated.address_b[1]
address_b[2] => altsyncram_bcp3:auto_generated.address_b[2]
address_b[3] => altsyncram_bcp3:auto_generated.address_b[3]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_bcp3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_bcp3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_bcp3:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_b[0] <= altsyncram_bcp3:auto_generated.q_b[0]
q_b[1] <= altsyncram_bcp3:auto_generated.q_b[1]
q_b[2] <= altsyncram_bcp3:auto_generated.q_b[2]
q_b[3] <= altsyncram_bcp3:auto_generated.q_b[3]
q_b[4] <= altsyncram_bcp3:auto_generated.q_b[4]
q_b[5] <= altsyncram_bcp3:auto_generated.q_b[5]
q_b[6] <= altsyncram_bcp3:auto_generated.q_b[6]
q_b[7] <= altsyncram_bcp3:auto_generated.q_b[7]
q_b[8] <= altsyncram_bcp3:auto_generated.q_b[8]
q_b[9] <= altsyncram_bcp3:auto_generated.q_b[9]
q_b[10] <= altsyncram_bcp3:auto_generated.q_b[10]
q_b[11] <= altsyncram_bcp3:auto_generated.q_b[11]
q_b[12] <= altsyncram_bcp3:auto_generated.q_b[12]
q_b[13] <= altsyncram_bcp3:auto_generated.q_b[13]
q_b[14] <= altsyncram_bcp3:auto_generated.q_b[14]
q_b[15] <= altsyncram_bcp3:auto_generated.q_b[15]
q_b[16] <= altsyncram_bcp3:auto_generated.q_b[16]
q_b[17] <= altsyncram_bcp3:auto_generated.q_b[17]
q_b[18] <= altsyncram_bcp3:auto_generated.q_b[18]
q_b[19] <= altsyncram_bcp3:auto_generated.q_b[19]
q_b[20] <= altsyncram_bcp3:auto_generated.q_b[20]
q_b[21] <= altsyncram_bcp3:auto_generated.q_b[21]
q_b[22] <= altsyncram_bcp3:auto_generated.q_b[22]
q_b[23] <= altsyncram_bcp3:auto_generated.q_b[23]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_bcp3:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
aclr0 => ram_block1a16.CLR0
aclr0 => ram_block1a17.CLR0
aclr0 => ram_block1a18.CLR0
aclr0 => ram_block1a19.CLR0
aclr0 => ram_block1a20.CLR0
aclr0 => ram_block1a21.CLR0
aclr0 => ram_block1a22.CLR0
aclr0 => ram_block1a23.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst
clk => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:del_in_real_comp_inst.clk
clk => out_eop~reg0.CLK
clk => out_sop~reg0.CLK
clk => out_inverse~reg0.CLK
clk => out_eop_d[0].CLK
clk => out_sop_d[0].CLK
clk => out_inverse_d[0].CLK
clk => out_valid~reg0.CLK
clk => out_valid_d[0].CLK
clk => out_valid_d[1].CLK
clk => out_imag[0]~reg0.CLK
clk => out_imag[1]~reg0.CLK
clk => out_imag[2]~reg0.CLK
clk => out_imag[3]~reg0.CLK
clk => out_imag[4]~reg0.CLK
clk => out_imag[5]~reg0.CLK
clk => out_imag[6]~reg0.CLK
clk => out_imag[7]~reg0.CLK
clk => out_imag[8]~reg0.CLK
clk => out_imag[9]~reg0.CLK
clk => out_imag[10]~reg0.CLK
clk => out_imag[11]~reg0.CLK
clk => out_imag[12]~reg0.CLK
clk => out_real[0]~reg0.CLK
clk => out_real[1]~reg0.CLK
clk => out_real[2]~reg0.CLK
clk => out_real[3]~reg0.CLK
clk => out_real[4]~reg0.CLK
clk => out_real[5]~reg0.CLK
clk => out_real[6]~reg0.CLK
clk => out_real[7]~reg0.CLK
clk => out_real[8]~reg0.CLK
clk => out_real[9]~reg0.CLK
clk => out_real[10]~reg0.CLK
clk => out_real[11]~reg0.CLK
clk => out_real[12]~reg0.CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][0].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][1].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][2].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][3].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][4].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][5].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][6].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][7].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][8].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][9].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][10].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][11].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][0].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][1].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][2].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][3].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][4].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][5].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][6].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][7].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][8].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][9].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][10].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][11].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][0].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][1].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][2].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][3].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][4].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][5].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][6].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][7].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][8].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][9].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][10].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][11].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][0].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][1].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][2].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][3].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][4].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][5].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][6].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][7].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][8].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][9].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][10].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][11].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][0].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][1].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][2].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][3].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][4].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][5].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][6].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][7].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][8].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][9].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][10].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][11].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][12].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][0].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][1].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][2].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][3].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][4].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][5].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][6].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][7].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][8].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][9].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][10].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][11].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][12].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][0].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][1].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][2].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][3].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][4].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][5].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][6].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][7].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][8].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][9].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][10].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][11].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][12].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][0].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][1].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][2].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][3].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][4].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][5].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][6].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][7].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][8].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][9].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][10].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][11].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][12].CLK
clk => cmm_control_d.CLK
clk => t_sel_d.CLK
clk => s_sel_d[0].CLK
clk => s_sel_d[1].CLK
clk => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:del_in_imag_comp_inst.clk
clk => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:in_real_comp_inst.clk
clk => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:in_imag_comp_inst.clk
clk => auk_dspip_r22sdf_bf_control:bf_control_inst.clk
reset => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:del_in_real_comp_inst.reset
reset => out_eop~reg0.ACLR
reset => out_sop~reg0.ACLR
reset => out_inverse~reg0.ACLR
reset => out_eop_d[0].ACLR
reset => out_sop_d[0].ACLR
reset => out_inverse_d[0].ACLR
reset => out_valid~reg0.ACLR
reset => out_valid_d[0].ACLR
reset => out_valid_d[1].ACLR
reset => out_imag[0]~reg0.ACLR
reset => out_imag[1]~reg0.ACLR
reset => out_imag[2]~reg0.ACLR
reset => out_imag[3]~reg0.ACLR
reset => out_imag[4]~reg0.ACLR
reset => out_imag[5]~reg0.ACLR
reset => out_imag[6]~reg0.ACLR
reset => out_imag[7]~reg0.ACLR
reset => out_imag[8]~reg0.ACLR
reset => out_imag[9]~reg0.ACLR
reset => out_imag[10]~reg0.ACLR
reset => out_imag[11]~reg0.ACLR
reset => out_imag[12]~reg0.ACLR
reset => out_real[0]~reg0.ACLR
reset => out_real[1]~reg0.ACLR
reset => out_real[2]~reg0.ACLR
reset => out_real[3]~reg0.ACLR
reset => out_real[4]~reg0.ACLR
reset => out_real[5]~reg0.ACLR
reset => out_real[6]~reg0.ACLR
reset => out_real[7]~reg0.ACLR
reset => out_real[8]~reg0.ACLR
reset => out_real[9]~reg0.ACLR
reset => out_real[10]~reg0.ACLR
reset => out_real[11]~reg0.ACLR
reset => out_real[12]~reg0.ACLR
reset => \generate_delay_gt_pipeline:in_real_pl_d[0][0].ACLR
reset => \generate_delay_gt_pipeline:in_real_pl_d[0][1].ACLR
reset => \generate_delay_gt_pipeline:in_real_pl_d[0][2].ACLR
reset => \generate_delay_gt_pipeline:in_real_pl_d[0][3].ACLR
reset => \generate_delay_gt_pipeline:in_real_pl_d[0][4].ACLR
reset => \generate_delay_gt_pipeline:in_real_pl_d[0][5].ACLR
reset => \generate_delay_gt_pipeline:in_real_pl_d[0][6].ACLR
reset => \generate_delay_gt_pipeline:in_real_pl_d[0][7].ACLR
reset => \generate_delay_gt_pipeline:in_real_pl_d[0][8].ACLR
reset => \generate_delay_gt_pipeline:in_real_pl_d[0][9].ACLR
reset => \generate_delay_gt_pipeline:in_real_pl_d[0][10].ACLR
reset => \generate_delay_gt_pipeline:in_real_pl_d[0][11].ACLR
reset => \generate_delay_gt_pipeline:in_real_pl_d[1][0].ACLR
reset => \generate_delay_gt_pipeline:in_real_pl_d[1][1].ACLR
reset => \generate_delay_gt_pipeline:in_real_pl_d[1][2].ACLR
reset => \generate_delay_gt_pipeline:in_real_pl_d[1][3].ACLR
reset => \generate_delay_gt_pipeline:in_real_pl_d[1][4].ACLR
reset => \generate_delay_gt_pipeline:in_real_pl_d[1][5].ACLR
reset => \generate_delay_gt_pipeline:in_real_pl_d[1][6].ACLR
reset => \generate_delay_gt_pipeline:in_real_pl_d[1][7].ACLR
reset => \generate_delay_gt_pipeline:in_real_pl_d[1][8].ACLR
reset => \generate_delay_gt_pipeline:in_real_pl_d[1][9].ACLR
reset => \generate_delay_gt_pipeline:in_real_pl_d[1][10].ACLR
reset => \generate_delay_gt_pipeline:in_real_pl_d[1][11].ACLR
reset => \generate_delay_gt_pipeline:in_imag_pl_d[0][0].ACLR
reset => \generate_delay_gt_pipeline:in_imag_pl_d[0][1].ACLR
reset => \generate_delay_gt_pipeline:in_imag_pl_d[0][2].ACLR
reset => \generate_delay_gt_pipeline:in_imag_pl_d[0][3].ACLR
reset => \generate_delay_gt_pipeline:in_imag_pl_d[0][4].ACLR
reset => \generate_delay_gt_pipeline:in_imag_pl_d[0][5].ACLR
reset => \generate_delay_gt_pipeline:in_imag_pl_d[0][6].ACLR
reset => \generate_delay_gt_pipeline:in_imag_pl_d[0][7].ACLR
reset => \generate_delay_gt_pipeline:in_imag_pl_d[0][8].ACLR
reset => \generate_delay_gt_pipeline:in_imag_pl_d[0][9].ACLR
reset => \generate_delay_gt_pipeline:in_imag_pl_d[0][10].ACLR
reset => \generate_delay_gt_pipeline:in_imag_pl_d[0][11].ACLR
reset => \generate_delay_gt_pipeline:in_imag_pl_d[1][0].ACLR
reset => \generate_delay_gt_pipeline:in_imag_pl_d[1][1].ACLR
reset => \generate_delay_gt_pipeline:in_imag_pl_d[1][2].ACLR
reset => \generate_delay_gt_pipeline:in_imag_pl_d[1][3].ACLR
reset => \generate_delay_gt_pipeline:in_imag_pl_d[1][4].ACLR
reset => \generate_delay_gt_pipeline:in_imag_pl_d[1][5].ACLR
reset => \generate_delay_gt_pipeline:in_imag_pl_d[1][6].ACLR
reset => \generate_delay_gt_pipeline:in_imag_pl_d[1][7].ACLR
reset => \generate_delay_gt_pipeline:in_imag_pl_d[1][8].ACLR
reset => \generate_delay_gt_pipeline:in_imag_pl_d[1][9].ACLR
reset => \generate_delay_gt_pipeline:in_imag_pl_d[1][10].ACLR
reset => \generate_delay_gt_pipeline:in_imag_pl_d[1][11].ACLR
reset => \generate_delay_gt_pipeline:del_in_real_pl_d[0][0].ACLR
reset => \generate_delay_gt_pipeline:del_in_real_pl_d[0][1].ACLR
reset => \generate_delay_gt_pipeline:del_in_real_pl_d[0][2].ACLR
reset => \generate_delay_gt_pipeline:del_in_real_pl_d[0][3].ACLR
reset => \generate_delay_gt_pipeline:del_in_real_pl_d[0][4].ACLR
reset => \generate_delay_gt_pipeline:del_in_real_pl_d[0][5].ACLR
reset => \generate_delay_gt_pipeline:del_in_real_pl_d[0][6].ACLR
reset => \generate_delay_gt_pipeline:del_in_real_pl_d[0][7].ACLR
reset => \generate_delay_gt_pipeline:del_in_real_pl_d[0][8].ACLR
reset => \generate_delay_gt_pipeline:del_in_real_pl_d[0][9].ACLR
reset => \generate_delay_gt_pipeline:del_in_real_pl_d[0][10].ACLR
reset => \generate_delay_gt_pipeline:del_in_real_pl_d[0][11].ACLR
reset => \generate_delay_gt_pipeline:del_in_real_pl_d[0][12].ACLR
reset => \generate_delay_gt_pipeline:del_in_real_pl_d[1][0].ACLR
reset => \generate_delay_gt_pipeline:del_in_real_pl_d[1][1].ACLR
reset => \generate_delay_gt_pipeline:del_in_real_pl_d[1][2].ACLR
reset => \generate_delay_gt_pipeline:del_in_real_pl_d[1][3].ACLR
reset => \generate_delay_gt_pipeline:del_in_real_pl_d[1][4].ACLR
reset => \generate_delay_gt_pipeline:del_in_real_pl_d[1][5].ACLR
reset => \generate_delay_gt_pipeline:del_in_real_pl_d[1][6].ACLR
reset => \generate_delay_gt_pipeline:del_in_real_pl_d[1][7].ACLR
reset => \generate_delay_gt_pipeline:del_in_real_pl_d[1][8].ACLR
reset => \generate_delay_gt_pipeline:del_in_real_pl_d[1][9].ACLR
reset => \generate_delay_gt_pipeline:del_in_real_pl_d[1][10].ACLR
reset => \generate_delay_gt_pipeline:del_in_real_pl_d[1][11].ACLR
reset => \generate_delay_gt_pipeline:del_in_real_pl_d[1][12].ACLR
reset => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][0].ACLR
reset => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][1].ACLR
reset => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][2].ACLR
reset => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][3].ACLR
reset => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][4].ACLR
reset => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][5].ACLR
reset => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][6].ACLR
reset => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][7].ACLR
reset => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][8].ACLR
reset => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][9].ACLR
reset => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][10].ACLR
reset => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][11].ACLR
reset => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][12].ACLR
reset => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][0].ACLR
reset => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][1].ACLR
reset => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][2].ACLR
reset => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][3].ACLR
reset => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][4].ACLR
reset => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][5].ACLR
reset => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][6].ACLR
reset => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][7].ACLR
reset => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][8].ACLR
reset => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][9].ACLR
reset => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][10].ACLR
reset => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][11].ACLR
reset => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][12].ACLR
reset => cmm_control_d.ACLR
reset => t_sel_d.ACLR
reset => s_sel_d[0].ACLR
reset => s_sel_d[1].ACLR
reset => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:del_in_imag_comp_inst.reset
reset => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:in_real_comp_inst.reset
reset => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:in_imag_comp_inst.reset
reset => auk_dspip_r22sdf_bf_control:bf_control_inst.reset
enable => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:del_in_real_comp_inst.clken
enable => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:del_in_imag_comp_inst.clken
enable => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:in_real_comp_inst.clken
enable => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:in_imag_comp_inst.clken
enable => auk_dspip_r22sdf_bf_control:bf_control_inst.enable
enable => s_sel_d[1].ENA
enable => s_sel_d[0].ENA
enable => t_sel_d.ENA
enable => cmm_control_d.ENA
enable => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][12].ENA
enable => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][11].ENA
enable => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][10].ENA
enable => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][9].ENA
enable => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][8].ENA
enable => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][7].ENA
enable => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][6].ENA
enable => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][5].ENA
enable => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][4].ENA
enable => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][3].ENA
enable => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][2].ENA
enable => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][1].ENA
enable => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][0].ENA
enable => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][12].ENA
enable => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][11].ENA
enable => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][10].ENA
enable => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][9].ENA
enable => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][8].ENA
enable => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][7].ENA
enable => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][6].ENA
enable => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][5].ENA
enable => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][4].ENA
enable => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][3].ENA
enable => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][2].ENA
enable => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][1].ENA
enable => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][0].ENA
enable => \generate_delay_gt_pipeline:del_in_real_pl_d[1][12].ENA
enable => \generate_delay_gt_pipeline:del_in_real_pl_d[1][11].ENA
enable => \generate_delay_gt_pipeline:del_in_real_pl_d[1][10].ENA
enable => \generate_delay_gt_pipeline:del_in_real_pl_d[1][9].ENA
enable => \generate_delay_gt_pipeline:del_in_real_pl_d[1][8].ENA
enable => \generate_delay_gt_pipeline:del_in_real_pl_d[1][7].ENA
enable => \generate_delay_gt_pipeline:del_in_real_pl_d[1][6].ENA
enable => \generate_delay_gt_pipeline:del_in_real_pl_d[1][5].ENA
enable => \generate_delay_gt_pipeline:del_in_real_pl_d[1][4].ENA
enable => \generate_delay_gt_pipeline:del_in_real_pl_d[1][3].ENA
enable => \generate_delay_gt_pipeline:del_in_real_pl_d[1][2].ENA
enable => \generate_delay_gt_pipeline:del_in_real_pl_d[1][1].ENA
enable => \generate_delay_gt_pipeline:del_in_real_pl_d[1][0].ENA
enable => \generate_delay_gt_pipeline:del_in_real_pl_d[0][12].ENA
enable => \generate_delay_gt_pipeline:del_in_real_pl_d[0][11].ENA
enable => \generate_delay_gt_pipeline:del_in_real_pl_d[0][10].ENA
enable => \generate_delay_gt_pipeline:del_in_real_pl_d[0][9].ENA
enable => \generate_delay_gt_pipeline:del_in_real_pl_d[0][8].ENA
enable => \generate_delay_gt_pipeline:del_in_real_pl_d[0][7].ENA
enable => \generate_delay_gt_pipeline:del_in_real_pl_d[0][6].ENA
enable => \generate_delay_gt_pipeline:del_in_real_pl_d[0][5].ENA
enable => \generate_delay_gt_pipeline:del_in_real_pl_d[0][4].ENA
enable => \generate_delay_gt_pipeline:del_in_real_pl_d[0][3].ENA
enable => \generate_delay_gt_pipeline:del_in_real_pl_d[0][2].ENA
enable => \generate_delay_gt_pipeline:del_in_real_pl_d[0][1].ENA
enable => \generate_delay_gt_pipeline:del_in_real_pl_d[0][0].ENA
enable => \generate_delay_gt_pipeline:in_imag_pl_d[1][11].ENA
enable => \generate_delay_gt_pipeline:in_imag_pl_d[1][10].ENA
enable => \generate_delay_gt_pipeline:in_imag_pl_d[1][9].ENA
enable => \generate_delay_gt_pipeline:in_imag_pl_d[1][8].ENA
enable => \generate_delay_gt_pipeline:in_imag_pl_d[1][7].ENA
enable => \generate_delay_gt_pipeline:in_imag_pl_d[1][6].ENA
enable => \generate_delay_gt_pipeline:in_imag_pl_d[1][5].ENA
enable => \generate_delay_gt_pipeline:in_imag_pl_d[1][4].ENA
enable => \generate_delay_gt_pipeline:in_imag_pl_d[1][3].ENA
enable => \generate_delay_gt_pipeline:in_imag_pl_d[1][2].ENA
enable => \generate_delay_gt_pipeline:in_imag_pl_d[1][1].ENA
enable => \generate_delay_gt_pipeline:in_imag_pl_d[1][0].ENA
enable => \generate_delay_gt_pipeline:in_imag_pl_d[0][11].ENA
enable => \generate_delay_gt_pipeline:in_imag_pl_d[0][10].ENA
enable => \generate_delay_gt_pipeline:in_imag_pl_d[0][9].ENA
enable => \generate_delay_gt_pipeline:in_imag_pl_d[0][8].ENA
enable => \generate_delay_gt_pipeline:in_imag_pl_d[0][7].ENA
enable => \generate_delay_gt_pipeline:in_imag_pl_d[0][6].ENA
enable => \generate_delay_gt_pipeline:in_imag_pl_d[0][5].ENA
enable => \generate_delay_gt_pipeline:in_imag_pl_d[0][4].ENA
enable => \generate_delay_gt_pipeline:in_imag_pl_d[0][3].ENA
enable => \generate_delay_gt_pipeline:in_imag_pl_d[0][2].ENA
enable => \generate_delay_gt_pipeline:in_imag_pl_d[0][1].ENA
enable => \generate_delay_gt_pipeline:in_imag_pl_d[0][0].ENA
enable => \generate_delay_gt_pipeline:in_real_pl_d[1][11].ENA
enable => \generate_delay_gt_pipeline:in_real_pl_d[1][10].ENA
enable => \generate_delay_gt_pipeline:in_real_pl_d[1][9].ENA
enable => \generate_delay_gt_pipeline:in_real_pl_d[1][8].ENA
enable => \generate_delay_gt_pipeline:in_real_pl_d[1][7].ENA
enable => \generate_delay_gt_pipeline:in_real_pl_d[1][6].ENA
enable => \generate_delay_gt_pipeline:in_real_pl_d[1][5].ENA
enable => \generate_delay_gt_pipeline:in_real_pl_d[1][4].ENA
enable => \generate_delay_gt_pipeline:in_real_pl_d[1][3].ENA
enable => \generate_delay_gt_pipeline:in_real_pl_d[1][2].ENA
enable => \generate_delay_gt_pipeline:in_real_pl_d[1][1].ENA
enable => \generate_delay_gt_pipeline:in_real_pl_d[1][0].ENA
enable => \generate_delay_gt_pipeline:in_real_pl_d[0][11].ENA
enable => \generate_delay_gt_pipeline:in_real_pl_d[0][10].ENA
enable => \generate_delay_gt_pipeline:in_real_pl_d[0][9].ENA
enable => \generate_delay_gt_pipeline:in_real_pl_d[0][8].ENA
enable => \generate_delay_gt_pipeline:in_real_pl_d[0][7].ENA
enable => \generate_delay_gt_pipeline:in_real_pl_d[0][6].ENA
enable => \generate_delay_gt_pipeline:in_real_pl_d[0][5].ENA
enable => \generate_delay_gt_pipeline:in_real_pl_d[0][4].ENA
enable => \generate_delay_gt_pipeline:in_real_pl_d[0][3].ENA
enable => \generate_delay_gt_pipeline:in_real_pl_d[0][2].ENA
enable => \generate_delay_gt_pipeline:in_real_pl_d[0][1].ENA
enable => \generate_delay_gt_pipeline:in_real_pl_d[0][0].ENA
enable => out_real[12]~reg0.ENA
enable => out_real[11]~reg0.ENA
enable => out_real[10]~reg0.ENA
enable => out_real[9]~reg0.ENA
enable => out_real[8]~reg0.ENA
enable => out_real[7]~reg0.ENA
enable => out_real[6]~reg0.ENA
enable => out_real[5]~reg0.ENA
enable => out_real[4]~reg0.ENA
enable => out_real[3]~reg0.ENA
enable => out_real[2]~reg0.ENA
enable => out_real[1]~reg0.ENA
enable => out_real[0]~reg0.ENA
enable => out_imag[12]~reg0.ENA
enable => out_imag[11]~reg0.ENA
enable => out_imag[10]~reg0.ENA
enable => out_imag[9]~reg0.ENA
enable => out_imag[8]~reg0.ENA
enable => out_imag[7]~reg0.ENA
enable => out_imag[6]~reg0.ENA
enable => out_imag[5]~reg0.ENA
enable => out_imag[4]~reg0.ENA
enable => out_imag[3]~reg0.ENA
enable => out_imag[2]~reg0.ENA
enable => out_imag[1]~reg0.ENA
enable => out_imag[0]~reg0.ENA
enable => out_valid_d[1].ENA
enable => out_valid_d[0].ENA
enable => out_valid~reg0.ENA
enable => out_inverse_d[0].ENA
enable => out_sop_d[0].ENA
enable => out_eop_d[0].ENA
enable => out_inverse~reg0.ENA
enable => out_sop~reg0.ENA
enable => out_eop~reg0.ENA
in_radix_2 => auk_dspip_r22sdf_bf_control:bf_control_inst.in_radix_2
in_sel => ~NO_FANOUT~
in_fftpts[0] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[0]
in_fftpts[1] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[1]
in_fftpts[2] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[2]
in_fftpts[3] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[3]
in_fftpts[4] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[4]
in_fftpts[5] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[5]
in_fftpts[6] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[6]
in_fftpts[7] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[7]
in_control[0] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[0]
in_control[1] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[1]
in_control[2] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[2]
in_control[3] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[3]
in_control[4] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[4]
in_control[5] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[5]
in_control[6] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[6]
out_control[0] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[0]
out_control[1] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[1]
out_control[2] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[2]
out_control[3] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[3]
out_control[4] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[4]
out_control[5] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[5]
out_control[6] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[6]
in_inverse => auk_dspip_r22sdf_bf_control:bf_control_inst.in_inverse
in_sop => auk_dspip_r22sdf_bf_control:bf_control_inst.in_sop
in_eop => auk_dspip_r22sdf_bf_control:bf_control_inst.in_eop
in_valid => auk_dspip_r22sdf_bf_control:bf_control_inst.in_valid
in_real[0] => in_real_cmm[0].DATAB
in_real[0] => in_imag_cmm[0].DATAA
in_real[1] => in_real_cmm[1].DATAB
in_real[1] => in_imag_cmm[1].DATAA
in_real[2] => in_real_cmm[2].DATAB
in_real[2] => in_imag_cmm[2].DATAA
in_real[3] => in_real_cmm[3].DATAB
in_real[3] => in_imag_cmm[3].DATAA
in_real[4] => in_real_cmm[4].DATAB
in_real[4] => in_imag_cmm[4].DATAA
in_real[5] => in_real_cmm[5].DATAB
in_real[5] => in_imag_cmm[5].DATAA
in_real[6] => in_real_cmm[6].DATAB
in_real[6] => in_imag_cmm[6].DATAA
in_real[7] => in_real_cmm[7].DATAB
in_real[7] => in_imag_cmm[7].DATAA
in_real[8] => in_real_cmm[8].DATAB
in_real[8] => in_imag_cmm[8].DATAA
in_real[9] => in_real_cmm[9].DATAB
in_real[9] => in_imag_cmm[9].DATAA
in_real[10] => in_real_cmm[10].DATAB
in_real[10] => in_imag_cmm[10].DATAA
in_real[11] => in_real_cmm[11].DATAB
in_real[11] => in_imag_cmm[11].DATAA
in_imag[0] => in_real_cmm[0].DATAA
in_imag[0] => in_imag_cmm[0].DATAB
in_imag[1] => in_real_cmm[1].DATAA
in_imag[1] => in_imag_cmm[1].DATAB
in_imag[2] => in_real_cmm[2].DATAA
in_imag[2] => in_imag_cmm[2].DATAB
in_imag[3] => in_real_cmm[3].DATAA
in_imag[3] => in_imag_cmm[3].DATAB
in_imag[4] => in_real_cmm[4].DATAA
in_imag[4] => in_imag_cmm[4].DATAB
in_imag[5] => in_real_cmm[5].DATAA
in_imag[5] => in_imag_cmm[5].DATAB
in_imag[6] => in_real_cmm[6].DATAA
in_imag[6] => in_imag_cmm[6].DATAB
in_imag[7] => in_real_cmm[7].DATAA
in_imag[7] => in_imag_cmm[7].DATAB
in_imag[8] => in_real_cmm[8].DATAA
in_imag[8] => in_imag_cmm[8].DATAB
in_imag[9] => in_real_cmm[9].DATAA
in_imag[9] => in_imag_cmm[9].DATAB
in_imag[10] => in_real_cmm[10].DATAA
in_imag[10] => in_imag_cmm[10].DATAB
in_imag[11] => in_real_cmm[11].DATAA
in_imag[11] => in_imag_cmm[11].DATAB
del_in_real[0] => \generate_delay_gt_pipeline:del_in_real_pl_d[0][0].DATAIN
del_in_real[1] => \generate_delay_gt_pipeline:del_in_real_pl_d[0][1].DATAIN
del_in_real[2] => \generate_delay_gt_pipeline:del_in_real_pl_d[0][2].DATAIN
del_in_real[3] => \generate_delay_gt_pipeline:del_in_real_pl_d[0][3].DATAIN
del_in_real[4] => \generate_delay_gt_pipeline:del_in_real_pl_d[0][4].DATAIN
del_in_real[5] => \generate_delay_gt_pipeline:del_in_real_pl_d[0][5].DATAIN
del_in_real[6] => \generate_delay_gt_pipeline:del_in_real_pl_d[0][6].DATAIN
del_in_real[7] => \generate_delay_gt_pipeline:del_in_real_pl_d[0][7].DATAIN
del_in_real[8] => \generate_delay_gt_pipeline:del_in_real_pl_d[0][8].DATAIN
del_in_real[9] => \generate_delay_gt_pipeline:del_in_real_pl_d[0][9].DATAIN
del_in_real[10] => \generate_delay_gt_pipeline:del_in_real_pl_d[0][10].DATAIN
del_in_real[11] => \generate_delay_gt_pipeline:del_in_real_pl_d[0][11].DATAIN
del_in_real[12] => \generate_delay_gt_pipeline:del_in_real_pl_d[0][12].DATAIN
del_in_imag[0] => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][0].DATAIN
del_in_imag[1] => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][1].DATAIN
del_in_imag[2] => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][2].DATAIN
del_in_imag[3] => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][3].DATAIN
del_in_imag[4] => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][4].DATAIN
del_in_imag[5] => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][5].DATAIN
del_in_imag[6] => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][6].DATAIN
del_in_imag[7] => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][7].DATAIN
del_in_imag[8] => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][8].DATAIN
del_in_imag[9] => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][9].DATAIN
del_in_imag[10] => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][10].DATAIN
del_in_imag[11] => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][11].DATAIN
del_in_imag[12] => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][12].DATAIN
out_real[0] <= out_real[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[1] <= out_real[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[2] <= out_real[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[3] <= out_real[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[4] <= out_real[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[5] <= out_real[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[6] <= out_real[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[7] <= out_real[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[8] <= out_real[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[9] <= out_real[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[10] <= out_real[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[11] <= out_real[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[12] <= out_real[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[0] <= out_imag[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[1] <= out_imag[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[2] <= out_imag[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[3] <= out_imag[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[4] <= out_imag[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[5] <= out_imag[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[6] <= out_imag[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[7] <= out_imag[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[8] <= out_imag[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[9] <= out_imag[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[10] <= out_imag[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[11] <= out_imag[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[12] <= out_imag[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[0] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[1] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[2] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[3] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[4] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[5] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[6] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[7] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[8] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[9] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[10] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[11] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[12] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[0] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[1] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[2] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[3] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[4] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[5] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[6] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[7] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[8] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[9] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[10] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[11] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[12] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
out_inverse <= out_inverse~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_sop <= out_sop~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_eop <= out_eop~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_valid <= out_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst
clk => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.CLOCK
reset => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.ACLR
clken => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.CLKEN
add => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.ADD_SUB
dataa[0] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[0]
dataa[1] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[1]
dataa[2] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[2]
dataa[3] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[3]
dataa[4] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[4]
dataa[5] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[5]
dataa[6] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[6]
dataa[7] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[7]
dataa[8] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[8]
dataa[9] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[9]
dataa[10] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[10]
dataa[11] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[11]
dataa[12] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[12]
datab[0] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[0]
datab[1] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[1]
datab[2] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[2]
datab[3] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[3]
datab[4] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[4]
datab[5] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[5]
datab[6] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[6]
datab[7] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[7]
datab[8] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[8]
datab[9] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[9]
datab[10] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[10]
datab[11] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[11]
datab[12] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[12]
result[0] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[0]
result[1] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[1]
result[2] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[2]
result[3] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[3]
result[4] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[4]
result[5] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[5]
result[6] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[6]
result[7] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[7]
result[8] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[8]
result[9] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[9]
result[10] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[10]
result[11] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[11]
result[12] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[12]


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst|LPM_ADD_SUB:\gen_pipeline:lpm_add_sub_component
dataa[0] => add_sub_dej:auto_generated.dataa[0]
dataa[1] => add_sub_dej:auto_generated.dataa[1]
dataa[2] => add_sub_dej:auto_generated.dataa[2]
dataa[3] => add_sub_dej:auto_generated.dataa[3]
dataa[4] => add_sub_dej:auto_generated.dataa[4]
dataa[5] => add_sub_dej:auto_generated.dataa[5]
dataa[6] => add_sub_dej:auto_generated.dataa[6]
dataa[7] => add_sub_dej:auto_generated.dataa[7]
dataa[8] => add_sub_dej:auto_generated.dataa[8]
dataa[9] => add_sub_dej:auto_generated.dataa[9]
dataa[10] => add_sub_dej:auto_generated.dataa[10]
dataa[11] => add_sub_dej:auto_generated.dataa[11]
dataa[12] => add_sub_dej:auto_generated.dataa[12]
datab[0] => add_sub_dej:auto_generated.datab[0]
datab[1] => add_sub_dej:auto_generated.datab[1]
datab[2] => add_sub_dej:auto_generated.datab[2]
datab[3] => add_sub_dej:auto_generated.datab[3]
datab[4] => add_sub_dej:auto_generated.datab[4]
datab[5] => add_sub_dej:auto_generated.datab[5]
datab[6] => add_sub_dej:auto_generated.datab[6]
datab[7] => add_sub_dej:auto_generated.datab[7]
datab[8] => add_sub_dej:auto_generated.datab[8]
datab[9] => add_sub_dej:auto_generated.datab[9]
datab[10] => add_sub_dej:auto_generated.datab[10]
datab[11] => add_sub_dej:auto_generated.datab[11]
datab[12] => add_sub_dej:auto_generated.datab[12]
cin => ~NO_FANOUT~
add_sub => add_sub_dej:auto_generated.add_sub
clock => add_sub_dej:auto_generated.clock
aclr => add_sub_dej:auto_generated.aclr
clken => add_sub_dej:auto_generated.clken
result[0] <= add_sub_dej:auto_generated.result[0]
result[1] <= add_sub_dej:auto_generated.result[1]
result[2] <= add_sub_dej:auto_generated.result[2]
result[3] <= add_sub_dej:auto_generated.result[3]
result[4] <= add_sub_dej:auto_generated.result[4]
result[5] <= add_sub_dej:auto_generated.result[5]
result[6] <= add_sub_dej:auto_generated.result[6]
result[7] <= add_sub_dej:auto_generated.result[7]
result[8] <= add_sub_dej:auto_generated.result[8]
result[9] <= add_sub_dej:auto_generated.result[9]
result[10] <= add_sub_dej:auto_generated.result[10]
result[11] <= add_sub_dej:auto_generated.result[11]
result[12] <= add_sub_dej:auto_generated.result[12]
cout <= <GND>
overflow <= <GND>


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst|LPM_ADD_SUB:\gen_pipeline:lpm_add_sub_component|add_sub_dej:auto_generated
aclr => pipeline_dffe[12].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN24
dataa[1] => op_1.IN22
dataa[2] => op_1.IN20
dataa[3] => op_1.IN18
dataa[4] => op_1.IN16
dataa[5] => op_1.IN14
dataa[6] => op_1.IN12
dataa[7] => op_1.IN10
dataa[8] => op_1.IN8
dataa[9] => op_1.IN6
dataa[10] => op_1.IN4
dataa[11] => op_1.IN2
dataa[12] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_imag_comp_inst
clk => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.CLOCK
reset => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.ACLR
clken => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.CLKEN
add => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.ADD_SUB
dataa[0] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[0]
dataa[1] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[1]
dataa[2] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[2]
dataa[3] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[3]
dataa[4] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[4]
dataa[5] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[5]
dataa[6] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[6]
dataa[7] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[7]
dataa[8] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[8]
dataa[9] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[9]
dataa[10] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[10]
dataa[11] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[11]
dataa[12] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[12]
datab[0] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[0]
datab[1] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[1]
datab[2] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[2]
datab[3] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[3]
datab[4] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[4]
datab[5] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[5]
datab[6] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[6]
datab[7] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[7]
datab[8] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[8]
datab[9] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[9]
datab[10] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[10]
datab[11] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[11]
datab[12] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[12]
result[0] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[0]
result[1] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[1]
result[2] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[2]
result[3] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[3]
result[4] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[4]
result[5] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[5]
result[6] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[6]
result[7] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[7]
result[8] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[8]
result[9] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[9]
result[10] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[10]
result[11] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[11]
result[12] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[12]


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_imag_comp_inst|LPM_ADD_SUB:\gen_pipeline:lpm_add_sub_component
dataa[0] => add_sub_dej:auto_generated.dataa[0]
dataa[1] => add_sub_dej:auto_generated.dataa[1]
dataa[2] => add_sub_dej:auto_generated.dataa[2]
dataa[3] => add_sub_dej:auto_generated.dataa[3]
dataa[4] => add_sub_dej:auto_generated.dataa[4]
dataa[5] => add_sub_dej:auto_generated.dataa[5]
dataa[6] => add_sub_dej:auto_generated.dataa[6]
dataa[7] => add_sub_dej:auto_generated.dataa[7]
dataa[8] => add_sub_dej:auto_generated.dataa[8]
dataa[9] => add_sub_dej:auto_generated.dataa[9]
dataa[10] => add_sub_dej:auto_generated.dataa[10]
dataa[11] => add_sub_dej:auto_generated.dataa[11]
dataa[12] => add_sub_dej:auto_generated.dataa[12]
datab[0] => add_sub_dej:auto_generated.datab[0]
datab[1] => add_sub_dej:auto_generated.datab[1]
datab[2] => add_sub_dej:auto_generated.datab[2]
datab[3] => add_sub_dej:auto_generated.datab[3]
datab[4] => add_sub_dej:auto_generated.datab[4]
datab[5] => add_sub_dej:auto_generated.datab[5]
datab[6] => add_sub_dej:auto_generated.datab[6]
datab[7] => add_sub_dej:auto_generated.datab[7]
datab[8] => add_sub_dej:auto_generated.datab[8]
datab[9] => add_sub_dej:auto_generated.datab[9]
datab[10] => add_sub_dej:auto_generated.datab[10]
datab[11] => add_sub_dej:auto_generated.datab[11]
datab[12] => add_sub_dej:auto_generated.datab[12]
cin => ~NO_FANOUT~
add_sub => add_sub_dej:auto_generated.add_sub
clock => add_sub_dej:auto_generated.clock
aclr => add_sub_dej:auto_generated.aclr
clken => add_sub_dej:auto_generated.clken
result[0] <= add_sub_dej:auto_generated.result[0]
result[1] <= add_sub_dej:auto_generated.result[1]
result[2] <= add_sub_dej:auto_generated.result[2]
result[3] <= add_sub_dej:auto_generated.result[3]
result[4] <= add_sub_dej:auto_generated.result[4]
result[5] <= add_sub_dej:auto_generated.result[5]
result[6] <= add_sub_dej:auto_generated.result[6]
result[7] <= add_sub_dej:auto_generated.result[7]
result[8] <= add_sub_dej:auto_generated.result[8]
result[9] <= add_sub_dej:auto_generated.result[9]
result[10] <= add_sub_dej:auto_generated.result[10]
result[11] <= add_sub_dej:auto_generated.result[11]
result[12] <= add_sub_dej:auto_generated.result[12]
cout <= <GND>
overflow <= <GND>


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_imag_comp_inst|LPM_ADD_SUB:\gen_pipeline:lpm_add_sub_component|add_sub_dej:auto_generated
aclr => pipeline_dffe[12].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN24
dataa[1] => op_1.IN22
dataa[2] => op_1.IN20
dataa[3] => op_1.IN18
dataa[4] => op_1.IN16
dataa[5] => op_1.IN14
dataa[6] => op_1.IN12
dataa[7] => op_1.IN10
dataa[8] => op_1.IN8
dataa[9] => op_1.IN6
dataa[10] => op_1.IN4
dataa[11] => op_1.IN2
dataa[12] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_real_comp_inst
clk => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.CLOCK
reset => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.ACLR
clken => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.CLKEN
add => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.ADD_SUB
dataa[0] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[0]
dataa[1] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[1]
dataa[2] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[2]
dataa[3] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[3]
dataa[4] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[4]
dataa[5] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[5]
dataa[6] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[6]
dataa[7] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[7]
dataa[8] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[8]
dataa[9] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[9]
dataa[10] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[10]
dataa[11] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[11]
dataa[12] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[12]
datab[0] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[0]
datab[1] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[1]
datab[2] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[2]
datab[3] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[3]
datab[4] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[4]
datab[5] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[5]
datab[6] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[6]
datab[7] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[7]
datab[8] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[8]
datab[9] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[9]
datab[10] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[10]
datab[11] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[11]
datab[12] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[12]
result[0] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[0]
result[1] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[1]
result[2] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[2]
result[3] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[3]
result[4] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[4]
result[5] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[5]
result[6] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[6]
result[7] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[7]
result[8] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[8]
result[9] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[9]
result[10] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[10]
result[11] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[11]
result[12] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[12]


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_real_comp_inst|LPM_ADD_SUB:\gen_pipeline:lpm_add_sub_component
dataa[0] => add_sub_dej:auto_generated.dataa[0]
dataa[1] => add_sub_dej:auto_generated.dataa[1]
dataa[2] => add_sub_dej:auto_generated.dataa[2]
dataa[3] => add_sub_dej:auto_generated.dataa[3]
dataa[4] => add_sub_dej:auto_generated.dataa[4]
dataa[5] => add_sub_dej:auto_generated.dataa[5]
dataa[6] => add_sub_dej:auto_generated.dataa[6]
dataa[7] => add_sub_dej:auto_generated.dataa[7]
dataa[8] => add_sub_dej:auto_generated.dataa[8]
dataa[9] => add_sub_dej:auto_generated.dataa[9]
dataa[10] => add_sub_dej:auto_generated.dataa[10]
dataa[11] => add_sub_dej:auto_generated.dataa[11]
dataa[12] => add_sub_dej:auto_generated.dataa[12]
datab[0] => add_sub_dej:auto_generated.datab[0]
datab[1] => add_sub_dej:auto_generated.datab[1]
datab[2] => add_sub_dej:auto_generated.datab[2]
datab[3] => add_sub_dej:auto_generated.datab[3]
datab[4] => add_sub_dej:auto_generated.datab[4]
datab[5] => add_sub_dej:auto_generated.datab[5]
datab[6] => add_sub_dej:auto_generated.datab[6]
datab[7] => add_sub_dej:auto_generated.datab[7]
datab[8] => add_sub_dej:auto_generated.datab[8]
datab[9] => add_sub_dej:auto_generated.datab[9]
datab[10] => add_sub_dej:auto_generated.datab[10]
datab[11] => add_sub_dej:auto_generated.datab[11]
datab[12] => add_sub_dej:auto_generated.datab[12]
cin => ~NO_FANOUT~
add_sub => add_sub_dej:auto_generated.add_sub
clock => add_sub_dej:auto_generated.clock
aclr => add_sub_dej:auto_generated.aclr
clken => add_sub_dej:auto_generated.clken
result[0] <= add_sub_dej:auto_generated.result[0]
result[1] <= add_sub_dej:auto_generated.result[1]
result[2] <= add_sub_dej:auto_generated.result[2]
result[3] <= add_sub_dej:auto_generated.result[3]
result[4] <= add_sub_dej:auto_generated.result[4]
result[5] <= add_sub_dej:auto_generated.result[5]
result[6] <= add_sub_dej:auto_generated.result[6]
result[7] <= add_sub_dej:auto_generated.result[7]
result[8] <= add_sub_dej:auto_generated.result[8]
result[9] <= add_sub_dej:auto_generated.result[9]
result[10] <= add_sub_dej:auto_generated.result[10]
result[11] <= add_sub_dej:auto_generated.result[11]
result[12] <= add_sub_dej:auto_generated.result[12]
cout <= <GND>
overflow <= <GND>


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_real_comp_inst|LPM_ADD_SUB:\gen_pipeline:lpm_add_sub_component|add_sub_dej:auto_generated
aclr => pipeline_dffe[12].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN24
dataa[1] => op_1.IN22
dataa[2] => op_1.IN20
dataa[3] => op_1.IN18
dataa[4] => op_1.IN16
dataa[5] => op_1.IN14
dataa[6] => op_1.IN12
dataa[7] => op_1.IN10
dataa[8] => op_1.IN8
dataa[9] => op_1.IN6
dataa[10] => op_1.IN4
dataa[11] => op_1.IN2
dataa[12] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_imag_comp_inst
clk => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.CLOCK
reset => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.ACLR
clken => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.CLKEN
add => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.ADD_SUB
dataa[0] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[0]
dataa[1] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[1]
dataa[2] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[2]
dataa[3] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[3]
dataa[4] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[4]
dataa[5] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[5]
dataa[6] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[6]
dataa[7] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[7]
dataa[8] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[8]
dataa[9] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[9]
dataa[10] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[10]
dataa[11] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[11]
dataa[12] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[12]
datab[0] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[0]
datab[1] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[1]
datab[2] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[2]
datab[3] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[3]
datab[4] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[4]
datab[5] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[5]
datab[6] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[6]
datab[7] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[7]
datab[8] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[8]
datab[9] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[9]
datab[10] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[10]
datab[11] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[11]
datab[12] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[12]
result[0] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[0]
result[1] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[1]
result[2] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[2]
result[3] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[3]
result[4] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[4]
result[5] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[5]
result[6] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[6]
result[7] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[7]
result[8] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[8]
result[9] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[9]
result[10] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[10]
result[11] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[11]
result[12] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[12]


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_imag_comp_inst|LPM_ADD_SUB:\gen_pipeline:lpm_add_sub_component
dataa[0] => add_sub_dej:auto_generated.dataa[0]
dataa[1] => add_sub_dej:auto_generated.dataa[1]
dataa[2] => add_sub_dej:auto_generated.dataa[2]
dataa[3] => add_sub_dej:auto_generated.dataa[3]
dataa[4] => add_sub_dej:auto_generated.dataa[4]
dataa[5] => add_sub_dej:auto_generated.dataa[5]
dataa[6] => add_sub_dej:auto_generated.dataa[6]
dataa[7] => add_sub_dej:auto_generated.dataa[7]
dataa[8] => add_sub_dej:auto_generated.dataa[8]
dataa[9] => add_sub_dej:auto_generated.dataa[9]
dataa[10] => add_sub_dej:auto_generated.dataa[10]
dataa[11] => add_sub_dej:auto_generated.dataa[11]
dataa[12] => add_sub_dej:auto_generated.dataa[12]
datab[0] => add_sub_dej:auto_generated.datab[0]
datab[1] => add_sub_dej:auto_generated.datab[1]
datab[2] => add_sub_dej:auto_generated.datab[2]
datab[3] => add_sub_dej:auto_generated.datab[3]
datab[4] => add_sub_dej:auto_generated.datab[4]
datab[5] => add_sub_dej:auto_generated.datab[5]
datab[6] => add_sub_dej:auto_generated.datab[6]
datab[7] => add_sub_dej:auto_generated.datab[7]
datab[8] => add_sub_dej:auto_generated.datab[8]
datab[9] => add_sub_dej:auto_generated.datab[9]
datab[10] => add_sub_dej:auto_generated.datab[10]
datab[11] => add_sub_dej:auto_generated.datab[11]
datab[12] => add_sub_dej:auto_generated.datab[12]
cin => ~NO_FANOUT~
add_sub => add_sub_dej:auto_generated.add_sub
clock => add_sub_dej:auto_generated.clock
aclr => add_sub_dej:auto_generated.aclr
clken => add_sub_dej:auto_generated.clken
result[0] <= add_sub_dej:auto_generated.result[0]
result[1] <= add_sub_dej:auto_generated.result[1]
result[2] <= add_sub_dej:auto_generated.result[2]
result[3] <= add_sub_dej:auto_generated.result[3]
result[4] <= add_sub_dej:auto_generated.result[4]
result[5] <= add_sub_dej:auto_generated.result[5]
result[6] <= add_sub_dej:auto_generated.result[6]
result[7] <= add_sub_dej:auto_generated.result[7]
result[8] <= add_sub_dej:auto_generated.result[8]
result[9] <= add_sub_dej:auto_generated.result[9]
result[10] <= add_sub_dej:auto_generated.result[10]
result[11] <= add_sub_dej:auto_generated.result[11]
result[12] <= add_sub_dej:auto_generated.result[12]
cout <= <GND>
overflow <= <GND>


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_imag_comp_inst|LPM_ADD_SUB:\gen_pipeline:lpm_add_sub_component|add_sub_dej:auto_generated
aclr => pipeline_dffe[12].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN24
dataa[1] => op_1.IN22
dataa[2] => op_1.IN20
dataa[3] => op_1.IN18
dataa[4] => op_1.IN16
dataa[5] => op_1.IN14
dataa[6] => op_1.IN12
dataa[7] => op_1.IN10
dataa[8] => op_1.IN8
dataa[9] => op_1.IN6
dataa[10] => op_1.IN4
dataa[11] => op_1.IN2
dataa[12] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst
clk => auk_dspip_r22sdf_counter:bf_counter_inst.clk
clk => out_inverse~reg0.CLK
clk => shift.CLK
clk => out_eop~reg0.CLK
clk => out_sop~reg0.CLK
clk => out_cnt[0].CLK
clk => out_cnt[1].CLK
clk => out_cnt[2].CLK
clk => out_cnt[3].CLK
clk => out_cnt[4].CLK
clk => out_cnt[5].CLK
clk => out_cnt[6].CLK
clk => out_cnt[7].CLK
clk => in_cnt[0].CLK
clk => in_cnt[1].CLK
clk => in_cnt[2].CLK
clk => in_cnt[3].CLK
clk => in_cnt[4].CLK
clk => in_cnt[5].CLK
clk => in_cnt[6].CLK
clk => in_cnt[7].CLK
clk => fftpts_less_one[0].CLK
clk => fftpts_less_one[1].CLK
clk => fftpts_less_one[2].CLK
clk => fftpts_less_one[3].CLK
clk => fftpts_less_one[4].CLK
clk => fftpts_less_one[5].CLK
clk => fftpts_less_one[6].CLK
clk => fftpts_less_one[7].CLK
clk => out_control[0]~reg0.CLK
clk => out_control[1]~reg0.CLK
clk => out_control[2]~reg0.CLK
clk => out_control[3]~reg0.CLK
clk => out_control[4]~reg0.CLK
clk => out_control[5]~reg0.CLK
clk => out_control[6]~reg0.CLK
reset => auk_dspip_r22sdf_counter:bf_counter_inst.reset
reset => out_inverse~reg0.ACLR
reset => shift.ACLR
reset => out_eop~reg0.ACLR
reset => out_sop~reg0.ACLR
reset => out_cnt[0].ACLR
reset => out_cnt[1].ACLR
reset => out_cnt[2].ACLR
reset => out_cnt[3].ACLR
reset => out_cnt[4].ACLR
reset => out_cnt[5].ACLR
reset => out_cnt[6].ACLR
reset => out_cnt[7].ACLR
reset => in_cnt[0].ACLR
reset => in_cnt[1].ACLR
reset => in_cnt[2].ACLR
reset => in_cnt[3].ACLR
reset => in_cnt[4].ACLR
reset => in_cnt[5].ACLR
reset => in_cnt[6].ACLR
reset => in_cnt[7].ACLR
reset => fftpts_less_one[0].ACLR
reset => fftpts_less_one[1].ACLR
reset => fftpts_less_one[2].ACLR
reset => fftpts_less_one[3].ACLR
reset => fftpts_less_one[4].ACLR
reset => fftpts_less_one[5].ACLR
reset => fftpts_less_one[6].ACLR
reset => fftpts_less_one[7].ACLR
reset => out_control[0]~reg0.ACLR
reset => out_control[1]~reg0.ACLR
reset => out_control[2]~reg0.ACLR
reset => out_control[3]~reg0.ACLR
reset => out_control[4]~reg0.ACLR
reset => out_control[5]~reg0.ACLR
reset => out_control[6]~reg0.ACLR
enable => in_cnt_p.IN0
enable => auk_dspip_r22sdf_counter:bf_counter_inst.enable
enable => out_control[6]~reg0.ENA
enable => out_control[5]~reg0.ENA
enable => out_control[4]~reg0.ENA
enable => out_control[3]~reg0.ENA
enable => out_control[2]~reg0.ENA
enable => out_control[1]~reg0.ENA
enable => out_control[0]~reg0.ENA
enable => fftpts_less_one[7].ENA
enable => fftpts_less_one[6].ENA
enable => fftpts_less_one[5].ENA
enable => fftpts_less_one[4].ENA
enable => fftpts_less_one[3].ENA
enable => fftpts_less_one[2].ENA
enable => fftpts_less_one[1].ENA
enable => fftpts_less_one[0].ENA
enable => out_inverse~reg0.ENA
enable => out_cnt[7].ENA
enable => out_cnt[6].ENA
enable => out_cnt[5].ENA
enable => out_cnt[4].ENA
enable => out_cnt[3].ENA
enable => out_cnt[2].ENA
enable => out_cnt[1].ENA
enable => out_cnt[0].ENA
enable => out_sop~reg0.ENA
enable => out_eop~reg0.ENA
enable => shift.ENA
in_fftpts[0] => Add2.IN16
in_fftpts[0] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[0]
in_fftpts[1] => Add2.IN15
in_fftpts[1] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[1]
in_fftpts[2] => Add2.IN14
in_fftpts[2] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[2]
in_fftpts[3] => Add2.IN13
in_fftpts[3] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[3]
in_fftpts[4] => Add2.IN12
in_fftpts[4] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[4]
in_fftpts[5] => Add2.IN11
in_fftpts[5] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[5]
in_fftpts[6] => Add2.IN10
in_fftpts[6] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[6]
in_fftpts[7] => Add2.IN9
in_fftpts[7] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[7]
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => auk_dspip_r22sdf_counter:bf_counter_inst.in_radix_2
in_radix_2 => Add0.IN5
in_radix_2 => Add1.IN6
in_radix_2 => Equal1.IN6
in_radix_2 => LessThan0.IN7
in_radix_2 => Add0.IN12
in_radix_2 => Add1.IN14
in_radix_2 => Equal1.IN15
in_radix_2 => LessThan0.IN8
s_s => out_valid.IN1
in_valid => in_cnt_p.IN1
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => auk_dspip_r22sdf_counter:bf_counter_inst.in_valid
in_sop => auk_dspip_r22sdf_counter:bf_counter_inst.in_sop
in_eop => auk_dspip_r22sdf_counter:bf_counter_inst.in_eop
in_control[0] => Add1.IN13
in_control[0] => out_control.DATAB
in_control[0] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[0]
in_control[1] => Add0.IN11
in_control[1] => Add1.IN12
in_control[1] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[1]
in_control[2] => Add0.IN10
in_control[2] => Add1.IN11
in_control[2] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[2]
in_control[3] => Add0.IN9
in_control[3] => Add1.IN10
in_control[3] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[3]
in_control[4] => Add0.IN8
in_control[4] => Add1.IN9
in_control[4] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[4]
in_control[5] => Add0.IN7
in_control[5] => Add1.IN8
in_control[5] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[5]
in_control[6] => Add0.IN6
in_control[6] => Add1.IN7
in_control[6] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[6]
in_inverse => out_inverse.DATAB
curr_control[0] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[0]
curr_control[1] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[1]
curr_control[2] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[2]
curr_control[3] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[3]
curr_control[4] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[4]
curr_control[5] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[5]
curr_control[6] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[6]
out_control[0] <= out_control[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[1] <= out_control[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[2] <= out_control[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[3] <= out_control[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[4] <= out_control[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[5] <= out_control[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[6] <= out_control[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_inverse <= out_inverse~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_sop <= out_sop~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_eop <= out_eop~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_valid <= out_valid.DB_MAX_OUTPUT_PORT_TYPE


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst
clk => control_s[0].CLK
clk => control_s[1].CLK
clk => control_s[2].CLK
clk => control_s[3].CLK
clk => control_s[4].CLK
clk => control_s[5].CLK
clk => control_s[6].CLK
reset => control_s[0].ACLR
reset => control_s[1].ACLR
reset => control_s[2].ACLR
reset => control_s[3].ACLR
reset => control_s[4].ACLR
reset => control_s[5].ACLR
reset => control_s[6].ACLR
enable => counter_p.IN0
in_valid => counter_p.IN1
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_eop => ~NO_FANOUT~
in_fftpts[0] => ~NO_FANOUT~
in_fftpts[1] => ~NO_FANOUT~
in_fftpts[2] => ~NO_FANOUT~
in_fftpts[3] => ~NO_FANOUT~
in_fftpts[4] => ~NO_FANOUT~
in_fftpts[5] => ~NO_FANOUT~
in_fftpts[6] => ~NO_FANOUT~
in_fftpts[7] => ~NO_FANOUT~
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_control[0] => Add1.IN14
in_control[0] => control_s.DATAB
in_control[1] => Add0.IN12
in_control[1] => Add1.IN13
in_control[2] => Add0.IN11
in_control[2] => Add1.IN12
in_control[3] => Add0.IN10
in_control[3] => Add1.IN11
in_control[4] => Add0.IN9
in_control[4] => Add1.IN10
in_control[5] => Add0.IN8
in_control[5] => Add1.IN9
in_control[6] => Add0.IN7
in_control[6] => Add1.IN8
out_control[0] <= control_s[0].DB_MAX_OUTPUT_PORT_TYPE
out_control[1] <= control_s[1].DB_MAX_OUTPUT_PORT_TYPE
out_control[2] <= control_s[2].DB_MAX_OUTPUT_PORT_TYPE
out_control[3] <= control_s[3].DB_MAX_OUTPUT_PORT_TYPE
out_control[4] <= control_s[4].DB_MAX_OUTPUT_PORT_TYPE
out_control[5] <= control_s[5].DB_MAX_OUTPUT_PORT_TYPE
out_control[6] <= control_s[6].DB_MAX_OUTPUT_PORT_TYPE


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real
clk => \gen_reg_delay:del_reg_array[1][0].CLK
clk => \gen_reg_delay:del_reg_array[1][1].CLK
clk => \gen_reg_delay:del_reg_array[1][2].CLK
clk => \gen_reg_delay:del_reg_array[1][3].CLK
clk => \gen_reg_delay:del_reg_array[1][4].CLK
clk => \gen_reg_delay:del_reg_array[1][5].CLK
clk => \gen_reg_delay:del_reg_array[1][6].CLK
clk => \gen_reg_delay:del_reg_array[1][7].CLK
clk => \gen_reg_delay:del_reg_array[1][8].CLK
clk => \gen_reg_delay:del_reg_array[1][9].CLK
clk => \gen_reg_delay:del_reg_array[1][10].CLK
clk => \gen_reg_delay:del_reg_array[1][11].CLK
clk => \gen_reg_delay:del_reg_array[1][12].CLK
clk => \gen_reg_delay:del_reg_array[1][13].CLK
clk => \gen_reg_delay:del_reg_array[1][14].CLK
clk => \gen_reg_delay:del_reg_array[1][15].CLK
clk => \gen_reg_delay:del_reg_array[1][16].CLK
clk => \gen_reg_delay:del_reg_array[1][17].CLK
clk => \gen_reg_delay:del_reg_array[1][18].CLK
clk => \gen_reg_delay:del_reg_array[1][19].CLK
clk => \gen_reg_delay:del_reg_array[1][20].CLK
clk => \gen_reg_delay:del_reg_array[1][21].CLK
clk => \gen_reg_delay:del_reg_array[1][22].CLK
clk => \gen_reg_delay:del_reg_array[1][23].CLK
clk => \gen_reg_delay:del_reg_array[1][24].CLK
clk => \gen_reg_delay:del_reg_array[1][25].CLK
clk => \gen_reg_delay:del_reg_array[2][0].CLK
clk => \gen_reg_delay:del_reg_array[2][1].CLK
clk => \gen_reg_delay:del_reg_array[2][2].CLK
clk => \gen_reg_delay:del_reg_array[2][3].CLK
clk => \gen_reg_delay:del_reg_array[2][4].CLK
clk => \gen_reg_delay:del_reg_array[2][5].CLK
clk => \gen_reg_delay:del_reg_array[2][6].CLK
clk => \gen_reg_delay:del_reg_array[2][7].CLK
clk => \gen_reg_delay:del_reg_array[2][8].CLK
clk => \gen_reg_delay:del_reg_array[2][9].CLK
clk => \gen_reg_delay:del_reg_array[2][10].CLK
clk => \gen_reg_delay:del_reg_array[2][11].CLK
clk => \gen_reg_delay:del_reg_array[2][12].CLK
clk => \gen_reg_delay:del_reg_array[2][13].CLK
clk => \gen_reg_delay:del_reg_array[2][14].CLK
clk => \gen_reg_delay:del_reg_array[2][15].CLK
clk => \gen_reg_delay:del_reg_array[2][16].CLK
clk => \gen_reg_delay:del_reg_array[2][17].CLK
clk => \gen_reg_delay:del_reg_array[2][18].CLK
clk => \gen_reg_delay:del_reg_array[2][19].CLK
clk => \gen_reg_delay:del_reg_array[2][20].CLK
clk => \gen_reg_delay:del_reg_array[2][21].CLK
clk => \gen_reg_delay:del_reg_array[2][22].CLK
clk => \gen_reg_delay:del_reg_array[2][23].CLK
clk => \gen_reg_delay:del_reg_array[2][24].CLK
clk => \gen_reg_delay:del_reg_array[2][25].CLK
clk => \gen_reg_delay:del_reg_array[3][0].CLK
clk => \gen_reg_delay:del_reg_array[3][1].CLK
clk => \gen_reg_delay:del_reg_array[3][2].CLK
clk => \gen_reg_delay:del_reg_array[3][3].CLK
clk => \gen_reg_delay:del_reg_array[3][4].CLK
clk => \gen_reg_delay:del_reg_array[3][5].CLK
clk => \gen_reg_delay:del_reg_array[3][6].CLK
clk => \gen_reg_delay:del_reg_array[3][7].CLK
clk => \gen_reg_delay:del_reg_array[3][8].CLK
clk => \gen_reg_delay:del_reg_array[3][9].CLK
clk => \gen_reg_delay:del_reg_array[3][10].CLK
clk => \gen_reg_delay:del_reg_array[3][11].CLK
clk => \gen_reg_delay:del_reg_array[3][12].CLK
clk => \gen_reg_delay:del_reg_array[3][13].CLK
clk => \gen_reg_delay:del_reg_array[3][14].CLK
clk => \gen_reg_delay:del_reg_array[3][15].CLK
clk => \gen_reg_delay:del_reg_array[3][16].CLK
clk => \gen_reg_delay:del_reg_array[3][17].CLK
clk => \gen_reg_delay:del_reg_array[3][18].CLK
clk => \gen_reg_delay:del_reg_array[3][19].CLK
clk => \gen_reg_delay:del_reg_array[3][20].CLK
clk => \gen_reg_delay:del_reg_array[3][21].CLK
clk => \gen_reg_delay:del_reg_array[3][22].CLK
clk => \gen_reg_delay:del_reg_array[3][23].CLK
clk => \gen_reg_delay:del_reg_array[3][24].CLK
clk => \gen_reg_delay:del_reg_array[3][25].CLK
clk => \gen_reg_delay:del_reg_array[4][0].CLK
clk => \gen_reg_delay:del_reg_array[4][1].CLK
clk => \gen_reg_delay:del_reg_array[4][2].CLK
clk => \gen_reg_delay:del_reg_array[4][3].CLK
clk => \gen_reg_delay:del_reg_array[4][4].CLK
clk => \gen_reg_delay:del_reg_array[4][5].CLK
clk => \gen_reg_delay:del_reg_array[4][6].CLK
clk => \gen_reg_delay:del_reg_array[4][7].CLK
clk => \gen_reg_delay:del_reg_array[4][8].CLK
clk => \gen_reg_delay:del_reg_array[4][9].CLK
clk => \gen_reg_delay:del_reg_array[4][10].CLK
clk => \gen_reg_delay:del_reg_array[4][11].CLK
clk => \gen_reg_delay:del_reg_array[4][12].CLK
clk => \gen_reg_delay:del_reg_array[4][13].CLK
clk => \gen_reg_delay:del_reg_array[4][14].CLK
clk => \gen_reg_delay:del_reg_array[4][15].CLK
clk => \gen_reg_delay:del_reg_array[4][16].CLK
clk => \gen_reg_delay:del_reg_array[4][17].CLK
clk => \gen_reg_delay:del_reg_array[4][18].CLK
clk => \gen_reg_delay:del_reg_array[4][19].CLK
clk => \gen_reg_delay:del_reg_array[4][20].CLK
clk => \gen_reg_delay:del_reg_array[4][21].CLK
clk => \gen_reg_delay:del_reg_array[4][22].CLK
clk => \gen_reg_delay:del_reg_array[4][23].CLK
clk => \gen_reg_delay:del_reg_array[4][24].CLK
clk => \gen_reg_delay:del_reg_array[4][25].CLK
clk => \gen_reg_delay:del_reg_array[5][0].CLK
clk => \gen_reg_delay:del_reg_array[5][1].CLK
clk => \gen_reg_delay:del_reg_array[5][2].CLK
clk => \gen_reg_delay:del_reg_array[5][3].CLK
clk => \gen_reg_delay:del_reg_array[5][4].CLK
clk => \gen_reg_delay:del_reg_array[5][5].CLK
clk => \gen_reg_delay:del_reg_array[5][6].CLK
clk => \gen_reg_delay:del_reg_array[5][7].CLK
clk => \gen_reg_delay:del_reg_array[5][8].CLK
clk => \gen_reg_delay:del_reg_array[5][9].CLK
clk => \gen_reg_delay:del_reg_array[5][10].CLK
clk => \gen_reg_delay:del_reg_array[5][11].CLK
clk => \gen_reg_delay:del_reg_array[5][12].CLK
clk => \gen_reg_delay:del_reg_array[5][13].CLK
clk => \gen_reg_delay:del_reg_array[5][14].CLK
clk => \gen_reg_delay:del_reg_array[5][15].CLK
clk => \gen_reg_delay:del_reg_array[5][16].CLK
clk => \gen_reg_delay:del_reg_array[5][17].CLK
clk => \gen_reg_delay:del_reg_array[5][18].CLK
clk => \gen_reg_delay:del_reg_array[5][19].CLK
clk => \gen_reg_delay:del_reg_array[5][20].CLK
clk => \gen_reg_delay:del_reg_array[5][21].CLK
clk => \gen_reg_delay:del_reg_array[5][22].CLK
clk => \gen_reg_delay:del_reg_array[5][23].CLK
clk => \gen_reg_delay:del_reg_array[5][24].CLK
clk => \gen_reg_delay:del_reg_array[5][25].CLK
clk => \gen_reg_delay:del_reg_array[6][0].CLK
clk => \gen_reg_delay:del_reg_array[6][1].CLK
clk => \gen_reg_delay:del_reg_array[6][2].CLK
clk => \gen_reg_delay:del_reg_array[6][3].CLK
clk => \gen_reg_delay:del_reg_array[6][4].CLK
clk => \gen_reg_delay:del_reg_array[6][5].CLK
clk => \gen_reg_delay:del_reg_array[6][6].CLK
clk => \gen_reg_delay:del_reg_array[6][7].CLK
clk => \gen_reg_delay:del_reg_array[6][8].CLK
clk => \gen_reg_delay:del_reg_array[6][9].CLK
clk => \gen_reg_delay:del_reg_array[6][10].CLK
clk => \gen_reg_delay:del_reg_array[6][11].CLK
clk => \gen_reg_delay:del_reg_array[6][12].CLK
clk => \gen_reg_delay:del_reg_array[6][13].CLK
clk => \gen_reg_delay:del_reg_array[6][14].CLK
clk => \gen_reg_delay:del_reg_array[6][15].CLK
clk => \gen_reg_delay:del_reg_array[6][16].CLK
clk => \gen_reg_delay:del_reg_array[6][17].CLK
clk => \gen_reg_delay:del_reg_array[6][18].CLK
clk => \gen_reg_delay:del_reg_array[6][19].CLK
clk => \gen_reg_delay:del_reg_array[6][20].CLK
clk => \gen_reg_delay:del_reg_array[6][21].CLK
clk => \gen_reg_delay:del_reg_array[6][22].CLK
clk => \gen_reg_delay:del_reg_array[6][23].CLK
clk => \gen_reg_delay:del_reg_array[6][24].CLK
clk => \gen_reg_delay:del_reg_array[6][25].CLK
reset => \gen_reg_delay:del_reg_array[1][0].ACLR
reset => \gen_reg_delay:del_reg_array[1][1].ACLR
reset => \gen_reg_delay:del_reg_array[1][2].ACLR
reset => \gen_reg_delay:del_reg_array[1][3].ACLR
reset => \gen_reg_delay:del_reg_array[1][4].ACLR
reset => \gen_reg_delay:del_reg_array[1][5].ACLR
reset => \gen_reg_delay:del_reg_array[1][6].ACLR
reset => \gen_reg_delay:del_reg_array[1][7].ACLR
reset => \gen_reg_delay:del_reg_array[1][8].ACLR
reset => \gen_reg_delay:del_reg_array[1][9].ACLR
reset => \gen_reg_delay:del_reg_array[1][10].ACLR
reset => \gen_reg_delay:del_reg_array[1][11].ACLR
reset => \gen_reg_delay:del_reg_array[1][12].ACLR
reset => \gen_reg_delay:del_reg_array[1][13].ACLR
reset => \gen_reg_delay:del_reg_array[1][14].ACLR
reset => \gen_reg_delay:del_reg_array[1][15].ACLR
reset => \gen_reg_delay:del_reg_array[1][16].ACLR
reset => \gen_reg_delay:del_reg_array[1][17].ACLR
reset => \gen_reg_delay:del_reg_array[1][18].ACLR
reset => \gen_reg_delay:del_reg_array[1][19].ACLR
reset => \gen_reg_delay:del_reg_array[1][20].ACLR
reset => \gen_reg_delay:del_reg_array[1][21].ACLR
reset => \gen_reg_delay:del_reg_array[1][22].ACLR
reset => \gen_reg_delay:del_reg_array[1][23].ACLR
reset => \gen_reg_delay:del_reg_array[1][24].ACLR
reset => \gen_reg_delay:del_reg_array[1][25].ACLR
reset => \gen_reg_delay:del_reg_array[2][0].ACLR
reset => \gen_reg_delay:del_reg_array[2][1].ACLR
reset => \gen_reg_delay:del_reg_array[2][2].ACLR
reset => \gen_reg_delay:del_reg_array[2][3].ACLR
reset => \gen_reg_delay:del_reg_array[2][4].ACLR
reset => \gen_reg_delay:del_reg_array[2][5].ACLR
reset => \gen_reg_delay:del_reg_array[2][6].ACLR
reset => \gen_reg_delay:del_reg_array[2][7].ACLR
reset => \gen_reg_delay:del_reg_array[2][8].ACLR
reset => \gen_reg_delay:del_reg_array[2][9].ACLR
reset => \gen_reg_delay:del_reg_array[2][10].ACLR
reset => \gen_reg_delay:del_reg_array[2][11].ACLR
reset => \gen_reg_delay:del_reg_array[2][12].ACLR
reset => \gen_reg_delay:del_reg_array[2][13].ACLR
reset => \gen_reg_delay:del_reg_array[2][14].ACLR
reset => \gen_reg_delay:del_reg_array[2][15].ACLR
reset => \gen_reg_delay:del_reg_array[2][16].ACLR
reset => \gen_reg_delay:del_reg_array[2][17].ACLR
reset => \gen_reg_delay:del_reg_array[2][18].ACLR
reset => \gen_reg_delay:del_reg_array[2][19].ACLR
reset => \gen_reg_delay:del_reg_array[2][20].ACLR
reset => \gen_reg_delay:del_reg_array[2][21].ACLR
reset => \gen_reg_delay:del_reg_array[2][22].ACLR
reset => \gen_reg_delay:del_reg_array[2][23].ACLR
reset => \gen_reg_delay:del_reg_array[2][24].ACLR
reset => \gen_reg_delay:del_reg_array[2][25].ACLR
reset => \gen_reg_delay:del_reg_array[3][0].ACLR
reset => \gen_reg_delay:del_reg_array[3][1].ACLR
reset => \gen_reg_delay:del_reg_array[3][2].ACLR
reset => \gen_reg_delay:del_reg_array[3][3].ACLR
reset => \gen_reg_delay:del_reg_array[3][4].ACLR
reset => \gen_reg_delay:del_reg_array[3][5].ACLR
reset => \gen_reg_delay:del_reg_array[3][6].ACLR
reset => \gen_reg_delay:del_reg_array[3][7].ACLR
reset => \gen_reg_delay:del_reg_array[3][8].ACLR
reset => \gen_reg_delay:del_reg_array[3][9].ACLR
reset => \gen_reg_delay:del_reg_array[3][10].ACLR
reset => \gen_reg_delay:del_reg_array[3][11].ACLR
reset => \gen_reg_delay:del_reg_array[3][12].ACLR
reset => \gen_reg_delay:del_reg_array[3][13].ACLR
reset => \gen_reg_delay:del_reg_array[3][14].ACLR
reset => \gen_reg_delay:del_reg_array[3][15].ACLR
reset => \gen_reg_delay:del_reg_array[3][16].ACLR
reset => \gen_reg_delay:del_reg_array[3][17].ACLR
reset => \gen_reg_delay:del_reg_array[3][18].ACLR
reset => \gen_reg_delay:del_reg_array[3][19].ACLR
reset => \gen_reg_delay:del_reg_array[3][20].ACLR
reset => \gen_reg_delay:del_reg_array[3][21].ACLR
reset => \gen_reg_delay:del_reg_array[3][22].ACLR
reset => \gen_reg_delay:del_reg_array[3][23].ACLR
reset => \gen_reg_delay:del_reg_array[3][24].ACLR
reset => \gen_reg_delay:del_reg_array[3][25].ACLR
reset => \gen_reg_delay:del_reg_array[4][0].ACLR
reset => \gen_reg_delay:del_reg_array[4][1].ACLR
reset => \gen_reg_delay:del_reg_array[4][2].ACLR
reset => \gen_reg_delay:del_reg_array[4][3].ACLR
reset => \gen_reg_delay:del_reg_array[4][4].ACLR
reset => \gen_reg_delay:del_reg_array[4][5].ACLR
reset => \gen_reg_delay:del_reg_array[4][6].ACLR
reset => \gen_reg_delay:del_reg_array[4][7].ACLR
reset => \gen_reg_delay:del_reg_array[4][8].ACLR
reset => \gen_reg_delay:del_reg_array[4][9].ACLR
reset => \gen_reg_delay:del_reg_array[4][10].ACLR
reset => \gen_reg_delay:del_reg_array[4][11].ACLR
reset => \gen_reg_delay:del_reg_array[4][12].ACLR
reset => \gen_reg_delay:del_reg_array[4][13].ACLR
reset => \gen_reg_delay:del_reg_array[4][14].ACLR
reset => \gen_reg_delay:del_reg_array[4][15].ACLR
reset => \gen_reg_delay:del_reg_array[4][16].ACLR
reset => \gen_reg_delay:del_reg_array[4][17].ACLR
reset => \gen_reg_delay:del_reg_array[4][18].ACLR
reset => \gen_reg_delay:del_reg_array[4][19].ACLR
reset => \gen_reg_delay:del_reg_array[4][20].ACLR
reset => \gen_reg_delay:del_reg_array[4][21].ACLR
reset => \gen_reg_delay:del_reg_array[4][22].ACLR
reset => \gen_reg_delay:del_reg_array[4][23].ACLR
reset => \gen_reg_delay:del_reg_array[4][24].ACLR
reset => \gen_reg_delay:del_reg_array[4][25].ACLR
reset => \gen_reg_delay:del_reg_array[5][0].ACLR
reset => \gen_reg_delay:del_reg_array[5][1].ACLR
reset => \gen_reg_delay:del_reg_array[5][2].ACLR
reset => \gen_reg_delay:del_reg_array[5][3].ACLR
reset => \gen_reg_delay:del_reg_array[5][4].ACLR
reset => \gen_reg_delay:del_reg_array[5][5].ACLR
reset => \gen_reg_delay:del_reg_array[5][6].ACLR
reset => \gen_reg_delay:del_reg_array[5][7].ACLR
reset => \gen_reg_delay:del_reg_array[5][8].ACLR
reset => \gen_reg_delay:del_reg_array[5][9].ACLR
reset => \gen_reg_delay:del_reg_array[5][10].ACLR
reset => \gen_reg_delay:del_reg_array[5][11].ACLR
reset => \gen_reg_delay:del_reg_array[5][12].ACLR
reset => \gen_reg_delay:del_reg_array[5][13].ACLR
reset => \gen_reg_delay:del_reg_array[5][14].ACLR
reset => \gen_reg_delay:del_reg_array[5][15].ACLR
reset => \gen_reg_delay:del_reg_array[5][16].ACLR
reset => \gen_reg_delay:del_reg_array[5][17].ACLR
reset => \gen_reg_delay:del_reg_array[5][18].ACLR
reset => \gen_reg_delay:del_reg_array[5][19].ACLR
reset => \gen_reg_delay:del_reg_array[5][20].ACLR
reset => \gen_reg_delay:del_reg_array[5][21].ACLR
reset => \gen_reg_delay:del_reg_array[5][22].ACLR
reset => \gen_reg_delay:del_reg_array[5][23].ACLR
reset => \gen_reg_delay:del_reg_array[5][24].ACLR
reset => \gen_reg_delay:del_reg_array[5][25].ACLR
reset => \gen_reg_delay:del_reg_array[6][0].ACLR
reset => \gen_reg_delay:del_reg_array[6][1].ACLR
reset => \gen_reg_delay:del_reg_array[6][2].ACLR
reset => \gen_reg_delay:del_reg_array[6][3].ACLR
reset => \gen_reg_delay:del_reg_array[6][4].ACLR
reset => \gen_reg_delay:del_reg_array[6][5].ACLR
reset => \gen_reg_delay:del_reg_array[6][6].ACLR
reset => \gen_reg_delay:del_reg_array[6][7].ACLR
reset => \gen_reg_delay:del_reg_array[6][8].ACLR
reset => \gen_reg_delay:del_reg_array[6][9].ACLR
reset => \gen_reg_delay:del_reg_array[6][10].ACLR
reset => \gen_reg_delay:del_reg_array[6][11].ACLR
reset => \gen_reg_delay:del_reg_array[6][12].ACLR
reset => \gen_reg_delay:del_reg_array[6][13].ACLR
reset => \gen_reg_delay:del_reg_array[6][14].ACLR
reset => \gen_reg_delay:del_reg_array[6][15].ACLR
reset => \gen_reg_delay:del_reg_array[6][16].ACLR
reset => \gen_reg_delay:del_reg_array[6][17].ACLR
reset => \gen_reg_delay:del_reg_array[6][18].ACLR
reset => \gen_reg_delay:del_reg_array[6][19].ACLR
reset => \gen_reg_delay:del_reg_array[6][20].ACLR
reset => \gen_reg_delay:del_reg_array[6][21].ACLR
reset => \gen_reg_delay:del_reg_array[6][22].ACLR
reset => \gen_reg_delay:del_reg_array[6][23].ACLR
reset => \gen_reg_delay:del_reg_array[6][24].ACLR
reset => \gen_reg_delay:del_reg_array[6][25].ACLR
enable => \gen_reg_delay:del_reg_array[6][25].ENA
enable => \gen_reg_delay:del_reg_array[6][24].ENA
enable => \gen_reg_delay:del_reg_array[6][23].ENA
enable => \gen_reg_delay:del_reg_array[6][22].ENA
enable => \gen_reg_delay:del_reg_array[6][21].ENA
enable => \gen_reg_delay:del_reg_array[6][20].ENA
enable => \gen_reg_delay:del_reg_array[6][19].ENA
enable => \gen_reg_delay:del_reg_array[6][18].ENA
enable => \gen_reg_delay:del_reg_array[6][17].ENA
enable => \gen_reg_delay:del_reg_array[6][16].ENA
enable => \gen_reg_delay:del_reg_array[6][15].ENA
enable => \gen_reg_delay:del_reg_array[6][14].ENA
enable => \gen_reg_delay:del_reg_array[6][13].ENA
enable => \gen_reg_delay:del_reg_array[6][12].ENA
enable => \gen_reg_delay:del_reg_array[6][11].ENA
enable => \gen_reg_delay:del_reg_array[6][10].ENA
enable => \gen_reg_delay:del_reg_array[6][9].ENA
enable => \gen_reg_delay:del_reg_array[6][8].ENA
enable => \gen_reg_delay:del_reg_array[6][7].ENA
enable => \gen_reg_delay:del_reg_array[6][6].ENA
enable => \gen_reg_delay:del_reg_array[6][5].ENA
enable => \gen_reg_delay:del_reg_array[6][4].ENA
enable => \gen_reg_delay:del_reg_array[6][3].ENA
enable => \gen_reg_delay:del_reg_array[6][2].ENA
enable => \gen_reg_delay:del_reg_array[6][1].ENA
enable => \gen_reg_delay:del_reg_array[6][0].ENA
enable => \gen_reg_delay:del_reg_array[5][25].ENA
enable => \gen_reg_delay:del_reg_array[5][24].ENA
enable => \gen_reg_delay:del_reg_array[5][23].ENA
enable => \gen_reg_delay:del_reg_array[5][22].ENA
enable => \gen_reg_delay:del_reg_array[5][21].ENA
enable => \gen_reg_delay:del_reg_array[5][20].ENA
enable => \gen_reg_delay:del_reg_array[5][19].ENA
enable => \gen_reg_delay:del_reg_array[5][18].ENA
enable => \gen_reg_delay:del_reg_array[5][17].ENA
enable => \gen_reg_delay:del_reg_array[5][16].ENA
enable => \gen_reg_delay:del_reg_array[5][15].ENA
enable => \gen_reg_delay:del_reg_array[5][14].ENA
enable => \gen_reg_delay:del_reg_array[5][13].ENA
enable => \gen_reg_delay:del_reg_array[5][12].ENA
enable => \gen_reg_delay:del_reg_array[5][11].ENA
enable => \gen_reg_delay:del_reg_array[5][10].ENA
enable => \gen_reg_delay:del_reg_array[5][9].ENA
enable => \gen_reg_delay:del_reg_array[5][8].ENA
enable => \gen_reg_delay:del_reg_array[5][7].ENA
enable => \gen_reg_delay:del_reg_array[5][6].ENA
enable => \gen_reg_delay:del_reg_array[5][5].ENA
enable => \gen_reg_delay:del_reg_array[5][4].ENA
enable => \gen_reg_delay:del_reg_array[5][3].ENA
enable => \gen_reg_delay:del_reg_array[5][2].ENA
enable => \gen_reg_delay:del_reg_array[5][1].ENA
enable => \gen_reg_delay:del_reg_array[5][0].ENA
enable => \gen_reg_delay:del_reg_array[4][25].ENA
enable => \gen_reg_delay:del_reg_array[4][24].ENA
enable => \gen_reg_delay:del_reg_array[4][23].ENA
enable => \gen_reg_delay:del_reg_array[4][22].ENA
enable => \gen_reg_delay:del_reg_array[4][21].ENA
enable => \gen_reg_delay:del_reg_array[4][20].ENA
enable => \gen_reg_delay:del_reg_array[4][19].ENA
enable => \gen_reg_delay:del_reg_array[4][18].ENA
enable => \gen_reg_delay:del_reg_array[4][17].ENA
enable => \gen_reg_delay:del_reg_array[4][16].ENA
enable => \gen_reg_delay:del_reg_array[4][15].ENA
enable => \gen_reg_delay:del_reg_array[4][14].ENA
enable => \gen_reg_delay:del_reg_array[4][13].ENA
enable => \gen_reg_delay:del_reg_array[4][12].ENA
enable => \gen_reg_delay:del_reg_array[4][11].ENA
enable => \gen_reg_delay:del_reg_array[4][10].ENA
enable => \gen_reg_delay:del_reg_array[4][9].ENA
enable => \gen_reg_delay:del_reg_array[4][8].ENA
enable => \gen_reg_delay:del_reg_array[4][7].ENA
enable => \gen_reg_delay:del_reg_array[4][6].ENA
enable => \gen_reg_delay:del_reg_array[4][5].ENA
enable => \gen_reg_delay:del_reg_array[4][4].ENA
enable => \gen_reg_delay:del_reg_array[4][3].ENA
enable => \gen_reg_delay:del_reg_array[4][2].ENA
enable => \gen_reg_delay:del_reg_array[4][1].ENA
enable => \gen_reg_delay:del_reg_array[4][0].ENA
enable => \gen_reg_delay:del_reg_array[3][25].ENA
enable => \gen_reg_delay:del_reg_array[3][24].ENA
enable => \gen_reg_delay:del_reg_array[3][23].ENA
enable => \gen_reg_delay:del_reg_array[3][22].ENA
enable => \gen_reg_delay:del_reg_array[3][21].ENA
enable => \gen_reg_delay:del_reg_array[3][20].ENA
enable => \gen_reg_delay:del_reg_array[3][19].ENA
enable => \gen_reg_delay:del_reg_array[3][18].ENA
enable => \gen_reg_delay:del_reg_array[3][17].ENA
enable => \gen_reg_delay:del_reg_array[3][16].ENA
enable => \gen_reg_delay:del_reg_array[3][15].ENA
enable => \gen_reg_delay:del_reg_array[3][14].ENA
enable => \gen_reg_delay:del_reg_array[3][13].ENA
enable => \gen_reg_delay:del_reg_array[3][12].ENA
enable => \gen_reg_delay:del_reg_array[3][11].ENA
enable => \gen_reg_delay:del_reg_array[3][10].ENA
enable => \gen_reg_delay:del_reg_array[3][9].ENA
enable => \gen_reg_delay:del_reg_array[3][8].ENA
enable => \gen_reg_delay:del_reg_array[3][7].ENA
enable => \gen_reg_delay:del_reg_array[3][6].ENA
enable => \gen_reg_delay:del_reg_array[3][5].ENA
enable => \gen_reg_delay:del_reg_array[3][4].ENA
enable => \gen_reg_delay:del_reg_array[3][3].ENA
enable => \gen_reg_delay:del_reg_array[3][2].ENA
enable => \gen_reg_delay:del_reg_array[3][1].ENA
enable => \gen_reg_delay:del_reg_array[3][0].ENA
enable => \gen_reg_delay:del_reg_array[2][25].ENA
enable => \gen_reg_delay:del_reg_array[2][24].ENA
enable => \gen_reg_delay:del_reg_array[2][23].ENA
enable => \gen_reg_delay:del_reg_array[2][22].ENA
enable => \gen_reg_delay:del_reg_array[2][21].ENA
enable => \gen_reg_delay:del_reg_array[2][20].ENA
enable => \gen_reg_delay:del_reg_array[2][19].ENA
enable => \gen_reg_delay:del_reg_array[2][18].ENA
enable => \gen_reg_delay:del_reg_array[2][17].ENA
enable => \gen_reg_delay:del_reg_array[2][16].ENA
enable => \gen_reg_delay:del_reg_array[2][15].ENA
enable => \gen_reg_delay:del_reg_array[2][14].ENA
enable => \gen_reg_delay:del_reg_array[2][13].ENA
enable => \gen_reg_delay:del_reg_array[2][12].ENA
enable => \gen_reg_delay:del_reg_array[2][11].ENA
enable => \gen_reg_delay:del_reg_array[2][10].ENA
enable => \gen_reg_delay:del_reg_array[2][9].ENA
enable => \gen_reg_delay:del_reg_array[2][8].ENA
enable => \gen_reg_delay:del_reg_array[2][7].ENA
enable => \gen_reg_delay:del_reg_array[2][6].ENA
enable => \gen_reg_delay:del_reg_array[2][5].ENA
enable => \gen_reg_delay:del_reg_array[2][4].ENA
enable => \gen_reg_delay:del_reg_array[2][3].ENA
enable => \gen_reg_delay:del_reg_array[2][2].ENA
enable => \gen_reg_delay:del_reg_array[2][1].ENA
enable => \gen_reg_delay:del_reg_array[2][0].ENA
enable => \gen_reg_delay:del_reg_array[1][25].ENA
enable => \gen_reg_delay:del_reg_array[1][24].ENA
enable => \gen_reg_delay:del_reg_array[1][23].ENA
enable => \gen_reg_delay:del_reg_array[1][22].ENA
enable => \gen_reg_delay:del_reg_array[1][21].ENA
enable => \gen_reg_delay:del_reg_array[1][20].ENA
enable => \gen_reg_delay:del_reg_array[1][19].ENA
enable => \gen_reg_delay:del_reg_array[1][18].ENA
enable => \gen_reg_delay:del_reg_array[1][17].ENA
enable => \gen_reg_delay:del_reg_array[1][16].ENA
enable => \gen_reg_delay:del_reg_array[1][15].ENA
enable => \gen_reg_delay:del_reg_array[1][14].ENA
enable => \gen_reg_delay:del_reg_array[1][13].ENA
enable => \gen_reg_delay:del_reg_array[1][12].ENA
enable => \gen_reg_delay:del_reg_array[1][11].ENA
enable => \gen_reg_delay:del_reg_array[1][10].ENA
enable => \gen_reg_delay:del_reg_array[1][9].ENA
enable => \gen_reg_delay:del_reg_array[1][8].ENA
enable => \gen_reg_delay:del_reg_array[1][7].ENA
enable => \gen_reg_delay:del_reg_array[1][6].ENA
enable => \gen_reg_delay:del_reg_array[1][5].ENA
enable => \gen_reg_delay:del_reg_array[1][4].ENA
enable => \gen_reg_delay:del_reg_array[1][3].ENA
enable => \gen_reg_delay:del_reg_array[1][2].ENA
enable => \gen_reg_delay:del_reg_array[1][1].ENA
enable => \gen_reg_delay:del_reg_array[1][0].ENA
radix_2 => dataout_s.OUTPUTSELECT
radix_2 => dataout_s.OUTPUTSELECT
radix_2 => dataout_s.OUTPUTSELECT
radix_2 => dataout_s.OUTPUTSELECT
radix_2 => dataout_s.OUTPUTSELECT
radix_2 => dataout_s.OUTPUTSELECT
radix_2 => dataout_s.OUTPUTSELECT
radix_2 => dataout_s.OUTPUTSELECT
radix_2 => dataout_s.OUTPUTSELECT
radix_2 => dataout_s.OUTPUTSELECT
radix_2 => dataout_s.OUTPUTSELECT
radix_2 => dataout_s.OUTPUTSELECT
radix_2 => dataout_s.OUTPUTSELECT
radix_2 => dataout_s.OUTPUTSELECT
radix_2 => dataout_s.OUTPUTSELECT
radix_2 => dataout_s.OUTPUTSELECT
radix_2 => dataout_s.OUTPUTSELECT
radix_2 => dataout_s.OUTPUTSELECT
radix_2 => dataout_s.OUTPUTSELECT
radix_2 => dataout_s.OUTPUTSELECT
radix_2 => dataout_s.OUTPUTSELECT
radix_2 => dataout_s.OUTPUTSELECT
radix_2 => dataout_s.OUTPUTSELECT
radix_2 => dataout_s.OUTPUTSELECT
radix_2 => dataout_s.OUTPUTSELECT
radix_2 => dataout_s.OUTPUTSELECT
datain[0] => \gen_reg_delay:del_reg_array[1][0].DATAIN
datain[1] => \gen_reg_delay:del_reg_array[1][1].DATAIN
datain[2] => \gen_reg_delay:del_reg_array[1][2].DATAIN
datain[3] => \gen_reg_delay:del_reg_array[1][3].DATAIN
datain[4] => \gen_reg_delay:del_reg_array[1][4].DATAIN
datain[5] => \gen_reg_delay:del_reg_array[1][5].DATAIN
datain[6] => \gen_reg_delay:del_reg_array[1][6].DATAIN
datain[7] => \gen_reg_delay:del_reg_array[1][7].DATAIN
datain[8] => \gen_reg_delay:del_reg_array[1][8].DATAIN
datain[9] => \gen_reg_delay:del_reg_array[1][9].DATAIN
datain[10] => \gen_reg_delay:del_reg_array[1][10].DATAIN
datain[11] => \gen_reg_delay:del_reg_array[1][11].DATAIN
datain[12] => \gen_reg_delay:del_reg_array[1][12].DATAIN
datain[13] => \gen_reg_delay:del_reg_array[1][13].DATAIN
datain[14] => \gen_reg_delay:del_reg_array[1][14].DATAIN
datain[15] => \gen_reg_delay:del_reg_array[1][15].DATAIN
datain[16] => \gen_reg_delay:del_reg_array[1][16].DATAIN
datain[17] => \gen_reg_delay:del_reg_array[1][17].DATAIN
datain[18] => \gen_reg_delay:del_reg_array[1][18].DATAIN
datain[19] => \gen_reg_delay:del_reg_array[1][19].DATAIN
datain[20] => \gen_reg_delay:del_reg_array[1][20].DATAIN
datain[21] => \gen_reg_delay:del_reg_array[1][21].DATAIN
datain[22] => \gen_reg_delay:del_reg_array[1][22].DATAIN
datain[23] => \gen_reg_delay:del_reg_array[1][23].DATAIN
datain[24] => \gen_reg_delay:del_reg_array[1][24].DATAIN
datain[25] => \gen_reg_delay:del_reg_array[1][25].DATAIN
dataout[0] <= dataout_s.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout_s.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout_s.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout_s.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout_s.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout_s.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout_s.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout_s.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout_s.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout_s.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout_s.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout_s.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout_s.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout_s.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout_s.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout_s.DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= dataout_s.DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= dataout_s.DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= dataout_s.DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= dataout_s.DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= dataout_s.DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= dataout_s.DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= dataout_s.DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= dataout_s.DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= dataout_s.DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= dataout_s.DB_MAX_OUTPUT_PORT_TYPE


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2
clk => altera_fft_dual_port_rom:gen_optimized_memory_delayed:dual_port_rom_component.clock0
clk => imagtwid[0]~reg0.CLK
clk => imagtwid[1]~reg0.CLK
clk => imagtwid[2]~reg0.CLK
clk => imagtwid[3]~reg0.CLK
clk => imagtwid[4]~reg0.CLK
clk => imagtwid[5]~reg0.CLK
clk => imagtwid[6]~reg0.CLK
clk => imagtwid[7]~reg0.CLK
clk => imagtwid[8]~reg0.CLK
clk => imagtwid[9]~reg0.CLK
clk => imagtwid[10]~reg0.CLK
clk => imagtwid[11]~reg0.CLK
clk => imagtwid[12]~reg0.CLK
clk => imagtwid[13]~reg0.CLK
clk => imagtwid[14]~reg0.CLK
clk => imagtwid[15]~reg0.CLK
clk => imagtwid[16]~reg0.CLK
clk => imagtwid[17]~reg0.CLK
clk => realtwid[0]~reg0.CLK
clk => realtwid[1]~reg0.CLK
clk => realtwid[2]~reg0.CLK
clk => realtwid[3]~reg0.CLK
clk => realtwid[4]~reg0.CLK
clk => realtwid[5]~reg0.CLK
clk => realtwid[6]~reg0.CLK
clk => realtwid[7]~reg0.CLK
clk => realtwid[8]~reg0.CLK
clk => realtwid[9]~reg0.CLK
clk => realtwid[10]~reg0.CLK
clk => realtwid[11]~reg0.CLK
clk => realtwid[12]~reg0.CLK
clk => realtwid[13]~reg0.CLK
clk => realtwid[14]~reg0.CLK
clk => realtwid[15]~reg0.CLK
clk => realtwid[16]~reg0.CLK
clk => realtwid[17]~reg0.CLK
clk => \gen_optimized_memory_delayed:cnt_grp_d[1][0].CLK
clk => \gen_optimized_memory_delayed:cnt_grp_d[1][1].CLK
clk => \gen_optimized_memory_delayed:cnt_grp_d[0][0].CLK
clk => \gen_optimized_memory_delayed:cnt_grp_d[0][1].CLK
clk => \gen_optimized_memory_delayed:negate_op_d[0][0].CLK
clk => \gen_optimized_memory_delayed:negate_op_d[0][1].CLK
clk => \gen_optimized_memory_delayed:negate_op_d[1][0].CLK
clk => \gen_optimized_memory_delayed:negate_op_d[1][1].CLK
clk => \gen_optimized_memory_delayed:cnt_w_k[0].CLK
clk => \gen_optimized_memory_delayed:cnt_w_k[1].CLK
clk => \gen_optimized_memory_delayed:cnt_w_k[2].CLK
clk => \gen_optimized_memory_delayed:cnt_w_k[3].CLK
clk => \gen_optimized_memory_delayed:cnt_w_k[4].CLK
clk => \gen_optimized_memory_delayed:cnt_w_k[5].CLK
clk => \gen_optimized_memory_delayed:cnt_w_k[6].CLK
clk => \gen_optimized_memory_delayed:gen_max_pwr_2:rd_en_d.CLK
reset => altera_fft_dual_port_rom:gen_optimized_memory_delayed:dual_port_rom_component.aclr0
reset => imagtwid[0]~reg0.ACLR
reset => imagtwid[1]~reg0.ACLR
reset => imagtwid[2]~reg0.ACLR
reset => imagtwid[3]~reg0.ACLR
reset => imagtwid[4]~reg0.ACLR
reset => imagtwid[5]~reg0.ACLR
reset => imagtwid[6]~reg0.ACLR
reset => imagtwid[7]~reg0.ACLR
reset => imagtwid[8]~reg0.ACLR
reset => imagtwid[9]~reg0.ACLR
reset => imagtwid[10]~reg0.ACLR
reset => imagtwid[11]~reg0.ACLR
reset => imagtwid[12]~reg0.ACLR
reset => imagtwid[13]~reg0.ACLR
reset => imagtwid[14]~reg0.ACLR
reset => imagtwid[15]~reg0.ACLR
reset => imagtwid[16]~reg0.ACLR
reset => imagtwid[17]~reg0.ACLR
reset => realtwid[0]~reg0.ACLR
reset => realtwid[1]~reg0.ACLR
reset => realtwid[2]~reg0.ACLR
reset => realtwid[3]~reg0.ACLR
reset => realtwid[4]~reg0.ACLR
reset => realtwid[5]~reg0.ACLR
reset => realtwid[6]~reg0.ACLR
reset => realtwid[7]~reg0.ACLR
reset => realtwid[8]~reg0.ACLR
reset => realtwid[9]~reg0.ACLR
reset => realtwid[10]~reg0.ACLR
reset => realtwid[11]~reg0.ACLR
reset => realtwid[12]~reg0.ACLR
reset => realtwid[13]~reg0.ACLR
reset => realtwid[14]~reg0.ACLR
reset => realtwid[15]~reg0.ACLR
reset => realtwid[16]~reg0.ACLR
reset => realtwid[17]~reg0.ACLR
reset => \gen_optimized_memory_delayed:cnt_grp_d[1][0].ACLR
reset => \gen_optimized_memory_delayed:cnt_grp_d[1][1].ACLR
reset => \gen_optimized_memory_delayed:cnt_grp_d[0][0].ACLR
reset => \gen_optimized_memory_delayed:cnt_grp_d[0][1].ACLR
reset => \gen_optimized_memory_delayed:negate_op_d[0][0].ACLR
reset => \gen_optimized_memory_delayed:negate_op_d[0][1].ACLR
reset => \gen_optimized_memory_delayed:negate_op_d[1][0].ACLR
reset => \gen_optimized_memory_delayed:negate_op_d[1][1].ACLR
reset => \gen_optimized_memory_delayed:cnt_w_k[0].ACLR
reset => \gen_optimized_memory_delayed:cnt_w_k[1].ACLR
reset => \gen_optimized_memory_delayed:cnt_w_k[2].ACLR
reset => \gen_optimized_memory_delayed:cnt_w_k[3].ACLR
reset => \gen_optimized_memory_delayed:cnt_w_k[4].ACLR
reset => \gen_optimized_memory_delayed:cnt_w_k[5].ACLR
reset => \gen_optimized_memory_delayed:cnt_w_k[6].ACLR
reset => \gen_optimized_memory_delayed:gen_max_pwr_2:rd_en_d.ACLR
enable => altera_fft_dual_port_rom:gen_optimized_memory_delayed:dual_port_rom_component.clocken0
enable => \gen_optimized_memory_delayed:gen_max_pwr_2:rd_en_d.ENA
enable => \gen_optimized_memory_delayed:cnt_w_k[6].ENA
enable => \gen_optimized_memory_delayed:cnt_w_k[5].ENA
enable => \gen_optimized_memory_delayed:cnt_w_k[4].ENA
enable => \gen_optimized_memory_delayed:cnt_w_k[3].ENA
enable => \gen_optimized_memory_delayed:cnt_w_k[2].ENA
enable => \gen_optimized_memory_delayed:cnt_w_k[1].ENA
enable => \gen_optimized_memory_delayed:cnt_w_k[0].ENA
enable => \gen_optimized_memory_delayed:negate_op_d[1][1].ENA
enable => \gen_optimized_memory_delayed:negate_op_d[1][0].ENA
enable => \gen_optimized_memory_delayed:negate_op_d[0][1].ENA
enable => \gen_optimized_memory_delayed:negate_op_d[0][0].ENA
enable => \gen_optimized_memory_delayed:cnt_grp_d[0][1].ENA
enable => \gen_optimized_memory_delayed:cnt_grp_d[0][0].ENA
enable => \gen_optimized_memory_delayed:cnt_grp_d[1][1].ENA
enable => imagtwid[0]~reg0.ENA
enable => \gen_optimized_memory_delayed:cnt_grp_d[1][0].ENA
enable => realtwid[17]~reg0.ENA
enable => realtwid[16]~reg0.ENA
enable => realtwid[15]~reg0.ENA
enable => realtwid[14]~reg0.ENA
enable => realtwid[13]~reg0.ENA
enable => realtwid[12]~reg0.ENA
enable => realtwid[11]~reg0.ENA
enable => realtwid[10]~reg0.ENA
enable => realtwid[9]~reg0.ENA
enable => realtwid[8]~reg0.ENA
enable => realtwid[7]~reg0.ENA
enable => realtwid[6]~reg0.ENA
enable => realtwid[5]~reg0.ENA
enable => realtwid[4]~reg0.ENA
enable => realtwid[3]~reg0.ENA
enable => realtwid[2]~reg0.ENA
enable => realtwid[1]~reg0.ENA
enable => realtwid[0]~reg0.ENA
enable => imagtwid[17]~reg0.ENA
enable => imagtwid[16]~reg0.ENA
enable => imagtwid[15]~reg0.ENA
enable => imagtwid[14]~reg0.ENA
enable => imagtwid[13]~reg0.ENA
enable => imagtwid[12]~reg0.ENA
enable => imagtwid[11]~reg0.ENA
enable => imagtwid[10]~reg0.ENA
enable => imagtwid[9]~reg0.ENA
enable => imagtwid[8]~reg0.ENA
enable => imagtwid[7]~reg0.ENA
enable => imagtwid[6]~reg0.ENA
enable => imagtwid[5]~reg0.ENA
enable => imagtwid[4]~reg0.ENA
enable => imagtwid[3]~reg0.ENA
enable => imagtwid[2]~reg0.ENA
enable => imagtwid[1]~reg0.ENA
rd_en => cnt_grp.IN1
rd_en => \gen_optimized_memory_delayed:gen_max_pwr_2:rd_en_d.DATAIN
pwr_2 => incr_cnt_w_k.IN1
pwr_2 => cnt_w_k.OUTPUTSELECT
pwr_2 => cnt_w_k.OUTPUTSELECT
pwr_2 => cnt_w_k.OUTPUTSELECT
pwr_2 => cnt_w_k.OUTPUTSELECT
pwr_2 => cnt_w_k.OUTPUTSELECT
pwr_2 => cnt_w_k.OUTPUTSELECT
pwr_2 => cnt_w_k.OUTPUTSELECT
pwr_2 => incr_cnt_w_k.IN1
addr[0] => Equal1.IN9
addr[0] => Equal2.IN9
addr[0] => Equal0.IN13
addr[1] => Equal1.IN8
addr[1] => Equal2.IN8
addr[1] => Equal0.IN12
addr[2] => Equal1.IN7
addr[2] => Equal2.IN7
addr[2] => Equal0.IN11
addr[3] => Equal1.IN6
addr[3] => Equal2.IN6
addr[3] => Equal0.IN10
addr[4] => Equal1.IN5
addr[4] => Equal2.IN5
addr[4] => Equal0.IN9
addr[5] => Equal0.IN8
addr[5] => \gen_optimized_memory_delayed:cnt_grp[0].DATAA
addr[6] => Equal0.IN7
addr[6] => \gen_optimized_memory_delayed:cnt_grp[1].DATAA
realtwid[0] <= realtwid[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[1] <= realtwid[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[2] <= realtwid[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[3] <= realtwid[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[4] <= realtwid[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[5] <= realtwid[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[6] <= realtwid[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[7] <= realtwid[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[8] <= realtwid[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[9] <= realtwid[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[10] <= realtwid[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[11] <= realtwid[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[12] <= realtwid[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[13] <= realtwid[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[14] <= realtwid[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[15] <= realtwid[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[16] <= realtwid[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[17] <= realtwid[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[0] <= imagtwid[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[1] <= imagtwid[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[2] <= imagtwid[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[3] <= imagtwid[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[4] <= imagtwid[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[5] <= imagtwid[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[6] <= imagtwid[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[7] <= imagtwid[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[8] <= imagtwid[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[9] <= imagtwid[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[10] <= imagtwid[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[11] <= imagtwid[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[12] <= imagtwid[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[13] <= imagtwid[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[14] <= imagtwid[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[15] <= imagtwid[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[16] <= imagtwid[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[17] <= imagtwid[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_dual_port_rom:\gen_optimized_memory_delayed:dual_port_rom_component
clocken0 => altsyncram:old_ram_gen:old_ram_component.clocken0
aclr0 => altsyncram:old_ram_gen:old_ram_component.aclr0
clock0 => altsyncram:old_ram_gen:old_ram_component.clock0
address_a[0] => altsyncram:old_ram_gen:old_ram_component.address_a[0]
address_a[1] => altsyncram:old_ram_gen:old_ram_component.address_a[1]
address_a[2] => altsyncram:old_ram_gen:old_ram_component.address_a[2]
address_a[3] => altsyncram:old_ram_gen:old_ram_component.address_a[3]
address_a[4] => altsyncram:old_ram_gen:old_ram_component.address_a[4]
address_a[5] => altsyncram:old_ram_gen:old_ram_component.address_a[5]
address_b[0] => altsyncram:old_ram_gen:old_ram_component.address_b[0]
address_b[1] => altsyncram:old_ram_gen:old_ram_component.address_b[1]
address_b[2] => altsyncram:old_ram_gen:old_ram_component.address_b[2]
address_b[3] => altsyncram:old_ram_gen:old_ram_component.address_b[3]
address_b[4] => altsyncram:old_ram_gen:old_ram_component.address_b[4]
address_b[5] => altsyncram:old_ram_gen:old_ram_component.address_b[5]
q_a[0] <= altsyncram:old_ram_gen:old_ram_component.q_a[0]
q_a[1] <= altsyncram:old_ram_gen:old_ram_component.q_a[1]
q_a[2] <= altsyncram:old_ram_gen:old_ram_component.q_a[2]
q_a[3] <= altsyncram:old_ram_gen:old_ram_component.q_a[3]
q_a[4] <= altsyncram:old_ram_gen:old_ram_component.q_a[4]
q_a[5] <= altsyncram:old_ram_gen:old_ram_component.q_a[5]
q_a[6] <= altsyncram:old_ram_gen:old_ram_component.q_a[6]
q_a[7] <= altsyncram:old_ram_gen:old_ram_component.q_a[7]
q_a[8] <= altsyncram:old_ram_gen:old_ram_component.q_a[8]
q_a[9] <= altsyncram:old_ram_gen:old_ram_component.q_a[9]
q_a[10] <= altsyncram:old_ram_gen:old_ram_component.q_a[10]
q_a[11] <= altsyncram:old_ram_gen:old_ram_component.q_a[11]
q_a[12] <= altsyncram:old_ram_gen:old_ram_component.q_a[12]
q_a[13] <= altsyncram:old_ram_gen:old_ram_component.q_a[13]
q_a[14] <= altsyncram:old_ram_gen:old_ram_component.q_a[14]
q_a[15] <= altsyncram:old_ram_gen:old_ram_component.q_a[15]
q_a[16] <= altsyncram:old_ram_gen:old_ram_component.q_a[16]
q_a[17] <= altsyncram:old_ram_gen:old_ram_component.q_a[17]
q_b[0] <= altsyncram:old_ram_gen:old_ram_component.q_b[0]
q_b[1] <= altsyncram:old_ram_gen:old_ram_component.q_b[1]
q_b[2] <= altsyncram:old_ram_gen:old_ram_component.q_b[2]
q_b[3] <= altsyncram:old_ram_gen:old_ram_component.q_b[3]
q_b[4] <= altsyncram:old_ram_gen:old_ram_component.q_b[4]
q_b[5] <= altsyncram:old_ram_gen:old_ram_component.q_b[5]
q_b[6] <= altsyncram:old_ram_gen:old_ram_component.q_b[6]
q_b[7] <= altsyncram:old_ram_gen:old_ram_component.q_b[7]
q_b[8] <= altsyncram:old_ram_gen:old_ram_component.q_b[8]
q_b[9] <= altsyncram:old_ram_gen:old_ram_component.q_b[9]
q_b[10] <= altsyncram:old_ram_gen:old_ram_component.q_b[10]
q_b[11] <= altsyncram:old_ram_gen:old_ram_component.q_b[11]
q_b[12] <= altsyncram:old_ram_gen:old_ram_component.q_b[12]
q_b[13] <= altsyncram:old_ram_gen:old_ram_component.q_b[13]
q_b[14] <= altsyncram:old_ram_gen:old_ram_component.q_b[14]
q_b[15] <= altsyncram:old_ram_gen:old_ram_component.q_b[15]
q_b[16] <= altsyncram:old_ram_gen:old_ram_component.q_b[16]
q_b[17] <= altsyncram:old_ram_gen:old_ram_component.q_b[17]


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_dual_port_rom:\gen_optimized_memory_delayed:dual_port_rom_component|altsyncram:\old_ram_gen:old_ram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_mct3:auto_generated.data_a[0]
data_a[1] => altsyncram_mct3:auto_generated.data_a[1]
data_a[2] => altsyncram_mct3:auto_generated.data_a[2]
data_a[3] => altsyncram_mct3:auto_generated.data_a[3]
data_a[4] => altsyncram_mct3:auto_generated.data_a[4]
data_a[5] => altsyncram_mct3:auto_generated.data_a[5]
data_a[6] => altsyncram_mct3:auto_generated.data_a[6]
data_a[7] => altsyncram_mct3:auto_generated.data_a[7]
data_a[8] => altsyncram_mct3:auto_generated.data_a[8]
data_a[9] => altsyncram_mct3:auto_generated.data_a[9]
data_a[10] => altsyncram_mct3:auto_generated.data_a[10]
data_a[11] => altsyncram_mct3:auto_generated.data_a[11]
data_a[12] => altsyncram_mct3:auto_generated.data_a[12]
data_a[13] => altsyncram_mct3:auto_generated.data_a[13]
data_a[14] => altsyncram_mct3:auto_generated.data_a[14]
data_a[15] => altsyncram_mct3:auto_generated.data_a[15]
data_a[16] => altsyncram_mct3:auto_generated.data_a[16]
data_a[17] => altsyncram_mct3:auto_generated.data_a[17]
data_b[0] => altsyncram_mct3:auto_generated.data_b[0]
data_b[1] => altsyncram_mct3:auto_generated.data_b[1]
data_b[2] => altsyncram_mct3:auto_generated.data_b[2]
data_b[3] => altsyncram_mct3:auto_generated.data_b[3]
data_b[4] => altsyncram_mct3:auto_generated.data_b[4]
data_b[5] => altsyncram_mct3:auto_generated.data_b[5]
data_b[6] => altsyncram_mct3:auto_generated.data_b[6]
data_b[7] => altsyncram_mct3:auto_generated.data_b[7]
data_b[8] => altsyncram_mct3:auto_generated.data_b[8]
data_b[9] => altsyncram_mct3:auto_generated.data_b[9]
data_b[10] => altsyncram_mct3:auto_generated.data_b[10]
data_b[11] => altsyncram_mct3:auto_generated.data_b[11]
data_b[12] => altsyncram_mct3:auto_generated.data_b[12]
data_b[13] => altsyncram_mct3:auto_generated.data_b[13]
data_b[14] => altsyncram_mct3:auto_generated.data_b[14]
data_b[15] => altsyncram_mct3:auto_generated.data_b[15]
data_b[16] => altsyncram_mct3:auto_generated.data_b[16]
data_b[17] => altsyncram_mct3:auto_generated.data_b[17]
address_a[0] => altsyncram_mct3:auto_generated.address_a[0]
address_a[1] => altsyncram_mct3:auto_generated.address_a[1]
address_a[2] => altsyncram_mct3:auto_generated.address_a[2]
address_a[3] => altsyncram_mct3:auto_generated.address_a[3]
address_a[4] => altsyncram_mct3:auto_generated.address_a[4]
address_a[5] => altsyncram_mct3:auto_generated.address_a[5]
address_b[0] => altsyncram_mct3:auto_generated.address_b[0]
address_b[1] => altsyncram_mct3:auto_generated.address_b[1]
address_b[2] => altsyncram_mct3:auto_generated.address_b[2]
address_b[3] => altsyncram_mct3:auto_generated.address_b[3]
address_b[4] => altsyncram_mct3:auto_generated.address_b[4]
address_b[5] => altsyncram_mct3:auto_generated.address_b[5]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_mct3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_mct3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_mct3:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_mct3:auto_generated.q_a[0]
q_a[1] <= altsyncram_mct3:auto_generated.q_a[1]
q_a[2] <= altsyncram_mct3:auto_generated.q_a[2]
q_a[3] <= altsyncram_mct3:auto_generated.q_a[3]
q_a[4] <= altsyncram_mct3:auto_generated.q_a[4]
q_a[5] <= altsyncram_mct3:auto_generated.q_a[5]
q_a[6] <= altsyncram_mct3:auto_generated.q_a[6]
q_a[7] <= altsyncram_mct3:auto_generated.q_a[7]
q_a[8] <= altsyncram_mct3:auto_generated.q_a[8]
q_a[9] <= altsyncram_mct3:auto_generated.q_a[9]
q_a[10] <= altsyncram_mct3:auto_generated.q_a[10]
q_a[11] <= altsyncram_mct3:auto_generated.q_a[11]
q_a[12] <= altsyncram_mct3:auto_generated.q_a[12]
q_a[13] <= altsyncram_mct3:auto_generated.q_a[13]
q_a[14] <= altsyncram_mct3:auto_generated.q_a[14]
q_a[15] <= altsyncram_mct3:auto_generated.q_a[15]
q_a[16] <= altsyncram_mct3:auto_generated.q_a[16]
q_a[17] <= altsyncram_mct3:auto_generated.q_a[17]
q_b[0] <= altsyncram_mct3:auto_generated.q_b[0]
q_b[1] <= altsyncram_mct3:auto_generated.q_b[1]
q_b[2] <= altsyncram_mct3:auto_generated.q_b[2]
q_b[3] <= altsyncram_mct3:auto_generated.q_b[3]
q_b[4] <= altsyncram_mct3:auto_generated.q_b[4]
q_b[5] <= altsyncram_mct3:auto_generated.q_b[5]
q_b[6] <= altsyncram_mct3:auto_generated.q_b[6]
q_b[7] <= altsyncram_mct3:auto_generated.q_b[7]
q_b[8] <= altsyncram_mct3:auto_generated.q_b[8]
q_b[9] <= altsyncram_mct3:auto_generated.q_b[9]
q_b[10] <= altsyncram_mct3:auto_generated.q_b[10]
q_b[11] <= altsyncram_mct3:auto_generated.q_b[11]
q_b[12] <= altsyncram_mct3:auto_generated.q_b[12]
q_b[13] <= altsyncram_mct3:auto_generated.q_b[13]
q_b[14] <= altsyncram_mct3:auto_generated.q_b[14]
q_b[15] <= altsyncram_mct3:auto_generated.q_b[15]
q_b[16] <= altsyncram_mct3:auto_generated.q_b[16]
q_b[17] <= altsyncram_mct3:auto_generated.q_b[17]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_dual_port_rom:\gen_optimized_memory_delayed:dual_port_rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_mct3:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
aclr0 => ram_block1a16.CLR0
aclr0 => ram_block1a17.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:1:gen_stg_connect:stg_connect
clk => stg_eop_next~reg0.CLK
clk => stg_sop_next~reg0.CLK
clk => stg_inverse_next~reg0.CLK
clk => stg_valid_next~reg0.CLK
clk => stg_control_next[0]~reg0.CLK
clk => stg_control_next[1]~reg0.CLK
clk => stg_control_next[2]~reg0.CLK
clk => stg_control_next[3]~reg0.CLK
clk => stg_control_next[4]~reg0.CLK
clk => stg_control_next[5]~reg0.CLK
clk => stg_control_next[6]~reg0.CLK
clk => stg_imag_next[0]~reg0.CLK
clk => stg_imag_next[1]~reg0.CLK
clk => stg_imag_next[2]~reg0.CLK
clk => stg_imag_next[3]~reg0.CLK
clk => stg_imag_next[4]~reg0.CLK
clk => stg_imag_next[5]~reg0.CLK
clk => stg_imag_next[6]~reg0.CLK
clk => stg_imag_next[7]~reg0.CLK
clk => stg_imag_next[8]~reg0.CLK
clk => stg_imag_next[9]~reg0.CLK
clk => stg_imag_next[10]~reg0.CLK
clk => stg_imag_next[11]~reg0.CLK
clk => stg_imag_next[12]~reg0.CLK
clk => stg_imag_next[13]~reg0.CLK
clk => stg_imag_next[14]~reg0.CLK
clk => stg_imag_next[15]~reg0.CLK
clk => stg_real_next[0]~reg0.CLK
clk => stg_real_next[1]~reg0.CLK
clk => stg_real_next[2]~reg0.CLK
clk => stg_real_next[3]~reg0.CLK
clk => stg_real_next[4]~reg0.CLK
clk => stg_real_next[5]~reg0.CLK
clk => stg_real_next[6]~reg0.CLK
clk => stg_real_next[7]~reg0.CLK
clk => stg_real_next[8]~reg0.CLK
clk => stg_real_next[9]~reg0.CLK
clk => stg_real_next[10]~reg0.CLK
clk => stg_real_next[11]~reg0.CLK
clk => stg_real_next[12]~reg0.CLK
clk => stg_real_next[13]~reg0.CLK
clk => stg_real_next[14]~reg0.CLK
clk => stg_real_next[15]~reg0.CLK
reset => stg_eop_next~reg0.ACLR
reset => stg_sop_next~reg0.ACLR
reset => stg_inverse_next~reg0.ACLR
reset => stg_valid_next~reg0.ACLR
reset => stg_control_next[0]~reg0.ACLR
reset => stg_control_next[1]~reg0.ACLR
reset => stg_control_next[2]~reg0.ACLR
reset => stg_control_next[3]~reg0.ACLR
reset => stg_control_next[4]~reg0.ACLR
reset => stg_control_next[5]~reg0.ACLR
reset => stg_control_next[6]~reg0.ACLR
reset => stg_imag_next[0]~reg0.ACLR
reset => stg_imag_next[1]~reg0.ACLR
reset => stg_imag_next[2]~reg0.ACLR
reset => stg_imag_next[3]~reg0.ACLR
reset => stg_imag_next[4]~reg0.ACLR
reset => stg_imag_next[5]~reg0.ACLR
reset => stg_imag_next[6]~reg0.ACLR
reset => stg_imag_next[7]~reg0.ACLR
reset => stg_imag_next[8]~reg0.ACLR
reset => stg_imag_next[9]~reg0.ACLR
reset => stg_imag_next[10]~reg0.ACLR
reset => stg_imag_next[11]~reg0.ACLR
reset => stg_imag_next[12]~reg0.ACLR
reset => stg_imag_next[13]~reg0.ACLR
reset => stg_imag_next[14]~reg0.ACLR
reset => stg_imag_next[15]~reg0.ACLR
reset => stg_real_next[0]~reg0.ACLR
reset => stg_real_next[1]~reg0.ACLR
reset => stg_real_next[2]~reg0.ACLR
reset => stg_real_next[3]~reg0.ACLR
reset => stg_real_next[4]~reg0.ACLR
reset => stg_real_next[5]~reg0.ACLR
reset => stg_real_next[6]~reg0.ACLR
reset => stg_real_next[7]~reg0.ACLR
reset => stg_real_next[8]~reg0.ACLR
reset => stg_real_next[9]~reg0.ACLR
reset => stg_real_next[10]~reg0.ACLR
reset => stg_real_next[11]~reg0.ACLR
reset => stg_real_next[12]~reg0.ACLR
reset => stg_real_next[13]~reg0.ACLR
reset => stg_real_next[14]~reg0.ACLR
reset => stg_real_next[15]~reg0.ACLR
enable => stg_real_next[15]~reg0.ENA
enable => stg_real_next[14]~reg0.ENA
enable => stg_real_next[13]~reg0.ENA
enable => stg_real_next[12]~reg0.ENA
enable => stg_real_next[11]~reg0.ENA
enable => stg_real_next[10]~reg0.ENA
enable => stg_real_next[9]~reg0.ENA
enable => stg_real_next[8]~reg0.ENA
enable => stg_real_next[7]~reg0.ENA
enable => stg_real_next[6]~reg0.ENA
enable => stg_real_next[5]~reg0.ENA
enable => stg_real_next[4]~reg0.ENA
enable => stg_real_next[3]~reg0.ENA
enable => stg_real_next[2]~reg0.ENA
enable => stg_real_next[1]~reg0.ENA
enable => stg_real_next[0]~reg0.ENA
enable => stg_imag_next[15]~reg0.ENA
enable => stg_imag_next[14]~reg0.ENA
enable => stg_imag_next[13]~reg0.ENA
enable => stg_imag_next[12]~reg0.ENA
enable => stg_imag_next[11]~reg0.ENA
enable => stg_imag_next[10]~reg0.ENA
enable => stg_imag_next[9]~reg0.ENA
enable => stg_imag_next[8]~reg0.ENA
enable => stg_imag_next[7]~reg0.ENA
enable => stg_imag_next[6]~reg0.ENA
enable => stg_imag_next[5]~reg0.ENA
enable => stg_imag_next[4]~reg0.ENA
enable => stg_imag_next[3]~reg0.ENA
enable => stg_imag_next[2]~reg0.ENA
enable => stg_imag_next[1]~reg0.ENA
enable => stg_imag_next[0]~reg0.ENA
enable => stg_control_next[6]~reg0.ENA
enable => stg_control_next[5]~reg0.ENA
enable => stg_control_next[4]~reg0.ENA
enable => stg_control_next[3]~reg0.ENA
enable => stg_control_next[2]~reg0.ENA
enable => stg_control_next[1]~reg0.ENA
enable => stg_control_next[0]~reg0.ENA
enable => stg_valid_next~reg0.ENA
enable => stg_inverse_next~reg0.ENA
enable => stg_sop_next~reg0.ENA
enable => stg_eop_next~reg0.ENA
stg_input_sel => stg_inverse_next.OUTPUTSELECT
stg_input_sel => stg_sop_next.OUTPUTSELECT
stg_input_sel => stg_eop_next.OUTPUTSELECT
stg_input_sel => stg_valid_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_control_next.OUTPUTSELECT
stg_input_sel => stg_control_next.OUTPUTSELECT
stg_input_sel => stg_control_next.OUTPUTSELECT
stg_input_sel => stg_control_next.OUTPUTSELECT
stg_input_sel => stg_control_next.OUTPUTSELECT
stg_input_sel => stg_control_next.OUTPUTSELECT
stg_input_sel => stg_control_next.OUTPUTSELECT
stg_control_first[0] => stg_control_next.DATAA
stg_control_first[1] => stg_control_next.DATAA
stg_control_first[2] => stg_control_next.DATAA
stg_control_first[3] => stg_control_next.DATAA
stg_control_first[4] => stg_control_next.DATAA
stg_control_first[5] => stg_control_next.DATAA
stg_control_first[6] => stg_control_next.DATAA
stg_sop_first => stg_sop_next.DATAA
stg_eop_first => stg_eop_next.DATAA
stg_valid_first => stg_valid_next.DATAA
stg_inverse_first => stg_inverse_next.DATAA
stg_real_first[0] => stg_real_next.DATAA
stg_real_first[1] => stg_real_next.DATAA
stg_real_first[2] => stg_real_next.DATAA
stg_real_first[3] => stg_real_next.DATAA
stg_real_first[4] => stg_real_next.DATAA
stg_real_first[5] => stg_real_next.DATAA
stg_real_first[6] => stg_real_next.DATAA
stg_real_first[7] => stg_real_next.DATAA
stg_real_first[8] => stg_real_next.DATAA
stg_real_first[9] => stg_real_next.DATAA
stg_real_first[10] => stg_real_next.DATAA
stg_real_first[11] => stg_real_next.DATAA
stg_real_first[12] => stg_real_next.DATAA
stg_real_first[13] => stg_real_next.DATAA
stg_real_first[14] => stg_real_next.DATAA
stg_real_first[15] => stg_real_next.DATAA
stg_imag_first[0] => stg_imag_next.DATAA
stg_imag_first[1] => stg_imag_next.DATAA
stg_imag_first[2] => stg_imag_next.DATAA
stg_imag_first[3] => stg_imag_next.DATAA
stg_imag_first[4] => stg_imag_next.DATAA
stg_imag_first[5] => stg_imag_next.DATAA
stg_imag_first[6] => stg_imag_next.DATAA
stg_imag_first[7] => stg_imag_next.DATAA
stg_imag_first[8] => stg_imag_next.DATAA
stg_imag_first[9] => stg_imag_next.DATAA
stg_imag_first[10] => stg_imag_next.DATAA
stg_imag_first[11] => stg_imag_next.DATAA
stg_imag_first[12] => stg_imag_next.DATAA
stg_imag_first[13] => stg_imag_next.DATAA
stg_imag_first[14] => stg_imag_next.DATAA
stg_imag_first[15] => stg_imag_next.DATAA
stg_valid_prev => stg_valid_next.DATAB
stg_sop_prev => stg_sop_next.DATAB
stg_eop_prev => stg_eop_next.DATAB
stg_inverse_prev => stg_inverse_next.DATAB
stg_control_prev[0] => stg_control_next.DATAB
stg_control_prev[1] => stg_control_next.DATAB
stg_control_prev[2] => stg_control_next.DATAB
stg_control_prev[3] => stg_control_next.DATAB
stg_control_prev[4] => stg_control_next.DATAB
stg_control_prev[5] => stg_control_next.DATAB
stg_control_prev[6] => stg_control_next.DATAB
stg_real_prev[0] => stg_real_next.DATAB
stg_real_prev[1] => stg_real_next.DATAB
stg_real_prev[2] => stg_real_next.DATAB
stg_real_prev[3] => stg_real_next.DATAB
stg_real_prev[4] => stg_real_next.DATAB
stg_real_prev[5] => stg_real_next.DATAB
stg_real_prev[6] => stg_real_next.DATAB
stg_real_prev[7] => stg_real_next.DATAB
stg_real_prev[8] => stg_real_next.DATAB
stg_real_prev[9] => stg_real_next.DATAB
stg_real_prev[10] => stg_real_next.DATAB
stg_real_prev[11] => stg_real_next.DATAB
stg_real_prev[12] => stg_real_next.DATAB
stg_real_prev[13] => stg_real_next.DATAB
stg_real_prev[14] => stg_real_next.DATAB
stg_real_prev[15] => stg_real_next.DATAB
stg_imag_prev[0] => stg_imag_next.DATAB
stg_imag_prev[1] => stg_imag_next.DATAB
stg_imag_prev[2] => stg_imag_next.DATAB
stg_imag_prev[3] => stg_imag_next.DATAB
stg_imag_prev[4] => stg_imag_next.DATAB
stg_imag_prev[5] => stg_imag_next.DATAB
stg_imag_prev[6] => stg_imag_next.DATAB
stg_imag_prev[7] => stg_imag_next.DATAB
stg_imag_prev[8] => stg_imag_next.DATAB
stg_imag_prev[9] => stg_imag_next.DATAB
stg_imag_prev[10] => stg_imag_next.DATAB
stg_imag_prev[11] => stg_imag_next.DATAB
stg_imag_prev[12] => stg_imag_next.DATAB
stg_imag_prev[13] => stg_imag_next.DATAB
stg_imag_prev[14] => stg_imag_next.DATAB
stg_imag_prev[15] => stg_imag_next.DATAB
stg_real_next[0] <= stg_real_next[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[1] <= stg_real_next[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[2] <= stg_real_next[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[3] <= stg_real_next[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[4] <= stg_real_next[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[5] <= stg_real_next[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[6] <= stg_real_next[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[7] <= stg_real_next[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[8] <= stg_real_next[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[9] <= stg_real_next[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[10] <= stg_real_next[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[11] <= stg_real_next[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[12] <= stg_real_next[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[13] <= stg_real_next[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[14] <= stg_real_next[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[15] <= stg_real_next[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[0] <= stg_imag_next[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[1] <= stg_imag_next[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[2] <= stg_imag_next[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[3] <= stg_imag_next[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[4] <= stg_imag_next[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[5] <= stg_imag_next[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[6] <= stg_imag_next[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[7] <= stg_imag_next[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[8] <= stg_imag_next[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[9] <= stg_imag_next[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[10] <= stg_imag_next[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[11] <= stg_imag_next[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[12] <= stg_imag_next[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[13] <= stg_imag_next[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[14] <= stg_imag_next[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[15] <= stg_imag_next[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_control_next[0] <= stg_control_next[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_control_next[1] <= stg_control_next[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_control_next[2] <= stg_control_next[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_control_next[3] <= stg_control_next[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_control_next[4] <= stg_control_next[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_control_next[5] <= stg_control_next[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_control_next[6] <= stg_control_next[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_inverse_next <= stg_inverse_next~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_eop_next <= stg_eop_next~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_sop_next <= stg_sop_next~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_valid_next <= stg_valid_next~reg0.DB_MAX_OUTPUT_PORT_TYPE


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage
clk => auk_dspip_r22sdf_cma:gen_cma:cma_inst.clk
clk => processing~reg0.CLK
clk => processing_cnt[0].CLK
clk => processing_cnt[1].CLK
clk => processing_cnt[2].CLK
clk => bfi_processing.CLK
clk => bfi_processing_cnt[0].CLK
clk => bfi_processing_cnt[1].CLK
clk => bfi_processing_cnt[2].CLK
clk => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.clk
clk => auk_dspip_r22sdf_delay:gen_bfi:bfi_delblk_real.clk
clk => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.clk
clk => auk_dspip_r22sdf_delay:gen_bfii:bfii_delblk_real.clk
reset => auk_dspip_r22sdf_cma:gen_cma:cma_inst.reset
reset => processing~reg0.ACLR
reset => processing_cnt[0].ACLR
reset => processing_cnt[1].ACLR
reset => processing_cnt[2].ACLR
reset => bfi_processing.ACLR
reset => bfi_processing_cnt[0].ACLR
reset => bfi_processing_cnt[1].ACLR
reset => bfi_processing_cnt[2].ACLR
reset => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.reset
reset => auk_dspip_r22sdf_delay:gen_bfi:bfi_delblk_real.reset
reset => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.reset
reset => auk_dspip_r22sdf_delay:gen_bfii:bfii_delblk_real.reset
enable => bfi_delay_blk_enable.IN1
enable => bfii_delay_blk_enable.IN1
enable => auk_dspip_r22sdf_cma:gen_cma:cma_inst.enable
enable => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.enable
enable => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.enable
enable => bfi_processing_cnt[2].ENA
enable => bfi_processing_cnt[1].ENA
enable => bfi_processing_cnt[0].ENA
enable => processing~reg0.ENA
enable => bfi_processing.ENA
enable => processing_cnt[2].ENA
enable => processing_cnt[1].ENA
enable => processing_cnt[0].ENA
in_valid => twid_rd_en.IN0
in_valid => processing_cnt_p.IN0
in_valid => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_valid
in_pwr_2 => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_radix_2
in_pwr_2 => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.in_radix_2
in_pwr_2 => auk_dspip_r22sdf_delay:gen_bfi:bfi_delblk_real.radix_2
in_pwr_2 => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_radix_2
in_pwr_2 => auk_dspip_r22sdf_delay:gen_bfii:bfii_delblk_real.radix_2
in_sel => twidaddr.OUTPUTSELECT
in_sel => twidaddr.OUTPUTSELECT
in_sel => twidaddr.OUTPUTSELECT
in_sel => twidaddr.OUTPUTSELECT
in_sel => twidaddr.OUTPUTSELECT
in_sel => twidaddr.OUTPUTSELECT
in_sel => twidaddr.OUTPUTSELECT
in_sel => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.in_sel
in_sel => twid_rd_en.IN1
in_sop => processing_cnt_p.IN1
in_sop => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_sop
in_eop => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_eop
in_inverse => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_inverse
in_fftpts[0] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_fftpts[0]
in_fftpts[0] => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.in_fftpts[0]
in_fftpts[0] => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_fftpts[0]
in_fftpts[1] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_fftpts[1]
in_fftpts[1] => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.in_fftpts[1]
in_fftpts[1] => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_fftpts[1]
in_fftpts[2] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_fftpts[2]
in_fftpts[2] => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.in_fftpts[2]
in_fftpts[2] => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_fftpts[2]
in_fftpts[3] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_fftpts[3]
in_fftpts[3] => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.in_fftpts[3]
in_fftpts[3] => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_fftpts[3]
in_fftpts[4] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_fftpts[4]
in_fftpts[4] => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.in_fftpts[4]
in_fftpts[4] => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_fftpts[4]
in_fftpts[5] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_fftpts[5]
in_fftpts[5] => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.in_fftpts[5]
in_fftpts[5] => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_fftpts[5]
in_fftpts[6] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_fftpts[6]
in_fftpts[6] => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.in_fftpts[6]
in_fftpts[6] => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_fftpts[6]
in_fftpts[7] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_fftpts[7]
in_fftpts[7] => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.in_fftpts[7]
in_fftpts[7] => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_fftpts[7]
in_real[0] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_real[0]
in_real[1] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_real[1]
in_real[2] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_real[2]
in_real[3] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_real[3]
in_real[4] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_real[4]
in_real[5] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_real[5]
in_real[6] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_real[6]
in_real[7] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_real[7]
in_real[8] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_real[8]
in_real[9] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_real[9]
in_real[10] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_real[10]
in_real[11] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_real[11]
in_real[12] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_real[12]
in_real[13] => ~NO_FANOUT~
in_real[14] => ~NO_FANOUT~
in_real[15] => ~NO_FANOUT~
in_imag[0] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_imag[0]
in_imag[1] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_imag[1]
in_imag[2] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_imag[2]
in_imag[3] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_imag[3]
in_imag[4] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_imag[4]
in_imag[5] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_imag[5]
in_imag[6] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_imag[6]
in_imag[7] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_imag[7]
in_imag[8] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_imag[8]
in_imag[9] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_imag[9]
in_imag[10] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_imag[10]
in_imag[11] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_imag[11]
in_imag[12] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_imag[12]
in_imag[13] => ~NO_FANOUT~
in_imag[14] => ~NO_FANOUT~
in_imag[15] => ~NO_FANOUT~
realtwid[0] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.realtwid[0]
realtwid[1] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.realtwid[1]
realtwid[2] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.realtwid[2]
realtwid[3] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.realtwid[3]
realtwid[4] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.realtwid[4]
realtwid[5] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.realtwid[5]
realtwid[6] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.realtwid[6]
realtwid[7] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.realtwid[7]
realtwid[8] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.realtwid[8]
realtwid[9] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.realtwid[9]
realtwid[10] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.realtwid[10]
realtwid[11] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.realtwid[11]
realtwid[12] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.realtwid[12]
realtwid[13] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.realtwid[13]
realtwid[14] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.realtwid[14]
realtwid[15] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.realtwid[15]
realtwid[16] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.realtwid[16]
realtwid[17] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.realtwid[17]
imagtwid[0] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.imagtwid[0]
imagtwid[1] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.imagtwid[1]
imagtwid[2] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.imagtwid[2]
imagtwid[3] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.imagtwid[3]
imagtwid[4] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.imagtwid[4]
imagtwid[5] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.imagtwid[5]
imagtwid[6] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.imagtwid[6]
imagtwid[7] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.imagtwid[7]
imagtwid[8] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.imagtwid[8]
imagtwid[9] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.imagtwid[9]
imagtwid[10] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.imagtwid[10]
imagtwid[11] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.imagtwid[11]
imagtwid[12] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.imagtwid[12]
imagtwid[13] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.imagtwid[13]
imagtwid[14] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.imagtwid[14]
imagtwid[15] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.imagtwid[15]
imagtwid[16] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.imagtwid[16]
imagtwid[17] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.imagtwid[17]
twid_rd_en <= twid_rd_en.DB_MAX_OUTPUT_PORT_TYPE
twidaddr[0] <= twidaddr.DB_MAX_OUTPUT_PORT_TYPE
twidaddr[1] <= twidaddr.DB_MAX_OUTPUT_PORT_TYPE
twidaddr[2] <= twidaddr.DB_MAX_OUTPUT_PORT_TYPE
twidaddr[3] <= twidaddr.DB_MAX_OUTPUT_PORT_TYPE
twidaddr[4] <= twidaddr.DB_MAX_OUTPUT_PORT_TYPE
twidaddr[5] <= twidaddr.DB_MAX_OUTPUT_PORT_TYPE
twidaddr[6] <= twidaddr.DB_MAX_OUTPUT_PORT_TYPE
in_control[0] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_control[0]
in_control[1] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_control[1]
in_control[2] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_control[2]
in_control[3] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_control[3]
in_control[4] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_control[4]
in_control[5] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_control[5]
in_control[6] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_control[6]
processing <= processing~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[0] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[0]
out_real[1] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[1]
out_real[2] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[2]
out_real[3] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[3]
out_real[4] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[4]
out_real[5] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[5]
out_real[6] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[6]
out_real[7] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[7]
out_real[8] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[8]
out_real[9] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[9]
out_real[10] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[10]
out_real[11] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[11]
out_real[12] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[12]
out_real[13] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[13]
out_real[14] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[14]
out_real[15] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[14]
out_imag[0] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[0]
out_imag[1] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[1]
out_imag[2] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[2]
out_imag[3] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[3]
out_imag[4] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[4]
out_imag[5] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[5]
out_imag[6] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[6]
out_imag[7] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[7]
out_imag[8] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[8]
out_imag[9] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[9]
out_imag[10] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[10]
out_imag[11] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[11]
out_imag[12] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[12]
out_imag[13] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[13]
out_imag[14] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[14]
out_imag[15] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[14]
out_control[0] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_control[0]
out_control[1] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_control[1]
out_control[2] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_control[2]
out_control[3] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_control[3]
out_control[4] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_control[4]
out_control[5] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_control[5]
out_control[6] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_control[6]
out_inverse <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_inverse
out_sop <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_sop
out_eop <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_eop
out_valid <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_valid


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst
clk => auk_dspip_r22sdf_counter:bf_counter_inst.clk
clk => out_inverse_d[0].CLK
clk => out_inverse_d[1].CLK
clk => out_inverse_d[2].CLK
clk => out_inverse_d[3].CLK
clk => out_inverse_d[4].CLK
clk => out_inverse_d[5].CLK
clk => out_inverse_d[6].CLK
clk => out_inverse_d[7].CLK
clk => out_inverse_d[8].CLK
clk => out_eop_d[0].CLK
clk => out_eop_d[1].CLK
clk => out_eop_d[2].CLK
clk => out_eop_d[3].CLK
clk => out_eop_d[4].CLK
clk => out_eop_d[5].CLK
clk => out_eop_d[6].CLK
clk => out_eop_d[7].CLK
clk => out_eop_d[8].CLK
clk => out_sop_d[0].CLK
clk => out_sop_d[1].CLK
clk => out_sop_d[2].CLK
clk => out_sop_d[3].CLK
clk => out_sop_d[4].CLK
clk => out_sop_d[5].CLK
clk => out_sop_d[6].CLK
clk => out_sop_d[7].CLK
clk => out_sop_d[8].CLK
clk => out_valid_d[0].CLK
clk => out_valid_d[1].CLK
clk => out_valid_d[2].CLK
clk => out_valid_d[3].CLK
clk => out_valid_d[4].CLK
clk => out_valid_d[5].CLK
clk => out_valid_d[6].CLK
clk => out_valid_d[7].CLK
clk => out_valid_d[8].CLK
clk => out_control_d[0][0].CLK
clk => out_control_d[0][1].CLK
clk => out_control_d[0][2].CLK
clk => out_control_d[0][3].CLK
clk => out_control_d[0][4].CLK
clk => out_control_d[0][5].CLK
clk => out_control_d[0][6].CLK
clk => out_control_d[1][0].CLK
clk => out_control_d[1][1].CLK
clk => out_control_d[1][2].CLK
clk => out_control_d[1][3].CLK
clk => out_control_d[1][4].CLK
clk => out_control_d[1][5].CLK
clk => out_control_d[1][6].CLK
clk => out_control_d[2][0].CLK
clk => out_control_d[2][1].CLK
clk => out_control_d[2][2].CLK
clk => out_control_d[2][3].CLK
clk => out_control_d[2][4].CLK
clk => out_control_d[2][5].CLK
clk => out_control_d[2][6].CLK
clk => out_control_d[3][0].CLK
clk => out_control_d[3][1].CLK
clk => out_control_d[3][2].CLK
clk => out_control_d[3][3].CLK
clk => out_control_d[3][4].CLK
clk => out_control_d[3][5].CLK
clk => out_control_d[3][6].CLK
clk => out_control_d[4][0].CLK
clk => out_control_d[4][1].CLK
clk => out_control_d[4][2].CLK
clk => out_control_d[4][3].CLK
clk => out_control_d[4][4].CLK
clk => out_control_d[4][5].CLK
clk => out_control_d[4][6].CLK
clk => out_control_d[5][0].CLK
clk => out_control_d[5][1].CLK
clk => out_control_d[5][2].CLK
clk => out_control_d[5][3].CLK
clk => out_control_d[5][4].CLK
clk => out_control_d[5][5].CLK
clk => out_control_d[5][6].CLK
clk => out_control_d[6][0].CLK
clk => out_control_d[6][1].CLK
clk => out_control_d[6][2].CLK
clk => out_control_d[6][3].CLK
clk => out_control_d[6][4].CLK
clk => out_control_d[6][5].CLK
clk => out_control_d[6][6].CLK
clk => out_control_d[7][0].CLK
clk => out_control_d[7][1].CLK
clk => out_control_d[7][2].CLK
clk => out_control_d[7][3].CLK
clk => out_control_d[7][4].CLK
clk => out_control_d[7][5].CLK
clk => out_control_d[7][6].CLK
clk => out_control_d[8][0].CLK
clk => out_control_d[8][1].CLK
clk => out_control_d[8][2].CLK
clk => out_control_d[8][3].CLK
clk => out_control_d[8][4].CLK
clk => out_control_d[8][5].CLK
clk => out_control_d[8][6].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:real_result[0].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:real_result[1].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:real_result[2].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:real_result[3].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:real_result[4].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:real_result[5].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:real_result[6].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:real_result[7].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:real_result[8].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:real_result[9].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:real_result[10].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:real_result[11].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:real_result[12].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:real_result[13].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:real_result[14].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:real_result[15].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:real_result[16].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:real_result[17].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:real_result[18].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:real_result[19].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:real_result[20].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:real_result[21].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:real_result[22].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:real_result[23].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:real_result[24].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:real_result[25].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:real_result[26].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:real_result[27].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:real_result[28].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:real_result[29].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:imag_result[0].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:imag_result[1].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:imag_result[2].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:imag_result[3].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:imag_result[4].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:imag_result[5].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:imag_result[6].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:imag_result[7].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:imag_result[8].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:imag_result[9].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:imag_result[10].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:imag_result[11].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:imag_result[12].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:imag_result[13].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:imag_result[14].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:imag_result[15].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:imag_result[16].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:imag_result[17].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:imag_result[18].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:imag_result[19].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:imag_result[20].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:imag_result[21].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:imag_result[22].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:imag_result[23].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:imag_result[24].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:imag_result[25].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:imag_result[26].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:imag_result[27].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:imag_result[28].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:imag_result[29].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_imag_d[0].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_imag_d[1].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_imag_d[2].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_imag_d[3].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_imag_d[4].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_imag_d[5].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_imag_d[6].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_imag_d[7].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_imag_d[8].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_imag_d[9].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_imag_d[10].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_imag_d[11].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_imag_d[12].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_real_d[0].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_real_d[1].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_real_d[2].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_real_d[3].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_real_d[4].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_real_d[5].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_real_d[6].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_real_d[7].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_real_d[8].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_real_d[9].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_real_d[10].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_real_d[11].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_real_d[12].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_imag_dd[0].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_imag_dd[1].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_imag_dd[2].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_imag_dd[3].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_imag_dd[4].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_imag_dd[5].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_imag_dd[6].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_imag_dd[7].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_imag_dd[8].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_imag_dd[9].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_imag_dd[10].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_imag_dd[11].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_imag_dd[12].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_real_dd[0].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_real_dd[1].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_real_dd[2].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_real_dd[3].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_real_dd[4].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_real_dd[5].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_real_dd[6].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_real_dd[7].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_real_dd[8].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_real_dd[9].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_real_dd[10].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_real_dd[11].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_real_dd[12].CLK
clk => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.clock0
clk => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.clock0
clk => auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_real.clk
clk => auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_imag.clk
reset => in_real_dd.OUTPUTSELECT
reset => in_real_dd.OUTPUTSELECT
reset => in_real_dd.OUTPUTSELECT
reset => in_real_dd.OUTPUTSELECT
reset => in_real_dd.OUTPUTSELECT
reset => in_real_dd.OUTPUTSELECT
reset => in_real_dd.OUTPUTSELECT
reset => in_real_dd.OUTPUTSELECT
reset => in_real_dd.OUTPUTSELECT
reset => in_real_dd.OUTPUTSELECT
reset => in_real_dd.OUTPUTSELECT
reset => in_real_dd.OUTPUTSELECT
reset => in_real_dd.OUTPUTSELECT
reset => in_imag_dd.OUTPUTSELECT
reset => in_imag_dd.OUTPUTSELECT
reset => in_imag_dd.OUTPUTSELECT
reset => in_imag_dd.OUTPUTSELECT
reset => in_imag_dd.OUTPUTSELECT
reset => in_imag_dd.OUTPUTSELECT
reset => in_imag_dd.OUTPUTSELECT
reset => in_imag_dd.OUTPUTSELECT
reset => in_imag_dd.OUTPUTSELECT
reset => in_imag_dd.OUTPUTSELECT
reset => in_imag_dd.OUTPUTSELECT
reset => in_imag_dd.OUTPUTSELECT
reset => in_imag_dd.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => imag_result.OUTPUTSELECT
reset => imag_result.OUTPUTSELECT
reset => imag_result.OUTPUTSELECT
reset => imag_result.OUTPUTSELECT
reset => imag_result.OUTPUTSELECT
reset => imag_result.OUTPUTSELECT
reset => imag_result.OUTPUTSELECT
reset => imag_result.OUTPUTSELECT
reset => imag_result.OUTPUTSELECT
reset => imag_result.OUTPUTSELECT
reset => imag_result.OUTPUTSELECT
reset => imag_result.OUTPUTSELECT
reset => imag_result.OUTPUTSELECT
reset => imag_result.OUTPUTSELECT
reset => imag_result.OUTPUTSELECT
reset => imag_result.OUTPUTSELECT
reset => imag_result.OUTPUTSELECT
reset => imag_result.OUTPUTSELECT
reset => imag_result.OUTPUTSELECT
reset => imag_result.OUTPUTSELECT
reset => imag_result.OUTPUTSELECT
reset => imag_result.OUTPUTSELECT
reset => imag_result.OUTPUTSELECT
reset => imag_result.OUTPUTSELECT
reset => imag_result.OUTPUTSELECT
reset => imag_result.OUTPUTSELECT
reset => imag_result.OUTPUTSELECT
reset => imag_result.OUTPUTSELECT
reset => imag_result.OUTPUTSELECT
reset => imag_result.OUTPUTSELECT
reset => real_result.OUTPUTSELECT
reset => real_result.OUTPUTSELECT
reset => real_result.OUTPUTSELECT
reset => real_result.OUTPUTSELECT
reset => real_result.OUTPUTSELECT
reset => real_result.OUTPUTSELECT
reset => real_result.OUTPUTSELECT
reset => real_result.OUTPUTSELECT
reset => real_result.OUTPUTSELECT
reset => real_result.OUTPUTSELECT
reset => real_result.OUTPUTSELECT
reset => real_result.OUTPUTSELECT
reset => real_result.OUTPUTSELECT
reset => real_result.OUTPUTSELECT
reset => real_result.OUTPUTSELECT
reset => real_result.OUTPUTSELECT
reset => real_result.OUTPUTSELECT
reset => real_result.OUTPUTSELECT
reset => real_result.OUTPUTSELECT
reset => real_result.OUTPUTSELECT
reset => real_result.OUTPUTSELECT
reset => real_result.OUTPUTSELECT
reset => real_result.OUTPUTSELECT
reset => real_result.OUTPUTSELECT
reset => real_result.OUTPUTSELECT
reset => real_result.OUTPUTSELECT
reset => real_result.OUTPUTSELECT
reset => real_result.OUTPUTSELECT
reset => real_result.OUTPUTSELECT
reset => real_result.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_valid_d.OUTPUTSELECT
reset => out_valid_d.OUTPUTSELECT
reset => out_valid_d.OUTPUTSELECT
reset => out_valid_d.OUTPUTSELECT
reset => out_valid_d.OUTPUTSELECT
reset => out_valid_d.OUTPUTSELECT
reset => out_valid_d.OUTPUTSELECT
reset => out_valid_d.OUTPUTSELECT
reset => out_valid_d.OUTPUTSELECT
reset => out_sop_d.OUTPUTSELECT
reset => out_sop_d.OUTPUTSELECT
reset => out_sop_d.OUTPUTSELECT
reset => out_sop_d.OUTPUTSELECT
reset => out_sop_d.OUTPUTSELECT
reset => out_sop_d.OUTPUTSELECT
reset => out_sop_d.OUTPUTSELECT
reset => out_sop_d.OUTPUTSELECT
reset => out_sop_d.OUTPUTSELECT
reset => out_eop_d.OUTPUTSELECT
reset => out_eop_d.OUTPUTSELECT
reset => out_eop_d.OUTPUTSELECT
reset => out_eop_d.OUTPUTSELECT
reset => out_eop_d.OUTPUTSELECT
reset => out_eop_d.OUTPUTSELECT
reset => out_eop_d.OUTPUTSELECT
reset => out_eop_d.OUTPUTSELECT
reset => out_eop_d.OUTPUTSELECT
reset => out_inverse_d.OUTPUTSELECT
reset => out_inverse_d.OUTPUTSELECT
reset => out_inverse_d.OUTPUTSELECT
reset => out_inverse_d.OUTPUTSELECT
reset => out_inverse_d.OUTPUTSELECT
reset => out_inverse_d.OUTPUTSELECT
reset => out_inverse_d.OUTPUTSELECT
reset => out_inverse_d.OUTPUTSELECT
reset => out_inverse_d.OUTPUTSELECT
reset => auk_dspip_r22sdf_counter:bf_counter_inst.reset
reset => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.aclr0
reset => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.aclr0
reset => auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_real.reset
reset => auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_imag.reset
enable => in_real_dd.OUTPUTSELECT
enable => in_real_dd.OUTPUTSELECT
enable => in_real_dd.OUTPUTSELECT
enable => in_real_dd.OUTPUTSELECT
enable => in_real_dd.OUTPUTSELECT
enable => in_real_dd.OUTPUTSELECT
enable => in_real_dd.OUTPUTSELECT
enable => in_real_dd.OUTPUTSELECT
enable => in_real_dd.OUTPUTSELECT
enable => in_real_dd.OUTPUTSELECT
enable => in_real_dd.OUTPUTSELECT
enable => in_real_dd.OUTPUTSELECT
enable => in_real_dd.OUTPUTSELECT
enable => in_imag_dd.OUTPUTSELECT
enable => in_imag_dd.OUTPUTSELECT
enable => in_imag_dd.OUTPUTSELECT
enable => in_imag_dd.OUTPUTSELECT
enable => in_imag_dd.OUTPUTSELECT
enable => in_imag_dd.OUTPUTSELECT
enable => in_imag_dd.OUTPUTSELECT
enable => in_imag_dd.OUTPUTSELECT
enable => in_imag_dd.OUTPUTSELECT
enable => in_imag_dd.OUTPUTSELECT
enable => in_imag_dd.OUTPUTSELECT
enable => in_imag_dd.OUTPUTSELECT
enable => in_imag_dd.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => imag_result.OUTPUTSELECT
enable => imag_result.OUTPUTSELECT
enable => imag_result.OUTPUTSELECT
enable => imag_result.OUTPUTSELECT
enable => imag_result.OUTPUTSELECT
enable => imag_result.OUTPUTSELECT
enable => imag_result.OUTPUTSELECT
enable => imag_result.OUTPUTSELECT
enable => imag_result.OUTPUTSELECT
enable => imag_result.OUTPUTSELECT
enable => imag_result.OUTPUTSELECT
enable => imag_result.OUTPUTSELECT
enable => imag_result.OUTPUTSELECT
enable => imag_result.OUTPUTSELECT
enable => imag_result.OUTPUTSELECT
enable => imag_result.OUTPUTSELECT
enable => imag_result.OUTPUTSELECT
enable => imag_result.OUTPUTSELECT
enable => imag_result.OUTPUTSELECT
enable => imag_result.OUTPUTSELECT
enable => imag_result.OUTPUTSELECT
enable => imag_result.OUTPUTSELECT
enable => imag_result.OUTPUTSELECT
enable => imag_result.OUTPUTSELECT
enable => imag_result.OUTPUTSELECT
enable => imag_result.OUTPUTSELECT
enable => imag_result.OUTPUTSELECT
enable => imag_result.OUTPUTSELECT
enable => imag_result.OUTPUTSELECT
enable => imag_result.OUTPUTSELECT
enable => real_result.OUTPUTSELECT
enable => real_result.OUTPUTSELECT
enable => real_result.OUTPUTSELECT
enable => real_result.OUTPUTSELECT
enable => real_result.OUTPUTSELECT
enable => real_result.OUTPUTSELECT
enable => real_result.OUTPUTSELECT
enable => real_result.OUTPUTSELECT
enable => real_result.OUTPUTSELECT
enable => real_result.OUTPUTSELECT
enable => real_result.OUTPUTSELECT
enable => real_result.OUTPUTSELECT
enable => real_result.OUTPUTSELECT
enable => real_result.OUTPUTSELECT
enable => real_result.OUTPUTSELECT
enable => real_result.OUTPUTSELECT
enable => real_result.OUTPUTSELECT
enable => real_result.OUTPUTSELECT
enable => real_result.OUTPUTSELECT
enable => real_result.OUTPUTSELECT
enable => real_result.OUTPUTSELECT
enable => real_result.OUTPUTSELECT
enable => real_result.OUTPUTSELECT
enable => real_result.OUTPUTSELECT
enable => real_result.OUTPUTSELECT
enable => real_result.OUTPUTSELECT
enable => real_result.OUTPUTSELECT
enable => real_result.OUTPUTSELECT
enable => real_result.OUTPUTSELECT
enable => real_result.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_valid_d.OUTPUTSELECT
enable => out_valid_d.OUTPUTSELECT
enable => out_valid_d.OUTPUTSELECT
enable => out_valid_d.OUTPUTSELECT
enable => out_valid_d.OUTPUTSELECT
enable => out_valid_d.OUTPUTSELECT
enable => out_valid_d.OUTPUTSELECT
enable => out_valid_d.OUTPUTSELECT
enable => out_valid_d.OUTPUTSELECT
enable => out_sop_d.OUTPUTSELECT
enable => out_sop_d.OUTPUTSELECT
enable => out_sop_d.OUTPUTSELECT
enable => out_sop_d.OUTPUTSELECT
enable => out_sop_d.OUTPUTSELECT
enable => out_sop_d.OUTPUTSELECT
enable => out_sop_d.OUTPUTSELECT
enable => out_sop_d.OUTPUTSELECT
enable => out_sop_d.OUTPUTSELECT
enable => out_eop_d.OUTPUTSELECT
enable => out_eop_d.OUTPUTSELECT
enable => out_eop_d.OUTPUTSELECT
enable => out_eop_d.OUTPUTSELECT
enable => out_eop_d.OUTPUTSELECT
enable => out_eop_d.OUTPUTSELECT
enable => out_eop_d.OUTPUTSELECT
enable => out_eop_d.OUTPUTSELECT
enable => out_eop_d.OUTPUTSELECT
enable => out_inverse_d.OUTPUTSELECT
enable => out_inverse_d.OUTPUTSELECT
enable => out_inverse_d.OUTPUTSELECT
enable => out_inverse_d.OUTPUTSELECT
enable => out_inverse_d.OUTPUTSELECT
enable => out_inverse_d.OUTPUTSELECT
enable => out_inverse_d.OUTPUTSELECT
enable => out_inverse_d.OUTPUTSELECT
enable => out_inverse_d.OUTPUTSELECT
enable => auk_dspip_r22sdf_counter:bf_counter_inst.enable
enable => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.ena0
enable => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.ena0
enable => auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_real.enable
enable => auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_imag.enable
in_sop => out_sop_d.DATAB
in_sop => auk_dspip_r22sdf_counter:bf_counter_inst.in_sop
in_eop => out_eop_d.DATAB
in_eop => auk_dspip_r22sdf_counter:bf_counter_inst.in_eop
in_inverse => out_inverse_d.DATAB
in_valid => out_valid_d.DATAB
in_valid => auk_dspip_r22sdf_counter:bf_counter_inst.in_valid
in_fftpts[0] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[0]
in_fftpts[1] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[1]
in_fftpts[2] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[2]
in_fftpts[3] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[3]
in_fftpts[4] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[4]
in_fftpts[5] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[5]
in_fftpts[6] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[6]
in_fftpts[7] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[7]
in_radix_2 => auk_dspip_r22sdf_counter:bf_counter_inst.in_radix_2
in_radix_2 => in_control_tmp[6].OUTPUTSELECT
in_radix_2 => in_control_tmp[5].OUTPUTSELECT
in_radix_2 => in_control_tmp[4].OUTPUTSELECT
in_radix_2 => in_control_tmp[3].OUTPUTSELECT
in_radix_2 => in_control_tmp[2].OUTPUTSELECT
in_radix_2 => in_control_tmp[1].OUTPUTSELECT
in_radix_2 => in_control_tmp[0].OUTPUTSELECT
in_control[0] => Add1.IN14
in_control[0] => in_control_tmp[0].DATAA
in_control[0] => out_control_d.DATAB
in_control[1] => Add0.IN12
in_control[1] => Add1.IN13
in_control[1] => out_control_d.DATAB
in_control[2] => Add0.IN11
in_control[2] => Add1.IN12
in_control[2] => out_control_d.DATAB
in_control[3] => Add0.IN10
in_control[3] => Add1.IN11
in_control[3] => out_control_d.DATAB
in_control[4] => Add0.IN9
in_control[4] => Add1.IN10
in_control[4] => out_control_d.DATAB
in_control[5] => Add0.IN8
in_control[5] => Add1.IN9
in_control[5] => out_control_d.DATAB
in_control[6] => Add0.IN7
in_control[6] => Add1.IN8
in_control[6] => out_control_d.DATAB
in_real[0] => in_real_dd.DATAB
in_real[1] => in_real_dd.DATAB
in_real[2] => in_real_dd.DATAB
in_real[3] => in_real_dd.DATAB
in_real[4] => in_real_dd.DATAB
in_real[5] => in_real_dd.DATAB
in_real[6] => in_real_dd.DATAB
in_real[7] => in_real_dd.DATAB
in_real[8] => in_real_dd.DATAB
in_real[9] => in_real_dd.DATAB
in_real[10] => in_real_dd.DATAB
in_real[11] => in_real_dd.DATAB
in_real[12] => in_real_dd.DATAB
in_imag[0] => in_imag_dd.DATAB
in_imag[1] => in_imag_dd.DATAB
in_imag[2] => in_imag_dd.DATAB
in_imag[3] => in_imag_dd.DATAB
in_imag[4] => in_imag_dd.DATAB
in_imag[5] => in_imag_dd.DATAB
in_imag[6] => in_imag_dd.DATAB
in_imag[7] => in_imag_dd.DATAB
in_imag[8] => in_imag_dd.DATAB
in_imag[9] => in_imag_dd.DATAB
in_imag[10] => in_imag_dd.DATAB
in_imag[11] => in_imag_dd.DATAB
in_imag[12] => in_imag_dd.DATAB
realtwid[0] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[0]
realtwid[0] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[18]
realtwid[1] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[1]
realtwid[1] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[19]
realtwid[2] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[2]
realtwid[2] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[20]
realtwid[3] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[3]
realtwid[3] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[21]
realtwid[4] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[4]
realtwid[4] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[22]
realtwid[5] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[5]
realtwid[5] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[23]
realtwid[6] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[6]
realtwid[6] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[24]
realtwid[7] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[7]
realtwid[7] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[25]
realtwid[8] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[8]
realtwid[8] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[26]
realtwid[9] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[9]
realtwid[9] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[27]
realtwid[10] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[10]
realtwid[10] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[28]
realtwid[11] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[11]
realtwid[11] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[29]
realtwid[12] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[12]
realtwid[12] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[30]
realtwid[13] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[13]
realtwid[13] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[31]
realtwid[14] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[14]
realtwid[14] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[32]
realtwid[15] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[15]
realtwid[15] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[33]
realtwid[16] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[16]
realtwid[16] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[34]
realtwid[17] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[17]
realtwid[17] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[35]
imagtwid[0] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[18]
imagtwid[0] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[0]
imagtwid[1] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[19]
imagtwid[1] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[1]
imagtwid[2] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[20]
imagtwid[2] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[2]
imagtwid[3] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[21]
imagtwid[3] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[3]
imagtwid[4] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[22]
imagtwid[4] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[4]
imagtwid[5] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[23]
imagtwid[5] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[5]
imagtwid[6] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[24]
imagtwid[6] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[6]
imagtwid[7] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[25]
imagtwid[7] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[7]
imagtwid[8] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[26]
imagtwid[8] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[8]
imagtwid[9] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[27]
imagtwid[9] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[9]
imagtwid[10] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[28]
imagtwid[10] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[10]
imagtwid[11] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[29]
imagtwid[11] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[11]
imagtwid[12] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[30]
imagtwid[12] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[12]
imagtwid[13] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[31]
imagtwid[13] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[13]
imagtwid[14] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[32]
imagtwid[14] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[14]
imagtwid[15] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[33]
imagtwid[15] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[15]
imagtwid[16] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[34]
imagtwid[16] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[16]
imagtwid[17] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[35]
imagtwid[17] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[17]
twidaddr[0] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[0]
twidaddr[1] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[1]
twidaddr[2] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[2]
twidaddr[3] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[3]
twidaddr[4] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[4]
twidaddr[5] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[5]
twidaddr[6] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[6]
out_real[0] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_real.dataout[0]
out_real[1] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_real.dataout[1]
out_real[2] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_real.dataout[2]
out_real[3] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_real.dataout[3]
out_real[4] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_real.dataout[4]
out_real[5] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_real.dataout[5]
out_real[6] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_real.dataout[6]
out_real[7] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_real.dataout[7]
out_real[8] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_real.dataout[8]
out_real[9] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_real.dataout[9]
out_real[10] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_real.dataout[10]
out_real[11] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_real.dataout[11]
out_real[12] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_real.dataout[12]
out_imag[0] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_imag.dataout[0]
out_imag[1] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_imag.dataout[1]
out_imag[2] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_imag.dataout[2]
out_imag[3] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_imag.dataout[3]
out_imag[4] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_imag.dataout[4]
out_imag[5] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_imag.dataout[5]
out_imag[6] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_imag.dataout[6]
out_imag[7] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_imag.dataout[7]
out_imag[8] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_imag.dataout[8]
out_imag[9] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_imag.dataout[9]
out_imag[10] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_imag.dataout[10]
out_imag[11] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_imag.dataout[11]
out_imag[12] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_imag.dataout[12]
out_control[0] <= out_control_d[8][0].DB_MAX_OUTPUT_PORT_TYPE
out_control[1] <= out_control_d[8][1].DB_MAX_OUTPUT_PORT_TYPE
out_control[2] <= out_control_d[8][2].DB_MAX_OUTPUT_PORT_TYPE
out_control[3] <= out_control_d[8][3].DB_MAX_OUTPUT_PORT_TYPE
out_control[4] <= out_control_d[8][4].DB_MAX_OUTPUT_PORT_TYPE
out_control[5] <= out_control_d[8][5].DB_MAX_OUTPUT_PORT_TYPE
out_control[6] <= out_control_d[8][6].DB_MAX_OUTPUT_PORT_TYPE
out_inverse <= out_inverse_d[8].DB_MAX_OUTPUT_PORT_TYPE
out_sop <= out_sop_d[8].DB_MAX_OUTPUT_PORT_TYPE
out_eop <= out_eop_d[8].DB_MAX_OUTPUT_PORT_TYPE
out_valid <= out_valid_d[8].DB_MAX_OUTPUT_PORT_TYPE


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst
clk => control_s[0].CLK
clk => control_s[1].CLK
clk => control_s[2].CLK
clk => control_s[3].CLK
clk => control_s[4].CLK
clk => control_s[5].CLK
clk => control_s[6].CLK
reset => control_s[0].ACLR
reset => control_s[1].ACLR
reset => control_s[2].ACLR
reset => control_s[3].ACLR
reset => control_s[4].ACLR
reset => control_s[5].ACLR
reset => control_s[6].ACLR
enable => counter_p.IN0
in_valid => counter_p.IN1
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_eop => ~NO_FANOUT~
in_fftpts[0] => ~NO_FANOUT~
in_fftpts[1] => ~NO_FANOUT~
in_fftpts[2] => ~NO_FANOUT~
in_fftpts[3] => ~NO_FANOUT~
in_fftpts[4] => ~NO_FANOUT~
in_fftpts[5] => ~NO_FANOUT~
in_fftpts[6] => ~NO_FANOUT~
in_fftpts[7] => ~NO_FANOUT~
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_control[0] => Add1.IN14
in_control[0] => control_s.DATAB
in_control[1] => Add0.IN12
in_control[1] => Add1.IN13
in_control[2] => Add0.IN11
in_control[2] => Add1.IN12
in_control[3] => Add0.IN10
in_control[3] => Add1.IN11
in_control[4] => Add0.IN9
in_control[4] => Add1.IN10
in_control[5] => Add0.IN8
in_control[5] => Add1.IN9
in_control[6] => Add0.IN7
in_control[6] => Add1.IN8
out_control[0] <= control_s[0].DB_MAX_OUTPUT_PORT_TYPE
out_control[1] <= control_s[1].DB_MAX_OUTPUT_PORT_TYPE
out_control[2] <= control_s[2].DB_MAX_OUTPUT_PORT_TYPE
out_control[3] <= control_s[3].DB_MAX_OUTPUT_PORT_TYPE
out_control[4] <= control_s[4].DB_MAX_OUTPUT_PORT_TYPE
out_control[5] <= control_s[5].DB_MAX_OUTPUT_PORT_TYPE
out_control[6] <= control_s[6].DB_MAX_OUTPUT_PORT_TYPE


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real
dataa[0] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[0]
dataa[1] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[1]
dataa[2] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[2]
dataa[3] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[3]
dataa[4] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[4]
dataa[5] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[5]
dataa[6] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[6]
dataa[7] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[7]
dataa[8] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[8]
dataa[9] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[9]
dataa[10] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[10]
dataa[11] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[11]
dataa[12] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[12]
dataa[13] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[13]
dataa[14] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[14]
dataa[15] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[15]
dataa[16] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[16]
dataa[17] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[17]
dataa[18] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[18]
dataa[19] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[19]
dataa[20] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[20]
dataa[21] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[21]
dataa[22] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[22]
dataa[23] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[23]
dataa[24] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[24]
dataa[25] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[25]
datab[0] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[0]
datab[1] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[1]
datab[2] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[2]
datab[3] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[3]
datab[4] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[4]
datab[5] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[5]
datab[6] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[6]
datab[7] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[7]
datab[8] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[8]
datab[9] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[9]
datab[10] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[10]
datab[11] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[11]
datab[12] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[12]
datab[13] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[13]
datab[14] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[14]
datab[15] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[15]
datab[16] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[16]
datab[17] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[17]
datab[18] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[18]
datab[19] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[19]
datab[20] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[20]
datab[21] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[21]
datab[22] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[22]
datab[23] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[23]
datab[24] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[24]
datab[25] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[25]
datab[26] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[26]
datab[27] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[27]
datab[28] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[28]
datab[29] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[29]
datab[30] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[30]
datab[31] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[31]
datab[32] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[32]
datab[33] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[33]
datab[34] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[34]
datab[35] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[35]
clock0 => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.clock0
aclr0 => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.aclr0
ena0 => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.ena0
result[0] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[0]
result[1] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[1]
result[2] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[2]
result[3] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[3]
result[4] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[4]
result[5] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[5]
result[6] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[6]
result[7] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[7]
result[8] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[8]
result[9] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[9]
result[10] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[10]
result[11] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[11]
result[12] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[12]
result[13] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[13]
result[14] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[14]
result[15] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[15]
result[16] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[16]
result[17] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[17]
result[18] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[18]
result[19] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[19]
result[20] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[20]
result[21] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[21]
result[22] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[22]
result[23] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[23]
result[24] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[24]
result[25] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[25]
result[26] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[26]
result[27] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[27]
result[28] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[28]
result[29] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[29]
result[30] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[30]
result[31] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[31]


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component
dataa[0] => altmult_add:ALTMULT_ADD_component.dataa[0]
dataa[1] => altmult_add:ALTMULT_ADD_component.dataa[1]
dataa[2] => altmult_add:ALTMULT_ADD_component.dataa[2]
dataa[3] => altmult_add:ALTMULT_ADD_component.dataa[3]
dataa[4] => altmult_add:ALTMULT_ADD_component.dataa[4]
dataa[5] => altmult_add:ALTMULT_ADD_component.dataa[5]
dataa[6] => altmult_add:ALTMULT_ADD_component.dataa[6]
dataa[7] => altmult_add:ALTMULT_ADD_component.dataa[7]
dataa[8] => altmult_add:ALTMULT_ADD_component.dataa[8]
dataa[9] => altmult_add:ALTMULT_ADD_component.dataa[9]
dataa[10] => altmult_add:ALTMULT_ADD_component.dataa[10]
dataa[11] => altmult_add:ALTMULT_ADD_component.dataa[11]
dataa[12] => altmult_add:ALTMULT_ADD_component.dataa[12]
dataa[13] => altmult_add:ALTMULT_ADD_component.dataa[13]
dataa[14] => altmult_add:ALTMULT_ADD_component.dataa[14]
dataa[15] => altmult_add:ALTMULT_ADD_component.dataa[15]
dataa[16] => altmult_add:ALTMULT_ADD_component.dataa[16]
dataa[17] => altmult_add:ALTMULT_ADD_component.dataa[17]
dataa[18] => altmult_add:ALTMULT_ADD_component.dataa[18]
dataa[19] => altmult_add:ALTMULT_ADD_component.dataa[19]
dataa[20] => altmult_add:ALTMULT_ADD_component.dataa[20]
dataa[21] => altmult_add:ALTMULT_ADD_component.dataa[21]
dataa[22] => altmult_add:ALTMULT_ADD_component.dataa[22]
dataa[23] => altmult_add:ALTMULT_ADD_component.dataa[23]
dataa[24] => altmult_add:ALTMULT_ADD_component.dataa[24]
dataa[25] => altmult_add:ALTMULT_ADD_component.dataa[25]
datab[0] => altmult_add:ALTMULT_ADD_component.datab[0]
datab[1] => altmult_add:ALTMULT_ADD_component.datab[1]
datab[2] => altmult_add:ALTMULT_ADD_component.datab[2]
datab[3] => altmult_add:ALTMULT_ADD_component.datab[3]
datab[4] => altmult_add:ALTMULT_ADD_component.datab[4]
datab[5] => altmult_add:ALTMULT_ADD_component.datab[5]
datab[6] => altmult_add:ALTMULT_ADD_component.datab[6]
datab[7] => altmult_add:ALTMULT_ADD_component.datab[7]
datab[8] => altmult_add:ALTMULT_ADD_component.datab[8]
datab[9] => altmult_add:ALTMULT_ADD_component.datab[9]
datab[10] => altmult_add:ALTMULT_ADD_component.datab[10]
datab[11] => altmult_add:ALTMULT_ADD_component.datab[11]
datab[12] => altmult_add:ALTMULT_ADD_component.datab[12]
datab[13] => altmult_add:ALTMULT_ADD_component.datab[13]
datab[14] => altmult_add:ALTMULT_ADD_component.datab[14]
datab[15] => altmult_add:ALTMULT_ADD_component.datab[15]
datab[16] => altmult_add:ALTMULT_ADD_component.datab[16]
datab[17] => altmult_add:ALTMULT_ADD_component.datab[17]
datab[18] => altmult_add:ALTMULT_ADD_component.datab[18]
datab[19] => altmult_add:ALTMULT_ADD_component.datab[19]
datab[20] => altmult_add:ALTMULT_ADD_component.datab[20]
datab[21] => altmult_add:ALTMULT_ADD_component.datab[21]
datab[22] => altmult_add:ALTMULT_ADD_component.datab[22]
datab[23] => altmult_add:ALTMULT_ADD_component.datab[23]
datab[24] => altmult_add:ALTMULT_ADD_component.datab[24]
datab[25] => altmult_add:ALTMULT_ADD_component.datab[25]
datab[26] => altmult_add:ALTMULT_ADD_component.datab[26]
datab[27] => altmult_add:ALTMULT_ADD_component.datab[27]
datab[28] => altmult_add:ALTMULT_ADD_component.datab[28]
datab[29] => altmult_add:ALTMULT_ADD_component.datab[29]
datab[30] => altmult_add:ALTMULT_ADD_component.datab[30]
datab[31] => altmult_add:ALTMULT_ADD_component.datab[31]
datab[32] => altmult_add:ALTMULT_ADD_component.datab[32]
datab[33] => altmult_add:ALTMULT_ADD_component.datab[33]
datab[34] => altmult_add:ALTMULT_ADD_component.datab[34]
datab[35] => altmult_add:ALTMULT_ADD_component.datab[35]
clock0 => altmult_add:ALTMULT_ADD_component.clock0
aclr0 => altmult_add:ALTMULT_ADD_component.aclr0
ena0 => altmult_add:ALTMULT_ADD_component.ena0
result[0] <= altmult_add:ALTMULT_ADD_component.result[0]
result[1] <= altmult_add:ALTMULT_ADD_component.result[1]
result[2] <= altmult_add:ALTMULT_ADD_component.result[2]
result[3] <= altmult_add:ALTMULT_ADD_component.result[3]
result[4] <= altmult_add:ALTMULT_ADD_component.result[4]
result[5] <= altmult_add:ALTMULT_ADD_component.result[5]
result[6] <= altmult_add:ALTMULT_ADD_component.result[6]
result[7] <= altmult_add:ALTMULT_ADD_component.result[7]
result[8] <= altmult_add:ALTMULT_ADD_component.result[8]
result[9] <= altmult_add:ALTMULT_ADD_component.result[9]
result[10] <= altmult_add:ALTMULT_ADD_component.result[10]
result[11] <= altmult_add:ALTMULT_ADD_component.result[11]
result[12] <= altmult_add:ALTMULT_ADD_component.result[12]
result[13] <= altmult_add:ALTMULT_ADD_component.result[13]
result[14] <= altmult_add:ALTMULT_ADD_component.result[14]
result[15] <= altmult_add:ALTMULT_ADD_component.result[15]
result[16] <= altmult_add:ALTMULT_ADD_component.result[16]
result[17] <= altmult_add:ALTMULT_ADD_component.result[17]
result[18] <= altmult_add:ALTMULT_ADD_component.result[18]
result[19] <= altmult_add:ALTMULT_ADD_component.result[19]
result[20] <= altmult_add:ALTMULT_ADD_component.result[20]
result[21] <= altmult_add:ALTMULT_ADD_component.result[21]
result[22] <= altmult_add:ALTMULT_ADD_component.result[22]
result[23] <= altmult_add:ALTMULT_ADD_component.result[23]
result[24] <= altmult_add:ALTMULT_ADD_component.result[24]
result[25] <= altmult_add:ALTMULT_ADD_component.result[25]
result[26] <= altmult_add:ALTMULT_ADD_component.result[26]
result[27] <= altmult_add:ALTMULT_ADD_component.result[27]
result[28] <= altmult_add:ALTMULT_ADD_component.result[28]
result[29] <= altmult_add:ALTMULT_ADD_component.result[29]
result[30] <= altmult_add:ALTMULT_ADD_component.result[30]
result[31] <= altmult_add:ALTMULT_ADD_component.result[31]


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component
accum_sload => ~NO_FANOUT~
aclr0 => mult_add_2m6g:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= chainout_sat_overflow.DB_MAX_OUTPUT_PORT_TYPE
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_2m6g:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_2m6g:auto_generated.dataa[0]
dataa[1] => mult_add_2m6g:auto_generated.dataa[1]
dataa[2] => mult_add_2m6g:auto_generated.dataa[2]
dataa[3] => mult_add_2m6g:auto_generated.dataa[3]
dataa[4] => mult_add_2m6g:auto_generated.dataa[4]
dataa[5] => mult_add_2m6g:auto_generated.dataa[5]
dataa[6] => mult_add_2m6g:auto_generated.dataa[6]
dataa[7] => mult_add_2m6g:auto_generated.dataa[7]
dataa[8] => mult_add_2m6g:auto_generated.dataa[8]
dataa[9] => mult_add_2m6g:auto_generated.dataa[9]
dataa[10] => mult_add_2m6g:auto_generated.dataa[10]
dataa[11] => mult_add_2m6g:auto_generated.dataa[11]
dataa[12] => mult_add_2m6g:auto_generated.dataa[12]
dataa[13] => mult_add_2m6g:auto_generated.dataa[13]
dataa[14] => mult_add_2m6g:auto_generated.dataa[14]
dataa[15] => mult_add_2m6g:auto_generated.dataa[15]
dataa[16] => mult_add_2m6g:auto_generated.dataa[16]
dataa[17] => mult_add_2m6g:auto_generated.dataa[17]
dataa[18] => mult_add_2m6g:auto_generated.dataa[18]
dataa[19] => mult_add_2m6g:auto_generated.dataa[19]
dataa[20] => mult_add_2m6g:auto_generated.dataa[20]
dataa[21] => mult_add_2m6g:auto_generated.dataa[21]
dataa[22] => mult_add_2m6g:auto_generated.dataa[22]
dataa[23] => mult_add_2m6g:auto_generated.dataa[23]
dataa[24] => mult_add_2m6g:auto_generated.dataa[24]
dataa[25] => mult_add_2m6g:auto_generated.dataa[25]
datab[0] => mult_add_2m6g:auto_generated.datab[0]
datab[1] => mult_add_2m6g:auto_generated.datab[1]
datab[2] => mult_add_2m6g:auto_generated.datab[2]
datab[3] => mult_add_2m6g:auto_generated.datab[3]
datab[4] => mult_add_2m6g:auto_generated.datab[4]
datab[5] => mult_add_2m6g:auto_generated.datab[5]
datab[6] => mult_add_2m6g:auto_generated.datab[6]
datab[7] => mult_add_2m6g:auto_generated.datab[7]
datab[8] => mult_add_2m6g:auto_generated.datab[8]
datab[9] => mult_add_2m6g:auto_generated.datab[9]
datab[10] => mult_add_2m6g:auto_generated.datab[10]
datab[11] => mult_add_2m6g:auto_generated.datab[11]
datab[12] => mult_add_2m6g:auto_generated.datab[12]
datab[13] => mult_add_2m6g:auto_generated.datab[13]
datab[14] => mult_add_2m6g:auto_generated.datab[14]
datab[15] => mult_add_2m6g:auto_generated.datab[15]
datab[16] => mult_add_2m6g:auto_generated.datab[16]
datab[17] => mult_add_2m6g:auto_generated.datab[17]
datab[18] => mult_add_2m6g:auto_generated.datab[18]
datab[19] => mult_add_2m6g:auto_generated.datab[19]
datab[20] => mult_add_2m6g:auto_generated.datab[20]
datab[21] => mult_add_2m6g:auto_generated.datab[21]
datab[22] => mult_add_2m6g:auto_generated.datab[22]
datab[23] => mult_add_2m6g:auto_generated.datab[23]
datab[24] => mult_add_2m6g:auto_generated.datab[24]
datab[25] => mult_add_2m6g:auto_generated.datab[25]
datab[26] => mult_add_2m6g:auto_generated.datab[26]
datab[27] => mult_add_2m6g:auto_generated.datab[27]
datab[28] => mult_add_2m6g:auto_generated.datab[28]
datab[29] => mult_add_2m6g:auto_generated.datab[29]
datab[30] => mult_add_2m6g:auto_generated.datab[30]
datab[31] => mult_add_2m6g:auto_generated.datab[31]
datab[32] => mult_add_2m6g:auto_generated.datab[32]
datab[33] => mult_add_2m6g:auto_generated.datab[33]
datab[34] => mult_add_2m6g:auto_generated.datab[34]
datab[35] => mult_add_2m6g:auto_generated.datab[35]
ena0 => mult_add_2m6g:auto_generated.ena0
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= mult0_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult1_is_saturated <= mult1_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= mult2_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult3_is_saturated <= mult3_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mult_add_2m6g:auto_generated.result[0]
result[1] <= mult_add_2m6g:auto_generated.result[1]
result[2] <= mult_add_2m6g:auto_generated.result[2]
result[3] <= mult_add_2m6g:auto_generated.result[3]
result[4] <= mult_add_2m6g:auto_generated.result[4]
result[5] <= mult_add_2m6g:auto_generated.result[5]
result[6] <= mult_add_2m6g:auto_generated.result[6]
result[7] <= mult_add_2m6g:auto_generated.result[7]
result[8] <= mult_add_2m6g:auto_generated.result[8]
result[9] <= mult_add_2m6g:auto_generated.result[9]
result[10] <= mult_add_2m6g:auto_generated.result[10]
result[11] <= mult_add_2m6g:auto_generated.result[11]
result[12] <= mult_add_2m6g:auto_generated.result[12]
result[13] <= mult_add_2m6g:auto_generated.result[13]
result[14] <= mult_add_2m6g:auto_generated.result[14]
result[15] <= mult_add_2m6g:auto_generated.result[15]
result[16] <= mult_add_2m6g:auto_generated.result[16]
result[17] <= mult_add_2m6g:auto_generated.result[17]
result[18] <= mult_add_2m6g:auto_generated.result[18]
result[19] <= mult_add_2m6g:auto_generated.result[19]
result[20] <= mult_add_2m6g:auto_generated.result[20]
result[21] <= mult_add_2m6g:auto_generated.result[21]
result[22] <= mult_add_2m6g:auto_generated.result[22]
result[23] <= mult_add_2m6g:auto_generated.result[23]
result[24] <= mult_add_2m6g:auto_generated.result[24]
result[25] <= mult_add_2m6g:auto_generated.result[25]
result[26] <= mult_add_2m6g:auto_generated.result[26]
result[27] <= mult_add_2m6g:auto_generated.result[27]
result[28] <= mult_add_2m6g:auto_generated.result[28]
result[29] <= mult_add_2m6g:auto_generated.result[29]
result[30] <= mult_add_2m6g:auto_generated.result[30]
result[31] <= mult_add_2m6g:auto_generated.result[31]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scanina[9] => ~NO_FANOUT~
scanina[10] => ~NO_FANOUT~
scanina[11] => ~NO_FANOUT~
scanina[12] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scaninb[13] => ~NO_FANOUT~
scaninb[14] => ~NO_FANOUT~
scaninb[15] => ~NO_FANOUT~
scaninb[16] => ~NO_FANOUT~
scaninb[17] => ~NO_FANOUT~
scanouta[0] <= scanouta[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scanouta[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scanouta[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scanouta[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scanouta[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scanouta[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scanouta[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scanouta[7].DB_MAX_OUTPUT_PORT_TYPE
scanouta[8] <= scanouta[8].DB_MAX_OUTPUT_PORT_TYPE
scanouta[9] <= scanouta[9].DB_MAX_OUTPUT_PORT_TYPE
scanouta[10] <= scanouta[10].DB_MAX_OUTPUT_PORT_TYPE
scanouta[11] <= scanouta[11].DB_MAX_OUTPUT_PORT_TYPE
scanouta[12] <= scanouta[12].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[0] <= scanoutb[0].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[1] <= scanoutb[1].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[2] <= scanoutb[2].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[3] <= scanoutb[3].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[4] <= scanoutb[4].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[5] <= scanoutb[5].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[6] <= scanoutb[6].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[7] <= scanoutb[7].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[8] <= scanoutb[8].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[9] <= scanoutb[9].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[10] <= scanoutb[10].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[11] <= scanoutb[11].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[12] <= scanoutb[12].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[13] <= scanoutb[13].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[14] <= scanoutb[14].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[15] <= scanoutb[15].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[16] <= scanoutb[16].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[17] <= scanoutb[17].DB_MAX_OUTPUT_PORT_TYPE
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourcea[1] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
sourceb[1] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
datac[22] => ~NO_FANOUT~
datac[23] => ~NO_FANOUT~
datac[24] => ~NO_FANOUT~
datac[25] => ~NO_FANOUT~
datac[26] => ~NO_FANOUT~
datac[27] => ~NO_FANOUT~
datac[28] => ~NO_FANOUT~
datac[29] => ~NO_FANOUT~
datac[30] => ~NO_FANOUT~
datac[31] => ~NO_FANOUT~
datac[32] => ~NO_FANOUT~
datac[33] => ~NO_FANOUT~
datac[34] => ~NO_FANOUT~
datac[35] => ~NO_FANOUT~
datac[36] => ~NO_FANOUT~
datac[37] => ~NO_FANOUT~
datac[38] => ~NO_FANOUT~
datac[39] => ~NO_FANOUT~
datac[40] => ~NO_FANOUT~
datac[41] => ~NO_FANOUT~
datac[42] => ~NO_FANOUT~
datac[43] => ~NO_FANOUT~


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_2m6g:auto_generated
aclr0 => ded_mult_ka91:ded_mult1.aclr[0]
aclr0 => ded_mult_ka91:ded_mult2.aclr[0]
aclr0 => dffe7a[32].IN0
clock0 => ded_mult_ka91:ded_mult1.clock[0]
clock0 => ded_mult_ka91:ded_mult2.clock[0]
clock0 => dffe7a[32].CLK
clock0 => dffe7a[31].CLK
clock0 => dffe7a[30].CLK
clock0 => dffe7a[29].CLK
clock0 => dffe7a[28].CLK
clock0 => dffe7a[27].CLK
clock0 => dffe7a[26].CLK
clock0 => dffe7a[25].CLK
clock0 => dffe7a[24].CLK
clock0 => dffe7a[23].CLK
clock0 => dffe7a[22].CLK
clock0 => dffe7a[21].CLK
clock0 => dffe7a[20].CLK
clock0 => dffe7a[19].CLK
clock0 => dffe7a[18].CLK
clock0 => dffe7a[17].CLK
clock0 => dffe7a[16].CLK
clock0 => dffe7a[15].CLK
clock0 => dffe7a[14].CLK
clock0 => dffe7a[13].CLK
clock0 => dffe7a[12].CLK
clock0 => dffe7a[11].CLK
clock0 => dffe7a[10].CLK
clock0 => dffe7a[9].CLK
clock0 => dffe7a[8].CLK
clock0 => dffe7a[7].CLK
clock0 => dffe7a[6].CLK
clock0 => dffe7a[5].CLK
clock0 => dffe7a[4].CLK
clock0 => dffe7a[3].CLK
clock0 => dffe7a[2].CLK
clock0 => dffe7a[1].CLK
clock0 => dffe7a[0].CLK
dataa[0] => ded_mult_ka91:ded_mult1.dataa[0]
dataa[1] => ded_mult_ka91:ded_mult1.dataa[1]
dataa[2] => ded_mult_ka91:ded_mult1.dataa[2]
dataa[3] => ded_mult_ka91:ded_mult1.dataa[3]
dataa[4] => ded_mult_ka91:ded_mult1.dataa[4]
dataa[5] => ded_mult_ka91:ded_mult1.dataa[5]
dataa[6] => ded_mult_ka91:ded_mult1.dataa[6]
dataa[7] => ded_mult_ka91:ded_mult1.dataa[7]
dataa[8] => ded_mult_ka91:ded_mult1.dataa[8]
dataa[9] => ded_mult_ka91:ded_mult1.dataa[9]
dataa[10] => ded_mult_ka91:ded_mult1.dataa[10]
dataa[11] => ded_mult_ka91:ded_mult1.dataa[11]
dataa[12] => ded_mult_ka91:ded_mult1.dataa[12]
dataa[13] => ded_mult_ka91:ded_mult2.dataa[0]
dataa[14] => ded_mult_ka91:ded_mult2.dataa[1]
dataa[15] => ded_mult_ka91:ded_mult2.dataa[2]
dataa[16] => ded_mult_ka91:ded_mult2.dataa[3]
dataa[17] => ded_mult_ka91:ded_mult2.dataa[4]
dataa[18] => ded_mult_ka91:ded_mult2.dataa[5]
dataa[19] => ded_mult_ka91:ded_mult2.dataa[6]
dataa[20] => ded_mult_ka91:ded_mult2.dataa[7]
dataa[21] => ded_mult_ka91:ded_mult2.dataa[8]
dataa[22] => ded_mult_ka91:ded_mult2.dataa[9]
dataa[23] => ded_mult_ka91:ded_mult2.dataa[10]
dataa[24] => ded_mult_ka91:ded_mult2.dataa[11]
dataa[25] => ded_mult_ka91:ded_mult2.dataa[12]
datab[0] => ded_mult_ka91:ded_mult1.datab[0]
datab[1] => ded_mult_ka91:ded_mult1.datab[1]
datab[2] => ded_mult_ka91:ded_mult1.datab[2]
datab[3] => ded_mult_ka91:ded_mult1.datab[3]
datab[4] => ded_mult_ka91:ded_mult1.datab[4]
datab[5] => ded_mult_ka91:ded_mult1.datab[5]
datab[6] => ded_mult_ka91:ded_mult1.datab[6]
datab[7] => ded_mult_ka91:ded_mult1.datab[7]
datab[8] => ded_mult_ka91:ded_mult1.datab[8]
datab[9] => ded_mult_ka91:ded_mult1.datab[9]
datab[10] => ded_mult_ka91:ded_mult1.datab[10]
datab[11] => ded_mult_ka91:ded_mult1.datab[11]
datab[12] => ded_mult_ka91:ded_mult1.datab[12]
datab[13] => ded_mult_ka91:ded_mult1.datab[13]
datab[14] => ded_mult_ka91:ded_mult1.datab[14]
datab[15] => ded_mult_ka91:ded_mult1.datab[15]
datab[16] => ded_mult_ka91:ded_mult1.datab[16]
datab[17] => ded_mult_ka91:ded_mult1.datab[17]
datab[18] => ded_mult_ka91:ded_mult2.datab[0]
datab[19] => ded_mult_ka91:ded_mult2.datab[1]
datab[20] => ded_mult_ka91:ded_mult2.datab[2]
datab[21] => ded_mult_ka91:ded_mult2.datab[3]
datab[22] => ded_mult_ka91:ded_mult2.datab[4]
datab[23] => ded_mult_ka91:ded_mult2.datab[5]
datab[24] => ded_mult_ka91:ded_mult2.datab[6]
datab[25] => ded_mult_ka91:ded_mult2.datab[7]
datab[26] => ded_mult_ka91:ded_mult2.datab[8]
datab[27] => ded_mult_ka91:ded_mult2.datab[9]
datab[28] => ded_mult_ka91:ded_mult2.datab[10]
datab[29] => ded_mult_ka91:ded_mult2.datab[11]
datab[30] => ded_mult_ka91:ded_mult2.datab[12]
datab[31] => ded_mult_ka91:ded_mult2.datab[13]
datab[32] => ded_mult_ka91:ded_mult2.datab[14]
datab[33] => ded_mult_ka91:ded_mult2.datab[15]
datab[34] => ded_mult_ka91:ded_mult2.datab[16]
datab[35] => ded_mult_ka91:ded_mult2.datab[17]
ena0 => ded_mult_ka91:ded_mult1.ena[0]
ena0 => ded_mult_ka91:ded_mult2.ena[0]
ena0 => dffe7a[32].ENA
ena0 => dffe7a[31].ENA
ena0 => dffe7a[30].ENA
ena0 => dffe7a[29].ENA
ena0 => dffe7a[28].ENA
ena0 => dffe7a[27].ENA
ena0 => dffe7a[26].ENA
ena0 => dffe7a[25].ENA
ena0 => dffe7a[24].ENA
ena0 => dffe7a[23].ENA
ena0 => dffe7a[22].ENA
ena0 => dffe7a[21].ENA
ena0 => dffe7a[20].ENA
ena0 => dffe7a[19].ENA
ena0 => dffe7a[18].ENA
ena0 => dffe7a[17].ENA
ena0 => dffe7a[16].ENA
ena0 => dffe7a[15].ENA
ena0 => dffe7a[14].ENA
ena0 => dffe7a[13].ENA
ena0 => dffe7a[12].ENA
ena0 => dffe7a[11].ENA
ena0 => dffe7a[10].ENA
ena0 => dffe7a[9].ENA
ena0 => dffe7a[8].ENA
ena0 => dffe7a[7].ENA
ena0 => dffe7a[6].ENA
ena0 => dffe7a[5].ENA
ena0 => dffe7a[4].ENA
ena0 => dffe7a[3].ENA
ena0 => dffe7a[2].ENA
ena0 => dffe7a[1].ENA
ena0 => dffe7a[0].ENA
result[0] <= dffe7a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe7a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe7a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe7a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe7a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe7a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe7a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe7a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe7a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe7a[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe7a[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe7a[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe7a[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe7a[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe7a[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dffe7a[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= dffe7a[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= dffe7a[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= dffe7a[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= dffe7a[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= dffe7a[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= dffe7a[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= dffe7a[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= dffe7a[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= dffe7a[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= dffe7a[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= dffe7a[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= dffe7a[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= dffe7a[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= dffe7a[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= dffe7a[31].DB_MAX_OUTPUT_PORT_TYPE


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_2m6g:auto_generated|ded_mult_ka91:ded_mult1
aclr[0] => mac_mult8.ACLR
aclr[0] => mac_out9.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult8.CLK
clock[0] => mac_out9.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult8.DATAA
dataa[1] => mac_mult8.DATAA1
dataa[2] => mac_mult8.DATAA2
dataa[3] => mac_mult8.DATAA3
dataa[4] => mac_mult8.DATAA4
dataa[5] => mac_mult8.DATAA5
dataa[6] => mac_mult8.DATAA6
dataa[7] => mac_mult8.DATAA7
dataa[8] => mac_mult8.DATAA8
dataa[9] => mac_mult8.DATAA9
dataa[10] => mac_mult8.DATAA10
dataa[11] => mac_mult8.DATAA11
dataa[12] => mac_mult8.DATAA12
datab[0] => mac_mult8.DATAB
datab[1] => mac_mult8.DATAB1
datab[2] => mac_mult8.DATAB2
datab[3] => mac_mult8.DATAB3
datab[4] => mac_mult8.DATAB4
datab[5] => mac_mult8.DATAB5
datab[6] => mac_mult8.DATAB6
datab[7] => mac_mult8.DATAB7
datab[8] => mac_mult8.DATAB8
datab[9] => mac_mult8.DATAB9
datab[10] => mac_mult8.DATAB10
datab[11] => mac_mult8.DATAB11
datab[12] => mac_mult8.DATAB12
datab[13] => mac_mult8.DATAB13
datab[14] => mac_mult8.DATAB14
datab[15] => mac_mult8.DATAB15
datab[16] => mac_mult8.DATAB16
datab[17] => mac_mult8.DATAB17
ena[0] => mac_mult8.ENA
ena[0] => mac_out9.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_83c:pre_result.q[0]
result[1] <= dffpipe_83c:pre_result.q[1]
result[2] <= dffpipe_83c:pre_result.q[2]
result[3] <= dffpipe_83c:pre_result.q[3]
result[4] <= dffpipe_83c:pre_result.q[4]
result[5] <= dffpipe_83c:pre_result.q[5]
result[6] <= dffpipe_83c:pre_result.q[6]
result[7] <= dffpipe_83c:pre_result.q[7]
result[8] <= dffpipe_83c:pre_result.q[8]
result[9] <= dffpipe_83c:pre_result.q[9]
result[10] <= dffpipe_83c:pre_result.q[10]
result[11] <= dffpipe_83c:pre_result.q[11]
result[12] <= dffpipe_83c:pre_result.q[12]
result[13] <= dffpipe_83c:pre_result.q[13]
result[14] <= dffpipe_83c:pre_result.q[14]
result[15] <= dffpipe_83c:pre_result.q[15]
result[16] <= dffpipe_83c:pre_result.q[16]
result[17] <= dffpipe_83c:pre_result.q[17]
result[18] <= dffpipe_83c:pre_result.q[18]
result[19] <= dffpipe_83c:pre_result.q[19]
result[20] <= dffpipe_83c:pre_result.q[20]
result[21] <= dffpipe_83c:pre_result.q[21]
result[22] <= dffpipe_83c:pre_result.q[22]
result[23] <= dffpipe_83c:pre_result.q[23]
result[24] <= dffpipe_83c:pre_result.q[24]
result[25] <= dffpipe_83c:pre_result.q[25]
result[26] <= dffpipe_83c:pre_result.q[26]
result[27] <= dffpipe_83c:pre_result.q[27]
result[28] <= dffpipe_83c:pre_result.q[28]
result[29] <= dffpipe_83c:pre_result.q[29]
result[30] <= dffpipe_83c:pre_result.q[30]


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_2m6g:auto_generated|ded_mult_ka91:ded_mult1|dffpipe_83c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
d[25] => q[25].DATAIN
d[26] => q[26].DATAIN
d[27] => q[27].DATAIN
d[28] => q[28].DATAIN
d[29] => q[29].DATAIN
d[30] => q[30].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= d[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= d[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= d[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= d[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= d[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= d[30].DB_MAX_OUTPUT_PORT_TYPE


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_2m6g:auto_generated|ded_mult_ka91:ded_mult2
aclr[0] => mac_mult8.ACLR
aclr[0] => mac_out9.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult8.CLK
clock[0] => mac_out9.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult8.DATAA
dataa[1] => mac_mult8.DATAA1
dataa[2] => mac_mult8.DATAA2
dataa[3] => mac_mult8.DATAA3
dataa[4] => mac_mult8.DATAA4
dataa[5] => mac_mult8.DATAA5
dataa[6] => mac_mult8.DATAA6
dataa[7] => mac_mult8.DATAA7
dataa[8] => mac_mult8.DATAA8
dataa[9] => mac_mult8.DATAA9
dataa[10] => mac_mult8.DATAA10
dataa[11] => mac_mult8.DATAA11
dataa[12] => mac_mult8.DATAA12
datab[0] => mac_mult8.DATAB
datab[1] => mac_mult8.DATAB1
datab[2] => mac_mult8.DATAB2
datab[3] => mac_mult8.DATAB3
datab[4] => mac_mult8.DATAB4
datab[5] => mac_mult8.DATAB5
datab[6] => mac_mult8.DATAB6
datab[7] => mac_mult8.DATAB7
datab[8] => mac_mult8.DATAB8
datab[9] => mac_mult8.DATAB9
datab[10] => mac_mult8.DATAB10
datab[11] => mac_mult8.DATAB11
datab[12] => mac_mult8.DATAB12
datab[13] => mac_mult8.DATAB13
datab[14] => mac_mult8.DATAB14
datab[15] => mac_mult8.DATAB15
datab[16] => mac_mult8.DATAB16
datab[17] => mac_mult8.DATAB17
ena[0] => mac_mult8.ENA
ena[0] => mac_out9.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_83c:pre_result.q[0]
result[1] <= dffpipe_83c:pre_result.q[1]
result[2] <= dffpipe_83c:pre_result.q[2]
result[3] <= dffpipe_83c:pre_result.q[3]
result[4] <= dffpipe_83c:pre_result.q[4]
result[5] <= dffpipe_83c:pre_result.q[5]
result[6] <= dffpipe_83c:pre_result.q[6]
result[7] <= dffpipe_83c:pre_result.q[7]
result[8] <= dffpipe_83c:pre_result.q[8]
result[9] <= dffpipe_83c:pre_result.q[9]
result[10] <= dffpipe_83c:pre_result.q[10]
result[11] <= dffpipe_83c:pre_result.q[11]
result[12] <= dffpipe_83c:pre_result.q[12]
result[13] <= dffpipe_83c:pre_result.q[13]
result[14] <= dffpipe_83c:pre_result.q[14]
result[15] <= dffpipe_83c:pre_result.q[15]
result[16] <= dffpipe_83c:pre_result.q[16]
result[17] <= dffpipe_83c:pre_result.q[17]
result[18] <= dffpipe_83c:pre_result.q[18]
result[19] <= dffpipe_83c:pre_result.q[19]
result[20] <= dffpipe_83c:pre_result.q[20]
result[21] <= dffpipe_83c:pre_result.q[21]
result[22] <= dffpipe_83c:pre_result.q[22]
result[23] <= dffpipe_83c:pre_result.q[23]
result[24] <= dffpipe_83c:pre_result.q[24]
result[25] <= dffpipe_83c:pre_result.q[25]
result[26] <= dffpipe_83c:pre_result.q[26]
result[27] <= dffpipe_83c:pre_result.q[27]
result[28] <= dffpipe_83c:pre_result.q[28]
result[29] <= dffpipe_83c:pre_result.q[29]
result[30] <= dffpipe_83c:pre_result.q[30]


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_2m6g:auto_generated|ded_mult_ka91:ded_mult2|dffpipe_83c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
d[25] => q[25].DATAIN
d[26] => q[26].DATAIN
d[27] => q[27].DATAIN
d[28] => q[28].DATAIN
d[29] => q[29].DATAIN
d[30] => q[30].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= d[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= d[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= d[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= d[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= d[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= d[30].DB_MAX_OUTPUT_PORT_TYPE


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag
dataa[0] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[0]
dataa[1] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[1]
dataa[2] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[2]
dataa[3] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[3]
dataa[4] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[4]
dataa[5] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[5]
dataa[6] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[6]
dataa[7] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[7]
dataa[8] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[8]
dataa[9] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[9]
dataa[10] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[10]
dataa[11] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[11]
dataa[12] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[12]
dataa[13] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[13]
dataa[14] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[14]
dataa[15] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[15]
dataa[16] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[16]
dataa[17] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[17]
dataa[18] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[18]
dataa[19] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[19]
dataa[20] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[20]
dataa[21] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[21]
dataa[22] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[22]
dataa[23] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[23]
dataa[24] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[24]
dataa[25] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[25]
datab[0] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[0]
datab[1] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[1]
datab[2] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[2]
datab[3] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[3]
datab[4] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[4]
datab[5] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[5]
datab[6] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[6]
datab[7] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[7]
datab[8] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[8]
datab[9] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[9]
datab[10] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[10]
datab[11] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[11]
datab[12] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[12]
datab[13] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[13]
datab[14] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[14]
datab[15] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[15]
datab[16] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[16]
datab[17] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[17]
datab[18] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[18]
datab[19] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[19]
datab[20] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[20]
datab[21] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[21]
datab[22] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[22]
datab[23] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[23]
datab[24] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[24]
datab[25] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[25]
datab[26] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[26]
datab[27] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[27]
datab[28] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[28]
datab[29] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[29]
datab[30] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[30]
datab[31] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[31]
datab[32] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[32]
datab[33] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[33]
datab[34] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[34]
datab[35] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[35]
clock0 => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.clock0
aclr0 => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.aclr0
ena0 => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.ena0
result[0] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[0]
result[1] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[1]
result[2] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[2]
result[3] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[3]
result[4] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[4]
result[5] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[5]
result[6] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[6]
result[7] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[7]
result[8] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[8]
result[9] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[9]
result[10] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[10]
result[11] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[11]
result[12] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[12]
result[13] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[13]
result[14] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[14]
result[15] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[15]
result[16] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[16]
result[17] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[17]
result[18] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[18]
result[19] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[19]
result[20] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[20]
result[21] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[21]
result[22] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[22]
result[23] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[23]
result[24] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[24]
result[25] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[25]
result[26] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[26]
result[27] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[27]
result[28] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[28]
result[29] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[29]
result[30] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[30]
result[31] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[31]


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component
dataa[0] => altmult_add:ALTMULT_ADD_component.dataa[0]
dataa[1] => altmult_add:ALTMULT_ADD_component.dataa[1]
dataa[2] => altmult_add:ALTMULT_ADD_component.dataa[2]
dataa[3] => altmult_add:ALTMULT_ADD_component.dataa[3]
dataa[4] => altmult_add:ALTMULT_ADD_component.dataa[4]
dataa[5] => altmult_add:ALTMULT_ADD_component.dataa[5]
dataa[6] => altmult_add:ALTMULT_ADD_component.dataa[6]
dataa[7] => altmult_add:ALTMULT_ADD_component.dataa[7]
dataa[8] => altmult_add:ALTMULT_ADD_component.dataa[8]
dataa[9] => altmult_add:ALTMULT_ADD_component.dataa[9]
dataa[10] => altmult_add:ALTMULT_ADD_component.dataa[10]
dataa[11] => altmult_add:ALTMULT_ADD_component.dataa[11]
dataa[12] => altmult_add:ALTMULT_ADD_component.dataa[12]
dataa[13] => altmult_add:ALTMULT_ADD_component.dataa[13]
dataa[14] => altmult_add:ALTMULT_ADD_component.dataa[14]
dataa[15] => altmult_add:ALTMULT_ADD_component.dataa[15]
dataa[16] => altmult_add:ALTMULT_ADD_component.dataa[16]
dataa[17] => altmult_add:ALTMULT_ADD_component.dataa[17]
dataa[18] => altmult_add:ALTMULT_ADD_component.dataa[18]
dataa[19] => altmult_add:ALTMULT_ADD_component.dataa[19]
dataa[20] => altmult_add:ALTMULT_ADD_component.dataa[20]
dataa[21] => altmult_add:ALTMULT_ADD_component.dataa[21]
dataa[22] => altmult_add:ALTMULT_ADD_component.dataa[22]
dataa[23] => altmult_add:ALTMULT_ADD_component.dataa[23]
dataa[24] => altmult_add:ALTMULT_ADD_component.dataa[24]
dataa[25] => altmult_add:ALTMULT_ADD_component.dataa[25]
datab[0] => altmult_add:ALTMULT_ADD_component.datab[0]
datab[1] => altmult_add:ALTMULT_ADD_component.datab[1]
datab[2] => altmult_add:ALTMULT_ADD_component.datab[2]
datab[3] => altmult_add:ALTMULT_ADD_component.datab[3]
datab[4] => altmult_add:ALTMULT_ADD_component.datab[4]
datab[5] => altmult_add:ALTMULT_ADD_component.datab[5]
datab[6] => altmult_add:ALTMULT_ADD_component.datab[6]
datab[7] => altmult_add:ALTMULT_ADD_component.datab[7]
datab[8] => altmult_add:ALTMULT_ADD_component.datab[8]
datab[9] => altmult_add:ALTMULT_ADD_component.datab[9]
datab[10] => altmult_add:ALTMULT_ADD_component.datab[10]
datab[11] => altmult_add:ALTMULT_ADD_component.datab[11]
datab[12] => altmult_add:ALTMULT_ADD_component.datab[12]
datab[13] => altmult_add:ALTMULT_ADD_component.datab[13]
datab[14] => altmult_add:ALTMULT_ADD_component.datab[14]
datab[15] => altmult_add:ALTMULT_ADD_component.datab[15]
datab[16] => altmult_add:ALTMULT_ADD_component.datab[16]
datab[17] => altmult_add:ALTMULT_ADD_component.datab[17]
datab[18] => altmult_add:ALTMULT_ADD_component.datab[18]
datab[19] => altmult_add:ALTMULT_ADD_component.datab[19]
datab[20] => altmult_add:ALTMULT_ADD_component.datab[20]
datab[21] => altmult_add:ALTMULT_ADD_component.datab[21]
datab[22] => altmult_add:ALTMULT_ADD_component.datab[22]
datab[23] => altmult_add:ALTMULT_ADD_component.datab[23]
datab[24] => altmult_add:ALTMULT_ADD_component.datab[24]
datab[25] => altmult_add:ALTMULT_ADD_component.datab[25]
datab[26] => altmult_add:ALTMULT_ADD_component.datab[26]
datab[27] => altmult_add:ALTMULT_ADD_component.datab[27]
datab[28] => altmult_add:ALTMULT_ADD_component.datab[28]
datab[29] => altmult_add:ALTMULT_ADD_component.datab[29]
datab[30] => altmult_add:ALTMULT_ADD_component.datab[30]
datab[31] => altmult_add:ALTMULT_ADD_component.datab[31]
datab[32] => altmult_add:ALTMULT_ADD_component.datab[32]
datab[33] => altmult_add:ALTMULT_ADD_component.datab[33]
datab[34] => altmult_add:ALTMULT_ADD_component.datab[34]
datab[35] => altmult_add:ALTMULT_ADD_component.datab[35]
clock0 => altmult_add:ALTMULT_ADD_component.clock0
aclr0 => altmult_add:ALTMULT_ADD_component.aclr0
ena0 => altmult_add:ALTMULT_ADD_component.ena0
result[0] <= altmult_add:ALTMULT_ADD_component.result[0]
result[1] <= altmult_add:ALTMULT_ADD_component.result[1]
result[2] <= altmult_add:ALTMULT_ADD_component.result[2]
result[3] <= altmult_add:ALTMULT_ADD_component.result[3]
result[4] <= altmult_add:ALTMULT_ADD_component.result[4]
result[5] <= altmult_add:ALTMULT_ADD_component.result[5]
result[6] <= altmult_add:ALTMULT_ADD_component.result[6]
result[7] <= altmult_add:ALTMULT_ADD_component.result[7]
result[8] <= altmult_add:ALTMULT_ADD_component.result[8]
result[9] <= altmult_add:ALTMULT_ADD_component.result[9]
result[10] <= altmult_add:ALTMULT_ADD_component.result[10]
result[11] <= altmult_add:ALTMULT_ADD_component.result[11]
result[12] <= altmult_add:ALTMULT_ADD_component.result[12]
result[13] <= altmult_add:ALTMULT_ADD_component.result[13]
result[14] <= altmult_add:ALTMULT_ADD_component.result[14]
result[15] <= altmult_add:ALTMULT_ADD_component.result[15]
result[16] <= altmult_add:ALTMULT_ADD_component.result[16]
result[17] <= altmult_add:ALTMULT_ADD_component.result[17]
result[18] <= altmult_add:ALTMULT_ADD_component.result[18]
result[19] <= altmult_add:ALTMULT_ADD_component.result[19]
result[20] <= altmult_add:ALTMULT_ADD_component.result[20]
result[21] <= altmult_add:ALTMULT_ADD_component.result[21]
result[22] <= altmult_add:ALTMULT_ADD_component.result[22]
result[23] <= altmult_add:ALTMULT_ADD_component.result[23]
result[24] <= altmult_add:ALTMULT_ADD_component.result[24]
result[25] <= altmult_add:ALTMULT_ADD_component.result[25]
result[26] <= altmult_add:ALTMULT_ADD_component.result[26]
result[27] <= altmult_add:ALTMULT_ADD_component.result[27]
result[28] <= altmult_add:ALTMULT_ADD_component.result[28]
result[29] <= altmult_add:ALTMULT_ADD_component.result[29]
result[30] <= altmult_add:ALTMULT_ADD_component.result[30]
result[31] <= altmult_add:ALTMULT_ADD_component.result[31]


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component
accum_sload => ~NO_FANOUT~
aclr0 => mult_add_1l6g:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= chainout_sat_overflow.DB_MAX_OUTPUT_PORT_TYPE
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_1l6g:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_1l6g:auto_generated.dataa[0]
dataa[1] => mult_add_1l6g:auto_generated.dataa[1]
dataa[2] => mult_add_1l6g:auto_generated.dataa[2]
dataa[3] => mult_add_1l6g:auto_generated.dataa[3]
dataa[4] => mult_add_1l6g:auto_generated.dataa[4]
dataa[5] => mult_add_1l6g:auto_generated.dataa[5]
dataa[6] => mult_add_1l6g:auto_generated.dataa[6]
dataa[7] => mult_add_1l6g:auto_generated.dataa[7]
dataa[8] => mult_add_1l6g:auto_generated.dataa[8]
dataa[9] => mult_add_1l6g:auto_generated.dataa[9]
dataa[10] => mult_add_1l6g:auto_generated.dataa[10]
dataa[11] => mult_add_1l6g:auto_generated.dataa[11]
dataa[12] => mult_add_1l6g:auto_generated.dataa[12]
dataa[13] => mult_add_1l6g:auto_generated.dataa[13]
dataa[14] => mult_add_1l6g:auto_generated.dataa[14]
dataa[15] => mult_add_1l6g:auto_generated.dataa[15]
dataa[16] => mult_add_1l6g:auto_generated.dataa[16]
dataa[17] => mult_add_1l6g:auto_generated.dataa[17]
dataa[18] => mult_add_1l6g:auto_generated.dataa[18]
dataa[19] => mult_add_1l6g:auto_generated.dataa[19]
dataa[20] => mult_add_1l6g:auto_generated.dataa[20]
dataa[21] => mult_add_1l6g:auto_generated.dataa[21]
dataa[22] => mult_add_1l6g:auto_generated.dataa[22]
dataa[23] => mult_add_1l6g:auto_generated.dataa[23]
dataa[24] => mult_add_1l6g:auto_generated.dataa[24]
dataa[25] => mult_add_1l6g:auto_generated.dataa[25]
datab[0] => mult_add_1l6g:auto_generated.datab[0]
datab[1] => mult_add_1l6g:auto_generated.datab[1]
datab[2] => mult_add_1l6g:auto_generated.datab[2]
datab[3] => mult_add_1l6g:auto_generated.datab[3]
datab[4] => mult_add_1l6g:auto_generated.datab[4]
datab[5] => mult_add_1l6g:auto_generated.datab[5]
datab[6] => mult_add_1l6g:auto_generated.datab[6]
datab[7] => mult_add_1l6g:auto_generated.datab[7]
datab[8] => mult_add_1l6g:auto_generated.datab[8]
datab[9] => mult_add_1l6g:auto_generated.datab[9]
datab[10] => mult_add_1l6g:auto_generated.datab[10]
datab[11] => mult_add_1l6g:auto_generated.datab[11]
datab[12] => mult_add_1l6g:auto_generated.datab[12]
datab[13] => mult_add_1l6g:auto_generated.datab[13]
datab[14] => mult_add_1l6g:auto_generated.datab[14]
datab[15] => mult_add_1l6g:auto_generated.datab[15]
datab[16] => mult_add_1l6g:auto_generated.datab[16]
datab[17] => mult_add_1l6g:auto_generated.datab[17]
datab[18] => mult_add_1l6g:auto_generated.datab[18]
datab[19] => mult_add_1l6g:auto_generated.datab[19]
datab[20] => mult_add_1l6g:auto_generated.datab[20]
datab[21] => mult_add_1l6g:auto_generated.datab[21]
datab[22] => mult_add_1l6g:auto_generated.datab[22]
datab[23] => mult_add_1l6g:auto_generated.datab[23]
datab[24] => mult_add_1l6g:auto_generated.datab[24]
datab[25] => mult_add_1l6g:auto_generated.datab[25]
datab[26] => mult_add_1l6g:auto_generated.datab[26]
datab[27] => mult_add_1l6g:auto_generated.datab[27]
datab[28] => mult_add_1l6g:auto_generated.datab[28]
datab[29] => mult_add_1l6g:auto_generated.datab[29]
datab[30] => mult_add_1l6g:auto_generated.datab[30]
datab[31] => mult_add_1l6g:auto_generated.datab[31]
datab[32] => mult_add_1l6g:auto_generated.datab[32]
datab[33] => mult_add_1l6g:auto_generated.datab[33]
datab[34] => mult_add_1l6g:auto_generated.datab[34]
datab[35] => mult_add_1l6g:auto_generated.datab[35]
ena0 => mult_add_1l6g:auto_generated.ena0
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= mult0_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult1_is_saturated <= mult1_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= mult2_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult3_is_saturated <= mult3_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mult_add_1l6g:auto_generated.result[0]
result[1] <= mult_add_1l6g:auto_generated.result[1]
result[2] <= mult_add_1l6g:auto_generated.result[2]
result[3] <= mult_add_1l6g:auto_generated.result[3]
result[4] <= mult_add_1l6g:auto_generated.result[4]
result[5] <= mult_add_1l6g:auto_generated.result[5]
result[6] <= mult_add_1l6g:auto_generated.result[6]
result[7] <= mult_add_1l6g:auto_generated.result[7]
result[8] <= mult_add_1l6g:auto_generated.result[8]
result[9] <= mult_add_1l6g:auto_generated.result[9]
result[10] <= mult_add_1l6g:auto_generated.result[10]
result[11] <= mult_add_1l6g:auto_generated.result[11]
result[12] <= mult_add_1l6g:auto_generated.result[12]
result[13] <= mult_add_1l6g:auto_generated.result[13]
result[14] <= mult_add_1l6g:auto_generated.result[14]
result[15] <= mult_add_1l6g:auto_generated.result[15]
result[16] <= mult_add_1l6g:auto_generated.result[16]
result[17] <= mult_add_1l6g:auto_generated.result[17]
result[18] <= mult_add_1l6g:auto_generated.result[18]
result[19] <= mult_add_1l6g:auto_generated.result[19]
result[20] <= mult_add_1l6g:auto_generated.result[20]
result[21] <= mult_add_1l6g:auto_generated.result[21]
result[22] <= mult_add_1l6g:auto_generated.result[22]
result[23] <= mult_add_1l6g:auto_generated.result[23]
result[24] <= mult_add_1l6g:auto_generated.result[24]
result[25] <= mult_add_1l6g:auto_generated.result[25]
result[26] <= mult_add_1l6g:auto_generated.result[26]
result[27] <= mult_add_1l6g:auto_generated.result[27]
result[28] <= mult_add_1l6g:auto_generated.result[28]
result[29] <= mult_add_1l6g:auto_generated.result[29]
result[30] <= mult_add_1l6g:auto_generated.result[30]
result[31] <= mult_add_1l6g:auto_generated.result[31]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scanina[9] => ~NO_FANOUT~
scanina[10] => ~NO_FANOUT~
scanina[11] => ~NO_FANOUT~
scanina[12] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scaninb[13] => ~NO_FANOUT~
scaninb[14] => ~NO_FANOUT~
scaninb[15] => ~NO_FANOUT~
scaninb[16] => ~NO_FANOUT~
scaninb[17] => ~NO_FANOUT~
scanouta[0] <= scanouta[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scanouta[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scanouta[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scanouta[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scanouta[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scanouta[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scanouta[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scanouta[7].DB_MAX_OUTPUT_PORT_TYPE
scanouta[8] <= scanouta[8].DB_MAX_OUTPUT_PORT_TYPE
scanouta[9] <= scanouta[9].DB_MAX_OUTPUT_PORT_TYPE
scanouta[10] <= scanouta[10].DB_MAX_OUTPUT_PORT_TYPE
scanouta[11] <= scanouta[11].DB_MAX_OUTPUT_PORT_TYPE
scanouta[12] <= scanouta[12].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[0] <= scanoutb[0].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[1] <= scanoutb[1].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[2] <= scanoutb[2].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[3] <= scanoutb[3].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[4] <= scanoutb[4].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[5] <= scanoutb[5].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[6] <= scanoutb[6].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[7] <= scanoutb[7].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[8] <= scanoutb[8].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[9] <= scanoutb[9].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[10] <= scanoutb[10].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[11] <= scanoutb[11].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[12] <= scanoutb[12].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[13] <= scanoutb[13].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[14] <= scanoutb[14].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[15] <= scanoutb[15].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[16] <= scanoutb[16].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[17] <= scanoutb[17].DB_MAX_OUTPUT_PORT_TYPE
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourcea[1] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
sourceb[1] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
datac[22] => ~NO_FANOUT~
datac[23] => ~NO_FANOUT~
datac[24] => ~NO_FANOUT~
datac[25] => ~NO_FANOUT~
datac[26] => ~NO_FANOUT~
datac[27] => ~NO_FANOUT~
datac[28] => ~NO_FANOUT~
datac[29] => ~NO_FANOUT~
datac[30] => ~NO_FANOUT~
datac[31] => ~NO_FANOUT~
datac[32] => ~NO_FANOUT~
datac[33] => ~NO_FANOUT~
datac[34] => ~NO_FANOUT~
datac[35] => ~NO_FANOUT~
datac[36] => ~NO_FANOUT~
datac[37] => ~NO_FANOUT~
datac[38] => ~NO_FANOUT~
datac[39] => ~NO_FANOUT~
datac[40] => ~NO_FANOUT~
datac[41] => ~NO_FANOUT~
datac[42] => ~NO_FANOUT~
datac[43] => ~NO_FANOUT~


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_1l6g:auto_generated
aclr0 => ded_mult_ka91:ded_mult1.aclr[0]
aclr0 => ded_mult_ka91:ded_mult2.aclr[0]
aclr0 => dffe5a[31].IN0
clock0 => ded_mult_ka91:ded_mult1.clock[0]
clock0 => ded_mult_ka91:ded_mult2.clock[0]
clock0 => dffe5a[31].CLK
clock0 => dffe5a[30].CLK
clock0 => dffe5a[29].CLK
clock0 => dffe5a[28].CLK
clock0 => dffe5a[27].CLK
clock0 => dffe5a[26].CLK
clock0 => dffe5a[25].CLK
clock0 => dffe5a[24].CLK
clock0 => dffe5a[23].CLK
clock0 => dffe5a[22].CLK
clock0 => dffe5a[21].CLK
clock0 => dffe5a[20].CLK
clock0 => dffe5a[19].CLK
clock0 => dffe5a[18].CLK
clock0 => dffe5a[17].CLK
clock0 => dffe5a[16].CLK
clock0 => dffe5a[15].CLK
clock0 => dffe5a[14].CLK
clock0 => dffe5a[13].CLK
clock0 => dffe5a[12].CLK
clock0 => dffe5a[11].CLK
clock0 => dffe5a[10].CLK
clock0 => dffe5a[9].CLK
clock0 => dffe5a[8].CLK
clock0 => dffe5a[7].CLK
clock0 => dffe5a[6].CLK
clock0 => dffe5a[5].CLK
clock0 => dffe5a[4].CLK
clock0 => dffe5a[3].CLK
clock0 => dffe5a[2].CLK
clock0 => dffe5a[1].CLK
clock0 => dffe5a[0].CLK
dataa[0] => ded_mult_ka91:ded_mult1.dataa[0]
dataa[1] => ded_mult_ka91:ded_mult1.dataa[1]
dataa[2] => ded_mult_ka91:ded_mult1.dataa[2]
dataa[3] => ded_mult_ka91:ded_mult1.dataa[3]
dataa[4] => ded_mult_ka91:ded_mult1.dataa[4]
dataa[5] => ded_mult_ka91:ded_mult1.dataa[5]
dataa[6] => ded_mult_ka91:ded_mult1.dataa[6]
dataa[7] => ded_mult_ka91:ded_mult1.dataa[7]
dataa[8] => ded_mult_ka91:ded_mult1.dataa[8]
dataa[9] => ded_mult_ka91:ded_mult1.dataa[9]
dataa[10] => ded_mult_ka91:ded_mult1.dataa[10]
dataa[11] => ded_mult_ka91:ded_mult1.dataa[11]
dataa[12] => ded_mult_ka91:ded_mult1.dataa[12]
dataa[13] => ded_mult_ka91:ded_mult2.dataa[0]
dataa[14] => ded_mult_ka91:ded_mult2.dataa[1]
dataa[15] => ded_mult_ka91:ded_mult2.dataa[2]
dataa[16] => ded_mult_ka91:ded_mult2.dataa[3]
dataa[17] => ded_mult_ka91:ded_mult2.dataa[4]
dataa[18] => ded_mult_ka91:ded_mult2.dataa[5]
dataa[19] => ded_mult_ka91:ded_mult2.dataa[6]
dataa[20] => ded_mult_ka91:ded_mult2.dataa[7]
dataa[21] => ded_mult_ka91:ded_mult2.dataa[8]
dataa[22] => ded_mult_ka91:ded_mult2.dataa[9]
dataa[23] => ded_mult_ka91:ded_mult2.dataa[10]
dataa[24] => ded_mult_ka91:ded_mult2.dataa[11]
dataa[25] => ded_mult_ka91:ded_mult2.dataa[12]
datab[0] => ded_mult_ka91:ded_mult1.datab[0]
datab[1] => ded_mult_ka91:ded_mult1.datab[1]
datab[2] => ded_mult_ka91:ded_mult1.datab[2]
datab[3] => ded_mult_ka91:ded_mult1.datab[3]
datab[4] => ded_mult_ka91:ded_mult1.datab[4]
datab[5] => ded_mult_ka91:ded_mult1.datab[5]
datab[6] => ded_mult_ka91:ded_mult1.datab[6]
datab[7] => ded_mult_ka91:ded_mult1.datab[7]
datab[8] => ded_mult_ka91:ded_mult1.datab[8]
datab[9] => ded_mult_ka91:ded_mult1.datab[9]
datab[10] => ded_mult_ka91:ded_mult1.datab[10]
datab[11] => ded_mult_ka91:ded_mult1.datab[11]
datab[12] => ded_mult_ka91:ded_mult1.datab[12]
datab[13] => ded_mult_ka91:ded_mult1.datab[13]
datab[14] => ded_mult_ka91:ded_mult1.datab[14]
datab[15] => ded_mult_ka91:ded_mult1.datab[15]
datab[16] => ded_mult_ka91:ded_mult1.datab[16]
datab[17] => ded_mult_ka91:ded_mult1.datab[17]
datab[18] => ded_mult_ka91:ded_mult2.datab[0]
datab[19] => ded_mult_ka91:ded_mult2.datab[1]
datab[20] => ded_mult_ka91:ded_mult2.datab[2]
datab[21] => ded_mult_ka91:ded_mult2.datab[3]
datab[22] => ded_mult_ka91:ded_mult2.datab[4]
datab[23] => ded_mult_ka91:ded_mult2.datab[5]
datab[24] => ded_mult_ka91:ded_mult2.datab[6]
datab[25] => ded_mult_ka91:ded_mult2.datab[7]
datab[26] => ded_mult_ka91:ded_mult2.datab[8]
datab[27] => ded_mult_ka91:ded_mult2.datab[9]
datab[28] => ded_mult_ka91:ded_mult2.datab[10]
datab[29] => ded_mult_ka91:ded_mult2.datab[11]
datab[30] => ded_mult_ka91:ded_mult2.datab[12]
datab[31] => ded_mult_ka91:ded_mult2.datab[13]
datab[32] => ded_mult_ka91:ded_mult2.datab[14]
datab[33] => ded_mult_ka91:ded_mult2.datab[15]
datab[34] => ded_mult_ka91:ded_mult2.datab[16]
datab[35] => ded_mult_ka91:ded_mult2.datab[17]
ena0 => ded_mult_ka91:ded_mult1.ena[0]
ena0 => ded_mult_ka91:ded_mult2.ena[0]
ena0 => dffe5a[31].ENA
ena0 => dffe5a[30].ENA
ena0 => dffe5a[29].ENA
ena0 => dffe5a[28].ENA
ena0 => dffe5a[27].ENA
ena0 => dffe5a[26].ENA
ena0 => dffe5a[25].ENA
ena0 => dffe5a[24].ENA
ena0 => dffe5a[23].ENA
ena0 => dffe5a[22].ENA
ena0 => dffe5a[21].ENA
ena0 => dffe5a[20].ENA
ena0 => dffe5a[19].ENA
ena0 => dffe5a[18].ENA
ena0 => dffe5a[17].ENA
ena0 => dffe5a[16].ENA
ena0 => dffe5a[15].ENA
ena0 => dffe5a[14].ENA
ena0 => dffe5a[13].ENA
ena0 => dffe5a[12].ENA
ena0 => dffe5a[11].ENA
ena0 => dffe5a[10].ENA
ena0 => dffe5a[9].ENA
ena0 => dffe5a[8].ENA
ena0 => dffe5a[7].ENA
ena0 => dffe5a[6].ENA
ena0 => dffe5a[5].ENA
ena0 => dffe5a[4].ENA
ena0 => dffe5a[3].ENA
ena0 => dffe5a[2].ENA
ena0 => dffe5a[1].ENA
ena0 => dffe5a[0].ENA
result[0] <= dffe5a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe5a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe5a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe5a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe5a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe5a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe5a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe5a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe5a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe5a[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe5a[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe5a[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe5a[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe5a[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe5a[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dffe5a[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= dffe5a[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= dffe5a[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= dffe5a[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= dffe5a[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= dffe5a[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= dffe5a[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= dffe5a[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= dffe5a[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= dffe5a[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= dffe5a[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= dffe5a[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= dffe5a[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= dffe5a[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= dffe5a[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= dffe5a[31].DB_MAX_OUTPUT_PORT_TYPE


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_1l6g:auto_generated|ded_mult_ka91:ded_mult1
aclr[0] => mac_mult8.ACLR
aclr[0] => mac_out9.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult8.CLK
clock[0] => mac_out9.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult8.DATAA
dataa[1] => mac_mult8.DATAA1
dataa[2] => mac_mult8.DATAA2
dataa[3] => mac_mult8.DATAA3
dataa[4] => mac_mult8.DATAA4
dataa[5] => mac_mult8.DATAA5
dataa[6] => mac_mult8.DATAA6
dataa[7] => mac_mult8.DATAA7
dataa[8] => mac_mult8.DATAA8
dataa[9] => mac_mult8.DATAA9
dataa[10] => mac_mult8.DATAA10
dataa[11] => mac_mult8.DATAA11
dataa[12] => mac_mult8.DATAA12
datab[0] => mac_mult8.DATAB
datab[1] => mac_mult8.DATAB1
datab[2] => mac_mult8.DATAB2
datab[3] => mac_mult8.DATAB3
datab[4] => mac_mult8.DATAB4
datab[5] => mac_mult8.DATAB5
datab[6] => mac_mult8.DATAB6
datab[7] => mac_mult8.DATAB7
datab[8] => mac_mult8.DATAB8
datab[9] => mac_mult8.DATAB9
datab[10] => mac_mult8.DATAB10
datab[11] => mac_mult8.DATAB11
datab[12] => mac_mult8.DATAB12
datab[13] => mac_mult8.DATAB13
datab[14] => mac_mult8.DATAB14
datab[15] => mac_mult8.DATAB15
datab[16] => mac_mult8.DATAB16
datab[17] => mac_mult8.DATAB17
ena[0] => mac_mult8.ENA
ena[0] => mac_out9.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_83c:pre_result.q[0]
result[1] <= dffpipe_83c:pre_result.q[1]
result[2] <= dffpipe_83c:pre_result.q[2]
result[3] <= dffpipe_83c:pre_result.q[3]
result[4] <= dffpipe_83c:pre_result.q[4]
result[5] <= dffpipe_83c:pre_result.q[5]
result[6] <= dffpipe_83c:pre_result.q[6]
result[7] <= dffpipe_83c:pre_result.q[7]
result[8] <= dffpipe_83c:pre_result.q[8]
result[9] <= dffpipe_83c:pre_result.q[9]
result[10] <= dffpipe_83c:pre_result.q[10]
result[11] <= dffpipe_83c:pre_result.q[11]
result[12] <= dffpipe_83c:pre_result.q[12]
result[13] <= dffpipe_83c:pre_result.q[13]
result[14] <= dffpipe_83c:pre_result.q[14]
result[15] <= dffpipe_83c:pre_result.q[15]
result[16] <= dffpipe_83c:pre_result.q[16]
result[17] <= dffpipe_83c:pre_result.q[17]
result[18] <= dffpipe_83c:pre_result.q[18]
result[19] <= dffpipe_83c:pre_result.q[19]
result[20] <= dffpipe_83c:pre_result.q[20]
result[21] <= dffpipe_83c:pre_result.q[21]
result[22] <= dffpipe_83c:pre_result.q[22]
result[23] <= dffpipe_83c:pre_result.q[23]
result[24] <= dffpipe_83c:pre_result.q[24]
result[25] <= dffpipe_83c:pre_result.q[25]
result[26] <= dffpipe_83c:pre_result.q[26]
result[27] <= dffpipe_83c:pre_result.q[27]
result[28] <= dffpipe_83c:pre_result.q[28]
result[29] <= dffpipe_83c:pre_result.q[29]
result[30] <= dffpipe_83c:pre_result.q[30]


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_1l6g:auto_generated|ded_mult_ka91:ded_mult1|dffpipe_83c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
d[25] => q[25].DATAIN
d[26] => q[26].DATAIN
d[27] => q[27].DATAIN
d[28] => q[28].DATAIN
d[29] => q[29].DATAIN
d[30] => q[30].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= d[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= d[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= d[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= d[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= d[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= d[30].DB_MAX_OUTPUT_PORT_TYPE


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_1l6g:auto_generated|ded_mult_ka91:ded_mult2
aclr[0] => mac_mult8.ACLR
aclr[0] => mac_out9.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult8.CLK
clock[0] => mac_out9.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult8.DATAA
dataa[1] => mac_mult8.DATAA1
dataa[2] => mac_mult8.DATAA2
dataa[3] => mac_mult8.DATAA3
dataa[4] => mac_mult8.DATAA4
dataa[5] => mac_mult8.DATAA5
dataa[6] => mac_mult8.DATAA6
dataa[7] => mac_mult8.DATAA7
dataa[8] => mac_mult8.DATAA8
dataa[9] => mac_mult8.DATAA9
dataa[10] => mac_mult8.DATAA10
dataa[11] => mac_mult8.DATAA11
dataa[12] => mac_mult8.DATAA12
datab[0] => mac_mult8.DATAB
datab[1] => mac_mult8.DATAB1
datab[2] => mac_mult8.DATAB2
datab[3] => mac_mult8.DATAB3
datab[4] => mac_mult8.DATAB4
datab[5] => mac_mult8.DATAB5
datab[6] => mac_mult8.DATAB6
datab[7] => mac_mult8.DATAB7
datab[8] => mac_mult8.DATAB8
datab[9] => mac_mult8.DATAB9
datab[10] => mac_mult8.DATAB10
datab[11] => mac_mult8.DATAB11
datab[12] => mac_mult8.DATAB12
datab[13] => mac_mult8.DATAB13
datab[14] => mac_mult8.DATAB14
datab[15] => mac_mult8.DATAB15
datab[16] => mac_mult8.DATAB16
datab[17] => mac_mult8.DATAB17
ena[0] => mac_mult8.ENA
ena[0] => mac_out9.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_83c:pre_result.q[0]
result[1] <= dffpipe_83c:pre_result.q[1]
result[2] <= dffpipe_83c:pre_result.q[2]
result[3] <= dffpipe_83c:pre_result.q[3]
result[4] <= dffpipe_83c:pre_result.q[4]
result[5] <= dffpipe_83c:pre_result.q[5]
result[6] <= dffpipe_83c:pre_result.q[6]
result[7] <= dffpipe_83c:pre_result.q[7]
result[8] <= dffpipe_83c:pre_result.q[8]
result[9] <= dffpipe_83c:pre_result.q[9]
result[10] <= dffpipe_83c:pre_result.q[10]
result[11] <= dffpipe_83c:pre_result.q[11]
result[12] <= dffpipe_83c:pre_result.q[12]
result[13] <= dffpipe_83c:pre_result.q[13]
result[14] <= dffpipe_83c:pre_result.q[14]
result[15] <= dffpipe_83c:pre_result.q[15]
result[16] <= dffpipe_83c:pre_result.q[16]
result[17] <= dffpipe_83c:pre_result.q[17]
result[18] <= dffpipe_83c:pre_result.q[18]
result[19] <= dffpipe_83c:pre_result.q[19]
result[20] <= dffpipe_83c:pre_result.q[20]
result[21] <= dffpipe_83c:pre_result.q[21]
result[22] <= dffpipe_83c:pre_result.q[22]
result[23] <= dffpipe_83c:pre_result.q[23]
result[24] <= dffpipe_83c:pre_result.q[24]
result[25] <= dffpipe_83c:pre_result.q[25]
result[26] <= dffpipe_83c:pre_result.q[26]
result[27] <= dffpipe_83c:pre_result.q[27]
result[28] <= dffpipe_83c:pre_result.q[28]
result[29] <= dffpipe_83c:pre_result.q[29]
result[30] <= dffpipe_83c:pre_result.q[30]


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_1l6g:auto_generated|ded_mult_ka91:ded_mult2|dffpipe_83c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
d[25] => q[25].DATAIN
d[26] => q[26].DATAIN
d[27] => q[27].DATAIN
d[28] => q[28].DATAIN
d[29] => q[29].DATAIN
d[30] => q[30].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= d[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= d[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= d[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= d[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= d[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= d[30].DB_MAX_OUTPUT_PORT_TYPE


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_small_mult:round_real
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => \conv_round_3:datareg_2[17].CLK
clk => \conv_round_3:datareg_2[18].CLK
clk => \conv_round_3:datareg_2[19].CLK
clk => \conv_round_3:datareg_2[20].CLK
clk => \conv_round_3:datareg_2[21].CLK
clk => \conv_round_3:datareg_2[22].CLK
clk => \conv_round_3:datareg_2[23].CLK
clk => \conv_round_3:datareg_2[24].CLK
clk => \conv_round_3:datareg_2[25].CLK
clk => \conv_round_3:datareg_2[26].CLK
clk => \conv_round_3:datareg_2[27].CLK
clk => \conv_round_3:datareg_2[28].CLK
clk => \conv_round_3:datareg_2[29].CLK
clk => \conv_round_3:OR_accu.CLK
clk => \conv_round_3:datareg[17].CLK
clk => \conv_round_3:datareg[18].CLK
clk => \conv_round_3:datareg[19].CLK
clk => \conv_round_3:datareg[20].CLK
clk => \conv_round_3:datareg[21].CLK
clk => \conv_round_3:datareg[22].CLK
clk => \conv_round_3:datareg[23].CLK
clk => \conv_round_3:datareg[24].CLK
clk => \conv_round_3:datareg[25].CLK
clk => \conv_round_3:datareg[26].CLK
clk => \conv_round_3:datareg[27].CLK
clk => \conv_round_3:datareg[28].CLK
clk => \conv_round_3:datareg[29].CLK
clk => \conv_round_3:OR_accu_2.CLK
clk => \conv_round_3:OR_accu_1.CLK
clk => \conv_round_3:LSB_R.CLK
clk => \conv_round_3:RB_R.CLK
clk => \conv_round_3:LSB.CLK
clk => \conv_round_3:RB.CLK
reset => RB.OUTPUTSELECT
reset => LSB.OUTPUTSELECT
reset => RB_R.OUTPUTSELECT
reset => LSB_R.OUTPUTSELECT
reset => OR_accu_1.OUTPUTSELECT
reset => OR_accu_2.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => \conv_round_3:datareg_2[26].ENA
reset => \conv_round_3:datareg_2[25].ENA
reset => \conv_round_3:datareg_2[24].ENA
reset => \conv_round_3:datareg_2[23].ENA
reset => \conv_round_3:datareg_2[22].ENA
reset => \conv_round_3:datareg_2[21].ENA
reset => \conv_round_3:datareg_2[20].ENA
reset => \conv_round_3:datareg_2[19].ENA
reset => \conv_round_3:datareg_2[18].ENA
reset => \conv_round_3:datareg_2[17].ENA
reset => \conv_round_3:datareg_2[27].ENA
reset => \conv_round_3:datareg_2[28].ENA
reset => \conv_round_3:datareg_2[29].ENA
reset => \conv_round_3:OR_accu.ENA
enable => LSB.OUTPUTSELECT
enable => LSB_R.OUTPUTSELECT
enable => RB.OUTPUTSELECT
enable => RB_R.OUTPUTSELECT
enable => OR_accu_1.OUTPUTSELECT
enable => OR_accu_2.OUTPUTSELECT
enable => OR_accu.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
datain[0] => OR_Temp_1.IN0
datain[1] => OR_Temp_1.IN1
datain[2] => OR_Temp_1.IN1
datain[3] => OR_Temp_1.IN1
datain[4] => OR_Temp_1.IN1
datain[5] => OR_Temp_1.IN1
datain[6] => OR_Temp_1.IN1
datain[7] => OR_Temp_1.IN1
datain[8] => OR_Temp_2.IN0
datain[9] => OR_Temp_2.IN1
datain[10] => OR_Temp_2.IN1
datain[11] => OR_Temp_2.IN1
datain[12] => OR_Temp_2.IN1
datain[13] => OR_Temp_2.IN1
datain[14] => OR_Temp_2.IN1
datain[15] => OR_Temp_2.IN1
datain[16] => RB.DATAB
datain[17] => LSB.DATAB
datain[17] => datareg.DATAB
datain[18] => datareg.DATAB
datain[19] => datareg.DATAB
datain[20] => datareg.DATAB
datain[21] => datareg.DATAB
datain[22] => datareg.DATAB
datain[23] => datareg.DATAB
datain[24] => datareg.DATAB
datain[25] => datareg.DATAB
datain[26] => datareg.DATAB
datain[27] => datareg.DATAB
datain[28] => datareg.DATAB
datain[29] => datareg.DATAB
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_small_mult:round_imag
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => \conv_round_3:datareg_2[17].CLK
clk => \conv_round_3:datareg_2[18].CLK
clk => \conv_round_3:datareg_2[19].CLK
clk => \conv_round_3:datareg_2[20].CLK
clk => \conv_round_3:datareg_2[21].CLK
clk => \conv_round_3:datareg_2[22].CLK
clk => \conv_round_3:datareg_2[23].CLK
clk => \conv_round_3:datareg_2[24].CLK
clk => \conv_round_3:datareg_2[25].CLK
clk => \conv_round_3:datareg_2[26].CLK
clk => \conv_round_3:datareg_2[27].CLK
clk => \conv_round_3:datareg_2[28].CLK
clk => \conv_round_3:datareg_2[29].CLK
clk => \conv_round_3:OR_accu.CLK
clk => \conv_round_3:datareg[17].CLK
clk => \conv_round_3:datareg[18].CLK
clk => \conv_round_3:datareg[19].CLK
clk => \conv_round_3:datareg[20].CLK
clk => \conv_round_3:datareg[21].CLK
clk => \conv_round_3:datareg[22].CLK
clk => \conv_round_3:datareg[23].CLK
clk => \conv_round_3:datareg[24].CLK
clk => \conv_round_3:datareg[25].CLK
clk => \conv_round_3:datareg[26].CLK
clk => \conv_round_3:datareg[27].CLK
clk => \conv_round_3:datareg[28].CLK
clk => \conv_round_3:datareg[29].CLK
clk => \conv_round_3:OR_accu_2.CLK
clk => \conv_round_3:OR_accu_1.CLK
clk => \conv_round_3:LSB_R.CLK
clk => \conv_round_3:RB_R.CLK
clk => \conv_round_3:LSB.CLK
clk => \conv_round_3:RB.CLK
reset => RB.OUTPUTSELECT
reset => LSB.OUTPUTSELECT
reset => RB_R.OUTPUTSELECT
reset => LSB_R.OUTPUTSELECT
reset => OR_accu_1.OUTPUTSELECT
reset => OR_accu_2.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => \conv_round_3:datareg_2[26].ENA
reset => \conv_round_3:datareg_2[25].ENA
reset => \conv_round_3:datareg_2[24].ENA
reset => \conv_round_3:datareg_2[23].ENA
reset => \conv_round_3:datareg_2[22].ENA
reset => \conv_round_3:datareg_2[21].ENA
reset => \conv_round_3:datareg_2[20].ENA
reset => \conv_round_3:datareg_2[19].ENA
reset => \conv_round_3:datareg_2[18].ENA
reset => \conv_round_3:datareg_2[17].ENA
reset => \conv_round_3:datareg_2[27].ENA
reset => \conv_round_3:datareg_2[28].ENA
reset => \conv_round_3:datareg_2[29].ENA
reset => \conv_round_3:OR_accu.ENA
enable => LSB.OUTPUTSELECT
enable => LSB_R.OUTPUTSELECT
enable => RB.OUTPUTSELECT
enable => RB_R.OUTPUTSELECT
enable => OR_accu_1.OUTPUTSELECT
enable => OR_accu_2.OUTPUTSELECT
enable => OR_accu.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
datain[0] => OR_Temp_1.IN0
datain[1] => OR_Temp_1.IN1
datain[2] => OR_Temp_1.IN1
datain[3] => OR_Temp_1.IN1
datain[4] => OR_Temp_1.IN1
datain[5] => OR_Temp_1.IN1
datain[6] => OR_Temp_1.IN1
datain[7] => OR_Temp_1.IN1
datain[8] => OR_Temp_2.IN0
datain[9] => OR_Temp_2.IN1
datain[10] => OR_Temp_2.IN1
datain[11] => OR_Temp_2.IN1
datain[12] => OR_Temp_2.IN1
datain[13] => OR_Temp_2.IN1
datain[14] => OR_Temp_2.IN1
datain[15] => OR_Temp_2.IN1
datain[16] => RB.DATAB
datain[17] => LSB.DATAB
datain[17] => datareg.DATAB
datain[18] => datareg.DATAB
datain[19] => datareg.DATAB
datain[20] => datareg.DATAB
datain[21] => datareg.DATAB
datain[22] => datareg.DATAB
datain[23] => datareg.DATAB
datain[24] => datareg.DATAB
datain[25] => datareg.DATAB
datain[26] => datareg.DATAB
datain[27] => datareg.DATAB
datain[28] => datareg.DATAB
datain[29] => datareg.DATAB
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst
clk => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:del_in_real_comp_inst.clk
clk => out_eop~reg0.CLK
clk => out_sop~reg0.CLK
clk => out_inverse~reg0.CLK
clk => out_eop_d[0].CLK
clk => out_sop_d[0].CLK
clk => out_inverse_d[0].CLK
clk => out_valid~reg0.CLK
clk => out_valid_d[0].CLK
clk => out_valid_d[1].CLK
clk => out_imag[0]~reg0.CLK
clk => out_imag[1]~reg0.CLK
clk => out_imag[2]~reg0.CLK
clk => out_imag[3]~reg0.CLK
clk => out_imag[4]~reg0.CLK
clk => out_imag[5]~reg0.CLK
clk => out_imag[6]~reg0.CLK
clk => out_imag[7]~reg0.CLK
clk => out_imag[8]~reg0.CLK
clk => out_imag[9]~reg0.CLK
clk => out_imag[10]~reg0.CLK
clk => out_imag[11]~reg0.CLK
clk => out_imag[12]~reg0.CLK
clk => out_imag[13]~reg0.CLK
clk => out_real[0]~reg0.CLK
clk => out_real[1]~reg0.CLK
clk => out_real[2]~reg0.CLK
clk => out_real[3]~reg0.CLK
clk => out_real[4]~reg0.CLK
clk => out_real[5]~reg0.CLK
clk => out_real[6]~reg0.CLK
clk => out_real[7]~reg0.CLK
clk => out_real[8]~reg0.CLK
clk => out_real[9]~reg0.CLK
clk => out_real[10]~reg0.CLK
clk => out_real[11]~reg0.CLK
clk => out_real[12]~reg0.CLK
clk => out_real[13]~reg0.CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][0].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][1].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][2].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][3].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][4].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][5].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][6].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][7].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][8].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][9].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][10].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][11].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][12].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][13].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[1][0].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[1][1].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[1][2].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[1][3].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[1][4].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[1][5].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[1][6].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[1][7].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[1][8].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[1][9].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[1][10].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[1][11].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[1][12].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[1][13].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[2][0].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[2][1].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[2][2].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[2][3].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[2][4].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[2][5].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[2][6].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[2][7].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[2][8].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[2][9].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[2][10].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[2][11].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[2][12].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[2][13].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[3][0].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[3][1].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[3][2].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[3][3].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[3][4].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[3][5].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[3][6].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[3][7].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[3][8].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[3][9].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[3][10].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[3][11].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[3][12].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[3][13].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][0].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][1].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][2].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][3].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][4].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][5].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][6].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][7].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][8].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][9].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][10].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][11].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][12].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][13].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[1][0].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[1][1].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[1][2].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[1][3].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[1][4].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[1][5].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[1][6].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[1][7].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[1][8].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[1][9].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[1][10].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[1][11].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[1][12].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[1][13].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[2][0].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[2][1].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[2][2].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[2][3].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[2][4].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[2][5].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[2][6].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[2][7].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[2][8].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[2][9].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[2][10].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[2][11].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[2][12].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[2][13].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[3][0].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[3][1].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[3][2].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[3][3].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[3][4].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[3][5].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[3][6].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[3][7].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[3][8].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[3][9].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[3][10].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[3][11].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[3][12].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[3][13].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][0].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][1].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][2].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][3].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][4].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][5].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][6].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][7].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][8].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][9].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][10].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][11].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][12].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][13].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[1][0].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[1][1].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[1][2].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[1][3].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[1][4].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[1][5].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[1][6].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[1][7].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[1][8].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[1][9].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[1][10].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[1][11].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[1][12].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[1][13].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[2][0].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[2][1].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[2][2].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[2][3].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[2][4].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[2][5].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[2][6].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[2][7].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[2][8].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[2][9].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[2][10].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[2][11].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[2][12].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[2][13].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[3][0].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[3][1].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[3][2].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[3][3].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[3][4].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[3][5].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[3][6].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[3][7].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[3][8].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[3][9].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[3][10].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[3][11].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[3][12].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[3][13].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][0].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][1].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][2].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][3].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][4].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][5].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][6].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][7].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][8].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][9].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][10].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][11].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][12].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][13].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[1][0].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[1][1].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[1][2].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[1][3].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[1][4].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[1][5].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[1][6].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[1][7].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[1][8].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[1][9].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[1][10].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[1][11].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[1][12].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[1][13].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[2][0].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[2][1].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[2][2].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[2][3].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[2][4].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[2][5].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[2][6].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[2][7].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[2][8].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[2][9].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[2][10].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[2][11].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[2][12].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[2][13].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[3][0].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[3][1].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[3][2].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[3][3].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[3][4].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[3][5].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[3][6].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[3][7].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[3][8].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[3][9].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[3][10].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[3][11].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[3][12].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[3][13].CLK
clk => \generate_delay_less_pipeline:in_imag_d[0].CLK
clk => \generate_delay_less_pipeline:in_imag_d[1].CLK
clk => \generate_delay_less_pipeline:in_imag_d[2].CLK
clk => \generate_delay_less_pipeline:in_imag_d[3].CLK
clk => \generate_delay_less_pipeline:in_imag_d[4].CLK
clk => \generate_delay_less_pipeline:in_imag_d[5].CLK
clk => \generate_delay_less_pipeline:in_imag_d[6].CLK
clk => \generate_delay_less_pipeline:in_imag_d[7].CLK
clk => \generate_delay_less_pipeline:in_imag_d[8].CLK
clk => \generate_delay_less_pipeline:in_imag_d[9].CLK
clk => \generate_delay_less_pipeline:in_imag_d[10].CLK
clk => \generate_delay_less_pipeline:in_imag_d[11].CLK
clk => \generate_delay_less_pipeline:in_imag_d[12].CLK
clk => \generate_delay_less_pipeline:in_real_d[0].CLK
clk => \generate_delay_less_pipeline:in_real_d[1].CLK
clk => \generate_delay_less_pipeline:in_real_d[2].CLK
clk => \generate_delay_less_pipeline:in_real_d[3].CLK
clk => \generate_delay_less_pipeline:in_real_d[4].CLK
clk => \generate_delay_less_pipeline:in_real_d[5].CLK
clk => \generate_delay_less_pipeline:in_real_d[6].CLK
clk => \generate_delay_less_pipeline:in_real_d[7].CLK
clk => \generate_delay_less_pipeline:in_real_d[8].CLK
clk => \generate_delay_less_pipeline:in_real_d[9].CLK
clk => \generate_delay_less_pipeline:in_real_d[10].CLK
clk => \generate_delay_less_pipeline:in_real_d[11].CLK
clk => \generate_delay_less_pipeline:in_real_d[12].CLK
clk => s_sel_d[0].CLK
clk => s_sel_d[1].CLK
clk => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:del_in_imag_comp_inst.clk
clk => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:in_real_comp_inst.clk
clk => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:in_imag_comp_inst.clk
clk => auk_dspip_r22sdf_bf_control:bf_control_inst.clk
reset => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:del_in_real_comp_inst.reset
reset => out_eop~reg0.ACLR
reset => out_sop~reg0.ACLR
reset => out_inverse~reg0.ACLR
reset => out_eop_d[0].ACLR
reset => out_sop_d[0].ACLR
reset => out_inverse_d[0].ACLR
reset => out_valid~reg0.ACLR
reset => out_valid_d[0].ACLR
reset => out_valid_d[1].ACLR
reset => out_imag[0]~reg0.ACLR
reset => out_imag[1]~reg0.ACLR
reset => out_imag[2]~reg0.ACLR
reset => out_imag[3]~reg0.ACLR
reset => out_imag[4]~reg0.ACLR
reset => out_imag[5]~reg0.ACLR
reset => out_imag[6]~reg0.ACLR
reset => out_imag[7]~reg0.ACLR
reset => out_imag[8]~reg0.ACLR
reset => out_imag[9]~reg0.ACLR
reset => out_imag[10]~reg0.ACLR
reset => out_imag[11]~reg0.ACLR
reset => out_imag[12]~reg0.ACLR
reset => out_imag[13]~reg0.ACLR
reset => out_real[0]~reg0.ACLR
reset => out_real[1]~reg0.ACLR
reset => out_real[2]~reg0.ACLR
reset => out_real[3]~reg0.ACLR
reset => out_real[4]~reg0.ACLR
reset => out_real[5]~reg0.ACLR
reset => out_real[6]~reg0.ACLR
reset => out_real[7]~reg0.ACLR
reset => out_real[8]~reg0.ACLR
reset => out_real[9]~reg0.ACLR
reset => out_real[10]~reg0.ACLR
reset => out_real[11]~reg0.ACLR
reset => out_real[12]~reg0.ACLR
reset => out_real[13]~reg0.ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[0][0].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[0][1].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[0][2].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[0][3].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[0][4].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[0][5].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[0][6].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[0][7].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[0][8].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[0][9].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[0][10].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[0][11].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[0][12].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[0][13].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[1][0].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[1][1].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[1][2].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[1][3].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[1][4].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[1][5].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[1][6].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[1][7].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[1][8].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[1][9].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[1][10].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[1][11].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[1][12].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[1][13].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[2][0].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[2][1].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[2][2].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[2][3].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[2][4].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[2][5].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[2][6].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[2][7].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[2][8].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[2][9].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[2][10].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[2][11].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[2][12].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[2][13].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[3][0].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[3][1].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[3][2].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[3][3].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[3][4].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[3][5].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[3][6].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[3][7].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[3][8].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[3][9].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[3][10].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[3][11].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[3][12].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[3][13].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[0][0].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[0][1].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[0][2].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[0][3].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[0][4].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[0][5].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[0][6].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[0][7].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[0][8].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[0][9].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[0][10].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[0][11].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[0][12].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[0][13].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[1][0].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[1][1].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[1][2].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[1][3].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[1][4].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[1][5].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[1][6].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[1][7].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[1][8].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[1][9].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[1][10].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[1][11].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[1][12].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[1][13].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[2][0].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[2][1].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[2][2].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[2][3].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[2][4].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[2][5].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[2][6].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[2][7].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[2][8].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[2][9].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[2][10].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[2][11].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[2][12].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[2][13].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[3][0].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[3][1].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[3][2].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[3][3].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[3][4].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[3][5].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[3][6].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[3][7].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[3][8].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[3][9].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[3][10].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[3][11].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[3][12].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[3][13].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[0][0].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[0][1].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[0][2].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[0][3].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[0][4].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[0][5].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[0][6].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[0][7].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[0][8].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[0][9].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[0][10].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[0][11].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[0][12].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[0][13].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[1][0].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[1][1].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[1][2].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[1][3].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[1][4].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[1][5].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[1][6].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[1][7].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[1][8].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[1][9].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[1][10].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[1][11].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[1][12].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[1][13].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[2][0].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[2][1].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[2][2].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[2][3].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[2][4].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[2][5].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[2][6].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[2][7].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[2][8].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[2][9].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[2][10].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[2][11].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[2][12].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[2][13].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[3][0].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[3][1].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[3][2].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[3][3].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[3][4].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[3][5].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[3][6].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[3][7].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[3][8].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[3][9].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[3][10].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[3][11].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[3][12].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[3][13].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[0][0].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[0][1].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[0][2].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[0][3].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[0][4].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[0][5].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[0][6].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[0][7].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[0][8].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[0][9].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[0][10].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[0][11].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[0][12].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[0][13].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[1][0].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[1][1].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[1][2].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[1][3].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[1][4].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[1][5].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[1][6].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[1][7].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[1][8].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[1][9].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[1][10].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[1][11].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[1][12].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[1][13].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[2][0].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[2][1].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[2][2].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[2][3].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[2][4].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[2][5].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[2][6].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[2][7].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[2][8].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[2][9].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[2][10].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[2][11].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[2][12].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[2][13].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[3][0].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[3][1].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[3][2].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[3][3].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[3][4].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[3][5].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[3][6].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[3][7].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[3][8].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[3][9].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[3][10].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[3][11].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[3][12].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[3][13].ACLR
reset => \generate_delay_less_pipeline:in_imag_d[0].ACLR
reset => \generate_delay_less_pipeline:in_imag_d[1].ACLR
reset => \generate_delay_less_pipeline:in_imag_d[2].ACLR
reset => \generate_delay_less_pipeline:in_imag_d[3].ACLR
reset => \generate_delay_less_pipeline:in_imag_d[4].ACLR
reset => \generate_delay_less_pipeline:in_imag_d[5].ACLR
reset => \generate_delay_less_pipeline:in_imag_d[6].ACLR
reset => \generate_delay_less_pipeline:in_imag_d[7].ACLR
reset => \generate_delay_less_pipeline:in_imag_d[8].ACLR
reset => \generate_delay_less_pipeline:in_imag_d[9].ACLR
reset => \generate_delay_less_pipeline:in_imag_d[10].ACLR
reset => \generate_delay_less_pipeline:in_imag_d[11].ACLR
reset => \generate_delay_less_pipeline:in_imag_d[12].ACLR
reset => \generate_delay_less_pipeline:in_real_d[0].ACLR
reset => \generate_delay_less_pipeline:in_real_d[1].ACLR
reset => \generate_delay_less_pipeline:in_real_d[2].ACLR
reset => \generate_delay_less_pipeline:in_real_d[3].ACLR
reset => \generate_delay_less_pipeline:in_real_d[4].ACLR
reset => \generate_delay_less_pipeline:in_real_d[5].ACLR
reset => \generate_delay_less_pipeline:in_real_d[6].ACLR
reset => \generate_delay_less_pipeline:in_real_d[7].ACLR
reset => \generate_delay_less_pipeline:in_real_d[8].ACLR
reset => \generate_delay_less_pipeline:in_real_d[9].ACLR
reset => \generate_delay_less_pipeline:in_real_d[10].ACLR
reset => \generate_delay_less_pipeline:in_real_d[11].ACLR
reset => \generate_delay_less_pipeline:in_real_d[12].ACLR
reset => s_sel_d[0].ACLR
reset => s_sel_d[1].ACLR
reset => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:del_in_imag_comp_inst.reset
reset => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:in_real_comp_inst.reset
reset => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:in_imag_comp_inst.reset
reset => auk_dspip_r22sdf_bf_control:bf_control_inst.reset
enable => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:del_in_real_comp_inst.clken
enable => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:del_in_imag_comp_inst.clken
enable => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:in_real_comp_inst.clken
enable => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:in_imag_comp_inst.clken
enable => auk_dspip_r22sdf_bf_control:bf_control_inst.enable
enable => s_sel_d[1].ENA
enable => s_sel_d[0].ENA
enable => \generate_delay_less_pipeline:in_real_d[12].ENA
enable => \generate_delay_less_pipeline:in_real_d[11].ENA
enable => \generate_delay_less_pipeline:in_real_d[10].ENA
enable => \generate_delay_less_pipeline:in_real_d[9].ENA
enable => \generate_delay_less_pipeline:in_real_d[8].ENA
enable => \generate_delay_less_pipeline:in_real_d[7].ENA
enable => \generate_delay_less_pipeline:in_real_d[6].ENA
enable => \generate_delay_less_pipeline:in_real_d[5].ENA
enable => \generate_delay_less_pipeline:in_real_d[4].ENA
enable => \generate_delay_less_pipeline:in_real_d[3].ENA
enable => \generate_delay_less_pipeline:in_real_d[2].ENA
enable => \generate_delay_less_pipeline:in_real_d[1].ENA
enable => \generate_delay_less_pipeline:in_real_d[0].ENA
enable => \generate_delay_less_pipeline:in_imag_d[12].ENA
enable => \generate_delay_less_pipeline:in_imag_d[11].ENA
enable => \generate_delay_less_pipeline:in_imag_d[10].ENA
enable => \generate_delay_less_pipeline:in_imag_d[9].ENA
enable => \generate_delay_less_pipeline:in_imag_d[8].ENA
enable => \generate_delay_less_pipeline:in_imag_d[7].ENA
enable => \generate_delay_less_pipeline:in_imag_d[6].ENA
enable => \generate_delay_less_pipeline:in_imag_d[5].ENA
enable => \generate_delay_less_pipeline:in_imag_d[4].ENA
enable => \generate_delay_less_pipeline:in_imag_d[3].ENA
enable => \generate_delay_less_pipeline:in_imag_d[2].ENA
enable => \generate_delay_less_pipeline:in_imag_d[1].ENA
enable => \generate_delay_less_pipeline:in_imag_d[0].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[3][13].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[3][12].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[3][11].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[3][10].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[3][9].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[3][8].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[3][7].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[3][6].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[3][5].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[3][4].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[3][3].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[3][2].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[3][1].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[3][0].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[2][13].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[2][12].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[2][11].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[2][10].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[2][9].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[2][8].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[2][7].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[2][6].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[2][5].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[2][4].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[2][3].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[2][2].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[2][1].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[2][0].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[1][13].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[1][12].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[1][11].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[1][10].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[1][9].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[1][8].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[1][7].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[1][6].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[1][5].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[1][4].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[1][3].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[1][2].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[1][1].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[1][0].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[0][13].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[0][12].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[0][11].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[0][10].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[0][9].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[0][8].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[0][7].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[0][6].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[0][5].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[0][4].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[0][3].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[0][2].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[0][1].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[0][0].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[3][13].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[3][12].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[3][11].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[3][10].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[3][9].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[3][8].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[3][7].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[3][6].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[3][5].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[3][4].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[3][3].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[3][2].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[3][1].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[3][0].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[2][13].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[2][12].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[2][11].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[2][10].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[2][9].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[2][8].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[2][7].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[2][6].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[2][5].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[2][4].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[2][3].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[2][2].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[2][1].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[2][0].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[1][13].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[1][12].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[1][11].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[1][10].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[1][9].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[1][8].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[1][7].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[1][6].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[1][5].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[1][4].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[1][3].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[1][2].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[1][1].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[1][0].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[0][13].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[0][12].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[0][11].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[0][10].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[0][9].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[0][8].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[0][7].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[0][6].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[0][5].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[0][4].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[0][3].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[0][2].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[0][1].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[0][0].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[3][13].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[3][12].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[3][11].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[3][10].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[3][9].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[3][8].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[3][7].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[3][6].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[3][5].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[3][4].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[3][3].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[3][2].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[3][1].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[3][0].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[2][13].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[2][12].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[2][11].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[2][10].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[2][9].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[2][8].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[2][7].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[2][6].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[2][5].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[2][4].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[2][3].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[2][2].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[2][1].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[2][0].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[1][13].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[1][12].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[1][11].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[1][10].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[1][9].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[1][8].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[1][7].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[1][6].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[1][5].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[1][4].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[1][3].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[1][2].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[1][1].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[1][0].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[0][13].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[0][12].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[0][11].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[0][10].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[0][9].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[0][8].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[0][7].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[0][6].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[0][5].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[0][4].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[0][3].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[0][2].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[0][1].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[0][0].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[3][13].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[3][12].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[3][11].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[3][10].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[3][9].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[3][8].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[3][7].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[3][6].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[3][5].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[3][4].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[3][3].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[3][2].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[3][1].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[3][0].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[2][13].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[2][12].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[2][11].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[2][10].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[2][9].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[2][8].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[2][7].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[2][6].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[2][5].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[2][4].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[2][3].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[2][2].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[2][1].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[2][0].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[1][13].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[1][12].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[1][11].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[1][10].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[1][9].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[1][8].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[1][7].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[1][6].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[1][5].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[1][4].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[1][3].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[1][2].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[1][1].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[1][0].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[0][13].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[0][12].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[0][11].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[0][10].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[0][9].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[0][8].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[0][7].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[0][6].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[0][5].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[0][4].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[0][3].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[0][2].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[0][1].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[0][0].ENA
enable => out_real[13]~reg0.ENA
enable => out_real[12]~reg0.ENA
enable => out_real[11]~reg0.ENA
enable => out_real[10]~reg0.ENA
enable => out_real[9]~reg0.ENA
enable => out_real[8]~reg0.ENA
enable => out_real[7]~reg0.ENA
enable => out_real[6]~reg0.ENA
enable => out_real[5]~reg0.ENA
enable => out_real[4]~reg0.ENA
enable => out_real[3]~reg0.ENA
enable => out_real[2]~reg0.ENA
enable => out_real[1]~reg0.ENA
enable => out_real[0]~reg0.ENA
enable => out_imag[13]~reg0.ENA
enable => out_imag[12]~reg0.ENA
enable => out_imag[11]~reg0.ENA
enable => out_imag[10]~reg0.ENA
enable => out_imag[9]~reg0.ENA
enable => out_imag[8]~reg0.ENA
enable => out_imag[7]~reg0.ENA
enable => out_imag[6]~reg0.ENA
enable => out_imag[5]~reg0.ENA
enable => out_imag[4]~reg0.ENA
enable => out_imag[3]~reg0.ENA
enable => out_imag[2]~reg0.ENA
enable => out_imag[1]~reg0.ENA
enable => out_imag[0]~reg0.ENA
enable => out_valid_d[1].ENA
enable => out_valid_d[0].ENA
enable => out_valid~reg0.ENA
enable => out_inverse_d[0].ENA
enable => out_sop_d[0].ENA
enable => out_eop_d[0].ENA
enable => out_inverse~reg0.ENA
enable => out_sop~reg0.ENA
enable => out_eop~reg0.ENA
in_fftpts[0] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[0]
in_fftpts[1] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[1]
in_fftpts[2] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[2]
in_fftpts[3] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[3]
in_fftpts[4] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[4]
in_fftpts[5] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[5]
in_fftpts[6] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[6]
in_fftpts[7] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[7]
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => auk_dspip_r22sdf_bf_control:bf_control_inst.in_radix_2
in_radix_2 => out_real.OUTPUTSELECT
in_radix_2 => out_real.OUTPUTSELECT
in_radix_2 => out_real.OUTPUTSELECT
in_radix_2 => out_real.OUTPUTSELECT
in_radix_2 => out_real.OUTPUTSELECT
in_radix_2 => out_real.OUTPUTSELECT
in_radix_2 => out_real.OUTPUTSELECT
in_radix_2 => out_real.OUTPUTSELECT
in_radix_2 => out_real.OUTPUTSELECT
in_radix_2 => out_real.OUTPUTSELECT
in_radix_2 => out_real.OUTPUTSELECT
in_radix_2 => out_real.OUTPUTSELECT
in_radix_2 => out_real.OUTPUTSELECT
in_radix_2 => out_real.OUTPUTSELECT
in_radix_2 => out_imag.OUTPUTSELECT
in_radix_2 => out_imag.OUTPUTSELECT
in_radix_2 => out_imag.OUTPUTSELECT
in_radix_2 => out_imag.OUTPUTSELECT
in_radix_2 => out_imag.OUTPUTSELECT
in_radix_2 => out_imag.OUTPUTSELECT
in_radix_2 => out_imag.OUTPUTSELECT
in_radix_2 => out_imag.OUTPUTSELECT
in_radix_2 => out_imag.OUTPUTSELECT
in_radix_2 => out_imag.OUTPUTSELECT
in_radix_2 => out_imag.OUTPUTSELECT
in_radix_2 => out_imag.OUTPUTSELECT
in_radix_2 => out_imag.OUTPUTSELECT
in_radix_2 => out_imag.OUTPUTSELECT
in_sel => ~NO_FANOUT~
in_control[0] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[0]
in_control[1] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[1]
in_control[2] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[2]
in_control[3] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[3]
in_control[4] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[4]
in_control[5] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[5]
in_control[6] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[6]
out_control[0] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[0]
out_control[1] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[1]
out_control[2] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[2]
out_control[3] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[3]
out_control[4] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[4]
out_control[5] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[5]
out_control[6] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[6]
in_inverse => auk_dspip_r22sdf_bf_control:bf_control_inst.in_inverse
in_sop => auk_dspip_r22sdf_bf_control:bf_control_inst.in_sop
in_eop => auk_dspip_r22sdf_bf_control:bf_control_inst.in_eop
in_valid => auk_dspip_r22sdf_bf_control:bf_control_inst.in_valid
in_real[0] => \generate_delay_less_pipeline:in_real_d[0].DATAIN
in_real[1] => \generate_delay_less_pipeline:in_real_d[1].DATAIN
in_real[2] => \generate_delay_less_pipeline:in_real_d[2].DATAIN
in_real[3] => \generate_delay_less_pipeline:in_real_d[3].DATAIN
in_real[4] => \generate_delay_less_pipeline:in_real_d[4].DATAIN
in_real[5] => \generate_delay_less_pipeline:in_real_d[5].DATAIN
in_real[6] => \generate_delay_less_pipeline:in_real_d[6].DATAIN
in_real[7] => \generate_delay_less_pipeline:in_real_d[7].DATAIN
in_real[8] => \generate_delay_less_pipeline:in_real_d[8].DATAIN
in_real[9] => \generate_delay_less_pipeline:in_real_d[9].DATAIN
in_real[10] => \generate_delay_less_pipeline:in_real_d[10].DATAIN
in_real[11] => \generate_delay_less_pipeline:in_real_d[11].DATAIN
in_real[12] => \generate_delay_less_pipeline:in_real_d[12].DATAIN
in_imag[0] => \generate_delay_less_pipeline:in_imag_d[0].DATAIN
in_imag[1] => \generate_delay_less_pipeline:in_imag_d[1].DATAIN
in_imag[2] => \generate_delay_less_pipeline:in_imag_d[2].DATAIN
in_imag[3] => \generate_delay_less_pipeline:in_imag_d[3].DATAIN
in_imag[4] => \generate_delay_less_pipeline:in_imag_d[4].DATAIN
in_imag[5] => \generate_delay_less_pipeline:in_imag_d[5].DATAIN
in_imag[6] => \generate_delay_less_pipeline:in_imag_d[6].DATAIN
in_imag[7] => \generate_delay_less_pipeline:in_imag_d[7].DATAIN
in_imag[8] => \generate_delay_less_pipeline:in_imag_d[8].DATAIN
in_imag[9] => \generate_delay_less_pipeline:in_imag_d[9].DATAIN
in_imag[10] => \generate_delay_less_pipeline:in_imag_d[10].DATAIN
in_imag[11] => \generate_delay_less_pipeline:in_imag_d[11].DATAIN
in_imag[12] => \generate_delay_less_pipeline:in_imag_d[12].DATAIN
del_in_real[0] => del_in_real_pl_d.DATAB
del_in_real[0] => \generate_delay_less_pipeline:del_in_real_pl_d[0][0].DATAIN
del_in_real[1] => del_in_real_pl_d.DATAB
del_in_real[1] => \generate_delay_less_pipeline:del_in_real_pl_d[0][1].DATAIN
del_in_real[2] => del_in_real_pl_d.DATAB
del_in_real[2] => \generate_delay_less_pipeline:del_in_real_pl_d[0][2].DATAIN
del_in_real[3] => del_in_real_pl_d.DATAB
del_in_real[3] => \generate_delay_less_pipeline:del_in_real_pl_d[0][3].DATAIN
del_in_real[4] => del_in_real_pl_d.DATAB
del_in_real[4] => \generate_delay_less_pipeline:del_in_real_pl_d[0][4].DATAIN
del_in_real[5] => del_in_real_pl_d.DATAB
del_in_real[5] => \generate_delay_less_pipeline:del_in_real_pl_d[0][5].DATAIN
del_in_real[6] => del_in_real_pl_d.DATAB
del_in_real[6] => \generate_delay_less_pipeline:del_in_real_pl_d[0][6].DATAIN
del_in_real[7] => del_in_real_pl_d.DATAB
del_in_real[7] => \generate_delay_less_pipeline:del_in_real_pl_d[0][7].DATAIN
del_in_real[8] => del_in_real_pl_d.DATAB
del_in_real[8] => \generate_delay_less_pipeline:del_in_real_pl_d[0][8].DATAIN
del_in_real[9] => del_in_real_pl_d.DATAB
del_in_real[9] => \generate_delay_less_pipeline:del_in_real_pl_d[0][9].DATAIN
del_in_real[10] => del_in_real_pl_d.DATAB
del_in_real[10] => \generate_delay_less_pipeline:del_in_real_pl_d[0][10].DATAIN
del_in_real[11] => del_in_real_pl_d.DATAB
del_in_real[11] => \generate_delay_less_pipeline:del_in_real_pl_d[0][11].DATAIN
del_in_real[12] => del_in_real_pl_d.DATAB
del_in_real[12] => \generate_delay_less_pipeline:del_in_real_pl_d[0][12].DATAIN
del_in_real[13] => del_in_real_pl_d.DATAB
del_in_real[13] => \generate_delay_less_pipeline:del_in_real_pl_d[0][13].DATAIN
del_in_imag[0] => del_in_imag_pl_d.DATAB
del_in_imag[0] => \generate_delay_less_pipeline:del_in_imag_pl_d[0][0].DATAIN
del_in_imag[1] => del_in_imag_pl_d.DATAB
del_in_imag[1] => \generate_delay_less_pipeline:del_in_imag_pl_d[0][1].DATAIN
del_in_imag[2] => del_in_imag_pl_d.DATAB
del_in_imag[2] => \generate_delay_less_pipeline:del_in_imag_pl_d[0][2].DATAIN
del_in_imag[3] => del_in_imag_pl_d.DATAB
del_in_imag[3] => \generate_delay_less_pipeline:del_in_imag_pl_d[0][3].DATAIN
del_in_imag[4] => del_in_imag_pl_d.DATAB
del_in_imag[4] => \generate_delay_less_pipeline:del_in_imag_pl_d[0][4].DATAIN
del_in_imag[5] => del_in_imag_pl_d.DATAB
del_in_imag[5] => \generate_delay_less_pipeline:del_in_imag_pl_d[0][5].DATAIN
del_in_imag[6] => del_in_imag_pl_d.DATAB
del_in_imag[6] => \generate_delay_less_pipeline:del_in_imag_pl_d[0][6].DATAIN
del_in_imag[7] => del_in_imag_pl_d.DATAB
del_in_imag[7] => \generate_delay_less_pipeline:del_in_imag_pl_d[0][7].DATAIN
del_in_imag[8] => del_in_imag_pl_d.DATAB
del_in_imag[8] => \generate_delay_less_pipeline:del_in_imag_pl_d[0][8].DATAIN
del_in_imag[9] => del_in_imag_pl_d.DATAB
del_in_imag[9] => \generate_delay_less_pipeline:del_in_imag_pl_d[0][9].DATAIN
del_in_imag[10] => del_in_imag_pl_d.DATAB
del_in_imag[10] => \generate_delay_less_pipeline:del_in_imag_pl_d[0][10].DATAIN
del_in_imag[11] => del_in_imag_pl_d.DATAB
del_in_imag[11] => \generate_delay_less_pipeline:del_in_imag_pl_d[0][11].DATAIN
del_in_imag[12] => del_in_imag_pl_d.DATAB
del_in_imag[12] => \generate_delay_less_pipeline:del_in_imag_pl_d[0][12].DATAIN
del_in_imag[13] => del_in_imag_pl_d.DATAB
del_in_imag[13] => \generate_delay_less_pipeline:del_in_imag_pl_d[0][13].DATAIN
out_real[0] <= out_real[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[1] <= out_real[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[2] <= out_real[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[3] <= out_real[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[4] <= out_real[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[5] <= out_real[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[6] <= out_real[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[7] <= out_real[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[8] <= out_real[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[9] <= out_real[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[10] <= out_real[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[11] <= out_real[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[12] <= out_real[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[13] <= out_real[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[0] <= out_imag[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[1] <= out_imag[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[2] <= out_imag[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[3] <= out_imag[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[4] <= out_imag[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[5] <= out_imag[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[6] <= out_imag[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[7] <= out_imag[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[8] <= out_imag[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[9] <= out_imag[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[10] <= out_imag[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[11] <= out_imag[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[12] <= out_imag[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[13] <= out_imag[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[0] <= \generate_delay_less_pipeline:in_real_d[0].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[1] <= \generate_delay_less_pipeline:in_real_d[1].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[2] <= \generate_delay_less_pipeline:in_real_d[2].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[3] <= \generate_delay_less_pipeline:in_real_d[3].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[4] <= \generate_delay_less_pipeline:in_real_d[4].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[5] <= \generate_delay_less_pipeline:in_real_d[5].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[6] <= \generate_delay_less_pipeline:in_real_d[6].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[7] <= \generate_delay_less_pipeline:in_real_d[7].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[8] <= \generate_delay_less_pipeline:in_real_d[8].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[9] <= \generate_delay_less_pipeline:in_real_d[9].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[10] <= \generate_delay_less_pipeline:in_real_d[10].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[11] <= \generate_delay_less_pipeline:in_real_d[11].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[12] <= \generate_delay_less_pipeline:in_real_d[12].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[13] <= \generate_delay_less_pipeline:in_real_d[12].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[0] <= \generate_delay_less_pipeline:in_imag_d[0].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[1] <= \generate_delay_less_pipeline:in_imag_d[1].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[2] <= \generate_delay_less_pipeline:in_imag_d[2].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[3] <= \generate_delay_less_pipeline:in_imag_d[3].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[4] <= \generate_delay_less_pipeline:in_imag_d[4].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[5] <= \generate_delay_less_pipeline:in_imag_d[5].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[6] <= \generate_delay_less_pipeline:in_imag_d[6].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[7] <= \generate_delay_less_pipeline:in_imag_d[7].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[8] <= \generate_delay_less_pipeline:in_imag_d[8].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[9] <= \generate_delay_less_pipeline:in_imag_d[9].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[10] <= \generate_delay_less_pipeline:in_imag_d[10].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[11] <= \generate_delay_less_pipeline:in_imag_d[11].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[12] <= \generate_delay_less_pipeline:in_imag_d[12].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[13] <= \generate_delay_less_pipeline:in_imag_d[12].DB_MAX_OUTPUT_PORT_TYPE
out_inverse <= out_inverse~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_sop <= out_sop~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_eop <= out_eop~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_valid <= out_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst
clk => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.CLOCK
reset => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.ACLR
clken => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.CLKEN
add => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.ADD_SUB
dataa[0] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[0]
dataa[1] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[1]
dataa[2] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[2]
dataa[3] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[3]
dataa[4] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[4]
dataa[5] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[5]
dataa[6] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[6]
dataa[7] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[7]
dataa[8] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[8]
dataa[9] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[9]
dataa[10] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[10]
dataa[11] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[11]
dataa[12] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[12]
dataa[13] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[13]
datab[0] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[0]
datab[1] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[1]
datab[2] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[2]
datab[3] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[3]
datab[4] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[4]
datab[5] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[5]
datab[6] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[6]
datab[7] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[7]
datab[8] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[8]
datab[9] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[9]
datab[10] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[10]
datab[11] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[11]
datab[12] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[12]
datab[13] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[13]
result[0] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[0]
result[1] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[1]
result[2] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[2]
result[3] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[3]
result[4] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[4]
result[5] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[5]
result[6] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[6]
result[7] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[7]
result[8] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[8]
result[9] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[9]
result[10] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[10]
result[11] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[11]
result[12] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[12]
result[13] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[13]


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst|LPM_ADD_SUB:\gen_pipeline:lpm_add_sub_component
dataa[0] => add_sub_eej:auto_generated.dataa[0]
dataa[1] => add_sub_eej:auto_generated.dataa[1]
dataa[2] => add_sub_eej:auto_generated.dataa[2]
dataa[3] => add_sub_eej:auto_generated.dataa[3]
dataa[4] => add_sub_eej:auto_generated.dataa[4]
dataa[5] => add_sub_eej:auto_generated.dataa[5]
dataa[6] => add_sub_eej:auto_generated.dataa[6]
dataa[7] => add_sub_eej:auto_generated.dataa[7]
dataa[8] => add_sub_eej:auto_generated.dataa[8]
dataa[9] => add_sub_eej:auto_generated.dataa[9]
dataa[10] => add_sub_eej:auto_generated.dataa[10]
dataa[11] => add_sub_eej:auto_generated.dataa[11]
dataa[12] => add_sub_eej:auto_generated.dataa[12]
dataa[13] => add_sub_eej:auto_generated.dataa[13]
datab[0] => add_sub_eej:auto_generated.datab[0]
datab[1] => add_sub_eej:auto_generated.datab[1]
datab[2] => add_sub_eej:auto_generated.datab[2]
datab[3] => add_sub_eej:auto_generated.datab[3]
datab[4] => add_sub_eej:auto_generated.datab[4]
datab[5] => add_sub_eej:auto_generated.datab[5]
datab[6] => add_sub_eej:auto_generated.datab[6]
datab[7] => add_sub_eej:auto_generated.datab[7]
datab[8] => add_sub_eej:auto_generated.datab[8]
datab[9] => add_sub_eej:auto_generated.datab[9]
datab[10] => add_sub_eej:auto_generated.datab[10]
datab[11] => add_sub_eej:auto_generated.datab[11]
datab[12] => add_sub_eej:auto_generated.datab[12]
datab[13] => add_sub_eej:auto_generated.datab[13]
cin => ~NO_FANOUT~
add_sub => add_sub_eej:auto_generated.add_sub
clock => add_sub_eej:auto_generated.clock
aclr => add_sub_eej:auto_generated.aclr
clken => add_sub_eej:auto_generated.clken
result[0] <= add_sub_eej:auto_generated.result[0]
result[1] <= add_sub_eej:auto_generated.result[1]
result[2] <= add_sub_eej:auto_generated.result[2]
result[3] <= add_sub_eej:auto_generated.result[3]
result[4] <= add_sub_eej:auto_generated.result[4]
result[5] <= add_sub_eej:auto_generated.result[5]
result[6] <= add_sub_eej:auto_generated.result[6]
result[7] <= add_sub_eej:auto_generated.result[7]
result[8] <= add_sub_eej:auto_generated.result[8]
result[9] <= add_sub_eej:auto_generated.result[9]
result[10] <= add_sub_eej:auto_generated.result[10]
result[11] <= add_sub_eej:auto_generated.result[11]
result[12] <= add_sub_eej:auto_generated.result[12]
result[13] <= add_sub_eej:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst|LPM_ADD_SUB:\gen_pipeline:lpm_add_sub_component|add_sub_eej:auto_generated
aclr => pipeline_dffe[13].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN26
dataa[1] => op_1.IN24
dataa[2] => op_1.IN22
dataa[3] => op_1.IN20
dataa[4] => op_1.IN18
dataa[5] => op_1.IN16
dataa[6] => op_1.IN14
dataa[7] => op_1.IN12
dataa[8] => op_1.IN10
dataa[9] => op_1.IN8
dataa[10] => op_1.IN6
dataa[11] => op_1.IN4
dataa[12] => op_1.IN2
dataa[13] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
datab[13] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_imag_comp_inst
clk => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.CLOCK
reset => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.ACLR
clken => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.CLKEN
add => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.ADD_SUB
dataa[0] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[0]
dataa[1] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[1]
dataa[2] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[2]
dataa[3] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[3]
dataa[4] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[4]
dataa[5] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[5]
dataa[6] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[6]
dataa[7] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[7]
dataa[8] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[8]
dataa[9] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[9]
dataa[10] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[10]
dataa[11] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[11]
dataa[12] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[12]
dataa[13] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[13]
datab[0] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[0]
datab[1] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[1]
datab[2] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[2]
datab[3] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[3]
datab[4] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[4]
datab[5] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[5]
datab[6] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[6]
datab[7] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[7]
datab[8] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[8]
datab[9] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[9]
datab[10] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[10]
datab[11] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[11]
datab[12] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[12]
datab[13] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[13]
result[0] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[0]
result[1] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[1]
result[2] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[2]
result[3] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[3]
result[4] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[4]
result[5] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[5]
result[6] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[6]
result[7] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[7]
result[8] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[8]
result[9] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[9]
result[10] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[10]
result[11] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[11]
result[12] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[12]
result[13] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[13]


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_imag_comp_inst|LPM_ADD_SUB:\gen_pipeline:lpm_add_sub_component
dataa[0] => add_sub_eej:auto_generated.dataa[0]
dataa[1] => add_sub_eej:auto_generated.dataa[1]
dataa[2] => add_sub_eej:auto_generated.dataa[2]
dataa[3] => add_sub_eej:auto_generated.dataa[3]
dataa[4] => add_sub_eej:auto_generated.dataa[4]
dataa[5] => add_sub_eej:auto_generated.dataa[5]
dataa[6] => add_sub_eej:auto_generated.dataa[6]
dataa[7] => add_sub_eej:auto_generated.dataa[7]
dataa[8] => add_sub_eej:auto_generated.dataa[8]
dataa[9] => add_sub_eej:auto_generated.dataa[9]
dataa[10] => add_sub_eej:auto_generated.dataa[10]
dataa[11] => add_sub_eej:auto_generated.dataa[11]
dataa[12] => add_sub_eej:auto_generated.dataa[12]
dataa[13] => add_sub_eej:auto_generated.dataa[13]
datab[0] => add_sub_eej:auto_generated.datab[0]
datab[1] => add_sub_eej:auto_generated.datab[1]
datab[2] => add_sub_eej:auto_generated.datab[2]
datab[3] => add_sub_eej:auto_generated.datab[3]
datab[4] => add_sub_eej:auto_generated.datab[4]
datab[5] => add_sub_eej:auto_generated.datab[5]
datab[6] => add_sub_eej:auto_generated.datab[6]
datab[7] => add_sub_eej:auto_generated.datab[7]
datab[8] => add_sub_eej:auto_generated.datab[8]
datab[9] => add_sub_eej:auto_generated.datab[9]
datab[10] => add_sub_eej:auto_generated.datab[10]
datab[11] => add_sub_eej:auto_generated.datab[11]
datab[12] => add_sub_eej:auto_generated.datab[12]
datab[13] => add_sub_eej:auto_generated.datab[13]
cin => ~NO_FANOUT~
add_sub => add_sub_eej:auto_generated.add_sub
clock => add_sub_eej:auto_generated.clock
aclr => add_sub_eej:auto_generated.aclr
clken => add_sub_eej:auto_generated.clken
result[0] <= add_sub_eej:auto_generated.result[0]
result[1] <= add_sub_eej:auto_generated.result[1]
result[2] <= add_sub_eej:auto_generated.result[2]
result[3] <= add_sub_eej:auto_generated.result[3]
result[4] <= add_sub_eej:auto_generated.result[4]
result[5] <= add_sub_eej:auto_generated.result[5]
result[6] <= add_sub_eej:auto_generated.result[6]
result[7] <= add_sub_eej:auto_generated.result[7]
result[8] <= add_sub_eej:auto_generated.result[8]
result[9] <= add_sub_eej:auto_generated.result[9]
result[10] <= add_sub_eej:auto_generated.result[10]
result[11] <= add_sub_eej:auto_generated.result[11]
result[12] <= add_sub_eej:auto_generated.result[12]
result[13] <= add_sub_eej:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_imag_comp_inst|LPM_ADD_SUB:\gen_pipeline:lpm_add_sub_component|add_sub_eej:auto_generated
aclr => pipeline_dffe[13].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN26
dataa[1] => op_1.IN24
dataa[2] => op_1.IN22
dataa[3] => op_1.IN20
dataa[4] => op_1.IN18
dataa[5] => op_1.IN16
dataa[6] => op_1.IN14
dataa[7] => op_1.IN12
dataa[8] => op_1.IN10
dataa[9] => op_1.IN8
dataa[10] => op_1.IN6
dataa[11] => op_1.IN4
dataa[12] => op_1.IN2
dataa[13] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
datab[13] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_real_comp_inst
clk => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.CLOCK
reset => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.ACLR
clken => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.CLKEN
add => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.ADD_SUB
dataa[0] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[0]
dataa[1] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[1]
dataa[2] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[2]
dataa[3] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[3]
dataa[4] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[4]
dataa[5] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[5]
dataa[6] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[6]
dataa[7] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[7]
dataa[8] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[8]
dataa[9] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[9]
dataa[10] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[10]
dataa[11] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[11]
dataa[12] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[12]
dataa[13] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[13]
datab[0] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[0]
datab[1] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[1]
datab[2] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[2]
datab[3] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[3]
datab[4] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[4]
datab[5] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[5]
datab[6] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[6]
datab[7] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[7]
datab[8] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[8]
datab[9] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[9]
datab[10] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[10]
datab[11] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[11]
datab[12] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[12]
datab[13] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[13]
result[0] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[0]
result[1] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[1]
result[2] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[2]
result[3] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[3]
result[4] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[4]
result[5] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[5]
result[6] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[6]
result[7] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[7]
result[8] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[8]
result[9] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[9]
result[10] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[10]
result[11] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[11]
result[12] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[12]
result[13] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[13]


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_real_comp_inst|LPM_ADD_SUB:\gen_pipeline:lpm_add_sub_component
dataa[0] => add_sub_eej:auto_generated.dataa[0]
dataa[1] => add_sub_eej:auto_generated.dataa[1]
dataa[2] => add_sub_eej:auto_generated.dataa[2]
dataa[3] => add_sub_eej:auto_generated.dataa[3]
dataa[4] => add_sub_eej:auto_generated.dataa[4]
dataa[5] => add_sub_eej:auto_generated.dataa[5]
dataa[6] => add_sub_eej:auto_generated.dataa[6]
dataa[7] => add_sub_eej:auto_generated.dataa[7]
dataa[8] => add_sub_eej:auto_generated.dataa[8]
dataa[9] => add_sub_eej:auto_generated.dataa[9]
dataa[10] => add_sub_eej:auto_generated.dataa[10]
dataa[11] => add_sub_eej:auto_generated.dataa[11]
dataa[12] => add_sub_eej:auto_generated.dataa[12]
dataa[13] => add_sub_eej:auto_generated.dataa[13]
datab[0] => add_sub_eej:auto_generated.datab[0]
datab[1] => add_sub_eej:auto_generated.datab[1]
datab[2] => add_sub_eej:auto_generated.datab[2]
datab[3] => add_sub_eej:auto_generated.datab[3]
datab[4] => add_sub_eej:auto_generated.datab[4]
datab[5] => add_sub_eej:auto_generated.datab[5]
datab[6] => add_sub_eej:auto_generated.datab[6]
datab[7] => add_sub_eej:auto_generated.datab[7]
datab[8] => add_sub_eej:auto_generated.datab[8]
datab[9] => add_sub_eej:auto_generated.datab[9]
datab[10] => add_sub_eej:auto_generated.datab[10]
datab[11] => add_sub_eej:auto_generated.datab[11]
datab[12] => add_sub_eej:auto_generated.datab[12]
datab[13] => add_sub_eej:auto_generated.datab[13]
cin => ~NO_FANOUT~
add_sub => add_sub_eej:auto_generated.add_sub
clock => add_sub_eej:auto_generated.clock
aclr => add_sub_eej:auto_generated.aclr
clken => add_sub_eej:auto_generated.clken
result[0] <= add_sub_eej:auto_generated.result[0]
result[1] <= add_sub_eej:auto_generated.result[1]
result[2] <= add_sub_eej:auto_generated.result[2]
result[3] <= add_sub_eej:auto_generated.result[3]
result[4] <= add_sub_eej:auto_generated.result[4]
result[5] <= add_sub_eej:auto_generated.result[5]
result[6] <= add_sub_eej:auto_generated.result[6]
result[7] <= add_sub_eej:auto_generated.result[7]
result[8] <= add_sub_eej:auto_generated.result[8]
result[9] <= add_sub_eej:auto_generated.result[9]
result[10] <= add_sub_eej:auto_generated.result[10]
result[11] <= add_sub_eej:auto_generated.result[11]
result[12] <= add_sub_eej:auto_generated.result[12]
result[13] <= add_sub_eej:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_real_comp_inst|LPM_ADD_SUB:\gen_pipeline:lpm_add_sub_component|add_sub_eej:auto_generated
aclr => pipeline_dffe[13].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN26
dataa[1] => op_1.IN24
dataa[2] => op_1.IN22
dataa[3] => op_1.IN20
dataa[4] => op_1.IN18
dataa[5] => op_1.IN16
dataa[6] => op_1.IN14
dataa[7] => op_1.IN12
dataa[8] => op_1.IN10
dataa[9] => op_1.IN8
dataa[10] => op_1.IN6
dataa[11] => op_1.IN4
dataa[12] => op_1.IN2
dataa[13] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
datab[13] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_imag_comp_inst
clk => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.CLOCK
reset => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.ACLR
clken => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.CLKEN
add => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.ADD_SUB
dataa[0] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[0]
dataa[1] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[1]
dataa[2] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[2]
dataa[3] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[3]
dataa[4] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[4]
dataa[5] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[5]
dataa[6] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[6]
dataa[7] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[7]
dataa[8] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[8]
dataa[9] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[9]
dataa[10] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[10]
dataa[11] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[11]
dataa[12] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[12]
dataa[13] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[13]
datab[0] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[0]
datab[1] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[1]
datab[2] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[2]
datab[3] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[3]
datab[4] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[4]
datab[5] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[5]
datab[6] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[6]
datab[7] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[7]
datab[8] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[8]
datab[9] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[9]
datab[10] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[10]
datab[11] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[11]
datab[12] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[12]
datab[13] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[13]
result[0] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[0]
result[1] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[1]
result[2] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[2]
result[3] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[3]
result[4] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[4]
result[5] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[5]
result[6] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[6]
result[7] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[7]
result[8] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[8]
result[9] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[9]
result[10] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[10]
result[11] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[11]
result[12] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[12]
result[13] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[13]


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_imag_comp_inst|LPM_ADD_SUB:\gen_pipeline:lpm_add_sub_component
dataa[0] => add_sub_eej:auto_generated.dataa[0]
dataa[1] => add_sub_eej:auto_generated.dataa[1]
dataa[2] => add_sub_eej:auto_generated.dataa[2]
dataa[3] => add_sub_eej:auto_generated.dataa[3]
dataa[4] => add_sub_eej:auto_generated.dataa[4]
dataa[5] => add_sub_eej:auto_generated.dataa[5]
dataa[6] => add_sub_eej:auto_generated.dataa[6]
dataa[7] => add_sub_eej:auto_generated.dataa[7]
dataa[8] => add_sub_eej:auto_generated.dataa[8]
dataa[9] => add_sub_eej:auto_generated.dataa[9]
dataa[10] => add_sub_eej:auto_generated.dataa[10]
dataa[11] => add_sub_eej:auto_generated.dataa[11]
dataa[12] => add_sub_eej:auto_generated.dataa[12]
dataa[13] => add_sub_eej:auto_generated.dataa[13]
datab[0] => add_sub_eej:auto_generated.datab[0]
datab[1] => add_sub_eej:auto_generated.datab[1]
datab[2] => add_sub_eej:auto_generated.datab[2]
datab[3] => add_sub_eej:auto_generated.datab[3]
datab[4] => add_sub_eej:auto_generated.datab[4]
datab[5] => add_sub_eej:auto_generated.datab[5]
datab[6] => add_sub_eej:auto_generated.datab[6]
datab[7] => add_sub_eej:auto_generated.datab[7]
datab[8] => add_sub_eej:auto_generated.datab[8]
datab[9] => add_sub_eej:auto_generated.datab[9]
datab[10] => add_sub_eej:auto_generated.datab[10]
datab[11] => add_sub_eej:auto_generated.datab[11]
datab[12] => add_sub_eej:auto_generated.datab[12]
datab[13] => add_sub_eej:auto_generated.datab[13]
cin => ~NO_FANOUT~
add_sub => add_sub_eej:auto_generated.add_sub
clock => add_sub_eej:auto_generated.clock
aclr => add_sub_eej:auto_generated.aclr
clken => add_sub_eej:auto_generated.clken
result[0] <= add_sub_eej:auto_generated.result[0]
result[1] <= add_sub_eej:auto_generated.result[1]
result[2] <= add_sub_eej:auto_generated.result[2]
result[3] <= add_sub_eej:auto_generated.result[3]
result[4] <= add_sub_eej:auto_generated.result[4]
result[5] <= add_sub_eej:auto_generated.result[5]
result[6] <= add_sub_eej:auto_generated.result[6]
result[7] <= add_sub_eej:auto_generated.result[7]
result[8] <= add_sub_eej:auto_generated.result[8]
result[9] <= add_sub_eej:auto_generated.result[9]
result[10] <= add_sub_eej:auto_generated.result[10]
result[11] <= add_sub_eej:auto_generated.result[11]
result[12] <= add_sub_eej:auto_generated.result[12]
result[13] <= add_sub_eej:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_imag_comp_inst|LPM_ADD_SUB:\gen_pipeline:lpm_add_sub_component|add_sub_eej:auto_generated
aclr => pipeline_dffe[13].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN26
dataa[1] => op_1.IN24
dataa[2] => op_1.IN22
dataa[3] => op_1.IN20
dataa[4] => op_1.IN18
dataa[5] => op_1.IN16
dataa[6] => op_1.IN14
dataa[7] => op_1.IN12
dataa[8] => op_1.IN10
dataa[9] => op_1.IN8
dataa[10] => op_1.IN6
dataa[11] => op_1.IN4
dataa[12] => op_1.IN2
dataa[13] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
datab[13] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst
clk => auk_dspip_r22sdf_counter:bf_counter_inst.clk
clk => out_inverse~reg0.CLK
clk => shift.CLK
clk => out_eop~reg0.CLK
clk => out_sop~reg0.CLK
clk => out_cnt[0].CLK
clk => out_cnt[1].CLK
clk => out_cnt[2].CLK
clk => out_cnt[3].CLK
clk => out_cnt[4].CLK
clk => out_cnt[5].CLK
clk => out_cnt[6].CLK
clk => out_cnt[7].CLK
clk => in_cnt[0].CLK
clk => in_cnt[1].CLK
clk => in_cnt[2].CLK
clk => in_cnt[3].CLK
clk => in_cnt[4].CLK
clk => in_cnt[5].CLK
clk => in_cnt[6].CLK
clk => in_cnt[7].CLK
clk => fftpts_less_one[0].CLK
clk => fftpts_less_one[1].CLK
clk => fftpts_less_one[2].CLK
clk => fftpts_less_one[3].CLK
clk => fftpts_less_one[4].CLK
clk => fftpts_less_one[5].CLK
clk => fftpts_less_one[6].CLK
clk => fftpts_less_one[7].CLK
clk => out_control[0]~reg0.CLK
clk => out_control[1]~reg0.CLK
clk => out_control[2]~reg0.CLK
clk => out_control[3]~reg0.CLK
clk => out_control[4]~reg0.CLK
clk => out_control[5]~reg0.CLK
clk => out_control[6]~reg0.CLK
reset => auk_dspip_r22sdf_counter:bf_counter_inst.reset
reset => out_inverse~reg0.ACLR
reset => shift.ACLR
reset => out_eop~reg0.ACLR
reset => out_sop~reg0.ACLR
reset => out_cnt[0].ACLR
reset => out_cnt[1].ACLR
reset => out_cnt[2].ACLR
reset => out_cnt[3].ACLR
reset => out_cnt[4].ACLR
reset => out_cnt[5].ACLR
reset => out_cnt[6].ACLR
reset => out_cnt[7].ACLR
reset => in_cnt[0].ACLR
reset => in_cnt[1].ACLR
reset => in_cnt[2].ACLR
reset => in_cnt[3].ACLR
reset => in_cnt[4].ACLR
reset => in_cnt[5].ACLR
reset => in_cnt[6].ACLR
reset => in_cnt[7].ACLR
reset => fftpts_less_one[0].ACLR
reset => fftpts_less_one[1].ACLR
reset => fftpts_less_one[2].ACLR
reset => fftpts_less_one[3].ACLR
reset => fftpts_less_one[4].ACLR
reset => fftpts_less_one[5].ACLR
reset => fftpts_less_one[6].ACLR
reset => fftpts_less_one[7].ACLR
reset => out_control[0]~reg0.ACLR
reset => out_control[1]~reg0.ACLR
reset => out_control[2]~reg0.ACLR
reset => out_control[3]~reg0.ACLR
reset => out_control[4]~reg0.ACLR
reset => out_control[5]~reg0.ACLR
reset => out_control[6]~reg0.ACLR
enable => in_cnt_p.IN0
enable => auk_dspip_r22sdf_counter:bf_counter_inst.enable
enable => out_control[6]~reg0.ENA
enable => out_control[5]~reg0.ENA
enable => out_control[4]~reg0.ENA
enable => out_control[3]~reg0.ENA
enable => out_control[2]~reg0.ENA
enable => out_control[1]~reg0.ENA
enable => out_control[0]~reg0.ENA
enable => fftpts_less_one[7].ENA
enable => fftpts_less_one[6].ENA
enable => fftpts_less_one[5].ENA
enable => fftpts_less_one[4].ENA
enable => fftpts_less_one[3].ENA
enable => fftpts_less_one[2].ENA
enable => fftpts_less_one[1].ENA
enable => fftpts_less_one[0].ENA
enable => out_inverse~reg0.ENA
enable => out_cnt[7].ENA
enable => out_cnt[6].ENA
enable => out_cnt[5].ENA
enable => out_cnt[4].ENA
enable => out_cnt[3].ENA
enable => out_cnt[2].ENA
enable => out_cnt[1].ENA
enable => out_cnt[0].ENA
enable => out_sop~reg0.ENA
enable => out_eop~reg0.ENA
enable => shift.ENA
in_fftpts[0] => Add2.IN16
in_fftpts[0] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[0]
in_fftpts[1] => Add2.IN15
in_fftpts[1] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[1]
in_fftpts[2] => Add2.IN14
in_fftpts[2] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[2]
in_fftpts[3] => Add2.IN13
in_fftpts[3] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[3]
in_fftpts[4] => Add2.IN12
in_fftpts[4] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[4]
in_fftpts[5] => Add2.IN11
in_fftpts[5] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[5]
in_fftpts[6] => Add2.IN10
in_fftpts[6] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[6]
in_fftpts[7] => Add2.IN9
in_fftpts[7] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[7]
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => auk_dspip_r22sdf_counter:bf_counter_inst.in_radix_2
in_radix_2 => Add0.IN5
in_radix_2 => Add1.IN6
in_radix_2 => Equal1.IN6
in_radix_2 => LessThan0.IN5
in_radix_2 => Add0.IN12
in_radix_2 => Add1.IN14
in_radix_2 => Equal1.IN15
in_radix_2 => LessThan0.IN6
s_s => out_valid.IN1
in_valid => in_cnt_p.IN1
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => auk_dspip_r22sdf_counter:bf_counter_inst.in_valid
in_sop => auk_dspip_r22sdf_counter:bf_counter_inst.in_sop
in_eop => auk_dspip_r22sdf_counter:bf_counter_inst.in_eop
in_control[0] => Add1.IN13
in_control[0] => out_control.DATAB
in_control[0] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[0]
in_control[1] => Add0.IN11
in_control[1] => Add1.IN12
in_control[1] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[1]
in_control[2] => Add0.IN10
in_control[2] => Add1.IN11
in_control[2] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[2]
in_control[3] => Add0.IN9
in_control[3] => Add1.IN10
in_control[3] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[3]
in_control[4] => Add0.IN8
in_control[4] => Add1.IN9
in_control[4] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[4]
in_control[5] => Add0.IN7
in_control[5] => Add1.IN8
in_control[5] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[5]
in_control[6] => Add0.IN6
in_control[6] => Add1.IN7
in_control[6] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[6]
in_inverse => out_inverse.DATAB
curr_control[0] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[0]
curr_control[1] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[1]
curr_control[2] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[2]
curr_control[3] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[3]
curr_control[4] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[4]
curr_control[5] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[5]
curr_control[6] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[6]
out_control[0] <= out_control[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[1] <= out_control[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[2] <= out_control[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[3] <= out_control[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[4] <= out_control[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[5] <= out_control[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[6] <= out_control[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_inverse <= out_inverse~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_sop <= out_sop~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_eop <= out_eop~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_valid <= out_valid.DB_MAX_OUTPUT_PORT_TYPE


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst
clk => control_s[0].CLK
clk => control_s[1].CLK
clk => control_s[2].CLK
clk => control_s[3].CLK
clk => control_s[4].CLK
clk => control_s[5].CLK
clk => control_s[6].CLK
reset => control_s[0].ACLR
reset => control_s[1].ACLR
reset => control_s[2].ACLR
reset => control_s[3].ACLR
reset => control_s[4].ACLR
reset => control_s[5].ACLR
reset => control_s[6].ACLR
enable => counter_p.IN0
in_valid => counter_p.IN1
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_eop => ~NO_FANOUT~
in_fftpts[0] => ~NO_FANOUT~
in_fftpts[1] => ~NO_FANOUT~
in_fftpts[2] => ~NO_FANOUT~
in_fftpts[3] => ~NO_FANOUT~
in_fftpts[4] => ~NO_FANOUT~
in_fftpts[5] => ~NO_FANOUT~
in_fftpts[6] => ~NO_FANOUT~
in_fftpts[7] => ~NO_FANOUT~
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_control[0] => Add1.IN14
in_control[0] => control_s.DATAB
in_control[1] => Add0.IN12
in_control[1] => Add1.IN13
in_control[2] => Add0.IN11
in_control[2] => Add1.IN12
in_control[3] => Add0.IN10
in_control[3] => Add1.IN11
in_control[4] => Add0.IN9
in_control[4] => Add1.IN10
in_control[5] => Add0.IN8
in_control[5] => Add1.IN9
in_control[6] => Add0.IN7
in_control[6] => Add1.IN8
out_control[0] <= control_s[0].DB_MAX_OUTPUT_PORT_TYPE
out_control[1] <= control_s[1].DB_MAX_OUTPUT_PORT_TYPE
out_control[2] <= control_s[2].DB_MAX_OUTPUT_PORT_TYPE
out_control[3] <= control_s[3].DB_MAX_OUTPUT_PORT_TYPE
out_control[4] <= control_s[4].DB_MAX_OUTPUT_PORT_TYPE
out_control[5] <= control_s[5].DB_MAX_OUTPUT_PORT_TYPE
out_control[6] <= control_s[6].DB_MAX_OUTPUT_PORT_TYPE


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
enable => ~NO_FANOUT~
radix_2 => ~NO_FANOUT~
datain[0] => dataout[0].DATAIN
datain[1] => dataout[1].DATAIN
datain[2] => dataout[2].DATAIN
datain[3] => dataout[3].DATAIN
datain[4] => dataout[4].DATAIN
datain[5] => dataout[5].DATAIN
datain[6] => dataout[6].DATAIN
datain[7] => dataout[7].DATAIN
datain[8] => dataout[8].DATAIN
datain[9] => dataout[9].DATAIN
datain[10] => dataout[10].DATAIN
datain[11] => dataout[11].DATAIN
datain[12] => dataout[12].DATAIN
datain[13] => dataout[13].DATAIN
datain[14] => dataout[14].DATAIN
datain[15] => dataout[15].DATAIN
datain[16] => dataout[16].DATAIN
datain[17] => dataout[17].DATAIN
datain[18] => dataout[18].DATAIN
datain[19] => dataout[19].DATAIN
datain[20] => dataout[20].DATAIN
datain[21] => dataout[21].DATAIN
datain[22] => dataout[22].DATAIN
datain[23] => dataout[23].DATAIN
datain[24] => dataout[24].DATAIN
datain[25] => dataout[25].DATAIN
datain[26] => dataout[26].DATAIN
datain[27] => dataout[27].DATAIN
dataout[0] <= datain[0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= datain[1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= datain[2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= datain[3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= datain[4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= datain[5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= datain[6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= datain[7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= datain[8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= datain[9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= datain[10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= datain[11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= datain[12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= datain[13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= datain[14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= datain[15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= datain[16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= datain[17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= datain[18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= datain[19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= datain[20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= datain[21].DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= datain[22].DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= datain[23].DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= datain[24].DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= datain[25].DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= datain[26].DB_MAX_OUTPUT_PORT_TYPE
dataout[27] <= datain[27].DB_MAX_OUTPUT_PORT_TYPE


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst
clk => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:del_in_real_comp_inst.clk
clk => out_eop~reg0.CLK
clk => out_sop~reg0.CLK
clk => out_inverse~reg0.CLK
clk => out_eop_d[0].CLK
clk => out_sop_d[0].CLK
clk => out_inverse_d[0].CLK
clk => out_valid~reg0.CLK
clk => out_valid_d[0].CLK
clk => out_valid_d[1].CLK
clk => out_imag[0]~reg0.CLK
clk => out_imag[1]~reg0.CLK
clk => out_imag[2]~reg0.CLK
clk => out_imag[3]~reg0.CLK
clk => out_imag[4]~reg0.CLK
clk => out_imag[5]~reg0.CLK
clk => out_imag[6]~reg0.CLK
clk => out_imag[7]~reg0.CLK
clk => out_imag[8]~reg0.CLK
clk => out_imag[9]~reg0.CLK
clk => out_imag[10]~reg0.CLK
clk => out_imag[11]~reg0.CLK
clk => out_imag[12]~reg0.CLK
clk => out_imag[13]~reg0.CLK
clk => out_imag[14]~reg0.CLK
clk => out_real[0]~reg0.CLK
clk => out_real[1]~reg0.CLK
clk => out_real[2]~reg0.CLK
clk => out_real[3]~reg0.CLK
clk => out_real[4]~reg0.CLK
clk => out_real[5]~reg0.CLK
clk => out_real[6]~reg0.CLK
clk => out_real[7]~reg0.CLK
clk => out_real[8]~reg0.CLK
clk => out_real[9]~reg0.CLK
clk => out_real[10]~reg0.CLK
clk => out_real[11]~reg0.CLK
clk => out_real[12]~reg0.CLK
clk => out_real[13]~reg0.CLK
clk => out_real[14]~reg0.CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][0].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][1].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][2].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][3].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][4].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][5].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][6].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][7].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][8].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][9].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][10].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][11].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][12].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][13].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][14].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[1][0].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[1][1].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[1][2].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[1][3].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[1][4].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[1][5].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[1][6].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[1][7].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[1][8].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[1][9].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[1][10].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[1][11].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[1][12].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[1][13].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[1][14].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][0].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][1].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][2].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][3].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][4].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][5].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][6].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][7].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][8].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][9].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][10].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][11].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][12].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][13].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][14].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[1][0].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[1][1].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[1][2].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[1][3].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[1][4].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[1][5].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[1][6].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[1][7].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[1][8].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[1][9].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[1][10].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[1][11].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[1][12].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[1][13].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[1][14].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][0].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][1].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][2].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][3].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][4].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][5].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][6].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][7].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][8].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][9].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][10].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][11].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][12].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][13].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][14].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[1][0].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[1][1].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[1][2].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[1][3].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[1][4].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[1][5].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[1][6].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[1][7].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[1][8].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[1][9].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[1][10].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[1][11].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[1][12].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[1][13].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[1][14].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][0].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][1].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][2].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][3].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][4].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][5].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][6].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][7].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][8].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][9].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][10].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][11].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][12].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][13].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][14].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[1][0].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[1][1].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[1][2].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[1][3].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[1][4].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[1][5].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[1][6].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[1][7].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[1][8].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[1][9].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[1][10].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[1][11].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[1][12].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[1][13].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[1][14].CLK
clk => \generate_delay_less_pipeline:in_imag_cmm_d[0].CLK
clk => \generate_delay_less_pipeline:in_imag_cmm_d[1].CLK
clk => \generate_delay_less_pipeline:in_imag_cmm_d[2].CLK
clk => \generate_delay_less_pipeline:in_imag_cmm_d[3].CLK
clk => \generate_delay_less_pipeline:in_imag_cmm_d[4].CLK
clk => \generate_delay_less_pipeline:in_imag_cmm_d[5].CLK
clk => \generate_delay_less_pipeline:in_imag_cmm_d[6].CLK
clk => \generate_delay_less_pipeline:in_imag_cmm_d[7].CLK
clk => \generate_delay_less_pipeline:in_imag_cmm_d[8].CLK
clk => \generate_delay_less_pipeline:in_imag_cmm_d[9].CLK
clk => \generate_delay_less_pipeline:in_imag_cmm_d[10].CLK
clk => \generate_delay_less_pipeline:in_imag_cmm_d[11].CLK
clk => \generate_delay_less_pipeline:in_imag_cmm_d[12].CLK
clk => \generate_delay_less_pipeline:in_imag_cmm_d[13].CLK
clk => \generate_delay_less_pipeline:in_real_cmm_d[0].CLK
clk => \generate_delay_less_pipeline:in_real_cmm_d[1].CLK
clk => \generate_delay_less_pipeline:in_real_cmm_d[2].CLK
clk => \generate_delay_less_pipeline:in_real_cmm_d[3].CLK
clk => \generate_delay_less_pipeline:in_real_cmm_d[4].CLK
clk => \generate_delay_less_pipeline:in_real_cmm_d[5].CLK
clk => \generate_delay_less_pipeline:in_real_cmm_d[6].CLK
clk => \generate_delay_less_pipeline:in_real_cmm_d[7].CLK
clk => \generate_delay_less_pipeline:in_real_cmm_d[8].CLK
clk => \generate_delay_less_pipeline:in_real_cmm_d[9].CLK
clk => \generate_delay_less_pipeline:in_real_cmm_d[10].CLK
clk => \generate_delay_less_pipeline:in_real_cmm_d[11].CLK
clk => \generate_delay_less_pipeline:in_real_cmm_d[12].CLK
clk => \generate_delay_less_pipeline:in_real_cmm_d[13].CLK
clk => cmm_control_d.CLK
clk => t_sel_d.CLK
clk => s_sel_d[0].CLK
clk => s_sel_d[1].CLK
clk => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:del_in_imag_comp_inst.clk
clk => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:in_real_comp_inst.clk
clk => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:in_imag_comp_inst.clk
clk => auk_dspip_r22sdf_bf_control:bf_control_inst.clk
reset => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:del_in_real_comp_inst.reset
reset => out_eop~reg0.ACLR
reset => out_sop~reg0.ACLR
reset => out_inverse~reg0.ACLR
reset => out_eop_d[0].ACLR
reset => out_sop_d[0].ACLR
reset => out_inverse_d[0].ACLR
reset => out_valid~reg0.ACLR
reset => out_valid_d[0].ACLR
reset => out_valid_d[1].ACLR
reset => out_imag[0]~reg0.ACLR
reset => out_imag[1]~reg0.ACLR
reset => out_imag[2]~reg0.ACLR
reset => out_imag[3]~reg0.ACLR
reset => out_imag[4]~reg0.ACLR
reset => out_imag[5]~reg0.ACLR
reset => out_imag[6]~reg0.ACLR
reset => out_imag[7]~reg0.ACLR
reset => out_imag[8]~reg0.ACLR
reset => out_imag[9]~reg0.ACLR
reset => out_imag[10]~reg0.ACLR
reset => out_imag[11]~reg0.ACLR
reset => out_imag[12]~reg0.ACLR
reset => out_imag[13]~reg0.ACLR
reset => out_imag[14]~reg0.ACLR
reset => out_real[0]~reg0.ACLR
reset => out_real[1]~reg0.ACLR
reset => out_real[2]~reg0.ACLR
reset => out_real[3]~reg0.ACLR
reset => out_real[4]~reg0.ACLR
reset => out_real[5]~reg0.ACLR
reset => out_real[6]~reg0.ACLR
reset => out_real[7]~reg0.ACLR
reset => out_real[8]~reg0.ACLR
reset => out_real[9]~reg0.ACLR
reset => out_real[10]~reg0.ACLR
reset => out_real[11]~reg0.ACLR
reset => out_real[12]~reg0.ACLR
reset => out_real[13]~reg0.ACLR
reset => out_real[14]~reg0.ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[0][0].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[0][1].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[0][2].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[0][3].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[0][4].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[0][5].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[0][6].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[0][7].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[0][8].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[0][9].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[0][10].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[0][11].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[0][12].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[0][13].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[0][14].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[1][0].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[1][1].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[1][2].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[1][3].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[1][4].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[1][5].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[1][6].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[1][7].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[1][8].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[1][9].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[1][10].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[1][11].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[1][12].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[1][13].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[1][14].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[0][0].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[0][1].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[0][2].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[0][3].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[0][4].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[0][5].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[0][6].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[0][7].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[0][8].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[0][9].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[0][10].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[0][11].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[0][12].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[0][13].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[0][14].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[1][0].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[1][1].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[1][2].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[1][3].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[1][4].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[1][5].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[1][6].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[1][7].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[1][8].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[1][9].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[1][10].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[1][11].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[1][12].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[1][13].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[1][14].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[0][0].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[0][1].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[0][2].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[0][3].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[0][4].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[0][5].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[0][6].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[0][7].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[0][8].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[0][9].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[0][10].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[0][11].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[0][12].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[0][13].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[0][14].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[1][0].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[1][1].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[1][2].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[1][3].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[1][4].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[1][5].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[1][6].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[1][7].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[1][8].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[1][9].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[1][10].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[1][11].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[1][12].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[1][13].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[1][14].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[0][0].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[0][1].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[0][2].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[0][3].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[0][4].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[0][5].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[0][6].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[0][7].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[0][8].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[0][9].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[0][10].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[0][11].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[0][12].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[0][13].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[0][14].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[1][0].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[1][1].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[1][2].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[1][3].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[1][4].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[1][5].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[1][6].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[1][7].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[1][8].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[1][9].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[1][10].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[1][11].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[1][12].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[1][13].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[1][14].ACLR
reset => \generate_delay_less_pipeline:in_imag_cmm_d[0].ACLR
reset => \generate_delay_less_pipeline:in_imag_cmm_d[1].ACLR
reset => \generate_delay_less_pipeline:in_imag_cmm_d[2].ACLR
reset => \generate_delay_less_pipeline:in_imag_cmm_d[3].ACLR
reset => \generate_delay_less_pipeline:in_imag_cmm_d[4].ACLR
reset => \generate_delay_less_pipeline:in_imag_cmm_d[5].ACLR
reset => \generate_delay_less_pipeline:in_imag_cmm_d[6].ACLR
reset => \generate_delay_less_pipeline:in_imag_cmm_d[7].ACLR
reset => \generate_delay_less_pipeline:in_imag_cmm_d[8].ACLR
reset => \generate_delay_less_pipeline:in_imag_cmm_d[9].ACLR
reset => \generate_delay_less_pipeline:in_imag_cmm_d[10].ACLR
reset => \generate_delay_less_pipeline:in_imag_cmm_d[11].ACLR
reset => \generate_delay_less_pipeline:in_imag_cmm_d[12].ACLR
reset => \generate_delay_less_pipeline:in_imag_cmm_d[13].ACLR
reset => \generate_delay_less_pipeline:in_real_cmm_d[0].ACLR
reset => \generate_delay_less_pipeline:in_real_cmm_d[1].ACLR
reset => \generate_delay_less_pipeline:in_real_cmm_d[2].ACLR
reset => \generate_delay_less_pipeline:in_real_cmm_d[3].ACLR
reset => \generate_delay_less_pipeline:in_real_cmm_d[4].ACLR
reset => \generate_delay_less_pipeline:in_real_cmm_d[5].ACLR
reset => \generate_delay_less_pipeline:in_real_cmm_d[6].ACLR
reset => \generate_delay_less_pipeline:in_real_cmm_d[7].ACLR
reset => \generate_delay_less_pipeline:in_real_cmm_d[8].ACLR
reset => \generate_delay_less_pipeline:in_real_cmm_d[9].ACLR
reset => \generate_delay_less_pipeline:in_real_cmm_d[10].ACLR
reset => \generate_delay_less_pipeline:in_real_cmm_d[11].ACLR
reset => \generate_delay_less_pipeline:in_real_cmm_d[12].ACLR
reset => \generate_delay_less_pipeline:in_real_cmm_d[13].ACLR
reset => cmm_control_d.ACLR
reset => t_sel_d.ACLR
reset => s_sel_d[0].ACLR
reset => s_sel_d[1].ACLR
reset => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:del_in_imag_comp_inst.reset
reset => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:in_real_comp_inst.reset
reset => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:in_imag_comp_inst.reset
reset => auk_dspip_r22sdf_bf_control:bf_control_inst.reset
enable => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:del_in_real_comp_inst.clken
enable => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:del_in_imag_comp_inst.clken
enable => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:in_real_comp_inst.clken
enable => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:in_imag_comp_inst.clken
enable => auk_dspip_r22sdf_bf_control:bf_control_inst.enable
enable => s_sel_d[1].ENA
enable => s_sel_d[0].ENA
enable => t_sel_d.ENA
enable => cmm_control_d.ENA
enable => \generate_delay_less_pipeline:in_real_cmm_d[13].ENA
enable => \generate_delay_less_pipeline:in_real_cmm_d[12].ENA
enable => \generate_delay_less_pipeline:in_real_cmm_d[11].ENA
enable => \generate_delay_less_pipeline:in_real_cmm_d[10].ENA
enable => \generate_delay_less_pipeline:in_real_cmm_d[9].ENA
enable => \generate_delay_less_pipeline:in_real_cmm_d[8].ENA
enable => \generate_delay_less_pipeline:in_real_cmm_d[7].ENA
enable => \generate_delay_less_pipeline:in_real_cmm_d[6].ENA
enable => \generate_delay_less_pipeline:in_real_cmm_d[5].ENA
enable => \generate_delay_less_pipeline:in_real_cmm_d[4].ENA
enable => \generate_delay_less_pipeline:in_real_cmm_d[3].ENA
enable => \generate_delay_less_pipeline:in_real_cmm_d[2].ENA
enable => \generate_delay_less_pipeline:in_real_cmm_d[1].ENA
enable => \generate_delay_less_pipeline:in_real_cmm_d[0].ENA
enable => \generate_delay_less_pipeline:in_imag_cmm_d[13].ENA
enable => \generate_delay_less_pipeline:in_imag_cmm_d[12].ENA
enable => \generate_delay_less_pipeline:in_imag_cmm_d[11].ENA
enable => \generate_delay_less_pipeline:in_imag_cmm_d[10].ENA
enable => \generate_delay_less_pipeline:in_imag_cmm_d[9].ENA
enable => \generate_delay_less_pipeline:in_imag_cmm_d[8].ENA
enable => \generate_delay_less_pipeline:in_imag_cmm_d[7].ENA
enable => \generate_delay_less_pipeline:in_imag_cmm_d[6].ENA
enable => \generate_delay_less_pipeline:in_imag_cmm_d[5].ENA
enable => \generate_delay_less_pipeline:in_imag_cmm_d[4].ENA
enable => \generate_delay_less_pipeline:in_imag_cmm_d[3].ENA
enable => \generate_delay_less_pipeline:in_imag_cmm_d[2].ENA
enable => \generate_delay_less_pipeline:in_imag_cmm_d[1].ENA
enable => \generate_delay_less_pipeline:in_imag_cmm_d[0].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[1][14].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[1][13].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[1][12].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[1][11].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[1][10].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[1][9].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[1][8].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[1][7].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[1][6].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[1][5].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[1][4].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[1][3].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[1][2].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[1][1].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[1][0].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[0][14].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[0][13].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[0][12].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[0][11].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[0][10].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[0][9].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[0][8].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[0][7].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[0][6].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[0][5].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[0][4].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[0][3].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[0][2].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[0][1].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[0][0].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[1][14].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[1][13].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[1][12].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[1][11].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[1][10].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[1][9].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[1][8].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[1][7].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[1][6].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[1][5].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[1][4].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[1][3].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[1][2].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[1][1].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[1][0].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[0][14].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[0][13].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[0][12].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[0][11].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[0][10].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[0][9].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[0][8].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[0][7].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[0][6].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[0][5].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[0][4].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[0][3].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[0][2].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[0][1].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[0][0].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[1][14].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[1][13].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[1][12].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[1][11].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[1][10].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[1][9].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[1][8].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[1][7].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[1][6].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[1][5].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[1][4].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[1][3].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[1][2].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[1][1].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[1][0].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[0][14].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[0][13].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[0][12].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[0][11].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[0][10].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[0][9].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[0][8].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[0][7].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[0][6].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[0][5].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[0][4].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[0][3].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[0][2].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[0][1].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[0][0].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[1][14].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[1][13].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[1][12].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[1][11].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[1][10].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[1][9].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[1][8].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[1][7].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[1][6].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[1][5].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[1][4].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[1][3].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[1][2].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[1][1].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[1][0].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[0][14].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[0][13].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[0][12].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[0][11].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[0][10].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[0][9].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[0][8].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[0][7].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[0][6].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[0][5].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[0][4].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[0][3].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[0][2].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[0][1].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[0][0].ENA
enable => out_real[14]~reg0.ENA
enable => out_real[13]~reg0.ENA
enable => out_real[12]~reg0.ENA
enable => out_real[11]~reg0.ENA
enable => out_real[10]~reg0.ENA
enable => out_real[9]~reg0.ENA
enable => out_real[8]~reg0.ENA
enable => out_real[7]~reg0.ENA
enable => out_real[6]~reg0.ENA
enable => out_real[5]~reg0.ENA
enable => out_real[4]~reg0.ENA
enable => out_real[3]~reg0.ENA
enable => out_real[2]~reg0.ENA
enable => out_real[1]~reg0.ENA
enable => out_real[0]~reg0.ENA
enable => out_imag[14]~reg0.ENA
enable => out_imag[13]~reg0.ENA
enable => out_imag[12]~reg0.ENA
enable => out_imag[11]~reg0.ENA
enable => out_imag[10]~reg0.ENA
enable => out_imag[9]~reg0.ENA
enable => out_imag[8]~reg0.ENA
enable => out_imag[7]~reg0.ENA
enable => out_imag[6]~reg0.ENA
enable => out_imag[5]~reg0.ENA
enable => out_imag[4]~reg0.ENA
enable => out_imag[3]~reg0.ENA
enable => out_imag[2]~reg0.ENA
enable => out_imag[1]~reg0.ENA
enable => out_imag[0]~reg0.ENA
enable => out_valid_d[1].ENA
enable => out_valid_d[0].ENA
enable => out_valid~reg0.ENA
enable => out_inverse_d[0].ENA
enable => out_sop_d[0].ENA
enable => out_eop_d[0].ENA
enable => out_inverse~reg0.ENA
enable => out_sop~reg0.ENA
enable => out_eop~reg0.ENA
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => auk_dspip_r22sdf_bf_control:bf_control_inst.in_radix_2
in_radix_2 => out_real.OUTPUTSELECT
in_radix_2 => out_real.OUTPUTSELECT
in_radix_2 => out_real.OUTPUTSELECT
in_radix_2 => out_real.OUTPUTSELECT
in_radix_2 => out_real.OUTPUTSELECT
in_radix_2 => out_real.OUTPUTSELECT
in_radix_2 => out_real.OUTPUTSELECT
in_radix_2 => out_real.OUTPUTSELECT
in_radix_2 => out_real.OUTPUTSELECT
in_radix_2 => out_real.OUTPUTSELECT
in_radix_2 => out_real.OUTPUTSELECT
in_radix_2 => out_real.OUTPUTSELECT
in_radix_2 => out_real.OUTPUTSELECT
in_radix_2 => out_real.OUTPUTSELECT
in_radix_2 => out_real.OUTPUTSELECT
in_radix_2 => out_imag.OUTPUTSELECT
in_radix_2 => out_imag.OUTPUTSELECT
in_radix_2 => out_imag.OUTPUTSELECT
in_radix_2 => out_imag.OUTPUTSELECT
in_radix_2 => out_imag.OUTPUTSELECT
in_radix_2 => out_imag.OUTPUTSELECT
in_radix_2 => out_imag.OUTPUTSELECT
in_radix_2 => out_imag.OUTPUTSELECT
in_radix_2 => out_imag.OUTPUTSELECT
in_radix_2 => out_imag.OUTPUTSELECT
in_radix_2 => out_imag.OUTPUTSELECT
in_radix_2 => out_imag.OUTPUTSELECT
in_radix_2 => out_imag.OUTPUTSELECT
in_radix_2 => out_imag.OUTPUTSELECT
in_radix_2 => out_imag.OUTPUTSELECT
in_sel => ~NO_FANOUT~
in_fftpts[0] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[0]
in_fftpts[1] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[1]
in_fftpts[2] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[2]
in_fftpts[3] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[3]
in_fftpts[4] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[4]
in_fftpts[5] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[5]
in_fftpts[6] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[6]
in_fftpts[7] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[7]
in_control[0] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[0]
in_control[1] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[1]
in_control[2] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[2]
in_control[3] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[3]
in_control[4] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[4]
in_control[5] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[5]
in_control[6] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[6]
out_control[0] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[0]
out_control[1] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[1]
out_control[2] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[2]
out_control[3] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[3]
out_control[4] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[4]
out_control[5] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[5]
out_control[6] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[6]
in_inverse => auk_dspip_r22sdf_bf_control:bf_control_inst.in_inverse
in_sop => auk_dspip_r22sdf_bf_control:bf_control_inst.in_sop
in_eop => auk_dspip_r22sdf_bf_control:bf_control_inst.in_eop
in_valid => auk_dspip_r22sdf_bf_control:bf_control_inst.in_valid
in_real[0] => in_real_cmm[0].DATAB
in_real[0] => in_imag_cmm[0].DATAA
in_real[1] => in_real_cmm[1].DATAB
in_real[1] => in_imag_cmm[1].DATAA
in_real[2] => in_real_cmm[2].DATAB
in_real[2] => in_imag_cmm[2].DATAA
in_real[3] => in_real_cmm[3].DATAB
in_real[3] => in_imag_cmm[3].DATAA
in_real[4] => in_real_cmm[4].DATAB
in_real[4] => in_imag_cmm[4].DATAA
in_real[5] => in_real_cmm[5].DATAB
in_real[5] => in_imag_cmm[5].DATAA
in_real[6] => in_real_cmm[6].DATAB
in_real[6] => in_imag_cmm[6].DATAA
in_real[7] => in_real_cmm[7].DATAB
in_real[7] => in_imag_cmm[7].DATAA
in_real[8] => in_real_cmm[8].DATAB
in_real[8] => in_imag_cmm[8].DATAA
in_real[9] => in_real_cmm[9].DATAB
in_real[9] => in_imag_cmm[9].DATAA
in_real[10] => in_real_cmm[10].DATAB
in_real[10] => in_imag_cmm[10].DATAA
in_real[11] => in_real_cmm[11].DATAB
in_real[11] => in_imag_cmm[11].DATAA
in_real[12] => in_real_cmm[12].DATAB
in_real[12] => in_imag_cmm[12].DATAA
in_real[13] => in_real_cmm[13].DATAB
in_real[13] => in_imag_cmm[13].DATAA
in_imag[0] => in_real_cmm[0].DATAA
in_imag[0] => in_imag_cmm[0].DATAB
in_imag[1] => in_real_cmm[1].DATAA
in_imag[1] => in_imag_cmm[1].DATAB
in_imag[2] => in_real_cmm[2].DATAA
in_imag[2] => in_imag_cmm[2].DATAB
in_imag[3] => in_real_cmm[3].DATAA
in_imag[3] => in_imag_cmm[3].DATAB
in_imag[4] => in_real_cmm[4].DATAA
in_imag[4] => in_imag_cmm[4].DATAB
in_imag[5] => in_real_cmm[5].DATAA
in_imag[5] => in_imag_cmm[5].DATAB
in_imag[6] => in_real_cmm[6].DATAA
in_imag[6] => in_imag_cmm[6].DATAB
in_imag[7] => in_real_cmm[7].DATAA
in_imag[7] => in_imag_cmm[7].DATAB
in_imag[8] => in_real_cmm[8].DATAA
in_imag[8] => in_imag_cmm[8].DATAB
in_imag[9] => in_real_cmm[9].DATAA
in_imag[9] => in_imag_cmm[9].DATAB
in_imag[10] => in_real_cmm[10].DATAA
in_imag[10] => in_imag_cmm[10].DATAB
in_imag[11] => in_real_cmm[11].DATAA
in_imag[11] => in_imag_cmm[11].DATAB
in_imag[12] => in_real_cmm[12].DATAA
in_imag[12] => in_imag_cmm[12].DATAB
in_imag[13] => in_real_cmm[13].DATAA
in_imag[13] => in_imag_cmm[13].DATAB
del_in_real[0] => del_in_real_pl_d.DATAB
del_in_real[0] => \generate_delay_less_pipeline:del_in_real_pl_d[0][0].DATAIN
del_in_real[1] => del_in_real_pl_d.DATAB
del_in_real[1] => \generate_delay_less_pipeline:del_in_real_pl_d[0][1].DATAIN
del_in_real[2] => del_in_real_pl_d.DATAB
del_in_real[2] => \generate_delay_less_pipeline:del_in_real_pl_d[0][2].DATAIN
del_in_real[3] => del_in_real_pl_d.DATAB
del_in_real[3] => \generate_delay_less_pipeline:del_in_real_pl_d[0][3].DATAIN
del_in_real[4] => del_in_real_pl_d.DATAB
del_in_real[4] => \generate_delay_less_pipeline:del_in_real_pl_d[0][4].DATAIN
del_in_real[5] => del_in_real_pl_d.DATAB
del_in_real[5] => \generate_delay_less_pipeline:del_in_real_pl_d[0][5].DATAIN
del_in_real[6] => del_in_real_pl_d.DATAB
del_in_real[6] => \generate_delay_less_pipeline:del_in_real_pl_d[0][6].DATAIN
del_in_real[7] => del_in_real_pl_d.DATAB
del_in_real[7] => \generate_delay_less_pipeline:del_in_real_pl_d[0][7].DATAIN
del_in_real[8] => del_in_real_pl_d.DATAB
del_in_real[8] => \generate_delay_less_pipeline:del_in_real_pl_d[0][8].DATAIN
del_in_real[9] => del_in_real_pl_d.DATAB
del_in_real[9] => \generate_delay_less_pipeline:del_in_real_pl_d[0][9].DATAIN
del_in_real[10] => del_in_real_pl_d.DATAB
del_in_real[10] => \generate_delay_less_pipeline:del_in_real_pl_d[0][10].DATAIN
del_in_real[11] => del_in_real_pl_d.DATAB
del_in_real[11] => \generate_delay_less_pipeline:del_in_real_pl_d[0][11].DATAIN
del_in_real[12] => del_in_real_pl_d.DATAB
del_in_real[12] => \generate_delay_less_pipeline:del_in_real_pl_d[0][12].DATAIN
del_in_real[13] => del_in_real_pl_d.DATAB
del_in_real[13] => \generate_delay_less_pipeline:del_in_real_pl_d[0][13].DATAIN
del_in_real[14] => del_in_real_pl_d.DATAB
del_in_real[14] => \generate_delay_less_pipeline:del_in_real_pl_d[0][14].DATAIN
del_in_imag[0] => del_in_imag_pl_d.DATAB
del_in_imag[0] => \generate_delay_less_pipeline:del_in_imag_pl_d[0][0].DATAIN
del_in_imag[1] => del_in_imag_pl_d.DATAB
del_in_imag[1] => \generate_delay_less_pipeline:del_in_imag_pl_d[0][1].DATAIN
del_in_imag[2] => del_in_imag_pl_d.DATAB
del_in_imag[2] => \generate_delay_less_pipeline:del_in_imag_pl_d[0][2].DATAIN
del_in_imag[3] => del_in_imag_pl_d.DATAB
del_in_imag[3] => \generate_delay_less_pipeline:del_in_imag_pl_d[0][3].DATAIN
del_in_imag[4] => del_in_imag_pl_d.DATAB
del_in_imag[4] => \generate_delay_less_pipeline:del_in_imag_pl_d[0][4].DATAIN
del_in_imag[5] => del_in_imag_pl_d.DATAB
del_in_imag[5] => \generate_delay_less_pipeline:del_in_imag_pl_d[0][5].DATAIN
del_in_imag[6] => del_in_imag_pl_d.DATAB
del_in_imag[6] => \generate_delay_less_pipeline:del_in_imag_pl_d[0][6].DATAIN
del_in_imag[7] => del_in_imag_pl_d.DATAB
del_in_imag[7] => \generate_delay_less_pipeline:del_in_imag_pl_d[0][7].DATAIN
del_in_imag[8] => del_in_imag_pl_d.DATAB
del_in_imag[8] => \generate_delay_less_pipeline:del_in_imag_pl_d[0][8].DATAIN
del_in_imag[9] => del_in_imag_pl_d.DATAB
del_in_imag[9] => \generate_delay_less_pipeline:del_in_imag_pl_d[0][9].DATAIN
del_in_imag[10] => del_in_imag_pl_d.DATAB
del_in_imag[10] => \generate_delay_less_pipeline:del_in_imag_pl_d[0][10].DATAIN
del_in_imag[11] => del_in_imag_pl_d.DATAB
del_in_imag[11] => \generate_delay_less_pipeline:del_in_imag_pl_d[0][11].DATAIN
del_in_imag[12] => del_in_imag_pl_d.DATAB
del_in_imag[12] => \generate_delay_less_pipeline:del_in_imag_pl_d[0][12].DATAIN
del_in_imag[13] => del_in_imag_pl_d.DATAB
del_in_imag[13] => \generate_delay_less_pipeline:del_in_imag_pl_d[0][13].DATAIN
del_in_imag[14] => del_in_imag_pl_d.DATAB
del_in_imag[14] => \generate_delay_less_pipeline:del_in_imag_pl_d[0][14].DATAIN
out_real[0] <= out_real[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[1] <= out_real[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[2] <= out_real[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[3] <= out_real[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[4] <= out_real[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[5] <= out_real[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[6] <= out_real[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[7] <= out_real[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[8] <= out_real[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[9] <= out_real[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[10] <= out_real[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[11] <= out_real[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[12] <= out_real[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[13] <= out_real[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[14] <= out_real[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[0] <= out_imag[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[1] <= out_imag[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[2] <= out_imag[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[3] <= out_imag[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[4] <= out_imag[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[5] <= out_imag[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[6] <= out_imag[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[7] <= out_imag[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[8] <= out_imag[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[9] <= out_imag[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[10] <= out_imag[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[11] <= out_imag[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[12] <= out_imag[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[13] <= out_imag[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[14] <= out_imag[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[0] <= \generate_delay_less_pipeline:in_real_cmm_d[0].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[1] <= \generate_delay_less_pipeline:in_real_cmm_d[1].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[2] <= \generate_delay_less_pipeline:in_real_cmm_d[2].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[3] <= \generate_delay_less_pipeline:in_real_cmm_d[3].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[4] <= \generate_delay_less_pipeline:in_real_cmm_d[4].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[5] <= \generate_delay_less_pipeline:in_real_cmm_d[5].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[6] <= \generate_delay_less_pipeline:in_real_cmm_d[6].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[7] <= \generate_delay_less_pipeline:in_real_cmm_d[7].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[8] <= \generate_delay_less_pipeline:in_real_cmm_d[8].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[9] <= \generate_delay_less_pipeline:in_real_cmm_d[9].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[10] <= \generate_delay_less_pipeline:in_real_cmm_d[10].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[11] <= \generate_delay_less_pipeline:in_real_cmm_d[11].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[12] <= \generate_delay_less_pipeline:in_real_cmm_d[12].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[13] <= \generate_delay_less_pipeline:in_real_cmm_d[13].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[14] <= \generate_delay_less_pipeline:in_real_cmm_d[13].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[0] <= \generate_delay_less_pipeline:in_imag_cmm_d[0].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[1] <= \generate_delay_less_pipeline:in_imag_cmm_d[1].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[2] <= \generate_delay_less_pipeline:in_imag_cmm_d[2].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[3] <= \generate_delay_less_pipeline:in_imag_cmm_d[3].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[4] <= \generate_delay_less_pipeline:in_imag_cmm_d[4].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[5] <= \generate_delay_less_pipeline:in_imag_cmm_d[5].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[6] <= \generate_delay_less_pipeline:in_imag_cmm_d[6].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[7] <= \generate_delay_less_pipeline:in_imag_cmm_d[7].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[8] <= \generate_delay_less_pipeline:in_imag_cmm_d[8].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[9] <= \generate_delay_less_pipeline:in_imag_cmm_d[9].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[10] <= \generate_delay_less_pipeline:in_imag_cmm_d[10].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[11] <= \generate_delay_less_pipeline:in_imag_cmm_d[11].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[12] <= \generate_delay_less_pipeline:in_imag_cmm_d[12].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[13] <= \generate_delay_less_pipeline:in_imag_cmm_d[13].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[14] <= \generate_delay_less_pipeline:in_imag_cmm_d[13].DB_MAX_OUTPUT_PORT_TYPE
out_inverse <= out_inverse~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_sop <= out_sop~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_eop <= out_eop~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_valid <= out_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst
clk => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.CLOCK
reset => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.ACLR
clken => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.CLKEN
add => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.ADD_SUB
dataa[0] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[0]
dataa[1] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[1]
dataa[2] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[2]
dataa[3] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[3]
dataa[4] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[4]
dataa[5] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[5]
dataa[6] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[6]
dataa[7] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[7]
dataa[8] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[8]
dataa[9] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[9]
dataa[10] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[10]
dataa[11] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[11]
dataa[12] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[12]
dataa[13] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[13]
dataa[14] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[14]
datab[0] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[0]
datab[1] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[1]
datab[2] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[2]
datab[3] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[3]
datab[4] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[4]
datab[5] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[5]
datab[6] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[6]
datab[7] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[7]
datab[8] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[8]
datab[9] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[9]
datab[10] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[10]
datab[11] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[11]
datab[12] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[12]
datab[13] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[13]
datab[14] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[14]
result[0] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[0]
result[1] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[1]
result[2] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[2]
result[3] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[3]
result[4] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[4]
result[5] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[5]
result[6] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[6]
result[7] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[7]
result[8] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[8]
result[9] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[9]
result[10] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[10]
result[11] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[11]
result[12] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[12]
result[13] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[13]
result[14] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[14]


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst|LPM_ADD_SUB:\gen_pipeline:lpm_add_sub_component
dataa[0] => add_sub_fej:auto_generated.dataa[0]
dataa[1] => add_sub_fej:auto_generated.dataa[1]
dataa[2] => add_sub_fej:auto_generated.dataa[2]
dataa[3] => add_sub_fej:auto_generated.dataa[3]
dataa[4] => add_sub_fej:auto_generated.dataa[4]
dataa[5] => add_sub_fej:auto_generated.dataa[5]
dataa[6] => add_sub_fej:auto_generated.dataa[6]
dataa[7] => add_sub_fej:auto_generated.dataa[7]
dataa[8] => add_sub_fej:auto_generated.dataa[8]
dataa[9] => add_sub_fej:auto_generated.dataa[9]
dataa[10] => add_sub_fej:auto_generated.dataa[10]
dataa[11] => add_sub_fej:auto_generated.dataa[11]
dataa[12] => add_sub_fej:auto_generated.dataa[12]
dataa[13] => add_sub_fej:auto_generated.dataa[13]
dataa[14] => add_sub_fej:auto_generated.dataa[14]
datab[0] => add_sub_fej:auto_generated.datab[0]
datab[1] => add_sub_fej:auto_generated.datab[1]
datab[2] => add_sub_fej:auto_generated.datab[2]
datab[3] => add_sub_fej:auto_generated.datab[3]
datab[4] => add_sub_fej:auto_generated.datab[4]
datab[5] => add_sub_fej:auto_generated.datab[5]
datab[6] => add_sub_fej:auto_generated.datab[6]
datab[7] => add_sub_fej:auto_generated.datab[7]
datab[8] => add_sub_fej:auto_generated.datab[8]
datab[9] => add_sub_fej:auto_generated.datab[9]
datab[10] => add_sub_fej:auto_generated.datab[10]
datab[11] => add_sub_fej:auto_generated.datab[11]
datab[12] => add_sub_fej:auto_generated.datab[12]
datab[13] => add_sub_fej:auto_generated.datab[13]
datab[14] => add_sub_fej:auto_generated.datab[14]
cin => ~NO_FANOUT~
add_sub => add_sub_fej:auto_generated.add_sub
clock => add_sub_fej:auto_generated.clock
aclr => add_sub_fej:auto_generated.aclr
clken => add_sub_fej:auto_generated.clken
result[0] <= add_sub_fej:auto_generated.result[0]
result[1] <= add_sub_fej:auto_generated.result[1]
result[2] <= add_sub_fej:auto_generated.result[2]
result[3] <= add_sub_fej:auto_generated.result[3]
result[4] <= add_sub_fej:auto_generated.result[4]
result[5] <= add_sub_fej:auto_generated.result[5]
result[6] <= add_sub_fej:auto_generated.result[6]
result[7] <= add_sub_fej:auto_generated.result[7]
result[8] <= add_sub_fej:auto_generated.result[8]
result[9] <= add_sub_fej:auto_generated.result[9]
result[10] <= add_sub_fej:auto_generated.result[10]
result[11] <= add_sub_fej:auto_generated.result[11]
result[12] <= add_sub_fej:auto_generated.result[12]
result[13] <= add_sub_fej:auto_generated.result[13]
result[14] <= add_sub_fej:auto_generated.result[14]
cout <= <GND>
overflow <= <GND>


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst|LPM_ADD_SUB:\gen_pipeline:lpm_add_sub_component|add_sub_fej:auto_generated
aclr => pipeline_dffe[14].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN28
dataa[1] => op_1.IN26
dataa[2] => op_1.IN24
dataa[3] => op_1.IN22
dataa[4] => op_1.IN20
dataa[5] => op_1.IN18
dataa[6] => op_1.IN16
dataa[7] => op_1.IN14
dataa[8] => op_1.IN12
dataa[9] => op_1.IN10
dataa[10] => op_1.IN8
dataa[11] => op_1.IN6
dataa[12] => op_1.IN4
dataa[13] => op_1.IN2
dataa[14] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
datab[13] => _.IN1
datab[14] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_imag_comp_inst
clk => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.CLOCK
reset => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.ACLR
clken => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.CLKEN
add => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.ADD_SUB
dataa[0] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[0]
dataa[1] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[1]
dataa[2] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[2]
dataa[3] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[3]
dataa[4] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[4]
dataa[5] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[5]
dataa[6] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[6]
dataa[7] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[7]
dataa[8] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[8]
dataa[9] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[9]
dataa[10] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[10]
dataa[11] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[11]
dataa[12] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[12]
dataa[13] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[13]
dataa[14] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[14]
datab[0] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[0]
datab[1] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[1]
datab[2] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[2]
datab[3] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[3]
datab[4] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[4]
datab[5] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[5]
datab[6] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[6]
datab[7] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[7]
datab[8] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[8]
datab[9] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[9]
datab[10] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[10]
datab[11] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[11]
datab[12] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[12]
datab[13] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[13]
datab[14] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[14]
result[0] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[0]
result[1] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[1]
result[2] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[2]
result[3] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[3]
result[4] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[4]
result[5] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[5]
result[6] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[6]
result[7] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[7]
result[8] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[8]
result[9] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[9]
result[10] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[10]
result[11] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[11]
result[12] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[12]
result[13] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[13]
result[14] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[14]


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_imag_comp_inst|LPM_ADD_SUB:\gen_pipeline:lpm_add_sub_component
dataa[0] => add_sub_fej:auto_generated.dataa[0]
dataa[1] => add_sub_fej:auto_generated.dataa[1]
dataa[2] => add_sub_fej:auto_generated.dataa[2]
dataa[3] => add_sub_fej:auto_generated.dataa[3]
dataa[4] => add_sub_fej:auto_generated.dataa[4]
dataa[5] => add_sub_fej:auto_generated.dataa[5]
dataa[6] => add_sub_fej:auto_generated.dataa[6]
dataa[7] => add_sub_fej:auto_generated.dataa[7]
dataa[8] => add_sub_fej:auto_generated.dataa[8]
dataa[9] => add_sub_fej:auto_generated.dataa[9]
dataa[10] => add_sub_fej:auto_generated.dataa[10]
dataa[11] => add_sub_fej:auto_generated.dataa[11]
dataa[12] => add_sub_fej:auto_generated.dataa[12]
dataa[13] => add_sub_fej:auto_generated.dataa[13]
dataa[14] => add_sub_fej:auto_generated.dataa[14]
datab[0] => add_sub_fej:auto_generated.datab[0]
datab[1] => add_sub_fej:auto_generated.datab[1]
datab[2] => add_sub_fej:auto_generated.datab[2]
datab[3] => add_sub_fej:auto_generated.datab[3]
datab[4] => add_sub_fej:auto_generated.datab[4]
datab[5] => add_sub_fej:auto_generated.datab[5]
datab[6] => add_sub_fej:auto_generated.datab[6]
datab[7] => add_sub_fej:auto_generated.datab[7]
datab[8] => add_sub_fej:auto_generated.datab[8]
datab[9] => add_sub_fej:auto_generated.datab[9]
datab[10] => add_sub_fej:auto_generated.datab[10]
datab[11] => add_sub_fej:auto_generated.datab[11]
datab[12] => add_sub_fej:auto_generated.datab[12]
datab[13] => add_sub_fej:auto_generated.datab[13]
datab[14] => add_sub_fej:auto_generated.datab[14]
cin => ~NO_FANOUT~
add_sub => add_sub_fej:auto_generated.add_sub
clock => add_sub_fej:auto_generated.clock
aclr => add_sub_fej:auto_generated.aclr
clken => add_sub_fej:auto_generated.clken
result[0] <= add_sub_fej:auto_generated.result[0]
result[1] <= add_sub_fej:auto_generated.result[1]
result[2] <= add_sub_fej:auto_generated.result[2]
result[3] <= add_sub_fej:auto_generated.result[3]
result[4] <= add_sub_fej:auto_generated.result[4]
result[5] <= add_sub_fej:auto_generated.result[5]
result[6] <= add_sub_fej:auto_generated.result[6]
result[7] <= add_sub_fej:auto_generated.result[7]
result[8] <= add_sub_fej:auto_generated.result[8]
result[9] <= add_sub_fej:auto_generated.result[9]
result[10] <= add_sub_fej:auto_generated.result[10]
result[11] <= add_sub_fej:auto_generated.result[11]
result[12] <= add_sub_fej:auto_generated.result[12]
result[13] <= add_sub_fej:auto_generated.result[13]
result[14] <= add_sub_fej:auto_generated.result[14]
cout <= <GND>
overflow <= <GND>


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_imag_comp_inst|LPM_ADD_SUB:\gen_pipeline:lpm_add_sub_component|add_sub_fej:auto_generated
aclr => pipeline_dffe[14].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN28
dataa[1] => op_1.IN26
dataa[2] => op_1.IN24
dataa[3] => op_1.IN22
dataa[4] => op_1.IN20
dataa[5] => op_1.IN18
dataa[6] => op_1.IN16
dataa[7] => op_1.IN14
dataa[8] => op_1.IN12
dataa[9] => op_1.IN10
dataa[10] => op_1.IN8
dataa[11] => op_1.IN6
dataa[12] => op_1.IN4
dataa[13] => op_1.IN2
dataa[14] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
datab[13] => _.IN1
datab[14] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_real_comp_inst
clk => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.CLOCK
reset => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.ACLR
clken => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.CLKEN
add => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.ADD_SUB
dataa[0] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[0]
dataa[1] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[1]
dataa[2] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[2]
dataa[3] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[3]
dataa[4] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[4]
dataa[5] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[5]
dataa[6] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[6]
dataa[7] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[7]
dataa[8] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[8]
dataa[9] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[9]
dataa[10] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[10]
dataa[11] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[11]
dataa[12] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[12]
dataa[13] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[13]
dataa[14] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[14]
datab[0] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[0]
datab[1] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[1]
datab[2] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[2]
datab[3] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[3]
datab[4] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[4]
datab[5] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[5]
datab[6] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[6]
datab[7] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[7]
datab[8] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[8]
datab[9] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[9]
datab[10] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[10]
datab[11] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[11]
datab[12] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[12]
datab[13] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[13]
datab[14] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[14]
result[0] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[0]
result[1] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[1]
result[2] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[2]
result[3] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[3]
result[4] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[4]
result[5] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[5]
result[6] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[6]
result[7] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[7]
result[8] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[8]
result[9] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[9]
result[10] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[10]
result[11] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[11]
result[12] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[12]
result[13] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[13]
result[14] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[14]


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_real_comp_inst|LPM_ADD_SUB:\gen_pipeline:lpm_add_sub_component
dataa[0] => add_sub_fej:auto_generated.dataa[0]
dataa[1] => add_sub_fej:auto_generated.dataa[1]
dataa[2] => add_sub_fej:auto_generated.dataa[2]
dataa[3] => add_sub_fej:auto_generated.dataa[3]
dataa[4] => add_sub_fej:auto_generated.dataa[4]
dataa[5] => add_sub_fej:auto_generated.dataa[5]
dataa[6] => add_sub_fej:auto_generated.dataa[6]
dataa[7] => add_sub_fej:auto_generated.dataa[7]
dataa[8] => add_sub_fej:auto_generated.dataa[8]
dataa[9] => add_sub_fej:auto_generated.dataa[9]
dataa[10] => add_sub_fej:auto_generated.dataa[10]
dataa[11] => add_sub_fej:auto_generated.dataa[11]
dataa[12] => add_sub_fej:auto_generated.dataa[12]
dataa[13] => add_sub_fej:auto_generated.dataa[13]
dataa[14] => add_sub_fej:auto_generated.dataa[14]
datab[0] => add_sub_fej:auto_generated.datab[0]
datab[1] => add_sub_fej:auto_generated.datab[1]
datab[2] => add_sub_fej:auto_generated.datab[2]
datab[3] => add_sub_fej:auto_generated.datab[3]
datab[4] => add_sub_fej:auto_generated.datab[4]
datab[5] => add_sub_fej:auto_generated.datab[5]
datab[6] => add_sub_fej:auto_generated.datab[6]
datab[7] => add_sub_fej:auto_generated.datab[7]
datab[8] => add_sub_fej:auto_generated.datab[8]
datab[9] => add_sub_fej:auto_generated.datab[9]
datab[10] => add_sub_fej:auto_generated.datab[10]
datab[11] => add_sub_fej:auto_generated.datab[11]
datab[12] => add_sub_fej:auto_generated.datab[12]
datab[13] => add_sub_fej:auto_generated.datab[13]
datab[14] => add_sub_fej:auto_generated.datab[14]
cin => ~NO_FANOUT~
add_sub => add_sub_fej:auto_generated.add_sub
clock => add_sub_fej:auto_generated.clock
aclr => add_sub_fej:auto_generated.aclr
clken => add_sub_fej:auto_generated.clken
result[0] <= add_sub_fej:auto_generated.result[0]
result[1] <= add_sub_fej:auto_generated.result[1]
result[2] <= add_sub_fej:auto_generated.result[2]
result[3] <= add_sub_fej:auto_generated.result[3]
result[4] <= add_sub_fej:auto_generated.result[4]
result[5] <= add_sub_fej:auto_generated.result[5]
result[6] <= add_sub_fej:auto_generated.result[6]
result[7] <= add_sub_fej:auto_generated.result[7]
result[8] <= add_sub_fej:auto_generated.result[8]
result[9] <= add_sub_fej:auto_generated.result[9]
result[10] <= add_sub_fej:auto_generated.result[10]
result[11] <= add_sub_fej:auto_generated.result[11]
result[12] <= add_sub_fej:auto_generated.result[12]
result[13] <= add_sub_fej:auto_generated.result[13]
result[14] <= add_sub_fej:auto_generated.result[14]
cout <= <GND>
overflow <= <GND>


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_real_comp_inst|LPM_ADD_SUB:\gen_pipeline:lpm_add_sub_component|add_sub_fej:auto_generated
aclr => pipeline_dffe[14].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN28
dataa[1] => op_1.IN26
dataa[2] => op_1.IN24
dataa[3] => op_1.IN22
dataa[4] => op_1.IN20
dataa[5] => op_1.IN18
dataa[6] => op_1.IN16
dataa[7] => op_1.IN14
dataa[8] => op_1.IN12
dataa[9] => op_1.IN10
dataa[10] => op_1.IN8
dataa[11] => op_1.IN6
dataa[12] => op_1.IN4
dataa[13] => op_1.IN2
dataa[14] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
datab[13] => _.IN1
datab[14] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_imag_comp_inst
clk => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.CLOCK
reset => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.ACLR
clken => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.CLKEN
add => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.ADD_SUB
dataa[0] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[0]
dataa[1] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[1]
dataa[2] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[2]
dataa[3] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[3]
dataa[4] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[4]
dataa[5] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[5]
dataa[6] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[6]
dataa[7] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[7]
dataa[8] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[8]
dataa[9] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[9]
dataa[10] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[10]
dataa[11] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[11]
dataa[12] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[12]
dataa[13] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[13]
dataa[14] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[14]
datab[0] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[0]
datab[1] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[1]
datab[2] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[2]
datab[3] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[3]
datab[4] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[4]
datab[5] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[5]
datab[6] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[6]
datab[7] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[7]
datab[8] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[8]
datab[9] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[9]
datab[10] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[10]
datab[11] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[11]
datab[12] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[12]
datab[13] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[13]
datab[14] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[14]
result[0] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[0]
result[1] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[1]
result[2] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[2]
result[3] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[3]
result[4] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[4]
result[5] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[5]
result[6] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[6]
result[7] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[7]
result[8] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[8]
result[9] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[9]
result[10] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[10]
result[11] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[11]
result[12] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[12]
result[13] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[13]
result[14] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[14]


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_imag_comp_inst|LPM_ADD_SUB:\gen_pipeline:lpm_add_sub_component
dataa[0] => add_sub_fej:auto_generated.dataa[0]
dataa[1] => add_sub_fej:auto_generated.dataa[1]
dataa[2] => add_sub_fej:auto_generated.dataa[2]
dataa[3] => add_sub_fej:auto_generated.dataa[3]
dataa[4] => add_sub_fej:auto_generated.dataa[4]
dataa[5] => add_sub_fej:auto_generated.dataa[5]
dataa[6] => add_sub_fej:auto_generated.dataa[6]
dataa[7] => add_sub_fej:auto_generated.dataa[7]
dataa[8] => add_sub_fej:auto_generated.dataa[8]
dataa[9] => add_sub_fej:auto_generated.dataa[9]
dataa[10] => add_sub_fej:auto_generated.dataa[10]
dataa[11] => add_sub_fej:auto_generated.dataa[11]
dataa[12] => add_sub_fej:auto_generated.dataa[12]
dataa[13] => add_sub_fej:auto_generated.dataa[13]
dataa[14] => add_sub_fej:auto_generated.dataa[14]
datab[0] => add_sub_fej:auto_generated.datab[0]
datab[1] => add_sub_fej:auto_generated.datab[1]
datab[2] => add_sub_fej:auto_generated.datab[2]
datab[3] => add_sub_fej:auto_generated.datab[3]
datab[4] => add_sub_fej:auto_generated.datab[4]
datab[5] => add_sub_fej:auto_generated.datab[5]
datab[6] => add_sub_fej:auto_generated.datab[6]
datab[7] => add_sub_fej:auto_generated.datab[7]
datab[8] => add_sub_fej:auto_generated.datab[8]
datab[9] => add_sub_fej:auto_generated.datab[9]
datab[10] => add_sub_fej:auto_generated.datab[10]
datab[11] => add_sub_fej:auto_generated.datab[11]
datab[12] => add_sub_fej:auto_generated.datab[12]
datab[13] => add_sub_fej:auto_generated.datab[13]
datab[14] => add_sub_fej:auto_generated.datab[14]
cin => ~NO_FANOUT~
add_sub => add_sub_fej:auto_generated.add_sub
clock => add_sub_fej:auto_generated.clock
aclr => add_sub_fej:auto_generated.aclr
clken => add_sub_fej:auto_generated.clken
result[0] <= add_sub_fej:auto_generated.result[0]
result[1] <= add_sub_fej:auto_generated.result[1]
result[2] <= add_sub_fej:auto_generated.result[2]
result[3] <= add_sub_fej:auto_generated.result[3]
result[4] <= add_sub_fej:auto_generated.result[4]
result[5] <= add_sub_fej:auto_generated.result[5]
result[6] <= add_sub_fej:auto_generated.result[6]
result[7] <= add_sub_fej:auto_generated.result[7]
result[8] <= add_sub_fej:auto_generated.result[8]
result[9] <= add_sub_fej:auto_generated.result[9]
result[10] <= add_sub_fej:auto_generated.result[10]
result[11] <= add_sub_fej:auto_generated.result[11]
result[12] <= add_sub_fej:auto_generated.result[12]
result[13] <= add_sub_fej:auto_generated.result[13]
result[14] <= add_sub_fej:auto_generated.result[14]
cout <= <GND>
overflow <= <GND>


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_imag_comp_inst|LPM_ADD_SUB:\gen_pipeline:lpm_add_sub_component|add_sub_fej:auto_generated
aclr => pipeline_dffe[14].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN28
dataa[1] => op_1.IN26
dataa[2] => op_1.IN24
dataa[3] => op_1.IN22
dataa[4] => op_1.IN20
dataa[5] => op_1.IN18
dataa[6] => op_1.IN16
dataa[7] => op_1.IN14
dataa[8] => op_1.IN12
dataa[9] => op_1.IN10
dataa[10] => op_1.IN8
dataa[11] => op_1.IN6
dataa[12] => op_1.IN4
dataa[13] => op_1.IN2
dataa[14] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
datab[13] => _.IN1
datab[14] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst
clk => auk_dspip_r22sdf_counter:bf_counter_inst.clk
clk => out_inverse~reg0.CLK
clk => shift.CLK
clk => out_eop~reg0.CLK
clk => out_sop~reg0.CLK
clk => out_cnt[0].CLK
clk => out_cnt[1].CLK
clk => out_cnt[2].CLK
clk => out_cnt[3].CLK
clk => out_cnt[4].CLK
clk => out_cnt[5].CLK
clk => out_cnt[6].CLK
clk => out_cnt[7].CLK
clk => in_cnt[0].CLK
clk => in_cnt[1].CLK
clk => in_cnt[2].CLK
clk => in_cnt[3].CLK
clk => in_cnt[4].CLK
clk => in_cnt[5].CLK
clk => in_cnt[6].CLK
clk => in_cnt[7].CLK
clk => fftpts_less_one[0].CLK
clk => fftpts_less_one[1].CLK
clk => fftpts_less_one[2].CLK
clk => fftpts_less_one[3].CLK
clk => fftpts_less_one[4].CLK
clk => fftpts_less_one[5].CLK
clk => fftpts_less_one[6].CLK
clk => fftpts_less_one[7].CLK
clk => out_control[0]~reg0.CLK
clk => out_control[1]~reg0.CLK
clk => out_control[2]~reg0.CLK
clk => out_control[3]~reg0.CLK
clk => out_control[4]~reg0.CLK
clk => out_control[5]~reg0.CLK
clk => out_control[6]~reg0.CLK
reset => auk_dspip_r22sdf_counter:bf_counter_inst.reset
reset => out_inverse~reg0.ACLR
reset => shift.ACLR
reset => out_eop~reg0.ACLR
reset => out_sop~reg0.ACLR
reset => out_cnt[0].ACLR
reset => out_cnt[1].ACLR
reset => out_cnt[2].ACLR
reset => out_cnt[3].ACLR
reset => out_cnt[4].ACLR
reset => out_cnt[5].ACLR
reset => out_cnt[6].ACLR
reset => out_cnt[7].ACLR
reset => in_cnt[0].ACLR
reset => in_cnt[1].ACLR
reset => in_cnt[2].ACLR
reset => in_cnt[3].ACLR
reset => in_cnt[4].ACLR
reset => in_cnt[5].ACLR
reset => in_cnt[6].ACLR
reset => in_cnt[7].ACLR
reset => fftpts_less_one[0].ACLR
reset => fftpts_less_one[1].ACLR
reset => fftpts_less_one[2].ACLR
reset => fftpts_less_one[3].ACLR
reset => fftpts_less_one[4].ACLR
reset => fftpts_less_one[5].ACLR
reset => fftpts_less_one[6].ACLR
reset => fftpts_less_one[7].ACLR
reset => out_control[0]~reg0.ACLR
reset => out_control[1]~reg0.ACLR
reset => out_control[2]~reg0.ACLR
reset => out_control[3]~reg0.ACLR
reset => out_control[4]~reg0.ACLR
reset => out_control[5]~reg0.ACLR
reset => out_control[6]~reg0.ACLR
enable => in_cnt_p.IN0
enable => auk_dspip_r22sdf_counter:bf_counter_inst.enable
enable => out_control[6]~reg0.ENA
enable => out_control[5]~reg0.ENA
enable => out_control[4]~reg0.ENA
enable => out_control[3]~reg0.ENA
enable => out_control[2]~reg0.ENA
enable => out_control[1]~reg0.ENA
enable => out_control[0]~reg0.ENA
enable => fftpts_less_one[7].ENA
enable => fftpts_less_one[6].ENA
enable => fftpts_less_one[5].ENA
enable => fftpts_less_one[4].ENA
enable => fftpts_less_one[3].ENA
enable => fftpts_less_one[2].ENA
enable => fftpts_less_one[1].ENA
enable => fftpts_less_one[0].ENA
enable => out_inverse~reg0.ENA
enable => out_cnt[7].ENA
enable => out_cnt[6].ENA
enable => out_cnt[5].ENA
enable => out_cnt[4].ENA
enable => out_cnt[3].ENA
enable => out_cnt[2].ENA
enable => out_cnt[1].ENA
enable => out_cnt[0].ENA
enable => out_sop~reg0.ENA
enable => out_eop~reg0.ENA
enable => shift.ENA
in_fftpts[0] => Add2.IN16
in_fftpts[0] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[0]
in_fftpts[1] => Add2.IN15
in_fftpts[1] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[1]
in_fftpts[2] => Add2.IN14
in_fftpts[2] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[2]
in_fftpts[3] => Add2.IN13
in_fftpts[3] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[3]
in_fftpts[4] => Add2.IN12
in_fftpts[4] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[4]
in_fftpts[5] => Add2.IN11
in_fftpts[5] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[5]
in_fftpts[6] => Add2.IN10
in_fftpts[6] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[6]
in_fftpts[7] => Add2.IN9
in_fftpts[7] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[7]
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => auk_dspip_r22sdf_counter:bf_counter_inst.in_radix_2
in_radix_2 => Add0.IN5
in_radix_2 => Add1.IN6
in_radix_2 => Equal1.IN6
in_radix_2 => LessThan0.IN3
in_radix_2 => Add0.IN12
in_radix_2 => Add1.IN14
in_radix_2 => Equal1.IN15
in_radix_2 => LessThan0.IN4
s_s => out_valid.IN1
in_valid => in_cnt_p.IN1
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => auk_dspip_r22sdf_counter:bf_counter_inst.in_valid
in_sop => auk_dspip_r22sdf_counter:bf_counter_inst.in_sop
in_eop => auk_dspip_r22sdf_counter:bf_counter_inst.in_eop
in_control[0] => Add1.IN13
in_control[0] => out_control.DATAB
in_control[0] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[0]
in_control[1] => Add0.IN11
in_control[1] => Add1.IN12
in_control[1] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[1]
in_control[2] => Add0.IN10
in_control[2] => Add1.IN11
in_control[2] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[2]
in_control[3] => Add0.IN9
in_control[3] => Add1.IN10
in_control[3] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[3]
in_control[4] => Add0.IN8
in_control[4] => Add1.IN9
in_control[4] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[4]
in_control[5] => Add0.IN7
in_control[5] => Add1.IN8
in_control[5] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[5]
in_control[6] => Add0.IN6
in_control[6] => Add1.IN7
in_control[6] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[6]
in_inverse => out_inverse.DATAB
curr_control[0] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[0]
curr_control[1] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[1]
curr_control[2] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[2]
curr_control[3] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[3]
curr_control[4] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[4]
curr_control[5] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[5]
curr_control[6] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[6]
out_control[0] <= out_control[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[1] <= out_control[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[2] <= out_control[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[3] <= out_control[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[4] <= out_control[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[5] <= out_control[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[6] <= out_control[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_inverse <= out_inverse~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_sop <= out_sop~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_eop <= out_eop~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_valid <= out_valid.DB_MAX_OUTPUT_PORT_TYPE


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst
clk => control_s[0].CLK
clk => control_s[1].CLK
clk => control_s[2].CLK
clk => control_s[3].CLK
clk => control_s[4].CLK
clk => control_s[5].CLK
clk => control_s[6].CLK
reset => control_s[0].ACLR
reset => control_s[1].ACLR
reset => control_s[2].ACLR
reset => control_s[3].ACLR
reset => control_s[4].ACLR
reset => control_s[5].ACLR
reset => control_s[6].ACLR
enable => counter_p.IN0
in_valid => counter_p.IN1
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_eop => ~NO_FANOUT~
in_fftpts[0] => ~NO_FANOUT~
in_fftpts[1] => ~NO_FANOUT~
in_fftpts[2] => ~NO_FANOUT~
in_fftpts[3] => ~NO_FANOUT~
in_fftpts[4] => ~NO_FANOUT~
in_fftpts[5] => ~NO_FANOUT~
in_fftpts[6] => ~NO_FANOUT~
in_fftpts[7] => ~NO_FANOUT~
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_control[0] => Add1.IN14
in_control[0] => control_s.DATAB
in_control[1] => Add0.IN12
in_control[1] => Add1.IN13
in_control[2] => Add0.IN11
in_control[2] => Add1.IN12
in_control[3] => Add0.IN10
in_control[3] => Add1.IN11
in_control[4] => Add0.IN9
in_control[4] => Add1.IN10
in_control[5] => Add0.IN8
in_control[5] => Add1.IN9
in_control[6] => Add0.IN7
in_control[6] => Add1.IN8
out_control[0] <= control_s[0].DB_MAX_OUTPUT_PORT_TYPE
out_control[1] <= control_s[1].DB_MAX_OUTPUT_PORT_TYPE
out_control[2] <= control_s[2].DB_MAX_OUTPUT_PORT_TYPE
out_control[3] <= control_s[3].DB_MAX_OUTPUT_PORT_TYPE
out_control[4] <= control_s[4].DB_MAX_OUTPUT_PORT_TYPE
out_control[5] <= control_s[5].DB_MAX_OUTPUT_PORT_TYPE
out_control[6] <= control_s[6].DB_MAX_OUTPUT_PORT_TYPE


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
enable => ~NO_FANOUT~
radix_2 => ~NO_FANOUT~
datain[0] => dataout[0].DATAIN
datain[1] => dataout[1].DATAIN
datain[2] => dataout[2].DATAIN
datain[3] => dataout[3].DATAIN
datain[4] => dataout[4].DATAIN
datain[5] => dataout[5].DATAIN
datain[6] => dataout[6].DATAIN
datain[7] => dataout[7].DATAIN
datain[8] => dataout[8].DATAIN
datain[9] => dataout[9].DATAIN
datain[10] => dataout[10].DATAIN
datain[11] => dataout[11].DATAIN
datain[12] => dataout[12].DATAIN
datain[13] => dataout[13].DATAIN
datain[14] => dataout[14].DATAIN
datain[15] => dataout[15].DATAIN
datain[16] => dataout[16].DATAIN
datain[17] => dataout[17].DATAIN
datain[18] => dataout[18].DATAIN
datain[19] => dataout[19].DATAIN
datain[20] => dataout[20].DATAIN
datain[21] => dataout[21].DATAIN
datain[22] => dataout[22].DATAIN
datain[23] => dataout[23].DATAIN
datain[24] => dataout[24].DATAIN
datain[25] => dataout[25].DATAIN
datain[26] => dataout[26].DATAIN
datain[27] => dataout[27].DATAIN
datain[28] => dataout[28].DATAIN
datain[29] => dataout[29].DATAIN
dataout[0] <= datain[0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= datain[1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= datain[2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= datain[3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= datain[4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= datain[5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= datain[6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= datain[7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= datain[8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= datain[9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= datain[10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= datain[11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= datain[12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= datain[13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= datain[14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= datain[15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= datain[16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= datain[17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= datain[18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= datain[19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= datain[20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= datain[21].DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= datain[22].DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= datain[23].DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= datain[24].DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= datain[25].DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= datain[26].DB_MAX_OUTPUT_PORT_TYPE
dataout[27] <= datain[27].DB_MAX_OUTPUT_PORT_TYPE
dataout[28] <= datain[28].DB_MAX_OUTPUT_PORT_TYPE
dataout[29] <= datain[29].DB_MAX_OUTPUT_PORT_TYPE


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2
clk => altera_fft_dual_port_rom:gen_optimized_memory_delayed:dual_port_rom_component.clock0
clk => imagtwid[0]~reg0.CLK
clk => imagtwid[1]~reg0.CLK
clk => imagtwid[2]~reg0.CLK
clk => imagtwid[3]~reg0.CLK
clk => imagtwid[4]~reg0.CLK
clk => imagtwid[5]~reg0.CLK
clk => imagtwid[6]~reg0.CLK
clk => imagtwid[7]~reg0.CLK
clk => imagtwid[8]~reg0.CLK
clk => imagtwid[9]~reg0.CLK
clk => imagtwid[10]~reg0.CLK
clk => imagtwid[11]~reg0.CLK
clk => imagtwid[12]~reg0.CLK
clk => imagtwid[13]~reg0.CLK
clk => imagtwid[14]~reg0.CLK
clk => imagtwid[15]~reg0.CLK
clk => imagtwid[16]~reg0.CLK
clk => imagtwid[17]~reg0.CLK
clk => realtwid[0]~reg0.CLK
clk => realtwid[1]~reg0.CLK
clk => realtwid[2]~reg0.CLK
clk => realtwid[3]~reg0.CLK
clk => realtwid[4]~reg0.CLK
clk => realtwid[5]~reg0.CLK
clk => realtwid[6]~reg0.CLK
clk => realtwid[7]~reg0.CLK
clk => realtwid[8]~reg0.CLK
clk => realtwid[9]~reg0.CLK
clk => realtwid[10]~reg0.CLK
clk => realtwid[11]~reg0.CLK
clk => realtwid[12]~reg0.CLK
clk => realtwid[13]~reg0.CLK
clk => realtwid[14]~reg0.CLK
clk => realtwid[15]~reg0.CLK
clk => realtwid[16]~reg0.CLK
clk => realtwid[17]~reg0.CLK
clk => \gen_optimized_memory_delayed:cnt_grp_d[1][0].CLK
clk => \gen_optimized_memory_delayed:cnt_grp_d[1][1].CLK
clk => \gen_optimized_memory_delayed:cnt_grp_d[0][0].CLK
clk => \gen_optimized_memory_delayed:cnt_grp_d[0][1].CLK
clk => \gen_optimized_memory_delayed:negate_op_d[0][0].CLK
clk => \gen_optimized_memory_delayed:negate_op_d[0][1].CLK
clk => \gen_optimized_memory_delayed:negate_op_d[1][0].CLK
clk => \gen_optimized_memory_delayed:negate_op_d[1][1].CLK
clk => \gen_optimized_memory_delayed:cnt_w_k[0].CLK
clk => \gen_optimized_memory_delayed:cnt_w_k[1].CLK
clk => \gen_optimized_memory_delayed:cnt_w_k[2].CLK
clk => \gen_optimized_memory_delayed:cnt_w_k[3].CLK
clk => \gen_optimized_memory_delayed:cnt_w_k[4].CLK
clk => \gen_optimized_memory_delayed:gen_max_pwr_2:rd_en_d.CLK
reset => altera_fft_dual_port_rom:gen_optimized_memory_delayed:dual_port_rom_component.aclr0
reset => imagtwid[0]~reg0.ACLR
reset => imagtwid[1]~reg0.ACLR
reset => imagtwid[2]~reg0.ACLR
reset => imagtwid[3]~reg0.ACLR
reset => imagtwid[4]~reg0.ACLR
reset => imagtwid[5]~reg0.ACLR
reset => imagtwid[6]~reg0.ACLR
reset => imagtwid[7]~reg0.ACLR
reset => imagtwid[8]~reg0.ACLR
reset => imagtwid[9]~reg0.ACLR
reset => imagtwid[10]~reg0.ACLR
reset => imagtwid[11]~reg0.ACLR
reset => imagtwid[12]~reg0.ACLR
reset => imagtwid[13]~reg0.ACLR
reset => imagtwid[14]~reg0.ACLR
reset => imagtwid[15]~reg0.ACLR
reset => imagtwid[16]~reg0.ACLR
reset => imagtwid[17]~reg0.ACLR
reset => realtwid[0]~reg0.ACLR
reset => realtwid[1]~reg0.ACLR
reset => realtwid[2]~reg0.ACLR
reset => realtwid[3]~reg0.ACLR
reset => realtwid[4]~reg0.ACLR
reset => realtwid[5]~reg0.ACLR
reset => realtwid[6]~reg0.ACLR
reset => realtwid[7]~reg0.ACLR
reset => realtwid[8]~reg0.ACLR
reset => realtwid[9]~reg0.ACLR
reset => realtwid[10]~reg0.ACLR
reset => realtwid[11]~reg0.ACLR
reset => realtwid[12]~reg0.ACLR
reset => realtwid[13]~reg0.ACLR
reset => realtwid[14]~reg0.ACLR
reset => realtwid[15]~reg0.ACLR
reset => realtwid[16]~reg0.ACLR
reset => realtwid[17]~reg0.ACLR
reset => \gen_optimized_memory_delayed:cnt_grp_d[1][0].ACLR
reset => \gen_optimized_memory_delayed:cnt_grp_d[1][1].ACLR
reset => \gen_optimized_memory_delayed:cnt_grp_d[0][0].ACLR
reset => \gen_optimized_memory_delayed:cnt_grp_d[0][1].ACLR
reset => \gen_optimized_memory_delayed:negate_op_d[0][0].ACLR
reset => \gen_optimized_memory_delayed:negate_op_d[0][1].ACLR
reset => \gen_optimized_memory_delayed:negate_op_d[1][0].ACLR
reset => \gen_optimized_memory_delayed:negate_op_d[1][1].ACLR
reset => \gen_optimized_memory_delayed:cnt_w_k[0].ACLR
reset => \gen_optimized_memory_delayed:cnt_w_k[1].ACLR
reset => \gen_optimized_memory_delayed:cnt_w_k[2].ACLR
reset => \gen_optimized_memory_delayed:cnt_w_k[3].ACLR
reset => \gen_optimized_memory_delayed:cnt_w_k[4].ACLR
reset => \gen_optimized_memory_delayed:gen_max_pwr_2:rd_en_d.ACLR
enable => altera_fft_dual_port_rom:gen_optimized_memory_delayed:dual_port_rom_component.clocken0
enable => \gen_optimized_memory_delayed:gen_max_pwr_2:rd_en_d.ENA
enable => \gen_optimized_memory_delayed:cnt_w_k[4].ENA
enable => \gen_optimized_memory_delayed:cnt_w_k[3].ENA
enable => \gen_optimized_memory_delayed:cnt_w_k[2].ENA
enable => \gen_optimized_memory_delayed:cnt_w_k[1].ENA
enable => \gen_optimized_memory_delayed:cnt_w_k[0].ENA
enable => \gen_optimized_memory_delayed:negate_op_d[1][1].ENA
enable => \gen_optimized_memory_delayed:negate_op_d[1][0].ENA
enable => \gen_optimized_memory_delayed:negate_op_d[0][1].ENA
enable => \gen_optimized_memory_delayed:negate_op_d[0][0].ENA
enable => \gen_optimized_memory_delayed:cnt_grp_d[0][1].ENA
enable => \gen_optimized_memory_delayed:cnt_grp_d[0][0].ENA
enable => \gen_optimized_memory_delayed:cnt_grp_d[1][1].ENA
enable => imagtwid[0]~reg0.ENA
enable => \gen_optimized_memory_delayed:cnt_grp_d[1][0].ENA
enable => realtwid[17]~reg0.ENA
enable => realtwid[16]~reg0.ENA
enable => realtwid[15]~reg0.ENA
enable => realtwid[14]~reg0.ENA
enable => realtwid[13]~reg0.ENA
enable => realtwid[12]~reg0.ENA
enable => realtwid[11]~reg0.ENA
enable => realtwid[10]~reg0.ENA
enable => realtwid[9]~reg0.ENA
enable => realtwid[8]~reg0.ENA
enable => realtwid[7]~reg0.ENA
enable => realtwid[6]~reg0.ENA
enable => realtwid[5]~reg0.ENA
enable => realtwid[4]~reg0.ENA
enable => realtwid[3]~reg0.ENA
enable => realtwid[2]~reg0.ENA
enable => realtwid[1]~reg0.ENA
enable => realtwid[0]~reg0.ENA
enable => imagtwid[17]~reg0.ENA
enable => imagtwid[16]~reg0.ENA
enable => imagtwid[15]~reg0.ENA
enable => imagtwid[14]~reg0.ENA
enable => imagtwid[13]~reg0.ENA
enable => imagtwid[12]~reg0.ENA
enable => imagtwid[11]~reg0.ENA
enable => imagtwid[10]~reg0.ENA
enable => imagtwid[9]~reg0.ENA
enable => imagtwid[8]~reg0.ENA
enable => imagtwid[7]~reg0.ENA
enable => imagtwid[6]~reg0.ENA
enable => imagtwid[5]~reg0.ENA
enable => imagtwid[4]~reg0.ENA
enable => imagtwid[3]~reg0.ENA
enable => imagtwid[2]~reg0.ENA
enable => imagtwid[1]~reg0.ENA
rd_en => cnt_grp.IN1
rd_en => \gen_optimized_memory_delayed:gen_max_pwr_2:rd_en_d.DATAIN
pwr_2 => incr_cnt_w_k.IN1
pwr_2 => cnt_w_k.OUTPUTSELECT
pwr_2 => cnt_w_k.OUTPUTSELECT
pwr_2 => cnt_w_k.OUTPUTSELECT
pwr_2 => cnt_w_k.OUTPUTSELECT
pwr_2 => cnt_w_k.OUTPUTSELECT
pwr_2 => incr_cnt_w_k.IN1
addr[0] => Equal1.IN5
addr[0] => Equal2.IN5
addr[0] => Equal0.IN9
addr[1] => Equal1.IN4
addr[1] => Equal2.IN4
addr[1] => Equal0.IN8
addr[2] => Equal1.IN3
addr[2] => Equal2.IN3
addr[2] => Equal0.IN7
addr[3] => Equal0.IN6
addr[3] => \gen_optimized_memory_delayed:cnt_grp[0].DATAA
addr[4] => Equal0.IN5
addr[4] => \gen_optimized_memory_delayed:cnt_grp[1].DATAA
realtwid[0] <= realtwid[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[1] <= realtwid[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[2] <= realtwid[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[3] <= realtwid[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[4] <= realtwid[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[5] <= realtwid[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[6] <= realtwid[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[7] <= realtwid[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[8] <= realtwid[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[9] <= realtwid[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[10] <= realtwid[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[11] <= realtwid[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[12] <= realtwid[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[13] <= realtwid[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[14] <= realtwid[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[15] <= realtwid[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[16] <= realtwid[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[17] <= realtwid[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[0] <= imagtwid[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[1] <= imagtwid[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[2] <= imagtwid[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[3] <= imagtwid[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[4] <= imagtwid[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[5] <= imagtwid[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[6] <= imagtwid[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[7] <= imagtwid[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[8] <= imagtwid[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[9] <= imagtwid[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[10] <= imagtwid[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[11] <= imagtwid[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[12] <= imagtwid[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[13] <= imagtwid[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[14] <= imagtwid[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[15] <= imagtwid[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[16] <= imagtwid[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[17] <= imagtwid[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_dual_port_rom:\gen_optimized_memory_delayed:dual_port_rom_component
clocken0 => altsyncram:old_ram_gen:old_ram_component.clocken0
aclr0 => altsyncram:old_ram_gen:old_ram_component.aclr0
clock0 => altsyncram:old_ram_gen:old_ram_component.clock0
address_a[0] => altsyncram:old_ram_gen:old_ram_component.address_a[0]
address_a[1] => altsyncram:old_ram_gen:old_ram_component.address_a[1]
address_a[2] => altsyncram:old_ram_gen:old_ram_component.address_a[2]
address_a[3] => altsyncram:old_ram_gen:old_ram_component.address_a[3]
address_b[0] => altsyncram:old_ram_gen:old_ram_component.address_b[0]
address_b[1] => altsyncram:old_ram_gen:old_ram_component.address_b[1]
address_b[2] => altsyncram:old_ram_gen:old_ram_component.address_b[2]
address_b[3] => altsyncram:old_ram_gen:old_ram_component.address_b[3]
q_a[0] <= altsyncram:old_ram_gen:old_ram_component.q_a[0]
q_a[1] <= altsyncram:old_ram_gen:old_ram_component.q_a[1]
q_a[2] <= altsyncram:old_ram_gen:old_ram_component.q_a[2]
q_a[3] <= altsyncram:old_ram_gen:old_ram_component.q_a[3]
q_a[4] <= altsyncram:old_ram_gen:old_ram_component.q_a[4]
q_a[5] <= altsyncram:old_ram_gen:old_ram_component.q_a[5]
q_a[6] <= altsyncram:old_ram_gen:old_ram_component.q_a[6]
q_a[7] <= altsyncram:old_ram_gen:old_ram_component.q_a[7]
q_a[8] <= altsyncram:old_ram_gen:old_ram_component.q_a[8]
q_a[9] <= altsyncram:old_ram_gen:old_ram_component.q_a[9]
q_a[10] <= altsyncram:old_ram_gen:old_ram_component.q_a[10]
q_a[11] <= altsyncram:old_ram_gen:old_ram_component.q_a[11]
q_a[12] <= altsyncram:old_ram_gen:old_ram_component.q_a[12]
q_a[13] <= altsyncram:old_ram_gen:old_ram_component.q_a[13]
q_a[14] <= altsyncram:old_ram_gen:old_ram_component.q_a[14]
q_a[15] <= altsyncram:old_ram_gen:old_ram_component.q_a[15]
q_a[16] <= altsyncram:old_ram_gen:old_ram_component.q_a[16]
q_a[17] <= altsyncram:old_ram_gen:old_ram_component.q_a[17]
q_b[0] <= altsyncram:old_ram_gen:old_ram_component.q_b[0]
q_b[1] <= altsyncram:old_ram_gen:old_ram_component.q_b[1]
q_b[2] <= altsyncram:old_ram_gen:old_ram_component.q_b[2]
q_b[3] <= altsyncram:old_ram_gen:old_ram_component.q_b[3]
q_b[4] <= altsyncram:old_ram_gen:old_ram_component.q_b[4]
q_b[5] <= altsyncram:old_ram_gen:old_ram_component.q_b[5]
q_b[6] <= altsyncram:old_ram_gen:old_ram_component.q_b[6]
q_b[7] <= altsyncram:old_ram_gen:old_ram_component.q_b[7]
q_b[8] <= altsyncram:old_ram_gen:old_ram_component.q_b[8]
q_b[9] <= altsyncram:old_ram_gen:old_ram_component.q_b[9]
q_b[10] <= altsyncram:old_ram_gen:old_ram_component.q_b[10]
q_b[11] <= altsyncram:old_ram_gen:old_ram_component.q_b[11]
q_b[12] <= altsyncram:old_ram_gen:old_ram_component.q_b[12]
q_b[13] <= altsyncram:old_ram_gen:old_ram_component.q_b[13]
q_b[14] <= altsyncram:old_ram_gen:old_ram_component.q_b[14]
q_b[15] <= altsyncram:old_ram_gen:old_ram_component.q_b[15]
q_b[16] <= altsyncram:old_ram_gen:old_ram_component.q_b[16]
q_b[17] <= altsyncram:old_ram_gen:old_ram_component.q_b[17]


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_dual_port_rom:\gen_optimized_memory_delayed:dual_port_rom_component|altsyncram:\old_ram_gen:old_ram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_p9t3:auto_generated.data_a[0]
data_a[1] => altsyncram_p9t3:auto_generated.data_a[1]
data_a[2] => altsyncram_p9t3:auto_generated.data_a[2]
data_a[3] => altsyncram_p9t3:auto_generated.data_a[3]
data_a[4] => altsyncram_p9t3:auto_generated.data_a[4]
data_a[5] => altsyncram_p9t3:auto_generated.data_a[5]
data_a[6] => altsyncram_p9t3:auto_generated.data_a[6]
data_a[7] => altsyncram_p9t3:auto_generated.data_a[7]
data_a[8] => altsyncram_p9t3:auto_generated.data_a[8]
data_a[9] => altsyncram_p9t3:auto_generated.data_a[9]
data_a[10] => altsyncram_p9t3:auto_generated.data_a[10]
data_a[11] => altsyncram_p9t3:auto_generated.data_a[11]
data_a[12] => altsyncram_p9t3:auto_generated.data_a[12]
data_a[13] => altsyncram_p9t3:auto_generated.data_a[13]
data_a[14] => altsyncram_p9t3:auto_generated.data_a[14]
data_a[15] => altsyncram_p9t3:auto_generated.data_a[15]
data_a[16] => altsyncram_p9t3:auto_generated.data_a[16]
data_a[17] => altsyncram_p9t3:auto_generated.data_a[17]
data_b[0] => altsyncram_p9t3:auto_generated.data_b[0]
data_b[1] => altsyncram_p9t3:auto_generated.data_b[1]
data_b[2] => altsyncram_p9t3:auto_generated.data_b[2]
data_b[3] => altsyncram_p9t3:auto_generated.data_b[3]
data_b[4] => altsyncram_p9t3:auto_generated.data_b[4]
data_b[5] => altsyncram_p9t3:auto_generated.data_b[5]
data_b[6] => altsyncram_p9t3:auto_generated.data_b[6]
data_b[7] => altsyncram_p9t3:auto_generated.data_b[7]
data_b[8] => altsyncram_p9t3:auto_generated.data_b[8]
data_b[9] => altsyncram_p9t3:auto_generated.data_b[9]
data_b[10] => altsyncram_p9t3:auto_generated.data_b[10]
data_b[11] => altsyncram_p9t3:auto_generated.data_b[11]
data_b[12] => altsyncram_p9t3:auto_generated.data_b[12]
data_b[13] => altsyncram_p9t3:auto_generated.data_b[13]
data_b[14] => altsyncram_p9t3:auto_generated.data_b[14]
data_b[15] => altsyncram_p9t3:auto_generated.data_b[15]
data_b[16] => altsyncram_p9t3:auto_generated.data_b[16]
data_b[17] => altsyncram_p9t3:auto_generated.data_b[17]
address_a[0] => altsyncram_p9t3:auto_generated.address_a[0]
address_a[1] => altsyncram_p9t3:auto_generated.address_a[1]
address_a[2] => altsyncram_p9t3:auto_generated.address_a[2]
address_a[3] => altsyncram_p9t3:auto_generated.address_a[3]
address_b[0] => altsyncram_p9t3:auto_generated.address_b[0]
address_b[1] => altsyncram_p9t3:auto_generated.address_b[1]
address_b[2] => altsyncram_p9t3:auto_generated.address_b[2]
address_b[3] => altsyncram_p9t3:auto_generated.address_b[3]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_p9t3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_p9t3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_p9t3:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_p9t3:auto_generated.q_a[0]
q_a[1] <= altsyncram_p9t3:auto_generated.q_a[1]
q_a[2] <= altsyncram_p9t3:auto_generated.q_a[2]
q_a[3] <= altsyncram_p9t3:auto_generated.q_a[3]
q_a[4] <= altsyncram_p9t3:auto_generated.q_a[4]
q_a[5] <= altsyncram_p9t3:auto_generated.q_a[5]
q_a[6] <= altsyncram_p9t3:auto_generated.q_a[6]
q_a[7] <= altsyncram_p9t3:auto_generated.q_a[7]
q_a[8] <= altsyncram_p9t3:auto_generated.q_a[8]
q_a[9] <= altsyncram_p9t3:auto_generated.q_a[9]
q_a[10] <= altsyncram_p9t3:auto_generated.q_a[10]
q_a[11] <= altsyncram_p9t3:auto_generated.q_a[11]
q_a[12] <= altsyncram_p9t3:auto_generated.q_a[12]
q_a[13] <= altsyncram_p9t3:auto_generated.q_a[13]
q_a[14] <= altsyncram_p9t3:auto_generated.q_a[14]
q_a[15] <= altsyncram_p9t3:auto_generated.q_a[15]
q_a[16] <= altsyncram_p9t3:auto_generated.q_a[16]
q_a[17] <= altsyncram_p9t3:auto_generated.q_a[17]
q_b[0] <= altsyncram_p9t3:auto_generated.q_b[0]
q_b[1] <= altsyncram_p9t3:auto_generated.q_b[1]
q_b[2] <= altsyncram_p9t3:auto_generated.q_b[2]
q_b[3] <= altsyncram_p9t3:auto_generated.q_b[3]
q_b[4] <= altsyncram_p9t3:auto_generated.q_b[4]
q_b[5] <= altsyncram_p9t3:auto_generated.q_b[5]
q_b[6] <= altsyncram_p9t3:auto_generated.q_b[6]
q_b[7] <= altsyncram_p9t3:auto_generated.q_b[7]
q_b[8] <= altsyncram_p9t3:auto_generated.q_b[8]
q_b[9] <= altsyncram_p9t3:auto_generated.q_b[9]
q_b[10] <= altsyncram_p9t3:auto_generated.q_b[10]
q_b[11] <= altsyncram_p9t3:auto_generated.q_b[11]
q_b[12] <= altsyncram_p9t3:auto_generated.q_b[12]
q_b[13] <= altsyncram_p9t3:auto_generated.q_b[13]
q_b[14] <= altsyncram_p9t3:auto_generated.q_b[14]
q_b[15] <= altsyncram_p9t3:auto_generated.q_b[15]
q_b[16] <= altsyncram_p9t3:auto_generated.q_b[16]
q_b[17] <= altsyncram_p9t3:auto_generated.q_b[17]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_dual_port_rom:\gen_optimized_memory_delayed:dual_port_rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_p9t3:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
aclr0 => ram_block1a16.CLR0
aclr0 => ram_block1a17.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:2:gen_stg_connect:stg_connect
clk => stg_eop_next~reg0.CLK
clk => stg_sop_next~reg0.CLK
clk => stg_inverse_next~reg0.CLK
clk => stg_valid_next~reg0.CLK
clk => stg_control_next[0]~reg0.CLK
clk => stg_control_next[1]~reg0.CLK
clk => stg_control_next[2]~reg0.CLK
clk => stg_control_next[3]~reg0.CLK
clk => stg_control_next[4]~reg0.CLK
clk => stg_control_next[5]~reg0.CLK
clk => stg_control_next[6]~reg0.CLK
clk => stg_imag_next[0]~reg0.CLK
clk => stg_imag_next[1]~reg0.CLK
clk => stg_imag_next[2]~reg0.CLK
clk => stg_imag_next[3]~reg0.CLK
clk => stg_imag_next[4]~reg0.CLK
clk => stg_imag_next[5]~reg0.CLK
clk => stg_imag_next[6]~reg0.CLK
clk => stg_imag_next[7]~reg0.CLK
clk => stg_imag_next[8]~reg0.CLK
clk => stg_imag_next[9]~reg0.CLK
clk => stg_imag_next[10]~reg0.CLK
clk => stg_imag_next[11]~reg0.CLK
clk => stg_imag_next[12]~reg0.CLK
clk => stg_imag_next[13]~reg0.CLK
clk => stg_imag_next[14]~reg0.CLK
clk => stg_imag_next[15]~reg0.CLK
clk => stg_real_next[0]~reg0.CLK
clk => stg_real_next[1]~reg0.CLK
clk => stg_real_next[2]~reg0.CLK
clk => stg_real_next[3]~reg0.CLK
clk => stg_real_next[4]~reg0.CLK
clk => stg_real_next[5]~reg0.CLK
clk => stg_real_next[6]~reg0.CLK
clk => stg_real_next[7]~reg0.CLK
clk => stg_real_next[8]~reg0.CLK
clk => stg_real_next[9]~reg0.CLK
clk => stg_real_next[10]~reg0.CLK
clk => stg_real_next[11]~reg0.CLK
clk => stg_real_next[12]~reg0.CLK
clk => stg_real_next[13]~reg0.CLK
clk => stg_real_next[14]~reg0.CLK
clk => stg_real_next[15]~reg0.CLK
reset => stg_eop_next~reg0.ACLR
reset => stg_sop_next~reg0.ACLR
reset => stg_inverse_next~reg0.ACLR
reset => stg_valid_next~reg0.ACLR
reset => stg_control_next[0]~reg0.ACLR
reset => stg_control_next[1]~reg0.ACLR
reset => stg_control_next[2]~reg0.ACLR
reset => stg_control_next[3]~reg0.ACLR
reset => stg_control_next[4]~reg0.ACLR
reset => stg_control_next[5]~reg0.ACLR
reset => stg_control_next[6]~reg0.ACLR
reset => stg_imag_next[0]~reg0.ACLR
reset => stg_imag_next[1]~reg0.ACLR
reset => stg_imag_next[2]~reg0.ACLR
reset => stg_imag_next[3]~reg0.ACLR
reset => stg_imag_next[4]~reg0.ACLR
reset => stg_imag_next[5]~reg0.ACLR
reset => stg_imag_next[6]~reg0.ACLR
reset => stg_imag_next[7]~reg0.ACLR
reset => stg_imag_next[8]~reg0.ACLR
reset => stg_imag_next[9]~reg0.ACLR
reset => stg_imag_next[10]~reg0.ACLR
reset => stg_imag_next[11]~reg0.ACLR
reset => stg_imag_next[12]~reg0.ACLR
reset => stg_imag_next[13]~reg0.ACLR
reset => stg_imag_next[14]~reg0.ACLR
reset => stg_imag_next[15]~reg0.ACLR
reset => stg_real_next[0]~reg0.ACLR
reset => stg_real_next[1]~reg0.ACLR
reset => stg_real_next[2]~reg0.ACLR
reset => stg_real_next[3]~reg0.ACLR
reset => stg_real_next[4]~reg0.ACLR
reset => stg_real_next[5]~reg0.ACLR
reset => stg_real_next[6]~reg0.ACLR
reset => stg_real_next[7]~reg0.ACLR
reset => stg_real_next[8]~reg0.ACLR
reset => stg_real_next[9]~reg0.ACLR
reset => stg_real_next[10]~reg0.ACLR
reset => stg_real_next[11]~reg0.ACLR
reset => stg_real_next[12]~reg0.ACLR
reset => stg_real_next[13]~reg0.ACLR
reset => stg_real_next[14]~reg0.ACLR
reset => stg_real_next[15]~reg0.ACLR
enable => stg_real_next[15]~reg0.ENA
enable => stg_real_next[14]~reg0.ENA
enable => stg_real_next[13]~reg0.ENA
enable => stg_real_next[12]~reg0.ENA
enable => stg_real_next[11]~reg0.ENA
enable => stg_real_next[10]~reg0.ENA
enable => stg_real_next[9]~reg0.ENA
enable => stg_real_next[8]~reg0.ENA
enable => stg_real_next[7]~reg0.ENA
enable => stg_real_next[6]~reg0.ENA
enable => stg_real_next[5]~reg0.ENA
enable => stg_real_next[4]~reg0.ENA
enable => stg_real_next[3]~reg0.ENA
enable => stg_real_next[2]~reg0.ENA
enable => stg_real_next[1]~reg0.ENA
enable => stg_real_next[0]~reg0.ENA
enable => stg_imag_next[15]~reg0.ENA
enable => stg_imag_next[14]~reg0.ENA
enable => stg_imag_next[13]~reg0.ENA
enable => stg_imag_next[12]~reg0.ENA
enable => stg_imag_next[11]~reg0.ENA
enable => stg_imag_next[10]~reg0.ENA
enable => stg_imag_next[9]~reg0.ENA
enable => stg_imag_next[8]~reg0.ENA
enable => stg_imag_next[7]~reg0.ENA
enable => stg_imag_next[6]~reg0.ENA
enable => stg_imag_next[5]~reg0.ENA
enable => stg_imag_next[4]~reg0.ENA
enable => stg_imag_next[3]~reg0.ENA
enable => stg_imag_next[2]~reg0.ENA
enable => stg_imag_next[1]~reg0.ENA
enable => stg_imag_next[0]~reg0.ENA
enable => stg_control_next[6]~reg0.ENA
enable => stg_control_next[5]~reg0.ENA
enable => stg_control_next[4]~reg0.ENA
enable => stg_control_next[3]~reg0.ENA
enable => stg_control_next[2]~reg0.ENA
enable => stg_control_next[1]~reg0.ENA
enable => stg_control_next[0]~reg0.ENA
enable => stg_valid_next~reg0.ENA
enable => stg_inverse_next~reg0.ENA
enable => stg_sop_next~reg0.ENA
enable => stg_eop_next~reg0.ENA
stg_input_sel => stg_inverse_next.OUTPUTSELECT
stg_input_sel => stg_sop_next.OUTPUTSELECT
stg_input_sel => stg_eop_next.OUTPUTSELECT
stg_input_sel => stg_valid_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_control_next.OUTPUTSELECT
stg_input_sel => stg_control_next.OUTPUTSELECT
stg_input_sel => stg_control_next.OUTPUTSELECT
stg_input_sel => stg_control_next.OUTPUTSELECT
stg_input_sel => stg_control_next.OUTPUTSELECT
stg_input_sel => stg_control_next.OUTPUTSELECT
stg_input_sel => stg_control_next.OUTPUTSELECT
stg_control_first[0] => stg_control_next.DATAA
stg_control_first[1] => stg_control_next.DATAA
stg_control_first[2] => stg_control_next.DATAA
stg_control_first[3] => stg_control_next.DATAA
stg_control_first[4] => stg_control_next.DATAA
stg_control_first[5] => stg_control_next.DATAA
stg_control_first[6] => stg_control_next.DATAA
stg_sop_first => stg_sop_next.DATAA
stg_eop_first => stg_eop_next.DATAA
stg_valid_first => stg_valid_next.DATAA
stg_inverse_first => stg_inverse_next.DATAA
stg_real_first[0] => stg_real_next.DATAA
stg_real_first[1] => stg_real_next.DATAA
stg_real_first[2] => stg_real_next.DATAA
stg_real_first[3] => stg_real_next.DATAA
stg_real_first[4] => stg_real_next.DATAA
stg_real_first[5] => stg_real_next.DATAA
stg_real_first[6] => stg_real_next.DATAA
stg_real_first[7] => stg_real_next.DATAA
stg_real_first[8] => stg_real_next.DATAA
stg_real_first[9] => stg_real_next.DATAA
stg_real_first[10] => stg_real_next.DATAA
stg_real_first[11] => stg_real_next.DATAA
stg_real_first[12] => stg_real_next.DATAA
stg_real_first[13] => stg_real_next.DATAA
stg_real_first[14] => stg_real_next.DATAA
stg_real_first[15] => stg_real_next.DATAA
stg_imag_first[0] => stg_imag_next.DATAA
stg_imag_first[1] => stg_imag_next.DATAA
stg_imag_first[2] => stg_imag_next.DATAA
stg_imag_first[3] => stg_imag_next.DATAA
stg_imag_first[4] => stg_imag_next.DATAA
stg_imag_first[5] => stg_imag_next.DATAA
stg_imag_first[6] => stg_imag_next.DATAA
stg_imag_first[7] => stg_imag_next.DATAA
stg_imag_first[8] => stg_imag_next.DATAA
stg_imag_first[9] => stg_imag_next.DATAA
stg_imag_first[10] => stg_imag_next.DATAA
stg_imag_first[11] => stg_imag_next.DATAA
stg_imag_first[12] => stg_imag_next.DATAA
stg_imag_first[13] => stg_imag_next.DATAA
stg_imag_first[14] => stg_imag_next.DATAA
stg_imag_first[15] => stg_imag_next.DATAA
stg_valid_prev => stg_valid_next.DATAB
stg_sop_prev => stg_sop_next.DATAB
stg_eop_prev => stg_eop_next.DATAB
stg_inverse_prev => stg_inverse_next.DATAB
stg_control_prev[0] => stg_control_next.DATAB
stg_control_prev[1] => stg_control_next.DATAB
stg_control_prev[2] => stg_control_next.DATAB
stg_control_prev[3] => stg_control_next.DATAB
stg_control_prev[4] => stg_control_next.DATAB
stg_control_prev[5] => stg_control_next.DATAB
stg_control_prev[6] => stg_control_next.DATAB
stg_real_prev[0] => stg_real_next.DATAB
stg_real_prev[1] => stg_real_next.DATAB
stg_real_prev[2] => stg_real_next.DATAB
stg_real_prev[3] => stg_real_next.DATAB
stg_real_prev[4] => stg_real_next.DATAB
stg_real_prev[5] => stg_real_next.DATAB
stg_real_prev[6] => stg_real_next.DATAB
stg_real_prev[7] => stg_real_next.DATAB
stg_real_prev[8] => stg_real_next.DATAB
stg_real_prev[9] => stg_real_next.DATAB
stg_real_prev[10] => stg_real_next.DATAB
stg_real_prev[11] => stg_real_next.DATAB
stg_real_prev[12] => stg_real_next.DATAB
stg_real_prev[13] => stg_real_next.DATAB
stg_real_prev[14] => stg_real_next.DATAB
stg_real_prev[15] => stg_real_next.DATAB
stg_imag_prev[0] => stg_imag_next.DATAB
stg_imag_prev[1] => stg_imag_next.DATAB
stg_imag_prev[2] => stg_imag_next.DATAB
stg_imag_prev[3] => stg_imag_next.DATAB
stg_imag_prev[4] => stg_imag_next.DATAB
stg_imag_prev[5] => stg_imag_next.DATAB
stg_imag_prev[6] => stg_imag_next.DATAB
stg_imag_prev[7] => stg_imag_next.DATAB
stg_imag_prev[8] => stg_imag_next.DATAB
stg_imag_prev[9] => stg_imag_next.DATAB
stg_imag_prev[10] => stg_imag_next.DATAB
stg_imag_prev[11] => stg_imag_next.DATAB
stg_imag_prev[12] => stg_imag_next.DATAB
stg_imag_prev[13] => stg_imag_next.DATAB
stg_imag_prev[14] => stg_imag_next.DATAB
stg_imag_prev[15] => stg_imag_next.DATAB
stg_real_next[0] <= stg_real_next[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[1] <= stg_real_next[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[2] <= stg_real_next[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[3] <= stg_real_next[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[4] <= stg_real_next[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[5] <= stg_real_next[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[6] <= stg_real_next[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[7] <= stg_real_next[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[8] <= stg_real_next[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[9] <= stg_real_next[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[10] <= stg_real_next[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[11] <= stg_real_next[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[12] <= stg_real_next[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[13] <= stg_real_next[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[14] <= stg_real_next[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[15] <= stg_real_next[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[0] <= stg_imag_next[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[1] <= stg_imag_next[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[2] <= stg_imag_next[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[3] <= stg_imag_next[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[4] <= stg_imag_next[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[5] <= stg_imag_next[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[6] <= stg_imag_next[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[7] <= stg_imag_next[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[8] <= stg_imag_next[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[9] <= stg_imag_next[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[10] <= stg_imag_next[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[11] <= stg_imag_next[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[12] <= stg_imag_next[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[13] <= stg_imag_next[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[14] <= stg_imag_next[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[15] <= stg_imag_next[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_control_next[0] <= stg_control_next[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_control_next[1] <= stg_control_next[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_control_next[2] <= stg_control_next[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_control_next[3] <= stg_control_next[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_control_next[4] <= stg_control_next[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_control_next[5] <= stg_control_next[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_control_next[6] <= stg_control_next[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_inverse_next <= stg_inverse_next~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_eop_next <= stg_eop_next~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_sop_next <= stg_sop_next~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_valid_next <= stg_valid_next~reg0.DB_MAX_OUTPUT_PORT_TYPE


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage
clk => auk_dspip_r22sdf_cma:gen_cma:cma_inst.clk
clk => processing~reg0.CLK
clk => processing_cnt[0].CLK
clk => processing_cnt[1].CLK
clk => processing_cnt[2].CLK
clk => bfi_processing.CLK
clk => bfi_processing_cnt[0].CLK
clk => bfi_processing_cnt[1].CLK
clk => bfi_processing_cnt[2].CLK
clk => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.clk
clk => auk_dspip_r22sdf_delay:gen_bfi:bfi_delblk_real.clk
reset => auk_dspip_r22sdf_cma:gen_cma:cma_inst.reset
reset => processing~reg0.ACLR
reset => processing_cnt[0].ACLR
reset => processing_cnt[1].ACLR
reset => processing_cnt[2].ACLR
reset => bfi_processing.ACLR
reset => bfi_processing_cnt[0].ACLR
reset => bfi_processing_cnt[1].ACLR
reset => bfi_processing_cnt[2].ACLR
reset => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.reset
reset => auk_dspip_r22sdf_delay:gen_bfi:bfi_delblk_real.reset
enable => bfi_delay_blk_enable.IN1
enable => auk_dspip_r22sdf_cma:gen_cma:cma_inst.enable
enable => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.enable
enable => bfi_processing_cnt[2].ENA
enable => bfi_processing_cnt[1].ENA
enable => bfi_processing_cnt[0].ENA
enable => processing~reg0.ENA
enable => bfi_processing.ENA
enable => processing_cnt[2].ENA
enable => processing_cnt[1].ENA
enable => processing_cnt[0].ENA
in_valid => cma_in_valid.DATAA
in_valid => processing_cnt_p.IN0
in_valid => out_valid_s.DATAA
in_pwr_2 => out_real.OUTPUTSELECT
in_pwr_2 => out_real.OUTPUTSELECT
in_pwr_2 => out_real.OUTPUTSELECT
in_pwr_2 => out_real.OUTPUTSELECT
in_pwr_2 => out_real.OUTPUTSELECT
in_pwr_2 => out_real.OUTPUTSELECT
in_pwr_2 => out_real.OUTPUTSELECT
in_pwr_2 => out_real.OUTPUTSELECT
in_pwr_2 => out_real.OUTPUTSELECT
in_pwr_2 => out_real.OUTPUTSELECT
in_pwr_2 => out_real.OUTPUTSELECT
in_pwr_2 => out_real.OUTPUTSELECT
in_pwr_2 => out_real.OUTPUTSELECT
in_pwr_2 => out_real.OUTPUTSELECT
in_pwr_2 => out_real.OUTPUTSELECT
in_pwr_2 => out_real.OUTPUTSELECT
in_pwr_2 => out_imag.OUTPUTSELECT
in_pwr_2 => out_imag.OUTPUTSELECT
in_pwr_2 => out_imag.OUTPUTSELECT
in_pwr_2 => out_imag.OUTPUTSELECT
in_pwr_2 => out_imag.OUTPUTSELECT
in_pwr_2 => out_imag.OUTPUTSELECT
in_pwr_2 => out_imag.OUTPUTSELECT
in_pwr_2 => out_imag.OUTPUTSELECT
in_pwr_2 => out_imag.OUTPUTSELECT
in_pwr_2 => out_imag.OUTPUTSELECT
in_pwr_2 => out_imag.OUTPUTSELECT
in_pwr_2 => out_imag.OUTPUTSELECT
in_pwr_2 => out_imag.OUTPUTSELECT
in_pwr_2 => out_imag.OUTPUTSELECT
in_pwr_2 => out_imag.OUTPUTSELECT
in_pwr_2 => out_imag.OUTPUTSELECT
in_pwr_2 => out_valid_s.OUTPUTSELECT
in_pwr_2 => out_sop.OUTPUTSELECT
in_pwr_2 => out_eop_s.OUTPUTSELECT
in_pwr_2 => out_inverse.OUTPUTSELECT
in_pwr_2 => out_valid_s.OUTPUTSELECT
in_pwr_2 => out_sop.OUTPUTSELECT
in_pwr_2 => out_eop_s.OUTPUTSELECT
in_pwr_2 => out_inverse.OUTPUTSELECT
in_pwr_2 => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_radix_2
in_pwr_2 => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.in_radix_2
in_pwr_2 => auk_dspip_r22sdf_delay:gen_bfi:bfi_delblk_real.radix_2
in_pwr_2 => out_real.OUTPUTSELECT
in_pwr_2 => out_real.OUTPUTSELECT
in_pwr_2 => out_real.OUTPUTSELECT
in_pwr_2 => out_real.OUTPUTSELECT
in_pwr_2 => out_real.OUTPUTSELECT
in_pwr_2 => out_real.OUTPUTSELECT
in_pwr_2 => out_real.OUTPUTSELECT
in_pwr_2 => out_real.OUTPUTSELECT
in_pwr_2 => out_real.OUTPUTSELECT
in_pwr_2 => out_real.OUTPUTSELECT
in_pwr_2 => out_real.OUTPUTSELECT
in_pwr_2 => out_real.OUTPUTSELECT
in_pwr_2 => out_real.OUTPUTSELECT
in_pwr_2 => out_real.OUTPUTSELECT
in_pwr_2 => out_real.OUTPUTSELECT
in_pwr_2 => out_real.OUTPUTSELECT
in_pwr_2 => cma_in_valid.OUTPUTSELECT
in_pwr_2 => out_imag.OUTPUTSELECT
in_pwr_2 => out_imag.OUTPUTSELECT
in_pwr_2 => out_imag.OUTPUTSELECT
in_pwr_2 => out_imag.OUTPUTSELECT
in_pwr_2 => out_imag.OUTPUTSELECT
in_pwr_2 => out_imag.OUTPUTSELECT
in_pwr_2 => out_imag.OUTPUTSELECT
in_pwr_2 => out_imag.OUTPUTSELECT
in_pwr_2 => out_imag.OUTPUTSELECT
in_pwr_2 => out_imag.OUTPUTSELECT
in_pwr_2 => out_imag.OUTPUTSELECT
in_pwr_2 => out_imag.OUTPUTSELECT
in_pwr_2 => out_imag.OUTPUTSELECT
in_pwr_2 => out_imag.OUTPUTSELECT
in_pwr_2 => out_imag.OUTPUTSELECT
in_pwr_2 => out_imag.OUTPUTSELECT
in_sel => twidaddr.OUTPUTSELECT
in_sel => twidaddr.OUTPUTSELECT
in_sel => twidaddr.OUTPUTSELECT
in_sel => twidaddr.OUTPUTSELECT
in_sel => twidaddr.OUTPUTSELECT
in_sel => twidaddr.OUTPUTSELECT
in_sel => twidaddr.OUTPUTSELECT
in_sel => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.in_sel
in_sel => twid_rd_en.IN1
in_sop => processing_cnt_p.IN1
in_sop => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_sop
in_sop => out_sop.DATAA
in_eop => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_eop
in_eop => out_eop_s.DATAA
in_inverse => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_inverse
in_inverse => out_inverse.DATAA
in_fftpts[0] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_fftpts[0]
in_fftpts[0] => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.in_fftpts[0]
in_fftpts[1] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_fftpts[1]
in_fftpts[1] => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.in_fftpts[1]
in_fftpts[2] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_fftpts[2]
in_fftpts[2] => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.in_fftpts[2]
in_fftpts[3] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_fftpts[3]
in_fftpts[3] => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.in_fftpts[3]
in_fftpts[4] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_fftpts[4]
in_fftpts[4] => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.in_fftpts[4]
in_fftpts[5] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_fftpts[5]
in_fftpts[5] => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.in_fftpts[5]
in_fftpts[6] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_fftpts[6]
in_fftpts[6] => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.in_fftpts[6]
in_fftpts[7] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_fftpts[7]
in_fftpts[7] => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.in_fftpts[7]
in_real[0] => out_real.DATAB
in_real[0] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_real[0]
in_real[1] => out_real.DATAB
in_real[1] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_real[1]
in_real[2] => out_real.DATAB
in_real[2] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_real[2]
in_real[3] => out_real.DATAB
in_real[3] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_real[3]
in_real[4] => out_real.DATAB
in_real[4] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_real[4]
in_real[5] => out_real.DATAB
in_real[5] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_real[5]
in_real[6] => out_real.DATAB
in_real[6] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_real[6]
in_real[7] => out_real.DATAB
in_real[7] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_real[7]
in_real[8] => out_real.DATAB
in_real[8] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_real[8]
in_real[9] => out_real.DATAB
in_real[9] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_real[9]
in_real[10] => out_real.DATAB
in_real[10] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_real[10]
in_real[11] => out_real.DATAB
in_real[11] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_real[11]
in_real[12] => out_real.DATAB
in_real[12] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_real[12]
in_real[13] => out_real.DATAB
in_real[13] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_real[13]
in_real[14] => out_real.DATAB
in_real[14] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_real[14]
in_real[15] => out_real.DATAB
in_imag[0] => out_imag.DATAB
in_imag[0] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_imag[0]
in_imag[1] => out_imag.DATAB
in_imag[1] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_imag[1]
in_imag[2] => out_imag.DATAB
in_imag[2] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_imag[2]
in_imag[3] => out_imag.DATAB
in_imag[3] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_imag[3]
in_imag[4] => out_imag.DATAB
in_imag[4] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_imag[4]
in_imag[5] => out_imag.DATAB
in_imag[5] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_imag[5]
in_imag[6] => out_imag.DATAB
in_imag[6] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_imag[6]
in_imag[7] => out_imag.DATAB
in_imag[7] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_imag[7]
in_imag[8] => out_imag.DATAB
in_imag[8] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_imag[8]
in_imag[9] => out_imag.DATAB
in_imag[9] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_imag[9]
in_imag[10] => out_imag.DATAB
in_imag[10] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_imag[10]
in_imag[11] => out_imag.DATAB
in_imag[11] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_imag[11]
in_imag[12] => out_imag.DATAB
in_imag[12] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_imag[12]
in_imag[13] => out_imag.DATAB
in_imag[13] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_imag[13]
in_imag[14] => out_imag.DATAB
in_imag[14] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_imag[14]
in_imag[15] => out_imag.DATAB
realtwid[0] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.realtwid[0]
realtwid[1] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.realtwid[1]
realtwid[2] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.realtwid[2]
realtwid[3] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.realtwid[3]
realtwid[4] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.realtwid[4]
realtwid[5] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.realtwid[5]
realtwid[6] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.realtwid[6]
realtwid[7] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.realtwid[7]
realtwid[8] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.realtwid[8]
realtwid[9] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.realtwid[9]
realtwid[10] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.realtwid[10]
realtwid[11] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.realtwid[11]
realtwid[12] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.realtwid[12]
realtwid[13] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.realtwid[13]
realtwid[14] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.realtwid[14]
realtwid[15] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.realtwid[15]
realtwid[16] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.realtwid[16]
realtwid[17] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.realtwid[17]
imagtwid[0] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.imagtwid[0]
imagtwid[1] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.imagtwid[1]
imagtwid[2] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.imagtwid[2]
imagtwid[3] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.imagtwid[3]
imagtwid[4] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.imagtwid[4]
imagtwid[5] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.imagtwid[5]
imagtwid[6] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.imagtwid[6]
imagtwid[7] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.imagtwid[7]
imagtwid[8] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.imagtwid[8]
imagtwid[9] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.imagtwid[9]
imagtwid[10] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.imagtwid[10]
imagtwid[11] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.imagtwid[11]
imagtwid[12] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.imagtwid[12]
imagtwid[13] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.imagtwid[13]
imagtwid[14] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.imagtwid[14]
imagtwid[15] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.imagtwid[15]
imagtwid[16] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.imagtwid[16]
imagtwid[17] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.imagtwid[17]
twid_rd_en <= twid_rd_en.DB_MAX_OUTPUT_PORT_TYPE
twidaddr[0] <= twidaddr.DB_MAX_OUTPUT_PORT_TYPE
twidaddr[1] <= twidaddr.DB_MAX_OUTPUT_PORT_TYPE
twidaddr[2] <= twidaddr.DB_MAX_OUTPUT_PORT_TYPE
twidaddr[3] <= twidaddr.DB_MAX_OUTPUT_PORT_TYPE
twidaddr[4] <= twidaddr.DB_MAX_OUTPUT_PORT_TYPE
twidaddr[5] <= twidaddr.DB_MAX_OUTPUT_PORT_TYPE
twidaddr[6] <= twidaddr.DB_MAX_OUTPUT_PORT_TYPE
in_control[0] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_control[0]
in_control[1] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_control[1]
in_control[2] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_control[2]
in_control[3] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_control[3]
in_control[4] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_control[4]
in_control[5] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_control[5]
in_control[6] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_control[6]
processing <= processing~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[0] <= out_real.DB_MAX_OUTPUT_PORT_TYPE
out_real[1] <= out_real.DB_MAX_OUTPUT_PORT_TYPE
out_real[2] <= out_real.DB_MAX_OUTPUT_PORT_TYPE
out_real[3] <= out_real.DB_MAX_OUTPUT_PORT_TYPE
out_real[4] <= out_real.DB_MAX_OUTPUT_PORT_TYPE
out_real[5] <= out_real.DB_MAX_OUTPUT_PORT_TYPE
out_real[6] <= out_real.DB_MAX_OUTPUT_PORT_TYPE
out_real[7] <= out_real.DB_MAX_OUTPUT_PORT_TYPE
out_real[8] <= out_real.DB_MAX_OUTPUT_PORT_TYPE
out_real[9] <= out_real.DB_MAX_OUTPUT_PORT_TYPE
out_real[10] <= out_real.DB_MAX_OUTPUT_PORT_TYPE
out_real[11] <= out_real.DB_MAX_OUTPUT_PORT_TYPE
out_real[12] <= out_real.DB_MAX_OUTPUT_PORT_TYPE
out_real[13] <= out_real.DB_MAX_OUTPUT_PORT_TYPE
out_real[14] <= out_real.DB_MAX_OUTPUT_PORT_TYPE
out_real[15] <= out_real.DB_MAX_OUTPUT_PORT_TYPE
out_imag[0] <= out_imag.DB_MAX_OUTPUT_PORT_TYPE
out_imag[1] <= out_imag.DB_MAX_OUTPUT_PORT_TYPE
out_imag[2] <= out_imag.DB_MAX_OUTPUT_PORT_TYPE
out_imag[3] <= out_imag.DB_MAX_OUTPUT_PORT_TYPE
out_imag[4] <= out_imag.DB_MAX_OUTPUT_PORT_TYPE
out_imag[5] <= out_imag.DB_MAX_OUTPUT_PORT_TYPE
out_imag[6] <= out_imag.DB_MAX_OUTPUT_PORT_TYPE
out_imag[7] <= out_imag.DB_MAX_OUTPUT_PORT_TYPE
out_imag[8] <= out_imag.DB_MAX_OUTPUT_PORT_TYPE
out_imag[9] <= out_imag.DB_MAX_OUTPUT_PORT_TYPE
out_imag[10] <= out_imag.DB_MAX_OUTPUT_PORT_TYPE
out_imag[11] <= out_imag.DB_MAX_OUTPUT_PORT_TYPE
out_imag[12] <= out_imag.DB_MAX_OUTPUT_PORT_TYPE
out_imag[13] <= out_imag.DB_MAX_OUTPUT_PORT_TYPE
out_imag[14] <= out_imag.DB_MAX_OUTPUT_PORT_TYPE
out_imag[15] <= out_imag.DB_MAX_OUTPUT_PORT_TYPE
out_control[0] <= auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.out_control[0]
out_control[1] <= auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.out_control[1]
out_control[2] <= auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.out_control[2]
out_control[3] <= auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.out_control[3]
out_control[4] <= auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.out_control[4]
out_control[5] <= auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.out_control[5]
out_control[6] <= auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.out_control[6]
out_inverse <= out_inverse.DB_MAX_OUTPUT_PORT_TYPE
out_sop <= out_sop.DB_MAX_OUTPUT_PORT_TYPE
out_eop <= out_eop_s.DB_MAX_OUTPUT_PORT_TYPE
out_valid <= out_valid_s.DB_MAX_OUTPUT_PORT_TYPE


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst
clk => auk_dspip_r22sdf_counter:bf_counter_inst.clk
clk => out_inverse_d[0].CLK
clk => out_inverse_d[1].CLK
clk => out_inverse_d[2].CLK
clk => out_inverse_d[3].CLK
clk => out_inverse_d[4].CLK
clk => out_inverse_d[5].CLK
clk => out_inverse_d[6].CLK
clk => out_inverse_d[7].CLK
clk => out_inverse_d[8].CLK
clk => out_eop_d[0].CLK
clk => out_eop_d[1].CLK
clk => out_eop_d[2].CLK
clk => out_eop_d[3].CLK
clk => out_eop_d[4].CLK
clk => out_eop_d[5].CLK
clk => out_eop_d[6].CLK
clk => out_eop_d[7].CLK
clk => out_eop_d[8].CLK
clk => out_sop_d[0].CLK
clk => out_sop_d[1].CLK
clk => out_sop_d[2].CLK
clk => out_sop_d[3].CLK
clk => out_sop_d[4].CLK
clk => out_sop_d[5].CLK
clk => out_sop_d[6].CLK
clk => out_sop_d[7].CLK
clk => out_sop_d[8].CLK
clk => out_valid_d[0].CLK
clk => out_valid_d[1].CLK
clk => out_valid_d[2].CLK
clk => out_valid_d[3].CLK
clk => out_valid_d[4].CLK
clk => out_valid_d[5].CLK
clk => out_valid_d[6].CLK
clk => out_valid_d[7].CLK
clk => out_valid_d[8].CLK
clk => out_control_d[0][0].CLK
clk => out_control_d[0][1].CLK
clk => out_control_d[0][2].CLK
clk => out_control_d[0][3].CLK
clk => out_control_d[0][4].CLK
clk => out_control_d[0][5].CLK
clk => out_control_d[0][6].CLK
clk => out_control_d[1][0].CLK
clk => out_control_d[1][1].CLK
clk => out_control_d[1][2].CLK
clk => out_control_d[1][3].CLK
clk => out_control_d[1][4].CLK
clk => out_control_d[1][5].CLK
clk => out_control_d[1][6].CLK
clk => out_control_d[2][0].CLK
clk => out_control_d[2][1].CLK
clk => out_control_d[2][2].CLK
clk => out_control_d[2][3].CLK
clk => out_control_d[2][4].CLK
clk => out_control_d[2][5].CLK
clk => out_control_d[2][6].CLK
clk => out_control_d[3][0].CLK
clk => out_control_d[3][1].CLK
clk => out_control_d[3][2].CLK
clk => out_control_d[3][3].CLK
clk => out_control_d[3][4].CLK
clk => out_control_d[3][5].CLK
clk => out_control_d[3][6].CLK
clk => out_control_d[4][0].CLK
clk => out_control_d[4][1].CLK
clk => out_control_d[4][2].CLK
clk => out_control_d[4][3].CLK
clk => out_control_d[4][4].CLK
clk => out_control_d[4][5].CLK
clk => out_control_d[4][6].CLK
clk => out_control_d[5][0].CLK
clk => out_control_d[5][1].CLK
clk => out_control_d[5][2].CLK
clk => out_control_d[5][3].CLK
clk => out_control_d[5][4].CLK
clk => out_control_d[5][5].CLK
clk => out_control_d[5][6].CLK
clk => out_control_d[6][0].CLK
clk => out_control_d[6][1].CLK
clk => out_control_d[6][2].CLK
clk => out_control_d[6][3].CLK
clk => out_control_d[6][4].CLK
clk => out_control_d[6][5].CLK
clk => out_control_d[6][6].CLK
clk => out_control_d[7][0].CLK
clk => out_control_d[7][1].CLK
clk => out_control_d[7][2].CLK
clk => out_control_d[7][3].CLK
clk => out_control_d[7][4].CLK
clk => out_control_d[7][5].CLK
clk => out_control_d[7][6].CLK
clk => out_control_d[8][0].CLK
clk => out_control_d[8][1].CLK
clk => out_control_d[8][2].CLK
clk => out_control_d[8][3].CLK
clk => out_control_d[8][4].CLK
clk => out_control_d[8][5].CLK
clk => out_control_d[8][6].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:real_result[0].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:real_result[1].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:real_result[2].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:real_result[3].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:real_result[4].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:real_result[5].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:real_result[6].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:real_result[7].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:real_result[8].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:real_result[9].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:real_result[10].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:real_result[11].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:real_result[12].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:real_result[13].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:real_result[14].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:real_result[15].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:real_result[16].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:real_result[17].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:real_result[18].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:real_result[19].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:real_result[20].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:real_result[21].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:real_result[22].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:real_result[23].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:real_result[24].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:real_result[25].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:real_result[26].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:real_result[27].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:real_result[28].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:real_result[29].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:real_result[30].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:real_result[31].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:imag_result[0].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:imag_result[1].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:imag_result[2].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:imag_result[3].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:imag_result[4].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:imag_result[5].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:imag_result[6].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:imag_result[7].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:imag_result[8].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:imag_result[9].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:imag_result[10].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:imag_result[11].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:imag_result[12].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:imag_result[13].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:imag_result[14].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:imag_result[15].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:imag_result[16].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:imag_result[17].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:imag_result[18].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:imag_result[19].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:imag_result[20].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:imag_result[21].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:imag_result[22].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:imag_result[23].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:imag_result[24].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:imag_result[25].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:imag_result[26].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:imag_result[27].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:imag_result[28].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:imag_result[29].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:imag_result[30].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:imag_result[31].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_imag_d[0].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_imag_d[1].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_imag_d[2].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_imag_d[3].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_imag_d[4].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_imag_d[5].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_imag_d[6].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_imag_d[7].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_imag_d[8].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_imag_d[9].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_imag_d[10].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_imag_d[11].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_imag_d[12].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_imag_d[13].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_imag_d[14].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_real_d[0].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_real_d[1].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_real_d[2].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_real_d[3].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_real_d[4].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_real_d[5].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_real_d[6].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_real_d[7].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_real_d[8].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_real_d[9].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_real_d[10].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_real_d[11].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_real_d[12].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_real_d[13].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_real_d[14].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_imag_dd[0].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_imag_dd[1].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_imag_dd[2].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_imag_dd[3].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_imag_dd[4].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_imag_dd[5].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_imag_dd[6].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_imag_dd[7].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_imag_dd[8].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_imag_dd[9].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_imag_dd[10].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_imag_dd[11].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_imag_dd[12].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_imag_dd[13].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_imag_dd[14].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_real_dd[0].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_real_dd[1].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_real_dd[2].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_real_dd[3].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_real_dd[4].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_real_dd[5].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_real_dd[6].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_real_dd[7].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_real_dd[8].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_real_dd[9].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_real_dd[10].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_real_dd[11].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_real_dd[12].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_real_dd[13].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_real_dd[14].CLK
clk => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.clock0
clk => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.clock0
clk => auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_real.clk
clk => auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_imag.clk
reset => in_real_dd.OUTPUTSELECT
reset => in_real_dd.OUTPUTSELECT
reset => in_real_dd.OUTPUTSELECT
reset => in_real_dd.OUTPUTSELECT
reset => in_real_dd.OUTPUTSELECT
reset => in_real_dd.OUTPUTSELECT
reset => in_real_dd.OUTPUTSELECT
reset => in_real_dd.OUTPUTSELECT
reset => in_real_dd.OUTPUTSELECT
reset => in_real_dd.OUTPUTSELECT
reset => in_real_dd.OUTPUTSELECT
reset => in_real_dd.OUTPUTSELECT
reset => in_real_dd.OUTPUTSELECT
reset => in_real_dd.OUTPUTSELECT
reset => in_real_dd.OUTPUTSELECT
reset => in_imag_dd.OUTPUTSELECT
reset => in_imag_dd.OUTPUTSELECT
reset => in_imag_dd.OUTPUTSELECT
reset => in_imag_dd.OUTPUTSELECT
reset => in_imag_dd.OUTPUTSELECT
reset => in_imag_dd.OUTPUTSELECT
reset => in_imag_dd.OUTPUTSELECT
reset => in_imag_dd.OUTPUTSELECT
reset => in_imag_dd.OUTPUTSELECT
reset => in_imag_dd.OUTPUTSELECT
reset => in_imag_dd.OUTPUTSELECT
reset => in_imag_dd.OUTPUTSELECT
reset => in_imag_dd.OUTPUTSELECT
reset => in_imag_dd.OUTPUTSELECT
reset => in_imag_dd.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => imag_result.OUTPUTSELECT
reset => imag_result.OUTPUTSELECT
reset => imag_result.OUTPUTSELECT
reset => imag_result.OUTPUTSELECT
reset => imag_result.OUTPUTSELECT
reset => imag_result.OUTPUTSELECT
reset => imag_result.OUTPUTSELECT
reset => imag_result.OUTPUTSELECT
reset => imag_result.OUTPUTSELECT
reset => imag_result.OUTPUTSELECT
reset => imag_result.OUTPUTSELECT
reset => imag_result.OUTPUTSELECT
reset => imag_result.OUTPUTSELECT
reset => imag_result.OUTPUTSELECT
reset => imag_result.OUTPUTSELECT
reset => imag_result.OUTPUTSELECT
reset => imag_result.OUTPUTSELECT
reset => imag_result.OUTPUTSELECT
reset => imag_result.OUTPUTSELECT
reset => imag_result.OUTPUTSELECT
reset => imag_result.OUTPUTSELECT
reset => imag_result.OUTPUTSELECT
reset => imag_result.OUTPUTSELECT
reset => imag_result.OUTPUTSELECT
reset => imag_result.OUTPUTSELECT
reset => imag_result.OUTPUTSELECT
reset => imag_result.OUTPUTSELECT
reset => imag_result.OUTPUTSELECT
reset => imag_result.OUTPUTSELECT
reset => imag_result.OUTPUTSELECT
reset => imag_result.OUTPUTSELECT
reset => imag_result.OUTPUTSELECT
reset => real_result.OUTPUTSELECT
reset => real_result.OUTPUTSELECT
reset => real_result.OUTPUTSELECT
reset => real_result.OUTPUTSELECT
reset => real_result.OUTPUTSELECT
reset => real_result.OUTPUTSELECT
reset => real_result.OUTPUTSELECT
reset => real_result.OUTPUTSELECT
reset => real_result.OUTPUTSELECT
reset => real_result.OUTPUTSELECT
reset => real_result.OUTPUTSELECT
reset => real_result.OUTPUTSELECT
reset => real_result.OUTPUTSELECT
reset => real_result.OUTPUTSELECT
reset => real_result.OUTPUTSELECT
reset => real_result.OUTPUTSELECT
reset => real_result.OUTPUTSELECT
reset => real_result.OUTPUTSELECT
reset => real_result.OUTPUTSELECT
reset => real_result.OUTPUTSELECT
reset => real_result.OUTPUTSELECT
reset => real_result.OUTPUTSELECT
reset => real_result.OUTPUTSELECT
reset => real_result.OUTPUTSELECT
reset => real_result.OUTPUTSELECT
reset => real_result.OUTPUTSELECT
reset => real_result.OUTPUTSELECT
reset => real_result.OUTPUTSELECT
reset => real_result.OUTPUTSELECT
reset => real_result.OUTPUTSELECT
reset => real_result.OUTPUTSELECT
reset => real_result.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_valid_d.OUTPUTSELECT
reset => out_valid_d.OUTPUTSELECT
reset => out_valid_d.OUTPUTSELECT
reset => out_valid_d.OUTPUTSELECT
reset => out_valid_d.OUTPUTSELECT
reset => out_valid_d.OUTPUTSELECT
reset => out_valid_d.OUTPUTSELECT
reset => out_valid_d.OUTPUTSELECT
reset => out_valid_d.OUTPUTSELECT
reset => out_sop_d.OUTPUTSELECT
reset => out_sop_d.OUTPUTSELECT
reset => out_sop_d.OUTPUTSELECT
reset => out_sop_d.OUTPUTSELECT
reset => out_sop_d.OUTPUTSELECT
reset => out_sop_d.OUTPUTSELECT
reset => out_sop_d.OUTPUTSELECT
reset => out_sop_d.OUTPUTSELECT
reset => out_sop_d.OUTPUTSELECT
reset => out_eop_d.OUTPUTSELECT
reset => out_eop_d.OUTPUTSELECT
reset => out_eop_d.OUTPUTSELECT
reset => out_eop_d.OUTPUTSELECT
reset => out_eop_d.OUTPUTSELECT
reset => out_eop_d.OUTPUTSELECT
reset => out_eop_d.OUTPUTSELECT
reset => out_eop_d.OUTPUTSELECT
reset => out_eop_d.OUTPUTSELECT
reset => out_inverse_d.OUTPUTSELECT
reset => out_inverse_d.OUTPUTSELECT
reset => out_inverse_d.OUTPUTSELECT
reset => out_inverse_d.OUTPUTSELECT
reset => out_inverse_d.OUTPUTSELECT
reset => out_inverse_d.OUTPUTSELECT
reset => out_inverse_d.OUTPUTSELECT
reset => out_inverse_d.OUTPUTSELECT
reset => out_inverse_d.OUTPUTSELECT
reset => auk_dspip_r22sdf_counter:bf_counter_inst.reset
reset => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.aclr0
reset => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.aclr0
reset => auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_real.reset
reset => auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_imag.reset
enable => in_real_dd.OUTPUTSELECT
enable => in_real_dd.OUTPUTSELECT
enable => in_real_dd.OUTPUTSELECT
enable => in_real_dd.OUTPUTSELECT
enable => in_real_dd.OUTPUTSELECT
enable => in_real_dd.OUTPUTSELECT
enable => in_real_dd.OUTPUTSELECT
enable => in_real_dd.OUTPUTSELECT
enable => in_real_dd.OUTPUTSELECT
enable => in_real_dd.OUTPUTSELECT
enable => in_real_dd.OUTPUTSELECT
enable => in_real_dd.OUTPUTSELECT
enable => in_real_dd.OUTPUTSELECT
enable => in_real_dd.OUTPUTSELECT
enable => in_real_dd.OUTPUTSELECT
enable => in_imag_dd.OUTPUTSELECT
enable => in_imag_dd.OUTPUTSELECT
enable => in_imag_dd.OUTPUTSELECT
enable => in_imag_dd.OUTPUTSELECT
enable => in_imag_dd.OUTPUTSELECT
enable => in_imag_dd.OUTPUTSELECT
enable => in_imag_dd.OUTPUTSELECT
enable => in_imag_dd.OUTPUTSELECT
enable => in_imag_dd.OUTPUTSELECT
enable => in_imag_dd.OUTPUTSELECT
enable => in_imag_dd.OUTPUTSELECT
enable => in_imag_dd.OUTPUTSELECT
enable => in_imag_dd.OUTPUTSELECT
enable => in_imag_dd.OUTPUTSELECT
enable => in_imag_dd.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => imag_result.OUTPUTSELECT
enable => imag_result.OUTPUTSELECT
enable => imag_result.OUTPUTSELECT
enable => imag_result.OUTPUTSELECT
enable => imag_result.OUTPUTSELECT
enable => imag_result.OUTPUTSELECT
enable => imag_result.OUTPUTSELECT
enable => imag_result.OUTPUTSELECT
enable => imag_result.OUTPUTSELECT
enable => imag_result.OUTPUTSELECT
enable => imag_result.OUTPUTSELECT
enable => imag_result.OUTPUTSELECT
enable => imag_result.OUTPUTSELECT
enable => imag_result.OUTPUTSELECT
enable => imag_result.OUTPUTSELECT
enable => imag_result.OUTPUTSELECT
enable => imag_result.OUTPUTSELECT
enable => imag_result.OUTPUTSELECT
enable => imag_result.OUTPUTSELECT
enable => imag_result.OUTPUTSELECT
enable => imag_result.OUTPUTSELECT
enable => imag_result.OUTPUTSELECT
enable => imag_result.OUTPUTSELECT
enable => imag_result.OUTPUTSELECT
enable => imag_result.OUTPUTSELECT
enable => imag_result.OUTPUTSELECT
enable => imag_result.OUTPUTSELECT
enable => imag_result.OUTPUTSELECT
enable => imag_result.OUTPUTSELECT
enable => imag_result.OUTPUTSELECT
enable => imag_result.OUTPUTSELECT
enable => imag_result.OUTPUTSELECT
enable => real_result.OUTPUTSELECT
enable => real_result.OUTPUTSELECT
enable => real_result.OUTPUTSELECT
enable => real_result.OUTPUTSELECT
enable => real_result.OUTPUTSELECT
enable => real_result.OUTPUTSELECT
enable => real_result.OUTPUTSELECT
enable => real_result.OUTPUTSELECT
enable => real_result.OUTPUTSELECT
enable => real_result.OUTPUTSELECT
enable => real_result.OUTPUTSELECT
enable => real_result.OUTPUTSELECT
enable => real_result.OUTPUTSELECT
enable => real_result.OUTPUTSELECT
enable => real_result.OUTPUTSELECT
enable => real_result.OUTPUTSELECT
enable => real_result.OUTPUTSELECT
enable => real_result.OUTPUTSELECT
enable => real_result.OUTPUTSELECT
enable => real_result.OUTPUTSELECT
enable => real_result.OUTPUTSELECT
enable => real_result.OUTPUTSELECT
enable => real_result.OUTPUTSELECT
enable => real_result.OUTPUTSELECT
enable => real_result.OUTPUTSELECT
enable => real_result.OUTPUTSELECT
enable => real_result.OUTPUTSELECT
enable => real_result.OUTPUTSELECT
enable => real_result.OUTPUTSELECT
enable => real_result.OUTPUTSELECT
enable => real_result.OUTPUTSELECT
enable => real_result.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_valid_d.OUTPUTSELECT
enable => out_valid_d.OUTPUTSELECT
enable => out_valid_d.OUTPUTSELECT
enable => out_valid_d.OUTPUTSELECT
enable => out_valid_d.OUTPUTSELECT
enable => out_valid_d.OUTPUTSELECT
enable => out_valid_d.OUTPUTSELECT
enable => out_valid_d.OUTPUTSELECT
enable => out_valid_d.OUTPUTSELECT
enable => out_sop_d.OUTPUTSELECT
enable => out_sop_d.OUTPUTSELECT
enable => out_sop_d.OUTPUTSELECT
enable => out_sop_d.OUTPUTSELECT
enable => out_sop_d.OUTPUTSELECT
enable => out_sop_d.OUTPUTSELECT
enable => out_sop_d.OUTPUTSELECT
enable => out_sop_d.OUTPUTSELECT
enable => out_sop_d.OUTPUTSELECT
enable => out_eop_d.OUTPUTSELECT
enable => out_eop_d.OUTPUTSELECT
enable => out_eop_d.OUTPUTSELECT
enable => out_eop_d.OUTPUTSELECT
enable => out_eop_d.OUTPUTSELECT
enable => out_eop_d.OUTPUTSELECT
enable => out_eop_d.OUTPUTSELECT
enable => out_eop_d.OUTPUTSELECT
enable => out_eop_d.OUTPUTSELECT
enable => out_inverse_d.OUTPUTSELECT
enable => out_inverse_d.OUTPUTSELECT
enable => out_inverse_d.OUTPUTSELECT
enable => out_inverse_d.OUTPUTSELECT
enable => out_inverse_d.OUTPUTSELECT
enable => out_inverse_d.OUTPUTSELECT
enable => out_inverse_d.OUTPUTSELECT
enable => out_inverse_d.OUTPUTSELECT
enable => out_inverse_d.OUTPUTSELECT
enable => auk_dspip_r22sdf_counter:bf_counter_inst.enable
enable => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.ena0
enable => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.ena0
enable => auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_real.enable
enable => auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_imag.enable
in_sop => out_sop_d.DATAB
in_sop => auk_dspip_r22sdf_counter:bf_counter_inst.in_sop
in_eop => out_eop_d.DATAB
in_eop => auk_dspip_r22sdf_counter:bf_counter_inst.in_eop
in_inverse => out_inverse_d.DATAB
in_valid => out_valid_d.DATAB
in_valid => auk_dspip_r22sdf_counter:bf_counter_inst.in_valid
in_fftpts[0] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[0]
in_fftpts[1] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[1]
in_fftpts[2] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[2]
in_fftpts[3] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[3]
in_fftpts[4] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[4]
in_fftpts[5] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[5]
in_fftpts[6] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[6]
in_fftpts[7] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[7]
in_radix_2 => auk_dspip_r22sdf_counter:bf_counter_inst.in_radix_2
in_radix_2 => in_control_tmp[6].OUTPUTSELECT
in_radix_2 => in_control_tmp[5].OUTPUTSELECT
in_radix_2 => in_control_tmp[4].OUTPUTSELECT
in_radix_2 => in_control_tmp[3].OUTPUTSELECT
in_radix_2 => in_control_tmp[2].OUTPUTSELECT
in_radix_2 => in_control_tmp[1].OUTPUTSELECT
in_radix_2 => in_control_tmp[0].OUTPUTSELECT
in_control[0] => Add1.IN14
in_control[0] => in_control_tmp[0].DATAA
in_control[0] => out_control_d.DATAB
in_control[1] => Add0.IN12
in_control[1] => Add1.IN13
in_control[1] => out_control_d.DATAB
in_control[2] => Add0.IN11
in_control[2] => Add1.IN12
in_control[2] => out_control_d.DATAB
in_control[3] => Add0.IN10
in_control[3] => Add1.IN11
in_control[3] => out_control_d.DATAB
in_control[4] => Add0.IN9
in_control[4] => Add1.IN10
in_control[4] => out_control_d.DATAB
in_control[5] => Add0.IN8
in_control[5] => Add1.IN9
in_control[5] => out_control_d.DATAB
in_control[6] => Add0.IN7
in_control[6] => Add1.IN8
in_control[6] => out_control_d.DATAB
in_real[0] => in_real_dd.DATAB
in_real[1] => in_real_dd.DATAB
in_real[2] => in_real_dd.DATAB
in_real[3] => in_real_dd.DATAB
in_real[4] => in_real_dd.DATAB
in_real[5] => in_real_dd.DATAB
in_real[6] => in_real_dd.DATAB
in_real[7] => in_real_dd.DATAB
in_real[8] => in_real_dd.DATAB
in_real[9] => in_real_dd.DATAB
in_real[10] => in_real_dd.DATAB
in_real[11] => in_real_dd.DATAB
in_real[12] => in_real_dd.DATAB
in_real[13] => in_real_dd.DATAB
in_real[14] => in_real_dd.DATAB
in_imag[0] => in_imag_dd.DATAB
in_imag[1] => in_imag_dd.DATAB
in_imag[2] => in_imag_dd.DATAB
in_imag[3] => in_imag_dd.DATAB
in_imag[4] => in_imag_dd.DATAB
in_imag[5] => in_imag_dd.DATAB
in_imag[6] => in_imag_dd.DATAB
in_imag[7] => in_imag_dd.DATAB
in_imag[8] => in_imag_dd.DATAB
in_imag[9] => in_imag_dd.DATAB
in_imag[10] => in_imag_dd.DATAB
in_imag[11] => in_imag_dd.DATAB
in_imag[12] => in_imag_dd.DATAB
in_imag[13] => in_imag_dd.DATAB
in_imag[14] => in_imag_dd.DATAB
realtwid[0] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[0]
realtwid[0] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[18]
realtwid[1] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[1]
realtwid[1] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[19]
realtwid[2] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[2]
realtwid[2] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[20]
realtwid[3] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[3]
realtwid[3] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[21]
realtwid[4] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[4]
realtwid[4] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[22]
realtwid[5] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[5]
realtwid[5] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[23]
realtwid[6] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[6]
realtwid[6] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[24]
realtwid[7] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[7]
realtwid[7] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[25]
realtwid[8] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[8]
realtwid[8] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[26]
realtwid[9] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[9]
realtwid[9] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[27]
realtwid[10] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[10]
realtwid[10] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[28]
realtwid[11] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[11]
realtwid[11] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[29]
realtwid[12] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[12]
realtwid[12] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[30]
realtwid[13] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[13]
realtwid[13] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[31]
realtwid[14] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[14]
realtwid[14] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[32]
realtwid[15] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[15]
realtwid[15] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[33]
realtwid[16] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[16]
realtwid[16] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[34]
realtwid[17] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[17]
realtwid[17] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[35]
imagtwid[0] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[18]
imagtwid[0] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[0]
imagtwid[1] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[19]
imagtwid[1] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[1]
imagtwid[2] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[20]
imagtwid[2] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[2]
imagtwid[3] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[21]
imagtwid[3] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[3]
imagtwid[4] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[22]
imagtwid[4] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[4]
imagtwid[5] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[23]
imagtwid[5] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[5]
imagtwid[6] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[24]
imagtwid[6] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[6]
imagtwid[7] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[25]
imagtwid[7] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[7]
imagtwid[8] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[26]
imagtwid[8] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[8]
imagtwid[9] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[27]
imagtwid[9] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[9]
imagtwid[10] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[28]
imagtwid[10] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[10]
imagtwid[11] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[29]
imagtwid[11] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[11]
imagtwid[12] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[30]
imagtwid[12] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[12]
imagtwid[13] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[31]
imagtwid[13] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[13]
imagtwid[14] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[32]
imagtwid[14] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[14]
imagtwid[15] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[33]
imagtwid[15] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[15]
imagtwid[16] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[34]
imagtwid[16] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[16]
imagtwid[17] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[35]
imagtwid[17] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[17]
twidaddr[0] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[0]
twidaddr[1] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[1]
twidaddr[2] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[2]
twidaddr[3] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[3]
twidaddr[4] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[4]
twidaddr[5] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[5]
twidaddr[6] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[6]
out_real[0] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_real.dataout[0]
out_real[1] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_real.dataout[1]
out_real[2] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_real.dataout[2]
out_real[3] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_real.dataout[3]
out_real[4] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_real.dataout[4]
out_real[5] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_real.dataout[5]
out_real[6] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_real.dataout[6]
out_real[7] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_real.dataout[7]
out_real[8] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_real.dataout[8]
out_real[9] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_real.dataout[9]
out_real[10] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_real.dataout[10]
out_real[11] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_real.dataout[11]
out_real[12] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_real.dataout[12]
out_real[13] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_real.dataout[13]
out_real[14] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_real.dataout[14]
out_imag[0] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_imag.dataout[0]
out_imag[1] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_imag.dataout[1]
out_imag[2] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_imag.dataout[2]
out_imag[3] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_imag.dataout[3]
out_imag[4] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_imag.dataout[4]
out_imag[5] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_imag.dataout[5]
out_imag[6] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_imag.dataout[6]
out_imag[7] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_imag.dataout[7]
out_imag[8] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_imag.dataout[8]
out_imag[9] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_imag.dataout[9]
out_imag[10] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_imag.dataout[10]
out_imag[11] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_imag.dataout[11]
out_imag[12] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_imag.dataout[12]
out_imag[13] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_imag.dataout[13]
out_imag[14] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_imag.dataout[14]
out_control[0] <= out_control_d[8][0].DB_MAX_OUTPUT_PORT_TYPE
out_control[1] <= out_control_d[8][1].DB_MAX_OUTPUT_PORT_TYPE
out_control[2] <= out_control_d[8][2].DB_MAX_OUTPUT_PORT_TYPE
out_control[3] <= out_control_d[8][3].DB_MAX_OUTPUT_PORT_TYPE
out_control[4] <= out_control_d[8][4].DB_MAX_OUTPUT_PORT_TYPE
out_control[5] <= out_control_d[8][5].DB_MAX_OUTPUT_PORT_TYPE
out_control[6] <= out_control_d[8][6].DB_MAX_OUTPUT_PORT_TYPE
out_inverse <= out_inverse_d[8].DB_MAX_OUTPUT_PORT_TYPE
out_sop <= out_sop_d[8].DB_MAX_OUTPUT_PORT_TYPE
out_eop <= out_eop_d[8].DB_MAX_OUTPUT_PORT_TYPE
out_valid <= out_valid_d[8].DB_MAX_OUTPUT_PORT_TYPE


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst
clk => control_s[0].CLK
clk => control_s[1].CLK
clk => control_s[2].CLK
clk => control_s[3].CLK
clk => control_s[4].CLK
clk => control_s[5].CLK
clk => control_s[6].CLK
reset => control_s[0].ACLR
reset => control_s[1].ACLR
reset => control_s[2].ACLR
reset => control_s[3].ACLR
reset => control_s[4].ACLR
reset => control_s[5].ACLR
reset => control_s[6].ACLR
enable => counter_p.IN0
in_valid => counter_p.IN1
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_eop => ~NO_FANOUT~
in_fftpts[0] => ~NO_FANOUT~
in_fftpts[1] => ~NO_FANOUT~
in_fftpts[2] => ~NO_FANOUT~
in_fftpts[3] => ~NO_FANOUT~
in_fftpts[4] => ~NO_FANOUT~
in_fftpts[5] => ~NO_FANOUT~
in_fftpts[6] => ~NO_FANOUT~
in_fftpts[7] => ~NO_FANOUT~
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_control[0] => Add1.IN14
in_control[0] => control_s.DATAB
in_control[1] => Add0.IN12
in_control[1] => Add1.IN13
in_control[2] => Add0.IN11
in_control[2] => Add1.IN12
in_control[3] => Add0.IN10
in_control[3] => Add1.IN11
in_control[4] => Add0.IN9
in_control[4] => Add1.IN10
in_control[5] => Add0.IN8
in_control[5] => Add1.IN9
in_control[6] => Add0.IN7
in_control[6] => Add1.IN8
out_control[0] <= control_s[0].DB_MAX_OUTPUT_PORT_TYPE
out_control[1] <= control_s[1].DB_MAX_OUTPUT_PORT_TYPE
out_control[2] <= control_s[2].DB_MAX_OUTPUT_PORT_TYPE
out_control[3] <= control_s[3].DB_MAX_OUTPUT_PORT_TYPE
out_control[4] <= control_s[4].DB_MAX_OUTPUT_PORT_TYPE
out_control[5] <= control_s[5].DB_MAX_OUTPUT_PORT_TYPE
out_control[6] <= control_s[6].DB_MAX_OUTPUT_PORT_TYPE


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real
dataa[0] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[0]
dataa[1] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[1]
dataa[2] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[2]
dataa[3] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[3]
dataa[4] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[4]
dataa[5] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[5]
dataa[6] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[6]
dataa[7] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[7]
dataa[8] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[8]
dataa[9] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[9]
dataa[10] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[10]
dataa[11] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[11]
dataa[12] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[12]
dataa[13] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[13]
dataa[14] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[14]
dataa[15] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[15]
dataa[16] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[16]
dataa[17] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[17]
dataa[18] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[18]
dataa[19] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[19]
dataa[20] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[20]
dataa[21] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[21]
dataa[22] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[22]
dataa[23] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[23]
dataa[24] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[24]
dataa[25] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[25]
dataa[26] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[26]
dataa[27] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[27]
dataa[28] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[28]
dataa[29] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[29]
datab[0] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[0]
datab[1] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[1]
datab[2] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[2]
datab[3] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[3]
datab[4] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[4]
datab[5] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[5]
datab[6] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[6]
datab[7] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[7]
datab[8] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[8]
datab[9] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[9]
datab[10] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[10]
datab[11] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[11]
datab[12] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[12]
datab[13] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[13]
datab[14] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[14]
datab[15] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[15]
datab[16] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[16]
datab[17] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[17]
datab[18] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[18]
datab[19] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[19]
datab[20] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[20]
datab[21] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[21]
datab[22] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[22]
datab[23] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[23]
datab[24] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[24]
datab[25] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[25]
datab[26] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[26]
datab[27] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[27]
datab[28] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[28]
datab[29] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[29]
datab[30] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[30]
datab[31] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[31]
datab[32] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[32]
datab[33] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[33]
datab[34] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[34]
datab[35] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[35]
clock0 => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.clock0
aclr0 => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.aclr0
ena0 => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.ena0
result[0] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[0]
result[1] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[1]
result[2] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[2]
result[3] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[3]
result[4] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[4]
result[5] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[5]
result[6] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[6]
result[7] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[7]
result[8] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[8]
result[9] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[9]
result[10] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[10]
result[11] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[11]
result[12] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[12]
result[13] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[13]
result[14] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[14]
result[15] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[15]
result[16] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[16]
result[17] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[17]
result[18] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[18]
result[19] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[19]
result[20] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[20]
result[21] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[21]
result[22] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[22]
result[23] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[23]
result[24] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[24]
result[25] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[25]
result[26] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[26]
result[27] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[27]
result[28] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[28]
result[29] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[29]
result[30] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[30]
result[31] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[31]
result[32] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[32]
result[33] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[33]


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component
dataa[0] => altmult_add:ALTMULT_ADD_component.dataa[0]
dataa[1] => altmult_add:ALTMULT_ADD_component.dataa[1]
dataa[2] => altmult_add:ALTMULT_ADD_component.dataa[2]
dataa[3] => altmult_add:ALTMULT_ADD_component.dataa[3]
dataa[4] => altmult_add:ALTMULT_ADD_component.dataa[4]
dataa[5] => altmult_add:ALTMULT_ADD_component.dataa[5]
dataa[6] => altmult_add:ALTMULT_ADD_component.dataa[6]
dataa[7] => altmult_add:ALTMULT_ADD_component.dataa[7]
dataa[8] => altmult_add:ALTMULT_ADD_component.dataa[8]
dataa[9] => altmult_add:ALTMULT_ADD_component.dataa[9]
dataa[10] => altmult_add:ALTMULT_ADD_component.dataa[10]
dataa[11] => altmult_add:ALTMULT_ADD_component.dataa[11]
dataa[12] => altmult_add:ALTMULT_ADD_component.dataa[12]
dataa[13] => altmult_add:ALTMULT_ADD_component.dataa[13]
dataa[14] => altmult_add:ALTMULT_ADD_component.dataa[14]
dataa[15] => altmult_add:ALTMULT_ADD_component.dataa[15]
dataa[16] => altmult_add:ALTMULT_ADD_component.dataa[16]
dataa[17] => altmult_add:ALTMULT_ADD_component.dataa[17]
dataa[18] => altmult_add:ALTMULT_ADD_component.dataa[18]
dataa[19] => altmult_add:ALTMULT_ADD_component.dataa[19]
dataa[20] => altmult_add:ALTMULT_ADD_component.dataa[20]
dataa[21] => altmult_add:ALTMULT_ADD_component.dataa[21]
dataa[22] => altmult_add:ALTMULT_ADD_component.dataa[22]
dataa[23] => altmult_add:ALTMULT_ADD_component.dataa[23]
dataa[24] => altmult_add:ALTMULT_ADD_component.dataa[24]
dataa[25] => altmult_add:ALTMULT_ADD_component.dataa[25]
dataa[26] => altmult_add:ALTMULT_ADD_component.dataa[26]
dataa[27] => altmult_add:ALTMULT_ADD_component.dataa[27]
dataa[28] => altmult_add:ALTMULT_ADD_component.dataa[28]
dataa[29] => altmult_add:ALTMULT_ADD_component.dataa[29]
datab[0] => altmult_add:ALTMULT_ADD_component.datab[0]
datab[1] => altmult_add:ALTMULT_ADD_component.datab[1]
datab[2] => altmult_add:ALTMULT_ADD_component.datab[2]
datab[3] => altmult_add:ALTMULT_ADD_component.datab[3]
datab[4] => altmult_add:ALTMULT_ADD_component.datab[4]
datab[5] => altmult_add:ALTMULT_ADD_component.datab[5]
datab[6] => altmult_add:ALTMULT_ADD_component.datab[6]
datab[7] => altmult_add:ALTMULT_ADD_component.datab[7]
datab[8] => altmult_add:ALTMULT_ADD_component.datab[8]
datab[9] => altmult_add:ALTMULT_ADD_component.datab[9]
datab[10] => altmult_add:ALTMULT_ADD_component.datab[10]
datab[11] => altmult_add:ALTMULT_ADD_component.datab[11]
datab[12] => altmult_add:ALTMULT_ADD_component.datab[12]
datab[13] => altmult_add:ALTMULT_ADD_component.datab[13]
datab[14] => altmult_add:ALTMULT_ADD_component.datab[14]
datab[15] => altmult_add:ALTMULT_ADD_component.datab[15]
datab[16] => altmult_add:ALTMULT_ADD_component.datab[16]
datab[17] => altmult_add:ALTMULT_ADD_component.datab[17]
datab[18] => altmult_add:ALTMULT_ADD_component.datab[18]
datab[19] => altmult_add:ALTMULT_ADD_component.datab[19]
datab[20] => altmult_add:ALTMULT_ADD_component.datab[20]
datab[21] => altmult_add:ALTMULT_ADD_component.datab[21]
datab[22] => altmult_add:ALTMULT_ADD_component.datab[22]
datab[23] => altmult_add:ALTMULT_ADD_component.datab[23]
datab[24] => altmult_add:ALTMULT_ADD_component.datab[24]
datab[25] => altmult_add:ALTMULT_ADD_component.datab[25]
datab[26] => altmult_add:ALTMULT_ADD_component.datab[26]
datab[27] => altmult_add:ALTMULT_ADD_component.datab[27]
datab[28] => altmult_add:ALTMULT_ADD_component.datab[28]
datab[29] => altmult_add:ALTMULT_ADD_component.datab[29]
datab[30] => altmult_add:ALTMULT_ADD_component.datab[30]
datab[31] => altmult_add:ALTMULT_ADD_component.datab[31]
datab[32] => altmult_add:ALTMULT_ADD_component.datab[32]
datab[33] => altmult_add:ALTMULT_ADD_component.datab[33]
datab[34] => altmult_add:ALTMULT_ADD_component.datab[34]
datab[35] => altmult_add:ALTMULT_ADD_component.datab[35]
clock0 => altmult_add:ALTMULT_ADD_component.clock0
aclr0 => altmult_add:ALTMULT_ADD_component.aclr0
ena0 => altmult_add:ALTMULT_ADD_component.ena0
result[0] <= altmult_add:ALTMULT_ADD_component.result[0]
result[1] <= altmult_add:ALTMULT_ADD_component.result[1]
result[2] <= altmult_add:ALTMULT_ADD_component.result[2]
result[3] <= altmult_add:ALTMULT_ADD_component.result[3]
result[4] <= altmult_add:ALTMULT_ADD_component.result[4]
result[5] <= altmult_add:ALTMULT_ADD_component.result[5]
result[6] <= altmult_add:ALTMULT_ADD_component.result[6]
result[7] <= altmult_add:ALTMULT_ADD_component.result[7]
result[8] <= altmult_add:ALTMULT_ADD_component.result[8]
result[9] <= altmult_add:ALTMULT_ADD_component.result[9]
result[10] <= altmult_add:ALTMULT_ADD_component.result[10]
result[11] <= altmult_add:ALTMULT_ADD_component.result[11]
result[12] <= altmult_add:ALTMULT_ADD_component.result[12]
result[13] <= altmult_add:ALTMULT_ADD_component.result[13]
result[14] <= altmult_add:ALTMULT_ADD_component.result[14]
result[15] <= altmult_add:ALTMULT_ADD_component.result[15]
result[16] <= altmult_add:ALTMULT_ADD_component.result[16]
result[17] <= altmult_add:ALTMULT_ADD_component.result[17]
result[18] <= altmult_add:ALTMULT_ADD_component.result[18]
result[19] <= altmult_add:ALTMULT_ADD_component.result[19]
result[20] <= altmult_add:ALTMULT_ADD_component.result[20]
result[21] <= altmult_add:ALTMULT_ADD_component.result[21]
result[22] <= altmult_add:ALTMULT_ADD_component.result[22]
result[23] <= altmult_add:ALTMULT_ADD_component.result[23]
result[24] <= altmult_add:ALTMULT_ADD_component.result[24]
result[25] <= altmult_add:ALTMULT_ADD_component.result[25]
result[26] <= altmult_add:ALTMULT_ADD_component.result[26]
result[27] <= altmult_add:ALTMULT_ADD_component.result[27]
result[28] <= altmult_add:ALTMULT_ADD_component.result[28]
result[29] <= altmult_add:ALTMULT_ADD_component.result[29]
result[30] <= altmult_add:ALTMULT_ADD_component.result[30]
result[31] <= altmult_add:ALTMULT_ADD_component.result[31]
result[32] <= altmult_add:ALTMULT_ADD_component.result[32]
result[33] <= altmult_add:ALTMULT_ADD_component.result[33]


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component
accum_sload => ~NO_FANOUT~
aclr0 => mult_add_6m6g:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= chainout_sat_overflow.DB_MAX_OUTPUT_PORT_TYPE
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_6m6g:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_6m6g:auto_generated.dataa[0]
dataa[1] => mult_add_6m6g:auto_generated.dataa[1]
dataa[2] => mult_add_6m6g:auto_generated.dataa[2]
dataa[3] => mult_add_6m6g:auto_generated.dataa[3]
dataa[4] => mult_add_6m6g:auto_generated.dataa[4]
dataa[5] => mult_add_6m6g:auto_generated.dataa[5]
dataa[6] => mult_add_6m6g:auto_generated.dataa[6]
dataa[7] => mult_add_6m6g:auto_generated.dataa[7]
dataa[8] => mult_add_6m6g:auto_generated.dataa[8]
dataa[9] => mult_add_6m6g:auto_generated.dataa[9]
dataa[10] => mult_add_6m6g:auto_generated.dataa[10]
dataa[11] => mult_add_6m6g:auto_generated.dataa[11]
dataa[12] => mult_add_6m6g:auto_generated.dataa[12]
dataa[13] => mult_add_6m6g:auto_generated.dataa[13]
dataa[14] => mult_add_6m6g:auto_generated.dataa[14]
dataa[15] => mult_add_6m6g:auto_generated.dataa[15]
dataa[16] => mult_add_6m6g:auto_generated.dataa[16]
dataa[17] => mult_add_6m6g:auto_generated.dataa[17]
dataa[18] => mult_add_6m6g:auto_generated.dataa[18]
dataa[19] => mult_add_6m6g:auto_generated.dataa[19]
dataa[20] => mult_add_6m6g:auto_generated.dataa[20]
dataa[21] => mult_add_6m6g:auto_generated.dataa[21]
dataa[22] => mult_add_6m6g:auto_generated.dataa[22]
dataa[23] => mult_add_6m6g:auto_generated.dataa[23]
dataa[24] => mult_add_6m6g:auto_generated.dataa[24]
dataa[25] => mult_add_6m6g:auto_generated.dataa[25]
dataa[26] => mult_add_6m6g:auto_generated.dataa[26]
dataa[27] => mult_add_6m6g:auto_generated.dataa[27]
dataa[28] => mult_add_6m6g:auto_generated.dataa[28]
dataa[29] => mult_add_6m6g:auto_generated.dataa[29]
datab[0] => mult_add_6m6g:auto_generated.datab[0]
datab[1] => mult_add_6m6g:auto_generated.datab[1]
datab[2] => mult_add_6m6g:auto_generated.datab[2]
datab[3] => mult_add_6m6g:auto_generated.datab[3]
datab[4] => mult_add_6m6g:auto_generated.datab[4]
datab[5] => mult_add_6m6g:auto_generated.datab[5]
datab[6] => mult_add_6m6g:auto_generated.datab[6]
datab[7] => mult_add_6m6g:auto_generated.datab[7]
datab[8] => mult_add_6m6g:auto_generated.datab[8]
datab[9] => mult_add_6m6g:auto_generated.datab[9]
datab[10] => mult_add_6m6g:auto_generated.datab[10]
datab[11] => mult_add_6m6g:auto_generated.datab[11]
datab[12] => mult_add_6m6g:auto_generated.datab[12]
datab[13] => mult_add_6m6g:auto_generated.datab[13]
datab[14] => mult_add_6m6g:auto_generated.datab[14]
datab[15] => mult_add_6m6g:auto_generated.datab[15]
datab[16] => mult_add_6m6g:auto_generated.datab[16]
datab[17] => mult_add_6m6g:auto_generated.datab[17]
datab[18] => mult_add_6m6g:auto_generated.datab[18]
datab[19] => mult_add_6m6g:auto_generated.datab[19]
datab[20] => mult_add_6m6g:auto_generated.datab[20]
datab[21] => mult_add_6m6g:auto_generated.datab[21]
datab[22] => mult_add_6m6g:auto_generated.datab[22]
datab[23] => mult_add_6m6g:auto_generated.datab[23]
datab[24] => mult_add_6m6g:auto_generated.datab[24]
datab[25] => mult_add_6m6g:auto_generated.datab[25]
datab[26] => mult_add_6m6g:auto_generated.datab[26]
datab[27] => mult_add_6m6g:auto_generated.datab[27]
datab[28] => mult_add_6m6g:auto_generated.datab[28]
datab[29] => mult_add_6m6g:auto_generated.datab[29]
datab[30] => mult_add_6m6g:auto_generated.datab[30]
datab[31] => mult_add_6m6g:auto_generated.datab[31]
datab[32] => mult_add_6m6g:auto_generated.datab[32]
datab[33] => mult_add_6m6g:auto_generated.datab[33]
datab[34] => mult_add_6m6g:auto_generated.datab[34]
datab[35] => mult_add_6m6g:auto_generated.datab[35]
ena0 => mult_add_6m6g:auto_generated.ena0
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= mult0_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult1_is_saturated <= mult1_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= mult2_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult3_is_saturated <= mult3_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mult_add_6m6g:auto_generated.result[0]
result[1] <= mult_add_6m6g:auto_generated.result[1]
result[2] <= mult_add_6m6g:auto_generated.result[2]
result[3] <= mult_add_6m6g:auto_generated.result[3]
result[4] <= mult_add_6m6g:auto_generated.result[4]
result[5] <= mult_add_6m6g:auto_generated.result[5]
result[6] <= mult_add_6m6g:auto_generated.result[6]
result[7] <= mult_add_6m6g:auto_generated.result[7]
result[8] <= mult_add_6m6g:auto_generated.result[8]
result[9] <= mult_add_6m6g:auto_generated.result[9]
result[10] <= mult_add_6m6g:auto_generated.result[10]
result[11] <= mult_add_6m6g:auto_generated.result[11]
result[12] <= mult_add_6m6g:auto_generated.result[12]
result[13] <= mult_add_6m6g:auto_generated.result[13]
result[14] <= mult_add_6m6g:auto_generated.result[14]
result[15] <= mult_add_6m6g:auto_generated.result[15]
result[16] <= mult_add_6m6g:auto_generated.result[16]
result[17] <= mult_add_6m6g:auto_generated.result[17]
result[18] <= mult_add_6m6g:auto_generated.result[18]
result[19] <= mult_add_6m6g:auto_generated.result[19]
result[20] <= mult_add_6m6g:auto_generated.result[20]
result[21] <= mult_add_6m6g:auto_generated.result[21]
result[22] <= mult_add_6m6g:auto_generated.result[22]
result[23] <= mult_add_6m6g:auto_generated.result[23]
result[24] <= mult_add_6m6g:auto_generated.result[24]
result[25] <= mult_add_6m6g:auto_generated.result[25]
result[26] <= mult_add_6m6g:auto_generated.result[26]
result[27] <= mult_add_6m6g:auto_generated.result[27]
result[28] <= mult_add_6m6g:auto_generated.result[28]
result[29] <= mult_add_6m6g:auto_generated.result[29]
result[30] <= mult_add_6m6g:auto_generated.result[30]
result[31] <= mult_add_6m6g:auto_generated.result[31]
result[32] <= mult_add_6m6g:auto_generated.result[32]
result[33] <= mult_add_6m6g:auto_generated.result[33]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scanina[9] => ~NO_FANOUT~
scanina[10] => ~NO_FANOUT~
scanina[11] => ~NO_FANOUT~
scanina[12] => ~NO_FANOUT~
scanina[13] => ~NO_FANOUT~
scanina[14] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scaninb[13] => ~NO_FANOUT~
scaninb[14] => ~NO_FANOUT~
scaninb[15] => ~NO_FANOUT~
scaninb[16] => ~NO_FANOUT~
scaninb[17] => ~NO_FANOUT~
scanouta[0] <= scanouta[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scanouta[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scanouta[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scanouta[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scanouta[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scanouta[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scanouta[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scanouta[7].DB_MAX_OUTPUT_PORT_TYPE
scanouta[8] <= scanouta[8].DB_MAX_OUTPUT_PORT_TYPE
scanouta[9] <= scanouta[9].DB_MAX_OUTPUT_PORT_TYPE
scanouta[10] <= scanouta[10].DB_MAX_OUTPUT_PORT_TYPE
scanouta[11] <= scanouta[11].DB_MAX_OUTPUT_PORT_TYPE
scanouta[12] <= scanouta[12].DB_MAX_OUTPUT_PORT_TYPE
scanouta[13] <= scanouta[13].DB_MAX_OUTPUT_PORT_TYPE
scanouta[14] <= scanouta[14].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[0] <= scanoutb[0].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[1] <= scanoutb[1].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[2] <= scanoutb[2].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[3] <= scanoutb[3].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[4] <= scanoutb[4].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[5] <= scanoutb[5].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[6] <= scanoutb[6].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[7] <= scanoutb[7].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[8] <= scanoutb[8].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[9] <= scanoutb[9].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[10] <= scanoutb[10].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[11] <= scanoutb[11].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[12] <= scanoutb[12].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[13] <= scanoutb[13].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[14] <= scanoutb[14].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[15] <= scanoutb[15].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[16] <= scanoutb[16].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[17] <= scanoutb[17].DB_MAX_OUTPUT_PORT_TYPE
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourcea[1] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
sourceb[1] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
datac[22] => ~NO_FANOUT~
datac[23] => ~NO_FANOUT~
datac[24] => ~NO_FANOUT~
datac[25] => ~NO_FANOUT~
datac[26] => ~NO_FANOUT~
datac[27] => ~NO_FANOUT~
datac[28] => ~NO_FANOUT~
datac[29] => ~NO_FANOUT~
datac[30] => ~NO_FANOUT~
datac[31] => ~NO_FANOUT~
datac[32] => ~NO_FANOUT~
datac[33] => ~NO_FANOUT~
datac[34] => ~NO_FANOUT~
datac[35] => ~NO_FANOUT~
datac[36] => ~NO_FANOUT~
datac[37] => ~NO_FANOUT~
datac[38] => ~NO_FANOUT~
datac[39] => ~NO_FANOUT~
datac[40] => ~NO_FANOUT~
datac[41] => ~NO_FANOUT~
datac[42] => ~NO_FANOUT~
datac[43] => ~NO_FANOUT~


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_6m6g:auto_generated
aclr0 => ded_mult_ma91:ded_mult1.aclr[0]
aclr0 => ded_mult_ma91:ded_mult2.aclr[0]
aclr0 => dffe7a[34].IN0
clock0 => ded_mult_ma91:ded_mult1.clock[0]
clock0 => ded_mult_ma91:ded_mult2.clock[0]
clock0 => dffe7a[34].CLK
clock0 => dffe7a[33].CLK
clock0 => dffe7a[32].CLK
clock0 => dffe7a[31].CLK
clock0 => dffe7a[30].CLK
clock0 => dffe7a[29].CLK
clock0 => dffe7a[28].CLK
clock0 => dffe7a[27].CLK
clock0 => dffe7a[26].CLK
clock0 => dffe7a[25].CLK
clock0 => dffe7a[24].CLK
clock0 => dffe7a[23].CLK
clock0 => dffe7a[22].CLK
clock0 => dffe7a[21].CLK
clock0 => dffe7a[20].CLK
clock0 => dffe7a[19].CLK
clock0 => dffe7a[18].CLK
clock0 => dffe7a[17].CLK
clock0 => dffe7a[16].CLK
clock0 => dffe7a[15].CLK
clock0 => dffe7a[14].CLK
clock0 => dffe7a[13].CLK
clock0 => dffe7a[12].CLK
clock0 => dffe7a[11].CLK
clock0 => dffe7a[10].CLK
clock0 => dffe7a[9].CLK
clock0 => dffe7a[8].CLK
clock0 => dffe7a[7].CLK
clock0 => dffe7a[6].CLK
clock0 => dffe7a[5].CLK
clock0 => dffe7a[4].CLK
clock0 => dffe7a[3].CLK
clock0 => dffe7a[2].CLK
clock0 => dffe7a[1].CLK
clock0 => dffe7a[0].CLK
dataa[0] => ded_mult_ma91:ded_mult1.dataa[0]
dataa[1] => ded_mult_ma91:ded_mult1.dataa[1]
dataa[2] => ded_mult_ma91:ded_mult1.dataa[2]
dataa[3] => ded_mult_ma91:ded_mult1.dataa[3]
dataa[4] => ded_mult_ma91:ded_mult1.dataa[4]
dataa[5] => ded_mult_ma91:ded_mult1.dataa[5]
dataa[6] => ded_mult_ma91:ded_mult1.dataa[6]
dataa[7] => ded_mult_ma91:ded_mult1.dataa[7]
dataa[8] => ded_mult_ma91:ded_mult1.dataa[8]
dataa[9] => ded_mult_ma91:ded_mult1.dataa[9]
dataa[10] => ded_mult_ma91:ded_mult1.dataa[10]
dataa[11] => ded_mult_ma91:ded_mult1.dataa[11]
dataa[12] => ded_mult_ma91:ded_mult1.dataa[12]
dataa[13] => ded_mult_ma91:ded_mult1.dataa[13]
dataa[14] => ded_mult_ma91:ded_mult1.dataa[14]
dataa[15] => ded_mult_ma91:ded_mult2.dataa[0]
dataa[16] => ded_mult_ma91:ded_mult2.dataa[1]
dataa[17] => ded_mult_ma91:ded_mult2.dataa[2]
dataa[18] => ded_mult_ma91:ded_mult2.dataa[3]
dataa[19] => ded_mult_ma91:ded_mult2.dataa[4]
dataa[20] => ded_mult_ma91:ded_mult2.dataa[5]
dataa[21] => ded_mult_ma91:ded_mult2.dataa[6]
dataa[22] => ded_mult_ma91:ded_mult2.dataa[7]
dataa[23] => ded_mult_ma91:ded_mult2.dataa[8]
dataa[24] => ded_mult_ma91:ded_mult2.dataa[9]
dataa[25] => ded_mult_ma91:ded_mult2.dataa[10]
dataa[26] => ded_mult_ma91:ded_mult2.dataa[11]
dataa[27] => ded_mult_ma91:ded_mult2.dataa[12]
dataa[28] => ded_mult_ma91:ded_mult2.dataa[13]
dataa[29] => ded_mult_ma91:ded_mult2.dataa[14]
datab[0] => ded_mult_ma91:ded_mult1.datab[0]
datab[1] => ded_mult_ma91:ded_mult1.datab[1]
datab[2] => ded_mult_ma91:ded_mult1.datab[2]
datab[3] => ded_mult_ma91:ded_mult1.datab[3]
datab[4] => ded_mult_ma91:ded_mult1.datab[4]
datab[5] => ded_mult_ma91:ded_mult1.datab[5]
datab[6] => ded_mult_ma91:ded_mult1.datab[6]
datab[7] => ded_mult_ma91:ded_mult1.datab[7]
datab[8] => ded_mult_ma91:ded_mult1.datab[8]
datab[9] => ded_mult_ma91:ded_mult1.datab[9]
datab[10] => ded_mult_ma91:ded_mult1.datab[10]
datab[11] => ded_mult_ma91:ded_mult1.datab[11]
datab[12] => ded_mult_ma91:ded_mult1.datab[12]
datab[13] => ded_mult_ma91:ded_mult1.datab[13]
datab[14] => ded_mult_ma91:ded_mult1.datab[14]
datab[15] => ded_mult_ma91:ded_mult1.datab[15]
datab[16] => ded_mult_ma91:ded_mult1.datab[16]
datab[17] => ded_mult_ma91:ded_mult1.datab[17]
datab[18] => ded_mult_ma91:ded_mult2.datab[0]
datab[19] => ded_mult_ma91:ded_mult2.datab[1]
datab[20] => ded_mult_ma91:ded_mult2.datab[2]
datab[21] => ded_mult_ma91:ded_mult2.datab[3]
datab[22] => ded_mult_ma91:ded_mult2.datab[4]
datab[23] => ded_mult_ma91:ded_mult2.datab[5]
datab[24] => ded_mult_ma91:ded_mult2.datab[6]
datab[25] => ded_mult_ma91:ded_mult2.datab[7]
datab[26] => ded_mult_ma91:ded_mult2.datab[8]
datab[27] => ded_mult_ma91:ded_mult2.datab[9]
datab[28] => ded_mult_ma91:ded_mult2.datab[10]
datab[29] => ded_mult_ma91:ded_mult2.datab[11]
datab[30] => ded_mult_ma91:ded_mult2.datab[12]
datab[31] => ded_mult_ma91:ded_mult2.datab[13]
datab[32] => ded_mult_ma91:ded_mult2.datab[14]
datab[33] => ded_mult_ma91:ded_mult2.datab[15]
datab[34] => ded_mult_ma91:ded_mult2.datab[16]
datab[35] => ded_mult_ma91:ded_mult2.datab[17]
ena0 => ded_mult_ma91:ded_mult1.ena[0]
ena0 => ded_mult_ma91:ded_mult2.ena[0]
ena0 => dffe7a[34].ENA
ena0 => dffe7a[33].ENA
ena0 => dffe7a[32].ENA
ena0 => dffe7a[31].ENA
ena0 => dffe7a[30].ENA
ena0 => dffe7a[29].ENA
ena0 => dffe7a[28].ENA
ena0 => dffe7a[27].ENA
ena0 => dffe7a[26].ENA
ena0 => dffe7a[25].ENA
ena0 => dffe7a[24].ENA
ena0 => dffe7a[23].ENA
ena0 => dffe7a[22].ENA
ena0 => dffe7a[21].ENA
ena0 => dffe7a[20].ENA
ena0 => dffe7a[19].ENA
ena0 => dffe7a[18].ENA
ena0 => dffe7a[17].ENA
ena0 => dffe7a[16].ENA
ena0 => dffe7a[15].ENA
ena0 => dffe7a[14].ENA
ena0 => dffe7a[13].ENA
ena0 => dffe7a[12].ENA
ena0 => dffe7a[11].ENA
ena0 => dffe7a[10].ENA
ena0 => dffe7a[9].ENA
ena0 => dffe7a[8].ENA
ena0 => dffe7a[7].ENA
ena0 => dffe7a[6].ENA
ena0 => dffe7a[5].ENA
ena0 => dffe7a[4].ENA
ena0 => dffe7a[3].ENA
ena0 => dffe7a[2].ENA
ena0 => dffe7a[1].ENA
ena0 => dffe7a[0].ENA
result[0] <= dffe7a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe7a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe7a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe7a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe7a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe7a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe7a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe7a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe7a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe7a[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe7a[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe7a[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe7a[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe7a[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe7a[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dffe7a[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= dffe7a[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= dffe7a[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= dffe7a[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= dffe7a[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= dffe7a[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= dffe7a[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= dffe7a[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= dffe7a[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= dffe7a[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= dffe7a[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= dffe7a[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= dffe7a[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= dffe7a[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= dffe7a[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= dffe7a[31].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= dffe7a[32].DB_MAX_OUTPUT_PORT_TYPE
result[33] <= dffe7a[33].DB_MAX_OUTPUT_PORT_TYPE


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_6m6g:auto_generated|ded_mult_ma91:ded_mult1
aclr[0] => mac_mult8.ACLR
aclr[0] => mac_out9.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult8.CLK
clock[0] => mac_out9.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult8.DATAA
dataa[1] => mac_mult8.DATAA1
dataa[2] => mac_mult8.DATAA2
dataa[3] => mac_mult8.DATAA3
dataa[4] => mac_mult8.DATAA4
dataa[5] => mac_mult8.DATAA5
dataa[6] => mac_mult8.DATAA6
dataa[7] => mac_mult8.DATAA7
dataa[8] => mac_mult8.DATAA8
dataa[9] => mac_mult8.DATAA9
dataa[10] => mac_mult8.DATAA10
dataa[11] => mac_mult8.DATAA11
dataa[12] => mac_mult8.DATAA12
dataa[13] => mac_mult8.DATAA13
dataa[14] => mac_mult8.DATAA14
datab[0] => mac_mult8.DATAB
datab[1] => mac_mult8.DATAB1
datab[2] => mac_mult8.DATAB2
datab[3] => mac_mult8.DATAB3
datab[4] => mac_mult8.DATAB4
datab[5] => mac_mult8.DATAB5
datab[6] => mac_mult8.DATAB6
datab[7] => mac_mult8.DATAB7
datab[8] => mac_mult8.DATAB8
datab[9] => mac_mult8.DATAB9
datab[10] => mac_mult8.DATAB10
datab[11] => mac_mult8.DATAB11
datab[12] => mac_mult8.DATAB12
datab[13] => mac_mult8.DATAB13
datab[14] => mac_mult8.DATAB14
datab[15] => mac_mult8.DATAB15
datab[16] => mac_mult8.DATAB16
datab[17] => mac_mult8.DATAB17
ena[0] => mac_mult8.ENA
ena[0] => mac_out9.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_a3c:pre_result.q[0]
result[1] <= dffpipe_a3c:pre_result.q[1]
result[2] <= dffpipe_a3c:pre_result.q[2]
result[3] <= dffpipe_a3c:pre_result.q[3]
result[4] <= dffpipe_a3c:pre_result.q[4]
result[5] <= dffpipe_a3c:pre_result.q[5]
result[6] <= dffpipe_a3c:pre_result.q[6]
result[7] <= dffpipe_a3c:pre_result.q[7]
result[8] <= dffpipe_a3c:pre_result.q[8]
result[9] <= dffpipe_a3c:pre_result.q[9]
result[10] <= dffpipe_a3c:pre_result.q[10]
result[11] <= dffpipe_a3c:pre_result.q[11]
result[12] <= dffpipe_a3c:pre_result.q[12]
result[13] <= dffpipe_a3c:pre_result.q[13]
result[14] <= dffpipe_a3c:pre_result.q[14]
result[15] <= dffpipe_a3c:pre_result.q[15]
result[16] <= dffpipe_a3c:pre_result.q[16]
result[17] <= dffpipe_a3c:pre_result.q[17]
result[18] <= dffpipe_a3c:pre_result.q[18]
result[19] <= dffpipe_a3c:pre_result.q[19]
result[20] <= dffpipe_a3c:pre_result.q[20]
result[21] <= dffpipe_a3c:pre_result.q[21]
result[22] <= dffpipe_a3c:pre_result.q[22]
result[23] <= dffpipe_a3c:pre_result.q[23]
result[24] <= dffpipe_a3c:pre_result.q[24]
result[25] <= dffpipe_a3c:pre_result.q[25]
result[26] <= dffpipe_a3c:pre_result.q[26]
result[27] <= dffpipe_a3c:pre_result.q[27]
result[28] <= dffpipe_a3c:pre_result.q[28]
result[29] <= dffpipe_a3c:pre_result.q[29]
result[30] <= dffpipe_a3c:pre_result.q[30]
result[31] <= dffpipe_a3c:pre_result.q[31]
result[32] <= dffpipe_a3c:pre_result.q[32]


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_6m6g:auto_generated|ded_mult_ma91:ded_mult1|dffpipe_a3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
d[25] => q[25].DATAIN
d[26] => q[26].DATAIN
d[27] => q[27].DATAIN
d[28] => q[28].DATAIN
d[29] => q[29].DATAIN
d[30] => q[30].DATAIN
d[31] => q[31].DATAIN
d[32] => q[32].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= d[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= d[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= d[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= d[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= d[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= d[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= d[31].DB_MAX_OUTPUT_PORT_TYPE
q[32] <= d[32].DB_MAX_OUTPUT_PORT_TYPE


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_6m6g:auto_generated|ded_mult_ma91:ded_mult2
aclr[0] => mac_mult8.ACLR
aclr[0] => mac_out9.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult8.CLK
clock[0] => mac_out9.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult8.DATAA
dataa[1] => mac_mult8.DATAA1
dataa[2] => mac_mult8.DATAA2
dataa[3] => mac_mult8.DATAA3
dataa[4] => mac_mult8.DATAA4
dataa[5] => mac_mult8.DATAA5
dataa[6] => mac_mult8.DATAA6
dataa[7] => mac_mult8.DATAA7
dataa[8] => mac_mult8.DATAA8
dataa[9] => mac_mult8.DATAA9
dataa[10] => mac_mult8.DATAA10
dataa[11] => mac_mult8.DATAA11
dataa[12] => mac_mult8.DATAA12
dataa[13] => mac_mult8.DATAA13
dataa[14] => mac_mult8.DATAA14
datab[0] => mac_mult8.DATAB
datab[1] => mac_mult8.DATAB1
datab[2] => mac_mult8.DATAB2
datab[3] => mac_mult8.DATAB3
datab[4] => mac_mult8.DATAB4
datab[5] => mac_mult8.DATAB5
datab[6] => mac_mult8.DATAB6
datab[7] => mac_mult8.DATAB7
datab[8] => mac_mult8.DATAB8
datab[9] => mac_mult8.DATAB9
datab[10] => mac_mult8.DATAB10
datab[11] => mac_mult8.DATAB11
datab[12] => mac_mult8.DATAB12
datab[13] => mac_mult8.DATAB13
datab[14] => mac_mult8.DATAB14
datab[15] => mac_mult8.DATAB15
datab[16] => mac_mult8.DATAB16
datab[17] => mac_mult8.DATAB17
ena[0] => mac_mult8.ENA
ena[0] => mac_out9.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_a3c:pre_result.q[0]
result[1] <= dffpipe_a3c:pre_result.q[1]
result[2] <= dffpipe_a3c:pre_result.q[2]
result[3] <= dffpipe_a3c:pre_result.q[3]
result[4] <= dffpipe_a3c:pre_result.q[4]
result[5] <= dffpipe_a3c:pre_result.q[5]
result[6] <= dffpipe_a3c:pre_result.q[6]
result[7] <= dffpipe_a3c:pre_result.q[7]
result[8] <= dffpipe_a3c:pre_result.q[8]
result[9] <= dffpipe_a3c:pre_result.q[9]
result[10] <= dffpipe_a3c:pre_result.q[10]
result[11] <= dffpipe_a3c:pre_result.q[11]
result[12] <= dffpipe_a3c:pre_result.q[12]
result[13] <= dffpipe_a3c:pre_result.q[13]
result[14] <= dffpipe_a3c:pre_result.q[14]
result[15] <= dffpipe_a3c:pre_result.q[15]
result[16] <= dffpipe_a3c:pre_result.q[16]
result[17] <= dffpipe_a3c:pre_result.q[17]
result[18] <= dffpipe_a3c:pre_result.q[18]
result[19] <= dffpipe_a3c:pre_result.q[19]
result[20] <= dffpipe_a3c:pre_result.q[20]
result[21] <= dffpipe_a3c:pre_result.q[21]
result[22] <= dffpipe_a3c:pre_result.q[22]
result[23] <= dffpipe_a3c:pre_result.q[23]
result[24] <= dffpipe_a3c:pre_result.q[24]
result[25] <= dffpipe_a3c:pre_result.q[25]
result[26] <= dffpipe_a3c:pre_result.q[26]
result[27] <= dffpipe_a3c:pre_result.q[27]
result[28] <= dffpipe_a3c:pre_result.q[28]
result[29] <= dffpipe_a3c:pre_result.q[29]
result[30] <= dffpipe_a3c:pre_result.q[30]
result[31] <= dffpipe_a3c:pre_result.q[31]
result[32] <= dffpipe_a3c:pre_result.q[32]


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_6m6g:auto_generated|ded_mult_ma91:ded_mult2|dffpipe_a3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
d[25] => q[25].DATAIN
d[26] => q[26].DATAIN
d[27] => q[27].DATAIN
d[28] => q[28].DATAIN
d[29] => q[29].DATAIN
d[30] => q[30].DATAIN
d[31] => q[31].DATAIN
d[32] => q[32].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= d[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= d[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= d[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= d[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= d[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= d[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= d[31].DB_MAX_OUTPUT_PORT_TYPE
q[32] <= d[32].DB_MAX_OUTPUT_PORT_TYPE


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag
dataa[0] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[0]
dataa[1] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[1]
dataa[2] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[2]
dataa[3] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[3]
dataa[4] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[4]
dataa[5] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[5]
dataa[6] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[6]
dataa[7] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[7]
dataa[8] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[8]
dataa[9] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[9]
dataa[10] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[10]
dataa[11] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[11]
dataa[12] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[12]
dataa[13] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[13]
dataa[14] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[14]
dataa[15] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[15]
dataa[16] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[16]
dataa[17] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[17]
dataa[18] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[18]
dataa[19] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[19]
dataa[20] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[20]
dataa[21] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[21]
dataa[22] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[22]
dataa[23] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[23]
dataa[24] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[24]
dataa[25] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[25]
dataa[26] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[26]
dataa[27] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[27]
dataa[28] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[28]
dataa[29] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[29]
datab[0] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[0]
datab[1] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[1]
datab[2] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[2]
datab[3] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[3]
datab[4] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[4]
datab[5] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[5]
datab[6] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[6]
datab[7] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[7]
datab[8] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[8]
datab[9] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[9]
datab[10] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[10]
datab[11] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[11]
datab[12] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[12]
datab[13] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[13]
datab[14] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[14]
datab[15] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[15]
datab[16] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[16]
datab[17] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[17]
datab[18] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[18]
datab[19] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[19]
datab[20] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[20]
datab[21] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[21]
datab[22] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[22]
datab[23] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[23]
datab[24] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[24]
datab[25] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[25]
datab[26] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[26]
datab[27] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[27]
datab[28] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[28]
datab[29] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[29]
datab[30] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[30]
datab[31] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[31]
datab[32] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[32]
datab[33] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[33]
datab[34] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[34]
datab[35] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[35]
clock0 => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.clock0
aclr0 => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.aclr0
ena0 => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.ena0
result[0] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[0]
result[1] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[1]
result[2] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[2]
result[3] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[3]
result[4] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[4]
result[5] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[5]
result[6] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[6]
result[7] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[7]
result[8] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[8]
result[9] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[9]
result[10] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[10]
result[11] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[11]
result[12] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[12]
result[13] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[13]
result[14] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[14]
result[15] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[15]
result[16] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[16]
result[17] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[17]
result[18] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[18]
result[19] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[19]
result[20] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[20]
result[21] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[21]
result[22] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[22]
result[23] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[23]
result[24] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[24]
result[25] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[25]
result[26] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[26]
result[27] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[27]
result[28] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[28]
result[29] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[29]
result[30] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[30]
result[31] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[31]
result[32] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[32]
result[33] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[33]


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component
dataa[0] => altmult_add:ALTMULT_ADD_component.dataa[0]
dataa[1] => altmult_add:ALTMULT_ADD_component.dataa[1]
dataa[2] => altmult_add:ALTMULT_ADD_component.dataa[2]
dataa[3] => altmult_add:ALTMULT_ADD_component.dataa[3]
dataa[4] => altmult_add:ALTMULT_ADD_component.dataa[4]
dataa[5] => altmult_add:ALTMULT_ADD_component.dataa[5]
dataa[6] => altmult_add:ALTMULT_ADD_component.dataa[6]
dataa[7] => altmult_add:ALTMULT_ADD_component.dataa[7]
dataa[8] => altmult_add:ALTMULT_ADD_component.dataa[8]
dataa[9] => altmult_add:ALTMULT_ADD_component.dataa[9]
dataa[10] => altmult_add:ALTMULT_ADD_component.dataa[10]
dataa[11] => altmult_add:ALTMULT_ADD_component.dataa[11]
dataa[12] => altmult_add:ALTMULT_ADD_component.dataa[12]
dataa[13] => altmult_add:ALTMULT_ADD_component.dataa[13]
dataa[14] => altmult_add:ALTMULT_ADD_component.dataa[14]
dataa[15] => altmult_add:ALTMULT_ADD_component.dataa[15]
dataa[16] => altmult_add:ALTMULT_ADD_component.dataa[16]
dataa[17] => altmult_add:ALTMULT_ADD_component.dataa[17]
dataa[18] => altmult_add:ALTMULT_ADD_component.dataa[18]
dataa[19] => altmult_add:ALTMULT_ADD_component.dataa[19]
dataa[20] => altmult_add:ALTMULT_ADD_component.dataa[20]
dataa[21] => altmult_add:ALTMULT_ADD_component.dataa[21]
dataa[22] => altmult_add:ALTMULT_ADD_component.dataa[22]
dataa[23] => altmult_add:ALTMULT_ADD_component.dataa[23]
dataa[24] => altmult_add:ALTMULT_ADD_component.dataa[24]
dataa[25] => altmult_add:ALTMULT_ADD_component.dataa[25]
dataa[26] => altmult_add:ALTMULT_ADD_component.dataa[26]
dataa[27] => altmult_add:ALTMULT_ADD_component.dataa[27]
dataa[28] => altmult_add:ALTMULT_ADD_component.dataa[28]
dataa[29] => altmult_add:ALTMULT_ADD_component.dataa[29]
datab[0] => altmult_add:ALTMULT_ADD_component.datab[0]
datab[1] => altmult_add:ALTMULT_ADD_component.datab[1]
datab[2] => altmult_add:ALTMULT_ADD_component.datab[2]
datab[3] => altmult_add:ALTMULT_ADD_component.datab[3]
datab[4] => altmult_add:ALTMULT_ADD_component.datab[4]
datab[5] => altmult_add:ALTMULT_ADD_component.datab[5]
datab[6] => altmult_add:ALTMULT_ADD_component.datab[6]
datab[7] => altmult_add:ALTMULT_ADD_component.datab[7]
datab[8] => altmult_add:ALTMULT_ADD_component.datab[8]
datab[9] => altmult_add:ALTMULT_ADD_component.datab[9]
datab[10] => altmult_add:ALTMULT_ADD_component.datab[10]
datab[11] => altmult_add:ALTMULT_ADD_component.datab[11]
datab[12] => altmult_add:ALTMULT_ADD_component.datab[12]
datab[13] => altmult_add:ALTMULT_ADD_component.datab[13]
datab[14] => altmult_add:ALTMULT_ADD_component.datab[14]
datab[15] => altmult_add:ALTMULT_ADD_component.datab[15]
datab[16] => altmult_add:ALTMULT_ADD_component.datab[16]
datab[17] => altmult_add:ALTMULT_ADD_component.datab[17]
datab[18] => altmult_add:ALTMULT_ADD_component.datab[18]
datab[19] => altmult_add:ALTMULT_ADD_component.datab[19]
datab[20] => altmult_add:ALTMULT_ADD_component.datab[20]
datab[21] => altmult_add:ALTMULT_ADD_component.datab[21]
datab[22] => altmult_add:ALTMULT_ADD_component.datab[22]
datab[23] => altmult_add:ALTMULT_ADD_component.datab[23]
datab[24] => altmult_add:ALTMULT_ADD_component.datab[24]
datab[25] => altmult_add:ALTMULT_ADD_component.datab[25]
datab[26] => altmult_add:ALTMULT_ADD_component.datab[26]
datab[27] => altmult_add:ALTMULT_ADD_component.datab[27]
datab[28] => altmult_add:ALTMULT_ADD_component.datab[28]
datab[29] => altmult_add:ALTMULT_ADD_component.datab[29]
datab[30] => altmult_add:ALTMULT_ADD_component.datab[30]
datab[31] => altmult_add:ALTMULT_ADD_component.datab[31]
datab[32] => altmult_add:ALTMULT_ADD_component.datab[32]
datab[33] => altmult_add:ALTMULT_ADD_component.datab[33]
datab[34] => altmult_add:ALTMULT_ADD_component.datab[34]
datab[35] => altmult_add:ALTMULT_ADD_component.datab[35]
clock0 => altmult_add:ALTMULT_ADD_component.clock0
aclr0 => altmult_add:ALTMULT_ADD_component.aclr0
ena0 => altmult_add:ALTMULT_ADD_component.ena0
result[0] <= altmult_add:ALTMULT_ADD_component.result[0]
result[1] <= altmult_add:ALTMULT_ADD_component.result[1]
result[2] <= altmult_add:ALTMULT_ADD_component.result[2]
result[3] <= altmult_add:ALTMULT_ADD_component.result[3]
result[4] <= altmult_add:ALTMULT_ADD_component.result[4]
result[5] <= altmult_add:ALTMULT_ADD_component.result[5]
result[6] <= altmult_add:ALTMULT_ADD_component.result[6]
result[7] <= altmult_add:ALTMULT_ADD_component.result[7]
result[8] <= altmult_add:ALTMULT_ADD_component.result[8]
result[9] <= altmult_add:ALTMULT_ADD_component.result[9]
result[10] <= altmult_add:ALTMULT_ADD_component.result[10]
result[11] <= altmult_add:ALTMULT_ADD_component.result[11]
result[12] <= altmult_add:ALTMULT_ADD_component.result[12]
result[13] <= altmult_add:ALTMULT_ADD_component.result[13]
result[14] <= altmult_add:ALTMULT_ADD_component.result[14]
result[15] <= altmult_add:ALTMULT_ADD_component.result[15]
result[16] <= altmult_add:ALTMULT_ADD_component.result[16]
result[17] <= altmult_add:ALTMULT_ADD_component.result[17]
result[18] <= altmult_add:ALTMULT_ADD_component.result[18]
result[19] <= altmult_add:ALTMULT_ADD_component.result[19]
result[20] <= altmult_add:ALTMULT_ADD_component.result[20]
result[21] <= altmult_add:ALTMULT_ADD_component.result[21]
result[22] <= altmult_add:ALTMULT_ADD_component.result[22]
result[23] <= altmult_add:ALTMULT_ADD_component.result[23]
result[24] <= altmult_add:ALTMULT_ADD_component.result[24]
result[25] <= altmult_add:ALTMULT_ADD_component.result[25]
result[26] <= altmult_add:ALTMULT_ADD_component.result[26]
result[27] <= altmult_add:ALTMULT_ADD_component.result[27]
result[28] <= altmult_add:ALTMULT_ADD_component.result[28]
result[29] <= altmult_add:ALTMULT_ADD_component.result[29]
result[30] <= altmult_add:ALTMULT_ADD_component.result[30]
result[31] <= altmult_add:ALTMULT_ADD_component.result[31]
result[32] <= altmult_add:ALTMULT_ADD_component.result[32]
result[33] <= altmult_add:ALTMULT_ADD_component.result[33]


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component
accum_sload => ~NO_FANOUT~
aclr0 => mult_add_5l6g:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= chainout_sat_overflow.DB_MAX_OUTPUT_PORT_TYPE
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_5l6g:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_5l6g:auto_generated.dataa[0]
dataa[1] => mult_add_5l6g:auto_generated.dataa[1]
dataa[2] => mult_add_5l6g:auto_generated.dataa[2]
dataa[3] => mult_add_5l6g:auto_generated.dataa[3]
dataa[4] => mult_add_5l6g:auto_generated.dataa[4]
dataa[5] => mult_add_5l6g:auto_generated.dataa[5]
dataa[6] => mult_add_5l6g:auto_generated.dataa[6]
dataa[7] => mult_add_5l6g:auto_generated.dataa[7]
dataa[8] => mult_add_5l6g:auto_generated.dataa[8]
dataa[9] => mult_add_5l6g:auto_generated.dataa[9]
dataa[10] => mult_add_5l6g:auto_generated.dataa[10]
dataa[11] => mult_add_5l6g:auto_generated.dataa[11]
dataa[12] => mult_add_5l6g:auto_generated.dataa[12]
dataa[13] => mult_add_5l6g:auto_generated.dataa[13]
dataa[14] => mult_add_5l6g:auto_generated.dataa[14]
dataa[15] => mult_add_5l6g:auto_generated.dataa[15]
dataa[16] => mult_add_5l6g:auto_generated.dataa[16]
dataa[17] => mult_add_5l6g:auto_generated.dataa[17]
dataa[18] => mult_add_5l6g:auto_generated.dataa[18]
dataa[19] => mult_add_5l6g:auto_generated.dataa[19]
dataa[20] => mult_add_5l6g:auto_generated.dataa[20]
dataa[21] => mult_add_5l6g:auto_generated.dataa[21]
dataa[22] => mult_add_5l6g:auto_generated.dataa[22]
dataa[23] => mult_add_5l6g:auto_generated.dataa[23]
dataa[24] => mult_add_5l6g:auto_generated.dataa[24]
dataa[25] => mult_add_5l6g:auto_generated.dataa[25]
dataa[26] => mult_add_5l6g:auto_generated.dataa[26]
dataa[27] => mult_add_5l6g:auto_generated.dataa[27]
dataa[28] => mult_add_5l6g:auto_generated.dataa[28]
dataa[29] => mult_add_5l6g:auto_generated.dataa[29]
datab[0] => mult_add_5l6g:auto_generated.datab[0]
datab[1] => mult_add_5l6g:auto_generated.datab[1]
datab[2] => mult_add_5l6g:auto_generated.datab[2]
datab[3] => mult_add_5l6g:auto_generated.datab[3]
datab[4] => mult_add_5l6g:auto_generated.datab[4]
datab[5] => mult_add_5l6g:auto_generated.datab[5]
datab[6] => mult_add_5l6g:auto_generated.datab[6]
datab[7] => mult_add_5l6g:auto_generated.datab[7]
datab[8] => mult_add_5l6g:auto_generated.datab[8]
datab[9] => mult_add_5l6g:auto_generated.datab[9]
datab[10] => mult_add_5l6g:auto_generated.datab[10]
datab[11] => mult_add_5l6g:auto_generated.datab[11]
datab[12] => mult_add_5l6g:auto_generated.datab[12]
datab[13] => mult_add_5l6g:auto_generated.datab[13]
datab[14] => mult_add_5l6g:auto_generated.datab[14]
datab[15] => mult_add_5l6g:auto_generated.datab[15]
datab[16] => mult_add_5l6g:auto_generated.datab[16]
datab[17] => mult_add_5l6g:auto_generated.datab[17]
datab[18] => mult_add_5l6g:auto_generated.datab[18]
datab[19] => mult_add_5l6g:auto_generated.datab[19]
datab[20] => mult_add_5l6g:auto_generated.datab[20]
datab[21] => mult_add_5l6g:auto_generated.datab[21]
datab[22] => mult_add_5l6g:auto_generated.datab[22]
datab[23] => mult_add_5l6g:auto_generated.datab[23]
datab[24] => mult_add_5l6g:auto_generated.datab[24]
datab[25] => mult_add_5l6g:auto_generated.datab[25]
datab[26] => mult_add_5l6g:auto_generated.datab[26]
datab[27] => mult_add_5l6g:auto_generated.datab[27]
datab[28] => mult_add_5l6g:auto_generated.datab[28]
datab[29] => mult_add_5l6g:auto_generated.datab[29]
datab[30] => mult_add_5l6g:auto_generated.datab[30]
datab[31] => mult_add_5l6g:auto_generated.datab[31]
datab[32] => mult_add_5l6g:auto_generated.datab[32]
datab[33] => mult_add_5l6g:auto_generated.datab[33]
datab[34] => mult_add_5l6g:auto_generated.datab[34]
datab[35] => mult_add_5l6g:auto_generated.datab[35]
ena0 => mult_add_5l6g:auto_generated.ena0
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= mult0_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult1_is_saturated <= mult1_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= mult2_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult3_is_saturated <= mult3_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mult_add_5l6g:auto_generated.result[0]
result[1] <= mult_add_5l6g:auto_generated.result[1]
result[2] <= mult_add_5l6g:auto_generated.result[2]
result[3] <= mult_add_5l6g:auto_generated.result[3]
result[4] <= mult_add_5l6g:auto_generated.result[4]
result[5] <= mult_add_5l6g:auto_generated.result[5]
result[6] <= mult_add_5l6g:auto_generated.result[6]
result[7] <= mult_add_5l6g:auto_generated.result[7]
result[8] <= mult_add_5l6g:auto_generated.result[8]
result[9] <= mult_add_5l6g:auto_generated.result[9]
result[10] <= mult_add_5l6g:auto_generated.result[10]
result[11] <= mult_add_5l6g:auto_generated.result[11]
result[12] <= mult_add_5l6g:auto_generated.result[12]
result[13] <= mult_add_5l6g:auto_generated.result[13]
result[14] <= mult_add_5l6g:auto_generated.result[14]
result[15] <= mult_add_5l6g:auto_generated.result[15]
result[16] <= mult_add_5l6g:auto_generated.result[16]
result[17] <= mult_add_5l6g:auto_generated.result[17]
result[18] <= mult_add_5l6g:auto_generated.result[18]
result[19] <= mult_add_5l6g:auto_generated.result[19]
result[20] <= mult_add_5l6g:auto_generated.result[20]
result[21] <= mult_add_5l6g:auto_generated.result[21]
result[22] <= mult_add_5l6g:auto_generated.result[22]
result[23] <= mult_add_5l6g:auto_generated.result[23]
result[24] <= mult_add_5l6g:auto_generated.result[24]
result[25] <= mult_add_5l6g:auto_generated.result[25]
result[26] <= mult_add_5l6g:auto_generated.result[26]
result[27] <= mult_add_5l6g:auto_generated.result[27]
result[28] <= mult_add_5l6g:auto_generated.result[28]
result[29] <= mult_add_5l6g:auto_generated.result[29]
result[30] <= mult_add_5l6g:auto_generated.result[30]
result[31] <= mult_add_5l6g:auto_generated.result[31]
result[32] <= mult_add_5l6g:auto_generated.result[32]
result[33] <= mult_add_5l6g:auto_generated.result[33]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scanina[9] => ~NO_FANOUT~
scanina[10] => ~NO_FANOUT~
scanina[11] => ~NO_FANOUT~
scanina[12] => ~NO_FANOUT~
scanina[13] => ~NO_FANOUT~
scanina[14] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scaninb[13] => ~NO_FANOUT~
scaninb[14] => ~NO_FANOUT~
scaninb[15] => ~NO_FANOUT~
scaninb[16] => ~NO_FANOUT~
scaninb[17] => ~NO_FANOUT~
scanouta[0] <= scanouta[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scanouta[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scanouta[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scanouta[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scanouta[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scanouta[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scanouta[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scanouta[7].DB_MAX_OUTPUT_PORT_TYPE
scanouta[8] <= scanouta[8].DB_MAX_OUTPUT_PORT_TYPE
scanouta[9] <= scanouta[9].DB_MAX_OUTPUT_PORT_TYPE
scanouta[10] <= scanouta[10].DB_MAX_OUTPUT_PORT_TYPE
scanouta[11] <= scanouta[11].DB_MAX_OUTPUT_PORT_TYPE
scanouta[12] <= scanouta[12].DB_MAX_OUTPUT_PORT_TYPE
scanouta[13] <= scanouta[13].DB_MAX_OUTPUT_PORT_TYPE
scanouta[14] <= scanouta[14].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[0] <= scanoutb[0].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[1] <= scanoutb[1].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[2] <= scanoutb[2].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[3] <= scanoutb[3].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[4] <= scanoutb[4].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[5] <= scanoutb[5].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[6] <= scanoutb[6].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[7] <= scanoutb[7].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[8] <= scanoutb[8].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[9] <= scanoutb[9].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[10] <= scanoutb[10].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[11] <= scanoutb[11].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[12] <= scanoutb[12].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[13] <= scanoutb[13].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[14] <= scanoutb[14].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[15] <= scanoutb[15].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[16] <= scanoutb[16].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[17] <= scanoutb[17].DB_MAX_OUTPUT_PORT_TYPE
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourcea[1] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
sourceb[1] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
datac[22] => ~NO_FANOUT~
datac[23] => ~NO_FANOUT~
datac[24] => ~NO_FANOUT~
datac[25] => ~NO_FANOUT~
datac[26] => ~NO_FANOUT~
datac[27] => ~NO_FANOUT~
datac[28] => ~NO_FANOUT~
datac[29] => ~NO_FANOUT~
datac[30] => ~NO_FANOUT~
datac[31] => ~NO_FANOUT~
datac[32] => ~NO_FANOUT~
datac[33] => ~NO_FANOUT~
datac[34] => ~NO_FANOUT~
datac[35] => ~NO_FANOUT~
datac[36] => ~NO_FANOUT~
datac[37] => ~NO_FANOUT~
datac[38] => ~NO_FANOUT~
datac[39] => ~NO_FANOUT~
datac[40] => ~NO_FANOUT~
datac[41] => ~NO_FANOUT~
datac[42] => ~NO_FANOUT~
datac[43] => ~NO_FANOUT~


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_5l6g:auto_generated
aclr0 => ded_mult_ma91:ded_mult1.aclr[0]
aclr0 => ded_mult_ma91:ded_mult2.aclr[0]
aclr0 => dffe5a[33].IN0
clock0 => ded_mult_ma91:ded_mult1.clock[0]
clock0 => ded_mult_ma91:ded_mult2.clock[0]
clock0 => dffe5a[33].CLK
clock0 => dffe5a[32].CLK
clock0 => dffe5a[31].CLK
clock0 => dffe5a[30].CLK
clock0 => dffe5a[29].CLK
clock0 => dffe5a[28].CLK
clock0 => dffe5a[27].CLK
clock0 => dffe5a[26].CLK
clock0 => dffe5a[25].CLK
clock0 => dffe5a[24].CLK
clock0 => dffe5a[23].CLK
clock0 => dffe5a[22].CLK
clock0 => dffe5a[21].CLK
clock0 => dffe5a[20].CLK
clock0 => dffe5a[19].CLK
clock0 => dffe5a[18].CLK
clock0 => dffe5a[17].CLK
clock0 => dffe5a[16].CLK
clock0 => dffe5a[15].CLK
clock0 => dffe5a[14].CLK
clock0 => dffe5a[13].CLK
clock0 => dffe5a[12].CLK
clock0 => dffe5a[11].CLK
clock0 => dffe5a[10].CLK
clock0 => dffe5a[9].CLK
clock0 => dffe5a[8].CLK
clock0 => dffe5a[7].CLK
clock0 => dffe5a[6].CLK
clock0 => dffe5a[5].CLK
clock0 => dffe5a[4].CLK
clock0 => dffe5a[3].CLK
clock0 => dffe5a[2].CLK
clock0 => dffe5a[1].CLK
clock0 => dffe5a[0].CLK
dataa[0] => ded_mult_ma91:ded_mult1.dataa[0]
dataa[1] => ded_mult_ma91:ded_mult1.dataa[1]
dataa[2] => ded_mult_ma91:ded_mult1.dataa[2]
dataa[3] => ded_mult_ma91:ded_mult1.dataa[3]
dataa[4] => ded_mult_ma91:ded_mult1.dataa[4]
dataa[5] => ded_mult_ma91:ded_mult1.dataa[5]
dataa[6] => ded_mult_ma91:ded_mult1.dataa[6]
dataa[7] => ded_mult_ma91:ded_mult1.dataa[7]
dataa[8] => ded_mult_ma91:ded_mult1.dataa[8]
dataa[9] => ded_mult_ma91:ded_mult1.dataa[9]
dataa[10] => ded_mult_ma91:ded_mult1.dataa[10]
dataa[11] => ded_mult_ma91:ded_mult1.dataa[11]
dataa[12] => ded_mult_ma91:ded_mult1.dataa[12]
dataa[13] => ded_mult_ma91:ded_mult1.dataa[13]
dataa[14] => ded_mult_ma91:ded_mult1.dataa[14]
dataa[15] => ded_mult_ma91:ded_mult2.dataa[0]
dataa[16] => ded_mult_ma91:ded_mult2.dataa[1]
dataa[17] => ded_mult_ma91:ded_mult2.dataa[2]
dataa[18] => ded_mult_ma91:ded_mult2.dataa[3]
dataa[19] => ded_mult_ma91:ded_mult2.dataa[4]
dataa[20] => ded_mult_ma91:ded_mult2.dataa[5]
dataa[21] => ded_mult_ma91:ded_mult2.dataa[6]
dataa[22] => ded_mult_ma91:ded_mult2.dataa[7]
dataa[23] => ded_mult_ma91:ded_mult2.dataa[8]
dataa[24] => ded_mult_ma91:ded_mult2.dataa[9]
dataa[25] => ded_mult_ma91:ded_mult2.dataa[10]
dataa[26] => ded_mult_ma91:ded_mult2.dataa[11]
dataa[27] => ded_mult_ma91:ded_mult2.dataa[12]
dataa[28] => ded_mult_ma91:ded_mult2.dataa[13]
dataa[29] => ded_mult_ma91:ded_mult2.dataa[14]
datab[0] => ded_mult_ma91:ded_mult1.datab[0]
datab[1] => ded_mult_ma91:ded_mult1.datab[1]
datab[2] => ded_mult_ma91:ded_mult1.datab[2]
datab[3] => ded_mult_ma91:ded_mult1.datab[3]
datab[4] => ded_mult_ma91:ded_mult1.datab[4]
datab[5] => ded_mult_ma91:ded_mult1.datab[5]
datab[6] => ded_mult_ma91:ded_mult1.datab[6]
datab[7] => ded_mult_ma91:ded_mult1.datab[7]
datab[8] => ded_mult_ma91:ded_mult1.datab[8]
datab[9] => ded_mult_ma91:ded_mult1.datab[9]
datab[10] => ded_mult_ma91:ded_mult1.datab[10]
datab[11] => ded_mult_ma91:ded_mult1.datab[11]
datab[12] => ded_mult_ma91:ded_mult1.datab[12]
datab[13] => ded_mult_ma91:ded_mult1.datab[13]
datab[14] => ded_mult_ma91:ded_mult1.datab[14]
datab[15] => ded_mult_ma91:ded_mult1.datab[15]
datab[16] => ded_mult_ma91:ded_mult1.datab[16]
datab[17] => ded_mult_ma91:ded_mult1.datab[17]
datab[18] => ded_mult_ma91:ded_mult2.datab[0]
datab[19] => ded_mult_ma91:ded_mult2.datab[1]
datab[20] => ded_mult_ma91:ded_mult2.datab[2]
datab[21] => ded_mult_ma91:ded_mult2.datab[3]
datab[22] => ded_mult_ma91:ded_mult2.datab[4]
datab[23] => ded_mult_ma91:ded_mult2.datab[5]
datab[24] => ded_mult_ma91:ded_mult2.datab[6]
datab[25] => ded_mult_ma91:ded_mult2.datab[7]
datab[26] => ded_mult_ma91:ded_mult2.datab[8]
datab[27] => ded_mult_ma91:ded_mult2.datab[9]
datab[28] => ded_mult_ma91:ded_mult2.datab[10]
datab[29] => ded_mult_ma91:ded_mult2.datab[11]
datab[30] => ded_mult_ma91:ded_mult2.datab[12]
datab[31] => ded_mult_ma91:ded_mult2.datab[13]
datab[32] => ded_mult_ma91:ded_mult2.datab[14]
datab[33] => ded_mult_ma91:ded_mult2.datab[15]
datab[34] => ded_mult_ma91:ded_mult2.datab[16]
datab[35] => ded_mult_ma91:ded_mult2.datab[17]
ena0 => ded_mult_ma91:ded_mult1.ena[0]
ena0 => ded_mult_ma91:ded_mult2.ena[0]
ena0 => dffe5a[33].ENA
ena0 => dffe5a[32].ENA
ena0 => dffe5a[31].ENA
ena0 => dffe5a[30].ENA
ena0 => dffe5a[29].ENA
ena0 => dffe5a[28].ENA
ena0 => dffe5a[27].ENA
ena0 => dffe5a[26].ENA
ena0 => dffe5a[25].ENA
ena0 => dffe5a[24].ENA
ena0 => dffe5a[23].ENA
ena0 => dffe5a[22].ENA
ena0 => dffe5a[21].ENA
ena0 => dffe5a[20].ENA
ena0 => dffe5a[19].ENA
ena0 => dffe5a[18].ENA
ena0 => dffe5a[17].ENA
ena0 => dffe5a[16].ENA
ena0 => dffe5a[15].ENA
ena0 => dffe5a[14].ENA
ena0 => dffe5a[13].ENA
ena0 => dffe5a[12].ENA
ena0 => dffe5a[11].ENA
ena0 => dffe5a[10].ENA
ena0 => dffe5a[9].ENA
ena0 => dffe5a[8].ENA
ena0 => dffe5a[7].ENA
ena0 => dffe5a[6].ENA
ena0 => dffe5a[5].ENA
ena0 => dffe5a[4].ENA
ena0 => dffe5a[3].ENA
ena0 => dffe5a[2].ENA
ena0 => dffe5a[1].ENA
ena0 => dffe5a[0].ENA
result[0] <= dffe5a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe5a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe5a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe5a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe5a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe5a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe5a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe5a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe5a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe5a[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe5a[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe5a[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe5a[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe5a[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe5a[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dffe5a[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= dffe5a[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= dffe5a[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= dffe5a[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= dffe5a[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= dffe5a[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= dffe5a[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= dffe5a[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= dffe5a[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= dffe5a[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= dffe5a[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= dffe5a[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= dffe5a[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= dffe5a[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= dffe5a[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= dffe5a[31].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= dffe5a[32].DB_MAX_OUTPUT_PORT_TYPE
result[33] <= dffe5a[33].DB_MAX_OUTPUT_PORT_TYPE


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_5l6g:auto_generated|ded_mult_ma91:ded_mult1
aclr[0] => mac_mult8.ACLR
aclr[0] => mac_out9.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult8.CLK
clock[0] => mac_out9.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult8.DATAA
dataa[1] => mac_mult8.DATAA1
dataa[2] => mac_mult8.DATAA2
dataa[3] => mac_mult8.DATAA3
dataa[4] => mac_mult8.DATAA4
dataa[5] => mac_mult8.DATAA5
dataa[6] => mac_mult8.DATAA6
dataa[7] => mac_mult8.DATAA7
dataa[8] => mac_mult8.DATAA8
dataa[9] => mac_mult8.DATAA9
dataa[10] => mac_mult8.DATAA10
dataa[11] => mac_mult8.DATAA11
dataa[12] => mac_mult8.DATAA12
dataa[13] => mac_mult8.DATAA13
dataa[14] => mac_mult8.DATAA14
datab[0] => mac_mult8.DATAB
datab[1] => mac_mult8.DATAB1
datab[2] => mac_mult8.DATAB2
datab[3] => mac_mult8.DATAB3
datab[4] => mac_mult8.DATAB4
datab[5] => mac_mult8.DATAB5
datab[6] => mac_mult8.DATAB6
datab[7] => mac_mult8.DATAB7
datab[8] => mac_mult8.DATAB8
datab[9] => mac_mult8.DATAB9
datab[10] => mac_mult8.DATAB10
datab[11] => mac_mult8.DATAB11
datab[12] => mac_mult8.DATAB12
datab[13] => mac_mult8.DATAB13
datab[14] => mac_mult8.DATAB14
datab[15] => mac_mult8.DATAB15
datab[16] => mac_mult8.DATAB16
datab[17] => mac_mult8.DATAB17
ena[0] => mac_mult8.ENA
ena[0] => mac_out9.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_a3c:pre_result.q[0]
result[1] <= dffpipe_a3c:pre_result.q[1]
result[2] <= dffpipe_a3c:pre_result.q[2]
result[3] <= dffpipe_a3c:pre_result.q[3]
result[4] <= dffpipe_a3c:pre_result.q[4]
result[5] <= dffpipe_a3c:pre_result.q[5]
result[6] <= dffpipe_a3c:pre_result.q[6]
result[7] <= dffpipe_a3c:pre_result.q[7]
result[8] <= dffpipe_a3c:pre_result.q[8]
result[9] <= dffpipe_a3c:pre_result.q[9]
result[10] <= dffpipe_a3c:pre_result.q[10]
result[11] <= dffpipe_a3c:pre_result.q[11]
result[12] <= dffpipe_a3c:pre_result.q[12]
result[13] <= dffpipe_a3c:pre_result.q[13]
result[14] <= dffpipe_a3c:pre_result.q[14]
result[15] <= dffpipe_a3c:pre_result.q[15]
result[16] <= dffpipe_a3c:pre_result.q[16]
result[17] <= dffpipe_a3c:pre_result.q[17]
result[18] <= dffpipe_a3c:pre_result.q[18]
result[19] <= dffpipe_a3c:pre_result.q[19]
result[20] <= dffpipe_a3c:pre_result.q[20]
result[21] <= dffpipe_a3c:pre_result.q[21]
result[22] <= dffpipe_a3c:pre_result.q[22]
result[23] <= dffpipe_a3c:pre_result.q[23]
result[24] <= dffpipe_a3c:pre_result.q[24]
result[25] <= dffpipe_a3c:pre_result.q[25]
result[26] <= dffpipe_a3c:pre_result.q[26]
result[27] <= dffpipe_a3c:pre_result.q[27]
result[28] <= dffpipe_a3c:pre_result.q[28]
result[29] <= dffpipe_a3c:pre_result.q[29]
result[30] <= dffpipe_a3c:pre_result.q[30]
result[31] <= dffpipe_a3c:pre_result.q[31]
result[32] <= dffpipe_a3c:pre_result.q[32]


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_5l6g:auto_generated|ded_mult_ma91:ded_mult1|dffpipe_a3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
d[25] => q[25].DATAIN
d[26] => q[26].DATAIN
d[27] => q[27].DATAIN
d[28] => q[28].DATAIN
d[29] => q[29].DATAIN
d[30] => q[30].DATAIN
d[31] => q[31].DATAIN
d[32] => q[32].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= d[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= d[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= d[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= d[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= d[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= d[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= d[31].DB_MAX_OUTPUT_PORT_TYPE
q[32] <= d[32].DB_MAX_OUTPUT_PORT_TYPE


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_5l6g:auto_generated|ded_mult_ma91:ded_mult2
aclr[0] => mac_mult8.ACLR
aclr[0] => mac_out9.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult8.CLK
clock[0] => mac_out9.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult8.DATAA
dataa[1] => mac_mult8.DATAA1
dataa[2] => mac_mult8.DATAA2
dataa[3] => mac_mult8.DATAA3
dataa[4] => mac_mult8.DATAA4
dataa[5] => mac_mult8.DATAA5
dataa[6] => mac_mult8.DATAA6
dataa[7] => mac_mult8.DATAA7
dataa[8] => mac_mult8.DATAA8
dataa[9] => mac_mult8.DATAA9
dataa[10] => mac_mult8.DATAA10
dataa[11] => mac_mult8.DATAA11
dataa[12] => mac_mult8.DATAA12
dataa[13] => mac_mult8.DATAA13
dataa[14] => mac_mult8.DATAA14
datab[0] => mac_mult8.DATAB
datab[1] => mac_mult8.DATAB1
datab[2] => mac_mult8.DATAB2
datab[3] => mac_mult8.DATAB3
datab[4] => mac_mult8.DATAB4
datab[5] => mac_mult8.DATAB5
datab[6] => mac_mult8.DATAB6
datab[7] => mac_mult8.DATAB7
datab[8] => mac_mult8.DATAB8
datab[9] => mac_mult8.DATAB9
datab[10] => mac_mult8.DATAB10
datab[11] => mac_mult8.DATAB11
datab[12] => mac_mult8.DATAB12
datab[13] => mac_mult8.DATAB13
datab[14] => mac_mult8.DATAB14
datab[15] => mac_mult8.DATAB15
datab[16] => mac_mult8.DATAB16
datab[17] => mac_mult8.DATAB17
ena[0] => mac_mult8.ENA
ena[0] => mac_out9.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_a3c:pre_result.q[0]
result[1] <= dffpipe_a3c:pre_result.q[1]
result[2] <= dffpipe_a3c:pre_result.q[2]
result[3] <= dffpipe_a3c:pre_result.q[3]
result[4] <= dffpipe_a3c:pre_result.q[4]
result[5] <= dffpipe_a3c:pre_result.q[5]
result[6] <= dffpipe_a3c:pre_result.q[6]
result[7] <= dffpipe_a3c:pre_result.q[7]
result[8] <= dffpipe_a3c:pre_result.q[8]
result[9] <= dffpipe_a3c:pre_result.q[9]
result[10] <= dffpipe_a3c:pre_result.q[10]
result[11] <= dffpipe_a3c:pre_result.q[11]
result[12] <= dffpipe_a3c:pre_result.q[12]
result[13] <= dffpipe_a3c:pre_result.q[13]
result[14] <= dffpipe_a3c:pre_result.q[14]
result[15] <= dffpipe_a3c:pre_result.q[15]
result[16] <= dffpipe_a3c:pre_result.q[16]
result[17] <= dffpipe_a3c:pre_result.q[17]
result[18] <= dffpipe_a3c:pre_result.q[18]
result[19] <= dffpipe_a3c:pre_result.q[19]
result[20] <= dffpipe_a3c:pre_result.q[20]
result[21] <= dffpipe_a3c:pre_result.q[21]
result[22] <= dffpipe_a3c:pre_result.q[22]
result[23] <= dffpipe_a3c:pre_result.q[23]
result[24] <= dffpipe_a3c:pre_result.q[24]
result[25] <= dffpipe_a3c:pre_result.q[25]
result[26] <= dffpipe_a3c:pre_result.q[26]
result[27] <= dffpipe_a3c:pre_result.q[27]
result[28] <= dffpipe_a3c:pre_result.q[28]
result[29] <= dffpipe_a3c:pre_result.q[29]
result[30] <= dffpipe_a3c:pre_result.q[30]
result[31] <= dffpipe_a3c:pre_result.q[31]
result[32] <= dffpipe_a3c:pre_result.q[32]


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_5l6g:auto_generated|ded_mult_ma91:ded_mult2|dffpipe_a3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
d[25] => q[25].DATAIN
d[26] => q[26].DATAIN
d[27] => q[27].DATAIN
d[28] => q[28].DATAIN
d[29] => q[29].DATAIN
d[30] => q[30].DATAIN
d[31] => q[31].DATAIN
d[32] => q[32].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= d[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= d[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= d[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= d[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= d[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= d[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= d[31].DB_MAX_OUTPUT_PORT_TYPE
q[32] <= d[32].DB_MAX_OUTPUT_PORT_TYPE


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_small_mult:round_real
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => \conv_round_3:datareg_2[17].CLK
clk => \conv_round_3:datareg_2[18].CLK
clk => \conv_round_3:datareg_2[19].CLK
clk => \conv_round_3:datareg_2[20].CLK
clk => \conv_round_3:datareg_2[21].CLK
clk => \conv_round_3:datareg_2[22].CLK
clk => \conv_round_3:datareg_2[23].CLK
clk => \conv_round_3:datareg_2[24].CLK
clk => \conv_round_3:datareg_2[25].CLK
clk => \conv_round_3:datareg_2[26].CLK
clk => \conv_round_3:datareg_2[27].CLK
clk => \conv_round_3:datareg_2[28].CLK
clk => \conv_round_3:datareg_2[29].CLK
clk => \conv_round_3:datareg_2[30].CLK
clk => \conv_round_3:datareg_2[31].CLK
clk => \conv_round_3:OR_accu.CLK
clk => \conv_round_3:datareg[17].CLK
clk => \conv_round_3:datareg[18].CLK
clk => \conv_round_3:datareg[19].CLK
clk => \conv_round_3:datareg[20].CLK
clk => \conv_round_3:datareg[21].CLK
clk => \conv_round_3:datareg[22].CLK
clk => \conv_round_3:datareg[23].CLK
clk => \conv_round_3:datareg[24].CLK
clk => \conv_round_3:datareg[25].CLK
clk => \conv_round_3:datareg[26].CLK
clk => \conv_round_3:datareg[27].CLK
clk => \conv_round_3:datareg[28].CLK
clk => \conv_round_3:datareg[29].CLK
clk => \conv_round_3:datareg[30].CLK
clk => \conv_round_3:datareg[31].CLK
clk => \conv_round_3:OR_accu_2.CLK
clk => \conv_round_3:OR_accu_1.CLK
clk => \conv_round_3:LSB_R.CLK
clk => \conv_round_3:RB_R.CLK
clk => \conv_round_3:LSB.CLK
clk => \conv_round_3:RB.CLK
reset => RB.OUTPUTSELECT
reset => LSB.OUTPUTSELECT
reset => RB_R.OUTPUTSELECT
reset => LSB_R.OUTPUTSELECT
reset => OR_accu_1.OUTPUTSELECT
reset => OR_accu_2.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => \conv_round_3:datareg_2[24].ENA
reset => \conv_round_3:datareg_2[23].ENA
reset => \conv_round_3:datareg_2[22].ENA
reset => \conv_round_3:datareg_2[21].ENA
reset => \conv_round_3:datareg_2[20].ENA
reset => \conv_round_3:datareg_2[19].ENA
reset => \conv_round_3:datareg_2[18].ENA
reset => \conv_round_3:datareg_2[17].ENA
reset => \conv_round_3:datareg_2[25].ENA
reset => \conv_round_3:datareg_2[26].ENA
reset => \conv_round_3:datareg_2[27].ENA
reset => \conv_round_3:datareg_2[28].ENA
reset => \conv_round_3:datareg_2[29].ENA
reset => \conv_round_3:datareg_2[30].ENA
reset => \conv_round_3:datareg_2[31].ENA
reset => \conv_round_3:OR_accu.ENA
enable => LSB.OUTPUTSELECT
enable => LSB_R.OUTPUTSELECT
enable => RB.OUTPUTSELECT
enable => RB_R.OUTPUTSELECT
enable => OR_accu_1.OUTPUTSELECT
enable => OR_accu_2.OUTPUTSELECT
enable => OR_accu.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
datain[0] => OR_Temp_1.IN0
datain[1] => OR_Temp_1.IN1
datain[2] => OR_Temp_1.IN1
datain[3] => OR_Temp_1.IN1
datain[4] => OR_Temp_1.IN1
datain[5] => OR_Temp_1.IN1
datain[6] => OR_Temp_1.IN1
datain[7] => OR_Temp_1.IN1
datain[8] => OR_Temp_2.IN0
datain[9] => OR_Temp_2.IN1
datain[10] => OR_Temp_2.IN1
datain[11] => OR_Temp_2.IN1
datain[12] => OR_Temp_2.IN1
datain[13] => OR_Temp_2.IN1
datain[14] => OR_Temp_2.IN1
datain[15] => OR_Temp_2.IN1
datain[16] => RB.DATAB
datain[17] => LSB.DATAB
datain[17] => datareg.DATAB
datain[18] => datareg.DATAB
datain[19] => datareg.DATAB
datain[20] => datareg.DATAB
datain[21] => datareg.DATAB
datain[22] => datareg.DATAB
datain[23] => datareg.DATAB
datain[24] => datareg.DATAB
datain[25] => datareg.DATAB
datain[26] => datareg.DATAB
datain[27] => datareg.DATAB
datain[28] => datareg.DATAB
datain[29] => datareg.DATAB
datain[30] => datareg.DATAB
datain[31] => datareg.DATAB
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_small_mult:round_imag
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => \conv_round_3:datareg_2[17].CLK
clk => \conv_round_3:datareg_2[18].CLK
clk => \conv_round_3:datareg_2[19].CLK
clk => \conv_round_3:datareg_2[20].CLK
clk => \conv_round_3:datareg_2[21].CLK
clk => \conv_round_3:datareg_2[22].CLK
clk => \conv_round_3:datareg_2[23].CLK
clk => \conv_round_3:datareg_2[24].CLK
clk => \conv_round_3:datareg_2[25].CLK
clk => \conv_round_3:datareg_2[26].CLK
clk => \conv_round_3:datareg_2[27].CLK
clk => \conv_round_3:datareg_2[28].CLK
clk => \conv_round_3:datareg_2[29].CLK
clk => \conv_round_3:datareg_2[30].CLK
clk => \conv_round_3:datareg_2[31].CLK
clk => \conv_round_3:OR_accu.CLK
clk => \conv_round_3:datareg[17].CLK
clk => \conv_round_3:datareg[18].CLK
clk => \conv_round_3:datareg[19].CLK
clk => \conv_round_3:datareg[20].CLK
clk => \conv_round_3:datareg[21].CLK
clk => \conv_round_3:datareg[22].CLK
clk => \conv_round_3:datareg[23].CLK
clk => \conv_round_3:datareg[24].CLK
clk => \conv_round_3:datareg[25].CLK
clk => \conv_round_3:datareg[26].CLK
clk => \conv_round_3:datareg[27].CLK
clk => \conv_round_3:datareg[28].CLK
clk => \conv_round_3:datareg[29].CLK
clk => \conv_round_3:datareg[30].CLK
clk => \conv_round_3:datareg[31].CLK
clk => \conv_round_3:OR_accu_2.CLK
clk => \conv_round_3:OR_accu_1.CLK
clk => \conv_round_3:LSB_R.CLK
clk => \conv_round_3:RB_R.CLK
clk => \conv_round_3:LSB.CLK
clk => \conv_round_3:RB.CLK
reset => RB.OUTPUTSELECT
reset => LSB.OUTPUTSELECT
reset => RB_R.OUTPUTSELECT
reset => LSB_R.OUTPUTSELECT
reset => OR_accu_1.OUTPUTSELECT
reset => OR_accu_2.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => \conv_round_3:datareg_2[24].ENA
reset => \conv_round_3:datareg_2[23].ENA
reset => \conv_round_3:datareg_2[22].ENA
reset => \conv_round_3:datareg_2[21].ENA
reset => \conv_round_3:datareg_2[20].ENA
reset => \conv_round_3:datareg_2[19].ENA
reset => \conv_round_3:datareg_2[18].ENA
reset => \conv_round_3:datareg_2[17].ENA
reset => \conv_round_3:datareg_2[25].ENA
reset => \conv_round_3:datareg_2[26].ENA
reset => \conv_round_3:datareg_2[27].ENA
reset => \conv_round_3:datareg_2[28].ENA
reset => \conv_round_3:datareg_2[29].ENA
reset => \conv_round_3:datareg_2[30].ENA
reset => \conv_round_3:datareg_2[31].ENA
reset => \conv_round_3:OR_accu.ENA
enable => LSB.OUTPUTSELECT
enable => LSB_R.OUTPUTSELECT
enable => RB.OUTPUTSELECT
enable => RB_R.OUTPUTSELECT
enable => OR_accu_1.OUTPUTSELECT
enable => OR_accu_2.OUTPUTSELECT
enable => OR_accu.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
datain[0] => OR_Temp_1.IN0
datain[1] => OR_Temp_1.IN1
datain[2] => OR_Temp_1.IN1
datain[3] => OR_Temp_1.IN1
datain[4] => OR_Temp_1.IN1
datain[5] => OR_Temp_1.IN1
datain[6] => OR_Temp_1.IN1
datain[7] => OR_Temp_1.IN1
datain[8] => OR_Temp_2.IN0
datain[9] => OR_Temp_2.IN1
datain[10] => OR_Temp_2.IN1
datain[11] => OR_Temp_2.IN1
datain[12] => OR_Temp_2.IN1
datain[13] => OR_Temp_2.IN1
datain[14] => OR_Temp_2.IN1
datain[15] => OR_Temp_2.IN1
datain[16] => RB.DATAB
datain[17] => LSB.DATAB
datain[17] => datareg.DATAB
datain[18] => datareg.DATAB
datain[19] => datareg.DATAB
datain[20] => datareg.DATAB
datain[21] => datareg.DATAB
datain[22] => datareg.DATAB
datain[23] => datareg.DATAB
datain[24] => datareg.DATAB
datain[25] => datareg.DATAB
datain[26] => datareg.DATAB
datain[27] => datareg.DATAB
datain[28] => datareg.DATAB
datain[29] => datareg.DATAB
datain[30] => datareg.DATAB
datain[31] => datareg.DATAB
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst
clk => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:del_in_real_comp_inst.clk
clk => out_eop~reg0.CLK
clk => out_sop~reg0.CLK
clk => out_inverse~reg0.CLK
clk => out_eop_d[0].CLK
clk => out_sop_d[0].CLK
clk => out_inverse_d[0].CLK
clk => out_valid~reg0.CLK
clk => out_valid_d[0].CLK
clk => out_valid_d[1].CLK
clk => out_imag[0]~reg0.CLK
clk => out_imag[1]~reg0.CLK
clk => out_imag[2]~reg0.CLK
clk => out_imag[3]~reg0.CLK
clk => out_imag[4]~reg0.CLK
clk => out_imag[5]~reg0.CLK
clk => out_imag[6]~reg0.CLK
clk => out_imag[7]~reg0.CLK
clk => out_imag[8]~reg0.CLK
clk => out_imag[9]~reg0.CLK
clk => out_imag[10]~reg0.CLK
clk => out_imag[11]~reg0.CLK
clk => out_imag[12]~reg0.CLK
clk => out_imag[13]~reg0.CLK
clk => out_imag[14]~reg0.CLK
clk => out_imag[15]~reg0.CLK
clk => out_real[0]~reg0.CLK
clk => out_real[1]~reg0.CLK
clk => out_real[2]~reg0.CLK
clk => out_real[3]~reg0.CLK
clk => out_real[4]~reg0.CLK
clk => out_real[5]~reg0.CLK
clk => out_real[6]~reg0.CLK
clk => out_real[7]~reg0.CLK
clk => out_real[8]~reg0.CLK
clk => out_real[9]~reg0.CLK
clk => out_real[10]~reg0.CLK
clk => out_real[11]~reg0.CLK
clk => out_real[12]~reg0.CLK
clk => out_real[13]~reg0.CLK
clk => out_real[14]~reg0.CLK
clk => out_real[15]~reg0.CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][0].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][1].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][2].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][3].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][4].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][5].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][6].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][7].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][8].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][9].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][10].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][11].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][12].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][13].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][14].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][15].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][0].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][1].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][2].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][3].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][4].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][5].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][6].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][7].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][8].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][9].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][10].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][11].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][12].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][13].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][14].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][15].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][0].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][1].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][2].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][3].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][4].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][5].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][6].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][7].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][8].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][9].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][10].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][11].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][12].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][13].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][14].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][15].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][0].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][1].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][2].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][3].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][4].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][5].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][6].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][7].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][8].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][9].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][10].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][11].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][12].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][13].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][14].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][15].CLK
clk => \generate_delay_less_pipeline:in_imag_d[0].CLK
clk => \generate_delay_less_pipeline:in_imag_d[1].CLK
clk => \generate_delay_less_pipeline:in_imag_d[2].CLK
clk => \generate_delay_less_pipeline:in_imag_d[3].CLK
clk => \generate_delay_less_pipeline:in_imag_d[4].CLK
clk => \generate_delay_less_pipeline:in_imag_d[5].CLK
clk => \generate_delay_less_pipeline:in_imag_d[6].CLK
clk => \generate_delay_less_pipeline:in_imag_d[7].CLK
clk => \generate_delay_less_pipeline:in_imag_d[8].CLK
clk => \generate_delay_less_pipeline:in_imag_d[9].CLK
clk => \generate_delay_less_pipeline:in_imag_d[10].CLK
clk => \generate_delay_less_pipeline:in_imag_d[11].CLK
clk => \generate_delay_less_pipeline:in_imag_d[12].CLK
clk => \generate_delay_less_pipeline:in_imag_d[13].CLK
clk => \generate_delay_less_pipeline:in_imag_d[14].CLK
clk => \generate_delay_less_pipeline:in_real_d[0].CLK
clk => \generate_delay_less_pipeline:in_real_d[1].CLK
clk => \generate_delay_less_pipeline:in_real_d[2].CLK
clk => \generate_delay_less_pipeline:in_real_d[3].CLK
clk => \generate_delay_less_pipeline:in_real_d[4].CLK
clk => \generate_delay_less_pipeline:in_real_d[5].CLK
clk => \generate_delay_less_pipeline:in_real_d[6].CLK
clk => \generate_delay_less_pipeline:in_real_d[7].CLK
clk => \generate_delay_less_pipeline:in_real_d[8].CLK
clk => \generate_delay_less_pipeline:in_real_d[9].CLK
clk => \generate_delay_less_pipeline:in_real_d[10].CLK
clk => \generate_delay_less_pipeline:in_real_d[11].CLK
clk => \generate_delay_less_pipeline:in_real_d[12].CLK
clk => \generate_delay_less_pipeline:in_real_d[13].CLK
clk => \generate_delay_less_pipeline:in_real_d[14].CLK
clk => s_sel_d[0].CLK
clk => s_sel_d[1].CLK
clk => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:del_in_imag_comp_inst.clk
clk => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:in_real_comp_inst.clk
clk => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:in_imag_comp_inst.clk
clk => auk_dspip_r22sdf_bf_control:bf_control_inst.clk
reset => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:del_in_real_comp_inst.reset
reset => out_eop~reg0.ACLR
reset => out_sop~reg0.ACLR
reset => out_inverse~reg0.ACLR
reset => out_eop_d[0].ACLR
reset => out_sop_d[0].ACLR
reset => out_inverse_d[0].ACLR
reset => out_valid~reg0.ACLR
reset => out_valid_d[0].ACLR
reset => out_valid_d[1].ACLR
reset => out_imag[0]~reg0.ACLR
reset => out_imag[1]~reg0.ACLR
reset => out_imag[2]~reg0.ACLR
reset => out_imag[3]~reg0.ACLR
reset => out_imag[4]~reg0.ACLR
reset => out_imag[5]~reg0.ACLR
reset => out_imag[6]~reg0.ACLR
reset => out_imag[7]~reg0.ACLR
reset => out_imag[8]~reg0.ACLR
reset => out_imag[9]~reg0.ACLR
reset => out_imag[10]~reg0.ACLR
reset => out_imag[11]~reg0.ACLR
reset => out_imag[12]~reg0.ACLR
reset => out_imag[13]~reg0.ACLR
reset => out_imag[14]~reg0.ACLR
reset => out_imag[15]~reg0.ACLR
reset => out_real[0]~reg0.ACLR
reset => out_real[1]~reg0.ACLR
reset => out_real[2]~reg0.ACLR
reset => out_real[3]~reg0.ACLR
reset => out_real[4]~reg0.ACLR
reset => out_real[5]~reg0.ACLR
reset => out_real[6]~reg0.ACLR
reset => out_real[7]~reg0.ACLR
reset => out_real[8]~reg0.ACLR
reset => out_real[9]~reg0.ACLR
reset => out_real[10]~reg0.ACLR
reset => out_real[11]~reg0.ACLR
reset => out_real[12]~reg0.ACLR
reset => out_real[13]~reg0.ACLR
reset => out_real[14]~reg0.ACLR
reset => out_real[15]~reg0.ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[0][0].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[0][1].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[0][2].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[0][3].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[0][4].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[0][5].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[0][6].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[0][7].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[0][8].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[0][9].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[0][10].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[0][11].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[0][12].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[0][13].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[0][14].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[0][15].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[0][0].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[0][1].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[0][2].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[0][3].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[0][4].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[0][5].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[0][6].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[0][7].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[0][8].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[0][9].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[0][10].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[0][11].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[0][12].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[0][13].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[0][14].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[0][15].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[0][0].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[0][1].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[0][2].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[0][3].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[0][4].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[0][5].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[0][6].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[0][7].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[0][8].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[0][9].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[0][10].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[0][11].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[0][12].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[0][13].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[0][14].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[0][15].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[0][0].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[0][1].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[0][2].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[0][3].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[0][4].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[0][5].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[0][6].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[0][7].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[0][8].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[0][9].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[0][10].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[0][11].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[0][12].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[0][13].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[0][14].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[0][15].ACLR
reset => \generate_delay_less_pipeline:in_imag_d[0].ACLR
reset => \generate_delay_less_pipeline:in_imag_d[1].ACLR
reset => \generate_delay_less_pipeline:in_imag_d[2].ACLR
reset => \generate_delay_less_pipeline:in_imag_d[3].ACLR
reset => \generate_delay_less_pipeline:in_imag_d[4].ACLR
reset => \generate_delay_less_pipeline:in_imag_d[5].ACLR
reset => \generate_delay_less_pipeline:in_imag_d[6].ACLR
reset => \generate_delay_less_pipeline:in_imag_d[7].ACLR
reset => \generate_delay_less_pipeline:in_imag_d[8].ACLR
reset => \generate_delay_less_pipeline:in_imag_d[9].ACLR
reset => \generate_delay_less_pipeline:in_imag_d[10].ACLR
reset => \generate_delay_less_pipeline:in_imag_d[11].ACLR
reset => \generate_delay_less_pipeline:in_imag_d[12].ACLR
reset => \generate_delay_less_pipeline:in_imag_d[13].ACLR
reset => \generate_delay_less_pipeline:in_imag_d[14].ACLR
reset => \generate_delay_less_pipeline:in_real_d[0].ACLR
reset => \generate_delay_less_pipeline:in_real_d[1].ACLR
reset => \generate_delay_less_pipeline:in_real_d[2].ACLR
reset => \generate_delay_less_pipeline:in_real_d[3].ACLR
reset => \generate_delay_less_pipeline:in_real_d[4].ACLR
reset => \generate_delay_less_pipeline:in_real_d[5].ACLR
reset => \generate_delay_less_pipeline:in_real_d[6].ACLR
reset => \generate_delay_less_pipeline:in_real_d[7].ACLR
reset => \generate_delay_less_pipeline:in_real_d[8].ACLR
reset => \generate_delay_less_pipeline:in_real_d[9].ACLR
reset => \generate_delay_less_pipeline:in_real_d[10].ACLR
reset => \generate_delay_less_pipeline:in_real_d[11].ACLR
reset => \generate_delay_less_pipeline:in_real_d[12].ACLR
reset => \generate_delay_less_pipeline:in_real_d[13].ACLR
reset => \generate_delay_less_pipeline:in_real_d[14].ACLR
reset => s_sel_d[0].ACLR
reset => s_sel_d[1].ACLR
reset => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:del_in_imag_comp_inst.reset
reset => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:in_real_comp_inst.reset
reset => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:in_imag_comp_inst.reset
reset => auk_dspip_r22sdf_bf_control:bf_control_inst.reset
enable => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:del_in_real_comp_inst.clken
enable => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:del_in_imag_comp_inst.clken
enable => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:in_real_comp_inst.clken
enable => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:in_imag_comp_inst.clken
enable => auk_dspip_r22sdf_bf_control:bf_control_inst.enable
enable => s_sel_d[1].ENA
enable => s_sel_d[0].ENA
enable => \generate_delay_less_pipeline:in_real_d[14].ENA
enable => \generate_delay_less_pipeline:in_real_d[13].ENA
enable => \generate_delay_less_pipeline:in_real_d[12].ENA
enable => \generate_delay_less_pipeline:in_real_d[11].ENA
enable => \generate_delay_less_pipeline:in_real_d[10].ENA
enable => \generate_delay_less_pipeline:in_real_d[9].ENA
enable => \generate_delay_less_pipeline:in_real_d[8].ENA
enable => \generate_delay_less_pipeline:in_real_d[7].ENA
enable => \generate_delay_less_pipeline:in_real_d[6].ENA
enable => \generate_delay_less_pipeline:in_real_d[5].ENA
enable => \generate_delay_less_pipeline:in_real_d[4].ENA
enable => \generate_delay_less_pipeline:in_real_d[3].ENA
enable => \generate_delay_less_pipeline:in_real_d[2].ENA
enable => \generate_delay_less_pipeline:in_real_d[1].ENA
enable => \generate_delay_less_pipeline:in_real_d[0].ENA
enable => \generate_delay_less_pipeline:in_imag_d[14].ENA
enable => \generate_delay_less_pipeline:in_imag_d[13].ENA
enable => \generate_delay_less_pipeline:in_imag_d[12].ENA
enable => \generate_delay_less_pipeline:in_imag_d[11].ENA
enable => \generate_delay_less_pipeline:in_imag_d[10].ENA
enable => \generate_delay_less_pipeline:in_imag_d[9].ENA
enable => \generate_delay_less_pipeline:in_imag_d[8].ENA
enable => \generate_delay_less_pipeline:in_imag_d[7].ENA
enable => \generate_delay_less_pipeline:in_imag_d[6].ENA
enable => \generate_delay_less_pipeline:in_imag_d[5].ENA
enable => \generate_delay_less_pipeline:in_imag_d[4].ENA
enable => \generate_delay_less_pipeline:in_imag_d[3].ENA
enable => \generate_delay_less_pipeline:in_imag_d[2].ENA
enable => \generate_delay_less_pipeline:in_imag_d[1].ENA
enable => \generate_delay_less_pipeline:in_imag_d[0].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[0][15].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[0][14].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[0][13].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[0][12].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[0][11].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[0][10].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[0][9].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[0][8].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[0][7].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[0][6].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[0][5].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[0][4].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[0][3].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[0][2].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[0][1].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[0][0].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[0][15].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[0][14].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[0][13].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[0][12].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[0][11].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[0][10].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[0][9].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[0][8].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[0][7].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[0][6].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[0][5].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[0][4].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[0][3].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[0][2].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[0][1].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[0][0].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[0][15].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[0][14].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[0][13].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[0][12].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[0][11].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[0][10].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[0][9].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[0][8].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[0][7].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[0][6].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[0][5].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[0][4].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[0][3].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[0][2].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[0][1].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[0][0].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[0][15].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[0][14].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[0][13].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[0][12].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[0][11].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[0][10].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[0][9].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[0][8].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[0][7].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[0][6].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[0][5].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[0][4].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[0][3].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[0][2].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[0][1].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[0][0].ENA
enable => out_real[15]~reg0.ENA
enable => out_real[14]~reg0.ENA
enable => out_real[13]~reg0.ENA
enable => out_real[12]~reg0.ENA
enable => out_real[11]~reg0.ENA
enable => out_real[10]~reg0.ENA
enable => out_real[9]~reg0.ENA
enable => out_real[8]~reg0.ENA
enable => out_real[7]~reg0.ENA
enable => out_real[6]~reg0.ENA
enable => out_real[5]~reg0.ENA
enable => out_real[4]~reg0.ENA
enable => out_real[3]~reg0.ENA
enable => out_real[2]~reg0.ENA
enable => out_real[1]~reg0.ENA
enable => out_real[0]~reg0.ENA
enable => out_imag[15]~reg0.ENA
enable => out_imag[14]~reg0.ENA
enable => out_imag[13]~reg0.ENA
enable => out_imag[12]~reg0.ENA
enable => out_imag[11]~reg0.ENA
enable => out_imag[10]~reg0.ENA
enable => out_imag[9]~reg0.ENA
enable => out_imag[8]~reg0.ENA
enable => out_imag[7]~reg0.ENA
enable => out_imag[6]~reg0.ENA
enable => out_imag[5]~reg0.ENA
enable => out_imag[4]~reg0.ENA
enable => out_imag[3]~reg0.ENA
enable => out_imag[2]~reg0.ENA
enable => out_imag[1]~reg0.ENA
enable => out_imag[0]~reg0.ENA
enable => out_valid_d[1].ENA
enable => out_valid_d[0].ENA
enable => out_valid~reg0.ENA
enable => out_inverse_d[0].ENA
enable => out_sop_d[0].ENA
enable => out_eop_d[0].ENA
enable => out_inverse~reg0.ENA
enable => out_sop~reg0.ENA
enable => out_eop~reg0.ENA
in_fftpts[0] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[0]
in_fftpts[1] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[1]
in_fftpts[2] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[2]
in_fftpts[3] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[3]
in_fftpts[4] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[4]
in_fftpts[5] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[5]
in_fftpts[6] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[6]
in_fftpts[7] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[7]
in_radix_2 => auk_dspip_r22sdf_bf_control:bf_control_inst.in_radix_2
in_sel => ~NO_FANOUT~
in_control[0] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[0]
in_control[1] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[1]
in_control[2] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[2]
in_control[3] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[3]
in_control[4] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[4]
in_control[5] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[5]
in_control[6] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[6]
out_control[0] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[0]
out_control[1] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[1]
out_control[2] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[2]
out_control[3] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[3]
out_control[4] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[4]
out_control[5] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[5]
out_control[6] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[6]
in_inverse => auk_dspip_r22sdf_bf_control:bf_control_inst.in_inverse
in_sop => auk_dspip_r22sdf_bf_control:bf_control_inst.in_sop
in_eop => auk_dspip_r22sdf_bf_control:bf_control_inst.in_eop
in_valid => auk_dspip_r22sdf_bf_control:bf_control_inst.in_valid
in_real[0] => \generate_delay_less_pipeline:in_real_d[0].DATAIN
in_real[1] => \generate_delay_less_pipeline:in_real_d[1].DATAIN
in_real[2] => \generate_delay_less_pipeline:in_real_d[2].DATAIN
in_real[3] => \generate_delay_less_pipeline:in_real_d[3].DATAIN
in_real[4] => \generate_delay_less_pipeline:in_real_d[4].DATAIN
in_real[5] => \generate_delay_less_pipeline:in_real_d[5].DATAIN
in_real[6] => \generate_delay_less_pipeline:in_real_d[6].DATAIN
in_real[7] => \generate_delay_less_pipeline:in_real_d[7].DATAIN
in_real[8] => \generate_delay_less_pipeline:in_real_d[8].DATAIN
in_real[9] => \generate_delay_less_pipeline:in_real_d[9].DATAIN
in_real[10] => \generate_delay_less_pipeline:in_real_d[10].DATAIN
in_real[11] => \generate_delay_less_pipeline:in_real_d[11].DATAIN
in_real[12] => \generate_delay_less_pipeline:in_real_d[12].DATAIN
in_real[13] => \generate_delay_less_pipeline:in_real_d[13].DATAIN
in_real[14] => \generate_delay_less_pipeline:in_real_d[14].DATAIN
in_imag[0] => \generate_delay_less_pipeline:in_imag_d[0].DATAIN
in_imag[1] => \generate_delay_less_pipeline:in_imag_d[1].DATAIN
in_imag[2] => \generate_delay_less_pipeline:in_imag_d[2].DATAIN
in_imag[3] => \generate_delay_less_pipeline:in_imag_d[3].DATAIN
in_imag[4] => \generate_delay_less_pipeline:in_imag_d[4].DATAIN
in_imag[5] => \generate_delay_less_pipeline:in_imag_d[5].DATAIN
in_imag[6] => \generate_delay_less_pipeline:in_imag_d[6].DATAIN
in_imag[7] => \generate_delay_less_pipeline:in_imag_d[7].DATAIN
in_imag[8] => \generate_delay_less_pipeline:in_imag_d[8].DATAIN
in_imag[9] => \generate_delay_less_pipeline:in_imag_d[9].DATAIN
in_imag[10] => \generate_delay_less_pipeline:in_imag_d[10].DATAIN
in_imag[11] => \generate_delay_less_pipeline:in_imag_d[11].DATAIN
in_imag[12] => \generate_delay_less_pipeline:in_imag_d[12].DATAIN
in_imag[13] => \generate_delay_less_pipeline:in_imag_d[13].DATAIN
in_imag[14] => \generate_delay_less_pipeline:in_imag_d[14].DATAIN
del_in_real[0] => \generate_delay_less_pipeline:del_in_real_pl_d[0][0].DATAIN
del_in_real[1] => \generate_delay_less_pipeline:del_in_real_pl_d[0][1].DATAIN
del_in_real[2] => \generate_delay_less_pipeline:del_in_real_pl_d[0][2].DATAIN
del_in_real[3] => \generate_delay_less_pipeline:del_in_real_pl_d[0][3].DATAIN
del_in_real[4] => \generate_delay_less_pipeline:del_in_real_pl_d[0][4].DATAIN
del_in_real[5] => \generate_delay_less_pipeline:del_in_real_pl_d[0][5].DATAIN
del_in_real[6] => \generate_delay_less_pipeline:del_in_real_pl_d[0][6].DATAIN
del_in_real[7] => \generate_delay_less_pipeline:del_in_real_pl_d[0][7].DATAIN
del_in_real[8] => \generate_delay_less_pipeline:del_in_real_pl_d[0][8].DATAIN
del_in_real[9] => \generate_delay_less_pipeline:del_in_real_pl_d[0][9].DATAIN
del_in_real[10] => \generate_delay_less_pipeline:del_in_real_pl_d[0][10].DATAIN
del_in_real[11] => \generate_delay_less_pipeline:del_in_real_pl_d[0][11].DATAIN
del_in_real[12] => \generate_delay_less_pipeline:del_in_real_pl_d[0][12].DATAIN
del_in_real[13] => \generate_delay_less_pipeline:del_in_real_pl_d[0][13].DATAIN
del_in_real[14] => \generate_delay_less_pipeline:del_in_real_pl_d[0][14].DATAIN
del_in_real[15] => \generate_delay_less_pipeline:del_in_real_pl_d[0][15].DATAIN
del_in_imag[0] => \generate_delay_less_pipeline:del_in_imag_pl_d[0][0].DATAIN
del_in_imag[1] => \generate_delay_less_pipeline:del_in_imag_pl_d[0][1].DATAIN
del_in_imag[2] => \generate_delay_less_pipeline:del_in_imag_pl_d[0][2].DATAIN
del_in_imag[3] => \generate_delay_less_pipeline:del_in_imag_pl_d[0][3].DATAIN
del_in_imag[4] => \generate_delay_less_pipeline:del_in_imag_pl_d[0][4].DATAIN
del_in_imag[5] => \generate_delay_less_pipeline:del_in_imag_pl_d[0][5].DATAIN
del_in_imag[6] => \generate_delay_less_pipeline:del_in_imag_pl_d[0][6].DATAIN
del_in_imag[7] => \generate_delay_less_pipeline:del_in_imag_pl_d[0][7].DATAIN
del_in_imag[8] => \generate_delay_less_pipeline:del_in_imag_pl_d[0][8].DATAIN
del_in_imag[9] => \generate_delay_less_pipeline:del_in_imag_pl_d[0][9].DATAIN
del_in_imag[10] => \generate_delay_less_pipeline:del_in_imag_pl_d[0][10].DATAIN
del_in_imag[11] => \generate_delay_less_pipeline:del_in_imag_pl_d[0][11].DATAIN
del_in_imag[12] => \generate_delay_less_pipeline:del_in_imag_pl_d[0][12].DATAIN
del_in_imag[13] => \generate_delay_less_pipeline:del_in_imag_pl_d[0][13].DATAIN
del_in_imag[14] => \generate_delay_less_pipeline:del_in_imag_pl_d[0][14].DATAIN
del_in_imag[15] => \generate_delay_less_pipeline:del_in_imag_pl_d[0][15].DATAIN
out_real[0] <= out_real[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[1] <= out_real[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[2] <= out_real[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[3] <= out_real[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[4] <= out_real[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[5] <= out_real[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[6] <= out_real[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[7] <= out_real[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[8] <= out_real[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[9] <= out_real[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[10] <= out_real[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[11] <= out_real[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[12] <= out_real[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[13] <= out_real[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[14] <= out_real[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[15] <= out_real[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[0] <= out_imag[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[1] <= out_imag[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[2] <= out_imag[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[3] <= out_imag[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[4] <= out_imag[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[5] <= out_imag[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[6] <= out_imag[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[7] <= out_imag[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[8] <= out_imag[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[9] <= out_imag[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[10] <= out_imag[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[11] <= out_imag[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[12] <= out_imag[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[13] <= out_imag[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[14] <= out_imag[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[15] <= out_imag[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[0] <= \generate_delay_less_pipeline:in_real_d[0].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[1] <= \generate_delay_less_pipeline:in_real_d[1].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[2] <= \generate_delay_less_pipeline:in_real_d[2].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[3] <= \generate_delay_less_pipeline:in_real_d[3].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[4] <= \generate_delay_less_pipeline:in_real_d[4].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[5] <= \generate_delay_less_pipeline:in_real_d[5].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[6] <= \generate_delay_less_pipeline:in_real_d[6].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[7] <= \generate_delay_less_pipeline:in_real_d[7].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[8] <= \generate_delay_less_pipeline:in_real_d[8].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[9] <= \generate_delay_less_pipeline:in_real_d[9].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[10] <= \generate_delay_less_pipeline:in_real_d[10].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[11] <= \generate_delay_less_pipeline:in_real_d[11].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[12] <= \generate_delay_less_pipeline:in_real_d[12].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[13] <= \generate_delay_less_pipeline:in_real_d[13].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[14] <= \generate_delay_less_pipeline:in_real_d[14].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[15] <= \generate_delay_less_pipeline:in_real_d[14].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[0] <= \generate_delay_less_pipeline:in_imag_d[0].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[1] <= \generate_delay_less_pipeline:in_imag_d[1].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[2] <= \generate_delay_less_pipeline:in_imag_d[2].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[3] <= \generate_delay_less_pipeline:in_imag_d[3].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[4] <= \generate_delay_less_pipeline:in_imag_d[4].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[5] <= \generate_delay_less_pipeline:in_imag_d[5].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[6] <= \generate_delay_less_pipeline:in_imag_d[6].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[7] <= \generate_delay_less_pipeline:in_imag_d[7].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[8] <= \generate_delay_less_pipeline:in_imag_d[8].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[9] <= \generate_delay_less_pipeline:in_imag_d[9].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[10] <= \generate_delay_less_pipeline:in_imag_d[10].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[11] <= \generate_delay_less_pipeline:in_imag_d[11].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[12] <= \generate_delay_less_pipeline:in_imag_d[12].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[13] <= \generate_delay_less_pipeline:in_imag_d[13].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[14] <= \generate_delay_less_pipeline:in_imag_d[14].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[15] <= \generate_delay_less_pipeline:in_imag_d[14].DB_MAX_OUTPUT_PORT_TYPE
out_inverse <= out_inverse~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_sop <= out_sop~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_eop <= out_eop~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_valid <= out_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst
clk => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.CLOCK
reset => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.ACLR
clken => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.CLKEN
add => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.ADD_SUB
dataa[0] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[0]
dataa[1] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[1]
dataa[2] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[2]
dataa[3] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[3]
dataa[4] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[4]
dataa[5] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[5]
dataa[6] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[6]
dataa[7] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[7]
dataa[8] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[8]
dataa[9] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[9]
dataa[10] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[10]
dataa[11] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[11]
dataa[12] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[12]
dataa[13] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[13]
dataa[14] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[14]
dataa[15] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[15]
datab[0] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[0]
datab[1] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[1]
datab[2] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[2]
datab[3] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[3]
datab[4] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[4]
datab[5] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[5]
datab[6] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[6]
datab[7] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[7]
datab[8] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[8]
datab[9] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[9]
datab[10] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[10]
datab[11] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[11]
datab[12] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[12]
datab[13] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[13]
datab[14] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[14]
datab[15] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[15]
result[0] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[0]
result[1] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[1]
result[2] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[2]
result[3] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[3]
result[4] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[4]
result[5] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[5]
result[6] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[6]
result[7] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[7]
result[8] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[8]
result[9] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[9]
result[10] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[10]
result[11] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[11]
result[12] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[12]
result[13] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[13]
result[14] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[14]
result[15] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[15]


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst|LPM_ADD_SUB:\gen_pipeline:lpm_add_sub_component
dataa[0] => add_sub_gej:auto_generated.dataa[0]
dataa[1] => add_sub_gej:auto_generated.dataa[1]
dataa[2] => add_sub_gej:auto_generated.dataa[2]
dataa[3] => add_sub_gej:auto_generated.dataa[3]
dataa[4] => add_sub_gej:auto_generated.dataa[4]
dataa[5] => add_sub_gej:auto_generated.dataa[5]
dataa[6] => add_sub_gej:auto_generated.dataa[6]
dataa[7] => add_sub_gej:auto_generated.dataa[7]
dataa[8] => add_sub_gej:auto_generated.dataa[8]
dataa[9] => add_sub_gej:auto_generated.dataa[9]
dataa[10] => add_sub_gej:auto_generated.dataa[10]
dataa[11] => add_sub_gej:auto_generated.dataa[11]
dataa[12] => add_sub_gej:auto_generated.dataa[12]
dataa[13] => add_sub_gej:auto_generated.dataa[13]
dataa[14] => add_sub_gej:auto_generated.dataa[14]
dataa[15] => add_sub_gej:auto_generated.dataa[15]
datab[0] => add_sub_gej:auto_generated.datab[0]
datab[1] => add_sub_gej:auto_generated.datab[1]
datab[2] => add_sub_gej:auto_generated.datab[2]
datab[3] => add_sub_gej:auto_generated.datab[3]
datab[4] => add_sub_gej:auto_generated.datab[4]
datab[5] => add_sub_gej:auto_generated.datab[5]
datab[6] => add_sub_gej:auto_generated.datab[6]
datab[7] => add_sub_gej:auto_generated.datab[7]
datab[8] => add_sub_gej:auto_generated.datab[8]
datab[9] => add_sub_gej:auto_generated.datab[9]
datab[10] => add_sub_gej:auto_generated.datab[10]
datab[11] => add_sub_gej:auto_generated.datab[11]
datab[12] => add_sub_gej:auto_generated.datab[12]
datab[13] => add_sub_gej:auto_generated.datab[13]
datab[14] => add_sub_gej:auto_generated.datab[14]
datab[15] => add_sub_gej:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_gej:auto_generated.add_sub
clock => add_sub_gej:auto_generated.clock
aclr => add_sub_gej:auto_generated.aclr
clken => add_sub_gej:auto_generated.clken
result[0] <= add_sub_gej:auto_generated.result[0]
result[1] <= add_sub_gej:auto_generated.result[1]
result[2] <= add_sub_gej:auto_generated.result[2]
result[3] <= add_sub_gej:auto_generated.result[3]
result[4] <= add_sub_gej:auto_generated.result[4]
result[5] <= add_sub_gej:auto_generated.result[5]
result[6] <= add_sub_gej:auto_generated.result[6]
result[7] <= add_sub_gej:auto_generated.result[7]
result[8] <= add_sub_gej:auto_generated.result[8]
result[9] <= add_sub_gej:auto_generated.result[9]
result[10] <= add_sub_gej:auto_generated.result[10]
result[11] <= add_sub_gej:auto_generated.result[11]
result[12] <= add_sub_gej:auto_generated.result[12]
result[13] <= add_sub_gej:auto_generated.result[13]
result[14] <= add_sub_gej:auto_generated.result[14]
result[15] <= add_sub_gej:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst|LPM_ADD_SUB:\gen_pipeline:lpm_add_sub_component|add_sub_gej:auto_generated
aclr => pipeline_dffe[15].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN30
dataa[1] => op_1.IN28
dataa[2] => op_1.IN26
dataa[3] => op_1.IN24
dataa[4] => op_1.IN22
dataa[5] => op_1.IN20
dataa[6] => op_1.IN18
dataa[7] => op_1.IN16
dataa[8] => op_1.IN14
dataa[9] => op_1.IN12
dataa[10] => op_1.IN10
dataa[11] => op_1.IN8
dataa[12] => op_1.IN6
dataa[13] => op_1.IN4
dataa[14] => op_1.IN2
dataa[15] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
datab[13] => _.IN1
datab[14] => _.IN1
datab[15] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_imag_comp_inst
clk => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.CLOCK
reset => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.ACLR
clken => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.CLKEN
add => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.ADD_SUB
dataa[0] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[0]
dataa[1] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[1]
dataa[2] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[2]
dataa[3] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[3]
dataa[4] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[4]
dataa[5] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[5]
dataa[6] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[6]
dataa[7] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[7]
dataa[8] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[8]
dataa[9] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[9]
dataa[10] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[10]
dataa[11] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[11]
dataa[12] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[12]
dataa[13] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[13]
dataa[14] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[14]
dataa[15] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[15]
datab[0] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[0]
datab[1] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[1]
datab[2] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[2]
datab[3] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[3]
datab[4] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[4]
datab[5] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[5]
datab[6] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[6]
datab[7] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[7]
datab[8] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[8]
datab[9] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[9]
datab[10] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[10]
datab[11] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[11]
datab[12] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[12]
datab[13] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[13]
datab[14] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[14]
datab[15] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[15]
result[0] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[0]
result[1] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[1]
result[2] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[2]
result[3] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[3]
result[4] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[4]
result[5] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[5]
result[6] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[6]
result[7] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[7]
result[8] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[8]
result[9] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[9]
result[10] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[10]
result[11] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[11]
result[12] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[12]
result[13] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[13]
result[14] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[14]
result[15] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[15]


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_imag_comp_inst|LPM_ADD_SUB:\gen_pipeline:lpm_add_sub_component
dataa[0] => add_sub_gej:auto_generated.dataa[0]
dataa[1] => add_sub_gej:auto_generated.dataa[1]
dataa[2] => add_sub_gej:auto_generated.dataa[2]
dataa[3] => add_sub_gej:auto_generated.dataa[3]
dataa[4] => add_sub_gej:auto_generated.dataa[4]
dataa[5] => add_sub_gej:auto_generated.dataa[5]
dataa[6] => add_sub_gej:auto_generated.dataa[6]
dataa[7] => add_sub_gej:auto_generated.dataa[7]
dataa[8] => add_sub_gej:auto_generated.dataa[8]
dataa[9] => add_sub_gej:auto_generated.dataa[9]
dataa[10] => add_sub_gej:auto_generated.dataa[10]
dataa[11] => add_sub_gej:auto_generated.dataa[11]
dataa[12] => add_sub_gej:auto_generated.dataa[12]
dataa[13] => add_sub_gej:auto_generated.dataa[13]
dataa[14] => add_sub_gej:auto_generated.dataa[14]
dataa[15] => add_sub_gej:auto_generated.dataa[15]
datab[0] => add_sub_gej:auto_generated.datab[0]
datab[1] => add_sub_gej:auto_generated.datab[1]
datab[2] => add_sub_gej:auto_generated.datab[2]
datab[3] => add_sub_gej:auto_generated.datab[3]
datab[4] => add_sub_gej:auto_generated.datab[4]
datab[5] => add_sub_gej:auto_generated.datab[5]
datab[6] => add_sub_gej:auto_generated.datab[6]
datab[7] => add_sub_gej:auto_generated.datab[7]
datab[8] => add_sub_gej:auto_generated.datab[8]
datab[9] => add_sub_gej:auto_generated.datab[9]
datab[10] => add_sub_gej:auto_generated.datab[10]
datab[11] => add_sub_gej:auto_generated.datab[11]
datab[12] => add_sub_gej:auto_generated.datab[12]
datab[13] => add_sub_gej:auto_generated.datab[13]
datab[14] => add_sub_gej:auto_generated.datab[14]
datab[15] => add_sub_gej:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_gej:auto_generated.add_sub
clock => add_sub_gej:auto_generated.clock
aclr => add_sub_gej:auto_generated.aclr
clken => add_sub_gej:auto_generated.clken
result[0] <= add_sub_gej:auto_generated.result[0]
result[1] <= add_sub_gej:auto_generated.result[1]
result[2] <= add_sub_gej:auto_generated.result[2]
result[3] <= add_sub_gej:auto_generated.result[3]
result[4] <= add_sub_gej:auto_generated.result[4]
result[5] <= add_sub_gej:auto_generated.result[5]
result[6] <= add_sub_gej:auto_generated.result[6]
result[7] <= add_sub_gej:auto_generated.result[7]
result[8] <= add_sub_gej:auto_generated.result[8]
result[9] <= add_sub_gej:auto_generated.result[9]
result[10] <= add_sub_gej:auto_generated.result[10]
result[11] <= add_sub_gej:auto_generated.result[11]
result[12] <= add_sub_gej:auto_generated.result[12]
result[13] <= add_sub_gej:auto_generated.result[13]
result[14] <= add_sub_gej:auto_generated.result[14]
result[15] <= add_sub_gej:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_imag_comp_inst|LPM_ADD_SUB:\gen_pipeline:lpm_add_sub_component|add_sub_gej:auto_generated
aclr => pipeline_dffe[15].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN30
dataa[1] => op_1.IN28
dataa[2] => op_1.IN26
dataa[3] => op_1.IN24
dataa[4] => op_1.IN22
dataa[5] => op_1.IN20
dataa[6] => op_1.IN18
dataa[7] => op_1.IN16
dataa[8] => op_1.IN14
dataa[9] => op_1.IN12
dataa[10] => op_1.IN10
dataa[11] => op_1.IN8
dataa[12] => op_1.IN6
dataa[13] => op_1.IN4
dataa[14] => op_1.IN2
dataa[15] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
datab[13] => _.IN1
datab[14] => _.IN1
datab[15] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_real_comp_inst
clk => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.CLOCK
reset => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.ACLR
clken => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.CLKEN
add => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.ADD_SUB
dataa[0] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[0]
dataa[1] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[1]
dataa[2] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[2]
dataa[3] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[3]
dataa[4] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[4]
dataa[5] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[5]
dataa[6] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[6]
dataa[7] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[7]
dataa[8] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[8]
dataa[9] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[9]
dataa[10] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[10]
dataa[11] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[11]
dataa[12] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[12]
dataa[13] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[13]
dataa[14] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[14]
dataa[15] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[15]
datab[0] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[0]
datab[1] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[1]
datab[2] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[2]
datab[3] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[3]
datab[4] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[4]
datab[5] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[5]
datab[6] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[6]
datab[7] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[7]
datab[8] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[8]
datab[9] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[9]
datab[10] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[10]
datab[11] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[11]
datab[12] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[12]
datab[13] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[13]
datab[14] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[14]
datab[15] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[15]
result[0] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[0]
result[1] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[1]
result[2] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[2]
result[3] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[3]
result[4] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[4]
result[5] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[5]
result[6] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[6]
result[7] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[7]
result[8] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[8]
result[9] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[9]
result[10] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[10]
result[11] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[11]
result[12] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[12]
result[13] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[13]
result[14] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[14]
result[15] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[15]


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_real_comp_inst|LPM_ADD_SUB:\gen_pipeline:lpm_add_sub_component
dataa[0] => add_sub_gej:auto_generated.dataa[0]
dataa[1] => add_sub_gej:auto_generated.dataa[1]
dataa[2] => add_sub_gej:auto_generated.dataa[2]
dataa[3] => add_sub_gej:auto_generated.dataa[3]
dataa[4] => add_sub_gej:auto_generated.dataa[4]
dataa[5] => add_sub_gej:auto_generated.dataa[5]
dataa[6] => add_sub_gej:auto_generated.dataa[6]
dataa[7] => add_sub_gej:auto_generated.dataa[7]
dataa[8] => add_sub_gej:auto_generated.dataa[8]
dataa[9] => add_sub_gej:auto_generated.dataa[9]
dataa[10] => add_sub_gej:auto_generated.dataa[10]
dataa[11] => add_sub_gej:auto_generated.dataa[11]
dataa[12] => add_sub_gej:auto_generated.dataa[12]
dataa[13] => add_sub_gej:auto_generated.dataa[13]
dataa[14] => add_sub_gej:auto_generated.dataa[14]
dataa[15] => add_sub_gej:auto_generated.dataa[15]
datab[0] => add_sub_gej:auto_generated.datab[0]
datab[1] => add_sub_gej:auto_generated.datab[1]
datab[2] => add_sub_gej:auto_generated.datab[2]
datab[3] => add_sub_gej:auto_generated.datab[3]
datab[4] => add_sub_gej:auto_generated.datab[4]
datab[5] => add_sub_gej:auto_generated.datab[5]
datab[6] => add_sub_gej:auto_generated.datab[6]
datab[7] => add_sub_gej:auto_generated.datab[7]
datab[8] => add_sub_gej:auto_generated.datab[8]
datab[9] => add_sub_gej:auto_generated.datab[9]
datab[10] => add_sub_gej:auto_generated.datab[10]
datab[11] => add_sub_gej:auto_generated.datab[11]
datab[12] => add_sub_gej:auto_generated.datab[12]
datab[13] => add_sub_gej:auto_generated.datab[13]
datab[14] => add_sub_gej:auto_generated.datab[14]
datab[15] => add_sub_gej:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_gej:auto_generated.add_sub
clock => add_sub_gej:auto_generated.clock
aclr => add_sub_gej:auto_generated.aclr
clken => add_sub_gej:auto_generated.clken
result[0] <= add_sub_gej:auto_generated.result[0]
result[1] <= add_sub_gej:auto_generated.result[1]
result[2] <= add_sub_gej:auto_generated.result[2]
result[3] <= add_sub_gej:auto_generated.result[3]
result[4] <= add_sub_gej:auto_generated.result[4]
result[5] <= add_sub_gej:auto_generated.result[5]
result[6] <= add_sub_gej:auto_generated.result[6]
result[7] <= add_sub_gej:auto_generated.result[7]
result[8] <= add_sub_gej:auto_generated.result[8]
result[9] <= add_sub_gej:auto_generated.result[9]
result[10] <= add_sub_gej:auto_generated.result[10]
result[11] <= add_sub_gej:auto_generated.result[11]
result[12] <= add_sub_gej:auto_generated.result[12]
result[13] <= add_sub_gej:auto_generated.result[13]
result[14] <= add_sub_gej:auto_generated.result[14]
result[15] <= add_sub_gej:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_real_comp_inst|LPM_ADD_SUB:\gen_pipeline:lpm_add_sub_component|add_sub_gej:auto_generated
aclr => pipeline_dffe[15].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN30
dataa[1] => op_1.IN28
dataa[2] => op_1.IN26
dataa[3] => op_1.IN24
dataa[4] => op_1.IN22
dataa[5] => op_1.IN20
dataa[6] => op_1.IN18
dataa[7] => op_1.IN16
dataa[8] => op_1.IN14
dataa[9] => op_1.IN12
dataa[10] => op_1.IN10
dataa[11] => op_1.IN8
dataa[12] => op_1.IN6
dataa[13] => op_1.IN4
dataa[14] => op_1.IN2
dataa[15] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
datab[13] => _.IN1
datab[14] => _.IN1
datab[15] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_imag_comp_inst
clk => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.CLOCK
reset => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.ACLR
clken => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.CLKEN
add => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.ADD_SUB
dataa[0] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[0]
dataa[1] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[1]
dataa[2] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[2]
dataa[3] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[3]
dataa[4] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[4]
dataa[5] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[5]
dataa[6] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[6]
dataa[7] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[7]
dataa[8] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[8]
dataa[9] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[9]
dataa[10] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[10]
dataa[11] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[11]
dataa[12] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[12]
dataa[13] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[13]
dataa[14] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[14]
dataa[15] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[15]
datab[0] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[0]
datab[1] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[1]
datab[2] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[2]
datab[3] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[3]
datab[4] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[4]
datab[5] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[5]
datab[6] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[6]
datab[7] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[7]
datab[8] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[8]
datab[9] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[9]
datab[10] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[10]
datab[11] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[11]
datab[12] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[12]
datab[13] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[13]
datab[14] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[14]
datab[15] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[15]
result[0] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[0]
result[1] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[1]
result[2] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[2]
result[3] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[3]
result[4] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[4]
result[5] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[5]
result[6] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[6]
result[7] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[7]
result[8] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[8]
result[9] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[9]
result[10] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[10]
result[11] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[11]
result[12] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[12]
result[13] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[13]
result[14] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[14]
result[15] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[15]


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_imag_comp_inst|LPM_ADD_SUB:\gen_pipeline:lpm_add_sub_component
dataa[0] => add_sub_gej:auto_generated.dataa[0]
dataa[1] => add_sub_gej:auto_generated.dataa[1]
dataa[2] => add_sub_gej:auto_generated.dataa[2]
dataa[3] => add_sub_gej:auto_generated.dataa[3]
dataa[4] => add_sub_gej:auto_generated.dataa[4]
dataa[5] => add_sub_gej:auto_generated.dataa[5]
dataa[6] => add_sub_gej:auto_generated.dataa[6]
dataa[7] => add_sub_gej:auto_generated.dataa[7]
dataa[8] => add_sub_gej:auto_generated.dataa[8]
dataa[9] => add_sub_gej:auto_generated.dataa[9]
dataa[10] => add_sub_gej:auto_generated.dataa[10]
dataa[11] => add_sub_gej:auto_generated.dataa[11]
dataa[12] => add_sub_gej:auto_generated.dataa[12]
dataa[13] => add_sub_gej:auto_generated.dataa[13]
dataa[14] => add_sub_gej:auto_generated.dataa[14]
dataa[15] => add_sub_gej:auto_generated.dataa[15]
datab[0] => add_sub_gej:auto_generated.datab[0]
datab[1] => add_sub_gej:auto_generated.datab[1]
datab[2] => add_sub_gej:auto_generated.datab[2]
datab[3] => add_sub_gej:auto_generated.datab[3]
datab[4] => add_sub_gej:auto_generated.datab[4]
datab[5] => add_sub_gej:auto_generated.datab[5]
datab[6] => add_sub_gej:auto_generated.datab[6]
datab[7] => add_sub_gej:auto_generated.datab[7]
datab[8] => add_sub_gej:auto_generated.datab[8]
datab[9] => add_sub_gej:auto_generated.datab[9]
datab[10] => add_sub_gej:auto_generated.datab[10]
datab[11] => add_sub_gej:auto_generated.datab[11]
datab[12] => add_sub_gej:auto_generated.datab[12]
datab[13] => add_sub_gej:auto_generated.datab[13]
datab[14] => add_sub_gej:auto_generated.datab[14]
datab[15] => add_sub_gej:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_gej:auto_generated.add_sub
clock => add_sub_gej:auto_generated.clock
aclr => add_sub_gej:auto_generated.aclr
clken => add_sub_gej:auto_generated.clken
result[0] <= add_sub_gej:auto_generated.result[0]
result[1] <= add_sub_gej:auto_generated.result[1]
result[2] <= add_sub_gej:auto_generated.result[2]
result[3] <= add_sub_gej:auto_generated.result[3]
result[4] <= add_sub_gej:auto_generated.result[4]
result[5] <= add_sub_gej:auto_generated.result[5]
result[6] <= add_sub_gej:auto_generated.result[6]
result[7] <= add_sub_gej:auto_generated.result[7]
result[8] <= add_sub_gej:auto_generated.result[8]
result[9] <= add_sub_gej:auto_generated.result[9]
result[10] <= add_sub_gej:auto_generated.result[10]
result[11] <= add_sub_gej:auto_generated.result[11]
result[12] <= add_sub_gej:auto_generated.result[12]
result[13] <= add_sub_gej:auto_generated.result[13]
result[14] <= add_sub_gej:auto_generated.result[14]
result[15] <= add_sub_gej:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_imag_comp_inst|LPM_ADD_SUB:\gen_pipeline:lpm_add_sub_component|add_sub_gej:auto_generated
aclr => pipeline_dffe[15].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN30
dataa[1] => op_1.IN28
dataa[2] => op_1.IN26
dataa[3] => op_1.IN24
dataa[4] => op_1.IN22
dataa[5] => op_1.IN20
dataa[6] => op_1.IN18
dataa[7] => op_1.IN16
dataa[8] => op_1.IN14
dataa[9] => op_1.IN12
dataa[10] => op_1.IN10
dataa[11] => op_1.IN8
dataa[12] => op_1.IN6
dataa[13] => op_1.IN4
dataa[14] => op_1.IN2
dataa[15] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
datab[13] => _.IN1
datab[14] => _.IN1
datab[15] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst
clk => auk_dspip_r22sdf_counter:bf_counter_inst.clk
clk => out_inverse~reg0.CLK
clk => shift.CLK
clk => out_eop~reg0.CLK
clk => out_sop~reg0.CLK
clk => out_cnt[0].CLK
clk => out_cnt[1].CLK
clk => out_cnt[2].CLK
clk => out_cnt[3].CLK
clk => out_cnt[4].CLK
clk => out_cnt[5].CLK
clk => out_cnt[6].CLK
clk => out_cnt[7].CLK
clk => in_cnt[0].CLK
clk => in_cnt[1].CLK
clk => in_cnt[2].CLK
clk => in_cnt[3].CLK
clk => in_cnt[4].CLK
clk => in_cnt[5].CLK
clk => in_cnt[6].CLK
clk => in_cnt[7].CLK
clk => fftpts_less_one[0].CLK
clk => fftpts_less_one[1].CLK
clk => fftpts_less_one[2].CLK
clk => fftpts_less_one[3].CLK
clk => fftpts_less_one[4].CLK
clk => fftpts_less_one[5].CLK
clk => fftpts_less_one[6].CLK
clk => fftpts_less_one[7].CLK
clk => out_control[0]~reg0.CLK
clk => out_control[1]~reg0.CLK
clk => out_control[2]~reg0.CLK
clk => out_control[3]~reg0.CLK
clk => out_control[4]~reg0.CLK
clk => out_control[5]~reg0.CLK
clk => out_control[6]~reg0.CLK
reset => auk_dspip_r22sdf_counter:bf_counter_inst.reset
reset => out_inverse~reg0.ACLR
reset => shift.ACLR
reset => out_eop~reg0.ACLR
reset => out_sop~reg0.ACLR
reset => out_cnt[0].ACLR
reset => out_cnt[1].ACLR
reset => out_cnt[2].ACLR
reset => out_cnt[3].ACLR
reset => out_cnt[4].ACLR
reset => out_cnt[5].ACLR
reset => out_cnt[6].ACLR
reset => out_cnt[7].ACLR
reset => in_cnt[0].ACLR
reset => in_cnt[1].ACLR
reset => in_cnt[2].ACLR
reset => in_cnt[3].ACLR
reset => in_cnt[4].ACLR
reset => in_cnt[5].ACLR
reset => in_cnt[6].ACLR
reset => in_cnt[7].ACLR
reset => fftpts_less_one[0].ACLR
reset => fftpts_less_one[1].ACLR
reset => fftpts_less_one[2].ACLR
reset => fftpts_less_one[3].ACLR
reset => fftpts_less_one[4].ACLR
reset => fftpts_less_one[5].ACLR
reset => fftpts_less_one[6].ACLR
reset => fftpts_less_one[7].ACLR
reset => out_control[0]~reg0.ACLR
reset => out_control[1]~reg0.ACLR
reset => out_control[2]~reg0.ACLR
reset => out_control[3]~reg0.ACLR
reset => out_control[4]~reg0.ACLR
reset => out_control[5]~reg0.ACLR
reset => out_control[6]~reg0.ACLR
enable => in_cnt_p.IN0
enable => auk_dspip_r22sdf_counter:bf_counter_inst.enable
enable => out_control[6]~reg0.ENA
enable => out_control[5]~reg0.ENA
enable => out_control[4]~reg0.ENA
enable => out_control[3]~reg0.ENA
enable => out_control[2]~reg0.ENA
enable => out_control[1]~reg0.ENA
enable => out_control[0]~reg0.ENA
enable => fftpts_less_one[7].ENA
enable => fftpts_less_one[6].ENA
enable => fftpts_less_one[5].ENA
enable => fftpts_less_one[4].ENA
enable => fftpts_less_one[3].ENA
enable => fftpts_less_one[2].ENA
enable => fftpts_less_one[1].ENA
enable => fftpts_less_one[0].ENA
enable => out_inverse~reg0.ENA
enable => out_cnt[7].ENA
enable => out_cnt[6].ENA
enable => out_cnt[5].ENA
enable => out_cnt[4].ENA
enable => out_cnt[3].ENA
enable => out_cnt[2].ENA
enable => out_cnt[1].ENA
enable => out_cnt[0].ENA
enable => out_sop~reg0.ENA
enable => out_eop~reg0.ENA
enable => shift.ENA
in_fftpts[0] => Add2.IN16
in_fftpts[0] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[0]
in_fftpts[1] => Add2.IN15
in_fftpts[1] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[1]
in_fftpts[2] => Add2.IN14
in_fftpts[2] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[2]
in_fftpts[3] => Add2.IN13
in_fftpts[3] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[3]
in_fftpts[4] => Add2.IN12
in_fftpts[4] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[4]
in_fftpts[5] => Add2.IN11
in_fftpts[5] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[5]
in_fftpts[6] => Add2.IN10
in_fftpts[6] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[6]
in_fftpts[7] => Add2.IN9
in_fftpts[7] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[7]
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => auk_dspip_r22sdf_counter:bf_counter_inst.in_radix_2
in_radix_2 => Add0.IN12
in_radix_2 => Add1.IN14
in_radix_2 => Equal1.IN15
in_radix_2 => LessThan0.IN2
s_s => out_valid.IN1
in_valid => in_cnt_p.IN1
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => auk_dspip_r22sdf_counter:bf_counter_inst.in_valid
in_sop => auk_dspip_r22sdf_counter:bf_counter_inst.in_sop
in_eop => auk_dspip_r22sdf_counter:bf_counter_inst.in_eop
in_control[0] => Add1.IN13
in_control[0] => out_control.DATAB
in_control[0] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[0]
in_control[1] => Add0.IN11
in_control[1] => Add1.IN12
in_control[1] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[1]
in_control[2] => Add0.IN10
in_control[2] => Add1.IN11
in_control[2] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[2]
in_control[3] => Add0.IN9
in_control[3] => Add1.IN10
in_control[3] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[3]
in_control[4] => Add0.IN8
in_control[4] => Add1.IN9
in_control[4] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[4]
in_control[5] => Add0.IN7
in_control[5] => Add1.IN8
in_control[5] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[5]
in_control[6] => Add0.IN6
in_control[6] => Add1.IN7
in_control[6] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[6]
in_inverse => out_inverse.DATAB
curr_control[0] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[0]
curr_control[1] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[1]
curr_control[2] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[2]
curr_control[3] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[3]
curr_control[4] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[4]
curr_control[5] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[5]
curr_control[6] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[6]
out_control[0] <= out_control[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[1] <= out_control[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[2] <= out_control[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[3] <= out_control[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[4] <= out_control[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[5] <= out_control[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[6] <= out_control[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_inverse <= out_inverse~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_sop <= out_sop~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_eop <= out_eop~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_valid <= out_valid.DB_MAX_OUTPUT_PORT_TYPE


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst
clk => control_s[0].CLK
clk => control_s[1].CLK
clk => control_s[2].CLK
clk => control_s[3].CLK
clk => control_s[4].CLK
clk => control_s[5].CLK
clk => control_s[6].CLK
reset => control_s[0].ACLR
reset => control_s[1].ACLR
reset => control_s[2].ACLR
reset => control_s[3].ACLR
reset => control_s[4].ACLR
reset => control_s[5].ACLR
reset => control_s[6].ACLR
enable => counter_p.IN0
in_valid => counter_p.IN1
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_eop => ~NO_FANOUT~
in_fftpts[0] => ~NO_FANOUT~
in_fftpts[1] => ~NO_FANOUT~
in_fftpts[2] => ~NO_FANOUT~
in_fftpts[3] => ~NO_FANOUT~
in_fftpts[4] => ~NO_FANOUT~
in_fftpts[5] => ~NO_FANOUT~
in_fftpts[6] => ~NO_FANOUT~
in_fftpts[7] => ~NO_FANOUT~
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_control[0] => Add1.IN14
in_control[0] => control_s.DATAB
in_control[1] => Add0.IN12
in_control[1] => Add1.IN13
in_control[2] => Add0.IN11
in_control[2] => Add1.IN12
in_control[3] => Add0.IN10
in_control[3] => Add1.IN11
in_control[4] => Add0.IN9
in_control[4] => Add1.IN10
in_control[5] => Add0.IN8
in_control[5] => Add1.IN9
in_control[6] => Add0.IN7
in_control[6] => Add1.IN8
out_control[0] <= control_s[0].DB_MAX_OUTPUT_PORT_TYPE
out_control[1] <= control_s[1].DB_MAX_OUTPUT_PORT_TYPE
out_control[2] <= control_s[2].DB_MAX_OUTPUT_PORT_TYPE
out_control[3] <= control_s[3].DB_MAX_OUTPUT_PORT_TYPE
out_control[4] <= control_s[4].DB_MAX_OUTPUT_PORT_TYPE
out_control[5] <= control_s[5].DB_MAX_OUTPUT_PORT_TYPE
out_control[6] <= control_s[6].DB_MAX_OUTPUT_PORT_TYPE


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
enable => ~NO_FANOUT~
radix_2 => ~NO_FANOUT~
datain[0] => dataout[0].DATAIN
datain[1] => dataout[1].DATAIN
datain[2] => dataout[2].DATAIN
datain[3] => dataout[3].DATAIN
datain[4] => dataout[4].DATAIN
datain[5] => dataout[5].DATAIN
datain[6] => dataout[6].DATAIN
datain[7] => dataout[7].DATAIN
datain[8] => dataout[8].DATAIN
datain[9] => dataout[9].DATAIN
datain[10] => dataout[10].DATAIN
datain[11] => dataout[11].DATAIN
datain[12] => dataout[12].DATAIN
datain[13] => dataout[13].DATAIN
datain[14] => dataout[14].DATAIN
datain[15] => dataout[15].DATAIN
datain[16] => dataout[16].DATAIN
datain[17] => dataout[17].DATAIN
datain[18] => dataout[18].DATAIN
datain[19] => dataout[19].DATAIN
datain[20] => dataout[20].DATAIN
datain[21] => dataout[21].DATAIN
datain[22] => dataout[22].DATAIN
datain[23] => dataout[23].DATAIN
datain[24] => dataout[24].DATAIN
datain[25] => dataout[25].DATAIN
datain[26] => dataout[26].DATAIN
datain[27] => dataout[27].DATAIN
datain[28] => dataout[28].DATAIN
datain[29] => dataout[29].DATAIN
datain[30] => dataout[30].DATAIN
datain[31] => dataout[31].DATAIN
dataout[0] <= datain[0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= datain[1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= datain[2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= datain[3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= datain[4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= datain[5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= datain[6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= datain[7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= datain[8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= datain[9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= datain[10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= datain[11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= datain[12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= datain[13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= datain[14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= datain[15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= datain[16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= datain[17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= datain[18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= datain[19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= datain[20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= datain[21].DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= datain[22].DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= datain[23].DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= datain[24].DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= datain[25].DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= datain[26].DB_MAX_OUTPUT_PORT_TYPE
dataout[27] <= datain[27].DB_MAX_OUTPUT_PORT_TYPE
dataout[28] <= datain[28].DB_MAX_OUTPUT_PORT_TYPE
dataout[29] <= datain[29].DB_MAX_OUTPUT_PORT_TYPE
dataout[30] <= datain[30].DB_MAX_OUTPUT_PORT_TYPE
dataout[31] <= datain[31].DB_MAX_OUTPUT_PORT_TYPE


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2
clk => altera_fft_dual_port_rom:gen_optimized_memory_delayed:dual_port_rom_component.clock0
clk => imagtwid[0]~reg0.CLK
clk => imagtwid[1]~reg0.CLK
clk => imagtwid[2]~reg0.CLK
clk => imagtwid[3]~reg0.CLK
clk => imagtwid[4]~reg0.CLK
clk => imagtwid[5]~reg0.CLK
clk => imagtwid[6]~reg0.CLK
clk => imagtwid[7]~reg0.CLK
clk => imagtwid[8]~reg0.CLK
clk => imagtwid[9]~reg0.CLK
clk => imagtwid[10]~reg0.CLK
clk => imagtwid[11]~reg0.CLK
clk => imagtwid[12]~reg0.CLK
clk => imagtwid[13]~reg0.CLK
clk => imagtwid[14]~reg0.CLK
clk => imagtwid[15]~reg0.CLK
clk => imagtwid[16]~reg0.CLK
clk => imagtwid[17]~reg0.CLK
clk => realtwid[0]~reg0.CLK
clk => realtwid[1]~reg0.CLK
clk => realtwid[2]~reg0.CLK
clk => realtwid[3]~reg0.CLK
clk => realtwid[4]~reg0.CLK
clk => realtwid[5]~reg0.CLK
clk => realtwid[6]~reg0.CLK
clk => realtwid[7]~reg0.CLK
clk => realtwid[8]~reg0.CLK
clk => realtwid[9]~reg0.CLK
clk => realtwid[10]~reg0.CLK
clk => realtwid[11]~reg0.CLK
clk => realtwid[12]~reg0.CLK
clk => realtwid[13]~reg0.CLK
clk => realtwid[14]~reg0.CLK
clk => realtwid[15]~reg0.CLK
clk => realtwid[16]~reg0.CLK
clk => realtwid[17]~reg0.CLK
clk => \gen_optimized_memory_delayed:cnt_grp_d[1][0].CLK
clk => \gen_optimized_memory_delayed:cnt_grp_d[1][1].CLK
clk => \gen_optimized_memory_delayed:cnt_grp_d[0][0].CLK
clk => \gen_optimized_memory_delayed:cnt_grp_d[0][1].CLK
clk => \gen_optimized_memory_delayed:negate_op_d[0][0].CLK
clk => \gen_optimized_memory_delayed:negate_op_d[0][1].CLK
clk => \gen_optimized_memory_delayed:negate_op_d[1][0].CLK
clk => \gen_optimized_memory_delayed:negate_op_d[1][1].CLK
clk => \gen_optimized_memory_delayed:cnt_w_k[0].CLK
clk => \gen_optimized_memory_delayed:cnt_w_k[1].CLK
clk => \gen_optimized_memory_delayed:cnt_w_k[2].CLK
clk => \gen_optimized_memory_delayed:gen_max_pwr_2:rd_en_d.CLK
reset => altera_fft_dual_port_rom:gen_optimized_memory_delayed:dual_port_rom_component.aclr0
reset => imagtwid[0]~reg0.ACLR
reset => imagtwid[1]~reg0.ACLR
reset => imagtwid[2]~reg0.ACLR
reset => imagtwid[3]~reg0.ACLR
reset => imagtwid[4]~reg0.ACLR
reset => imagtwid[5]~reg0.ACLR
reset => imagtwid[6]~reg0.ACLR
reset => imagtwid[7]~reg0.ACLR
reset => imagtwid[8]~reg0.ACLR
reset => imagtwid[9]~reg0.ACLR
reset => imagtwid[10]~reg0.ACLR
reset => imagtwid[11]~reg0.ACLR
reset => imagtwid[12]~reg0.ACLR
reset => imagtwid[13]~reg0.ACLR
reset => imagtwid[14]~reg0.ACLR
reset => imagtwid[15]~reg0.ACLR
reset => imagtwid[16]~reg0.ACLR
reset => imagtwid[17]~reg0.ACLR
reset => realtwid[0]~reg0.ACLR
reset => realtwid[1]~reg0.ACLR
reset => realtwid[2]~reg0.ACLR
reset => realtwid[3]~reg0.ACLR
reset => realtwid[4]~reg0.ACLR
reset => realtwid[5]~reg0.ACLR
reset => realtwid[6]~reg0.ACLR
reset => realtwid[7]~reg0.ACLR
reset => realtwid[8]~reg0.ACLR
reset => realtwid[9]~reg0.ACLR
reset => realtwid[10]~reg0.ACLR
reset => realtwid[11]~reg0.ACLR
reset => realtwid[12]~reg0.ACLR
reset => realtwid[13]~reg0.ACLR
reset => realtwid[14]~reg0.ACLR
reset => realtwid[15]~reg0.ACLR
reset => realtwid[16]~reg0.ACLR
reset => realtwid[17]~reg0.ACLR
reset => \gen_optimized_memory_delayed:cnt_grp_d[1][0].ACLR
reset => \gen_optimized_memory_delayed:cnt_grp_d[1][1].ACLR
reset => \gen_optimized_memory_delayed:cnt_grp_d[0][0].ACLR
reset => \gen_optimized_memory_delayed:cnt_grp_d[0][1].ACLR
reset => \gen_optimized_memory_delayed:negate_op_d[0][0].ACLR
reset => \gen_optimized_memory_delayed:negate_op_d[0][1].ACLR
reset => \gen_optimized_memory_delayed:negate_op_d[1][0].ACLR
reset => \gen_optimized_memory_delayed:negate_op_d[1][1].ACLR
reset => \gen_optimized_memory_delayed:cnt_w_k[0].ACLR
reset => \gen_optimized_memory_delayed:cnt_w_k[1].ACLR
reset => \gen_optimized_memory_delayed:cnt_w_k[2].ACLR
reset => \gen_optimized_memory_delayed:gen_max_pwr_2:rd_en_d.ACLR
enable => altera_fft_dual_port_rom:gen_optimized_memory_delayed:dual_port_rom_component.clocken0
enable => \gen_optimized_memory_delayed:gen_max_pwr_2:rd_en_d.ENA
enable => \gen_optimized_memory_delayed:cnt_w_k[2].ENA
enable => \gen_optimized_memory_delayed:cnt_w_k[1].ENA
enable => \gen_optimized_memory_delayed:cnt_w_k[0].ENA
enable => \gen_optimized_memory_delayed:negate_op_d[1][1].ENA
enable => \gen_optimized_memory_delayed:negate_op_d[1][0].ENA
enable => \gen_optimized_memory_delayed:negate_op_d[0][1].ENA
enable => \gen_optimized_memory_delayed:negate_op_d[0][0].ENA
enable => \gen_optimized_memory_delayed:cnt_grp_d[0][1].ENA
enable => \gen_optimized_memory_delayed:cnt_grp_d[0][0].ENA
enable => \gen_optimized_memory_delayed:cnt_grp_d[1][1].ENA
enable => imagtwid[0]~reg0.ENA
enable => \gen_optimized_memory_delayed:cnt_grp_d[1][0].ENA
enable => realtwid[17]~reg0.ENA
enable => realtwid[16]~reg0.ENA
enable => realtwid[15]~reg0.ENA
enable => realtwid[14]~reg0.ENA
enable => realtwid[13]~reg0.ENA
enable => realtwid[12]~reg0.ENA
enable => realtwid[11]~reg0.ENA
enable => realtwid[10]~reg0.ENA
enable => realtwid[9]~reg0.ENA
enable => realtwid[8]~reg0.ENA
enable => realtwid[7]~reg0.ENA
enable => realtwid[6]~reg0.ENA
enable => realtwid[5]~reg0.ENA
enable => realtwid[4]~reg0.ENA
enable => realtwid[3]~reg0.ENA
enable => realtwid[2]~reg0.ENA
enable => realtwid[1]~reg0.ENA
enable => realtwid[0]~reg0.ENA
enable => imagtwid[17]~reg0.ENA
enable => imagtwid[16]~reg0.ENA
enable => imagtwid[15]~reg0.ENA
enable => imagtwid[14]~reg0.ENA
enable => imagtwid[13]~reg0.ENA
enable => imagtwid[12]~reg0.ENA
enable => imagtwid[11]~reg0.ENA
enable => imagtwid[10]~reg0.ENA
enable => imagtwid[9]~reg0.ENA
enable => imagtwid[8]~reg0.ENA
enable => imagtwid[7]~reg0.ENA
enable => imagtwid[6]~reg0.ENA
enable => imagtwid[5]~reg0.ENA
enable => imagtwid[4]~reg0.ENA
enable => imagtwid[3]~reg0.ENA
enable => imagtwid[2]~reg0.ENA
enable => imagtwid[1]~reg0.ENA
rd_en => cnt_grp.IN1
rd_en => \gen_optimized_memory_delayed:gen_max_pwr_2:rd_en_d.DATAIN
pwr_2 => incr_cnt_w_k.IN0
pwr_2 => cnt_w_k.OUTPUTSELECT
pwr_2 => cnt_w_k.OUTPUTSELECT
pwr_2 => cnt_w_k.OUTPUTSELECT
pwr_2 => incr_cnt_w_k.IN0
addr[0] => incr_cnt_w_k.IN1
addr[0] => Equal0.IN5
addr[0] => incr_cnt_w_k.IN1
addr[1] => Equal0.IN4
addr[1] => \gen_optimized_memory_delayed:cnt_grp[0].DATAA
addr[2] => Equal0.IN3
addr[2] => \gen_optimized_memory_delayed:cnt_grp[1].DATAA
realtwid[0] <= realtwid[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[1] <= realtwid[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[2] <= realtwid[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[3] <= realtwid[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[4] <= realtwid[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[5] <= realtwid[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[6] <= realtwid[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[7] <= realtwid[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[8] <= realtwid[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[9] <= realtwid[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[10] <= realtwid[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[11] <= realtwid[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[12] <= realtwid[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[13] <= realtwid[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[14] <= realtwid[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[15] <= realtwid[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[16] <= realtwid[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[17] <= realtwid[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[0] <= imagtwid[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[1] <= imagtwid[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[2] <= imagtwid[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[3] <= imagtwid[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[4] <= imagtwid[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[5] <= imagtwid[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[6] <= imagtwid[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[7] <= imagtwid[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[8] <= imagtwid[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[9] <= imagtwid[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[10] <= imagtwid[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[11] <= imagtwid[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[12] <= imagtwid[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[13] <= imagtwid[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[14] <= imagtwid[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[15] <= imagtwid[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[16] <= imagtwid[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[17] <= imagtwid[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_dual_port_rom:\gen_optimized_memory_delayed:dual_port_rom_component
clocken0 => altsyncram:old_ram_gen:old_ram_component.clocken0
aclr0 => altsyncram:old_ram_gen:old_ram_component.aclr0
clock0 => altsyncram:old_ram_gen:old_ram_component.clock0
address_a[0] => altsyncram:old_ram_gen:old_ram_component.address_a[0]
address_a[1] => altsyncram:old_ram_gen:old_ram_component.address_a[1]
address_b[0] => altsyncram:old_ram_gen:old_ram_component.address_b[0]
address_b[1] => altsyncram:old_ram_gen:old_ram_component.address_b[1]
q_a[0] <= altsyncram:old_ram_gen:old_ram_component.q_a[0]
q_a[1] <= altsyncram:old_ram_gen:old_ram_component.q_a[1]
q_a[2] <= altsyncram:old_ram_gen:old_ram_component.q_a[2]
q_a[3] <= altsyncram:old_ram_gen:old_ram_component.q_a[3]
q_a[4] <= altsyncram:old_ram_gen:old_ram_component.q_a[4]
q_a[5] <= altsyncram:old_ram_gen:old_ram_component.q_a[5]
q_a[6] <= altsyncram:old_ram_gen:old_ram_component.q_a[6]
q_a[7] <= altsyncram:old_ram_gen:old_ram_component.q_a[7]
q_a[8] <= altsyncram:old_ram_gen:old_ram_component.q_a[8]
q_a[9] <= altsyncram:old_ram_gen:old_ram_component.q_a[9]
q_a[10] <= altsyncram:old_ram_gen:old_ram_component.q_a[10]
q_a[11] <= altsyncram:old_ram_gen:old_ram_component.q_a[11]
q_a[12] <= altsyncram:old_ram_gen:old_ram_component.q_a[12]
q_a[13] <= altsyncram:old_ram_gen:old_ram_component.q_a[13]
q_a[14] <= altsyncram:old_ram_gen:old_ram_component.q_a[14]
q_a[15] <= altsyncram:old_ram_gen:old_ram_component.q_a[15]
q_a[16] <= altsyncram:old_ram_gen:old_ram_component.q_a[16]
q_a[17] <= altsyncram:old_ram_gen:old_ram_component.q_a[17]
q_b[0] <= altsyncram:old_ram_gen:old_ram_component.q_b[0]
q_b[1] <= altsyncram:old_ram_gen:old_ram_component.q_b[1]
q_b[2] <= altsyncram:old_ram_gen:old_ram_component.q_b[2]
q_b[3] <= altsyncram:old_ram_gen:old_ram_component.q_b[3]
q_b[4] <= altsyncram:old_ram_gen:old_ram_component.q_b[4]
q_b[5] <= altsyncram:old_ram_gen:old_ram_component.q_b[5]
q_b[6] <= altsyncram:old_ram_gen:old_ram_component.q_b[6]
q_b[7] <= altsyncram:old_ram_gen:old_ram_component.q_b[7]
q_b[8] <= altsyncram:old_ram_gen:old_ram_component.q_b[8]
q_b[9] <= altsyncram:old_ram_gen:old_ram_component.q_b[9]
q_b[10] <= altsyncram:old_ram_gen:old_ram_component.q_b[10]
q_b[11] <= altsyncram:old_ram_gen:old_ram_component.q_b[11]
q_b[12] <= altsyncram:old_ram_gen:old_ram_component.q_b[12]
q_b[13] <= altsyncram:old_ram_gen:old_ram_component.q_b[13]
q_b[14] <= altsyncram:old_ram_gen:old_ram_component.q_b[14]
q_b[15] <= altsyncram:old_ram_gen:old_ram_component.q_b[15]
q_b[16] <= altsyncram:old_ram_gen:old_ram_component.q_b[16]
q_b[17] <= altsyncram:old_ram_gen:old_ram_component.q_b[17]


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_dual_port_rom:\gen_optimized_memory_delayed:dual_port_rom_component|altsyncram:\old_ram_gen:old_ram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_a9t3:auto_generated.data_a[0]
data_a[1] => altsyncram_a9t3:auto_generated.data_a[1]
data_a[2] => altsyncram_a9t3:auto_generated.data_a[2]
data_a[3] => altsyncram_a9t3:auto_generated.data_a[3]
data_a[4] => altsyncram_a9t3:auto_generated.data_a[4]
data_a[5] => altsyncram_a9t3:auto_generated.data_a[5]
data_a[6] => altsyncram_a9t3:auto_generated.data_a[6]
data_a[7] => altsyncram_a9t3:auto_generated.data_a[7]
data_a[8] => altsyncram_a9t3:auto_generated.data_a[8]
data_a[9] => altsyncram_a9t3:auto_generated.data_a[9]
data_a[10] => altsyncram_a9t3:auto_generated.data_a[10]
data_a[11] => altsyncram_a9t3:auto_generated.data_a[11]
data_a[12] => altsyncram_a9t3:auto_generated.data_a[12]
data_a[13] => altsyncram_a9t3:auto_generated.data_a[13]
data_a[14] => altsyncram_a9t3:auto_generated.data_a[14]
data_a[15] => altsyncram_a9t3:auto_generated.data_a[15]
data_a[16] => altsyncram_a9t3:auto_generated.data_a[16]
data_a[17] => altsyncram_a9t3:auto_generated.data_a[17]
data_b[0] => altsyncram_a9t3:auto_generated.data_b[0]
data_b[1] => altsyncram_a9t3:auto_generated.data_b[1]
data_b[2] => altsyncram_a9t3:auto_generated.data_b[2]
data_b[3] => altsyncram_a9t3:auto_generated.data_b[3]
data_b[4] => altsyncram_a9t3:auto_generated.data_b[4]
data_b[5] => altsyncram_a9t3:auto_generated.data_b[5]
data_b[6] => altsyncram_a9t3:auto_generated.data_b[6]
data_b[7] => altsyncram_a9t3:auto_generated.data_b[7]
data_b[8] => altsyncram_a9t3:auto_generated.data_b[8]
data_b[9] => altsyncram_a9t3:auto_generated.data_b[9]
data_b[10] => altsyncram_a9t3:auto_generated.data_b[10]
data_b[11] => altsyncram_a9t3:auto_generated.data_b[11]
data_b[12] => altsyncram_a9t3:auto_generated.data_b[12]
data_b[13] => altsyncram_a9t3:auto_generated.data_b[13]
data_b[14] => altsyncram_a9t3:auto_generated.data_b[14]
data_b[15] => altsyncram_a9t3:auto_generated.data_b[15]
data_b[16] => altsyncram_a9t3:auto_generated.data_b[16]
data_b[17] => altsyncram_a9t3:auto_generated.data_b[17]
address_a[0] => altsyncram_a9t3:auto_generated.address_a[0]
address_a[1] => altsyncram_a9t3:auto_generated.address_a[1]
address_b[0] => altsyncram_a9t3:auto_generated.address_b[0]
address_b[1] => altsyncram_a9t3:auto_generated.address_b[1]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_a9t3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_a9t3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_a9t3:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_a9t3:auto_generated.q_a[0]
q_a[1] <= altsyncram_a9t3:auto_generated.q_a[1]
q_a[2] <= altsyncram_a9t3:auto_generated.q_a[2]
q_a[3] <= altsyncram_a9t3:auto_generated.q_a[3]
q_a[4] <= altsyncram_a9t3:auto_generated.q_a[4]
q_a[5] <= altsyncram_a9t3:auto_generated.q_a[5]
q_a[6] <= altsyncram_a9t3:auto_generated.q_a[6]
q_a[7] <= altsyncram_a9t3:auto_generated.q_a[7]
q_a[8] <= altsyncram_a9t3:auto_generated.q_a[8]
q_a[9] <= altsyncram_a9t3:auto_generated.q_a[9]
q_a[10] <= altsyncram_a9t3:auto_generated.q_a[10]
q_a[11] <= altsyncram_a9t3:auto_generated.q_a[11]
q_a[12] <= altsyncram_a9t3:auto_generated.q_a[12]
q_a[13] <= altsyncram_a9t3:auto_generated.q_a[13]
q_a[14] <= altsyncram_a9t3:auto_generated.q_a[14]
q_a[15] <= altsyncram_a9t3:auto_generated.q_a[15]
q_a[16] <= altsyncram_a9t3:auto_generated.q_a[16]
q_a[17] <= altsyncram_a9t3:auto_generated.q_a[17]
q_b[0] <= altsyncram_a9t3:auto_generated.q_b[0]
q_b[1] <= altsyncram_a9t3:auto_generated.q_b[1]
q_b[2] <= altsyncram_a9t3:auto_generated.q_b[2]
q_b[3] <= altsyncram_a9t3:auto_generated.q_b[3]
q_b[4] <= altsyncram_a9t3:auto_generated.q_b[4]
q_b[5] <= altsyncram_a9t3:auto_generated.q_b[5]
q_b[6] <= altsyncram_a9t3:auto_generated.q_b[6]
q_b[7] <= altsyncram_a9t3:auto_generated.q_b[7]
q_b[8] <= altsyncram_a9t3:auto_generated.q_b[8]
q_b[9] <= altsyncram_a9t3:auto_generated.q_b[9]
q_b[10] <= altsyncram_a9t3:auto_generated.q_b[10]
q_b[11] <= altsyncram_a9t3:auto_generated.q_b[11]
q_b[12] <= altsyncram_a9t3:auto_generated.q_b[12]
q_b[13] <= altsyncram_a9t3:auto_generated.q_b[13]
q_b[14] <= altsyncram_a9t3:auto_generated.q_b[14]
q_b[15] <= altsyncram_a9t3:auto_generated.q_b[15]
q_b[16] <= altsyncram_a9t3:auto_generated.q_b[16]
q_b[17] <= altsyncram_a9t3:auto_generated.q_b[17]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_dual_port_rom:\gen_optimized_memory_delayed:dual_port_rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_a9t3:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
aclr0 => ram_block1a16.CLR0
aclr0 => ram_block1a17.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst
clk => auk_dspip_bit_reverse_addr_control:rd_addr_inst.clk
clk => between_datasets.CLK
clk => rd_valid.CLK
clk => out_stall_d.CLK
clk => rd_valid_dd.CLK
clk => rd_valid_d.CLK
clk => indexing.CLK
clk => processing_while_write.CLK
clk => auk_dspip_bit_reverse_addr_control:wr_addr_inst.clk
clk => altera_fft_dual_port_ram:real_buf.clock0
reset => auk_dspip_bit_reverse_addr_control:rd_addr_inst.reset
reset => between_datasets.ACLR
reset => rd_valid.ACLR
reset => out_stall_d.ACLR
reset => rd_valid_dd.ACLR
reset => rd_valid_d.ACLR
reset => indexing.ACLR
reset => processing_while_write.ACLR
reset => auk_dspip_bit_reverse_addr_control:wr_addr_inst.reset
reset => altera_fft_dual_port_ram:real_buf.aclr0
enable => wr_enable.IN0
blksize[0] => Add0.IN16
blksize[0] => auk_dspip_bit_reverse_addr_control:rd_addr_inst.blksize[0]
blksize[0] => auk_dspip_bit_reverse_addr_control:wr_addr_inst.blksize[0]
blksize[1] => Add0.IN15
blksize[1] => auk_dspip_bit_reverse_addr_control:rd_addr_inst.blksize[1]
blksize[1] => auk_dspip_bit_reverse_addr_control:wr_addr_inst.blksize[1]
blksize[2] => Add0.IN14
blksize[2] => auk_dspip_bit_reverse_addr_control:rd_addr_inst.blksize[2]
blksize[2] => auk_dspip_bit_reverse_addr_control:wr_addr_inst.blksize[2]
blksize[3] => Add0.IN13
blksize[3] => auk_dspip_bit_reverse_addr_control:rd_addr_inst.blksize[3]
blksize[3] => auk_dspip_bit_reverse_addr_control:wr_addr_inst.blksize[3]
blksize[4] => Add0.IN12
blksize[4] => auk_dspip_bit_reverse_addr_control:rd_addr_inst.blksize[4]
blksize[4] => auk_dspip_bit_reverse_addr_control:wr_addr_inst.blksize[4]
blksize[5] => Add0.IN11
blksize[5] => auk_dspip_bit_reverse_addr_control:rd_addr_inst.blksize[5]
blksize[5] => auk_dspip_bit_reverse_addr_control:wr_addr_inst.blksize[5]
blksize[6] => Add0.IN10
blksize[6] => auk_dspip_bit_reverse_addr_control:rd_addr_inst.blksize[6]
blksize[6] => auk_dspip_bit_reverse_addr_control:wr_addr_inst.blksize[6]
blksize[7] => Add0.IN9
blksize[7] => auk_dspip_bit_reverse_addr_control:rd_addr_inst.blksize[7]
blksize[7] => auk_dspip_bit_reverse_addr_control:wr_addr_inst.blksize[7]
in_valid => rd_enable.IN1
in_valid => wr_enable.IN1
in_valid => out_valid.IN1
in_valid => between_datasets_p.IN1
in_valid => between_datasets.OUTPUTSELECT
in_valid => auk_dspip_bit_reverse_addr_control:wr_addr_inst.valid
in_real[0] => altera_fft_dual_port_ram:real_buf.data_a[16]
in_real[1] => altera_fft_dual_port_ram:real_buf.data_a[17]
in_real[2] => altera_fft_dual_port_ram:real_buf.data_a[18]
in_real[3] => altera_fft_dual_port_ram:real_buf.data_a[19]
in_real[4] => altera_fft_dual_port_ram:real_buf.data_a[20]
in_real[5] => altera_fft_dual_port_ram:real_buf.data_a[21]
in_real[6] => altera_fft_dual_port_ram:real_buf.data_a[22]
in_real[7] => altera_fft_dual_port_ram:real_buf.data_a[23]
in_real[8] => altera_fft_dual_port_ram:real_buf.data_a[24]
in_real[9] => altera_fft_dual_port_ram:real_buf.data_a[25]
in_real[10] => altera_fft_dual_port_ram:real_buf.data_a[26]
in_real[11] => altera_fft_dual_port_ram:real_buf.data_a[27]
in_real[12] => altera_fft_dual_port_ram:real_buf.data_a[28]
in_real[13] => altera_fft_dual_port_ram:real_buf.data_a[29]
in_real[14] => altera_fft_dual_port_ram:real_buf.data_a[30]
in_real[15] => altera_fft_dual_port_ram:real_buf.data_a[31]
in_imag[0] => altera_fft_dual_port_ram:real_buf.data_a[0]
in_imag[1] => altera_fft_dual_port_ram:real_buf.data_a[1]
in_imag[2] => altera_fft_dual_port_ram:real_buf.data_a[2]
in_imag[3] => altera_fft_dual_port_ram:real_buf.data_a[3]
in_imag[4] => altera_fft_dual_port_ram:real_buf.data_a[4]
in_imag[5] => altera_fft_dual_port_ram:real_buf.data_a[5]
in_imag[6] => altera_fft_dual_port_ram:real_buf.data_a[6]
in_imag[7] => altera_fft_dual_port_ram:real_buf.data_a[7]
in_imag[8] => altera_fft_dual_port_ram:real_buf.data_a[8]
in_imag[9] => altera_fft_dual_port_ram:real_buf.data_a[9]
in_imag[10] => altera_fft_dual_port_ram:real_buf.data_a[10]
in_imag[11] => altera_fft_dual_port_ram:real_buf.data_a[11]
in_imag[12] => altera_fft_dual_port_ram:real_buf.data_a[12]
in_imag[13] => altera_fft_dual_port_ram:real_buf.data_a[13]
in_imag[14] => altera_fft_dual_port_ram:real_buf.data_a[14]
in_imag[15] => altera_fft_dual_port_ram:real_buf.data_a[15]
processing <= processing.DB_MAX_OUTPUT_PORT_TYPE
out_valid <= out_valid.DB_MAX_OUTPUT_PORT_TYPE
out_stall => out_stall_d.DATAIN
out_real[0] <= altera_fft_dual_port_ram:real_buf.q_b[16]
out_real[1] <= altera_fft_dual_port_ram:real_buf.q_b[17]
out_real[2] <= altera_fft_dual_port_ram:real_buf.q_b[18]
out_real[3] <= altera_fft_dual_port_ram:real_buf.q_b[19]
out_real[4] <= altera_fft_dual_port_ram:real_buf.q_b[20]
out_real[5] <= altera_fft_dual_port_ram:real_buf.q_b[21]
out_real[6] <= altera_fft_dual_port_ram:real_buf.q_b[22]
out_real[7] <= altera_fft_dual_port_ram:real_buf.q_b[23]
out_real[8] <= altera_fft_dual_port_ram:real_buf.q_b[24]
out_real[9] <= altera_fft_dual_port_ram:real_buf.q_b[25]
out_real[10] <= altera_fft_dual_port_ram:real_buf.q_b[26]
out_real[11] <= altera_fft_dual_port_ram:real_buf.q_b[27]
out_real[12] <= altera_fft_dual_port_ram:real_buf.q_b[28]
out_real[13] <= altera_fft_dual_port_ram:real_buf.q_b[29]
out_real[14] <= altera_fft_dual_port_ram:real_buf.q_b[30]
out_real[15] <= altera_fft_dual_port_ram:real_buf.q_b[31]
out_imag[0] <= altera_fft_dual_port_ram:real_buf.q_b[0]
out_imag[1] <= altera_fft_dual_port_ram:real_buf.q_b[1]
out_imag[2] <= altera_fft_dual_port_ram:real_buf.q_b[2]
out_imag[3] <= altera_fft_dual_port_ram:real_buf.q_b[3]
out_imag[4] <= altera_fft_dual_port_ram:real_buf.q_b[4]
out_imag[5] <= altera_fft_dual_port_ram:real_buf.q_b[5]
out_imag[6] <= altera_fft_dual_port_ram:real_buf.q_b[6]
out_imag[7] <= altera_fft_dual_port_ram:real_buf.q_b[7]
out_imag[8] <= altera_fft_dual_port_ram:real_buf.q_b[8]
out_imag[9] <= altera_fft_dual_port_ram:real_buf.q_b[9]
out_imag[10] <= altera_fft_dual_port_ram:real_buf.q_b[10]
out_imag[11] <= altera_fft_dual_port_ram:real_buf.q_b[11]
out_imag[12] <= altera_fft_dual_port_ram:real_buf.q_b[12]
out_imag[13] <= altera_fft_dual_port_ram:real_buf.q_b[13]
out_imag[14] <= altera_fft_dual_port_ram:real_buf.q_b[14]
out_imag[15] <= altera_fft_dual_port_ram:real_buf.q_b[15]


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|auk_dspip_bit_reverse_addr_control:rd_addr_inst
clk => auk_dspip_bit_reverse_reverse_carry_adder:reverse_carry_adder_inst.clk
clk => addr_s[0].CLK
clk => addr_s[1].CLK
clk => addr_s[2].CLK
clk => addr_s[3].CLK
clk => addr_s[4].CLK
clk => addr_s[5].CLK
clk => addr_s[6].CLK
reset => auk_dspip_bit_reverse_reverse_carry_adder:reverse_carry_adder_inst.reset
reset => addr_s[0].ACLR
reset => addr_s[1].ACLR
reset => addr_s[2].ACLR
reset => addr_s[3].ACLR
reset => addr_s[4].ACLR
reset => addr_s[5].ACLR
reset => addr_s[6].ACLR
enable => gen_addr.IN0
blksize[0] => Add0.IN16
blksize[1] => Add0.IN15
blksize[1] => auk_dspip_bit_reverse_reverse_carry_adder:reverse_carry_adder_inst.add_b[0]
blksize[2] => Add0.IN14
blksize[2] => auk_dspip_bit_reverse_reverse_carry_adder:reverse_carry_adder_inst.add_b[1]
blksize[3] => Add0.IN13
blksize[3] => auk_dspip_bit_reverse_reverse_carry_adder:reverse_carry_adder_inst.add_b[2]
blksize[4] => Add0.IN12
blksize[4] => auk_dspip_bit_reverse_reverse_carry_adder:reverse_carry_adder_inst.add_b[3]
blksize[5] => Add0.IN11
blksize[5] => auk_dspip_bit_reverse_reverse_carry_adder:reverse_carry_adder_inst.add_b[4]
blksize[6] => Add0.IN10
blksize[6] => auk_dspip_bit_reverse_reverse_carry_adder:reverse_carry_adder_inst.add_b[5]
blksize[7] => Add0.IN9
blksize[7] => auk_dspip_bit_reverse_reverse_carry_adder:reverse_carry_adder_inst.add_b[6]
index => addr_s.OUTPUTSELECT
index => addr_s.OUTPUTSELECT
index => addr_s.OUTPUTSELECT
index => addr_s.OUTPUTSELECT
index => addr_s.OUTPUTSELECT
index => addr_s.OUTPUTSELECT
index => addr_s.OUTPUTSELECT
valid => gen_addr.IN1
addr[0] <= addr_s[0].DB_MAX_OUTPUT_PORT_TYPE
addr[1] <= addr_s[1].DB_MAX_OUTPUT_PORT_TYPE
addr[2] <= addr_s[2].DB_MAX_OUTPUT_PORT_TYPE
addr[3] <= addr_s[3].DB_MAX_OUTPUT_PORT_TYPE
addr[4] <= addr_s[4].DB_MAX_OUTPUT_PORT_TYPE
addr[5] <= addr_s[5].DB_MAX_OUTPUT_PORT_TYPE
addr[6] <= addr_s[6].DB_MAX_OUTPUT_PORT_TYPE


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|auk_dspip_bit_reverse_addr_control:rd_addr_inst|auk_dspip_bit_reverse_reverse_carry_adder:reverse_carry_adder_inst
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
add_a[0] => sum_out.IN0
add_a[1] => sum_out.IN0
add_a[1] => cout.IN0
add_a[1] => cout.IN1
add_a[2] => sum_out.IN0
add_a[2] => cout.IN0
add_a[2] => cout.IN1
add_a[3] => sum_out.IN0
add_a[3] => cout.IN0
add_a[3] => cout.IN1
add_a[4] => sum_out.IN0
add_a[4] => cout.IN0
add_a[4] => cout.IN1
add_a[5] => sum_out.IN0
add_a[5] => cout.IN0
add_a[5] => cout.IN1
add_a[6] => sum_out.IN0
add_a[6] => cout.IN0
add_b[0] => sum_out.IN1
add_b[1] => sum_out.IN1
add_b[1] => cout.IN1
add_b[1] => cout.IN1
add_b[2] => sum_out.IN1
add_b[2] => cout.IN1
add_b[2] => cout.IN1
add_b[3] => sum_out.IN1
add_b[3] => cout.IN1
add_b[3] => cout.IN1
add_b[4] => sum_out.IN1
add_b[4] => cout.IN1
add_b[4] => cout.IN1
add_b[5] => sum_out.IN1
add_b[5] => cout.IN1
add_b[5] => cout.IN1
add_b[6] => sum_out.IN1
add_b[6] => cout.IN1
sum_out[0] <= sum_out.DB_MAX_OUTPUT_PORT_TYPE
sum_out[1] <= sum_out.DB_MAX_OUTPUT_PORT_TYPE
sum_out[2] <= sum_out.DB_MAX_OUTPUT_PORT_TYPE
sum_out[3] <= sum_out.DB_MAX_OUTPUT_PORT_TYPE
sum_out[4] <= sum_out.DB_MAX_OUTPUT_PORT_TYPE
sum_out[5] <= sum_out.DB_MAX_OUTPUT_PORT_TYPE
sum_out[6] <= sum_out.DB_MAX_OUTPUT_PORT_TYPE


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|auk_dspip_bit_reverse_addr_control:wr_addr_inst
clk => auk_dspip_bit_reverse_reverse_carry_adder:reverse_carry_adder_inst.clk
clk => addr_s[0].CLK
clk => addr_s[1].CLK
clk => addr_s[2].CLK
clk => addr_s[3].CLK
clk => addr_s[4].CLK
clk => addr_s[5].CLK
clk => addr_s[6].CLK
reset => auk_dspip_bit_reverse_reverse_carry_adder:reverse_carry_adder_inst.reset
reset => addr_s[0].ACLR
reset => addr_s[1].ACLR
reset => addr_s[2].ACLR
reset => addr_s[3].ACLR
reset => addr_s[4].ACLR
reset => addr_s[5].ACLR
reset => addr_s[6].ACLR
enable => gen_addr.IN0
blksize[0] => Add0.IN16
blksize[1] => Add0.IN15
blksize[1] => auk_dspip_bit_reverse_reverse_carry_adder:reverse_carry_adder_inst.add_b[0]
blksize[2] => Add0.IN14
blksize[2] => auk_dspip_bit_reverse_reverse_carry_adder:reverse_carry_adder_inst.add_b[1]
blksize[3] => Add0.IN13
blksize[3] => auk_dspip_bit_reverse_reverse_carry_adder:reverse_carry_adder_inst.add_b[2]
blksize[4] => Add0.IN12
blksize[4] => auk_dspip_bit_reverse_reverse_carry_adder:reverse_carry_adder_inst.add_b[3]
blksize[5] => Add0.IN11
blksize[5] => auk_dspip_bit_reverse_reverse_carry_adder:reverse_carry_adder_inst.add_b[4]
blksize[6] => Add0.IN10
blksize[6] => auk_dspip_bit_reverse_reverse_carry_adder:reverse_carry_adder_inst.add_b[5]
blksize[7] => Add0.IN9
blksize[7] => auk_dspip_bit_reverse_reverse_carry_adder:reverse_carry_adder_inst.add_b[6]
index => addr_s.OUTPUTSELECT
index => addr_s.OUTPUTSELECT
index => addr_s.OUTPUTSELECT
index => addr_s.OUTPUTSELECT
index => addr_s.OUTPUTSELECT
index => addr_s.OUTPUTSELECT
index => addr_s.OUTPUTSELECT
valid => gen_addr.IN1
addr[0] <= addr_s[0].DB_MAX_OUTPUT_PORT_TYPE
addr[1] <= addr_s[1].DB_MAX_OUTPUT_PORT_TYPE
addr[2] <= addr_s[2].DB_MAX_OUTPUT_PORT_TYPE
addr[3] <= addr_s[3].DB_MAX_OUTPUT_PORT_TYPE
addr[4] <= addr_s[4].DB_MAX_OUTPUT_PORT_TYPE
addr[5] <= addr_s[5].DB_MAX_OUTPUT_PORT_TYPE
addr[6] <= addr_s[6].DB_MAX_OUTPUT_PORT_TYPE


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|auk_dspip_bit_reverse_addr_control:wr_addr_inst|auk_dspip_bit_reverse_reverse_carry_adder:reverse_carry_adder_inst
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
add_a[0] => sum_out.IN0
add_a[1] => sum_out.IN0
add_a[1] => cout.IN0
add_a[1] => cout.IN1
add_a[2] => sum_out.IN0
add_a[2] => cout.IN0
add_a[2] => cout.IN1
add_a[3] => sum_out.IN0
add_a[3] => cout.IN0
add_a[3] => cout.IN1
add_a[4] => sum_out.IN0
add_a[4] => cout.IN0
add_a[4] => cout.IN1
add_a[5] => sum_out.IN0
add_a[5] => cout.IN0
add_a[5] => cout.IN1
add_a[6] => sum_out.IN0
add_a[6] => cout.IN0
add_b[0] => sum_out.IN1
add_b[1] => sum_out.IN1
add_b[1] => cout.IN1
add_b[1] => cout.IN1
add_b[2] => sum_out.IN1
add_b[2] => cout.IN1
add_b[2] => cout.IN1
add_b[3] => sum_out.IN1
add_b[3] => cout.IN1
add_b[3] => cout.IN1
add_b[4] => sum_out.IN1
add_b[4] => cout.IN1
add_b[4] => cout.IN1
add_b[5] => sum_out.IN1
add_b[5] => cout.IN1
add_b[5] => cout.IN1
add_b[6] => sum_out.IN1
add_b[6] => cout.IN1
sum_out[0] <= sum_out.DB_MAX_OUTPUT_PORT_TYPE
sum_out[1] <= sum_out.DB_MAX_OUTPUT_PORT_TYPE
sum_out[2] <= sum_out.DB_MAX_OUTPUT_PORT_TYPE
sum_out[3] <= sum_out.DB_MAX_OUTPUT_PORT_TYPE
sum_out[4] <= sum_out.DB_MAX_OUTPUT_PORT_TYPE
sum_out[5] <= sum_out.DB_MAX_OUTPUT_PORT_TYPE
sum_out[6] <= sum_out.DB_MAX_OUTPUT_PORT_TYPE


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|altera_fft_dual_port_ram:real_buf
clocken0 => altsyncram:old_ram_gen:old_ram_component.clocken0
aclr0 => altsyncram:old_ram_gen:old_ram_component.aclr0
wren_a => altsyncram:old_ram_gen:old_ram_component.wren_a
clock0 => altsyncram:old_ram_gen:old_ram_component.clock0
address_a[0] => altsyncram:old_ram_gen:old_ram_component.address_a[0]
address_a[1] => altsyncram:old_ram_gen:old_ram_component.address_a[1]
address_a[2] => altsyncram:old_ram_gen:old_ram_component.address_a[2]
address_a[3] => altsyncram:old_ram_gen:old_ram_component.address_a[3]
address_a[4] => altsyncram:old_ram_gen:old_ram_component.address_a[4]
address_a[5] => altsyncram:old_ram_gen:old_ram_component.address_a[5]
address_a[6] => altsyncram:old_ram_gen:old_ram_component.address_a[6]
address_b[0] => altsyncram:old_ram_gen:old_ram_component.address_b[0]
address_b[1] => altsyncram:old_ram_gen:old_ram_component.address_b[1]
address_b[2] => altsyncram:old_ram_gen:old_ram_component.address_b[2]
address_b[3] => altsyncram:old_ram_gen:old_ram_component.address_b[3]
address_b[4] => altsyncram:old_ram_gen:old_ram_component.address_b[4]
address_b[5] => altsyncram:old_ram_gen:old_ram_component.address_b[5]
address_b[6] => altsyncram:old_ram_gen:old_ram_component.address_b[6]
data_a[0] => altsyncram:old_ram_gen:old_ram_component.data_a[0]
data_a[1] => altsyncram:old_ram_gen:old_ram_component.data_a[1]
data_a[2] => altsyncram:old_ram_gen:old_ram_component.data_a[2]
data_a[3] => altsyncram:old_ram_gen:old_ram_component.data_a[3]
data_a[4] => altsyncram:old_ram_gen:old_ram_component.data_a[4]
data_a[5] => altsyncram:old_ram_gen:old_ram_component.data_a[5]
data_a[6] => altsyncram:old_ram_gen:old_ram_component.data_a[6]
data_a[7] => altsyncram:old_ram_gen:old_ram_component.data_a[7]
data_a[8] => altsyncram:old_ram_gen:old_ram_component.data_a[8]
data_a[9] => altsyncram:old_ram_gen:old_ram_component.data_a[9]
data_a[10] => altsyncram:old_ram_gen:old_ram_component.data_a[10]
data_a[11] => altsyncram:old_ram_gen:old_ram_component.data_a[11]
data_a[12] => altsyncram:old_ram_gen:old_ram_component.data_a[12]
data_a[13] => altsyncram:old_ram_gen:old_ram_component.data_a[13]
data_a[14] => altsyncram:old_ram_gen:old_ram_component.data_a[14]
data_a[15] => altsyncram:old_ram_gen:old_ram_component.data_a[15]
data_a[16] => altsyncram:old_ram_gen:old_ram_component.data_a[16]
data_a[17] => altsyncram:old_ram_gen:old_ram_component.data_a[17]
data_a[18] => altsyncram:old_ram_gen:old_ram_component.data_a[18]
data_a[19] => altsyncram:old_ram_gen:old_ram_component.data_a[19]
data_a[20] => altsyncram:old_ram_gen:old_ram_component.data_a[20]
data_a[21] => altsyncram:old_ram_gen:old_ram_component.data_a[21]
data_a[22] => altsyncram:old_ram_gen:old_ram_component.data_a[22]
data_a[23] => altsyncram:old_ram_gen:old_ram_component.data_a[23]
data_a[24] => altsyncram:old_ram_gen:old_ram_component.data_a[24]
data_a[25] => altsyncram:old_ram_gen:old_ram_component.data_a[25]
data_a[26] => altsyncram:old_ram_gen:old_ram_component.data_a[26]
data_a[27] => altsyncram:old_ram_gen:old_ram_component.data_a[27]
data_a[28] => altsyncram:old_ram_gen:old_ram_component.data_a[28]
data_a[29] => altsyncram:old_ram_gen:old_ram_component.data_a[29]
data_a[30] => altsyncram:old_ram_gen:old_ram_component.data_a[30]
data_a[31] => altsyncram:old_ram_gen:old_ram_component.data_a[31]
q_b[0] <= altsyncram:old_ram_gen:old_ram_component.q_b[0]
q_b[1] <= altsyncram:old_ram_gen:old_ram_component.q_b[1]
q_b[2] <= altsyncram:old_ram_gen:old_ram_component.q_b[2]
q_b[3] <= altsyncram:old_ram_gen:old_ram_component.q_b[3]
q_b[4] <= altsyncram:old_ram_gen:old_ram_component.q_b[4]
q_b[5] <= altsyncram:old_ram_gen:old_ram_component.q_b[5]
q_b[6] <= altsyncram:old_ram_gen:old_ram_component.q_b[6]
q_b[7] <= altsyncram:old_ram_gen:old_ram_component.q_b[7]
q_b[8] <= altsyncram:old_ram_gen:old_ram_component.q_b[8]
q_b[9] <= altsyncram:old_ram_gen:old_ram_component.q_b[9]
q_b[10] <= altsyncram:old_ram_gen:old_ram_component.q_b[10]
q_b[11] <= altsyncram:old_ram_gen:old_ram_component.q_b[11]
q_b[12] <= altsyncram:old_ram_gen:old_ram_component.q_b[12]
q_b[13] <= altsyncram:old_ram_gen:old_ram_component.q_b[13]
q_b[14] <= altsyncram:old_ram_gen:old_ram_component.q_b[14]
q_b[15] <= altsyncram:old_ram_gen:old_ram_component.q_b[15]
q_b[16] <= altsyncram:old_ram_gen:old_ram_component.q_b[16]
q_b[17] <= altsyncram:old_ram_gen:old_ram_component.q_b[17]
q_b[18] <= altsyncram:old_ram_gen:old_ram_component.q_b[18]
q_b[19] <= altsyncram:old_ram_gen:old_ram_component.q_b[19]
q_b[20] <= altsyncram:old_ram_gen:old_ram_component.q_b[20]
q_b[21] <= altsyncram:old_ram_gen:old_ram_component.q_b[21]
q_b[22] <= altsyncram:old_ram_gen:old_ram_component.q_b[22]
q_b[23] <= altsyncram:old_ram_gen:old_ram_component.q_b[23]
q_b[24] <= altsyncram:old_ram_gen:old_ram_component.q_b[24]
q_b[25] <= altsyncram:old_ram_gen:old_ram_component.q_b[25]
q_b[26] <= altsyncram:old_ram_gen:old_ram_component.q_b[26]
q_b[27] <= altsyncram:old_ram_gen:old_ram_component.q_b[27]
q_b[28] <= altsyncram:old_ram_gen:old_ram_component.q_b[28]
q_b[29] <= altsyncram:old_ram_gen:old_ram_component.q_b[29]
q_b[30] <= altsyncram:old_ram_gen:old_ram_component.q_b[30]
q_b[31] <= altsyncram:old_ram_gen:old_ram_component.q_b[31]


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|altera_fft_dual_port_ram:real_buf|altsyncram:\old_ram_gen:old_ram_component
wren_a => altsyncram_4cp3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_4cp3:auto_generated.data_a[0]
data_a[1] => altsyncram_4cp3:auto_generated.data_a[1]
data_a[2] => altsyncram_4cp3:auto_generated.data_a[2]
data_a[3] => altsyncram_4cp3:auto_generated.data_a[3]
data_a[4] => altsyncram_4cp3:auto_generated.data_a[4]
data_a[5] => altsyncram_4cp3:auto_generated.data_a[5]
data_a[6] => altsyncram_4cp3:auto_generated.data_a[6]
data_a[7] => altsyncram_4cp3:auto_generated.data_a[7]
data_a[8] => altsyncram_4cp3:auto_generated.data_a[8]
data_a[9] => altsyncram_4cp3:auto_generated.data_a[9]
data_a[10] => altsyncram_4cp3:auto_generated.data_a[10]
data_a[11] => altsyncram_4cp3:auto_generated.data_a[11]
data_a[12] => altsyncram_4cp3:auto_generated.data_a[12]
data_a[13] => altsyncram_4cp3:auto_generated.data_a[13]
data_a[14] => altsyncram_4cp3:auto_generated.data_a[14]
data_a[15] => altsyncram_4cp3:auto_generated.data_a[15]
data_a[16] => altsyncram_4cp3:auto_generated.data_a[16]
data_a[17] => altsyncram_4cp3:auto_generated.data_a[17]
data_a[18] => altsyncram_4cp3:auto_generated.data_a[18]
data_a[19] => altsyncram_4cp3:auto_generated.data_a[19]
data_a[20] => altsyncram_4cp3:auto_generated.data_a[20]
data_a[21] => altsyncram_4cp3:auto_generated.data_a[21]
data_a[22] => altsyncram_4cp3:auto_generated.data_a[22]
data_a[23] => altsyncram_4cp3:auto_generated.data_a[23]
data_a[24] => altsyncram_4cp3:auto_generated.data_a[24]
data_a[25] => altsyncram_4cp3:auto_generated.data_a[25]
data_a[26] => altsyncram_4cp3:auto_generated.data_a[26]
data_a[27] => altsyncram_4cp3:auto_generated.data_a[27]
data_a[28] => altsyncram_4cp3:auto_generated.data_a[28]
data_a[29] => altsyncram_4cp3:auto_generated.data_a[29]
data_a[30] => altsyncram_4cp3:auto_generated.data_a[30]
data_a[31] => altsyncram_4cp3:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_4cp3:auto_generated.address_a[0]
address_a[1] => altsyncram_4cp3:auto_generated.address_a[1]
address_a[2] => altsyncram_4cp3:auto_generated.address_a[2]
address_a[3] => altsyncram_4cp3:auto_generated.address_a[3]
address_a[4] => altsyncram_4cp3:auto_generated.address_a[4]
address_a[5] => altsyncram_4cp3:auto_generated.address_a[5]
address_a[6] => altsyncram_4cp3:auto_generated.address_a[6]
address_b[0] => altsyncram_4cp3:auto_generated.address_b[0]
address_b[1] => altsyncram_4cp3:auto_generated.address_b[1]
address_b[2] => altsyncram_4cp3:auto_generated.address_b[2]
address_b[3] => altsyncram_4cp3:auto_generated.address_b[3]
address_b[4] => altsyncram_4cp3:auto_generated.address_b[4]
address_b[5] => altsyncram_4cp3:auto_generated.address_b[5]
address_b[6] => altsyncram_4cp3:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_4cp3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_4cp3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_4cp3:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_4cp3:auto_generated.q_b[0]
q_b[1] <= altsyncram_4cp3:auto_generated.q_b[1]
q_b[2] <= altsyncram_4cp3:auto_generated.q_b[2]
q_b[3] <= altsyncram_4cp3:auto_generated.q_b[3]
q_b[4] <= altsyncram_4cp3:auto_generated.q_b[4]
q_b[5] <= altsyncram_4cp3:auto_generated.q_b[5]
q_b[6] <= altsyncram_4cp3:auto_generated.q_b[6]
q_b[7] <= altsyncram_4cp3:auto_generated.q_b[7]
q_b[8] <= altsyncram_4cp3:auto_generated.q_b[8]
q_b[9] <= altsyncram_4cp3:auto_generated.q_b[9]
q_b[10] <= altsyncram_4cp3:auto_generated.q_b[10]
q_b[11] <= altsyncram_4cp3:auto_generated.q_b[11]
q_b[12] <= altsyncram_4cp3:auto_generated.q_b[12]
q_b[13] <= altsyncram_4cp3:auto_generated.q_b[13]
q_b[14] <= altsyncram_4cp3:auto_generated.q_b[14]
q_b[15] <= altsyncram_4cp3:auto_generated.q_b[15]
q_b[16] <= altsyncram_4cp3:auto_generated.q_b[16]
q_b[17] <= altsyncram_4cp3:auto_generated.q_b[17]
q_b[18] <= altsyncram_4cp3:auto_generated.q_b[18]
q_b[19] <= altsyncram_4cp3:auto_generated.q_b[19]
q_b[20] <= altsyncram_4cp3:auto_generated.q_b[20]
q_b[21] <= altsyncram_4cp3:auto_generated.q_b[21]
q_b[22] <= altsyncram_4cp3:auto_generated.q_b[22]
q_b[23] <= altsyncram_4cp3:auto_generated.q_b[23]
q_b[24] <= altsyncram_4cp3:auto_generated.q_b[24]
q_b[25] <= altsyncram_4cp3:auto_generated.q_b[25]
q_b[26] <= altsyncram_4cp3:auto_generated.q_b[26]
q_b[27] <= altsyncram_4cp3:auto_generated.q_b[27]
q_b[28] <= altsyncram_4cp3:auto_generated.q_b[28]
q_b[29] <= altsyncram_4cp3:auto_generated.q_b[29]
q_b[30] <= altsyncram_4cp3:auto_generated.q_b[30]
q_b[31] <= altsyncram_4cp3:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|altera_fft_dual_port_ram:real_buf|altsyncram:\old_ram_gen:old_ram_component|altsyncram_4cp3:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
aclr0 => ram_block1a16.CLR0
aclr0 => ram_block1a17.CLR0
aclr0 => ram_block1a18.CLR0
aclr0 => ram_block1a19.CLR0
aclr0 => ram_block1a20.CLR0
aclr0 => ram_block1a21.CLR0
aclr0 => ram_block1a22.CLR0
aclr0 => ram_block1a23.CLR0
aclr0 => ram_block1a24.CLR0
aclr0 => ram_block1a25.CLR0
aclr0 => ram_block1a26.CLR0
aclr0 => ram_block1a27.CLR0
aclr0 => ram_block1a28.CLR0
aclr0 => ram_block1a29.CLR0
aclr0 => ram_block1a30.CLR0
aclr0 => ram_block1a31.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst
clk => data_count[0].CLK
clk => data_count[1].CLK
clk => data_count[2].CLK
clk => data_count[3].CLK
clk => data_count[4].CLK
clk => data_count[5].CLK
clk => data_count[6].CLK
clk => data_count[7].CLK
clk => source_data[0]~reg0.CLK
clk => source_data[1]~reg0.CLK
clk => source_data[2]~reg0.CLK
clk => source_data[3]~reg0.CLK
clk => source_data[4]~reg0.CLK
clk => source_data[5]~reg0.CLK
clk => source_data[6]~reg0.CLK
clk => source_data[7]~reg0.CLK
clk => source_data[8]~reg0.CLK
clk => source_data[9]~reg0.CLK
clk => source_data[10]~reg0.CLK
clk => source_data[11]~reg0.CLK
clk => source_data[12]~reg0.CLK
clk => source_data[13]~reg0.CLK
clk => source_data[14]~reg0.CLK
clk => source_data[15]~reg0.CLK
clk => source_data[16]~reg0.CLK
clk => source_data[17]~reg0.CLK
clk => source_data[18]~reg0.CLK
clk => source_data[19]~reg0.CLK
clk => source_data[20]~reg0.CLK
clk => source_data[21]~reg0.CLK
clk => source_data[22]~reg0.CLK
clk => source_data[23]~reg0.CLK
clk => source_data[24]~reg0.CLK
clk => source_data[25]~reg0.CLK
clk => source_data[26]~reg0.CLK
clk => source_data[27]~reg0.CLK
clk => source_data[28]~reg0.CLK
clk => source_data[29]~reg0.CLK
clk => source_data[30]~reg0.CLK
clk => source_data[31]~reg0.CLK
clk => in_data_shunt[0][0].CLK
clk => in_data_shunt[0][1].CLK
clk => in_data_shunt[0][2].CLK
clk => in_data_shunt[0][3].CLK
clk => in_data_shunt[0][4].CLK
clk => in_data_shunt[0][5].CLK
clk => in_data_shunt[0][6].CLK
clk => in_data_shunt[0][7].CLK
clk => in_data_shunt[0][8].CLK
clk => in_data_shunt[0][9].CLK
clk => in_data_shunt[0][10].CLK
clk => in_data_shunt[0][11].CLK
clk => in_data_shunt[0][12].CLK
clk => in_data_shunt[0][13].CLK
clk => in_data_shunt[0][14].CLK
clk => in_data_shunt[0][15].CLK
clk => in_data_shunt[0][16].CLK
clk => in_data_shunt[0][17].CLK
clk => in_data_shunt[0][18].CLK
clk => in_data_shunt[0][19].CLK
clk => in_data_shunt[0][20].CLK
clk => in_data_shunt[0][21].CLK
clk => in_data_shunt[0][22].CLK
clk => in_data_shunt[0][23].CLK
clk => in_data_shunt[0][24].CLK
clk => in_data_shunt[0][25].CLK
clk => in_data_shunt[0][26].CLK
clk => in_data_shunt[0][27].CLK
clk => in_data_shunt[0][28].CLK
clk => in_data_shunt[0][29].CLK
clk => in_data_shunt[0][30].CLK
clk => in_data_shunt[0][31].CLK
clk => in_data_shunt[1][0].CLK
clk => in_data_shunt[1][1].CLK
clk => in_data_shunt[1][2].CLK
clk => in_data_shunt[1][3].CLK
clk => in_data_shunt[1][4].CLK
clk => in_data_shunt[1][5].CLK
clk => in_data_shunt[1][6].CLK
clk => in_data_shunt[1][7].CLK
clk => in_data_shunt[1][8].CLK
clk => in_data_shunt[1][9].CLK
clk => in_data_shunt[1][10].CLK
clk => in_data_shunt[1][11].CLK
clk => in_data_shunt[1][12].CLK
clk => in_data_shunt[1][13].CLK
clk => in_data_shunt[1][14].CLK
clk => in_data_shunt[1][15].CLK
clk => in_data_shunt[1][16].CLK
clk => in_data_shunt[1][17].CLK
clk => in_data_shunt[1][18].CLK
clk => in_data_shunt[1][19].CLK
clk => in_data_shunt[1][20].CLK
clk => in_data_shunt[1][21].CLK
clk => in_data_shunt[1][22].CLK
clk => in_data_shunt[1][23].CLK
clk => in_data_shunt[1][24].CLK
clk => in_data_shunt[1][25].CLK
clk => in_data_shunt[1][26].CLK
clk => in_data_shunt[1][27].CLK
clk => in_data_shunt[1][28].CLK
clk => in_data_shunt[1][29].CLK
clk => in_data_shunt[1][30].CLK
clk => in_data_shunt[1][31].CLK
clk => source_stall_s.CLK
clk => state~1.DATAIN
reset => data_count[0].ACLR
reset => data_count[1].ACLR
reset => data_count[2].ACLR
reset => data_count[3].ACLR
reset => data_count[4].ACLR
reset => data_count[5].ACLR
reset => data_count[6].ACLR
reset => data_count[7].ACLR
reset => source_data[0]~reg0.ACLR
reset => source_data[1]~reg0.ACLR
reset => source_data[2]~reg0.ACLR
reset => source_data[3]~reg0.ACLR
reset => source_data[4]~reg0.ACLR
reset => source_data[5]~reg0.ACLR
reset => source_data[6]~reg0.ACLR
reset => source_data[7]~reg0.ACLR
reset => source_data[8]~reg0.ACLR
reset => source_data[9]~reg0.ACLR
reset => source_data[10]~reg0.ACLR
reset => source_data[11]~reg0.ACLR
reset => source_data[12]~reg0.ACLR
reset => source_data[13]~reg0.ACLR
reset => source_data[14]~reg0.ACLR
reset => source_data[15]~reg0.ACLR
reset => source_data[16]~reg0.ACLR
reset => source_data[17]~reg0.ACLR
reset => source_data[18]~reg0.ACLR
reset => source_data[19]~reg0.ACLR
reset => source_data[20]~reg0.ACLR
reset => source_data[21]~reg0.ACLR
reset => source_data[22]~reg0.ACLR
reset => source_data[23]~reg0.ACLR
reset => source_data[24]~reg0.ACLR
reset => source_data[25]~reg0.ACLR
reset => source_data[26]~reg0.ACLR
reset => source_data[27]~reg0.ACLR
reset => source_data[28]~reg0.ACLR
reset => source_data[29]~reg0.ACLR
reset => source_data[30]~reg0.ACLR
reset => source_data[31]~reg0.ACLR
reset => in_data_shunt[0][0].ACLR
reset => in_data_shunt[0][1].ACLR
reset => in_data_shunt[0][2].ACLR
reset => in_data_shunt[0][3].ACLR
reset => in_data_shunt[0][4].ACLR
reset => in_data_shunt[0][5].ACLR
reset => in_data_shunt[0][6].ACLR
reset => in_data_shunt[0][7].ACLR
reset => in_data_shunt[0][8].ACLR
reset => in_data_shunt[0][9].ACLR
reset => in_data_shunt[0][10].ACLR
reset => in_data_shunt[0][11].ACLR
reset => in_data_shunt[0][12].ACLR
reset => in_data_shunt[0][13].ACLR
reset => in_data_shunt[0][14].ACLR
reset => in_data_shunt[0][15].ACLR
reset => in_data_shunt[0][16].ACLR
reset => in_data_shunt[0][17].ACLR
reset => in_data_shunt[0][18].ACLR
reset => in_data_shunt[0][19].ACLR
reset => in_data_shunt[0][20].ACLR
reset => in_data_shunt[0][21].ACLR
reset => in_data_shunt[0][22].ACLR
reset => in_data_shunt[0][23].ACLR
reset => in_data_shunt[0][24].ACLR
reset => in_data_shunt[0][25].ACLR
reset => in_data_shunt[0][26].ACLR
reset => in_data_shunt[0][27].ACLR
reset => in_data_shunt[0][28].ACLR
reset => in_data_shunt[0][29].ACLR
reset => in_data_shunt[0][30].ACLR
reset => in_data_shunt[0][31].ACLR
reset => in_data_shunt[1][0].ACLR
reset => in_data_shunt[1][1].ACLR
reset => in_data_shunt[1][2].ACLR
reset => in_data_shunt[1][3].ACLR
reset => in_data_shunt[1][4].ACLR
reset => in_data_shunt[1][5].ACLR
reset => in_data_shunt[1][6].ACLR
reset => in_data_shunt[1][7].ACLR
reset => in_data_shunt[1][8].ACLR
reset => in_data_shunt[1][9].ACLR
reset => in_data_shunt[1][10].ACLR
reset => in_data_shunt[1][11].ACLR
reset => in_data_shunt[1][12].ACLR
reset => in_data_shunt[1][13].ACLR
reset => in_data_shunt[1][14].ACLR
reset => in_data_shunt[1][15].ACLR
reset => in_data_shunt[1][16].ACLR
reset => in_data_shunt[1][17].ACLR
reset => in_data_shunt[1][18].ACLR
reset => in_data_shunt[1][19].ACLR
reset => in_data_shunt[1][20].ACLR
reset => in_data_shunt[1][21].ACLR
reset => in_data_shunt[1][22].ACLR
reset => in_data_shunt[1][23].ACLR
reset => in_data_shunt[1][24].ACLR
reset => in_data_shunt[1][25].ACLR
reset => in_data_shunt[1][26].ACLR
reset => in_data_shunt[1][27].ACLR
reset => in_data_shunt[1][28].ACLR
reset => in_data_shunt[1][29].ACLR
reset => in_data_shunt[1][30].ACLR
reset => in_data_shunt[1][31].ACLR
reset => source_stall_s.ACLR
reset => state~3.DATAIN
in_blk[0] => Add0.IN16
in_blk[1] => Add0.IN15
in_blk[2] => Add0.IN14
in_blk[3] => Add0.IN13
in_blk[4] => Add0.IN12
in_blk[5] => Add0.IN11
in_blk[6] => Add0.IN10
in_blk[7] => Add0.IN9
in_valid => next_state.OUTPUTSELECT
in_valid => Selector1.IN3
in_valid => shunt_p.IN0
in_valid => out_data_p.IN0
in_valid => out_data_p.IN0
in_valid => next_state.OUTPUTSELECT
in_valid => next_state.OUTPUTSELECT
in_valid => next_state.OUTPUTSELECT
in_valid => Selector0.IN1
source_stall <= source_stall_s.DB_MAX_OUTPUT_PORT_TYPE
in_data[0] => in_data_shunt.DATAB
in_data[0] => source_data.DATAB
in_data[0] => in_data_shunt[1][0].DATAIN
in_data[1] => in_data_shunt.DATAB
in_data[1] => source_data.DATAB
in_data[1] => in_data_shunt[1][1].DATAIN
in_data[2] => in_data_shunt.DATAB
in_data[2] => source_data.DATAB
in_data[2] => in_data_shunt[1][2].DATAIN
in_data[3] => in_data_shunt.DATAB
in_data[3] => source_data.DATAB
in_data[3] => in_data_shunt[1][3].DATAIN
in_data[4] => in_data_shunt.DATAB
in_data[4] => source_data.DATAB
in_data[4] => in_data_shunt[1][4].DATAIN
in_data[5] => in_data_shunt.DATAB
in_data[5] => source_data.DATAB
in_data[5] => in_data_shunt[1][5].DATAIN
in_data[6] => in_data_shunt.DATAB
in_data[6] => source_data.DATAB
in_data[6] => in_data_shunt[1][6].DATAIN
in_data[7] => in_data_shunt.DATAB
in_data[7] => source_data.DATAB
in_data[7] => in_data_shunt[1][7].DATAIN
in_data[8] => in_data_shunt.DATAB
in_data[8] => source_data.DATAB
in_data[8] => in_data_shunt[1][8].DATAIN
in_data[9] => in_data_shunt.DATAB
in_data[9] => source_data.DATAB
in_data[9] => in_data_shunt[1][9].DATAIN
in_data[10] => in_data_shunt.DATAB
in_data[10] => source_data.DATAB
in_data[10] => in_data_shunt[1][10].DATAIN
in_data[11] => in_data_shunt.DATAB
in_data[11] => source_data.DATAB
in_data[11] => in_data_shunt[1][11].DATAIN
in_data[12] => in_data_shunt.DATAB
in_data[12] => source_data.DATAB
in_data[12] => in_data_shunt[1][12].DATAIN
in_data[13] => in_data_shunt.DATAB
in_data[13] => source_data.DATAB
in_data[13] => in_data_shunt[1][13].DATAIN
in_data[14] => in_data_shunt.DATAB
in_data[14] => source_data.DATAB
in_data[14] => in_data_shunt[1][14].DATAIN
in_data[15] => in_data_shunt.DATAB
in_data[15] => source_data.DATAB
in_data[15] => in_data_shunt[1][15].DATAIN
in_data[16] => in_data_shunt.DATAB
in_data[16] => source_data.DATAB
in_data[16] => in_data_shunt[1][16].DATAIN
in_data[17] => in_data_shunt.DATAB
in_data[17] => source_data.DATAB
in_data[17] => in_data_shunt[1][17].DATAIN
in_data[18] => in_data_shunt.DATAB
in_data[18] => source_data.DATAB
in_data[18] => in_data_shunt[1][18].DATAIN
in_data[19] => in_data_shunt.DATAB
in_data[19] => source_data.DATAB
in_data[19] => in_data_shunt[1][19].DATAIN
in_data[20] => in_data_shunt.DATAB
in_data[20] => source_data.DATAB
in_data[20] => in_data_shunt[1][20].DATAIN
in_data[21] => in_data_shunt.DATAB
in_data[21] => source_data.DATAB
in_data[21] => in_data_shunt[1][21].DATAIN
in_data[22] => in_data_shunt.DATAB
in_data[22] => source_data.DATAB
in_data[22] => in_data_shunt[1][22].DATAIN
in_data[23] => in_data_shunt.DATAB
in_data[23] => source_data.DATAB
in_data[23] => in_data_shunt[1][23].DATAIN
in_data[24] => in_data_shunt.DATAB
in_data[24] => source_data.DATAB
in_data[24] => in_data_shunt[1][24].DATAIN
in_data[25] => in_data_shunt.DATAB
in_data[25] => source_data.DATAB
in_data[25] => in_data_shunt[1][25].DATAIN
in_data[26] => in_data_shunt.DATAB
in_data[26] => source_data.DATAB
in_data[26] => in_data_shunt[1][26].DATAIN
in_data[27] => in_data_shunt.DATAB
in_data[27] => source_data.DATAB
in_data[27] => in_data_shunt[1][27].DATAIN
in_data[28] => in_data_shunt.DATAB
in_data[28] => source_data.DATAB
in_data[28] => in_data_shunt[1][28].DATAIN
in_data[29] => in_data_shunt.DATAB
in_data[29] => source_data.DATAB
in_data[29] => in_data_shunt[1][29].DATAIN
in_data[30] => in_data_shunt.DATAB
in_data[30] => source_data.DATAB
in_data[30] => in_data_shunt[1][30].DATAIN
in_data[31] => in_data_shunt.DATAB
in_data[31] => source_data.DATAB
in_data[31] => in_data_shunt[1][31].DATAIN
source_valid <= source_valid_s.DB_MAX_OUTPUT_PORT_TYPE
source_ready => stall_p.IN1
source_ready => shunt_p.IN0
source_ready => out_data_p.IN1
source_ready => out_data_p.IN1
source_ready => next_state.DATAA
source_ready => next_state.DATAB
source_ready => stall_p.IN1
source_ready => next_state.DATAA
source_ready => next_state.DATAB
source_ready => next_state.DATAA
source_ready => shunt_p.IN1
source_sop <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
source_eop <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
source_data[0] <= source_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_data[1] <= source_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_data[2] <= source_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_data[3] <= source_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_data[4] <= source_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_data[5] <= source_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_data[6] <= source_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_data[7] <= source_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_data[8] <= source_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_data[9] <= source_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_data[10] <= source_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_data[11] <= source_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_data[12] <= source_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_data[13] <= source_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_data[14] <= source_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_data[15] <= source_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_data[16] <= source_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_data[17] <= source_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_data[18] <= source_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_data[19] <= source_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_data[20] <= source_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_data[21] <= source_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_data[22] <= source_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_data[23] <= source_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_data[24] <= source_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_data[25] <= source_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_data[26] <= source_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_data[27] <= source_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_data[28] <= source_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_data[29] <= source_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_data[30] <= source_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_data[31] <= source_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|vlc_transmit|u_ofdm:u_ofdm_m
clkin => enc_reg[0][0].CLK
clkin => enc_reg[0][1].CLK
clkin => enc_reg[0][2].CLK
clkin => enc_reg[0][3].CLK
clkin => enc_reg[0][4].CLK
clkin => enc_reg[0][5].CLK
clkin => enc_reg[0][6].CLK
clkin => enc_reg[0][7].CLK
clkin => enc_reg[1][0].CLK
clkin => enc_reg[1][1].CLK
clkin => enc_reg[1][2].CLK
clkin => enc_reg[1][3].CLK
clkin => enc_reg[1][4].CLK
clkin => enc_reg[1][5].CLK
clkin => enc_reg[1][6].CLK
clkin => enc_reg[1][7].CLK
clkout => delta_clk_cnt[0].CLK
clkout => delta_clk_cnt[1].CLK
clkout => delta_clk_cnt[2].CLK
clkout => uofdm_valid_aux.CLK
clkout => uofdm_valid~reg0.CLK
clkout => data_out[0]~reg0.CLK
clkout => data_out[1]~reg0.CLK
clkout => data_out[2]~reg0.CLK
clkout => data_out[3]~reg0.CLK
clkout => data_out[4]~reg0.CLK
clkout => data_out[5]~reg0.CLK
clkout => data_out[6]~reg0.CLK
clkout => data_out[7]~reg0.CLK
clkout => out_cnt.CLK
reset => enc_reg[0][0].ACLR
reset => enc_reg[0][1].ACLR
reset => enc_reg[0][2].ACLR
reset => enc_reg[0][3].ACLR
reset => enc_reg[0][4].ACLR
reset => enc_reg[0][5].ACLR
reset => enc_reg[0][6].ACLR
reset => enc_reg[0][7].ACLR
reset => enc_reg[1][0].ACLR
reset => enc_reg[1][1].ACLR
reset => enc_reg[1][2].ACLR
reset => enc_reg[1][3].ACLR
reset => enc_reg[1][4].ACLR
reset => enc_reg[1][5].ACLR
reset => enc_reg[1][6].ACLR
reset => enc_reg[1][7].ACLR
reset => delta_clk_cnt[0].ACLR
reset => delta_clk_cnt[1].ACLR
reset => delta_clk_cnt[2].ACLR
reset => uofdm_valid_aux.ACLR
reset => uofdm_valid~reg0.ACLR
reset => data_out[0]~reg0.ACLR
reset => data_out[1]~reg0.ACLR
reset => data_out[2]~reg0.ACLR
reset => data_out[3]~reg0.ACLR
reset => data_out[4]~reg0.ACLR
reset => data_out[5]~reg0.ACLR
reset => data_out[6]~reg0.ACLR
reset => data_out[7]~reg0.ACLR
reset => out_cnt.ACLR
start_run => enc_reg.OUTPUTSELECT
start_run => enc_reg.OUTPUTSELECT
start_run => enc_reg.OUTPUTSELECT
start_run => enc_reg.OUTPUTSELECT
start_run => enc_reg.OUTPUTSELECT
start_run => enc_reg.OUTPUTSELECT
start_run => enc_reg.OUTPUTSELECT
start_run => enc_reg.OUTPUTSELECT
start_run => enc_reg.OUTPUTSELECT
start_run => enc_reg.OUTPUTSELECT
start_run => enc_reg.OUTPUTSELECT
start_run => enc_reg.OUTPUTSELECT
start_run => enc_reg.OUTPUTSELECT
start_run => enc_reg.OUTPUTSELECT
start_run => enc_reg.OUTPUTSELECT
start_run => enc_reg.OUTPUTSELECT
start_run => out_cnt.OUTPUTSELECT
start_run => data_out.OUTPUTSELECT
start_run => data_out.OUTPUTSELECT
start_run => data_out.OUTPUTSELECT
start_run => data_out.OUTPUTSELECT
start_run => data_out.OUTPUTSELECT
start_run => data_out.OUTPUTSELECT
start_run => data_out.OUTPUTSELECT
start_run => data_out.OUTPUTSELECT
start_run => uofdm_valid_aux.OUTPUTSELECT
start_run => uofdm_valid.OUTPUTSELECT
start_run => delta_clk_cnt.OUTPUTSELECT
start_run => delta_clk_cnt.OUTPUTSELECT
start_run => delta_clk_cnt.OUTPUTSELECT
data_in[0] => LessThan0.IN64
data_in[0] => enc_reg.DATAB
data_in[0] => Equal0.IN31
data_in[0] => Add0.IN9
data_in[1] => LessThan0.IN63
data_in[1] => enc_reg.DATAB
data_in[1] => Equal0.IN30
data_in[1] => Add0.IN8
data_in[2] => LessThan0.IN62
data_in[2] => enc_reg.DATAB
data_in[2] => Equal0.IN29
data_in[2] => Add0.IN7
data_in[3] => LessThan0.IN61
data_in[3] => enc_reg.DATAB
data_in[3] => Equal0.IN28
data_in[3] => Add0.IN6
data_in[4] => LessThan0.IN60
data_in[4] => enc_reg.DATAB
data_in[4] => Equal0.IN27
data_in[4] => Add0.IN5
data_in[5] => LessThan0.IN59
data_in[5] => enc_reg.DATAB
data_in[5] => Equal0.IN26
data_in[5] => Add0.IN4
data_in[6] => LessThan0.IN58
data_in[6] => enc_reg.DATAB
data_in[6] => Equal0.IN25
data_in[6] => Add0.IN3
data_in[7] => LessThan0.IN33
data_in[7] => LessThan0.IN34
data_in[7] => LessThan0.IN35
data_in[7] => LessThan0.IN36
data_in[7] => LessThan0.IN37
data_in[7] => LessThan0.IN38
data_in[7] => LessThan0.IN39
data_in[7] => LessThan0.IN40
data_in[7] => LessThan0.IN41
data_in[7] => LessThan0.IN42
data_in[7] => LessThan0.IN43
data_in[7] => LessThan0.IN44
data_in[7] => LessThan0.IN45
data_in[7] => LessThan0.IN46
data_in[7] => LessThan0.IN47
data_in[7] => LessThan0.IN48
data_in[7] => LessThan0.IN49
data_in[7] => LessThan0.IN50
data_in[7] => LessThan0.IN51
data_in[7] => LessThan0.IN52
data_in[7] => LessThan0.IN53
data_in[7] => LessThan0.IN54
data_in[7] => LessThan0.IN55
data_in[7] => LessThan0.IN56
data_in[7] => LessThan0.IN57
data_in[7] => enc_reg.DATAB
data_in[7] => Equal0.IN0
data_in[7] => Add0.IN2
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uofdm_valid <= uofdm_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|vlc_transmit|add_CP:add_CP_m
clk => clk.IN2
clk_addCP => clk_addCP.IN3
reset => reset.IN1
start_run => start_run.IN1
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_out[0] <= addcp_ctrl:addcp_ctrl_m.addcp_data_out
data_out[1] <= addcp_ctrl:addcp_ctrl_m.addcp_data_out
data_out[2] <= addcp_ctrl:addcp_ctrl_m.addcp_data_out
data_out[3] <= addcp_ctrl:addcp_ctrl_m.addcp_data_out
data_out[4] <= addcp_ctrl:addcp_ctrl_m.addcp_data_out
data_out[5] <= addcp_ctrl:addcp_ctrl_m.addcp_data_out
data_out[6] <= addcp_ctrl:addcp_ctrl_m.addcp_data_out
data_out[7] <= addcp_ctrl:addcp_ctrl_m.addcp_data_out
out_valid <= addcp_ctrl:addcp_ctrl_m.addcp_vaild


|vlc_transmit|add_CP:add_CP_m|ROM_syn:ROM_syn_m
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|vlc_transmit|add_CP:add_CP_m|ROM_syn:ROM_syn_m|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_5sa1:auto_generated.address_a[0]
address_a[1] => altsyncram_5sa1:auto_generated.address_a[1]
address_a[2] => altsyncram_5sa1:auto_generated.address_a[2]
address_a[3] => altsyncram_5sa1:auto_generated.address_a[3]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_5sa1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_5sa1:auto_generated.q_a[0]
q_a[1] <= altsyncram_5sa1:auto_generated.q_a[1]
q_a[2] <= altsyncram_5sa1:auto_generated.q_a[2]
q_a[3] <= altsyncram_5sa1:auto_generated.q_a[3]
q_a[4] <= altsyncram_5sa1:auto_generated.q_a[4]
q_a[5] <= altsyncram_5sa1:auto_generated.q_a[5]
q_a[6] <= altsyncram_5sa1:auto_generated.q_a[6]
q_a[7] <= altsyncram_5sa1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|vlc_transmit|add_CP:add_CP_m|ROM_syn:ROM_syn_m|altsyncram:altsyncram_component|altsyncram_5sa1:auto_generated
address_a[0] => altsyncram_m8c2:altsyncram1.address_a[0]
address_a[1] => altsyncram_m8c2:altsyncram1.address_a[1]
address_a[2] => altsyncram_m8c2:altsyncram1.address_a[2]
address_a[3] => altsyncram_m8c2:altsyncram1.address_a[3]
clock0 => altsyncram_m8c2:altsyncram1.clock0
q_a[0] <= altsyncram_m8c2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_m8c2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_m8c2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_m8c2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_m8c2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_m8c2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_m8c2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_m8c2:altsyncram1.q_a[7]


|vlc_transmit|add_CP:add_CP_m|ROM_syn:ROM_syn_m|altsyncram:altsyncram_component|altsyncram_5sa1:auto_generated|altsyncram_m8c2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE


|vlc_transmit|add_CP:add_CP_m|ROM_syn:ROM_syn_m|altsyncram:altsyncram_component|altsyncram_5sa1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|vlc_transmit|add_CP:add_CP_m|ROM_syn:ROM_syn_m|altsyncram:altsyncram_component|altsyncram_5sa1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]


|vlc_transmit|add_CP:add_CP_m|ROM_syn:ROM_syn_m|altsyncram:altsyncram_component|altsyncram_5sa1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN


|vlc_transmit|add_CP:add_CP_m|ROM_syn:ROM_syn_m|altsyncram:altsyncram_component|altsyncram_5sa1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|vlc_transmit|add_CP:add_CP_m|RAM_addcp:RAM_addcp_m
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdclock => rdclock.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wrclock => wrclock.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b


|vlc_transmit|add_CP:add_CP_m|RAM_addcp:RAM_addcp_m|altsyncram:altsyncram_component
wren_a => altsyncram_6fj1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_6fj1:auto_generated.data_a[0]
data_a[1] => altsyncram_6fj1:auto_generated.data_a[1]
data_a[2] => altsyncram_6fj1:auto_generated.data_a[2]
data_a[3] => altsyncram_6fj1:auto_generated.data_a[3]
data_a[4] => altsyncram_6fj1:auto_generated.data_a[4]
data_a[5] => altsyncram_6fj1:auto_generated.data_a[5]
data_a[6] => altsyncram_6fj1:auto_generated.data_a[6]
data_a[7] => altsyncram_6fj1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_6fj1:auto_generated.address_a[0]
address_a[1] => altsyncram_6fj1:auto_generated.address_a[1]
address_a[2] => altsyncram_6fj1:auto_generated.address_a[2]
address_a[3] => altsyncram_6fj1:auto_generated.address_a[3]
address_a[4] => altsyncram_6fj1:auto_generated.address_a[4]
address_a[5] => altsyncram_6fj1:auto_generated.address_a[5]
address_a[6] => altsyncram_6fj1:auto_generated.address_a[6]
address_a[7] => altsyncram_6fj1:auto_generated.address_a[7]
address_a[8] => altsyncram_6fj1:auto_generated.address_a[8]
address_b[0] => altsyncram_6fj1:auto_generated.address_b[0]
address_b[1] => altsyncram_6fj1:auto_generated.address_b[1]
address_b[2] => altsyncram_6fj1:auto_generated.address_b[2]
address_b[3] => altsyncram_6fj1:auto_generated.address_b[3]
address_b[4] => altsyncram_6fj1:auto_generated.address_b[4]
address_b[5] => altsyncram_6fj1:auto_generated.address_b[5]
address_b[6] => altsyncram_6fj1:auto_generated.address_b[6]
address_b[7] => altsyncram_6fj1:auto_generated.address_b[7]
address_b[8] => altsyncram_6fj1:auto_generated.address_b[8]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_6fj1:auto_generated.clock0
clock1 => altsyncram_6fj1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_6fj1:auto_generated.q_b[0]
q_b[1] <= altsyncram_6fj1:auto_generated.q_b[1]
q_b[2] <= altsyncram_6fj1:auto_generated.q_b[2]
q_b[3] <= altsyncram_6fj1:auto_generated.q_b[3]
q_b[4] <= altsyncram_6fj1:auto_generated.q_b[4]
q_b[5] <= altsyncram_6fj1:auto_generated.q_b[5]
q_b[6] <= altsyncram_6fj1:auto_generated.q_b[6]
q_b[7] <= altsyncram_6fj1:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|vlc_transmit|add_CP:add_CP_m|RAM_addcp:RAM_addcp_m|altsyncram:altsyncram_component|altsyncram_6fj1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|vlc_transmit|add_CP:add_CP_m|addcp_ctrl:addcp_ctrl_m
wrclock => wr_byte_cnt[0].CLK
wrclock => wr_byte_cnt[1].CLK
wrclock => wr_byte_cnt[2].CLK
wrclock => wr_byte_cnt[3].CLK
wrclock => wr_byte_cnt[4].CLK
wrclock => wr_byte_cnt[5].CLK
wrclock => wr_byte_cnt[6].CLK
wrclock => wr_byte_cnt[7].CLK
wrclock => wr_byte_cnt[8].CLK
wrclock => wraddress[0]~reg0.CLK
wrclock => wraddress[1]~reg0.CLK
wrclock => wraddress[2]~reg0.CLK
wrclock => wraddress[3]~reg0.CLK
wrclock => wraddress[4]~reg0.CLK
wrclock => wraddress[5]~reg0.CLK
wrclock => wraddress[6]~reg0.CLK
wrclock => wraddress[7]~reg0.CLK
wrclock => wraddress[8]~reg0.CLK
wrclock => read_valid.CLK
rdclock => addcp_vaild~reg0.CLK
rdclock => addcp_data_out[0]~reg0.CLK
rdclock => addcp_data_out[1]~reg0.CLK
rdclock => addcp_data_out[2]~reg0.CLK
rdclock => addcp_data_out[3]~reg0.CLK
rdclock => addcp_data_out[4]~reg0.CLK
rdclock => addcp_data_out[5]~reg0.CLK
rdclock => addcp_data_out[6]~reg0.CLK
rdclock => addcp_data_out[7]~reg0.CLK
rdclock => synaddress[0]~reg0.CLK
rdclock => synaddress[1]~reg0.CLK
rdclock => synaddress[2]~reg0.CLK
rdclock => synaddress[3]~reg0.CLK
rdclock => rdaddress[0]~reg0.CLK
rdclock => rdaddress[1]~reg0.CLK
rdclock => rdaddress[2]~reg0.CLK
rdclock => rdaddress[3]~reg0.CLK
rdclock => rdaddress[4]~reg0.CLK
rdclock => rdaddress[5]~reg0.CLK
rdclock => rdaddress[6]~reg0.CLK
rdclock => rdaddress[7]~reg0.CLK
rdclock => rdaddress[8]~reg0.CLK
rdclock => read_end_syn_valid.CLK
rdclock => start_out_addcp.CLK
rdclock => start_read_addcp.CLK
rdclock => delta_clk_cnt[0].CLK
rdclock => delta_clk_cnt[1].CLK
rdclock => delta_clk_cnt[2].CLK
rdclock => addcp_cnt[0].CLK
rdclock => addcp_cnt[1].CLK
rdclock => addcp_cnt[2].CLK
rdclock => addcp_cnt[3].CLK
rdclock => addcp_cnt[4].CLK
rdclock => addcp_cnt[5].CLK
rdclock => addcp_cnt[6].CLK
rdclock => addcp_cnt[7].CLK
rdclock => addcp_cnt[8].CLK
rdclock => syn_cnt[0].CLK
rdclock => syn_cnt[1].CLK
rdclock => syn_cnt[2].CLK
rdclock => syn_cnt[3].CLK
reset => addcp_vaild~reg0.ACLR
reset => addcp_data_out[0]~reg0.ACLR
reset => addcp_data_out[1]~reg0.ACLR
reset => addcp_data_out[2]~reg0.ACLR
reset => addcp_data_out[3]~reg0.ACLR
reset => addcp_data_out[4]~reg0.ACLR
reset => addcp_data_out[5]~reg0.ACLR
reset => addcp_data_out[6]~reg0.ACLR
reset => addcp_data_out[7]~reg0.ACLR
reset => synaddress[0]~reg0.ACLR
reset => synaddress[1]~reg0.ACLR
reset => synaddress[2]~reg0.ACLR
reset => synaddress[3]~reg0.ACLR
reset => rdaddress[0]~reg0.PRESET
reset => rdaddress[1]~reg0.PRESET
reset => rdaddress[2]~reg0.PRESET
reset => rdaddress[3]~reg0.PRESET
reset => rdaddress[4]~reg0.PRESET
reset => rdaddress[5]~reg0.PRESET
reset => rdaddress[6]~reg0.PRESET
reset => rdaddress[7]~reg0.PRESET
reset => rdaddress[8]~reg0.PRESET
reset => read_end_syn_valid.ACLR
reset => start_out_addcp.ACLR
reset => start_read_addcp.ACLR
reset => delta_clk_cnt[0].ACLR
reset => delta_clk_cnt[1].ACLR
reset => delta_clk_cnt[2].ACLR
reset => addcp_cnt[0].ACLR
reset => addcp_cnt[1].ACLR
reset => addcp_cnt[2].ACLR
reset => addcp_cnt[3].ACLR
reset => addcp_cnt[4].ACLR
reset => addcp_cnt[5].ACLR
reset => addcp_cnt[6].ACLR
reset => addcp_cnt[7].ACLR
reset => addcp_cnt[8].ACLR
reset => syn_cnt[0].ACLR
reset => syn_cnt[1].ACLR
reset => syn_cnt[2].ACLR
reset => syn_cnt[3].ACLR
reset => wr_byte_cnt[0].ACLR
reset => wr_byte_cnt[1].ACLR
reset => wr_byte_cnt[2].ACLR
reset => wr_byte_cnt[3].ACLR
reset => wr_byte_cnt[4].ACLR
reset => wr_byte_cnt[5].ACLR
reset => wr_byte_cnt[6].ACLR
reset => wr_byte_cnt[7].ACLR
reset => wr_byte_cnt[8].ACLR
reset => wraddress[0]~reg0.ACLR
reset => wraddress[1]~reg0.ACLR
reset => wraddress[2]~reg0.ACLR
reset => wraddress[3]~reg0.ACLR
reset => wraddress[4]~reg0.ACLR
reset => wraddress[5]~reg0.ACLR
reset => wraddress[6]~reg0.ACLR
reset => wraddress[7]~reg0.ACLR
reset => wraddress[8]~reg0.ACLR
reset => read_valid.ACLR
start_run => wraddress.OUTPUTSELECT
start_run => wraddress.OUTPUTSELECT
start_run => wraddress.OUTPUTSELECT
start_run => wraddress.OUTPUTSELECT
start_run => wraddress.OUTPUTSELECT
start_run => wraddress.OUTPUTSELECT
start_run => wraddress.OUTPUTSELECT
start_run => wraddress.OUTPUTSELECT
start_run => wraddress.OUTPUTSELECT
start_run => read_valid.OUTPUTSELECT
start_run => wr_byte_cnt.OUTPUTSELECT
start_run => wr_byte_cnt.OUTPUTSELECT
start_run => wr_byte_cnt.OUTPUTSELECT
start_run => wr_byte_cnt.OUTPUTSELECT
start_run => wr_byte_cnt.OUTPUTSELECT
start_run => wr_byte_cnt.OUTPUTSELECT
start_run => wr_byte_cnt.OUTPUTSELECT
start_run => wr_byte_cnt.OUTPUTSELECT
start_run => wr_byte_cnt.OUTPUTSELECT
start_run => wren.DATAIN
syn_data_in[0] => addcp_data_out.DATAA
syn_data_in[1] => addcp_data_out.DATAA
syn_data_in[2] => addcp_data_out.DATAA
syn_data_in[3] => addcp_data_out.DATAA
syn_data_in[4] => addcp_data_out.DATAA
syn_data_in[5] => addcp_data_out.DATAA
syn_data_in[6] => addcp_data_out.DATAA
syn_data_in[7] => addcp_data_out.DATAA
addcp_data_in[0] => addcp_data_out.DATAB
addcp_data_in[0] => addcp_data_out.DATAB
addcp_data_in[1] => addcp_data_out.DATAB
addcp_data_in[1] => addcp_data_out.DATAB
addcp_data_in[2] => addcp_data_out.DATAB
addcp_data_in[2] => addcp_data_out.DATAB
addcp_data_in[3] => addcp_data_out.DATAB
addcp_data_in[3] => addcp_data_out.DATAB
addcp_data_in[4] => addcp_data_out.DATAB
addcp_data_in[4] => addcp_data_out.DATAB
addcp_data_in[5] => addcp_data_out.DATAB
addcp_data_in[5] => addcp_data_out.DATAB
addcp_data_in[6] => addcp_data_out.DATAB
addcp_data_in[6] => addcp_data_out.DATAB
addcp_data_in[7] => addcp_data_out.DATAB
addcp_data_in[7] => addcp_data_out.DATAB
wren <= start_run.DB_MAX_OUTPUT_PORT_TYPE
wraddress[0] <= wraddress[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress[1] <= wraddress[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress[2] <= wraddress[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress[3] <= wraddress[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress[4] <= wraddress[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress[5] <= wraddress[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress[6] <= wraddress[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress[7] <= wraddress[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress[8] <= wraddress[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress[0] <= rdaddress[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress[1] <= rdaddress[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress[2] <= rdaddress[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress[3] <= rdaddress[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress[4] <= rdaddress[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress[5] <= rdaddress[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress[6] <= rdaddress[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress[7] <= rdaddress[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress[8] <= rdaddress[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
synaddress[0] <= synaddress[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
synaddress[1] <= synaddress[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
synaddress[2] <= synaddress[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
synaddress[3] <= synaddress[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addcp_data_out[0] <= addcp_data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addcp_data_out[1] <= addcp_data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addcp_data_out[2] <= addcp_data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addcp_data_out[3] <= addcp_data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addcp_data_out[4] <= addcp_data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addcp_data_out[5] <= addcp_data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addcp_data_out[6] <= addcp_data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addcp_data_out[7] <= addcp_data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addcp_vaild <= addcp_vaild~reg0.DB_MAX_OUTPUT_PORT_TYPE


