# FIFO-WITH-SDRAM-ON-DE1-SOC
FIFO with SDRAM on DE1-SoC is a project that implements a FIFO (First-In First-Out) buffer using external SDRAM on the DE1-SoC FPGA board. The FIFO stores data in SDRAM to increase available memory capacity compared to on-chip buffers.
