Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: RS_Decoder.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "RS_Decoder.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "RS_Decoder"
Output Format                      : NGC
Target Device                      : xc6slx45-3-csg324

---- Source Options
Top Module Name                    : RS_Decoder
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\my_files\course\projects\RS_decoder\Verilog\modules\z_Calculator.v" into library work
Parsing module <z_Calculator>.
Analyzing Verilog file "E:\my_files\course\projects\RS_decoder\Verilog\modules\syndrom.v" into library work
Parsing module <syndrom>.
Analyzing Verilog file "E:\my_files\course\projects\RS_decoder\Verilog\modules\error_Magnitude.v" into library work
Parsing module <error_Magnitude>.
Analyzing Verilog file "E:\my_files\course\projects\RS_decoder\Verilog\modules\Error_Locator_Calculator.v" into library work
Parsing module <Error_Locator_Calculator>.
Analyzing Verilog file "E:\my_files\course\projects\RS_decoder\Verilog\modules\error_Locations.v" into library work
Parsing module <error_Locations>.
Analyzing Verilog file "E:\my_files\course\projects\RS_decoder\Verilog\RS_Decoder\RS_Decoder.v" into library work
Parsing module <RS_Decoder>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <RS_Decoder>.

Elaborating module <syndrom>.
Reading initialization file \"alpha.txt\".
Reading initialization file \"tuple.txt\".

Elaborating module <Error_Locator_Calculator>.
Reading initialization file \"alpha.txt\".
Reading initialization file \"tuple.txt\".

Elaborating module <error_Locations>.
Reading initialization file \"alpha.txt\".
Reading initialization file \"tuple.txt\".

Elaborating module <z_Calculator>.
Reading initialization file \"alpha.txt\".
Reading initialization file \"tuple.txt\".

Elaborating module <error_Magnitude>.
Reading initialization file \"alpha.txt\".
Reading initialization file \"tuple.txt\".

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <RS_Decoder>.
    Related source file is "E:\my_files\course\projects\RS_decoder\Verilog\RS_Decoder\RS_Decoder.v".
    Found 1024x8-bit single-port RAM <Mram_FIFO> for signal <FIFO>.
    Found 3-bit register for signal <i>.
    Found 1-bit register for signal <reset_all>.
    Found 8-bit register for signal <out>.
    Found 1-bit register for signal <reset_last>.
    Found 8-bit register for signal <S1>.
    Found 8-bit register for signal <S2>.
    Found 8-bit register for signal <S3>.
    Found 8-bit register for signal <S4>.
    Found 8-bit register for signal <S5>.
    Found 8-bit register for signal <S6>.
    Found 8-bit register for signal <S7>.
    Found 8-bit register for signal <S8>.
    Found 8-bit register for signal <S9>.
    Found 8-bit register for signal <S10>.
    Found 8-bit register for signal <S11>.
    Found 8-bit register for signal <S12>.
    Found 8-bit register for signal <S13>.
    Found 8-bit register for signal <S14>.
    Found 8-bit register for signal <S15>.
    Found 8-bit register for signal <S16>.
    Found 8-bit register for signal <S1_1>.
    Found 8-bit register for signal <S2_1>.
    Found 8-bit register for signal <S3_1>.
    Found 8-bit register for signal <S4_1>.
    Found 8-bit register for signal <S5_1>.
    Found 8-bit register for signal <S6_1>.
    Found 8-bit register for signal <S7_1>.
    Found 8-bit register for signal <S8_1>.
    Found 8-bit register for signal <S9_1>.
    Found 8-bit register for signal <S10_1>.
    Found 8-bit register for signal <S11_1>.
    Found 8-bit register for signal <S12_1>.
    Found 8-bit register for signal <S13_1>.
    Found 8-bit register for signal <S14_1>.
    Found 8-bit register for signal <S15_1>.
    Found 8-bit register for signal <S16_1>.
    Found 8-bit register for signal <S1_2>.
    Found 8-bit register for signal <S2_2>.
    Found 8-bit register for signal <S3_2>.
    Found 8-bit register for signal <S4_2>.
    Found 8-bit register for signal <S5_2>.
    Found 8-bit register for signal <S6_2>.
    Found 8-bit register for signal <S7_2>.
    Found 8-bit register for signal <S8_2>.
    Found 8-bit register for signal <S9_2>.
    Found 8-bit register for signal <S10_2>.
    Found 8-bit register for signal <S11_2>.
    Found 8-bit register for signal <S12_2>.
    Found 8-bit register for signal <S13_2>.
    Found 8-bit register for signal <S14_2>.
    Found 8-bit register for signal <S15_2>.
    Found 8-bit register for signal <S16_2>.
    Found 8-bit register for signal <Sigma10>.
    Found 8-bit register for signal <Sigma20>.
    Found 8-bit register for signal <Sigma30>.
    Found 8-bit register for signal <Sigma40>.
    Found 8-bit register for signal <Sigma50>.
    Found 8-bit register for signal <Sigma60>.
    Found 8-bit register for signal <Sigma70>.
    Found 8-bit register for signal <Sigma80>.
    Found 8-bit register for signal <Sigma11>.
    Found 8-bit register for signal <Sigma21>.
    Found 8-bit register for signal <Sigma31>.
    Found 8-bit register for signal <Sigma41>.
    Found 8-bit register for signal <Sigma51>.
    Found 8-bit register for signal <Sigma61>.
    Found 8-bit register for signal <Sigma71>.
    Found 8-bit register for signal <Sigma81>.
    Found 8-bit register for signal <loc11>.
    Found 8-bit register for signal <loc21>.
    Found 8-bit register for signal <loc31>.
    Found 8-bit register for signal <loc41>.
    Found 8-bit register for signal <loc51>.
    Found 8-bit register for signal <loc61>.
    Found 8-bit register for signal <loc71>.
    Found 8-bit register for signal <loc81>.
    Found 64-bit register for signal <n0315[63:0]>.
    Found 10-bit register for signal <address>.
    Found 3-bit adder for signal <i[2]_GND_1_o_add_7_OUT> created at line 109.
    Found 10-bit adder for signal <address[9]_GND_1_o_add_12_OUT> created at line 115.
    Found 10-bit adder for signal <address[9]_GND_1_o_add_13_OUT> created at line 119.
    Found 8-bit adder for signal <loc11[7]_GND_1_o_add_157_OUT> created at line 164.
    Found 8-bit adder for signal <loc21[7]_GND_1_o_add_159_OUT> created at line 164.
    Found 8-bit adder for signal <loc31[7]_GND_1_o_add_161_OUT> created at line 165.
    Found 8-bit adder for signal <loc41[7]_GND_1_o_add_163_OUT> created at line 165.
    Found 8-bit adder for signal <loc51[7]_GND_1_o_add_165_OUT> created at line 166.
    Found 8-bit adder for signal <loc61[7]_GND_1_o_add_167_OUT> created at line 166.
    Found 8-bit adder for signal <loc71[7]_GND_1_o_add_169_OUT> created at line 167.
    Found 8-bit adder for signal <loc81[7]_GND_1_o_add_171_OUT> created at line 167.
    Found 8-bit 8-to-1 multiplexer for signal <i[2]_el[7][7]_wide_mux_2_OUT> created at line 107.
    Found 8-bit 8-to-1 multiplexer for signal <i[2]_em[7][7]_wide_mux_5_OUT> created at line 108.
    Found 8-bit comparator equal for signal <address[7]_i[2]_equal_4_o> created at line 107
    Summary:
	inferred   1 RAM(s).
	inferred  10 Adder/Subtractor(s).
	inferred 663 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <RS_Decoder> synthesized.

Synthesizing Unit <syndrom>.
    Related source file is "E:\my_files\course\projects\RS_decoder\Verilog\modules\syndrom.v".
WARNING:Xst:2999 - Signal 'alpha', unconnected in block 'syndrom', is tied to its initial value.
WARNING:Xst:2999 - Signal 'tuple', unconnected in block 'syndrom', is tied to its initial value.
    Found 1-bit register for signal <S<1><7>>.
    Found 1-bit register for signal <S<1><6>>.
    Found 1-bit register for signal <S<1><5>>.
    Found 1-bit register for signal <S<1><4>>.
    Found 1-bit register for signal <S<1><3>>.
    Found 1-bit register for signal <S<1><2>>.
    Found 1-bit register for signal <S<1><1>>.
    Found 1-bit register for signal <S<1><0>>.
    Found 1-bit register for signal <S<2><7>>.
    Found 1-bit register for signal <S<2><6>>.
    Found 1-bit register for signal <S<2><5>>.
    Found 1-bit register for signal <S<2><4>>.
    Found 1-bit register for signal <S<2><3>>.
    Found 1-bit register for signal <S<2><2>>.
    Found 1-bit register for signal <S<2><1>>.
    Found 1-bit register for signal <S<2><0>>.
    Found 1-bit register for signal <S<3><7>>.
    Found 1-bit register for signal <S<3><6>>.
    Found 1-bit register for signal <S<3><5>>.
    Found 1-bit register for signal <S<3><4>>.
    Found 1-bit register for signal <S<3><3>>.
    Found 1-bit register for signal <S<3><2>>.
    Found 1-bit register for signal <S<3><1>>.
    Found 1-bit register for signal <S<3><0>>.
    Found 1-bit register for signal <S<4><7>>.
    Found 1-bit register for signal <S<4><6>>.
    Found 1-bit register for signal <S<4><5>>.
    Found 1-bit register for signal <S<4><4>>.
    Found 1-bit register for signal <S<4><3>>.
    Found 1-bit register for signal <S<4><2>>.
    Found 1-bit register for signal <S<4><1>>.
    Found 1-bit register for signal <S<4><0>>.
    Found 1-bit register for signal <S<5><7>>.
    Found 1-bit register for signal <S<5><6>>.
    Found 1-bit register for signal <S<5><5>>.
    Found 1-bit register for signal <S<5><4>>.
    Found 1-bit register for signal <S<5><3>>.
    Found 1-bit register for signal <S<5><2>>.
    Found 1-bit register for signal <S<5><1>>.
    Found 1-bit register for signal <S<5><0>>.
    Found 1-bit register for signal <S<6><7>>.
    Found 1-bit register for signal <S<6><6>>.
    Found 1-bit register for signal <S<6><5>>.
    Found 1-bit register for signal <S<6><4>>.
    Found 1-bit register for signal <S<6><3>>.
    Found 1-bit register for signal <S<6><2>>.
    Found 1-bit register for signal <S<6><1>>.
    Found 1-bit register for signal <S<6><0>>.
    Found 1-bit register for signal <S<7><7>>.
    Found 1-bit register for signal <S<7><6>>.
    Found 1-bit register for signal <S<7><5>>.
    Found 1-bit register for signal <S<7><4>>.
    Found 1-bit register for signal <S<7><3>>.
    Found 1-bit register for signal <S<7><2>>.
    Found 1-bit register for signal <S<7><1>>.
    Found 1-bit register for signal <S<7><0>>.
    Found 1-bit register for signal <S<8><7>>.
    Found 1-bit register for signal <S<8><6>>.
    Found 1-bit register for signal <S<8><5>>.
    Found 1-bit register for signal <S<8><4>>.
    Found 1-bit register for signal <S<8><3>>.
    Found 1-bit register for signal <S<8><2>>.
    Found 1-bit register for signal <S<8><1>>.
    Found 1-bit register for signal <S<8><0>>.
    Found 1-bit register for signal <S<9><7>>.
    Found 1-bit register for signal <S<9><6>>.
    Found 1-bit register for signal <S<9><5>>.
    Found 1-bit register for signal <S<9><4>>.
    Found 1-bit register for signal <S<9><3>>.
    Found 1-bit register for signal <S<9><2>>.
    Found 1-bit register for signal <S<9><1>>.
    Found 1-bit register for signal <S<9><0>>.
    Found 1-bit register for signal <S<10><7>>.
    Found 1-bit register for signal <S<10><6>>.
    Found 1-bit register for signal <S<10><5>>.
    Found 1-bit register for signal <S<10><4>>.
    Found 1-bit register for signal <S<10><3>>.
    Found 1-bit register for signal <S<10><2>>.
    Found 1-bit register for signal <S<10><1>>.
    Found 1-bit register for signal <S<10><0>>.
    Found 1-bit register for signal <S<11><7>>.
    Found 1-bit register for signal <S<11><6>>.
    Found 1-bit register for signal <S<11><5>>.
    Found 1-bit register for signal <S<11><4>>.
    Found 1-bit register for signal <S<11><3>>.
    Found 1-bit register for signal <S<11><2>>.
    Found 1-bit register for signal <S<11><1>>.
    Found 1-bit register for signal <S<11><0>>.
    Found 1-bit register for signal <S<12><7>>.
    Found 1-bit register for signal <S<12><6>>.
    Found 1-bit register for signal <S<12><5>>.
    Found 1-bit register for signal <S<12><4>>.
    Found 1-bit register for signal <S<12><3>>.
    Found 1-bit register for signal <S<12><2>>.
    Found 1-bit register for signal <S<12><1>>.
    Found 1-bit register for signal <S<12><0>>.
    Found 1-bit register for signal <S<13><7>>.
    Found 1-bit register for signal <S<13><6>>.
    Found 1-bit register for signal <S<13><5>>.
    Found 1-bit register for signal <S<13><4>>.
    Found 1-bit register for signal <S<13><3>>.
    Found 1-bit register for signal <S<13><2>>.
    Found 1-bit register for signal <S<13><1>>.
    Found 1-bit register for signal <S<13><0>>.
    Found 1-bit register for signal <S<14><7>>.
    Found 1-bit register for signal <S<14><6>>.
    Found 1-bit register for signal <S<14><5>>.
    Found 1-bit register for signal <S<14><4>>.
    Found 1-bit register for signal <S<14><3>>.
    Found 1-bit register for signal <S<14><2>>.
    Found 1-bit register for signal <S<14><1>>.
    Found 1-bit register for signal <S<14><0>>.
    Found 1-bit register for signal <S<15><7>>.
    Found 1-bit register for signal <S<15><6>>.
    Found 1-bit register for signal <S<15><5>>.
    Found 1-bit register for signal <S<15><4>>.
    Found 1-bit register for signal <S<15><3>>.
    Found 1-bit register for signal <S<15><2>>.
    Found 1-bit register for signal <S<15><1>>.
    Found 1-bit register for signal <S<15><0>>.
    Found 1-bit register for signal <S<16><7>>.
    Found 1-bit register for signal <S<16><6>>.
    Found 1-bit register for signal <S<16><5>>.
    Found 1-bit register for signal <S<16><4>>.
    Found 1-bit register for signal <S<16><3>>.
    Found 1-bit register for signal <S<16><2>>.
    Found 1-bit register for signal <S<16><1>>.
    Found 1-bit register for signal <S<16><0>>.
    Found 8-bit adder for signal <S[1][7]_GND_2_o_add_9_OUT> created at line 42.
    Found 8-bit adder for signal <S[1][7]_GND_2_o_add_13_OUT> created at line 45.
    Found 8-bit adder for signal <S[2][7]_GND_2_o_add_22_OUT> created at line 60.
    Found 8-bit adder for signal <S[2][7]_GND_2_o_add_26_OUT> created at line 63.
    Found 8-bit adder for signal <S[3][7]_GND_2_o_add_35_OUT> created at line 79.
    Found 8-bit adder for signal <S[3][7]_GND_2_o_add_39_OUT> created at line 82.
    Found 8-bit adder for signal <S[4][7]_GND_2_o_add_48_OUT> created at line 97.
    Found 8-bit adder for signal <S[4][7]_GND_2_o_add_52_OUT> created at line 100.
    Found 8-bit adder for signal <S[5][7]_GND_2_o_add_61_OUT> created at line 115.
    Found 8-bit adder for signal <S[5][7]_GND_2_o_add_65_OUT> created at line 118.
    Found 8-bit adder for signal <S[6][7]_GND_2_o_add_74_OUT> created at line 133.
    Found 8-bit adder for signal <S[6][7]_GND_2_o_add_78_OUT> created at line 136.
    Found 8-bit adder for signal <S[7][7]_GND_2_o_add_87_OUT> created at line 151.
    Found 8-bit adder for signal <S[7][7]_GND_2_o_add_91_OUT> created at line 154.
    Found 8-bit adder for signal <S[8][7]_GND_2_o_add_100_OUT> created at line 170.
    Found 8-bit adder for signal <S[8][7]_GND_2_o_add_104_OUT> created at line 173.
    Found 8-bit adder for signal <S[9][7]_GND_2_o_add_113_OUT> created at line 188.
    Found 8-bit adder for signal <S[9][7]_GND_2_o_add_117_OUT> created at line 191.
    Found 8-bit adder for signal <S[10][7]_GND_2_o_add_126_OUT> created at line 207.
    Found 8-bit adder for signal <S[10][7]_GND_2_o_add_130_OUT> created at line 210.
    Found 8-bit adder for signal <S[11][7]_GND_2_o_add_139_OUT> created at line 225.
    Found 8-bit adder for signal <S[11][7]_GND_2_o_add_143_OUT> created at line 228.
    Found 8-bit adder for signal <S[12][7]_GND_2_o_add_152_OUT> created at line 244.
    Found 8-bit adder for signal <S[12][7]_GND_2_o_add_156_OUT> created at line 247.
    Found 8-bit adder for signal <S[13][7]_GND_2_o_add_165_OUT> created at line 262.
    Found 8-bit adder for signal <S[13][7]_GND_2_o_add_169_OUT> created at line 265.
    Found 8-bit adder for signal <S[14][7]_GND_2_o_add_178_OUT> created at line 280.
    Found 8-bit adder for signal <S[14][7]_GND_2_o_add_182_OUT> created at line 283.
    Found 8-bit adder for signal <S[15][7]_GND_2_o_add_191_OUT> created at line 298.
    Found 8-bit adder for signal <S[15][7]_GND_2_o_add_195_OUT> created at line 301.
    Found 8-bit adder for signal <S[16][7]_GND_2_o_add_204_OUT> created at line 317.
    Found 8-bit adder for signal <S[16][7]_GND_2_o_add_208_OUT> created at line 320.
    Found 256x8-bit dual-port Read Only RAM <Mram_tuple> for signal <tuple>.
    Found 256x8-bit dual-port Read Only RAM <Mram_alpha> for signal <alpha>.
    Found 8-bit comparator greater for signal <PWR_2_o_S[1][7]_LessThan_9_o> created at line 41
    Found 8-bit comparator greater for signal <PWR_2_o_S[2][7]_LessThan_22_o> created at line 59
    Found 8-bit comparator greater for signal <PWR_2_o_S[3][7]_LessThan_35_o> created at line 78
    Found 8-bit comparator greater for signal <PWR_2_o_S[4][7]_LessThan_48_o> created at line 96
    Found 8-bit comparator greater for signal <PWR_2_o_S[5][7]_LessThan_61_o> created at line 114
    Found 8-bit comparator greater for signal <PWR_2_o_S[6][7]_LessThan_74_o> created at line 132
    Found 8-bit comparator greater for signal <PWR_2_o_S[7][7]_LessThan_87_o> created at line 150
    Found 8-bit comparator greater for signal <PWR_2_o_S[8][7]_LessThan_100_o> created at line 169
    Found 8-bit comparator greater for signal <PWR_2_o_S[9][7]_LessThan_113_o> created at line 187
    Found 8-bit comparator greater for signal <PWR_2_o_S[10][7]_LessThan_126_o> created at line 206
    Found 8-bit comparator greater for signal <PWR_2_o_S[11][7]_LessThan_139_o> created at line 224
    Found 8-bit comparator greater for signal <PWR_2_o_S[12][7]_LessThan_152_o> created at line 243
    Found 8-bit comparator greater for signal <PWR_2_o_S[13][7]_LessThan_165_o> created at line 261
    Found 8-bit comparator greater for signal <PWR_2_o_S[14][7]_LessThan_178_o> created at line 279
    Found 8-bit comparator greater for signal <PWR_2_o_S[15][7]_LessThan_191_o> created at line 297
    Found 8-bit comparator greater for signal <PWR_2_o_S[16][7]_LessThan_204_o> created at line 316
    Summary:
	inferred  33 RAM(s).
	inferred  32 Adder/Subtractor(s).
	inferred 128 D-type flip-flop(s).
	inferred  16 Comparator(s).
	inferred 384 Multiplexer(s).
Unit <syndrom> synthesized.

Synthesizing Unit <Error_Locator_Calculator>.
    Related source file is "E:\my_files\course\projects\RS_decoder\Verilog\modules\Error_Locator_Calculator.v".
        state0 = 2'b00
        state1 = 2'b01
        state2 = 2'b10
        state3 = 2'b11
WARNING:Xst:2999 - Signal 'alpha', unconnected in block 'Error_Locator_Calculator', is tied to its initial value.
WARNING:Xst:2999 - Signal 'tuple', unconnected in block 'Error_Locator_Calculator', is tied to its initial value.
    Found 5-bit register for signal <l>.
    Found 5-bit register for signal <i>.
    Found 2-bit register for signal <current_s>.
    Found 8-bit register for signal <d>.
    Found 1-bit register for signal <ready>.
    Found 128-bit register for signal <n1042[127:0]>.
    Found 128-bit register for signal <n1041[127:0]>.
    Found 128-bit register for signal <n1043[127:0]>.
    Found 8-bit register for signal <Sigma1>.
    Found 8-bit register for signal <Sigma2>.
    Found 8-bit register for signal <Sigma3>.
    Found 8-bit register for signal <Sigma4>.
    Found 8-bit register for signal <Sigma5>.
    Found 8-bit register for signal <Sigma6>.
    Found 8-bit register for signal <Sigma7>.
    Found 8-bit register for signal <Sigma8>.
    Found 5-bit register for signal <u>.
    Found finite state machine <FSM_0> for signal <current_s>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | Clk (rising_edge)                              |
    | Reset              | Reset_INV_19_o (positive)                      |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <PWR_3_o_i[3]_sub_26_OUT> created at line 74.
    Found 5-bit subtractor for signal <u[4]_i[4]_sub_35_OUT> created at line 77.
    Found 8-bit subtractor for signal <PWR_3_o_d[7]_sub_50_OUT> created at line 92.
    Found 5-bit subtractor for signal <u[4]_l[4]_sub_305_OUT> created at line 242.
    Found 8-bit subtractor for signal <sig[0][7]_d[7]_sub_356_OUT> created at line 324.
    Found 8-bit subtractor for signal <sig[1][7]_d[7]_sub_364_OUT> created at line 333.
    Found 8-bit subtractor for signal <sig[2][7]_d[7]_sub_372_OUT> created at line 342.
    Found 8-bit subtractor for signal <sig[3][7]_d[7]_sub_380_OUT> created at line 351.
    Found 8-bit subtractor for signal <sig[4][7]_d[7]_sub_388_OUT> created at line 360.
    Found 8-bit subtractor for signal <sig[5][7]_d[7]_sub_396_OUT> created at line 369.
    Found 8-bit subtractor for signal <sig[6][7]_d[7]_sub_404_OUT> created at line 378.
    Found 8-bit subtractor for signal <sig[7][7]_d[7]_sub_412_OUT> created at line 387.
    Found 8-bit subtractor for signal <sig[8][7]_d[7]_sub_420_OUT> created at line 396.
    Found 8-bit subtractor for signal <sig[9][7]_d[7]_sub_428_OUT> created at line 405.
    Found 8-bit subtractor for signal <sig[10][7]_d[7]_sub_436_OUT> created at line 414.
    Found 8-bit subtractor for signal <sig[11][7]_d[7]_sub_444_OUT> created at line 423.
    Found 8-bit subtractor for signal <sig[12][7]_d[7]_sub_452_OUT> created at line 432.
    Found 8-bit subtractor for signal <sig[13][7]_d[7]_sub_460_OUT> created at line 441.
    Found 8-bit subtractor for signal <sig[14][7]_d[7]_sub_468_OUT> created at line 450.
    Found 8-bit subtractor for signal <sig[15][7]_d[7]_sub_476_OUT> created at line 459.
    Found 8-bit adder for signal <u[4]_GND_3_o_add_31_OUT> created at line 75.
    Found 8-bit adder for signal <n1470> created at line 77.
    Found 5-bit adder for signal <i[4]_GND_3_o_add_43_OUT> created at line 84.
    Found 8-bit adder for signal <n1480> created at line 93.
    Found 8-bit adder for signal <Beta[0][7]_GND_3_o_add_53_OUT> created at line 93.
    Found 8-bit adder for signal <n1488> created at line 103.
    Found 8-bit adder for signal <Beta[1][7]_GND_3_o_add_70_OUT> created at line 103.
    Found 8-bit adder for signal <n1496> created at line 113.
    Found 8-bit adder for signal <Beta[2][7]_GND_3_o_add_87_OUT> created at line 113.
    Found 8-bit adder for signal <n1504> created at line 123.
    Found 8-bit adder for signal <Beta[3][7]_GND_3_o_add_104_OUT> created at line 123.
    Found 8-bit adder for signal <n1512> created at line 133.
    Found 8-bit adder for signal <Beta[4][7]_GND_3_o_add_121_OUT> created at line 133.
    Found 8-bit adder for signal <n1520> created at line 143.
    Found 8-bit adder for signal <Beta[5][7]_GND_3_o_add_138_OUT> created at line 143.
    Found 8-bit adder for signal <n1528> created at line 153.
    Found 8-bit adder for signal <Beta[6][7]_GND_3_o_add_155_OUT> created at line 153.
    Found 8-bit adder for signal <n1536> created at line 163.
    Found 8-bit adder for signal <Beta[7][7]_GND_3_o_add_172_OUT> created at line 163.
    Found 8-bit adder for signal <n1544> created at line 173.
    Found 8-bit adder for signal <Beta[8][7]_GND_3_o_add_189_OUT> created at line 173.
    Found 8-bit adder for signal <n1552> created at line 183.
    Found 8-bit adder for signal <Beta[9][7]_GND_3_o_add_206_OUT> created at line 183.
    Found 8-bit adder for signal <n1560> created at line 193.
    Found 8-bit adder for signal <Beta[10][7]_GND_3_o_add_223_OUT> created at line 193.
    Found 8-bit adder for signal <n1568> created at line 203.
    Found 8-bit adder for signal <Beta[11][7]_GND_3_o_add_240_OUT> created at line 203.
    Found 8-bit adder for signal <n1576> created at line 213.
    Found 8-bit adder for signal <Beta[12][7]_GND_3_o_add_257_OUT> created at line 213.
    Found 8-bit adder for signal <n1584> created at line 223.
    Found 8-bit adder for signal <Beta[13][7]_GND_3_o_add_274_OUT> created at line 223.
    Found 8-bit adder for signal <n1592> created at line 233.
    Found 8-bit adder for signal <Beta[14][7]_GND_3_o_add_291_OUT> created at line 233.
    Found 5-bit adder for signal <u[4]_GND_3_o_add_321_OUT> created at line 276.
    Found 8-bit adder for signal <sig[0][7]_d[7]_add_358_OUT> created at line 326.
    Found 8-bit adder for signal <sig[1][7]_d[7]_add_366_OUT> created at line 335.
    Found 8-bit adder for signal <sig[2][7]_d[7]_add_374_OUT> created at line 344.
    Found 8-bit adder for signal <sig[3][7]_d[7]_add_382_OUT> created at line 353.
    Found 8-bit adder for signal <sig[4][7]_d[7]_add_390_OUT> created at line 362.
    Found 8-bit adder for signal <sig[5][7]_d[7]_add_398_OUT> created at line 371.
    Found 8-bit adder for signal <sig[6][7]_d[7]_add_406_OUT> created at line 380.
    Found 8-bit adder for signal <sig[7][7]_d[7]_add_414_OUT> created at line 389.
    Found 8-bit adder for signal <sig[8][7]_d[7]_add_422_OUT> created at line 398.
    Found 8-bit adder for signal <sig[9][7]_d[7]_add_430_OUT> created at line 407.
    Found 8-bit adder for signal <sig[10][7]_d[7]_add_438_OUT> created at line 416.
    Found 8-bit adder for signal <sig[11][7]_d[7]_add_446_OUT> created at line 425.
    Found 8-bit adder for signal <sig[12][7]_d[7]_add_454_OUT> created at line 434.
    Found 8-bit adder for signal <sig[13][7]_d[7]_add_462_OUT> created at line 443.
    Found 8-bit adder for signal <sig[14][7]_d[7]_add_470_OUT> created at line 452.
    Found 8-bit adder for signal <sig[15][7]_d[7]_add_478_OUT> created at line 461.
    Found 256x8-bit dual-port Read Only RAM <Mram_alpha> for signal <alpha>.
    Found 256x8-bit dual-port Read Only RAM <Mram_tuple> for signal <tuple>.
    Found 8-bit 16-to-1 multiplexer for signal <_n1681> created at line 77.
    Found 8-bit comparator greater for signal <PWR_3_o_u[4]_LessThan_27_o> created at line 74
    Found 5-bit comparator equal for signal <i[4]_l[4]_equal_43_o> created at line 79
    Found 8-bit comparator greater for signal <PWR_3_o_Beta[0][7]_LessThan_51_o> created at line 92
    Found 8-bit comparator greater for signal <PWR_3_o_Beta[1][7]_LessThan_68_o> created at line 102
    Found 8-bit comparator greater for signal <PWR_3_o_Beta[2][7]_LessThan_85_o> created at line 112
    Found 8-bit comparator greater for signal <PWR_3_o_Beta[3][7]_LessThan_102_o> created at line 122
    Found 8-bit comparator greater for signal <PWR_3_o_Beta[4][7]_LessThan_119_o> created at line 132
    Found 8-bit comparator greater for signal <PWR_3_o_Beta[5][7]_LessThan_136_o> created at line 142
    Found 8-bit comparator greater for signal <PWR_3_o_Beta[6][7]_LessThan_153_o> created at line 152
    Found 8-bit comparator greater for signal <PWR_3_o_Beta[7][7]_LessThan_170_o> created at line 162
    Found 8-bit comparator greater for signal <PWR_3_o_Beta[8][7]_LessThan_187_o> created at line 172
    Found 8-bit comparator greater for signal <PWR_3_o_Beta[9][7]_LessThan_204_o> created at line 182
    Found 8-bit comparator greater for signal <PWR_3_o_Beta[10][7]_LessThan_221_o> created at line 192
    Found 8-bit comparator greater for signal <PWR_3_o_Beta[11][7]_LessThan_238_o> created at line 202
    Found 8-bit comparator greater for signal <PWR_3_o_Beta[12][7]_LessThan_255_o> created at line 212
    Found 8-bit comparator greater for signal <PWR_3_o_Beta[13][7]_LessThan_272_o> created at line 222
    Found 8-bit comparator greater for signal <PWR_3_o_Beta[14][7]_LessThan_289_o> created at line 232
    Found 5-bit comparator greater for signal <l[4]_u[4]_LessThan_304_o> created at line 241
    Found 8-bit comparator lessequal for signal <n0584> created at line 323
    Found 8-bit comparator lessequal for signal <n0609> created at line 332
    Found 8-bit comparator lessequal for signal <n0634> created at line 341
    Found 8-bit comparator lessequal for signal <n0659> created at line 350
    Found 8-bit comparator lessequal for signal <n0684> created at line 359
    Found 8-bit comparator lessequal for signal <n0709> created at line 368
    Found 8-bit comparator lessequal for signal <n0734> created at line 377
    Found 8-bit comparator lessequal for signal <n0759> created at line 386
    Found 8-bit comparator lessequal for signal <n0784> created at line 395
    Found 8-bit comparator lessequal for signal <n0809> created at line 404
    Found 8-bit comparator lessequal for signal <n0834> created at line 413
    Found 8-bit comparator lessequal for signal <n0859> created at line 422
    Found 8-bit comparator lessequal for signal <n0884> created at line 431
    Found 8-bit comparator lessequal for signal <n0909> created at line 440
    Found 8-bit comparator lessequal for signal <n0934> created at line 449
    Found 8-bit comparator lessequal for signal <n0959> created at line 458
    Summary:
	inferred  40 RAM(s).
	inferred  70 Adder/Subtractor(s).
	inferred 472 D-type flip-flop(s).
	inferred  34 Comparator(s).
	inferred 516 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <Error_Locator_Calculator> synthesized.

Synthesizing Unit <error_Locations>.
    Related source file is "E:\my_files\course\projects\RS_decoder\Verilog\modules\error_Locations.v".
WARNING:Xst:2999 - Signal 'alpha', unconnected in block 'error_Locations', is tied to its initial value.
WARNING:Xst:2999 - Signal 'tuple', unconnected in block 'error_Locations', is tied to its initial value.
    Found 256x8-bit single-port Read Only RAM <Mram_tuple> for signal <tuple>.
    Found 8-bit register for signal <alpha_counter>.
    Found 12-bit register for signal <ax1>.
    Found 12-bit register for signal <ax2>.
    Found 12-bit register for signal <ax3>.
    Found 12-bit register for signal <ax4>.
    Found 12-bit register for signal <ax5>.
    Found 12-bit register for signal <ax6>.
    Found 12-bit register for signal <ax7>.
    Found 12-bit register for signal <ax8>.
    Found 3-bit register for signal <i>.
    Found 64-bit register for signal <n0158[63:0]>.
    Found 8-bit subtractor for signal <PWR_6_o_GND_4_o_sub_65_OUT> created at line 76.
    Found 8-bit subtractor for signal <PWR_6_o_GND_4_o_sub_71_OUT> created at line 83.
    Found 8-bit subtractor for signal <PWR_6_o_GND_4_o_sub_77_OUT> created at line 90.
    Found 8-bit subtractor for signal <PWR_6_o_GND_4_o_sub_83_OUT> created at line 97.
    Found 8-bit subtractor for signal <PWR_6_o_GND_4_o_sub_89_OUT> created at line 104.
    Found 8-bit subtractor for signal <PWR_6_o_GND_4_o_sub_95_OUT> created at line 111.
    Found 8-bit subtractor for signal <PWR_6_o_GND_4_o_sub_101_OUT> created at line 118.
    Found 8-bit subtractor for signal <PWR_6_o_GND_4_o_sub_107_OUT> created at line 125.
    Found 9-bit adder for signal <n0305[8:0]> created at line 45.
    Found 9-bit adder for signal <n0307[8:0]> created at line 46.
    Found 9-bit adder for signal <n0309[8:0]> created at line 47.
    Found 9-bit adder for signal <n0311[8:0]> created at line 48.
    Found 9-bit adder for signal <n0313[8:0]> created at line 49.
    Found 9-bit adder for signal <n0315[8:0]> created at line 50.
    Found 9-bit adder for signal <n0317[8:0]> created at line 51.
    Found 9-bit adder for signal <n0319[8:0]> created at line 52.
    Found 3-bit adder for signal <i[2]_GND_4_o_add_23_OUT> created at line 58.
    Found 8-bit adder for signal <alpha_counter[7]_GND_4_o_add_27_OUT> created at line 61.
    Found 9-bit adder for signal <n0326[8:0]> created at line 63.
    Found 10-bit adder for signal <n0329[9:0]> created at line 64.
    Found 10-bit adder for signal <n0332[9:0]> created at line 65.
    Found 11-bit adder for signal <n0335[10:0]> created at line 65.
    Found 11-bit adder for signal <n0338[10:0]> created at line 66.
    Found 11-bit adder for signal <n0341[10:0]> created at line 67.
    Found 12-bit adder for signal <n0281> created at line 67.
    Found 11-bit adder for signal <n0347[10:0]> created at line 68.
    Found 12-bit adder for signal <n0283> created at line 68.
    Found 11-bit adder for signal <n0353[10:0]> created at line 69.
    Found 12-bit adder for signal <n0286> created at line 71.
    Found 8-bit adder for signal <ax1[7]_GND_4_o_add_67_OUT> created at line 77.
    Found 8-bit adder for signal <n0363> created at line 79.
    Found 8-bit adder for signal <ax2[7]_GND_4_o_add_73_OUT> created at line 84.
    Found 8-bit adder for signal <n0368> created at line 86.
    Found 8-bit adder for signal <ax3[7]_GND_4_o_add_79_OUT> created at line 91.
    Found 8-bit adder for signal <n0373> created at line 93.
    Found 8-bit adder for signal <ax4[7]_GND_4_o_add_85_OUT> created at line 98.
    Found 8-bit adder for signal <n0378> created at line 100.
    Found 8-bit adder for signal <ax5[7]_GND_4_o_add_91_OUT> created at line 105.
    Found 8-bit adder for signal <n0383> created at line 107.
    Found 8-bit adder for signal <ax6[7]_GND_4_o_add_97_OUT> created at line 112.
    Found 8-bit adder for signal <n0388> created at line 114.
    Found 8-bit adder for signal <ax7[7]_GND_4_o_add_103_OUT> created at line 119.
    Found 8-bit adder for signal <n0393> created at line 121.
    Found 8-bit adder for signal <ax8[7]_GND_4_o_add_109_OUT> created at line 126.
    Found 8-bit adder for signal <n0398> created at line 128.
    Found 12-bit adder for signal <_n0419> created at line 69.
    Found 12-bit adder for signal <BUS_0022_GND_4_o_add_40_OUT> created at line 69.
    Found 256x8-bit dual-port Read Only RAM <Mram_alpha> for signal <alpha>.
    Found 8-bit comparator lessequal for signal <alpha_counter[7]_PWR_6_o_LessThan_27_o> created at line 60
    Found 8-bit comparator greater for signal <PWR_6_o_ax1[7]_LessThan_66_o> created at line 76
    Found 8-bit comparator greater for signal <PWR_6_o_ax2[7]_LessThan_72_o> created at line 83
    Found 8-bit comparator greater for signal <PWR_6_o_ax3[7]_LessThan_78_o> created at line 90
    Found 8-bit comparator greater for signal <PWR_6_o_ax4[7]_LessThan_84_o> created at line 97
    Found 8-bit comparator greater for signal <PWR_6_o_ax5[7]_LessThan_90_o> created at line 104
    Found 8-bit comparator greater for signal <PWR_6_o_ax6[7]_LessThan_96_o> created at line 111
    Found 8-bit comparator greater for signal <PWR_6_o_ax7[7]_LessThan_102_o> created at line 118
    Found 8-bit comparator greater for signal <PWR_6_o_ax8[7]_LessThan_108_o> created at line 125
    Summary:
	inferred   5 RAM(s).
	inferred  47 Adder/Subtractor(s).
	inferred 171 D-type flip-flop(s).
	inferred   9 Comparator(s).
	inferred  25 Multiplexer(s).
Unit <error_Locations> synthesized.

Synthesizing Unit <z_Calculator>.
    Related source file is "E:\my_files\course\projects\RS_decoder\Verilog\modules\z_Calculator.v".
WARNING:Xst:647 - Input <S16> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2999 - Signal 'alpha', unconnected in block 'z_Calculator', is tied to its initial value.
    Found 64-bit register for signal <n0159[63:0]>.
    Found 4-bit register for signal <i>.
    Found 4-bit register for signal <k>.
    Found 8-bit subtractor for signal <PWR_8_o_i[3]_sub_54_OUT> created at line 91.
    Found 4-bit subtractor for signal <i[3]_k[3]_sub_76_OUT> created at line 95.
    Found 8-bit adder for signal <k[3]_GND_5_o_add_61_OUT> created at line 92.
    Found 8-bit adder for signal <n0223> created at line 95.
    Found 4-bit adder for signal <i[3]_GND_5_o_add_96_OUT> created at line 108.
    Found 4-bit adder for signal <k[3]_GND_5_o_add_99_OUT> created at line 112.
    Found 256x8-bit dual-port Read Only RAM <Mram_alpha> for signal <alpha>.
    Found 8-bit 9-to-1 multiplexer for signal <_n0232> created at line 95.
    Found 8-bit 15-to-1 multiplexer for signal <n0226> created at line 95.
    Found 4-bit comparator greater for signal <i[3]_GND_5_o_LessThan_33_o> created at line 86
    Found 8-bit comparator greater for signal <PWR_8_o_k[3]_LessThan_56_o> created at line 91
    Found 4-bit comparator equal for signal <k[3]_i[3]_equal_95_o> created at line 101
    Summary:
	inferred   2 RAM(s).
	inferred   6 Adder/Subtractor(s).
	inferred  72 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  47 Multiplexer(s).
Unit <z_Calculator> synthesized.

Synthesizing Unit <error_Magnitude>.
    Related source file is "E:\my_files\course\projects\RS_decoder\Verilog\modules\error_Magnitude.v".
WARNING:Xst:2999 - Signal 'alpha', unconnected in block 'error_Magnitude', is tied to its initial value.
WARNING:Xst:2999 - Signal 'tuple', unconnected in block 'error_Magnitude', is tied to its initial value.
    Found 1-bit register for signal <ready>.
    Found 4-bit register for signal <i>.
    Found 4-bit register for signal <j>.
    Found 64-bit register for signal <n0231[63:0]>.
    Found 64-bit register for signal <n0230[63:0]>.
    Found 8-bit subtractor for signal <PWR_11_o_j[3]_sub_47_OUT> created at line 91.
    Found 8-bit subtractor for signal <j[3]_i[3]_sub_70_OUT> created at line 94.
    Found 8-bit subtractor for signal <PWR_11_o_PWR_11_o_sub_93_OUT> created at line 97.
    Found 8-bit subtractor for signal <i[3]_j[3]_sub_117_OUT> created at line 100.
    Found 8-bit subtractor for signal <PWR_11_o_i[3]_sub_118_OUT> created at line 100.
    Found 8-bit subtractor for signal <PWR_11_o_j[3]_sub_137_OUT> created at line 104.
    Found 4-bit subtractor for signal <PWR_11_o_i[3]_sub_158_OUT> created at line 107.
    Found 8-bit subtractor for signal <num[1][7]_denum[1][7]_sub_183_OUT> created at line 113.
    Found 8-bit subtractor for signal <denum[1][7]_num[1][7]_sub_184_OUT> created at line 113.
    Found 8-bit subtractor for signal <PWR_11_o_denum[1][7]_sub_185_OUT> created at line 113.
    Found 8-bit subtractor for signal <num[2][7]_denum[2][7]_sub_188_OUT> created at line 114.
    Found 8-bit subtractor for signal <denum[2][7]_num[2][7]_sub_189_OUT> created at line 114.
    Found 8-bit subtractor for signal <PWR_11_o_denum[2][7]_sub_190_OUT> created at line 114.
    Found 8-bit subtractor for signal <num[3][7]_denum[3][7]_sub_193_OUT> created at line 115.
    Found 8-bit subtractor for signal <denum[3][7]_num[3][7]_sub_194_OUT> created at line 115.
    Found 8-bit subtractor for signal <PWR_11_o_denum[3][7]_sub_195_OUT> created at line 115.
    Found 8-bit subtractor for signal <num[4][7]_denum[4][7]_sub_198_OUT> created at line 116.
    Found 8-bit subtractor for signal <denum[4][7]_num[4][7]_sub_199_OUT> created at line 116.
    Found 8-bit subtractor for signal <PWR_11_o_denum[4][7]_sub_200_OUT> created at line 116.
    Found 8-bit subtractor for signal <num[5][7]_denum[5][7]_sub_203_OUT> created at line 117.
    Found 8-bit subtractor for signal <denum[5][7]_num[5][7]_sub_204_OUT> created at line 117.
    Found 8-bit subtractor for signal <PWR_11_o_denum[5][7]_sub_205_OUT> created at line 117.
    Found 8-bit subtractor for signal <num[6][7]_denum[6][7]_sub_208_OUT> created at line 118.
    Found 8-bit subtractor for signal <denum[6][7]_num[6][7]_sub_209_OUT> created at line 118.
    Found 8-bit subtractor for signal <PWR_11_o_denum[6][7]_sub_210_OUT> created at line 118.
    Found 8-bit subtractor for signal <num[7][7]_denum[7][7]_sub_213_OUT> created at line 119.
    Found 8-bit subtractor for signal <denum[7][7]_num[7][7]_sub_214_OUT> created at line 119.
    Found 8-bit subtractor for signal <PWR_11_o_denum[7][7]_sub_215_OUT> created at line 119.
    Found 8-bit subtractor for signal <num[8][7]_denum[8][7]_sub_218_OUT> created at line 120.
    Found 8-bit subtractor for signal <denum[8][7]_num[8][7]_sub_219_OUT> created at line 120.
    Found 8-bit subtractor for signal <PWR_11_o_denum[8][7]_sub_220_OUT> created at line 120.
    Found 4-bit adder for signal <i[3]_GND_6_o_add_23_OUT> created at line 66.
    Found 4-bit adder for signal <j[3]_GND_6_o_add_25_OUT> created at line 70.
    Found 8-bit adder for signal <n0381> created at line 92.
    Found 8-bit adder for signal <j[3]_GND_6_o_add_56_OUT> created at line 92.
    Found 8-bit adder for signal <j[3]_j[3]_add_73_OUT> created at line 94.
    Found 8-bit adder for signal <n0389> created at line 98.
    Found 8-bit adder for signal <j[3]_GND_6_o_add_103_OUT> created at line 98.
    Found 8-bit adder for signal <j[3]_PWR_11_o_add_121_OUT> created at line 100.
    Found 8-bit adder for signal <j[3]_GND_6_o_add_144_OUT> created at line 105.
    Found 8-bit adder for signal <n0394> created at line 107.
    Found 256x8-bit dual-port Read Only RAM <Mram_alpha> for signal <alpha>.
    Found 256x8-bit dual-port Read Only RAM <Mram_tuple> for signal <tuple>.
    Found 8-bit 9-to-1 multiplexer for signal <PWR_11_o_X_6_o_wide_mux_158_OUT> created at line 107.
    Found 4-bit comparator greater for signal <n0019> created at line 65
    Found 4-bit comparator lessequal for signal <j[3]_PWR_11_o_LessThan_25_o> created at line 68
    Found 4-bit comparator equal for signal <n0036> created at line 89
    Found 8-bit comparator greater for signal <i[3]_j[3]_LessThan_39_o> created at line 90
    Found 8-bit comparator greater for signal <PWR_11_o_j[3]_LessThan_48_o> created at line 91
    Found 8-bit comparator greater for signal <PWR_11_o_j[3]_LessThan_94_o> created at line 97
    Found 8-bit comparator greater for signal <PWR_11_o_j[3]_LessThan_138_o> created at line 104
    Found 8-bit comparator greater for signal <denum[1][7]_num[1][7]_LessThan_182_o> created at line 113
    Found 8-bit comparator greater for signal <denum[2][7]_num[2][7]_LessThan_187_o> created at line 114
    Found 8-bit comparator greater for signal <denum[3][7]_num[3][7]_LessThan_192_o> created at line 115
    Found 8-bit comparator greater for signal <denum[4][7]_num[4][7]_LessThan_197_o> created at line 116
    Found 8-bit comparator greater for signal <denum[5][7]_num[5][7]_LessThan_202_o> created at line 117
    Found 8-bit comparator greater for signal <denum[6][7]_num[6][7]_LessThan_207_o> created at line 118
    Found 8-bit comparator greater for signal <denum[7][7]_num[7][7]_LessThan_212_o> created at line 119
    Found 8-bit comparator greater for signal <denum[8][7]_num[8][7]_LessThan_217_o> created at line 120
    Summary:
	inferred   7 RAM(s).
	inferred  33 Adder/Subtractor(s).
	inferred 137 D-type flip-flop(s).
	inferred  15 Comparator(s).
	inferred 101 Multiplexer(s).
Unit <error_Magnitude> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 88
 1024x8-bit single-port RAM                            : 1
 256x8-bit dual-port Read Only RAM                     : 82
 256x8-bit single-port Read Only RAM                   : 5
# Adders/Subtractors                                   : 198
 10-bit adder                                          : 3
 11-bit adder                                          : 5
 12-bit adder                                          : 5
 3-bit adder                                           : 2
 4-bit adder                                           : 4
 4-bit subtractor                                      : 2
 5-bit adder                                           : 2
 5-bit subtractor                                      : 2
 8-bit adder                                           : 115
 8-bit subtractor                                      : 49
 9-bit adder                                           : 9
# Registers                                            : 129
 1-bit register                                        : 4
 10-bit register                                       : 1
 12-bit register                                       : 8
 128-bit register                                      : 3
 3-bit register                                        : 2
 4-bit register                                        : 4
 5-bit register                                        : 3
 64-bit register                                       : 5
 8-bit register                                        : 99
# Comparators                                          : 78
 4-bit comparator equal                                : 2
 4-bit comparator greater                              : 2
 4-bit comparator lessequal                            : 1
 5-bit comparator equal                                : 1
 5-bit comparator greater                              : 1
 8-bit comparator equal                                : 1
 8-bit comparator greater                              : 53
 8-bit comparator lessequal                            : 17
# Multiplexers                                         : 1077
 1-bit 2-to-1 multiplexer                              : 880
 10-bit 2-to-1 multiplexer                             : 1
 12-bit 2-to-1 multiplexer                             : 8
 128-bit 2-to-1 multiplexer                            : 2
 4-bit 2-to-1 multiplexer                              : 7
 64-bit 2-to-1 multiplexer                             : 7
 8-bit 15-to-1 multiplexer                             : 1
 8-bit 16-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 166
 8-bit 8-to-1 multiplexer                              : 2
 8-bit 9-to-1 multiplexer                              : 2
# FSMs                                                 : 1
# Xors                                                 : 77
 8-bit xor2                                            : 76
 8-bit xor9                                            : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <Beta_15_0> of sequential type is unconnected in block <Calculate_Sigma_X>.
WARNING:Xst:2677 - Node <Beta_15_1> of sequential type is unconnected in block <Calculate_Sigma_X>.
WARNING:Xst:2677 - Node <Beta_15_2> of sequential type is unconnected in block <Calculate_Sigma_X>.
WARNING:Xst:2677 - Node <Beta_15_3> of sequential type is unconnected in block <Calculate_Sigma_X>.
WARNING:Xst:2677 - Node <Beta_15_4> of sequential type is unconnected in block <Calculate_Sigma_X>.
WARNING:Xst:2677 - Node <Beta_15_5> of sequential type is unconnected in block <Calculate_Sigma_X>.
WARNING:Xst:2677 - Node <Beta_15_6> of sequential type is unconnected in block <Calculate_Sigma_X>.
WARNING:Xst:2677 - Node <Beta_15_7> of sequential type is unconnected in block <Calculate_Sigma_X>.

Synthesizing (advanced) Unit <Error_Locator_Calculator>.
The following registers are absorbed into counter <u>: 1 register on signal <u>.
The following registers are absorbed into counter <i>: 1 register on signal <i>.
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <d> prevents it from being combined with the RAM <Mram_tuple> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <d>             |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     addrB          | connected to signal <Beta[0][7]_sig[1][7]_xor_56_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_tuple> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_alpha> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <u[4]_GND_3_o_add_31_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     addrB          | connected to signal <n1470>         |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_alpha2> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n1480>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     addrB          | connected to signal <Beta[1][7]_GND_3_o_add_70_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_alpha3> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n1041[127:0]<111:104>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     addrB          | connected to signal <n1488>         |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_alpha5> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n1496>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     addrB          | connected to signal <Beta[3][7]_GND_3_o_add_104_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_alpha6> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n1041[127:0]<95:88>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     addrB          | connected to signal <n1504>         |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_alpha8> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n1512>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     addrB          | connected to signal <Beta[5][7]_GND_3_o_add_138_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_alpha9> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n1041[127:0]<79:72>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     addrB          | connected to signal <n1520>         |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_alpha11> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n1528>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     addrB          | connected to signal <Beta[7][7]_GND_3_o_add_172_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_alpha12> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n1041[127:0]<63:56>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     addrB          | connected to signal <n1536>         |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_alpha14> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n1544>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     addrB          | connected to signal <Beta[9][7]_GND_3_o_add_206_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_alpha15> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n1041[127:0]<47:40>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     addrB          | connected to signal <n1552>         |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_alpha17> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n1560>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     addrB          | connected to signal <Beta[11][7]_GND_3_o_add_240_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_alpha18> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n1041[127:0]<31:24>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     addrB          | connected to signal <n1568>         |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_alpha20> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n1576>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     addrB          | connected to signal <Beta[13][7]_GND_3_o_add_274_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_alpha21> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n1041[127:0]<15:8>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     addrB          | connected to signal <n1584>         |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_alpha23> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n1592>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_alpha1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Beta[0][7]_GND_3_o_add_53_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     addrB          | connected to signal <n1041[127:0]<119:112>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_alpha4> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Beta[2][7]_GND_3_o_add_87_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     addrB          | connected to signal <n1041[127:0]<103:96>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_alpha7> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Beta[4][7]_GND_3_o_add_121_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     addrB          | connected to signal <n1041[127:0]<87:80>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_alpha10> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Beta[6][7]_GND_3_o_add_155_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     addrB          | connected to signal <n1041[127:0]<71:64>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_alpha13> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Beta[8][7]_GND_3_o_add_189_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     addrB          | connected to signal <n1041[127:0]<55:48>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_alpha16> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Beta[10][7]_GND_3_o_add_223_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     addrB          | connected to signal <n1041[127:0]<39:32>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_alpha19> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Beta[12][7]_GND_3_o_add_257_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     addrB          | connected to signal <n1041[127:0]<23:16>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_alpha22> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Beta[14][7]_GND_3_o_add_291_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     addrB          | connected to signal <n1041[127:0]<7:0>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_tuple1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Beta[0][7]_sig[1][7]_xor_62_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     addrB          | connected to signal <Beta[1][7]_sig[2][7]_xor_73_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_tuple2> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Beta[1][7]_sig[2][7]_xor_79_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     addrB          | connected to signal <Beta[2][7]_sig[3][7]_xor_90_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_tuple3> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Beta[2][7]_sig[3][7]_xor_96_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     addrB          | connected to signal <Beta[3][7]_sig[4][7]_xor_107_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_tuple4> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Beta[3][7]_sig[4][7]_xor_113_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     addrB          | connected to signal <Beta[4][7]_sig[5][7]_xor_124_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_tuple5> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Beta[4][7]_sig[5][7]_xor_130_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     addrB          | connected to signal <Beta[5][7]_sig[6][7]_xor_141_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_tuple6> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Beta[5][7]_sig[6][7]_xor_147_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     addrB          | connected to signal <Beta[6][7]_sig[7][7]_xor_158_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_tuple7> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Beta[6][7]_sig[7][7]_xor_164_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     addrB          | connected to signal <Beta[7][7]_sig[8][7]_xor_175_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_tuple8> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Beta[7][7]_sig[8][7]_xor_181_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     addrB          | connected to signal <Beta[8][7]_sig[9][7]_xor_192_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_tuple9> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Beta[8][7]_sig[9][7]_xor_198_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     addrB          | connected to signal <Beta[9][7]_sig[10][7]_xor_209_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_tuple10> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Beta[9][7]_sig[10][7]_xor_215_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     addrB          | connected to signal <Beta[10][7]_sig[11][7]_xor_226_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_tuple11> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Beta[10][7]_sig[11][7]_xor_232_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     addrB          | connected to signal <Beta[11][7]_sig[12][7]_xor_243_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_tuple12> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Beta[11][7]_sig[12][7]_xor_249_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     addrB          | connected to signal <Beta[12][7]_sig[13][7]_xor_260_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_tuple13> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Beta[12][7]_sig[13][7]_xor_266_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     addrB          | connected to signal <Beta[13][7]_sig[14][7]_xor_277_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_tuple14> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Beta[13][7]_sig[14][7]_xor_283_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     addrB          | connected to signal <Beta[14][7]_sig[15][7]_xor_294_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_tuple15> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Beta[14][7]_sig[15][7]_xor_300_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <Error_Locator_Calculator> synthesized (advanced).

Synthesizing (advanced) Unit <RS_Decoder>.
The following registers are absorbed into accumulator <address>: 1 register on signal <address>.
The following registers are absorbed into counter <i>: 1 register on signal <i>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_FIFO> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     clkA           | connected to signal <Clk>           | rise     |
    |     weA            | connected to signal <Reset>         | high     |
    |     addrA          | connected to signal <address>       |          |
    |     diA            | connected to signal <in>            |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <RS_Decoder> synthesized (advanced).

Synthesizing (advanced) Unit <error_Locations>.
The following registers are absorbed into counter <alpha_counter>: 1 register on signal <alpha_counter>.
The following registers are absorbed into counter <i>: 1 register on signal <i>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0022_GND_4_o_add_40_OUT1> :
 	<Madd_n0353[10:0]> in block <error_Locations>, 	<Madd__n0419> in block <error_Locations>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_alpha> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <x1a>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     addrB          | connected to signal <x2a>           |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_alpha1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <x3a>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     addrB          | connected to signal <x4a>           |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_alpha2> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <x5a>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     addrB          | connected to signal <x6a>           |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_alpha3> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <x7a>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     addrB          | connected to signal <x8a>           |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_tuple> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <x1a[7]_GND_4_o_xor_127_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <error_Locations> synthesized (advanced).

Synthesizing (advanced) Unit <error_Magnitude>.
The following registers are absorbed into counter <j>: 1 register on signal <j>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_alpha1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <PWR_11_o_X_6_o_wide_mux_158_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     addrB          | connected to signal <j[3]_GND_6_o_add_144_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_alpha> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <j[3]_i[3]_sub_70_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     addrB          | connected to signal <PWR_11_o_i[3]_sub_118_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_alpha2> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n0394>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_tuple3> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <PWR_11_o_j[3]_xor_146_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     addrB          | connected to signal <PWR_11_o_j[3]_xor_164_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_tuple> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <j[3]_GND_6_o_xor_44_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     addrB          | connected to signal <j[3]_GND_6_o_xor_53_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_tuple1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <j[3]_GND_6_o_xor_71_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     addrB          | connected to signal <PWR_11_o_GND_6_o_xor_90_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_tuple2> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <PWR_11_o_GND_6_o_xor_100_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     addrB          | connected to signal <PWR_11_o_GND_6_o_xor_119_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <error_Magnitude> synthesized (advanced).

Synthesizing (advanced) Unit <syndrom>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_tuple> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Msg_Rsv>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     addrB          | connected to signal <S[1][7]_Msg_Rsv[7]_xor_11_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_tuple1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[1][7]_Msg_Rsv[7]_xor_15_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     addrB          | connected to signal <S[2][7]_Msg_Rsv[7]_xor_24_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_tuple2> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[2][7]_Msg_Rsv[7]_xor_28_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     addrB          | connected to signal <S[3][7]_Msg_Rsv[7]_xor_37_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_tuple3> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[3][7]_Msg_Rsv[7]_xor_41_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     addrB          | connected to signal <S[4][7]_Msg_Rsv[7]_xor_50_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_tuple4> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[4][7]_Msg_Rsv[7]_xor_54_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     addrB          | connected to signal <S[5][7]_Msg_Rsv[7]_xor_63_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_tuple5> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[5][7]_Msg_Rsv[7]_xor_67_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     addrB          | connected to signal <S[6][7]_Msg_Rsv[7]_xor_76_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_tuple6> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[6][7]_Msg_Rsv[7]_xor_80_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     addrB          | connected to signal <S[7][7]_Msg_Rsv[7]_xor_89_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_tuple7> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[7][7]_Msg_Rsv[7]_xor_93_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     addrB          | connected to signal <S[8][7]_Msg_Rsv[7]_xor_102_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_tuple8> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[8][7]_Msg_Rsv[7]_xor_106_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     addrB          | connected to signal <S[9][7]_Msg_Rsv[7]_xor_115_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_tuple9> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[9][7]_Msg_Rsv[7]_xor_119_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     addrB          | connected to signal <S[10][7]_Msg_Rsv[7]_xor_128_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_tuple10> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[10][7]_Msg_Rsv[7]_xor_132_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     addrB          | connected to signal <S[11][7]_Msg_Rsv[7]_xor_141_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_tuple11> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[11][7]_Msg_Rsv[7]_xor_145_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     addrB          | connected to signal <S[12][7]_Msg_Rsv[7]_xor_154_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_tuple12> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[12][7]_Msg_Rsv[7]_xor_158_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     addrB          | connected to signal <S[13][7]_Msg_Rsv[7]_xor_167_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_tuple13> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[13][7]_Msg_Rsv[7]_xor_171_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     addrB          | connected to signal <S[14][7]_Msg_Rsv[7]_xor_180_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_tuple14> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[14][7]_Msg_Rsv[7]_xor_184_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     addrB          | connected to signal <S[15][7]_Msg_Rsv[7]_xor_193_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_tuple15> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[15][7]_Msg_Rsv[7]_xor_197_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     addrB          | connected to signal <S[16][7]_Msg_Rsv[7]_xor_206_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_tuple16> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[16][7]_Msg_Rsv[7]_xor_210_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_alpha> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[1][7]_GND_2_o_add_9_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     addrB          | connected to signal <S[1][7]_GND_2_o_add_13_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_alpha1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[2][7]_GND_2_o_add_22_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     addrB          | connected to signal <S[2][7]_GND_2_o_add_26_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_alpha2> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[3][7]_GND_2_o_add_35_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     addrB          | connected to signal <S[3][7]_GND_2_o_add_39_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_alpha3> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[4][7]_GND_2_o_add_48_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     addrB          | connected to signal <S[4][7]_GND_2_o_add_52_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_alpha4> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[5][7]_GND_2_o_add_61_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     addrB          | connected to signal <S[5][7]_GND_2_o_add_65_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_alpha5> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[6][7]_GND_2_o_add_74_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     addrB          | connected to signal <S[6][7]_GND_2_o_add_78_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_alpha6> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[7][7]_GND_2_o_add_87_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     addrB          | connected to signal <S[7][7]_GND_2_o_add_91_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_alpha7> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[8][7]_GND_2_o_add_100_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     addrB          | connected to signal <S[8][7]_GND_2_o_add_104_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_alpha8> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[9][7]_GND_2_o_add_113_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     addrB          | connected to signal <S[9][7]_GND_2_o_add_117_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_alpha9> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[10][7]_GND_2_o_add_126_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     addrB          | connected to signal <S[10][7]_GND_2_o_add_130_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_alpha10> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[11][7]_GND_2_o_add_139_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     addrB          | connected to signal <S[11][7]_GND_2_o_add_143_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_alpha11> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[12][7]_GND_2_o_add_152_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     addrB          | connected to signal <S[12][7]_GND_2_o_add_156_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_alpha12> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[13][7]_GND_2_o_add_165_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     addrB          | connected to signal <S[13][7]_GND_2_o_add_169_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_alpha13> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[14][7]_GND_2_o_add_178_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     addrB          | connected to signal <S[14][7]_GND_2_o_add_182_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_alpha14> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[15][7]_GND_2_o_add_191_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     addrB          | connected to signal <S[15][7]_GND_2_o_add_195_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_alpha15> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[16][7]_GND_2_o_add_204_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     addrB          | connected to signal <S[16][7]_GND_2_o_add_208_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <syndrom> synthesized (advanced).

Synthesizing (advanced) Unit <z_Calculator>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_alpha> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <_n0232>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     addrB          | connected to signal <("0000",i[3]_k[3]_sub_76_OUT)> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_alpha1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <k[3]_GND_5_o_add_61_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     addrB          | connected to signal <n0223>         |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <z_Calculator> synthesized (advanced).
WARNING:Xst:2677 - Node <Beta_15_0> of sequential type is unconnected in block <Error_Locator_Calculator>.
WARNING:Xst:2677 - Node <Beta_15_1> of sequential type is unconnected in block <Error_Locator_Calculator>.
WARNING:Xst:2677 - Node <Beta_15_2> of sequential type is unconnected in block <Error_Locator_Calculator>.
WARNING:Xst:2677 - Node <Beta_15_3> of sequential type is unconnected in block <Error_Locator_Calculator>.
WARNING:Xst:2677 - Node <Beta_15_4> of sequential type is unconnected in block <Error_Locator_Calculator>.
WARNING:Xst:2677 - Node <Beta_15_5> of sequential type is unconnected in block <Error_Locator_Calculator>.
WARNING:Xst:2677 - Node <Beta_15_6> of sequential type is unconnected in block <Error_Locator_Calculator>.
WARNING:Xst:2677 - Node <Beta_15_7> of sequential type is unconnected in block <Error_Locator_Calculator>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 88
 1024x8-bit single-port distributed RAM                : 1
 256x8-bit dual-port distributed Read Only RAM         : 82
 256x8-bit single-port distributed Read Only RAM       : 5
# Adders/Subtractors                                   : 186
 10-bit adder                                          : 2
 11-bit adder                                          : 4
 12-bit adder                                          : 3
 4-bit adder                                           : 3
 4-bit subtractor                                      : 2
 5-bit subtractor                                      : 2
 8-bit adder                                           : 110
 8-bit adder carry in                                  : 2
 8-bit subtractor                                      : 49
 9-bit adder                                           : 9
# Adder Trees                                          : 1
 12-bit / 4-inputs adder tree                          : 1
# Counters                                             : 6
 3-bit up counter                                      : 2
 4-bit up counter                                      : 1
 5-bit up counter                                      : 2
 8-bit up counter                                      : 1
# Accumulators                                         : 1
 10-bit up accumulator                                 : 1
# Registers                                            : 1597
 Flip-Flops                                            : 1597
# Comparators                                          : 78
 4-bit comparator equal                                : 2
 4-bit comparator greater                              : 2
 4-bit comparator lessequal                            : 1
 5-bit comparator equal                                : 1
 5-bit comparator greater                              : 1
 8-bit comparator equal                                : 1
 8-bit comparator greater                              : 53
 8-bit comparator lessequal                            : 17
# Multiplexers                                         : 882
 1-bit 2-to-1 multiplexer                              : 696
 12-bit 2-to-1 multiplexer                             : 8
 128-bit 2-to-1 multiplexer                            : 2
 4-bit 2-to-1 multiplexer                              : 6
 64-bit 2-to-1 multiplexer                             : 7
 8-bit 15-to-1 multiplexer                             : 1
 8-bit 16-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 157
 8-bit 8-to-1 multiplexer                              : 2
 8-bit 9-to-1 multiplexer                              : 2
# FSMs                                                 : 1
# Xors                                                 : 77
 8-bit xor2                                            : 76
 8-bit xor9                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Calculate_Sigma_X/FSM_0> on signal <current_s[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 11    | 11
 10    | 10
-------------------
WARNING:Xst:1710 - FF/Latch <ax1_9> (without init value) has a constant value of 0 in block <error_Locations>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ax1_10> (without init value) has a constant value of 0 in block <error_Locations>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ax1_11> (without init value) has a constant value of 0 in block <error_Locations>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ax2_10> (without init value) has a constant value of 0 in block <error_Locations>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ax2_11> (without init value) has a constant value of 0 in block <error_Locations>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ax4_11> (without init value) has a constant value of 0 in block <error_Locations>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ax3_10> (without init value) has a constant value of 0 in block <error_Locations>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ax3_11> (without init value) has a constant value of 0 in block <error_Locations>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ax6_11> (without init value) has a constant value of 0 in block <error_Locations>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ax5_11> (without init value) has a constant value of 0 in block <error_Locations>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <RS_Decoder> ...

Optimizing unit <syndrom> ...

Optimizing unit <Error_Locator_Calculator> ...

Optimizing unit <error_Locations> ...

Optimizing unit <z_Calculator> ...

Optimizing unit <error_Magnitude> ...
WARNING:Xst:2677 - Node <S16_1_0> of sequential type is unconnected in block <RS_Decoder>.
WARNING:Xst:2677 - Node <S16_1_1> of sequential type is unconnected in block <RS_Decoder>.
WARNING:Xst:2677 - Node <S16_1_2> of sequential type is unconnected in block <RS_Decoder>.
WARNING:Xst:2677 - Node <S16_1_3> of sequential type is unconnected in block <RS_Decoder>.
WARNING:Xst:2677 - Node <S16_1_4> of sequential type is unconnected in block <RS_Decoder>.
WARNING:Xst:2677 - Node <S16_1_5> of sequential type is unconnected in block <RS_Decoder>.
WARNING:Xst:2677 - Node <S16_1_6> of sequential type is unconnected in block <RS_Decoder>.
WARNING:Xst:2677 - Node <S16_1_7> of sequential type is unconnected in block <RS_Decoder>.
WARNING:Xst:2677 - Node <S16_2_0> of sequential type is unconnected in block <RS_Decoder>.
WARNING:Xst:2677 - Node <S16_2_1> of sequential type is unconnected in block <RS_Decoder>.
WARNING:Xst:2677 - Node <S16_2_2> of sequential type is unconnected in block <RS_Decoder>.
WARNING:Xst:2677 - Node <S16_2_3> of sequential type is unconnected in block <RS_Decoder>.
WARNING:Xst:2677 - Node <S16_2_4> of sequential type is unconnected in block <RS_Decoder>.
WARNING:Xst:2677 - Node <S16_2_5> of sequential type is unconnected in block <RS_Decoder>.
WARNING:Xst:2677 - Node <S16_2_6> of sequential type is unconnected in block <RS_Decoder>.
WARNING:Xst:2677 - Node <S16_2_7> of sequential type is unconnected in block <RS_Decoder>.
WARNING:Xst:1710 - FF/Latch <Error_Loactions/ax7_11> (without init value) has a constant value of 0 in block <RS_Decoder>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <Calculate_Sigma_X/sig_15_127> in Unit <RS_Decoder> is equivalent to the following 7 FFs/Latches, which will be removed : <Calculate_Sigma_X/sig_15_126> <Calculate_Sigma_X/sig_15_125> <Calculate_Sigma_X/sig_15_124> <Calculate_Sigma_X/sig_15_123> <Calculate_Sigma_X/sig_15_122> <Calculate_Sigma_X/sig_15_121> <Calculate_Sigma_X/sig_15_120> 
INFO:Xst:2261 - The FF/Latch <Calculate_Sigma_X/sig_p_15_127> in Unit <RS_Decoder> is equivalent to the following 7 FFs/Latches, which will be removed : <Calculate_Sigma_X/sig_p_15_126> <Calculate_Sigma_X/sig_p_15_125> <Calculate_Sigma_X/sig_p_15_124> <Calculate_Sigma_X/sig_p_15_123> <Calculate_Sigma_X/sig_p_15_122> <Calculate_Sigma_X/sig_p_15_121> <Calculate_Sigma_X/sig_p_15_120> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block RS_Decoder, actual ratio is 21.
FlipFlop Error_Magnitude/i_0 has been replicated 1 time(s)
FlipFlop Error_Magnitude/i_2 has been replicated 1 time(s)
FlipFlop Error_Magnitude/j_0 has been replicated 2 time(s)
FlipFlop Error_Magnitude/j_1 has been replicated 1 time(s)
FlipFlop Error_Magnitude/j_2 has been replicated 2 time(s)
FlipFlop Error_Magnitude/j_3 has been replicated 1 time(s)
FlipFlop z_x/i_0 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <RS_Decoder> :
	Found 2-bit shift register for signal <S2_2_0>.
	Found 2-bit shift register for signal <S2_2_1>.
	Found 2-bit shift register for signal <S2_2_2>.
	Found 2-bit shift register for signal <S2_2_3>.
	Found 2-bit shift register for signal <S2_2_4>.
	Found 2-bit shift register for signal <S2_2_5>.
	Found 2-bit shift register for signal <S2_2_6>.
	Found 2-bit shift register for signal <S2_2_7>.
	Found 2-bit shift register for signal <S1_2_0>.
	Found 2-bit shift register for signal <S1_2_1>.
	Found 2-bit shift register for signal <S1_2_2>.
	Found 2-bit shift register for signal <S1_2_3>.
	Found 2-bit shift register for signal <S1_2_4>.
	Found 2-bit shift register for signal <S1_2_5>.
	Found 2-bit shift register for signal <S1_2_6>.
	Found 2-bit shift register for signal <S1_2_7>.
	Found 2-bit shift register for signal <S5_2_0>.
	Found 2-bit shift register for signal <S5_2_1>.
	Found 2-bit shift register for signal <S5_2_2>.
	Found 2-bit shift register for signal <S5_2_3>.
	Found 2-bit shift register for signal <S5_2_4>.
	Found 2-bit shift register for signal <S5_2_5>.
	Found 2-bit shift register for signal <S5_2_6>.
	Found 2-bit shift register for signal <S5_2_7>.
	Found 2-bit shift register for signal <S3_2_0>.
	Found 2-bit shift register for signal <S3_2_1>.
	Found 2-bit shift register for signal <S3_2_2>.
	Found 2-bit shift register for signal <S3_2_3>.
	Found 2-bit shift register for signal <S3_2_4>.
	Found 2-bit shift register for signal <S3_2_5>.
	Found 2-bit shift register for signal <S3_2_6>.
	Found 2-bit shift register for signal <S3_2_7>.
	Found 2-bit shift register for signal <S4_2_0>.
	Found 2-bit shift register for signal <S4_2_1>.
	Found 2-bit shift register for signal <S4_2_2>.
	Found 2-bit shift register for signal <S4_2_3>.
	Found 2-bit shift register for signal <S4_2_4>.
	Found 2-bit shift register for signal <S4_2_5>.
	Found 2-bit shift register for signal <S4_2_6>.
	Found 2-bit shift register for signal <S4_2_7>.
	Found 2-bit shift register for signal <S8_2_0>.
	Found 2-bit shift register for signal <S8_2_1>.
	Found 2-bit shift register for signal <S8_2_2>.
	Found 2-bit shift register for signal <S8_2_3>.
	Found 2-bit shift register for signal <S8_2_4>.
	Found 2-bit shift register for signal <S8_2_5>.
	Found 2-bit shift register for signal <S8_2_6>.
	Found 2-bit shift register for signal <S8_2_7>.
	Found 2-bit shift register for signal <S6_2_0>.
	Found 2-bit shift register for signal <S6_2_1>.
	Found 2-bit shift register for signal <S6_2_2>.
	Found 2-bit shift register for signal <S6_2_3>.
	Found 2-bit shift register for signal <S6_2_4>.
	Found 2-bit shift register for signal <S6_2_5>.
	Found 2-bit shift register for signal <S6_2_6>.
	Found 2-bit shift register for signal <S6_2_7>.
	Found 2-bit shift register for signal <S7_2_0>.
	Found 2-bit shift register for signal <S7_2_1>.
	Found 2-bit shift register for signal <S7_2_2>.
	Found 2-bit shift register for signal <S7_2_3>.
	Found 2-bit shift register for signal <S7_2_4>.
	Found 2-bit shift register for signal <S7_2_5>.
	Found 2-bit shift register for signal <S7_2_6>.
	Found 2-bit shift register for signal <S7_2_7>.
	Found 2-bit shift register for signal <S11_2_0>.
	Found 2-bit shift register for signal <S11_2_1>.
	Found 2-bit shift register for signal <S11_2_2>.
	Found 2-bit shift register for signal <S11_2_3>.
	Found 2-bit shift register for signal <S11_2_4>.
	Found 2-bit shift register for signal <S11_2_5>.
	Found 2-bit shift register for signal <S11_2_6>.
	Found 2-bit shift register for signal <S11_2_7>.
	Found 2-bit shift register for signal <S9_2_0>.
	Found 2-bit shift register for signal <S9_2_1>.
	Found 2-bit shift register for signal <S9_2_2>.
	Found 2-bit shift register for signal <S9_2_3>.
	Found 2-bit shift register for signal <S9_2_4>.
	Found 2-bit shift register for signal <S9_2_5>.
	Found 2-bit shift register for signal <S9_2_6>.
	Found 2-bit shift register for signal <S9_2_7>.
	Found 2-bit shift register for signal <S10_2_0>.
	Found 2-bit shift register for signal <S10_2_1>.
	Found 2-bit shift register for signal <S10_2_2>.
	Found 2-bit shift register for signal <S10_2_3>.
	Found 2-bit shift register for signal <S10_2_4>.
	Found 2-bit shift register for signal <S10_2_5>.
	Found 2-bit shift register for signal <S10_2_6>.
	Found 2-bit shift register for signal <S10_2_7>.
	Found 2-bit shift register for signal <S14_2_0>.
	Found 2-bit shift register for signal <S14_2_1>.
	Found 2-bit shift register for signal <S14_2_2>.
	Found 2-bit shift register for signal <S14_2_3>.
	Found 2-bit shift register for signal <S14_2_4>.
	Found 2-bit shift register for signal <S14_2_5>.
	Found 2-bit shift register for signal <S14_2_6>.
	Found 2-bit shift register for signal <S14_2_7>.
	Found 2-bit shift register for signal <S12_2_0>.
	Found 2-bit shift register for signal <S12_2_1>.
	Found 2-bit shift register for signal <S12_2_2>.
	Found 2-bit shift register for signal <S12_2_3>.
	Found 2-bit shift register for signal <S12_2_4>.
	Found 2-bit shift register for signal <S12_2_5>.
	Found 2-bit shift register for signal <S12_2_6>.
	Found 2-bit shift register for signal <S12_2_7>.
	Found 2-bit shift register for signal <S13_2_0>.
	Found 2-bit shift register for signal <S13_2_1>.
	Found 2-bit shift register for signal <S13_2_2>.
	Found 2-bit shift register for signal <S13_2_3>.
	Found 2-bit shift register for signal <S13_2_4>.
	Found 2-bit shift register for signal <S13_2_5>.
	Found 2-bit shift register for signal <S13_2_6>.
	Found 2-bit shift register for signal <S13_2_7>.
	Found 2-bit shift register for signal <S15_2_0>.
	Found 2-bit shift register for signal <S15_2_1>.
	Found 2-bit shift register for signal <S15_2_2>.
	Found 2-bit shift register for signal <S15_2_3>.
	Found 2-bit shift register for signal <S15_2_4>.
	Found 2-bit shift register for signal <S15_2_5>.
	Found 2-bit shift register for signal <S15_2_6>.
	Found 2-bit shift register for signal <S15_2_7>.
Unit <RS_Decoder> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1365
 Flip-Flops                                            : 1365
# Shift Registers                                      : 120
 2-bit shift register                                  : 120

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : RS_Decoder.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 7098
#      GND                         : 1
#      INV                         : 67
#      LUT1                        : 57
#      LUT2                        : 1146
#      LUT3                        : 1600
#      LUT4                        : 427
#      LUT5                        : 809
#      LUT6                        : 1343
#      MUXCY                       : 604
#      MUXF7                       : 302
#      MUXF8                       : 56
#      VCC                         : 1
#      XORCY                       : 685
# FlipFlops/Latches                : 1485
#      FD                          : 213
#      FDE                         : 859
#      FDR                         : 14
#      FDRE                        : 333
#      FDSE                        : 66
# RAMS                             : 1344
#      RAM128X1D                   : 1312
#      RAM256X1S                   : 32
# Shift Registers                  : 120
#      SRLC16E                     : 120
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 17
#      IBUF                        : 9
#      OBUF                        : 8

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            1485  out of  54576     2%  
 Number of Slice LUTs:                10945  out of  27288    40%  
    Number used as Logic:              5449  out of  27288    19%  
    Number used as Memory:             5496  out of   6408    85%  
       Number used as RAM:             5376
       Number used as SRL:              120

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  11440
   Number with an unused Flip Flop:    9955  out of  11440    87%  
   Number with an unused LUT:           495  out of  11440     4%  
   Number of fully used LUT-FF pairs:   990  out of  11440     8%  
   Number of unique control sets:        27

IO Utilization: 
 Number of IOs:                          18
 Number of bonded IOBs:                  18  out of    218     8%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+---------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                 | Load  |
-----------------------------------+---------------------------------------+-------+
Clk                                | BUFGP                                 | 1637  |
N0                                 | NONE(Caculate_Syndroms_Mram_alpha1516)| 1312  |
-----------------------------------+---------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 11.682ns (Maximum Frequency: 85.604MHz)
   Minimum input arrival time before clock: 6.356ns
   Maximum output required time after clock: 3.597ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk'
  Clock period: 11.682ns (frequency: 85.604MHz)
  Total number of paths / destination ports: 12477470 / 3660
-------------------------------------------------------------------------
Delay:               11.682ns (Levels of Logic = 14)
  Source:            Error_Loactions/ax1_0 (FF)
  Destination:       Error_Loactions/L_array_7_63 (FF)
  Source Clock:      Clk rising
  Destination Clock: Clk rising

  Data Path: Error_Loactions/ax1_0 to Error_Loactions/L_array_7_63
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.721  Error_Loactions/ax1_0 (Error_Loactions/ax1_0)
     LUT2:I0->O            1   0.203   0.000  Error_Loactions/Madd_n0363_lut<0> (Error_Loactions/Madd_n0363_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Error_Loactions/Madd_n0363_cy<0> (Error_Loactions/Madd_n0363_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Error_Loactions/Madd_n0363_cy<1> (Error_Loactions/Madd_n0363_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Error_Loactions/Madd_n0363_cy<2> (Error_Loactions/Madd_n0363_cy<2>)
     XORCY:CI->O           4   0.180   0.931  Error_Loactions/Madd_n0363_xor<3> (Error_Loactions/Madd_ax1[7]_GND_4_o_add_67_OUT_lut<3>)
     LUT4:I0->O            1   0.203   0.580  Error_Loactions/Mmux_x1a611_SW0 (N272)
     LUT6:I5->O            8   0.205   0.803  Error_Loactions/Mmux_x1a81 (Error_Loactions/x1a<7>)
     LUT3:I2->O            1   0.205   0.808  Error_Loactions_inst_LPM_MUX2011 (Error_Loactions/x1a[7]_read_port_112_OUT<4>)
     LUT3:I0->O            1   0.205   0.580  Error_Loactions/Mxor_x1a[7]_GND_4_o_xor_127_OUT_4_xo<0>_SW0 (N193)
     LUT6:I5->O           32   0.205   1.656  Error_Loactions/Mxor_x1a[7]_GND_4_o_xor_127_OUT_4_xo<0> (Error_Loactions/x1a[7]_GND_4_o_xor_127_OUT<4>)
     LUT6:I0->O            1   0.203   0.000  Error_Loactions_Mram_tuple10 (Error_Loactions_Mram_tuple10)
     MUXF7:I1->O           1   0.140   0.000  Error_Loactions_Mram_tuple10_f7 (Error_Loactions_Mram_tuple10_f7)
     MUXF8:I1->O           3   0.152   0.879  Error_Loactions_Mram_tuple10_f8 (Error_Loactions/_n0416<2>)
     LUT3:I0->O           64   0.205   1.639  Error_Loactions/_n0425_inv1_cepot (Error_Loactions/_n0425_inv1_cepot)
     FDE:CE                    0.322          Error_Loactions/L_array_7_0
    ----------------------------------------
    Total                     11.682ns (3.085ns logic, 8.597ns route)
                                       (26.4% logic, 73.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk'
  Total number of paths / destination ports: 1303 / 839
-------------------------------------------------------------------------
Offset:              6.356ns (Levels of Logic = 6)
  Source:            in<4> (PAD)
  Destination:       Caculate_Syndroms/S_715 (FF)
  Destination Clock: Clk rising

  Data Path: in<4> to Caculate_Syndroms/S_715
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            52   1.222   1.665  in_4_IBUF (in_4_IBUF)
     LUT2:I0->O           32   0.203   1.656  Caculate_Syndroms/Mxor_S[16][7]_Msg_Rsv[7]_xor_210_OUT_4_xo<0>1 (Caculate_Syndroms/S[16][7]_Msg_Rsv[7]_xor_210_OUT<4>)
     LUT6:I0->O            1   0.203   0.000  Caculate_Syndroms_Mram_tuple1610 (Caculate_Syndroms_Mram_tuple1610)
     MUXF7:I1->O           1   0.140   0.000  Caculate_Syndroms_Mram_tuple1610_f7 (Caculate_Syndroms_Mram_tuple1610_f7)
     MUXF8:I1->O           1   0.152   0.808  Caculate_Syndroms_Mram_tuple1610_f8 (Caculate_Syndroms/S[16][7]_read_port_211_OUT<5>)
     LUT6:I3->O            1   0.205   0.000  Caculate_Syndroms/Mmux_S[16][7]_Msg_Rsv[7]_MUX_395_o1 (Caculate_Syndroms/S[16][7]_Msg_Rsv[7]_MUX_395_o)
     FD:D                      0.102          Caculate_Syndroms/S_515
    ----------------------------------------
    Total                      6.356ns (2.227ns logic, 4.129ns route)
                                       (35.0% logic, 65.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'N0'
  Total number of paths / destination ports: 1792 / 1792
-------------------------------------------------------------------------
Offset:              4.094ns (Levels of Logic = 2)
  Source:            in<6> (PAD)
  Destination:       Caculate_Syndroms_Mram_tuple1516 (RAM)
  Destination Clock: N0 rising

  Data Path: in<6> to Caculate_Syndroms_Mram_tuple1516
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            52   1.222   1.665  in_6_IBUF (in_6_IBUF)
     LUT2:I0->O           16   0.203   1.004  Caculate_Syndroms/Mxor_S[1][7]_Msg_Rsv[7]_xor_15_OUT_6_xo<0>1 (Caculate_Syndroms/S[1][7]_Msg_Rsv[7]_xor_15_OUT<6>)
     RAM128X1D:A6              0.000          Caculate_Syndroms_Mram_tuple111
    ----------------------------------------
    Total                      4.094ns (1.425ns logic, 2.669ns route)
                                       (34.8% logic, 65.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            out_7 (FF)
  Destination:       out<7> (PAD)
  Source Clock:      Clk rising

  Data Path: out_7 to out<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.447   0.579  out_7 (out_7)
     OBUF:I->O                 2.571          out_7_OBUF (out<7>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |   11.682|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock N0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    9.700|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 62.00 secs
Total CPU time to Xst completion: 61.48 secs
 
--> 

Total memory usage is 362980 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   53 (   0 filtered)
Number of infos    :   93 (   0 filtered)

