{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1555464654995 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1555464655001 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 16 22:30:54 2019 " "Processing started: Tue Apr 16 22:30:54 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1555464655001 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555464655001 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off audioProcessor -c audioProcessor " "Command: quartus_map --read_settings_files=on --write_settings_files=off audioProcessor -c audioProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555464655001 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1555464655771 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1555464655771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codecinterface.v 1 1 " "Found 1 design units, including 1 entities, in source file codecinterface.v" { { "Info" "ISGN_ENTITY_NAME" "1 codecInterface " "Found entity 1: codecInterface" {  } { { "codecInterface.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/codecInterface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555464670118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555464670118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioprocessor.v 1 1 " "Found 1 design units, including 1 entities, in source file audioprocessor.v" { { "Info" "ISGN_ENTITY_NAME" "1 audioProcessor " "Found entity 1: audioProcessor" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555464670121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555464670121 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "readData READDATA memoController.v(5) " "Verilog HDL Declaration information at memoController.v(5): object \"readData\" differs only in case from object \"READDATA\" in the same scope" {  } { { "memoController.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/memoController.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555464670123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memocontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file memocontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoController " "Found entity 1: memoController" {  } { { "memoController.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/memoController.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555464670123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555464670123 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "blck audioprocessor.v(35) " "Verilog HDL Implicit Net warning at audioprocessor.v(35): created implicit net for \"blck\"" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555464670124 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "audioProcessor " "Elaborating entity \"audioProcessor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1555464670540 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory 0 audioprocessor.v(19) " "Net \"memory\" at audioprocessor.v(19) has no driver or initial value, using a default initial value '0'" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1555464733628 "|audioProcessor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "readdata audioprocessor.v(6) " "Output port \"readdata\" at audioprocessor.v(6) has no driver" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1555464750419 "|audioProcessor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "waitrequest audioprocessor.v(7) " "Output port \"waitrequest\" at audioprocessor.v(7) has no driver" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1555464750419 "|audioProcessor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "bclk audioprocessor.v(9) " "Output port \"bclk\" at audioprocessor.v(9) has no driver" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1555464750419 "|audioProcessor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "codecInterface codecInterface:codecInt " "Elaborating entity \"codecInterface\" for hierarchy \"codecInterface:codecInt\"" {  } { { "audioprocessor.v" "codecInt" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555464762052 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "bclk_counter_max codecInterface.v(22) " "Verilog HDL warning at codecInterface.v(22): object bclk_counter_max used but never assigned" {  } { { "codecInterface.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/codecInterface.v" 22 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1555464762885 "|audioProcessor|codecInterface:codecInt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 codecInterface.v(43) " "Verilog HDL assignment warning at codecInterface.v(43): truncated value with size 32 to match size of target (8)" {  } { { "codecInterface.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/codecInterface.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555464762885 "|audioProcessor|codecInterface:codecInt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 codecInterface.v(66) " "Verilog HDL assignment warning at codecInterface.v(66): truncated value with size 32 to match size of target (12)" {  } { { "codecInterface.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/codecInterface.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555464762885 "|audioProcessor|codecInterface:codecInt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 codecInterface.v(77) " "Verilog HDL assignment warning at codecInterface.v(77): truncated value with size 32 to match size of target (4)" {  } { { "codecInterface.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/codecInterface.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555464762921 "|audioProcessor|codecInterface:codecInt"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bclk_counter_max 0 codecInterface.v(22) " "Net \"bclk_counter_max\" at codecInterface.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "codecInterface.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/codecInterface.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1555464762921 "|audioProcessor|codecInterface:codecInt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoController memoController:memoInt " "Elaborating entity \"memoController\" for hierarchy \"memoController:memoInt\"" {  } { { "audioprocessor.v" "memoInt" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555464763044 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 memoController.v(28) " "Verilog HDL assignment warning at memoController.v(28): truncated value with size 3 to match size of target (2)" {  } { { "memoController.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/memoController.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555464763082 "|audioProcessor|memoController:memoInt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 memoController.v(37) " "Verilog HDL assignment warning at memoController.v(37): truncated value with size 32 to match size of target (21)" {  } { { "memoController.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/memoController.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555464763084 "|audioProcessor|memoController:memoInt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 memoController.v(52) " "Verilog HDL assignment warning at memoController.v(52): truncated value with size 3 to match size of target (2)" {  } { { "memoController.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/memoController.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555464763085 "|audioProcessor|memoController:memoInt"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "memoController.v(54) " "Verilog HDL Case Statement warning at memoController.v(54): case item expression never matches the case expression" {  } { { "memoController.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/memoController.v" 54 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1555464763086 "|audioProcessor|memoController:memoInt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 memoController.v(64) " "Verilog HDL assignment warning at memoController.v(64): truncated value with size 3 to match size of target (2)" {  } { { "memoController.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/memoController.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555464763086 "|audioProcessor|memoController:memoInt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 memoController.v(67) " "Verilog HDL assignment warning at memoController.v(67): truncated value with size 3 to match size of target (2)" {  } { { "memoController.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/memoController.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555464763086 "|audioProcessor|memoController:memoInt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 memoController.v(71) " "Verilog HDL assignment warning at memoController.v(71): truncated value with size 3 to match size of target (2)" {  } { { "memoController.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/memoController.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555464763086 "|audioProcessor|memoController:memoInt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 memoController.v(74) " "Verilog HDL assignment warning at memoController.v(74): truncated value with size 3 to match size of target (2)" {  } { { "memoController.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/memoController.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555464763086 "|audioProcessor|memoController:memoInt"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "memoController.v(76) " "Verilog HDL Case Statement warning at memoController.v(76): case item expression never matches the case expression" {  } { { "memoController.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/memoController.v" 76 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1555464763086 "|audioProcessor|memoController:memoInt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 memoController.v(81) " "Verilog HDL assignment warning at memoController.v(81): truncated value with size 3 to match size of target (2)" {  } { { "memoController.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/memoController.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555464763087 "|audioProcessor|memoController:memoInt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 memoController.v(84) " "Verilog HDL assignment warning at memoController.v(84): truncated value with size 3 to match size of target (2)" {  } { { "memoController.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/memoController.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555464763087 "|audioProcessor|memoController:memoInt"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "memoController.v(96) " "Verilog HDL Case Statement warning at memoController.v(96): case item expression never matches the case expression" {  } { { "memoController.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/memoController.v" 96 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1555464763087 "|audioProcessor|memoController:memoInt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 memoController.v(105) " "Verilog HDL assignment warning at memoController.v(105): truncated value with size 32 to match size of target (21)" {  } { { "memoController.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/memoController.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555464763087 "|audioProcessor|memoController:memoInt"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "memoController.v(110) " "Verilog HDL Case Statement warning at memoController.v(110): case item expression never matches the case expression" {  } { { "memoController.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/memoController.v" 110 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1555464763089 "|audioProcessor|memoController:memoInt"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "addrFinal memoController.v(93) " "Verilog HDL Always Construct warning at memoController.v(93): inferring latch(es) for variable \"addrFinal\", which holds its previous value in one or more paths through the always construct" {  } { { "memoController.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/memoController.v" 93 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1555464763089 "|audioProcessor|memoController:memoInt"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dataOut memoController.v(8) " "Output port \"dataOut\" at memoController.v(8) has no driver" {  } { { "memoController.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/memoController.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1555464763089 "|audioProcessor|memoController:memoInt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addrFinal\[0\] memoController.v(93) " "Inferred latch for \"addrFinal\[0\]\" at memoController.v(93)" {  } { { "memoController.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/memoController.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555464763091 "|audioProcessor|memoController:memoInt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addrFinal\[1\] memoController.v(93) " "Inferred latch for \"addrFinal\[1\]\" at memoController.v(93)" {  } { { "memoController.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/memoController.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555464763091 "|audioProcessor|memoController:memoInt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addrFinal\[2\] memoController.v(93) " "Inferred latch for \"addrFinal\[2\]\" at memoController.v(93)" {  } { { "memoController.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/memoController.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555464763091 "|audioProcessor|memoController:memoInt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addrFinal\[3\] memoController.v(93) " "Inferred latch for \"addrFinal\[3\]\" at memoController.v(93)" {  } { { "memoController.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/memoController.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555464763091 "|audioProcessor|memoController:memoInt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addrFinal\[4\] memoController.v(93) " "Inferred latch for \"addrFinal\[4\]\" at memoController.v(93)" {  } { { "memoController.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/memoController.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555464763091 "|audioProcessor|memoController:memoInt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addrFinal\[5\] memoController.v(93) " "Inferred latch for \"addrFinal\[5\]\" at memoController.v(93)" {  } { { "memoController.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/memoController.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555464763091 "|audioProcessor|memoController:memoInt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addrFinal\[6\] memoController.v(93) " "Inferred latch for \"addrFinal\[6\]\" at memoController.v(93)" {  } { { "memoController.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/memoController.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555464763091 "|audioProcessor|memoController:memoInt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addrFinal\[7\] memoController.v(93) " "Inferred latch for \"addrFinal\[7\]\" at memoController.v(93)" {  } { { "memoController.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/memoController.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555464763091 "|audioProcessor|memoController:memoInt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addrFinal\[8\] memoController.v(93) " "Inferred latch for \"addrFinal\[8\]\" at memoController.v(93)" {  } { { "memoController.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/memoController.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555464763091 "|audioProcessor|memoController:memoInt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addrFinal\[9\] memoController.v(93) " "Inferred latch for \"addrFinal\[9\]\" at memoController.v(93)" {  } { { "memoController.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/memoController.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555464763091 "|audioProcessor|memoController:memoInt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addrFinal\[10\] memoController.v(93) " "Inferred latch for \"addrFinal\[10\]\" at memoController.v(93)" {  } { { "memoController.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/memoController.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555464763091 "|audioProcessor|memoController:memoInt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addrFinal\[11\] memoController.v(93) " "Inferred latch for \"addrFinal\[11\]\" at memoController.v(93)" {  } { { "memoController.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/memoController.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555464763091 "|audioProcessor|memoController:memoInt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addrFinal\[12\] memoController.v(93) " "Inferred latch for \"addrFinal\[12\]\" at memoController.v(93)" {  } { { "memoController.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/memoController.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555464763108 "|audioProcessor|memoController:memoInt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addrFinal\[13\] memoController.v(93) " "Inferred latch for \"addrFinal\[13\]\" at memoController.v(93)" {  } { { "memoController.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/memoController.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555464763112 "|audioProcessor|memoController:memoInt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addrFinal\[14\] memoController.v(93) " "Inferred latch for \"addrFinal\[14\]\" at memoController.v(93)" {  } { { "memoController.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/memoController.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555464763112 "|audioProcessor|memoController:memoInt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addrFinal\[15\] memoController.v(93) " "Inferred latch for \"addrFinal\[15\]\" at memoController.v(93)" {  } { { "memoController.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/memoController.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555464763112 "|audioProcessor|memoController:memoInt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addrFinal\[16\] memoController.v(93) " "Inferred latch for \"addrFinal\[16\]\" at memoController.v(93)" {  } { { "memoController.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/memoController.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555464763112 "|audioProcessor|memoController:memoInt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addrFinal\[17\] memoController.v(93) " "Inferred latch for \"addrFinal\[17\]\" at memoController.v(93)" {  } { { "memoController.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/memoController.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555464763112 "|audioProcessor|memoController:memoInt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addrFinal\[18\] memoController.v(93) " "Inferred latch for \"addrFinal\[18\]\" at memoController.v(93)" {  } { { "memoController.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/memoController.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555464763112 "|audioProcessor|memoController:memoInt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addrFinal\[19\] memoController.v(93) " "Inferred latch for \"addrFinal\[19\]\" at memoController.v(93)" {  } { { "memoController.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/memoController.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555464763112 "|audioProcessor|memoController:memoInt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addrFinal\[20\] memoController.v(93) " "Inferred latch for \"addrFinal\[20\]\" at memoController.v(93)" {  } { { "memoController.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/memoController.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555464763112 "|audioProcessor|memoController:memoInt"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[0\] GND " "Pin \"readdata\[0\]\" is stuck at GND" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555464794702 "|audioProcessor|readdata[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[1\] GND " "Pin \"readdata\[1\]\" is stuck at GND" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555464794702 "|audioProcessor|readdata[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[2\] GND " "Pin \"readdata\[2\]\" is stuck at GND" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555464794702 "|audioProcessor|readdata[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[3\] GND " "Pin \"readdata\[3\]\" is stuck at GND" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555464794702 "|audioProcessor|readdata[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[4\] GND " "Pin \"readdata\[4\]\" is stuck at GND" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555464794702 "|audioProcessor|readdata[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[5\] GND " "Pin \"readdata\[5\]\" is stuck at GND" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555464794702 "|audioProcessor|readdata[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[6\] GND " "Pin \"readdata\[6\]\" is stuck at GND" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555464794702 "|audioProcessor|readdata[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[7\] GND " "Pin \"readdata\[7\]\" is stuck at GND" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555464794702 "|audioProcessor|readdata[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[8\] GND " "Pin \"readdata\[8\]\" is stuck at GND" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555464794702 "|audioProcessor|readdata[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[9\] GND " "Pin \"readdata\[9\]\" is stuck at GND" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555464794702 "|audioProcessor|readdata[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[10\] GND " "Pin \"readdata\[10\]\" is stuck at GND" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555464794702 "|audioProcessor|readdata[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[11\] GND " "Pin \"readdata\[11\]\" is stuck at GND" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555464794702 "|audioProcessor|readdata[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[12\] GND " "Pin \"readdata\[12\]\" is stuck at GND" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555464794702 "|audioProcessor|readdata[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[13\] GND " "Pin \"readdata\[13\]\" is stuck at GND" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555464794702 "|audioProcessor|readdata[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[14\] GND " "Pin \"readdata\[14\]\" is stuck at GND" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555464794702 "|audioProcessor|readdata[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[15\] GND " "Pin \"readdata\[15\]\" is stuck at GND" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555464794702 "|audioProcessor|readdata[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[16\] GND " "Pin \"readdata\[16\]\" is stuck at GND" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555464794702 "|audioProcessor|readdata[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[17\] GND " "Pin \"readdata\[17\]\" is stuck at GND" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555464794702 "|audioProcessor|readdata[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[18\] GND " "Pin \"readdata\[18\]\" is stuck at GND" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555464794702 "|audioProcessor|readdata[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[19\] GND " "Pin \"readdata\[19\]\" is stuck at GND" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555464794702 "|audioProcessor|readdata[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[20\] GND " "Pin \"readdata\[20\]\" is stuck at GND" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555464794702 "|audioProcessor|readdata[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[21\] GND " "Pin \"readdata\[21\]\" is stuck at GND" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555464794702 "|audioProcessor|readdata[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[22\] GND " "Pin \"readdata\[22\]\" is stuck at GND" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555464794702 "|audioProcessor|readdata[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[23\] GND " "Pin \"readdata\[23\]\" is stuck at GND" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555464794702 "|audioProcessor|readdata[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[24\] GND " "Pin \"readdata\[24\]\" is stuck at GND" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555464794702 "|audioProcessor|readdata[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[25\] GND " "Pin \"readdata\[25\]\" is stuck at GND" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555464794702 "|audioProcessor|readdata[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[26\] GND " "Pin \"readdata\[26\]\" is stuck at GND" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555464794702 "|audioProcessor|readdata[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[27\] GND " "Pin \"readdata\[27\]\" is stuck at GND" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555464794702 "|audioProcessor|readdata[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[28\] GND " "Pin \"readdata\[28\]\" is stuck at GND" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555464794702 "|audioProcessor|readdata[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[29\] GND " "Pin \"readdata\[29\]\" is stuck at GND" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555464794702 "|audioProcessor|readdata[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[30\] GND " "Pin \"readdata\[30\]\" is stuck at GND" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555464794702 "|audioProcessor|readdata[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[31\] GND " "Pin \"readdata\[31\]\" is stuck at GND" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555464794702 "|audioProcessor|readdata[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "waitrequest GND " "Pin \"waitrequest\" is stuck at GND" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555464794702 "|audioProcessor|waitrequest"} { "Warning" "WMLS_MLS_STUCK_PIN" "bclk GND " "Pin \"bclk\" is stuck at GND" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555464794702 "|audioProcessor|bclk"} { "Warning" "WMLS_MLS_STUCK_PIN" "codecSerialData GND " "Pin \"codecSerialData\" is stuck at GND" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555464794702 "|audioProcessor|codecSerialData"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1555464794702 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1555464795426 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "28 " "28 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1555464796347 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/output_files/audioProcessor.map.smsg " "Generated suppressed messages file E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/output_files/audioProcessor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555464803545 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1555464806335 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555464806335 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "34 " "Design contains 34 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[0\] " "No output dependent on input pin \"writedata\[0\]\"" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555464810204 "|audioProcessor|writedata[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[1\] " "No output dependent on input pin \"writedata\[1\]\"" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555464810204 "|audioProcessor|writedata[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[2\] " "No output dependent on input pin \"writedata\[2\]\"" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555464810204 "|audioProcessor|writedata[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[3\] " "No output dependent on input pin \"writedata\[3\]\"" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555464810204 "|audioProcessor|writedata[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[4\] " "No output dependent on input pin \"writedata\[4\]\"" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555464810204 "|audioProcessor|writedata[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[5\] " "No output dependent on input pin \"writedata\[5\]\"" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555464810204 "|audioProcessor|writedata[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[6\] " "No output dependent on input pin \"writedata\[6\]\"" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555464810204 "|audioProcessor|writedata[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[7\] " "No output dependent on input pin \"writedata\[7\]\"" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555464810204 "|audioProcessor|writedata[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[8\] " "No output dependent on input pin \"writedata\[8\]\"" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555464810204 "|audioProcessor|writedata[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[9\] " "No output dependent on input pin \"writedata\[9\]\"" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555464810204 "|audioProcessor|writedata[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[10\] " "No output dependent on input pin \"writedata\[10\]\"" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555464810204 "|audioProcessor|writedata[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[11\] " "No output dependent on input pin \"writedata\[11\]\"" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555464810204 "|audioProcessor|writedata[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[12\] " "No output dependent on input pin \"writedata\[12\]\"" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555464810204 "|audioProcessor|writedata[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[13\] " "No output dependent on input pin \"writedata\[13\]\"" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555464810204 "|audioProcessor|writedata[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[14\] " "No output dependent on input pin \"writedata\[14\]\"" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555464810204 "|audioProcessor|writedata[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[15\] " "No output dependent on input pin \"writedata\[15\]\"" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555464810204 "|audioProcessor|writedata[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[16\] " "No output dependent on input pin \"writedata\[16\]\"" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555464810204 "|audioProcessor|writedata[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[17\] " "No output dependent on input pin \"writedata\[17\]\"" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555464810204 "|audioProcessor|writedata[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[18\] " "No output dependent on input pin \"writedata\[18\]\"" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555464810204 "|audioProcessor|writedata[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[19\] " "No output dependent on input pin \"writedata\[19\]\"" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555464810204 "|audioProcessor|writedata[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[20\] " "No output dependent on input pin \"writedata\[20\]\"" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555464810204 "|audioProcessor|writedata[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[21\] " "No output dependent on input pin \"writedata\[21\]\"" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555464810204 "|audioProcessor|writedata[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[22\] " "No output dependent on input pin \"writedata\[22\]\"" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555464810204 "|audioProcessor|writedata[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[23\] " "No output dependent on input pin \"writedata\[23\]\"" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555464810204 "|audioProcessor|writedata[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[24\] " "No output dependent on input pin \"writedata\[24\]\"" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555464810204 "|audioProcessor|writedata[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[25\] " "No output dependent on input pin \"writedata\[25\]\"" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555464810204 "|audioProcessor|writedata[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[26\] " "No output dependent on input pin \"writedata\[26\]\"" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555464810204 "|audioProcessor|writedata[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[27\] " "No output dependent on input pin \"writedata\[27\]\"" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555464810204 "|audioProcessor|writedata[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[28\] " "No output dependent on input pin \"writedata\[28\]\"" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555464810204 "|audioProcessor|writedata[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[29\] " "No output dependent on input pin \"writedata\[29\]\"" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555464810204 "|audioProcessor|writedata[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[30\] " "No output dependent on input pin \"writedata\[30\]\"" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555464810204 "|audioProcessor|writedata[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[31\] " "No output dependent on input pin \"writedata\[31\]\"" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555464810204 "|audioProcessor|writedata[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "read " "No output dependent on input pin \"read\"" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555464810204 "|audioProcessor|read"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write " "No output dependent on input pin \"write\"" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555464810204 "|audioProcessor|write"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1555464810204 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "90 " "Implemented 90 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "36 " "Implemented 36 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1555464810213 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1555464810213 ""} { "Info" "ICUT_CUT_TM_LCELLS" "18 " "Implemented 18 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1555464810213 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1555464810213 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 98 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 98 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "9816 " "Peak virtual memory: 9816 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1555464810330 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 16 22:33:30 2019 " "Processing ended: Tue Apr 16 22:33:30 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1555464810330 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:36 " "Elapsed time: 00:02:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1555464810330 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:48 " "Total CPU time (on all processors): 00:01:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1555464810330 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1555464810330 ""}
