
micro_ros.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00014cf8  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000fac  08014e98  08014e98  00015e98  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08015e44  08015e44  0001761c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08015e44  08015e44  00016e44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08015e4c  08015e4c  0001761c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08015e4c  08015e4c  00016e4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08015e54  08015e54  00016e54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000061c  20000000  08015e58  00017000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000db38  20000620  08016474  00017620  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  2000e158  08016474  00018158  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001761c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015a21  00000000  00000000  0001764c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003606  00000000  00000000  0002d06d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000010b0  00000000  00000000  00030678  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000cb2  00000000  00000000  00031728  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000892f  00000000  00000000  000323da  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014a22  00000000  00000000  0003ad09  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a075f  00000000  00000000  0004f72b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000069  00000000  00000000  000efe8a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005204  00000000  00000000  000efef4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000062  00000000  00000000  000f50f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000620 	.word	0x20000620
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08014e80 	.word	0x08014e80

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000624 	.word	0x20000624
 80001dc:	08014e80 	.word	0x08014e80

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <strlen>:
 80002a0:	4603      	mov	r3, r0
 80002a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002a6:	2a00      	cmp	r2, #0
 80002a8:	d1fb      	bne.n	80002a2 <strlen+0x2>
 80002aa:	1a18      	subs	r0, r3, r0
 80002ac:	3801      	subs	r0, #1
 80002ae:	4770      	bx	lr

080002b0 <__aeabi_ldivmod>:
 80002b0:	b97b      	cbnz	r3, 80002d2 <__aeabi_ldivmod+0x22>
 80002b2:	b972      	cbnz	r2, 80002d2 <__aeabi_ldivmod+0x22>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bfbe      	ittt	lt
 80002b8:	2000      	movlt	r0, #0
 80002ba:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 80002be:	e006      	blt.n	80002ce <__aeabi_ldivmod+0x1e>
 80002c0:	bf08      	it	eq
 80002c2:	2800      	cmpeq	r0, #0
 80002c4:	bf1c      	itt	ne
 80002c6:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 80002ca:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002ce:	f000 b9d3 	b.w	8000678 <__aeabi_idiv0>
 80002d2:	f1ad 0c08 	sub.w	ip, sp, #8
 80002d6:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002da:	2900      	cmp	r1, #0
 80002dc:	db09      	blt.n	80002f2 <__aeabi_ldivmod+0x42>
 80002de:	2b00      	cmp	r3, #0
 80002e0:	db1a      	blt.n	8000318 <__aeabi_ldivmod+0x68>
 80002e2:	f000 f84d 	bl	8000380 <__udivmoddi4>
 80002e6:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002ea:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ee:	b004      	add	sp, #16
 80002f0:	4770      	bx	lr
 80002f2:	4240      	negs	r0, r0
 80002f4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002f8:	2b00      	cmp	r3, #0
 80002fa:	db1b      	blt.n	8000334 <__aeabi_ldivmod+0x84>
 80002fc:	f000 f840 	bl	8000380 <__udivmoddi4>
 8000300:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000304:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000308:	b004      	add	sp, #16
 800030a:	4240      	negs	r0, r0
 800030c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000310:	4252      	negs	r2, r2
 8000312:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000316:	4770      	bx	lr
 8000318:	4252      	negs	r2, r2
 800031a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800031e:	f000 f82f 	bl	8000380 <__udivmoddi4>
 8000322:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000326:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800032a:	b004      	add	sp, #16
 800032c:	4240      	negs	r0, r0
 800032e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000332:	4770      	bx	lr
 8000334:	4252      	negs	r2, r2
 8000336:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800033a:	f000 f821 	bl	8000380 <__udivmoddi4>
 800033e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000342:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000346:	b004      	add	sp, #16
 8000348:	4252      	negs	r2, r2
 800034a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800034e:	4770      	bx	lr

08000350 <__aeabi_uldivmod>:
 8000350:	b953      	cbnz	r3, 8000368 <__aeabi_uldivmod+0x18>
 8000352:	b94a      	cbnz	r2, 8000368 <__aeabi_uldivmod+0x18>
 8000354:	2900      	cmp	r1, #0
 8000356:	bf08      	it	eq
 8000358:	2800      	cmpeq	r0, #0
 800035a:	bf1c      	itt	ne
 800035c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000360:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000364:	f000 b988 	b.w	8000678 <__aeabi_idiv0>
 8000368:	f1ad 0c08 	sub.w	ip, sp, #8
 800036c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000370:	f000 f806 	bl	8000380 <__udivmoddi4>
 8000374:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000378:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800037c:	b004      	add	sp, #16
 800037e:	4770      	bx	lr

08000380 <__udivmoddi4>:
 8000380:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000384:	9d08      	ldr	r5, [sp, #32]
 8000386:	468e      	mov	lr, r1
 8000388:	4604      	mov	r4, r0
 800038a:	4688      	mov	r8, r1
 800038c:	2b00      	cmp	r3, #0
 800038e:	d14a      	bne.n	8000426 <__udivmoddi4+0xa6>
 8000390:	428a      	cmp	r2, r1
 8000392:	4617      	mov	r7, r2
 8000394:	d962      	bls.n	800045c <__udivmoddi4+0xdc>
 8000396:	fab2 f682 	clz	r6, r2
 800039a:	b14e      	cbz	r6, 80003b0 <__udivmoddi4+0x30>
 800039c:	f1c6 0320 	rsb	r3, r6, #32
 80003a0:	fa01 f806 	lsl.w	r8, r1, r6
 80003a4:	fa20 f303 	lsr.w	r3, r0, r3
 80003a8:	40b7      	lsls	r7, r6
 80003aa:	ea43 0808 	orr.w	r8, r3, r8
 80003ae:	40b4      	lsls	r4, r6
 80003b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003b4:	fa1f fc87 	uxth.w	ip, r7
 80003b8:	fbb8 f1fe 	udiv	r1, r8, lr
 80003bc:	0c23      	lsrs	r3, r4, #16
 80003be:	fb0e 8811 	mls	r8, lr, r1, r8
 80003c2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80003c6:	fb01 f20c 	mul.w	r2, r1, ip
 80003ca:	429a      	cmp	r2, r3
 80003cc:	d909      	bls.n	80003e2 <__udivmoddi4+0x62>
 80003ce:	18fb      	adds	r3, r7, r3
 80003d0:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 80003d4:	f080 80ea 	bcs.w	80005ac <__udivmoddi4+0x22c>
 80003d8:	429a      	cmp	r2, r3
 80003da:	f240 80e7 	bls.w	80005ac <__udivmoddi4+0x22c>
 80003de:	3902      	subs	r1, #2
 80003e0:	443b      	add	r3, r7
 80003e2:	1a9a      	subs	r2, r3, r2
 80003e4:	b2a3      	uxth	r3, r4
 80003e6:	fbb2 f0fe 	udiv	r0, r2, lr
 80003ea:	fb0e 2210 	mls	r2, lr, r0, r2
 80003ee:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003f2:	fb00 fc0c 	mul.w	ip, r0, ip
 80003f6:	459c      	cmp	ip, r3
 80003f8:	d909      	bls.n	800040e <__udivmoddi4+0x8e>
 80003fa:	18fb      	adds	r3, r7, r3
 80003fc:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000400:	f080 80d6 	bcs.w	80005b0 <__udivmoddi4+0x230>
 8000404:	459c      	cmp	ip, r3
 8000406:	f240 80d3 	bls.w	80005b0 <__udivmoddi4+0x230>
 800040a:	443b      	add	r3, r7
 800040c:	3802      	subs	r0, #2
 800040e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000412:	eba3 030c 	sub.w	r3, r3, ip
 8000416:	2100      	movs	r1, #0
 8000418:	b11d      	cbz	r5, 8000422 <__udivmoddi4+0xa2>
 800041a:	40f3      	lsrs	r3, r6
 800041c:	2200      	movs	r2, #0
 800041e:	e9c5 3200 	strd	r3, r2, [r5]
 8000422:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000426:	428b      	cmp	r3, r1
 8000428:	d905      	bls.n	8000436 <__udivmoddi4+0xb6>
 800042a:	b10d      	cbz	r5, 8000430 <__udivmoddi4+0xb0>
 800042c:	e9c5 0100 	strd	r0, r1, [r5]
 8000430:	2100      	movs	r1, #0
 8000432:	4608      	mov	r0, r1
 8000434:	e7f5      	b.n	8000422 <__udivmoddi4+0xa2>
 8000436:	fab3 f183 	clz	r1, r3
 800043a:	2900      	cmp	r1, #0
 800043c:	d146      	bne.n	80004cc <__udivmoddi4+0x14c>
 800043e:	4573      	cmp	r3, lr
 8000440:	d302      	bcc.n	8000448 <__udivmoddi4+0xc8>
 8000442:	4282      	cmp	r2, r0
 8000444:	f200 8105 	bhi.w	8000652 <__udivmoddi4+0x2d2>
 8000448:	1a84      	subs	r4, r0, r2
 800044a:	eb6e 0203 	sbc.w	r2, lr, r3
 800044e:	2001      	movs	r0, #1
 8000450:	4690      	mov	r8, r2
 8000452:	2d00      	cmp	r5, #0
 8000454:	d0e5      	beq.n	8000422 <__udivmoddi4+0xa2>
 8000456:	e9c5 4800 	strd	r4, r8, [r5]
 800045a:	e7e2      	b.n	8000422 <__udivmoddi4+0xa2>
 800045c:	2a00      	cmp	r2, #0
 800045e:	f000 8090 	beq.w	8000582 <__udivmoddi4+0x202>
 8000462:	fab2 f682 	clz	r6, r2
 8000466:	2e00      	cmp	r6, #0
 8000468:	f040 80a4 	bne.w	80005b4 <__udivmoddi4+0x234>
 800046c:	1a8a      	subs	r2, r1, r2
 800046e:	0c03      	lsrs	r3, r0, #16
 8000470:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000474:	b280      	uxth	r0, r0
 8000476:	b2bc      	uxth	r4, r7
 8000478:	2101      	movs	r1, #1
 800047a:	fbb2 fcfe 	udiv	ip, r2, lr
 800047e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000482:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000486:	fb04 f20c 	mul.w	r2, r4, ip
 800048a:	429a      	cmp	r2, r3
 800048c:	d907      	bls.n	800049e <__udivmoddi4+0x11e>
 800048e:	18fb      	adds	r3, r7, r3
 8000490:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000494:	d202      	bcs.n	800049c <__udivmoddi4+0x11c>
 8000496:	429a      	cmp	r2, r3
 8000498:	f200 80e0 	bhi.w	800065c <__udivmoddi4+0x2dc>
 800049c:	46c4      	mov	ip, r8
 800049e:	1a9b      	subs	r3, r3, r2
 80004a0:	fbb3 f2fe 	udiv	r2, r3, lr
 80004a4:	fb0e 3312 	mls	r3, lr, r2, r3
 80004a8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80004ac:	fb02 f404 	mul.w	r4, r2, r4
 80004b0:	429c      	cmp	r4, r3
 80004b2:	d907      	bls.n	80004c4 <__udivmoddi4+0x144>
 80004b4:	18fb      	adds	r3, r7, r3
 80004b6:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 80004ba:	d202      	bcs.n	80004c2 <__udivmoddi4+0x142>
 80004bc:	429c      	cmp	r4, r3
 80004be:	f200 80ca 	bhi.w	8000656 <__udivmoddi4+0x2d6>
 80004c2:	4602      	mov	r2, r0
 80004c4:	1b1b      	subs	r3, r3, r4
 80004c6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80004ca:	e7a5      	b.n	8000418 <__udivmoddi4+0x98>
 80004cc:	f1c1 0620 	rsb	r6, r1, #32
 80004d0:	408b      	lsls	r3, r1
 80004d2:	fa22 f706 	lsr.w	r7, r2, r6
 80004d6:	431f      	orrs	r7, r3
 80004d8:	fa0e f401 	lsl.w	r4, lr, r1
 80004dc:	fa20 f306 	lsr.w	r3, r0, r6
 80004e0:	fa2e fe06 	lsr.w	lr, lr, r6
 80004e4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80004e8:	4323      	orrs	r3, r4
 80004ea:	fa00 f801 	lsl.w	r8, r0, r1
 80004ee:	fa1f fc87 	uxth.w	ip, r7
 80004f2:	fbbe f0f9 	udiv	r0, lr, r9
 80004f6:	0c1c      	lsrs	r4, r3, #16
 80004f8:	fb09 ee10 	mls	lr, r9, r0, lr
 80004fc:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000500:	fb00 fe0c 	mul.w	lr, r0, ip
 8000504:	45a6      	cmp	lr, r4
 8000506:	fa02 f201 	lsl.w	r2, r2, r1
 800050a:	d909      	bls.n	8000520 <__udivmoddi4+0x1a0>
 800050c:	193c      	adds	r4, r7, r4
 800050e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000512:	f080 809c 	bcs.w	800064e <__udivmoddi4+0x2ce>
 8000516:	45a6      	cmp	lr, r4
 8000518:	f240 8099 	bls.w	800064e <__udivmoddi4+0x2ce>
 800051c:	3802      	subs	r0, #2
 800051e:	443c      	add	r4, r7
 8000520:	eba4 040e 	sub.w	r4, r4, lr
 8000524:	fa1f fe83 	uxth.w	lr, r3
 8000528:	fbb4 f3f9 	udiv	r3, r4, r9
 800052c:	fb09 4413 	mls	r4, r9, r3, r4
 8000530:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000534:	fb03 fc0c 	mul.w	ip, r3, ip
 8000538:	45a4      	cmp	ip, r4
 800053a:	d908      	bls.n	800054e <__udivmoddi4+0x1ce>
 800053c:	193c      	adds	r4, r7, r4
 800053e:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000542:	f080 8082 	bcs.w	800064a <__udivmoddi4+0x2ca>
 8000546:	45a4      	cmp	ip, r4
 8000548:	d97f      	bls.n	800064a <__udivmoddi4+0x2ca>
 800054a:	3b02      	subs	r3, #2
 800054c:	443c      	add	r4, r7
 800054e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000552:	eba4 040c 	sub.w	r4, r4, ip
 8000556:	fba0 ec02 	umull	lr, ip, r0, r2
 800055a:	4564      	cmp	r4, ip
 800055c:	4673      	mov	r3, lr
 800055e:	46e1      	mov	r9, ip
 8000560:	d362      	bcc.n	8000628 <__udivmoddi4+0x2a8>
 8000562:	d05f      	beq.n	8000624 <__udivmoddi4+0x2a4>
 8000564:	b15d      	cbz	r5, 800057e <__udivmoddi4+0x1fe>
 8000566:	ebb8 0203 	subs.w	r2, r8, r3
 800056a:	eb64 0409 	sbc.w	r4, r4, r9
 800056e:	fa04 f606 	lsl.w	r6, r4, r6
 8000572:	fa22 f301 	lsr.w	r3, r2, r1
 8000576:	431e      	orrs	r6, r3
 8000578:	40cc      	lsrs	r4, r1
 800057a:	e9c5 6400 	strd	r6, r4, [r5]
 800057e:	2100      	movs	r1, #0
 8000580:	e74f      	b.n	8000422 <__udivmoddi4+0xa2>
 8000582:	fbb1 fcf2 	udiv	ip, r1, r2
 8000586:	0c01      	lsrs	r1, r0, #16
 8000588:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800058c:	b280      	uxth	r0, r0
 800058e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000592:	463b      	mov	r3, r7
 8000594:	4638      	mov	r0, r7
 8000596:	463c      	mov	r4, r7
 8000598:	46b8      	mov	r8, r7
 800059a:	46be      	mov	lr, r7
 800059c:	2620      	movs	r6, #32
 800059e:	fbb1 f1f7 	udiv	r1, r1, r7
 80005a2:	eba2 0208 	sub.w	r2, r2, r8
 80005a6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80005aa:	e766      	b.n	800047a <__udivmoddi4+0xfa>
 80005ac:	4601      	mov	r1, r0
 80005ae:	e718      	b.n	80003e2 <__udivmoddi4+0x62>
 80005b0:	4610      	mov	r0, r2
 80005b2:	e72c      	b.n	800040e <__udivmoddi4+0x8e>
 80005b4:	f1c6 0220 	rsb	r2, r6, #32
 80005b8:	fa2e f302 	lsr.w	r3, lr, r2
 80005bc:	40b7      	lsls	r7, r6
 80005be:	40b1      	lsls	r1, r6
 80005c0:	fa20 f202 	lsr.w	r2, r0, r2
 80005c4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80005c8:	430a      	orrs	r2, r1
 80005ca:	fbb3 f8fe 	udiv	r8, r3, lr
 80005ce:	b2bc      	uxth	r4, r7
 80005d0:	fb0e 3318 	mls	r3, lr, r8, r3
 80005d4:	0c11      	lsrs	r1, r2, #16
 80005d6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80005da:	fb08 f904 	mul.w	r9, r8, r4
 80005de:	40b0      	lsls	r0, r6
 80005e0:	4589      	cmp	r9, r1
 80005e2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80005e6:	b280      	uxth	r0, r0
 80005e8:	d93e      	bls.n	8000668 <__udivmoddi4+0x2e8>
 80005ea:	1879      	adds	r1, r7, r1
 80005ec:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 80005f0:	d201      	bcs.n	80005f6 <__udivmoddi4+0x276>
 80005f2:	4589      	cmp	r9, r1
 80005f4:	d81f      	bhi.n	8000636 <__udivmoddi4+0x2b6>
 80005f6:	eba1 0109 	sub.w	r1, r1, r9
 80005fa:	fbb1 f9fe 	udiv	r9, r1, lr
 80005fe:	fb09 f804 	mul.w	r8, r9, r4
 8000602:	fb0e 1119 	mls	r1, lr, r9, r1
 8000606:	b292      	uxth	r2, r2
 8000608:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800060c:	4542      	cmp	r2, r8
 800060e:	d229      	bcs.n	8000664 <__udivmoddi4+0x2e4>
 8000610:	18ba      	adds	r2, r7, r2
 8000612:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000616:	d2c4      	bcs.n	80005a2 <__udivmoddi4+0x222>
 8000618:	4542      	cmp	r2, r8
 800061a:	d2c2      	bcs.n	80005a2 <__udivmoddi4+0x222>
 800061c:	f1a9 0102 	sub.w	r1, r9, #2
 8000620:	443a      	add	r2, r7
 8000622:	e7be      	b.n	80005a2 <__udivmoddi4+0x222>
 8000624:	45f0      	cmp	r8, lr
 8000626:	d29d      	bcs.n	8000564 <__udivmoddi4+0x1e4>
 8000628:	ebbe 0302 	subs.w	r3, lr, r2
 800062c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000630:	3801      	subs	r0, #1
 8000632:	46e1      	mov	r9, ip
 8000634:	e796      	b.n	8000564 <__udivmoddi4+0x1e4>
 8000636:	eba7 0909 	sub.w	r9, r7, r9
 800063a:	4449      	add	r1, r9
 800063c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000640:	fbb1 f9fe 	udiv	r9, r1, lr
 8000644:	fb09 f804 	mul.w	r8, r9, r4
 8000648:	e7db      	b.n	8000602 <__udivmoddi4+0x282>
 800064a:	4673      	mov	r3, lr
 800064c:	e77f      	b.n	800054e <__udivmoddi4+0x1ce>
 800064e:	4650      	mov	r0, sl
 8000650:	e766      	b.n	8000520 <__udivmoddi4+0x1a0>
 8000652:	4608      	mov	r0, r1
 8000654:	e6fd      	b.n	8000452 <__udivmoddi4+0xd2>
 8000656:	443b      	add	r3, r7
 8000658:	3a02      	subs	r2, #2
 800065a:	e733      	b.n	80004c4 <__udivmoddi4+0x144>
 800065c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000660:	443b      	add	r3, r7
 8000662:	e71c      	b.n	800049e <__udivmoddi4+0x11e>
 8000664:	4649      	mov	r1, r9
 8000666:	e79c      	b.n	80005a2 <__udivmoddi4+0x222>
 8000668:	eba1 0109 	sub.w	r1, r1, r9
 800066c:	46c4      	mov	ip, r8
 800066e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000672:	fb09 f804 	mul.w	r8, r9, r4
 8000676:	e7c4      	b.n	8000602 <__udivmoddi4+0x282>

08000678 <__aeabi_idiv0>:
 8000678:	4770      	bx	lr
 800067a:	bf00      	nop

0800067c <pvPortMallocMicroROS>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMallocMicroROS( size_t xWantedSize )
{
 800067c:	b580      	push	{r7, lr}
 800067e:	b08a      	sub	sp, #40	@ 0x28
 8000680:	af00      	add	r7, sp, #0
 8000682:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8000684:	2300      	movs	r3, #0
 8000686:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8000688:	f004 ffde 	bl	8005648 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800068c:	4b5a      	ldr	r3, [pc, #360]	@ (80007f8 <pvPortMallocMicroROS+0x17c>)
 800068e:	681b      	ldr	r3, [r3, #0]
 8000690:	2b00      	cmp	r3, #0
 8000692:	d101      	bne.n	8000698 <pvPortMallocMicroROS+0x1c>
		{
			prvHeapInit();
 8000694:	f000 f986 	bl	80009a4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8000698:	4b58      	ldr	r3, [pc, #352]	@ (80007fc <pvPortMallocMicroROS+0x180>)
 800069a:	681a      	ldr	r2, [r3, #0]
 800069c:	687b      	ldr	r3, [r7, #4]
 800069e:	4013      	ands	r3, r2
 80006a0:	2b00      	cmp	r3, #0
 80006a2:	f040 8090 	bne.w	80007c6 <pvPortMallocMicroROS+0x14a>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80006a6:	687b      	ldr	r3, [r7, #4]
 80006a8:	2b00      	cmp	r3, #0
 80006aa:	d01e      	beq.n	80006ea <pvPortMallocMicroROS+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80006ac:	2208      	movs	r2, #8
 80006ae:	687b      	ldr	r3, [r7, #4]
 80006b0:	4413      	add	r3, r2
 80006b2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80006b4:	687b      	ldr	r3, [r7, #4]
 80006b6:	f003 0307 	and.w	r3, r3, #7
 80006ba:	2b00      	cmp	r3, #0
 80006bc:	d015      	beq.n	80006ea <pvPortMallocMicroROS+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80006be:	687b      	ldr	r3, [r7, #4]
 80006c0:	f023 0307 	bic.w	r3, r3, #7
 80006c4:	3308      	adds	r3, #8
 80006c6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80006c8:	687b      	ldr	r3, [r7, #4]
 80006ca:	f003 0307 	and.w	r3, r3, #7
 80006ce:	2b00      	cmp	r3, #0
 80006d0:	d00b      	beq.n	80006ea <pvPortMallocMicroROS+0x6e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80006d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80006d6:	f383 8811 	msr	BASEPRI, r3
 80006da:	f3bf 8f6f 	isb	sy
 80006de:	f3bf 8f4f 	dsb	sy
 80006e2:	617b      	str	r3, [r7, #20]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80006e4:	bf00      	nop
 80006e6:	bf00      	nop
 80006e8:	e7fd      	b.n	80006e6 <pvPortMallocMicroROS+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80006ea:	687b      	ldr	r3, [r7, #4]
 80006ec:	2b00      	cmp	r3, #0
 80006ee:	d06a      	beq.n	80007c6 <pvPortMallocMicroROS+0x14a>
 80006f0:	4b43      	ldr	r3, [pc, #268]	@ (8000800 <pvPortMallocMicroROS+0x184>)
 80006f2:	681b      	ldr	r3, [r3, #0]
 80006f4:	687a      	ldr	r2, [r7, #4]
 80006f6:	429a      	cmp	r2, r3
 80006f8:	d865      	bhi.n	80007c6 <pvPortMallocMicroROS+0x14a>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80006fa:	4b42      	ldr	r3, [pc, #264]	@ (8000804 <pvPortMallocMicroROS+0x188>)
 80006fc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80006fe:	4b41      	ldr	r3, [pc, #260]	@ (8000804 <pvPortMallocMicroROS+0x188>)
 8000700:	681b      	ldr	r3, [r3, #0]
 8000702:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8000704:	e004      	b.n	8000710 <pvPortMallocMicroROS+0x94>
				{
					pxPreviousBlock = pxBlock;
 8000706:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000708:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800070a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800070c:	681b      	ldr	r3, [r3, #0]
 800070e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8000710:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000712:	685b      	ldr	r3, [r3, #4]
 8000714:	687a      	ldr	r2, [r7, #4]
 8000716:	429a      	cmp	r2, r3
 8000718:	d903      	bls.n	8000722 <pvPortMallocMicroROS+0xa6>
 800071a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800071c:	681b      	ldr	r3, [r3, #0]
 800071e:	2b00      	cmp	r3, #0
 8000720:	d1f1      	bne.n	8000706 <pvPortMallocMicroROS+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8000722:	4b35      	ldr	r3, [pc, #212]	@ (80007f8 <pvPortMallocMicroROS+0x17c>)
 8000724:	681b      	ldr	r3, [r3, #0]
 8000726:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000728:	429a      	cmp	r2, r3
 800072a:	d04c      	beq.n	80007c6 <pvPortMallocMicroROS+0x14a>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800072c:	6a3b      	ldr	r3, [r7, #32]
 800072e:	681b      	ldr	r3, [r3, #0]
 8000730:	2208      	movs	r2, #8
 8000732:	4413      	add	r3, r2
 8000734:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8000736:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000738:	681a      	ldr	r2, [r3, #0]
 800073a:	6a3b      	ldr	r3, [r7, #32]
 800073c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800073e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000740:	685a      	ldr	r2, [r3, #4]
 8000742:	687b      	ldr	r3, [r7, #4]
 8000744:	1ad2      	subs	r2, r2, r3
 8000746:	2308      	movs	r3, #8
 8000748:	005b      	lsls	r3, r3, #1
 800074a:	429a      	cmp	r2, r3
 800074c:	d920      	bls.n	8000790 <pvPortMallocMicroROS+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800074e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000750:	687b      	ldr	r3, [r7, #4]
 8000752:	4413      	add	r3, r2
 8000754:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8000756:	69bb      	ldr	r3, [r7, #24]
 8000758:	f003 0307 	and.w	r3, r3, #7
 800075c:	2b00      	cmp	r3, #0
 800075e:	d00b      	beq.n	8000778 <pvPortMallocMicroROS+0xfc>
	__asm volatile
 8000760:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000764:	f383 8811 	msr	BASEPRI, r3
 8000768:	f3bf 8f6f 	isb	sy
 800076c:	f3bf 8f4f 	dsb	sy
 8000770:	613b      	str	r3, [r7, #16]
}
 8000772:	bf00      	nop
 8000774:	bf00      	nop
 8000776:	e7fd      	b.n	8000774 <pvPortMallocMicroROS+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8000778:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800077a:	685a      	ldr	r2, [r3, #4]
 800077c:	687b      	ldr	r3, [r7, #4]
 800077e:	1ad2      	subs	r2, r2, r3
 8000780:	69bb      	ldr	r3, [r7, #24]
 8000782:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8000784:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000786:	687a      	ldr	r2, [r7, #4]
 8000788:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800078a:	69b8      	ldr	r0, [r7, #24]
 800078c:	f000 f96c 	bl	8000a68 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8000790:	4b1b      	ldr	r3, [pc, #108]	@ (8000800 <pvPortMallocMicroROS+0x184>)
 8000792:	681a      	ldr	r2, [r3, #0]
 8000794:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000796:	685b      	ldr	r3, [r3, #4]
 8000798:	1ad3      	subs	r3, r2, r3
 800079a:	4a19      	ldr	r2, [pc, #100]	@ (8000800 <pvPortMallocMicroROS+0x184>)
 800079c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800079e:	4b18      	ldr	r3, [pc, #96]	@ (8000800 <pvPortMallocMicroROS+0x184>)
 80007a0:	681a      	ldr	r2, [r3, #0]
 80007a2:	4b19      	ldr	r3, [pc, #100]	@ (8000808 <pvPortMallocMicroROS+0x18c>)
 80007a4:	681b      	ldr	r3, [r3, #0]
 80007a6:	429a      	cmp	r2, r3
 80007a8:	d203      	bcs.n	80007b2 <pvPortMallocMicroROS+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80007aa:	4b15      	ldr	r3, [pc, #84]	@ (8000800 <pvPortMallocMicroROS+0x184>)
 80007ac:	681b      	ldr	r3, [r3, #0]
 80007ae:	4a16      	ldr	r2, [pc, #88]	@ (8000808 <pvPortMallocMicroROS+0x18c>)
 80007b0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80007b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80007b4:	685a      	ldr	r2, [r3, #4]
 80007b6:	4b11      	ldr	r3, [pc, #68]	@ (80007fc <pvPortMallocMicroROS+0x180>)
 80007b8:	681b      	ldr	r3, [r3, #0]
 80007ba:	431a      	orrs	r2, r3
 80007bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80007be:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80007c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80007c2:	2200      	movs	r2, #0
 80007c4:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80007c6:	f004 ff4d 	bl	8005664 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80007ca:	69fb      	ldr	r3, [r7, #28]
 80007cc:	f003 0307 	and.w	r3, r3, #7
 80007d0:	2b00      	cmp	r3, #0
 80007d2:	d00b      	beq.n	80007ec <pvPortMallocMicroROS+0x170>
	__asm volatile
 80007d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80007d8:	f383 8811 	msr	BASEPRI, r3
 80007dc:	f3bf 8f6f 	isb	sy
 80007e0:	f3bf 8f4f 	dsb	sy
 80007e4:	60fb      	str	r3, [r7, #12]
}
 80007e6:	bf00      	nop
 80007e8:	bf00      	nop
 80007ea:	e7fd      	b.n	80007e8 <pvPortMallocMicroROS+0x16c>
	return pvReturn;
 80007ec:	69fb      	ldr	r3, [r7, #28]
}
 80007ee:	4618      	mov	r0, r3
 80007f0:	3728      	adds	r7, #40	@ 0x28
 80007f2:	46bd      	mov	sp, r7
 80007f4:	bd80      	pop	{r7, pc}
 80007f6:	bf00      	nop
 80007f8:	20004244 	.word	0x20004244
 80007fc:	20004250 	.word	0x20004250
 8000800:	20004248 	.word	0x20004248
 8000804:	2000423c 	.word	0x2000423c
 8000808:	2000424c 	.word	0x2000424c

0800080c <vPortFreeMicroROS>:
/*-----------------------------------------------------------*/

void vPortFreeMicroROS( void *pv )
{
 800080c:	b580      	push	{r7, lr}
 800080e:	b086      	sub	sp, #24
 8000810:	af00      	add	r7, sp, #0
 8000812:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8000814:	687b      	ldr	r3, [r7, #4]
 8000816:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	2b00      	cmp	r3, #0
 800081c:	d04a      	beq.n	80008b4 <vPortFreeMicroROS+0xa8>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800081e:	2308      	movs	r3, #8
 8000820:	425b      	negs	r3, r3
 8000822:	697a      	ldr	r2, [r7, #20]
 8000824:	4413      	add	r3, r2
 8000826:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8000828:	697b      	ldr	r3, [r7, #20]
 800082a:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800082c:	693b      	ldr	r3, [r7, #16]
 800082e:	685a      	ldr	r2, [r3, #4]
 8000830:	4b22      	ldr	r3, [pc, #136]	@ (80008bc <vPortFreeMicroROS+0xb0>)
 8000832:	681b      	ldr	r3, [r3, #0]
 8000834:	4013      	ands	r3, r2
 8000836:	2b00      	cmp	r3, #0
 8000838:	d10b      	bne.n	8000852 <vPortFreeMicroROS+0x46>
	__asm volatile
 800083a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800083e:	f383 8811 	msr	BASEPRI, r3
 8000842:	f3bf 8f6f 	isb	sy
 8000846:	f3bf 8f4f 	dsb	sy
 800084a:	60fb      	str	r3, [r7, #12]
}
 800084c:	bf00      	nop
 800084e:	bf00      	nop
 8000850:	e7fd      	b.n	800084e <vPortFreeMicroROS+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8000852:	693b      	ldr	r3, [r7, #16]
 8000854:	681b      	ldr	r3, [r3, #0]
 8000856:	2b00      	cmp	r3, #0
 8000858:	d00b      	beq.n	8000872 <vPortFreeMicroROS+0x66>
	__asm volatile
 800085a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800085e:	f383 8811 	msr	BASEPRI, r3
 8000862:	f3bf 8f6f 	isb	sy
 8000866:	f3bf 8f4f 	dsb	sy
 800086a:	60bb      	str	r3, [r7, #8]
}
 800086c:	bf00      	nop
 800086e:	bf00      	nop
 8000870:	e7fd      	b.n	800086e <vPortFreeMicroROS+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8000872:	693b      	ldr	r3, [r7, #16]
 8000874:	685a      	ldr	r2, [r3, #4]
 8000876:	4b11      	ldr	r3, [pc, #68]	@ (80008bc <vPortFreeMicroROS+0xb0>)
 8000878:	681b      	ldr	r3, [r3, #0]
 800087a:	4013      	ands	r3, r2
 800087c:	2b00      	cmp	r3, #0
 800087e:	d019      	beq.n	80008b4 <vPortFreeMicroROS+0xa8>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8000880:	693b      	ldr	r3, [r7, #16]
 8000882:	681b      	ldr	r3, [r3, #0]
 8000884:	2b00      	cmp	r3, #0
 8000886:	d115      	bne.n	80008b4 <vPortFreeMicroROS+0xa8>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8000888:	693b      	ldr	r3, [r7, #16]
 800088a:	685a      	ldr	r2, [r3, #4]
 800088c:	4b0b      	ldr	r3, [pc, #44]	@ (80008bc <vPortFreeMicroROS+0xb0>)
 800088e:	681b      	ldr	r3, [r3, #0]
 8000890:	43db      	mvns	r3, r3
 8000892:	401a      	ands	r2, r3
 8000894:	693b      	ldr	r3, [r7, #16]
 8000896:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8000898:	f004 fed6 	bl	8005648 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800089c:	693b      	ldr	r3, [r7, #16]
 800089e:	685a      	ldr	r2, [r3, #4]
 80008a0:	4b07      	ldr	r3, [pc, #28]	@ (80008c0 <vPortFreeMicroROS+0xb4>)
 80008a2:	681b      	ldr	r3, [r3, #0]
 80008a4:	4413      	add	r3, r2
 80008a6:	4a06      	ldr	r2, [pc, #24]	@ (80008c0 <vPortFreeMicroROS+0xb4>)
 80008a8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80008aa:	6938      	ldr	r0, [r7, #16]
 80008ac:	f000 f8dc 	bl	8000a68 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 80008b0:	f004 fed8 	bl	8005664 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80008b4:	bf00      	nop
 80008b6:	3718      	adds	r7, #24
 80008b8:	46bd      	mov	sp, r7
 80008ba:	bd80      	pop	{r7, pc}
 80008bc:	20004250 	.word	0x20004250
 80008c0:	20004248 	.word	0x20004248

080008c4 <getBlockSize>:
/*-----------------------------------------------------------*/

/*-----------------------------------------------------------*/
size_t getBlockSize( void *pv )
{
 80008c4:	b480      	push	{r7}
 80008c6:	b087      	sub	sp, #28
 80008c8:	af00      	add	r7, sp, #0
 80008ca:	6078      	str	r0, [r7, #4]

	uint8_t *puc = ( uint8_t * ) pv;
 80008cc:	687b      	ldr	r3, [r7, #4]
 80008ce:	617b      	str	r3, [r7, #20]
	BlockLink_t *pxLink;

	puc -= xHeapStructSize;
 80008d0:	2308      	movs	r3, #8
 80008d2:	425b      	negs	r3, r3
 80008d4:	697a      	ldr	r2, [r7, #20]
 80008d6:	4413      	add	r3, r2
 80008d8:	617b      	str	r3, [r7, #20]
	pxLink = ( void * ) puc;
 80008da:	697b      	ldr	r3, [r7, #20]
 80008dc:	613b      	str	r3, [r7, #16]

	size_t count = pxLink->xBlockSize & ~xBlockAllocatedBit;
 80008de:	693b      	ldr	r3, [r7, #16]
 80008e0:	685a      	ldr	r2, [r3, #4]
 80008e2:	4b06      	ldr	r3, [pc, #24]	@ (80008fc <getBlockSize+0x38>)
 80008e4:	681b      	ldr	r3, [r3, #0]
 80008e6:	43db      	mvns	r3, r3
 80008e8:	4013      	ands	r3, r2
 80008ea:	60fb      	str	r3, [r7, #12]

	return count;
 80008ec:	68fb      	ldr	r3, [r7, #12]
}
 80008ee:	4618      	mov	r0, r3
 80008f0:	371c      	adds	r7, #28
 80008f2:	46bd      	mov	sp, r7
 80008f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008f8:	4770      	bx	lr
 80008fa:	bf00      	nop
 80008fc:	20004250 	.word	0x20004250

08000900 <pvPortReallocMicroROS>:
/*-----------------------------------------------------------*/

void *pvPortReallocMicroROS( void *pv, size_t xWantedSize )
{
 8000900:	b580      	push	{r7, lr}
 8000902:	b084      	sub	sp, #16
 8000904:	af00      	add	r7, sp, #0
 8000906:	6078      	str	r0, [r7, #4]
 8000908:	6039      	str	r1, [r7, #0]
	vTaskSuspendAll();
 800090a:	f004 fe9d 	bl	8005648 <vTaskSuspendAll>

	void * newmem = pvPortMallocMicroROS(xWantedSize);
 800090e:	6838      	ldr	r0, [r7, #0]
 8000910:	f7ff feb4 	bl	800067c <pvPortMallocMicroROS>
 8000914:	60b8      	str	r0, [r7, #8]
	if (newmem != NULL && pv != NULL)
 8000916:	68bb      	ldr	r3, [r7, #8]
 8000918:	2b00      	cmp	r3, #0
 800091a:	d017      	beq.n	800094c <pvPortReallocMicroROS+0x4c>
 800091c:	687b      	ldr	r3, [r7, #4]
 800091e:	2b00      	cmp	r3, #0
 8000920:	d014      	beq.n	800094c <pvPortReallocMicroROS+0x4c>
	{
		size_t count = getBlockSize(pv) - xHeapStructSize;
 8000922:	6878      	ldr	r0, [r7, #4]
 8000924:	f7ff ffce 	bl	80008c4 <getBlockSize>
 8000928:	4603      	mov	r3, r0
 800092a:	2208      	movs	r2, #8
 800092c:	1a9b      	subs	r3, r3, r2
 800092e:	60fb      	str	r3, [r7, #12]
		if (xWantedSize < count)
 8000930:	683a      	ldr	r2, [r7, #0]
 8000932:	68fb      	ldr	r3, [r7, #12]
 8000934:	429a      	cmp	r2, r3
 8000936:	d201      	bcs.n	800093c <pvPortReallocMicroROS+0x3c>
		{
			count = xWantedSize;
 8000938:	683b      	ldr	r3, [r7, #0]
 800093a:	60fb      	str	r3, [r7, #12]
		}
		memcpy(newmem, pv, count);
 800093c:	68fa      	ldr	r2, [r7, #12]
 800093e:	6879      	ldr	r1, [r7, #4]
 8000940:	68b8      	ldr	r0, [r7, #8]
 8000942:	f013 fbca 	bl	80140da <memcpy>

		vPortFreeMicroROS(pv);
 8000946:	6878      	ldr	r0, [r7, #4]
 8000948:	f7ff ff60 	bl	800080c <vPortFreeMicroROS>
	}

	( void ) xTaskResumeAll();
 800094c:	f004 fe8a 	bl	8005664 <xTaskResumeAll>

	return newmem;
 8000950:	68bb      	ldr	r3, [r7, #8]
}
 8000952:	4618      	mov	r0, r3
 8000954:	3710      	adds	r7, #16
 8000956:	46bd      	mov	sp, r7
 8000958:	bd80      	pop	{r7, pc}

0800095a <pvPortCallocMicroROS>:
/*-----------------------------------------------------------*/

void *pvPortCallocMicroROS( size_t num, size_t xWantedSize )
{
 800095a:	b580      	push	{r7, lr}
 800095c:	b086      	sub	sp, #24
 800095e:	af00      	add	r7, sp, #0
 8000960:	6078      	str	r0, [r7, #4]
 8000962:	6039      	str	r1, [r7, #0]
	vTaskSuspendAll();
 8000964:	f004 fe70 	bl	8005648 <vTaskSuspendAll>
	size_t count = xWantedSize*num;
 8000968:	683b      	ldr	r3, [r7, #0]
 800096a:	687a      	ldr	r2, [r7, #4]
 800096c:	fb02 f303 	mul.w	r3, r2, r3
 8000970:	617b      	str	r3, [r7, #20]

	void * mem = pvPortMallocMicroROS(count);
 8000972:	6978      	ldr	r0, [r7, #20]
 8000974:	f7ff fe82 	bl	800067c <pvPortMallocMicroROS>
 8000978:	60f8      	str	r0, [r7, #12]
  	char *in_dest = (char*)mem;
 800097a:	68fb      	ldr	r3, [r7, #12]
 800097c:	613b      	str	r3, [r7, #16]

  	while(count--)
 800097e:	e004      	b.n	800098a <pvPortCallocMicroROS+0x30>
    	*in_dest++ = 0;
 8000980:	693b      	ldr	r3, [r7, #16]
 8000982:	1c5a      	adds	r2, r3, #1
 8000984:	613a      	str	r2, [r7, #16]
 8000986:	2200      	movs	r2, #0
 8000988:	701a      	strb	r2, [r3, #0]
  	while(count--)
 800098a:	697b      	ldr	r3, [r7, #20]
 800098c:	1e5a      	subs	r2, r3, #1
 800098e:	617a      	str	r2, [r7, #20]
 8000990:	2b00      	cmp	r3, #0
 8000992:	d1f5      	bne.n	8000980 <pvPortCallocMicroROS+0x26>

	( void ) xTaskResumeAll();
 8000994:	f004 fe66 	bl	8005664 <xTaskResumeAll>
  	return mem;
 8000998:	68fb      	ldr	r3, [r7, #12]
}
 800099a:	4618      	mov	r0, r3
 800099c:	3718      	adds	r7, #24
 800099e:	46bd      	mov	sp, r7
 80009a0:	bd80      	pop	{r7, pc}
	...

080009a4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80009a4:	b480      	push	{r7}
 80009a6:	b085      	sub	sp, #20
 80009a8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80009aa:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 80009ae:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80009b0:	4b27      	ldr	r3, [pc, #156]	@ (8000a50 <prvHeapInit+0xac>)
 80009b2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80009b4:	68fb      	ldr	r3, [r7, #12]
 80009b6:	f003 0307 	and.w	r3, r3, #7
 80009ba:	2b00      	cmp	r3, #0
 80009bc:	d00c      	beq.n	80009d8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80009be:	68fb      	ldr	r3, [r7, #12]
 80009c0:	3307      	adds	r3, #7
 80009c2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80009c4:	68fb      	ldr	r3, [r7, #12]
 80009c6:	f023 0307 	bic.w	r3, r3, #7
 80009ca:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80009cc:	68ba      	ldr	r2, [r7, #8]
 80009ce:	68fb      	ldr	r3, [r7, #12]
 80009d0:	1ad3      	subs	r3, r2, r3
 80009d2:	4a1f      	ldr	r2, [pc, #124]	@ (8000a50 <prvHeapInit+0xac>)
 80009d4:	4413      	add	r3, r2
 80009d6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80009d8:	68fb      	ldr	r3, [r7, #12]
 80009da:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80009dc:	4a1d      	ldr	r2, [pc, #116]	@ (8000a54 <prvHeapInit+0xb0>)
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80009e2:	4b1c      	ldr	r3, [pc, #112]	@ (8000a54 <prvHeapInit+0xb0>)
 80009e4:	2200      	movs	r2, #0
 80009e6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	68ba      	ldr	r2, [r7, #8]
 80009ec:	4413      	add	r3, r2
 80009ee:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80009f0:	2208      	movs	r2, #8
 80009f2:	68fb      	ldr	r3, [r7, #12]
 80009f4:	1a9b      	subs	r3, r3, r2
 80009f6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80009f8:	68fb      	ldr	r3, [r7, #12]
 80009fa:	f023 0307 	bic.w	r3, r3, #7
 80009fe:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8000a00:	68fb      	ldr	r3, [r7, #12]
 8000a02:	4a15      	ldr	r2, [pc, #84]	@ (8000a58 <prvHeapInit+0xb4>)
 8000a04:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8000a06:	4b14      	ldr	r3, [pc, #80]	@ (8000a58 <prvHeapInit+0xb4>)
 8000a08:	681b      	ldr	r3, [r3, #0]
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8000a0e:	4b12      	ldr	r3, [pc, #72]	@ (8000a58 <prvHeapInit+0xb4>)
 8000a10:	681b      	ldr	r3, [r3, #0]
 8000a12:	2200      	movs	r2, #0
 8000a14:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8000a1a:	683b      	ldr	r3, [r7, #0]
 8000a1c:	68fa      	ldr	r2, [r7, #12]
 8000a1e:	1ad2      	subs	r2, r2, r3
 8000a20:	683b      	ldr	r3, [r7, #0]
 8000a22:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8000a24:	4b0c      	ldr	r3, [pc, #48]	@ (8000a58 <prvHeapInit+0xb4>)
 8000a26:	681a      	ldr	r2, [r3, #0]
 8000a28:	683b      	ldr	r3, [r7, #0]
 8000a2a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8000a2c:	683b      	ldr	r3, [r7, #0]
 8000a2e:	685b      	ldr	r3, [r3, #4]
 8000a30:	4a0a      	ldr	r2, [pc, #40]	@ (8000a5c <prvHeapInit+0xb8>)
 8000a32:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8000a34:	683b      	ldr	r3, [r7, #0]
 8000a36:	685b      	ldr	r3, [r3, #4]
 8000a38:	4a09      	ldr	r2, [pc, #36]	@ (8000a60 <prvHeapInit+0xbc>)
 8000a3a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8000a3c:	4b09      	ldr	r3, [pc, #36]	@ (8000a64 <prvHeapInit+0xc0>)
 8000a3e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8000a42:	601a      	str	r2, [r3, #0]
}
 8000a44:	bf00      	nop
 8000a46:	3714      	adds	r7, #20
 8000a48:	46bd      	mov	sp, r7
 8000a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a4e:	4770      	bx	lr
 8000a50:	2000063c 	.word	0x2000063c
 8000a54:	2000423c 	.word	0x2000423c
 8000a58:	20004244 	.word	0x20004244
 8000a5c:	2000424c 	.word	0x2000424c
 8000a60:	20004248 	.word	0x20004248
 8000a64:	20004250 	.word	0x20004250

08000a68 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8000a68:	b480      	push	{r7}
 8000a6a:	b085      	sub	sp, #20
 8000a6c:	af00      	add	r7, sp, #0
 8000a6e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8000a70:	4b28      	ldr	r3, [pc, #160]	@ (8000b14 <prvInsertBlockIntoFreeList+0xac>)
 8000a72:	60fb      	str	r3, [r7, #12]
 8000a74:	e002      	b.n	8000a7c <prvInsertBlockIntoFreeList+0x14>
 8000a76:	68fb      	ldr	r3, [r7, #12]
 8000a78:	681b      	ldr	r3, [r3, #0]
 8000a7a:	60fb      	str	r3, [r7, #12]
 8000a7c:	68fb      	ldr	r3, [r7, #12]
 8000a7e:	681b      	ldr	r3, [r3, #0]
 8000a80:	687a      	ldr	r2, [r7, #4]
 8000a82:	429a      	cmp	r2, r3
 8000a84:	d8f7      	bhi.n	8000a76 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8000a86:	68fb      	ldr	r3, [r7, #12]
 8000a88:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8000a8a:	68fb      	ldr	r3, [r7, #12]
 8000a8c:	685b      	ldr	r3, [r3, #4]
 8000a8e:	68ba      	ldr	r2, [r7, #8]
 8000a90:	4413      	add	r3, r2
 8000a92:	687a      	ldr	r2, [r7, #4]
 8000a94:	429a      	cmp	r2, r3
 8000a96:	d108      	bne.n	8000aaa <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8000a98:	68fb      	ldr	r3, [r7, #12]
 8000a9a:	685a      	ldr	r2, [r3, #4]
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	685b      	ldr	r3, [r3, #4]
 8000aa0:	441a      	add	r2, r3
 8000aa2:	68fb      	ldr	r3, [r7, #12]
 8000aa4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8000aa6:	68fb      	ldr	r3, [r7, #12]
 8000aa8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8000aaa:	687b      	ldr	r3, [r7, #4]
 8000aac:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8000aae:	687b      	ldr	r3, [r7, #4]
 8000ab0:	685b      	ldr	r3, [r3, #4]
 8000ab2:	68ba      	ldr	r2, [r7, #8]
 8000ab4:	441a      	add	r2, r3
 8000ab6:	68fb      	ldr	r3, [r7, #12]
 8000ab8:	681b      	ldr	r3, [r3, #0]
 8000aba:	429a      	cmp	r2, r3
 8000abc:	d118      	bne.n	8000af0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8000abe:	68fb      	ldr	r3, [r7, #12]
 8000ac0:	681a      	ldr	r2, [r3, #0]
 8000ac2:	4b15      	ldr	r3, [pc, #84]	@ (8000b18 <prvInsertBlockIntoFreeList+0xb0>)
 8000ac4:	681b      	ldr	r3, [r3, #0]
 8000ac6:	429a      	cmp	r2, r3
 8000ac8:	d00d      	beq.n	8000ae6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	685a      	ldr	r2, [r3, #4]
 8000ace:	68fb      	ldr	r3, [r7, #12]
 8000ad0:	681b      	ldr	r3, [r3, #0]
 8000ad2:	685b      	ldr	r3, [r3, #4]
 8000ad4:	441a      	add	r2, r3
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8000ada:	68fb      	ldr	r3, [r7, #12]
 8000adc:	681b      	ldr	r3, [r3, #0]
 8000ade:	681a      	ldr	r2, [r3, #0]
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	601a      	str	r2, [r3, #0]
 8000ae4:	e008      	b.n	8000af8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8000ae6:	4b0c      	ldr	r3, [pc, #48]	@ (8000b18 <prvInsertBlockIntoFreeList+0xb0>)
 8000ae8:	681a      	ldr	r2, [r3, #0]
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	601a      	str	r2, [r3, #0]
 8000aee:	e003      	b.n	8000af8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8000af0:	68fb      	ldr	r3, [r7, #12]
 8000af2:	681a      	ldr	r2, [r3, #0]
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8000af8:	68fa      	ldr	r2, [r7, #12]
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	429a      	cmp	r2, r3
 8000afe:	d002      	beq.n	8000b06 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8000b00:	68fb      	ldr	r3, [r7, #12]
 8000b02:	687a      	ldr	r2, [r7, #4]
 8000b04:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8000b06:	bf00      	nop
 8000b08:	3714      	adds	r7, #20
 8000b0a:	46bd      	mov	sp, r7
 8000b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b10:	4770      	bx	lr
 8000b12:	bf00      	nop
 8000b14:	2000423c 	.word	0x2000423c
 8000b18:	20004244 	.word	0x20004244

08000b1c <cmd_vel_callback>:
/* USER CODE BEGIN 0 */
geometry_msgs__msg__Twist msg_cmd_vel;
double v;
double omega;
void cmd_vel_callback(const void * msgin)
{
 8000b1c:	b580      	push	{r7, lr}
 8000b1e:	b084      	sub	sp, #16
 8000b20:	af00      	add	r7, sp, #0
 8000b22:	6078      	str	r0, [r7, #4]
  // Cast received message to used type
  const geometry_msgs__msg__Twist * msg = (const geometry_msgs__msg__Twist *)msgin;
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	60fb      	str	r3, [r7, #12]

   v = msg->linear.x;
 8000b28:	68fb      	ldr	r3, [r7, #12]
 8000b2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000b2e:	4909      	ldr	r1, [pc, #36]	@ (8000b54 <cmd_vel_callback+0x38>)
 8000b30:	e9c1 2300 	strd	r2, r3, [r1]
   omega = msg->angular.z;
 8000b34:	68fb      	ldr	r3, [r7, #12]
 8000b36:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 8000b3a:	4907      	ldr	r1, [pc, #28]	@ (8000b58 <cmd_vel_callback+0x3c>)
 8000b3c:	e9c1 2300 	strd	r2, r3, [r1]

  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8000b40:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000b44:	4805      	ldr	r0, [pc, #20]	@ (8000b5c <cmd_vel_callback+0x40>)
 8000b46:	f001 fd2c 	bl	80025a2 <HAL_GPIO_TogglePin>

}
 8000b4a:	bf00      	nop
 8000b4c:	3710      	adds	r7, #16
 8000b4e:	46bd      	mov	sp, r7
 8000b50:	bd80      	pop	{r7, pc}
 8000b52:	bf00      	nop
 8000b54:	20004390 	.word	0x20004390
 8000b58:	20004398 	.word	0x20004398
 8000b5c:	40020800 	.word	0x40020800

08000b60 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b60:	b580      	push	{r7, lr}
 8000b62:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b64:	f000 fdfa 	bl	800175c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b68:	f000 f81a 	bl	8000ba0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b6c:	f000 f8c8 	bl	8000d00 <MX_GPIO_Init>
  MX_DMA_Init();
 8000b70:	f000 f89e 	bl	8000cb0 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000b74:	f000 f872 	bl	8000c5c <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000b78:	f003 fc48 	bl	800440c <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000b7c:	4a05      	ldr	r2, [pc, #20]	@ (8000b94 <main+0x34>)
 8000b7e:	2100      	movs	r1, #0
 8000b80:	4805      	ldr	r0, [pc, #20]	@ (8000b98 <main+0x38>)
 8000b82:	f003 fc8d 	bl	80044a0 <osThreadNew>
 8000b86:	4603      	mov	r3, r0
 8000b88:	4a04      	ldr	r2, [pc, #16]	@ (8000b9c <main+0x3c>)
 8000b8a:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000b8c:	f003 fc62 	bl	8004454 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000b90:	bf00      	nop
 8000b92:	e7fd      	b.n	8000b90 <main+0x30>
 8000b94:	08014f1c 	.word	0x08014f1c
 8000b98:	08000da5 	.word	0x08000da5
 8000b9c:	2000435c 	.word	0x2000435c

08000ba0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	b094      	sub	sp, #80	@ 0x50
 8000ba4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ba6:	f107 0320 	add.w	r3, r7, #32
 8000baa:	2230      	movs	r2, #48	@ 0x30
 8000bac:	2100      	movs	r1, #0
 8000bae:	4618      	mov	r0, r3
 8000bb0:	f013 f9b8 	bl	8013f24 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000bb4:	f107 030c 	add.w	r3, r7, #12
 8000bb8:	2200      	movs	r2, #0
 8000bba:	601a      	str	r2, [r3, #0]
 8000bbc:	605a      	str	r2, [r3, #4]
 8000bbe:	609a      	str	r2, [r3, #8]
 8000bc0:	60da      	str	r2, [r3, #12]
 8000bc2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000bc4:	2300      	movs	r3, #0
 8000bc6:	60bb      	str	r3, [r7, #8]
 8000bc8:	4b22      	ldr	r3, [pc, #136]	@ (8000c54 <SystemClock_Config+0xb4>)
 8000bca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bcc:	4a21      	ldr	r2, [pc, #132]	@ (8000c54 <SystemClock_Config+0xb4>)
 8000bce:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000bd2:	6413      	str	r3, [r2, #64]	@ 0x40
 8000bd4:	4b1f      	ldr	r3, [pc, #124]	@ (8000c54 <SystemClock_Config+0xb4>)
 8000bd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bd8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000bdc:	60bb      	str	r3, [r7, #8]
 8000bde:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000be0:	2300      	movs	r3, #0
 8000be2:	607b      	str	r3, [r7, #4]
 8000be4:	4b1c      	ldr	r3, [pc, #112]	@ (8000c58 <SystemClock_Config+0xb8>)
 8000be6:	681b      	ldr	r3, [r3, #0]
 8000be8:	4a1b      	ldr	r2, [pc, #108]	@ (8000c58 <SystemClock_Config+0xb8>)
 8000bea:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000bee:	6013      	str	r3, [r2, #0]
 8000bf0:	4b19      	ldr	r3, [pc, #100]	@ (8000c58 <SystemClock_Config+0xb8>)
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000bf8:	607b      	str	r3, [r7, #4]
 8000bfa:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000bfc:	2302      	movs	r3, #2
 8000bfe:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000c00:	2301      	movs	r3, #1
 8000c02:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000c04:	2310      	movs	r3, #16
 8000c06:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000c08:	2300      	movs	r3, #0
 8000c0a:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c0c:	f107 0320 	add.w	r3, r7, #32
 8000c10:	4618      	mov	r0, r3
 8000c12:	f001 fce1 	bl	80025d8 <HAL_RCC_OscConfig>
 8000c16:	4603      	mov	r3, r0
 8000c18:	2b00      	cmp	r3, #0
 8000c1a:	d001      	beq.n	8000c20 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8000c1c:	f000 f95a 	bl	8000ed4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c20:	230f      	movs	r3, #15
 8000c22:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000c24:	2300      	movs	r3, #0
 8000c26:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c28:	2300      	movs	r3, #0
 8000c2a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000c2c:	2300      	movs	r3, #0
 8000c2e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c30:	2300      	movs	r3, #0
 8000c32:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000c34:	f107 030c 	add.w	r3, r7, #12
 8000c38:	2100      	movs	r1, #0
 8000c3a:	4618      	mov	r0, r3
 8000c3c:	f001 ff44 	bl	8002ac8 <HAL_RCC_ClockConfig>
 8000c40:	4603      	mov	r3, r0
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	d001      	beq.n	8000c4a <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8000c46:	f000 f945 	bl	8000ed4 <Error_Handler>
  }
}
 8000c4a:	bf00      	nop
 8000c4c:	3750      	adds	r7, #80	@ 0x50
 8000c4e:	46bd      	mov	sp, r7
 8000c50:	bd80      	pop	{r7, pc}
 8000c52:	bf00      	nop
 8000c54:	40023800 	.word	0x40023800
 8000c58:	40007000 	.word	0x40007000

08000c5c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000c60:	4b11      	ldr	r3, [pc, #68]	@ (8000ca8 <MX_USART2_UART_Init+0x4c>)
 8000c62:	4a12      	ldr	r2, [pc, #72]	@ (8000cac <MX_USART2_UART_Init+0x50>)
 8000c64:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000c66:	4b10      	ldr	r3, [pc, #64]	@ (8000ca8 <MX_USART2_UART_Init+0x4c>)
 8000c68:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000c6c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000c6e:	4b0e      	ldr	r3, [pc, #56]	@ (8000ca8 <MX_USART2_UART_Init+0x4c>)
 8000c70:	2200      	movs	r2, #0
 8000c72:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000c74:	4b0c      	ldr	r3, [pc, #48]	@ (8000ca8 <MX_USART2_UART_Init+0x4c>)
 8000c76:	2200      	movs	r2, #0
 8000c78:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000c7a:	4b0b      	ldr	r3, [pc, #44]	@ (8000ca8 <MX_USART2_UART_Init+0x4c>)
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000c80:	4b09      	ldr	r3, [pc, #36]	@ (8000ca8 <MX_USART2_UART_Init+0x4c>)
 8000c82:	220c      	movs	r2, #12
 8000c84:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c86:	4b08      	ldr	r3, [pc, #32]	@ (8000ca8 <MX_USART2_UART_Init+0x4c>)
 8000c88:	2200      	movs	r2, #0
 8000c8a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c8c:	4b06      	ldr	r3, [pc, #24]	@ (8000ca8 <MX_USART2_UART_Init+0x4c>)
 8000c8e:	2200      	movs	r2, #0
 8000c90:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000c92:	4805      	ldr	r0, [pc, #20]	@ (8000ca8 <MX_USART2_UART_Init+0x4c>)
 8000c94:	f002 f8f8 	bl	8002e88 <HAL_UART_Init>
 8000c98:	4603      	mov	r3, r0
 8000c9a:	2b00      	cmp	r3, #0
 8000c9c:	d001      	beq.n	8000ca2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000c9e:	f000 f919 	bl	8000ed4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000ca2:	bf00      	nop
 8000ca4:	bd80      	pop	{r7, pc}
 8000ca6:	bf00      	nop
 8000ca8:	20004254 	.word	0x20004254
 8000cac:	40004400 	.word	0x40004400

08000cb0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000cb0:	b580      	push	{r7, lr}
 8000cb2:	b082      	sub	sp, #8
 8000cb4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	607b      	str	r3, [r7, #4]
 8000cba:	4b10      	ldr	r3, [pc, #64]	@ (8000cfc <MX_DMA_Init+0x4c>)
 8000cbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cbe:	4a0f      	ldr	r2, [pc, #60]	@ (8000cfc <MX_DMA_Init+0x4c>)
 8000cc0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000cc4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000cc6:	4b0d      	ldr	r3, [pc, #52]	@ (8000cfc <MX_DMA_Init+0x4c>)
 8000cc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cca:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000cce:	607b      	str	r3, [r7, #4]
 8000cd0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	2105      	movs	r1, #5
 8000cd6:	2010      	movs	r0, #16
 8000cd8:	f000 fe8d 	bl	80019f6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8000cdc:	2010      	movs	r0, #16
 8000cde:	f000 fea6 	bl	8001a2e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 5, 0);
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	2105      	movs	r1, #5
 8000ce6:	2011      	movs	r0, #17
 8000ce8:	f000 fe85 	bl	80019f6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8000cec:	2011      	movs	r0, #17
 8000cee:	f000 fe9e 	bl	8001a2e <HAL_NVIC_EnableIRQ>

}
 8000cf2:	bf00      	nop
 8000cf4:	3708      	adds	r7, #8
 8000cf6:	46bd      	mov	sp, r7
 8000cf8:	bd80      	pop	{r7, pc}
 8000cfa:	bf00      	nop
 8000cfc:	40023800 	.word	0x40023800

08000d00 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000d00:	b580      	push	{r7, lr}
 8000d02:	b088      	sub	sp, #32
 8000d04:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d06:	f107 030c 	add.w	r3, r7, #12
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	601a      	str	r2, [r3, #0]
 8000d0e:	605a      	str	r2, [r3, #4]
 8000d10:	609a      	str	r2, [r3, #8]
 8000d12:	60da      	str	r2, [r3, #12]
 8000d14:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d16:	2300      	movs	r3, #0
 8000d18:	60bb      	str	r3, [r7, #8]
 8000d1a:	4b20      	ldr	r3, [pc, #128]	@ (8000d9c <MX_GPIO_Init+0x9c>)
 8000d1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d1e:	4a1f      	ldr	r2, [pc, #124]	@ (8000d9c <MX_GPIO_Init+0x9c>)
 8000d20:	f043 0304 	orr.w	r3, r3, #4
 8000d24:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d26:	4b1d      	ldr	r3, [pc, #116]	@ (8000d9c <MX_GPIO_Init+0x9c>)
 8000d28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d2a:	f003 0304 	and.w	r3, r3, #4
 8000d2e:	60bb      	str	r3, [r7, #8]
 8000d30:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000d32:	2300      	movs	r3, #0
 8000d34:	607b      	str	r3, [r7, #4]
 8000d36:	4b19      	ldr	r3, [pc, #100]	@ (8000d9c <MX_GPIO_Init+0x9c>)
 8000d38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d3a:	4a18      	ldr	r2, [pc, #96]	@ (8000d9c <MX_GPIO_Init+0x9c>)
 8000d3c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000d40:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d42:	4b16      	ldr	r3, [pc, #88]	@ (8000d9c <MX_GPIO_Init+0x9c>)
 8000d44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d46:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000d4a:	607b      	str	r3, [r7, #4]
 8000d4c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d4e:	2300      	movs	r3, #0
 8000d50:	603b      	str	r3, [r7, #0]
 8000d52:	4b12      	ldr	r3, [pc, #72]	@ (8000d9c <MX_GPIO_Init+0x9c>)
 8000d54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d56:	4a11      	ldr	r2, [pc, #68]	@ (8000d9c <MX_GPIO_Init+0x9c>)
 8000d58:	f043 0301 	orr.w	r3, r3, #1
 8000d5c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d5e:	4b0f      	ldr	r3, [pc, #60]	@ (8000d9c <MX_GPIO_Init+0x9c>)
 8000d60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d62:	f003 0301 	and.w	r3, r3, #1
 8000d66:	603b      	str	r3, [r7, #0]
 8000d68:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000d70:	480b      	ldr	r0, [pc, #44]	@ (8000da0 <MX_GPIO_Init+0xa0>)
 8000d72:	f001 fbfd 	bl	8002570 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000d76:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000d7a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d7c:	2301      	movs	r3, #1
 8000d7e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d80:	2300      	movs	r3, #0
 8000d82:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d84:	2300      	movs	r3, #0
 8000d86:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d88:	f107 030c 	add.w	r3, r7, #12
 8000d8c:	4619      	mov	r1, r3
 8000d8e:	4804      	ldr	r0, [pc, #16]	@ (8000da0 <MX_GPIO_Init+0xa0>)
 8000d90:	f001 fa6a 	bl	8002268 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000d94:	bf00      	nop
 8000d96:	3720      	adds	r7, #32
 8000d98:	46bd      	mov	sp, r7
 8000d9a:	bd80      	pop	{r7, pc}
 8000d9c:	40023800 	.word	0x40023800
 8000da0:	40020800 	.word	0x40020800

08000da4 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000da4:	b5b0      	push	{r4, r5, r7, lr}
 8000da6:	b0c8      	sub	sp, #288	@ 0x120
 8000da8:	af02      	add	r7, sp, #8
 8000daa:	61f8      	str	r0, [r7, #28]
  /* USER CODE BEGIN 5 */

	  // micro-ROS configuration

	  rmw_uros_set_custom_transport(
 8000dac:	4b3a      	ldr	r3, [pc, #232]	@ (8000e98 <StartDefaultTask+0xf4>)
 8000dae:	9301      	str	r3, [sp, #4]
 8000db0:	4b3a      	ldr	r3, [pc, #232]	@ (8000e9c <StartDefaultTask+0xf8>)
 8000db2:	9300      	str	r3, [sp, #0]
 8000db4:	4b3a      	ldr	r3, [pc, #232]	@ (8000ea0 <StartDefaultTask+0xfc>)
 8000db6:	4a3b      	ldr	r2, [pc, #236]	@ (8000ea4 <StartDefaultTask+0x100>)
 8000db8:	493b      	ldr	r1, [pc, #236]	@ (8000ea8 <StartDefaultTask+0x104>)
 8000dba:	2001      	movs	r0, #1
 8000dbc:	f008 fb34 	bl	8009428 <rmw_uros_set_custom_transport>
	    cubemx_transport_open,
	    cubemx_transport_close,
	    cubemx_transport_write,
	    cubemx_transport_read);

	  rcl_allocator_t freeRTOS_allocator = rcutils_get_zero_initialized_allocator();
 8000dc0:	f507 7382 	add.w	r3, r7, #260	@ 0x104
 8000dc4:	4618      	mov	r0, r3
 8000dc6:	f008 fa5b 	bl	8009280 <rcutils_get_zero_initialized_allocator>
	  freeRTOS_allocator.allocate = microros_allocate;
 8000dca:	4b38      	ldr	r3, [pc, #224]	@ (8000eac <StartDefaultTask+0x108>)
 8000dcc:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
	  freeRTOS_allocator.deallocate = microros_deallocate;
 8000dd0:	4b37      	ldr	r3, [pc, #220]	@ (8000eb0 <StartDefaultTask+0x10c>)
 8000dd2:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
	  freeRTOS_allocator.reallocate = microros_reallocate;
 8000dd6:	4b37      	ldr	r3, [pc, #220]	@ (8000eb4 <StartDefaultTask+0x110>)
 8000dd8:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
	  freeRTOS_allocator.zero_allocate =  microros_zero_allocate;
 8000ddc:	4b36      	ldr	r3, [pc, #216]	@ (8000eb8 <StartDefaultTask+0x114>)
 8000dde:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110

	  if (!rcutils_set_default_allocator(&freeRTOS_allocator)) {
 8000de2:	f507 7382 	add.w	r3, r7, #260	@ 0x104
 8000de6:	4618      	mov	r0, r3
 8000de8:	f008 fa66 	bl	80092b8 <rcutils_set_default_allocator>
 8000dec:	4603      	mov	r3, r0
 8000dee:	f083 0301 	eor.w	r3, r3, #1
 8000df2:	b2db      	uxtb	r3, r3
 8000df4:	2b00      	cmp	r3, #0
 8000df6:	d004      	beq.n	8000e02 <StartDefaultTask+0x5e>
	      printf("Error on default allocators (line %d)\n", __LINE__);
 8000df8:	f44f 71ac 	mov.w	r1, #344	@ 0x158
 8000dfc:	482f      	ldr	r0, [pc, #188]	@ (8000ebc <StartDefaultTask+0x118>)
 8000dfe:	f012 ff9f 	bl	8013d40 <iprintf>
//	    msg.data++;
//	    osDelay(1);
//	  }

	// Initialize micro-ROS allocator
	allocator = rcl_get_default_allocator();
 8000e02:	463b      	mov	r3, r7
 8000e04:	4618      	mov	r0, r3
 8000e06:	f008 fa49 	bl	800929c <rcutils_get_default_allocator>
 8000e0a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000e0e:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8000e12:	f107 04b8 	add.w	r4, r7, #184	@ 0xb8
 8000e16:	461d      	mov	r5, r3
 8000e18:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000e1a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000e1c:	682b      	ldr	r3, [r5, #0]
 8000e1e:	6023      	str	r3, [r4, #0]

	// create init_options
	rclc_support_init(&support, 0, NULL, &allocator);
 8000e20:	f107 03b8 	add.w	r3, r7, #184	@ 0xb8
 8000e24:	f107 00cc 	add.w	r0, r7, #204	@ 0xcc
 8000e28:	2200      	movs	r2, #0
 8000e2a:	2100      	movs	r1, #0
 8000e2c:	f008 f966 	bl	80090fc <rclc_support_init>

	//create node
	rclc_node_init_default(&node, "stm32_node","", &support);
 8000e30:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8000e34:	f107 00b0 	add.w	r0, r7, #176	@ 0xb0
 8000e38:	4a21      	ldr	r2, [pc, #132]	@ (8000ec0 <StartDefaultTask+0x11c>)
 8000e3a:	4922      	ldr	r1, [pc, #136]	@ (8000ec4 <StartDefaultTask+0x120>)
 8000e3c:	f008 f9a8 	bl	8009190 <rclc_node_init_default>

	//create subscriber
	rclc_subscription_init_default(
 8000e40:	f006 f88a 	bl	8006f58 <rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist>
 8000e44:	4602      	mov	r2, r0
 8000e46:	f107 01b0 	add.w	r1, r7, #176	@ 0xb0
 8000e4a:	f507 7080 	add.w	r0, r7, #256	@ 0x100
 8000e4e:	4b1e      	ldr	r3, [pc, #120]	@ (8000ec8 <StartDefaultTask+0x124>)
 8000e50:	f008 f9da 	bl	8009208 <rclc_subscription_init_default>
		&node,
		ROSIDL_GET_MSG_TYPE_SUPPORT(geometry_msgs, msg, Twist),
		"/cmd_vel");

	// create executor
	rclc_executor_t executor = rclc_executor_get_zero_initialized_executor();
 8000e54:	f107 0320 	add.w	r3, r7, #32
 8000e58:	4618      	mov	r0, r3
 8000e5a:	f007 fee7 	bl	8008c2c <rclc_executor_get_zero_initialized_executor>
	rclc_executor_init(&executor, &support.context, 1, &allocator);
 8000e5e:	f107 03b8 	add.w	r3, r7, #184	@ 0xb8
 8000e62:	f107 01cc 	add.w	r1, r7, #204	@ 0xcc
 8000e66:	f107 0020 	add.w	r0, r7, #32
 8000e6a:	2201      	movs	r2, #1
 8000e6c:	f007 fee8 	bl	8008c40 <rclc_executor_init>

	// add subscriber callback to the executor
	rclc_executor_add_subscription(
 8000e70:	f507 7180 	add.w	r1, r7, #256	@ 0x100
 8000e74:	f107 0020 	add.w	r0, r7, #32
 8000e78:	2300      	movs	r3, #0
 8000e7a:	9300      	str	r3, [sp, #0]
 8000e7c:	4b13      	ldr	r3, [pc, #76]	@ (8000ecc <StartDefaultTask+0x128>)
 8000e7e:	4a14      	ldr	r2, [pc, #80]	@ (8000ed0 <StartDefaultTask+0x12c>)
 8000e80:	f007 ff4a 	bl	8008d18 <rclc_executor_add_subscription>
	  &executor, &subscriber, &msg_cmd_vel,
	  &cmd_vel_callback, ON_NEW_DATA);

	while(1) {
		rclc_executor_spin(&executor);
 8000e84:	f107 0320 	add.w	r3, r7, #32
 8000e88:	4618      	mov	r0, r3
 8000e8a:	f008 f90f 	bl	80090ac <rclc_executor_spin>
		vTaskDelay(pdMS_TO_TICKS(10));
 8000e8e:	200a      	movs	r0, #10
 8000e90:	f004 fb3c 	bl	800550c <vTaskDelay>
		rclc_executor_spin(&executor);
 8000e94:	bf00      	nop
 8000e96:	e7f5      	b.n	8000e84 <StartDefaultTask+0xe0>
 8000e98:	08001661 	.word	0x08001661
 8000e9c:	080015f9 	.word	0x080015f9
 8000ea0:	080015d9 	.word	0x080015d9
 8000ea4:	080015ad 	.word	0x080015ad
 8000ea8:	20004254 	.word	0x20004254
 8000eac:	08000ee1 	.word	0x08000ee1
 8000eb0:	08000f25 	.word	0x08000f25
 8000eb4:	08000f5d 	.word	0x08000f5d
 8000eb8:	08000fc9 	.word	0x08000fc9
 8000ebc:	08014ea4 	.word	0x08014ea4
 8000ec0:	08014ecc 	.word	0x08014ecc
 8000ec4:	08014ed0 	.word	0x08014ed0
 8000ec8:	08014edc 	.word	0x08014edc
 8000ecc:	08000b1d 	.word	0x08000b1d
 8000ed0:	20004360 	.word	0x20004360

08000ed4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ed4:	b480      	push	{r7}
 8000ed6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ed8:	b672      	cpsid	i
}
 8000eda:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000edc:	bf00      	nop
 8000ede:	e7fd      	b.n	8000edc <Error_Handler+0x8>

08000ee0 <microros_allocate>:
void vPortFreeMicroROS( void *pv );
void *pvPortReallocMicroROS( void *pv, size_t xWantedSize );
size_t getBlockSize( void *pv );
void *pvPortCallocMicroROS( size_t num, size_t xWantedSize );

void * microros_allocate(size_t size, void * state){
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b082      	sub	sp, #8
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	6078      	str	r0, [r7, #4]
 8000ee8:	6039      	str	r1, [r7, #0]
  (void) state;
  // printf("-- Alloc %d (prev: %d B)\n",size, xPortGetFreeHeapSize());
  absoluteUsedMemory += size;
 8000eea:	4b0c      	ldr	r3, [pc, #48]	@ (8000f1c <microros_allocate+0x3c>)
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	461a      	mov	r2, r3
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	4413      	add	r3, r2
 8000ef4:	461a      	mov	r2, r3
 8000ef6:	4b09      	ldr	r3, [pc, #36]	@ (8000f1c <microros_allocate+0x3c>)
 8000ef8:	601a      	str	r2, [r3, #0]
  usedMemory += size;
 8000efa:	4b09      	ldr	r3, [pc, #36]	@ (8000f20 <microros_allocate+0x40>)
 8000efc:	681b      	ldr	r3, [r3, #0]
 8000efe:	461a      	mov	r2, r3
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	4413      	add	r3, r2
 8000f04:	461a      	mov	r2, r3
 8000f06:	4b06      	ldr	r3, [pc, #24]	@ (8000f20 <microros_allocate+0x40>)
 8000f08:	601a      	str	r2, [r3, #0]
  return pvPortMallocMicroROS(size);
 8000f0a:	6878      	ldr	r0, [r7, #4]
 8000f0c:	f7ff fbb6 	bl	800067c <pvPortMallocMicroROS>
 8000f10:	4603      	mov	r3, r0
}
 8000f12:	4618      	mov	r0, r3
 8000f14:	3708      	adds	r7, #8
 8000f16:	46bd      	mov	sp, r7
 8000f18:	bd80      	pop	{r7, pc}
 8000f1a:	bf00      	nop
 8000f1c:	200043a0 	.word	0x200043a0
 8000f20:	200043a4 	.word	0x200043a4

08000f24 <microros_deallocate>:

void microros_deallocate(void * pointer, void * state){
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b082      	sub	sp, #8
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	6078      	str	r0, [r7, #4]
 8000f2c:	6039      	str	r1, [r7, #0]
  (void) state;
  // printf("-- Free %d (prev: %d B)\n",getBlockSize(pointer), xPortGetFreeHeapSize());
  if (NULL != pointer){
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	2b00      	cmp	r3, #0
 8000f32:	d00c      	beq.n	8000f4e <microros_deallocate+0x2a>
    usedMemory -= getBlockSize(pointer);
 8000f34:	6878      	ldr	r0, [r7, #4]
 8000f36:	f7ff fcc5 	bl	80008c4 <getBlockSize>
 8000f3a:	4603      	mov	r3, r0
 8000f3c:	4a06      	ldr	r2, [pc, #24]	@ (8000f58 <microros_deallocate+0x34>)
 8000f3e:	6812      	ldr	r2, [r2, #0]
 8000f40:	1ad3      	subs	r3, r2, r3
 8000f42:	461a      	mov	r2, r3
 8000f44:	4b04      	ldr	r3, [pc, #16]	@ (8000f58 <microros_deallocate+0x34>)
 8000f46:	601a      	str	r2, [r3, #0]
    vPortFreeMicroROS(pointer);
 8000f48:	6878      	ldr	r0, [r7, #4]
 8000f4a:	f7ff fc5f 	bl	800080c <vPortFreeMicroROS>
  }
}
 8000f4e:	bf00      	nop
 8000f50:	3708      	adds	r7, #8
 8000f52:	46bd      	mov	sp, r7
 8000f54:	bd80      	pop	{r7, pc}
 8000f56:	bf00      	nop
 8000f58:	200043a4 	.word	0x200043a4

08000f5c <microros_reallocate>:

void * microros_reallocate(void * pointer, size_t size, void * state){
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	b084      	sub	sp, #16
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	60f8      	str	r0, [r7, #12]
 8000f64:	60b9      	str	r1, [r7, #8]
 8000f66:	607a      	str	r2, [r7, #4]
  (void) state;
  // printf("-- Realloc %d -> %d (prev: %d B)\n",getBlockSize(pointer),size, xPortGetFreeHeapSize());
  absoluteUsedMemory += size;
 8000f68:	4b15      	ldr	r3, [pc, #84]	@ (8000fc0 <microros_reallocate+0x64>)
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	461a      	mov	r2, r3
 8000f6e:	68bb      	ldr	r3, [r7, #8]
 8000f70:	4413      	add	r3, r2
 8000f72:	461a      	mov	r2, r3
 8000f74:	4b12      	ldr	r3, [pc, #72]	@ (8000fc0 <microros_reallocate+0x64>)
 8000f76:	601a      	str	r2, [r3, #0]
  usedMemory += size;
 8000f78:	4b12      	ldr	r3, [pc, #72]	@ (8000fc4 <microros_reallocate+0x68>)
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	461a      	mov	r2, r3
 8000f7e:	68bb      	ldr	r3, [r7, #8]
 8000f80:	4413      	add	r3, r2
 8000f82:	461a      	mov	r2, r3
 8000f84:	4b0f      	ldr	r3, [pc, #60]	@ (8000fc4 <microros_reallocate+0x68>)
 8000f86:	601a      	str	r2, [r3, #0]
  if (NULL == pointer){
 8000f88:	68fb      	ldr	r3, [r7, #12]
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	d104      	bne.n	8000f98 <microros_reallocate+0x3c>
    return pvPortMallocMicroROS(size);
 8000f8e:	68b8      	ldr	r0, [r7, #8]
 8000f90:	f7ff fb74 	bl	800067c <pvPortMallocMicroROS>
 8000f94:	4603      	mov	r3, r0
 8000f96:	e00e      	b.n	8000fb6 <microros_reallocate+0x5a>
  } else {
    usedMemory -= getBlockSize(pointer);
 8000f98:	68f8      	ldr	r0, [r7, #12]
 8000f9a:	f7ff fc93 	bl	80008c4 <getBlockSize>
 8000f9e:	4603      	mov	r3, r0
 8000fa0:	4a08      	ldr	r2, [pc, #32]	@ (8000fc4 <microros_reallocate+0x68>)
 8000fa2:	6812      	ldr	r2, [r2, #0]
 8000fa4:	1ad3      	subs	r3, r2, r3
 8000fa6:	461a      	mov	r2, r3
 8000fa8:	4b06      	ldr	r3, [pc, #24]	@ (8000fc4 <microros_reallocate+0x68>)
 8000faa:	601a      	str	r2, [r3, #0]
    return pvPortReallocMicroROS(pointer,size);
 8000fac:	68b9      	ldr	r1, [r7, #8]
 8000fae:	68f8      	ldr	r0, [r7, #12]
 8000fb0:	f7ff fca6 	bl	8000900 <pvPortReallocMicroROS>
 8000fb4:	4603      	mov	r3, r0
  }
}
 8000fb6:	4618      	mov	r0, r3
 8000fb8:	3710      	adds	r7, #16
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	bd80      	pop	{r7, pc}
 8000fbe:	bf00      	nop
 8000fc0:	200043a0 	.word	0x200043a0
 8000fc4:	200043a4 	.word	0x200043a4

08000fc8 <microros_zero_allocate>:

void * microros_zero_allocate(size_t number_of_elements, size_t size_of_element, void * state){
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b084      	sub	sp, #16
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	60f8      	str	r0, [r7, #12]
 8000fd0:	60b9      	str	r1, [r7, #8]
 8000fd2:	607a      	str	r2, [r7, #4]
  (void) state;
  // printf("-- Calloc %d x %d = %d -> (prev: %d B)\n",number_of_elements,size_of_element, number_of_elements*size_of_element, xPortGetFreeHeapSize());
  absoluteUsedMemory += number_of_elements*size_of_element;
 8000fd4:	68fb      	ldr	r3, [r7, #12]
 8000fd6:	68ba      	ldr	r2, [r7, #8]
 8000fd8:	fb02 f303 	mul.w	r3, r2, r3
 8000fdc:	4a0c      	ldr	r2, [pc, #48]	@ (8001010 <microros_zero_allocate+0x48>)
 8000fde:	6812      	ldr	r2, [r2, #0]
 8000fe0:	4413      	add	r3, r2
 8000fe2:	461a      	mov	r2, r3
 8000fe4:	4b0a      	ldr	r3, [pc, #40]	@ (8001010 <microros_zero_allocate+0x48>)
 8000fe6:	601a      	str	r2, [r3, #0]
  usedMemory += number_of_elements*size_of_element;
 8000fe8:	68fb      	ldr	r3, [r7, #12]
 8000fea:	68ba      	ldr	r2, [r7, #8]
 8000fec:	fb02 f303 	mul.w	r3, r2, r3
 8000ff0:	4a08      	ldr	r2, [pc, #32]	@ (8001014 <microros_zero_allocate+0x4c>)
 8000ff2:	6812      	ldr	r2, [r2, #0]
 8000ff4:	4413      	add	r3, r2
 8000ff6:	461a      	mov	r2, r3
 8000ff8:	4b06      	ldr	r3, [pc, #24]	@ (8001014 <microros_zero_allocate+0x4c>)
 8000ffa:	601a      	str	r2, [r3, #0]
  return pvPortCallocMicroROS(number_of_elements,size_of_element);
 8000ffc:	68b9      	ldr	r1, [r7, #8]
 8000ffe:	68f8      	ldr	r0, [r7, #12]
 8001000:	f7ff fcab 	bl	800095a <pvPortCallocMicroROS>
 8001004:	4603      	mov	r3, r0
 8001006:	4618      	mov	r0, r3
 8001008:	3710      	adds	r7, #16
 800100a:	46bd      	mov	sp, r7
 800100c:	bd80      	pop	{r7, pc}
 800100e:	bf00      	nop
 8001010:	200043a0 	.word	0x200043a0
 8001014:	200043a4 	.word	0x200043a4

08001018 <UTILS_NanosecondsToTimespec>:
#define NANOSECONDS_PER_SECOND     ( 1000000000LL )                                /**< Nanoseconds per second. */
#define NANOSECONDS_PER_TICK       ( NANOSECONDS_PER_SECOND / configTICK_RATE_HZ ) /**< Nanoseconds per FreeRTOS tick. */

void UTILS_NanosecondsToTimespec( int64_t llSource,
                                  struct timespec * const pxDestination )
{
 8001018:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800101c:	b086      	sub	sp, #24
 800101e:	af00      	add	r7, sp, #0
 8001020:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8001024:	607a      	str	r2, [r7, #4]
    long lCarrySec = 0;
 8001026:	2300      	movs	r3, #0
 8001028:	617b      	str	r3, [r7, #20]

    /* Convert to timespec. */
    pxDestination->tv_sec = ( time_t ) ( llSource / NANOSECONDS_PER_SECOND );
 800102a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800102e:	a320      	add	r3, pc, #128	@ (adr r3, 80010b0 <UTILS_NanosecondsToTimespec+0x98>)
 8001030:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001034:	f7ff f93c 	bl	80002b0 <__aeabi_ldivmod>
 8001038:	4602      	mov	r2, r0
 800103a:	460b      	mov	r3, r1
 800103c:	6879      	ldr	r1, [r7, #4]
 800103e:	e9c1 2300 	strd	r2, r3, [r1]
    pxDestination->tv_nsec = ( long ) ( llSource % NANOSECONDS_PER_SECOND );
 8001042:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001046:	a31a      	add	r3, pc, #104	@ (adr r3, 80010b0 <UTILS_NanosecondsToTimespec+0x98>)
 8001048:	e9d3 2300 	ldrd	r2, r3, [r3]
 800104c:	f7ff f930 	bl	80002b0 <__aeabi_ldivmod>
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	609a      	str	r2, [r3, #8]

    /* Subtract from tv_sec if tv_nsec < 0. */
    if( pxDestination->tv_nsec < 0L )
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	689b      	ldr	r3, [r3, #8]
 8001058:	2b00      	cmp	r3, #0
 800105a:	da20      	bge.n	800109e <UTILS_NanosecondsToTimespec+0x86>
    {
        /* Compute the number of seconds to carry. */
        lCarrySec = ( pxDestination->tv_nsec / ( long ) NANOSECONDS_PER_SECOND ) + 1L;
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	689b      	ldr	r3, [r3, #8]
 8001060:	4a11      	ldr	r2, [pc, #68]	@ (80010a8 <UTILS_NanosecondsToTimespec+0x90>)
 8001062:	fb82 1203 	smull	r1, r2, r2, r3
 8001066:	1712      	asrs	r2, r2, #28
 8001068:	17db      	asrs	r3, r3, #31
 800106a:	1ad3      	subs	r3, r2, r3
 800106c:	3301      	adds	r3, #1
 800106e:	617b      	str	r3, [r7, #20]

        pxDestination->tv_sec -= ( time_t ) ( lCarrySec );
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001076:	6979      	ldr	r1, [r7, #20]
 8001078:	17c8      	asrs	r0, r1, #31
 800107a:	460c      	mov	r4, r1
 800107c:	4605      	mov	r5, r0
 800107e:	ebb2 0804 	subs.w	r8, r2, r4
 8001082:	eb63 0905 	sbc.w	r9, r3, r5
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	e9c3 8900 	strd	r8, r9, [r3]
        pxDestination->tv_nsec += lCarrySec * ( long ) NANOSECONDS_PER_SECOND;
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	689a      	ldr	r2, [r3, #8]
 8001090:	697b      	ldr	r3, [r7, #20]
 8001092:	4906      	ldr	r1, [pc, #24]	@ (80010ac <UTILS_NanosecondsToTimespec+0x94>)
 8001094:	fb01 f303 	mul.w	r3, r1, r3
 8001098:	441a      	add	r2, r3
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	609a      	str	r2, [r3, #8]
    }
}
 800109e:	bf00      	nop
 80010a0:	3718      	adds	r7, #24
 80010a2:	46bd      	mov	sp, r7
 80010a4:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80010a8:	44b82fa1 	.word	0x44b82fa1
 80010ac:	3b9aca00 	.word	0x3b9aca00
 80010b0:	3b9aca00 	.word	0x3b9aca00
 80010b4:	00000000 	.word	0x00000000

080010b8 <clock_gettime>:

int clock_gettime( int clock_id,
                   struct timespec * tp )
{
 80010b8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80010bc:	b08e      	sub	sp, #56	@ 0x38
 80010be:	af00      	add	r7, sp, #0
 80010c0:	6278      	str	r0, [r7, #36]	@ 0x24
 80010c2:	6239      	str	r1, [r7, #32]
    TimeOut_t xCurrentTime = { 0 };
 80010c4:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 80010c8:	2300      	movs	r3, #0
 80010ca:	6013      	str	r3, [r2, #0]
 80010cc:	6053      	str	r3, [r2, #4]

    /* Intermediate variable used to convert TimeOut_t to struct timespec.
     * Also used to detect overflow issues. It must be unsigned because the
     * behavior of signed integer overflow is undefined. */
    uint64_t ullTickCount = 0ULL;
 80010ce:	f04f 0200 	mov.w	r2, #0
 80010d2:	f04f 0300 	mov.w	r3, #0
 80010d6:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    /* Silence warnings about unused parameters. */
    ( void ) clock_id;

    /* Get the current tick count and overflow count. vTaskSetTimeOutState()
     * is used to get these values because they are both static in tasks.c. */
    vTaskSetTimeOutState( &xCurrentTime );
 80010da:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80010de:	4618      	mov	r0, r3
 80010e0:	f004 fd3c 	bl	8005b5c <vTaskSetTimeOutState>

    /* Adjust the tick count for the number of times a TickType_t has overflowed.
     * portMAX_DELAY should be the maximum value of a TickType_t. */
    ullTickCount = ( uint64_t ) ( xCurrentTime.xOverflowCount ) << ( sizeof( TickType_t ) * 8 );
 80010e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80010e6:	17da      	asrs	r2, r3, #31
 80010e8:	61bb      	str	r3, [r7, #24]
 80010ea:	61fa      	str	r2, [r7, #28]
 80010ec:	f04f 0200 	mov.w	r2, #0
 80010f0:	f04f 0300 	mov.w	r3, #0
 80010f4:	69b9      	ldr	r1, [r7, #24]
 80010f6:	000b      	movs	r3, r1
 80010f8:	2200      	movs	r2, #0
 80010fa:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30

    /* Add the current tick count. */
    ullTickCount += xCurrentTime.xTimeOnEntering;
 80010fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001100:	2200      	movs	r2, #0
 8001102:	461c      	mov	r4, r3
 8001104:	4615      	mov	r5, r2
 8001106:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 800110a:	1911      	adds	r1, r2, r4
 800110c:	60b9      	str	r1, [r7, #8]
 800110e:	416b      	adcs	r3, r5
 8001110:	60fb      	str	r3, [r7, #12]
 8001112:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8001116:	e9c7 340c 	strd	r3, r4, [r7, #48]	@ 0x30

    /* Convert ullTickCount to timespec. */
    UTILS_NanosecondsToTimespec( ( int64_t ) ullTickCount * NANOSECONDS_PER_TICK, tp );
 800111a:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 800111e:	4602      	mov	r2, r0
 8001120:	460b      	mov	r3, r1
 8001122:	f04f 0400 	mov.w	r4, #0
 8001126:	f04f 0500 	mov.w	r5, #0
 800112a:	015d      	lsls	r5, r3, #5
 800112c:	ea45 65d2 	orr.w	r5, r5, r2, lsr #27
 8001130:	0154      	lsls	r4, r2, #5
 8001132:	4622      	mov	r2, r4
 8001134:	462b      	mov	r3, r5
 8001136:	ebb2 0800 	subs.w	r8, r2, r0
 800113a:	eb63 0901 	sbc.w	r9, r3, r1
 800113e:	f04f 0200 	mov.w	r2, #0
 8001142:	f04f 0300 	mov.w	r3, #0
 8001146:	ea4f 2349 	mov.w	r3, r9, lsl #9
 800114a:	ea43 53d8 	orr.w	r3, r3, r8, lsr #23
 800114e:	ea4f 2248 	mov.w	r2, r8, lsl #9
 8001152:	4690      	mov	r8, r2
 8001154:	4699      	mov	r9, r3
 8001156:	eb18 0a00 	adds.w	sl, r8, r0
 800115a:	eb49 0b01 	adc.w	fp, r9, r1
 800115e:	f04f 0200 	mov.w	r2, #0
 8001162:	f04f 0300 	mov.w	r3, #0
 8001166:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800116a:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800116e:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001172:	ebb2 040a 	subs.w	r4, r2, sl
 8001176:	603c      	str	r4, [r7, #0]
 8001178:	eb63 030b 	sbc.w	r3, r3, fp
 800117c:	607b      	str	r3, [r7, #4]
 800117e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001182:	4623      	mov	r3, r4
 8001184:	181b      	adds	r3, r3, r0
 8001186:	613b      	str	r3, [r7, #16]
 8001188:	462b      	mov	r3, r5
 800118a:	eb41 0303 	adc.w	r3, r1, r3
 800118e:	617b      	str	r3, [r7, #20]
 8001190:	6a3a      	ldr	r2, [r7, #32]
 8001192:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001196:	f7ff ff3f 	bl	8001018 <UTILS_NanosecondsToTimespec>

    return 0;
 800119a:	2300      	movs	r3, #0
 800119c:	4618      	mov	r0, r3
 800119e:	3738      	adds	r7, #56	@ 0x38
 80011a0:	46bd      	mov	sp, r7
 80011a2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

080011a8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b082      	sub	sp, #8
 80011ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011ae:	2300      	movs	r3, #0
 80011b0:	607b      	str	r3, [r7, #4]
 80011b2:	4b12      	ldr	r3, [pc, #72]	@ (80011fc <HAL_MspInit+0x54>)
 80011b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011b6:	4a11      	ldr	r2, [pc, #68]	@ (80011fc <HAL_MspInit+0x54>)
 80011b8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80011bc:	6453      	str	r3, [r2, #68]	@ 0x44
 80011be:	4b0f      	ldr	r3, [pc, #60]	@ (80011fc <HAL_MspInit+0x54>)
 80011c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011c2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80011c6:	607b      	str	r3, [r7, #4]
 80011c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80011ca:	2300      	movs	r3, #0
 80011cc:	603b      	str	r3, [r7, #0]
 80011ce:	4b0b      	ldr	r3, [pc, #44]	@ (80011fc <HAL_MspInit+0x54>)
 80011d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011d2:	4a0a      	ldr	r2, [pc, #40]	@ (80011fc <HAL_MspInit+0x54>)
 80011d4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80011d8:	6413      	str	r3, [r2, #64]	@ 0x40
 80011da:	4b08      	ldr	r3, [pc, #32]	@ (80011fc <HAL_MspInit+0x54>)
 80011dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80011e2:	603b      	str	r3, [r7, #0]
 80011e4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80011e6:	2200      	movs	r2, #0
 80011e8:	210f      	movs	r1, #15
 80011ea:	f06f 0001 	mvn.w	r0, #1
 80011ee:	f000 fc02 	bl	80019f6 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80011f2:	bf00      	nop
 80011f4:	3708      	adds	r7, #8
 80011f6:	46bd      	mov	sp, r7
 80011f8:	bd80      	pop	{r7, pc}
 80011fa:	bf00      	nop
 80011fc:	40023800 	.word	0x40023800

08001200 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	b08a      	sub	sp, #40	@ 0x28
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001208:	f107 0314 	add.w	r3, r7, #20
 800120c:	2200      	movs	r2, #0
 800120e:	601a      	str	r2, [r3, #0]
 8001210:	605a      	str	r2, [r3, #4]
 8001212:	609a      	str	r2, [r3, #8]
 8001214:	60da      	str	r2, [r3, #12]
 8001216:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	4a4d      	ldr	r2, [pc, #308]	@ (8001354 <HAL_UART_MspInit+0x154>)
 800121e:	4293      	cmp	r3, r2
 8001220:	f040 8093 	bne.w	800134a <HAL_UART_MspInit+0x14a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001224:	2300      	movs	r3, #0
 8001226:	613b      	str	r3, [r7, #16]
 8001228:	4b4b      	ldr	r3, [pc, #300]	@ (8001358 <HAL_UART_MspInit+0x158>)
 800122a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800122c:	4a4a      	ldr	r2, [pc, #296]	@ (8001358 <HAL_UART_MspInit+0x158>)
 800122e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001232:	6413      	str	r3, [r2, #64]	@ 0x40
 8001234:	4b48      	ldr	r3, [pc, #288]	@ (8001358 <HAL_UART_MspInit+0x158>)
 8001236:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001238:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800123c:	613b      	str	r3, [r7, #16]
 800123e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001240:	2300      	movs	r3, #0
 8001242:	60fb      	str	r3, [r7, #12]
 8001244:	4b44      	ldr	r3, [pc, #272]	@ (8001358 <HAL_UART_MspInit+0x158>)
 8001246:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001248:	4a43      	ldr	r2, [pc, #268]	@ (8001358 <HAL_UART_MspInit+0x158>)
 800124a:	f043 0301 	orr.w	r3, r3, #1
 800124e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001250:	4b41      	ldr	r3, [pc, #260]	@ (8001358 <HAL_UART_MspInit+0x158>)
 8001252:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001254:	f003 0301 	and.w	r3, r3, #1
 8001258:	60fb      	str	r3, [r7, #12]
 800125a:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800125c:	230c      	movs	r3, #12
 800125e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001260:	2302      	movs	r3, #2
 8001262:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001264:	2300      	movs	r3, #0
 8001266:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001268:	2303      	movs	r3, #3
 800126a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800126c:	2307      	movs	r3, #7
 800126e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001270:	f107 0314 	add.w	r3, r7, #20
 8001274:	4619      	mov	r1, r3
 8001276:	4839      	ldr	r0, [pc, #228]	@ (800135c <HAL_UART_MspInit+0x15c>)
 8001278:	f000 fff6 	bl	8002268 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 800127c:	4b38      	ldr	r3, [pc, #224]	@ (8001360 <HAL_UART_MspInit+0x160>)
 800127e:	4a39      	ldr	r2, [pc, #228]	@ (8001364 <HAL_UART_MspInit+0x164>)
 8001280:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8001282:	4b37      	ldr	r3, [pc, #220]	@ (8001360 <HAL_UART_MspInit+0x160>)
 8001284:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001288:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800128a:	4b35      	ldr	r3, [pc, #212]	@ (8001360 <HAL_UART_MspInit+0x160>)
 800128c:	2200      	movs	r2, #0
 800128e:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001290:	4b33      	ldr	r3, [pc, #204]	@ (8001360 <HAL_UART_MspInit+0x160>)
 8001292:	2200      	movs	r2, #0
 8001294:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001296:	4b32      	ldr	r3, [pc, #200]	@ (8001360 <HAL_UART_MspInit+0x160>)
 8001298:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800129c:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800129e:	4b30      	ldr	r3, [pc, #192]	@ (8001360 <HAL_UART_MspInit+0x160>)
 80012a0:	2200      	movs	r2, #0
 80012a2:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80012a4:	4b2e      	ldr	r3, [pc, #184]	@ (8001360 <HAL_UART_MspInit+0x160>)
 80012a6:	2200      	movs	r2, #0
 80012a8:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 80012aa:	4b2d      	ldr	r3, [pc, #180]	@ (8001360 <HAL_UART_MspInit+0x160>)
 80012ac:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80012b0:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80012b2:	4b2b      	ldr	r3, [pc, #172]	@ (8001360 <HAL_UART_MspInit+0x160>)
 80012b4:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80012b8:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80012ba:	4b29      	ldr	r3, [pc, #164]	@ (8001360 <HAL_UART_MspInit+0x160>)
 80012bc:	2200      	movs	r2, #0
 80012be:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80012c0:	4827      	ldr	r0, [pc, #156]	@ (8001360 <HAL_UART_MspInit+0x160>)
 80012c2:	f000 fbcf 	bl	8001a64 <HAL_DMA_Init>
 80012c6:	4603      	mov	r3, r0
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d001      	beq.n	80012d0 <HAL_UART_MspInit+0xd0>
    {
      Error_Handler();
 80012cc:	f7ff fe02 	bl	8000ed4 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	4a23      	ldr	r2, [pc, #140]	@ (8001360 <HAL_UART_MspInit+0x160>)
 80012d4:	63da      	str	r2, [r3, #60]	@ 0x3c
 80012d6:	4a22      	ldr	r2, [pc, #136]	@ (8001360 <HAL_UART_MspInit+0x160>)
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 80012dc:	4b22      	ldr	r3, [pc, #136]	@ (8001368 <HAL_UART_MspInit+0x168>)
 80012de:	4a23      	ldr	r2, [pc, #140]	@ (800136c <HAL_UART_MspInit+0x16c>)
 80012e0:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 80012e2:	4b21      	ldr	r3, [pc, #132]	@ (8001368 <HAL_UART_MspInit+0x168>)
 80012e4:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80012e8:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80012ea:	4b1f      	ldr	r3, [pc, #124]	@ (8001368 <HAL_UART_MspInit+0x168>)
 80012ec:	2240      	movs	r2, #64	@ 0x40
 80012ee:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80012f0:	4b1d      	ldr	r3, [pc, #116]	@ (8001368 <HAL_UART_MspInit+0x168>)
 80012f2:	2200      	movs	r2, #0
 80012f4:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80012f6:	4b1c      	ldr	r3, [pc, #112]	@ (8001368 <HAL_UART_MspInit+0x168>)
 80012f8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80012fc:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80012fe:	4b1a      	ldr	r3, [pc, #104]	@ (8001368 <HAL_UART_MspInit+0x168>)
 8001300:	2200      	movs	r2, #0
 8001302:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001304:	4b18      	ldr	r3, [pc, #96]	@ (8001368 <HAL_UART_MspInit+0x168>)
 8001306:	2200      	movs	r2, #0
 8001308:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 800130a:	4b17      	ldr	r3, [pc, #92]	@ (8001368 <HAL_UART_MspInit+0x168>)
 800130c:	2200      	movs	r2, #0
 800130e:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8001310:	4b15      	ldr	r3, [pc, #84]	@ (8001368 <HAL_UART_MspInit+0x168>)
 8001312:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8001316:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001318:	4b13      	ldr	r3, [pc, #76]	@ (8001368 <HAL_UART_MspInit+0x168>)
 800131a:	2200      	movs	r2, #0
 800131c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 800131e:	4812      	ldr	r0, [pc, #72]	@ (8001368 <HAL_UART_MspInit+0x168>)
 8001320:	f000 fba0 	bl	8001a64 <HAL_DMA_Init>
 8001324:	4603      	mov	r3, r0
 8001326:	2b00      	cmp	r3, #0
 8001328:	d001      	beq.n	800132e <HAL_UART_MspInit+0x12e>
    {
      Error_Handler();
 800132a:	f7ff fdd3 	bl	8000ed4 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	4a0d      	ldr	r2, [pc, #52]	@ (8001368 <HAL_UART_MspInit+0x168>)
 8001332:	639a      	str	r2, [r3, #56]	@ 0x38
 8001334:	4a0c      	ldr	r2, [pc, #48]	@ (8001368 <HAL_UART_MspInit+0x168>)
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 800133a:	2200      	movs	r2, #0
 800133c:	2105      	movs	r1, #5
 800133e:	2026      	movs	r0, #38	@ 0x26
 8001340:	f000 fb59 	bl	80019f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001344:	2026      	movs	r0, #38	@ 0x26
 8001346:	f000 fb72 	bl	8001a2e <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 800134a:	bf00      	nop
 800134c:	3728      	adds	r7, #40	@ 0x28
 800134e:	46bd      	mov	sp, r7
 8001350:	bd80      	pop	{r7, pc}
 8001352:	bf00      	nop
 8001354:	40004400 	.word	0x40004400
 8001358:	40023800 	.word	0x40023800
 800135c:	40020000 	.word	0x40020000
 8001360:	2000429c 	.word	0x2000429c
 8001364:	40026088 	.word	0x40026088
 8001368:	200042fc 	.word	0x200042fc
 800136c:	400260a0 	.word	0x400260a0

08001370 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001370:	b480      	push	{r7}
 8001372:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001374:	bf00      	nop
 8001376:	e7fd      	b.n	8001374 <NMI_Handler+0x4>

08001378 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001378:	b480      	push	{r7}
 800137a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800137c:	bf00      	nop
 800137e:	e7fd      	b.n	800137c <HardFault_Handler+0x4>

08001380 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001380:	b480      	push	{r7}
 8001382:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001384:	bf00      	nop
 8001386:	e7fd      	b.n	8001384 <MemManage_Handler+0x4>

08001388 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001388:	b480      	push	{r7}
 800138a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800138c:	bf00      	nop
 800138e:	e7fd      	b.n	800138c <BusFault_Handler+0x4>

08001390 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001390:	b480      	push	{r7}
 8001392:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001394:	bf00      	nop
 8001396:	e7fd      	b.n	8001394 <UsageFault_Handler+0x4>

08001398 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001398:	b480      	push	{r7}
 800139a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800139c:	bf00      	nop
 800139e:	46bd      	mov	sp, r7
 80013a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a4:	4770      	bx	lr

080013a6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80013a6:	b580      	push	{r7, lr}
 80013a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80013aa:	f000 fa29 	bl	8001800 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80013ae:	f004 fd59 	bl	8005e64 <xTaskGetSchedulerState>
 80013b2:	4603      	mov	r3, r0
 80013b4:	2b01      	cmp	r3, #1
 80013b6:	d001      	beq.n	80013bc <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 80013b8:	f005 fb4e 	bl	8006a58 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80013bc:	bf00      	nop
 80013be:	bd80      	pop	{r7, pc}

080013c0 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80013c4:	4802      	ldr	r0, [pc, #8]	@ (80013d0 <DMA1_Stream5_IRQHandler+0x10>)
 80013c6:	f000 fce5 	bl	8001d94 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 80013ca:	bf00      	nop
 80013cc:	bd80      	pop	{r7, pc}
 80013ce:	bf00      	nop
 80013d0:	2000429c 	.word	0x2000429c

080013d4 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 80013d8:	4802      	ldr	r0, [pc, #8]	@ (80013e4 <DMA1_Stream6_IRQHandler+0x10>)
 80013da:	f000 fcdb 	bl	8001d94 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 80013de:	bf00      	nop
 80013e0:	bd80      	pop	{r7, pc}
 80013e2:	bf00      	nop
 80013e4:	200042fc 	.word	0x200042fc

080013e8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80013ec:	4802      	ldr	r0, [pc, #8]	@ (80013f8 <USART2_IRQHandler+0x10>)
 80013ee:	f001 febb 	bl	8003168 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80013f2:	bf00      	nop
 80013f4:	bd80      	pop	{r7, pc}
 80013f6:	bf00      	nop
 80013f8:	20004254 	.word	0x20004254

080013fc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80013fc:	b480      	push	{r7}
 80013fe:	af00      	add	r7, sp, #0
  return 1;
 8001400:	2301      	movs	r3, #1
}
 8001402:	4618      	mov	r0, r3
 8001404:	46bd      	mov	sp, r7
 8001406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140a:	4770      	bx	lr

0800140c <_kill>:

int _kill(int pid, int sig)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	b082      	sub	sp, #8
 8001410:	af00      	add	r7, sp, #0
 8001412:	6078      	str	r0, [r7, #4]
 8001414:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001416:	f012 fe2b 	bl	8014070 <__errno>
 800141a:	4603      	mov	r3, r0
 800141c:	2216      	movs	r2, #22
 800141e:	601a      	str	r2, [r3, #0]
  return -1;
 8001420:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001424:	4618      	mov	r0, r3
 8001426:	3708      	adds	r7, #8
 8001428:	46bd      	mov	sp, r7
 800142a:	bd80      	pop	{r7, pc}

0800142c <_exit>:

void _exit (int status)
{
 800142c:	b580      	push	{r7, lr}
 800142e:	b082      	sub	sp, #8
 8001430:	af00      	add	r7, sp, #0
 8001432:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001434:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001438:	6878      	ldr	r0, [r7, #4]
 800143a:	f7ff ffe7 	bl	800140c <_kill>
  while (1) {}    /* Make sure we hang here */
 800143e:	bf00      	nop
 8001440:	e7fd      	b.n	800143e <_exit+0x12>

08001442 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001442:	b580      	push	{r7, lr}
 8001444:	b086      	sub	sp, #24
 8001446:	af00      	add	r7, sp, #0
 8001448:	60f8      	str	r0, [r7, #12]
 800144a:	60b9      	str	r1, [r7, #8]
 800144c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800144e:	2300      	movs	r3, #0
 8001450:	617b      	str	r3, [r7, #20]
 8001452:	e00a      	b.n	800146a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001454:	f3af 8000 	nop.w
 8001458:	4601      	mov	r1, r0
 800145a:	68bb      	ldr	r3, [r7, #8]
 800145c:	1c5a      	adds	r2, r3, #1
 800145e:	60ba      	str	r2, [r7, #8]
 8001460:	b2ca      	uxtb	r2, r1
 8001462:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001464:	697b      	ldr	r3, [r7, #20]
 8001466:	3301      	adds	r3, #1
 8001468:	617b      	str	r3, [r7, #20]
 800146a:	697a      	ldr	r2, [r7, #20]
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	429a      	cmp	r2, r3
 8001470:	dbf0      	blt.n	8001454 <_read+0x12>
  }

  return len;
 8001472:	687b      	ldr	r3, [r7, #4]
}
 8001474:	4618      	mov	r0, r3
 8001476:	3718      	adds	r7, #24
 8001478:	46bd      	mov	sp, r7
 800147a:	bd80      	pop	{r7, pc}

0800147c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	b086      	sub	sp, #24
 8001480:	af00      	add	r7, sp, #0
 8001482:	60f8      	str	r0, [r7, #12]
 8001484:	60b9      	str	r1, [r7, #8]
 8001486:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001488:	2300      	movs	r3, #0
 800148a:	617b      	str	r3, [r7, #20]
 800148c:	e009      	b.n	80014a2 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800148e:	68bb      	ldr	r3, [r7, #8]
 8001490:	1c5a      	adds	r2, r3, #1
 8001492:	60ba      	str	r2, [r7, #8]
 8001494:	781b      	ldrb	r3, [r3, #0]
 8001496:	4618      	mov	r0, r3
 8001498:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800149c:	697b      	ldr	r3, [r7, #20]
 800149e:	3301      	adds	r3, #1
 80014a0:	617b      	str	r3, [r7, #20]
 80014a2:	697a      	ldr	r2, [r7, #20]
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	429a      	cmp	r2, r3
 80014a8:	dbf1      	blt.n	800148e <_write+0x12>
  }
  return len;
 80014aa:	687b      	ldr	r3, [r7, #4]
}
 80014ac:	4618      	mov	r0, r3
 80014ae:	3718      	adds	r7, #24
 80014b0:	46bd      	mov	sp, r7
 80014b2:	bd80      	pop	{r7, pc}

080014b4 <_close>:

int _close(int file)
{
 80014b4:	b480      	push	{r7}
 80014b6:	b083      	sub	sp, #12
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80014bc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80014c0:	4618      	mov	r0, r3
 80014c2:	370c      	adds	r7, #12
 80014c4:	46bd      	mov	sp, r7
 80014c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ca:	4770      	bx	lr

080014cc <_fstat>:


int _fstat(int file, struct stat *st)
{
 80014cc:	b480      	push	{r7}
 80014ce:	b083      	sub	sp, #12
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	6078      	str	r0, [r7, #4]
 80014d4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80014d6:	683b      	ldr	r3, [r7, #0]
 80014d8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80014dc:	605a      	str	r2, [r3, #4]
  return 0;
 80014de:	2300      	movs	r3, #0
}
 80014e0:	4618      	mov	r0, r3
 80014e2:	370c      	adds	r7, #12
 80014e4:	46bd      	mov	sp, r7
 80014e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ea:	4770      	bx	lr

080014ec <_isatty>:

int _isatty(int file)
{
 80014ec:	b480      	push	{r7}
 80014ee:	b083      	sub	sp, #12
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80014f4:	2301      	movs	r3, #1
}
 80014f6:	4618      	mov	r0, r3
 80014f8:	370c      	adds	r7, #12
 80014fa:	46bd      	mov	sp, r7
 80014fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001500:	4770      	bx	lr

08001502 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001502:	b480      	push	{r7}
 8001504:	b085      	sub	sp, #20
 8001506:	af00      	add	r7, sp, #0
 8001508:	60f8      	str	r0, [r7, #12]
 800150a:	60b9      	str	r1, [r7, #8]
 800150c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800150e:	2300      	movs	r3, #0
}
 8001510:	4618      	mov	r0, r3
 8001512:	3714      	adds	r7, #20
 8001514:	46bd      	mov	sp, r7
 8001516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800151a:	4770      	bx	lr

0800151c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	b086      	sub	sp, #24
 8001520:	af00      	add	r7, sp, #0
 8001522:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001524:	4a14      	ldr	r2, [pc, #80]	@ (8001578 <_sbrk+0x5c>)
 8001526:	4b15      	ldr	r3, [pc, #84]	@ (800157c <_sbrk+0x60>)
 8001528:	1ad3      	subs	r3, r2, r3
 800152a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800152c:	697b      	ldr	r3, [r7, #20]
 800152e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001530:	4b13      	ldr	r3, [pc, #76]	@ (8001580 <_sbrk+0x64>)
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	2b00      	cmp	r3, #0
 8001536:	d102      	bne.n	800153e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001538:	4b11      	ldr	r3, [pc, #68]	@ (8001580 <_sbrk+0x64>)
 800153a:	4a12      	ldr	r2, [pc, #72]	@ (8001584 <_sbrk+0x68>)
 800153c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800153e:	4b10      	ldr	r3, [pc, #64]	@ (8001580 <_sbrk+0x64>)
 8001540:	681a      	ldr	r2, [r3, #0]
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	4413      	add	r3, r2
 8001546:	693a      	ldr	r2, [r7, #16]
 8001548:	429a      	cmp	r2, r3
 800154a:	d207      	bcs.n	800155c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800154c:	f012 fd90 	bl	8014070 <__errno>
 8001550:	4603      	mov	r3, r0
 8001552:	220c      	movs	r2, #12
 8001554:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001556:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800155a:	e009      	b.n	8001570 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800155c:	4b08      	ldr	r3, [pc, #32]	@ (8001580 <_sbrk+0x64>)
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001562:	4b07      	ldr	r3, [pc, #28]	@ (8001580 <_sbrk+0x64>)
 8001564:	681a      	ldr	r2, [r3, #0]
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	4413      	add	r3, r2
 800156a:	4a05      	ldr	r2, [pc, #20]	@ (8001580 <_sbrk+0x64>)
 800156c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800156e:	68fb      	ldr	r3, [r7, #12]
}
 8001570:	4618      	mov	r0, r3
 8001572:	3718      	adds	r7, #24
 8001574:	46bd      	mov	sp, r7
 8001576:	bd80      	pop	{r7, pc}
 8001578:	20020000 	.word	0x20020000
 800157c:	00000400 	.word	0x00000400
 8001580:	200043ac 	.word	0x200043ac
 8001584:	2000e158 	.word	0x2000e158

08001588 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001588:	b480      	push	{r7}
 800158a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800158c:	4b06      	ldr	r3, [pc, #24]	@ (80015a8 <SystemInit+0x20>)
 800158e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001592:	4a05      	ldr	r2, [pc, #20]	@ (80015a8 <SystemInit+0x20>)
 8001594:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001598:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800159c:	bf00      	nop
 800159e:	46bd      	mov	sp, r7
 80015a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a4:	4770      	bx	lr
 80015a6:	bf00      	nop
 80015a8:	e000ed00 	.word	0xe000ed00

080015ac <cubemx_transport_open>:
#define UART_DMA_BUFFER_SIZE 2048

static uint8_t dma_buffer[UART_DMA_BUFFER_SIZE];
static size_t dma_head = 0, dma_tail = 0;

bool cubemx_transport_open(struct uxrCustomTransport * transport){
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b084      	sub	sp, #16
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	6078      	str	r0, [r7, #4]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 80015ba:	60fb      	str	r3, [r7, #12]
    HAL_UART_Receive_DMA(uart, dma_buffer, UART_DMA_BUFFER_SIZE);
 80015bc:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80015c0:	4904      	ldr	r1, [pc, #16]	@ (80015d4 <cubemx_transport_open+0x28>)
 80015c2:	68f8      	ldr	r0, [r7, #12]
 80015c4:	f001 fd2c 	bl	8003020 <HAL_UART_Receive_DMA>
    return true;
 80015c8:	2301      	movs	r3, #1
}
 80015ca:	4618      	mov	r0, r3
 80015cc:	3710      	adds	r7, #16
 80015ce:	46bd      	mov	sp, r7
 80015d0:	bd80      	pop	{r7, pc}
 80015d2:	bf00      	nop
 80015d4:	200043b0 	.word	0x200043b0

080015d8 <cubemx_transport_close>:

bool cubemx_transport_close(struct uxrCustomTransport * transport){
 80015d8:	b580      	push	{r7, lr}
 80015da:	b084      	sub	sp, #16
 80015dc:	af00      	add	r7, sp, #0
 80015de:	6078      	str	r0, [r7, #4]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 80015e6:	60fb      	str	r3, [r7, #12]
    HAL_UART_DMAStop(uart);
 80015e8:	68f8      	ldr	r0, [r7, #12]
 80015ea:	f001 fd3e 	bl	800306a <HAL_UART_DMAStop>
    return true;
 80015ee:	2301      	movs	r3, #1
}
 80015f0:	4618      	mov	r0, r3
 80015f2:	3710      	adds	r7, #16
 80015f4:	46bd      	mov	sp, r7
 80015f6:	bd80      	pop	{r7, pc}

080015f8 <cubemx_transport_write>:

size_t cubemx_transport_write(struct uxrCustomTransport* transport, uint8_t * buf, size_t len, uint8_t * err){
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b086      	sub	sp, #24
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	60f8      	str	r0, [r7, #12]
 8001600:	60b9      	str	r1, [r7, #8]
 8001602:	607a      	str	r2, [r7, #4]
 8001604:	603b      	str	r3, [r7, #0]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 8001606:	68fb      	ldr	r3, [r7, #12]
 8001608:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 800160c:	617b      	str	r3, [r7, #20]

    HAL_StatusTypeDef ret;
    if (uart->gState == HAL_UART_STATE_READY){
 800160e:	697b      	ldr	r3, [r7, #20]
 8001610:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001614:	b2db      	uxtb	r3, r3
 8001616:	2b20      	cmp	r3, #32
 8001618:	d11c      	bne.n	8001654 <cubemx_transport_write+0x5c>
        ret = HAL_UART_Transmit_DMA(uart, buf, len);
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	b29b      	uxth	r3, r3
 800161e:	461a      	mov	r2, r3
 8001620:	68b9      	ldr	r1, [r7, #8]
 8001622:	6978      	ldr	r0, [r7, #20]
 8001624:	f001 fc80 	bl	8002f28 <HAL_UART_Transmit_DMA>
 8001628:	4603      	mov	r3, r0
 800162a:	74fb      	strb	r3, [r7, #19]
        while (ret == HAL_OK && uart->gState != HAL_UART_STATE_READY){
 800162c:	e002      	b.n	8001634 <cubemx_transport_write+0x3c>
            osDelay(1);
 800162e:	2001      	movs	r0, #1
 8001630:	f002 ffc8 	bl	80045c4 <osDelay>
        while (ret == HAL_OK && uart->gState != HAL_UART_STATE_READY){
 8001634:	7cfb      	ldrb	r3, [r7, #19]
 8001636:	2b00      	cmp	r3, #0
 8001638:	d105      	bne.n	8001646 <cubemx_transport_write+0x4e>
 800163a:	697b      	ldr	r3, [r7, #20]
 800163c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001640:	b2db      	uxtb	r3, r3
 8001642:	2b20      	cmp	r3, #32
 8001644:	d1f3      	bne.n	800162e <cubemx_transport_write+0x36>
        }

        return (ret == HAL_OK) ? len : 0;
 8001646:	7cfb      	ldrb	r3, [r7, #19]
 8001648:	2b00      	cmp	r3, #0
 800164a:	d101      	bne.n	8001650 <cubemx_transport_write+0x58>
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	e002      	b.n	8001656 <cubemx_transport_write+0x5e>
 8001650:	2300      	movs	r3, #0
 8001652:	e000      	b.n	8001656 <cubemx_transport_write+0x5e>
    }else{
        return 0;
 8001654:	2300      	movs	r3, #0
    }
}
 8001656:	4618      	mov	r0, r3
 8001658:	3718      	adds	r7, #24
 800165a:	46bd      	mov	sp, r7
 800165c:	bd80      	pop	{r7, pc}
	...

08001660 <cubemx_transport_read>:

size_t cubemx_transport_read(struct uxrCustomTransport* transport, uint8_t* buf, size_t len, int timeout, uint8_t* err){
 8001660:	b580      	push	{r7, lr}
 8001662:	b088      	sub	sp, #32
 8001664:	af00      	add	r7, sp, #0
 8001666:	60f8      	str	r0, [r7, #12]
 8001668:	60b9      	str	r1, [r7, #8]
 800166a:	607a      	str	r2, [r7, #4]
 800166c:	603b      	str	r3, [r7, #0]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 800166e:	68fb      	ldr	r3, [r7, #12]
 8001670:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 8001674:	617b      	str	r3, [r7, #20]

    int ms_used = 0;
 8001676:	2300      	movs	r3, #0
 8001678:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 800167a:	b672      	cpsid	i
}
 800167c:	bf00      	nop
    do
    {
        __disable_irq();
        dma_tail = UART_DMA_BUFFER_SIZE - __HAL_DMA_GET_COUNTER(uart->hdmarx);
 800167e:	697b      	ldr	r3, [r7, #20]
 8001680:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	685b      	ldr	r3, [r3, #4]
 8001686:	f5c3 6300 	rsb	r3, r3, #2048	@ 0x800
 800168a:	4a1c      	ldr	r2, [pc, #112]	@ (80016fc <cubemx_transport_read+0x9c>)
 800168c:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800168e:	b662      	cpsie	i
}
 8001690:	bf00      	nop
        __enable_irq();
        ms_used++;
 8001692:	69fb      	ldr	r3, [r7, #28]
 8001694:	3301      	adds	r3, #1
 8001696:	61fb      	str	r3, [r7, #28]
        osDelay(portTICK_RATE_MS);
 8001698:	2001      	movs	r0, #1
 800169a:	f002 ff93 	bl	80045c4 <osDelay>
    } while (dma_head == dma_tail && ms_used < timeout);
 800169e:	4b18      	ldr	r3, [pc, #96]	@ (8001700 <cubemx_transport_read+0xa0>)
 80016a0:	681a      	ldr	r2, [r3, #0]
 80016a2:	4b16      	ldr	r3, [pc, #88]	@ (80016fc <cubemx_transport_read+0x9c>)
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	429a      	cmp	r2, r3
 80016a8:	d103      	bne.n	80016b2 <cubemx_transport_read+0x52>
 80016aa:	69fa      	ldr	r2, [r7, #28]
 80016ac:	683b      	ldr	r3, [r7, #0]
 80016ae:	429a      	cmp	r2, r3
 80016b0:	dbe3      	blt.n	800167a <cubemx_transport_read+0x1a>
    
    size_t wrote = 0;
 80016b2:	2300      	movs	r3, #0
 80016b4:	61bb      	str	r3, [r7, #24]
    while ((dma_head != dma_tail) && (wrote < len)){
 80016b6:	e011      	b.n	80016dc <cubemx_transport_read+0x7c>
        buf[wrote] = dma_buffer[dma_head];
 80016b8:	4b11      	ldr	r3, [pc, #68]	@ (8001700 <cubemx_transport_read+0xa0>)
 80016ba:	681a      	ldr	r2, [r3, #0]
 80016bc:	68b9      	ldr	r1, [r7, #8]
 80016be:	69bb      	ldr	r3, [r7, #24]
 80016c0:	440b      	add	r3, r1
 80016c2:	4910      	ldr	r1, [pc, #64]	@ (8001704 <cubemx_transport_read+0xa4>)
 80016c4:	5c8a      	ldrb	r2, [r1, r2]
 80016c6:	701a      	strb	r2, [r3, #0]
        dma_head = (dma_head + 1) % UART_DMA_BUFFER_SIZE;
 80016c8:	4b0d      	ldr	r3, [pc, #52]	@ (8001700 <cubemx_transport_read+0xa0>)
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	3301      	adds	r3, #1
 80016ce:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80016d2:	4a0b      	ldr	r2, [pc, #44]	@ (8001700 <cubemx_transport_read+0xa0>)
 80016d4:	6013      	str	r3, [r2, #0]
        wrote++;
 80016d6:	69bb      	ldr	r3, [r7, #24]
 80016d8:	3301      	adds	r3, #1
 80016da:	61bb      	str	r3, [r7, #24]
    while ((dma_head != dma_tail) && (wrote < len)){
 80016dc:	4b08      	ldr	r3, [pc, #32]	@ (8001700 <cubemx_transport_read+0xa0>)
 80016de:	681a      	ldr	r2, [r3, #0]
 80016e0:	4b06      	ldr	r3, [pc, #24]	@ (80016fc <cubemx_transport_read+0x9c>)
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	429a      	cmp	r2, r3
 80016e6:	d003      	beq.n	80016f0 <cubemx_transport_read+0x90>
 80016e8:	69ba      	ldr	r2, [r7, #24]
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	429a      	cmp	r2, r3
 80016ee:	d3e3      	bcc.n	80016b8 <cubemx_transport_read+0x58>
    }
    
    return wrote;
 80016f0:	69bb      	ldr	r3, [r7, #24]
}
 80016f2:	4618      	mov	r0, r3
 80016f4:	3720      	adds	r7, #32
 80016f6:	46bd      	mov	sp, r7
 80016f8:	bd80      	pop	{r7, pc}
 80016fa:	bf00      	nop
 80016fc:	20004bb4 	.word	0x20004bb4
 8001700:	20004bb0 	.word	0x20004bb0
 8001704:	200043b0 	.word	0x200043b0

08001708 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001708:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001740 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800170c:	f7ff ff3c 	bl	8001588 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001710:	480c      	ldr	r0, [pc, #48]	@ (8001744 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001712:	490d      	ldr	r1, [pc, #52]	@ (8001748 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001714:	4a0d      	ldr	r2, [pc, #52]	@ (800174c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001716:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001718:	e002      	b.n	8001720 <LoopCopyDataInit>

0800171a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800171a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800171c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800171e:	3304      	adds	r3, #4

08001720 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001720:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001722:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001724:	d3f9      	bcc.n	800171a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001726:	4a0a      	ldr	r2, [pc, #40]	@ (8001750 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001728:	4c0a      	ldr	r4, [pc, #40]	@ (8001754 <LoopFillZerobss+0x22>)
  movs r3, #0
 800172a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800172c:	e001      	b.n	8001732 <LoopFillZerobss>

0800172e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800172e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001730:	3204      	adds	r2, #4

08001732 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001732:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001734:	d3fb      	bcc.n	800172e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001736:	f012 fca1 	bl	801407c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800173a:	f7ff fa11 	bl	8000b60 <main>
  bx  lr    
 800173e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001740:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001744:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001748:	2000061c 	.word	0x2000061c
  ldr r2, =_sidata
 800174c:	08015e58 	.word	0x08015e58
  ldr r2, =_sbss
 8001750:	20000620 	.word	0x20000620
  ldr r4, =_ebss
 8001754:	2000e158 	.word	0x2000e158

08001758 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001758:	e7fe      	b.n	8001758 <ADC_IRQHandler>
	...

0800175c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800175c:	b580      	push	{r7, lr}
 800175e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001760:	4b0e      	ldr	r3, [pc, #56]	@ (800179c <HAL_Init+0x40>)
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	4a0d      	ldr	r2, [pc, #52]	@ (800179c <HAL_Init+0x40>)
 8001766:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800176a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800176c:	4b0b      	ldr	r3, [pc, #44]	@ (800179c <HAL_Init+0x40>)
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	4a0a      	ldr	r2, [pc, #40]	@ (800179c <HAL_Init+0x40>)
 8001772:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001776:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001778:	4b08      	ldr	r3, [pc, #32]	@ (800179c <HAL_Init+0x40>)
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	4a07      	ldr	r2, [pc, #28]	@ (800179c <HAL_Init+0x40>)
 800177e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001782:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001784:	2003      	movs	r0, #3
 8001786:	f000 f92b 	bl	80019e0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800178a:	200f      	movs	r0, #15
 800178c:	f000 f808 	bl	80017a0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001790:	f7ff fd0a 	bl	80011a8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001794:	2300      	movs	r3, #0
}
 8001796:	4618      	mov	r0, r3
 8001798:	bd80      	pop	{r7, pc}
 800179a:	bf00      	nop
 800179c:	40023c00 	.word	0x40023c00

080017a0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	b082      	sub	sp, #8
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80017a8:	4b12      	ldr	r3, [pc, #72]	@ (80017f4 <HAL_InitTick+0x54>)
 80017aa:	681a      	ldr	r2, [r3, #0]
 80017ac:	4b12      	ldr	r3, [pc, #72]	@ (80017f8 <HAL_InitTick+0x58>)
 80017ae:	781b      	ldrb	r3, [r3, #0]
 80017b0:	4619      	mov	r1, r3
 80017b2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80017b6:	fbb3 f3f1 	udiv	r3, r3, r1
 80017ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80017be:	4618      	mov	r0, r3
 80017c0:	f000 f943 	bl	8001a4a <HAL_SYSTICK_Config>
 80017c4:	4603      	mov	r3, r0
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d001      	beq.n	80017ce <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80017ca:	2301      	movs	r3, #1
 80017cc:	e00e      	b.n	80017ec <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	2b0f      	cmp	r3, #15
 80017d2:	d80a      	bhi.n	80017ea <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80017d4:	2200      	movs	r2, #0
 80017d6:	6879      	ldr	r1, [r7, #4]
 80017d8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80017dc:	f000 f90b 	bl	80019f6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80017e0:	4a06      	ldr	r2, [pc, #24]	@ (80017fc <HAL_InitTick+0x5c>)
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80017e6:	2300      	movs	r3, #0
 80017e8:	e000      	b.n	80017ec <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80017ea:	2301      	movs	r3, #1
}
 80017ec:	4618      	mov	r0, r3
 80017ee:	3708      	adds	r7, #8
 80017f0:	46bd      	mov	sp, r7
 80017f2:	bd80      	pop	{r7, pc}
 80017f4:	20000004 	.word	0x20000004
 80017f8:	2000000c 	.word	0x2000000c
 80017fc:	20000008 	.word	0x20000008

08001800 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001800:	b480      	push	{r7}
 8001802:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001804:	4b06      	ldr	r3, [pc, #24]	@ (8001820 <HAL_IncTick+0x20>)
 8001806:	781b      	ldrb	r3, [r3, #0]
 8001808:	461a      	mov	r2, r3
 800180a:	4b06      	ldr	r3, [pc, #24]	@ (8001824 <HAL_IncTick+0x24>)
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	4413      	add	r3, r2
 8001810:	4a04      	ldr	r2, [pc, #16]	@ (8001824 <HAL_IncTick+0x24>)
 8001812:	6013      	str	r3, [r2, #0]
}
 8001814:	bf00      	nop
 8001816:	46bd      	mov	sp, r7
 8001818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800181c:	4770      	bx	lr
 800181e:	bf00      	nop
 8001820:	2000000c 	.word	0x2000000c
 8001824:	20004bb8 	.word	0x20004bb8

08001828 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001828:	b480      	push	{r7}
 800182a:	af00      	add	r7, sp, #0
  return uwTick;
 800182c:	4b03      	ldr	r3, [pc, #12]	@ (800183c <HAL_GetTick+0x14>)
 800182e:	681b      	ldr	r3, [r3, #0]
}
 8001830:	4618      	mov	r0, r3
 8001832:	46bd      	mov	sp, r7
 8001834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001838:	4770      	bx	lr
 800183a:	bf00      	nop
 800183c:	20004bb8 	.word	0x20004bb8

08001840 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001840:	b480      	push	{r7}
 8001842:	b085      	sub	sp, #20
 8001844:	af00      	add	r7, sp, #0
 8001846:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	f003 0307 	and.w	r3, r3, #7
 800184e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001850:	4b0c      	ldr	r3, [pc, #48]	@ (8001884 <__NVIC_SetPriorityGrouping+0x44>)
 8001852:	68db      	ldr	r3, [r3, #12]
 8001854:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001856:	68ba      	ldr	r2, [r7, #8]
 8001858:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800185c:	4013      	ands	r3, r2
 800185e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001860:	68fb      	ldr	r3, [r7, #12]
 8001862:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001864:	68bb      	ldr	r3, [r7, #8]
 8001866:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001868:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800186c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001870:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001872:	4a04      	ldr	r2, [pc, #16]	@ (8001884 <__NVIC_SetPriorityGrouping+0x44>)
 8001874:	68bb      	ldr	r3, [r7, #8]
 8001876:	60d3      	str	r3, [r2, #12]
}
 8001878:	bf00      	nop
 800187a:	3714      	adds	r7, #20
 800187c:	46bd      	mov	sp, r7
 800187e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001882:	4770      	bx	lr
 8001884:	e000ed00 	.word	0xe000ed00

08001888 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001888:	b480      	push	{r7}
 800188a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800188c:	4b04      	ldr	r3, [pc, #16]	@ (80018a0 <__NVIC_GetPriorityGrouping+0x18>)
 800188e:	68db      	ldr	r3, [r3, #12]
 8001890:	0a1b      	lsrs	r3, r3, #8
 8001892:	f003 0307 	and.w	r3, r3, #7
}
 8001896:	4618      	mov	r0, r3
 8001898:	46bd      	mov	sp, r7
 800189a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800189e:	4770      	bx	lr
 80018a0:	e000ed00 	.word	0xe000ed00

080018a4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018a4:	b480      	push	{r7}
 80018a6:	b083      	sub	sp, #12
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	4603      	mov	r3, r0
 80018ac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	db0b      	blt.n	80018ce <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80018b6:	79fb      	ldrb	r3, [r7, #7]
 80018b8:	f003 021f 	and.w	r2, r3, #31
 80018bc:	4907      	ldr	r1, [pc, #28]	@ (80018dc <__NVIC_EnableIRQ+0x38>)
 80018be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018c2:	095b      	lsrs	r3, r3, #5
 80018c4:	2001      	movs	r0, #1
 80018c6:	fa00 f202 	lsl.w	r2, r0, r2
 80018ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80018ce:	bf00      	nop
 80018d0:	370c      	adds	r7, #12
 80018d2:	46bd      	mov	sp, r7
 80018d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d8:	4770      	bx	lr
 80018da:	bf00      	nop
 80018dc:	e000e100 	.word	0xe000e100

080018e0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80018e0:	b480      	push	{r7}
 80018e2:	b083      	sub	sp, #12
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	4603      	mov	r3, r0
 80018e8:	6039      	str	r1, [r7, #0]
 80018ea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	db0a      	blt.n	800190a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018f4:	683b      	ldr	r3, [r7, #0]
 80018f6:	b2da      	uxtb	r2, r3
 80018f8:	490c      	ldr	r1, [pc, #48]	@ (800192c <__NVIC_SetPriority+0x4c>)
 80018fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018fe:	0112      	lsls	r2, r2, #4
 8001900:	b2d2      	uxtb	r2, r2
 8001902:	440b      	add	r3, r1
 8001904:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001908:	e00a      	b.n	8001920 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800190a:	683b      	ldr	r3, [r7, #0]
 800190c:	b2da      	uxtb	r2, r3
 800190e:	4908      	ldr	r1, [pc, #32]	@ (8001930 <__NVIC_SetPriority+0x50>)
 8001910:	79fb      	ldrb	r3, [r7, #7]
 8001912:	f003 030f 	and.w	r3, r3, #15
 8001916:	3b04      	subs	r3, #4
 8001918:	0112      	lsls	r2, r2, #4
 800191a:	b2d2      	uxtb	r2, r2
 800191c:	440b      	add	r3, r1
 800191e:	761a      	strb	r2, [r3, #24]
}
 8001920:	bf00      	nop
 8001922:	370c      	adds	r7, #12
 8001924:	46bd      	mov	sp, r7
 8001926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800192a:	4770      	bx	lr
 800192c:	e000e100 	.word	0xe000e100
 8001930:	e000ed00 	.word	0xe000ed00

08001934 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001934:	b480      	push	{r7}
 8001936:	b089      	sub	sp, #36	@ 0x24
 8001938:	af00      	add	r7, sp, #0
 800193a:	60f8      	str	r0, [r7, #12]
 800193c:	60b9      	str	r1, [r7, #8]
 800193e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001940:	68fb      	ldr	r3, [r7, #12]
 8001942:	f003 0307 	and.w	r3, r3, #7
 8001946:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001948:	69fb      	ldr	r3, [r7, #28]
 800194a:	f1c3 0307 	rsb	r3, r3, #7
 800194e:	2b04      	cmp	r3, #4
 8001950:	bf28      	it	cs
 8001952:	2304      	movcs	r3, #4
 8001954:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001956:	69fb      	ldr	r3, [r7, #28]
 8001958:	3304      	adds	r3, #4
 800195a:	2b06      	cmp	r3, #6
 800195c:	d902      	bls.n	8001964 <NVIC_EncodePriority+0x30>
 800195e:	69fb      	ldr	r3, [r7, #28]
 8001960:	3b03      	subs	r3, #3
 8001962:	e000      	b.n	8001966 <NVIC_EncodePriority+0x32>
 8001964:	2300      	movs	r3, #0
 8001966:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001968:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800196c:	69bb      	ldr	r3, [r7, #24]
 800196e:	fa02 f303 	lsl.w	r3, r2, r3
 8001972:	43da      	mvns	r2, r3
 8001974:	68bb      	ldr	r3, [r7, #8]
 8001976:	401a      	ands	r2, r3
 8001978:	697b      	ldr	r3, [r7, #20]
 800197a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800197c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001980:	697b      	ldr	r3, [r7, #20]
 8001982:	fa01 f303 	lsl.w	r3, r1, r3
 8001986:	43d9      	mvns	r1, r3
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800198c:	4313      	orrs	r3, r2
         );
}
 800198e:	4618      	mov	r0, r3
 8001990:	3724      	adds	r7, #36	@ 0x24
 8001992:	46bd      	mov	sp, r7
 8001994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001998:	4770      	bx	lr
	...

0800199c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800199c:	b580      	push	{r7, lr}
 800199e:	b082      	sub	sp, #8
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	3b01      	subs	r3, #1
 80019a8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80019ac:	d301      	bcc.n	80019b2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80019ae:	2301      	movs	r3, #1
 80019b0:	e00f      	b.n	80019d2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80019b2:	4a0a      	ldr	r2, [pc, #40]	@ (80019dc <SysTick_Config+0x40>)
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	3b01      	subs	r3, #1
 80019b8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80019ba:	210f      	movs	r1, #15
 80019bc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80019c0:	f7ff ff8e 	bl	80018e0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80019c4:	4b05      	ldr	r3, [pc, #20]	@ (80019dc <SysTick_Config+0x40>)
 80019c6:	2200      	movs	r2, #0
 80019c8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80019ca:	4b04      	ldr	r3, [pc, #16]	@ (80019dc <SysTick_Config+0x40>)
 80019cc:	2207      	movs	r2, #7
 80019ce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80019d0:	2300      	movs	r3, #0
}
 80019d2:	4618      	mov	r0, r3
 80019d4:	3708      	adds	r7, #8
 80019d6:	46bd      	mov	sp, r7
 80019d8:	bd80      	pop	{r7, pc}
 80019da:	bf00      	nop
 80019dc:	e000e010 	.word	0xe000e010

080019e0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b082      	sub	sp, #8
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80019e8:	6878      	ldr	r0, [r7, #4]
 80019ea:	f7ff ff29 	bl	8001840 <__NVIC_SetPriorityGrouping>
}
 80019ee:	bf00      	nop
 80019f0:	3708      	adds	r7, #8
 80019f2:	46bd      	mov	sp, r7
 80019f4:	bd80      	pop	{r7, pc}

080019f6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80019f6:	b580      	push	{r7, lr}
 80019f8:	b086      	sub	sp, #24
 80019fa:	af00      	add	r7, sp, #0
 80019fc:	4603      	mov	r3, r0
 80019fe:	60b9      	str	r1, [r7, #8]
 8001a00:	607a      	str	r2, [r7, #4]
 8001a02:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001a04:	2300      	movs	r3, #0
 8001a06:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001a08:	f7ff ff3e 	bl	8001888 <__NVIC_GetPriorityGrouping>
 8001a0c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a0e:	687a      	ldr	r2, [r7, #4]
 8001a10:	68b9      	ldr	r1, [r7, #8]
 8001a12:	6978      	ldr	r0, [r7, #20]
 8001a14:	f7ff ff8e 	bl	8001934 <NVIC_EncodePriority>
 8001a18:	4602      	mov	r2, r0
 8001a1a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a1e:	4611      	mov	r1, r2
 8001a20:	4618      	mov	r0, r3
 8001a22:	f7ff ff5d 	bl	80018e0 <__NVIC_SetPriority>
}
 8001a26:	bf00      	nop
 8001a28:	3718      	adds	r7, #24
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	bd80      	pop	{r7, pc}

08001a2e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a2e:	b580      	push	{r7, lr}
 8001a30:	b082      	sub	sp, #8
 8001a32:	af00      	add	r7, sp, #0
 8001a34:	4603      	mov	r3, r0
 8001a36:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001a38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a3c:	4618      	mov	r0, r3
 8001a3e:	f7ff ff31 	bl	80018a4 <__NVIC_EnableIRQ>
}
 8001a42:	bf00      	nop
 8001a44:	3708      	adds	r7, #8
 8001a46:	46bd      	mov	sp, r7
 8001a48:	bd80      	pop	{r7, pc}

08001a4a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001a4a:	b580      	push	{r7, lr}
 8001a4c:	b082      	sub	sp, #8
 8001a4e:	af00      	add	r7, sp, #0
 8001a50:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001a52:	6878      	ldr	r0, [r7, #4]
 8001a54:	f7ff ffa2 	bl	800199c <SysTick_Config>
 8001a58:	4603      	mov	r3, r0
}
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	3708      	adds	r7, #8
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	bd80      	pop	{r7, pc}
	...

08001a64 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001a64:	b580      	push	{r7, lr}
 8001a66:	b086      	sub	sp, #24
 8001a68:	af00      	add	r7, sp, #0
 8001a6a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001a6c:	2300      	movs	r3, #0
 8001a6e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001a70:	f7ff feda 	bl	8001828 <HAL_GetTick>
 8001a74:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d101      	bne.n	8001a80 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001a7c:	2301      	movs	r3, #1
 8001a7e:	e099      	b.n	8001bb4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	2202      	movs	r2, #2
 8001a84:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	2200      	movs	r2, #0
 8001a8c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	681a      	ldr	r2, [r3, #0]
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	f022 0201 	bic.w	r2, r2, #1
 8001a9e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001aa0:	e00f      	b.n	8001ac2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001aa2:	f7ff fec1 	bl	8001828 <HAL_GetTick>
 8001aa6:	4602      	mov	r2, r0
 8001aa8:	693b      	ldr	r3, [r7, #16]
 8001aaa:	1ad3      	subs	r3, r2, r3
 8001aac:	2b05      	cmp	r3, #5
 8001aae:	d908      	bls.n	8001ac2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	2220      	movs	r2, #32
 8001ab4:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	2203      	movs	r2, #3
 8001aba:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8001abe:	2303      	movs	r3, #3
 8001ac0:	e078      	b.n	8001bb4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	f003 0301 	and.w	r3, r3, #1
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d1e8      	bne.n	8001aa2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001ad8:	697a      	ldr	r2, [r7, #20]
 8001ada:	4b38      	ldr	r3, [pc, #224]	@ (8001bbc <HAL_DMA_Init+0x158>)
 8001adc:	4013      	ands	r3, r2
 8001ade:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	685a      	ldr	r2, [r3, #4]
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	689b      	ldr	r3, [r3, #8]
 8001ae8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001aee:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	691b      	ldr	r3, [r3, #16]
 8001af4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001afa:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	699b      	ldr	r3, [r3, #24]
 8001b00:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001b06:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	6a1b      	ldr	r3, [r3, #32]
 8001b0c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001b0e:	697a      	ldr	r2, [r7, #20]
 8001b10:	4313      	orrs	r3, r2
 8001b12:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b18:	2b04      	cmp	r3, #4
 8001b1a:	d107      	bne.n	8001b2c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b24:	4313      	orrs	r3, r2
 8001b26:	697a      	ldr	r2, [r7, #20]
 8001b28:	4313      	orrs	r3, r2
 8001b2a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	697a      	ldr	r2, [r7, #20]
 8001b32:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	695b      	ldr	r3, [r3, #20]
 8001b3a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001b3c:	697b      	ldr	r3, [r7, #20]
 8001b3e:	f023 0307 	bic.w	r3, r3, #7
 8001b42:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b48:	697a      	ldr	r2, [r7, #20]
 8001b4a:	4313      	orrs	r3, r2
 8001b4c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b52:	2b04      	cmp	r3, #4
 8001b54:	d117      	bne.n	8001b86 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b5a:	697a      	ldr	r2, [r7, #20]
 8001b5c:	4313      	orrs	r3, r2
 8001b5e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d00e      	beq.n	8001b86 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001b68:	6878      	ldr	r0, [r7, #4]
 8001b6a:	f000 fb01 	bl	8002170 <DMA_CheckFifoParam>
 8001b6e:	4603      	mov	r3, r0
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d008      	beq.n	8001b86 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	2240      	movs	r2, #64	@ 0x40
 8001b78:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	2201      	movs	r2, #1
 8001b7e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8001b82:	2301      	movs	r3, #1
 8001b84:	e016      	b.n	8001bb4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	697a      	ldr	r2, [r7, #20]
 8001b8c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001b8e:	6878      	ldr	r0, [r7, #4]
 8001b90:	f000 fab8 	bl	8002104 <DMA_CalcBaseAndBitshift>
 8001b94:	4603      	mov	r3, r0
 8001b96:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b9c:	223f      	movs	r2, #63	@ 0x3f
 8001b9e:	409a      	lsls	r2, r3
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	2201      	movs	r2, #1
 8001bae:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8001bb2:	2300      	movs	r3, #0
}
 8001bb4:	4618      	mov	r0, r3
 8001bb6:	3718      	adds	r7, #24
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	bd80      	pop	{r7, pc}
 8001bbc:	f010803f 	.word	0xf010803f

08001bc0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	b086      	sub	sp, #24
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	60f8      	str	r0, [r7, #12]
 8001bc8:	60b9      	str	r1, [r7, #8]
 8001bca:	607a      	str	r2, [r7, #4]
 8001bcc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001bce:	2300      	movs	r3, #0
 8001bd0:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001bd2:	68fb      	ldr	r3, [r7, #12]
 8001bd4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bd6:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8001bde:	2b01      	cmp	r3, #1
 8001be0:	d101      	bne.n	8001be6 <HAL_DMA_Start_IT+0x26>
 8001be2:	2302      	movs	r3, #2
 8001be4:	e040      	b.n	8001c68 <HAL_DMA_Start_IT+0xa8>
 8001be6:	68fb      	ldr	r3, [r7, #12]
 8001be8:	2201      	movs	r2, #1
 8001bea:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001bee:	68fb      	ldr	r3, [r7, #12]
 8001bf0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001bf4:	b2db      	uxtb	r3, r3
 8001bf6:	2b01      	cmp	r3, #1
 8001bf8:	d12f      	bne.n	8001c5a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001bfa:	68fb      	ldr	r3, [r7, #12]
 8001bfc:	2202      	movs	r2, #2
 8001bfe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001c02:	68fb      	ldr	r3, [r7, #12]
 8001c04:	2200      	movs	r2, #0
 8001c06:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001c08:	683b      	ldr	r3, [r7, #0]
 8001c0a:	687a      	ldr	r2, [r7, #4]
 8001c0c:	68b9      	ldr	r1, [r7, #8]
 8001c0e:	68f8      	ldr	r0, [r7, #12]
 8001c10:	f000 fa4a 	bl	80020a8 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c18:	223f      	movs	r2, #63	@ 0x3f
 8001c1a:	409a      	lsls	r2, r3
 8001c1c:	693b      	ldr	r3, [r7, #16]
 8001c1e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001c20:	68fb      	ldr	r3, [r7, #12]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	681a      	ldr	r2, [r3, #0]
 8001c26:	68fb      	ldr	r3, [r7, #12]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	f042 0216 	orr.w	r2, r2, #22
 8001c2e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d007      	beq.n	8001c48 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	681a      	ldr	r2, [r3, #0]
 8001c3e:	68fb      	ldr	r3, [r7, #12]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	f042 0208 	orr.w	r2, r2, #8
 8001c46:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	681a      	ldr	r2, [r3, #0]
 8001c4e:	68fb      	ldr	r3, [r7, #12]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	f042 0201 	orr.w	r2, r2, #1
 8001c56:	601a      	str	r2, [r3, #0]
 8001c58:	e005      	b.n	8001c66 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001c5a:	68fb      	ldr	r3, [r7, #12]
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8001c62:	2302      	movs	r3, #2
 8001c64:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001c66:	7dfb      	ldrb	r3, [r7, #23]
}
 8001c68:	4618      	mov	r0, r3
 8001c6a:	3718      	adds	r7, #24
 8001c6c:	46bd      	mov	sp, r7
 8001c6e:	bd80      	pop	{r7, pc}

08001c70 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b084      	sub	sp, #16
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c7c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001c7e:	f7ff fdd3 	bl	8001828 <HAL_GetTick>
 8001c82:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001c8a:	b2db      	uxtb	r3, r3
 8001c8c:	2b02      	cmp	r3, #2
 8001c8e:	d008      	beq.n	8001ca2 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	2280      	movs	r2, #128	@ 0x80
 8001c94:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	2200      	movs	r2, #0
 8001c9a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8001c9e:	2301      	movs	r3, #1
 8001ca0:	e052      	b.n	8001d48 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	681a      	ldr	r2, [r3, #0]
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	f022 0216 	bic.w	r2, r2, #22
 8001cb0:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	695a      	ldr	r2, [r3, #20]
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001cc0:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d103      	bne.n	8001cd2 <HAL_DMA_Abort+0x62>
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d007      	beq.n	8001ce2 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	681a      	ldr	r2, [r3, #0]
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	f022 0208 	bic.w	r2, r2, #8
 8001ce0:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	681a      	ldr	r2, [r3, #0]
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	f022 0201 	bic.w	r2, r2, #1
 8001cf0:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001cf2:	e013      	b.n	8001d1c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001cf4:	f7ff fd98 	bl	8001828 <HAL_GetTick>
 8001cf8:	4602      	mov	r2, r0
 8001cfa:	68bb      	ldr	r3, [r7, #8]
 8001cfc:	1ad3      	subs	r3, r2, r3
 8001cfe:	2b05      	cmp	r3, #5
 8001d00:	d90c      	bls.n	8001d1c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	2220      	movs	r2, #32
 8001d06:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	2203      	movs	r2, #3
 8001d0c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	2200      	movs	r2, #0
 8001d14:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8001d18:	2303      	movs	r3, #3
 8001d1a:	e015      	b.n	8001d48 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	f003 0301 	and.w	r3, r3, #1
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d1e4      	bne.n	8001cf4 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d2e:	223f      	movs	r2, #63	@ 0x3f
 8001d30:	409a      	lsls	r2, r3
 8001d32:	68fb      	ldr	r3, [r7, #12]
 8001d34:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	2201      	movs	r2, #1
 8001d3a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	2200      	movs	r2, #0
 8001d42:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8001d46:	2300      	movs	r3, #0
}
 8001d48:	4618      	mov	r0, r3
 8001d4a:	3710      	adds	r7, #16
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	bd80      	pop	{r7, pc}

08001d50 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001d50:	b480      	push	{r7}
 8001d52:	b083      	sub	sp, #12
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001d5e:	b2db      	uxtb	r3, r3
 8001d60:	2b02      	cmp	r3, #2
 8001d62:	d004      	beq.n	8001d6e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	2280      	movs	r2, #128	@ 0x80
 8001d68:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001d6a:	2301      	movs	r3, #1
 8001d6c:	e00c      	b.n	8001d88 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	2205      	movs	r2, #5
 8001d72:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	681a      	ldr	r2, [r3, #0]
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	f022 0201 	bic.w	r2, r2, #1
 8001d84:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001d86:	2300      	movs	r3, #0
}
 8001d88:	4618      	mov	r0, r3
 8001d8a:	370c      	adds	r7, #12
 8001d8c:	46bd      	mov	sp, r7
 8001d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d92:	4770      	bx	lr

08001d94 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	b086      	sub	sp, #24
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001da0:	4b8e      	ldr	r3, [pc, #568]	@ (8001fdc <HAL_DMA_IRQHandler+0x248>)
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	4a8e      	ldr	r2, [pc, #568]	@ (8001fe0 <HAL_DMA_IRQHandler+0x24c>)
 8001da6:	fba2 2303 	umull	r2, r3, r2, r3
 8001daa:	0a9b      	lsrs	r3, r3, #10
 8001dac:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001db2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001db4:	693b      	ldr	r3, [r7, #16]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001dbe:	2208      	movs	r2, #8
 8001dc0:	409a      	lsls	r2, r3
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	4013      	ands	r3, r2
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d01a      	beq.n	8001e00 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	f003 0304 	and.w	r3, r3, #4
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d013      	beq.n	8001e00 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	681a      	ldr	r2, [r3, #0]
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	f022 0204 	bic.w	r2, r2, #4
 8001de6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001dec:	2208      	movs	r2, #8
 8001dee:	409a      	lsls	r2, r3
 8001df0:	693b      	ldr	r3, [r7, #16]
 8001df2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001df8:	f043 0201 	orr.w	r2, r3, #1
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e04:	2201      	movs	r2, #1
 8001e06:	409a      	lsls	r2, r3
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	4013      	ands	r3, r2
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d012      	beq.n	8001e36 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	695b      	ldr	r3, [r3, #20]
 8001e16:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d00b      	beq.n	8001e36 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e22:	2201      	movs	r2, #1
 8001e24:	409a      	lsls	r2, r3
 8001e26:	693b      	ldr	r3, [r7, #16]
 8001e28:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e2e:	f043 0202 	orr.w	r2, r3, #2
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e3a:	2204      	movs	r2, #4
 8001e3c:	409a      	lsls	r2, r3
 8001e3e:	68fb      	ldr	r3, [r7, #12]
 8001e40:	4013      	ands	r3, r2
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d012      	beq.n	8001e6c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	f003 0302 	and.w	r3, r3, #2
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d00b      	beq.n	8001e6c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e58:	2204      	movs	r2, #4
 8001e5a:	409a      	lsls	r2, r3
 8001e5c:	693b      	ldr	r3, [r7, #16]
 8001e5e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e64:	f043 0204 	orr.w	r2, r3, #4
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e70:	2210      	movs	r2, #16
 8001e72:	409a      	lsls	r2, r3
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	4013      	ands	r3, r2
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d043      	beq.n	8001f04 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	f003 0308 	and.w	r3, r3, #8
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d03c      	beq.n	8001f04 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e8e:	2210      	movs	r2, #16
 8001e90:	409a      	lsls	r2, r3
 8001e92:	693b      	ldr	r3, [r7, #16]
 8001e94:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d018      	beq.n	8001ed6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d108      	bne.n	8001ec4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d024      	beq.n	8001f04 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ebe:	6878      	ldr	r0, [r7, #4]
 8001ec0:	4798      	blx	r3
 8001ec2:	e01f      	b.n	8001f04 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d01b      	beq.n	8001f04 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001ed0:	6878      	ldr	r0, [r7, #4]
 8001ed2:	4798      	blx	r3
 8001ed4:	e016      	b.n	8001f04 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d107      	bne.n	8001ef4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	681a      	ldr	r2, [r3, #0]
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	f022 0208 	bic.w	r2, r2, #8
 8001ef2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d003      	beq.n	8001f04 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f00:	6878      	ldr	r0, [r7, #4]
 8001f02:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f08:	2220      	movs	r2, #32
 8001f0a:	409a      	lsls	r2, r3
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	4013      	ands	r3, r2
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	f000 808f 	beq.w	8002034 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	f003 0310 	and.w	r3, r3, #16
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	f000 8087 	beq.w	8002034 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f2a:	2220      	movs	r2, #32
 8001f2c:	409a      	lsls	r2, r3
 8001f2e:	693b      	ldr	r3, [r7, #16]
 8001f30:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001f38:	b2db      	uxtb	r3, r3
 8001f3a:	2b05      	cmp	r3, #5
 8001f3c:	d136      	bne.n	8001fac <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	681a      	ldr	r2, [r3, #0]
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	f022 0216 	bic.w	r2, r2, #22
 8001f4c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	695a      	ldr	r2, [r3, #20]
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001f5c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d103      	bne.n	8001f6e <HAL_DMA_IRQHandler+0x1da>
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d007      	beq.n	8001f7e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	681a      	ldr	r2, [r3, #0]
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	f022 0208 	bic.w	r2, r2, #8
 8001f7c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f82:	223f      	movs	r2, #63	@ 0x3f
 8001f84:	409a      	lsls	r2, r3
 8001f86:	693b      	ldr	r3, [r7, #16]
 8001f88:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	2201      	movs	r2, #1
 8001f8e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	2200      	movs	r2, #0
 8001f96:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d07e      	beq.n	80020a0 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001fa6:	6878      	ldr	r0, [r7, #4]
 8001fa8:	4798      	blx	r3
        }
        return;
 8001faa:	e079      	b.n	80020a0 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d01d      	beq.n	8001ff6 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d10d      	bne.n	8001fe4 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d031      	beq.n	8002034 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fd4:	6878      	ldr	r0, [r7, #4]
 8001fd6:	4798      	blx	r3
 8001fd8:	e02c      	b.n	8002034 <HAL_DMA_IRQHandler+0x2a0>
 8001fda:	bf00      	nop
 8001fdc:	20000004 	.word	0x20000004
 8001fe0:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d023      	beq.n	8002034 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001ff0:	6878      	ldr	r0, [r7, #4]
 8001ff2:	4798      	blx	r3
 8001ff4:	e01e      	b.n	8002034 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002000:	2b00      	cmp	r3, #0
 8002002:	d10f      	bne.n	8002024 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	681a      	ldr	r2, [r3, #0]
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	f022 0210 	bic.w	r2, r2, #16
 8002012:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	2201      	movs	r2, #1
 8002018:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	2200      	movs	r2, #0
 8002020:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002028:	2b00      	cmp	r3, #0
 800202a:	d003      	beq.n	8002034 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002030:	6878      	ldr	r0, [r7, #4]
 8002032:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002038:	2b00      	cmp	r3, #0
 800203a:	d032      	beq.n	80020a2 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002040:	f003 0301 	and.w	r3, r3, #1
 8002044:	2b00      	cmp	r3, #0
 8002046:	d022      	beq.n	800208e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	2205      	movs	r2, #5
 800204c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	681a      	ldr	r2, [r3, #0]
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	f022 0201 	bic.w	r2, r2, #1
 800205e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002060:	68bb      	ldr	r3, [r7, #8]
 8002062:	3301      	adds	r3, #1
 8002064:	60bb      	str	r3, [r7, #8]
 8002066:	697a      	ldr	r2, [r7, #20]
 8002068:	429a      	cmp	r2, r3
 800206a:	d307      	bcc.n	800207c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	f003 0301 	and.w	r3, r3, #1
 8002076:	2b00      	cmp	r3, #0
 8002078:	d1f2      	bne.n	8002060 <HAL_DMA_IRQHandler+0x2cc>
 800207a:	e000      	b.n	800207e <HAL_DMA_IRQHandler+0x2ea>
          break;
 800207c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	2201      	movs	r2, #1
 8002082:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	2200      	movs	r2, #0
 800208a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002092:	2b00      	cmp	r3, #0
 8002094:	d005      	beq.n	80020a2 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800209a:	6878      	ldr	r0, [r7, #4]
 800209c:	4798      	blx	r3
 800209e:	e000      	b.n	80020a2 <HAL_DMA_IRQHandler+0x30e>
        return;
 80020a0:	bf00      	nop
    }
  }
}
 80020a2:	3718      	adds	r7, #24
 80020a4:	46bd      	mov	sp, r7
 80020a6:	bd80      	pop	{r7, pc}

080020a8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80020a8:	b480      	push	{r7}
 80020aa:	b085      	sub	sp, #20
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	60f8      	str	r0, [r7, #12]
 80020b0:	60b9      	str	r1, [r7, #8]
 80020b2:	607a      	str	r2, [r7, #4]
 80020b4:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	681a      	ldr	r2, [r3, #0]
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80020c4:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	683a      	ldr	r2, [r7, #0]
 80020cc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	689b      	ldr	r3, [r3, #8]
 80020d2:	2b40      	cmp	r3, #64	@ 0x40
 80020d4:	d108      	bne.n	80020e8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	687a      	ldr	r2, [r7, #4]
 80020dc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	68ba      	ldr	r2, [r7, #8]
 80020e4:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80020e6:	e007      	b.n	80020f8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	68ba      	ldr	r2, [r7, #8]
 80020ee:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	687a      	ldr	r2, [r7, #4]
 80020f6:	60da      	str	r2, [r3, #12]
}
 80020f8:	bf00      	nop
 80020fa:	3714      	adds	r7, #20
 80020fc:	46bd      	mov	sp, r7
 80020fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002102:	4770      	bx	lr

08002104 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002104:	b480      	push	{r7}
 8002106:	b085      	sub	sp, #20
 8002108:	af00      	add	r7, sp, #0
 800210a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	b2db      	uxtb	r3, r3
 8002112:	3b10      	subs	r3, #16
 8002114:	4a14      	ldr	r2, [pc, #80]	@ (8002168 <DMA_CalcBaseAndBitshift+0x64>)
 8002116:	fba2 2303 	umull	r2, r3, r2, r3
 800211a:	091b      	lsrs	r3, r3, #4
 800211c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800211e:	4a13      	ldr	r2, [pc, #76]	@ (800216c <DMA_CalcBaseAndBitshift+0x68>)
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	4413      	add	r3, r2
 8002124:	781b      	ldrb	r3, [r3, #0]
 8002126:	461a      	mov	r2, r3
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	2b03      	cmp	r3, #3
 8002130:	d909      	bls.n	8002146 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800213a:	f023 0303 	bic.w	r3, r3, #3
 800213e:	1d1a      	adds	r2, r3, #4
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	659a      	str	r2, [r3, #88]	@ 0x58
 8002144:	e007      	b.n	8002156 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800214e:	f023 0303 	bic.w	r3, r3, #3
 8002152:	687a      	ldr	r2, [r7, #4]
 8002154:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800215a:	4618      	mov	r0, r3
 800215c:	3714      	adds	r7, #20
 800215e:	46bd      	mov	sp, r7
 8002160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002164:	4770      	bx	lr
 8002166:	bf00      	nop
 8002168:	aaaaaaab 	.word	0xaaaaaaab
 800216c:	08014f58 	.word	0x08014f58

08002170 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002170:	b480      	push	{r7}
 8002172:	b085      	sub	sp, #20
 8002174:	af00      	add	r7, sp, #0
 8002176:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002178:	2300      	movs	r3, #0
 800217a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002180:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	699b      	ldr	r3, [r3, #24]
 8002186:	2b00      	cmp	r3, #0
 8002188:	d11f      	bne.n	80021ca <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800218a:	68bb      	ldr	r3, [r7, #8]
 800218c:	2b03      	cmp	r3, #3
 800218e:	d856      	bhi.n	800223e <DMA_CheckFifoParam+0xce>
 8002190:	a201      	add	r2, pc, #4	@ (adr r2, 8002198 <DMA_CheckFifoParam+0x28>)
 8002192:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002196:	bf00      	nop
 8002198:	080021a9 	.word	0x080021a9
 800219c:	080021bb 	.word	0x080021bb
 80021a0:	080021a9 	.word	0x080021a9
 80021a4:	0800223f 	.word	0x0800223f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021ac:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d046      	beq.n	8002242 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80021b4:	2301      	movs	r3, #1
 80021b6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80021b8:	e043      	b.n	8002242 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021be:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80021c2:	d140      	bne.n	8002246 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80021c4:	2301      	movs	r3, #1
 80021c6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80021c8:	e03d      	b.n	8002246 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	699b      	ldr	r3, [r3, #24]
 80021ce:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80021d2:	d121      	bne.n	8002218 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80021d4:	68bb      	ldr	r3, [r7, #8]
 80021d6:	2b03      	cmp	r3, #3
 80021d8:	d837      	bhi.n	800224a <DMA_CheckFifoParam+0xda>
 80021da:	a201      	add	r2, pc, #4	@ (adr r2, 80021e0 <DMA_CheckFifoParam+0x70>)
 80021dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80021e0:	080021f1 	.word	0x080021f1
 80021e4:	080021f7 	.word	0x080021f7
 80021e8:	080021f1 	.word	0x080021f1
 80021ec:	08002209 	.word	0x08002209
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80021f0:	2301      	movs	r3, #1
 80021f2:	73fb      	strb	r3, [r7, #15]
      break;
 80021f4:	e030      	b.n	8002258 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021fa:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d025      	beq.n	800224e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002202:	2301      	movs	r3, #1
 8002204:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002206:	e022      	b.n	800224e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800220c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002210:	d11f      	bne.n	8002252 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002212:	2301      	movs	r3, #1
 8002214:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002216:	e01c      	b.n	8002252 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002218:	68bb      	ldr	r3, [r7, #8]
 800221a:	2b02      	cmp	r3, #2
 800221c:	d903      	bls.n	8002226 <DMA_CheckFifoParam+0xb6>
 800221e:	68bb      	ldr	r3, [r7, #8]
 8002220:	2b03      	cmp	r3, #3
 8002222:	d003      	beq.n	800222c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002224:	e018      	b.n	8002258 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002226:	2301      	movs	r3, #1
 8002228:	73fb      	strb	r3, [r7, #15]
      break;
 800222a:	e015      	b.n	8002258 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002230:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002234:	2b00      	cmp	r3, #0
 8002236:	d00e      	beq.n	8002256 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002238:	2301      	movs	r3, #1
 800223a:	73fb      	strb	r3, [r7, #15]
      break;
 800223c:	e00b      	b.n	8002256 <DMA_CheckFifoParam+0xe6>
      break;
 800223e:	bf00      	nop
 8002240:	e00a      	b.n	8002258 <DMA_CheckFifoParam+0xe8>
      break;
 8002242:	bf00      	nop
 8002244:	e008      	b.n	8002258 <DMA_CheckFifoParam+0xe8>
      break;
 8002246:	bf00      	nop
 8002248:	e006      	b.n	8002258 <DMA_CheckFifoParam+0xe8>
      break;
 800224a:	bf00      	nop
 800224c:	e004      	b.n	8002258 <DMA_CheckFifoParam+0xe8>
      break;
 800224e:	bf00      	nop
 8002250:	e002      	b.n	8002258 <DMA_CheckFifoParam+0xe8>
      break;   
 8002252:	bf00      	nop
 8002254:	e000      	b.n	8002258 <DMA_CheckFifoParam+0xe8>
      break;
 8002256:	bf00      	nop
    }
  } 
  
  return status; 
 8002258:	7bfb      	ldrb	r3, [r7, #15]
}
 800225a:	4618      	mov	r0, r3
 800225c:	3714      	adds	r7, #20
 800225e:	46bd      	mov	sp, r7
 8002260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002264:	4770      	bx	lr
 8002266:	bf00      	nop

08002268 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002268:	b480      	push	{r7}
 800226a:	b089      	sub	sp, #36	@ 0x24
 800226c:	af00      	add	r7, sp, #0
 800226e:	6078      	str	r0, [r7, #4]
 8002270:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002272:	2300      	movs	r3, #0
 8002274:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002276:	2300      	movs	r3, #0
 8002278:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800227a:	2300      	movs	r3, #0
 800227c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800227e:	2300      	movs	r3, #0
 8002280:	61fb      	str	r3, [r7, #28]
 8002282:	e159      	b.n	8002538 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002284:	2201      	movs	r2, #1
 8002286:	69fb      	ldr	r3, [r7, #28]
 8002288:	fa02 f303 	lsl.w	r3, r2, r3
 800228c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800228e:	683b      	ldr	r3, [r7, #0]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	697a      	ldr	r2, [r7, #20]
 8002294:	4013      	ands	r3, r2
 8002296:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002298:	693a      	ldr	r2, [r7, #16]
 800229a:	697b      	ldr	r3, [r7, #20]
 800229c:	429a      	cmp	r2, r3
 800229e:	f040 8148 	bne.w	8002532 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80022a2:	683b      	ldr	r3, [r7, #0]
 80022a4:	685b      	ldr	r3, [r3, #4]
 80022a6:	f003 0303 	and.w	r3, r3, #3
 80022aa:	2b01      	cmp	r3, #1
 80022ac:	d005      	beq.n	80022ba <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80022ae:	683b      	ldr	r3, [r7, #0]
 80022b0:	685b      	ldr	r3, [r3, #4]
 80022b2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80022b6:	2b02      	cmp	r3, #2
 80022b8:	d130      	bne.n	800231c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	689b      	ldr	r3, [r3, #8]
 80022be:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80022c0:	69fb      	ldr	r3, [r7, #28]
 80022c2:	005b      	lsls	r3, r3, #1
 80022c4:	2203      	movs	r2, #3
 80022c6:	fa02 f303 	lsl.w	r3, r2, r3
 80022ca:	43db      	mvns	r3, r3
 80022cc:	69ba      	ldr	r2, [r7, #24]
 80022ce:	4013      	ands	r3, r2
 80022d0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80022d2:	683b      	ldr	r3, [r7, #0]
 80022d4:	68da      	ldr	r2, [r3, #12]
 80022d6:	69fb      	ldr	r3, [r7, #28]
 80022d8:	005b      	lsls	r3, r3, #1
 80022da:	fa02 f303 	lsl.w	r3, r2, r3
 80022de:	69ba      	ldr	r2, [r7, #24]
 80022e0:	4313      	orrs	r3, r2
 80022e2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	69ba      	ldr	r2, [r7, #24]
 80022e8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	685b      	ldr	r3, [r3, #4]
 80022ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80022f0:	2201      	movs	r2, #1
 80022f2:	69fb      	ldr	r3, [r7, #28]
 80022f4:	fa02 f303 	lsl.w	r3, r2, r3
 80022f8:	43db      	mvns	r3, r3
 80022fa:	69ba      	ldr	r2, [r7, #24]
 80022fc:	4013      	ands	r3, r2
 80022fe:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002300:	683b      	ldr	r3, [r7, #0]
 8002302:	685b      	ldr	r3, [r3, #4]
 8002304:	091b      	lsrs	r3, r3, #4
 8002306:	f003 0201 	and.w	r2, r3, #1
 800230a:	69fb      	ldr	r3, [r7, #28]
 800230c:	fa02 f303 	lsl.w	r3, r2, r3
 8002310:	69ba      	ldr	r2, [r7, #24]
 8002312:	4313      	orrs	r3, r2
 8002314:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	69ba      	ldr	r2, [r7, #24]
 800231a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800231c:	683b      	ldr	r3, [r7, #0]
 800231e:	685b      	ldr	r3, [r3, #4]
 8002320:	f003 0303 	and.w	r3, r3, #3
 8002324:	2b03      	cmp	r3, #3
 8002326:	d017      	beq.n	8002358 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	68db      	ldr	r3, [r3, #12]
 800232c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800232e:	69fb      	ldr	r3, [r7, #28]
 8002330:	005b      	lsls	r3, r3, #1
 8002332:	2203      	movs	r2, #3
 8002334:	fa02 f303 	lsl.w	r3, r2, r3
 8002338:	43db      	mvns	r3, r3
 800233a:	69ba      	ldr	r2, [r7, #24]
 800233c:	4013      	ands	r3, r2
 800233e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002340:	683b      	ldr	r3, [r7, #0]
 8002342:	689a      	ldr	r2, [r3, #8]
 8002344:	69fb      	ldr	r3, [r7, #28]
 8002346:	005b      	lsls	r3, r3, #1
 8002348:	fa02 f303 	lsl.w	r3, r2, r3
 800234c:	69ba      	ldr	r2, [r7, #24]
 800234e:	4313      	orrs	r3, r2
 8002350:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	69ba      	ldr	r2, [r7, #24]
 8002356:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002358:	683b      	ldr	r3, [r7, #0]
 800235a:	685b      	ldr	r3, [r3, #4]
 800235c:	f003 0303 	and.w	r3, r3, #3
 8002360:	2b02      	cmp	r3, #2
 8002362:	d123      	bne.n	80023ac <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002364:	69fb      	ldr	r3, [r7, #28]
 8002366:	08da      	lsrs	r2, r3, #3
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	3208      	adds	r2, #8
 800236c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002370:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002372:	69fb      	ldr	r3, [r7, #28]
 8002374:	f003 0307 	and.w	r3, r3, #7
 8002378:	009b      	lsls	r3, r3, #2
 800237a:	220f      	movs	r2, #15
 800237c:	fa02 f303 	lsl.w	r3, r2, r3
 8002380:	43db      	mvns	r3, r3
 8002382:	69ba      	ldr	r2, [r7, #24]
 8002384:	4013      	ands	r3, r2
 8002386:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002388:	683b      	ldr	r3, [r7, #0]
 800238a:	691a      	ldr	r2, [r3, #16]
 800238c:	69fb      	ldr	r3, [r7, #28]
 800238e:	f003 0307 	and.w	r3, r3, #7
 8002392:	009b      	lsls	r3, r3, #2
 8002394:	fa02 f303 	lsl.w	r3, r2, r3
 8002398:	69ba      	ldr	r2, [r7, #24]
 800239a:	4313      	orrs	r3, r2
 800239c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800239e:	69fb      	ldr	r3, [r7, #28]
 80023a0:	08da      	lsrs	r2, r3, #3
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	3208      	adds	r2, #8
 80023a6:	69b9      	ldr	r1, [r7, #24]
 80023a8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80023b2:	69fb      	ldr	r3, [r7, #28]
 80023b4:	005b      	lsls	r3, r3, #1
 80023b6:	2203      	movs	r2, #3
 80023b8:	fa02 f303 	lsl.w	r3, r2, r3
 80023bc:	43db      	mvns	r3, r3
 80023be:	69ba      	ldr	r2, [r7, #24]
 80023c0:	4013      	ands	r3, r2
 80023c2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80023c4:	683b      	ldr	r3, [r7, #0]
 80023c6:	685b      	ldr	r3, [r3, #4]
 80023c8:	f003 0203 	and.w	r2, r3, #3
 80023cc:	69fb      	ldr	r3, [r7, #28]
 80023ce:	005b      	lsls	r3, r3, #1
 80023d0:	fa02 f303 	lsl.w	r3, r2, r3
 80023d4:	69ba      	ldr	r2, [r7, #24]
 80023d6:	4313      	orrs	r3, r2
 80023d8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	69ba      	ldr	r2, [r7, #24]
 80023de:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80023e0:	683b      	ldr	r3, [r7, #0]
 80023e2:	685b      	ldr	r3, [r3, #4]
 80023e4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	f000 80a2 	beq.w	8002532 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80023ee:	2300      	movs	r3, #0
 80023f0:	60fb      	str	r3, [r7, #12]
 80023f2:	4b57      	ldr	r3, [pc, #348]	@ (8002550 <HAL_GPIO_Init+0x2e8>)
 80023f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023f6:	4a56      	ldr	r2, [pc, #344]	@ (8002550 <HAL_GPIO_Init+0x2e8>)
 80023f8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80023fc:	6453      	str	r3, [r2, #68]	@ 0x44
 80023fe:	4b54      	ldr	r3, [pc, #336]	@ (8002550 <HAL_GPIO_Init+0x2e8>)
 8002400:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002402:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002406:	60fb      	str	r3, [r7, #12]
 8002408:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800240a:	4a52      	ldr	r2, [pc, #328]	@ (8002554 <HAL_GPIO_Init+0x2ec>)
 800240c:	69fb      	ldr	r3, [r7, #28]
 800240e:	089b      	lsrs	r3, r3, #2
 8002410:	3302      	adds	r3, #2
 8002412:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002416:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002418:	69fb      	ldr	r3, [r7, #28]
 800241a:	f003 0303 	and.w	r3, r3, #3
 800241e:	009b      	lsls	r3, r3, #2
 8002420:	220f      	movs	r2, #15
 8002422:	fa02 f303 	lsl.w	r3, r2, r3
 8002426:	43db      	mvns	r3, r3
 8002428:	69ba      	ldr	r2, [r7, #24]
 800242a:	4013      	ands	r3, r2
 800242c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	4a49      	ldr	r2, [pc, #292]	@ (8002558 <HAL_GPIO_Init+0x2f0>)
 8002432:	4293      	cmp	r3, r2
 8002434:	d019      	beq.n	800246a <HAL_GPIO_Init+0x202>
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	4a48      	ldr	r2, [pc, #288]	@ (800255c <HAL_GPIO_Init+0x2f4>)
 800243a:	4293      	cmp	r3, r2
 800243c:	d013      	beq.n	8002466 <HAL_GPIO_Init+0x1fe>
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	4a47      	ldr	r2, [pc, #284]	@ (8002560 <HAL_GPIO_Init+0x2f8>)
 8002442:	4293      	cmp	r3, r2
 8002444:	d00d      	beq.n	8002462 <HAL_GPIO_Init+0x1fa>
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	4a46      	ldr	r2, [pc, #280]	@ (8002564 <HAL_GPIO_Init+0x2fc>)
 800244a:	4293      	cmp	r3, r2
 800244c:	d007      	beq.n	800245e <HAL_GPIO_Init+0x1f6>
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	4a45      	ldr	r2, [pc, #276]	@ (8002568 <HAL_GPIO_Init+0x300>)
 8002452:	4293      	cmp	r3, r2
 8002454:	d101      	bne.n	800245a <HAL_GPIO_Init+0x1f2>
 8002456:	2304      	movs	r3, #4
 8002458:	e008      	b.n	800246c <HAL_GPIO_Init+0x204>
 800245a:	2307      	movs	r3, #7
 800245c:	e006      	b.n	800246c <HAL_GPIO_Init+0x204>
 800245e:	2303      	movs	r3, #3
 8002460:	e004      	b.n	800246c <HAL_GPIO_Init+0x204>
 8002462:	2302      	movs	r3, #2
 8002464:	e002      	b.n	800246c <HAL_GPIO_Init+0x204>
 8002466:	2301      	movs	r3, #1
 8002468:	e000      	b.n	800246c <HAL_GPIO_Init+0x204>
 800246a:	2300      	movs	r3, #0
 800246c:	69fa      	ldr	r2, [r7, #28]
 800246e:	f002 0203 	and.w	r2, r2, #3
 8002472:	0092      	lsls	r2, r2, #2
 8002474:	4093      	lsls	r3, r2
 8002476:	69ba      	ldr	r2, [r7, #24]
 8002478:	4313      	orrs	r3, r2
 800247a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800247c:	4935      	ldr	r1, [pc, #212]	@ (8002554 <HAL_GPIO_Init+0x2ec>)
 800247e:	69fb      	ldr	r3, [r7, #28]
 8002480:	089b      	lsrs	r3, r3, #2
 8002482:	3302      	adds	r3, #2
 8002484:	69ba      	ldr	r2, [r7, #24]
 8002486:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800248a:	4b38      	ldr	r3, [pc, #224]	@ (800256c <HAL_GPIO_Init+0x304>)
 800248c:	689b      	ldr	r3, [r3, #8]
 800248e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002490:	693b      	ldr	r3, [r7, #16]
 8002492:	43db      	mvns	r3, r3
 8002494:	69ba      	ldr	r2, [r7, #24]
 8002496:	4013      	ands	r3, r2
 8002498:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800249a:	683b      	ldr	r3, [r7, #0]
 800249c:	685b      	ldr	r3, [r3, #4]
 800249e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d003      	beq.n	80024ae <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80024a6:	69ba      	ldr	r2, [r7, #24]
 80024a8:	693b      	ldr	r3, [r7, #16]
 80024aa:	4313      	orrs	r3, r2
 80024ac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80024ae:	4a2f      	ldr	r2, [pc, #188]	@ (800256c <HAL_GPIO_Init+0x304>)
 80024b0:	69bb      	ldr	r3, [r7, #24]
 80024b2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80024b4:	4b2d      	ldr	r3, [pc, #180]	@ (800256c <HAL_GPIO_Init+0x304>)
 80024b6:	68db      	ldr	r3, [r3, #12]
 80024b8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80024ba:	693b      	ldr	r3, [r7, #16]
 80024bc:	43db      	mvns	r3, r3
 80024be:	69ba      	ldr	r2, [r7, #24]
 80024c0:	4013      	ands	r3, r2
 80024c2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80024c4:	683b      	ldr	r3, [r7, #0]
 80024c6:	685b      	ldr	r3, [r3, #4]
 80024c8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d003      	beq.n	80024d8 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80024d0:	69ba      	ldr	r2, [r7, #24]
 80024d2:	693b      	ldr	r3, [r7, #16]
 80024d4:	4313      	orrs	r3, r2
 80024d6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80024d8:	4a24      	ldr	r2, [pc, #144]	@ (800256c <HAL_GPIO_Init+0x304>)
 80024da:	69bb      	ldr	r3, [r7, #24]
 80024dc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80024de:	4b23      	ldr	r3, [pc, #140]	@ (800256c <HAL_GPIO_Init+0x304>)
 80024e0:	685b      	ldr	r3, [r3, #4]
 80024e2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80024e4:	693b      	ldr	r3, [r7, #16]
 80024e6:	43db      	mvns	r3, r3
 80024e8:	69ba      	ldr	r2, [r7, #24]
 80024ea:	4013      	ands	r3, r2
 80024ec:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80024ee:	683b      	ldr	r3, [r7, #0]
 80024f0:	685b      	ldr	r3, [r3, #4]
 80024f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d003      	beq.n	8002502 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80024fa:	69ba      	ldr	r2, [r7, #24]
 80024fc:	693b      	ldr	r3, [r7, #16]
 80024fe:	4313      	orrs	r3, r2
 8002500:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002502:	4a1a      	ldr	r2, [pc, #104]	@ (800256c <HAL_GPIO_Init+0x304>)
 8002504:	69bb      	ldr	r3, [r7, #24]
 8002506:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002508:	4b18      	ldr	r3, [pc, #96]	@ (800256c <HAL_GPIO_Init+0x304>)
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800250e:	693b      	ldr	r3, [r7, #16]
 8002510:	43db      	mvns	r3, r3
 8002512:	69ba      	ldr	r2, [r7, #24]
 8002514:	4013      	ands	r3, r2
 8002516:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002518:	683b      	ldr	r3, [r7, #0]
 800251a:	685b      	ldr	r3, [r3, #4]
 800251c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002520:	2b00      	cmp	r3, #0
 8002522:	d003      	beq.n	800252c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002524:	69ba      	ldr	r2, [r7, #24]
 8002526:	693b      	ldr	r3, [r7, #16]
 8002528:	4313      	orrs	r3, r2
 800252a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800252c:	4a0f      	ldr	r2, [pc, #60]	@ (800256c <HAL_GPIO_Init+0x304>)
 800252e:	69bb      	ldr	r3, [r7, #24]
 8002530:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002532:	69fb      	ldr	r3, [r7, #28]
 8002534:	3301      	adds	r3, #1
 8002536:	61fb      	str	r3, [r7, #28]
 8002538:	69fb      	ldr	r3, [r7, #28]
 800253a:	2b0f      	cmp	r3, #15
 800253c:	f67f aea2 	bls.w	8002284 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002540:	bf00      	nop
 8002542:	bf00      	nop
 8002544:	3724      	adds	r7, #36	@ 0x24
 8002546:	46bd      	mov	sp, r7
 8002548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254c:	4770      	bx	lr
 800254e:	bf00      	nop
 8002550:	40023800 	.word	0x40023800
 8002554:	40013800 	.word	0x40013800
 8002558:	40020000 	.word	0x40020000
 800255c:	40020400 	.word	0x40020400
 8002560:	40020800 	.word	0x40020800
 8002564:	40020c00 	.word	0x40020c00
 8002568:	40021000 	.word	0x40021000
 800256c:	40013c00 	.word	0x40013c00

08002570 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002570:	b480      	push	{r7}
 8002572:	b083      	sub	sp, #12
 8002574:	af00      	add	r7, sp, #0
 8002576:	6078      	str	r0, [r7, #4]
 8002578:	460b      	mov	r3, r1
 800257a:	807b      	strh	r3, [r7, #2]
 800257c:	4613      	mov	r3, r2
 800257e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002580:	787b      	ldrb	r3, [r7, #1]
 8002582:	2b00      	cmp	r3, #0
 8002584:	d003      	beq.n	800258e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002586:	887a      	ldrh	r2, [r7, #2]
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800258c:	e003      	b.n	8002596 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800258e:	887b      	ldrh	r3, [r7, #2]
 8002590:	041a      	lsls	r2, r3, #16
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	619a      	str	r2, [r3, #24]
}
 8002596:	bf00      	nop
 8002598:	370c      	adds	r7, #12
 800259a:	46bd      	mov	sp, r7
 800259c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a0:	4770      	bx	lr

080025a2 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80025a2:	b480      	push	{r7}
 80025a4:	b085      	sub	sp, #20
 80025a6:	af00      	add	r7, sp, #0
 80025a8:	6078      	str	r0, [r7, #4]
 80025aa:	460b      	mov	r3, r1
 80025ac:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	695b      	ldr	r3, [r3, #20]
 80025b2:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80025b4:	887a      	ldrh	r2, [r7, #2]
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	4013      	ands	r3, r2
 80025ba:	041a      	lsls	r2, r3, #16
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	43d9      	mvns	r1, r3
 80025c0:	887b      	ldrh	r3, [r7, #2]
 80025c2:	400b      	ands	r3, r1
 80025c4:	431a      	orrs	r2, r3
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	619a      	str	r2, [r3, #24]
}
 80025ca:	bf00      	nop
 80025cc:	3714      	adds	r7, #20
 80025ce:	46bd      	mov	sp, r7
 80025d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d4:	4770      	bx	lr
	...

080025d8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80025d8:	b580      	push	{r7, lr}
 80025da:	b086      	sub	sp, #24
 80025dc:	af00      	add	r7, sp, #0
 80025de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d101      	bne.n	80025ea <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80025e6:	2301      	movs	r3, #1
 80025e8:	e267      	b.n	8002aba <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	f003 0301 	and.w	r3, r3, #1
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d075      	beq.n	80026e2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80025f6:	4b88      	ldr	r3, [pc, #544]	@ (8002818 <HAL_RCC_OscConfig+0x240>)
 80025f8:	689b      	ldr	r3, [r3, #8]
 80025fa:	f003 030c 	and.w	r3, r3, #12
 80025fe:	2b04      	cmp	r3, #4
 8002600:	d00c      	beq.n	800261c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002602:	4b85      	ldr	r3, [pc, #532]	@ (8002818 <HAL_RCC_OscConfig+0x240>)
 8002604:	689b      	ldr	r3, [r3, #8]
 8002606:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800260a:	2b08      	cmp	r3, #8
 800260c:	d112      	bne.n	8002634 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800260e:	4b82      	ldr	r3, [pc, #520]	@ (8002818 <HAL_RCC_OscConfig+0x240>)
 8002610:	685b      	ldr	r3, [r3, #4]
 8002612:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002616:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800261a:	d10b      	bne.n	8002634 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800261c:	4b7e      	ldr	r3, [pc, #504]	@ (8002818 <HAL_RCC_OscConfig+0x240>)
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002624:	2b00      	cmp	r3, #0
 8002626:	d05b      	beq.n	80026e0 <HAL_RCC_OscConfig+0x108>
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	685b      	ldr	r3, [r3, #4]
 800262c:	2b00      	cmp	r3, #0
 800262e:	d157      	bne.n	80026e0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002630:	2301      	movs	r3, #1
 8002632:	e242      	b.n	8002aba <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	685b      	ldr	r3, [r3, #4]
 8002638:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800263c:	d106      	bne.n	800264c <HAL_RCC_OscConfig+0x74>
 800263e:	4b76      	ldr	r3, [pc, #472]	@ (8002818 <HAL_RCC_OscConfig+0x240>)
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	4a75      	ldr	r2, [pc, #468]	@ (8002818 <HAL_RCC_OscConfig+0x240>)
 8002644:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002648:	6013      	str	r3, [r2, #0]
 800264a:	e01d      	b.n	8002688 <HAL_RCC_OscConfig+0xb0>
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	685b      	ldr	r3, [r3, #4]
 8002650:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002654:	d10c      	bne.n	8002670 <HAL_RCC_OscConfig+0x98>
 8002656:	4b70      	ldr	r3, [pc, #448]	@ (8002818 <HAL_RCC_OscConfig+0x240>)
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	4a6f      	ldr	r2, [pc, #444]	@ (8002818 <HAL_RCC_OscConfig+0x240>)
 800265c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002660:	6013      	str	r3, [r2, #0]
 8002662:	4b6d      	ldr	r3, [pc, #436]	@ (8002818 <HAL_RCC_OscConfig+0x240>)
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	4a6c      	ldr	r2, [pc, #432]	@ (8002818 <HAL_RCC_OscConfig+0x240>)
 8002668:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800266c:	6013      	str	r3, [r2, #0]
 800266e:	e00b      	b.n	8002688 <HAL_RCC_OscConfig+0xb0>
 8002670:	4b69      	ldr	r3, [pc, #420]	@ (8002818 <HAL_RCC_OscConfig+0x240>)
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	4a68      	ldr	r2, [pc, #416]	@ (8002818 <HAL_RCC_OscConfig+0x240>)
 8002676:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800267a:	6013      	str	r3, [r2, #0]
 800267c:	4b66      	ldr	r3, [pc, #408]	@ (8002818 <HAL_RCC_OscConfig+0x240>)
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	4a65      	ldr	r2, [pc, #404]	@ (8002818 <HAL_RCC_OscConfig+0x240>)
 8002682:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002686:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	685b      	ldr	r3, [r3, #4]
 800268c:	2b00      	cmp	r3, #0
 800268e:	d013      	beq.n	80026b8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002690:	f7ff f8ca 	bl	8001828 <HAL_GetTick>
 8002694:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002696:	e008      	b.n	80026aa <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002698:	f7ff f8c6 	bl	8001828 <HAL_GetTick>
 800269c:	4602      	mov	r2, r0
 800269e:	693b      	ldr	r3, [r7, #16]
 80026a0:	1ad3      	subs	r3, r2, r3
 80026a2:	2b64      	cmp	r3, #100	@ 0x64
 80026a4:	d901      	bls.n	80026aa <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80026a6:	2303      	movs	r3, #3
 80026a8:	e207      	b.n	8002aba <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80026aa:	4b5b      	ldr	r3, [pc, #364]	@ (8002818 <HAL_RCC_OscConfig+0x240>)
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d0f0      	beq.n	8002698 <HAL_RCC_OscConfig+0xc0>
 80026b6:	e014      	b.n	80026e2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026b8:	f7ff f8b6 	bl	8001828 <HAL_GetTick>
 80026bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80026be:	e008      	b.n	80026d2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80026c0:	f7ff f8b2 	bl	8001828 <HAL_GetTick>
 80026c4:	4602      	mov	r2, r0
 80026c6:	693b      	ldr	r3, [r7, #16]
 80026c8:	1ad3      	subs	r3, r2, r3
 80026ca:	2b64      	cmp	r3, #100	@ 0x64
 80026cc:	d901      	bls.n	80026d2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80026ce:	2303      	movs	r3, #3
 80026d0:	e1f3      	b.n	8002aba <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80026d2:	4b51      	ldr	r3, [pc, #324]	@ (8002818 <HAL_RCC_OscConfig+0x240>)
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d1f0      	bne.n	80026c0 <HAL_RCC_OscConfig+0xe8>
 80026de:	e000      	b.n	80026e2 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80026e0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	f003 0302 	and.w	r3, r3, #2
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d063      	beq.n	80027b6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80026ee:	4b4a      	ldr	r3, [pc, #296]	@ (8002818 <HAL_RCC_OscConfig+0x240>)
 80026f0:	689b      	ldr	r3, [r3, #8]
 80026f2:	f003 030c 	and.w	r3, r3, #12
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d00b      	beq.n	8002712 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80026fa:	4b47      	ldr	r3, [pc, #284]	@ (8002818 <HAL_RCC_OscConfig+0x240>)
 80026fc:	689b      	ldr	r3, [r3, #8]
 80026fe:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002702:	2b08      	cmp	r3, #8
 8002704:	d11c      	bne.n	8002740 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002706:	4b44      	ldr	r3, [pc, #272]	@ (8002818 <HAL_RCC_OscConfig+0x240>)
 8002708:	685b      	ldr	r3, [r3, #4]
 800270a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800270e:	2b00      	cmp	r3, #0
 8002710:	d116      	bne.n	8002740 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002712:	4b41      	ldr	r3, [pc, #260]	@ (8002818 <HAL_RCC_OscConfig+0x240>)
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	f003 0302 	and.w	r3, r3, #2
 800271a:	2b00      	cmp	r3, #0
 800271c:	d005      	beq.n	800272a <HAL_RCC_OscConfig+0x152>
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	68db      	ldr	r3, [r3, #12]
 8002722:	2b01      	cmp	r3, #1
 8002724:	d001      	beq.n	800272a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002726:	2301      	movs	r3, #1
 8002728:	e1c7      	b.n	8002aba <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800272a:	4b3b      	ldr	r3, [pc, #236]	@ (8002818 <HAL_RCC_OscConfig+0x240>)
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	691b      	ldr	r3, [r3, #16]
 8002736:	00db      	lsls	r3, r3, #3
 8002738:	4937      	ldr	r1, [pc, #220]	@ (8002818 <HAL_RCC_OscConfig+0x240>)
 800273a:	4313      	orrs	r3, r2
 800273c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800273e:	e03a      	b.n	80027b6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	68db      	ldr	r3, [r3, #12]
 8002744:	2b00      	cmp	r3, #0
 8002746:	d020      	beq.n	800278a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002748:	4b34      	ldr	r3, [pc, #208]	@ (800281c <HAL_RCC_OscConfig+0x244>)
 800274a:	2201      	movs	r2, #1
 800274c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800274e:	f7ff f86b 	bl	8001828 <HAL_GetTick>
 8002752:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002754:	e008      	b.n	8002768 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002756:	f7ff f867 	bl	8001828 <HAL_GetTick>
 800275a:	4602      	mov	r2, r0
 800275c:	693b      	ldr	r3, [r7, #16]
 800275e:	1ad3      	subs	r3, r2, r3
 8002760:	2b02      	cmp	r3, #2
 8002762:	d901      	bls.n	8002768 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002764:	2303      	movs	r3, #3
 8002766:	e1a8      	b.n	8002aba <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002768:	4b2b      	ldr	r3, [pc, #172]	@ (8002818 <HAL_RCC_OscConfig+0x240>)
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	f003 0302 	and.w	r3, r3, #2
 8002770:	2b00      	cmp	r3, #0
 8002772:	d0f0      	beq.n	8002756 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002774:	4b28      	ldr	r3, [pc, #160]	@ (8002818 <HAL_RCC_OscConfig+0x240>)
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	691b      	ldr	r3, [r3, #16]
 8002780:	00db      	lsls	r3, r3, #3
 8002782:	4925      	ldr	r1, [pc, #148]	@ (8002818 <HAL_RCC_OscConfig+0x240>)
 8002784:	4313      	orrs	r3, r2
 8002786:	600b      	str	r3, [r1, #0]
 8002788:	e015      	b.n	80027b6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800278a:	4b24      	ldr	r3, [pc, #144]	@ (800281c <HAL_RCC_OscConfig+0x244>)
 800278c:	2200      	movs	r2, #0
 800278e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002790:	f7ff f84a 	bl	8001828 <HAL_GetTick>
 8002794:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002796:	e008      	b.n	80027aa <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002798:	f7ff f846 	bl	8001828 <HAL_GetTick>
 800279c:	4602      	mov	r2, r0
 800279e:	693b      	ldr	r3, [r7, #16]
 80027a0:	1ad3      	subs	r3, r2, r3
 80027a2:	2b02      	cmp	r3, #2
 80027a4:	d901      	bls.n	80027aa <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80027a6:	2303      	movs	r3, #3
 80027a8:	e187      	b.n	8002aba <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80027aa:	4b1b      	ldr	r3, [pc, #108]	@ (8002818 <HAL_RCC_OscConfig+0x240>)
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	f003 0302 	and.w	r3, r3, #2
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d1f0      	bne.n	8002798 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	f003 0308 	and.w	r3, r3, #8
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d036      	beq.n	8002830 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	695b      	ldr	r3, [r3, #20]
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d016      	beq.n	80027f8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80027ca:	4b15      	ldr	r3, [pc, #84]	@ (8002820 <HAL_RCC_OscConfig+0x248>)
 80027cc:	2201      	movs	r2, #1
 80027ce:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027d0:	f7ff f82a 	bl	8001828 <HAL_GetTick>
 80027d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80027d6:	e008      	b.n	80027ea <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80027d8:	f7ff f826 	bl	8001828 <HAL_GetTick>
 80027dc:	4602      	mov	r2, r0
 80027de:	693b      	ldr	r3, [r7, #16]
 80027e0:	1ad3      	subs	r3, r2, r3
 80027e2:	2b02      	cmp	r3, #2
 80027e4:	d901      	bls.n	80027ea <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80027e6:	2303      	movs	r3, #3
 80027e8:	e167      	b.n	8002aba <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80027ea:	4b0b      	ldr	r3, [pc, #44]	@ (8002818 <HAL_RCC_OscConfig+0x240>)
 80027ec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80027ee:	f003 0302 	and.w	r3, r3, #2
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d0f0      	beq.n	80027d8 <HAL_RCC_OscConfig+0x200>
 80027f6:	e01b      	b.n	8002830 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80027f8:	4b09      	ldr	r3, [pc, #36]	@ (8002820 <HAL_RCC_OscConfig+0x248>)
 80027fa:	2200      	movs	r2, #0
 80027fc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80027fe:	f7ff f813 	bl	8001828 <HAL_GetTick>
 8002802:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002804:	e00e      	b.n	8002824 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002806:	f7ff f80f 	bl	8001828 <HAL_GetTick>
 800280a:	4602      	mov	r2, r0
 800280c:	693b      	ldr	r3, [r7, #16]
 800280e:	1ad3      	subs	r3, r2, r3
 8002810:	2b02      	cmp	r3, #2
 8002812:	d907      	bls.n	8002824 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002814:	2303      	movs	r3, #3
 8002816:	e150      	b.n	8002aba <HAL_RCC_OscConfig+0x4e2>
 8002818:	40023800 	.word	0x40023800
 800281c:	42470000 	.word	0x42470000
 8002820:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002824:	4b88      	ldr	r3, [pc, #544]	@ (8002a48 <HAL_RCC_OscConfig+0x470>)
 8002826:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002828:	f003 0302 	and.w	r3, r3, #2
 800282c:	2b00      	cmp	r3, #0
 800282e:	d1ea      	bne.n	8002806 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	f003 0304 	and.w	r3, r3, #4
 8002838:	2b00      	cmp	r3, #0
 800283a:	f000 8097 	beq.w	800296c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800283e:	2300      	movs	r3, #0
 8002840:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002842:	4b81      	ldr	r3, [pc, #516]	@ (8002a48 <HAL_RCC_OscConfig+0x470>)
 8002844:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002846:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800284a:	2b00      	cmp	r3, #0
 800284c:	d10f      	bne.n	800286e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800284e:	2300      	movs	r3, #0
 8002850:	60bb      	str	r3, [r7, #8]
 8002852:	4b7d      	ldr	r3, [pc, #500]	@ (8002a48 <HAL_RCC_OscConfig+0x470>)
 8002854:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002856:	4a7c      	ldr	r2, [pc, #496]	@ (8002a48 <HAL_RCC_OscConfig+0x470>)
 8002858:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800285c:	6413      	str	r3, [r2, #64]	@ 0x40
 800285e:	4b7a      	ldr	r3, [pc, #488]	@ (8002a48 <HAL_RCC_OscConfig+0x470>)
 8002860:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002862:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002866:	60bb      	str	r3, [r7, #8]
 8002868:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800286a:	2301      	movs	r3, #1
 800286c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800286e:	4b77      	ldr	r3, [pc, #476]	@ (8002a4c <HAL_RCC_OscConfig+0x474>)
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002876:	2b00      	cmp	r3, #0
 8002878:	d118      	bne.n	80028ac <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800287a:	4b74      	ldr	r3, [pc, #464]	@ (8002a4c <HAL_RCC_OscConfig+0x474>)
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	4a73      	ldr	r2, [pc, #460]	@ (8002a4c <HAL_RCC_OscConfig+0x474>)
 8002880:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002884:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002886:	f7fe ffcf 	bl	8001828 <HAL_GetTick>
 800288a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800288c:	e008      	b.n	80028a0 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800288e:	f7fe ffcb 	bl	8001828 <HAL_GetTick>
 8002892:	4602      	mov	r2, r0
 8002894:	693b      	ldr	r3, [r7, #16]
 8002896:	1ad3      	subs	r3, r2, r3
 8002898:	2b02      	cmp	r3, #2
 800289a:	d901      	bls.n	80028a0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800289c:	2303      	movs	r3, #3
 800289e:	e10c      	b.n	8002aba <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028a0:	4b6a      	ldr	r3, [pc, #424]	@ (8002a4c <HAL_RCC_OscConfig+0x474>)
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d0f0      	beq.n	800288e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	689b      	ldr	r3, [r3, #8]
 80028b0:	2b01      	cmp	r3, #1
 80028b2:	d106      	bne.n	80028c2 <HAL_RCC_OscConfig+0x2ea>
 80028b4:	4b64      	ldr	r3, [pc, #400]	@ (8002a48 <HAL_RCC_OscConfig+0x470>)
 80028b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80028b8:	4a63      	ldr	r2, [pc, #396]	@ (8002a48 <HAL_RCC_OscConfig+0x470>)
 80028ba:	f043 0301 	orr.w	r3, r3, #1
 80028be:	6713      	str	r3, [r2, #112]	@ 0x70
 80028c0:	e01c      	b.n	80028fc <HAL_RCC_OscConfig+0x324>
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	689b      	ldr	r3, [r3, #8]
 80028c6:	2b05      	cmp	r3, #5
 80028c8:	d10c      	bne.n	80028e4 <HAL_RCC_OscConfig+0x30c>
 80028ca:	4b5f      	ldr	r3, [pc, #380]	@ (8002a48 <HAL_RCC_OscConfig+0x470>)
 80028cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80028ce:	4a5e      	ldr	r2, [pc, #376]	@ (8002a48 <HAL_RCC_OscConfig+0x470>)
 80028d0:	f043 0304 	orr.w	r3, r3, #4
 80028d4:	6713      	str	r3, [r2, #112]	@ 0x70
 80028d6:	4b5c      	ldr	r3, [pc, #368]	@ (8002a48 <HAL_RCC_OscConfig+0x470>)
 80028d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80028da:	4a5b      	ldr	r2, [pc, #364]	@ (8002a48 <HAL_RCC_OscConfig+0x470>)
 80028dc:	f043 0301 	orr.w	r3, r3, #1
 80028e0:	6713      	str	r3, [r2, #112]	@ 0x70
 80028e2:	e00b      	b.n	80028fc <HAL_RCC_OscConfig+0x324>
 80028e4:	4b58      	ldr	r3, [pc, #352]	@ (8002a48 <HAL_RCC_OscConfig+0x470>)
 80028e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80028e8:	4a57      	ldr	r2, [pc, #348]	@ (8002a48 <HAL_RCC_OscConfig+0x470>)
 80028ea:	f023 0301 	bic.w	r3, r3, #1
 80028ee:	6713      	str	r3, [r2, #112]	@ 0x70
 80028f0:	4b55      	ldr	r3, [pc, #340]	@ (8002a48 <HAL_RCC_OscConfig+0x470>)
 80028f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80028f4:	4a54      	ldr	r2, [pc, #336]	@ (8002a48 <HAL_RCC_OscConfig+0x470>)
 80028f6:	f023 0304 	bic.w	r3, r3, #4
 80028fa:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	689b      	ldr	r3, [r3, #8]
 8002900:	2b00      	cmp	r3, #0
 8002902:	d015      	beq.n	8002930 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002904:	f7fe ff90 	bl	8001828 <HAL_GetTick>
 8002908:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800290a:	e00a      	b.n	8002922 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800290c:	f7fe ff8c 	bl	8001828 <HAL_GetTick>
 8002910:	4602      	mov	r2, r0
 8002912:	693b      	ldr	r3, [r7, #16]
 8002914:	1ad3      	subs	r3, r2, r3
 8002916:	f241 3288 	movw	r2, #5000	@ 0x1388
 800291a:	4293      	cmp	r3, r2
 800291c:	d901      	bls.n	8002922 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800291e:	2303      	movs	r3, #3
 8002920:	e0cb      	b.n	8002aba <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002922:	4b49      	ldr	r3, [pc, #292]	@ (8002a48 <HAL_RCC_OscConfig+0x470>)
 8002924:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002926:	f003 0302 	and.w	r3, r3, #2
 800292a:	2b00      	cmp	r3, #0
 800292c:	d0ee      	beq.n	800290c <HAL_RCC_OscConfig+0x334>
 800292e:	e014      	b.n	800295a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002930:	f7fe ff7a 	bl	8001828 <HAL_GetTick>
 8002934:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002936:	e00a      	b.n	800294e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002938:	f7fe ff76 	bl	8001828 <HAL_GetTick>
 800293c:	4602      	mov	r2, r0
 800293e:	693b      	ldr	r3, [r7, #16]
 8002940:	1ad3      	subs	r3, r2, r3
 8002942:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002946:	4293      	cmp	r3, r2
 8002948:	d901      	bls.n	800294e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800294a:	2303      	movs	r3, #3
 800294c:	e0b5      	b.n	8002aba <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800294e:	4b3e      	ldr	r3, [pc, #248]	@ (8002a48 <HAL_RCC_OscConfig+0x470>)
 8002950:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002952:	f003 0302 	and.w	r3, r3, #2
 8002956:	2b00      	cmp	r3, #0
 8002958:	d1ee      	bne.n	8002938 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800295a:	7dfb      	ldrb	r3, [r7, #23]
 800295c:	2b01      	cmp	r3, #1
 800295e:	d105      	bne.n	800296c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002960:	4b39      	ldr	r3, [pc, #228]	@ (8002a48 <HAL_RCC_OscConfig+0x470>)
 8002962:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002964:	4a38      	ldr	r2, [pc, #224]	@ (8002a48 <HAL_RCC_OscConfig+0x470>)
 8002966:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800296a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	699b      	ldr	r3, [r3, #24]
 8002970:	2b00      	cmp	r3, #0
 8002972:	f000 80a1 	beq.w	8002ab8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002976:	4b34      	ldr	r3, [pc, #208]	@ (8002a48 <HAL_RCC_OscConfig+0x470>)
 8002978:	689b      	ldr	r3, [r3, #8]
 800297a:	f003 030c 	and.w	r3, r3, #12
 800297e:	2b08      	cmp	r3, #8
 8002980:	d05c      	beq.n	8002a3c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	699b      	ldr	r3, [r3, #24]
 8002986:	2b02      	cmp	r3, #2
 8002988:	d141      	bne.n	8002a0e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800298a:	4b31      	ldr	r3, [pc, #196]	@ (8002a50 <HAL_RCC_OscConfig+0x478>)
 800298c:	2200      	movs	r2, #0
 800298e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002990:	f7fe ff4a 	bl	8001828 <HAL_GetTick>
 8002994:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002996:	e008      	b.n	80029aa <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002998:	f7fe ff46 	bl	8001828 <HAL_GetTick>
 800299c:	4602      	mov	r2, r0
 800299e:	693b      	ldr	r3, [r7, #16]
 80029a0:	1ad3      	subs	r3, r2, r3
 80029a2:	2b02      	cmp	r3, #2
 80029a4:	d901      	bls.n	80029aa <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80029a6:	2303      	movs	r3, #3
 80029a8:	e087      	b.n	8002aba <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80029aa:	4b27      	ldr	r3, [pc, #156]	@ (8002a48 <HAL_RCC_OscConfig+0x470>)
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d1f0      	bne.n	8002998 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	69da      	ldr	r2, [r3, #28]
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	6a1b      	ldr	r3, [r3, #32]
 80029be:	431a      	orrs	r2, r3
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029c4:	019b      	lsls	r3, r3, #6
 80029c6:	431a      	orrs	r2, r3
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029cc:	085b      	lsrs	r3, r3, #1
 80029ce:	3b01      	subs	r3, #1
 80029d0:	041b      	lsls	r3, r3, #16
 80029d2:	431a      	orrs	r2, r3
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029d8:	061b      	lsls	r3, r3, #24
 80029da:	491b      	ldr	r1, [pc, #108]	@ (8002a48 <HAL_RCC_OscConfig+0x470>)
 80029dc:	4313      	orrs	r3, r2
 80029de:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80029e0:	4b1b      	ldr	r3, [pc, #108]	@ (8002a50 <HAL_RCC_OscConfig+0x478>)
 80029e2:	2201      	movs	r2, #1
 80029e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029e6:	f7fe ff1f 	bl	8001828 <HAL_GetTick>
 80029ea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80029ec:	e008      	b.n	8002a00 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029ee:	f7fe ff1b 	bl	8001828 <HAL_GetTick>
 80029f2:	4602      	mov	r2, r0
 80029f4:	693b      	ldr	r3, [r7, #16]
 80029f6:	1ad3      	subs	r3, r2, r3
 80029f8:	2b02      	cmp	r3, #2
 80029fa:	d901      	bls.n	8002a00 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80029fc:	2303      	movs	r3, #3
 80029fe:	e05c      	b.n	8002aba <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a00:	4b11      	ldr	r3, [pc, #68]	@ (8002a48 <HAL_RCC_OscConfig+0x470>)
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d0f0      	beq.n	80029ee <HAL_RCC_OscConfig+0x416>
 8002a0c:	e054      	b.n	8002ab8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a0e:	4b10      	ldr	r3, [pc, #64]	@ (8002a50 <HAL_RCC_OscConfig+0x478>)
 8002a10:	2200      	movs	r2, #0
 8002a12:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a14:	f7fe ff08 	bl	8001828 <HAL_GetTick>
 8002a18:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a1a:	e008      	b.n	8002a2e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a1c:	f7fe ff04 	bl	8001828 <HAL_GetTick>
 8002a20:	4602      	mov	r2, r0
 8002a22:	693b      	ldr	r3, [r7, #16]
 8002a24:	1ad3      	subs	r3, r2, r3
 8002a26:	2b02      	cmp	r3, #2
 8002a28:	d901      	bls.n	8002a2e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002a2a:	2303      	movs	r3, #3
 8002a2c:	e045      	b.n	8002aba <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a2e:	4b06      	ldr	r3, [pc, #24]	@ (8002a48 <HAL_RCC_OscConfig+0x470>)
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d1f0      	bne.n	8002a1c <HAL_RCC_OscConfig+0x444>
 8002a3a:	e03d      	b.n	8002ab8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	699b      	ldr	r3, [r3, #24]
 8002a40:	2b01      	cmp	r3, #1
 8002a42:	d107      	bne.n	8002a54 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002a44:	2301      	movs	r3, #1
 8002a46:	e038      	b.n	8002aba <HAL_RCC_OscConfig+0x4e2>
 8002a48:	40023800 	.word	0x40023800
 8002a4c:	40007000 	.word	0x40007000
 8002a50:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002a54:	4b1b      	ldr	r3, [pc, #108]	@ (8002ac4 <HAL_RCC_OscConfig+0x4ec>)
 8002a56:	685b      	ldr	r3, [r3, #4]
 8002a58:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	699b      	ldr	r3, [r3, #24]
 8002a5e:	2b01      	cmp	r3, #1
 8002a60:	d028      	beq.n	8002ab4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002a6c:	429a      	cmp	r2, r3
 8002a6e:	d121      	bne.n	8002ab4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a7a:	429a      	cmp	r2, r3
 8002a7c:	d11a      	bne.n	8002ab4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002a7e:	68fa      	ldr	r2, [r7, #12]
 8002a80:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002a84:	4013      	ands	r3, r2
 8002a86:	687a      	ldr	r2, [r7, #4]
 8002a88:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002a8a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002a8c:	4293      	cmp	r3, r2
 8002a8e:	d111      	bne.n	8002ab4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a9a:	085b      	lsrs	r3, r3, #1
 8002a9c:	3b01      	subs	r3, #1
 8002a9e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002aa0:	429a      	cmp	r2, r3
 8002aa2:	d107      	bne.n	8002ab4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002aae:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002ab0:	429a      	cmp	r2, r3
 8002ab2:	d001      	beq.n	8002ab8 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002ab4:	2301      	movs	r3, #1
 8002ab6:	e000      	b.n	8002aba <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002ab8:	2300      	movs	r3, #0
}
 8002aba:	4618      	mov	r0, r3
 8002abc:	3718      	adds	r7, #24
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	bd80      	pop	{r7, pc}
 8002ac2:	bf00      	nop
 8002ac4:	40023800 	.word	0x40023800

08002ac8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002ac8:	b580      	push	{r7, lr}
 8002aca:	b084      	sub	sp, #16
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	6078      	str	r0, [r7, #4]
 8002ad0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d101      	bne.n	8002adc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002ad8:	2301      	movs	r3, #1
 8002ada:	e0cc      	b.n	8002c76 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002adc:	4b68      	ldr	r3, [pc, #416]	@ (8002c80 <HAL_RCC_ClockConfig+0x1b8>)
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	f003 0307 	and.w	r3, r3, #7
 8002ae4:	683a      	ldr	r2, [r7, #0]
 8002ae6:	429a      	cmp	r2, r3
 8002ae8:	d90c      	bls.n	8002b04 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002aea:	4b65      	ldr	r3, [pc, #404]	@ (8002c80 <HAL_RCC_ClockConfig+0x1b8>)
 8002aec:	683a      	ldr	r2, [r7, #0]
 8002aee:	b2d2      	uxtb	r2, r2
 8002af0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002af2:	4b63      	ldr	r3, [pc, #396]	@ (8002c80 <HAL_RCC_ClockConfig+0x1b8>)
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	f003 0307 	and.w	r3, r3, #7
 8002afa:	683a      	ldr	r2, [r7, #0]
 8002afc:	429a      	cmp	r2, r3
 8002afe:	d001      	beq.n	8002b04 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002b00:	2301      	movs	r3, #1
 8002b02:	e0b8      	b.n	8002c76 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	f003 0302 	and.w	r3, r3, #2
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d020      	beq.n	8002b52 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	f003 0304 	and.w	r3, r3, #4
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d005      	beq.n	8002b28 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002b1c:	4b59      	ldr	r3, [pc, #356]	@ (8002c84 <HAL_RCC_ClockConfig+0x1bc>)
 8002b1e:	689b      	ldr	r3, [r3, #8]
 8002b20:	4a58      	ldr	r2, [pc, #352]	@ (8002c84 <HAL_RCC_ClockConfig+0x1bc>)
 8002b22:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002b26:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	f003 0308 	and.w	r3, r3, #8
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d005      	beq.n	8002b40 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002b34:	4b53      	ldr	r3, [pc, #332]	@ (8002c84 <HAL_RCC_ClockConfig+0x1bc>)
 8002b36:	689b      	ldr	r3, [r3, #8]
 8002b38:	4a52      	ldr	r2, [pc, #328]	@ (8002c84 <HAL_RCC_ClockConfig+0x1bc>)
 8002b3a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002b3e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b40:	4b50      	ldr	r3, [pc, #320]	@ (8002c84 <HAL_RCC_ClockConfig+0x1bc>)
 8002b42:	689b      	ldr	r3, [r3, #8]
 8002b44:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	689b      	ldr	r3, [r3, #8]
 8002b4c:	494d      	ldr	r1, [pc, #308]	@ (8002c84 <HAL_RCC_ClockConfig+0x1bc>)
 8002b4e:	4313      	orrs	r3, r2
 8002b50:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	f003 0301 	and.w	r3, r3, #1
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d044      	beq.n	8002be8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	685b      	ldr	r3, [r3, #4]
 8002b62:	2b01      	cmp	r3, #1
 8002b64:	d107      	bne.n	8002b76 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b66:	4b47      	ldr	r3, [pc, #284]	@ (8002c84 <HAL_RCC_ClockConfig+0x1bc>)
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d119      	bne.n	8002ba6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b72:	2301      	movs	r3, #1
 8002b74:	e07f      	b.n	8002c76 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	685b      	ldr	r3, [r3, #4]
 8002b7a:	2b02      	cmp	r3, #2
 8002b7c:	d003      	beq.n	8002b86 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002b82:	2b03      	cmp	r3, #3
 8002b84:	d107      	bne.n	8002b96 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b86:	4b3f      	ldr	r3, [pc, #252]	@ (8002c84 <HAL_RCC_ClockConfig+0x1bc>)
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d109      	bne.n	8002ba6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b92:	2301      	movs	r3, #1
 8002b94:	e06f      	b.n	8002c76 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b96:	4b3b      	ldr	r3, [pc, #236]	@ (8002c84 <HAL_RCC_ClockConfig+0x1bc>)
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	f003 0302 	and.w	r3, r3, #2
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d101      	bne.n	8002ba6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002ba2:	2301      	movs	r3, #1
 8002ba4:	e067      	b.n	8002c76 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002ba6:	4b37      	ldr	r3, [pc, #220]	@ (8002c84 <HAL_RCC_ClockConfig+0x1bc>)
 8002ba8:	689b      	ldr	r3, [r3, #8]
 8002baa:	f023 0203 	bic.w	r2, r3, #3
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	685b      	ldr	r3, [r3, #4]
 8002bb2:	4934      	ldr	r1, [pc, #208]	@ (8002c84 <HAL_RCC_ClockConfig+0x1bc>)
 8002bb4:	4313      	orrs	r3, r2
 8002bb6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002bb8:	f7fe fe36 	bl	8001828 <HAL_GetTick>
 8002bbc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002bbe:	e00a      	b.n	8002bd6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002bc0:	f7fe fe32 	bl	8001828 <HAL_GetTick>
 8002bc4:	4602      	mov	r2, r0
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	1ad3      	subs	r3, r2, r3
 8002bca:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002bce:	4293      	cmp	r3, r2
 8002bd0:	d901      	bls.n	8002bd6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002bd2:	2303      	movs	r3, #3
 8002bd4:	e04f      	b.n	8002c76 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002bd6:	4b2b      	ldr	r3, [pc, #172]	@ (8002c84 <HAL_RCC_ClockConfig+0x1bc>)
 8002bd8:	689b      	ldr	r3, [r3, #8]
 8002bda:	f003 020c 	and.w	r2, r3, #12
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	685b      	ldr	r3, [r3, #4]
 8002be2:	009b      	lsls	r3, r3, #2
 8002be4:	429a      	cmp	r2, r3
 8002be6:	d1eb      	bne.n	8002bc0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002be8:	4b25      	ldr	r3, [pc, #148]	@ (8002c80 <HAL_RCC_ClockConfig+0x1b8>)
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	f003 0307 	and.w	r3, r3, #7
 8002bf0:	683a      	ldr	r2, [r7, #0]
 8002bf2:	429a      	cmp	r2, r3
 8002bf4:	d20c      	bcs.n	8002c10 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002bf6:	4b22      	ldr	r3, [pc, #136]	@ (8002c80 <HAL_RCC_ClockConfig+0x1b8>)
 8002bf8:	683a      	ldr	r2, [r7, #0]
 8002bfa:	b2d2      	uxtb	r2, r2
 8002bfc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002bfe:	4b20      	ldr	r3, [pc, #128]	@ (8002c80 <HAL_RCC_ClockConfig+0x1b8>)
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f003 0307 	and.w	r3, r3, #7
 8002c06:	683a      	ldr	r2, [r7, #0]
 8002c08:	429a      	cmp	r2, r3
 8002c0a:	d001      	beq.n	8002c10 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002c0c:	2301      	movs	r3, #1
 8002c0e:	e032      	b.n	8002c76 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	f003 0304 	and.w	r3, r3, #4
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d008      	beq.n	8002c2e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002c1c:	4b19      	ldr	r3, [pc, #100]	@ (8002c84 <HAL_RCC_ClockConfig+0x1bc>)
 8002c1e:	689b      	ldr	r3, [r3, #8]
 8002c20:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	68db      	ldr	r3, [r3, #12]
 8002c28:	4916      	ldr	r1, [pc, #88]	@ (8002c84 <HAL_RCC_ClockConfig+0x1bc>)
 8002c2a:	4313      	orrs	r3, r2
 8002c2c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	f003 0308 	and.w	r3, r3, #8
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d009      	beq.n	8002c4e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002c3a:	4b12      	ldr	r3, [pc, #72]	@ (8002c84 <HAL_RCC_ClockConfig+0x1bc>)
 8002c3c:	689b      	ldr	r3, [r3, #8]
 8002c3e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	691b      	ldr	r3, [r3, #16]
 8002c46:	00db      	lsls	r3, r3, #3
 8002c48:	490e      	ldr	r1, [pc, #56]	@ (8002c84 <HAL_RCC_ClockConfig+0x1bc>)
 8002c4a:	4313      	orrs	r3, r2
 8002c4c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002c4e:	f000 f821 	bl	8002c94 <HAL_RCC_GetSysClockFreq>
 8002c52:	4602      	mov	r2, r0
 8002c54:	4b0b      	ldr	r3, [pc, #44]	@ (8002c84 <HAL_RCC_ClockConfig+0x1bc>)
 8002c56:	689b      	ldr	r3, [r3, #8]
 8002c58:	091b      	lsrs	r3, r3, #4
 8002c5a:	f003 030f 	and.w	r3, r3, #15
 8002c5e:	490a      	ldr	r1, [pc, #40]	@ (8002c88 <HAL_RCC_ClockConfig+0x1c0>)
 8002c60:	5ccb      	ldrb	r3, [r1, r3]
 8002c62:	fa22 f303 	lsr.w	r3, r2, r3
 8002c66:	4a09      	ldr	r2, [pc, #36]	@ (8002c8c <HAL_RCC_ClockConfig+0x1c4>)
 8002c68:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002c6a:	4b09      	ldr	r3, [pc, #36]	@ (8002c90 <HAL_RCC_ClockConfig+0x1c8>)
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	4618      	mov	r0, r3
 8002c70:	f7fe fd96 	bl	80017a0 <HAL_InitTick>

  return HAL_OK;
 8002c74:	2300      	movs	r3, #0
}
 8002c76:	4618      	mov	r0, r3
 8002c78:	3710      	adds	r7, #16
 8002c7a:	46bd      	mov	sp, r7
 8002c7c:	bd80      	pop	{r7, pc}
 8002c7e:	bf00      	nop
 8002c80:	40023c00 	.word	0x40023c00
 8002c84:	40023800 	.word	0x40023800
 8002c88:	08014f40 	.word	0x08014f40
 8002c8c:	20000004 	.word	0x20000004
 8002c90:	20000008 	.word	0x20000008

08002c94 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002c94:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002c98:	b090      	sub	sp, #64	@ 0x40
 8002c9a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002c9c:	2300      	movs	r3, #0
 8002c9e:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8002ca0:	2300      	movs	r3, #0
 8002ca2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8002ca4:	2300      	movs	r3, #0
 8002ca6:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8002ca8:	2300      	movs	r3, #0
 8002caa:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002cac:	4b59      	ldr	r3, [pc, #356]	@ (8002e14 <HAL_RCC_GetSysClockFreq+0x180>)
 8002cae:	689b      	ldr	r3, [r3, #8]
 8002cb0:	f003 030c 	and.w	r3, r3, #12
 8002cb4:	2b08      	cmp	r3, #8
 8002cb6:	d00d      	beq.n	8002cd4 <HAL_RCC_GetSysClockFreq+0x40>
 8002cb8:	2b08      	cmp	r3, #8
 8002cba:	f200 80a1 	bhi.w	8002e00 <HAL_RCC_GetSysClockFreq+0x16c>
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d002      	beq.n	8002cc8 <HAL_RCC_GetSysClockFreq+0x34>
 8002cc2:	2b04      	cmp	r3, #4
 8002cc4:	d003      	beq.n	8002cce <HAL_RCC_GetSysClockFreq+0x3a>
 8002cc6:	e09b      	b.n	8002e00 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002cc8:	4b53      	ldr	r3, [pc, #332]	@ (8002e18 <HAL_RCC_GetSysClockFreq+0x184>)
 8002cca:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002ccc:	e09b      	b.n	8002e06 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002cce:	4b53      	ldr	r3, [pc, #332]	@ (8002e1c <HAL_RCC_GetSysClockFreq+0x188>)
 8002cd0:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002cd2:	e098      	b.n	8002e06 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002cd4:	4b4f      	ldr	r3, [pc, #316]	@ (8002e14 <HAL_RCC_GetSysClockFreq+0x180>)
 8002cd6:	685b      	ldr	r3, [r3, #4]
 8002cd8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002cdc:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002cde:	4b4d      	ldr	r3, [pc, #308]	@ (8002e14 <HAL_RCC_GetSysClockFreq+0x180>)
 8002ce0:	685b      	ldr	r3, [r3, #4]
 8002ce2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d028      	beq.n	8002d3c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002cea:	4b4a      	ldr	r3, [pc, #296]	@ (8002e14 <HAL_RCC_GetSysClockFreq+0x180>)
 8002cec:	685b      	ldr	r3, [r3, #4]
 8002cee:	099b      	lsrs	r3, r3, #6
 8002cf0:	2200      	movs	r2, #0
 8002cf2:	623b      	str	r3, [r7, #32]
 8002cf4:	627a      	str	r2, [r7, #36]	@ 0x24
 8002cf6:	6a3b      	ldr	r3, [r7, #32]
 8002cf8:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002cfc:	2100      	movs	r1, #0
 8002cfe:	4b47      	ldr	r3, [pc, #284]	@ (8002e1c <HAL_RCC_GetSysClockFreq+0x188>)
 8002d00:	fb03 f201 	mul.w	r2, r3, r1
 8002d04:	2300      	movs	r3, #0
 8002d06:	fb00 f303 	mul.w	r3, r0, r3
 8002d0a:	4413      	add	r3, r2
 8002d0c:	4a43      	ldr	r2, [pc, #268]	@ (8002e1c <HAL_RCC_GetSysClockFreq+0x188>)
 8002d0e:	fba0 1202 	umull	r1, r2, r0, r2
 8002d12:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002d14:	460a      	mov	r2, r1
 8002d16:	62ba      	str	r2, [r7, #40]	@ 0x28
 8002d18:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002d1a:	4413      	add	r3, r2
 8002d1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002d1e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002d20:	2200      	movs	r2, #0
 8002d22:	61bb      	str	r3, [r7, #24]
 8002d24:	61fa      	str	r2, [r7, #28]
 8002d26:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002d2a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8002d2e:	f7fd fb0f 	bl	8000350 <__aeabi_uldivmod>
 8002d32:	4602      	mov	r2, r0
 8002d34:	460b      	mov	r3, r1
 8002d36:	4613      	mov	r3, r2
 8002d38:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002d3a:	e053      	b.n	8002de4 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002d3c:	4b35      	ldr	r3, [pc, #212]	@ (8002e14 <HAL_RCC_GetSysClockFreq+0x180>)
 8002d3e:	685b      	ldr	r3, [r3, #4]
 8002d40:	099b      	lsrs	r3, r3, #6
 8002d42:	2200      	movs	r2, #0
 8002d44:	613b      	str	r3, [r7, #16]
 8002d46:	617a      	str	r2, [r7, #20]
 8002d48:	693b      	ldr	r3, [r7, #16]
 8002d4a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8002d4e:	f04f 0b00 	mov.w	fp, #0
 8002d52:	4652      	mov	r2, sl
 8002d54:	465b      	mov	r3, fp
 8002d56:	f04f 0000 	mov.w	r0, #0
 8002d5a:	f04f 0100 	mov.w	r1, #0
 8002d5e:	0159      	lsls	r1, r3, #5
 8002d60:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002d64:	0150      	lsls	r0, r2, #5
 8002d66:	4602      	mov	r2, r0
 8002d68:	460b      	mov	r3, r1
 8002d6a:	ebb2 080a 	subs.w	r8, r2, sl
 8002d6e:	eb63 090b 	sbc.w	r9, r3, fp
 8002d72:	f04f 0200 	mov.w	r2, #0
 8002d76:	f04f 0300 	mov.w	r3, #0
 8002d7a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8002d7e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8002d82:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8002d86:	ebb2 0408 	subs.w	r4, r2, r8
 8002d8a:	eb63 0509 	sbc.w	r5, r3, r9
 8002d8e:	f04f 0200 	mov.w	r2, #0
 8002d92:	f04f 0300 	mov.w	r3, #0
 8002d96:	00eb      	lsls	r3, r5, #3
 8002d98:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002d9c:	00e2      	lsls	r2, r4, #3
 8002d9e:	4614      	mov	r4, r2
 8002da0:	461d      	mov	r5, r3
 8002da2:	eb14 030a 	adds.w	r3, r4, sl
 8002da6:	603b      	str	r3, [r7, #0]
 8002da8:	eb45 030b 	adc.w	r3, r5, fp
 8002dac:	607b      	str	r3, [r7, #4]
 8002dae:	f04f 0200 	mov.w	r2, #0
 8002db2:	f04f 0300 	mov.w	r3, #0
 8002db6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002dba:	4629      	mov	r1, r5
 8002dbc:	028b      	lsls	r3, r1, #10
 8002dbe:	4621      	mov	r1, r4
 8002dc0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002dc4:	4621      	mov	r1, r4
 8002dc6:	028a      	lsls	r2, r1, #10
 8002dc8:	4610      	mov	r0, r2
 8002dca:	4619      	mov	r1, r3
 8002dcc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002dce:	2200      	movs	r2, #0
 8002dd0:	60bb      	str	r3, [r7, #8]
 8002dd2:	60fa      	str	r2, [r7, #12]
 8002dd4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002dd8:	f7fd faba 	bl	8000350 <__aeabi_uldivmod>
 8002ddc:	4602      	mov	r2, r0
 8002dde:	460b      	mov	r3, r1
 8002de0:	4613      	mov	r3, r2
 8002de2:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002de4:	4b0b      	ldr	r3, [pc, #44]	@ (8002e14 <HAL_RCC_GetSysClockFreq+0x180>)
 8002de6:	685b      	ldr	r3, [r3, #4]
 8002de8:	0c1b      	lsrs	r3, r3, #16
 8002dea:	f003 0303 	and.w	r3, r3, #3
 8002dee:	3301      	adds	r3, #1
 8002df0:	005b      	lsls	r3, r3, #1
 8002df2:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8002df4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002df6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002df8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002dfc:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002dfe:	e002      	b.n	8002e06 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002e00:	4b05      	ldr	r3, [pc, #20]	@ (8002e18 <HAL_RCC_GetSysClockFreq+0x184>)
 8002e02:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002e04:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002e06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8002e08:	4618      	mov	r0, r3
 8002e0a:	3740      	adds	r7, #64	@ 0x40
 8002e0c:	46bd      	mov	sp, r7
 8002e0e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002e12:	bf00      	nop
 8002e14:	40023800 	.word	0x40023800
 8002e18:	00f42400 	.word	0x00f42400
 8002e1c:	017d7840 	.word	0x017d7840

08002e20 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002e20:	b480      	push	{r7}
 8002e22:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002e24:	4b03      	ldr	r3, [pc, #12]	@ (8002e34 <HAL_RCC_GetHCLKFreq+0x14>)
 8002e26:	681b      	ldr	r3, [r3, #0]
}
 8002e28:	4618      	mov	r0, r3
 8002e2a:	46bd      	mov	sp, r7
 8002e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e30:	4770      	bx	lr
 8002e32:	bf00      	nop
 8002e34:	20000004 	.word	0x20000004

08002e38 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002e38:	b580      	push	{r7, lr}
 8002e3a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002e3c:	f7ff fff0 	bl	8002e20 <HAL_RCC_GetHCLKFreq>
 8002e40:	4602      	mov	r2, r0
 8002e42:	4b05      	ldr	r3, [pc, #20]	@ (8002e58 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002e44:	689b      	ldr	r3, [r3, #8]
 8002e46:	0a9b      	lsrs	r3, r3, #10
 8002e48:	f003 0307 	and.w	r3, r3, #7
 8002e4c:	4903      	ldr	r1, [pc, #12]	@ (8002e5c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002e4e:	5ccb      	ldrb	r3, [r1, r3]
 8002e50:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002e54:	4618      	mov	r0, r3
 8002e56:	bd80      	pop	{r7, pc}
 8002e58:	40023800 	.word	0x40023800
 8002e5c:	08014f50 	.word	0x08014f50

08002e60 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002e60:	b580      	push	{r7, lr}
 8002e62:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002e64:	f7ff ffdc 	bl	8002e20 <HAL_RCC_GetHCLKFreq>
 8002e68:	4602      	mov	r2, r0
 8002e6a:	4b05      	ldr	r3, [pc, #20]	@ (8002e80 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002e6c:	689b      	ldr	r3, [r3, #8]
 8002e6e:	0b5b      	lsrs	r3, r3, #13
 8002e70:	f003 0307 	and.w	r3, r3, #7
 8002e74:	4903      	ldr	r1, [pc, #12]	@ (8002e84 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002e76:	5ccb      	ldrb	r3, [r1, r3]
 8002e78:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002e7c:	4618      	mov	r0, r3
 8002e7e:	bd80      	pop	{r7, pc}
 8002e80:	40023800 	.word	0x40023800
 8002e84:	08014f50 	.word	0x08014f50

08002e88 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002e88:	b580      	push	{r7, lr}
 8002e8a:	b082      	sub	sp, #8
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d101      	bne.n	8002e9a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002e96:	2301      	movs	r3, #1
 8002e98:	e042      	b.n	8002f20 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002ea0:	b2db      	uxtb	r3, r3
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d106      	bne.n	8002eb4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	2200      	movs	r2, #0
 8002eaa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002eae:	6878      	ldr	r0, [r7, #4]
 8002eb0:	f7fe f9a6 	bl	8001200 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	2224      	movs	r2, #36	@ 0x24
 8002eb8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	68da      	ldr	r2, [r3, #12]
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002eca:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002ecc:	6878      	ldr	r0, [r7, #4]
 8002ece:	f000 fff5 	bl	8003ebc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	691a      	ldr	r2, [r3, #16]
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002ee0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	695a      	ldr	r2, [r3, #20]
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002ef0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	68da      	ldr	r2, [r3, #12]
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002f00:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	2200      	movs	r2, #0
 8002f06:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	2220      	movs	r2, #32
 8002f0c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	2220      	movs	r2, #32
 8002f14:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	2200      	movs	r2, #0
 8002f1c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002f1e:	2300      	movs	r3, #0
}
 8002f20:	4618      	mov	r0, r3
 8002f22:	3708      	adds	r7, #8
 8002f24:	46bd      	mov	sp, r7
 8002f26:	bd80      	pop	{r7, pc}

08002f28 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8002f28:	b580      	push	{r7, lr}
 8002f2a:	b08c      	sub	sp, #48	@ 0x30
 8002f2c:	af00      	add	r7, sp, #0
 8002f2e:	60f8      	str	r0, [r7, #12]
 8002f30:	60b9      	str	r1, [r7, #8]
 8002f32:	4613      	mov	r3, r2
 8002f34:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002f3c:	b2db      	uxtb	r3, r3
 8002f3e:	2b20      	cmp	r3, #32
 8002f40:	d162      	bne.n	8003008 <HAL_UART_Transmit_DMA+0xe0>
  {
    if ((pData == NULL) || (Size == 0U))
 8002f42:	68bb      	ldr	r3, [r7, #8]
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d002      	beq.n	8002f4e <HAL_UART_Transmit_DMA+0x26>
 8002f48:	88fb      	ldrh	r3, [r7, #6]
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d101      	bne.n	8002f52 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8002f4e:	2301      	movs	r3, #1
 8002f50:	e05b      	b.n	800300a <HAL_UART_Transmit_DMA+0xe2>
    }

    huart->pTxBuffPtr = pData;
 8002f52:	68ba      	ldr	r2, [r7, #8]
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	88fa      	ldrh	r2, [r7, #6]
 8002f5c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	88fa      	ldrh	r2, [r7, #6]
 8002f62:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	2200      	movs	r2, #0
 8002f68:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	2221      	movs	r2, #33	@ 0x21
 8002f6e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f76:	4a27      	ldr	r2, [pc, #156]	@ (8003014 <HAL_UART_Transmit_DMA+0xec>)
 8002f78:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f7e:	4a26      	ldr	r2, [pc, #152]	@ (8003018 <HAL_UART_Transmit_DMA+0xf0>)
 8002f80:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f86:	4a25      	ldr	r2, [pc, #148]	@ (800301c <HAL_UART_Transmit_DMA+0xf4>)
 8002f88:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f8e:	2200      	movs	r2, #0
 8002f90:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 8002f92:	f107 0308 	add.w	r3, r7, #8
 8002f96:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size) != HAL_OK)
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8002f9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f9e:	6819      	ldr	r1, [r3, #0]
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	3304      	adds	r3, #4
 8002fa6:	461a      	mov	r2, r3
 8002fa8:	88fb      	ldrh	r3, [r7, #6]
 8002faa:	f7fe fe09 	bl	8001bc0 <HAL_DMA_Start_IT>
 8002fae:	4603      	mov	r3, r0
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d008      	beq.n	8002fc6 <HAL_UART_Transmit_DMA+0x9e>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	2210      	movs	r2, #16
 8002fb8:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Restore huart->gState to ready */
      huart->gState = HAL_UART_STATE_READY;
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	2220      	movs	r2, #32
 8002fbe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_ERROR;
 8002fc2:	2301      	movs	r3, #1
 8002fc4:	e021      	b.n	800300a <HAL_UART_Transmit_DMA+0xe2>
    }
    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002fce:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	3314      	adds	r3, #20
 8002fd6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002fd8:	69bb      	ldr	r3, [r7, #24]
 8002fda:	e853 3f00 	ldrex	r3, [r3]
 8002fde:	617b      	str	r3, [r7, #20]
   return(result);
 8002fe0:	697b      	ldr	r3, [r7, #20]
 8002fe2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002fe6:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	3314      	adds	r3, #20
 8002fee:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002ff0:	627a      	str	r2, [r7, #36]	@ 0x24
 8002ff2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ff4:	6a39      	ldr	r1, [r7, #32]
 8002ff6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002ff8:	e841 2300 	strex	r3, r2, [r1]
 8002ffc:	61fb      	str	r3, [r7, #28]
   return(result);
 8002ffe:	69fb      	ldr	r3, [r7, #28]
 8003000:	2b00      	cmp	r3, #0
 8003002:	d1e5      	bne.n	8002fd0 <HAL_UART_Transmit_DMA+0xa8>

    return HAL_OK;
 8003004:	2300      	movs	r3, #0
 8003006:	e000      	b.n	800300a <HAL_UART_Transmit_DMA+0xe2>
  }
  else
  {
    return HAL_BUSY;
 8003008:	2302      	movs	r3, #2
  }
}
 800300a:	4618      	mov	r0, r3
 800300c:	3730      	adds	r7, #48	@ 0x30
 800300e:	46bd      	mov	sp, r7
 8003010:	bd80      	pop	{r7, pc}
 8003012:	bf00      	nop
 8003014:	08003739 	.word	0x08003739
 8003018:	080037d3 	.word	0x080037d3
 800301c:	08003957 	.word	0x08003957

08003020 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003020:	b580      	push	{r7, lr}
 8003022:	b084      	sub	sp, #16
 8003024:	af00      	add	r7, sp, #0
 8003026:	60f8      	str	r0, [r7, #12]
 8003028:	60b9      	str	r1, [r7, #8]
 800302a:	4613      	mov	r3, r2
 800302c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003034:	b2db      	uxtb	r3, r3
 8003036:	2b20      	cmp	r3, #32
 8003038:	d112      	bne.n	8003060 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800303a:	68bb      	ldr	r3, [r7, #8]
 800303c:	2b00      	cmp	r3, #0
 800303e:	d002      	beq.n	8003046 <HAL_UART_Receive_DMA+0x26>
 8003040:	88fb      	ldrh	r3, [r7, #6]
 8003042:	2b00      	cmp	r3, #0
 8003044:	d101      	bne.n	800304a <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8003046:	2301      	movs	r3, #1
 8003048:	e00b      	b.n	8003062 <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	2200      	movs	r2, #0
 800304e:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8003050:	88fb      	ldrh	r3, [r7, #6]
 8003052:	461a      	mov	r2, r3
 8003054:	68b9      	ldr	r1, [r7, #8]
 8003056:	68f8      	ldr	r0, [r7, #12]
 8003058:	f000 fcc8 	bl	80039ec <UART_Start_Receive_DMA>
 800305c:	4603      	mov	r3, r0
 800305e:	e000      	b.n	8003062 <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 8003060:	2302      	movs	r3, #2
  }
}
 8003062:	4618      	mov	r0, r3
 8003064:	3710      	adds	r7, #16
 8003066:	46bd      	mov	sp, r7
 8003068:	bd80      	pop	{r7, pc}

0800306a <HAL_UART_DMAStop>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 800306a:	b580      	push	{r7, lr}
 800306c:	b090      	sub	sp, #64	@ 0x40
 800306e:	af00      	add	r7, sp, #0
 8003070:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8003072:	2300      	movs	r3, #0
 8003074:	63fb      	str	r3, [r7, #60]	@ 0x3c
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	695b      	ldr	r3, [r3, #20]
 800307c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003080:	2b80      	cmp	r3, #128	@ 0x80
 8003082:	bf0c      	ite	eq
 8003084:	2301      	moveq	r3, #1
 8003086:	2300      	movne	r3, #0
 8003088:	b2db      	uxtb	r3, r3
 800308a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003092:	b2db      	uxtb	r3, r3
 8003094:	2b21      	cmp	r3, #33	@ 0x21
 8003096:	d128      	bne.n	80030ea <HAL_UART_DMAStop+0x80>
 8003098:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800309a:	2b00      	cmp	r3, #0
 800309c:	d025      	beq.n	80030ea <HAL_UART_DMAStop+0x80>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	3314      	adds	r3, #20
 80030a4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030a8:	e853 3f00 	ldrex	r3, [r3]
 80030ac:	623b      	str	r3, [r7, #32]
   return(result);
 80030ae:	6a3b      	ldr	r3, [r7, #32]
 80030b0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80030b4:	63bb      	str	r3, [r7, #56]	@ 0x38
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	3314      	adds	r3, #20
 80030bc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80030be:	633a      	str	r2, [r7, #48]	@ 0x30
 80030c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80030c2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80030c4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80030c6:	e841 2300 	strex	r3, r2, [r1]
 80030ca:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80030cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d1e5      	bne.n	800309e <HAL_UART_DMAStop+0x34>

    /* Abort the UART DMA Tx stream */
    if (huart->hdmatx != NULL)
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d004      	beq.n	80030e4 <HAL_UART_DMAStop+0x7a>
    {
      HAL_DMA_Abort(huart->hdmatx);
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80030de:	4618      	mov	r0, r3
 80030e0:	f7fe fdc6 	bl	8001c70 <HAL_DMA_Abort>
    }
    UART_EndTxTransfer(huart);
 80030e4:	6878      	ldr	r0, [r7, #4]
 80030e6:	f000 fd27 	bl	8003b38 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	695b      	ldr	r3, [r3, #20]
 80030f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80030f4:	2b40      	cmp	r3, #64	@ 0x40
 80030f6:	bf0c      	ite	eq
 80030f8:	2301      	moveq	r3, #1
 80030fa:	2300      	movne	r3, #0
 80030fc:	b2db      	uxtb	r3, r3
 80030fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003106:	b2db      	uxtb	r3, r3
 8003108:	2b22      	cmp	r3, #34	@ 0x22
 800310a:	d128      	bne.n	800315e <HAL_UART_DMAStop+0xf4>
 800310c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800310e:	2b00      	cmp	r3, #0
 8003110:	d025      	beq.n	800315e <HAL_UART_DMAStop+0xf4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	3314      	adds	r3, #20
 8003118:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800311a:	693b      	ldr	r3, [r7, #16]
 800311c:	e853 3f00 	ldrex	r3, [r3]
 8003120:	60fb      	str	r3, [r7, #12]
   return(result);
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003128:	637b      	str	r3, [r7, #52]	@ 0x34
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	3314      	adds	r3, #20
 8003130:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003132:	61fa      	str	r2, [r7, #28]
 8003134:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003136:	69b9      	ldr	r1, [r7, #24]
 8003138:	69fa      	ldr	r2, [r7, #28]
 800313a:	e841 2300 	strex	r3, r2, [r1]
 800313e:	617b      	str	r3, [r7, #20]
   return(result);
 8003140:	697b      	ldr	r3, [r7, #20]
 8003142:	2b00      	cmp	r3, #0
 8003144:	d1e5      	bne.n	8003112 <HAL_UART_DMAStop+0xa8>

    /* Abort the UART DMA Rx stream */
    if (huart->hdmarx != NULL)
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800314a:	2b00      	cmp	r3, #0
 800314c:	d004      	beq.n	8003158 <HAL_UART_DMAStop+0xee>
    {
      HAL_DMA_Abort(huart->hdmarx);
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003152:	4618      	mov	r0, r3
 8003154:	f7fe fd8c 	bl	8001c70 <HAL_DMA_Abort>
    }
    UART_EndRxTransfer(huart);
 8003158:	6878      	ldr	r0, [r7, #4]
 800315a:	f000 fd15 	bl	8003b88 <UART_EndRxTransfer>
  }

  return HAL_OK;
 800315e:	2300      	movs	r3, #0
}
 8003160:	4618      	mov	r0, r3
 8003162:	3740      	adds	r7, #64	@ 0x40
 8003164:	46bd      	mov	sp, r7
 8003166:	bd80      	pop	{r7, pc}

08003168 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003168:	b580      	push	{r7, lr}
 800316a:	b0ba      	sub	sp, #232	@ 0xe8
 800316c:	af00      	add	r7, sp, #0
 800316e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	68db      	ldr	r3, [r3, #12]
 8003180:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	695b      	ldr	r3, [r3, #20]
 800318a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800318e:	2300      	movs	r3, #0
 8003190:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8003194:	2300      	movs	r3, #0
 8003196:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800319a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800319e:	f003 030f 	and.w	r3, r3, #15
 80031a2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80031a6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d10f      	bne.n	80031ce <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80031ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80031b2:	f003 0320 	and.w	r3, r3, #32
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d009      	beq.n	80031ce <HAL_UART_IRQHandler+0x66>
 80031ba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80031be:	f003 0320 	and.w	r3, r3, #32
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d003      	beq.n	80031ce <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80031c6:	6878      	ldr	r0, [r7, #4]
 80031c8:	f000 fdba 	bl	8003d40 <UART_Receive_IT>
      return;
 80031cc:	e273      	b.n	80036b6 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80031ce:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	f000 80de 	beq.w	8003394 <HAL_UART_IRQHandler+0x22c>
 80031d8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80031dc:	f003 0301 	and.w	r3, r3, #1
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d106      	bne.n	80031f2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80031e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80031e8:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	f000 80d1 	beq.w	8003394 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80031f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80031f6:	f003 0301 	and.w	r3, r3, #1
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d00b      	beq.n	8003216 <HAL_UART_IRQHandler+0xae>
 80031fe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003202:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003206:	2b00      	cmp	r3, #0
 8003208:	d005      	beq.n	8003216 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800320e:	f043 0201 	orr.w	r2, r3, #1
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003216:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800321a:	f003 0304 	and.w	r3, r3, #4
 800321e:	2b00      	cmp	r3, #0
 8003220:	d00b      	beq.n	800323a <HAL_UART_IRQHandler+0xd2>
 8003222:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003226:	f003 0301 	and.w	r3, r3, #1
 800322a:	2b00      	cmp	r3, #0
 800322c:	d005      	beq.n	800323a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003232:	f043 0202 	orr.w	r2, r3, #2
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800323a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800323e:	f003 0302 	and.w	r3, r3, #2
 8003242:	2b00      	cmp	r3, #0
 8003244:	d00b      	beq.n	800325e <HAL_UART_IRQHandler+0xf6>
 8003246:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800324a:	f003 0301 	and.w	r3, r3, #1
 800324e:	2b00      	cmp	r3, #0
 8003250:	d005      	beq.n	800325e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003256:	f043 0204 	orr.w	r2, r3, #4
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800325e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003262:	f003 0308 	and.w	r3, r3, #8
 8003266:	2b00      	cmp	r3, #0
 8003268:	d011      	beq.n	800328e <HAL_UART_IRQHandler+0x126>
 800326a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800326e:	f003 0320 	and.w	r3, r3, #32
 8003272:	2b00      	cmp	r3, #0
 8003274:	d105      	bne.n	8003282 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003276:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800327a:	f003 0301 	and.w	r3, r3, #1
 800327e:	2b00      	cmp	r3, #0
 8003280:	d005      	beq.n	800328e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003286:	f043 0208 	orr.w	r2, r3, #8
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003292:	2b00      	cmp	r3, #0
 8003294:	f000 820a 	beq.w	80036ac <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003298:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800329c:	f003 0320 	and.w	r3, r3, #32
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d008      	beq.n	80032b6 <HAL_UART_IRQHandler+0x14e>
 80032a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80032a8:	f003 0320 	and.w	r3, r3, #32
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d002      	beq.n	80032b6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80032b0:	6878      	ldr	r0, [r7, #4]
 80032b2:	f000 fd45 	bl	8003d40 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	695b      	ldr	r3, [r3, #20]
 80032bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80032c0:	2b40      	cmp	r3, #64	@ 0x40
 80032c2:	bf0c      	ite	eq
 80032c4:	2301      	moveq	r3, #1
 80032c6:	2300      	movne	r3, #0
 80032c8:	b2db      	uxtb	r3, r3
 80032ca:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032d2:	f003 0308 	and.w	r3, r3, #8
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d103      	bne.n	80032e2 <HAL_UART_IRQHandler+0x17a>
 80032da:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d04f      	beq.n	8003382 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80032e2:	6878      	ldr	r0, [r7, #4]
 80032e4:	f000 fc50 	bl	8003b88 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	695b      	ldr	r3, [r3, #20]
 80032ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80032f2:	2b40      	cmp	r3, #64	@ 0x40
 80032f4:	d141      	bne.n	800337a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	3314      	adds	r3, #20
 80032fc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003300:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003304:	e853 3f00 	ldrex	r3, [r3]
 8003308:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800330c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003310:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003314:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	3314      	adds	r3, #20
 800331e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8003322:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8003326:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800332a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800332e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8003332:	e841 2300 	strex	r3, r2, [r1]
 8003336:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800333a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800333e:	2b00      	cmp	r3, #0
 8003340:	d1d9      	bne.n	80032f6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003346:	2b00      	cmp	r3, #0
 8003348:	d013      	beq.n	8003372 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800334e:	4a8a      	ldr	r2, [pc, #552]	@ (8003578 <HAL_UART_IRQHandler+0x410>)
 8003350:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003356:	4618      	mov	r0, r3
 8003358:	f7fe fcfa 	bl	8001d50 <HAL_DMA_Abort_IT>
 800335c:	4603      	mov	r3, r0
 800335e:	2b00      	cmp	r3, #0
 8003360:	d016      	beq.n	8003390 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003366:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003368:	687a      	ldr	r2, [r7, #4]
 800336a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800336c:	4610      	mov	r0, r2
 800336e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003370:	e00e      	b.n	8003390 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003372:	6878      	ldr	r0, [r7, #4]
 8003374:	f000 f9ca 	bl	800370c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003378:	e00a      	b.n	8003390 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800337a:	6878      	ldr	r0, [r7, #4]
 800337c:	f000 f9c6 	bl	800370c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003380:	e006      	b.n	8003390 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003382:	6878      	ldr	r0, [r7, #4]
 8003384:	f000 f9c2 	bl	800370c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	2200      	movs	r2, #0
 800338c:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800338e:	e18d      	b.n	80036ac <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003390:	bf00      	nop
    return;
 8003392:	e18b      	b.n	80036ac <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003398:	2b01      	cmp	r3, #1
 800339a:	f040 8167 	bne.w	800366c <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800339e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80033a2:	f003 0310 	and.w	r3, r3, #16
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	f000 8160 	beq.w	800366c <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 80033ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80033b0:	f003 0310 	and.w	r3, r3, #16
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	f000 8159 	beq.w	800366c <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80033ba:	2300      	movs	r3, #0
 80033bc:	60bb      	str	r3, [r7, #8]
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	60bb      	str	r3, [r7, #8]
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	685b      	ldr	r3, [r3, #4]
 80033cc:	60bb      	str	r3, [r7, #8]
 80033ce:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	695b      	ldr	r3, [r3, #20]
 80033d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80033da:	2b40      	cmp	r3, #64	@ 0x40
 80033dc:	f040 80ce 	bne.w	800357c <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	685b      	ldr	r3, [r3, #4]
 80033e8:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80033ec:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	f000 80a9 	beq.w	8003548 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80033fa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80033fe:	429a      	cmp	r2, r3
 8003400:	f080 80a2 	bcs.w	8003548 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800340a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003410:	69db      	ldr	r3, [r3, #28]
 8003412:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003416:	f000 8088 	beq.w	800352a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	330c      	adds	r3, #12
 8003420:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003424:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003428:	e853 3f00 	ldrex	r3, [r3]
 800342c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8003430:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003434:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003438:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	330c      	adds	r3, #12
 8003442:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8003446:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800344a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800344e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8003452:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8003456:	e841 2300 	strex	r3, r2, [r1]
 800345a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800345e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003462:	2b00      	cmp	r3, #0
 8003464:	d1d9      	bne.n	800341a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	3314      	adds	r3, #20
 800346c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800346e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003470:	e853 3f00 	ldrex	r3, [r3]
 8003474:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8003476:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003478:	f023 0301 	bic.w	r3, r3, #1
 800347c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	3314      	adds	r3, #20
 8003486:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800348a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800348e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003490:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8003492:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8003496:	e841 2300 	strex	r3, r2, [r1]
 800349a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800349c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d1e1      	bne.n	8003466 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	3314      	adds	r3, #20
 80034a8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80034aa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80034ac:	e853 3f00 	ldrex	r3, [r3]
 80034b0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80034b2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80034b4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80034b8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	3314      	adds	r3, #20
 80034c2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80034c6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80034c8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80034ca:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80034cc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80034ce:	e841 2300 	strex	r3, r2, [r1]
 80034d2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80034d4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d1e3      	bne.n	80034a2 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	2220      	movs	r2, #32
 80034de:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	2200      	movs	r2, #0
 80034e6:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	330c      	adds	r3, #12
 80034ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80034f0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80034f2:	e853 3f00 	ldrex	r3, [r3]
 80034f6:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80034f8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80034fa:	f023 0310 	bic.w	r3, r3, #16
 80034fe:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	330c      	adds	r3, #12
 8003508:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800350c:	65ba      	str	r2, [r7, #88]	@ 0x58
 800350e:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003510:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003512:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003514:	e841 2300 	strex	r3, r2, [r1]
 8003518:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800351a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800351c:	2b00      	cmp	r3, #0
 800351e:	d1e3      	bne.n	80034e8 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003524:	4618      	mov	r0, r3
 8003526:	f7fe fba3 	bl	8001c70 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	2202      	movs	r2, #2
 800352e:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003538:	b29b      	uxth	r3, r3
 800353a:	1ad3      	subs	r3, r2, r3
 800353c:	b29b      	uxth	r3, r3
 800353e:	4619      	mov	r1, r3
 8003540:	6878      	ldr	r0, [r7, #4]
 8003542:	f000 f8ed 	bl	8003720 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8003546:	e0b3      	b.n	80036b0 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800354c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003550:	429a      	cmp	r2, r3
 8003552:	f040 80ad 	bne.w	80036b0 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800355a:	69db      	ldr	r3, [r3, #28]
 800355c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003560:	f040 80a6 	bne.w	80036b0 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	2202      	movs	r2, #2
 8003568:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800356e:	4619      	mov	r1, r3
 8003570:	6878      	ldr	r0, [r7, #4]
 8003572:	f000 f8d5 	bl	8003720 <HAL_UARTEx_RxEventCallback>
      return;
 8003576:	e09b      	b.n	80036b0 <HAL_UART_IRQHandler+0x548>
 8003578:	08003c4f 	.word	0x08003c4f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003584:	b29b      	uxth	r3, r3
 8003586:	1ad3      	subs	r3, r2, r3
 8003588:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003590:	b29b      	uxth	r3, r3
 8003592:	2b00      	cmp	r3, #0
 8003594:	f000 808e 	beq.w	80036b4 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8003598:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800359c:	2b00      	cmp	r3, #0
 800359e:	f000 8089 	beq.w	80036b4 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	330c      	adds	r3, #12
 80035a8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80035aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80035ac:	e853 3f00 	ldrex	r3, [r3]
 80035b0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80035b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80035b4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80035b8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	330c      	adds	r3, #12
 80035c2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80035c6:	647a      	str	r2, [r7, #68]	@ 0x44
 80035c8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80035ca:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80035cc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80035ce:	e841 2300 	strex	r3, r2, [r1]
 80035d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80035d4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d1e3      	bne.n	80035a2 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	3314      	adds	r3, #20
 80035e0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80035e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035e4:	e853 3f00 	ldrex	r3, [r3]
 80035e8:	623b      	str	r3, [r7, #32]
   return(result);
 80035ea:	6a3b      	ldr	r3, [r7, #32]
 80035ec:	f023 0301 	bic.w	r3, r3, #1
 80035f0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	3314      	adds	r3, #20
 80035fa:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80035fe:	633a      	str	r2, [r7, #48]	@ 0x30
 8003600:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003602:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003604:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003606:	e841 2300 	strex	r3, r2, [r1]
 800360a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800360c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800360e:	2b00      	cmp	r3, #0
 8003610:	d1e3      	bne.n	80035da <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	2220      	movs	r2, #32
 8003616:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	2200      	movs	r2, #0
 800361e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	330c      	adds	r3, #12
 8003626:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003628:	693b      	ldr	r3, [r7, #16]
 800362a:	e853 3f00 	ldrex	r3, [r3]
 800362e:	60fb      	str	r3, [r7, #12]
   return(result);
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	f023 0310 	bic.w	r3, r3, #16
 8003636:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	330c      	adds	r3, #12
 8003640:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8003644:	61fa      	str	r2, [r7, #28]
 8003646:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003648:	69b9      	ldr	r1, [r7, #24]
 800364a:	69fa      	ldr	r2, [r7, #28]
 800364c:	e841 2300 	strex	r3, r2, [r1]
 8003650:	617b      	str	r3, [r7, #20]
   return(result);
 8003652:	697b      	ldr	r3, [r7, #20]
 8003654:	2b00      	cmp	r3, #0
 8003656:	d1e3      	bne.n	8003620 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	2202      	movs	r2, #2
 800365c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800365e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003662:	4619      	mov	r1, r3
 8003664:	6878      	ldr	r0, [r7, #4]
 8003666:	f000 f85b 	bl	8003720 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800366a:	e023      	b.n	80036b4 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800366c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003670:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003674:	2b00      	cmp	r3, #0
 8003676:	d009      	beq.n	800368c <HAL_UART_IRQHandler+0x524>
 8003678:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800367c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003680:	2b00      	cmp	r3, #0
 8003682:	d003      	beq.n	800368c <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8003684:	6878      	ldr	r0, [r7, #4]
 8003686:	f000 faf3 	bl	8003c70 <UART_Transmit_IT>
    return;
 800368a:	e014      	b.n	80036b6 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800368c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003690:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003694:	2b00      	cmp	r3, #0
 8003696:	d00e      	beq.n	80036b6 <HAL_UART_IRQHandler+0x54e>
 8003698:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800369c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d008      	beq.n	80036b6 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 80036a4:	6878      	ldr	r0, [r7, #4]
 80036a6:	f000 fb33 	bl	8003d10 <UART_EndTransmit_IT>
    return;
 80036aa:	e004      	b.n	80036b6 <HAL_UART_IRQHandler+0x54e>
    return;
 80036ac:	bf00      	nop
 80036ae:	e002      	b.n	80036b6 <HAL_UART_IRQHandler+0x54e>
      return;
 80036b0:	bf00      	nop
 80036b2:	e000      	b.n	80036b6 <HAL_UART_IRQHandler+0x54e>
      return;
 80036b4:	bf00      	nop
  }
}
 80036b6:	37e8      	adds	r7, #232	@ 0xe8
 80036b8:	46bd      	mov	sp, r7
 80036ba:	bd80      	pop	{r7, pc}

080036bc <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80036bc:	b480      	push	{r7}
 80036be:	b083      	sub	sp, #12
 80036c0:	af00      	add	r7, sp, #0
 80036c2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80036c4:	bf00      	nop
 80036c6:	370c      	adds	r7, #12
 80036c8:	46bd      	mov	sp, r7
 80036ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ce:	4770      	bx	lr

080036d0 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80036d0:	b480      	push	{r7}
 80036d2:	b083      	sub	sp, #12
 80036d4:	af00      	add	r7, sp, #0
 80036d6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 80036d8:	bf00      	nop
 80036da:	370c      	adds	r7, #12
 80036dc:	46bd      	mov	sp, r7
 80036de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e2:	4770      	bx	lr

080036e4 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80036e4:	b480      	push	{r7}
 80036e6:	b083      	sub	sp, #12
 80036e8:	af00      	add	r7, sp, #0
 80036ea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80036ec:	bf00      	nop
 80036ee:	370c      	adds	r7, #12
 80036f0:	46bd      	mov	sp, r7
 80036f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f6:	4770      	bx	lr

080036f8 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80036f8:	b480      	push	{r7}
 80036fa:	b083      	sub	sp, #12
 80036fc:	af00      	add	r7, sp, #0
 80036fe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8003700:	bf00      	nop
 8003702:	370c      	adds	r7, #12
 8003704:	46bd      	mov	sp, r7
 8003706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800370a:	4770      	bx	lr

0800370c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800370c:	b480      	push	{r7}
 800370e:	b083      	sub	sp, #12
 8003710:	af00      	add	r7, sp, #0
 8003712:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003714:	bf00      	nop
 8003716:	370c      	adds	r7, #12
 8003718:	46bd      	mov	sp, r7
 800371a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800371e:	4770      	bx	lr

08003720 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003720:	b480      	push	{r7}
 8003722:	b083      	sub	sp, #12
 8003724:	af00      	add	r7, sp, #0
 8003726:	6078      	str	r0, [r7, #4]
 8003728:	460b      	mov	r3, r1
 800372a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800372c:	bf00      	nop
 800372e:	370c      	adds	r7, #12
 8003730:	46bd      	mov	sp, r7
 8003732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003736:	4770      	bx	lr

08003738 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8003738:	b580      	push	{r7, lr}
 800373a:	b090      	sub	sp, #64	@ 0x40
 800373c:	af00      	add	r7, sp, #0
 800373e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003744:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003750:	2b00      	cmp	r3, #0
 8003752:	d137      	bne.n	80037c4 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8003754:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003756:	2200      	movs	r2, #0
 8003758:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800375a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	3314      	adds	r3, #20
 8003760:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003762:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003764:	e853 3f00 	ldrex	r3, [r3]
 8003768:	623b      	str	r3, [r7, #32]
   return(result);
 800376a:	6a3b      	ldr	r3, [r7, #32]
 800376c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003770:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003772:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	3314      	adds	r3, #20
 8003778:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800377a:	633a      	str	r2, [r7, #48]	@ 0x30
 800377c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800377e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003780:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003782:	e841 2300 	strex	r3, r2, [r1]
 8003786:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003788:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800378a:	2b00      	cmp	r3, #0
 800378c:	d1e5      	bne.n	800375a <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800378e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	330c      	adds	r3, #12
 8003794:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003796:	693b      	ldr	r3, [r7, #16]
 8003798:	e853 3f00 	ldrex	r3, [r3]
 800379c:	60fb      	str	r3, [r7, #12]
   return(result);
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80037a4:	637b      	str	r3, [r7, #52]	@ 0x34
 80037a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	330c      	adds	r3, #12
 80037ac:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80037ae:	61fa      	str	r2, [r7, #28]
 80037b0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037b2:	69b9      	ldr	r1, [r7, #24]
 80037b4:	69fa      	ldr	r2, [r7, #28]
 80037b6:	e841 2300 	strex	r3, r2, [r1]
 80037ba:	617b      	str	r3, [r7, #20]
   return(result);
 80037bc:	697b      	ldr	r3, [r7, #20]
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d1e5      	bne.n	800378e <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80037c2:	e002      	b.n	80037ca <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 80037c4:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80037c6:	f7ff ff79 	bl	80036bc <HAL_UART_TxCpltCallback>
}
 80037ca:	bf00      	nop
 80037cc:	3740      	adds	r7, #64	@ 0x40
 80037ce:	46bd      	mov	sp, r7
 80037d0:	bd80      	pop	{r7, pc}

080037d2 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80037d2:	b580      	push	{r7, lr}
 80037d4:	b084      	sub	sp, #16
 80037d6:	af00      	add	r7, sp, #0
 80037d8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037de:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 80037e0:	68f8      	ldr	r0, [r7, #12]
 80037e2:	f7ff ff75 	bl	80036d0 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80037e6:	bf00      	nop
 80037e8:	3710      	adds	r7, #16
 80037ea:	46bd      	mov	sp, r7
 80037ec:	bd80      	pop	{r7, pc}

080037ee <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80037ee:	b580      	push	{r7, lr}
 80037f0:	b09c      	sub	sp, #112	@ 0x70
 80037f2:	af00      	add	r7, sp, #0
 80037f4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037fa:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003806:	2b00      	cmp	r3, #0
 8003808:	d172      	bne.n	80038f0 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 800380a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800380c:	2200      	movs	r2, #0
 800380e:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003810:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	330c      	adds	r3, #12
 8003816:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003818:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800381a:	e853 3f00 	ldrex	r3, [r3]
 800381e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8003820:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003822:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003826:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003828:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	330c      	adds	r3, #12
 800382e:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8003830:	65ba      	str	r2, [r7, #88]	@ 0x58
 8003832:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003834:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003836:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003838:	e841 2300 	strex	r3, r2, [r1]
 800383c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800383e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003840:	2b00      	cmp	r3, #0
 8003842:	d1e5      	bne.n	8003810 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003844:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	3314      	adds	r3, #20
 800384a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800384c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800384e:	e853 3f00 	ldrex	r3, [r3]
 8003852:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003854:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003856:	f023 0301 	bic.w	r3, r3, #1
 800385a:	667b      	str	r3, [r7, #100]	@ 0x64
 800385c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	3314      	adds	r3, #20
 8003862:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8003864:	647a      	str	r2, [r7, #68]	@ 0x44
 8003866:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003868:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800386a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800386c:	e841 2300 	strex	r3, r2, [r1]
 8003870:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003872:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003874:	2b00      	cmp	r3, #0
 8003876:	d1e5      	bne.n	8003844 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003878:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	3314      	adds	r3, #20
 800387e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003880:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003882:	e853 3f00 	ldrex	r3, [r3]
 8003886:	623b      	str	r3, [r7, #32]
   return(result);
 8003888:	6a3b      	ldr	r3, [r7, #32]
 800388a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800388e:	663b      	str	r3, [r7, #96]	@ 0x60
 8003890:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	3314      	adds	r3, #20
 8003896:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8003898:	633a      	str	r2, [r7, #48]	@ 0x30
 800389a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800389c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800389e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80038a0:	e841 2300 	strex	r3, r2, [r1]
 80038a4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80038a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d1e5      	bne.n	8003878 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80038ac:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80038ae:	2220      	movs	r2, #32
 80038b0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80038b4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80038b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038b8:	2b01      	cmp	r3, #1
 80038ba:	d119      	bne.n	80038f0 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80038bc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	330c      	adds	r3, #12
 80038c2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038c4:	693b      	ldr	r3, [r7, #16]
 80038c6:	e853 3f00 	ldrex	r3, [r3]
 80038ca:	60fb      	str	r3, [r7, #12]
   return(result);
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	f023 0310 	bic.w	r3, r3, #16
 80038d2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80038d4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	330c      	adds	r3, #12
 80038da:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80038dc:	61fa      	str	r2, [r7, #28]
 80038de:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038e0:	69b9      	ldr	r1, [r7, #24]
 80038e2:	69fa      	ldr	r2, [r7, #28]
 80038e4:	e841 2300 	strex	r3, r2, [r1]
 80038e8:	617b      	str	r3, [r7, #20]
   return(result);
 80038ea:	697b      	ldr	r3, [r7, #20]
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d1e5      	bne.n	80038bc <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80038f0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80038f2:	2200      	movs	r2, #0
 80038f4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80038f6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80038f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038fa:	2b01      	cmp	r3, #1
 80038fc:	d106      	bne.n	800390c <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80038fe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003900:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003902:	4619      	mov	r1, r3
 8003904:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8003906:	f7ff ff0b 	bl	8003720 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800390a:	e002      	b.n	8003912 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800390c:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800390e:	f7ff fee9 	bl	80036e4 <HAL_UART_RxCpltCallback>
}
 8003912:	bf00      	nop
 8003914:	3770      	adds	r7, #112	@ 0x70
 8003916:	46bd      	mov	sp, r7
 8003918:	bd80      	pop	{r7, pc}

0800391a <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800391a:	b580      	push	{r7, lr}
 800391c:	b084      	sub	sp, #16
 800391e:	af00      	add	r7, sp, #0
 8003920:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003926:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	2201      	movs	r2, #1
 800392c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003932:	2b01      	cmp	r3, #1
 8003934:	d108      	bne.n	8003948 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800393a:	085b      	lsrs	r3, r3, #1
 800393c:	b29b      	uxth	r3, r3
 800393e:	4619      	mov	r1, r3
 8003940:	68f8      	ldr	r0, [r7, #12]
 8003942:	f7ff feed 	bl	8003720 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8003946:	e002      	b.n	800394e <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8003948:	68f8      	ldr	r0, [r7, #12]
 800394a:	f7ff fed5 	bl	80036f8 <HAL_UART_RxHalfCpltCallback>
}
 800394e:	bf00      	nop
 8003950:	3710      	adds	r7, #16
 8003952:	46bd      	mov	sp, r7
 8003954:	bd80      	pop	{r7, pc}

08003956 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8003956:	b580      	push	{r7, lr}
 8003958:	b084      	sub	sp, #16
 800395a:	af00      	add	r7, sp, #0
 800395c:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800395e:	2300      	movs	r3, #0
 8003960:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003966:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8003968:	68bb      	ldr	r3, [r7, #8]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	695b      	ldr	r3, [r3, #20]
 800396e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003972:	2b80      	cmp	r3, #128	@ 0x80
 8003974:	bf0c      	ite	eq
 8003976:	2301      	moveq	r3, #1
 8003978:	2300      	movne	r3, #0
 800397a:	b2db      	uxtb	r3, r3
 800397c:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800397e:	68bb      	ldr	r3, [r7, #8]
 8003980:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003984:	b2db      	uxtb	r3, r3
 8003986:	2b21      	cmp	r3, #33	@ 0x21
 8003988:	d108      	bne.n	800399c <UART_DMAError+0x46>
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	2b00      	cmp	r3, #0
 800398e:	d005      	beq.n	800399c <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8003990:	68bb      	ldr	r3, [r7, #8]
 8003992:	2200      	movs	r2, #0
 8003994:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8003996:	68b8      	ldr	r0, [r7, #8]
 8003998:	f000 f8ce 	bl	8003b38 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800399c:	68bb      	ldr	r3, [r7, #8]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	695b      	ldr	r3, [r3, #20]
 80039a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80039a6:	2b40      	cmp	r3, #64	@ 0x40
 80039a8:	bf0c      	ite	eq
 80039aa:	2301      	moveq	r3, #1
 80039ac:	2300      	movne	r3, #0
 80039ae:	b2db      	uxtb	r3, r3
 80039b0:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80039b2:	68bb      	ldr	r3, [r7, #8]
 80039b4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80039b8:	b2db      	uxtb	r3, r3
 80039ba:	2b22      	cmp	r3, #34	@ 0x22
 80039bc:	d108      	bne.n	80039d0 <UART_DMAError+0x7a>
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d005      	beq.n	80039d0 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80039c4:	68bb      	ldr	r3, [r7, #8]
 80039c6:	2200      	movs	r2, #0
 80039c8:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 80039ca:	68b8      	ldr	r0, [r7, #8]
 80039cc:	f000 f8dc 	bl	8003b88 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80039d0:	68bb      	ldr	r3, [r7, #8]
 80039d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039d4:	f043 0210 	orr.w	r2, r3, #16
 80039d8:	68bb      	ldr	r3, [r7, #8]
 80039da:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80039dc:	68b8      	ldr	r0, [r7, #8]
 80039de:	f7ff fe95 	bl	800370c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80039e2:	bf00      	nop
 80039e4:	3710      	adds	r7, #16
 80039e6:	46bd      	mov	sp, r7
 80039e8:	bd80      	pop	{r7, pc}
	...

080039ec <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80039ec:	b580      	push	{r7, lr}
 80039ee:	b098      	sub	sp, #96	@ 0x60
 80039f0:	af00      	add	r7, sp, #0
 80039f2:	60f8      	str	r0, [r7, #12]
 80039f4:	60b9      	str	r1, [r7, #8]
 80039f6:	4613      	mov	r3, r2
 80039f8:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 80039fa:	68ba      	ldr	r2, [r7, #8]
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	88fa      	ldrh	r2, [r7, #6]
 8003a04:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	2200      	movs	r2, #0
 8003a0a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	2222      	movs	r2, #34	@ 0x22
 8003a10:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a18:	4a44      	ldr	r2, [pc, #272]	@ (8003b2c <UART_Start_Receive_DMA+0x140>)
 8003a1a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a20:	4a43      	ldr	r2, [pc, #268]	@ (8003b30 <UART_Start_Receive_DMA+0x144>)
 8003a22:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a28:	4a42      	ldr	r2, [pc, #264]	@ (8003b34 <UART_Start_Receive_DMA+0x148>)
 8003a2a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a30:	2200      	movs	r2, #0
 8003a32:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8003a34:	f107 0308 	add.w	r3, r7, #8
 8003a38:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	3304      	adds	r3, #4
 8003a44:	4619      	mov	r1, r3
 8003a46:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003a48:	681a      	ldr	r2, [r3, #0]
 8003a4a:	88fb      	ldrh	r3, [r7, #6]
 8003a4c:	f7fe f8b8 	bl	8001bc0 <HAL_DMA_Start_IT>
 8003a50:	4603      	mov	r3, r0
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d008      	beq.n	8003a68 <UART_Start_Receive_DMA+0x7c>
  {
    /* Set error code to DMA */
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	2210      	movs	r2, #16
 8003a5a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->RxState to ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	2220      	movs	r2, #32
 8003a60:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_ERROR;
 8003a64:	2301      	movs	r3, #1
 8003a66:	e05d      	b.n	8003b24 <UART_Start_Receive_DMA+0x138>
  }
  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8003a68:	2300      	movs	r3, #0
 8003a6a:	613b      	str	r3, [r7, #16]
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	613b      	str	r3, [r7, #16]
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	685b      	ldr	r3, [r3, #4]
 8003a7a:	613b      	str	r3, [r7, #16]
 8003a7c:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	691b      	ldr	r3, [r3, #16]
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d019      	beq.n	8003aba <UART_Start_Receive_DMA+0xce>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	330c      	adds	r3, #12
 8003a8c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a8e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003a90:	e853 3f00 	ldrex	r3, [r3]
 8003a94:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003a96:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003a98:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003a9c:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	330c      	adds	r3, #12
 8003aa4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003aa6:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8003aa8:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003aaa:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8003aac:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003aae:	e841 2300 	strex	r3, r2, [r1]
 8003ab2:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8003ab4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d1e5      	bne.n	8003a86 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	3314      	adds	r3, #20
 8003ac0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ac2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003ac4:	e853 3f00 	ldrex	r3, [r3]
 8003ac8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003aca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003acc:	f043 0301 	orr.w	r3, r3, #1
 8003ad0:	657b      	str	r3, [r7, #84]	@ 0x54
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	3314      	adds	r3, #20
 8003ad8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8003ada:	63ba      	str	r2, [r7, #56]	@ 0x38
 8003adc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ade:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8003ae0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003ae2:	e841 2300 	strex	r3, r2, [r1]
 8003ae6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003ae8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d1e5      	bne.n	8003aba <UART_Start_Receive_DMA+0xce>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	3314      	adds	r3, #20
 8003af4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003af6:	69bb      	ldr	r3, [r7, #24]
 8003af8:	e853 3f00 	ldrex	r3, [r3]
 8003afc:	617b      	str	r3, [r7, #20]
   return(result);
 8003afe:	697b      	ldr	r3, [r7, #20]
 8003b00:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003b04:	653b      	str	r3, [r7, #80]	@ 0x50
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	3314      	adds	r3, #20
 8003b0c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8003b0e:	627a      	str	r2, [r7, #36]	@ 0x24
 8003b10:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b12:	6a39      	ldr	r1, [r7, #32]
 8003b14:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003b16:	e841 2300 	strex	r3, r2, [r1]
 8003b1a:	61fb      	str	r3, [r7, #28]
   return(result);
 8003b1c:	69fb      	ldr	r3, [r7, #28]
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d1e5      	bne.n	8003aee <UART_Start_Receive_DMA+0x102>

  return HAL_OK;
 8003b22:	2300      	movs	r3, #0
}
 8003b24:	4618      	mov	r0, r3
 8003b26:	3760      	adds	r7, #96	@ 0x60
 8003b28:	46bd      	mov	sp, r7
 8003b2a:	bd80      	pop	{r7, pc}
 8003b2c:	080037ef 	.word	0x080037ef
 8003b30:	0800391b 	.word	0x0800391b
 8003b34:	08003957 	.word	0x08003957

08003b38 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8003b38:	b480      	push	{r7}
 8003b3a:	b089      	sub	sp, #36	@ 0x24
 8003b3c:	af00      	add	r7, sp, #0
 8003b3e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	330c      	adds	r3, #12
 8003b46:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	e853 3f00 	ldrex	r3, [r3]
 8003b4e:	60bb      	str	r3, [r7, #8]
   return(result);
 8003b50:	68bb      	ldr	r3, [r7, #8]
 8003b52:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8003b56:	61fb      	str	r3, [r7, #28]
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	330c      	adds	r3, #12
 8003b5e:	69fa      	ldr	r2, [r7, #28]
 8003b60:	61ba      	str	r2, [r7, #24]
 8003b62:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b64:	6979      	ldr	r1, [r7, #20]
 8003b66:	69ba      	ldr	r2, [r7, #24]
 8003b68:	e841 2300 	strex	r3, r2, [r1]
 8003b6c:	613b      	str	r3, [r7, #16]
   return(result);
 8003b6e:	693b      	ldr	r3, [r7, #16]
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d1e5      	bne.n	8003b40 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	2220      	movs	r2, #32
 8003b78:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8003b7c:	bf00      	nop
 8003b7e:	3724      	adds	r7, #36	@ 0x24
 8003b80:	46bd      	mov	sp, r7
 8003b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b86:	4770      	bx	lr

08003b88 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003b88:	b480      	push	{r7}
 8003b8a:	b095      	sub	sp, #84	@ 0x54
 8003b8c:	af00      	add	r7, sp, #0
 8003b8e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	330c      	adds	r3, #12
 8003b96:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b98:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b9a:	e853 3f00 	ldrex	r3, [r3]
 8003b9e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003ba0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ba2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003ba6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	330c      	adds	r3, #12
 8003bae:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003bb0:	643a      	str	r2, [r7, #64]	@ 0x40
 8003bb2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003bb4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003bb6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003bb8:	e841 2300 	strex	r3, r2, [r1]
 8003bbc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003bbe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d1e5      	bne.n	8003b90 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	3314      	adds	r3, #20
 8003bca:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003bcc:	6a3b      	ldr	r3, [r7, #32]
 8003bce:	e853 3f00 	ldrex	r3, [r3]
 8003bd2:	61fb      	str	r3, [r7, #28]
   return(result);
 8003bd4:	69fb      	ldr	r3, [r7, #28]
 8003bd6:	f023 0301 	bic.w	r3, r3, #1
 8003bda:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	3314      	adds	r3, #20
 8003be2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003be4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003be6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003be8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003bea:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003bec:	e841 2300 	strex	r3, r2, [r1]
 8003bf0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003bf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d1e5      	bne.n	8003bc4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bfc:	2b01      	cmp	r3, #1
 8003bfe:	d119      	bne.n	8003c34 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	330c      	adds	r3, #12
 8003c06:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	e853 3f00 	ldrex	r3, [r3]
 8003c0e:	60bb      	str	r3, [r7, #8]
   return(result);
 8003c10:	68bb      	ldr	r3, [r7, #8]
 8003c12:	f023 0310 	bic.w	r3, r3, #16
 8003c16:	647b      	str	r3, [r7, #68]	@ 0x44
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	330c      	adds	r3, #12
 8003c1e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003c20:	61ba      	str	r2, [r7, #24]
 8003c22:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c24:	6979      	ldr	r1, [r7, #20]
 8003c26:	69ba      	ldr	r2, [r7, #24]
 8003c28:	e841 2300 	strex	r3, r2, [r1]
 8003c2c:	613b      	str	r3, [r7, #16]
   return(result);
 8003c2e:	693b      	ldr	r3, [r7, #16]
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d1e5      	bne.n	8003c00 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	2220      	movs	r2, #32
 8003c38:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	2200      	movs	r2, #0
 8003c40:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003c42:	bf00      	nop
 8003c44:	3754      	adds	r7, #84	@ 0x54
 8003c46:	46bd      	mov	sp, r7
 8003c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c4c:	4770      	bx	lr

08003c4e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003c4e:	b580      	push	{r7, lr}
 8003c50:	b084      	sub	sp, #16
 8003c52:	af00      	add	r7, sp, #0
 8003c54:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c5a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	2200      	movs	r2, #0
 8003c60:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003c62:	68f8      	ldr	r0, [r7, #12]
 8003c64:	f7ff fd52 	bl	800370c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003c68:	bf00      	nop
 8003c6a:	3710      	adds	r7, #16
 8003c6c:	46bd      	mov	sp, r7
 8003c6e:	bd80      	pop	{r7, pc}

08003c70 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003c70:	b480      	push	{r7}
 8003c72:	b085      	sub	sp, #20
 8003c74:	af00      	add	r7, sp, #0
 8003c76:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003c7e:	b2db      	uxtb	r3, r3
 8003c80:	2b21      	cmp	r3, #33	@ 0x21
 8003c82:	d13e      	bne.n	8003d02 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	689b      	ldr	r3, [r3, #8]
 8003c88:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003c8c:	d114      	bne.n	8003cb8 <UART_Transmit_IT+0x48>
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	691b      	ldr	r3, [r3, #16]
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d110      	bne.n	8003cb8 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	6a1b      	ldr	r3, [r3, #32]
 8003c9a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	881b      	ldrh	r3, [r3, #0]
 8003ca0:	461a      	mov	r2, r3
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003caa:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	6a1b      	ldr	r3, [r3, #32]
 8003cb0:	1c9a      	adds	r2, r3, #2
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	621a      	str	r2, [r3, #32]
 8003cb6:	e008      	b.n	8003cca <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	6a1b      	ldr	r3, [r3, #32]
 8003cbc:	1c59      	adds	r1, r3, #1
 8003cbe:	687a      	ldr	r2, [r7, #4]
 8003cc0:	6211      	str	r1, [r2, #32]
 8003cc2:	781a      	ldrb	r2, [r3, #0]
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003cce:	b29b      	uxth	r3, r3
 8003cd0:	3b01      	subs	r3, #1
 8003cd2:	b29b      	uxth	r3, r3
 8003cd4:	687a      	ldr	r2, [r7, #4]
 8003cd6:	4619      	mov	r1, r3
 8003cd8:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d10f      	bne.n	8003cfe <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	68da      	ldr	r2, [r3, #12]
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003cec:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	68da      	ldr	r2, [r3, #12]
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003cfc:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003cfe:	2300      	movs	r3, #0
 8003d00:	e000      	b.n	8003d04 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8003d02:	2302      	movs	r3, #2
  }
}
 8003d04:	4618      	mov	r0, r3
 8003d06:	3714      	adds	r7, #20
 8003d08:	46bd      	mov	sp, r7
 8003d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d0e:	4770      	bx	lr

08003d10 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003d10:	b580      	push	{r7, lr}
 8003d12:	b082      	sub	sp, #8
 8003d14:	af00      	add	r7, sp, #0
 8003d16:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	68da      	ldr	r2, [r3, #12]
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003d26:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	2220      	movs	r2, #32
 8003d2c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003d30:	6878      	ldr	r0, [r7, #4]
 8003d32:	f7ff fcc3 	bl	80036bc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003d36:	2300      	movs	r3, #0
}
 8003d38:	4618      	mov	r0, r3
 8003d3a:	3708      	adds	r7, #8
 8003d3c:	46bd      	mov	sp, r7
 8003d3e:	bd80      	pop	{r7, pc}

08003d40 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003d40:	b580      	push	{r7, lr}
 8003d42:	b08c      	sub	sp, #48	@ 0x30
 8003d44:	af00      	add	r7, sp, #0
 8003d46:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8003d48:	2300      	movs	r3, #0
 8003d4a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8003d4c:	2300      	movs	r3, #0
 8003d4e:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003d56:	b2db      	uxtb	r3, r3
 8003d58:	2b22      	cmp	r3, #34	@ 0x22
 8003d5a:	f040 80aa 	bne.w	8003eb2 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	689b      	ldr	r3, [r3, #8]
 8003d62:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003d66:	d115      	bne.n	8003d94 <UART_Receive_IT+0x54>
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	691b      	ldr	r3, [r3, #16]
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d111      	bne.n	8003d94 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d74:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	685b      	ldr	r3, [r3, #4]
 8003d7c:	b29b      	uxth	r3, r3
 8003d7e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003d82:	b29a      	uxth	r2, r3
 8003d84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d86:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d8c:	1c9a      	adds	r2, r3, #2
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	629a      	str	r2, [r3, #40]	@ 0x28
 8003d92:	e024      	b.n	8003dde <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d98:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	689b      	ldr	r3, [r3, #8]
 8003d9e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003da2:	d007      	beq.n	8003db4 <UART_Receive_IT+0x74>
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	689b      	ldr	r3, [r3, #8]
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d10a      	bne.n	8003dc2 <UART_Receive_IT+0x82>
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	691b      	ldr	r3, [r3, #16]
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d106      	bne.n	8003dc2 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	685b      	ldr	r3, [r3, #4]
 8003dba:	b2da      	uxtb	r2, r3
 8003dbc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003dbe:	701a      	strb	r2, [r3, #0]
 8003dc0:	e008      	b.n	8003dd4 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	685b      	ldr	r3, [r3, #4]
 8003dc8:	b2db      	uxtb	r3, r3
 8003dca:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003dce:	b2da      	uxtb	r2, r3
 8003dd0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003dd2:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003dd8:	1c5a      	adds	r2, r3, #1
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003de2:	b29b      	uxth	r3, r3
 8003de4:	3b01      	subs	r3, #1
 8003de6:	b29b      	uxth	r3, r3
 8003de8:	687a      	ldr	r2, [r7, #4]
 8003dea:	4619      	mov	r1, r3
 8003dec:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d15d      	bne.n	8003eae <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	68da      	ldr	r2, [r3, #12]
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	f022 0220 	bic.w	r2, r2, #32
 8003e00:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	68da      	ldr	r2, [r3, #12]
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003e10:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	695a      	ldr	r2, [r3, #20]
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	f022 0201 	bic.w	r2, r2, #1
 8003e20:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	2220      	movs	r2, #32
 8003e26:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	2200      	movs	r2, #0
 8003e2e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e34:	2b01      	cmp	r3, #1
 8003e36:	d135      	bne.n	8003ea4 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	2200      	movs	r2, #0
 8003e3c:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	330c      	adds	r3, #12
 8003e44:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e46:	697b      	ldr	r3, [r7, #20]
 8003e48:	e853 3f00 	ldrex	r3, [r3]
 8003e4c:	613b      	str	r3, [r7, #16]
   return(result);
 8003e4e:	693b      	ldr	r3, [r7, #16]
 8003e50:	f023 0310 	bic.w	r3, r3, #16
 8003e54:	627b      	str	r3, [r7, #36]	@ 0x24
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	330c      	adds	r3, #12
 8003e5c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e5e:	623a      	str	r2, [r7, #32]
 8003e60:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e62:	69f9      	ldr	r1, [r7, #28]
 8003e64:	6a3a      	ldr	r2, [r7, #32]
 8003e66:	e841 2300 	strex	r3, r2, [r1]
 8003e6a:	61bb      	str	r3, [r7, #24]
   return(result);
 8003e6c:	69bb      	ldr	r3, [r7, #24]
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d1e5      	bne.n	8003e3e <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	f003 0310 	and.w	r3, r3, #16
 8003e7c:	2b10      	cmp	r3, #16
 8003e7e:	d10a      	bne.n	8003e96 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003e80:	2300      	movs	r3, #0
 8003e82:	60fb      	str	r3, [r7, #12]
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	60fb      	str	r3, [r7, #12]
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	685b      	ldr	r3, [r3, #4]
 8003e92:	60fb      	str	r3, [r7, #12]
 8003e94:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003e9a:	4619      	mov	r1, r3
 8003e9c:	6878      	ldr	r0, [r7, #4]
 8003e9e:	f7ff fc3f 	bl	8003720 <HAL_UARTEx_RxEventCallback>
 8003ea2:	e002      	b.n	8003eaa <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8003ea4:	6878      	ldr	r0, [r7, #4]
 8003ea6:	f7ff fc1d 	bl	80036e4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8003eaa:	2300      	movs	r3, #0
 8003eac:	e002      	b.n	8003eb4 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8003eae:	2300      	movs	r3, #0
 8003eb0:	e000      	b.n	8003eb4 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8003eb2:	2302      	movs	r3, #2
  }
}
 8003eb4:	4618      	mov	r0, r3
 8003eb6:	3730      	adds	r7, #48	@ 0x30
 8003eb8:	46bd      	mov	sp, r7
 8003eba:	bd80      	pop	{r7, pc}

08003ebc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003ebc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003ec0:	b0c0      	sub	sp, #256	@ 0x100
 8003ec2:	af00      	add	r7, sp, #0
 8003ec4:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003ec8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	691b      	ldr	r3, [r3, #16]
 8003ed0:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003ed4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ed8:	68d9      	ldr	r1, [r3, #12]
 8003eda:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ede:	681a      	ldr	r2, [r3, #0]
 8003ee0:	ea40 0301 	orr.w	r3, r0, r1
 8003ee4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003ee6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003eea:	689a      	ldr	r2, [r3, #8]
 8003eec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ef0:	691b      	ldr	r3, [r3, #16]
 8003ef2:	431a      	orrs	r2, r3
 8003ef4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ef8:	695b      	ldr	r3, [r3, #20]
 8003efa:	431a      	orrs	r2, r3
 8003efc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f00:	69db      	ldr	r3, [r3, #28]
 8003f02:	4313      	orrs	r3, r2
 8003f04:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003f08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	68db      	ldr	r3, [r3, #12]
 8003f10:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8003f14:	f021 010c 	bic.w	r1, r1, #12
 8003f18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f1c:	681a      	ldr	r2, [r3, #0]
 8003f1e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8003f22:	430b      	orrs	r3, r1
 8003f24:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003f26:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	695b      	ldr	r3, [r3, #20]
 8003f2e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8003f32:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f36:	6999      	ldr	r1, [r3, #24]
 8003f38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f3c:	681a      	ldr	r2, [r3, #0]
 8003f3e:	ea40 0301 	orr.w	r3, r0, r1
 8003f42:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003f44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f48:	681a      	ldr	r2, [r3, #0]
 8003f4a:	4b8f      	ldr	r3, [pc, #572]	@ (8004188 <UART_SetConfig+0x2cc>)
 8003f4c:	429a      	cmp	r2, r3
 8003f4e:	d005      	beq.n	8003f5c <UART_SetConfig+0xa0>
 8003f50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f54:	681a      	ldr	r2, [r3, #0]
 8003f56:	4b8d      	ldr	r3, [pc, #564]	@ (800418c <UART_SetConfig+0x2d0>)
 8003f58:	429a      	cmp	r2, r3
 8003f5a:	d104      	bne.n	8003f66 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003f5c:	f7fe ff80 	bl	8002e60 <HAL_RCC_GetPCLK2Freq>
 8003f60:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8003f64:	e003      	b.n	8003f6e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003f66:	f7fe ff67 	bl	8002e38 <HAL_RCC_GetPCLK1Freq>
 8003f6a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003f6e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f72:	69db      	ldr	r3, [r3, #28]
 8003f74:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003f78:	f040 810c 	bne.w	8004194 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003f7c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003f80:	2200      	movs	r2, #0
 8003f82:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003f86:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8003f8a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8003f8e:	4622      	mov	r2, r4
 8003f90:	462b      	mov	r3, r5
 8003f92:	1891      	adds	r1, r2, r2
 8003f94:	65b9      	str	r1, [r7, #88]	@ 0x58
 8003f96:	415b      	adcs	r3, r3
 8003f98:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003f9a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003f9e:	4621      	mov	r1, r4
 8003fa0:	eb12 0801 	adds.w	r8, r2, r1
 8003fa4:	4629      	mov	r1, r5
 8003fa6:	eb43 0901 	adc.w	r9, r3, r1
 8003faa:	f04f 0200 	mov.w	r2, #0
 8003fae:	f04f 0300 	mov.w	r3, #0
 8003fb2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003fb6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003fba:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003fbe:	4690      	mov	r8, r2
 8003fc0:	4699      	mov	r9, r3
 8003fc2:	4623      	mov	r3, r4
 8003fc4:	eb18 0303 	adds.w	r3, r8, r3
 8003fc8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003fcc:	462b      	mov	r3, r5
 8003fce:	eb49 0303 	adc.w	r3, r9, r3
 8003fd2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003fd6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003fda:	685b      	ldr	r3, [r3, #4]
 8003fdc:	2200      	movs	r2, #0
 8003fde:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003fe2:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8003fe6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003fea:	460b      	mov	r3, r1
 8003fec:	18db      	adds	r3, r3, r3
 8003fee:	653b      	str	r3, [r7, #80]	@ 0x50
 8003ff0:	4613      	mov	r3, r2
 8003ff2:	eb42 0303 	adc.w	r3, r2, r3
 8003ff6:	657b      	str	r3, [r7, #84]	@ 0x54
 8003ff8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003ffc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004000:	f7fc f9a6 	bl	8000350 <__aeabi_uldivmod>
 8004004:	4602      	mov	r2, r0
 8004006:	460b      	mov	r3, r1
 8004008:	4b61      	ldr	r3, [pc, #388]	@ (8004190 <UART_SetConfig+0x2d4>)
 800400a:	fba3 2302 	umull	r2, r3, r3, r2
 800400e:	095b      	lsrs	r3, r3, #5
 8004010:	011c      	lsls	r4, r3, #4
 8004012:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004016:	2200      	movs	r2, #0
 8004018:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800401c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8004020:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8004024:	4642      	mov	r2, r8
 8004026:	464b      	mov	r3, r9
 8004028:	1891      	adds	r1, r2, r2
 800402a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800402c:	415b      	adcs	r3, r3
 800402e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004030:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004034:	4641      	mov	r1, r8
 8004036:	eb12 0a01 	adds.w	sl, r2, r1
 800403a:	4649      	mov	r1, r9
 800403c:	eb43 0b01 	adc.w	fp, r3, r1
 8004040:	f04f 0200 	mov.w	r2, #0
 8004044:	f04f 0300 	mov.w	r3, #0
 8004048:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800404c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004050:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004054:	4692      	mov	sl, r2
 8004056:	469b      	mov	fp, r3
 8004058:	4643      	mov	r3, r8
 800405a:	eb1a 0303 	adds.w	r3, sl, r3
 800405e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004062:	464b      	mov	r3, r9
 8004064:	eb4b 0303 	adc.w	r3, fp, r3
 8004068:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800406c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004070:	685b      	ldr	r3, [r3, #4]
 8004072:	2200      	movs	r2, #0
 8004074:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004078:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800407c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004080:	460b      	mov	r3, r1
 8004082:	18db      	adds	r3, r3, r3
 8004084:	643b      	str	r3, [r7, #64]	@ 0x40
 8004086:	4613      	mov	r3, r2
 8004088:	eb42 0303 	adc.w	r3, r2, r3
 800408c:	647b      	str	r3, [r7, #68]	@ 0x44
 800408e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8004092:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8004096:	f7fc f95b 	bl	8000350 <__aeabi_uldivmod>
 800409a:	4602      	mov	r2, r0
 800409c:	460b      	mov	r3, r1
 800409e:	4611      	mov	r1, r2
 80040a0:	4b3b      	ldr	r3, [pc, #236]	@ (8004190 <UART_SetConfig+0x2d4>)
 80040a2:	fba3 2301 	umull	r2, r3, r3, r1
 80040a6:	095b      	lsrs	r3, r3, #5
 80040a8:	2264      	movs	r2, #100	@ 0x64
 80040aa:	fb02 f303 	mul.w	r3, r2, r3
 80040ae:	1acb      	subs	r3, r1, r3
 80040b0:	00db      	lsls	r3, r3, #3
 80040b2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80040b6:	4b36      	ldr	r3, [pc, #216]	@ (8004190 <UART_SetConfig+0x2d4>)
 80040b8:	fba3 2302 	umull	r2, r3, r3, r2
 80040bc:	095b      	lsrs	r3, r3, #5
 80040be:	005b      	lsls	r3, r3, #1
 80040c0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80040c4:	441c      	add	r4, r3
 80040c6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80040ca:	2200      	movs	r2, #0
 80040cc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80040d0:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80040d4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80040d8:	4642      	mov	r2, r8
 80040da:	464b      	mov	r3, r9
 80040dc:	1891      	adds	r1, r2, r2
 80040de:	63b9      	str	r1, [r7, #56]	@ 0x38
 80040e0:	415b      	adcs	r3, r3
 80040e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80040e4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80040e8:	4641      	mov	r1, r8
 80040ea:	1851      	adds	r1, r2, r1
 80040ec:	6339      	str	r1, [r7, #48]	@ 0x30
 80040ee:	4649      	mov	r1, r9
 80040f0:	414b      	adcs	r3, r1
 80040f2:	637b      	str	r3, [r7, #52]	@ 0x34
 80040f4:	f04f 0200 	mov.w	r2, #0
 80040f8:	f04f 0300 	mov.w	r3, #0
 80040fc:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004100:	4659      	mov	r1, fp
 8004102:	00cb      	lsls	r3, r1, #3
 8004104:	4651      	mov	r1, sl
 8004106:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800410a:	4651      	mov	r1, sl
 800410c:	00ca      	lsls	r2, r1, #3
 800410e:	4610      	mov	r0, r2
 8004110:	4619      	mov	r1, r3
 8004112:	4603      	mov	r3, r0
 8004114:	4642      	mov	r2, r8
 8004116:	189b      	adds	r3, r3, r2
 8004118:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800411c:	464b      	mov	r3, r9
 800411e:	460a      	mov	r2, r1
 8004120:	eb42 0303 	adc.w	r3, r2, r3
 8004124:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004128:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800412c:	685b      	ldr	r3, [r3, #4]
 800412e:	2200      	movs	r2, #0
 8004130:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004134:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8004138:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800413c:	460b      	mov	r3, r1
 800413e:	18db      	adds	r3, r3, r3
 8004140:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004142:	4613      	mov	r3, r2
 8004144:	eb42 0303 	adc.w	r3, r2, r3
 8004148:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800414a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800414e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8004152:	f7fc f8fd 	bl	8000350 <__aeabi_uldivmod>
 8004156:	4602      	mov	r2, r0
 8004158:	460b      	mov	r3, r1
 800415a:	4b0d      	ldr	r3, [pc, #52]	@ (8004190 <UART_SetConfig+0x2d4>)
 800415c:	fba3 1302 	umull	r1, r3, r3, r2
 8004160:	095b      	lsrs	r3, r3, #5
 8004162:	2164      	movs	r1, #100	@ 0x64
 8004164:	fb01 f303 	mul.w	r3, r1, r3
 8004168:	1ad3      	subs	r3, r2, r3
 800416a:	00db      	lsls	r3, r3, #3
 800416c:	3332      	adds	r3, #50	@ 0x32
 800416e:	4a08      	ldr	r2, [pc, #32]	@ (8004190 <UART_SetConfig+0x2d4>)
 8004170:	fba2 2303 	umull	r2, r3, r2, r3
 8004174:	095b      	lsrs	r3, r3, #5
 8004176:	f003 0207 	and.w	r2, r3, #7
 800417a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	4422      	add	r2, r4
 8004182:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004184:	e106      	b.n	8004394 <UART_SetConfig+0x4d8>
 8004186:	bf00      	nop
 8004188:	40011000 	.word	0x40011000
 800418c:	40011400 	.word	0x40011400
 8004190:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004194:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004198:	2200      	movs	r2, #0
 800419a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800419e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80041a2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80041a6:	4642      	mov	r2, r8
 80041a8:	464b      	mov	r3, r9
 80041aa:	1891      	adds	r1, r2, r2
 80041ac:	6239      	str	r1, [r7, #32]
 80041ae:	415b      	adcs	r3, r3
 80041b0:	627b      	str	r3, [r7, #36]	@ 0x24
 80041b2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80041b6:	4641      	mov	r1, r8
 80041b8:	1854      	adds	r4, r2, r1
 80041ba:	4649      	mov	r1, r9
 80041bc:	eb43 0501 	adc.w	r5, r3, r1
 80041c0:	f04f 0200 	mov.w	r2, #0
 80041c4:	f04f 0300 	mov.w	r3, #0
 80041c8:	00eb      	lsls	r3, r5, #3
 80041ca:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80041ce:	00e2      	lsls	r2, r4, #3
 80041d0:	4614      	mov	r4, r2
 80041d2:	461d      	mov	r5, r3
 80041d4:	4643      	mov	r3, r8
 80041d6:	18e3      	adds	r3, r4, r3
 80041d8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80041dc:	464b      	mov	r3, r9
 80041de:	eb45 0303 	adc.w	r3, r5, r3
 80041e2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80041e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80041ea:	685b      	ldr	r3, [r3, #4]
 80041ec:	2200      	movs	r2, #0
 80041ee:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80041f2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80041f6:	f04f 0200 	mov.w	r2, #0
 80041fa:	f04f 0300 	mov.w	r3, #0
 80041fe:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004202:	4629      	mov	r1, r5
 8004204:	008b      	lsls	r3, r1, #2
 8004206:	4621      	mov	r1, r4
 8004208:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800420c:	4621      	mov	r1, r4
 800420e:	008a      	lsls	r2, r1, #2
 8004210:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8004214:	f7fc f89c 	bl	8000350 <__aeabi_uldivmod>
 8004218:	4602      	mov	r2, r0
 800421a:	460b      	mov	r3, r1
 800421c:	4b60      	ldr	r3, [pc, #384]	@ (80043a0 <UART_SetConfig+0x4e4>)
 800421e:	fba3 2302 	umull	r2, r3, r3, r2
 8004222:	095b      	lsrs	r3, r3, #5
 8004224:	011c      	lsls	r4, r3, #4
 8004226:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800422a:	2200      	movs	r2, #0
 800422c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004230:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004234:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8004238:	4642      	mov	r2, r8
 800423a:	464b      	mov	r3, r9
 800423c:	1891      	adds	r1, r2, r2
 800423e:	61b9      	str	r1, [r7, #24]
 8004240:	415b      	adcs	r3, r3
 8004242:	61fb      	str	r3, [r7, #28]
 8004244:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004248:	4641      	mov	r1, r8
 800424a:	1851      	adds	r1, r2, r1
 800424c:	6139      	str	r1, [r7, #16]
 800424e:	4649      	mov	r1, r9
 8004250:	414b      	adcs	r3, r1
 8004252:	617b      	str	r3, [r7, #20]
 8004254:	f04f 0200 	mov.w	r2, #0
 8004258:	f04f 0300 	mov.w	r3, #0
 800425c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004260:	4659      	mov	r1, fp
 8004262:	00cb      	lsls	r3, r1, #3
 8004264:	4651      	mov	r1, sl
 8004266:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800426a:	4651      	mov	r1, sl
 800426c:	00ca      	lsls	r2, r1, #3
 800426e:	4610      	mov	r0, r2
 8004270:	4619      	mov	r1, r3
 8004272:	4603      	mov	r3, r0
 8004274:	4642      	mov	r2, r8
 8004276:	189b      	adds	r3, r3, r2
 8004278:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800427c:	464b      	mov	r3, r9
 800427e:	460a      	mov	r2, r1
 8004280:	eb42 0303 	adc.w	r3, r2, r3
 8004284:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004288:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800428c:	685b      	ldr	r3, [r3, #4]
 800428e:	2200      	movs	r2, #0
 8004290:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004292:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004294:	f04f 0200 	mov.w	r2, #0
 8004298:	f04f 0300 	mov.w	r3, #0
 800429c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80042a0:	4649      	mov	r1, r9
 80042a2:	008b      	lsls	r3, r1, #2
 80042a4:	4641      	mov	r1, r8
 80042a6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80042aa:	4641      	mov	r1, r8
 80042ac:	008a      	lsls	r2, r1, #2
 80042ae:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80042b2:	f7fc f84d 	bl	8000350 <__aeabi_uldivmod>
 80042b6:	4602      	mov	r2, r0
 80042b8:	460b      	mov	r3, r1
 80042ba:	4611      	mov	r1, r2
 80042bc:	4b38      	ldr	r3, [pc, #224]	@ (80043a0 <UART_SetConfig+0x4e4>)
 80042be:	fba3 2301 	umull	r2, r3, r3, r1
 80042c2:	095b      	lsrs	r3, r3, #5
 80042c4:	2264      	movs	r2, #100	@ 0x64
 80042c6:	fb02 f303 	mul.w	r3, r2, r3
 80042ca:	1acb      	subs	r3, r1, r3
 80042cc:	011b      	lsls	r3, r3, #4
 80042ce:	3332      	adds	r3, #50	@ 0x32
 80042d0:	4a33      	ldr	r2, [pc, #204]	@ (80043a0 <UART_SetConfig+0x4e4>)
 80042d2:	fba2 2303 	umull	r2, r3, r2, r3
 80042d6:	095b      	lsrs	r3, r3, #5
 80042d8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80042dc:	441c      	add	r4, r3
 80042de:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80042e2:	2200      	movs	r2, #0
 80042e4:	673b      	str	r3, [r7, #112]	@ 0x70
 80042e6:	677a      	str	r2, [r7, #116]	@ 0x74
 80042e8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80042ec:	4642      	mov	r2, r8
 80042ee:	464b      	mov	r3, r9
 80042f0:	1891      	adds	r1, r2, r2
 80042f2:	60b9      	str	r1, [r7, #8]
 80042f4:	415b      	adcs	r3, r3
 80042f6:	60fb      	str	r3, [r7, #12]
 80042f8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80042fc:	4641      	mov	r1, r8
 80042fe:	1851      	adds	r1, r2, r1
 8004300:	6039      	str	r1, [r7, #0]
 8004302:	4649      	mov	r1, r9
 8004304:	414b      	adcs	r3, r1
 8004306:	607b      	str	r3, [r7, #4]
 8004308:	f04f 0200 	mov.w	r2, #0
 800430c:	f04f 0300 	mov.w	r3, #0
 8004310:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004314:	4659      	mov	r1, fp
 8004316:	00cb      	lsls	r3, r1, #3
 8004318:	4651      	mov	r1, sl
 800431a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800431e:	4651      	mov	r1, sl
 8004320:	00ca      	lsls	r2, r1, #3
 8004322:	4610      	mov	r0, r2
 8004324:	4619      	mov	r1, r3
 8004326:	4603      	mov	r3, r0
 8004328:	4642      	mov	r2, r8
 800432a:	189b      	adds	r3, r3, r2
 800432c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800432e:	464b      	mov	r3, r9
 8004330:	460a      	mov	r2, r1
 8004332:	eb42 0303 	adc.w	r3, r2, r3
 8004336:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004338:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800433c:	685b      	ldr	r3, [r3, #4]
 800433e:	2200      	movs	r2, #0
 8004340:	663b      	str	r3, [r7, #96]	@ 0x60
 8004342:	667a      	str	r2, [r7, #100]	@ 0x64
 8004344:	f04f 0200 	mov.w	r2, #0
 8004348:	f04f 0300 	mov.w	r3, #0
 800434c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8004350:	4649      	mov	r1, r9
 8004352:	008b      	lsls	r3, r1, #2
 8004354:	4641      	mov	r1, r8
 8004356:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800435a:	4641      	mov	r1, r8
 800435c:	008a      	lsls	r2, r1, #2
 800435e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8004362:	f7fb fff5 	bl	8000350 <__aeabi_uldivmod>
 8004366:	4602      	mov	r2, r0
 8004368:	460b      	mov	r3, r1
 800436a:	4b0d      	ldr	r3, [pc, #52]	@ (80043a0 <UART_SetConfig+0x4e4>)
 800436c:	fba3 1302 	umull	r1, r3, r3, r2
 8004370:	095b      	lsrs	r3, r3, #5
 8004372:	2164      	movs	r1, #100	@ 0x64
 8004374:	fb01 f303 	mul.w	r3, r1, r3
 8004378:	1ad3      	subs	r3, r2, r3
 800437a:	011b      	lsls	r3, r3, #4
 800437c:	3332      	adds	r3, #50	@ 0x32
 800437e:	4a08      	ldr	r2, [pc, #32]	@ (80043a0 <UART_SetConfig+0x4e4>)
 8004380:	fba2 2303 	umull	r2, r3, r2, r3
 8004384:	095b      	lsrs	r3, r3, #5
 8004386:	f003 020f 	and.w	r2, r3, #15
 800438a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	4422      	add	r2, r4
 8004392:	609a      	str	r2, [r3, #8]
}
 8004394:	bf00      	nop
 8004396:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800439a:	46bd      	mov	sp, r7
 800439c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80043a0:	51eb851f 	.word	0x51eb851f

080043a4 <__NVIC_SetPriority>:
{
 80043a4:	b480      	push	{r7}
 80043a6:	b083      	sub	sp, #12
 80043a8:	af00      	add	r7, sp, #0
 80043aa:	4603      	mov	r3, r0
 80043ac:	6039      	str	r1, [r7, #0]
 80043ae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80043b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	db0a      	blt.n	80043ce <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80043b8:	683b      	ldr	r3, [r7, #0]
 80043ba:	b2da      	uxtb	r2, r3
 80043bc:	490c      	ldr	r1, [pc, #48]	@ (80043f0 <__NVIC_SetPriority+0x4c>)
 80043be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043c2:	0112      	lsls	r2, r2, #4
 80043c4:	b2d2      	uxtb	r2, r2
 80043c6:	440b      	add	r3, r1
 80043c8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80043cc:	e00a      	b.n	80043e4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80043ce:	683b      	ldr	r3, [r7, #0]
 80043d0:	b2da      	uxtb	r2, r3
 80043d2:	4908      	ldr	r1, [pc, #32]	@ (80043f4 <__NVIC_SetPriority+0x50>)
 80043d4:	79fb      	ldrb	r3, [r7, #7]
 80043d6:	f003 030f 	and.w	r3, r3, #15
 80043da:	3b04      	subs	r3, #4
 80043dc:	0112      	lsls	r2, r2, #4
 80043de:	b2d2      	uxtb	r2, r2
 80043e0:	440b      	add	r3, r1
 80043e2:	761a      	strb	r2, [r3, #24]
}
 80043e4:	bf00      	nop
 80043e6:	370c      	adds	r7, #12
 80043e8:	46bd      	mov	sp, r7
 80043ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ee:	4770      	bx	lr
 80043f0:	e000e100 	.word	0xe000e100
 80043f4:	e000ed00 	.word	0xe000ed00

080043f8 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80043f8:	b580      	push	{r7, lr}
 80043fa:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80043fc:	2100      	movs	r1, #0
 80043fe:	f06f 0004 	mvn.w	r0, #4
 8004402:	f7ff ffcf 	bl	80043a4 <__NVIC_SetPriority>
#endif
}
 8004406:	bf00      	nop
 8004408:	bd80      	pop	{r7, pc}
	...

0800440c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800440c:	b480      	push	{r7}
 800440e:	b083      	sub	sp, #12
 8004410:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004412:	f3ef 8305 	mrs	r3, IPSR
 8004416:	603b      	str	r3, [r7, #0]
  return(result);
 8004418:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800441a:	2b00      	cmp	r3, #0
 800441c:	d003      	beq.n	8004426 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800441e:	f06f 0305 	mvn.w	r3, #5
 8004422:	607b      	str	r3, [r7, #4]
 8004424:	e00c      	b.n	8004440 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8004426:	4b0a      	ldr	r3, [pc, #40]	@ (8004450 <osKernelInitialize+0x44>)
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	2b00      	cmp	r3, #0
 800442c:	d105      	bne.n	800443a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800442e:	4b08      	ldr	r3, [pc, #32]	@ (8004450 <osKernelInitialize+0x44>)
 8004430:	2201      	movs	r2, #1
 8004432:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8004434:	2300      	movs	r3, #0
 8004436:	607b      	str	r3, [r7, #4]
 8004438:	e002      	b.n	8004440 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800443a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800443e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004440:	687b      	ldr	r3, [r7, #4]
}
 8004442:	4618      	mov	r0, r3
 8004444:	370c      	adds	r7, #12
 8004446:	46bd      	mov	sp, r7
 8004448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800444c:	4770      	bx	lr
 800444e:	bf00      	nop
 8004450:	20004bbc 	.word	0x20004bbc

08004454 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8004454:	b580      	push	{r7, lr}
 8004456:	b082      	sub	sp, #8
 8004458:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800445a:	f3ef 8305 	mrs	r3, IPSR
 800445e:	603b      	str	r3, [r7, #0]
  return(result);
 8004460:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004462:	2b00      	cmp	r3, #0
 8004464:	d003      	beq.n	800446e <osKernelStart+0x1a>
    stat = osErrorISR;
 8004466:	f06f 0305 	mvn.w	r3, #5
 800446a:	607b      	str	r3, [r7, #4]
 800446c:	e010      	b.n	8004490 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800446e:	4b0b      	ldr	r3, [pc, #44]	@ (800449c <osKernelStart+0x48>)
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	2b01      	cmp	r3, #1
 8004474:	d109      	bne.n	800448a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8004476:	f7ff ffbf 	bl	80043f8 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800447a:	4b08      	ldr	r3, [pc, #32]	@ (800449c <osKernelStart+0x48>)
 800447c:	2202      	movs	r2, #2
 800447e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8004480:	f001 f87a 	bl	8005578 <vTaskStartScheduler>
      stat = osOK;
 8004484:	2300      	movs	r3, #0
 8004486:	607b      	str	r3, [r7, #4]
 8004488:	e002      	b.n	8004490 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800448a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800448e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004490:	687b      	ldr	r3, [r7, #4]
}
 8004492:	4618      	mov	r0, r3
 8004494:	3708      	adds	r7, #8
 8004496:	46bd      	mov	sp, r7
 8004498:	bd80      	pop	{r7, pc}
 800449a:	bf00      	nop
 800449c:	20004bbc 	.word	0x20004bbc

080044a0 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80044a0:	b580      	push	{r7, lr}
 80044a2:	b08e      	sub	sp, #56	@ 0x38
 80044a4:	af04      	add	r7, sp, #16
 80044a6:	60f8      	str	r0, [r7, #12]
 80044a8:	60b9      	str	r1, [r7, #8]
 80044aa:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80044ac:	2300      	movs	r3, #0
 80044ae:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80044b0:	f3ef 8305 	mrs	r3, IPSR
 80044b4:	617b      	str	r3, [r7, #20]
  return(result);
 80044b6:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d17e      	bne.n	80045ba <osThreadNew+0x11a>
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d07b      	beq.n	80045ba <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80044c2:	2380      	movs	r3, #128	@ 0x80
 80044c4:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80044c6:	2318      	movs	r3, #24
 80044c8:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80044ca:	2300      	movs	r3, #0
 80044cc:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 80044ce:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80044d2:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d045      	beq.n	8004566 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d002      	beq.n	80044e8 <osThreadNew+0x48>
        name = attr->name;
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	699b      	ldr	r3, [r3, #24]
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d002      	beq.n	80044f6 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	699b      	ldr	r3, [r3, #24]
 80044f4:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80044f6:	69fb      	ldr	r3, [r7, #28]
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d008      	beq.n	800450e <osThreadNew+0x6e>
 80044fc:	69fb      	ldr	r3, [r7, #28]
 80044fe:	2b38      	cmp	r3, #56	@ 0x38
 8004500:	d805      	bhi.n	800450e <osThreadNew+0x6e>
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	685b      	ldr	r3, [r3, #4]
 8004506:	f003 0301 	and.w	r3, r3, #1
 800450a:	2b00      	cmp	r3, #0
 800450c:	d001      	beq.n	8004512 <osThreadNew+0x72>
        return (NULL);
 800450e:	2300      	movs	r3, #0
 8004510:	e054      	b.n	80045bc <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	695b      	ldr	r3, [r3, #20]
 8004516:	2b00      	cmp	r3, #0
 8004518:	d003      	beq.n	8004522 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	695b      	ldr	r3, [r3, #20]
 800451e:	089b      	lsrs	r3, r3, #2
 8004520:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	689b      	ldr	r3, [r3, #8]
 8004526:	2b00      	cmp	r3, #0
 8004528:	d00e      	beq.n	8004548 <osThreadNew+0xa8>
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	68db      	ldr	r3, [r3, #12]
 800452e:	2b5b      	cmp	r3, #91	@ 0x5b
 8004530:	d90a      	bls.n	8004548 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004536:	2b00      	cmp	r3, #0
 8004538:	d006      	beq.n	8004548 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	695b      	ldr	r3, [r3, #20]
 800453e:	2b00      	cmp	r3, #0
 8004540:	d002      	beq.n	8004548 <osThreadNew+0xa8>
        mem = 1;
 8004542:	2301      	movs	r3, #1
 8004544:	61bb      	str	r3, [r7, #24]
 8004546:	e010      	b.n	800456a <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	689b      	ldr	r3, [r3, #8]
 800454c:	2b00      	cmp	r3, #0
 800454e:	d10c      	bne.n	800456a <osThreadNew+0xca>
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	68db      	ldr	r3, [r3, #12]
 8004554:	2b00      	cmp	r3, #0
 8004556:	d108      	bne.n	800456a <osThreadNew+0xca>
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	691b      	ldr	r3, [r3, #16]
 800455c:	2b00      	cmp	r3, #0
 800455e:	d104      	bne.n	800456a <osThreadNew+0xca>
          mem = 0;
 8004560:	2300      	movs	r3, #0
 8004562:	61bb      	str	r3, [r7, #24]
 8004564:	e001      	b.n	800456a <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8004566:	2300      	movs	r3, #0
 8004568:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800456a:	69bb      	ldr	r3, [r7, #24]
 800456c:	2b01      	cmp	r3, #1
 800456e:	d110      	bne.n	8004592 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8004574:	687a      	ldr	r2, [r7, #4]
 8004576:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004578:	9202      	str	r2, [sp, #8]
 800457a:	9301      	str	r3, [sp, #4]
 800457c:	69fb      	ldr	r3, [r7, #28]
 800457e:	9300      	str	r3, [sp, #0]
 8004580:	68bb      	ldr	r3, [r7, #8]
 8004582:	6a3a      	ldr	r2, [r7, #32]
 8004584:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004586:	68f8      	ldr	r0, [r7, #12]
 8004588:	f000 fe1a 	bl	80051c0 <xTaskCreateStatic>
 800458c:	4603      	mov	r3, r0
 800458e:	613b      	str	r3, [r7, #16]
 8004590:	e013      	b.n	80045ba <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8004592:	69bb      	ldr	r3, [r7, #24]
 8004594:	2b00      	cmp	r3, #0
 8004596:	d110      	bne.n	80045ba <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8004598:	6a3b      	ldr	r3, [r7, #32]
 800459a:	b29a      	uxth	r2, r3
 800459c:	f107 0310 	add.w	r3, r7, #16
 80045a0:	9301      	str	r3, [sp, #4]
 80045a2:	69fb      	ldr	r3, [r7, #28]
 80045a4:	9300      	str	r3, [sp, #0]
 80045a6:	68bb      	ldr	r3, [r7, #8]
 80045a8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80045aa:	68f8      	ldr	r0, [r7, #12]
 80045ac:	f000 fe68 	bl	8005280 <xTaskCreate>
 80045b0:	4603      	mov	r3, r0
 80045b2:	2b01      	cmp	r3, #1
 80045b4:	d001      	beq.n	80045ba <osThreadNew+0x11a>
            hTask = NULL;
 80045b6:	2300      	movs	r3, #0
 80045b8:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80045ba:	693b      	ldr	r3, [r7, #16]
}
 80045bc:	4618      	mov	r0, r3
 80045be:	3728      	adds	r7, #40	@ 0x28
 80045c0:	46bd      	mov	sp, r7
 80045c2:	bd80      	pop	{r7, pc}

080045c4 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80045c4:	b580      	push	{r7, lr}
 80045c6:	b084      	sub	sp, #16
 80045c8:	af00      	add	r7, sp, #0
 80045ca:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80045cc:	f3ef 8305 	mrs	r3, IPSR
 80045d0:	60bb      	str	r3, [r7, #8]
  return(result);
 80045d2:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d003      	beq.n	80045e0 <osDelay+0x1c>
    stat = osErrorISR;
 80045d8:	f06f 0305 	mvn.w	r3, #5
 80045dc:	60fb      	str	r3, [r7, #12]
 80045de:	e007      	b.n	80045f0 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80045e0:	2300      	movs	r3, #0
 80045e2:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d002      	beq.n	80045f0 <osDelay+0x2c>
      vTaskDelay(ticks);
 80045ea:	6878      	ldr	r0, [r7, #4]
 80045ec:	f000 ff8e 	bl	800550c <vTaskDelay>
    }
  }

  return (stat);
 80045f0:	68fb      	ldr	r3, [r7, #12]
}
 80045f2:	4618      	mov	r0, r3
 80045f4:	3710      	adds	r7, #16
 80045f6:	46bd      	mov	sp, r7
 80045f8:	bd80      	pop	{r7, pc}
	...

080045fc <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80045fc:	b480      	push	{r7}
 80045fe:	b085      	sub	sp, #20
 8004600:	af00      	add	r7, sp, #0
 8004602:	60f8      	str	r0, [r7, #12]
 8004604:	60b9      	str	r1, [r7, #8]
 8004606:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	4a07      	ldr	r2, [pc, #28]	@ (8004628 <vApplicationGetIdleTaskMemory+0x2c>)
 800460c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800460e:	68bb      	ldr	r3, [r7, #8]
 8004610:	4a06      	ldr	r2, [pc, #24]	@ (800462c <vApplicationGetIdleTaskMemory+0x30>)
 8004612:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	2280      	movs	r2, #128	@ 0x80
 8004618:	601a      	str	r2, [r3, #0]
}
 800461a:	bf00      	nop
 800461c:	3714      	adds	r7, #20
 800461e:	46bd      	mov	sp, r7
 8004620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004624:	4770      	bx	lr
 8004626:	bf00      	nop
 8004628:	20004bc0 	.word	0x20004bc0
 800462c:	20004c1c 	.word	0x20004c1c

08004630 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8004630:	b480      	push	{r7}
 8004632:	b085      	sub	sp, #20
 8004634:	af00      	add	r7, sp, #0
 8004636:	60f8      	str	r0, [r7, #12]
 8004638:	60b9      	str	r1, [r7, #8]
 800463a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	4a07      	ldr	r2, [pc, #28]	@ (800465c <vApplicationGetTimerTaskMemory+0x2c>)
 8004640:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8004642:	68bb      	ldr	r3, [r7, #8]
 8004644:	4a06      	ldr	r2, [pc, #24]	@ (8004660 <vApplicationGetTimerTaskMemory+0x30>)
 8004646:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800464e:	601a      	str	r2, [r3, #0]
}
 8004650:	bf00      	nop
 8004652:	3714      	adds	r7, #20
 8004654:	46bd      	mov	sp, r7
 8004656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800465a:	4770      	bx	lr
 800465c:	20004e1c 	.word	0x20004e1c
 8004660:	20004e78 	.word	0x20004e78

08004664 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004664:	b480      	push	{r7}
 8004666:	b083      	sub	sp, #12
 8004668:	af00      	add	r7, sp, #0
 800466a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	f103 0208 	add.w	r2, r3, #8
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800467c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	f103 0208 	add.w	r2, r3, #8
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	f103 0208 	add.w	r2, r3, #8
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	2200      	movs	r2, #0
 8004696:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004698:	bf00      	nop
 800469a:	370c      	adds	r7, #12
 800469c:	46bd      	mov	sp, r7
 800469e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a2:	4770      	bx	lr

080046a4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80046a4:	b480      	push	{r7}
 80046a6:	b083      	sub	sp, #12
 80046a8:	af00      	add	r7, sp, #0
 80046aa:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	2200      	movs	r2, #0
 80046b0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80046b2:	bf00      	nop
 80046b4:	370c      	adds	r7, #12
 80046b6:	46bd      	mov	sp, r7
 80046b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046bc:	4770      	bx	lr

080046be <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80046be:	b480      	push	{r7}
 80046c0:	b085      	sub	sp, #20
 80046c2:	af00      	add	r7, sp, #0
 80046c4:	6078      	str	r0, [r7, #4]
 80046c6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	685b      	ldr	r3, [r3, #4]
 80046cc:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80046ce:	683b      	ldr	r3, [r7, #0]
 80046d0:	68fa      	ldr	r2, [r7, #12]
 80046d2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	689a      	ldr	r2, [r3, #8]
 80046d8:	683b      	ldr	r3, [r7, #0]
 80046da:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	689b      	ldr	r3, [r3, #8]
 80046e0:	683a      	ldr	r2, [r7, #0]
 80046e2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	683a      	ldr	r2, [r7, #0]
 80046e8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80046ea:	683b      	ldr	r3, [r7, #0]
 80046ec:	687a      	ldr	r2, [r7, #4]
 80046ee:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	1c5a      	adds	r2, r3, #1
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	601a      	str	r2, [r3, #0]
}
 80046fa:	bf00      	nop
 80046fc:	3714      	adds	r7, #20
 80046fe:	46bd      	mov	sp, r7
 8004700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004704:	4770      	bx	lr

08004706 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004706:	b480      	push	{r7}
 8004708:	b085      	sub	sp, #20
 800470a:	af00      	add	r7, sp, #0
 800470c:	6078      	str	r0, [r7, #4]
 800470e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004710:	683b      	ldr	r3, [r7, #0]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004716:	68bb      	ldr	r3, [r7, #8]
 8004718:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800471c:	d103      	bne.n	8004726 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	691b      	ldr	r3, [r3, #16]
 8004722:	60fb      	str	r3, [r7, #12]
 8004724:	e00c      	b.n	8004740 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	3308      	adds	r3, #8
 800472a:	60fb      	str	r3, [r7, #12]
 800472c:	e002      	b.n	8004734 <vListInsert+0x2e>
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	685b      	ldr	r3, [r3, #4]
 8004732:	60fb      	str	r3, [r7, #12]
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	685b      	ldr	r3, [r3, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	68ba      	ldr	r2, [r7, #8]
 800473c:	429a      	cmp	r2, r3
 800473e:	d2f6      	bcs.n	800472e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	685a      	ldr	r2, [r3, #4]
 8004744:	683b      	ldr	r3, [r7, #0]
 8004746:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004748:	683b      	ldr	r3, [r7, #0]
 800474a:	685b      	ldr	r3, [r3, #4]
 800474c:	683a      	ldr	r2, [r7, #0]
 800474e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004750:	683b      	ldr	r3, [r7, #0]
 8004752:	68fa      	ldr	r2, [r7, #12]
 8004754:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	683a      	ldr	r2, [r7, #0]
 800475a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800475c:	683b      	ldr	r3, [r7, #0]
 800475e:	687a      	ldr	r2, [r7, #4]
 8004760:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	1c5a      	adds	r2, r3, #1
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	601a      	str	r2, [r3, #0]
}
 800476c:	bf00      	nop
 800476e:	3714      	adds	r7, #20
 8004770:	46bd      	mov	sp, r7
 8004772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004776:	4770      	bx	lr

08004778 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004778:	b480      	push	{r7}
 800477a:	b085      	sub	sp, #20
 800477c:	af00      	add	r7, sp, #0
 800477e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	691b      	ldr	r3, [r3, #16]
 8004784:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	685b      	ldr	r3, [r3, #4]
 800478a:	687a      	ldr	r2, [r7, #4]
 800478c:	6892      	ldr	r2, [r2, #8]
 800478e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	689b      	ldr	r3, [r3, #8]
 8004794:	687a      	ldr	r2, [r7, #4]
 8004796:	6852      	ldr	r2, [r2, #4]
 8004798:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	685b      	ldr	r3, [r3, #4]
 800479e:	687a      	ldr	r2, [r7, #4]
 80047a0:	429a      	cmp	r2, r3
 80047a2:	d103      	bne.n	80047ac <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	689a      	ldr	r2, [r3, #8]
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	2200      	movs	r2, #0
 80047b0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	1e5a      	subs	r2, r3, #1
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	681b      	ldr	r3, [r3, #0]
}
 80047c0:	4618      	mov	r0, r3
 80047c2:	3714      	adds	r7, #20
 80047c4:	46bd      	mov	sp, r7
 80047c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ca:	4770      	bx	lr

080047cc <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80047cc:	b580      	push	{r7, lr}
 80047ce:	b084      	sub	sp, #16
 80047d0:	af00      	add	r7, sp, #0
 80047d2:	6078      	str	r0, [r7, #4]
 80047d4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d10b      	bne.n	80047f8 <xQueueGenericReset+0x2c>
	__asm volatile
 80047e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047e4:	f383 8811 	msr	BASEPRI, r3
 80047e8:	f3bf 8f6f 	isb	sy
 80047ec:	f3bf 8f4f 	dsb	sy
 80047f0:	60bb      	str	r3, [r7, #8]
}
 80047f2:	bf00      	nop
 80047f4:	bf00      	nop
 80047f6:	e7fd      	b.n	80047f4 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80047f8:	f002 f89e 	bl	8006938 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	681a      	ldr	r2, [r3, #0]
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004804:	68f9      	ldr	r1, [r7, #12]
 8004806:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004808:	fb01 f303 	mul.w	r3, r1, r3
 800480c:	441a      	add	r2, r3
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	2200      	movs	r2, #0
 8004816:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	681a      	ldr	r2, [r3, #0]
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	681a      	ldr	r2, [r3, #0]
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004828:	3b01      	subs	r3, #1
 800482a:	68f9      	ldr	r1, [r7, #12]
 800482c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800482e:	fb01 f303 	mul.w	r3, r1, r3
 8004832:	441a      	add	r2, r3
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	22ff      	movs	r2, #255	@ 0xff
 800483c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	22ff      	movs	r2, #255	@ 0xff
 8004844:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8004848:	683b      	ldr	r3, [r7, #0]
 800484a:	2b00      	cmp	r3, #0
 800484c:	d114      	bne.n	8004878 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	691b      	ldr	r3, [r3, #16]
 8004852:	2b00      	cmp	r3, #0
 8004854:	d01a      	beq.n	800488c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	3310      	adds	r3, #16
 800485a:	4618      	mov	r0, r3
 800485c:	f001 f91a 	bl	8005a94 <xTaskRemoveFromEventList>
 8004860:	4603      	mov	r3, r0
 8004862:	2b00      	cmp	r3, #0
 8004864:	d012      	beq.n	800488c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004866:	4b0d      	ldr	r3, [pc, #52]	@ (800489c <xQueueGenericReset+0xd0>)
 8004868:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800486c:	601a      	str	r2, [r3, #0]
 800486e:	f3bf 8f4f 	dsb	sy
 8004872:	f3bf 8f6f 	isb	sy
 8004876:	e009      	b.n	800488c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	3310      	adds	r3, #16
 800487c:	4618      	mov	r0, r3
 800487e:	f7ff fef1 	bl	8004664 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	3324      	adds	r3, #36	@ 0x24
 8004886:	4618      	mov	r0, r3
 8004888:	f7ff feec 	bl	8004664 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800488c:	f002 f886 	bl	800699c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004890:	2301      	movs	r3, #1
}
 8004892:	4618      	mov	r0, r3
 8004894:	3710      	adds	r7, #16
 8004896:	46bd      	mov	sp, r7
 8004898:	bd80      	pop	{r7, pc}
 800489a:	bf00      	nop
 800489c:	e000ed04 	.word	0xe000ed04

080048a0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80048a0:	b580      	push	{r7, lr}
 80048a2:	b08e      	sub	sp, #56	@ 0x38
 80048a4:	af02      	add	r7, sp, #8
 80048a6:	60f8      	str	r0, [r7, #12]
 80048a8:	60b9      	str	r1, [r7, #8]
 80048aa:	607a      	str	r2, [r7, #4]
 80048ac:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d10b      	bne.n	80048cc <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 80048b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80048b8:	f383 8811 	msr	BASEPRI, r3
 80048bc:	f3bf 8f6f 	isb	sy
 80048c0:	f3bf 8f4f 	dsb	sy
 80048c4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80048c6:	bf00      	nop
 80048c8:	bf00      	nop
 80048ca:	e7fd      	b.n	80048c8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80048cc:	683b      	ldr	r3, [r7, #0]
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d10b      	bne.n	80048ea <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 80048d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80048d6:	f383 8811 	msr	BASEPRI, r3
 80048da:	f3bf 8f6f 	isb	sy
 80048de:	f3bf 8f4f 	dsb	sy
 80048e2:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80048e4:	bf00      	nop
 80048e6:	bf00      	nop
 80048e8:	e7fd      	b.n	80048e6 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d002      	beq.n	80048f6 <xQueueGenericCreateStatic+0x56>
 80048f0:	68bb      	ldr	r3, [r7, #8]
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d001      	beq.n	80048fa <xQueueGenericCreateStatic+0x5a>
 80048f6:	2301      	movs	r3, #1
 80048f8:	e000      	b.n	80048fc <xQueueGenericCreateStatic+0x5c>
 80048fa:	2300      	movs	r3, #0
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d10b      	bne.n	8004918 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8004900:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004904:	f383 8811 	msr	BASEPRI, r3
 8004908:	f3bf 8f6f 	isb	sy
 800490c:	f3bf 8f4f 	dsb	sy
 8004910:	623b      	str	r3, [r7, #32]
}
 8004912:	bf00      	nop
 8004914:	bf00      	nop
 8004916:	e7fd      	b.n	8004914 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	2b00      	cmp	r3, #0
 800491c:	d102      	bne.n	8004924 <xQueueGenericCreateStatic+0x84>
 800491e:	68bb      	ldr	r3, [r7, #8]
 8004920:	2b00      	cmp	r3, #0
 8004922:	d101      	bne.n	8004928 <xQueueGenericCreateStatic+0x88>
 8004924:	2301      	movs	r3, #1
 8004926:	e000      	b.n	800492a <xQueueGenericCreateStatic+0x8a>
 8004928:	2300      	movs	r3, #0
 800492a:	2b00      	cmp	r3, #0
 800492c:	d10b      	bne.n	8004946 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800492e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004932:	f383 8811 	msr	BASEPRI, r3
 8004936:	f3bf 8f6f 	isb	sy
 800493a:	f3bf 8f4f 	dsb	sy
 800493e:	61fb      	str	r3, [r7, #28]
}
 8004940:	bf00      	nop
 8004942:	bf00      	nop
 8004944:	e7fd      	b.n	8004942 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8004946:	2350      	movs	r3, #80	@ 0x50
 8004948:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800494a:	697b      	ldr	r3, [r7, #20]
 800494c:	2b50      	cmp	r3, #80	@ 0x50
 800494e:	d00b      	beq.n	8004968 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8004950:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004954:	f383 8811 	msr	BASEPRI, r3
 8004958:	f3bf 8f6f 	isb	sy
 800495c:	f3bf 8f4f 	dsb	sy
 8004960:	61bb      	str	r3, [r7, #24]
}
 8004962:	bf00      	nop
 8004964:	bf00      	nop
 8004966:	e7fd      	b.n	8004964 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8004968:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800496a:	683b      	ldr	r3, [r7, #0]
 800496c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800496e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004970:	2b00      	cmp	r3, #0
 8004972:	d00d      	beq.n	8004990 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8004974:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004976:	2201      	movs	r2, #1
 8004978:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800497c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8004980:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004982:	9300      	str	r3, [sp, #0]
 8004984:	4613      	mov	r3, r2
 8004986:	687a      	ldr	r2, [r7, #4]
 8004988:	68b9      	ldr	r1, [r7, #8]
 800498a:	68f8      	ldr	r0, [r7, #12]
 800498c:	f000 f805 	bl	800499a <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004990:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8004992:	4618      	mov	r0, r3
 8004994:	3730      	adds	r7, #48	@ 0x30
 8004996:	46bd      	mov	sp, r7
 8004998:	bd80      	pop	{r7, pc}

0800499a <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800499a:	b580      	push	{r7, lr}
 800499c:	b084      	sub	sp, #16
 800499e:	af00      	add	r7, sp, #0
 80049a0:	60f8      	str	r0, [r7, #12]
 80049a2:	60b9      	str	r1, [r7, #8]
 80049a4:	607a      	str	r2, [r7, #4]
 80049a6:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80049a8:	68bb      	ldr	r3, [r7, #8]
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d103      	bne.n	80049b6 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80049ae:	69bb      	ldr	r3, [r7, #24]
 80049b0:	69ba      	ldr	r2, [r7, #24]
 80049b2:	601a      	str	r2, [r3, #0]
 80049b4:	e002      	b.n	80049bc <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80049b6:	69bb      	ldr	r3, [r7, #24]
 80049b8:	687a      	ldr	r2, [r7, #4]
 80049ba:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80049bc:	69bb      	ldr	r3, [r7, #24]
 80049be:	68fa      	ldr	r2, [r7, #12]
 80049c0:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80049c2:	69bb      	ldr	r3, [r7, #24]
 80049c4:	68ba      	ldr	r2, [r7, #8]
 80049c6:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80049c8:	2101      	movs	r1, #1
 80049ca:	69b8      	ldr	r0, [r7, #24]
 80049cc:	f7ff fefe 	bl	80047cc <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80049d0:	69bb      	ldr	r3, [r7, #24]
 80049d2:	78fa      	ldrb	r2, [r7, #3]
 80049d4:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80049d8:	bf00      	nop
 80049da:	3710      	adds	r7, #16
 80049dc:	46bd      	mov	sp, r7
 80049de:	bd80      	pop	{r7, pc}

080049e0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80049e0:	b580      	push	{r7, lr}
 80049e2:	b08e      	sub	sp, #56	@ 0x38
 80049e4:	af00      	add	r7, sp, #0
 80049e6:	60f8      	str	r0, [r7, #12]
 80049e8:	60b9      	str	r1, [r7, #8]
 80049ea:	607a      	str	r2, [r7, #4]
 80049ec:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80049ee:	2300      	movs	r3, #0
 80049f0:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80049f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d10b      	bne.n	8004a14 <xQueueGenericSend+0x34>
	__asm volatile
 80049fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a00:	f383 8811 	msr	BASEPRI, r3
 8004a04:	f3bf 8f6f 	isb	sy
 8004a08:	f3bf 8f4f 	dsb	sy
 8004a0c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004a0e:	bf00      	nop
 8004a10:	bf00      	nop
 8004a12:	e7fd      	b.n	8004a10 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004a14:	68bb      	ldr	r3, [r7, #8]
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d103      	bne.n	8004a22 <xQueueGenericSend+0x42>
 8004a1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d101      	bne.n	8004a26 <xQueueGenericSend+0x46>
 8004a22:	2301      	movs	r3, #1
 8004a24:	e000      	b.n	8004a28 <xQueueGenericSend+0x48>
 8004a26:	2300      	movs	r3, #0
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d10b      	bne.n	8004a44 <xQueueGenericSend+0x64>
	__asm volatile
 8004a2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a30:	f383 8811 	msr	BASEPRI, r3
 8004a34:	f3bf 8f6f 	isb	sy
 8004a38:	f3bf 8f4f 	dsb	sy
 8004a3c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004a3e:	bf00      	nop
 8004a40:	bf00      	nop
 8004a42:	e7fd      	b.n	8004a40 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004a44:	683b      	ldr	r3, [r7, #0]
 8004a46:	2b02      	cmp	r3, #2
 8004a48:	d103      	bne.n	8004a52 <xQueueGenericSend+0x72>
 8004a4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a4c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a4e:	2b01      	cmp	r3, #1
 8004a50:	d101      	bne.n	8004a56 <xQueueGenericSend+0x76>
 8004a52:	2301      	movs	r3, #1
 8004a54:	e000      	b.n	8004a58 <xQueueGenericSend+0x78>
 8004a56:	2300      	movs	r3, #0
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d10b      	bne.n	8004a74 <xQueueGenericSend+0x94>
	__asm volatile
 8004a5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a60:	f383 8811 	msr	BASEPRI, r3
 8004a64:	f3bf 8f6f 	isb	sy
 8004a68:	f3bf 8f4f 	dsb	sy
 8004a6c:	623b      	str	r3, [r7, #32]
}
 8004a6e:	bf00      	nop
 8004a70:	bf00      	nop
 8004a72:	e7fd      	b.n	8004a70 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004a74:	f001 f9f6 	bl	8005e64 <xTaskGetSchedulerState>
 8004a78:	4603      	mov	r3, r0
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d102      	bne.n	8004a84 <xQueueGenericSend+0xa4>
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d101      	bne.n	8004a88 <xQueueGenericSend+0xa8>
 8004a84:	2301      	movs	r3, #1
 8004a86:	e000      	b.n	8004a8a <xQueueGenericSend+0xaa>
 8004a88:	2300      	movs	r3, #0
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d10b      	bne.n	8004aa6 <xQueueGenericSend+0xc6>
	__asm volatile
 8004a8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a92:	f383 8811 	msr	BASEPRI, r3
 8004a96:	f3bf 8f6f 	isb	sy
 8004a9a:	f3bf 8f4f 	dsb	sy
 8004a9e:	61fb      	str	r3, [r7, #28]
}
 8004aa0:	bf00      	nop
 8004aa2:	bf00      	nop
 8004aa4:	e7fd      	b.n	8004aa2 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004aa6:	f001 ff47 	bl	8006938 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004aaa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004aac:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004aae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ab0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ab2:	429a      	cmp	r2, r3
 8004ab4:	d302      	bcc.n	8004abc <xQueueGenericSend+0xdc>
 8004ab6:	683b      	ldr	r3, [r7, #0]
 8004ab8:	2b02      	cmp	r3, #2
 8004aba:	d129      	bne.n	8004b10 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004abc:	683a      	ldr	r2, [r7, #0]
 8004abe:	68b9      	ldr	r1, [r7, #8]
 8004ac0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004ac2:	f000 fa0f 	bl	8004ee4 <prvCopyDataToQueue>
 8004ac6:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004ac8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004aca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d010      	beq.n	8004af2 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004ad0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ad2:	3324      	adds	r3, #36	@ 0x24
 8004ad4:	4618      	mov	r0, r3
 8004ad6:	f000 ffdd 	bl	8005a94 <xTaskRemoveFromEventList>
 8004ada:	4603      	mov	r3, r0
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d013      	beq.n	8004b08 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8004ae0:	4b3f      	ldr	r3, [pc, #252]	@ (8004be0 <xQueueGenericSend+0x200>)
 8004ae2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004ae6:	601a      	str	r2, [r3, #0]
 8004ae8:	f3bf 8f4f 	dsb	sy
 8004aec:	f3bf 8f6f 	isb	sy
 8004af0:	e00a      	b.n	8004b08 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8004af2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d007      	beq.n	8004b08 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8004af8:	4b39      	ldr	r3, [pc, #228]	@ (8004be0 <xQueueGenericSend+0x200>)
 8004afa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004afe:	601a      	str	r2, [r3, #0]
 8004b00:	f3bf 8f4f 	dsb	sy
 8004b04:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8004b08:	f001 ff48 	bl	800699c <vPortExitCritical>
				return pdPASS;
 8004b0c:	2301      	movs	r3, #1
 8004b0e:	e063      	b.n	8004bd8 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d103      	bne.n	8004b1e <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004b16:	f001 ff41 	bl	800699c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8004b1a:	2300      	movs	r3, #0
 8004b1c:	e05c      	b.n	8004bd8 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004b1e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d106      	bne.n	8004b32 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004b24:	f107 0314 	add.w	r3, r7, #20
 8004b28:	4618      	mov	r0, r3
 8004b2a:	f001 f83f 	bl	8005bac <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004b2e:	2301      	movs	r3, #1
 8004b30:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004b32:	f001 ff33 	bl	800699c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004b36:	f000 fd87 	bl	8005648 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004b3a:	f001 fefd 	bl	8006938 <vPortEnterCritical>
 8004b3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b40:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004b44:	b25b      	sxtb	r3, r3
 8004b46:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004b4a:	d103      	bne.n	8004b54 <xQueueGenericSend+0x174>
 8004b4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b4e:	2200      	movs	r2, #0
 8004b50:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004b54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b56:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004b5a:	b25b      	sxtb	r3, r3
 8004b5c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004b60:	d103      	bne.n	8004b6a <xQueueGenericSend+0x18a>
 8004b62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b64:	2200      	movs	r2, #0
 8004b66:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004b6a:	f001 ff17 	bl	800699c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004b6e:	1d3a      	adds	r2, r7, #4
 8004b70:	f107 0314 	add.w	r3, r7, #20
 8004b74:	4611      	mov	r1, r2
 8004b76:	4618      	mov	r0, r3
 8004b78:	f001 f82e 	bl	8005bd8 <xTaskCheckForTimeOut>
 8004b7c:	4603      	mov	r3, r0
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d124      	bne.n	8004bcc <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8004b82:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004b84:	f000 faa6 	bl	80050d4 <prvIsQueueFull>
 8004b88:	4603      	mov	r3, r0
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d018      	beq.n	8004bc0 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8004b8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b90:	3310      	adds	r3, #16
 8004b92:	687a      	ldr	r2, [r7, #4]
 8004b94:	4611      	mov	r1, r2
 8004b96:	4618      	mov	r0, r3
 8004b98:	f000 ff2a 	bl	80059f0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8004b9c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004b9e:	f000 fa31 	bl	8005004 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8004ba2:	f000 fd5f 	bl	8005664 <xTaskResumeAll>
 8004ba6:	4603      	mov	r3, r0
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	f47f af7c 	bne.w	8004aa6 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8004bae:	4b0c      	ldr	r3, [pc, #48]	@ (8004be0 <xQueueGenericSend+0x200>)
 8004bb0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004bb4:	601a      	str	r2, [r3, #0]
 8004bb6:	f3bf 8f4f 	dsb	sy
 8004bba:	f3bf 8f6f 	isb	sy
 8004bbe:	e772      	b.n	8004aa6 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004bc0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004bc2:	f000 fa1f 	bl	8005004 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004bc6:	f000 fd4d 	bl	8005664 <xTaskResumeAll>
 8004bca:	e76c      	b.n	8004aa6 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8004bcc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004bce:	f000 fa19 	bl	8005004 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004bd2:	f000 fd47 	bl	8005664 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8004bd6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8004bd8:	4618      	mov	r0, r3
 8004bda:	3738      	adds	r7, #56	@ 0x38
 8004bdc:	46bd      	mov	sp, r7
 8004bde:	bd80      	pop	{r7, pc}
 8004be0:	e000ed04 	.word	0xe000ed04

08004be4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8004be4:	b580      	push	{r7, lr}
 8004be6:	b090      	sub	sp, #64	@ 0x40
 8004be8:	af00      	add	r7, sp, #0
 8004bea:	60f8      	str	r0, [r7, #12]
 8004bec:	60b9      	str	r1, [r7, #8]
 8004bee:	607a      	str	r2, [r7, #4]
 8004bf0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8004bf6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d10b      	bne.n	8004c14 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8004bfc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c00:	f383 8811 	msr	BASEPRI, r3
 8004c04:	f3bf 8f6f 	isb	sy
 8004c08:	f3bf 8f4f 	dsb	sy
 8004c0c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004c0e:	bf00      	nop
 8004c10:	bf00      	nop
 8004c12:	e7fd      	b.n	8004c10 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004c14:	68bb      	ldr	r3, [r7, #8]
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d103      	bne.n	8004c22 <xQueueGenericSendFromISR+0x3e>
 8004c1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d101      	bne.n	8004c26 <xQueueGenericSendFromISR+0x42>
 8004c22:	2301      	movs	r3, #1
 8004c24:	e000      	b.n	8004c28 <xQueueGenericSendFromISR+0x44>
 8004c26:	2300      	movs	r3, #0
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d10b      	bne.n	8004c44 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8004c2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c30:	f383 8811 	msr	BASEPRI, r3
 8004c34:	f3bf 8f6f 	isb	sy
 8004c38:	f3bf 8f4f 	dsb	sy
 8004c3c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004c3e:	bf00      	nop
 8004c40:	bf00      	nop
 8004c42:	e7fd      	b.n	8004c40 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004c44:	683b      	ldr	r3, [r7, #0]
 8004c46:	2b02      	cmp	r3, #2
 8004c48:	d103      	bne.n	8004c52 <xQueueGenericSendFromISR+0x6e>
 8004c4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c4c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c4e:	2b01      	cmp	r3, #1
 8004c50:	d101      	bne.n	8004c56 <xQueueGenericSendFromISR+0x72>
 8004c52:	2301      	movs	r3, #1
 8004c54:	e000      	b.n	8004c58 <xQueueGenericSendFromISR+0x74>
 8004c56:	2300      	movs	r3, #0
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d10b      	bne.n	8004c74 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8004c5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c60:	f383 8811 	msr	BASEPRI, r3
 8004c64:	f3bf 8f6f 	isb	sy
 8004c68:	f3bf 8f4f 	dsb	sy
 8004c6c:	623b      	str	r3, [r7, #32]
}
 8004c6e:	bf00      	nop
 8004c70:	bf00      	nop
 8004c72:	e7fd      	b.n	8004c70 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004c74:	f001 ff40 	bl	8006af8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8004c78:	f3ef 8211 	mrs	r2, BASEPRI
 8004c7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c80:	f383 8811 	msr	BASEPRI, r3
 8004c84:	f3bf 8f6f 	isb	sy
 8004c88:	f3bf 8f4f 	dsb	sy
 8004c8c:	61fa      	str	r2, [r7, #28]
 8004c8e:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8004c90:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004c92:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004c94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c96:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004c98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c9a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c9c:	429a      	cmp	r2, r3
 8004c9e:	d302      	bcc.n	8004ca6 <xQueueGenericSendFromISR+0xc2>
 8004ca0:	683b      	ldr	r3, [r7, #0]
 8004ca2:	2b02      	cmp	r3, #2
 8004ca4:	d12f      	bne.n	8004d06 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8004ca6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ca8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004cac:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004cb0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004cb2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004cb4:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004cb6:	683a      	ldr	r2, [r7, #0]
 8004cb8:	68b9      	ldr	r1, [r7, #8]
 8004cba:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8004cbc:	f000 f912 	bl	8004ee4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8004cc0:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8004cc4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004cc8:	d112      	bne.n	8004cf0 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004cca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ccc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d016      	beq.n	8004d00 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004cd2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004cd4:	3324      	adds	r3, #36	@ 0x24
 8004cd6:	4618      	mov	r0, r3
 8004cd8:	f000 fedc 	bl	8005a94 <xTaskRemoveFromEventList>
 8004cdc:	4603      	mov	r3, r0
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d00e      	beq.n	8004d00 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d00b      	beq.n	8004d00 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	2201      	movs	r2, #1
 8004cec:	601a      	str	r2, [r3, #0]
 8004cee:	e007      	b.n	8004d00 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004cf0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8004cf4:	3301      	adds	r3, #1
 8004cf6:	b2db      	uxtb	r3, r3
 8004cf8:	b25a      	sxtb	r2, r3
 8004cfa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004cfc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8004d00:	2301      	movs	r3, #1
 8004d02:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8004d04:	e001      	b.n	8004d0a <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8004d06:	2300      	movs	r3, #0
 8004d08:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004d0a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d0c:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004d0e:	697b      	ldr	r3, [r7, #20]
 8004d10:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8004d14:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004d16:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8004d18:	4618      	mov	r0, r3
 8004d1a:	3740      	adds	r7, #64	@ 0x40
 8004d1c:	46bd      	mov	sp, r7
 8004d1e:	bd80      	pop	{r7, pc}

08004d20 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8004d20:	b580      	push	{r7, lr}
 8004d22:	b08c      	sub	sp, #48	@ 0x30
 8004d24:	af00      	add	r7, sp, #0
 8004d26:	60f8      	str	r0, [r7, #12]
 8004d28:	60b9      	str	r1, [r7, #8]
 8004d2a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8004d2c:	2300      	movs	r3, #0
 8004d2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004d34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d10b      	bne.n	8004d52 <xQueueReceive+0x32>
	__asm volatile
 8004d3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d3e:	f383 8811 	msr	BASEPRI, r3
 8004d42:	f3bf 8f6f 	isb	sy
 8004d46:	f3bf 8f4f 	dsb	sy
 8004d4a:	623b      	str	r3, [r7, #32]
}
 8004d4c:	bf00      	nop
 8004d4e:	bf00      	nop
 8004d50:	e7fd      	b.n	8004d4e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004d52:	68bb      	ldr	r3, [r7, #8]
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d103      	bne.n	8004d60 <xQueueReceive+0x40>
 8004d58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d101      	bne.n	8004d64 <xQueueReceive+0x44>
 8004d60:	2301      	movs	r3, #1
 8004d62:	e000      	b.n	8004d66 <xQueueReceive+0x46>
 8004d64:	2300      	movs	r3, #0
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d10b      	bne.n	8004d82 <xQueueReceive+0x62>
	__asm volatile
 8004d6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d6e:	f383 8811 	msr	BASEPRI, r3
 8004d72:	f3bf 8f6f 	isb	sy
 8004d76:	f3bf 8f4f 	dsb	sy
 8004d7a:	61fb      	str	r3, [r7, #28]
}
 8004d7c:	bf00      	nop
 8004d7e:	bf00      	nop
 8004d80:	e7fd      	b.n	8004d7e <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004d82:	f001 f86f 	bl	8005e64 <xTaskGetSchedulerState>
 8004d86:	4603      	mov	r3, r0
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d102      	bne.n	8004d92 <xQueueReceive+0x72>
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d101      	bne.n	8004d96 <xQueueReceive+0x76>
 8004d92:	2301      	movs	r3, #1
 8004d94:	e000      	b.n	8004d98 <xQueueReceive+0x78>
 8004d96:	2300      	movs	r3, #0
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d10b      	bne.n	8004db4 <xQueueReceive+0x94>
	__asm volatile
 8004d9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004da0:	f383 8811 	msr	BASEPRI, r3
 8004da4:	f3bf 8f6f 	isb	sy
 8004da8:	f3bf 8f4f 	dsb	sy
 8004dac:	61bb      	str	r3, [r7, #24]
}
 8004dae:	bf00      	nop
 8004db0:	bf00      	nop
 8004db2:	e7fd      	b.n	8004db0 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004db4:	f001 fdc0 	bl	8006938 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004db8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004dba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004dbc:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004dbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d01f      	beq.n	8004e04 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004dc4:	68b9      	ldr	r1, [r7, #8]
 8004dc6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004dc8:	f000 f8f6 	bl	8004fb8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004dcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004dce:	1e5a      	subs	r2, r3, #1
 8004dd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004dd2:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004dd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004dd6:	691b      	ldr	r3, [r3, #16]
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d00f      	beq.n	8004dfc <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004ddc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004dde:	3310      	adds	r3, #16
 8004de0:	4618      	mov	r0, r3
 8004de2:	f000 fe57 	bl	8005a94 <xTaskRemoveFromEventList>
 8004de6:	4603      	mov	r3, r0
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d007      	beq.n	8004dfc <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004dec:	4b3c      	ldr	r3, [pc, #240]	@ (8004ee0 <xQueueReceive+0x1c0>)
 8004dee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004df2:	601a      	str	r2, [r3, #0]
 8004df4:	f3bf 8f4f 	dsb	sy
 8004df8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004dfc:	f001 fdce 	bl	800699c <vPortExitCritical>
				return pdPASS;
 8004e00:	2301      	movs	r3, #1
 8004e02:	e069      	b.n	8004ed8 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d103      	bne.n	8004e12 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004e0a:	f001 fdc7 	bl	800699c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004e0e:	2300      	movs	r3, #0
 8004e10:	e062      	b.n	8004ed8 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004e12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d106      	bne.n	8004e26 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004e18:	f107 0310 	add.w	r3, r7, #16
 8004e1c:	4618      	mov	r0, r3
 8004e1e:	f000 fec5 	bl	8005bac <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004e22:	2301      	movs	r3, #1
 8004e24:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004e26:	f001 fdb9 	bl	800699c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004e2a:	f000 fc0d 	bl	8005648 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004e2e:	f001 fd83 	bl	8006938 <vPortEnterCritical>
 8004e32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e34:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004e38:	b25b      	sxtb	r3, r3
 8004e3a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004e3e:	d103      	bne.n	8004e48 <xQueueReceive+0x128>
 8004e40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e42:	2200      	movs	r2, #0
 8004e44:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004e48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e4a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004e4e:	b25b      	sxtb	r3, r3
 8004e50:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004e54:	d103      	bne.n	8004e5e <xQueueReceive+0x13e>
 8004e56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e58:	2200      	movs	r2, #0
 8004e5a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004e5e:	f001 fd9d 	bl	800699c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004e62:	1d3a      	adds	r2, r7, #4
 8004e64:	f107 0310 	add.w	r3, r7, #16
 8004e68:	4611      	mov	r1, r2
 8004e6a:	4618      	mov	r0, r3
 8004e6c:	f000 feb4 	bl	8005bd8 <xTaskCheckForTimeOut>
 8004e70:	4603      	mov	r3, r0
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d123      	bne.n	8004ebe <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004e76:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004e78:	f000 f916 	bl	80050a8 <prvIsQueueEmpty>
 8004e7c:	4603      	mov	r3, r0
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d017      	beq.n	8004eb2 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004e82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e84:	3324      	adds	r3, #36	@ 0x24
 8004e86:	687a      	ldr	r2, [r7, #4]
 8004e88:	4611      	mov	r1, r2
 8004e8a:	4618      	mov	r0, r3
 8004e8c:	f000 fdb0 	bl	80059f0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004e90:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004e92:	f000 f8b7 	bl	8005004 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004e96:	f000 fbe5 	bl	8005664 <xTaskResumeAll>
 8004e9a:	4603      	mov	r3, r0
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d189      	bne.n	8004db4 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8004ea0:	4b0f      	ldr	r3, [pc, #60]	@ (8004ee0 <xQueueReceive+0x1c0>)
 8004ea2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004ea6:	601a      	str	r2, [r3, #0]
 8004ea8:	f3bf 8f4f 	dsb	sy
 8004eac:	f3bf 8f6f 	isb	sy
 8004eb0:	e780      	b.n	8004db4 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8004eb2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004eb4:	f000 f8a6 	bl	8005004 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004eb8:	f000 fbd4 	bl	8005664 <xTaskResumeAll>
 8004ebc:	e77a      	b.n	8004db4 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8004ebe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004ec0:	f000 f8a0 	bl	8005004 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004ec4:	f000 fbce 	bl	8005664 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004ec8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004eca:	f000 f8ed 	bl	80050a8 <prvIsQueueEmpty>
 8004ece:	4603      	mov	r3, r0
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	f43f af6f 	beq.w	8004db4 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004ed6:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8004ed8:	4618      	mov	r0, r3
 8004eda:	3730      	adds	r7, #48	@ 0x30
 8004edc:	46bd      	mov	sp, r7
 8004ede:	bd80      	pop	{r7, pc}
 8004ee0:	e000ed04 	.word	0xe000ed04

08004ee4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8004ee4:	b580      	push	{r7, lr}
 8004ee6:	b086      	sub	sp, #24
 8004ee8:	af00      	add	r7, sp, #0
 8004eea:	60f8      	str	r0, [r7, #12]
 8004eec:	60b9      	str	r1, [r7, #8]
 8004eee:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8004ef0:	2300      	movs	r3, #0
 8004ef2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ef8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d10d      	bne.n	8004f1e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d14d      	bne.n	8004fa6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	689b      	ldr	r3, [r3, #8]
 8004f0e:	4618      	mov	r0, r3
 8004f10:	f000 ffc6 	bl	8005ea0 <xTaskPriorityDisinherit>
 8004f14:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	2200      	movs	r2, #0
 8004f1a:	609a      	str	r2, [r3, #8]
 8004f1c:	e043      	b.n	8004fa6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d119      	bne.n	8004f58 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	6858      	ldr	r0, [r3, #4]
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f2c:	461a      	mov	r2, r3
 8004f2e:	68b9      	ldr	r1, [r7, #8]
 8004f30:	f00f f8d3 	bl	80140da <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	685a      	ldr	r2, [r3, #4]
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f3c:	441a      	add	r2, r3
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	685a      	ldr	r2, [r3, #4]
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	689b      	ldr	r3, [r3, #8]
 8004f4a:	429a      	cmp	r2, r3
 8004f4c:	d32b      	bcc.n	8004fa6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	681a      	ldr	r2, [r3, #0]
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	605a      	str	r2, [r3, #4]
 8004f56:	e026      	b.n	8004fa6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	68d8      	ldr	r0, [r3, #12]
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f60:	461a      	mov	r2, r3
 8004f62:	68b9      	ldr	r1, [r7, #8]
 8004f64:	f00f f8b9 	bl	80140da <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	68da      	ldr	r2, [r3, #12]
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f70:	425b      	negs	r3, r3
 8004f72:	441a      	add	r2, r3
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	68da      	ldr	r2, [r3, #12]
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	429a      	cmp	r2, r3
 8004f82:	d207      	bcs.n	8004f94 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	689a      	ldr	r2, [r3, #8]
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f8c:	425b      	negs	r3, r3
 8004f8e:	441a      	add	r2, r3
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	2b02      	cmp	r3, #2
 8004f98:	d105      	bne.n	8004fa6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004f9a:	693b      	ldr	r3, [r7, #16]
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d002      	beq.n	8004fa6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8004fa0:	693b      	ldr	r3, [r7, #16]
 8004fa2:	3b01      	subs	r3, #1
 8004fa4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004fa6:	693b      	ldr	r3, [r7, #16]
 8004fa8:	1c5a      	adds	r2, r3, #1
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8004fae:	697b      	ldr	r3, [r7, #20]
}
 8004fb0:	4618      	mov	r0, r3
 8004fb2:	3718      	adds	r7, #24
 8004fb4:	46bd      	mov	sp, r7
 8004fb6:	bd80      	pop	{r7, pc}

08004fb8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004fb8:	b580      	push	{r7, lr}
 8004fba:	b082      	sub	sp, #8
 8004fbc:	af00      	add	r7, sp, #0
 8004fbe:	6078      	str	r0, [r7, #4]
 8004fc0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d018      	beq.n	8004ffc <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	68da      	ldr	r2, [r3, #12]
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fd2:	441a      	add	r2, r3
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	68da      	ldr	r2, [r3, #12]
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	689b      	ldr	r3, [r3, #8]
 8004fe0:	429a      	cmp	r2, r3
 8004fe2:	d303      	bcc.n	8004fec <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681a      	ldr	r2, [r3, #0]
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	68d9      	ldr	r1, [r3, #12]
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ff4:	461a      	mov	r2, r3
 8004ff6:	6838      	ldr	r0, [r7, #0]
 8004ff8:	f00f f86f 	bl	80140da <memcpy>
	}
}
 8004ffc:	bf00      	nop
 8004ffe:	3708      	adds	r7, #8
 8005000:	46bd      	mov	sp, r7
 8005002:	bd80      	pop	{r7, pc}

08005004 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8005004:	b580      	push	{r7, lr}
 8005006:	b084      	sub	sp, #16
 8005008:	af00      	add	r7, sp, #0
 800500a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800500c:	f001 fc94 	bl	8006938 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005016:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005018:	e011      	b.n	800503e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800501e:	2b00      	cmp	r3, #0
 8005020:	d012      	beq.n	8005048 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	3324      	adds	r3, #36	@ 0x24
 8005026:	4618      	mov	r0, r3
 8005028:	f000 fd34 	bl	8005a94 <xTaskRemoveFromEventList>
 800502c:	4603      	mov	r3, r0
 800502e:	2b00      	cmp	r3, #0
 8005030:	d001      	beq.n	8005036 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8005032:	f000 fe35 	bl	8005ca0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8005036:	7bfb      	ldrb	r3, [r7, #15]
 8005038:	3b01      	subs	r3, #1
 800503a:	b2db      	uxtb	r3, r3
 800503c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800503e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005042:	2b00      	cmp	r3, #0
 8005044:	dce9      	bgt.n	800501a <prvUnlockQueue+0x16>
 8005046:	e000      	b.n	800504a <prvUnlockQueue+0x46>
					break;
 8005048:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	22ff      	movs	r2, #255	@ 0xff
 800504e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8005052:	f001 fca3 	bl	800699c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8005056:	f001 fc6f 	bl	8006938 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005060:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005062:	e011      	b.n	8005088 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	691b      	ldr	r3, [r3, #16]
 8005068:	2b00      	cmp	r3, #0
 800506a:	d012      	beq.n	8005092 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	3310      	adds	r3, #16
 8005070:	4618      	mov	r0, r3
 8005072:	f000 fd0f 	bl	8005a94 <xTaskRemoveFromEventList>
 8005076:	4603      	mov	r3, r0
 8005078:	2b00      	cmp	r3, #0
 800507a:	d001      	beq.n	8005080 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800507c:	f000 fe10 	bl	8005ca0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8005080:	7bbb      	ldrb	r3, [r7, #14]
 8005082:	3b01      	subs	r3, #1
 8005084:	b2db      	uxtb	r3, r3
 8005086:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005088:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800508c:	2b00      	cmp	r3, #0
 800508e:	dce9      	bgt.n	8005064 <prvUnlockQueue+0x60>
 8005090:	e000      	b.n	8005094 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8005092:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	22ff      	movs	r2, #255	@ 0xff
 8005098:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800509c:	f001 fc7e 	bl	800699c <vPortExitCritical>
}
 80050a0:	bf00      	nop
 80050a2:	3710      	adds	r7, #16
 80050a4:	46bd      	mov	sp, r7
 80050a6:	bd80      	pop	{r7, pc}

080050a8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80050a8:	b580      	push	{r7, lr}
 80050aa:	b084      	sub	sp, #16
 80050ac:	af00      	add	r7, sp, #0
 80050ae:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80050b0:	f001 fc42 	bl	8006938 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	d102      	bne.n	80050c2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80050bc:	2301      	movs	r3, #1
 80050be:	60fb      	str	r3, [r7, #12]
 80050c0:	e001      	b.n	80050c6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80050c2:	2300      	movs	r3, #0
 80050c4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80050c6:	f001 fc69 	bl	800699c <vPortExitCritical>

	return xReturn;
 80050ca:	68fb      	ldr	r3, [r7, #12]
}
 80050cc:	4618      	mov	r0, r3
 80050ce:	3710      	adds	r7, #16
 80050d0:	46bd      	mov	sp, r7
 80050d2:	bd80      	pop	{r7, pc}

080050d4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80050d4:	b580      	push	{r7, lr}
 80050d6:	b084      	sub	sp, #16
 80050d8:	af00      	add	r7, sp, #0
 80050da:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80050dc:	f001 fc2c 	bl	8006938 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050e8:	429a      	cmp	r2, r3
 80050ea:	d102      	bne.n	80050f2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80050ec:	2301      	movs	r3, #1
 80050ee:	60fb      	str	r3, [r7, #12]
 80050f0:	e001      	b.n	80050f6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80050f2:	2300      	movs	r3, #0
 80050f4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80050f6:	f001 fc51 	bl	800699c <vPortExitCritical>

	return xReturn;
 80050fa:	68fb      	ldr	r3, [r7, #12]
}
 80050fc:	4618      	mov	r0, r3
 80050fe:	3710      	adds	r7, #16
 8005100:	46bd      	mov	sp, r7
 8005102:	bd80      	pop	{r7, pc}

08005104 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8005104:	b480      	push	{r7}
 8005106:	b085      	sub	sp, #20
 8005108:	af00      	add	r7, sp, #0
 800510a:	6078      	str	r0, [r7, #4]
 800510c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800510e:	2300      	movs	r3, #0
 8005110:	60fb      	str	r3, [r7, #12]
 8005112:	e014      	b.n	800513e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8005114:	4a0f      	ldr	r2, [pc, #60]	@ (8005154 <vQueueAddToRegistry+0x50>)
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800511c:	2b00      	cmp	r3, #0
 800511e:	d10b      	bne.n	8005138 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8005120:	490c      	ldr	r1, [pc, #48]	@ (8005154 <vQueueAddToRegistry+0x50>)
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	683a      	ldr	r2, [r7, #0]
 8005126:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800512a:	4a0a      	ldr	r2, [pc, #40]	@ (8005154 <vQueueAddToRegistry+0x50>)
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	00db      	lsls	r3, r3, #3
 8005130:	4413      	add	r3, r2
 8005132:	687a      	ldr	r2, [r7, #4]
 8005134:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8005136:	e006      	b.n	8005146 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	3301      	adds	r3, #1
 800513c:	60fb      	str	r3, [r7, #12]
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	2b07      	cmp	r3, #7
 8005142:	d9e7      	bls.n	8005114 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8005144:	bf00      	nop
 8005146:	bf00      	nop
 8005148:	3714      	adds	r7, #20
 800514a:	46bd      	mov	sp, r7
 800514c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005150:	4770      	bx	lr
 8005152:	bf00      	nop
 8005154:	20005278 	.word	0x20005278

08005158 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005158:	b580      	push	{r7, lr}
 800515a:	b086      	sub	sp, #24
 800515c:	af00      	add	r7, sp, #0
 800515e:	60f8      	str	r0, [r7, #12]
 8005160:	60b9      	str	r1, [r7, #8]
 8005162:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8005168:	f001 fbe6 	bl	8006938 <vPortEnterCritical>
 800516c:	697b      	ldr	r3, [r7, #20]
 800516e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005172:	b25b      	sxtb	r3, r3
 8005174:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005178:	d103      	bne.n	8005182 <vQueueWaitForMessageRestricted+0x2a>
 800517a:	697b      	ldr	r3, [r7, #20]
 800517c:	2200      	movs	r2, #0
 800517e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005182:	697b      	ldr	r3, [r7, #20]
 8005184:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005188:	b25b      	sxtb	r3, r3
 800518a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800518e:	d103      	bne.n	8005198 <vQueueWaitForMessageRestricted+0x40>
 8005190:	697b      	ldr	r3, [r7, #20]
 8005192:	2200      	movs	r2, #0
 8005194:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005198:	f001 fc00 	bl	800699c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800519c:	697b      	ldr	r3, [r7, #20]
 800519e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d106      	bne.n	80051b2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80051a4:	697b      	ldr	r3, [r7, #20]
 80051a6:	3324      	adds	r3, #36	@ 0x24
 80051a8:	687a      	ldr	r2, [r7, #4]
 80051aa:	68b9      	ldr	r1, [r7, #8]
 80051ac:	4618      	mov	r0, r3
 80051ae:	f000 fc45 	bl	8005a3c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80051b2:	6978      	ldr	r0, [r7, #20]
 80051b4:	f7ff ff26 	bl	8005004 <prvUnlockQueue>
	}
 80051b8:	bf00      	nop
 80051ba:	3718      	adds	r7, #24
 80051bc:	46bd      	mov	sp, r7
 80051be:	bd80      	pop	{r7, pc}

080051c0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80051c0:	b580      	push	{r7, lr}
 80051c2:	b08e      	sub	sp, #56	@ 0x38
 80051c4:	af04      	add	r7, sp, #16
 80051c6:	60f8      	str	r0, [r7, #12]
 80051c8:	60b9      	str	r1, [r7, #8]
 80051ca:	607a      	str	r2, [r7, #4]
 80051cc:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80051ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d10b      	bne.n	80051ec <xTaskCreateStatic+0x2c>
	__asm volatile
 80051d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051d8:	f383 8811 	msr	BASEPRI, r3
 80051dc:	f3bf 8f6f 	isb	sy
 80051e0:	f3bf 8f4f 	dsb	sy
 80051e4:	623b      	str	r3, [r7, #32]
}
 80051e6:	bf00      	nop
 80051e8:	bf00      	nop
 80051ea:	e7fd      	b.n	80051e8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80051ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d10b      	bne.n	800520a <xTaskCreateStatic+0x4a>
	__asm volatile
 80051f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051f6:	f383 8811 	msr	BASEPRI, r3
 80051fa:	f3bf 8f6f 	isb	sy
 80051fe:	f3bf 8f4f 	dsb	sy
 8005202:	61fb      	str	r3, [r7, #28]
}
 8005204:	bf00      	nop
 8005206:	bf00      	nop
 8005208:	e7fd      	b.n	8005206 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800520a:	235c      	movs	r3, #92	@ 0x5c
 800520c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800520e:	693b      	ldr	r3, [r7, #16]
 8005210:	2b5c      	cmp	r3, #92	@ 0x5c
 8005212:	d00b      	beq.n	800522c <xTaskCreateStatic+0x6c>
	__asm volatile
 8005214:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005218:	f383 8811 	msr	BASEPRI, r3
 800521c:	f3bf 8f6f 	isb	sy
 8005220:	f3bf 8f4f 	dsb	sy
 8005224:	61bb      	str	r3, [r7, #24]
}
 8005226:	bf00      	nop
 8005228:	bf00      	nop
 800522a:	e7fd      	b.n	8005228 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800522c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800522e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005230:	2b00      	cmp	r3, #0
 8005232:	d01e      	beq.n	8005272 <xTaskCreateStatic+0xb2>
 8005234:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005236:	2b00      	cmp	r3, #0
 8005238:	d01b      	beq.n	8005272 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800523a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800523c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800523e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005240:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005242:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005244:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005246:	2202      	movs	r2, #2
 8005248:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800524c:	2300      	movs	r3, #0
 800524e:	9303      	str	r3, [sp, #12]
 8005250:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005252:	9302      	str	r3, [sp, #8]
 8005254:	f107 0314 	add.w	r3, r7, #20
 8005258:	9301      	str	r3, [sp, #4]
 800525a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800525c:	9300      	str	r3, [sp, #0]
 800525e:	683b      	ldr	r3, [r7, #0]
 8005260:	687a      	ldr	r2, [r7, #4]
 8005262:	68b9      	ldr	r1, [r7, #8]
 8005264:	68f8      	ldr	r0, [r7, #12]
 8005266:	f000 f850 	bl	800530a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800526a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800526c:	f000 f8de 	bl	800542c <prvAddNewTaskToReadyList>
 8005270:	e001      	b.n	8005276 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8005272:	2300      	movs	r3, #0
 8005274:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8005276:	697b      	ldr	r3, [r7, #20]
	}
 8005278:	4618      	mov	r0, r3
 800527a:	3728      	adds	r7, #40	@ 0x28
 800527c:	46bd      	mov	sp, r7
 800527e:	bd80      	pop	{r7, pc}

08005280 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005280:	b580      	push	{r7, lr}
 8005282:	b08c      	sub	sp, #48	@ 0x30
 8005284:	af04      	add	r7, sp, #16
 8005286:	60f8      	str	r0, [r7, #12]
 8005288:	60b9      	str	r1, [r7, #8]
 800528a:	603b      	str	r3, [r7, #0]
 800528c:	4613      	mov	r3, r2
 800528e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005290:	88fb      	ldrh	r3, [r7, #6]
 8005292:	009b      	lsls	r3, r3, #2
 8005294:	4618      	mov	r0, r3
 8005296:	f001 fc71 	bl	8006b7c <pvPortMalloc>
 800529a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800529c:	697b      	ldr	r3, [r7, #20]
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d00e      	beq.n	80052c0 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80052a2:	205c      	movs	r0, #92	@ 0x5c
 80052a4:	f001 fc6a 	bl	8006b7c <pvPortMalloc>
 80052a8:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80052aa:	69fb      	ldr	r3, [r7, #28]
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d003      	beq.n	80052b8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80052b0:	69fb      	ldr	r3, [r7, #28]
 80052b2:	697a      	ldr	r2, [r7, #20]
 80052b4:	631a      	str	r2, [r3, #48]	@ 0x30
 80052b6:	e005      	b.n	80052c4 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80052b8:	6978      	ldr	r0, [r7, #20]
 80052ba:	f001 fd2d 	bl	8006d18 <vPortFree>
 80052be:	e001      	b.n	80052c4 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80052c0:	2300      	movs	r3, #0
 80052c2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80052c4:	69fb      	ldr	r3, [r7, #28]
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d017      	beq.n	80052fa <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80052ca:	69fb      	ldr	r3, [r7, #28]
 80052cc:	2200      	movs	r2, #0
 80052ce:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80052d2:	88fa      	ldrh	r2, [r7, #6]
 80052d4:	2300      	movs	r3, #0
 80052d6:	9303      	str	r3, [sp, #12]
 80052d8:	69fb      	ldr	r3, [r7, #28]
 80052da:	9302      	str	r3, [sp, #8]
 80052dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80052de:	9301      	str	r3, [sp, #4]
 80052e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052e2:	9300      	str	r3, [sp, #0]
 80052e4:	683b      	ldr	r3, [r7, #0]
 80052e6:	68b9      	ldr	r1, [r7, #8]
 80052e8:	68f8      	ldr	r0, [r7, #12]
 80052ea:	f000 f80e 	bl	800530a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80052ee:	69f8      	ldr	r0, [r7, #28]
 80052f0:	f000 f89c 	bl	800542c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80052f4:	2301      	movs	r3, #1
 80052f6:	61bb      	str	r3, [r7, #24]
 80052f8:	e002      	b.n	8005300 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80052fa:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80052fe:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005300:	69bb      	ldr	r3, [r7, #24]
	}
 8005302:	4618      	mov	r0, r3
 8005304:	3720      	adds	r7, #32
 8005306:	46bd      	mov	sp, r7
 8005308:	bd80      	pop	{r7, pc}

0800530a <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800530a:	b580      	push	{r7, lr}
 800530c:	b088      	sub	sp, #32
 800530e:	af00      	add	r7, sp, #0
 8005310:	60f8      	str	r0, [r7, #12]
 8005312:	60b9      	str	r1, [r7, #8]
 8005314:	607a      	str	r2, [r7, #4]
 8005316:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8005318:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800531a:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	009b      	lsls	r3, r3, #2
 8005320:	461a      	mov	r2, r3
 8005322:	21a5      	movs	r1, #165	@ 0xa5
 8005324:	f00e fdfe 	bl	8013f24 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005328:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800532a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8005332:	3b01      	subs	r3, #1
 8005334:	009b      	lsls	r3, r3, #2
 8005336:	4413      	add	r3, r2
 8005338:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800533a:	69bb      	ldr	r3, [r7, #24]
 800533c:	f023 0307 	bic.w	r3, r3, #7
 8005340:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005342:	69bb      	ldr	r3, [r7, #24]
 8005344:	f003 0307 	and.w	r3, r3, #7
 8005348:	2b00      	cmp	r3, #0
 800534a:	d00b      	beq.n	8005364 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800534c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005350:	f383 8811 	msr	BASEPRI, r3
 8005354:	f3bf 8f6f 	isb	sy
 8005358:	f3bf 8f4f 	dsb	sy
 800535c:	617b      	str	r3, [r7, #20]
}
 800535e:	bf00      	nop
 8005360:	bf00      	nop
 8005362:	e7fd      	b.n	8005360 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8005364:	68bb      	ldr	r3, [r7, #8]
 8005366:	2b00      	cmp	r3, #0
 8005368:	d01f      	beq.n	80053aa <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800536a:	2300      	movs	r3, #0
 800536c:	61fb      	str	r3, [r7, #28]
 800536e:	e012      	b.n	8005396 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005370:	68ba      	ldr	r2, [r7, #8]
 8005372:	69fb      	ldr	r3, [r7, #28]
 8005374:	4413      	add	r3, r2
 8005376:	7819      	ldrb	r1, [r3, #0]
 8005378:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800537a:	69fb      	ldr	r3, [r7, #28]
 800537c:	4413      	add	r3, r2
 800537e:	3334      	adds	r3, #52	@ 0x34
 8005380:	460a      	mov	r2, r1
 8005382:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8005384:	68ba      	ldr	r2, [r7, #8]
 8005386:	69fb      	ldr	r3, [r7, #28]
 8005388:	4413      	add	r3, r2
 800538a:	781b      	ldrb	r3, [r3, #0]
 800538c:	2b00      	cmp	r3, #0
 800538e:	d006      	beq.n	800539e <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005390:	69fb      	ldr	r3, [r7, #28]
 8005392:	3301      	adds	r3, #1
 8005394:	61fb      	str	r3, [r7, #28]
 8005396:	69fb      	ldr	r3, [r7, #28]
 8005398:	2b0f      	cmp	r3, #15
 800539a:	d9e9      	bls.n	8005370 <prvInitialiseNewTask+0x66>
 800539c:	e000      	b.n	80053a0 <prvInitialiseNewTask+0x96>
			{
				break;
 800539e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80053a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053a2:	2200      	movs	r2, #0
 80053a4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80053a8:	e003      	b.n	80053b2 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80053aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053ac:	2200      	movs	r2, #0
 80053ae:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80053b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053b4:	2b37      	cmp	r3, #55	@ 0x37
 80053b6:	d901      	bls.n	80053bc <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80053b8:	2337      	movs	r3, #55	@ 0x37
 80053ba:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80053bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053be:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80053c0:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80053c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053c4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80053c6:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80053c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053ca:	2200      	movs	r2, #0
 80053cc:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80053ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053d0:	3304      	adds	r3, #4
 80053d2:	4618      	mov	r0, r3
 80053d4:	f7ff f966 	bl	80046a4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80053d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053da:	3318      	adds	r3, #24
 80053dc:	4618      	mov	r0, r3
 80053de:	f7ff f961 	bl	80046a4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80053e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053e4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80053e6:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80053e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053ea:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80053ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053f0:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80053f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053f4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80053f6:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80053f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053fa:	2200      	movs	r2, #0
 80053fc:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80053fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005400:	2200      	movs	r2, #0
 8005402:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005406:	683a      	ldr	r2, [r7, #0]
 8005408:	68f9      	ldr	r1, [r7, #12]
 800540a:	69b8      	ldr	r0, [r7, #24]
 800540c:	f001 f966 	bl	80066dc <pxPortInitialiseStack>
 8005410:	4602      	mov	r2, r0
 8005412:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005414:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8005416:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005418:	2b00      	cmp	r3, #0
 800541a:	d002      	beq.n	8005422 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800541c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800541e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005420:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005422:	bf00      	nop
 8005424:	3720      	adds	r7, #32
 8005426:	46bd      	mov	sp, r7
 8005428:	bd80      	pop	{r7, pc}
	...

0800542c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800542c:	b580      	push	{r7, lr}
 800542e:	b082      	sub	sp, #8
 8005430:	af00      	add	r7, sp, #0
 8005432:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005434:	f001 fa80 	bl	8006938 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005438:	4b2d      	ldr	r3, [pc, #180]	@ (80054f0 <prvAddNewTaskToReadyList+0xc4>)
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	3301      	adds	r3, #1
 800543e:	4a2c      	ldr	r2, [pc, #176]	@ (80054f0 <prvAddNewTaskToReadyList+0xc4>)
 8005440:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005442:	4b2c      	ldr	r3, [pc, #176]	@ (80054f4 <prvAddNewTaskToReadyList+0xc8>)
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	2b00      	cmp	r3, #0
 8005448:	d109      	bne.n	800545e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800544a:	4a2a      	ldr	r2, [pc, #168]	@ (80054f4 <prvAddNewTaskToReadyList+0xc8>)
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005450:	4b27      	ldr	r3, [pc, #156]	@ (80054f0 <prvAddNewTaskToReadyList+0xc4>)
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	2b01      	cmp	r3, #1
 8005456:	d110      	bne.n	800547a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005458:	f000 fc46 	bl	8005ce8 <prvInitialiseTaskLists>
 800545c:	e00d      	b.n	800547a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800545e:	4b26      	ldr	r3, [pc, #152]	@ (80054f8 <prvAddNewTaskToReadyList+0xcc>)
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	2b00      	cmp	r3, #0
 8005464:	d109      	bne.n	800547a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005466:	4b23      	ldr	r3, [pc, #140]	@ (80054f4 <prvAddNewTaskToReadyList+0xc8>)
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005470:	429a      	cmp	r2, r3
 8005472:	d802      	bhi.n	800547a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005474:	4a1f      	ldr	r2, [pc, #124]	@ (80054f4 <prvAddNewTaskToReadyList+0xc8>)
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800547a:	4b20      	ldr	r3, [pc, #128]	@ (80054fc <prvAddNewTaskToReadyList+0xd0>)
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	3301      	adds	r3, #1
 8005480:	4a1e      	ldr	r2, [pc, #120]	@ (80054fc <prvAddNewTaskToReadyList+0xd0>)
 8005482:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8005484:	4b1d      	ldr	r3, [pc, #116]	@ (80054fc <prvAddNewTaskToReadyList+0xd0>)
 8005486:	681a      	ldr	r2, [r3, #0]
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005490:	4b1b      	ldr	r3, [pc, #108]	@ (8005500 <prvAddNewTaskToReadyList+0xd4>)
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	429a      	cmp	r2, r3
 8005496:	d903      	bls.n	80054a0 <prvAddNewTaskToReadyList+0x74>
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800549c:	4a18      	ldr	r2, [pc, #96]	@ (8005500 <prvAddNewTaskToReadyList+0xd4>)
 800549e:	6013      	str	r3, [r2, #0]
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80054a4:	4613      	mov	r3, r2
 80054a6:	009b      	lsls	r3, r3, #2
 80054a8:	4413      	add	r3, r2
 80054aa:	009b      	lsls	r3, r3, #2
 80054ac:	4a15      	ldr	r2, [pc, #84]	@ (8005504 <prvAddNewTaskToReadyList+0xd8>)
 80054ae:	441a      	add	r2, r3
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	3304      	adds	r3, #4
 80054b4:	4619      	mov	r1, r3
 80054b6:	4610      	mov	r0, r2
 80054b8:	f7ff f901 	bl	80046be <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80054bc:	f001 fa6e 	bl	800699c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80054c0:	4b0d      	ldr	r3, [pc, #52]	@ (80054f8 <prvAddNewTaskToReadyList+0xcc>)
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d00e      	beq.n	80054e6 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80054c8:	4b0a      	ldr	r3, [pc, #40]	@ (80054f4 <prvAddNewTaskToReadyList+0xc8>)
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054d2:	429a      	cmp	r2, r3
 80054d4:	d207      	bcs.n	80054e6 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80054d6:	4b0c      	ldr	r3, [pc, #48]	@ (8005508 <prvAddNewTaskToReadyList+0xdc>)
 80054d8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80054dc:	601a      	str	r2, [r3, #0]
 80054de:	f3bf 8f4f 	dsb	sy
 80054e2:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80054e6:	bf00      	nop
 80054e8:	3708      	adds	r7, #8
 80054ea:	46bd      	mov	sp, r7
 80054ec:	bd80      	pop	{r7, pc}
 80054ee:	bf00      	nop
 80054f0:	2000578c 	.word	0x2000578c
 80054f4:	200052b8 	.word	0x200052b8
 80054f8:	20005798 	.word	0x20005798
 80054fc:	200057a8 	.word	0x200057a8
 8005500:	20005794 	.word	0x20005794
 8005504:	200052bc 	.word	0x200052bc
 8005508:	e000ed04 	.word	0xe000ed04

0800550c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800550c:	b580      	push	{r7, lr}
 800550e:	b084      	sub	sp, #16
 8005510:	af00      	add	r7, sp, #0
 8005512:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005514:	2300      	movs	r3, #0
 8005516:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	2b00      	cmp	r3, #0
 800551c:	d018      	beq.n	8005550 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800551e:	4b14      	ldr	r3, [pc, #80]	@ (8005570 <vTaskDelay+0x64>)
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	2b00      	cmp	r3, #0
 8005524:	d00b      	beq.n	800553e <vTaskDelay+0x32>
	__asm volatile
 8005526:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800552a:	f383 8811 	msr	BASEPRI, r3
 800552e:	f3bf 8f6f 	isb	sy
 8005532:	f3bf 8f4f 	dsb	sy
 8005536:	60bb      	str	r3, [r7, #8]
}
 8005538:	bf00      	nop
 800553a:	bf00      	nop
 800553c:	e7fd      	b.n	800553a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800553e:	f000 f883 	bl	8005648 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005542:	2100      	movs	r1, #0
 8005544:	6878      	ldr	r0, [r7, #4]
 8005546:	f000 fd1b 	bl	8005f80 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800554a:	f000 f88b 	bl	8005664 <xTaskResumeAll>
 800554e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	2b00      	cmp	r3, #0
 8005554:	d107      	bne.n	8005566 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8005556:	4b07      	ldr	r3, [pc, #28]	@ (8005574 <vTaskDelay+0x68>)
 8005558:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800555c:	601a      	str	r2, [r3, #0]
 800555e:	f3bf 8f4f 	dsb	sy
 8005562:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005566:	bf00      	nop
 8005568:	3710      	adds	r7, #16
 800556a:	46bd      	mov	sp, r7
 800556c:	bd80      	pop	{r7, pc}
 800556e:	bf00      	nop
 8005570:	200057b4 	.word	0x200057b4
 8005574:	e000ed04 	.word	0xe000ed04

08005578 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005578:	b580      	push	{r7, lr}
 800557a:	b08a      	sub	sp, #40	@ 0x28
 800557c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800557e:	2300      	movs	r3, #0
 8005580:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005582:	2300      	movs	r3, #0
 8005584:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005586:	463a      	mov	r2, r7
 8005588:	1d39      	adds	r1, r7, #4
 800558a:	f107 0308 	add.w	r3, r7, #8
 800558e:	4618      	mov	r0, r3
 8005590:	f7ff f834 	bl	80045fc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005594:	6839      	ldr	r1, [r7, #0]
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	68ba      	ldr	r2, [r7, #8]
 800559a:	9202      	str	r2, [sp, #8]
 800559c:	9301      	str	r3, [sp, #4]
 800559e:	2300      	movs	r3, #0
 80055a0:	9300      	str	r3, [sp, #0]
 80055a2:	2300      	movs	r3, #0
 80055a4:	460a      	mov	r2, r1
 80055a6:	4922      	ldr	r1, [pc, #136]	@ (8005630 <vTaskStartScheduler+0xb8>)
 80055a8:	4822      	ldr	r0, [pc, #136]	@ (8005634 <vTaskStartScheduler+0xbc>)
 80055aa:	f7ff fe09 	bl	80051c0 <xTaskCreateStatic>
 80055ae:	4603      	mov	r3, r0
 80055b0:	4a21      	ldr	r2, [pc, #132]	@ (8005638 <vTaskStartScheduler+0xc0>)
 80055b2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80055b4:	4b20      	ldr	r3, [pc, #128]	@ (8005638 <vTaskStartScheduler+0xc0>)
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d002      	beq.n	80055c2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80055bc:	2301      	movs	r3, #1
 80055be:	617b      	str	r3, [r7, #20]
 80055c0:	e001      	b.n	80055c6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80055c2:	2300      	movs	r3, #0
 80055c4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80055c6:	697b      	ldr	r3, [r7, #20]
 80055c8:	2b01      	cmp	r3, #1
 80055ca:	d102      	bne.n	80055d2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80055cc:	f000 fd2c 	bl	8006028 <xTimerCreateTimerTask>
 80055d0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80055d2:	697b      	ldr	r3, [r7, #20]
 80055d4:	2b01      	cmp	r3, #1
 80055d6:	d116      	bne.n	8005606 <vTaskStartScheduler+0x8e>
	__asm volatile
 80055d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055dc:	f383 8811 	msr	BASEPRI, r3
 80055e0:	f3bf 8f6f 	isb	sy
 80055e4:	f3bf 8f4f 	dsb	sy
 80055e8:	613b      	str	r3, [r7, #16]
}
 80055ea:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80055ec:	4b13      	ldr	r3, [pc, #76]	@ (800563c <vTaskStartScheduler+0xc4>)
 80055ee:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80055f2:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80055f4:	4b12      	ldr	r3, [pc, #72]	@ (8005640 <vTaskStartScheduler+0xc8>)
 80055f6:	2201      	movs	r2, #1
 80055f8:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80055fa:	4b12      	ldr	r3, [pc, #72]	@ (8005644 <vTaskStartScheduler+0xcc>)
 80055fc:	2200      	movs	r2, #0
 80055fe:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005600:	f001 f8f6 	bl	80067f0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005604:	e00f      	b.n	8005626 <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005606:	697b      	ldr	r3, [r7, #20]
 8005608:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800560c:	d10b      	bne.n	8005626 <vTaskStartScheduler+0xae>
	__asm volatile
 800560e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005612:	f383 8811 	msr	BASEPRI, r3
 8005616:	f3bf 8f6f 	isb	sy
 800561a:	f3bf 8f4f 	dsb	sy
 800561e:	60fb      	str	r3, [r7, #12]
}
 8005620:	bf00      	nop
 8005622:	bf00      	nop
 8005624:	e7fd      	b.n	8005622 <vTaskStartScheduler+0xaa>
}
 8005626:	bf00      	nop
 8005628:	3718      	adds	r7, #24
 800562a:	46bd      	mov	sp, r7
 800562c:	bd80      	pop	{r7, pc}
 800562e:	bf00      	nop
 8005630:	08014ee8 	.word	0x08014ee8
 8005634:	08005cb9 	.word	0x08005cb9
 8005638:	200057b0 	.word	0x200057b0
 800563c:	200057ac 	.word	0x200057ac
 8005640:	20005798 	.word	0x20005798
 8005644:	20005790 	.word	0x20005790

08005648 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005648:	b480      	push	{r7}
 800564a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800564c:	4b04      	ldr	r3, [pc, #16]	@ (8005660 <vTaskSuspendAll+0x18>)
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	3301      	adds	r3, #1
 8005652:	4a03      	ldr	r2, [pc, #12]	@ (8005660 <vTaskSuspendAll+0x18>)
 8005654:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8005656:	bf00      	nop
 8005658:	46bd      	mov	sp, r7
 800565a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800565e:	4770      	bx	lr
 8005660:	200057b4 	.word	0x200057b4

08005664 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005664:	b580      	push	{r7, lr}
 8005666:	b084      	sub	sp, #16
 8005668:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800566a:	2300      	movs	r3, #0
 800566c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800566e:	2300      	movs	r3, #0
 8005670:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005672:	4b42      	ldr	r3, [pc, #264]	@ (800577c <xTaskResumeAll+0x118>)
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	2b00      	cmp	r3, #0
 8005678:	d10b      	bne.n	8005692 <xTaskResumeAll+0x2e>
	__asm volatile
 800567a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800567e:	f383 8811 	msr	BASEPRI, r3
 8005682:	f3bf 8f6f 	isb	sy
 8005686:	f3bf 8f4f 	dsb	sy
 800568a:	603b      	str	r3, [r7, #0]
}
 800568c:	bf00      	nop
 800568e:	bf00      	nop
 8005690:	e7fd      	b.n	800568e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005692:	f001 f951 	bl	8006938 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005696:	4b39      	ldr	r3, [pc, #228]	@ (800577c <xTaskResumeAll+0x118>)
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	3b01      	subs	r3, #1
 800569c:	4a37      	ldr	r2, [pc, #220]	@ (800577c <xTaskResumeAll+0x118>)
 800569e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80056a0:	4b36      	ldr	r3, [pc, #216]	@ (800577c <xTaskResumeAll+0x118>)
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d162      	bne.n	800576e <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80056a8:	4b35      	ldr	r3, [pc, #212]	@ (8005780 <xTaskResumeAll+0x11c>)
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d05e      	beq.n	800576e <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80056b0:	e02f      	b.n	8005712 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80056b2:	4b34      	ldr	r3, [pc, #208]	@ (8005784 <xTaskResumeAll+0x120>)
 80056b4:	68db      	ldr	r3, [r3, #12]
 80056b6:	68db      	ldr	r3, [r3, #12]
 80056b8:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	3318      	adds	r3, #24
 80056be:	4618      	mov	r0, r3
 80056c0:	f7ff f85a 	bl	8004778 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	3304      	adds	r3, #4
 80056c8:	4618      	mov	r0, r3
 80056ca:	f7ff f855 	bl	8004778 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80056d2:	4b2d      	ldr	r3, [pc, #180]	@ (8005788 <xTaskResumeAll+0x124>)
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	429a      	cmp	r2, r3
 80056d8:	d903      	bls.n	80056e2 <xTaskResumeAll+0x7e>
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056de:	4a2a      	ldr	r2, [pc, #168]	@ (8005788 <xTaskResumeAll+0x124>)
 80056e0:	6013      	str	r3, [r2, #0]
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80056e6:	4613      	mov	r3, r2
 80056e8:	009b      	lsls	r3, r3, #2
 80056ea:	4413      	add	r3, r2
 80056ec:	009b      	lsls	r3, r3, #2
 80056ee:	4a27      	ldr	r2, [pc, #156]	@ (800578c <xTaskResumeAll+0x128>)
 80056f0:	441a      	add	r2, r3
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	3304      	adds	r3, #4
 80056f6:	4619      	mov	r1, r3
 80056f8:	4610      	mov	r0, r2
 80056fa:	f7fe ffe0 	bl	80046be <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005702:	4b23      	ldr	r3, [pc, #140]	@ (8005790 <xTaskResumeAll+0x12c>)
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005708:	429a      	cmp	r2, r3
 800570a:	d302      	bcc.n	8005712 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800570c:	4b21      	ldr	r3, [pc, #132]	@ (8005794 <xTaskResumeAll+0x130>)
 800570e:	2201      	movs	r2, #1
 8005710:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005712:	4b1c      	ldr	r3, [pc, #112]	@ (8005784 <xTaskResumeAll+0x120>)
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	2b00      	cmp	r3, #0
 8005718:	d1cb      	bne.n	80056b2 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	2b00      	cmp	r3, #0
 800571e:	d001      	beq.n	8005724 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005720:	f000 fb80 	bl	8005e24 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005724:	4b1c      	ldr	r3, [pc, #112]	@ (8005798 <xTaskResumeAll+0x134>)
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	2b00      	cmp	r3, #0
 800572e:	d010      	beq.n	8005752 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005730:	f000 f846 	bl	80057c0 <xTaskIncrementTick>
 8005734:	4603      	mov	r3, r0
 8005736:	2b00      	cmp	r3, #0
 8005738:	d002      	beq.n	8005740 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800573a:	4b16      	ldr	r3, [pc, #88]	@ (8005794 <xTaskResumeAll+0x130>)
 800573c:	2201      	movs	r2, #1
 800573e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	3b01      	subs	r3, #1
 8005744:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	2b00      	cmp	r3, #0
 800574a:	d1f1      	bne.n	8005730 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800574c:	4b12      	ldr	r3, [pc, #72]	@ (8005798 <xTaskResumeAll+0x134>)
 800574e:	2200      	movs	r2, #0
 8005750:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005752:	4b10      	ldr	r3, [pc, #64]	@ (8005794 <xTaskResumeAll+0x130>)
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	2b00      	cmp	r3, #0
 8005758:	d009      	beq.n	800576e <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800575a:	2301      	movs	r3, #1
 800575c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800575e:	4b0f      	ldr	r3, [pc, #60]	@ (800579c <xTaskResumeAll+0x138>)
 8005760:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005764:	601a      	str	r2, [r3, #0]
 8005766:	f3bf 8f4f 	dsb	sy
 800576a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800576e:	f001 f915 	bl	800699c <vPortExitCritical>

	return xAlreadyYielded;
 8005772:	68bb      	ldr	r3, [r7, #8]
}
 8005774:	4618      	mov	r0, r3
 8005776:	3710      	adds	r7, #16
 8005778:	46bd      	mov	sp, r7
 800577a:	bd80      	pop	{r7, pc}
 800577c:	200057b4 	.word	0x200057b4
 8005780:	2000578c 	.word	0x2000578c
 8005784:	2000574c 	.word	0x2000574c
 8005788:	20005794 	.word	0x20005794
 800578c:	200052bc 	.word	0x200052bc
 8005790:	200052b8 	.word	0x200052b8
 8005794:	200057a0 	.word	0x200057a0
 8005798:	2000579c 	.word	0x2000579c
 800579c:	e000ed04 	.word	0xe000ed04

080057a0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80057a0:	b480      	push	{r7}
 80057a2:	b083      	sub	sp, #12
 80057a4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80057a6:	4b05      	ldr	r3, [pc, #20]	@ (80057bc <xTaskGetTickCount+0x1c>)
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80057ac:	687b      	ldr	r3, [r7, #4]
}
 80057ae:	4618      	mov	r0, r3
 80057b0:	370c      	adds	r7, #12
 80057b2:	46bd      	mov	sp, r7
 80057b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057b8:	4770      	bx	lr
 80057ba:	bf00      	nop
 80057bc:	20005790 	.word	0x20005790

080057c0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80057c0:	b580      	push	{r7, lr}
 80057c2:	b086      	sub	sp, #24
 80057c4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80057c6:	2300      	movs	r3, #0
 80057c8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80057ca:	4b4f      	ldr	r3, [pc, #316]	@ (8005908 <xTaskIncrementTick+0x148>)
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	f040 8090 	bne.w	80058f4 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80057d4:	4b4d      	ldr	r3, [pc, #308]	@ (800590c <xTaskIncrementTick+0x14c>)
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	3301      	adds	r3, #1
 80057da:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80057dc:	4a4b      	ldr	r2, [pc, #300]	@ (800590c <xTaskIncrementTick+0x14c>)
 80057de:	693b      	ldr	r3, [r7, #16]
 80057e0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80057e2:	693b      	ldr	r3, [r7, #16]
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d121      	bne.n	800582c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80057e8:	4b49      	ldr	r3, [pc, #292]	@ (8005910 <xTaskIncrementTick+0x150>)
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d00b      	beq.n	800580a <xTaskIncrementTick+0x4a>
	__asm volatile
 80057f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057f6:	f383 8811 	msr	BASEPRI, r3
 80057fa:	f3bf 8f6f 	isb	sy
 80057fe:	f3bf 8f4f 	dsb	sy
 8005802:	603b      	str	r3, [r7, #0]
}
 8005804:	bf00      	nop
 8005806:	bf00      	nop
 8005808:	e7fd      	b.n	8005806 <xTaskIncrementTick+0x46>
 800580a:	4b41      	ldr	r3, [pc, #260]	@ (8005910 <xTaskIncrementTick+0x150>)
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	60fb      	str	r3, [r7, #12]
 8005810:	4b40      	ldr	r3, [pc, #256]	@ (8005914 <xTaskIncrementTick+0x154>)
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	4a3e      	ldr	r2, [pc, #248]	@ (8005910 <xTaskIncrementTick+0x150>)
 8005816:	6013      	str	r3, [r2, #0]
 8005818:	4a3e      	ldr	r2, [pc, #248]	@ (8005914 <xTaskIncrementTick+0x154>)
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	6013      	str	r3, [r2, #0]
 800581e:	4b3e      	ldr	r3, [pc, #248]	@ (8005918 <xTaskIncrementTick+0x158>)
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	3301      	adds	r3, #1
 8005824:	4a3c      	ldr	r2, [pc, #240]	@ (8005918 <xTaskIncrementTick+0x158>)
 8005826:	6013      	str	r3, [r2, #0]
 8005828:	f000 fafc 	bl	8005e24 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800582c:	4b3b      	ldr	r3, [pc, #236]	@ (800591c <xTaskIncrementTick+0x15c>)
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	693a      	ldr	r2, [r7, #16]
 8005832:	429a      	cmp	r2, r3
 8005834:	d349      	bcc.n	80058ca <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005836:	4b36      	ldr	r3, [pc, #216]	@ (8005910 <xTaskIncrementTick+0x150>)
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	2b00      	cmp	r3, #0
 800583e:	d104      	bne.n	800584a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005840:	4b36      	ldr	r3, [pc, #216]	@ (800591c <xTaskIncrementTick+0x15c>)
 8005842:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005846:	601a      	str	r2, [r3, #0]
					break;
 8005848:	e03f      	b.n	80058ca <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800584a:	4b31      	ldr	r3, [pc, #196]	@ (8005910 <xTaskIncrementTick+0x150>)
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	68db      	ldr	r3, [r3, #12]
 8005850:	68db      	ldr	r3, [r3, #12]
 8005852:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005854:	68bb      	ldr	r3, [r7, #8]
 8005856:	685b      	ldr	r3, [r3, #4]
 8005858:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800585a:	693a      	ldr	r2, [r7, #16]
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	429a      	cmp	r2, r3
 8005860:	d203      	bcs.n	800586a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005862:	4a2e      	ldr	r2, [pc, #184]	@ (800591c <xTaskIncrementTick+0x15c>)
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8005868:	e02f      	b.n	80058ca <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800586a:	68bb      	ldr	r3, [r7, #8]
 800586c:	3304      	adds	r3, #4
 800586e:	4618      	mov	r0, r3
 8005870:	f7fe ff82 	bl	8004778 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005874:	68bb      	ldr	r3, [r7, #8]
 8005876:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005878:	2b00      	cmp	r3, #0
 800587a:	d004      	beq.n	8005886 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800587c:	68bb      	ldr	r3, [r7, #8]
 800587e:	3318      	adds	r3, #24
 8005880:	4618      	mov	r0, r3
 8005882:	f7fe ff79 	bl	8004778 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005886:	68bb      	ldr	r3, [r7, #8]
 8005888:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800588a:	4b25      	ldr	r3, [pc, #148]	@ (8005920 <xTaskIncrementTick+0x160>)
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	429a      	cmp	r2, r3
 8005890:	d903      	bls.n	800589a <xTaskIncrementTick+0xda>
 8005892:	68bb      	ldr	r3, [r7, #8]
 8005894:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005896:	4a22      	ldr	r2, [pc, #136]	@ (8005920 <xTaskIncrementTick+0x160>)
 8005898:	6013      	str	r3, [r2, #0]
 800589a:	68bb      	ldr	r3, [r7, #8]
 800589c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800589e:	4613      	mov	r3, r2
 80058a0:	009b      	lsls	r3, r3, #2
 80058a2:	4413      	add	r3, r2
 80058a4:	009b      	lsls	r3, r3, #2
 80058a6:	4a1f      	ldr	r2, [pc, #124]	@ (8005924 <xTaskIncrementTick+0x164>)
 80058a8:	441a      	add	r2, r3
 80058aa:	68bb      	ldr	r3, [r7, #8]
 80058ac:	3304      	adds	r3, #4
 80058ae:	4619      	mov	r1, r3
 80058b0:	4610      	mov	r0, r2
 80058b2:	f7fe ff04 	bl	80046be <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80058b6:	68bb      	ldr	r3, [r7, #8]
 80058b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80058ba:	4b1b      	ldr	r3, [pc, #108]	@ (8005928 <xTaskIncrementTick+0x168>)
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058c0:	429a      	cmp	r2, r3
 80058c2:	d3b8      	bcc.n	8005836 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80058c4:	2301      	movs	r3, #1
 80058c6:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80058c8:	e7b5      	b.n	8005836 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80058ca:	4b17      	ldr	r3, [pc, #92]	@ (8005928 <xTaskIncrementTick+0x168>)
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80058d0:	4914      	ldr	r1, [pc, #80]	@ (8005924 <xTaskIncrementTick+0x164>)
 80058d2:	4613      	mov	r3, r2
 80058d4:	009b      	lsls	r3, r3, #2
 80058d6:	4413      	add	r3, r2
 80058d8:	009b      	lsls	r3, r3, #2
 80058da:	440b      	add	r3, r1
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	2b01      	cmp	r3, #1
 80058e0:	d901      	bls.n	80058e6 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 80058e2:	2301      	movs	r3, #1
 80058e4:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80058e6:	4b11      	ldr	r3, [pc, #68]	@ (800592c <xTaskIncrementTick+0x16c>)
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d007      	beq.n	80058fe <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 80058ee:	2301      	movs	r3, #1
 80058f0:	617b      	str	r3, [r7, #20]
 80058f2:	e004      	b.n	80058fe <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80058f4:	4b0e      	ldr	r3, [pc, #56]	@ (8005930 <xTaskIncrementTick+0x170>)
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	3301      	adds	r3, #1
 80058fa:	4a0d      	ldr	r2, [pc, #52]	@ (8005930 <xTaskIncrementTick+0x170>)
 80058fc:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80058fe:	697b      	ldr	r3, [r7, #20]
}
 8005900:	4618      	mov	r0, r3
 8005902:	3718      	adds	r7, #24
 8005904:	46bd      	mov	sp, r7
 8005906:	bd80      	pop	{r7, pc}
 8005908:	200057b4 	.word	0x200057b4
 800590c:	20005790 	.word	0x20005790
 8005910:	20005744 	.word	0x20005744
 8005914:	20005748 	.word	0x20005748
 8005918:	200057a4 	.word	0x200057a4
 800591c:	200057ac 	.word	0x200057ac
 8005920:	20005794 	.word	0x20005794
 8005924:	200052bc 	.word	0x200052bc
 8005928:	200052b8 	.word	0x200052b8
 800592c:	200057a0 	.word	0x200057a0
 8005930:	2000579c 	.word	0x2000579c

08005934 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005934:	b480      	push	{r7}
 8005936:	b085      	sub	sp, #20
 8005938:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800593a:	4b28      	ldr	r3, [pc, #160]	@ (80059dc <vTaskSwitchContext+0xa8>)
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	2b00      	cmp	r3, #0
 8005940:	d003      	beq.n	800594a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005942:	4b27      	ldr	r3, [pc, #156]	@ (80059e0 <vTaskSwitchContext+0xac>)
 8005944:	2201      	movs	r2, #1
 8005946:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005948:	e042      	b.n	80059d0 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 800594a:	4b25      	ldr	r3, [pc, #148]	@ (80059e0 <vTaskSwitchContext+0xac>)
 800594c:	2200      	movs	r2, #0
 800594e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005950:	4b24      	ldr	r3, [pc, #144]	@ (80059e4 <vTaskSwitchContext+0xb0>)
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	60fb      	str	r3, [r7, #12]
 8005956:	e011      	b.n	800597c <vTaskSwitchContext+0x48>
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	2b00      	cmp	r3, #0
 800595c:	d10b      	bne.n	8005976 <vTaskSwitchContext+0x42>
	__asm volatile
 800595e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005962:	f383 8811 	msr	BASEPRI, r3
 8005966:	f3bf 8f6f 	isb	sy
 800596a:	f3bf 8f4f 	dsb	sy
 800596e:	607b      	str	r3, [r7, #4]
}
 8005970:	bf00      	nop
 8005972:	bf00      	nop
 8005974:	e7fd      	b.n	8005972 <vTaskSwitchContext+0x3e>
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	3b01      	subs	r3, #1
 800597a:	60fb      	str	r3, [r7, #12]
 800597c:	491a      	ldr	r1, [pc, #104]	@ (80059e8 <vTaskSwitchContext+0xb4>)
 800597e:	68fa      	ldr	r2, [r7, #12]
 8005980:	4613      	mov	r3, r2
 8005982:	009b      	lsls	r3, r3, #2
 8005984:	4413      	add	r3, r2
 8005986:	009b      	lsls	r3, r3, #2
 8005988:	440b      	add	r3, r1
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	2b00      	cmp	r3, #0
 800598e:	d0e3      	beq.n	8005958 <vTaskSwitchContext+0x24>
 8005990:	68fa      	ldr	r2, [r7, #12]
 8005992:	4613      	mov	r3, r2
 8005994:	009b      	lsls	r3, r3, #2
 8005996:	4413      	add	r3, r2
 8005998:	009b      	lsls	r3, r3, #2
 800599a:	4a13      	ldr	r2, [pc, #76]	@ (80059e8 <vTaskSwitchContext+0xb4>)
 800599c:	4413      	add	r3, r2
 800599e:	60bb      	str	r3, [r7, #8]
 80059a0:	68bb      	ldr	r3, [r7, #8]
 80059a2:	685b      	ldr	r3, [r3, #4]
 80059a4:	685a      	ldr	r2, [r3, #4]
 80059a6:	68bb      	ldr	r3, [r7, #8]
 80059a8:	605a      	str	r2, [r3, #4]
 80059aa:	68bb      	ldr	r3, [r7, #8]
 80059ac:	685a      	ldr	r2, [r3, #4]
 80059ae:	68bb      	ldr	r3, [r7, #8]
 80059b0:	3308      	adds	r3, #8
 80059b2:	429a      	cmp	r2, r3
 80059b4:	d104      	bne.n	80059c0 <vTaskSwitchContext+0x8c>
 80059b6:	68bb      	ldr	r3, [r7, #8]
 80059b8:	685b      	ldr	r3, [r3, #4]
 80059ba:	685a      	ldr	r2, [r3, #4]
 80059bc:	68bb      	ldr	r3, [r7, #8]
 80059be:	605a      	str	r2, [r3, #4]
 80059c0:	68bb      	ldr	r3, [r7, #8]
 80059c2:	685b      	ldr	r3, [r3, #4]
 80059c4:	68db      	ldr	r3, [r3, #12]
 80059c6:	4a09      	ldr	r2, [pc, #36]	@ (80059ec <vTaskSwitchContext+0xb8>)
 80059c8:	6013      	str	r3, [r2, #0]
 80059ca:	4a06      	ldr	r2, [pc, #24]	@ (80059e4 <vTaskSwitchContext+0xb0>)
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	6013      	str	r3, [r2, #0]
}
 80059d0:	bf00      	nop
 80059d2:	3714      	adds	r7, #20
 80059d4:	46bd      	mov	sp, r7
 80059d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059da:	4770      	bx	lr
 80059dc:	200057b4 	.word	0x200057b4
 80059e0:	200057a0 	.word	0x200057a0
 80059e4:	20005794 	.word	0x20005794
 80059e8:	200052bc 	.word	0x200052bc
 80059ec:	200052b8 	.word	0x200052b8

080059f0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80059f0:	b580      	push	{r7, lr}
 80059f2:	b084      	sub	sp, #16
 80059f4:	af00      	add	r7, sp, #0
 80059f6:	6078      	str	r0, [r7, #4]
 80059f8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d10b      	bne.n	8005a18 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8005a00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a04:	f383 8811 	msr	BASEPRI, r3
 8005a08:	f3bf 8f6f 	isb	sy
 8005a0c:	f3bf 8f4f 	dsb	sy
 8005a10:	60fb      	str	r3, [r7, #12]
}
 8005a12:	bf00      	nop
 8005a14:	bf00      	nop
 8005a16:	e7fd      	b.n	8005a14 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005a18:	4b07      	ldr	r3, [pc, #28]	@ (8005a38 <vTaskPlaceOnEventList+0x48>)
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	3318      	adds	r3, #24
 8005a1e:	4619      	mov	r1, r3
 8005a20:	6878      	ldr	r0, [r7, #4]
 8005a22:	f7fe fe70 	bl	8004706 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005a26:	2101      	movs	r1, #1
 8005a28:	6838      	ldr	r0, [r7, #0]
 8005a2a:	f000 faa9 	bl	8005f80 <prvAddCurrentTaskToDelayedList>
}
 8005a2e:	bf00      	nop
 8005a30:	3710      	adds	r7, #16
 8005a32:	46bd      	mov	sp, r7
 8005a34:	bd80      	pop	{r7, pc}
 8005a36:	bf00      	nop
 8005a38:	200052b8 	.word	0x200052b8

08005a3c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005a3c:	b580      	push	{r7, lr}
 8005a3e:	b086      	sub	sp, #24
 8005a40:	af00      	add	r7, sp, #0
 8005a42:	60f8      	str	r0, [r7, #12]
 8005a44:	60b9      	str	r1, [r7, #8]
 8005a46:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d10b      	bne.n	8005a66 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8005a4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a52:	f383 8811 	msr	BASEPRI, r3
 8005a56:	f3bf 8f6f 	isb	sy
 8005a5a:	f3bf 8f4f 	dsb	sy
 8005a5e:	617b      	str	r3, [r7, #20]
}
 8005a60:	bf00      	nop
 8005a62:	bf00      	nop
 8005a64:	e7fd      	b.n	8005a62 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005a66:	4b0a      	ldr	r3, [pc, #40]	@ (8005a90 <vTaskPlaceOnEventListRestricted+0x54>)
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	3318      	adds	r3, #24
 8005a6c:	4619      	mov	r1, r3
 8005a6e:	68f8      	ldr	r0, [r7, #12]
 8005a70:	f7fe fe25 	bl	80046be <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d002      	beq.n	8005a80 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8005a7a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005a7e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8005a80:	6879      	ldr	r1, [r7, #4]
 8005a82:	68b8      	ldr	r0, [r7, #8]
 8005a84:	f000 fa7c 	bl	8005f80 <prvAddCurrentTaskToDelayedList>
	}
 8005a88:	bf00      	nop
 8005a8a:	3718      	adds	r7, #24
 8005a8c:	46bd      	mov	sp, r7
 8005a8e:	bd80      	pop	{r7, pc}
 8005a90:	200052b8 	.word	0x200052b8

08005a94 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005a94:	b580      	push	{r7, lr}
 8005a96:	b086      	sub	sp, #24
 8005a98:	af00      	add	r7, sp, #0
 8005a9a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	68db      	ldr	r3, [r3, #12]
 8005aa0:	68db      	ldr	r3, [r3, #12]
 8005aa2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8005aa4:	693b      	ldr	r3, [r7, #16]
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d10b      	bne.n	8005ac2 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8005aaa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005aae:	f383 8811 	msr	BASEPRI, r3
 8005ab2:	f3bf 8f6f 	isb	sy
 8005ab6:	f3bf 8f4f 	dsb	sy
 8005aba:	60fb      	str	r3, [r7, #12]
}
 8005abc:	bf00      	nop
 8005abe:	bf00      	nop
 8005ac0:	e7fd      	b.n	8005abe <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8005ac2:	693b      	ldr	r3, [r7, #16]
 8005ac4:	3318      	adds	r3, #24
 8005ac6:	4618      	mov	r0, r3
 8005ac8:	f7fe fe56 	bl	8004778 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005acc:	4b1d      	ldr	r3, [pc, #116]	@ (8005b44 <xTaskRemoveFromEventList+0xb0>)
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d11d      	bne.n	8005b10 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8005ad4:	693b      	ldr	r3, [r7, #16]
 8005ad6:	3304      	adds	r3, #4
 8005ad8:	4618      	mov	r0, r3
 8005ada:	f7fe fe4d 	bl	8004778 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8005ade:	693b      	ldr	r3, [r7, #16]
 8005ae0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005ae2:	4b19      	ldr	r3, [pc, #100]	@ (8005b48 <xTaskRemoveFromEventList+0xb4>)
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	429a      	cmp	r2, r3
 8005ae8:	d903      	bls.n	8005af2 <xTaskRemoveFromEventList+0x5e>
 8005aea:	693b      	ldr	r3, [r7, #16]
 8005aec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005aee:	4a16      	ldr	r2, [pc, #88]	@ (8005b48 <xTaskRemoveFromEventList+0xb4>)
 8005af0:	6013      	str	r3, [r2, #0]
 8005af2:	693b      	ldr	r3, [r7, #16]
 8005af4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005af6:	4613      	mov	r3, r2
 8005af8:	009b      	lsls	r3, r3, #2
 8005afa:	4413      	add	r3, r2
 8005afc:	009b      	lsls	r3, r3, #2
 8005afe:	4a13      	ldr	r2, [pc, #76]	@ (8005b4c <xTaskRemoveFromEventList+0xb8>)
 8005b00:	441a      	add	r2, r3
 8005b02:	693b      	ldr	r3, [r7, #16]
 8005b04:	3304      	adds	r3, #4
 8005b06:	4619      	mov	r1, r3
 8005b08:	4610      	mov	r0, r2
 8005b0a:	f7fe fdd8 	bl	80046be <vListInsertEnd>
 8005b0e:	e005      	b.n	8005b1c <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005b10:	693b      	ldr	r3, [r7, #16]
 8005b12:	3318      	adds	r3, #24
 8005b14:	4619      	mov	r1, r3
 8005b16:	480e      	ldr	r0, [pc, #56]	@ (8005b50 <xTaskRemoveFromEventList+0xbc>)
 8005b18:	f7fe fdd1 	bl	80046be <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005b1c:	693b      	ldr	r3, [r7, #16]
 8005b1e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b20:	4b0c      	ldr	r3, [pc, #48]	@ (8005b54 <xTaskRemoveFromEventList+0xc0>)
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b26:	429a      	cmp	r2, r3
 8005b28:	d905      	bls.n	8005b36 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8005b2a:	2301      	movs	r3, #1
 8005b2c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8005b2e:	4b0a      	ldr	r3, [pc, #40]	@ (8005b58 <xTaskRemoveFromEventList+0xc4>)
 8005b30:	2201      	movs	r2, #1
 8005b32:	601a      	str	r2, [r3, #0]
 8005b34:	e001      	b.n	8005b3a <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8005b36:	2300      	movs	r3, #0
 8005b38:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8005b3a:	697b      	ldr	r3, [r7, #20]
}
 8005b3c:	4618      	mov	r0, r3
 8005b3e:	3718      	adds	r7, #24
 8005b40:	46bd      	mov	sp, r7
 8005b42:	bd80      	pop	{r7, pc}
 8005b44:	200057b4 	.word	0x200057b4
 8005b48:	20005794 	.word	0x20005794
 8005b4c:	200052bc 	.word	0x200052bc
 8005b50:	2000574c 	.word	0x2000574c
 8005b54:	200052b8 	.word	0x200052b8
 8005b58:	200057a0 	.word	0x200057a0

08005b5c <vTaskSetTimeOutState>:
	}
}
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8005b5c:	b580      	push	{r7, lr}
 8005b5e:	b084      	sub	sp, #16
 8005b60:	af00      	add	r7, sp, #0
 8005b62:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d10b      	bne.n	8005b82 <vTaskSetTimeOutState+0x26>
	__asm volatile
 8005b6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b6e:	f383 8811 	msr	BASEPRI, r3
 8005b72:	f3bf 8f6f 	isb	sy
 8005b76:	f3bf 8f4f 	dsb	sy
 8005b7a:	60fb      	str	r3, [r7, #12]
}
 8005b7c:	bf00      	nop
 8005b7e:	bf00      	nop
 8005b80:	e7fd      	b.n	8005b7e <vTaskSetTimeOutState+0x22>
	taskENTER_CRITICAL();
 8005b82:	f000 fed9 	bl	8006938 <vPortEnterCritical>
	{
		pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005b86:	4b07      	ldr	r3, [pc, #28]	@ (8005ba4 <vTaskSetTimeOutState+0x48>)
 8005b88:	681a      	ldr	r2, [r3, #0]
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	601a      	str	r2, [r3, #0]
		pxTimeOut->xTimeOnEntering = xTickCount;
 8005b8e:	4b06      	ldr	r3, [pc, #24]	@ (8005ba8 <vTaskSetTimeOutState+0x4c>)
 8005b90:	681a      	ldr	r2, [r3, #0]
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	605a      	str	r2, [r3, #4]
	}
	taskEXIT_CRITICAL();
 8005b96:	f000 ff01 	bl	800699c <vPortExitCritical>
}
 8005b9a:	bf00      	nop
 8005b9c:	3710      	adds	r7, #16
 8005b9e:	46bd      	mov	sp, r7
 8005ba0:	bd80      	pop	{r7, pc}
 8005ba2:	bf00      	nop
 8005ba4:	200057a4 	.word	0x200057a4
 8005ba8:	20005790 	.word	0x20005790

08005bac <vTaskInternalSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8005bac:	b480      	push	{r7}
 8005bae:	b083      	sub	sp, #12
 8005bb0:	af00      	add	r7, sp, #0
 8005bb2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005bb4:	4b06      	ldr	r3, [pc, #24]	@ (8005bd0 <vTaskInternalSetTimeOutState+0x24>)
 8005bb6:	681a      	ldr	r2, [r3, #0]
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8005bbc:	4b05      	ldr	r3, [pc, #20]	@ (8005bd4 <vTaskInternalSetTimeOutState+0x28>)
 8005bbe:	681a      	ldr	r2, [r3, #0]
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	605a      	str	r2, [r3, #4]
}
 8005bc4:	bf00      	nop
 8005bc6:	370c      	adds	r7, #12
 8005bc8:	46bd      	mov	sp, r7
 8005bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bce:	4770      	bx	lr
 8005bd0:	200057a4 	.word	0x200057a4
 8005bd4:	20005790 	.word	0x20005790

08005bd8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005bd8:	b580      	push	{r7, lr}
 8005bda:	b088      	sub	sp, #32
 8005bdc:	af00      	add	r7, sp, #0
 8005bde:	6078      	str	r0, [r7, #4]
 8005be0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d10b      	bne.n	8005c00 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8005be8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bec:	f383 8811 	msr	BASEPRI, r3
 8005bf0:	f3bf 8f6f 	isb	sy
 8005bf4:	f3bf 8f4f 	dsb	sy
 8005bf8:	613b      	str	r3, [r7, #16]
}
 8005bfa:	bf00      	nop
 8005bfc:	bf00      	nop
 8005bfe:	e7fd      	b.n	8005bfc <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8005c00:	683b      	ldr	r3, [r7, #0]
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d10b      	bne.n	8005c1e <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8005c06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c0a:	f383 8811 	msr	BASEPRI, r3
 8005c0e:	f3bf 8f6f 	isb	sy
 8005c12:	f3bf 8f4f 	dsb	sy
 8005c16:	60fb      	str	r3, [r7, #12]
}
 8005c18:	bf00      	nop
 8005c1a:	bf00      	nop
 8005c1c:	e7fd      	b.n	8005c1a <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8005c1e:	f000 fe8b 	bl	8006938 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8005c22:	4b1d      	ldr	r3, [pc, #116]	@ (8005c98 <xTaskCheckForTimeOut+0xc0>)
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	685b      	ldr	r3, [r3, #4]
 8005c2c:	69ba      	ldr	r2, [r7, #24]
 8005c2e:	1ad3      	subs	r3, r2, r3
 8005c30:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8005c32:	683b      	ldr	r3, [r7, #0]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005c3a:	d102      	bne.n	8005c42 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8005c3c:	2300      	movs	r3, #0
 8005c3e:	61fb      	str	r3, [r7, #28]
 8005c40:	e023      	b.n	8005c8a <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	681a      	ldr	r2, [r3, #0]
 8005c46:	4b15      	ldr	r3, [pc, #84]	@ (8005c9c <xTaskCheckForTimeOut+0xc4>)
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	429a      	cmp	r2, r3
 8005c4c:	d007      	beq.n	8005c5e <xTaskCheckForTimeOut+0x86>
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	685b      	ldr	r3, [r3, #4]
 8005c52:	69ba      	ldr	r2, [r7, #24]
 8005c54:	429a      	cmp	r2, r3
 8005c56:	d302      	bcc.n	8005c5e <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005c58:	2301      	movs	r3, #1
 8005c5a:	61fb      	str	r3, [r7, #28]
 8005c5c:	e015      	b.n	8005c8a <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8005c5e:	683b      	ldr	r3, [r7, #0]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	697a      	ldr	r2, [r7, #20]
 8005c64:	429a      	cmp	r2, r3
 8005c66:	d20b      	bcs.n	8005c80 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8005c68:	683b      	ldr	r3, [r7, #0]
 8005c6a:	681a      	ldr	r2, [r3, #0]
 8005c6c:	697b      	ldr	r3, [r7, #20]
 8005c6e:	1ad2      	subs	r2, r2, r3
 8005c70:	683b      	ldr	r3, [r7, #0]
 8005c72:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8005c74:	6878      	ldr	r0, [r7, #4]
 8005c76:	f7ff ff99 	bl	8005bac <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8005c7a:	2300      	movs	r3, #0
 8005c7c:	61fb      	str	r3, [r7, #28]
 8005c7e:	e004      	b.n	8005c8a <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8005c80:	683b      	ldr	r3, [r7, #0]
 8005c82:	2200      	movs	r2, #0
 8005c84:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8005c86:	2301      	movs	r3, #1
 8005c88:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8005c8a:	f000 fe87 	bl	800699c <vPortExitCritical>

	return xReturn;
 8005c8e:	69fb      	ldr	r3, [r7, #28]
}
 8005c90:	4618      	mov	r0, r3
 8005c92:	3720      	adds	r7, #32
 8005c94:	46bd      	mov	sp, r7
 8005c96:	bd80      	pop	{r7, pc}
 8005c98:	20005790 	.word	0x20005790
 8005c9c:	200057a4 	.word	0x200057a4

08005ca0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005ca0:	b480      	push	{r7}
 8005ca2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8005ca4:	4b03      	ldr	r3, [pc, #12]	@ (8005cb4 <vTaskMissedYield+0x14>)
 8005ca6:	2201      	movs	r2, #1
 8005ca8:	601a      	str	r2, [r3, #0]
}
 8005caa:	bf00      	nop
 8005cac:	46bd      	mov	sp, r7
 8005cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cb2:	4770      	bx	lr
 8005cb4:	200057a0 	.word	0x200057a0

08005cb8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005cb8:	b580      	push	{r7, lr}
 8005cba:	b082      	sub	sp, #8
 8005cbc:	af00      	add	r7, sp, #0
 8005cbe:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005cc0:	f000 f852 	bl	8005d68 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005cc4:	4b06      	ldr	r3, [pc, #24]	@ (8005ce0 <prvIdleTask+0x28>)
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	2b01      	cmp	r3, #1
 8005cca:	d9f9      	bls.n	8005cc0 <prvIdleTask+0x8>
			{
				taskYIELD();
 8005ccc:	4b05      	ldr	r3, [pc, #20]	@ (8005ce4 <prvIdleTask+0x2c>)
 8005cce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005cd2:	601a      	str	r2, [r3, #0]
 8005cd4:	f3bf 8f4f 	dsb	sy
 8005cd8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005cdc:	e7f0      	b.n	8005cc0 <prvIdleTask+0x8>
 8005cde:	bf00      	nop
 8005ce0:	200052bc 	.word	0x200052bc
 8005ce4:	e000ed04 	.word	0xe000ed04

08005ce8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005ce8:	b580      	push	{r7, lr}
 8005cea:	b082      	sub	sp, #8
 8005cec:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005cee:	2300      	movs	r3, #0
 8005cf0:	607b      	str	r3, [r7, #4]
 8005cf2:	e00c      	b.n	8005d0e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005cf4:	687a      	ldr	r2, [r7, #4]
 8005cf6:	4613      	mov	r3, r2
 8005cf8:	009b      	lsls	r3, r3, #2
 8005cfa:	4413      	add	r3, r2
 8005cfc:	009b      	lsls	r3, r3, #2
 8005cfe:	4a12      	ldr	r2, [pc, #72]	@ (8005d48 <prvInitialiseTaskLists+0x60>)
 8005d00:	4413      	add	r3, r2
 8005d02:	4618      	mov	r0, r3
 8005d04:	f7fe fcae 	bl	8004664 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	3301      	adds	r3, #1
 8005d0c:	607b      	str	r3, [r7, #4]
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	2b37      	cmp	r3, #55	@ 0x37
 8005d12:	d9ef      	bls.n	8005cf4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005d14:	480d      	ldr	r0, [pc, #52]	@ (8005d4c <prvInitialiseTaskLists+0x64>)
 8005d16:	f7fe fca5 	bl	8004664 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005d1a:	480d      	ldr	r0, [pc, #52]	@ (8005d50 <prvInitialiseTaskLists+0x68>)
 8005d1c:	f7fe fca2 	bl	8004664 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005d20:	480c      	ldr	r0, [pc, #48]	@ (8005d54 <prvInitialiseTaskLists+0x6c>)
 8005d22:	f7fe fc9f 	bl	8004664 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8005d26:	480c      	ldr	r0, [pc, #48]	@ (8005d58 <prvInitialiseTaskLists+0x70>)
 8005d28:	f7fe fc9c 	bl	8004664 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005d2c:	480b      	ldr	r0, [pc, #44]	@ (8005d5c <prvInitialiseTaskLists+0x74>)
 8005d2e:	f7fe fc99 	bl	8004664 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8005d32:	4b0b      	ldr	r3, [pc, #44]	@ (8005d60 <prvInitialiseTaskLists+0x78>)
 8005d34:	4a05      	ldr	r2, [pc, #20]	@ (8005d4c <prvInitialiseTaskLists+0x64>)
 8005d36:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005d38:	4b0a      	ldr	r3, [pc, #40]	@ (8005d64 <prvInitialiseTaskLists+0x7c>)
 8005d3a:	4a05      	ldr	r2, [pc, #20]	@ (8005d50 <prvInitialiseTaskLists+0x68>)
 8005d3c:	601a      	str	r2, [r3, #0]
}
 8005d3e:	bf00      	nop
 8005d40:	3708      	adds	r7, #8
 8005d42:	46bd      	mov	sp, r7
 8005d44:	bd80      	pop	{r7, pc}
 8005d46:	bf00      	nop
 8005d48:	200052bc 	.word	0x200052bc
 8005d4c:	2000571c 	.word	0x2000571c
 8005d50:	20005730 	.word	0x20005730
 8005d54:	2000574c 	.word	0x2000574c
 8005d58:	20005760 	.word	0x20005760
 8005d5c:	20005778 	.word	0x20005778
 8005d60:	20005744 	.word	0x20005744
 8005d64:	20005748 	.word	0x20005748

08005d68 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005d68:	b580      	push	{r7, lr}
 8005d6a:	b082      	sub	sp, #8
 8005d6c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005d6e:	e019      	b.n	8005da4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005d70:	f000 fde2 	bl	8006938 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005d74:	4b10      	ldr	r3, [pc, #64]	@ (8005db8 <prvCheckTasksWaitingTermination+0x50>)
 8005d76:	68db      	ldr	r3, [r3, #12]
 8005d78:	68db      	ldr	r3, [r3, #12]
 8005d7a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	3304      	adds	r3, #4
 8005d80:	4618      	mov	r0, r3
 8005d82:	f7fe fcf9 	bl	8004778 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8005d86:	4b0d      	ldr	r3, [pc, #52]	@ (8005dbc <prvCheckTasksWaitingTermination+0x54>)
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	3b01      	subs	r3, #1
 8005d8c:	4a0b      	ldr	r2, [pc, #44]	@ (8005dbc <prvCheckTasksWaitingTermination+0x54>)
 8005d8e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005d90:	4b0b      	ldr	r3, [pc, #44]	@ (8005dc0 <prvCheckTasksWaitingTermination+0x58>)
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	3b01      	subs	r3, #1
 8005d96:	4a0a      	ldr	r2, [pc, #40]	@ (8005dc0 <prvCheckTasksWaitingTermination+0x58>)
 8005d98:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8005d9a:	f000 fdff 	bl	800699c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8005d9e:	6878      	ldr	r0, [r7, #4]
 8005da0:	f000 f810 	bl	8005dc4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005da4:	4b06      	ldr	r3, [pc, #24]	@ (8005dc0 <prvCheckTasksWaitingTermination+0x58>)
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d1e1      	bne.n	8005d70 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005dac:	bf00      	nop
 8005dae:	bf00      	nop
 8005db0:	3708      	adds	r7, #8
 8005db2:	46bd      	mov	sp, r7
 8005db4:	bd80      	pop	{r7, pc}
 8005db6:	bf00      	nop
 8005db8:	20005760 	.word	0x20005760
 8005dbc:	2000578c 	.word	0x2000578c
 8005dc0:	20005774 	.word	0x20005774

08005dc4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005dc4:	b580      	push	{r7, lr}
 8005dc6:	b084      	sub	sp, #16
 8005dc8:	af00      	add	r7, sp, #0
 8005dca:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d108      	bne.n	8005de8 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005dda:	4618      	mov	r0, r3
 8005ddc:	f000 ff9c 	bl	8006d18 <vPortFree>
				vPortFree( pxTCB );
 8005de0:	6878      	ldr	r0, [r7, #4]
 8005de2:	f000 ff99 	bl	8006d18 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8005de6:	e019      	b.n	8005e1c <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8005dee:	2b01      	cmp	r3, #1
 8005df0:	d103      	bne.n	8005dfa <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8005df2:	6878      	ldr	r0, [r7, #4]
 8005df4:	f000 ff90 	bl	8006d18 <vPortFree>
	}
 8005df8:	e010      	b.n	8005e1c <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8005e00:	2b02      	cmp	r3, #2
 8005e02:	d00b      	beq.n	8005e1c <prvDeleteTCB+0x58>
	__asm volatile
 8005e04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e08:	f383 8811 	msr	BASEPRI, r3
 8005e0c:	f3bf 8f6f 	isb	sy
 8005e10:	f3bf 8f4f 	dsb	sy
 8005e14:	60fb      	str	r3, [r7, #12]
}
 8005e16:	bf00      	nop
 8005e18:	bf00      	nop
 8005e1a:	e7fd      	b.n	8005e18 <prvDeleteTCB+0x54>
	}
 8005e1c:	bf00      	nop
 8005e1e:	3710      	adds	r7, #16
 8005e20:	46bd      	mov	sp, r7
 8005e22:	bd80      	pop	{r7, pc}

08005e24 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005e24:	b480      	push	{r7}
 8005e26:	b083      	sub	sp, #12
 8005e28:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005e2a:	4b0c      	ldr	r3, [pc, #48]	@ (8005e5c <prvResetNextTaskUnblockTime+0x38>)
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d104      	bne.n	8005e3e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005e34:	4b0a      	ldr	r3, [pc, #40]	@ (8005e60 <prvResetNextTaskUnblockTime+0x3c>)
 8005e36:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005e3a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005e3c:	e008      	b.n	8005e50 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005e3e:	4b07      	ldr	r3, [pc, #28]	@ (8005e5c <prvResetNextTaskUnblockTime+0x38>)
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	68db      	ldr	r3, [r3, #12]
 8005e44:	68db      	ldr	r3, [r3, #12]
 8005e46:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	685b      	ldr	r3, [r3, #4]
 8005e4c:	4a04      	ldr	r2, [pc, #16]	@ (8005e60 <prvResetNextTaskUnblockTime+0x3c>)
 8005e4e:	6013      	str	r3, [r2, #0]
}
 8005e50:	bf00      	nop
 8005e52:	370c      	adds	r7, #12
 8005e54:	46bd      	mov	sp, r7
 8005e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e5a:	4770      	bx	lr
 8005e5c:	20005744 	.word	0x20005744
 8005e60:	200057ac 	.word	0x200057ac

08005e64 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8005e64:	b480      	push	{r7}
 8005e66:	b083      	sub	sp, #12
 8005e68:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8005e6a:	4b0b      	ldr	r3, [pc, #44]	@ (8005e98 <xTaskGetSchedulerState+0x34>)
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d102      	bne.n	8005e78 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8005e72:	2301      	movs	r3, #1
 8005e74:	607b      	str	r3, [r7, #4]
 8005e76:	e008      	b.n	8005e8a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005e78:	4b08      	ldr	r3, [pc, #32]	@ (8005e9c <xTaskGetSchedulerState+0x38>)
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d102      	bne.n	8005e86 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8005e80:	2302      	movs	r3, #2
 8005e82:	607b      	str	r3, [r7, #4]
 8005e84:	e001      	b.n	8005e8a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8005e86:	2300      	movs	r3, #0
 8005e88:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8005e8a:	687b      	ldr	r3, [r7, #4]
	}
 8005e8c:	4618      	mov	r0, r3
 8005e8e:	370c      	adds	r7, #12
 8005e90:	46bd      	mov	sp, r7
 8005e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e96:	4770      	bx	lr
 8005e98:	20005798 	.word	0x20005798
 8005e9c:	200057b4 	.word	0x200057b4

08005ea0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8005ea0:	b580      	push	{r7, lr}
 8005ea2:	b086      	sub	sp, #24
 8005ea4:	af00      	add	r7, sp, #0
 8005ea6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8005eac:	2300      	movs	r3, #0
 8005eae:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d058      	beq.n	8005f68 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8005eb6:	4b2f      	ldr	r3, [pc, #188]	@ (8005f74 <xTaskPriorityDisinherit+0xd4>)
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	693a      	ldr	r2, [r7, #16]
 8005ebc:	429a      	cmp	r2, r3
 8005ebe:	d00b      	beq.n	8005ed8 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8005ec0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ec4:	f383 8811 	msr	BASEPRI, r3
 8005ec8:	f3bf 8f6f 	isb	sy
 8005ecc:	f3bf 8f4f 	dsb	sy
 8005ed0:	60fb      	str	r3, [r7, #12]
}
 8005ed2:	bf00      	nop
 8005ed4:	bf00      	nop
 8005ed6:	e7fd      	b.n	8005ed4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8005ed8:	693b      	ldr	r3, [r7, #16]
 8005eda:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	d10b      	bne.n	8005ef8 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8005ee0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ee4:	f383 8811 	msr	BASEPRI, r3
 8005ee8:	f3bf 8f6f 	isb	sy
 8005eec:	f3bf 8f4f 	dsb	sy
 8005ef0:	60bb      	str	r3, [r7, #8]
}
 8005ef2:	bf00      	nop
 8005ef4:	bf00      	nop
 8005ef6:	e7fd      	b.n	8005ef4 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8005ef8:	693b      	ldr	r3, [r7, #16]
 8005efa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005efc:	1e5a      	subs	r2, r3, #1
 8005efe:	693b      	ldr	r3, [r7, #16]
 8005f00:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005f02:	693b      	ldr	r3, [r7, #16]
 8005f04:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005f06:	693b      	ldr	r3, [r7, #16]
 8005f08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005f0a:	429a      	cmp	r2, r3
 8005f0c:	d02c      	beq.n	8005f68 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8005f0e:	693b      	ldr	r3, [r7, #16]
 8005f10:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d128      	bne.n	8005f68 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005f16:	693b      	ldr	r3, [r7, #16]
 8005f18:	3304      	adds	r3, #4
 8005f1a:	4618      	mov	r0, r3
 8005f1c:	f7fe fc2c 	bl	8004778 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8005f20:	693b      	ldr	r3, [r7, #16]
 8005f22:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005f24:	693b      	ldr	r3, [r7, #16]
 8005f26:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005f28:	693b      	ldr	r3, [r7, #16]
 8005f2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f2c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8005f30:	693b      	ldr	r3, [r7, #16]
 8005f32:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8005f34:	693b      	ldr	r3, [r7, #16]
 8005f36:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005f38:	4b0f      	ldr	r3, [pc, #60]	@ (8005f78 <xTaskPriorityDisinherit+0xd8>)
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	429a      	cmp	r2, r3
 8005f3e:	d903      	bls.n	8005f48 <xTaskPriorityDisinherit+0xa8>
 8005f40:	693b      	ldr	r3, [r7, #16]
 8005f42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f44:	4a0c      	ldr	r2, [pc, #48]	@ (8005f78 <xTaskPriorityDisinherit+0xd8>)
 8005f46:	6013      	str	r3, [r2, #0]
 8005f48:	693b      	ldr	r3, [r7, #16]
 8005f4a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005f4c:	4613      	mov	r3, r2
 8005f4e:	009b      	lsls	r3, r3, #2
 8005f50:	4413      	add	r3, r2
 8005f52:	009b      	lsls	r3, r3, #2
 8005f54:	4a09      	ldr	r2, [pc, #36]	@ (8005f7c <xTaskPriorityDisinherit+0xdc>)
 8005f56:	441a      	add	r2, r3
 8005f58:	693b      	ldr	r3, [r7, #16]
 8005f5a:	3304      	adds	r3, #4
 8005f5c:	4619      	mov	r1, r3
 8005f5e:	4610      	mov	r0, r2
 8005f60:	f7fe fbad 	bl	80046be <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8005f64:	2301      	movs	r3, #1
 8005f66:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005f68:	697b      	ldr	r3, [r7, #20]
	}
 8005f6a:	4618      	mov	r0, r3
 8005f6c:	3718      	adds	r7, #24
 8005f6e:	46bd      	mov	sp, r7
 8005f70:	bd80      	pop	{r7, pc}
 8005f72:	bf00      	nop
 8005f74:	200052b8 	.word	0x200052b8
 8005f78:	20005794 	.word	0x20005794
 8005f7c:	200052bc 	.word	0x200052bc

08005f80 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005f80:	b580      	push	{r7, lr}
 8005f82:	b084      	sub	sp, #16
 8005f84:	af00      	add	r7, sp, #0
 8005f86:	6078      	str	r0, [r7, #4]
 8005f88:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005f8a:	4b21      	ldr	r3, [pc, #132]	@ (8006010 <prvAddCurrentTaskToDelayedList+0x90>)
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005f90:	4b20      	ldr	r3, [pc, #128]	@ (8006014 <prvAddCurrentTaskToDelayedList+0x94>)
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	3304      	adds	r3, #4
 8005f96:	4618      	mov	r0, r3
 8005f98:	f7fe fbee 	bl	8004778 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005fa2:	d10a      	bne.n	8005fba <prvAddCurrentTaskToDelayedList+0x3a>
 8005fa4:	683b      	ldr	r3, [r7, #0]
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d007      	beq.n	8005fba <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005faa:	4b1a      	ldr	r3, [pc, #104]	@ (8006014 <prvAddCurrentTaskToDelayedList+0x94>)
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	3304      	adds	r3, #4
 8005fb0:	4619      	mov	r1, r3
 8005fb2:	4819      	ldr	r0, [pc, #100]	@ (8006018 <prvAddCurrentTaskToDelayedList+0x98>)
 8005fb4:	f7fe fb83 	bl	80046be <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005fb8:	e026      	b.n	8006008 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005fba:	68fa      	ldr	r2, [r7, #12]
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	4413      	add	r3, r2
 8005fc0:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005fc2:	4b14      	ldr	r3, [pc, #80]	@ (8006014 <prvAddCurrentTaskToDelayedList+0x94>)
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	68ba      	ldr	r2, [r7, #8]
 8005fc8:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005fca:	68ba      	ldr	r2, [r7, #8]
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	429a      	cmp	r2, r3
 8005fd0:	d209      	bcs.n	8005fe6 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005fd2:	4b12      	ldr	r3, [pc, #72]	@ (800601c <prvAddCurrentTaskToDelayedList+0x9c>)
 8005fd4:	681a      	ldr	r2, [r3, #0]
 8005fd6:	4b0f      	ldr	r3, [pc, #60]	@ (8006014 <prvAddCurrentTaskToDelayedList+0x94>)
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	3304      	adds	r3, #4
 8005fdc:	4619      	mov	r1, r3
 8005fde:	4610      	mov	r0, r2
 8005fe0:	f7fe fb91 	bl	8004706 <vListInsert>
}
 8005fe4:	e010      	b.n	8006008 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005fe6:	4b0e      	ldr	r3, [pc, #56]	@ (8006020 <prvAddCurrentTaskToDelayedList+0xa0>)
 8005fe8:	681a      	ldr	r2, [r3, #0]
 8005fea:	4b0a      	ldr	r3, [pc, #40]	@ (8006014 <prvAddCurrentTaskToDelayedList+0x94>)
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	3304      	adds	r3, #4
 8005ff0:	4619      	mov	r1, r3
 8005ff2:	4610      	mov	r0, r2
 8005ff4:	f7fe fb87 	bl	8004706 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005ff8:	4b0a      	ldr	r3, [pc, #40]	@ (8006024 <prvAddCurrentTaskToDelayedList+0xa4>)
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	68ba      	ldr	r2, [r7, #8]
 8005ffe:	429a      	cmp	r2, r3
 8006000:	d202      	bcs.n	8006008 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8006002:	4a08      	ldr	r2, [pc, #32]	@ (8006024 <prvAddCurrentTaskToDelayedList+0xa4>)
 8006004:	68bb      	ldr	r3, [r7, #8]
 8006006:	6013      	str	r3, [r2, #0]
}
 8006008:	bf00      	nop
 800600a:	3710      	adds	r7, #16
 800600c:	46bd      	mov	sp, r7
 800600e:	bd80      	pop	{r7, pc}
 8006010:	20005790 	.word	0x20005790
 8006014:	200052b8 	.word	0x200052b8
 8006018:	20005778 	.word	0x20005778
 800601c:	20005748 	.word	0x20005748
 8006020:	20005744 	.word	0x20005744
 8006024:	200057ac 	.word	0x200057ac

08006028 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8006028:	b580      	push	{r7, lr}
 800602a:	b08a      	sub	sp, #40	@ 0x28
 800602c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800602e:	2300      	movs	r3, #0
 8006030:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8006032:	f000 fb13 	bl	800665c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8006036:	4b1d      	ldr	r3, [pc, #116]	@ (80060ac <xTimerCreateTimerTask+0x84>)
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	2b00      	cmp	r3, #0
 800603c:	d021      	beq.n	8006082 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800603e:	2300      	movs	r3, #0
 8006040:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8006042:	2300      	movs	r3, #0
 8006044:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8006046:	1d3a      	adds	r2, r7, #4
 8006048:	f107 0108 	add.w	r1, r7, #8
 800604c:	f107 030c 	add.w	r3, r7, #12
 8006050:	4618      	mov	r0, r3
 8006052:	f7fe faed 	bl	8004630 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8006056:	6879      	ldr	r1, [r7, #4]
 8006058:	68bb      	ldr	r3, [r7, #8]
 800605a:	68fa      	ldr	r2, [r7, #12]
 800605c:	9202      	str	r2, [sp, #8]
 800605e:	9301      	str	r3, [sp, #4]
 8006060:	2302      	movs	r3, #2
 8006062:	9300      	str	r3, [sp, #0]
 8006064:	2300      	movs	r3, #0
 8006066:	460a      	mov	r2, r1
 8006068:	4911      	ldr	r1, [pc, #68]	@ (80060b0 <xTimerCreateTimerTask+0x88>)
 800606a:	4812      	ldr	r0, [pc, #72]	@ (80060b4 <xTimerCreateTimerTask+0x8c>)
 800606c:	f7ff f8a8 	bl	80051c0 <xTaskCreateStatic>
 8006070:	4603      	mov	r3, r0
 8006072:	4a11      	ldr	r2, [pc, #68]	@ (80060b8 <xTimerCreateTimerTask+0x90>)
 8006074:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8006076:	4b10      	ldr	r3, [pc, #64]	@ (80060b8 <xTimerCreateTimerTask+0x90>)
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	2b00      	cmp	r3, #0
 800607c:	d001      	beq.n	8006082 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800607e:	2301      	movs	r3, #1
 8006080:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8006082:	697b      	ldr	r3, [r7, #20]
 8006084:	2b00      	cmp	r3, #0
 8006086:	d10b      	bne.n	80060a0 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8006088:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800608c:	f383 8811 	msr	BASEPRI, r3
 8006090:	f3bf 8f6f 	isb	sy
 8006094:	f3bf 8f4f 	dsb	sy
 8006098:	613b      	str	r3, [r7, #16]
}
 800609a:	bf00      	nop
 800609c:	bf00      	nop
 800609e:	e7fd      	b.n	800609c <xTimerCreateTimerTask+0x74>
	return xReturn;
 80060a0:	697b      	ldr	r3, [r7, #20]
}
 80060a2:	4618      	mov	r0, r3
 80060a4:	3718      	adds	r7, #24
 80060a6:	46bd      	mov	sp, r7
 80060a8:	bd80      	pop	{r7, pc}
 80060aa:	bf00      	nop
 80060ac:	200057e8 	.word	0x200057e8
 80060b0:	08014ef0 	.word	0x08014ef0
 80060b4:	080061f5 	.word	0x080061f5
 80060b8:	200057ec 	.word	0x200057ec

080060bc <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80060bc:	b580      	push	{r7, lr}
 80060be:	b08a      	sub	sp, #40	@ 0x28
 80060c0:	af00      	add	r7, sp, #0
 80060c2:	60f8      	str	r0, [r7, #12]
 80060c4:	60b9      	str	r1, [r7, #8]
 80060c6:	607a      	str	r2, [r7, #4]
 80060c8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80060ca:	2300      	movs	r3, #0
 80060cc:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d10b      	bne.n	80060ec <xTimerGenericCommand+0x30>
	__asm volatile
 80060d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060d8:	f383 8811 	msr	BASEPRI, r3
 80060dc:	f3bf 8f6f 	isb	sy
 80060e0:	f3bf 8f4f 	dsb	sy
 80060e4:	623b      	str	r3, [r7, #32]
}
 80060e6:	bf00      	nop
 80060e8:	bf00      	nop
 80060ea:	e7fd      	b.n	80060e8 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80060ec:	4b19      	ldr	r3, [pc, #100]	@ (8006154 <xTimerGenericCommand+0x98>)
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	d02a      	beq.n	800614a <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80060f4:	68bb      	ldr	r3, [r7, #8]
 80060f6:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8006100:	68bb      	ldr	r3, [r7, #8]
 8006102:	2b05      	cmp	r3, #5
 8006104:	dc18      	bgt.n	8006138 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8006106:	f7ff fead 	bl	8005e64 <xTaskGetSchedulerState>
 800610a:	4603      	mov	r3, r0
 800610c:	2b02      	cmp	r3, #2
 800610e:	d109      	bne.n	8006124 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8006110:	4b10      	ldr	r3, [pc, #64]	@ (8006154 <xTimerGenericCommand+0x98>)
 8006112:	6818      	ldr	r0, [r3, #0]
 8006114:	f107 0110 	add.w	r1, r7, #16
 8006118:	2300      	movs	r3, #0
 800611a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800611c:	f7fe fc60 	bl	80049e0 <xQueueGenericSend>
 8006120:	6278      	str	r0, [r7, #36]	@ 0x24
 8006122:	e012      	b.n	800614a <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8006124:	4b0b      	ldr	r3, [pc, #44]	@ (8006154 <xTimerGenericCommand+0x98>)
 8006126:	6818      	ldr	r0, [r3, #0]
 8006128:	f107 0110 	add.w	r1, r7, #16
 800612c:	2300      	movs	r3, #0
 800612e:	2200      	movs	r2, #0
 8006130:	f7fe fc56 	bl	80049e0 <xQueueGenericSend>
 8006134:	6278      	str	r0, [r7, #36]	@ 0x24
 8006136:	e008      	b.n	800614a <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8006138:	4b06      	ldr	r3, [pc, #24]	@ (8006154 <xTimerGenericCommand+0x98>)
 800613a:	6818      	ldr	r0, [r3, #0]
 800613c:	f107 0110 	add.w	r1, r7, #16
 8006140:	2300      	movs	r3, #0
 8006142:	683a      	ldr	r2, [r7, #0]
 8006144:	f7fe fd4e 	bl	8004be4 <xQueueGenericSendFromISR>
 8006148:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800614a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800614c:	4618      	mov	r0, r3
 800614e:	3728      	adds	r7, #40	@ 0x28
 8006150:	46bd      	mov	sp, r7
 8006152:	bd80      	pop	{r7, pc}
 8006154:	200057e8 	.word	0x200057e8

08006158 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8006158:	b580      	push	{r7, lr}
 800615a:	b088      	sub	sp, #32
 800615c:	af02      	add	r7, sp, #8
 800615e:	6078      	str	r0, [r7, #4]
 8006160:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006162:	4b23      	ldr	r3, [pc, #140]	@ (80061f0 <prvProcessExpiredTimer+0x98>)
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	68db      	ldr	r3, [r3, #12]
 8006168:	68db      	ldr	r3, [r3, #12]
 800616a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800616c:	697b      	ldr	r3, [r7, #20]
 800616e:	3304      	adds	r3, #4
 8006170:	4618      	mov	r0, r3
 8006172:	f7fe fb01 	bl	8004778 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006176:	697b      	ldr	r3, [r7, #20]
 8006178:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800617c:	f003 0304 	and.w	r3, r3, #4
 8006180:	2b00      	cmp	r3, #0
 8006182:	d023      	beq.n	80061cc <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8006184:	697b      	ldr	r3, [r7, #20]
 8006186:	699a      	ldr	r2, [r3, #24]
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	18d1      	adds	r1, r2, r3
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	683a      	ldr	r2, [r7, #0]
 8006190:	6978      	ldr	r0, [r7, #20]
 8006192:	f000 f8d5 	bl	8006340 <prvInsertTimerInActiveList>
 8006196:	4603      	mov	r3, r0
 8006198:	2b00      	cmp	r3, #0
 800619a:	d020      	beq.n	80061de <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800619c:	2300      	movs	r3, #0
 800619e:	9300      	str	r3, [sp, #0]
 80061a0:	2300      	movs	r3, #0
 80061a2:	687a      	ldr	r2, [r7, #4]
 80061a4:	2100      	movs	r1, #0
 80061a6:	6978      	ldr	r0, [r7, #20]
 80061a8:	f7ff ff88 	bl	80060bc <xTimerGenericCommand>
 80061ac:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80061ae:	693b      	ldr	r3, [r7, #16]
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d114      	bne.n	80061de <prvProcessExpiredTimer+0x86>
	__asm volatile
 80061b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061b8:	f383 8811 	msr	BASEPRI, r3
 80061bc:	f3bf 8f6f 	isb	sy
 80061c0:	f3bf 8f4f 	dsb	sy
 80061c4:	60fb      	str	r3, [r7, #12]
}
 80061c6:	bf00      	nop
 80061c8:	bf00      	nop
 80061ca:	e7fd      	b.n	80061c8 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80061cc:	697b      	ldr	r3, [r7, #20]
 80061ce:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80061d2:	f023 0301 	bic.w	r3, r3, #1
 80061d6:	b2da      	uxtb	r2, r3
 80061d8:	697b      	ldr	r3, [r7, #20]
 80061da:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80061de:	697b      	ldr	r3, [r7, #20]
 80061e0:	6a1b      	ldr	r3, [r3, #32]
 80061e2:	6978      	ldr	r0, [r7, #20]
 80061e4:	4798      	blx	r3
}
 80061e6:	bf00      	nop
 80061e8:	3718      	adds	r7, #24
 80061ea:	46bd      	mov	sp, r7
 80061ec:	bd80      	pop	{r7, pc}
 80061ee:	bf00      	nop
 80061f0:	200057e0 	.word	0x200057e0

080061f4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80061f4:	b580      	push	{r7, lr}
 80061f6:	b084      	sub	sp, #16
 80061f8:	af00      	add	r7, sp, #0
 80061fa:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80061fc:	f107 0308 	add.w	r3, r7, #8
 8006200:	4618      	mov	r0, r3
 8006202:	f000 f859 	bl	80062b8 <prvGetNextExpireTime>
 8006206:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8006208:	68bb      	ldr	r3, [r7, #8]
 800620a:	4619      	mov	r1, r3
 800620c:	68f8      	ldr	r0, [r7, #12]
 800620e:	f000 f805 	bl	800621c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8006212:	f000 f8d7 	bl	80063c4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006216:	bf00      	nop
 8006218:	e7f0      	b.n	80061fc <prvTimerTask+0x8>
	...

0800621c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800621c:	b580      	push	{r7, lr}
 800621e:	b084      	sub	sp, #16
 8006220:	af00      	add	r7, sp, #0
 8006222:	6078      	str	r0, [r7, #4]
 8006224:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8006226:	f7ff fa0f 	bl	8005648 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800622a:	f107 0308 	add.w	r3, r7, #8
 800622e:	4618      	mov	r0, r3
 8006230:	f000 f866 	bl	8006300 <prvSampleTimeNow>
 8006234:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8006236:	68bb      	ldr	r3, [r7, #8]
 8006238:	2b00      	cmp	r3, #0
 800623a:	d130      	bne.n	800629e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800623c:	683b      	ldr	r3, [r7, #0]
 800623e:	2b00      	cmp	r3, #0
 8006240:	d10a      	bne.n	8006258 <prvProcessTimerOrBlockTask+0x3c>
 8006242:	687a      	ldr	r2, [r7, #4]
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	429a      	cmp	r2, r3
 8006248:	d806      	bhi.n	8006258 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800624a:	f7ff fa0b 	bl	8005664 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800624e:	68f9      	ldr	r1, [r7, #12]
 8006250:	6878      	ldr	r0, [r7, #4]
 8006252:	f7ff ff81 	bl	8006158 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8006256:	e024      	b.n	80062a2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8006258:	683b      	ldr	r3, [r7, #0]
 800625a:	2b00      	cmp	r3, #0
 800625c:	d008      	beq.n	8006270 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800625e:	4b13      	ldr	r3, [pc, #76]	@ (80062ac <prvProcessTimerOrBlockTask+0x90>)
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	2b00      	cmp	r3, #0
 8006266:	d101      	bne.n	800626c <prvProcessTimerOrBlockTask+0x50>
 8006268:	2301      	movs	r3, #1
 800626a:	e000      	b.n	800626e <prvProcessTimerOrBlockTask+0x52>
 800626c:	2300      	movs	r3, #0
 800626e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8006270:	4b0f      	ldr	r3, [pc, #60]	@ (80062b0 <prvProcessTimerOrBlockTask+0x94>)
 8006272:	6818      	ldr	r0, [r3, #0]
 8006274:	687a      	ldr	r2, [r7, #4]
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	1ad3      	subs	r3, r2, r3
 800627a:	683a      	ldr	r2, [r7, #0]
 800627c:	4619      	mov	r1, r3
 800627e:	f7fe ff6b 	bl	8005158 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8006282:	f7ff f9ef 	bl	8005664 <xTaskResumeAll>
 8006286:	4603      	mov	r3, r0
 8006288:	2b00      	cmp	r3, #0
 800628a:	d10a      	bne.n	80062a2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800628c:	4b09      	ldr	r3, [pc, #36]	@ (80062b4 <prvProcessTimerOrBlockTask+0x98>)
 800628e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006292:	601a      	str	r2, [r3, #0]
 8006294:	f3bf 8f4f 	dsb	sy
 8006298:	f3bf 8f6f 	isb	sy
}
 800629c:	e001      	b.n	80062a2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800629e:	f7ff f9e1 	bl	8005664 <xTaskResumeAll>
}
 80062a2:	bf00      	nop
 80062a4:	3710      	adds	r7, #16
 80062a6:	46bd      	mov	sp, r7
 80062a8:	bd80      	pop	{r7, pc}
 80062aa:	bf00      	nop
 80062ac:	200057e4 	.word	0x200057e4
 80062b0:	200057e8 	.word	0x200057e8
 80062b4:	e000ed04 	.word	0xe000ed04

080062b8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80062b8:	b480      	push	{r7}
 80062ba:	b085      	sub	sp, #20
 80062bc:	af00      	add	r7, sp, #0
 80062be:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80062c0:	4b0e      	ldr	r3, [pc, #56]	@ (80062fc <prvGetNextExpireTime+0x44>)
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d101      	bne.n	80062ce <prvGetNextExpireTime+0x16>
 80062ca:	2201      	movs	r2, #1
 80062cc:	e000      	b.n	80062d0 <prvGetNextExpireTime+0x18>
 80062ce:	2200      	movs	r2, #0
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d105      	bne.n	80062e8 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80062dc:	4b07      	ldr	r3, [pc, #28]	@ (80062fc <prvGetNextExpireTime+0x44>)
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	68db      	ldr	r3, [r3, #12]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	60fb      	str	r3, [r7, #12]
 80062e6:	e001      	b.n	80062ec <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80062e8:	2300      	movs	r3, #0
 80062ea:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80062ec:	68fb      	ldr	r3, [r7, #12]
}
 80062ee:	4618      	mov	r0, r3
 80062f0:	3714      	adds	r7, #20
 80062f2:	46bd      	mov	sp, r7
 80062f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062f8:	4770      	bx	lr
 80062fa:	bf00      	nop
 80062fc:	200057e0 	.word	0x200057e0

08006300 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8006300:	b580      	push	{r7, lr}
 8006302:	b084      	sub	sp, #16
 8006304:	af00      	add	r7, sp, #0
 8006306:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8006308:	f7ff fa4a 	bl	80057a0 <xTaskGetTickCount>
 800630c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800630e:	4b0b      	ldr	r3, [pc, #44]	@ (800633c <prvSampleTimeNow+0x3c>)
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	68fa      	ldr	r2, [r7, #12]
 8006314:	429a      	cmp	r2, r3
 8006316:	d205      	bcs.n	8006324 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8006318:	f000 f93a 	bl	8006590 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	2201      	movs	r2, #1
 8006320:	601a      	str	r2, [r3, #0]
 8006322:	e002      	b.n	800632a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	2200      	movs	r2, #0
 8006328:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800632a:	4a04      	ldr	r2, [pc, #16]	@ (800633c <prvSampleTimeNow+0x3c>)
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8006330:	68fb      	ldr	r3, [r7, #12]
}
 8006332:	4618      	mov	r0, r3
 8006334:	3710      	adds	r7, #16
 8006336:	46bd      	mov	sp, r7
 8006338:	bd80      	pop	{r7, pc}
 800633a:	bf00      	nop
 800633c:	200057f0 	.word	0x200057f0

08006340 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8006340:	b580      	push	{r7, lr}
 8006342:	b086      	sub	sp, #24
 8006344:	af00      	add	r7, sp, #0
 8006346:	60f8      	str	r0, [r7, #12]
 8006348:	60b9      	str	r1, [r7, #8]
 800634a:	607a      	str	r2, [r7, #4]
 800634c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800634e:	2300      	movs	r3, #0
 8006350:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	68ba      	ldr	r2, [r7, #8]
 8006356:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	68fa      	ldr	r2, [r7, #12]
 800635c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800635e:	68ba      	ldr	r2, [r7, #8]
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	429a      	cmp	r2, r3
 8006364:	d812      	bhi.n	800638c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006366:	687a      	ldr	r2, [r7, #4]
 8006368:	683b      	ldr	r3, [r7, #0]
 800636a:	1ad2      	subs	r2, r2, r3
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	699b      	ldr	r3, [r3, #24]
 8006370:	429a      	cmp	r2, r3
 8006372:	d302      	bcc.n	800637a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8006374:	2301      	movs	r3, #1
 8006376:	617b      	str	r3, [r7, #20]
 8006378:	e01b      	b.n	80063b2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800637a:	4b10      	ldr	r3, [pc, #64]	@ (80063bc <prvInsertTimerInActiveList+0x7c>)
 800637c:	681a      	ldr	r2, [r3, #0]
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	3304      	adds	r3, #4
 8006382:	4619      	mov	r1, r3
 8006384:	4610      	mov	r0, r2
 8006386:	f7fe f9be 	bl	8004706 <vListInsert>
 800638a:	e012      	b.n	80063b2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800638c:	687a      	ldr	r2, [r7, #4]
 800638e:	683b      	ldr	r3, [r7, #0]
 8006390:	429a      	cmp	r2, r3
 8006392:	d206      	bcs.n	80063a2 <prvInsertTimerInActiveList+0x62>
 8006394:	68ba      	ldr	r2, [r7, #8]
 8006396:	683b      	ldr	r3, [r7, #0]
 8006398:	429a      	cmp	r2, r3
 800639a:	d302      	bcc.n	80063a2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800639c:	2301      	movs	r3, #1
 800639e:	617b      	str	r3, [r7, #20]
 80063a0:	e007      	b.n	80063b2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80063a2:	4b07      	ldr	r3, [pc, #28]	@ (80063c0 <prvInsertTimerInActiveList+0x80>)
 80063a4:	681a      	ldr	r2, [r3, #0]
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	3304      	adds	r3, #4
 80063aa:	4619      	mov	r1, r3
 80063ac:	4610      	mov	r0, r2
 80063ae:	f7fe f9aa 	bl	8004706 <vListInsert>
		}
	}

	return xProcessTimerNow;
 80063b2:	697b      	ldr	r3, [r7, #20]
}
 80063b4:	4618      	mov	r0, r3
 80063b6:	3718      	adds	r7, #24
 80063b8:	46bd      	mov	sp, r7
 80063ba:	bd80      	pop	{r7, pc}
 80063bc:	200057e4 	.word	0x200057e4
 80063c0:	200057e0 	.word	0x200057e0

080063c4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80063c4:	b580      	push	{r7, lr}
 80063c6:	b08e      	sub	sp, #56	@ 0x38
 80063c8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80063ca:	e0ce      	b.n	800656a <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	da19      	bge.n	8006406 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80063d2:	1d3b      	adds	r3, r7, #4
 80063d4:	3304      	adds	r3, #4
 80063d6:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80063d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80063da:	2b00      	cmp	r3, #0
 80063dc:	d10b      	bne.n	80063f6 <prvProcessReceivedCommands+0x32>
	__asm volatile
 80063de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063e2:	f383 8811 	msr	BASEPRI, r3
 80063e6:	f3bf 8f6f 	isb	sy
 80063ea:	f3bf 8f4f 	dsb	sy
 80063ee:	61fb      	str	r3, [r7, #28]
}
 80063f0:	bf00      	nop
 80063f2:	bf00      	nop
 80063f4:	e7fd      	b.n	80063f2 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80063f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80063fc:	6850      	ldr	r0, [r2, #4]
 80063fe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006400:	6892      	ldr	r2, [r2, #8]
 8006402:	4611      	mov	r1, r2
 8006404:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	2b00      	cmp	r3, #0
 800640a:	f2c0 80ae 	blt.w	800656a <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8006412:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006414:	695b      	ldr	r3, [r3, #20]
 8006416:	2b00      	cmp	r3, #0
 8006418:	d004      	beq.n	8006424 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800641a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800641c:	3304      	adds	r3, #4
 800641e:	4618      	mov	r0, r3
 8006420:	f7fe f9aa 	bl	8004778 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006424:	463b      	mov	r3, r7
 8006426:	4618      	mov	r0, r3
 8006428:	f7ff ff6a 	bl	8006300 <prvSampleTimeNow>
 800642c:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	2b09      	cmp	r3, #9
 8006432:	f200 8097 	bhi.w	8006564 <prvProcessReceivedCommands+0x1a0>
 8006436:	a201      	add	r2, pc, #4	@ (adr r2, 800643c <prvProcessReceivedCommands+0x78>)
 8006438:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800643c:	08006465 	.word	0x08006465
 8006440:	08006465 	.word	0x08006465
 8006444:	08006465 	.word	0x08006465
 8006448:	080064db 	.word	0x080064db
 800644c:	080064ef 	.word	0x080064ef
 8006450:	0800653b 	.word	0x0800653b
 8006454:	08006465 	.word	0x08006465
 8006458:	08006465 	.word	0x08006465
 800645c:	080064db 	.word	0x080064db
 8006460:	080064ef 	.word	0x080064ef
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006464:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006466:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800646a:	f043 0301 	orr.w	r3, r3, #1
 800646e:	b2da      	uxtb	r2, r3
 8006470:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006472:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8006476:	68ba      	ldr	r2, [r7, #8]
 8006478:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800647a:	699b      	ldr	r3, [r3, #24]
 800647c:	18d1      	adds	r1, r2, r3
 800647e:	68bb      	ldr	r3, [r7, #8]
 8006480:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006482:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006484:	f7ff ff5c 	bl	8006340 <prvInsertTimerInActiveList>
 8006488:	4603      	mov	r3, r0
 800648a:	2b00      	cmp	r3, #0
 800648c:	d06c      	beq.n	8006568 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800648e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006490:	6a1b      	ldr	r3, [r3, #32]
 8006492:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006494:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006496:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006498:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800649c:	f003 0304 	and.w	r3, r3, #4
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	d061      	beq.n	8006568 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80064a4:	68ba      	ldr	r2, [r7, #8]
 80064a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064a8:	699b      	ldr	r3, [r3, #24]
 80064aa:	441a      	add	r2, r3
 80064ac:	2300      	movs	r3, #0
 80064ae:	9300      	str	r3, [sp, #0]
 80064b0:	2300      	movs	r3, #0
 80064b2:	2100      	movs	r1, #0
 80064b4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80064b6:	f7ff fe01 	bl	80060bc <xTimerGenericCommand>
 80064ba:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80064bc:	6a3b      	ldr	r3, [r7, #32]
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d152      	bne.n	8006568 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 80064c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064c6:	f383 8811 	msr	BASEPRI, r3
 80064ca:	f3bf 8f6f 	isb	sy
 80064ce:	f3bf 8f4f 	dsb	sy
 80064d2:	61bb      	str	r3, [r7, #24]
}
 80064d4:	bf00      	nop
 80064d6:	bf00      	nop
 80064d8:	e7fd      	b.n	80064d6 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80064da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064dc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80064e0:	f023 0301 	bic.w	r3, r3, #1
 80064e4:	b2da      	uxtb	r2, r3
 80064e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064e8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80064ec:	e03d      	b.n	800656a <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80064ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064f0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80064f4:	f043 0301 	orr.w	r3, r3, #1
 80064f8:	b2da      	uxtb	r2, r3
 80064fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064fc:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8006500:	68ba      	ldr	r2, [r7, #8]
 8006502:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006504:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8006506:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006508:	699b      	ldr	r3, [r3, #24]
 800650a:	2b00      	cmp	r3, #0
 800650c:	d10b      	bne.n	8006526 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800650e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006512:	f383 8811 	msr	BASEPRI, r3
 8006516:	f3bf 8f6f 	isb	sy
 800651a:	f3bf 8f4f 	dsb	sy
 800651e:	617b      	str	r3, [r7, #20]
}
 8006520:	bf00      	nop
 8006522:	bf00      	nop
 8006524:	e7fd      	b.n	8006522 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8006526:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006528:	699a      	ldr	r2, [r3, #24]
 800652a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800652c:	18d1      	adds	r1, r2, r3
 800652e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006530:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006532:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006534:	f7ff ff04 	bl	8006340 <prvInsertTimerInActiveList>
					break;
 8006538:	e017      	b.n	800656a <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800653a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800653c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006540:	f003 0302 	and.w	r3, r3, #2
 8006544:	2b00      	cmp	r3, #0
 8006546:	d103      	bne.n	8006550 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8006548:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800654a:	f000 fbe5 	bl	8006d18 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800654e:	e00c      	b.n	800656a <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006550:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006552:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006556:	f023 0301 	bic.w	r3, r3, #1
 800655a:	b2da      	uxtb	r2, r3
 800655c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800655e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8006562:	e002      	b.n	800656a <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8006564:	bf00      	nop
 8006566:	e000      	b.n	800656a <prvProcessReceivedCommands+0x1a6>
					break;
 8006568:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800656a:	4b08      	ldr	r3, [pc, #32]	@ (800658c <prvProcessReceivedCommands+0x1c8>)
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	1d39      	adds	r1, r7, #4
 8006570:	2200      	movs	r2, #0
 8006572:	4618      	mov	r0, r3
 8006574:	f7fe fbd4 	bl	8004d20 <xQueueReceive>
 8006578:	4603      	mov	r3, r0
 800657a:	2b00      	cmp	r3, #0
 800657c:	f47f af26 	bne.w	80063cc <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8006580:	bf00      	nop
 8006582:	bf00      	nop
 8006584:	3730      	adds	r7, #48	@ 0x30
 8006586:	46bd      	mov	sp, r7
 8006588:	bd80      	pop	{r7, pc}
 800658a:	bf00      	nop
 800658c:	200057e8 	.word	0x200057e8

08006590 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8006590:	b580      	push	{r7, lr}
 8006592:	b088      	sub	sp, #32
 8006594:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006596:	e049      	b.n	800662c <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006598:	4b2e      	ldr	r3, [pc, #184]	@ (8006654 <prvSwitchTimerLists+0xc4>)
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	68db      	ldr	r3, [r3, #12]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80065a2:	4b2c      	ldr	r3, [pc, #176]	@ (8006654 <prvSwitchTimerLists+0xc4>)
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	68db      	ldr	r3, [r3, #12]
 80065a8:	68db      	ldr	r3, [r3, #12]
 80065aa:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	3304      	adds	r3, #4
 80065b0:	4618      	mov	r0, r3
 80065b2:	f7fe f8e1 	bl	8004778 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	6a1b      	ldr	r3, [r3, #32]
 80065ba:	68f8      	ldr	r0, [r7, #12]
 80065bc:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80065c4:	f003 0304 	and.w	r3, r3, #4
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	d02f      	beq.n	800662c <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	699b      	ldr	r3, [r3, #24]
 80065d0:	693a      	ldr	r2, [r7, #16]
 80065d2:	4413      	add	r3, r2
 80065d4:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80065d6:	68ba      	ldr	r2, [r7, #8]
 80065d8:	693b      	ldr	r3, [r7, #16]
 80065da:	429a      	cmp	r2, r3
 80065dc:	d90e      	bls.n	80065fc <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	68ba      	ldr	r2, [r7, #8]
 80065e2:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	68fa      	ldr	r2, [r7, #12]
 80065e8:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80065ea:	4b1a      	ldr	r3, [pc, #104]	@ (8006654 <prvSwitchTimerLists+0xc4>)
 80065ec:	681a      	ldr	r2, [r3, #0]
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	3304      	adds	r3, #4
 80065f2:	4619      	mov	r1, r3
 80065f4:	4610      	mov	r0, r2
 80065f6:	f7fe f886 	bl	8004706 <vListInsert>
 80065fa:	e017      	b.n	800662c <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80065fc:	2300      	movs	r3, #0
 80065fe:	9300      	str	r3, [sp, #0]
 8006600:	2300      	movs	r3, #0
 8006602:	693a      	ldr	r2, [r7, #16]
 8006604:	2100      	movs	r1, #0
 8006606:	68f8      	ldr	r0, [r7, #12]
 8006608:	f7ff fd58 	bl	80060bc <xTimerGenericCommand>
 800660c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	2b00      	cmp	r3, #0
 8006612:	d10b      	bne.n	800662c <prvSwitchTimerLists+0x9c>
	__asm volatile
 8006614:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006618:	f383 8811 	msr	BASEPRI, r3
 800661c:	f3bf 8f6f 	isb	sy
 8006620:	f3bf 8f4f 	dsb	sy
 8006624:	603b      	str	r3, [r7, #0]
}
 8006626:	bf00      	nop
 8006628:	bf00      	nop
 800662a:	e7fd      	b.n	8006628 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800662c:	4b09      	ldr	r3, [pc, #36]	@ (8006654 <prvSwitchTimerLists+0xc4>)
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	2b00      	cmp	r3, #0
 8006634:	d1b0      	bne.n	8006598 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8006636:	4b07      	ldr	r3, [pc, #28]	@ (8006654 <prvSwitchTimerLists+0xc4>)
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800663c:	4b06      	ldr	r3, [pc, #24]	@ (8006658 <prvSwitchTimerLists+0xc8>)
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	4a04      	ldr	r2, [pc, #16]	@ (8006654 <prvSwitchTimerLists+0xc4>)
 8006642:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8006644:	4a04      	ldr	r2, [pc, #16]	@ (8006658 <prvSwitchTimerLists+0xc8>)
 8006646:	697b      	ldr	r3, [r7, #20]
 8006648:	6013      	str	r3, [r2, #0]
}
 800664a:	bf00      	nop
 800664c:	3718      	adds	r7, #24
 800664e:	46bd      	mov	sp, r7
 8006650:	bd80      	pop	{r7, pc}
 8006652:	bf00      	nop
 8006654:	200057e0 	.word	0x200057e0
 8006658:	200057e4 	.word	0x200057e4

0800665c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800665c:	b580      	push	{r7, lr}
 800665e:	b082      	sub	sp, #8
 8006660:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8006662:	f000 f969 	bl	8006938 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8006666:	4b15      	ldr	r3, [pc, #84]	@ (80066bc <prvCheckForValidListAndQueue+0x60>)
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	2b00      	cmp	r3, #0
 800666c:	d120      	bne.n	80066b0 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800666e:	4814      	ldr	r0, [pc, #80]	@ (80066c0 <prvCheckForValidListAndQueue+0x64>)
 8006670:	f7fd fff8 	bl	8004664 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8006674:	4813      	ldr	r0, [pc, #76]	@ (80066c4 <prvCheckForValidListAndQueue+0x68>)
 8006676:	f7fd fff5 	bl	8004664 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800667a:	4b13      	ldr	r3, [pc, #76]	@ (80066c8 <prvCheckForValidListAndQueue+0x6c>)
 800667c:	4a10      	ldr	r2, [pc, #64]	@ (80066c0 <prvCheckForValidListAndQueue+0x64>)
 800667e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8006680:	4b12      	ldr	r3, [pc, #72]	@ (80066cc <prvCheckForValidListAndQueue+0x70>)
 8006682:	4a10      	ldr	r2, [pc, #64]	@ (80066c4 <prvCheckForValidListAndQueue+0x68>)
 8006684:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8006686:	2300      	movs	r3, #0
 8006688:	9300      	str	r3, [sp, #0]
 800668a:	4b11      	ldr	r3, [pc, #68]	@ (80066d0 <prvCheckForValidListAndQueue+0x74>)
 800668c:	4a11      	ldr	r2, [pc, #68]	@ (80066d4 <prvCheckForValidListAndQueue+0x78>)
 800668e:	2110      	movs	r1, #16
 8006690:	200a      	movs	r0, #10
 8006692:	f7fe f905 	bl	80048a0 <xQueueGenericCreateStatic>
 8006696:	4603      	mov	r3, r0
 8006698:	4a08      	ldr	r2, [pc, #32]	@ (80066bc <prvCheckForValidListAndQueue+0x60>)
 800669a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800669c:	4b07      	ldr	r3, [pc, #28]	@ (80066bc <prvCheckForValidListAndQueue+0x60>)
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d005      	beq.n	80066b0 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80066a4:	4b05      	ldr	r3, [pc, #20]	@ (80066bc <prvCheckForValidListAndQueue+0x60>)
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	490b      	ldr	r1, [pc, #44]	@ (80066d8 <prvCheckForValidListAndQueue+0x7c>)
 80066aa:	4618      	mov	r0, r3
 80066ac:	f7fe fd2a 	bl	8005104 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80066b0:	f000 f974 	bl	800699c <vPortExitCritical>
}
 80066b4:	bf00      	nop
 80066b6:	46bd      	mov	sp, r7
 80066b8:	bd80      	pop	{r7, pc}
 80066ba:	bf00      	nop
 80066bc:	200057e8 	.word	0x200057e8
 80066c0:	200057b8 	.word	0x200057b8
 80066c4:	200057cc 	.word	0x200057cc
 80066c8:	200057e0 	.word	0x200057e0
 80066cc:	200057e4 	.word	0x200057e4
 80066d0:	20005894 	.word	0x20005894
 80066d4:	200057f4 	.word	0x200057f4
 80066d8:	08014ef8 	.word	0x08014ef8

080066dc <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80066dc:	b480      	push	{r7}
 80066de:	b085      	sub	sp, #20
 80066e0:	af00      	add	r7, sp, #0
 80066e2:	60f8      	str	r0, [r7, #12]
 80066e4:	60b9      	str	r1, [r7, #8]
 80066e6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	3b04      	subs	r3, #4
 80066ec:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80066f4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	3b04      	subs	r3, #4
 80066fa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80066fc:	68bb      	ldr	r3, [r7, #8]
 80066fe:	f023 0201 	bic.w	r2, r3, #1
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	3b04      	subs	r3, #4
 800670a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800670c:	4a0c      	ldr	r2, [pc, #48]	@ (8006740 <pxPortInitialiseStack+0x64>)
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	3b14      	subs	r3, #20
 8006716:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006718:	687a      	ldr	r2, [r7, #4]
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	3b04      	subs	r3, #4
 8006722:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	f06f 0202 	mvn.w	r2, #2
 800672a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	3b20      	subs	r3, #32
 8006730:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006732:	68fb      	ldr	r3, [r7, #12]
}
 8006734:	4618      	mov	r0, r3
 8006736:	3714      	adds	r7, #20
 8006738:	46bd      	mov	sp, r7
 800673a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800673e:	4770      	bx	lr
 8006740:	08006745 	.word	0x08006745

08006744 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006744:	b480      	push	{r7}
 8006746:	b085      	sub	sp, #20
 8006748:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800674a:	2300      	movs	r3, #0
 800674c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800674e:	4b13      	ldr	r3, [pc, #76]	@ (800679c <prvTaskExitError+0x58>)
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006756:	d00b      	beq.n	8006770 <prvTaskExitError+0x2c>
	__asm volatile
 8006758:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800675c:	f383 8811 	msr	BASEPRI, r3
 8006760:	f3bf 8f6f 	isb	sy
 8006764:	f3bf 8f4f 	dsb	sy
 8006768:	60fb      	str	r3, [r7, #12]
}
 800676a:	bf00      	nop
 800676c:	bf00      	nop
 800676e:	e7fd      	b.n	800676c <prvTaskExitError+0x28>
	__asm volatile
 8006770:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006774:	f383 8811 	msr	BASEPRI, r3
 8006778:	f3bf 8f6f 	isb	sy
 800677c:	f3bf 8f4f 	dsb	sy
 8006780:	60bb      	str	r3, [r7, #8]
}
 8006782:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006784:	bf00      	nop
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	2b00      	cmp	r3, #0
 800678a:	d0fc      	beq.n	8006786 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800678c:	bf00      	nop
 800678e:	bf00      	nop
 8006790:	3714      	adds	r7, #20
 8006792:	46bd      	mov	sp, r7
 8006794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006798:	4770      	bx	lr
 800679a:	bf00      	nop
 800679c:	20000010 	.word	0x20000010

080067a0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80067a0:	4b07      	ldr	r3, [pc, #28]	@ (80067c0 <pxCurrentTCBConst2>)
 80067a2:	6819      	ldr	r1, [r3, #0]
 80067a4:	6808      	ldr	r0, [r1, #0]
 80067a6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80067aa:	f380 8809 	msr	PSP, r0
 80067ae:	f3bf 8f6f 	isb	sy
 80067b2:	f04f 0000 	mov.w	r0, #0
 80067b6:	f380 8811 	msr	BASEPRI, r0
 80067ba:	4770      	bx	lr
 80067bc:	f3af 8000 	nop.w

080067c0 <pxCurrentTCBConst2>:
 80067c0:	200052b8 	.word	0x200052b8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80067c4:	bf00      	nop
 80067c6:	bf00      	nop

080067c8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80067c8:	4808      	ldr	r0, [pc, #32]	@ (80067ec <prvPortStartFirstTask+0x24>)
 80067ca:	6800      	ldr	r0, [r0, #0]
 80067cc:	6800      	ldr	r0, [r0, #0]
 80067ce:	f380 8808 	msr	MSP, r0
 80067d2:	f04f 0000 	mov.w	r0, #0
 80067d6:	f380 8814 	msr	CONTROL, r0
 80067da:	b662      	cpsie	i
 80067dc:	b661      	cpsie	f
 80067de:	f3bf 8f4f 	dsb	sy
 80067e2:	f3bf 8f6f 	isb	sy
 80067e6:	df00      	svc	0
 80067e8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80067ea:	bf00      	nop
 80067ec:	e000ed08 	.word	0xe000ed08

080067f0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80067f0:	b580      	push	{r7, lr}
 80067f2:	b086      	sub	sp, #24
 80067f4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80067f6:	4b47      	ldr	r3, [pc, #284]	@ (8006914 <xPortStartScheduler+0x124>)
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	4a47      	ldr	r2, [pc, #284]	@ (8006918 <xPortStartScheduler+0x128>)
 80067fc:	4293      	cmp	r3, r2
 80067fe:	d10b      	bne.n	8006818 <xPortStartScheduler+0x28>
	__asm volatile
 8006800:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006804:	f383 8811 	msr	BASEPRI, r3
 8006808:	f3bf 8f6f 	isb	sy
 800680c:	f3bf 8f4f 	dsb	sy
 8006810:	60fb      	str	r3, [r7, #12]
}
 8006812:	bf00      	nop
 8006814:	bf00      	nop
 8006816:	e7fd      	b.n	8006814 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8006818:	4b3e      	ldr	r3, [pc, #248]	@ (8006914 <xPortStartScheduler+0x124>)
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	4a3f      	ldr	r2, [pc, #252]	@ (800691c <xPortStartScheduler+0x12c>)
 800681e:	4293      	cmp	r3, r2
 8006820:	d10b      	bne.n	800683a <xPortStartScheduler+0x4a>
	__asm volatile
 8006822:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006826:	f383 8811 	msr	BASEPRI, r3
 800682a:	f3bf 8f6f 	isb	sy
 800682e:	f3bf 8f4f 	dsb	sy
 8006832:	613b      	str	r3, [r7, #16]
}
 8006834:	bf00      	nop
 8006836:	bf00      	nop
 8006838:	e7fd      	b.n	8006836 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800683a:	4b39      	ldr	r3, [pc, #228]	@ (8006920 <xPortStartScheduler+0x130>)
 800683c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800683e:	697b      	ldr	r3, [r7, #20]
 8006840:	781b      	ldrb	r3, [r3, #0]
 8006842:	b2db      	uxtb	r3, r3
 8006844:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006846:	697b      	ldr	r3, [r7, #20]
 8006848:	22ff      	movs	r2, #255	@ 0xff
 800684a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800684c:	697b      	ldr	r3, [r7, #20]
 800684e:	781b      	ldrb	r3, [r3, #0]
 8006850:	b2db      	uxtb	r3, r3
 8006852:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006854:	78fb      	ldrb	r3, [r7, #3]
 8006856:	b2db      	uxtb	r3, r3
 8006858:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800685c:	b2da      	uxtb	r2, r3
 800685e:	4b31      	ldr	r3, [pc, #196]	@ (8006924 <xPortStartScheduler+0x134>)
 8006860:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006862:	4b31      	ldr	r3, [pc, #196]	@ (8006928 <xPortStartScheduler+0x138>)
 8006864:	2207      	movs	r2, #7
 8006866:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006868:	e009      	b.n	800687e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800686a:	4b2f      	ldr	r3, [pc, #188]	@ (8006928 <xPortStartScheduler+0x138>)
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	3b01      	subs	r3, #1
 8006870:	4a2d      	ldr	r2, [pc, #180]	@ (8006928 <xPortStartScheduler+0x138>)
 8006872:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006874:	78fb      	ldrb	r3, [r7, #3]
 8006876:	b2db      	uxtb	r3, r3
 8006878:	005b      	lsls	r3, r3, #1
 800687a:	b2db      	uxtb	r3, r3
 800687c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800687e:	78fb      	ldrb	r3, [r7, #3]
 8006880:	b2db      	uxtb	r3, r3
 8006882:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006886:	2b80      	cmp	r3, #128	@ 0x80
 8006888:	d0ef      	beq.n	800686a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800688a:	4b27      	ldr	r3, [pc, #156]	@ (8006928 <xPortStartScheduler+0x138>)
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	f1c3 0307 	rsb	r3, r3, #7
 8006892:	2b04      	cmp	r3, #4
 8006894:	d00b      	beq.n	80068ae <xPortStartScheduler+0xbe>
	__asm volatile
 8006896:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800689a:	f383 8811 	msr	BASEPRI, r3
 800689e:	f3bf 8f6f 	isb	sy
 80068a2:	f3bf 8f4f 	dsb	sy
 80068a6:	60bb      	str	r3, [r7, #8]
}
 80068a8:	bf00      	nop
 80068aa:	bf00      	nop
 80068ac:	e7fd      	b.n	80068aa <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80068ae:	4b1e      	ldr	r3, [pc, #120]	@ (8006928 <xPortStartScheduler+0x138>)
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	021b      	lsls	r3, r3, #8
 80068b4:	4a1c      	ldr	r2, [pc, #112]	@ (8006928 <xPortStartScheduler+0x138>)
 80068b6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80068b8:	4b1b      	ldr	r3, [pc, #108]	@ (8006928 <xPortStartScheduler+0x138>)
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80068c0:	4a19      	ldr	r2, [pc, #100]	@ (8006928 <xPortStartScheduler+0x138>)
 80068c2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	b2da      	uxtb	r2, r3
 80068c8:	697b      	ldr	r3, [r7, #20]
 80068ca:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80068cc:	4b17      	ldr	r3, [pc, #92]	@ (800692c <xPortStartScheduler+0x13c>)
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	4a16      	ldr	r2, [pc, #88]	@ (800692c <xPortStartScheduler+0x13c>)
 80068d2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80068d6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80068d8:	4b14      	ldr	r3, [pc, #80]	@ (800692c <xPortStartScheduler+0x13c>)
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	4a13      	ldr	r2, [pc, #76]	@ (800692c <xPortStartScheduler+0x13c>)
 80068de:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80068e2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80068e4:	f000 f8da 	bl	8006a9c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80068e8:	4b11      	ldr	r3, [pc, #68]	@ (8006930 <xPortStartScheduler+0x140>)
 80068ea:	2200      	movs	r2, #0
 80068ec:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80068ee:	f000 f8f9 	bl	8006ae4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80068f2:	4b10      	ldr	r3, [pc, #64]	@ (8006934 <xPortStartScheduler+0x144>)
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	4a0f      	ldr	r2, [pc, #60]	@ (8006934 <xPortStartScheduler+0x144>)
 80068f8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80068fc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80068fe:	f7ff ff63 	bl	80067c8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006902:	f7ff f817 	bl	8005934 <vTaskSwitchContext>
	prvTaskExitError();
 8006906:	f7ff ff1d 	bl	8006744 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800690a:	2300      	movs	r3, #0
}
 800690c:	4618      	mov	r0, r3
 800690e:	3718      	adds	r7, #24
 8006910:	46bd      	mov	sp, r7
 8006912:	bd80      	pop	{r7, pc}
 8006914:	e000ed00 	.word	0xe000ed00
 8006918:	410fc271 	.word	0x410fc271
 800691c:	410fc270 	.word	0x410fc270
 8006920:	e000e400 	.word	0xe000e400
 8006924:	200058e4 	.word	0x200058e4
 8006928:	200058e8 	.word	0x200058e8
 800692c:	e000ed20 	.word	0xe000ed20
 8006930:	20000010 	.word	0x20000010
 8006934:	e000ef34 	.word	0xe000ef34

08006938 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006938:	b480      	push	{r7}
 800693a:	b083      	sub	sp, #12
 800693c:	af00      	add	r7, sp, #0
	__asm volatile
 800693e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006942:	f383 8811 	msr	BASEPRI, r3
 8006946:	f3bf 8f6f 	isb	sy
 800694a:	f3bf 8f4f 	dsb	sy
 800694e:	607b      	str	r3, [r7, #4]
}
 8006950:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006952:	4b10      	ldr	r3, [pc, #64]	@ (8006994 <vPortEnterCritical+0x5c>)
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	3301      	adds	r3, #1
 8006958:	4a0e      	ldr	r2, [pc, #56]	@ (8006994 <vPortEnterCritical+0x5c>)
 800695a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800695c:	4b0d      	ldr	r3, [pc, #52]	@ (8006994 <vPortEnterCritical+0x5c>)
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	2b01      	cmp	r3, #1
 8006962:	d110      	bne.n	8006986 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006964:	4b0c      	ldr	r3, [pc, #48]	@ (8006998 <vPortEnterCritical+0x60>)
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	b2db      	uxtb	r3, r3
 800696a:	2b00      	cmp	r3, #0
 800696c:	d00b      	beq.n	8006986 <vPortEnterCritical+0x4e>
	__asm volatile
 800696e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006972:	f383 8811 	msr	BASEPRI, r3
 8006976:	f3bf 8f6f 	isb	sy
 800697a:	f3bf 8f4f 	dsb	sy
 800697e:	603b      	str	r3, [r7, #0]
}
 8006980:	bf00      	nop
 8006982:	bf00      	nop
 8006984:	e7fd      	b.n	8006982 <vPortEnterCritical+0x4a>
	}
}
 8006986:	bf00      	nop
 8006988:	370c      	adds	r7, #12
 800698a:	46bd      	mov	sp, r7
 800698c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006990:	4770      	bx	lr
 8006992:	bf00      	nop
 8006994:	20000010 	.word	0x20000010
 8006998:	e000ed04 	.word	0xe000ed04

0800699c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800699c:	b480      	push	{r7}
 800699e:	b083      	sub	sp, #12
 80069a0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80069a2:	4b12      	ldr	r3, [pc, #72]	@ (80069ec <vPortExitCritical+0x50>)
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d10b      	bne.n	80069c2 <vPortExitCritical+0x26>
	__asm volatile
 80069aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069ae:	f383 8811 	msr	BASEPRI, r3
 80069b2:	f3bf 8f6f 	isb	sy
 80069b6:	f3bf 8f4f 	dsb	sy
 80069ba:	607b      	str	r3, [r7, #4]
}
 80069bc:	bf00      	nop
 80069be:	bf00      	nop
 80069c0:	e7fd      	b.n	80069be <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80069c2:	4b0a      	ldr	r3, [pc, #40]	@ (80069ec <vPortExitCritical+0x50>)
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	3b01      	subs	r3, #1
 80069c8:	4a08      	ldr	r2, [pc, #32]	@ (80069ec <vPortExitCritical+0x50>)
 80069ca:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80069cc:	4b07      	ldr	r3, [pc, #28]	@ (80069ec <vPortExitCritical+0x50>)
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	2b00      	cmp	r3, #0
 80069d2:	d105      	bne.n	80069e0 <vPortExitCritical+0x44>
 80069d4:	2300      	movs	r3, #0
 80069d6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80069d8:	683b      	ldr	r3, [r7, #0]
 80069da:	f383 8811 	msr	BASEPRI, r3
}
 80069de:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80069e0:	bf00      	nop
 80069e2:	370c      	adds	r7, #12
 80069e4:	46bd      	mov	sp, r7
 80069e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ea:	4770      	bx	lr
 80069ec:	20000010 	.word	0x20000010

080069f0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80069f0:	f3ef 8009 	mrs	r0, PSP
 80069f4:	f3bf 8f6f 	isb	sy
 80069f8:	4b15      	ldr	r3, [pc, #84]	@ (8006a50 <pxCurrentTCBConst>)
 80069fa:	681a      	ldr	r2, [r3, #0]
 80069fc:	f01e 0f10 	tst.w	lr, #16
 8006a00:	bf08      	it	eq
 8006a02:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006a06:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a0a:	6010      	str	r0, [r2, #0]
 8006a0c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006a10:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8006a14:	f380 8811 	msr	BASEPRI, r0
 8006a18:	f3bf 8f4f 	dsb	sy
 8006a1c:	f3bf 8f6f 	isb	sy
 8006a20:	f7fe ff88 	bl	8005934 <vTaskSwitchContext>
 8006a24:	f04f 0000 	mov.w	r0, #0
 8006a28:	f380 8811 	msr	BASEPRI, r0
 8006a2c:	bc09      	pop	{r0, r3}
 8006a2e:	6819      	ldr	r1, [r3, #0]
 8006a30:	6808      	ldr	r0, [r1, #0]
 8006a32:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a36:	f01e 0f10 	tst.w	lr, #16
 8006a3a:	bf08      	it	eq
 8006a3c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006a40:	f380 8809 	msr	PSP, r0
 8006a44:	f3bf 8f6f 	isb	sy
 8006a48:	4770      	bx	lr
 8006a4a:	bf00      	nop
 8006a4c:	f3af 8000 	nop.w

08006a50 <pxCurrentTCBConst>:
 8006a50:	200052b8 	.word	0x200052b8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006a54:	bf00      	nop
 8006a56:	bf00      	nop

08006a58 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006a58:	b580      	push	{r7, lr}
 8006a5a:	b082      	sub	sp, #8
 8006a5c:	af00      	add	r7, sp, #0
	__asm volatile
 8006a5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a62:	f383 8811 	msr	BASEPRI, r3
 8006a66:	f3bf 8f6f 	isb	sy
 8006a6a:	f3bf 8f4f 	dsb	sy
 8006a6e:	607b      	str	r3, [r7, #4]
}
 8006a70:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006a72:	f7fe fea5 	bl	80057c0 <xTaskIncrementTick>
 8006a76:	4603      	mov	r3, r0
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	d003      	beq.n	8006a84 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8006a7c:	4b06      	ldr	r3, [pc, #24]	@ (8006a98 <xPortSysTickHandler+0x40>)
 8006a7e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006a82:	601a      	str	r2, [r3, #0]
 8006a84:	2300      	movs	r3, #0
 8006a86:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006a88:	683b      	ldr	r3, [r7, #0]
 8006a8a:	f383 8811 	msr	BASEPRI, r3
}
 8006a8e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006a90:	bf00      	nop
 8006a92:	3708      	adds	r7, #8
 8006a94:	46bd      	mov	sp, r7
 8006a96:	bd80      	pop	{r7, pc}
 8006a98:	e000ed04 	.word	0xe000ed04

08006a9c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8006a9c:	b480      	push	{r7}
 8006a9e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006aa0:	4b0b      	ldr	r3, [pc, #44]	@ (8006ad0 <vPortSetupTimerInterrupt+0x34>)
 8006aa2:	2200      	movs	r2, #0
 8006aa4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006aa6:	4b0b      	ldr	r3, [pc, #44]	@ (8006ad4 <vPortSetupTimerInterrupt+0x38>)
 8006aa8:	2200      	movs	r2, #0
 8006aaa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8006aac:	4b0a      	ldr	r3, [pc, #40]	@ (8006ad8 <vPortSetupTimerInterrupt+0x3c>)
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	4a0a      	ldr	r2, [pc, #40]	@ (8006adc <vPortSetupTimerInterrupt+0x40>)
 8006ab2:	fba2 2303 	umull	r2, r3, r2, r3
 8006ab6:	099b      	lsrs	r3, r3, #6
 8006ab8:	4a09      	ldr	r2, [pc, #36]	@ (8006ae0 <vPortSetupTimerInterrupt+0x44>)
 8006aba:	3b01      	subs	r3, #1
 8006abc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8006abe:	4b04      	ldr	r3, [pc, #16]	@ (8006ad0 <vPortSetupTimerInterrupt+0x34>)
 8006ac0:	2207      	movs	r2, #7
 8006ac2:	601a      	str	r2, [r3, #0]
}
 8006ac4:	bf00      	nop
 8006ac6:	46bd      	mov	sp, r7
 8006ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006acc:	4770      	bx	lr
 8006ace:	bf00      	nop
 8006ad0:	e000e010 	.word	0xe000e010
 8006ad4:	e000e018 	.word	0xe000e018
 8006ad8:	20000004 	.word	0x20000004
 8006adc:	10624dd3 	.word	0x10624dd3
 8006ae0:	e000e014 	.word	0xe000e014

08006ae4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006ae4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8006af4 <vPortEnableVFP+0x10>
 8006ae8:	6801      	ldr	r1, [r0, #0]
 8006aea:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8006aee:	6001      	str	r1, [r0, #0]
 8006af0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8006af2:	bf00      	nop
 8006af4:	e000ed88 	.word	0xe000ed88

08006af8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8006af8:	b480      	push	{r7}
 8006afa:	b085      	sub	sp, #20
 8006afc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8006afe:	f3ef 8305 	mrs	r3, IPSR
 8006b02:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	2b0f      	cmp	r3, #15
 8006b08:	d915      	bls.n	8006b36 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8006b0a:	4a18      	ldr	r2, [pc, #96]	@ (8006b6c <vPortValidateInterruptPriority+0x74>)
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	4413      	add	r3, r2
 8006b10:	781b      	ldrb	r3, [r3, #0]
 8006b12:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8006b14:	4b16      	ldr	r3, [pc, #88]	@ (8006b70 <vPortValidateInterruptPriority+0x78>)
 8006b16:	781b      	ldrb	r3, [r3, #0]
 8006b18:	7afa      	ldrb	r2, [r7, #11]
 8006b1a:	429a      	cmp	r2, r3
 8006b1c:	d20b      	bcs.n	8006b36 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8006b1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b22:	f383 8811 	msr	BASEPRI, r3
 8006b26:	f3bf 8f6f 	isb	sy
 8006b2a:	f3bf 8f4f 	dsb	sy
 8006b2e:	607b      	str	r3, [r7, #4]
}
 8006b30:	bf00      	nop
 8006b32:	bf00      	nop
 8006b34:	e7fd      	b.n	8006b32 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8006b36:	4b0f      	ldr	r3, [pc, #60]	@ (8006b74 <vPortValidateInterruptPriority+0x7c>)
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8006b3e:	4b0e      	ldr	r3, [pc, #56]	@ (8006b78 <vPortValidateInterruptPriority+0x80>)
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	429a      	cmp	r2, r3
 8006b44:	d90b      	bls.n	8006b5e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8006b46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b4a:	f383 8811 	msr	BASEPRI, r3
 8006b4e:	f3bf 8f6f 	isb	sy
 8006b52:	f3bf 8f4f 	dsb	sy
 8006b56:	603b      	str	r3, [r7, #0]
}
 8006b58:	bf00      	nop
 8006b5a:	bf00      	nop
 8006b5c:	e7fd      	b.n	8006b5a <vPortValidateInterruptPriority+0x62>
	}
 8006b5e:	bf00      	nop
 8006b60:	3714      	adds	r7, #20
 8006b62:	46bd      	mov	sp, r7
 8006b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b68:	4770      	bx	lr
 8006b6a:	bf00      	nop
 8006b6c:	e000e3f0 	.word	0xe000e3f0
 8006b70:	200058e4 	.word	0x200058e4
 8006b74:	e000ed0c 	.word	0xe000ed0c
 8006b78:	200058e8 	.word	0x200058e8

08006b7c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8006b7c:	b580      	push	{r7, lr}
 8006b7e:	b08a      	sub	sp, #40	@ 0x28
 8006b80:	af00      	add	r7, sp, #0
 8006b82:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006b84:	2300      	movs	r3, #0
 8006b86:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006b88:	f7fe fd5e 	bl	8005648 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8006b8c:	4b5c      	ldr	r3, [pc, #368]	@ (8006d00 <pvPortMalloc+0x184>)
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	2b00      	cmp	r3, #0
 8006b92:	d101      	bne.n	8006b98 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006b94:	f000 f924 	bl	8006de0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006b98:	4b5a      	ldr	r3, [pc, #360]	@ (8006d04 <pvPortMalloc+0x188>)
 8006b9a:	681a      	ldr	r2, [r3, #0]
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	4013      	ands	r3, r2
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	f040 8095 	bne.w	8006cd0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	2b00      	cmp	r3, #0
 8006baa:	d01e      	beq.n	8006bea <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8006bac:	2208      	movs	r2, #8
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	4413      	add	r3, r2
 8006bb2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	f003 0307 	and.w	r3, r3, #7
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d015      	beq.n	8006bea <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	f023 0307 	bic.w	r3, r3, #7
 8006bc4:	3308      	adds	r3, #8
 8006bc6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	f003 0307 	and.w	r3, r3, #7
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	d00b      	beq.n	8006bea <pvPortMalloc+0x6e>
	__asm volatile
 8006bd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006bd6:	f383 8811 	msr	BASEPRI, r3
 8006bda:	f3bf 8f6f 	isb	sy
 8006bde:	f3bf 8f4f 	dsb	sy
 8006be2:	617b      	str	r3, [r7, #20]
}
 8006be4:	bf00      	nop
 8006be6:	bf00      	nop
 8006be8:	e7fd      	b.n	8006be6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	d06f      	beq.n	8006cd0 <pvPortMalloc+0x154>
 8006bf0:	4b45      	ldr	r3, [pc, #276]	@ (8006d08 <pvPortMalloc+0x18c>)
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	687a      	ldr	r2, [r7, #4]
 8006bf6:	429a      	cmp	r2, r3
 8006bf8:	d86a      	bhi.n	8006cd0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8006bfa:	4b44      	ldr	r3, [pc, #272]	@ (8006d0c <pvPortMalloc+0x190>)
 8006bfc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8006bfe:	4b43      	ldr	r3, [pc, #268]	@ (8006d0c <pvPortMalloc+0x190>)
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006c04:	e004      	b.n	8006c10 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8006c06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c08:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8006c0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006c10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c12:	685b      	ldr	r3, [r3, #4]
 8006c14:	687a      	ldr	r2, [r7, #4]
 8006c16:	429a      	cmp	r2, r3
 8006c18:	d903      	bls.n	8006c22 <pvPortMalloc+0xa6>
 8006c1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d1f1      	bne.n	8006c06 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006c22:	4b37      	ldr	r3, [pc, #220]	@ (8006d00 <pvPortMalloc+0x184>)
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006c28:	429a      	cmp	r2, r3
 8006c2a:	d051      	beq.n	8006cd0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006c2c:	6a3b      	ldr	r3, [r7, #32]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	2208      	movs	r2, #8
 8006c32:	4413      	add	r3, r2
 8006c34:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006c36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c38:	681a      	ldr	r2, [r3, #0]
 8006c3a:	6a3b      	ldr	r3, [r7, #32]
 8006c3c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8006c3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c40:	685a      	ldr	r2, [r3, #4]
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	1ad2      	subs	r2, r2, r3
 8006c46:	2308      	movs	r3, #8
 8006c48:	005b      	lsls	r3, r3, #1
 8006c4a:	429a      	cmp	r2, r3
 8006c4c:	d920      	bls.n	8006c90 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006c4e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	4413      	add	r3, r2
 8006c54:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006c56:	69bb      	ldr	r3, [r7, #24]
 8006c58:	f003 0307 	and.w	r3, r3, #7
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	d00b      	beq.n	8006c78 <pvPortMalloc+0xfc>
	__asm volatile
 8006c60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c64:	f383 8811 	msr	BASEPRI, r3
 8006c68:	f3bf 8f6f 	isb	sy
 8006c6c:	f3bf 8f4f 	dsb	sy
 8006c70:	613b      	str	r3, [r7, #16]
}
 8006c72:	bf00      	nop
 8006c74:	bf00      	nop
 8006c76:	e7fd      	b.n	8006c74 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006c78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c7a:	685a      	ldr	r2, [r3, #4]
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	1ad2      	subs	r2, r2, r3
 8006c80:	69bb      	ldr	r3, [r7, #24]
 8006c82:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006c84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c86:	687a      	ldr	r2, [r7, #4]
 8006c88:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8006c8a:	69b8      	ldr	r0, [r7, #24]
 8006c8c:	f000 f90a 	bl	8006ea4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006c90:	4b1d      	ldr	r3, [pc, #116]	@ (8006d08 <pvPortMalloc+0x18c>)
 8006c92:	681a      	ldr	r2, [r3, #0]
 8006c94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c96:	685b      	ldr	r3, [r3, #4]
 8006c98:	1ad3      	subs	r3, r2, r3
 8006c9a:	4a1b      	ldr	r2, [pc, #108]	@ (8006d08 <pvPortMalloc+0x18c>)
 8006c9c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006c9e:	4b1a      	ldr	r3, [pc, #104]	@ (8006d08 <pvPortMalloc+0x18c>)
 8006ca0:	681a      	ldr	r2, [r3, #0]
 8006ca2:	4b1b      	ldr	r3, [pc, #108]	@ (8006d10 <pvPortMalloc+0x194>)
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	429a      	cmp	r2, r3
 8006ca8:	d203      	bcs.n	8006cb2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006caa:	4b17      	ldr	r3, [pc, #92]	@ (8006d08 <pvPortMalloc+0x18c>)
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	4a18      	ldr	r2, [pc, #96]	@ (8006d10 <pvPortMalloc+0x194>)
 8006cb0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006cb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cb4:	685a      	ldr	r2, [r3, #4]
 8006cb6:	4b13      	ldr	r3, [pc, #76]	@ (8006d04 <pvPortMalloc+0x188>)
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	431a      	orrs	r2, r3
 8006cbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cbe:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006cc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cc2:	2200      	movs	r2, #0
 8006cc4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8006cc6:	4b13      	ldr	r3, [pc, #76]	@ (8006d14 <pvPortMalloc+0x198>)
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	3301      	adds	r3, #1
 8006ccc:	4a11      	ldr	r2, [pc, #68]	@ (8006d14 <pvPortMalloc+0x198>)
 8006cce:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006cd0:	f7fe fcc8 	bl	8005664 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006cd4:	69fb      	ldr	r3, [r7, #28]
 8006cd6:	f003 0307 	and.w	r3, r3, #7
 8006cda:	2b00      	cmp	r3, #0
 8006cdc:	d00b      	beq.n	8006cf6 <pvPortMalloc+0x17a>
	__asm volatile
 8006cde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ce2:	f383 8811 	msr	BASEPRI, r3
 8006ce6:	f3bf 8f6f 	isb	sy
 8006cea:	f3bf 8f4f 	dsb	sy
 8006cee:	60fb      	str	r3, [r7, #12]
}
 8006cf0:	bf00      	nop
 8006cf2:	bf00      	nop
 8006cf4:	e7fd      	b.n	8006cf2 <pvPortMalloc+0x176>
	return pvReturn;
 8006cf6:	69fb      	ldr	r3, [r7, #28]
}
 8006cf8:	4618      	mov	r0, r3
 8006cfa:	3728      	adds	r7, #40	@ 0x28
 8006cfc:	46bd      	mov	sp, r7
 8006cfe:	bd80      	pop	{r7, pc}
 8006d00:	200094f4 	.word	0x200094f4
 8006d04:	20009508 	.word	0x20009508
 8006d08:	200094f8 	.word	0x200094f8
 8006d0c:	200094ec 	.word	0x200094ec
 8006d10:	200094fc 	.word	0x200094fc
 8006d14:	20009500 	.word	0x20009500

08006d18 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006d18:	b580      	push	{r7, lr}
 8006d1a:	b086      	sub	sp, #24
 8006d1c:	af00      	add	r7, sp, #0
 8006d1e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	d04f      	beq.n	8006dca <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8006d2a:	2308      	movs	r3, #8
 8006d2c:	425b      	negs	r3, r3
 8006d2e:	697a      	ldr	r2, [r7, #20]
 8006d30:	4413      	add	r3, r2
 8006d32:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006d34:	697b      	ldr	r3, [r7, #20]
 8006d36:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006d38:	693b      	ldr	r3, [r7, #16]
 8006d3a:	685a      	ldr	r2, [r3, #4]
 8006d3c:	4b25      	ldr	r3, [pc, #148]	@ (8006dd4 <vPortFree+0xbc>)
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	4013      	ands	r3, r2
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d10b      	bne.n	8006d5e <vPortFree+0x46>
	__asm volatile
 8006d46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d4a:	f383 8811 	msr	BASEPRI, r3
 8006d4e:	f3bf 8f6f 	isb	sy
 8006d52:	f3bf 8f4f 	dsb	sy
 8006d56:	60fb      	str	r3, [r7, #12]
}
 8006d58:	bf00      	nop
 8006d5a:	bf00      	nop
 8006d5c:	e7fd      	b.n	8006d5a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006d5e:	693b      	ldr	r3, [r7, #16]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	d00b      	beq.n	8006d7e <vPortFree+0x66>
	__asm volatile
 8006d66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d6a:	f383 8811 	msr	BASEPRI, r3
 8006d6e:	f3bf 8f6f 	isb	sy
 8006d72:	f3bf 8f4f 	dsb	sy
 8006d76:	60bb      	str	r3, [r7, #8]
}
 8006d78:	bf00      	nop
 8006d7a:	bf00      	nop
 8006d7c:	e7fd      	b.n	8006d7a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006d7e:	693b      	ldr	r3, [r7, #16]
 8006d80:	685a      	ldr	r2, [r3, #4]
 8006d82:	4b14      	ldr	r3, [pc, #80]	@ (8006dd4 <vPortFree+0xbc>)
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	4013      	ands	r3, r2
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	d01e      	beq.n	8006dca <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006d8c:	693b      	ldr	r3, [r7, #16]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	d11a      	bne.n	8006dca <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006d94:	693b      	ldr	r3, [r7, #16]
 8006d96:	685a      	ldr	r2, [r3, #4]
 8006d98:	4b0e      	ldr	r3, [pc, #56]	@ (8006dd4 <vPortFree+0xbc>)
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	43db      	mvns	r3, r3
 8006d9e:	401a      	ands	r2, r3
 8006da0:	693b      	ldr	r3, [r7, #16]
 8006da2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006da4:	f7fe fc50 	bl	8005648 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006da8:	693b      	ldr	r3, [r7, #16]
 8006daa:	685a      	ldr	r2, [r3, #4]
 8006dac:	4b0a      	ldr	r3, [pc, #40]	@ (8006dd8 <vPortFree+0xc0>)
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	4413      	add	r3, r2
 8006db2:	4a09      	ldr	r2, [pc, #36]	@ (8006dd8 <vPortFree+0xc0>)
 8006db4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006db6:	6938      	ldr	r0, [r7, #16]
 8006db8:	f000 f874 	bl	8006ea4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8006dbc:	4b07      	ldr	r3, [pc, #28]	@ (8006ddc <vPortFree+0xc4>)
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	3301      	adds	r3, #1
 8006dc2:	4a06      	ldr	r2, [pc, #24]	@ (8006ddc <vPortFree+0xc4>)
 8006dc4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8006dc6:	f7fe fc4d 	bl	8005664 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8006dca:	bf00      	nop
 8006dcc:	3718      	adds	r7, #24
 8006dce:	46bd      	mov	sp, r7
 8006dd0:	bd80      	pop	{r7, pc}
 8006dd2:	bf00      	nop
 8006dd4:	20009508 	.word	0x20009508
 8006dd8:	200094f8 	.word	0x200094f8
 8006ddc:	20009504 	.word	0x20009504

08006de0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006de0:	b480      	push	{r7}
 8006de2:	b085      	sub	sp, #20
 8006de4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006de6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8006dea:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006dec:	4b27      	ldr	r3, [pc, #156]	@ (8006e8c <prvHeapInit+0xac>)
 8006dee:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	f003 0307 	and.w	r3, r3, #7
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	d00c      	beq.n	8006e14 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	3307      	adds	r3, #7
 8006dfe:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	f023 0307 	bic.w	r3, r3, #7
 8006e06:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006e08:	68ba      	ldr	r2, [r7, #8]
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	1ad3      	subs	r3, r2, r3
 8006e0e:	4a1f      	ldr	r2, [pc, #124]	@ (8006e8c <prvHeapInit+0xac>)
 8006e10:	4413      	add	r3, r2
 8006e12:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006e18:	4a1d      	ldr	r2, [pc, #116]	@ (8006e90 <prvHeapInit+0xb0>)
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006e1e:	4b1c      	ldr	r3, [pc, #112]	@ (8006e90 <prvHeapInit+0xb0>)
 8006e20:	2200      	movs	r2, #0
 8006e22:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	68ba      	ldr	r2, [r7, #8]
 8006e28:	4413      	add	r3, r2
 8006e2a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006e2c:	2208      	movs	r2, #8
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	1a9b      	subs	r3, r3, r2
 8006e32:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	f023 0307 	bic.w	r3, r3, #7
 8006e3a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	4a15      	ldr	r2, [pc, #84]	@ (8006e94 <prvHeapInit+0xb4>)
 8006e40:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006e42:	4b14      	ldr	r3, [pc, #80]	@ (8006e94 <prvHeapInit+0xb4>)
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	2200      	movs	r2, #0
 8006e48:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8006e4a:	4b12      	ldr	r3, [pc, #72]	@ (8006e94 <prvHeapInit+0xb4>)
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	2200      	movs	r2, #0
 8006e50:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006e56:	683b      	ldr	r3, [r7, #0]
 8006e58:	68fa      	ldr	r2, [r7, #12]
 8006e5a:	1ad2      	subs	r2, r2, r3
 8006e5c:	683b      	ldr	r3, [r7, #0]
 8006e5e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006e60:	4b0c      	ldr	r3, [pc, #48]	@ (8006e94 <prvHeapInit+0xb4>)
 8006e62:	681a      	ldr	r2, [r3, #0]
 8006e64:	683b      	ldr	r3, [r7, #0]
 8006e66:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006e68:	683b      	ldr	r3, [r7, #0]
 8006e6a:	685b      	ldr	r3, [r3, #4]
 8006e6c:	4a0a      	ldr	r2, [pc, #40]	@ (8006e98 <prvHeapInit+0xb8>)
 8006e6e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006e70:	683b      	ldr	r3, [r7, #0]
 8006e72:	685b      	ldr	r3, [r3, #4]
 8006e74:	4a09      	ldr	r2, [pc, #36]	@ (8006e9c <prvHeapInit+0xbc>)
 8006e76:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006e78:	4b09      	ldr	r3, [pc, #36]	@ (8006ea0 <prvHeapInit+0xc0>)
 8006e7a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8006e7e:	601a      	str	r2, [r3, #0]
}
 8006e80:	bf00      	nop
 8006e82:	3714      	adds	r7, #20
 8006e84:	46bd      	mov	sp, r7
 8006e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e8a:	4770      	bx	lr
 8006e8c:	200058ec 	.word	0x200058ec
 8006e90:	200094ec 	.word	0x200094ec
 8006e94:	200094f4 	.word	0x200094f4
 8006e98:	200094fc 	.word	0x200094fc
 8006e9c:	200094f8 	.word	0x200094f8
 8006ea0:	20009508 	.word	0x20009508

08006ea4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006ea4:	b480      	push	{r7}
 8006ea6:	b085      	sub	sp, #20
 8006ea8:	af00      	add	r7, sp, #0
 8006eaa:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006eac:	4b28      	ldr	r3, [pc, #160]	@ (8006f50 <prvInsertBlockIntoFreeList+0xac>)
 8006eae:	60fb      	str	r3, [r7, #12]
 8006eb0:	e002      	b.n	8006eb8 <prvInsertBlockIntoFreeList+0x14>
 8006eb2:	68fb      	ldr	r3, [r7, #12]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	60fb      	str	r3, [r7, #12]
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	687a      	ldr	r2, [r7, #4]
 8006ebe:	429a      	cmp	r2, r3
 8006ec0:	d8f7      	bhi.n	8006eb2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	685b      	ldr	r3, [r3, #4]
 8006eca:	68ba      	ldr	r2, [r7, #8]
 8006ecc:	4413      	add	r3, r2
 8006ece:	687a      	ldr	r2, [r7, #4]
 8006ed0:	429a      	cmp	r2, r3
 8006ed2:	d108      	bne.n	8006ee6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	685a      	ldr	r2, [r3, #4]
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	685b      	ldr	r3, [r3, #4]
 8006edc:	441a      	add	r2, r3
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	685b      	ldr	r3, [r3, #4]
 8006eee:	68ba      	ldr	r2, [r7, #8]
 8006ef0:	441a      	add	r2, r3
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	429a      	cmp	r2, r3
 8006ef8:	d118      	bne.n	8006f2c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	681a      	ldr	r2, [r3, #0]
 8006efe:	4b15      	ldr	r3, [pc, #84]	@ (8006f54 <prvInsertBlockIntoFreeList+0xb0>)
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	429a      	cmp	r2, r3
 8006f04:	d00d      	beq.n	8006f22 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	685a      	ldr	r2, [r3, #4]
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	685b      	ldr	r3, [r3, #4]
 8006f10:	441a      	add	r2, r3
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	681a      	ldr	r2, [r3, #0]
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	601a      	str	r2, [r3, #0]
 8006f20:	e008      	b.n	8006f34 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006f22:	4b0c      	ldr	r3, [pc, #48]	@ (8006f54 <prvInsertBlockIntoFreeList+0xb0>)
 8006f24:	681a      	ldr	r2, [r3, #0]
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	601a      	str	r2, [r3, #0]
 8006f2a:	e003      	b.n	8006f34 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	681a      	ldr	r2, [r3, #0]
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006f34:	68fa      	ldr	r2, [r7, #12]
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	429a      	cmp	r2, r3
 8006f3a:	d002      	beq.n	8006f42 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	687a      	ldr	r2, [r7, #4]
 8006f40:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006f42:	bf00      	nop
 8006f44:	3714      	adds	r7, #20
 8006f46:	46bd      	mov	sp, r7
 8006f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f4c:	4770      	bx	lr
 8006f4e:	bf00      	nop
 8006f50:	200094ec 	.word	0x200094ec
 8006f54:	200094f4 	.word	0x200094f4

08006f58 <rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist>:
 8006f58:	4b04      	ldr	r3, [pc, #16]	@ (8006f6c <rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x14>)
 8006f5a:	681a      	ldr	r2, [r3, #0]
 8006f5c:	b10a      	cbz	r2, 8006f62 <rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0xa>
 8006f5e:	4803      	ldr	r0, [pc, #12]	@ (8006f6c <rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x14>)
 8006f60:	4770      	bx	lr
 8006f62:	4a03      	ldr	r2, [pc, #12]	@ (8006f70 <rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x18>)
 8006f64:	4801      	ldr	r0, [pc, #4]	@ (8006f6c <rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x14>)
 8006f66:	6812      	ldr	r2, [r2, #0]
 8006f68:	601a      	str	r2, [r3, #0]
 8006f6a:	4770      	bx	lr
 8006f6c:	20000014 	.word	0x20000014
 8006f70:	2000020c 	.word	0x2000020c

08006f74 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist>:
 8006f74:	4a02      	ldr	r2, [pc, #8]	@ (8006f80 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0xc>)
 8006f76:	4b03      	ldr	r3, [pc, #12]	@ (8006f84 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x10>)
 8006f78:	6812      	ldr	r2, [r2, #0]
 8006f7a:	601a      	str	r2, [r3, #0]
 8006f7c:	4770      	bx	lr
 8006f7e:	bf00      	nop
 8006f80:	2000020c 	.word	0x2000020c
 8006f84:	20000014 	.word	0x20000014

08006f88 <geometry_msgs__msg__Twist__rosidl_typesupport_introspection_c__Twist_init_function>:
 8006f88:	f002 bae4 	b.w	8009554 <geometry_msgs__msg__Twist__init>

08006f8c <geometry_msgs__msg__Twist__rosidl_typesupport_introspection_c__Twist_fini_function>:
 8006f8c:	f002 bb02 	b.w	8009594 <geometry_msgs__msg__Twist__fini>

08006f90 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist>:
 8006f90:	b510      	push	{r4, lr}
 8006f92:	f000 f819 	bl	8006fc8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 8006f96:	4c07      	ldr	r4, [pc, #28]	@ (8006fb4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x24>)
 8006f98:	60e0      	str	r0, [r4, #12]
 8006f9a:	f000 f815 	bl	8006fc8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 8006f9e:	4b06      	ldr	r3, [pc, #24]	@ (8006fb8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x28>)
 8006fa0:	64a0      	str	r0, [r4, #72]	@ 0x48
 8006fa2:	681a      	ldr	r2, [r3, #0]
 8006fa4:	b10a      	cbz	r2, 8006faa <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x1a>
 8006fa6:	4804      	ldr	r0, [pc, #16]	@ (8006fb8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x28>)
 8006fa8:	bd10      	pop	{r4, pc}
 8006faa:	4a04      	ldr	r2, [pc, #16]	@ (8006fbc <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x2c>)
 8006fac:	4802      	ldr	r0, [pc, #8]	@ (8006fb8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x28>)
 8006fae:	6812      	ldr	r2, [r2, #0]
 8006fb0:	601a      	str	r2, [r3, #0]
 8006fb2:	bd10      	pop	{r4, pc}
 8006fb4:	2000004c 	.word	0x2000004c
 8006fb8:	20000034 	.word	0x20000034
 8006fbc:	20000210 	.word	0x20000210

08006fc0 <geometry_msgs__msg__Vector3__rosidl_typesupport_introspection_c__Vector3_init_function>:
 8006fc0:	f002 bb24 	b.w	800960c <geometry_msgs__msg__Vector3__init>

08006fc4 <geometry_msgs__msg__Vector3__rosidl_typesupport_introspection_c__Vector3_fini_function>:
 8006fc4:	f002 bb26 	b.w	8009614 <geometry_msgs__msg__Vector3__fini>

08006fc8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>:
 8006fc8:	4b04      	ldr	r3, [pc, #16]	@ (8006fdc <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3+0x14>)
 8006fca:	681a      	ldr	r2, [r3, #0]
 8006fcc:	b10a      	cbz	r2, 8006fd2 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3+0xa>
 8006fce:	4803      	ldr	r0, [pc, #12]	@ (8006fdc <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3+0x14>)
 8006fd0:	4770      	bx	lr
 8006fd2:	4a03      	ldr	r2, [pc, #12]	@ (8006fe0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3+0x18>)
 8006fd4:	4801      	ldr	r0, [pc, #4]	@ (8006fdc <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3+0x14>)
 8006fd6:	6812      	ldr	r2, [r2, #0]
 8006fd8:	601a      	str	r2, [r3, #0]
 8006fda:	4770      	bx	lr
 8006fdc:	200000c4 	.word	0x200000c4
 8006fe0:	20000210 	.word	0x20000210

08006fe4 <get_serialized_size_geometry_msgs__msg__Twist>:
 8006fe4:	b570      	push	{r4, r5, r6, lr}
 8006fe6:	4604      	mov	r4, r0
 8006fe8:	b148      	cbz	r0, 8006ffe <get_serialized_size_geometry_msgs__msg__Twist+0x1a>
 8006fea:	460d      	mov	r5, r1
 8006fec:	f000 f85c 	bl	80070a8 <get_serialized_size_geometry_msgs__msg__Vector3>
 8006ff0:	4606      	mov	r6, r0
 8006ff2:	1829      	adds	r1, r5, r0
 8006ff4:	f104 0018 	add.w	r0, r4, #24
 8006ff8:	f000 f856 	bl	80070a8 <get_serialized_size_geometry_msgs__msg__Vector3>
 8006ffc:	4430      	add	r0, r6
 8006ffe:	bd70      	pop	{r4, r5, r6, pc}

08007000 <_Twist__cdr_deserialize>:
 8007000:	b570      	push	{r4, r5, r6, lr}
 8007002:	460c      	mov	r4, r1
 8007004:	b189      	cbz	r1, 800702a <_Twist__cdr_deserialize+0x2a>
 8007006:	4605      	mov	r5, r0
 8007008:	f000 f8da 	bl	80071c0 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 800700c:	6843      	ldr	r3, [r0, #4]
 800700e:	4621      	mov	r1, r4
 8007010:	68db      	ldr	r3, [r3, #12]
 8007012:	4628      	mov	r0, r5
 8007014:	4798      	blx	r3
 8007016:	f000 f8d3 	bl	80071c0 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 800701a:	6843      	ldr	r3, [r0, #4]
 800701c:	f104 0118 	add.w	r1, r4, #24
 8007020:	4628      	mov	r0, r5
 8007022:	68db      	ldr	r3, [r3, #12]
 8007024:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8007028:	4718      	bx	r3
 800702a:	4608      	mov	r0, r1
 800702c:	bd70      	pop	{r4, r5, r6, pc}
 800702e:	bf00      	nop

08007030 <_Twist__cdr_serialize>:
 8007030:	b198      	cbz	r0, 800705a <_Twist__cdr_serialize+0x2a>
 8007032:	b570      	push	{r4, r5, r6, lr}
 8007034:	460d      	mov	r5, r1
 8007036:	4604      	mov	r4, r0
 8007038:	f000 f8c2 	bl	80071c0 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 800703c:	6843      	ldr	r3, [r0, #4]
 800703e:	4629      	mov	r1, r5
 8007040:	689b      	ldr	r3, [r3, #8]
 8007042:	4620      	mov	r0, r4
 8007044:	4798      	blx	r3
 8007046:	f000 f8bb 	bl	80071c0 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 800704a:	6843      	ldr	r3, [r0, #4]
 800704c:	4629      	mov	r1, r5
 800704e:	f104 0018 	add.w	r0, r4, #24
 8007052:	689b      	ldr	r3, [r3, #8]
 8007054:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8007058:	4718      	bx	r3
 800705a:	4770      	bx	lr

0800705c <_Twist__get_serialized_size>:
 800705c:	b538      	push	{r3, r4, r5, lr}
 800705e:	4604      	mov	r4, r0
 8007060:	b148      	cbz	r0, 8007076 <_Twist__get_serialized_size+0x1a>
 8007062:	2100      	movs	r1, #0
 8007064:	f000 f820 	bl	80070a8 <get_serialized_size_geometry_msgs__msg__Vector3>
 8007068:	4605      	mov	r5, r0
 800706a:	4601      	mov	r1, r0
 800706c:	f104 0018 	add.w	r0, r4, #24
 8007070:	f000 f81a 	bl	80070a8 <get_serialized_size_geometry_msgs__msg__Vector3>
 8007074:	4428      	add	r0, r5
 8007076:	bd38      	pop	{r3, r4, r5, pc}

08007078 <_Twist__max_serialized_size>:
 8007078:	b510      	push	{r4, lr}
 800707a:	b082      	sub	sp, #8
 800707c:	2301      	movs	r3, #1
 800707e:	2100      	movs	r1, #0
 8007080:	f10d 0007 	add.w	r0, sp, #7
 8007084:	f88d 3007 	strb.w	r3, [sp, #7]
 8007088:	f000 f880 	bl	800718c <max_serialized_size_geometry_msgs__msg__Vector3>
 800708c:	4604      	mov	r4, r0
 800708e:	4601      	mov	r1, r0
 8007090:	f10d 0007 	add.w	r0, sp, #7
 8007094:	f000 f87a 	bl	800718c <max_serialized_size_geometry_msgs__msg__Vector3>
 8007098:	4420      	add	r0, r4
 800709a:	b002      	add	sp, #8
 800709c:	bd10      	pop	{r4, pc}
 800709e:	bf00      	nop

080070a0 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Twist>:
 80070a0:	4800      	ldr	r0, [pc, #0]	@ (80070a4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x4>)
 80070a2:	4770      	bx	lr
 80070a4:	20000190 	.word	0x20000190

080070a8 <get_serialized_size_geometry_msgs__msg__Vector3>:
 80070a8:	b1b8      	cbz	r0, 80070da <get_serialized_size_geometry_msgs__msg__Vector3+0x32>
 80070aa:	b570      	push	{r4, r5, r6, lr}
 80070ac:	460d      	mov	r5, r1
 80070ae:	4628      	mov	r0, r5
 80070b0:	2108      	movs	r1, #8
 80070b2:	f001 f9eb 	bl	800848c <ucdr_alignment>
 80070b6:	2108      	movs	r1, #8
 80070b8:	186e      	adds	r6, r5, r1
 80070ba:	4406      	add	r6, r0
 80070bc:	4630      	mov	r0, r6
 80070be:	f001 f9e5 	bl	800848c <ucdr_alignment>
 80070c2:	f100 0408 	add.w	r4, r0, #8
 80070c6:	4434      	add	r4, r6
 80070c8:	2108      	movs	r1, #8
 80070ca:	4620      	mov	r0, r4
 80070cc:	f001 f9de 	bl	800848c <ucdr_alignment>
 80070d0:	f1c5 0508 	rsb	r5, r5, #8
 80070d4:	4405      	add	r5, r0
 80070d6:	1928      	adds	r0, r5, r4
 80070d8:	bd70      	pop	{r4, r5, r6, pc}
 80070da:	4770      	bx	lr

080070dc <_Vector3__cdr_deserialize>:
 80070dc:	b538      	push	{r3, r4, r5, lr}
 80070de:	460c      	mov	r4, r1
 80070e0:	b171      	cbz	r1, 8007100 <_Vector3__cdr_deserialize+0x24>
 80070e2:	4605      	mov	r5, r0
 80070e4:	f001 f8bc 	bl	8008260 <ucdr_deserialize_double>
 80070e8:	f104 0108 	add.w	r1, r4, #8
 80070ec:	4628      	mov	r0, r5
 80070ee:	f001 f8b7 	bl	8008260 <ucdr_deserialize_double>
 80070f2:	f104 0110 	add.w	r1, r4, #16
 80070f6:	4628      	mov	r0, r5
 80070f8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80070fc:	f001 b8b0 	b.w	8008260 <ucdr_deserialize_double>
 8007100:	4608      	mov	r0, r1
 8007102:	bd38      	pop	{r3, r4, r5, pc}

08007104 <_Vector3__cdr_serialize>:
 8007104:	b198      	cbz	r0, 800712e <_Vector3__cdr_serialize+0x2a>
 8007106:	b538      	push	{r3, r4, r5, lr}
 8007108:	ed90 0b00 	vldr	d0, [r0]
 800710c:	460d      	mov	r5, r1
 800710e:	4604      	mov	r4, r0
 8007110:	4608      	mov	r0, r1
 8007112:	f000 ffdd 	bl	80080d0 <ucdr_serialize_double>
 8007116:	ed94 0b02 	vldr	d0, [r4, #8]
 800711a:	4628      	mov	r0, r5
 800711c:	f000 ffd8 	bl	80080d0 <ucdr_serialize_double>
 8007120:	ed94 0b04 	vldr	d0, [r4, #16]
 8007124:	4628      	mov	r0, r5
 8007126:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800712a:	f000 bfd1 	b.w	80080d0 <ucdr_serialize_double>
 800712e:	4770      	bx	lr

08007130 <_Vector3__get_serialized_size>:
 8007130:	b1a0      	cbz	r0, 800715c <_Vector3__get_serialized_size+0x2c>
 8007132:	b538      	push	{r3, r4, r5, lr}
 8007134:	2108      	movs	r1, #8
 8007136:	2000      	movs	r0, #0
 8007138:	f001 f9a8 	bl	800848c <ucdr_alignment>
 800713c:	f100 0508 	add.w	r5, r0, #8
 8007140:	2108      	movs	r1, #8
 8007142:	4628      	mov	r0, r5
 8007144:	f001 f9a2 	bl	800848c <ucdr_alignment>
 8007148:	f100 0408 	add.w	r4, r0, #8
 800714c:	442c      	add	r4, r5
 800714e:	2108      	movs	r1, #8
 8007150:	4620      	mov	r0, r4
 8007152:	f001 f99b 	bl	800848c <ucdr_alignment>
 8007156:	3008      	adds	r0, #8
 8007158:	4420      	add	r0, r4
 800715a:	bd38      	pop	{r3, r4, r5, pc}
 800715c:	4770      	bx	lr
 800715e:	bf00      	nop

08007160 <_Vector3__max_serialized_size>:
 8007160:	b538      	push	{r3, r4, r5, lr}
 8007162:	2108      	movs	r1, #8
 8007164:	2000      	movs	r0, #0
 8007166:	f001 f991 	bl	800848c <ucdr_alignment>
 800716a:	f100 0508 	add.w	r5, r0, #8
 800716e:	2108      	movs	r1, #8
 8007170:	4628      	mov	r0, r5
 8007172:	f001 f98b 	bl	800848c <ucdr_alignment>
 8007176:	f100 0408 	add.w	r4, r0, #8
 800717a:	442c      	add	r4, r5
 800717c:	2108      	movs	r1, #8
 800717e:	4620      	mov	r0, r4
 8007180:	f001 f984 	bl	800848c <ucdr_alignment>
 8007184:	3008      	adds	r0, #8
 8007186:	4420      	add	r0, r4
 8007188:	bd38      	pop	{r3, r4, r5, pc}
 800718a:	bf00      	nop

0800718c <max_serialized_size_geometry_msgs__msg__Vector3>:
 800718c:	b570      	push	{r4, r5, r6, lr}
 800718e:	2301      	movs	r3, #1
 8007190:	460c      	mov	r4, r1
 8007192:	7003      	strb	r3, [r0, #0]
 8007194:	2108      	movs	r1, #8
 8007196:	4620      	mov	r0, r4
 8007198:	f001 f978 	bl	800848c <ucdr_alignment>
 800719c:	2108      	movs	r1, #8
 800719e:	1863      	adds	r3, r4, r1
 80071a0:	18c6      	adds	r6, r0, r3
 80071a2:	4630      	mov	r0, r6
 80071a4:	f001 f972 	bl	800848c <ucdr_alignment>
 80071a8:	f100 0508 	add.w	r5, r0, #8
 80071ac:	4435      	add	r5, r6
 80071ae:	2108      	movs	r1, #8
 80071b0:	4628      	mov	r0, r5
 80071b2:	f001 f96b 	bl	800848c <ucdr_alignment>
 80071b6:	f1c4 0408 	rsb	r4, r4, #8
 80071ba:	4420      	add	r0, r4
 80071bc:	4428      	add	r0, r5
 80071be:	bd70      	pop	{r4, r5, r6, pc}

080071c0 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>:
 80071c0:	4800      	ldr	r0, [pc, #0]	@ (80071c4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3+0x4>)
 80071c2:	4770      	bx	lr
 80071c4:	200001c4 	.word	0x200001c4

080071c8 <ucdr_serialize_bool>:
 80071c8:	b538      	push	{r3, r4, r5, lr}
 80071ca:	460d      	mov	r5, r1
 80071cc:	2101      	movs	r1, #1
 80071ce:	4604      	mov	r4, r0
 80071d0:	f001 f910 	bl	80083f4 <ucdr_check_final_buffer_behavior>
 80071d4:	b148      	cbz	r0, 80071ea <ucdr_serialize_bool+0x22>
 80071d6:	68a3      	ldr	r3, [r4, #8]
 80071d8:	701d      	strb	r5, [r3, #0]
 80071da:	68a2      	ldr	r2, [r4, #8]
 80071dc:	6923      	ldr	r3, [r4, #16]
 80071de:	2101      	movs	r1, #1
 80071e0:	440a      	add	r2, r1
 80071e2:	440b      	add	r3, r1
 80071e4:	60a2      	str	r2, [r4, #8]
 80071e6:	6123      	str	r3, [r4, #16]
 80071e8:	7561      	strb	r1, [r4, #21]
 80071ea:	7da0      	ldrb	r0, [r4, #22]
 80071ec:	f080 0001 	eor.w	r0, r0, #1
 80071f0:	bd38      	pop	{r3, r4, r5, pc}
 80071f2:	bf00      	nop

080071f4 <ucdr_deserialize_bool>:
 80071f4:	b538      	push	{r3, r4, r5, lr}
 80071f6:	460d      	mov	r5, r1
 80071f8:	2101      	movs	r1, #1
 80071fa:	4604      	mov	r4, r0
 80071fc:	f001 f8fa 	bl	80083f4 <ucdr_check_final_buffer_behavior>
 8007200:	b160      	cbz	r0, 800721c <ucdr_deserialize_bool+0x28>
 8007202:	68a2      	ldr	r2, [r4, #8]
 8007204:	6923      	ldr	r3, [r4, #16]
 8007206:	f812 1b01 	ldrb.w	r1, [r2], #1
 800720a:	3900      	subs	r1, #0
 800720c:	bf18      	it	ne
 800720e:	2101      	movne	r1, #1
 8007210:	7029      	strb	r1, [r5, #0]
 8007212:	3301      	adds	r3, #1
 8007214:	2101      	movs	r1, #1
 8007216:	60a2      	str	r2, [r4, #8]
 8007218:	6123      	str	r3, [r4, #16]
 800721a:	7561      	strb	r1, [r4, #21]
 800721c:	7da0      	ldrb	r0, [r4, #22]
 800721e:	f080 0001 	eor.w	r0, r0, #1
 8007222:	bd38      	pop	{r3, r4, r5, pc}

08007224 <ucdr_serialize_uint8_t>:
 8007224:	b538      	push	{r3, r4, r5, lr}
 8007226:	460d      	mov	r5, r1
 8007228:	2101      	movs	r1, #1
 800722a:	4604      	mov	r4, r0
 800722c:	f001 f8e2 	bl	80083f4 <ucdr_check_final_buffer_behavior>
 8007230:	b148      	cbz	r0, 8007246 <ucdr_serialize_uint8_t+0x22>
 8007232:	68a3      	ldr	r3, [r4, #8]
 8007234:	701d      	strb	r5, [r3, #0]
 8007236:	68a2      	ldr	r2, [r4, #8]
 8007238:	6923      	ldr	r3, [r4, #16]
 800723a:	2101      	movs	r1, #1
 800723c:	440a      	add	r2, r1
 800723e:	440b      	add	r3, r1
 8007240:	60a2      	str	r2, [r4, #8]
 8007242:	6123      	str	r3, [r4, #16]
 8007244:	7561      	strb	r1, [r4, #21]
 8007246:	7da0      	ldrb	r0, [r4, #22]
 8007248:	f080 0001 	eor.w	r0, r0, #1
 800724c:	bd38      	pop	{r3, r4, r5, pc}
 800724e:	bf00      	nop

08007250 <ucdr_deserialize_uint8_t>:
 8007250:	b538      	push	{r3, r4, r5, lr}
 8007252:	460d      	mov	r5, r1
 8007254:	2101      	movs	r1, #1
 8007256:	4604      	mov	r4, r0
 8007258:	f001 f8cc 	bl	80083f4 <ucdr_check_final_buffer_behavior>
 800725c:	b150      	cbz	r0, 8007274 <ucdr_deserialize_uint8_t+0x24>
 800725e:	68a3      	ldr	r3, [r4, #8]
 8007260:	781b      	ldrb	r3, [r3, #0]
 8007262:	702b      	strb	r3, [r5, #0]
 8007264:	68a2      	ldr	r2, [r4, #8]
 8007266:	6923      	ldr	r3, [r4, #16]
 8007268:	2101      	movs	r1, #1
 800726a:	440a      	add	r2, r1
 800726c:	440b      	add	r3, r1
 800726e:	60a2      	str	r2, [r4, #8]
 8007270:	6123      	str	r3, [r4, #16]
 8007272:	7561      	strb	r1, [r4, #21]
 8007274:	7da0      	ldrb	r0, [r4, #22]
 8007276:	f080 0001 	eor.w	r0, r0, #1
 800727a:	bd38      	pop	{r3, r4, r5, pc}

0800727c <ucdr_serialize_uint16_t>:
 800727c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007280:	b082      	sub	sp, #8
 8007282:	460b      	mov	r3, r1
 8007284:	2102      	movs	r1, #2
 8007286:	4604      	mov	r4, r0
 8007288:	f8ad 3006 	strh.w	r3, [sp, #6]
 800728c:	f001 f906 	bl	800849c <ucdr_buffer_alignment>
 8007290:	4601      	mov	r1, r0
 8007292:	4620      	mov	r0, r4
 8007294:	7d67      	ldrb	r7, [r4, #21]
 8007296:	f001 f945 	bl	8008524 <ucdr_advance_buffer>
 800729a:	2102      	movs	r1, #2
 800729c:	4620      	mov	r0, r4
 800729e:	f001 f89d 	bl	80083dc <ucdr_check_buffer_available_for>
 80072a2:	b1c0      	cbz	r0, 80072d6 <ucdr_serialize_uint16_t+0x5a>
 80072a4:	7d22      	ldrb	r2, [r4, #20]
 80072a6:	68a3      	ldr	r3, [r4, #8]
 80072a8:	2a01      	cmp	r2, #1
 80072aa:	d04e      	beq.n	800734a <ucdr_serialize_uint16_t+0xce>
 80072ac:	f89d 2007 	ldrb.w	r2, [sp, #7]
 80072b0:	701a      	strb	r2, [r3, #0]
 80072b2:	68a3      	ldr	r3, [r4, #8]
 80072b4:	f89d 2006 	ldrb.w	r2, [sp, #6]
 80072b8:	705a      	strb	r2, [r3, #1]
 80072ba:	68a2      	ldr	r2, [r4, #8]
 80072bc:	6923      	ldr	r3, [r4, #16]
 80072be:	3202      	adds	r2, #2
 80072c0:	3302      	adds	r3, #2
 80072c2:	2102      	movs	r1, #2
 80072c4:	60a2      	str	r2, [r4, #8]
 80072c6:	6123      	str	r3, [r4, #16]
 80072c8:	7561      	strb	r1, [r4, #21]
 80072ca:	7da0      	ldrb	r0, [r4, #22]
 80072cc:	f080 0001 	eor.w	r0, r0, #1
 80072d0:	b002      	add	sp, #8
 80072d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80072d6:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 80072da:	42ab      	cmp	r3, r5
 80072dc:	d923      	bls.n	8007326 <ucdr_serialize_uint16_t+0xaa>
 80072de:	1b5e      	subs	r6, r3, r5
 80072e0:	60a3      	str	r3, [r4, #8]
 80072e2:	6923      	ldr	r3, [r4, #16]
 80072e4:	f1c6 0802 	rsb	r8, r6, #2
 80072e8:	4433      	add	r3, r6
 80072ea:	6123      	str	r3, [r4, #16]
 80072ec:	4641      	mov	r1, r8
 80072ee:	4620      	mov	r0, r4
 80072f0:	f001 f880 	bl	80083f4 <ucdr_check_final_buffer_behavior>
 80072f4:	b368      	cbz	r0, 8007352 <ucdr_serialize_uint16_t+0xd6>
 80072f6:	7d23      	ldrb	r3, [r4, #20]
 80072f8:	2b01      	cmp	r3, #1
 80072fa:	d03b      	beq.n	8007374 <ucdr_serialize_uint16_t+0xf8>
 80072fc:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8007300:	702b      	strb	r3, [r5, #0]
 8007302:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8007306:	706b      	strb	r3, [r5, #1]
 8007308:	6923      	ldr	r3, [r4, #16]
 800730a:	68a2      	ldr	r2, [r4, #8]
 800730c:	7da0      	ldrb	r0, [r4, #22]
 800730e:	3302      	adds	r3, #2
 8007310:	4442      	add	r2, r8
 8007312:	1b9b      	subs	r3, r3, r6
 8007314:	2102      	movs	r1, #2
 8007316:	f080 0001 	eor.w	r0, r0, #1
 800731a:	60a2      	str	r2, [r4, #8]
 800731c:	6123      	str	r3, [r4, #16]
 800731e:	7561      	strb	r1, [r4, #21]
 8007320:	b002      	add	sp, #8
 8007322:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007326:	2102      	movs	r1, #2
 8007328:	4620      	mov	r0, r4
 800732a:	f001 f863 	bl	80083f4 <ucdr_check_final_buffer_behavior>
 800732e:	2800      	cmp	r0, #0
 8007330:	d0cb      	beq.n	80072ca <ucdr_serialize_uint16_t+0x4e>
 8007332:	7d23      	ldrb	r3, [r4, #20]
 8007334:	68a2      	ldr	r2, [r4, #8]
 8007336:	2b01      	cmp	r3, #1
 8007338:	d018      	beq.n	800736c <ucdr_serialize_uint16_t+0xf0>
 800733a:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800733e:	7013      	strb	r3, [r2, #0]
 8007340:	68a3      	ldr	r3, [r4, #8]
 8007342:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8007346:	705a      	strb	r2, [r3, #1]
 8007348:	e7b7      	b.n	80072ba <ucdr_serialize_uint16_t+0x3e>
 800734a:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 800734e:	801a      	strh	r2, [r3, #0]
 8007350:	e7b3      	b.n	80072ba <ucdr_serialize_uint16_t+0x3e>
 8007352:	68a2      	ldr	r2, [r4, #8]
 8007354:	6923      	ldr	r3, [r4, #16]
 8007356:	7da0      	ldrb	r0, [r4, #22]
 8007358:	7567      	strb	r7, [r4, #21]
 800735a:	1b92      	subs	r2, r2, r6
 800735c:	1b9b      	subs	r3, r3, r6
 800735e:	f080 0001 	eor.w	r0, r0, #1
 8007362:	60a2      	str	r2, [r4, #8]
 8007364:	6123      	str	r3, [r4, #16]
 8007366:	b002      	add	sp, #8
 8007368:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800736c:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8007370:	8013      	strh	r3, [r2, #0]
 8007372:	e7a2      	b.n	80072ba <ucdr_serialize_uint16_t+0x3e>
 8007374:	4628      	mov	r0, r5
 8007376:	f10d 0506 	add.w	r5, sp, #6
 800737a:	4632      	mov	r2, r6
 800737c:	4629      	mov	r1, r5
 800737e:	f00c feac 	bl	80140da <memcpy>
 8007382:	68a0      	ldr	r0, [r4, #8]
 8007384:	4642      	mov	r2, r8
 8007386:	19a9      	adds	r1, r5, r6
 8007388:	f00c fea7 	bl	80140da <memcpy>
 800738c:	e7bc      	b.n	8007308 <ucdr_serialize_uint16_t+0x8c>
 800738e:	bf00      	nop

08007390 <ucdr_serialize_endian_uint16_t>:
 8007390:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007394:	b083      	sub	sp, #12
 8007396:	460d      	mov	r5, r1
 8007398:	2102      	movs	r1, #2
 800739a:	4604      	mov	r4, r0
 800739c:	f8ad 2006 	strh.w	r2, [sp, #6]
 80073a0:	f001 f87c 	bl	800849c <ucdr_buffer_alignment>
 80073a4:	4601      	mov	r1, r0
 80073a6:	4620      	mov	r0, r4
 80073a8:	f894 8015 	ldrb.w	r8, [r4, #21]
 80073ac:	f001 f8ba 	bl	8008524 <ucdr_advance_buffer>
 80073b0:	2102      	movs	r1, #2
 80073b2:	4620      	mov	r0, r4
 80073b4:	f001 f812 	bl	80083dc <ucdr_check_buffer_available_for>
 80073b8:	bb60      	cbnz	r0, 8007414 <ucdr_serialize_endian_uint16_t+0x84>
 80073ba:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 80073be:	42be      	cmp	r6, r7
 80073c0:	d923      	bls.n	800740a <ucdr_serialize_endian_uint16_t+0x7a>
 80073c2:	6923      	ldr	r3, [r4, #16]
 80073c4:	60a6      	str	r6, [r4, #8]
 80073c6:	1bf6      	subs	r6, r6, r7
 80073c8:	4433      	add	r3, r6
 80073ca:	f1c6 0902 	rsb	r9, r6, #2
 80073ce:	6123      	str	r3, [r4, #16]
 80073d0:	4649      	mov	r1, r9
 80073d2:	4620      	mov	r0, r4
 80073d4:	f001 f80e 	bl	80083f4 <ucdr_check_final_buffer_behavior>
 80073d8:	2800      	cmp	r0, #0
 80073da:	d037      	beq.n	800744c <ucdr_serialize_endian_uint16_t+0xbc>
 80073dc:	2d01      	cmp	r5, #1
 80073de:	d043      	beq.n	8007468 <ucdr_serialize_endian_uint16_t+0xd8>
 80073e0:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80073e4:	703b      	strb	r3, [r7, #0]
 80073e6:	f89d 3006 	ldrb.w	r3, [sp, #6]
 80073ea:	707b      	strb	r3, [r7, #1]
 80073ec:	6923      	ldr	r3, [r4, #16]
 80073ee:	68a2      	ldr	r2, [r4, #8]
 80073f0:	7da0      	ldrb	r0, [r4, #22]
 80073f2:	3302      	adds	r3, #2
 80073f4:	444a      	add	r2, r9
 80073f6:	1b9b      	subs	r3, r3, r6
 80073f8:	2102      	movs	r1, #2
 80073fa:	f080 0001 	eor.w	r0, r0, #1
 80073fe:	60a2      	str	r2, [r4, #8]
 8007400:	6123      	str	r3, [r4, #16]
 8007402:	7561      	strb	r1, [r4, #21]
 8007404:	b003      	add	sp, #12
 8007406:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800740a:	2102      	movs	r1, #2
 800740c:	4620      	mov	r0, r4
 800740e:	f000 fff1 	bl	80083f4 <ucdr_check_final_buffer_behavior>
 8007412:	b188      	cbz	r0, 8007438 <ucdr_serialize_endian_uint16_t+0xa8>
 8007414:	2d01      	cmp	r5, #1
 8007416:	68a3      	ldr	r3, [r4, #8]
 8007418:	d014      	beq.n	8007444 <ucdr_serialize_endian_uint16_t+0xb4>
 800741a:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800741e:	701a      	strb	r2, [r3, #0]
 8007420:	68a3      	ldr	r3, [r4, #8]
 8007422:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8007426:	705a      	strb	r2, [r3, #1]
 8007428:	68a2      	ldr	r2, [r4, #8]
 800742a:	6923      	ldr	r3, [r4, #16]
 800742c:	3202      	adds	r2, #2
 800742e:	3302      	adds	r3, #2
 8007430:	2102      	movs	r1, #2
 8007432:	60a2      	str	r2, [r4, #8]
 8007434:	6123      	str	r3, [r4, #16]
 8007436:	7561      	strb	r1, [r4, #21]
 8007438:	7da0      	ldrb	r0, [r4, #22]
 800743a:	f080 0001 	eor.w	r0, r0, #1
 800743e:	b003      	add	sp, #12
 8007440:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007444:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 8007448:	801a      	strh	r2, [r3, #0]
 800744a:	e7ed      	b.n	8007428 <ucdr_serialize_endian_uint16_t+0x98>
 800744c:	68a2      	ldr	r2, [r4, #8]
 800744e:	6923      	ldr	r3, [r4, #16]
 8007450:	7da0      	ldrb	r0, [r4, #22]
 8007452:	f884 8015 	strb.w	r8, [r4, #21]
 8007456:	1b92      	subs	r2, r2, r6
 8007458:	1b9b      	subs	r3, r3, r6
 800745a:	f080 0001 	eor.w	r0, r0, #1
 800745e:	60a2      	str	r2, [r4, #8]
 8007460:	6123      	str	r3, [r4, #16]
 8007462:	b003      	add	sp, #12
 8007464:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007468:	f10d 0506 	add.w	r5, sp, #6
 800746c:	4632      	mov	r2, r6
 800746e:	4629      	mov	r1, r5
 8007470:	4638      	mov	r0, r7
 8007472:	f00c fe32 	bl	80140da <memcpy>
 8007476:	68a0      	ldr	r0, [r4, #8]
 8007478:	464a      	mov	r2, r9
 800747a:	19a9      	adds	r1, r5, r6
 800747c:	f00c fe2d 	bl	80140da <memcpy>
 8007480:	e7b4      	b.n	80073ec <ucdr_serialize_endian_uint16_t+0x5c>
 8007482:	bf00      	nop

08007484 <ucdr_deserialize_uint16_t>:
 8007484:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007488:	460d      	mov	r5, r1
 800748a:	2102      	movs	r1, #2
 800748c:	4604      	mov	r4, r0
 800748e:	f001 f805 	bl	800849c <ucdr_buffer_alignment>
 8007492:	4601      	mov	r1, r0
 8007494:	4620      	mov	r0, r4
 8007496:	f894 8015 	ldrb.w	r8, [r4, #21]
 800749a:	f001 f843 	bl	8008524 <ucdr_advance_buffer>
 800749e:	2102      	movs	r1, #2
 80074a0:	4620      	mov	r0, r4
 80074a2:	f000 ff9b 	bl	80083dc <ucdr_check_buffer_available_for>
 80074a6:	b1a8      	cbz	r0, 80074d4 <ucdr_deserialize_uint16_t+0x50>
 80074a8:	7d22      	ldrb	r2, [r4, #20]
 80074aa:	68a3      	ldr	r3, [r4, #8]
 80074ac:	2a01      	cmp	r2, #1
 80074ae:	d046      	beq.n	800753e <ucdr_deserialize_uint16_t+0xba>
 80074b0:	785b      	ldrb	r3, [r3, #1]
 80074b2:	702b      	strb	r3, [r5, #0]
 80074b4:	68a3      	ldr	r3, [r4, #8]
 80074b6:	781b      	ldrb	r3, [r3, #0]
 80074b8:	706b      	strb	r3, [r5, #1]
 80074ba:	68a2      	ldr	r2, [r4, #8]
 80074bc:	6923      	ldr	r3, [r4, #16]
 80074be:	3202      	adds	r2, #2
 80074c0:	3302      	adds	r3, #2
 80074c2:	2102      	movs	r1, #2
 80074c4:	60a2      	str	r2, [r4, #8]
 80074c6:	6123      	str	r3, [r4, #16]
 80074c8:	7561      	strb	r1, [r4, #21]
 80074ca:	7da0      	ldrb	r0, [r4, #22]
 80074cc:	f080 0001 	eor.w	r0, r0, #1
 80074d0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80074d4:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 80074d8:	42be      	cmp	r6, r7
 80074da:	d920      	bls.n	800751e <ucdr_deserialize_uint16_t+0x9a>
 80074dc:	6923      	ldr	r3, [r4, #16]
 80074de:	60a6      	str	r6, [r4, #8]
 80074e0:	1bf6      	subs	r6, r6, r7
 80074e2:	4433      	add	r3, r6
 80074e4:	f1c6 0902 	rsb	r9, r6, #2
 80074e8:	6123      	str	r3, [r4, #16]
 80074ea:	4649      	mov	r1, r9
 80074ec:	4620      	mov	r0, r4
 80074ee:	f000 ff81 	bl	80083f4 <ucdr_check_final_buffer_behavior>
 80074f2:	b338      	cbz	r0, 8007544 <ucdr_deserialize_uint16_t+0xc0>
 80074f4:	7d23      	ldrb	r3, [r4, #20]
 80074f6:	2b01      	cmp	r3, #1
 80074f8:	d034      	beq.n	8007564 <ucdr_deserialize_uint16_t+0xe0>
 80074fa:	787b      	ldrb	r3, [r7, #1]
 80074fc:	702b      	strb	r3, [r5, #0]
 80074fe:	783b      	ldrb	r3, [r7, #0]
 8007500:	706b      	strb	r3, [r5, #1]
 8007502:	6923      	ldr	r3, [r4, #16]
 8007504:	68a2      	ldr	r2, [r4, #8]
 8007506:	7da0      	ldrb	r0, [r4, #22]
 8007508:	2102      	movs	r1, #2
 800750a:	3302      	adds	r3, #2
 800750c:	444a      	add	r2, r9
 800750e:	1b9b      	subs	r3, r3, r6
 8007510:	7561      	strb	r1, [r4, #21]
 8007512:	60a2      	str	r2, [r4, #8]
 8007514:	6123      	str	r3, [r4, #16]
 8007516:	f080 0001 	eor.w	r0, r0, #1
 800751a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800751e:	2102      	movs	r1, #2
 8007520:	4620      	mov	r0, r4
 8007522:	f000 ff67 	bl	80083f4 <ucdr_check_final_buffer_behavior>
 8007526:	2800      	cmp	r0, #0
 8007528:	d0cf      	beq.n	80074ca <ucdr_deserialize_uint16_t+0x46>
 800752a:	7d23      	ldrb	r3, [r4, #20]
 800752c:	68a2      	ldr	r2, [r4, #8]
 800752e:	2b01      	cmp	r3, #1
 8007530:	d015      	beq.n	800755e <ucdr_deserialize_uint16_t+0xda>
 8007532:	7853      	ldrb	r3, [r2, #1]
 8007534:	702b      	strb	r3, [r5, #0]
 8007536:	68a3      	ldr	r3, [r4, #8]
 8007538:	781b      	ldrb	r3, [r3, #0]
 800753a:	706b      	strb	r3, [r5, #1]
 800753c:	e7bd      	b.n	80074ba <ucdr_deserialize_uint16_t+0x36>
 800753e:	881b      	ldrh	r3, [r3, #0]
 8007540:	802b      	strh	r3, [r5, #0]
 8007542:	e7ba      	b.n	80074ba <ucdr_deserialize_uint16_t+0x36>
 8007544:	68a2      	ldr	r2, [r4, #8]
 8007546:	6923      	ldr	r3, [r4, #16]
 8007548:	7da0      	ldrb	r0, [r4, #22]
 800754a:	f884 8015 	strb.w	r8, [r4, #21]
 800754e:	1b92      	subs	r2, r2, r6
 8007550:	1b9b      	subs	r3, r3, r6
 8007552:	60a2      	str	r2, [r4, #8]
 8007554:	6123      	str	r3, [r4, #16]
 8007556:	f080 0001 	eor.w	r0, r0, #1
 800755a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800755e:	8813      	ldrh	r3, [r2, #0]
 8007560:	802b      	strh	r3, [r5, #0]
 8007562:	e7aa      	b.n	80074ba <ucdr_deserialize_uint16_t+0x36>
 8007564:	4639      	mov	r1, r7
 8007566:	4632      	mov	r2, r6
 8007568:	4628      	mov	r0, r5
 800756a:	f00c fdb6 	bl	80140da <memcpy>
 800756e:	68a1      	ldr	r1, [r4, #8]
 8007570:	464a      	mov	r2, r9
 8007572:	19a8      	adds	r0, r5, r6
 8007574:	f00c fdb1 	bl	80140da <memcpy>
 8007578:	e7c3      	b.n	8007502 <ucdr_deserialize_uint16_t+0x7e>
 800757a:	bf00      	nop

0800757c <ucdr_deserialize_endian_uint16_t>:
 800757c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007580:	460e      	mov	r6, r1
 8007582:	2102      	movs	r1, #2
 8007584:	4604      	mov	r4, r0
 8007586:	4615      	mov	r5, r2
 8007588:	f000 ff88 	bl	800849c <ucdr_buffer_alignment>
 800758c:	4601      	mov	r1, r0
 800758e:	4620      	mov	r0, r4
 8007590:	f894 9015 	ldrb.w	r9, [r4, #21]
 8007594:	f000 ffc6 	bl	8008524 <ucdr_advance_buffer>
 8007598:	2102      	movs	r1, #2
 800759a:	4620      	mov	r0, r4
 800759c:	f000 ff1e 	bl	80083dc <ucdr_check_buffer_available_for>
 80075a0:	bb60      	cbnz	r0, 80075fc <ucdr_deserialize_endian_uint16_t+0x80>
 80075a2:	e9d4 7801 	ldrd	r7, r8, [r4, #4]
 80075a6:	4547      	cmp	r7, r8
 80075a8:	d923      	bls.n	80075f2 <ucdr_deserialize_endian_uint16_t+0x76>
 80075aa:	6923      	ldr	r3, [r4, #16]
 80075ac:	60a7      	str	r7, [r4, #8]
 80075ae:	eba7 0708 	sub.w	r7, r7, r8
 80075b2:	443b      	add	r3, r7
 80075b4:	f1c7 0a02 	rsb	sl, r7, #2
 80075b8:	6123      	str	r3, [r4, #16]
 80075ba:	4651      	mov	r1, sl
 80075bc:	4620      	mov	r0, r4
 80075be:	f000 ff19 	bl	80083f4 <ucdr_check_final_buffer_behavior>
 80075c2:	2800      	cmp	r0, #0
 80075c4:	d032      	beq.n	800762c <ucdr_deserialize_endian_uint16_t+0xb0>
 80075c6:	2e01      	cmp	r6, #1
 80075c8:	d03d      	beq.n	8007646 <ucdr_deserialize_endian_uint16_t+0xca>
 80075ca:	f898 3001 	ldrb.w	r3, [r8, #1]
 80075ce:	702b      	strb	r3, [r5, #0]
 80075d0:	f898 3000 	ldrb.w	r3, [r8]
 80075d4:	706b      	strb	r3, [r5, #1]
 80075d6:	6923      	ldr	r3, [r4, #16]
 80075d8:	68a2      	ldr	r2, [r4, #8]
 80075da:	7da0      	ldrb	r0, [r4, #22]
 80075dc:	2102      	movs	r1, #2
 80075de:	3302      	adds	r3, #2
 80075e0:	4452      	add	r2, sl
 80075e2:	1bdb      	subs	r3, r3, r7
 80075e4:	7561      	strb	r1, [r4, #21]
 80075e6:	60a2      	str	r2, [r4, #8]
 80075e8:	6123      	str	r3, [r4, #16]
 80075ea:	f080 0001 	eor.w	r0, r0, #1
 80075ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80075f2:	2102      	movs	r1, #2
 80075f4:	4620      	mov	r0, r4
 80075f6:	f000 fefd 	bl	80083f4 <ucdr_check_final_buffer_behavior>
 80075fa:	b178      	cbz	r0, 800761c <ucdr_deserialize_endian_uint16_t+0xa0>
 80075fc:	2e01      	cmp	r6, #1
 80075fe:	68a3      	ldr	r3, [r4, #8]
 8007600:	d011      	beq.n	8007626 <ucdr_deserialize_endian_uint16_t+0xaa>
 8007602:	785b      	ldrb	r3, [r3, #1]
 8007604:	702b      	strb	r3, [r5, #0]
 8007606:	68a3      	ldr	r3, [r4, #8]
 8007608:	781b      	ldrb	r3, [r3, #0]
 800760a:	706b      	strb	r3, [r5, #1]
 800760c:	68a2      	ldr	r2, [r4, #8]
 800760e:	6923      	ldr	r3, [r4, #16]
 8007610:	3202      	adds	r2, #2
 8007612:	3302      	adds	r3, #2
 8007614:	2102      	movs	r1, #2
 8007616:	60a2      	str	r2, [r4, #8]
 8007618:	6123      	str	r3, [r4, #16]
 800761a:	7561      	strb	r1, [r4, #21]
 800761c:	7da0      	ldrb	r0, [r4, #22]
 800761e:	f080 0001 	eor.w	r0, r0, #1
 8007622:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007626:	881b      	ldrh	r3, [r3, #0]
 8007628:	802b      	strh	r3, [r5, #0]
 800762a:	e7ef      	b.n	800760c <ucdr_deserialize_endian_uint16_t+0x90>
 800762c:	68a2      	ldr	r2, [r4, #8]
 800762e:	6923      	ldr	r3, [r4, #16]
 8007630:	7da0      	ldrb	r0, [r4, #22]
 8007632:	f884 9015 	strb.w	r9, [r4, #21]
 8007636:	1bd2      	subs	r2, r2, r7
 8007638:	1bdb      	subs	r3, r3, r7
 800763a:	60a2      	str	r2, [r4, #8]
 800763c:	6123      	str	r3, [r4, #16]
 800763e:	f080 0001 	eor.w	r0, r0, #1
 8007642:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007646:	4641      	mov	r1, r8
 8007648:	463a      	mov	r2, r7
 800764a:	4628      	mov	r0, r5
 800764c:	f00c fd45 	bl	80140da <memcpy>
 8007650:	68a1      	ldr	r1, [r4, #8]
 8007652:	4652      	mov	r2, sl
 8007654:	19e8      	adds	r0, r5, r7
 8007656:	f00c fd40 	bl	80140da <memcpy>
 800765a:	e7bc      	b.n	80075d6 <ucdr_deserialize_endian_uint16_t+0x5a>

0800765c <ucdr_serialize_uint32_t>:
 800765c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007660:	b082      	sub	sp, #8
 8007662:	4604      	mov	r4, r0
 8007664:	9101      	str	r1, [sp, #4]
 8007666:	2104      	movs	r1, #4
 8007668:	f000 ff18 	bl	800849c <ucdr_buffer_alignment>
 800766c:	4601      	mov	r1, r0
 800766e:	4620      	mov	r0, r4
 8007670:	7d67      	ldrb	r7, [r4, #21]
 8007672:	f000 ff57 	bl	8008524 <ucdr_advance_buffer>
 8007676:	2104      	movs	r1, #4
 8007678:	4620      	mov	r0, r4
 800767a:	f000 feaf 	bl	80083dc <ucdr_check_buffer_available_for>
 800767e:	b300      	cbz	r0, 80076c2 <ucdr_serialize_uint32_t+0x66>
 8007680:	7d22      	ldrb	r2, [r4, #20]
 8007682:	68a3      	ldr	r3, [r4, #8]
 8007684:	2a01      	cmp	r2, #1
 8007686:	d05d      	beq.n	8007744 <ucdr_serialize_uint32_t+0xe8>
 8007688:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800768c:	701a      	strb	r2, [r3, #0]
 800768e:	68a3      	ldr	r3, [r4, #8]
 8007690:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8007694:	705a      	strb	r2, [r3, #1]
 8007696:	68a3      	ldr	r3, [r4, #8]
 8007698:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800769c:	709a      	strb	r2, [r3, #2]
 800769e:	68a3      	ldr	r3, [r4, #8]
 80076a0:	f89d 2004 	ldrb.w	r2, [sp, #4]
 80076a4:	70da      	strb	r2, [r3, #3]
 80076a6:	68a2      	ldr	r2, [r4, #8]
 80076a8:	6923      	ldr	r3, [r4, #16]
 80076aa:	3204      	adds	r2, #4
 80076ac:	3304      	adds	r3, #4
 80076ae:	2104      	movs	r1, #4
 80076b0:	60a2      	str	r2, [r4, #8]
 80076b2:	6123      	str	r3, [r4, #16]
 80076b4:	7561      	strb	r1, [r4, #21]
 80076b6:	7da0      	ldrb	r0, [r4, #22]
 80076b8:	f080 0001 	eor.w	r0, r0, #1
 80076bc:	b002      	add	sp, #8
 80076be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80076c2:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 80076c6:	42ab      	cmp	r3, r5
 80076c8:	d92e      	bls.n	8007728 <ucdr_serialize_uint32_t+0xcc>
 80076ca:	1b5e      	subs	r6, r3, r5
 80076cc:	60a3      	str	r3, [r4, #8]
 80076ce:	6923      	ldr	r3, [r4, #16]
 80076d0:	f1c6 0804 	rsb	r8, r6, #4
 80076d4:	4433      	add	r3, r6
 80076d6:	6123      	str	r3, [r4, #16]
 80076d8:	4641      	mov	r1, r8
 80076da:	4620      	mov	r0, r4
 80076dc:	f000 fe8a 	bl	80083f4 <ucdr_check_final_buffer_behavior>
 80076e0:	b398      	cbz	r0, 800774a <ucdr_serialize_uint32_t+0xee>
 80076e2:	7d23      	ldrb	r3, [r4, #20]
 80076e4:	2b01      	cmp	r3, #1
 80076e6:	d046      	beq.n	8007776 <ucdr_serialize_uint32_t+0x11a>
 80076e8:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80076ec:	702b      	strb	r3, [r5, #0]
 80076ee:	2e01      	cmp	r6, #1
 80076f0:	f89d 3006 	ldrb.w	r3, [sp, #6]
 80076f4:	706b      	strb	r3, [r5, #1]
 80076f6:	d035      	beq.n	8007764 <ucdr_serialize_uint32_t+0x108>
 80076f8:	f89d 3005 	ldrb.w	r3, [sp, #5]
 80076fc:	70ab      	strb	r3, [r5, #2]
 80076fe:	2e02      	cmp	r6, #2
 8007700:	d034      	beq.n	800776c <ucdr_serialize_uint32_t+0x110>
 8007702:	3503      	adds	r5, #3
 8007704:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8007708:	702b      	strb	r3, [r5, #0]
 800770a:	6923      	ldr	r3, [r4, #16]
 800770c:	68a2      	ldr	r2, [r4, #8]
 800770e:	7da0      	ldrb	r0, [r4, #22]
 8007710:	3304      	adds	r3, #4
 8007712:	4442      	add	r2, r8
 8007714:	1b9b      	subs	r3, r3, r6
 8007716:	2104      	movs	r1, #4
 8007718:	f080 0001 	eor.w	r0, r0, #1
 800771c:	60a2      	str	r2, [r4, #8]
 800771e:	6123      	str	r3, [r4, #16]
 8007720:	7561      	strb	r1, [r4, #21]
 8007722:	b002      	add	sp, #8
 8007724:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007728:	2104      	movs	r1, #4
 800772a:	4620      	mov	r0, r4
 800772c:	f000 fe62 	bl	80083f4 <ucdr_check_final_buffer_behavior>
 8007730:	2800      	cmp	r0, #0
 8007732:	d0c0      	beq.n	80076b6 <ucdr_serialize_uint32_t+0x5a>
 8007734:	7d23      	ldrb	r3, [r4, #20]
 8007736:	68a2      	ldr	r2, [r4, #8]
 8007738:	2b01      	cmp	r3, #1
 800773a:	d019      	beq.n	8007770 <ucdr_serialize_uint32_t+0x114>
 800773c:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8007740:	7013      	strb	r3, [r2, #0]
 8007742:	e7a4      	b.n	800768e <ucdr_serialize_uint32_t+0x32>
 8007744:	9a01      	ldr	r2, [sp, #4]
 8007746:	601a      	str	r2, [r3, #0]
 8007748:	e7ad      	b.n	80076a6 <ucdr_serialize_uint32_t+0x4a>
 800774a:	68a2      	ldr	r2, [r4, #8]
 800774c:	6923      	ldr	r3, [r4, #16]
 800774e:	7da0      	ldrb	r0, [r4, #22]
 8007750:	7567      	strb	r7, [r4, #21]
 8007752:	1b92      	subs	r2, r2, r6
 8007754:	1b9b      	subs	r3, r3, r6
 8007756:	f080 0001 	eor.w	r0, r0, #1
 800775a:	60a2      	str	r2, [r4, #8]
 800775c:	6123      	str	r3, [r4, #16]
 800775e:	b002      	add	sp, #8
 8007760:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007764:	68a3      	ldr	r3, [r4, #8]
 8007766:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800776a:	701a      	strb	r2, [r3, #0]
 800776c:	68a5      	ldr	r5, [r4, #8]
 800776e:	e7c9      	b.n	8007704 <ucdr_serialize_uint32_t+0xa8>
 8007770:	9b01      	ldr	r3, [sp, #4]
 8007772:	6013      	str	r3, [r2, #0]
 8007774:	e797      	b.n	80076a6 <ucdr_serialize_uint32_t+0x4a>
 8007776:	4628      	mov	r0, r5
 8007778:	ad01      	add	r5, sp, #4
 800777a:	4632      	mov	r2, r6
 800777c:	4629      	mov	r1, r5
 800777e:	f00c fcac 	bl	80140da <memcpy>
 8007782:	68a0      	ldr	r0, [r4, #8]
 8007784:	4642      	mov	r2, r8
 8007786:	19a9      	adds	r1, r5, r6
 8007788:	f00c fca7 	bl	80140da <memcpy>
 800778c:	e7bd      	b.n	800770a <ucdr_serialize_uint32_t+0xae>
 800778e:	bf00      	nop

08007790 <ucdr_serialize_endian_uint32_t>:
 8007790:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007794:	b083      	sub	sp, #12
 8007796:	460d      	mov	r5, r1
 8007798:	2104      	movs	r1, #4
 800779a:	4604      	mov	r4, r0
 800779c:	9201      	str	r2, [sp, #4]
 800779e:	f000 fe7d 	bl	800849c <ucdr_buffer_alignment>
 80077a2:	4601      	mov	r1, r0
 80077a4:	4620      	mov	r0, r4
 80077a6:	f894 8015 	ldrb.w	r8, [r4, #21]
 80077aa:	f000 febb 	bl	8008524 <ucdr_advance_buffer>
 80077ae:	2104      	movs	r1, #4
 80077b0:	4620      	mov	r0, r4
 80077b2:	f000 fe13 	bl	80083dc <ucdr_check_buffer_available_for>
 80077b6:	2800      	cmp	r0, #0
 80077b8:	d137      	bne.n	800782a <ucdr_serialize_endian_uint32_t+0x9a>
 80077ba:	e9d4 7601 	ldrd	r7, r6, [r4, #4]
 80077be:	42b7      	cmp	r7, r6
 80077c0:	d92e      	bls.n	8007820 <ucdr_serialize_endian_uint32_t+0x90>
 80077c2:	6923      	ldr	r3, [r4, #16]
 80077c4:	60a7      	str	r7, [r4, #8]
 80077c6:	1bbf      	subs	r7, r7, r6
 80077c8:	443b      	add	r3, r7
 80077ca:	f1c7 0904 	rsb	r9, r7, #4
 80077ce:	6123      	str	r3, [r4, #16]
 80077d0:	4649      	mov	r1, r9
 80077d2:	4620      	mov	r0, r4
 80077d4:	f000 fe0e 	bl	80083f4 <ucdr_check_final_buffer_behavior>
 80077d8:	2800      	cmp	r0, #0
 80077da:	d049      	beq.n	8007870 <ucdr_serialize_endian_uint32_t+0xe0>
 80077dc:	2d01      	cmp	r5, #1
 80077de:	d05b      	beq.n	8007898 <ucdr_serialize_endian_uint32_t+0x108>
 80077e0:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80077e4:	7033      	strb	r3, [r6, #0]
 80077e6:	2f01      	cmp	r7, #1
 80077e8:	f89d 3006 	ldrb.w	r3, [sp, #6]
 80077ec:	7073      	strb	r3, [r6, #1]
 80077ee:	d04d      	beq.n	800788c <ucdr_serialize_endian_uint32_t+0xfc>
 80077f0:	f89d 3005 	ldrb.w	r3, [sp, #5]
 80077f4:	70b3      	strb	r3, [r6, #2]
 80077f6:	2f02      	cmp	r7, #2
 80077f8:	d04c      	beq.n	8007894 <ucdr_serialize_endian_uint32_t+0x104>
 80077fa:	3603      	adds	r6, #3
 80077fc:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8007800:	7033      	strb	r3, [r6, #0]
 8007802:	6923      	ldr	r3, [r4, #16]
 8007804:	68a2      	ldr	r2, [r4, #8]
 8007806:	7da0      	ldrb	r0, [r4, #22]
 8007808:	3304      	adds	r3, #4
 800780a:	444a      	add	r2, r9
 800780c:	1bdb      	subs	r3, r3, r7
 800780e:	2104      	movs	r1, #4
 8007810:	f080 0001 	eor.w	r0, r0, #1
 8007814:	60a2      	str	r2, [r4, #8]
 8007816:	6123      	str	r3, [r4, #16]
 8007818:	7561      	strb	r1, [r4, #21]
 800781a:	b003      	add	sp, #12
 800781c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007820:	2104      	movs	r1, #4
 8007822:	4620      	mov	r0, r4
 8007824:	f000 fde6 	bl	80083f4 <ucdr_check_final_buffer_behavior>
 8007828:	b1c8      	cbz	r0, 800785e <ucdr_serialize_endian_uint32_t+0xce>
 800782a:	2d01      	cmp	r5, #1
 800782c:	68a3      	ldr	r3, [r4, #8]
 800782e:	d01c      	beq.n	800786a <ucdr_serialize_endian_uint32_t+0xda>
 8007830:	f89d 2007 	ldrb.w	r2, [sp, #7]
 8007834:	701a      	strb	r2, [r3, #0]
 8007836:	68a3      	ldr	r3, [r4, #8]
 8007838:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800783c:	705a      	strb	r2, [r3, #1]
 800783e:	68a3      	ldr	r3, [r4, #8]
 8007840:	f89d 2005 	ldrb.w	r2, [sp, #5]
 8007844:	709a      	strb	r2, [r3, #2]
 8007846:	68a3      	ldr	r3, [r4, #8]
 8007848:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800784c:	70da      	strb	r2, [r3, #3]
 800784e:	68a2      	ldr	r2, [r4, #8]
 8007850:	6923      	ldr	r3, [r4, #16]
 8007852:	3204      	adds	r2, #4
 8007854:	3304      	adds	r3, #4
 8007856:	2104      	movs	r1, #4
 8007858:	60a2      	str	r2, [r4, #8]
 800785a:	6123      	str	r3, [r4, #16]
 800785c:	7561      	strb	r1, [r4, #21]
 800785e:	7da0      	ldrb	r0, [r4, #22]
 8007860:	f080 0001 	eor.w	r0, r0, #1
 8007864:	b003      	add	sp, #12
 8007866:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800786a:	9a01      	ldr	r2, [sp, #4]
 800786c:	601a      	str	r2, [r3, #0]
 800786e:	e7ee      	b.n	800784e <ucdr_serialize_endian_uint32_t+0xbe>
 8007870:	68a2      	ldr	r2, [r4, #8]
 8007872:	6923      	ldr	r3, [r4, #16]
 8007874:	7da0      	ldrb	r0, [r4, #22]
 8007876:	f884 8015 	strb.w	r8, [r4, #21]
 800787a:	1bd2      	subs	r2, r2, r7
 800787c:	1bdb      	subs	r3, r3, r7
 800787e:	f080 0001 	eor.w	r0, r0, #1
 8007882:	60a2      	str	r2, [r4, #8]
 8007884:	6123      	str	r3, [r4, #16]
 8007886:	b003      	add	sp, #12
 8007888:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800788c:	68a3      	ldr	r3, [r4, #8]
 800788e:	f89d 2005 	ldrb.w	r2, [sp, #5]
 8007892:	701a      	strb	r2, [r3, #0]
 8007894:	68a6      	ldr	r6, [r4, #8]
 8007896:	e7b1      	b.n	80077fc <ucdr_serialize_endian_uint32_t+0x6c>
 8007898:	ad01      	add	r5, sp, #4
 800789a:	463a      	mov	r2, r7
 800789c:	4629      	mov	r1, r5
 800789e:	4630      	mov	r0, r6
 80078a0:	f00c fc1b 	bl	80140da <memcpy>
 80078a4:	68a0      	ldr	r0, [r4, #8]
 80078a6:	464a      	mov	r2, r9
 80078a8:	19e9      	adds	r1, r5, r7
 80078aa:	f00c fc16 	bl	80140da <memcpy>
 80078ae:	e7a8      	b.n	8007802 <ucdr_serialize_endian_uint32_t+0x72>

080078b0 <ucdr_deserialize_uint32_t>:
 80078b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80078b4:	460d      	mov	r5, r1
 80078b6:	2104      	movs	r1, #4
 80078b8:	4604      	mov	r4, r0
 80078ba:	f000 fdef 	bl	800849c <ucdr_buffer_alignment>
 80078be:	4601      	mov	r1, r0
 80078c0:	4620      	mov	r0, r4
 80078c2:	f894 8015 	ldrb.w	r8, [r4, #21]
 80078c6:	f000 fe2d 	bl	8008524 <ucdr_advance_buffer>
 80078ca:	2104      	movs	r1, #4
 80078cc:	4620      	mov	r0, r4
 80078ce:	f000 fd85 	bl	80083dc <ucdr_check_buffer_available_for>
 80078d2:	b1d8      	cbz	r0, 800790c <ucdr_deserialize_uint32_t+0x5c>
 80078d4:	7d22      	ldrb	r2, [r4, #20]
 80078d6:	68a3      	ldr	r3, [r4, #8]
 80078d8:	2a01      	cmp	r2, #1
 80078da:	d052      	beq.n	8007982 <ucdr_deserialize_uint32_t+0xd2>
 80078dc:	78db      	ldrb	r3, [r3, #3]
 80078de:	702b      	strb	r3, [r5, #0]
 80078e0:	68a3      	ldr	r3, [r4, #8]
 80078e2:	789b      	ldrb	r3, [r3, #2]
 80078e4:	706b      	strb	r3, [r5, #1]
 80078e6:	68a3      	ldr	r3, [r4, #8]
 80078e8:	785b      	ldrb	r3, [r3, #1]
 80078ea:	70ab      	strb	r3, [r5, #2]
 80078ec:	68a3      	ldr	r3, [r4, #8]
 80078ee:	781b      	ldrb	r3, [r3, #0]
 80078f0:	70eb      	strb	r3, [r5, #3]
 80078f2:	68a2      	ldr	r2, [r4, #8]
 80078f4:	6923      	ldr	r3, [r4, #16]
 80078f6:	3204      	adds	r2, #4
 80078f8:	3304      	adds	r3, #4
 80078fa:	2104      	movs	r1, #4
 80078fc:	60a2      	str	r2, [r4, #8]
 80078fe:	6123      	str	r3, [r4, #16]
 8007900:	7561      	strb	r1, [r4, #21]
 8007902:	7da0      	ldrb	r0, [r4, #22]
 8007904:	f080 0001 	eor.w	r0, r0, #1
 8007908:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800790c:	e9d4 7601 	ldrd	r7, r6, [r4, #4]
 8007910:	42b7      	cmp	r7, r6
 8007912:	d92a      	bls.n	800796a <ucdr_deserialize_uint32_t+0xba>
 8007914:	6923      	ldr	r3, [r4, #16]
 8007916:	60a7      	str	r7, [r4, #8]
 8007918:	1bbf      	subs	r7, r7, r6
 800791a:	443b      	add	r3, r7
 800791c:	f1c7 0904 	rsb	r9, r7, #4
 8007920:	6123      	str	r3, [r4, #16]
 8007922:	4649      	mov	r1, r9
 8007924:	4620      	mov	r0, r4
 8007926:	f000 fd65 	bl	80083f4 <ucdr_check_final_buffer_behavior>
 800792a:	b368      	cbz	r0, 8007988 <ucdr_deserialize_uint32_t+0xd8>
 800792c:	7d23      	ldrb	r3, [r4, #20]
 800792e:	2b01      	cmp	r3, #1
 8007930:	d040      	beq.n	80079b4 <ucdr_deserialize_uint32_t+0x104>
 8007932:	78f3      	ldrb	r3, [r6, #3]
 8007934:	702b      	strb	r3, [r5, #0]
 8007936:	78b3      	ldrb	r3, [r6, #2]
 8007938:	706b      	strb	r3, [r5, #1]
 800793a:	2f01      	cmp	r7, #1
 800793c:	d031      	beq.n	80079a2 <ucdr_deserialize_uint32_t+0xf2>
 800793e:	7873      	ldrb	r3, [r6, #1]
 8007940:	70ab      	strb	r3, [r5, #2]
 8007942:	2f02      	cmp	r7, #2
 8007944:	f105 0503 	add.w	r5, r5, #3
 8007948:	d02f      	beq.n	80079aa <ucdr_deserialize_uint32_t+0xfa>
 800794a:	7833      	ldrb	r3, [r6, #0]
 800794c:	702b      	strb	r3, [r5, #0]
 800794e:	6923      	ldr	r3, [r4, #16]
 8007950:	68a2      	ldr	r2, [r4, #8]
 8007952:	7da0      	ldrb	r0, [r4, #22]
 8007954:	2104      	movs	r1, #4
 8007956:	3304      	adds	r3, #4
 8007958:	444a      	add	r2, r9
 800795a:	1bdb      	subs	r3, r3, r7
 800795c:	7561      	strb	r1, [r4, #21]
 800795e:	60a2      	str	r2, [r4, #8]
 8007960:	6123      	str	r3, [r4, #16]
 8007962:	f080 0001 	eor.w	r0, r0, #1
 8007966:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800796a:	2104      	movs	r1, #4
 800796c:	4620      	mov	r0, r4
 800796e:	f000 fd41 	bl	80083f4 <ucdr_check_final_buffer_behavior>
 8007972:	2800      	cmp	r0, #0
 8007974:	d0c5      	beq.n	8007902 <ucdr_deserialize_uint32_t+0x52>
 8007976:	7d23      	ldrb	r3, [r4, #20]
 8007978:	68a2      	ldr	r2, [r4, #8]
 800797a:	2b01      	cmp	r3, #1
 800797c:	d017      	beq.n	80079ae <ucdr_deserialize_uint32_t+0xfe>
 800797e:	78d3      	ldrb	r3, [r2, #3]
 8007980:	e7ad      	b.n	80078de <ucdr_deserialize_uint32_t+0x2e>
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	602b      	str	r3, [r5, #0]
 8007986:	e7b4      	b.n	80078f2 <ucdr_deserialize_uint32_t+0x42>
 8007988:	68a2      	ldr	r2, [r4, #8]
 800798a:	6923      	ldr	r3, [r4, #16]
 800798c:	7da0      	ldrb	r0, [r4, #22]
 800798e:	f884 8015 	strb.w	r8, [r4, #21]
 8007992:	1bd2      	subs	r2, r2, r7
 8007994:	1bdb      	subs	r3, r3, r7
 8007996:	60a2      	str	r2, [r4, #8]
 8007998:	6123      	str	r3, [r4, #16]
 800799a:	f080 0001 	eor.w	r0, r0, #1
 800799e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80079a2:	68a3      	ldr	r3, [r4, #8]
 80079a4:	785b      	ldrb	r3, [r3, #1]
 80079a6:	70ab      	strb	r3, [r5, #2]
 80079a8:	3503      	adds	r5, #3
 80079aa:	68a6      	ldr	r6, [r4, #8]
 80079ac:	e7cd      	b.n	800794a <ucdr_deserialize_uint32_t+0x9a>
 80079ae:	6813      	ldr	r3, [r2, #0]
 80079b0:	602b      	str	r3, [r5, #0]
 80079b2:	e79e      	b.n	80078f2 <ucdr_deserialize_uint32_t+0x42>
 80079b4:	4631      	mov	r1, r6
 80079b6:	463a      	mov	r2, r7
 80079b8:	4628      	mov	r0, r5
 80079ba:	f00c fb8e 	bl	80140da <memcpy>
 80079be:	68a1      	ldr	r1, [r4, #8]
 80079c0:	464a      	mov	r2, r9
 80079c2:	19e8      	adds	r0, r5, r7
 80079c4:	f00c fb89 	bl	80140da <memcpy>
 80079c8:	e7c1      	b.n	800794e <ucdr_deserialize_uint32_t+0x9e>
 80079ca:	bf00      	nop

080079cc <ucdr_deserialize_endian_uint32_t>:
 80079cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80079d0:	460e      	mov	r6, r1
 80079d2:	2104      	movs	r1, #4
 80079d4:	4604      	mov	r4, r0
 80079d6:	4615      	mov	r5, r2
 80079d8:	f000 fd60 	bl	800849c <ucdr_buffer_alignment>
 80079dc:	4601      	mov	r1, r0
 80079de:	4620      	mov	r0, r4
 80079e0:	f894 9015 	ldrb.w	r9, [r4, #21]
 80079e4:	f000 fd9e 	bl	8008524 <ucdr_advance_buffer>
 80079e8:	2104      	movs	r1, #4
 80079ea:	4620      	mov	r0, r4
 80079ec:	f000 fcf6 	bl	80083dc <ucdr_check_buffer_available_for>
 80079f0:	2800      	cmp	r0, #0
 80079f2:	d137      	bne.n	8007a64 <ucdr_deserialize_endian_uint32_t+0x98>
 80079f4:	e9d4 3701 	ldrd	r3, r7, [r4, #4]
 80079f8:	42bb      	cmp	r3, r7
 80079fa:	d92e      	bls.n	8007a5a <ucdr_deserialize_endian_uint32_t+0x8e>
 80079fc:	eba3 0807 	sub.w	r8, r3, r7
 8007a00:	60a3      	str	r3, [r4, #8]
 8007a02:	6923      	ldr	r3, [r4, #16]
 8007a04:	f1c8 0a04 	rsb	sl, r8, #4
 8007a08:	4443      	add	r3, r8
 8007a0a:	6123      	str	r3, [r4, #16]
 8007a0c:	4651      	mov	r1, sl
 8007a0e:	4620      	mov	r0, r4
 8007a10:	f000 fcf0 	bl	80083f4 <ucdr_check_final_buffer_behavior>
 8007a14:	2800      	cmp	r0, #0
 8007a16:	d043      	beq.n	8007aa0 <ucdr_deserialize_endian_uint32_t+0xd4>
 8007a18:	2e01      	cmp	r6, #1
 8007a1a:	d056      	beq.n	8007aca <ucdr_deserialize_endian_uint32_t+0xfe>
 8007a1c:	78fb      	ldrb	r3, [r7, #3]
 8007a1e:	702b      	strb	r3, [r5, #0]
 8007a20:	78bb      	ldrb	r3, [r7, #2]
 8007a22:	706b      	strb	r3, [r5, #1]
 8007a24:	f1b8 0f01 	cmp.w	r8, #1
 8007a28:	d049      	beq.n	8007abe <ucdr_deserialize_endian_uint32_t+0xf2>
 8007a2a:	787b      	ldrb	r3, [r7, #1]
 8007a2c:	70ab      	strb	r3, [r5, #2]
 8007a2e:	f1b8 0f02 	cmp.w	r8, #2
 8007a32:	f105 0503 	add.w	r5, r5, #3
 8007a36:	d046      	beq.n	8007ac6 <ucdr_deserialize_endian_uint32_t+0xfa>
 8007a38:	783b      	ldrb	r3, [r7, #0]
 8007a3a:	702b      	strb	r3, [r5, #0]
 8007a3c:	6923      	ldr	r3, [r4, #16]
 8007a3e:	68a2      	ldr	r2, [r4, #8]
 8007a40:	7da0      	ldrb	r0, [r4, #22]
 8007a42:	2104      	movs	r1, #4
 8007a44:	3304      	adds	r3, #4
 8007a46:	4452      	add	r2, sl
 8007a48:	eba3 0308 	sub.w	r3, r3, r8
 8007a4c:	7561      	strb	r1, [r4, #21]
 8007a4e:	60a2      	str	r2, [r4, #8]
 8007a50:	6123      	str	r3, [r4, #16]
 8007a52:	f080 0001 	eor.w	r0, r0, #1
 8007a56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007a5a:	2104      	movs	r1, #4
 8007a5c:	4620      	mov	r0, r4
 8007a5e:	f000 fcc9 	bl	80083f4 <ucdr_check_final_buffer_behavior>
 8007a62:	b1a8      	cbz	r0, 8007a90 <ucdr_deserialize_endian_uint32_t+0xc4>
 8007a64:	2e01      	cmp	r6, #1
 8007a66:	68a3      	ldr	r3, [r4, #8]
 8007a68:	d017      	beq.n	8007a9a <ucdr_deserialize_endian_uint32_t+0xce>
 8007a6a:	78db      	ldrb	r3, [r3, #3]
 8007a6c:	702b      	strb	r3, [r5, #0]
 8007a6e:	68a3      	ldr	r3, [r4, #8]
 8007a70:	789b      	ldrb	r3, [r3, #2]
 8007a72:	706b      	strb	r3, [r5, #1]
 8007a74:	68a3      	ldr	r3, [r4, #8]
 8007a76:	785b      	ldrb	r3, [r3, #1]
 8007a78:	70ab      	strb	r3, [r5, #2]
 8007a7a:	68a3      	ldr	r3, [r4, #8]
 8007a7c:	781b      	ldrb	r3, [r3, #0]
 8007a7e:	70eb      	strb	r3, [r5, #3]
 8007a80:	68a2      	ldr	r2, [r4, #8]
 8007a82:	6923      	ldr	r3, [r4, #16]
 8007a84:	3204      	adds	r2, #4
 8007a86:	3304      	adds	r3, #4
 8007a88:	2104      	movs	r1, #4
 8007a8a:	60a2      	str	r2, [r4, #8]
 8007a8c:	6123      	str	r3, [r4, #16]
 8007a8e:	7561      	strb	r1, [r4, #21]
 8007a90:	7da0      	ldrb	r0, [r4, #22]
 8007a92:	f080 0001 	eor.w	r0, r0, #1
 8007a96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	602b      	str	r3, [r5, #0]
 8007a9e:	e7ef      	b.n	8007a80 <ucdr_deserialize_endian_uint32_t+0xb4>
 8007aa0:	68a2      	ldr	r2, [r4, #8]
 8007aa2:	6923      	ldr	r3, [r4, #16]
 8007aa4:	7da0      	ldrb	r0, [r4, #22]
 8007aa6:	f884 9015 	strb.w	r9, [r4, #21]
 8007aaa:	eba2 0208 	sub.w	r2, r2, r8
 8007aae:	eba3 0308 	sub.w	r3, r3, r8
 8007ab2:	60a2      	str	r2, [r4, #8]
 8007ab4:	6123      	str	r3, [r4, #16]
 8007ab6:	f080 0001 	eor.w	r0, r0, #1
 8007aba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007abe:	68a3      	ldr	r3, [r4, #8]
 8007ac0:	785b      	ldrb	r3, [r3, #1]
 8007ac2:	70ab      	strb	r3, [r5, #2]
 8007ac4:	3503      	adds	r5, #3
 8007ac6:	68a7      	ldr	r7, [r4, #8]
 8007ac8:	e7b6      	b.n	8007a38 <ucdr_deserialize_endian_uint32_t+0x6c>
 8007aca:	4639      	mov	r1, r7
 8007acc:	4642      	mov	r2, r8
 8007ace:	4628      	mov	r0, r5
 8007ad0:	f00c fb03 	bl	80140da <memcpy>
 8007ad4:	68a1      	ldr	r1, [r4, #8]
 8007ad6:	4652      	mov	r2, sl
 8007ad8:	eb05 0008 	add.w	r0, r5, r8
 8007adc:	f00c fafd 	bl	80140da <memcpy>
 8007ae0:	e7ac      	b.n	8007a3c <ucdr_deserialize_endian_uint32_t+0x70>
 8007ae2:	bf00      	nop

08007ae4 <ucdr_serialize_uint64_t>:
 8007ae4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007ae8:	2108      	movs	r1, #8
 8007aea:	b082      	sub	sp, #8
 8007aec:	4604      	mov	r4, r0
 8007aee:	e9cd 2300 	strd	r2, r3, [sp]
 8007af2:	f000 fcd3 	bl	800849c <ucdr_buffer_alignment>
 8007af6:	4601      	mov	r1, r0
 8007af8:	4620      	mov	r0, r4
 8007afa:	7d67      	ldrb	r7, [r4, #21]
 8007afc:	f000 fd12 	bl	8008524 <ucdr_advance_buffer>
 8007b00:	2108      	movs	r1, #8
 8007b02:	4620      	mov	r0, r4
 8007b04:	f000 fc6a 	bl	80083dc <ucdr_check_buffer_available_for>
 8007b08:	2800      	cmp	r0, #0
 8007b0a:	d14d      	bne.n	8007ba8 <ucdr_serialize_uint64_t+0xc4>
 8007b0c:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 8007b10:	42ab      	cmp	r3, r5
 8007b12:	d944      	bls.n	8007b9e <ucdr_serialize_uint64_t+0xba>
 8007b14:	1b5e      	subs	r6, r3, r5
 8007b16:	60a3      	str	r3, [r4, #8]
 8007b18:	6923      	ldr	r3, [r4, #16]
 8007b1a:	f1c6 0808 	rsb	r8, r6, #8
 8007b1e:	4433      	add	r3, r6
 8007b20:	6123      	str	r3, [r4, #16]
 8007b22:	4641      	mov	r1, r8
 8007b24:	4620      	mov	r0, r4
 8007b26:	f000 fc65 	bl	80083f4 <ucdr_check_final_buffer_behavior>
 8007b2a:	2800      	cmp	r0, #0
 8007b2c:	d072      	beq.n	8007c14 <ucdr_serialize_uint64_t+0x130>
 8007b2e:	7d23      	ldrb	r3, [r4, #20]
 8007b30:	2b01      	cmp	r3, #1
 8007b32:	f000 8092 	beq.w	8007c5a <ucdr_serialize_uint64_t+0x176>
 8007b36:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8007b3a:	702b      	strb	r3, [r5, #0]
 8007b3c:	2e01      	cmp	r6, #1
 8007b3e:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8007b42:	706b      	strb	r3, [r5, #1]
 8007b44:	d073      	beq.n	8007c2e <ucdr_serialize_uint64_t+0x14a>
 8007b46:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8007b4a:	70ab      	strb	r3, [r5, #2]
 8007b4c:	2e02      	cmp	r6, #2
 8007b4e:	d072      	beq.n	8007c36 <ucdr_serialize_uint64_t+0x152>
 8007b50:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8007b54:	70eb      	strb	r3, [r5, #3]
 8007b56:	2e03      	cmp	r6, #3
 8007b58:	d071      	beq.n	8007c3e <ucdr_serialize_uint64_t+0x15a>
 8007b5a:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8007b5e:	712b      	strb	r3, [r5, #4]
 8007b60:	2e04      	cmp	r6, #4
 8007b62:	d070      	beq.n	8007c46 <ucdr_serialize_uint64_t+0x162>
 8007b64:	f89d 3002 	ldrb.w	r3, [sp, #2]
 8007b68:	716b      	strb	r3, [r5, #5]
 8007b6a:	2e05      	cmp	r6, #5
 8007b6c:	d06f      	beq.n	8007c4e <ucdr_serialize_uint64_t+0x16a>
 8007b6e:	f89d 3001 	ldrb.w	r3, [sp, #1]
 8007b72:	71ab      	strb	r3, [r5, #6]
 8007b74:	2e06      	cmp	r6, #6
 8007b76:	d06e      	beq.n	8007c56 <ucdr_serialize_uint64_t+0x172>
 8007b78:	3507      	adds	r5, #7
 8007b7a:	f89d 3000 	ldrb.w	r3, [sp]
 8007b7e:	702b      	strb	r3, [r5, #0]
 8007b80:	6923      	ldr	r3, [r4, #16]
 8007b82:	68a2      	ldr	r2, [r4, #8]
 8007b84:	7da0      	ldrb	r0, [r4, #22]
 8007b86:	3308      	adds	r3, #8
 8007b88:	4442      	add	r2, r8
 8007b8a:	1b9b      	subs	r3, r3, r6
 8007b8c:	2108      	movs	r1, #8
 8007b8e:	f080 0001 	eor.w	r0, r0, #1
 8007b92:	60a2      	str	r2, [r4, #8]
 8007b94:	6123      	str	r3, [r4, #16]
 8007b96:	7561      	strb	r1, [r4, #21]
 8007b98:	b002      	add	sp, #8
 8007b9a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007b9e:	2108      	movs	r1, #8
 8007ba0:	4620      	mov	r0, r4
 8007ba2:	f000 fc27 	bl	80083f4 <ucdr_check_final_buffer_behavior>
 8007ba6:	b350      	cbz	r0, 8007bfe <ucdr_serialize_uint64_t+0x11a>
 8007ba8:	7d22      	ldrb	r2, [r4, #20]
 8007baa:	68a3      	ldr	r3, [r4, #8]
 8007bac:	2a01      	cmp	r2, #1
 8007bae:	d02c      	beq.n	8007c0a <ucdr_serialize_uint64_t+0x126>
 8007bb0:	f89d 2007 	ldrb.w	r2, [sp, #7]
 8007bb4:	701a      	strb	r2, [r3, #0]
 8007bb6:	68a3      	ldr	r3, [r4, #8]
 8007bb8:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8007bbc:	705a      	strb	r2, [r3, #1]
 8007bbe:	68a3      	ldr	r3, [r4, #8]
 8007bc0:	f89d 2005 	ldrb.w	r2, [sp, #5]
 8007bc4:	709a      	strb	r2, [r3, #2]
 8007bc6:	68a3      	ldr	r3, [r4, #8]
 8007bc8:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8007bcc:	70da      	strb	r2, [r3, #3]
 8007bce:	68a3      	ldr	r3, [r4, #8]
 8007bd0:	f89d 2003 	ldrb.w	r2, [sp, #3]
 8007bd4:	711a      	strb	r2, [r3, #4]
 8007bd6:	68a3      	ldr	r3, [r4, #8]
 8007bd8:	f89d 2002 	ldrb.w	r2, [sp, #2]
 8007bdc:	715a      	strb	r2, [r3, #5]
 8007bde:	68a3      	ldr	r3, [r4, #8]
 8007be0:	f89d 2001 	ldrb.w	r2, [sp, #1]
 8007be4:	719a      	strb	r2, [r3, #6]
 8007be6:	68a3      	ldr	r3, [r4, #8]
 8007be8:	f89d 2000 	ldrb.w	r2, [sp]
 8007bec:	71da      	strb	r2, [r3, #7]
 8007bee:	68a2      	ldr	r2, [r4, #8]
 8007bf0:	6923      	ldr	r3, [r4, #16]
 8007bf2:	3208      	adds	r2, #8
 8007bf4:	3308      	adds	r3, #8
 8007bf6:	2108      	movs	r1, #8
 8007bf8:	60a2      	str	r2, [r4, #8]
 8007bfa:	6123      	str	r3, [r4, #16]
 8007bfc:	7561      	strb	r1, [r4, #21]
 8007bfe:	7da0      	ldrb	r0, [r4, #22]
 8007c00:	f080 0001 	eor.w	r0, r0, #1
 8007c04:	b002      	add	sp, #8
 8007c06:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007c0a:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007c0e:	6019      	str	r1, [r3, #0]
 8007c10:	605a      	str	r2, [r3, #4]
 8007c12:	e7ec      	b.n	8007bee <ucdr_serialize_uint64_t+0x10a>
 8007c14:	68a2      	ldr	r2, [r4, #8]
 8007c16:	6923      	ldr	r3, [r4, #16]
 8007c18:	7da0      	ldrb	r0, [r4, #22]
 8007c1a:	7567      	strb	r7, [r4, #21]
 8007c1c:	1b92      	subs	r2, r2, r6
 8007c1e:	1b9b      	subs	r3, r3, r6
 8007c20:	f080 0001 	eor.w	r0, r0, #1
 8007c24:	60a2      	str	r2, [r4, #8]
 8007c26:	6123      	str	r3, [r4, #16]
 8007c28:	b002      	add	sp, #8
 8007c2a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007c2e:	68a3      	ldr	r3, [r4, #8]
 8007c30:	f89d 2005 	ldrb.w	r2, [sp, #5]
 8007c34:	701a      	strb	r2, [r3, #0]
 8007c36:	68a3      	ldr	r3, [r4, #8]
 8007c38:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8007c3c:	701a      	strb	r2, [r3, #0]
 8007c3e:	68a3      	ldr	r3, [r4, #8]
 8007c40:	f89d 2003 	ldrb.w	r2, [sp, #3]
 8007c44:	701a      	strb	r2, [r3, #0]
 8007c46:	68a3      	ldr	r3, [r4, #8]
 8007c48:	f89d 2002 	ldrb.w	r2, [sp, #2]
 8007c4c:	701a      	strb	r2, [r3, #0]
 8007c4e:	68a3      	ldr	r3, [r4, #8]
 8007c50:	f89d 2001 	ldrb.w	r2, [sp, #1]
 8007c54:	701a      	strb	r2, [r3, #0]
 8007c56:	68a5      	ldr	r5, [r4, #8]
 8007c58:	e78f      	b.n	8007b7a <ucdr_serialize_uint64_t+0x96>
 8007c5a:	4628      	mov	r0, r5
 8007c5c:	466d      	mov	r5, sp
 8007c5e:	4632      	mov	r2, r6
 8007c60:	4629      	mov	r1, r5
 8007c62:	f00c fa3a 	bl	80140da <memcpy>
 8007c66:	68a0      	ldr	r0, [r4, #8]
 8007c68:	4642      	mov	r2, r8
 8007c6a:	19a9      	adds	r1, r5, r6
 8007c6c:	f00c fa35 	bl	80140da <memcpy>
 8007c70:	e786      	b.n	8007b80 <ucdr_serialize_uint64_t+0x9c>
 8007c72:	bf00      	nop

08007c74 <ucdr_serialize_int16_t>:
 8007c74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007c78:	b082      	sub	sp, #8
 8007c7a:	460b      	mov	r3, r1
 8007c7c:	2102      	movs	r1, #2
 8007c7e:	4604      	mov	r4, r0
 8007c80:	f8ad 3006 	strh.w	r3, [sp, #6]
 8007c84:	f000 fc0a 	bl	800849c <ucdr_buffer_alignment>
 8007c88:	4601      	mov	r1, r0
 8007c8a:	4620      	mov	r0, r4
 8007c8c:	7d67      	ldrb	r7, [r4, #21]
 8007c8e:	f000 fc49 	bl	8008524 <ucdr_advance_buffer>
 8007c92:	2102      	movs	r1, #2
 8007c94:	4620      	mov	r0, r4
 8007c96:	f000 fba1 	bl	80083dc <ucdr_check_buffer_available_for>
 8007c9a:	b1c0      	cbz	r0, 8007cce <ucdr_serialize_int16_t+0x5a>
 8007c9c:	7d22      	ldrb	r2, [r4, #20]
 8007c9e:	68a3      	ldr	r3, [r4, #8]
 8007ca0:	2a01      	cmp	r2, #1
 8007ca2:	d04e      	beq.n	8007d42 <ucdr_serialize_int16_t+0xce>
 8007ca4:	f89d 2007 	ldrb.w	r2, [sp, #7]
 8007ca8:	701a      	strb	r2, [r3, #0]
 8007caa:	68a3      	ldr	r3, [r4, #8]
 8007cac:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8007cb0:	705a      	strb	r2, [r3, #1]
 8007cb2:	68a2      	ldr	r2, [r4, #8]
 8007cb4:	6923      	ldr	r3, [r4, #16]
 8007cb6:	3202      	adds	r2, #2
 8007cb8:	3302      	adds	r3, #2
 8007cba:	2102      	movs	r1, #2
 8007cbc:	60a2      	str	r2, [r4, #8]
 8007cbe:	6123      	str	r3, [r4, #16]
 8007cc0:	7561      	strb	r1, [r4, #21]
 8007cc2:	7da0      	ldrb	r0, [r4, #22]
 8007cc4:	f080 0001 	eor.w	r0, r0, #1
 8007cc8:	b002      	add	sp, #8
 8007cca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007cce:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 8007cd2:	42ab      	cmp	r3, r5
 8007cd4:	d923      	bls.n	8007d1e <ucdr_serialize_int16_t+0xaa>
 8007cd6:	1b5e      	subs	r6, r3, r5
 8007cd8:	60a3      	str	r3, [r4, #8]
 8007cda:	6923      	ldr	r3, [r4, #16]
 8007cdc:	f1c6 0802 	rsb	r8, r6, #2
 8007ce0:	4433      	add	r3, r6
 8007ce2:	6123      	str	r3, [r4, #16]
 8007ce4:	4641      	mov	r1, r8
 8007ce6:	4620      	mov	r0, r4
 8007ce8:	f000 fb84 	bl	80083f4 <ucdr_check_final_buffer_behavior>
 8007cec:	b368      	cbz	r0, 8007d4a <ucdr_serialize_int16_t+0xd6>
 8007cee:	7d23      	ldrb	r3, [r4, #20]
 8007cf0:	2b01      	cmp	r3, #1
 8007cf2:	d03b      	beq.n	8007d6c <ucdr_serialize_int16_t+0xf8>
 8007cf4:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8007cf8:	702b      	strb	r3, [r5, #0]
 8007cfa:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8007cfe:	706b      	strb	r3, [r5, #1]
 8007d00:	6923      	ldr	r3, [r4, #16]
 8007d02:	68a2      	ldr	r2, [r4, #8]
 8007d04:	7da0      	ldrb	r0, [r4, #22]
 8007d06:	3302      	adds	r3, #2
 8007d08:	4442      	add	r2, r8
 8007d0a:	1b9b      	subs	r3, r3, r6
 8007d0c:	2102      	movs	r1, #2
 8007d0e:	f080 0001 	eor.w	r0, r0, #1
 8007d12:	60a2      	str	r2, [r4, #8]
 8007d14:	6123      	str	r3, [r4, #16]
 8007d16:	7561      	strb	r1, [r4, #21]
 8007d18:	b002      	add	sp, #8
 8007d1a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007d1e:	2102      	movs	r1, #2
 8007d20:	4620      	mov	r0, r4
 8007d22:	f000 fb67 	bl	80083f4 <ucdr_check_final_buffer_behavior>
 8007d26:	2800      	cmp	r0, #0
 8007d28:	d0cb      	beq.n	8007cc2 <ucdr_serialize_int16_t+0x4e>
 8007d2a:	7d23      	ldrb	r3, [r4, #20]
 8007d2c:	68a2      	ldr	r2, [r4, #8]
 8007d2e:	2b01      	cmp	r3, #1
 8007d30:	d018      	beq.n	8007d64 <ucdr_serialize_int16_t+0xf0>
 8007d32:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8007d36:	7013      	strb	r3, [r2, #0]
 8007d38:	68a3      	ldr	r3, [r4, #8]
 8007d3a:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8007d3e:	705a      	strb	r2, [r3, #1]
 8007d40:	e7b7      	b.n	8007cb2 <ucdr_serialize_int16_t+0x3e>
 8007d42:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 8007d46:	801a      	strh	r2, [r3, #0]
 8007d48:	e7b3      	b.n	8007cb2 <ucdr_serialize_int16_t+0x3e>
 8007d4a:	68a2      	ldr	r2, [r4, #8]
 8007d4c:	6923      	ldr	r3, [r4, #16]
 8007d4e:	7da0      	ldrb	r0, [r4, #22]
 8007d50:	7567      	strb	r7, [r4, #21]
 8007d52:	1b92      	subs	r2, r2, r6
 8007d54:	1b9b      	subs	r3, r3, r6
 8007d56:	f080 0001 	eor.w	r0, r0, #1
 8007d5a:	60a2      	str	r2, [r4, #8]
 8007d5c:	6123      	str	r3, [r4, #16]
 8007d5e:	b002      	add	sp, #8
 8007d60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007d64:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8007d68:	8013      	strh	r3, [r2, #0]
 8007d6a:	e7a2      	b.n	8007cb2 <ucdr_serialize_int16_t+0x3e>
 8007d6c:	4628      	mov	r0, r5
 8007d6e:	f10d 0506 	add.w	r5, sp, #6
 8007d72:	4632      	mov	r2, r6
 8007d74:	4629      	mov	r1, r5
 8007d76:	f00c f9b0 	bl	80140da <memcpy>
 8007d7a:	68a0      	ldr	r0, [r4, #8]
 8007d7c:	4642      	mov	r2, r8
 8007d7e:	19a9      	adds	r1, r5, r6
 8007d80:	f00c f9ab 	bl	80140da <memcpy>
 8007d84:	e7bc      	b.n	8007d00 <ucdr_serialize_int16_t+0x8c>
 8007d86:	bf00      	nop

08007d88 <ucdr_deserialize_int16_t>:
 8007d88:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007d8c:	460d      	mov	r5, r1
 8007d8e:	2102      	movs	r1, #2
 8007d90:	4604      	mov	r4, r0
 8007d92:	f000 fb83 	bl	800849c <ucdr_buffer_alignment>
 8007d96:	4601      	mov	r1, r0
 8007d98:	4620      	mov	r0, r4
 8007d9a:	f894 8015 	ldrb.w	r8, [r4, #21]
 8007d9e:	f000 fbc1 	bl	8008524 <ucdr_advance_buffer>
 8007da2:	2102      	movs	r1, #2
 8007da4:	4620      	mov	r0, r4
 8007da6:	f000 fb19 	bl	80083dc <ucdr_check_buffer_available_for>
 8007daa:	b1a8      	cbz	r0, 8007dd8 <ucdr_deserialize_int16_t+0x50>
 8007dac:	7d22      	ldrb	r2, [r4, #20]
 8007dae:	68a3      	ldr	r3, [r4, #8]
 8007db0:	2a01      	cmp	r2, #1
 8007db2:	d046      	beq.n	8007e42 <ucdr_deserialize_int16_t+0xba>
 8007db4:	785b      	ldrb	r3, [r3, #1]
 8007db6:	702b      	strb	r3, [r5, #0]
 8007db8:	68a3      	ldr	r3, [r4, #8]
 8007dba:	781b      	ldrb	r3, [r3, #0]
 8007dbc:	706b      	strb	r3, [r5, #1]
 8007dbe:	68a2      	ldr	r2, [r4, #8]
 8007dc0:	6923      	ldr	r3, [r4, #16]
 8007dc2:	3202      	adds	r2, #2
 8007dc4:	3302      	adds	r3, #2
 8007dc6:	2102      	movs	r1, #2
 8007dc8:	60a2      	str	r2, [r4, #8]
 8007dca:	6123      	str	r3, [r4, #16]
 8007dcc:	7561      	strb	r1, [r4, #21]
 8007dce:	7da0      	ldrb	r0, [r4, #22]
 8007dd0:	f080 0001 	eor.w	r0, r0, #1
 8007dd4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007dd8:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 8007ddc:	42be      	cmp	r6, r7
 8007dde:	d920      	bls.n	8007e22 <ucdr_deserialize_int16_t+0x9a>
 8007de0:	6923      	ldr	r3, [r4, #16]
 8007de2:	60a6      	str	r6, [r4, #8]
 8007de4:	1bf6      	subs	r6, r6, r7
 8007de6:	4433      	add	r3, r6
 8007de8:	f1c6 0902 	rsb	r9, r6, #2
 8007dec:	6123      	str	r3, [r4, #16]
 8007dee:	4649      	mov	r1, r9
 8007df0:	4620      	mov	r0, r4
 8007df2:	f000 faff 	bl	80083f4 <ucdr_check_final_buffer_behavior>
 8007df6:	b338      	cbz	r0, 8007e48 <ucdr_deserialize_int16_t+0xc0>
 8007df8:	7d23      	ldrb	r3, [r4, #20]
 8007dfa:	2b01      	cmp	r3, #1
 8007dfc:	d034      	beq.n	8007e68 <ucdr_deserialize_int16_t+0xe0>
 8007dfe:	787b      	ldrb	r3, [r7, #1]
 8007e00:	702b      	strb	r3, [r5, #0]
 8007e02:	783b      	ldrb	r3, [r7, #0]
 8007e04:	706b      	strb	r3, [r5, #1]
 8007e06:	6923      	ldr	r3, [r4, #16]
 8007e08:	68a2      	ldr	r2, [r4, #8]
 8007e0a:	7da0      	ldrb	r0, [r4, #22]
 8007e0c:	2102      	movs	r1, #2
 8007e0e:	3302      	adds	r3, #2
 8007e10:	444a      	add	r2, r9
 8007e12:	1b9b      	subs	r3, r3, r6
 8007e14:	7561      	strb	r1, [r4, #21]
 8007e16:	60a2      	str	r2, [r4, #8]
 8007e18:	6123      	str	r3, [r4, #16]
 8007e1a:	f080 0001 	eor.w	r0, r0, #1
 8007e1e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007e22:	2102      	movs	r1, #2
 8007e24:	4620      	mov	r0, r4
 8007e26:	f000 fae5 	bl	80083f4 <ucdr_check_final_buffer_behavior>
 8007e2a:	2800      	cmp	r0, #0
 8007e2c:	d0cf      	beq.n	8007dce <ucdr_deserialize_int16_t+0x46>
 8007e2e:	7d23      	ldrb	r3, [r4, #20]
 8007e30:	68a2      	ldr	r2, [r4, #8]
 8007e32:	2b01      	cmp	r3, #1
 8007e34:	d015      	beq.n	8007e62 <ucdr_deserialize_int16_t+0xda>
 8007e36:	7853      	ldrb	r3, [r2, #1]
 8007e38:	702b      	strb	r3, [r5, #0]
 8007e3a:	68a3      	ldr	r3, [r4, #8]
 8007e3c:	781b      	ldrb	r3, [r3, #0]
 8007e3e:	706b      	strb	r3, [r5, #1]
 8007e40:	e7bd      	b.n	8007dbe <ucdr_deserialize_int16_t+0x36>
 8007e42:	881b      	ldrh	r3, [r3, #0]
 8007e44:	802b      	strh	r3, [r5, #0]
 8007e46:	e7ba      	b.n	8007dbe <ucdr_deserialize_int16_t+0x36>
 8007e48:	68a2      	ldr	r2, [r4, #8]
 8007e4a:	6923      	ldr	r3, [r4, #16]
 8007e4c:	7da0      	ldrb	r0, [r4, #22]
 8007e4e:	f884 8015 	strb.w	r8, [r4, #21]
 8007e52:	1b92      	subs	r2, r2, r6
 8007e54:	1b9b      	subs	r3, r3, r6
 8007e56:	60a2      	str	r2, [r4, #8]
 8007e58:	6123      	str	r3, [r4, #16]
 8007e5a:	f080 0001 	eor.w	r0, r0, #1
 8007e5e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007e62:	8813      	ldrh	r3, [r2, #0]
 8007e64:	802b      	strh	r3, [r5, #0]
 8007e66:	e7aa      	b.n	8007dbe <ucdr_deserialize_int16_t+0x36>
 8007e68:	4639      	mov	r1, r7
 8007e6a:	4632      	mov	r2, r6
 8007e6c:	4628      	mov	r0, r5
 8007e6e:	f00c f934 	bl	80140da <memcpy>
 8007e72:	68a1      	ldr	r1, [r4, #8]
 8007e74:	464a      	mov	r2, r9
 8007e76:	19a8      	adds	r0, r5, r6
 8007e78:	f00c f92f 	bl	80140da <memcpy>
 8007e7c:	e7c3      	b.n	8007e06 <ucdr_deserialize_int16_t+0x7e>
 8007e7e:	bf00      	nop

08007e80 <ucdr_serialize_int32_t>:
 8007e80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007e84:	b082      	sub	sp, #8
 8007e86:	4604      	mov	r4, r0
 8007e88:	9101      	str	r1, [sp, #4]
 8007e8a:	2104      	movs	r1, #4
 8007e8c:	f000 fb06 	bl	800849c <ucdr_buffer_alignment>
 8007e90:	4601      	mov	r1, r0
 8007e92:	4620      	mov	r0, r4
 8007e94:	7d67      	ldrb	r7, [r4, #21]
 8007e96:	f000 fb45 	bl	8008524 <ucdr_advance_buffer>
 8007e9a:	2104      	movs	r1, #4
 8007e9c:	4620      	mov	r0, r4
 8007e9e:	f000 fa9d 	bl	80083dc <ucdr_check_buffer_available_for>
 8007ea2:	b300      	cbz	r0, 8007ee6 <ucdr_serialize_int32_t+0x66>
 8007ea4:	7d22      	ldrb	r2, [r4, #20]
 8007ea6:	68a3      	ldr	r3, [r4, #8]
 8007ea8:	2a01      	cmp	r2, #1
 8007eaa:	d05d      	beq.n	8007f68 <ucdr_serialize_int32_t+0xe8>
 8007eac:	f89d 2007 	ldrb.w	r2, [sp, #7]
 8007eb0:	701a      	strb	r2, [r3, #0]
 8007eb2:	68a3      	ldr	r3, [r4, #8]
 8007eb4:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8007eb8:	705a      	strb	r2, [r3, #1]
 8007eba:	68a3      	ldr	r3, [r4, #8]
 8007ebc:	f89d 2005 	ldrb.w	r2, [sp, #5]
 8007ec0:	709a      	strb	r2, [r3, #2]
 8007ec2:	68a3      	ldr	r3, [r4, #8]
 8007ec4:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8007ec8:	70da      	strb	r2, [r3, #3]
 8007eca:	68a2      	ldr	r2, [r4, #8]
 8007ecc:	6923      	ldr	r3, [r4, #16]
 8007ece:	3204      	adds	r2, #4
 8007ed0:	3304      	adds	r3, #4
 8007ed2:	2104      	movs	r1, #4
 8007ed4:	60a2      	str	r2, [r4, #8]
 8007ed6:	6123      	str	r3, [r4, #16]
 8007ed8:	7561      	strb	r1, [r4, #21]
 8007eda:	7da0      	ldrb	r0, [r4, #22]
 8007edc:	f080 0001 	eor.w	r0, r0, #1
 8007ee0:	b002      	add	sp, #8
 8007ee2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007ee6:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 8007eea:	42ab      	cmp	r3, r5
 8007eec:	d92e      	bls.n	8007f4c <ucdr_serialize_int32_t+0xcc>
 8007eee:	1b5e      	subs	r6, r3, r5
 8007ef0:	60a3      	str	r3, [r4, #8]
 8007ef2:	6923      	ldr	r3, [r4, #16]
 8007ef4:	f1c6 0804 	rsb	r8, r6, #4
 8007ef8:	4433      	add	r3, r6
 8007efa:	6123      	str	r3, [r4, #16]
 8007efc:	4641      	mov	r1, r8
 8007efe:	4620      	mov	r0, r4
 8007f00:	f000 fa78 	bl	80083f4 <ucdr_check_final_buffer_behavior>
 8007f04:	b398      	cbz	r0, 8007f6e <ucdr_serialize_int32_t+0xee>
 8007f06:	7d23      	ldrb	r3, [r4, #20]
 8007f08:	2b01      	cmp	r3, #1
 8007f0a:	d046      	beq.n	8007f9a <ucdr_serialize_int32_t+0x11a>
 8007f0c:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8007f10:	702b      	strb	r3, [r5, #0]
 8007f12:	2e01      	cmp	r6, #1
 8007f14:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8007f18:	706b      	strb	r3, [r5, #1]
 8007f1a:	d035      	beq.n	8007f88 <ucdr_serialize_int32_t+0x108>
 8007f1c:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8007f20:	70ab      	strb	r3, [r5, #2]
 8007f22:	2e02      	cmp	r6, #2
 8007f24:	d034      	beq.n	8007f90 <ucdr_serialize_int32_t+0x110>
 8007f26:	3503      	adds	r5, #3
 8007f28:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8007f2c:	702b      	strb	r3, [r5, #0]
 8007f2e:	6923      	ldr	r3, [r4, #16]
 8007f30:	68a2      	ldr	r2, [r4, #8]
 8007f32:	7da0      	ldrb	r0, [r4, #22]
 8007f34:	3304      	adds	r3, #4
 8007f36:	4442      	add	r2, r8
 8007f38:	1b9b      	subs	r3, r3, r6
 8007f3a:	2104      	movs	r1, #4
 8007f3c:	f080 0001 	eor.w	r0, r0, #1
 8007f40:	60a2      	str	r2, [r4, #8]
 8007f42:	6123      	str	r3, [r4, #16]
 8007f44:	7561      	strb	r1, [r4, #21]
 8007f46:	b002      	add	sp, #8
 8007f48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007f4c:	2104      	movs	r1, #4
 8007f4e:	4620      	mov	r0, r4
 8007f50:	f000 fa50 	bl	80083f4 <ucdr_check_final_buffer_behavior>
 8007f54:	2800      	cmp	r0, #0
 8007f56:	d0c0      	beq.n	8007eda <ucdr_serialize_int32_t+0x5a>
 8007f58:	7d23      	ldrb	r3, [r4, #20]
 8007f5a:	68a2      	ldr	r2, [r4, #8]
 8007f5c:	2b01      	cmp	r3, #1
 8007f5e:	d019      	beq.n	8007f94 <ucdr_serialize_int32_t+0x114>
 8007f60:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8007f64:	7013      	strb	r3, [r2, #0]
 8007f66:	e7a4      	b.n	8007eb2 <ucdr_serialize_int32_t+0x32>
 8007f68:	9a01      	ldr	r2, [sp, #4]
 8007f6a:	601a      	str	r2, [r3, #0]
 8007f6c:	e7ad      	b.n	8007eca <ucdr_serialize_int32_t+0x4a>
 8007f6e:	68a2      	ldr	r2, [r4, #8]
 8007f70:	6923      	ldr	r3, [r4, #16]
 8007f72:	7da0      	ldrb	r0, [r4, #22]
 8007f74:	7567      	strb	r7, [r4, #21]
 8007f76:	1b92      	subs	r2, r2, r6
 8007f78:	1b9b      	subs	r3, r3, r6
 8007f7a:	f080 0001 	eor.w	r0, r0, #1
 8007f7e:	60a2      	str	r2, [r4, #8]
 8007f80:	6123      	str	r3, [r4, #16]
 8007f82:	b002      	add	sp, #8
 8007f84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007f88:	68a3      	ldr	r3, [r4, #8]
 8007f8a:	f89d 2005 	ldrb.w	r2, [sp, #5]
 8007f8e:	701a      	strb	r2, [r3, #0]
 8007f90:	68a5      	ldr	r5, [r4, #8]
 8007f92:	e7c9      	b.n	8007f28 <ucdr_serialize_int32_t+0xa8>
 8007f94:	9b01      	ldr	r3, [sp, #4]
 8007f96:	6013      	str	r3, [r2, #0]
 8007f98:	e797      	b.n	8007eca <ucdr_serialize_int32_t+0x4a>
 8007f9a:	4628      	mov	r0, r5
 8007f9c:	ad01      	add	r5, sp, #4
 8007f9e:	4632      	mov	r2, r6
 8007fa0:	4629      	mov	r1, r5
 8007fa2:	f00c f89a 	bl	80140da <memcpy>
 8007fa6:	68a0      	ldr	r0, [r4, #8]
 8007fa8:	4642      	mov	r2, r8
 8007faa:	19a9      	adds	r1, r5, r6
 8007fac:	f00c f895 	bl	80140da <memcpy>
 8007fb0:	e7bd      	b.n	8007f2e <ucdr_serialize_int32_t+0xae>
 8007fb2:	bf00      	nop

08007fb4 <ucdr_deserialize_int32_t>:
 8007fb4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007fb8:	460d      	mov	r5, r1
 8007fba:	2104      	movs	r1, #4
 8007fbc:	4604      	mov	r4, r0
 8007fbe:	f000 fa6d 	bl	800849c <ucdr_buffer_alignment>
 8007fc2:	4601      	mov	r1, r0
 8007fc4:	4620      	mov	r0, r4
 8007fc6:	f894 8015 	ldrb.w	r8, [r4, #21]
 8007fca:	f000 faab 	bl	8008524 <ucdr_advance_buffer>
 8007fce:	2104      	movs	r1, #4
 8007fd0:	4620      	mov	r0, r4
 8007fd2:	f000 fa03 	bl	80083dc <ucdr_check_buffer_available_for>
 8007fd6:	b1d8      	cbz	r0, 8008010 <ucdr_deserialize_int32_t+0x5c>
 8007fd8:	7d22      	ldrb	r2, [r4, #20]
 8007fda:	68a3      	ldr	r3, [r4, #8]
 8007fdc:	2a01      	cmp	r2, #1
 8007fde:	d052      	beq.n	8008086 <ucdr_deserialize_int32_t+0xd2>
 8007fe0:	78db      	ldrb	r3, [r3, #3]
 8007fe2:	702b      	strb	r3, [r5, #0]
 8007fe4:	68a3      	ldr	r3, [r4, #8]
 8007fe6:	789b      	ldrb	r3, [r3, #2]
 8007fe8:	706b      	strb	r3, [r5, #1]
 8007fea:	68a3      	ldr	r3, [r4, #8]
 8007fec:	785b      	ldrb	r3, [r3, #1]
 8007fee:	70ab      	strb	r3, [r5, #2]
 8007ff0:	68a3      	ldr	r3, [r4, #8]
 8007ff2:	781b      	ldrb	r3, [r3, #0]
 8007ff4:	70eb      	strb	r3, [r5, #3]
 8007ff6:	68a2      	ldr	r2, [r4, #8]
 8007ff8:	6923      	ldr	r3, [r4, #16]
 8007ffa:	3204      	adds	r2, #4
 8007ffc:	3304      	adds	r3, #4
 8007ffe:	2104      	movs	r1, #4
 8008000:	60a2      	str	r2, [r4, #8]
 8008002:	6123      	str	r3, [r4, #16]
 8008004:	7561      	strb	r1, [r4, #21]
 8008006:	7da0      	ldrb	r0, [r4, #22]
 8008008:	f080 0001 	eor.w	r0, r0, #1
 800800c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008010:	e9d4 7601 	ldrd	r7, r6, [r4, #4]
 8008014:	42b7      	cmp	r7, r6
 8008016:	d92a      	bls.n	800806e <ucdr_deserialize_int32_t+0xba>
 8008018:	6923      	ldr	r3, [r4, #16]
 800801a:	60a7      	str	r7, [r4, #8]
 800801c:	1bbf      	subs	r7, r7, r6
 800801e:	443b      	add	r3, r7
 8008020:	f1c7 0904 	rsb	r9, r7, #4
 8008024:	6123      	str	r3, [r4, #16]
 8008026:	4649      	mov	r1, r9
 8008028:	4620      	mov	r0, r4
 800802a:	f000 f9e3 	bl	80083f4 <ucdr_check_final_buffer_behavior>
 800802e:	b368      	cbz	r0, 800808c <ucdr_deserialize_int32_t+0xd8>
 8008030:	7d23      	ldrb	r3, [r4, #20]
 8008032:	2b01      	cmp	r3, #1
 8008034:	d040      	beq.n	80080b8 <ucdr_deserialize_int32_t+0x104>
 8008036:	78f3      	ldrb	r3, [r6, #3]
 8008038:	702b      	strb	r3, [r5, #0]
 800803a:	78b3      	ldrb	r3, [r6, #2]
 800803c:	706b      	strb	r3, [r5, #1]
 800803e:	2f01      	cmp	r7, #1
 8008040:	d031      	beq.n	80080a6 <ucdr_deserialize_int32_t+0xf2>
 8008042:	7873      	ldrb	r3, [r6, #1]
 8008044:	70ab      	strb	r3, [r5, #2]
 8008046:	2f02      	cmp	r7, #2
 8008048:	f105 0503 	add.w	r5, r5, #3
 800804c:	d02f      	beq.n	80080ae <ucdr_deserialize_int32_t+0xfa>
 800804e:	7833      	ldrb	r3, [r6, #0]
 8008050:	702b      	strb	r3, [r5, #0]
 8008052:	6923      	ldr	r3, [r4, #16]
 8008054:	68a2      	ldr	r2, [r4, #8]
 8008056:	7da0      	ldrb	r0, [r4, #22]
 8008058:	2104      	movs	r1, #4
 800805a:	3304      	adds	r3, #4
 800805c:	444a      	add	r2, r9
 800805e:	1bdb      	subs	r3, r3, r7
 8008060:	7561      	strb	r1, [r4, #21]
 8008062:	60a2      	str	r2, [r4, #8]
 8008064:	6123      	str	r3, [r4, #16]
 8008066:	f080 0001 	eor.w	r0, r0, #1
 800806a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800806e:	2104      	movs	r1, #4
 8008070:	4620      	mov	r0, r4
 8008072:	f000 f9bf 	bl	80083f4 <ucdr_check_final_buffer_behavior>
 8008076:	2800      	cmp	r0, #0
 8008078:	d0c5      	beq.n	8008006 <ucdr_deserialize_int32_t+0x52>
 800807a:	7d23      	ldrb	r3, [r4, #20]
 800807c:	68a2      	ldr	r2, [r4, #8]
 800807e:	2b01      	cmp	r3, #1
 8008080:	d017      	beq.n	80080b2 <ucdr_deserialize_int32_t+0xfe>
 8008082:	78d3      	ldrb	r3, [r2, #3]
 8008084:	e7ad      	b.n	8007fe2 <ucdr_deserialize_int32_t+0x2e>
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	602b      	str	r3, [r5, #0]
 800808a:	e7b4      	b.n	8007ff6 <ucdr_deserialize_int32_t+0x42>
 800808c:	68a2      	ldr	r2, [r4, #8]
 800808e:	6923      	ldr	r3, [r4, #16]
 8008090:	7da0      	ldrb	r0, [r4, #22]
 8008092:	f884 8015 	strb.w	r8, [r4, #21]
 8008096:	1bd2      	subs	r2, r2, r7
 8008098:	1bdb      	subs	r3, r3, r7
 800809a:	60a2      	str	r2, [r4, #8]
 800809c:	6123      	str	r3, [r4, #16]
 800809e:	f080 0001 	eor.w	r0, r0, #1
 80080a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80080a6:	68a3      	ldr	r3, [r4, #8]
 80080a8:	785b      	ldrb	r3, [r3, #1]
 80080aa:	70ab      	strb	r3, [r5, #2]
 80080ac:	3503      	adds	r5, #3
 80080ae:	68a6      	ldr	r6, [r4, #8]
 80080b0:	e7cd      	b.n	800804e <ucdr_deserialize_int32_t+0x9a>
 80080b2:	6813      	ldr	r3, [r2, #0]
 80080b4:	602b      	str	r3, [r5, #0]
 80080b6:	e79e      	b.n	8007ff6 <ucdr_deserialize_int32_t+0x42>
 80080b8:	4631      	mov	r1, r6
 80080ba:	463a      	mov	r2, r7
 80080bc:	4628      	mov	r0, r5
 80080be:	f00c f80c 	bl	80140da <memcpy>
 80080c2:	68a1      	ldr	r1, [r4, #8]
 80080c4:	464a      	mov	r2, r9
 80080c6:	19e8      	adds	r0, r5, r7
 80080c8:	f00c f807 	bl	80140da <memcpy>
 80080cc:	e7c1      	b.n	8008052 <ucdr_deserialize_int32_t+0x9e>
 80080ce:	bf00      	nop

080080d0 <ucdr_serialize_double>:
 80080d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80080d4:	2108      	movs	r1, #8
 80080d6:	b082      	sub	sp, #8
 80080d8:	4604      	mov	r4, r0
 80080da:	ed8d 0b00 	vstr	d0, [sp]
 80080de:	f000 f9dd 	bl	800849c <ucdr_buffer_alignment>
 80080e2:	4601      	mov	r1, r0
 80080e4:	4620      	mov	r0, r4
 80080e6:	7d67      	ldrb	r7, [r4, #21]
 80080e8:	f000 fa1c 	bl	8008524 <ucdr_advance_buffer>
 80080ec:	2108      	movs	r1, #8
 80080ee:	4620      	mov	r0, r4
 80080f0:	f000 f974 	bl	80083dc <ucdr_check_buffer_available_for>
 80080f4:	2800      	cmp	r0, #0
 80080f6:	d14d      	bne.n	8008194 <ucdr_serialize_double+0xc4>
 80080f8:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 80080fc:	42ab      	cmp	r3, r5
 80080fe:	d944      	bls.n	800818a <ucdr_serialize_double+0xba>
 8008100:	1b5e      	subs	r6, r3, r5
 8008102:	60a3      	str	r3, [r4, #8]
 8008104:	6923      	ldr	r3, [r4, #16]
 8008106:	f1c6 0808 	rsb	r8, r6, #8
 800810a:	4433      	add	r3, r6
 800810c:	6123      	str	r3, [r4, #16]
 800810e:	4641      	mov	r1, r8
 8008110:	4620      	mov	r0, r4
 8008112:	f000 f96f 	bl	80083f4 <ucdr_check_final_buffer_behavior>
 8008116:	2800      	cmp	r0, #0
 8008118:	d072      	beq.n	8008200 <ucdr_serialize_double+0x130>
 800811a:	7d23      	ldrb	r3, [r4, #20]
 800811c:	2b01      	cmp	r3, #1
 800811e:	f000 8092 	beq.w	8008246 <ucdr_serialize_double+0x176>
 8008122:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8008126:	702b      	strb	r3, [r5, #0]
 8008128:	2e01      	cmp	r6, #1
 800812a:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800812e:	706b      	strb	r3, [r5, #1]
 8008130:	d073      	beq.n	800821a <ucdr_serialize_double+0x14a>
 8008132:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8008136:	70ab      	strb	r3, [r5, #2]
 8008138:	2e02      	cmp	r6, #2
 800813a:	d072      	beq.n	8008222 <ucdr_serialize_double+0x152>
 800813c:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8008140:	70eb      	strb	r3, [r5, #3]
 8008142:	2e03      	cmp	r6, #3
 8008144:	d071      	beq.n	800822a <ucdr_serialize_double+0x15a>
 8008146:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800814a:	712b      	strb	r3, [r5, #4]
 800814c:	2e04      	cmp	r6, #4
 800814e:	d070      	beq.n	8008232 <ucdr_serialize_double+0x162>
 8008150:	f89d 3002 	ldrb.w	r3, [sp, #2]
 8008154:	716b      	strb	r3, [r5, #5]
 8008156:	2e05      	cmp	r6, #5
 8008158:	d06f      	beq.n	800823a <ucdr_serialize_double+0x16a>
 800815a:	f89d 3001 	ldrb.w	r3, [sp, #1]
 800815e:	71ab      	strb	r3, [r5, #6]
 8008160:	2e06      	cmp	r6, #6
 8008162:	d06e      	beq.n	8008242 <ucdr_serialize_double+0x172>
 8008164:	3507      	adds	r5, #7
 8008166:	f89d 3000 	ldrb.w	r3, [sp]
 800816a:	702b      	strb	r3, [r5, #0]
 800816c:	6923      	ldr	r3, [r4, #16]
 800816e:	68a2      	ldr	r2, [r4, #8]
 8008170:	7da0      	ldrb	r0, [r4, #22]
 8008172:	3308      	adds	r3, #8
 8008174:	4442      	add	r2, r8
 8008176:	1b9b      	subs	r3, r3, r6
 8008178:	2108      	movs	r1, #8
 800817a:	f080 0001 	eor.w	r0, r0, #1
 800817e:	60a2      	str	r2, [r4, #8]
 8008180:	6123      	str	r3, [r4, #16]
 8008182:	7561      	strb	r1, [r4, #21]
 8008184:	b002      	add	sp, #8
 8008186:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800818a:	2108      	movs	r1, #8
 800818c:	4620      	mov	r0, r4
 800818e:	f000 f931 	bl	80083f4 <ucdr_check_final_buffer_behavior>
 8008192:	b350      	cbz	r0, 80081ea <ucdr_serialize_double+0x11a>
 8008194:	7d22      	ldrb	r2, [r4, #20]
 8008196:	68a3      	ldr	r3, [r4, #8]
 8008198:	2a01      	cmp	r2, #1
 800819a:	d02c      	beq.n	80081f6 <ucdr_serialize_double+0x126>
 800819c:	f89d 2007 	ldrb.w	r2, [sp, #7]
 80081a0:	701a      	strb	r2, [r3, #0]
 80081a2:	68a3      	ldr	r3, [r4, #8]
 80081a4:	f89d 2006 	ldrb.w	r2, [sp, #6]
 80081a8:	705a      	strb	r2, [r3, #1]
 80081aa:	68a3      	ldr	r3, [r4, #8]
 80081ac:	f89d 2005 	ldrb.w	r2, [sp, #5]
 80081b0:	709a      	strb	r2, [r3, #2]
 80081b2:	68a3      	ldr	r3, [r4, #8]
 80081b4:	f89d 2004 	ldrb.w	r2, [sp, #4]
 80081b8:	70da      	strb	r2, [r3, #3]
 80081ba:	68a3      	ldr	r3, [r4, #8]
 80081bc:	f89d 2003 	ldrb.w	r2, [sp, #3]
 80081c0:	711a      	strb	r2, [r3, #4]
 80081c2:	68a3      	ldr	r3, [r4, #8]
 80081c4:	f89d 2002 	ldrb.w	r2, [sp, #2]
 80081c8:	715a      	strb	r2, [r3, #5]
 80081ca:	68a3      	ldr	r3, [r4, #8]
 80081cc:	f89d 2001 	ldrb.w	r2, [sp, #1]
 80081d0:	719a      	strb	r2, [r3, #6]
 80081d2:	68a3      	ldr	r3, [r4, #8]
 80081d4:	f89d 2000 	ldrb.w	r2, [sp]
 80081d8:	71da      	strb	r2, [r3, #7]
 80081da:	68a2      	ldr	r2, [r4, #8]
 80081dc:	6923      	ldr	r3, [r4, #16]
 80081de:	3208      	adds	r2, #8
 80081e0:	3308      	adds	r3, #8
 80081e2:	2108      	movs	r1, #8
 80081e4:	60a2      	str	r2, [r4, #8]
 80081e6:	6123      	str	r3, [r4, #16]
 80081e8:	7561      	strb	r1, [r4, #21]
 80081ea:	7da0      	ldrb	r0, [r4, #22]
 80081ec:	f080 0001 	eor.w	r0, r0, #1
 80081f0:	b002      	add	sp, #8
 80081f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80081f6:	e9dd 1200 	ldrd	r1, r2, [sp]
 80081fa:	6019      	str	r1, [r3, #0]
 80081fc:	605a      	str	r2, [r3, #4]
 80081fe:	e7ec      	b.n	80081da <ucdr_serialize_double+0x10a>
 8008200:	68a2      	ldr	r2, [r4, #8]
 8008202:	6923      	ldr	r3, [r4, #16]
 8008204:	7da0      	ldrb	r0, [r4, #22]
 8008206:	7567      	strb	r7, [r4, #21]
 8008208:	1b92      	subs	r2, r2, r6
 800820a:	1b9b      	subs	r3, r3, r6
 800820c:	f080 0001 	eor.w	r0, r0, #1
 8008210:	60a2      	str	r2, [r4, #8]
 8008212:	6123      	str	r3, [r4, #16]
 8008214:	b002      	add	sp, #8
 8008216:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800821a:	68a3      	ldr	r3, [r4, #8]
 800821c:	f89d 2005 	ldrb.w	r2, [sp, #5]
 8008220:	701a      	strb	r2, [r3, #0]
 8008222:	68a3      	ldr	r3, [r4, #8]
 8008224:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8008228:	701a      	strb	r2, [r3, #0]
 800822a:	68a3      	ldr	r3, [r4, #8]
 800822c:	f89d 2003 	ldrb.w	r2, [sp, #3]
 8008230:	701a      	strb	r2, [r3, #0]
 8008232:	68a3      	ldr	r3, [r4, #8]
 8008234:	f89d 2002 	ldrb.w	r2, [sp, #2]
 8008238:	701a      	strb	r2, [r3, #0]
 800823a:	68a3      	ldr	r3, [r4, #8]
 800823c:	f89d 2001 	ldrb.w	r2, [sp, #1]
 8008240:	701a      	strb	r2, [r3, #0]
 8008242:	68a5      	ldr	r5, [r4, #8]
 8008244:	e78f      	b.n	8008166 <ucdr_serialize_double+0x96>
 8008246:	4628      	mov	r0, r5
 8008248:	466d      	mov	r5, sp
 800824a:	4632      	mov	r2, r6
 800824c:	4629      	mov	r1, r5
 800824e:	f00b ff44 	bl	80140da <memcpy>
 8008252:	68a0      	ldr	r0, [r4, #8]
 8008254:	4642      	mov	r2, r8
 8008256:	19a9      	adds	r1, r5, r6
 8008258:	f00b ff3f 	bl	80140da <memcpy>
 800825c:	e786      	b.n	800816c <ucdr_serialize_double+0x9c>
 800825e:	bf00      	nop

08008260 <ucdr_deserialize_double>:
 8008260:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008264:	460d      	mov	r5, r1
 8008266:	2108      	movs	r1, #8
 8008268:	4604      	mov	r4, r0
 800826a:	f000 f917 	bl	800849c <ucdr_buffer_alignment>
 800826e:	4601      	mov	r1, r0
 8008270:	4620      	mov	r0, r4
 8008272:	f894 8015 	ldrb.w	r8, [r4, #21]
 8008276:	f000 f955 	bl	8008524 <ucdr_advance_buffer>
 800827a:	2108      	movs	r1, #8
 800827c:	4620      	mov	r0, r4
 800827e:	f000 f8ad 	bl	80083dc <ucdr_check_buffer_available_for>
 8008282:	2800      	cmp	r0, #0
 8008284:	d147      	bne.n	8008316 <ucdr_deserialize_double+0xb6>
 8008286:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 800828a:	42be      	cmp	r6, r7
 800828c:	d93e      	bls.n	800830c <ucdr_deserialize_double+0xac>
 800828e:	6923      	ldr	r3, [r4, #16]
 8008290:	60a6      	str	r6, [r4, #8]
 8008292:	1bf6      	subs	r6, r6, r7
 8008294:	4433      	add	r3, r6
 8008296:	f1c6 0908 	rsb	r9, r6, #8
 800829a:	6123      	str	r3, [r4, #16]
 800829c:	4649      	mov	r1, r9
 800829e:	4620      	mov	r0, r4
 80082a0:	f000 f8a8 	bl	80083f4 <ucdr_check_final_buffer_behavior>
 80082a4:	2800      	cmp	r0, #0
 80082a6:	d063      	beq.n	8008370 <ucdr_deserialize_double+0x110>
 80082a8:	7d23      	ldrb	r3, [r4, #20]
 80082aa:	2b01      	cmp	r3, #1
 80082ac:	f000 8083 	beq.w	80083b6 <ucdr_deserialize_double+0x156>
 80082b0:	79fb      	ldrb	r3, [r7, #7]
 80082b2:	702b      	strb	r3, [r5, #0]
 80082b4:	79bb      	ldrb	r3, [r7, #6]
 80082b6:	706b      	strb	r3, [r5, #1]
 80082b8:	2e01      	cmp	r6, #1
 80082ba:	d066      	beq.n	800838a <ucdr_deserialize_double+0x12a>
 80082bc:	797b      	ldrb	r3, [r7, #5]
 80082be:	70ab      	strb	r3, [r5, #2]
 80082c0:	2e02      	cmp	r6, #2
 80082c2:	f000 8089 	beq.w	80083d8 <ucdr_deserialize_double+0x178>
 80082c6:	793b      	ldrb	r3, [r7, #4]
 80082c8:	70eb      	strb	r3, [r5, #3]
 80082ca:	2e03      	cmp	r6, #3
 80082cc:	f000 8082 	beq.w	80083d4 <ucdr_deserialize_double+0x174>
 80082d0:	78fb      	ldrb	r3, [r7, #3]
 80082d2:	712b      	strb	r3, [r5, #4]
 80082d4:	2e04      	cmp	r6, #4
 80082d6:	d07b      	beq.n	80083d0 <ucdr_deserialize_double+0x170>
 80082d8:	78bb      	ldrb	r3, [r7, #2]
 80082da:	716b      	strb	r3, [r5, #5]
 80082dc:	2e05      	cmp	r6, #5
 80082de:	d075      	beq.n	80083cc <ucdr_deserialize_double+0x16c>
 80082e0:	787b      	ldrb	r3, [r7, #1]
 80082e2:	71ab      	strb	r3, [r5, #6]
 80082e4:	2e06      	cmp	r6, #6
 80082e6:	f105 0507 	add.w	r5, r5, #7
 80082ea:	d062      	beq.n	80083b2 <ucdr_deserialize_double+0x152>
 80082ec:	783b      	ldrb	r3, [r7, #0]
 80082ee:	702b      	strb	r3, [r5, #0]
 80082f0:	6923      	ldr	r3, [r4, #16]
 80082f2:	68a2      	ldr	r2, [r4, #8]
 80082f4:	7da0      	ldrb	r0, [r4, #22]
 80082f6:	2108      	movs	r1, #8
 80082f8:	3308      	adds	r3, #8
 80082fa:	444a      	add	r2, r9
 80082fc:	1b9b      	subs	r3, r3, r6
 80082fe:	7561      	strb	r1, [r4, #21]
 8008300:	60a2      	str	r2, [r4, #8]
 8008302:	6123      	str	r3, [r4, #16]
 8008304:	f080 0001 	eor.w	r0, r0, #1
 8008308:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800830c:	2108      	movs	r1, #8
 800830e:	4620      	mov	r0, r4
 8008310:	f000 f870 	bl	80083f4 <ucdr_check_final_buffer_behavior>
 8008314:	b310      	cbz	r0, 800835c <ucdr_deserialize_double+0xfc>
 8008316:	7d22      	ldrb	r2, [r4, #20]
 8008318:	68a3      	ldr	r3, [r4, #8]
 800831a:	2a01      	cmp	r2, #1
 800831c:	d023      	beq.n	8008366 <ucdr_deserialize_double+0x106>
 800831e:	79db      	ldrb	r3, [r3, #7]
 8008320:	702b      	strb	r3, [r5, #0]
 8008322:	68a3      	ldr	r3, [r4, #8]
 8008324:	799b      	ldrb	r3, [r3, #6]
 8008326:	706b      	strb	r3, [r5, #1]
 8008328:	68a3      	ldr	r3, [r4, #8]
 800832a:	795b      	ldrb	r3, [r3, #5]
 800832c:	70ab      	strb	r3, [r5, #2]
 800832e:	68a3      	ldr	r3, [r4, #8]
 8008330:	791b      	ldrb	r3, [r3, #4]
 8008332:	70eb      	strb	r3, [r5, #3]
 8008334:	68a3      	ldr	r3, [r4, #8]
 8008336:	78db      	ldrb	r3, [r3, #3]
 8008338:	712b      	strb	r3, [r5, #4]
 800833a:	68a3      	ldr	r3, [r4, #8]
 800833c:	789b      	ldrb	r3, [r3, #2]
 800833e:	716b      	strb	r3, [r5, #5]
 8008340:	68a3      	ldr	r3, [r4, #8]
 8008342:	785b      	ldrb	r3, [r3, #1]
 8008344:	71ab      	strb	r3, [r5, #6]
 8008346:	68a3      	ldr	r3, [r4, #8]
 8008348:	781b      	ldrb	r3, [r3, #0]
 800834a:	71eb      	strb	r3, [r5, #7]
 800834c:	68a2      	ldr	r2, [r4, #8]
 800834e:	6923      	ldr	r3, [r4, #16]
 8008350:	3208      	adds	r2, #8
 8008352:	3308      	adds	r3, #8
 8008354:	2108      	movs	r1, #8
 8008356:	60a2      	str	r2, [r4, #8]
 8008358:	6123      	str	r3, [r4, #16]
 800835a:	7561      	strb	r1, [r4, #21]
 800835c:	7da0      	ldrb	r0, [r4, #22]
 800835e:	f080 0001 	eor.w	r0, r0, #1
 8008362:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008366:	681a      	ldr	r2, [r3, #0]
 8008368:	685b      	ldr	r3, [r3, #4]
 800836a:	606b      	str	r3, [r5, #4]
 800836c:	602a      	str	r2, [r5, #0]
 800836e:	e7ed      	b.n	800834c <ucdr_deserialize_double+0xec>
 8008370:	68a2      	ldr	r2, [r4, #8]
 8008372:	6923      	ldr	r3, [r4, #16]
 8008374:	7da0      	ldrb	r0, [r4, #22]
 8008376:	f884 8015 	strb.w	r8, [r4, #21]
 800837a:	1b92      	subs	r2, r2, r6
 800837c:	1b9b      	subs	r3, r3, r6
 800837e:	60a2      	str	r2, [r4, #8]
 8008380:	6123      	str	r3, [r4, #16]
 8008382:	f080 0001 	eor.w	r0, r0, #1
 8008386:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800838a:	68a3      	ldr	r3, [r4, #8]
 800838c:	795b      	ldrb	r3, [r3, #5]
 800838e:	70ab      	strb	r3, [r5, #2]
 8008390:	3503      	adds	r5, #3
 8008392:	68a3      	ldr	r3, [r4, #8]
 8008394:	791b      	ldrb	r3, [r3, #4]
 8008396:	f805 3b01 	strb.w	r3, [r5], #1
 800839a:	68a3      	ldr	r3, [r4, #8]
 800839c:	78db      	ldrb	r3, [r3, #3]
 800839e:	f805 3b01 	strb.w	r3, [r5], #1
 80083a2:	68a3      	ldr	r3, [r4, #8]
 80083a4:	789b      	ldrb	r3, [r3, #2]
 80083a6:	f805 3b01 	strb.w	r3, [r5], #1
 80083aa:	68a3      	ldr	r3, [r4, #8]
 80083ac:	785b      	ldrb	r3, [r3, #1]
 80083ae:	f805 3b01 	strb.w	r3, [r5], #1
 80083b2:	68a7      	ldr	r7, [r4, #8]
 80083b4:	e79a      	b.n	80082ec <ucdr_deserialize_double+0x8c>
 80083b6:	4639      	mov	r1, r7
 80083b8:	4632      	mov	r2, r6
 80083ba:	4628      	mov	r0, r5
 80083bc:	f00b fe8d 	bl	80140da <memcpy>
 80083c0:	68a1      	ldr	r1, [r4, #8]
 80083c2:	464a      	mov	r2, r9
 80083c4:	19a8      	adds	r0, r5, r6
 80083c6:	f00b fe88 	bl	80140da <memcpy>
 80083ca:	e791      	b.n	80082f0 <ucdr_deserialize_double+0x90>
 80083cc:	3506      	adds	r5, #6
 80083ce:	e7ec      	b.n	80083aa <ucdr_deserialize_double+0x14a>
 80083d0:	3505      	adds	r5, #5
 80083d2:	e7e6      	b.n	80083a2 <ucdr_deserialize_double+0x142>
 80083d4:	3504      	adds	r5, #4
 80083d6:	e7e0      	b.n	800839a <ucdr_deserialize_double+0x13a>
 80083d8:	3503      	adds	r5, #3
 80083da:	e7da      	b.n	8008392 <ucdr_deserialize_double+0x132>

080083dc <ucdr_check_buffer_available_for>:
 80083dc:	7d83      	ldrb	r3, [r0, #22]
 80083de:	b93b      	cbnz	r3, 80083f0 <ucdr_check_buffer_available_for+0x14>
 80083e0:	e9d0 0301 	ldrd	r0, r3, [r0, #4]
 80083e4:	440b      	add	r3, r1
 80083e6:	4298      	cmp	r0, r3
 80083e8:	bf34      	ite	cc
 80083ea:	2000      	movcc	r0, #0
 80083ec:	2001      	movcs	r0, #1
 80083ee:	4770      	bx	lr
 80083f0:	2000      	movs	r0, #0
 80083f2:	4770      	bx	lr

080083f4 <ucdr_check_final_buffer_behavior>:
 80083f4:	7d83      	ldrb	r3, [r0, #22]
 80083f6:	b943      	cbnz	r3, 800840a <ucdr_check_final_buffer_behavior+0x16>
 80083f8:	e9d0 2101 	ldrd	r2, r1, [r0, #4]
 80083fc:	4291      	cmp	r1, r2
 80083fe:	b510      	push	{r4, lr}
 8008400:	4604      	mov	r4, r0
 8008402:	d205      	bcs.n	8008410 <ucdr_check_final_buffer_behavior+0x1c>
 8008404:	2301      	movs	r3, #1
 8008406:	4618      	mov	r0, r3
 8008408:	bd10      	pop	{r4, pc}
 800840a:	2300      	movs	r3, #0
 800840c:	4618      	mov	r0, r3
 800840e:	4770      	bx	lr
 8008410:	6982      	ldr	r2, [r0, #24]
 8008412:	b13a      	cbz	r2, 8008424 <ucdr_check_final_buffer_behavior+0x30>
 8008414:	69c1      	ldr	r1, [r0, #28]
 8008416:	4790      	blx	r2
 8008418:	f080 0301 	eor.w	r3, r0, #1
 800841c:	b2db      	uxtb	r3, r3
 800841e:	75a0      	strb	r0, [r4, #22]
 8008420:	4618      	mov	r0, r3
 8008422:	bd10      	pop	{r4, pc}
 8008424:	2001      	movs	r0, #1
 8008426:	75a0      	strb	r0, [r4, #22]
 8008428:	e7fa      	b.n	8008420 <ucdr_check_final_buffer_behavior+0x2c>
 800842a:	bf00      	nop

0800842c <ucdr_set_on_full_buffer_callback>:
 800842c:	e9c0 1206 	strd	r1, r2, [r0, #24]
 8008430:	4770      	bx	lr
 8008432:	bf00      	nop

08008434 <ucdr_init_buffer_origin_offset_endian>:
 8008434:	b410      	push	{r4}
 8008436:	9c01      	ldr	r4, [sp, #4]
 8008438:	6001      	str	r1, [r0, #0]
 800843a:	440a      	add	r2, r1
 800843c:	6042      	str	r2, [r0, #4]
 800843e:	190a      	adds	r2, r1, r4
 8008440:	441c      	add	r4, r3
 8008442:	e9c0 3403 	strd	r3, r4, [r0, #12]
 8008446:	6082      	str	r2, [r0, #8]
 8008448:	f89d 3008 	ldrb.w	r3, [sp, #8]
 800844c:	7503      	strb	r3, [r0, #20]
 800844e:	2200      	movs	r2, #0
 8008450:	e9c0 2206 	strd	r2, r2, [r0, #24]
 8008454:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008458:	7542      	strb	r2, [r0, #21]
 800845a:	7582      	strb	r2, [r0, #22]
 800845c:	4770      	bx	lr
 800845e:	bf00      	nop

08008460 <ucdr_init_buffer_origin_offset>:
 8008460:	b510      	push	{r4, lr}
 8008462:	b082      	sub	sp, #8
 8008464:	9c04      	ldr	r4, [sp, #16]
 8008466:	9400      	str	r4, [sp, #0]
 8008468:	2401      	movs	r4, #1
 800846a:	9401      	str	r4, [sp, #4]
 800846c:	f7ff ffe2 	bl	8008434 <ucdr_init_buffer_origin_offset_endian>
 8008470:	b002      	add	sp, #8
 8008472:	bd10      	pop	{r4, pc}

08008474 <ucdr_init_buffer_origin>:
 8008474:	b510      	push	{r4, lr}
 8008476:	b082      	sub	sp, #8
 8008478:	2400      	movs	r4, #0
 800847a:	9400      	str	r4, [sp, #0]
 800847c:	f7ff fff0 	bl	8008460 <ucdr_init_buffer_origin_offset>
 8008480:	b002      	add	sp, #8
 8008482:	bd10      	pop	{r4, pc}

08008484 <ucdr_init_buffer>:
 8008484:	2300      	movs	r3, #0
 8008486:	f7ff bff5 	b.w	8008474 <ucdr_init_buffer_origin>
 800848a:	bf00      	nop

0800848c <ucdr_alignment>:
 800848c:	fbb0 f3f1 	udiv	r3, r0, r1
 8008490:	fb03 0011 	mls	r0, r3, r1, r0
 8008494:	1a08      	subs	r0, r1, r0
 8008496:	3901      	subs	r1, #1
 8008498:	4008      	ands	r0, r1
 800849a:	4770      	bx	lr

0800849c <ucdr_buffer_alignment>:
 800849c:	7d43      	ldrb	r3, [r0, #21]
 800849e:	428b      	cmp	r3, r1
 80084a0:	d208      	bcs.n	80084b4 <ucdr_buffer_alignment+0x18>
 80084a2:	6900      	ldr	r0, [r0, #16]
 80084a4:	fbb0 f3f1 	udiv	r3, r0, r1
 80084a8:	fb01 0013 	mls	r0, r1, r3, r0
 80084ac:	1a08      	subs	r0, r1, r0
 80084ae:	3901      	subs	r1, #1
 80084b0:	4008      	ands	r0, r1
 80084b2:	4770      	bx	lr
 80084b4:	2000      	movs	r0, #0
 80084b6:	4770      	bx	lr

080084b8 <ucdr_align_to>:
 80084b8:	b538      	push	{r3, r4, r5, lr}
 80084ba:	4604      	mov	r4, r0
 80084bc:	460d      	mov	r5, r1
 80084be:	f7ff ffed 	bl	800849c <ucdr_buffer_alignment>
 80084c2:	68a3      	ldr	r3, [r4, #8]
 80084c4:	6861      	ldr	r1, [r4, #4]
 80084c6:	6922      	ldr	r2, [r4, #16]
 80084c8:	7565      	strb	r5, [r4, #21]
 80084ca:	4403      	add	r3, r0
 80084cc:	428b      	cmp	r3, r1
 80084ce:	bf28      	it	cs
 80084d0:	460b      	movcs	r3, r1
 80084d2:	4402      	add	r2, r0
 80084d4:	60a3      	str	r3, [r4, #8]
 80084d6:	6122      	str	r2, [r4, #16]
 80084d8:	bd38      	pop	{r3, r4, r5, pc}
 80084da:	bf00      	nop

080084dc <ucdr_buffer_length>:
 80084dc:	6882      	ldr	r2, [r0, #8]
 80084de:	6800      	ldr	r0, [r0, #0]
 80084e0:	1a10      	subs	r0, r2, r0
 80084e2:	4770      	bx	lr

080084e4 <ucdr_buffer_remaining>:
 80084e4:	e9d0 2001 	ldrd	r2, r0, [r0, #4]
 80084e8:	1a10      	subs	r0, r2, r0
 80084ea:	4770      	bx	lr

080084ec <ucdr_check_final_buffer_behavior_array>:
 80084ec:	b538      	push	{r3, r4, r5, lr}
 80084ee:	7d83      	ldrb	r3, [r0, #22]
 80084f0:	b963      	cbnz	r3, 800850c <ucdr_check_final_buffer_behavior_array+0x20>
 80084f2:	e9d0 3201 	ldrd	r3, r2, [r0, #4]
 80084f6:	429a      	cmp	r2, r3
 80084f8:	4604      	mov	r4, r0
 80084fa:	460d      	mov	r5, r1
 80084fc:	d308      	bcc.n	8008510 <ucdr_check_final_buffer_behavior_array+0x24>
 80084fe:	b139      	cbz	r1, 8008510 <ucdr_check_final_buffer_behavior_array+0x24>
 8008500:	6983      	ldr	r3, [r0, #24]
 8008502:	b163      	cbz	r3, 800851e <ucdr_check_final_buffer_behavior_array+0x32>
 8008504:	69c1      	ldr	r1, [r0, #28]
 8008506:	4798      	blx	r3
 8008508:	75a0      	strb	r0, [r4, #22]
 800850a:	b108      	cbz	r0, 8008510 <ucdr_check_final_buffer_behavior_array+0x24>
 800850c:	2000      	movs	r0, #0
 800850e:	bd38      	pop	{r3, r4, r5, pc}
 8008510:	4620      	mov	r0, r4
 8008512:	f7ff ffe7 	bl	80084e4 <ucdr_buffer_remaining>
 8008516:	42a8      	cmp	r0, r5
 8008518:	bf28      	it	cs
 800851a:	4628      	movcs	r0, r5
 800851c:	bd38      	pop	{r3, r4, r5, pc}
 800851e:	2301      	movs	r3, #1
 8008520:	7583      	strb	r3, [r0, #22]
 8008522:	e7f3      	b.n	800850c <ucdr_check_final_buffer_behavior_array+0x20>

08008524 <ucdr_advance_buffer>:
 8008524:	b538      	push	{r3, r4, r5, lr}
 8008526:	4604      	mov	r4, r0
 8008528:	460d      	mov	r5, r1
 800852a:	f7ff ff57 	bl	80083dc <ucdr_check_buffer_available_for>
 800852e:	b178      	cbz	r0, 8008550 <ucdr_advance_buffer+0x2c>
 8008530:	6923      	ldr	r3, [r4, #16]
 8008532:	68a2      	ldr	r2, [r4, #8]
 8008534:	442b      	add	r3, r5
 8008536:	6123      	str	r3, [r4, #16]
 8008538:	2301      	movs	r3, #1
 800853a:	442a      	add	r2, r5
 800853c:	7563      	strb	r3, [r4, #21]
 800853e:	60a2      	str	r2, [r4, #8]
 8008540:	bd38      	pop	{r3, r4, r5, pc}
 8008542:	68a2      	ldr	r2, [r4, #8]
 8008544:	6923      	ldr	r3, [r4, #16]
 8008546:	4402      	add	r2, r0
 8008548:	4403      	add	r3, r0
 800854a:	1a2d      	subs	r5, r5, r0
 800854c:	60a2      	str	r2, [r4, #8]
 800854e:	6123      	str	r3, [r4, #16]
 8008550:	2201      	movs	r2, #1
 8008552:	4629      	mov	r1, r5
 8008554:	4620      	mov	r0, r4
 8008556:	f7ff ffc9 	bl	80084ec <ucdr_check_final_buffer_behavior_array>
 800855a:	2800      	cmp	r0, #0
 800855c:	d1f1      	bne.n	8008542 <ucdr_advance_buffer+0x1e>
 800855e:	2301      	movs	r3, #1
 8008560:	7563      	strb	r3, [r4, #21]
 8008562:	bd38      	pop	{r3, r4, r5, pc}

08008564 <_rclc_check_for_new_data>:
 8008564:	2800      	cmp	r0, #0
 8008566:	d046      	beq.n	80085f6 <_rclc_check_for_new_data+0x92>
 8008568:	b510      	push	{r4, lr}
 800856a:	7802      	ldrb	r2, [r0, #0]
 800856c:	b084      	sub	sp, #16
 800856e:	4603      	mov	r3, r0
 8008570:	2a0a      	cmp	r2, #10
 8008572:	d842      	bhi.n	80085fa <_rclc_check_for_new_data+0x96>
 8008574:	e8df f002 	tbb	[pc, r2]
 8008578:	14181212 	.word	0x14181212
 800857c:	06060614 	.word	0x06060614
 8008580:	2e1a      	.short	0x2e1a
 8008582:	16          	.byte	0x16
 8008583:	00          	.byte	0x00
 8008584:	6a0a      	ldr	r2, [r1, #32]
 8008586:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8008588:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 800858c:	3a00      	subs	r2, #0
 800858e:	bf18      	it	ne
 8008590:	2201      	movne	r2, #1
 8008592:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
 8008596:	2000      	movs	r0, #0
 8008598:	b004      	add	sp, #16
 800859a:	bd10      	pop	{r4, pc}
 800859c:	680a      	ldr	r2, [r1, #0]
 800859e:	e7f2      	b.n	8008586 <_rclc_check_for_new_data+0x22>
 80085a0:	698a      	ldr	r2, [r1, #24]
 80085a2:	e7f0      	b.n	8008586 <_rclc_check_for_new_data+0x22>
 80085a4:	688a      	ldr	r2, [r1, #8]
 80085a6:	e7ee      	b.n	8008586 <_rclc_check_for_new_data+0x22>
 80085a8:	690a      	ldr	r2, [r1, #16]
 80085aa:	e7ec      	b.n	8008586 <_rclc_check_for_new_data+0x22>
 80085ac:	685c      	ldr	r4, [r3, #4]
 80085ae:	4608      	mov	r0, r1
 80085b0:	f104 0244 	add.w	r2, r4, #68	@ 0x44
 80085b4:	f104 0143 	add.w	r1, r4, #67	@ 0x43
 80085b8:	f104 0342 	add.w	r3, r4, #66	@ 0x42
 80085bc:	e9cd 2101 	strd	r2, r1, [sp, #4]
 80085c0:	9300      	str	r3, [sp, #0]
 80085c2:	f104 0240 	add.w	r2, r4, #64	@ 0x40
 80085c6:	f104 0341 	add.w	r3, r4, #65	@ 0x41
 80085ca:	f104 0110 	add.w	r1, r4, #16
 80085ce:	f003 f9af 	bl	800b930 <rcl_action_client_wait_set_get_entities_ready>
 80085d2:	e7e1      	b.n	8008598 <_rclc_check_for_new_data+0x34>
 80085d4:	685c      	ldr	r4, [r3, #4]
 80085d6:	f104 0223 	add.w	r2, r4, #35	@ 0x23
 80085da:	f104 0322 	add.w	r3, r4, #34	@ 0x22
 80085de:	e9cd 3200 	strd	r3, r2, [sp]
 80085e2:	4608      	mov	r0, r1
 80085e4:	f104 0321 	add.w	r3, r4, #33	@ 0x21
 80085e8:	f104 0220 	add.w	r2, r4, #32
 80085ec:	f104 0110 	add.w	r1, r4, #16
 80085f0:	f003 fba0 	bl	800bd34 <rcl_action_server_wait_set_get_entities_ready>
 80085f4:	e7d0      	b.n	8008598 <_rclc_check_for_new_data+0x34>
 80085f6:	200b      	movs	r0, #11
 80085f8:	4770      	bx	lr
 80085fa:	2001      	movs	r0, #1
 80085fc:	e7cc      	b.n	8008598 <_rclc_check_for_new_data+0x34>
 80085fe:	bf00      	nop

08008600 <_rclc_take_new_data>:
 8008600:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008602:	b099      	sub	sp, #100	@ 0x64
 8008604:	2800      	cmp	r0, #0
 8008606:	f000 8082 	beq.w	800870e <_rclc_take_new_data+0x10e>
 800860a:	7803      	ldrb	r3, [r0, #0]
 800860c:	4604      	mov	r4, r0
 800860e:	2b0a      	cmp	r3, #10
 8008610:	f200 815d 	bhi.w	80088ce <_rclc_take_new_data+0x2ce>
 8008614:	e8df f003 	tbb	[pc, r3]
 8008618:	31531f1f 	.word	0x31531f1f
 800861c:	06060631 	.word	0x06060631
 8008620:	4555      	.short	0x4555
 8008622:	53          	.byte	0x53
 8008623:	00          	.byte	0x00
 8008624:	6b42      	ldr	r2, [r0, #52]	@ 0x34
 8008626:	6a0b      	ldr	r3, [r1, #32]
 8008628:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800862c:	2b00      	cmp	r3, #0
 800862e:	d046      	beq.n	80086be <_rclc_take_new_data+0xbe>
 8008630:	e9d0 0201 	ldrd	r0, r2, [r0, #4]
 8008634:	f104 0110 	add.w	r1, r4, #16
 8008638:	f001 fda2 	bl	800a180 <rcl_take_request>
 800863c:	4605      	mov	r5, r0
 800863e:	2800      	cmp	r0, #0
 8008640:	d03d      	beq.n	80086be <_rclc_take_new_data+0xbe>
 8008642:	f240 2359 	movw	r3, #601	@ 0x259
 8008646:	4298      	cmp	r0, r3
 8008648:	d128      	bne.n	800869c <_rclc_take_new_data+0x9c>
 800864a:	2300      	movs	r3, #0
 800864c:	f884 3039 	strb.w	r3, [r4, #57]	@ 0x39
 8008650:	4628      	mov	r0, r5
 8008652:	b019      	add	sp, #100	@ 0x64
 8008654:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008656:	6b42      	ldr	r2, [r0, #52]	@ 0x34
 8008658:	680b      	ldr	r3, [r1, #0]
 800865a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800865e:	b373      	cbz	r3, 80086be <_rclc_take_new_data+0xbe>
 8008660:	e9d0 0101 	ldrd	r0, r1, [r0, #4]
 8008664:	2300      	movs	r3, #0
 8008666:	aa0a      	add	r2, sp, #40	@ 0x28
 8008668:	f001 ff5e 	bl	800a528 <rcl_take>
 800866c:	4605      	mov	r5, r0
 800866e:	b330      	cbz	r0, 80086be <_rclc_take_new_data+0xbe>
 8008670:	f240 1391 	movw	r3, #401	@ 0x191
 8008674:	4298      	cmp	r0, r3
 8008676:	d0e8      	beq.n	800864a <_rclc_take_new_data+0x4a>
 8008678:	e010      	b.n	800869c <_rclc_take_new_data+0x9c>
 800867a:	6b42      	ldr	r2, [r0, #52]	@ 0x34
 800867c:	698b      	ldr	r3, [r1, #24]
 800867e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008682:	b1e3      	cbz	r3, 80086be <_rclc_take_new_data+0xbe>
 8008684:	e9d0 0201 	ldrd	r0, r2, [r0, #4]
 8008688:	f104 0110 	add.w	r1, r4, #16
 800868c:	f001 f81c 	bl	80096c8 <rcl_take_response>
 8008690:	4605      	mov	r5, r0
 8008692:	b1a0      	cbz	r0, 80086be <_rclc_take_new_data+0xbe>
 8008694:	f240 13f5 	movw	r3, #501	@ 0x1f5
 8008698:	4298      	cmp	r0, r3
 800869a:	d0d9      	beq.n	8008650 <_rclc_take_new_data+0x50>
 800869c:	f000 fe54 	bl	8009348 <rcutils_reset_error>
 80086a0:	e7d6      	b.n	8008650 <_rclc_take_new_data+0x50>
 80086a2:	6840      	ldr	r0, [r0, #4]
 80086a4:	f890 3020 	ldrb.w	r3, [r0, #32]
 80086a8:	2b00      	cmp	r3, #0
 80086aa:	d15f      	bne.n	800876c <_rclc_take_new_data+0x16c>
 80086ac:	f890 3022 	ldrb.w	r3, [r0, #34]	@ 0x22
 80086b0:	2b00      	cmp	r3, #0
 80086b2:	d179      	bne.n	80087a8 <_rclc_take_new_data+0x1a8>
 80086b4:	f890 3021 	ldrb.w	r3, [r0, #33]	@ 0x21
 80086b8:	2b00      	cmp	r3, #0
 80086ba:	f040 8096 	bne.w	80087ea <_rclc_take_new_data+0x1ea>
 80086be:	2500      	movs	r5, #0
 80086c0:	e7c6      	b.n	8008650 <_rclc_take_new_data+0x50>
 80086c2:	6840      	ldr	r0, [r0, #4]
 80086c4:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
 80086c8:	2b00      	cmp	r3, #0
 80086ca:	d138      	bne.n	800873e <_rclc_take_new_data+0x13e>
 80086cc:	69c3      	ldr	r3, [r0, #28]
 80086ce:	b113      	cbz	r3, 80086d6 <_rclc_take_new_data+0xd6>
 80086d0:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 80086d4:	b9fb      	cbnz	r3, 8008716 <_rclc_take_new_data+0x116>
 80086d6:	f890 3044 	ldrb.w	r3, [r0, #68]	@ 0x44
 80086da:	2b00      	cmp	r3, #0
 80086dc:	f040 80a8 	bne.w	8008830 <_rclc_take_new_data+0x230>
 80086e0:	f890 3043 	ldrb.w	r3, [r0, #67]	@ 0x43
 80086e4:	2b00      	cmp	r3, #0
 80086e6:	d0ea      	beq.n	80086be <_rclc_take_new_data+0xbe>
 80086e8:	6ac2      	ldr	r2, [r0, #44]	@ 0x2c
 80086ea:	a90a      	add	r1, sp, #40	@ 0x28
 80086ec:	3010      	adds	r0, #16
 80086ee:	f003 f803 	bl	800b6f8 <rcl_action_take_result_response>
 80086f2:	4605      	mov	r5, r0
 80086f4:	2800      	cmp	r0, #0
 80086f6:	d1d1      	bne.n	800869c <_rclc_take_new_data+0x9c>
 80086f8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80086fc:	6860      	ldr	r0, [r4, #4]
 80086fe:	f003 fc43 	bl	800bf88 <rclc_action_find_handle_by_result_request_sequence_number>
 8008702:	2800      	cmp	r0, #0
 8008704:	d0db      	beq.n	80086be <_rclc_take_new_data+0xbe>
 8008706:	2301      	movs	r3, #1
 8008708:	f880 3023 	strb.w	r3, [r0, #35]	@ 0x23
 800870c:	e7d7      	b.n	80086be <_rclc_take_new_data+0xbe>
 800870e:	250b      	movs	r5, #11
 8008710:	4628      	mov	r0, r5
 8008712:	b019      	add	sp, #100	@ 0x64
 8008714:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008716:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 8008718:	3010      	adds	r0, #16
 800871a:	f003 f869 	bl	800b7f0 <rcl_action_take_feedback>
 800871e:	4605      	mov	r5, r0
 8008720:	2800      	cmp	r0, #0
 8008722:	d1bb      	bne.n	800869c <_rclc_take_new_data+0x9c>
 8008724:	6860      	ldr	r0, [r4, #4]
 8008726:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 8008728:	f003 fbec 	bl	800bf04 <rclc_action_find_goal_handle_by_uuid>
 800872c:	4603      	mov	r3, r0
 800872e:	2800      	cmp	r0, #0
 8008730:	f000 80c4 	beq.w	80088bc <_rclc_take_new_data+0x2bc>
 8008734:	2201      	movs	r2, #1
 8008736:	6860      	ldr	r0, [r4, #4]
 8008738:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
 800873c:	e7cb      	b.n	80086d6 <_rclc_take_new_data+0xd6>
 800873e:	aa04      	add	r2, sp, #16
 8008740:	a90a      	add	r1, sp, #40	@ 0x28
 8008742:	3010      	adds	r0, #16
 8008744:	f002 ff68 	bl	800b618 <rcl_action_take_goal_response>
 8008748:	4605      	mov	r5, r0
 800874a:	2800      	cmp	r0, #0
 800874c:	d1a6      	bne.n	800869c <_rclc_take_new_data+0x9c>
 800874e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008752:	6860      	ldr	r0, [r4, #4]
 8008754:	f003 fc06 	bl	800bf64 <rclc_action_find_handle_by_goal_request_sequence_number>
 8008758:	b130      	cbz	r0, 8008768 <_rclc_take_new_data+0x168>
 800875a:	f89d 3010 	ldrb.w	r3, [sp, #16]
 800875e:	f880 3021 	strb.w	r3, [r0, #33]	@ 0x21
 8008762:	2201      	movs	r2, #1
 8008764:	f880 2020 	strb.w	r2, [r0, #32]
 8008768:	6860      	ldr	r0, [r4, #4]
 800876a:	e7af      	b.n	80086cc <_rclc_take_new_data+0xcc>
 800876c:	f003 fba4 	bl	800beb8 <rclc_action_take_goal_handle>
 8008770:	4606      	mov	r6, r0
 8008772:	6860      	ldr	r0, [r4, #4]
 8008774:	2e00      	cmp	r6, #0
 8008776:	d099      	beq.n	80086ac <_rclc_take_new_data+0xac>
 8008778:	6070      	str	r0, [r6, #4]
 800877a:	69f2      	ldr	r2, [r6, #28]
 800877c:	f106 0128 	add.w	r1, r6, #40	@ 0x28
 8008780:	3010      	adds	r0, #16
 8008782:	f003 f965 	bl	800ba50 <rcl_action_take_goal_request>
 8008786:	4605      	mov	r5, r0
 8008788:	2800      	cmp	r0, #0
 800878a:	f040 8099 	bne.w	80088c0 <_rclc_take_new_data+0x2c0>
 800878e:	69f7      	ldr	r7, [r6, #28]
 8008790:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 8008792:	7235      	strb	r5, [r6, #8]
 8008794:	f8c6 0009 	str.w	r0, [r6, #9]
 8008798:	f8c6 100d 	str.w	r1, [r6, #13]
 800879c:	6860      	ldr	r0, [r4, #4]
 800879e:	f8c6 2011 	str.w	r2, [r6, #17]
 80087a2:	f8c6 3015 	str.w	r3, [r6, #21]
 80087a6:	e781      	b.n	80086ac <_rclc_take_new_data+0xac>
 80087a8:	aa04      	add	r2, sp, #16
 80087aa:	3010      	adds	r0, #16
 80087ac:	a90a      	add	r1, sp, #40	@ 0x28
 80087ae:	f003 f9bf 	bl	800bb30 <rcl_action_take_result_request>
 80087b2:	4605      	mov	r5, r0
 80087b4:	2800      	cmp	r0, #0
 80087b6:	f47f af71 	bne.w	800869c <_rclc_take_new_data+0x9c>
 80087ba:	6860      	ldr	r0, [r4, #4]
 80087bc:	a904      	add	r1, sp, #16
 80087be:	f003 fba1 	bl	800bf04 <rclc_action_find_goal_handle_by_uuid>
 80087c2:	4607      	mov	r7, r0
 80087c4:	b160      	cbz	r0, 80087e0 <_rclc_take_new_data+0x1e0>
 80087c6:	ad0a      	add	r5, sp, #40	@ 0x28
 80087c8:	f100 0640 	add.w	r6, r0, #64	@ 0x40
 80087cc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80087ce:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80087d0:	e895 0003 	ldmia.w	r5, {r0, r1}
 80087d4:	f04f 0c02 	mov.w	ip, #2
 80087d8:	e886 0003 	stmia.w	r6, {r0, r1}
 80087dc:	f887 c008 	strb.w	ip, [r7, #8]
 80087e0:	6860      	ldr	r0, [r4, #4]
 80087e2:	2300      	movs	r3, #0
 80087e4:	f880 3022 	strb.w	r3, [r0, #34]	@ 0x22
 80087e8:	e764      	b.n	80086b4 <_rclc_take_new_data+0xb4>
 80087ea:	ae04      	add	r6, sp, #16
 80087ec:	aa0a      	add	r2, sp, #40	@ 0x28
 80087ee:	3010      	adds	r0, #16
 80087f0:	4631      	mov	r1, r6
 80087f2:	f003 f9db 	bl	800bbac <rcl_action_take_cancel_request>
 80087f6:	4605      	mov	r5, r0
 80087f8:	2800      	cmp	r0, #0
 80087fa:	f47f af4f 	bne.w	800869c <_rclc_take_new_data+0x9c>
 80087fe:	6860      	ldr	r0, [r4, #4]
 8008800:	a90a      	add	r1, sp, #40	@ 0x28
 8008802:	f003 fb7f 	bl	800bf04 <rclc_action_find_goal_handle_by_uuid>
 8008806:	4605      	mov	r5, r0
 8008808:	2800      	cmp	r0, #0
 800880a:	d04c      	beq.n	80088a6 <_rclc_take_new_data+0x2a6>
 800880c:	f990 0008 	ldrsb.w	r0, [r0, #8]
 8008810:	2101      	movs	r1, #1
 8008812:	f003 faff 	bl	800be14 <rcl_action_transition_goal_state>
 8008816:	2803      	cmp	r0, #3
 8008818:	4607      	mov	r7, r0
 800881a:	d139      	bne.n	8008890 <_rclc_take_new_data+0x290>
 800881c:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800881e:	f105 0458 	add.w	r4, r5, #88	@ 0x58
 8008822:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8008824:	e896 0003 	ldmia.w	r6, {r0, r1}
 8008828:	e884 0003 	stmia.w	r4, {r0, r1}
 800882c:	722f      	strb	r7, [r5, #8]
 800882e:	e746      	b.n	80086be <_rclc_take_new_data+0xbe>
 8008830:	f100 0230 	add.w	r2, r0, #48	@ 0x30
 8008834:	a90a      	add	r1, sp, #40	@ 0x28
 8008836:	3010      	adds	r0, #16
 8008838:	f002 ff9c 	bl	800b774 <rcl_action_take_cancel_response>
 800883c:	4605      	mov	r5, r0
 800883e:	2800      	cmp	r0, #0
 8008840:	f47f af2c 	bne.w	800869c <_rclc_take_new_data+0x9c>
 8008844:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008848:	6860      	ldr	r0, [r4, #4]
 800884a:	f003 fbaf 	bl	800bfac <rclc_action_find_handle_by_cancel_request_sequence_number>
 800884e:	4606      	mov	r6, r0
 8008850:	6860      	ldr	r0, [r4, #4]
 8008852:	2e00      	cmp	r6, #0
 8008854:	f43f af44 	beq.w	80086e0 <_rclc_take_new_data+0xe0>
 8008858:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 800885a:	2701      	movs	r7, #1
 800885c:	84b7      	strh	r7, [r6, #36]	@ 0x24
 800885e:	2b00      	cmp	r3, #0
 8008860:	f43f af3e 	beq.w	80086e0 <_rclc_take_new_data+0xe0>
 8008864:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8008866:	eb05 0145 	add.w	r1, r5, r5, lsl #1
 800886a:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 800886e:	f003 fb49 	bl	800bf04 <rclc_action_find_goal_handle_by_uuid>
 8008872:	b138      	cbz	r0, 8008884 <_rclc_take_new_data+0x284>
 8008874:	6860      	ldr	r0, [r4, #4]
 8008876:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 8008878:	f886 7025 	strb.w	r7, [r6, #37]	@ 0x25
 800887c:	3501      	adds	r5, #1
 800887e:	42ab      	cmp	r3, r5
 8008880:	d8f0      	bhi.n	8008864 <_rclc_take_new_data+0x264>
 8008882:	e72d      	b.n	80086e0 <_rclc_take_new_data+0xe0>
 8008884:	6860      	ldr	r0, [r4, #4]
 8008886:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 8008888:	3501      	adds	r5, #1
 800888a:	42ab      	cmp	r3, r5
 800888c:	d8ea      	bhi.n	8008864 <_rclc_take_new_data+0x264>
 800888e:	e727      	b.n	80086e0 <_rclc_take_new_data+0xe0>
 8008890:	ab06      	add	r3, sp, #24
 8008892:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8008894:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 8008898:	2103      	movs	r1, #3
 800889a:	e896 000c 	ldmia.w	r6, {r2, r3}
 800889e:	6860      	ldr	r0, [r4, #4]
 80088a0:	f003 fbfa 	bl	800c098 <rclc_action_server_goal_cancel_reject>
 80088a4:	e70b      	b.n	80086be <_rclc_take_new_data+0xbe>
 80088a6:	ab06      	add	r3, sp, #24
 80088a8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80088aa:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 80088ae:	2102      	movs	r1, #2
 80088b0:	e896 000c 	ldmia.w	r6, {r2, r3}
 80088b4:	6860      	ldr	r0, [r4, #4]
 80088b6:	f003 fbef 	bl	800c098 <rclc_action_server_goal_cancel_reject>
 80088ba:	e700      	b.n	80086be <_rclc_take_new_data+0xbe>
 80088bc:	6860      	ldr	r0, [r4, #4]
 80088be:	e70a      	b.n	80086d6 <_rclc_take_new_data+0xd6>
 80088c0:	6860      	ldr	r0, [r4, #4]
 80088c2:	4631      	mov	r1, r6
 80088c4:	f003 fb08 	bl	800bed8 <rclc_action_remove_used_goal_handle>
 80088c8:	f000 fd3e 	bl	8009348 <rcutils_reset_error>
 80088cc:	e6c0      	b.n	8008650 <_rclc_take_new_data+0x50>
 80088ce:	2501      	movs	r5, #1
 80088d0:	e6be      	b.n	8008650 <_rclc_take_new_data+0x50>
 80088d2:	bf00      	nop

080088d4 <rclc_executor_trigger_any>:
 80088d4:	4603      	mov	r3, r0
 80088d6:	b370      	cbz	r0, 8008936 <rclc_executor_trigger_any+0x62>
 80088d8:	b379      	cbz	r1, 800893a <rclc_executor_trigger_any+0x66>
 80088da:	f890 0038 	ldrb.w	r0, [r0, #56]	@ 0x38
 80088de:	2200      	movs	r2, #0
 80088e0:	b350      	cbz	r0, 8008938 <rclc_executor_trigger_any+0x64>
 80088e2:	b430      	push	{r4, r5}
 80088e4:	f893 c000 	ldrb.w	ip, [r3]
 80088e8:	f1bc 0f08 	cmp.w	ip, #8
 80088ec:	d017      	beq.n	800891e <rclc_executor_trigger_any+0x4a>
 80088ee:	f1bc 0f09 	cmp.w	ip, #9
 80088f2:	d00d      	beq.n	8008910 <rclc_executor_trigger_any+0x3c>
 80088f4:	f893 0039 	ldrb.w	r0, [r3, #57]	@ 0x39
 80088f8:	b940      	cbnz	r0, 800890c <rclc_executor_trigger_any+0x38>
 80088fa:	3201      	adds	r2, #1
 80088fc:	4291      	cmp	r1, r2
 80088fe:	f103 0340 	add.w	r3, r3, #64	@ 0x40
 8008902:	d003      	beq.n	800890c <rclc_executor_trigger_any+0x38>
 8008904:	f893 0038 	ldrb.w	r0, [r3, #56]	@ 0x38
 8008908:	2800      	cmp	r0, #0
 800890a:	d1eb      	bne.n	80088e4 <rclc_executor_trigger_any+0x10>
 800890c:	bc30      	pop	{r4, r5}
 800890e:	4770      	bx	lr
 8008910:	685c      	ldr	r4, [r3, #4]
 8008912:	6a25      	ldr	r5, [r4, #32]
 8008914:	2d00      	cmp	r5, #0
 8008916:	d1f9      	bne.n	800890c <rclc_executor_trigger_any+0x38>
 8008918:	f894 0024 	ldrb.w	r0, [r4, #36]	@ 0x24
 800891c:	e7ec      	b.n	80088f8 <rclc_executor_trigger_any+0x24>
 800891e:	685c      	ldr	r4, [r3, #4]
 8008920:	6c25      	ldr	r5, [r4, #64]	@ 0x40
 8008922:	f035 457f 	bics.w	r5, r5, #4278190080	@ 0xff000000
 8008926:	d1f1      	bne.n	800890c <rclc_executor_trigger_any+0x38>
 8008928:	f894 0044 	ldrb.w	r0, [r4, #68]	@ 0x44
 800892c:	2800      	cmp	r0, #0
 800892e:	d1ed      	bne.n	800890c <rclc_executor_trigger_any+0x38>
 8008930:	f894 0043 	ldrb.w	r0, [r4, #67]	@ 0x43
 8008934:	e7e0      	b.n	80088f8 <rclc_executor_trigger_any+0x24>
 8008936:	4770      	bx	lr
 8008938:	4770      	bx	lr
 800893a:	4608      	mov	r0, r1
 800893c:	4770      	bx	lr
 800893e:	bf00      	nop

08008940 <_rclc_execute>:
 8008940:	2800      	cmp	r0, #0
 8008942:	f000 80dc 	beq.w	8008afe <_rclc_execute+0x1be>
 8008946:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008948:	7843      	ldrb	r3, [r0, #1]
 800894a:	b087      	sub	sp, #28
 800894c:	4604      	mov	r4, r0
 800894e:	b123      	cbz	r3, 800895a <_rclc_execute+0x1a>
 8008950:	2b01      	cmp	r3, #1
 8008952:	d01c      	beq.n	800898e <_rclc_execute+0x4e>
 8008954:	2000      	movs	r0, #0
 8008956:	b007      	add	sp, #28
 8008958:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800895a:	7803      	ldrb	r3, [r0, #0]
 800895c:	2b08      	cmp	r3, #8
 800895e:	f000 80a0 	beq.w	8008aa2 <_rclc_execute+0x162>
 8008962:	2b09      	cmp	r3, #9
 8008964:	d024      	beq.n	80089b0 <_rclc_execute+0x70>
 8008966:	f890 0039 	ldrb.w	r0, [r0, #57]	@ 0x39
 800896a:	2800      	cmp	r0, #0
 800896c:	d0f2      	beq.n	8008954 <_rclc_execute+0x14>
 800896e:	2b0a      	cmp	r3, #10
 8008970:	f200 815a 	bhi.w	8008c28 <_rclc_execute+0x2e8>
 8008974:	e8df f013 	tbh	[pc, r3, lsl #1]
 8008978:	008e006f 	.word	0x008e006f
 800897c:	006f007c 	.word	0x006f007c
 8008980:	00590073 	.word	0x00590073
 8008984:	00590059 	.word	0x00590059
 8008988:	01580158 	.word	0x01580158
 800898c:	0079      	.short	0x0079
 800898e:	7803      	ldrb	r3, [r0, #0]
 8008990:	2b0a      	cmp	r3, #10
 8008992:	f200 8149 	bhi.w	8008c28 <_rclc_execute+0x2e8>
 8008996:	e8df f013 	tbh	[pc, r3, lsl #1]
 800899a:	00f9      	.short	0x00f9
 800899c:	006b007b 	.word	0x006b007b
 80089a0:	0062005e 	.word	0x0062005e
 80089a4:	00480048 	.word	0x00480048
 80089a8:	01000048 	.word	0x01000048
 80089ac:	00680102 	.word	0x00680102
 80089b0:	6840      	ldr	r0, [r0, #4]
 80089b2:	6a02      	ldr	r2, [r0, #32]
 80089b4:	f890 3024 	ldrb.w	r3, [r0, #36]	@ 0x24
 80089b8:	2a00      	cmp	r2, #0
 80089ba:	f040 80f3 	bne.w	8008ba4 <_rclc_execute+0x264>
 80089be:	2b00      	cmp	r3, #0
 80089c0:	d0c8      	beq.n	8008954 <_rclc_execute+0x14>
 80089c2:	e003      	b.n	80089cc <_rclc_execute+0x8c>
 80089c4:	6858      	ldr	r0, [r3, #4]
 80089c6:	f003 fa87 	bl	800bed8 <rclc_action_remove_used_goal_handle>
 80089ca:	6860      	ldr	r0, [r4, #4]
 80089cc:	f003 fabe 	bl	800bf4c <rclc_action_find_first_terminated_handle>
 80089d0:	4603      	mov	r3, r0
 80089d2:	4601      	mov	r1, r0
 80089d4:	2800      	cmp	r0, #0
 80089d6:	d1f5      	bne.n	80089c4 <_rclc_execute+0x84>
 80089d8:	6860      	ldr	r0, [r4, #4]
 80089da:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
 80089de:	f890 3020 	ldrb.w	r3, [r0, #32]
 80089e2:	2b00      	cmp	r3, #0
 80089e4:	f000 80eb 	beq.w	8008bbe <_rclc_execute+0x27e>
 80089e8:	f241 0604 	movw	r6, #4100	@ 0x1004
 80089ec:	2701      	movs	r7, #1
 80089ee:	e007      	b.n	8008a00 <_rclc_execute+0xc0>
 80089f0:	4628      	mov	r0, r5
 80089f2:	f003 fb05 	bl	800c000 <rclc_action_server_response_goal_request>
 80089f6:	6860      	ldr	r0, [r4, #4]
 80089f8:	4629      	mov	r1, r5
 80089fa:	f003 fa6d 	bl	800bed8 <rclc_action_remove_used_goal_handle>
 80089fe:	6860      	ldr	r0, [r4, #4]
 8008a00:	2100      	movs	r1, #0
 8008a02:	f003 fa97 	bl	800bf34 <rclc_action_find_first_handle_by_status>
 8008a06:	4605      	mov	r5, r0
 8008a08:	2800      	cmp	r0, #0
 8008a0a:	f000 80d5 	beq.w	8008bb8 <_rclc_execute+0x278>
 8008a0e:	6863      	ldr	r3, [r4, #4]
 8008a10:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8008a12:	699b      	ldr	r3, [r3, #24]
 8008a14:	4798      	blx	r3
 8008a16:	42b0      	cmp	r0, r6
 8008a18:	f04f 0100 	mov.w	r1, #0
 8008a1c:	d1e8      	bne.n	80089f0 <_rclc_execute+0xb0>
 8008a1e:	2101      	movs	r1, #1
 8008a20:	4628      	mov	r0, r5
 8008a22:	f003 faed 	bl	800c000 <rclc_action_server_response_goal_request>
 8008a26:	722f      	strb	r7, [r5, #8]
 8008a28:	e7e9      	b.n	80089fe <_rclc_execute+0xbe>
 8008a2a:	2b06      	cmp	r3, #6
 8008a2c:	68a0      	ldr	r0, [r4, #8]
 8008a2e:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8008a30:	6b26      	ldr	r6, [r4, #48]	@ 0x30
 8008a32:	f000 80bb 	beq.w	8008bac <_rclc_execute+0x26c>
 8008a36:	2b07      	cmp	r3, #7
 8008a38:	f000 80f1 	beq.w	8008c1e <_rclc_execute+0x2de>
 8008a3c:	47b0      	blx	r6
 8008a3e:	f104 0510 	add.w	r5, r4, #16
 8008a42:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8008a44:	6860      	ldr	r0, [r4, #4]
 8008a46:	4629      	mov	r1, r5
 8008a48:	f001 fbea 	bl	800a220 <rcl_send_response>
 8008a4c:	2802      	cmp	r0, #2
 8008a4e:	d117      	bne.n	8008a80 <_rclc_execute+0x140>
 8008a50:	f000 fc7a 	bl	8009348 <rcutils_reset_error>
 8008a54:	e77e      	b.n	8008954 <_rclc_execute+0x14>
 8008a56:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8008a58:	68a0      	ldr	r0, [r4, #8]
 8008a5a:	4798      	blx	r3
 8008a5c:	e77a      	b.n	8008954 <_rclc_execute+0x14>
 8008a5e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8008a60:	68a0      	ldr	r0, [r4, #8]
 8008a62:	f104 0110 	add.w	r1, r4, #16
 8008a66:	4798      	blx	r3
 8008a68:	e774      	b.n	8008954 <_rclc_execute+0x14>
 8008a6a:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8008a6c:	4798      	blx	r3
 8008a6e:	e771      	b.n	8008954 <_rclc_execute+0x14>
 8008a70:	6860      	ldr	r0, [r4, #4]
 8008a72:	f001 fe7d 	bl	800a770 <rcl_timer_call>
 8008a76:	f240 3321 	movw	r3, #801	@ 0x321
 8008a7a:	4298      	cmp	r0, r3
 8008a7c:	f43f af6a 	beq.w	8008954 <_rclc_execute+0x14>
 8008a80:	2800      	cmp	r0, #0
 8008a82:	f43f af68 	beq.w	8008956 <_rclc_execute+0x16>
 8008a86:	9005      	str	r0, [sp, #20]
 8008a88:	f000 fc5e 	bl	8009348 <rcutils_reset_error>
 8008a8c:	9805      	ldr	r0, [sp, #20]
 8008a8e:	e762      	b.n	8008956 <_rclc_execute+0x16>
 8008a90:	f890 0039 	ldrb.w	r0, [r0, #57]	@ 0x39
 8008a94:	e9d4 130b 	ldrd	r1, r3, [r4, #44]	@ 0x2c
 8008a98:	2800      	cmp	r0, #0
 8008a9a:	d0e4      	beq.n	8008a66 <_rclc_execute+0x126>
 8008a9c:	68a0      	ldr	r0, [r4, #8]
 8008a9e:	4798      	blx	r3
 8008aa0:	e758      	b.n	8008954 <_rclc_execute+0x14>
 8008aa2:	6840      	ldr	r0, [r0, #4]
 8008aa4:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 8008aa6:	f033 437f 	bics.w	r3, r3, #4278190080	@ 0xff000000
 8008aaa:	d107      	bne.n	8008abc <_rclc_execute+0x17c>
 8008aac:	f890 3044 	ldrb.w	r3, [r0, #68]	@ 0x44
 8008ab0:	b923      	cbnz	r3, 8008abc <_rclc_execute+0x17c>
 8008ab2:	f890 3043 	ldrb.w	r3, [r0, #67]	@ 0x43
 8008ab6:	2b00      	cmp	r3, #0
 8008ab8:	f43f af4c 	beq.w	8008954 <_rclc_execute+0x14>
 8008abc:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
 8008ac0:	b303      	cbz	r3, 8008b04 <_rclc_execute+0x1c4>
 8008ac2:	2600      	movs	r6, #0
 8008ac4:	2701      	movs	r7, #1
 8008ac6:	e004      	b.n	8008ad2 <_rclc_execute+0x192>
 8008ac8:	f003 f9d0 	bl	800be6c <rclc_action_send_result_request>
 8008acc:	b990      	cbnz	r0, 8008af4 <_rclc_execute+0x1b4>
 8008ace:	722f      	strb	r7, [r5, #8]
 8008ad0:	6860      	ldr	r0, [r4, #4]
 8008ad2:	f003 fa7d 	bl	800bfd0 <rclc_action_find_first_handle_with_goal_response>
 8008ad6:	4605      	mov	r5, r0
 8008ad8:	b198      	cbz	r0, 8008b02 <_rclc_execute+0x1c2>
 8008ada:	6863      	ldr	r3, [r4, #4]
 8008adc:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8008ade:	699b      	ldr	r3, [r3, #24]
 8008ae0:	f895 1021 	ldrb.w	r1, [r5, #33]	@ 0x21
 8008ae4:	f885 6020 	strb.w	r6, [r5, #32]
 8008ae8:	4798      	blx	r3
 8008aea:	f895 3021 	ldrb.w	r3, [r5, #33]	@ 0x21
 8008aee:	4628      	mov	r0, r5
 8008af0:	2b00      	cmp	r3, #0
 8008af2:	d1e9      	bne.n	8008ac8 <_rclc_execute+0x188>
 8008af4:	6860      	ldr	r0, [r4, #4]
 8008af6:	4629      	mov	r1, r5
 8008af8:	f003 f9ee 	bl	800bed8 <rclc_action_remove_used_goal_handle>
 8008afc:	e7e8      	b.n	8008ad0 <_rclc_execute+0x190>
 8008afe:	200b      	movs	r0, #11
 8008b00:	4770      	bx	lr
 8008b02:	6860      	ldr	r0, [r4, #4]
 8008b04:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 8008b08:	b18b      	cbz	r3, 8008b2e <_rclc_execute+0x1ee>
 8008b0a:	68c5      	ldr	r5, [r0, #12]
 8008b0c:	b32d      	cbz	r5, 8008b5a <_rclc_execute+0x21a>
 8008b0e:	2600      	movs	r6, #0
 8008b10:	f895 3022 	ldrb.w	r3, [r5, #34]	@ 0x22
 8008b14:	b143      	cbz	r3, 8008b28 <_rclc_execute+0x1e8>
 8008b16:	69c3      	ldr	r3, [r0, #28]
 8008b18:	f885 6022 	strb.w	r6, [r5, #34]	@ 0x22
 8008b1c:	b123      	cbz	r3, 8008b28 <_rclc_execute+0x1e8>
 8008b1e:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 8008b20:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8008b22:	4628      	mov	r0, r5
 8008b24:	4798      	blx	r3
 8008b26:	6860      	ldr	r0, [r4, #4]
 8008b28:	682d      	ldr	r5, [r5, #0]
 8008b2a:	2d00      	cmp	r5, #0
 8008b2c:	d1f0      	bne.n	8008b10 <_rclc_execute+0x1d0>
 8008b2e:	f890 3044 	ldrb.w	r3, [r0, #68]	@ 0x44
 8008b32:	b193      	cbz	r3, 8008b5a <_rclc_execute+0x21a>
 8008b34:	68c5      	ldr	r5, [r0, #12]
 8008b36:	b185      	cbz	r5, 8008b5a <_rclc_execute+0x21a>
 8008b38:	2600      	movs	r6, #0
 8008b3a:	f895 3024 	ldrb.w	r3, [r5, #36]	@ 0x24
 8008b3e:	b14b      	cbz	r3, 8008b54 <_rclc_execute+0x214>
 8008b40:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 8008b42:	f885 6024 	strb.w	r6, [r5, #36]	@ 0x24
 8008b46:	b12b      	cbz	r3, 8008b54 <_rclc_execute+0x214>
 8008b48:	4628      	mov	r0, r5
 8008b4a:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8008b4c:	f895 1025 	ldrb.w	r1, [r5, #37]	@ 0x25
 8008b50:	4798      	blx	r3
 8008b52:	6860      	ldr	r0, [r4, #4]
 8008b54:	682d      	ldr	r5, [r5, #0]
 8008b56:	2d00      	cmp	r5, #0
 8008b58:	d1ef      	bne.n	8008b3a <_rclc_execute+0x1fa>
 8008b5a:	f890 3043 	ldrb.w	r3, [r0, #67]	@ 0x43
 8008b5e:	2b00      	cmp	r3, #0
 8008b60:	f43f aef8 	beq.w	8008954 <_rclc_execute+0x14>
 8008b64:	2700      	movs	r7, #0
 8008b66:	e00b      	b.n	8008b80 <_rclc_execute+0x240>
 8008b68:	6863      	ldr	r3, [r4, #4]
 8008b6a:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8008b6c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8008b6e:	6a1e      	ldr	r6, [r3, #32]
 8008b70:	f885 7023 	strb.w	r7, [r5, #35]	@ 0x23
 8008b74:	47b0      	blx	r6
 8008b76:	6860      	ldr	r0, [r4, #4]
 8008b78:	4629      	mov	r1, r5
 8008b7a:	f003 f9ad 	bl	800bed8 <rclc_action_remove_used_goal_handle>
 8008b7e:	6860      	ldr	r0, [r4, #4]
 8008b80:	f003 fa32 	bl	800bfe8 <rclc_action_find_first_handle_with_result_response>
 8008b84:	4605      	mov	r5, r0
 8008b86:	2800      	cmp	r0, #0
 8008b88:	d1ee      	bne.n	8008b68 <_rclc_execute+0x228>
 8008b8a:	e6e3      	b.n	8008954 <_rclc_execute+0x14>
 8008b8c:	f890 0039 	ldrb.w	r0, [r0, #57]	@ 0x39
 8008b90:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8008b92:	2800      	cmp	r0, #0
 8008b94:	f43f af61 	beq.w	8008a5a <_rclc_execute+0x11a>
 8008b98:	e75e      	b.n	8008a58 <_rclc_execute+0x118>
 8008b9a:	6840      	ldr	r0, [r0, #4]
 8008b9c:	e78e      	b.n	8008abc <_rclc_execute+0x17c>
 8008b9e:	6840      	ldr	r0, [r0, #4]
 8008ba0:	f890 3024 	ldrb.w	r3, [r0, #36]	@ 0x24
 8008ba4:	2b00      	cmp	r3, #0
 8008ba6:	f43f af1a 	beq.w	80089de <_rclc_execute+0x9e>
 8008baa:	e70f      	b.n	80089cc <_rclc_execute+0x8c>
 8008bac:	f104 0510 	add.w	r5, r4, #16
 8008bb0:	460a      	mov	r2, r1
 8008bb2:	4629      	mov	r1, r5
 8008bb4:	47b0      	blx	r6
 8008bb6:	e744      	b.n	8008a42 <_rclc_execute+0x102>
 8008bb8:	6860      	ldr	r0, [r4, #4]
 8008bba:	f880 5020 	strb.w	r5, [r0, #32]
 8008bbe:	f890 3021 	ldrb.w	r3, [r0, #33]	@ 0x21
 8008bc2:	2b00      	cmp	r3, #0
 8008bc4:	f43f aec6 	beq.w	8008954 <_rclc_execute+0x14>
 8008bc8:	68c5      	ldr	r5, [r0, #12]
 8008bca:	b325      	cbz	r5, 8008c16 <_rclc_execute+0x2d6>
 8008bcc:	2602      	movs	r6, #2
 8008bce:	e001      	b.n	8008bd4 <_rclc_execute+0x294>
 8008bd0:	682d      	ldr	r5, [r5, #0]
 8008bd2:	b305      	cbz	r5, 8008c16 <_rclc_execute+0x2d6>
 8008bd4:	f995 3008 	ldrsb.w	r3, [r5, #8]
 8008bd8:	2b03      	cmp	r3, #3
 8008bda:	d1f9      	bne.n	8008bd0 <_rclc_execute+0x290>
 8008bdc:	69c3      	ldr	r3, [r0, #28]
 8008bde:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8008be0:	4628      	mov	r0, r5
 8008be2:	4798      	blx	r3
 8008be4:	4603      	mov	r3, r0
 8008be6:	f105 0260 	add.w	r2, r5, #96	@ 0x60
 8008bea:	4628      	mov	r0, r5
 8008bec:	f885 3025 	strb.w	r3, [r5, #37]	@ 0x25
 8008bf0:	b11b      	cbz	r3, 8008bfa <_rclc_execute+0x2ba>
 8008bf2:	f003 fa25 	bl	800c040 <rclc_action_server_goal_cancel_accept>
 8008bf6:	6860      	ldr	r0, [r4, #4]
 8008bf8:	e7ea      	b.n	8008bd0 <_rclc_execute+0x290>
 8008bfa:	ca0f      	ldmia	r2, {r0, r1, r2, r3}
 8008bfc:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 8008c00:	f105 0758 	add.w	r7, r5, #88	@ 0x58
 8008c04:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008c08:	6860      	ldr	r0, [r4, #4]
 8008c0a:	2101      	movs	r1, #1
 8008c0c:	f003 fa44 	bl	800c098 <rclc_action_server_goal_cancel_reject>
 8008c10:	722e      	strb	r6, [r5, #8]
 8008c12:	6860      	ldr	r0, [r4, #4]
 8008c14:	e7dc      	b.n	8008bd0 <_rclc_execute+0x290>
 8008c16:	2300      	movs	r3, #0
 8008c18:	f880 3021 	strb.w	r3, [r0, #33]	@ 0x21
 8008c1c:	e69a      	b.n	8008954 <_rclc_execute+0x14>
 8008c1e:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8008c20:	47b0      	blx	r6
 8008c22:	f104 0510 	add.w	r5, r4, #16
 8008c26:	e70c      	b.n	8008a42 <_rclc_execute+0x102>
 8008c28:	2001      	movs	r0, #1
 8008c2a:	e694      	b.n	8008956 <_rclc_execute+0x16>

08008c2c <rclc_executor_get_zero_initialized_executor>:
 8008c2c:	b510      	push	{r4, lr}
 8008c2e:	4903      	ldr	r1, [pc, #12]	@ (8008c3c <rclc_executor_get_zero_initialized_executor+0x10>)
 8008c30:	4604      	mov	r4, r0
 8008c32:	2290      	movs	r2, #144	@ 0x90
 8008c34:	f00b fa51 	bl	80140da <memcpy>
 8008c38:	4620      	mov	r0, r4
 8008c3a:	bd10      	pop	{r4, pc}
 8008c3c:	08015610 	.word	0x08015610

08008c40 <rclc_executor_init>:
 8008c40:	2800      	cmp	r0, #0
 8008c42:	d05a      	beq.n	8008cfa <rclc_executor_init+0xba>
 8008c44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008c48:	460d      	mov	r5, r1
 8008c4a:	b0b2      	sub	sp, #200	@ 0xc8
 8008c4c:	2900      	cmp	r1, #0
 8008c4e:	d050      	beq.n	8008cf2 <rclc_executor_init+0xb2>
 8008c50:	4604      	mov	r4, r0
 8008c52:	4618      	mov	r0, r3
 8008c54:	4616      	mov	r6, r2
 8008c56:	461f      	mov	r7, r3
 8008c58:	f000 fb4c 	bl	80092f4 <rcutils_allocator_is_valid>
 8008c5c:	2800      	cmp	r0, #0
 8008c5e:	d048      	beq.n	8008cf2 <rclc_executor_init+0xb2>
 8008c60:	2e00      	cmp	r6, #0
 8008c62:	d046      	beq.n	8008cf2 <rclc_executor_init+0xb2>
 8008c64:	492a      	ldr	r1, [pc, #168]	@ (8008d10 <rclc_executor_init+0xd0>)
 8008c66:	2290      	movs	r2, #144	@ 0x90
 8008c68:	a80e      	add	r0, sp, #56	@ 0x38
 8008c6a:	f00b fa36 	bl	80140da <memcpy>
 8008c6e:	a90e      	add	r1, sp, #56	@ 0x38
 8008c70:	2290      	movs	r2, #144	@ 0x90
 8008c72:	4620      	mov	r0, r4
 8008c74:	f00b fa31 	bl	80140da <memcpy>
 8008c78:	6065      	str	r5, [r4, #4]
 8008c7a:	4668      	mov	r0, sp
 8008c7c:	60e6      	str	r6, [r4, #12]
 8008c7e:	466d      	mov	r5, sp
 8008c80:	f001 fe68 	bl	800a954 <rcl_get_zero_initialized_wait_set>
 8008c84:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8008c86:	f104 0c18 	add.w	ip, r4, #24
 8008c8a:	f8d7 8000 	ldr.w	r8, [r7]
 8008c8e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8008c92:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8008c94:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8008c98:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8008c9a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8008c9e:	ed9f 7b1a 	vldr	d7, [pc, #104]	@ 8008d08 <rclc_executor_init+0xc8>
 8008ca2:	682b      	ldr	r3, [r5, #0]
 8008ca4:	f8cc 3000 	str.w	r3, [ip]
 8008ca8:	6939      	ldr	r1, [r7, #16]
 8008caa:	6167      	str	r7, [r4, #20]
 8008cac:	ed84 7b1c 	vstr	d7, [r4, #112]	@ 0x70
 8008cb0:	01b0      	lsls	r0, r6, #6
 8008cb2:	47c0      	blx	r8
 8008cb4:	60a0      	str	r0, [r4, #8]
 8008cb6:	b310      	cbz	r0, 8008cfe <rclc_executor_init+0xbe>
 8008cb8:	2500      	movs	r5, #0
 8008cba:	e000      	b.n	8008cbe <rclc_executor_init+0x7e>
 8008cbc:	68a0      	ldr	r0, [r4, #8]
 8008cbe:	eb00 1085 	add.w	r0, r0, r5, lsl #6
 8008cc2:	4631      	mov	r1, r6
 8008cc4:	3501      	adds	r5, #1
 8008cc6:	f000 fa09 	bl	80090dc <rclc_executor_handle_init>
 8008cca:	42ae      	cmp	r6, r5
 8008ccc:	d1f6      	bne.n	8008cbc <rclc_executor_init+0x7c>
 8008cce:	f104 004c 	add.w	r0, r4, #76	@ 0x4c
 8008cd2:	f000 f9f9 	bl	80090c8 <rclc_executor_handle_counters_zero_init>
 8008cd6:	490f      	ldr	r1, [pc, #60]	@ (8008d14 <rclc_executor_init+0xd4>)
 8008cd8:	68a2      	ldr	r2, [r4, #8]
 8008cda:	2300      	movs	r3, #0
 8008cdc:	e9c4 1320 	strd	r1, r3, [r4, #128]	@ 0x80
 8008ce0:	b12a      	cbz	r2, 8008cee <rclc_executor_init+0xae>
 8008ce2:	6962      	ldr	r2, [r4, #20]
 8008ce4:	b11a      	cbz	r2, 8008cee <rclc_executor_init+0xae>
 8008ce6:	68e2      	ldr	r2, [r4, #12]
 8008ce8:	b10a      	cbz	r2, 8008cee <rclc_executor_init+0xae>
 8008cea:	f884 3088 	strb.w	r3, [r4, #136]	@ 0x88
 8008cee:	2000      	movs	r0, #0
 8008cf0:	e000      	b.n	8008cf4 <rclc_executor_init+0xb4>
 8008cf2:	200b      	movs	r0, #11
 8008cf4:	b032      	add	sp, #200	@ 0xc8
 8008cf6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008cfa:	200b      	movs	r0, #11
 8008cfc:	4770      	bx	lr
 8008cfe:	200a      	movs	r0, #10
 8008d00:	e7f8      	b.n	8008cf4 <rclc_executor_init+0xb4>
 8008d02:	bf00      	nop
 8008d04:	f3af 8000 	nop.w
 8008d08:	3b9aca00 	.word	0x3b9aca00
 8008d0c:	00000000 	.word	0x00000000
 8008d10:	08015610 	.word	0x08015610
 8008d14:	080088d5 	.word	0x080088d5

08008d18 <rclc_executor_add_subscription>:
 8008d18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d1a:	f89d e018 	ldrb.w	lr, [sp, #24]
 8008d1e:	b338      	cbz	r0, 8008d70 <rclc_executor_add_subscription+0x58>
 8008d20:	b331      	cbz	r1, 8008d70 <rclc_executor_add_subscription+0x58>
 8008d22:	b32a      	cbz	r2, 8008d70 <rclc_executor_add_subscription+0x58>
 8008d24:	b323      	cbz	r3, 8008d70 <rclc_executor_add_subscription+0x58>
 8008d26:	4604      	mov	r4, r0
 8008d28:	e9d0 5003 	ldrd	r5, r0, [r0, #12]
 8008d2c:	42a8      	cmp	r0, r5
 8008d2e:	d301      	bcc.n	8008d34 <rclc_executor_add_subscription+0x1c>
 8008d30:	2001      	movs	r0, #1
 8008d32:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008d34:	68a6      	ldr	r6, [r4, #8]
 8008d36:	0187      	lsls	r7, r0, #6
 8008d38:	eb06 1c80 	add.w	ip, r6, r0, lsl #6
 8008d3c:	2500      	movs	r5, #0
 8008d3e:	55f5      	strb	r5, [r6, r7]
 8008d40:	3001      	adds	r0, #1
 8008d42:	f8cc 3030 	str.w	r3, [ip, #48]	@ 0x30
 8008d46:	f8cc 502c 	str.w	r5, [ip, #44]	@ 0x2c
 8008d4a:	2301      	movs	r3, #1
 8008d4c:	f104 0518 	add.w	r5, r4, #24
 8008d50:	e9cc 1201 	strd	r1, r2, [ip, #4]
 8008d54:	f88c e001 	strb.w	lr, [ip, #1]
 8008d58:	f8ac 3038 	strh.w	r3, [ip, #56]	@ 0x38
 8008d5c:	6120      	str	r0, [r4, #16]
 8008d5e:	4628      	mov	r0, r5
 8008d60:	f001 fe0c 	bl	800a97c <rcl_wait_set_is_valid>
 8008d64:	b930      	cbnz	r0, 8008d74 <rclc_executor_add_subscription+0x5c>
 8008d66:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8008d68:	3301      	adds	r3, #1
 8008d6a:	2000      	movs	r0, #0
 8008d6c:	64e3      	str	r3, [r4, #76]	@ 0x4c
 8008d6e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008d70:	200b      	movs	r0, #11
 8008d72:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008d74:	4628      	mov	r0, r5
 8008d76:	f001 fe07 	bl	800a988 <rcl_wait_set_fini>
 8008d7a:	2800      	cmp	r0, #0
 8008d7c:	d0f3      	beq.n	8008d66 <rclc_executor_add_subscription+0x4e>
 8008d7e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008d80 <rclc_executor_prepare>:
 8008d80:	2800      	cmp	r0, #0
 8008d82:	d044      	beq.n	8008e0e <rclc_executor_prepare+0x8e>
 8008d84:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008d86:	f100 0518 	add.w	r5, r0, #24
 8008d8a:	b09b      	sub	sp, #108	@ 0x6c
 8008d8c:	4604      	mov	r4, r0
 8008d8e:	4628      	mov	r0, r5
 8008d90:	f001 fdf4 	bl	800a97c <rcl_wait_set_is_valid>
 8008d94:	b110      	cbz	r0, 8008d9c <rclc_executor_prepare+0x1c>
 8008d96:	2000      	movs	r0, #0
 8008d98:	b01b      	add	sp, #108	@ 0x6c
 8008d9a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008d9c:	4628      	mov	r0, r5
 8008d9e:	f001 fdf3 	bl	800a988 <rcl_wait_set_fini>
 8008da2:	2800      	cmp	r0, #0
 8008da4:	d130      	bne.n	8008e08 <rclc_executor_prepare+0x88>
 8008da6:	a80c      	add	r0, sp, #48	@ 0x30
 8008da8:	f001 fdd4 	bl	800a954 <rcl_get_zero_initialized_wait_set>
 8008dac:	f10d 0c30 	add.w	ip, sp, #48	@ 0x30
 8008db0:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8008db4:	46ae      	mov	lr, r5
 8008db6:	6967      	ldr	r7, [r4, #20]
 8008db8:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8008dbc:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8008dc0:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8008dc4:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8008dc8:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8008dcc:	f8dc 3000 	ldr.w	r3, [ip]
 8008dd0:	f8ce 3000 	str.w	r3, [lr]
 8008dd4:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 8008dd6:	ae04      	add	r6, sp, #16
 8008dd8:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8008dda:	683b      	ldr	r3, [r7, #0]
 8008ddc:	6862      	ldr	r2, [r4, #4]
 8008dde:	6033      	str	r3, [r6, #0]
 8008de0:	6ea3      	ldr	r3, [r4, #104]	@ 0x68
 8008de2:	6da1      	ldr	r1, [r4, #88]	@ 0x58
 8008de4:	e9cd 3202 	strd	r3, r2, [sp, #8]
 8008de8:	e9d4 3214 	ldrd	r3, r2, [r4, #80]	@ 0x50
 8008dec:	e9cd 2100 	strd	r2, r1, [sp]
 8008df0:	4628      	mov	r0, r5
 8008df2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008df4:	6ce1      	ldr	r1, [r4, #76]	@ 0x4c
 8008df6:	f002 f8f7 	bl	800afe8 <rcl_wait_set_init>
 8008dfa:	2800      	cmp	r0, #0
 8008dfc:	d0cc      	beq.n	8008d98 <rclc_executor_prepare+0x18>
 8008dfe:	900b      	str	r0, [sp, #44]	@ 0x2c
 8008e00:	f000 faa2 	bl	8009348 <rcutils_reset_error>
 8008e04:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8008e06:	e7c7      	b.n	8008d98 <rclc_executor_prepare+0x18>
 8008e08:	f000 fa9e 	bl	8009348 <rcutils_reset_error>
 8008e0c:	e7cb      	b.n	8008da6 <rclc_executor_prepare+0x26>
 8008e0e:	200b      	movs	r0, #11
 8008e10:	4770      	bx	lr
 8008e12:	bf00      	nop

08008e14 <rclc_executor_spin_some>:
 8008e14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e18:	b083      	sub	sp, #12
 8008e1a:	2800      	cmp	r0, #0
 8008e1c:	f000 8091 	beq.w	8008f42 <rclc_executor_spin_some+0x12e>
 8008e20:	4604      	mov	r4, r0
 8008e22:	6840      	ldr	r0, [r0, #4]
 8008e24:	4690      	mov	r8, r2
 8008e26:	4699      	mov	r9, r3
 8008e28:	f000 fcde 	bl	80097e8 <rcl_context_is_valid>
 8008e2c:	2800      	cmp	r0, #0
 8008e2e:	d037      	beq.n	8008ea0 <rclc_executor_spin_some+0x8c>
 8008e30:	4620      	mov	r0, r4
 8008e32:	f104 0718 	add.w	r7, r4, #24
 8008e36:	f7ff ffa3 	bl	8008d80 <rclc_executor_prepare>
 8008e3a:	4638      	mov	r0, r7
 8008e3c:	f001 fe88 	bl	800ab50 <rcl_wait_set_clear>
 8008e40:	4606      	mov	r6, r0
 8008e42:	2800      	cmp	r0, #0
 8008e44:	d177      	bne.n	8008f36 <rclc_executor_spin_some+0x122>
 8008e46:	68e3      	ldr	r3, [r4, #12]
 8008e48:	4605      	mov	r5, r0
 8008e4a:	b1eb      	cbz	r3, 8008e88 <rclc_executor_spin_some+0x74>
 8008e4c:	68a1      	ldr	r1, [r4, #8]
 8008e4e:	eb01 1c85 	add.w	ip, r1, r5, lsl #6
 8008e52:	01aa      	lsls	r2, r5, #6
 8008e54:	f89c 3038 	ldrb.w	r3, [ip, #56]	@ 0x38
 8008e58:	b1b3      	cbz	r3, 8008e88 <rclc_executor_spin_some+0x74>
 8008e5a:	5c8b      	ldrb	r3, [r1, r2]
 8008e5c:	2b0a      	cmp	r3, #10
 8008e5e:	d81f      	bhi.n	8008ea0 <rclc_executor_spin_some+0x8c>
 8008e60:	e8df f003 	tbb	[pc, r3]
 8008e64:	253e3434 	.word	0x253e3434
 8008e68:	06060625 	.word	0x06060625
 8008e6c:	525d      	.short	0x525d
 8008e6e:	48          	.byte	0x48
 8008e6f:	00          	.byte	0x00
 8008e70:	f8dc 1004 	ldr.w	r1, [ip, #4]
 8008e74:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 8008e78:	4638      	mov	r0, r7
 8008e7a:	f002 f9bf 	bl	800b1fc <rcl_wait_set_add_service>
 8008e7e:	b9f8      	cbnz	r0, 8008ec0 <rclc_executor_spin_some+0xac>
 8008e80:	68e3      	ldr	r3, [r4, #12]
 8008e82:	3501      	adds	r5, #1
 8008e84:	42ab      	cmp	r3, r5
 8008e86:	d8e1      	bhi.n	8008e4c <rclc_executor_spin_some+0x38>
 8008e88:	4642      	mov	r2, r8
 8008e8a:	464b      	mov	r3, r9
 8008e8c:	4638      	mov	r0, r7
 8008e8e:	f002 f9e3 	bl	800b258 <rcl_wait>
 8008e92:	f894 5088 	ldrb.w	r5, [r4, #136]	@ 0x88
 8008e96:	2d00      	cmp	r5, #0
 8008e98:	f000 80ab 	beq.w	8008ff2 <rclc_executor_spin_some+0x1de>
 8008e9c:	2d01      	cmp	r5, #1
 8008e9e:	d055      	beq.n	8008f4c <rclc_executor_spin_some+0x138>
 8008ea0:	f000 fa52 	bl	8009348 <rcutils_reset_error>
 8008ea4:	2601      	movs	r6, #1
 8008ea6:	4630      	mov	r0, r6
 8008ea8:	b003      	add	sp, #12
 8008eaa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008eae:	f8dc 1004 	ldr.w	r1, [ip, #4]
 8008eb2:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 8008eb6:	4638      	mov	r0, r7
 8008eb8:	f002 f974 	bl	800b1a4 <rcl_wait_set_add_client>
 8008ebc:	2800      	cmp	r0, #0
 8008ebe:	d0df      	beq.n	8008e80 <rclc_executor_spin_some+0x6c>
 8008ec0:	9001      	str	r0, [sp, #4]
 8008ec2:	f000 fa41 	bl	8009348 <rcutils_reset_error>
 8008ec6:	9801      	ldr	r0, [sp, #4]
 8008ec8:	4606      	mov	r6, r0
 8008eca:	e7ec      	b.n	8008ea6 <rclc_executor_spin_some+0x92>
 8008ecc:	f8dc 1004 	ldr.w	r1, [ip, #4]
 8008ed0:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 8008ed4:	4638      	mov	r0, r7
 8008ed6:	f001 fe0f 	bl	800aaf8 <rcl_wait_set_add_subscription>
 8008eda:	2800      	cmp	r0, #0
 8008edc:	d0d0      	beq.n	8008e80 <rclc_executor_spin_some+0x6c>
 8008ede:	e7ef      	b.n	8008ec0 <rclc_executor_spin_some+0xac>
 8008ee0:	f8dc 1004 	ldr.w	r1, [ip, #4]
 8008ee4:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 8008ee8:	4638      	mov	r0, r7
 8008eea:	f002 f92b 	bl	800b144 <rcl_wait_set_add_timer>
 8008eee:	2800      	cmp	r0, #0
 8008ef0:	d0c6      	beq.n	8008e80 <rclc_executor_spin_some+0x6c>
 8008ef2:	e7e5      	b.n	8008ec0 <rclc_executor_spin_some+0xac>
 8008ef4:	f8dc 1004 	ldr.w	r1, [ip, #4]
 8008ef8:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 8008efc:	4638      	mov	r0, r7
 8008efe:	f002 f8f5 	bl	800b0ec <rcl_wait_set_add_guard_condition>
 8008f02:	2800      	cmp	r0, #0
 8008f04:	d0bc      	beq.n	8008e80 <rclc_executor_spin_some+0x6c>
 8008f06:	e7db      	b.n	8008ec0 <rclc_executor_spin_some+0xac>
 8008f08:	f8dc 1004 	ldr.w	r1, [ip, #4]
 8008f0c:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 8008f10:	3110      	adds	r1, #16
 8008f12:	4638      	mov	r0, r7
 8008f14:	f002 febe 	bl	800bc94 <rcl_action_wait_set_add_action_server>
 8008f18:	2800      	cmp	r0, #0
 8008f1a:	d0b1      	beq.n	8008e80 <rclc_executor_spin_some+0x6c>
 8008f1c:	e7d0      	b.n	8008ec0 <rclc_executor_spin_some+0xac>
 8008f1e:	f8dc 1004 	ldr.w	r1, [ip, #4]
 8008f22:	2300      	movs	r3, #0
 8008f24:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 8008f28:	3110      	adds	r1, #16
 8008f2a:	4638      	mov	r0, r7
 8008f2c:	f002 fca0 	bl	800b870 <rcl_action_wait_set_add_action_client>
 8008f30:	2800      	cmp	r0, #0
 8008f32:	d0a5      	beq.n	8008e80 <rclc_executor_spin_some+0x6c>
 8008f34:	e7c4      	b.n	8008ec0 <rclc_executor_spin_some+0xac>
 8008f36:	f000 fa07 	bl	8009348 <rcutils_reset_error>
 8008f3a:	4630      	mov	r0, r6
 8008f3c:	b003      	add	sp, #12
 8008f3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f42:	260b      	movs	r6, #11
 8008f44:	4630      	mov	r0, r6
 8008f46:	b003      	add	sp, #12
 8008f48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f4c:	e9d4 c202 	ldrd	ip, r2, [r4, #8]
 8008f50:	4663      	mov	r3, ip
 8008f52:	4615      	mov	r5, r2
 8008f54:	b1ca      	cbz	r2, 8008f8a <rclc_executor_spin_some+0x176>
 8008f56:	2500      	movs	r5, #0
 8008f58:	46a8      	mov	r8, r5
 8008f5a:	f240 1991 	movw	r9, #401	@ 0x191
 8008f5e:	e00c      	b.n	8008f7a <rclc_executor_spin_some+0x166>
 8008f60:	f7ff fb00 	bl	8008564 <_rclc_check_for_new_data>
 8008f64:	f108 0801 	add.w	r8, r8, #1
 8008f68:	4605      	mov	r5, r0
 8008f6a:	b108      	cbz	r0, 8008f70 <rclc_executor_spin_some+0x15c>
 8008f6c:	4548      	cmp	r0, r9
 8008f6e:	d13e      	bne.n	8008fee <rclc_executor_spin_some+0x1da>
 8008f70:	68e2      	ldr	r2, [r4, #12]
 8008f72:	4590      	cmp	r8, r2
 8008f74:	f080 808b 	bcs.w	800908e <rclc_executor_spin_some+0x27a>
 8008f78:	68a3      	ldr	r3, [r4, #8]
 8008f7a:	eb03 1088 	add.w	r0, r3, r8, lsl #6
 8008f7e:	469c      	mov	ip, r3
 8008f80:	f890 3038 	ldrb.w	r3, [r0, #56]	@ 0x38
 8008f84:	4639      	mov	r1, r7
 8008f86:	2b00      	cmp	r3, #0
 8008f88:	d1ea      	bne.n	8008f60 <rclc_executor_spin_some+0x14c>
 8008f8a:	4611      	mov	r1, r2
 8008f8c:	4660      	mov	r0, ip
 8008f8e:	e9d4 3220 	ldrd	r3, r2, [r4, #128]	@ 0x80
 8008f92:	4798      	blx	r3
 8008f94:	b358      	cbz	r0, 8008fee <rclc_executor_spin_some+0x1da>
 8008f96:	68e3      	ldr	r3, [r4, #12]
 8008f98:	b34b      	cbz	r3, 8008fee <rclc_executor_spin_some+0x1da>
 8008f9a:	f04f 0800 	mov.w	r8, #0
 8008f9e:	f240 1991 	movw	r9, #401	@ 0x191
 8008fa2:	e00a      	b.n	8008fba <rclc_executor_spin_some+0x1a6>
 8008fa4:	f7ff fb2c 	bl	8008600 <_rclc_take_new_data>
 8008fa8:	f108 0801 	add.w	r8, r8, #1
 8008fac:	4605      	mov	r5, r0
 8008fae:	b108      	cbz	r0, 8008fb4 <rclc_executor_spin_some+0x1a0>
 8008fb0:	4548      	cmp	r0, r9
 8008fb2:	d11c      	bne.n	8008fee <rclc_executor_spin_some+0x1da>
 8008fb4:	68e3      	ldr	r3, [r4, #12]
 8008fb6:	4598      	cmp	r8, r3
 8008fb8:	d26f      	bcs.n	800909a <rclc_executor_spin_some+0x286>
 8008fba:	68a3      	ldr	r3, [r4, #8]
 8008fbc:	eb03 1088 	add.w	r0, r3, r8, lsl #6
 8008fc0:	4639      	mov	r1, r7
 8008fc2:	f890 2038 	ldrb.w	r2, [r0, #56]	@ 0x38
 8008fc6:	2a00      	cmp	r2, #0
 8008fc8:	d1ec      	bne.n	8008fa4 <rclc_executor_spin_some+0x190>
 8008fca:	2700      	movs	r7, #0
 8008fcc:	e009      	b.n	8008fe2 <rclc_executor_spin_some+0x1ce>
 8008fce:	f7ff fcb7 	bl	8008940 <_rclc_execute>
 8008fd2:	3701      	adds	r7, #1
 8008fd4:	4605      	mov	r5, r0
 8008fd6:	b950      	cbnz	r0, 8008fee <rclc_executor_spin_some+0x1da>
 8008fd8:	68e3      	ldr	r3, [r4, #12]
 8008fda:	429f      	cmp	r7, r3
 8008fdc:	f4bf af63 	bcs.w	8008ea6 <rclc_executor_spin_some+0x92>
 8008fe0:	68a3      	ldr	r3, [r4, #8]
 8008fe2:	eb03 1087 	add.w	r0, r3, r7, lsl #6
 8008fe6:	f890 3038 	ldrb.w	r3, [r0, #56]	@ 0x38
 8008fea:	2b00      	cmp	r3, #0
 8008fec:	d1ef      	bne.n	8008fce <rclc_executor_spin_some+0x1ba>
 8008fee:	462e      	mov	r6, r5
 8008ff0:	e759      	b.n	8008ea6 <rclc_executor_spin_some+0x92>
 8008ff2:	e9d4 c202 	ldrd	ip, r2, [r4, #8]
 8008ff6:	4663      	mov	r3, ip
 8008ff8:	2a00      	cmp	r2, #0
 8008ffa:	d054      	beq.n	80090a6 <rclc_executor_spin_some+0x292>
 8008ffc:	46a8      	mov	r8, r5
 8008ffe:	f240 1991 	movw	r9, #401	@ 0x191
 8009002:	e00b      	b.n	800901c <rclc_executor_spin_some+0x208>
 8009004:	f7ff faae 	bl	8008564 <_rclc_check_for_new_data>
 8009008:	f108 0801 	add.w	r8, r8, #1
 800900c:	4605      	mov	r5, r0
 800900e:	b108      	cbz	r0, 8009014 <rclc_executor_spin_some+0x200>
 8009010:	4548      	cmp	r0, r9
 8009012:	d1ec      	bne.n	8008fee <rclc_executor_spin_some+0x1da>
 8009014:	68e2      	ldr	r2, [r4, #12]
 8009016:	4590      	cmp	r8, r2
 8009018:	d23c      	bcs.n	8009094 <rclc_executor_spin_some+0x280>
 800901a:	68a3      	ldr	r3, [r4, #8]
 800901c:	eb03 1088 	add.w	r0, r3, r8, lsl #6
 8009020:	469c      	mov	ip, r3
 8009022:	f890 3038 	ldrb.w	r3, [r0, #56]	@ 0x38
 8009026:	4639      	mov	r1, r7
 8009028:	2b00      	cmp	r3, #0
 800902a:	d1eb      	bne.n	8009004 <rclc_executor_spin_some+0x1f0>
 800902c:	4611      	mov	r1, r2
 800902e:	4660      	mov	r0, ip
 8009030:	e9d4 3220 	ldrd	r3, r2, [r4, #128]	@ 0x80
 8009034:	4798      	blx	r3
 8009036:	2800      	cmp	r0, #0
 8009038:	d0d9      	beq.n	8008fee <rclc_executor_spin_some+0x1da>
 800903a:	68e3      	ldr	r3, [r4, #12]
 800903c:	2b00      	cmp	r3, #0
 800903e:	d0d6      	beq.n	8008fee <rclc_executor_spin_some+0x1da>
 8009040:	f04f 0a00 	mov.w	sl, #0
 8009044:	f240 1891 	movw	r8, #401	@ 0x191
 8009048:	f240 2959 	movw	r9, #601	@ 0x259
 800904c:	e013      	b.n	8009076 <rclc_executor_spin_some+0x262>
 800904e:	f7ff fad7 	bl	8008600 <_rclc_take_new_data>
 8009052:	b118      	cbz	r0, 800905c <rclc_executor_spin_some+0x248>
 8009054:	4540      	cmp	r0, r8
 8009056:	d001      	beq.n	800905c <rclc_executor_spin_some+0x248>
 8009058:	4548      	cmp	r0, r9
 800905a:	d122      	bne.n	80090a2 <rclc_executor_spin_some+0x28e>
 800905c:	68a0      	ldr	r0, [r4, #8]
 800905e:	4458      	add	r0, fp
 8009060:	f7ff fc6e 	bl	8008940 <_rclc_execute>
 8009064:	f10a 0a01 	add.w	sl, sl, #1
 8009068:	4605      	mov	r5, r0
 800906a:	2800      	cmp	r0, #0
 800906c:	d1bf      	bne.n	8008fee <rclc_executor_spin_some+0x1da>
 800906e:	68e3      	ldr	r3, [r4, #12]
 8009070:	459a      	cmp	sl, r3
 8009072:	f4bf af18 	bcs.w	8008ea6 <rclc_executor_spin_some+0x92>
 8009076:	68a0      	ldr	r0, [r4, #8]
 8009078:	eb00 108a 	add.w	r0, r0, sl, lsl #6
 800907c:	4639      	mov	r1, r7
 800907e:	f890 3038 	ldrb.w	r3, [r0, #56]	@ 0x38
 8009082:	ea4f 1b8a 	mov.w	fp, sl, lsl #6
 8009086:	2b00      	cmp	r3, #0
 8009088:	d1e1      	bne.n	800904e <rclc_executor_spin_some+0x23a>
 800908a:	462e      	mov	r6, r5
 800908c:	e70b      	b.n	8008ea6 <rclc_executor_spin_some+0x92>
 800908e:	f8d4 c008 	ldr.w	ip, [r4, #8]
 8009092:	e77a      	b.n	8008f8a <rclc_executor_spin_some+0x176>
 8009094:	f8d4 c008 	ldr.w	ip, [r4, #8]
 8009098:	e7c8      	b.n	800902c <rclc_executor_spin_some+0x218>
 800909a:	2b00      	cmp	r3, #0
 800909c:	d0a7      	beq.n	8008fee <rclc_executor_spin_some+0x1da>
 800909e:	68a3      	ldr	r3, [r4, #8]
 80090a0:	e793      	b.n	8008fca <rclc_executor_spin_some+0x1b6>
 80090a2:	4606      	mov	r6, r0
 80090a4:	e6ff      	b.n	8008ea6 <rclc_executor_spin_some+0x92>
 80090a6:	4615      	mov	r5, r2
 80090a8:	e7c0      	b.n	800902c <rclc_executor_spin_some+0x218>
 80090aa:	bf00      	nop

080090ac <rclc_executor_spin>:
 80090ac:	b150      	cbz	r0, 80090c4 <rclc_executor_spin+0x18>
 80090ae:	b510      	push	{r4, lr}
 80090b0:	4604      	mov	r4, r0
 80090b2:	e9d4 231c 	ldrd	r2, r3, [r4, #112]	@ 0x70
 80090b6:	4620      	mov	r0, r4
 80090b8:	f7ff feac 	bl	8008e14 <rclc_executor_spin_some>
 80090bc:	f030 0302 	bics.w	r3, r0, #2
 80090c0:	d0f7      	beq.n	80090b2 <rclc_executor_spin+0x6>
 80090c2:	bd10      	pop	{r4, pc}
 80090c4:	200b      	movs	r0, #11
 80090c6:	4770      	bx	lr

080090c8 <rclc_executor_handle_counters_zero_init>:
 80090c8:	b130      	cbz	r0, 80090d8 <rclc_executor_handle_counters_zero_init+0x10>
 80090ca:	b508      	push	{r3, lr}
 80090cc:	2220      	movs	r2, #32
 80090ce:	2100      	movs	r1, #0
 80090d0:	f00a ff28 	bl	8013f24 <memset>
 80090d4:	2000      	movs	r0, #0
 80090d6:	bd08      	pop	{r3, pc}
 80090d8:	200b      	movs	r0, #11
 80090da:	4770      	bx	lr

080090dc <rclc_executor_handle_init>:
 80090dc:	b158      	cbz	r0, 80090f6 <rclc_executor_handle_init+0x1a>
 80090de:	2300      	movs	r3, #0
 80090e0:	220b      	movs	r2, #11
 80090e2:	e9c0 3301 	strd	r3, r3, [r0, #4]
 80090e6:	e9c0 330a 	strd	r3, r3, [r0, #40]	@ 0x28
 80090ea:	e9c0 310c 	strd	r3, r1, [r0, #48]	@ 0x30
 80090ee:	8002      	strh	r2, [r0, #0]
 80090f0:	8703      	strh	r3, [r0, #56]	@ 0x38
 80090f2:	4618      	mov	r0, r3
 80090f4:	4770      	bx	lr
 80090f6:	200b      	movs	r0, #11
 80090f8:	4770      	bx	lr
 80090fa:	bf00      	nop

080090fc <rclc_support_init>:
 80090fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009100:	b086      	sub	sp, #24
 8009102:	b3b8      	cbz	r0, 8009174 <rclc_support_init+0x78>
 8009104:	461c      	mov	r4, r3
 8009106:	b3ab      	cbz	r3, 8009174 <rclc_support_init+0x78>
 8009108:	460f      	mov	r7, r1
 800910a:	4690      	mov	r8, r2
 800910c:	4606      	mov	r6, r0
 800910e:	f000 fcd5 	bl	8009abc <rcl_get_zero_initialized_init_options>
 8009112:	f104 030c 	add.w	r3, r4, #12
 8009116:	9005      	str	r0, [sp, #20]
 8009118:	e893 0003 	ldmia.w	r3, {r0, r1}
 800911c:	e88d 0003 	stmia.w	sp, {r0, r1}
 8009120:	a805      	add	r0, sp, #20
 8009122:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 8009126:	f000 fccb 	bl	8009ac0 <rcl_init_options_init>
 800912a:	4605      	mov	r5, r0
 800912c:	b9e0      	cbnz	r0, 8009168 <rclc_support_init+0x6c>
 800912e:	ad02      	add	r5, sp, #8
 8009130:	4628      	mov	r0, r5
 8009132:	f000 fb55 	bl	80097e0 <rcl_get_zero_initialized_context>
 8009136:	e895 0003 	ldmia.w	r5, {r0, r1}
 800913a:	4633      	mov	r3, r6
 800913c:	e886 0003 	stmia.w	r6, {r0, r1}
 8009140:	aa05      	add	r2, sp, #20
 8009142:	4641      	mov	r1, r8
 8009144:	4638      	mov	r0, r7
 8009146:	f000 fbb5 	bl	80098b4 <rcl_init>
 800914a:	4605      	mov	r5, r0
 800914c:	b9b8      	cbnz	r0, 800917e <rclc_support_init+0x82>
 800914e:	60b4      	str	r4, [r6, #8]
 8009150:	4622      	mov	r2, r4
 8009152:	f106 010c 	add.w	r1, r6, #12
 8009156:	2003      	movs	r0, #3
 8009158:	f001 fa72 	bl	800a640 <rcl_clock_init>
 800915c:	4605      	mov	r5, r0
 800915e:	b970      	cbnz	r0, 800917e <rclc_support_init+0x82>
 8009160:	a805      	add	r0, sp, #20
 8009162:	f000 fd09 	bl	8009b78 <rcl_init_options_fini>
 8009166:	b108      	cbz	r0, 800916c <rclc_support_init+0x70>
 8009168:	f000 f8ee 	bl	8009348 <rcutils_reset_error>
 800916c:	4628      	mov	r0, r5
 800916e:	b006      	add	sp, #24
 8009170:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009174:	250b      	movs	r5, #11
 8009176:	4628      	mov	r0, r5
 8009178:	b006      	add	sp, #24
 800917a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800917e:	f000 f8e3 	bl	8009348 <rcutils_reset_error>
 8009182:	a805      	add	r0, sp, #20
 8009184:	f000 fcf8 	bl	8009b78 <rcl_init_options_fini>
 8009188:	2800      	cmp	r0, #0
 800918a:	d0ef      	beq.n	800916c <rclc_support_init+0x70>
 800918c:	e7ec      	b.n	8009168 <rclc_support_init+0x6c>
 800918e:	bf00      	nop

08009190 <rclc_node_init_default>:
 8009190:	b3b8      	cbz	r0, 8009202 <rclc_node_init_default+0x72>
 8009192:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009196:	460d      	mov	r5, r1
 8009198:	b0a1      	sub	sp, #132	@ 0x84
 800919a:	b329      	cbz	r1, 80091e8 <rclc_node_init_default+0x58>
 800919c:	4616      	mov	r6, r2
 800919e:	b31a      	cbz	r2, 80091e8 <rclc_node_init_default+0x58>
 80091a0:	461f      	mov	r7, r3
 80091a2:	b30b      	cbz	r3, 80091e8 <rclc_node_init_default+0x58>
 80091a4:	f10d 0810 	add.w	r8, sp, #16
 80091a8:	4604      	mov	r4, r0
 80091aa:	4640      	mov	r0, r8
 80091ac:	f000 fd6a 	bl	8009c84 <rcl_get_zero_initialized_node>
 80091b0:	e898 0003 	ldmia.w	r8, {r0, r1}
 80091b4:	f10d 0918 	add.w	r9, sp, #24
 80091b8:	e884 0003 	stmia.w	r4, {r0, r1}
 80091bc:	4648      	mov	r0, r9
 80091be:	f000 fee9 	bl	8009f94 <rcl_node_get_default_options>
 80091c2:	4640      	mov	r0, r8
 80091c4:	f000 fd5e 	bl	8009c84 <rcl_get_zero_initialized_node>
 80091c8:	f8cd 9000 	str.w	r9, [sp]
 80091cc:	e898 0003 	ldmia.w	r8, {r0, r1}
 80091d0:	463b      	mov	r3, r7
 80091d2:	e884 0003 	stmia.w	r4, {r0, r1}
 80091d6:	4632      	mov	r2, r6
 80091d8:	4629      	mov	r1, r5
 80091da:	4620      	mov	r0, r4
 80091dc:	f000 fd5c 	bl	8009c98 <rcl_node_init>
 80091e0:	b930      	cbnz	r0, 80091f0 <rclc_node_init_default+0x60>
 80091e2:	b021      	add	sp, #132	@ 0x84
 80091e4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80091e8:	200b      	movs	r0, #11
 80091ea:	b021      	add	sp, #132	@ 0x84
 80091ec:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80091f0:	9003      	str	r0, [sp, #12]
 80091f2:	f000 f8a9 	bl	8009348 <rcutils_reset_error>
 80091f6:	f000 f8a7 	bl	8009348 <rcutils_reset_error>
 80091fa:	9803      	ldr	r0, [sp, #12]
 80091fc:	b021      	add	sp, #132	@ 0x84
 80091fe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009202:	200b      	movs	r0, #11
 8009204:	4770      	bx	lr
 8009206:	bf00      	nop

08009208 <rclc_subscription_init_default>:
 8009208:	b368      	cbz	r0, 8009266 <rclc_subscription_init_default+0x5e>
 800920a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800920e:	460d      	mov	r5, r1
 8009210:	b0a2      	sub	sp, #136	@ 0x88
 8009212:	b321      	cbz	r1, 800925e <rclc_subscription_init_default+0x56>
 8009214:	4616      	mov	r6, r2
 8009216:	b312      	cbz	r2, 800925e <rclc_subscription_init_default+0x56>
 8009218:	461f      	mov	r7, r3
 800921a:	b303      	cbz	r3, 800925e <rclc_subscription_init_default+0x56>
 800921c:	4604      	mov	r4, r0
 800921e:	f001 f8c3 	bl	800a3a8 <rcl_get_zero_initialized_subscription>
 8009222:	f10d 0810 	add.w	r8, sp, #16
 8009226:	6020      	str	r0, [r4, #0]
 8009228:	4640      	mov	r0, r8
 800922a:	f001 f96b 	bl	800a504 <rcl_subscription_get_default_options>
 800922e:	490f      	ldr	r1, [pc, #60]	@ (800926c <rclc_subscription_init_default+0x64>)
 8009230:	2250      	movs	r2, #80	@ 0x50
 8009232:	4640      	mov	r0, r8
 8009234:	f00a ff51 	bl	80140da <memcpy>
 8009238:	f8cd 8000 	str.w	r8, [sp]
 800923c:	463b      	mov	r3, r7
 800923e:	4632      	mov	r2, r6
 8009240:	4629      	mov	r1, r5
 8009242:	4620      	mov	r0, r4
 8009244:	f001 f8b6 	bl	800a3b4 <rcl_subscription_init>
 8009248:	b910      	cbnz	r0, 8009250 <rclc_subscription_init_default+0x48>
 800924a:	b022      	add	sp, #136	@ 0x88
 800924c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009250:	9003      	str	r0, [sp, #12]
 8009252:	f000 f879 	bl	8009348 <rcutils_reset_error>
 8009256:	9803      	ldr	r0, [sp, #12]
 8009258:	b022      	add	sp, #136	@ 0x88
 800925a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800925e:	200b      	movs	r0, #11
 8009260:	b022      	add	sp, #136	@ 0x88
 8009262:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009266:	200b      	movs	r0, #11
 8009268:	4770      	bx	lr
 800926a:	bf00      	nop
 800926c:	080156a0 	.word	0x080156a0

08009270 <__default_zero_allocate>:
 8009270:	f00a ba68 	b.w	8013744 <calloc>

08009274 <__default_reallocate>:
 8009274:	f00a bbf4 	b.w	8013a60 <realloc>

08009278 <__default_deallocate>:
 8009278:	f00a bad0 	b.w	801381c <free>

0800927c <__default_allocate>:
 800927c:	f00a bac6 	b.w	801380c <malloc>

08009280 <rcutils_get_zero_initialized_allocator>:
 8009280:	b510      	push	{r4, lr}
 8009282:	4c05      	ldr	r4, [pc, #20]	@ (8009298 <rcutils_get_zero_initialized_allocator+0x18>)
 8009284:	4686      	mov	lr, r0
 8009286:	4684      	mov	ip, r0
 8009288:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800928a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800928e:	6823      	ldr	r3, [r4, #0]
 8009290:	f8cc 3000 	str.w	r3, [ip]
 8009294:	4670      	mov	r0, lr
 8009296:	bd10      	pop	{r4, pc}
 8009298:	080156f0 	.word	0x080156f0

0800929c <rcutils_get_default_allocator>:
 800929c:	b510      	push	{r4, lr}
 800929e:	4c05      	ldr	r4, [pc, #20]	@ (80092b4 <rcutils_get_default_allocator+0x18>)
 80092a0:	4686      	mov	lr, r0
 80092a2:	4684      	mov	ip, r0
 80092a4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80092a6:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80092aa:	6823      	ldr	r3, [r4, #0]
 80092ac:	f8cc 3000 	str.w	r3, [ip]
 80092b0:	4670      	mov	r0, lr
 80092b2:	bd10      	pop	{r4, pc}
 80092b4:	200001f8 	.word	0x200001f8

080092b8 <rcutils_set_default_allocator>:
 80092b8:	b1a8      	cbz	r0, 80092e6 <rcutils_set_default_allocator+0x2e>
 80092ba:	6802      	ldr	r2, [r0, #0]
 80092bc:	b1a2      	cbz	r2, 80092e8 <rcutils_set_default_allocator+0x30>
 80092be:	6841      	ldr	r1, [r0, #4]
 80092c0:	b1a1      	cbz	r1, 80092ec <rcutils_set_default_allocator+0x34>
 80092c2:	b410      	push	{r4}
 80092c4:	68c4      	ldr	r4, [r0, #12]
 80092c6:	b164      	cbz	r4, 80092e2 <rcutils_set_default_allocator+0x2a>
 80092c8:	6880      	ldr	r0, [r0, #8]
 80092ca:	b138      	cbz	r0, 80092dc <rcutils_set_default_allocator+0x24>
 80092cc:	4b08      	ldr	r3, [pc, #32]	@ (80092f0 <rcutils_set_default_allocator+0x38>)
 80092ce:	601a      	str	r2, [r3, #0]
 80092d0:	2200      	movs	r2, #0
 80092d2:	e9c3 4203 	strd	r4, r2, [r3, #12]
 80092d6:	e9c3 1001 	strd	r1, r0, [r3, #4]
 80092da:	2001      	movs	r0, #1
 80092dc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80092e0:	4770      	bx	lr
 80092e2:	4620      	mov	r0, r4
 80092e4:	e7fa      	b.n	80092dc <rcutils_set_default_allocator+0x24>
 80092e6:	4770      	bx	lr
 80092e8:	4610      	mov	r0, r2
 80092ea:	4770      	bx	lr
 80092ec:	4608      	mov	r0, r1
 80092ee:	4770      	bx	lr
 80092f0:	200001f8 	.word	0x200001f8

080092f4 <rcutils_allocator_is_valid>:
 80092f4:	b158      	cbz	r0, 800930e <rcutils_allocator_is_valid+0x1a>
 80092f6:	6803      	ldr	r3, [r0, #0]
 80092f8:	b143      	cbz	r3, 800930c <rcutils_allocator_is_valid+0x18>
 80092fa:	6843      	ldr	r3, [r0, #4]
 80092fc:	b133      	cbz	r3, 800930c <rcutils_allocator_is_valid+0x18>
 80092fe:	68c3      	ldr	r3, [r0, #12]
 8009300:	b123      	cbz	r3, 800930c <rcutils_allocator_is_valid+0x18>
 8009302:	6880      	ldr	r0, [r0, #8]
 8009304:	3800      	subs	r0, #0
 8009306:	bf18      	it	ne
 8009308:	2001      	movne	r0, #1
 800930a:	4770      	bx	lr
 800930c:	4618      	mov	r0, r3
 800930e:	4770      	bx	lr

08009310 <rcutils_error_is_set>:
 8009310:	4b01      	ldr	r3, [pc, #4]	@ (8009318 <rcutils_error_is_set+0x8>)
 8009312:	7818      	ldrb	r0, [r3, #0]
 8009314:	4770      	bx	lr
 8009316:	bf00      	nop
 8009318:	2000950c 	.word	0x2000950c

0800931c <rcutils_get_error_string>:
 800931c:	4b06      	ldr	r3, [pc, #24]	@ (8009338 <rcutils_get_error_string+0x1c>)
 800931e:	781b      	ldrb	r3, [r3, #0]
 8009320:	b13b      	cbz	r3, 8009332 <rcutils_get_error_string+0x16>
 8009322:	4b06      	ldr	r3, [pc, #24]	@ (800933c <rcutils_get_error_string+0x20>)
 8009324:	781a      	ldrb	r2, [r3, #0]
 8009326:	b90a      	cbnz	r2, 800932c <rcutils_get_error_string+0x10>
 8009328:	2201      	movs	r2, #1
 800932a:	701a      	strb	r2, [r3, #0]
 800932c:	4b04      	ldr	r3, [pc, #16]	@ (8009340 <rcutils_get_error_string+0x24>)
 800932e:	7818      	ldrb	r0, [r3, #0]
 8009330:	4770      	bx	lr
 8009332:	4b04      	ldr	r3, [pc, #16]	@ (8009344 <rcutils_get_error_string+0x28>)
 8009334:	7818      	ldrb	r0, [r3, #0]
 8009336:	4770      	bx	lr
 8009338:	2000950c 	.word	0x2000950c
 800933c:	20009511 	.word	0x20009511
 8009340:	20009510 	.word	0x20009510
 8009344:	080150c4 	.word	0x080150c4

08009348 <rcutils_reset_error>:
 8009348:	ed9f 7b07 	vldr	d7, [pc, #28]	@ 8009368 <rcutils_reset_error+0x20>
 800934c:	4a08      	ldr	r2, [pc, #32]	@ (8009370 <rcutils_reset_error+0x28>)
 800934e:	4809      	ldr	r0, [pc, #36]	@ (8009374 <rcutils_reset_error+0x2c>)
 8009350:	4909      	ldr	r1, [pc, #36]	@ (8009378 <rcutils_reset_error+0x30>)
 8009352:	2300      	movs	r3, #0
 8009354:	8013      	strh	r3, [r2, #0]
 8009356:	ed82 7b02 	vstr	d7, [r2, #8]
 800935a:	4a08      	ldr	r2, [pc, #32]	@ (800937c <rcutils_reset_error+0x34>)
 800935c:	7003      	strb	r3, [r0, #0]
 800935e:	700b      	strb	r3, [r1, #0]
 8009360:	7013      	strb	r3, [r2, #0]
 8009362:	4770      	bx	lr
 8009364:	f3af 8000 	nop.w
	...
 8009370:	20009518 	.word	0x20009518
 8009374:	20009511 	.word	0x20009511
 8009378:	20009510 	.word	0x20009510
 800937c:	2000950c 	.word	0x2000950c

08009380 <rcutils_system_time_now>:
 8009380:	b318      	cbz	r0, 80093ca <rcutils_system_time_now+0x4a>
 8009382:	b570      	push	{r4, r5, r6, lr}
 8009384:	b084      	sub	sp, #16
 8009386:	4604      	mov	r4, r0
 8009388:	4669      	mov	r1, sp
 800938a:	2001      	movs	r0, #1
 800938c:	f7f7 fe94 	bl	80010b8 <clock_gettime>
 8009390:	2800      	cmp	r0, #0
 8009392:	db17      	blt.n	80093c4 <rcutils_system_time_now+0x44>
 8009394:	e9dd 3100 	ldrd	r3, r1, [sp]
 8009398:	2900      	cmp	r1, #0
 800939a:	db13      	blt.n	80093c4 <rcutils_system_time_now+0x44>
 800939c:	9d02      	ldr	r5, [sp, #8]
 800939e:	2d00      	cmp	r5, #0
 80093a0:	db0d      	blt.n	80093be <rcutils_system_time_now+0x3e>
 80093a2:	4e0b      	ldr	r6, [pc, #44]	@ (80093d0 <rcutils_system_time_now+0x50>)
 80093a4:	fba3 3206 	umull	r3, r2, r3, r6
 80093a8:	195b      	adds	r3, r3, r5
 80093aa:	fb06 2201 	mla	r2, r6, r1, r2
 80093ae:	f04f 0000 	mov.w	r0, #0
 80093b2:	eb42 72e5 	adc.w	r2, r2, r5, asr #31
 80093b6:	e9c4 3200 	strd	r3, r2, [r4]
 80093ba:	b004      	add	sp, #16
 80093bc:	bd70      	pop	{r4, r5, r6, pc}
 80093be:	ea53 0201 	orrs.w	r2, r3, r1
 80093c2:	d1ee      	bne.n	80093a2 <rcutils_system_time_now+0x22>
 80093c4:	2002      	movs	r0, #2
 80093c6:	b004      	add	sp, #16
 80093c8:	bd70      	pop	{r4, r5, r6, pc}
 80093ca:	200b      	movs	r0, #11
 80093cc:	4770      	bx	lr
 80093ce:	bf00      	nop
 80093d0:	3b9aca00 	.word	0x3b9aca00

080093d4 <rcutils_steady_time_now>:
 80093d4:	b318      	cbz	r0, 800941e <rcutils_steady_time_now+0x4a>
 80093d6:	b570      	push	{r4, r5, r6, lr}
 80093d8:	b084      	sub	sp, #16
 80093da:	4604      	mov	r4, r0
 80093dc:	4669      	mov	r1, sp
 80093de:	2000      	movs	r0, #0
 80093e0:	f7f7 fe6a 	bl	80010b8 <clock_gettime>
 80093e4:	2800      	cmp	r0, #0
 80093e6:	db17      	blt.n	8009418 <rcutils_steady_time_now+0x44>
 80093e8:	e9dd 3100 	ldrd	r3, r1, [sp]
 80093ec:	2900      	cmp	r1, #0
 80093ee:	db13      	blt.n	8009418 <rcutils_steady_time_now+0x44>
 80093f0:	9d02      	ldr	r5, [sp, #8]
 80093f2:	2d00      	cmp	r5, #0
 80093f4:	db0d      	blt.n	8009412 <rcutils_steady_time_now+0x3e>
 80093f6:	4e0b      	ldr	r6, [pc, #44]	@ (8009424 <rcutils_steady_time_now+0x50>)
 80093f8:	fba3 3206 	umull	r3, r2, r3, r6
 80093fc:	195b      	adds	r3, r3, r5
 80093fe:	fb06 2201 	mla	r2, r6, r1, r2
 8009402:	f04f 0000 	mov.w	r0, #0
 8009406:	eb42 72e5 	adc.w	r2, r2, r5, asr #31
 800940a:	e9c4 3200 	strd	r3, r2, [r4]
 800940e:	b004      	add	sp, #16
 8009410:	bd70      	pop	{r4, r5, r6, pc}
 8009412:	ea53 0201 	orrs.w	r2, r3, r1
 8009416:	d1ee      	bne.n	80093f6 <rcutils_steady_time_now+0x22>
 8009418:	2002      	movs	r0, #2
 800941a:	b004      	add	sp, #16
 800941c:	bd70      	pop	{r4, r5, r6, pc}
 800941e:	200b      	movs	r0, #11
 8009420:	4770      	bx	lr
 8009422:	bf00      	nop
 8009424:	3b9aca00 	.word	0x3b9aca00

08009428 <rmw_uros_set_custom_transport>:
 8009428:	b470      	push	{r4, r5, r6}
 800942a:	e9dd 5603 	ldrd	r5, r6, [sp, #12]
 800942e:	b162      	cbz	r2, 800944a <rmw_uros_set_custom_transport+0x22>
 8009430:	b15b      	cbz	r3, 800944a <rmw_uros_set_custom_transport+0x22>
 8009432:	b155      	cbz	r5, 800944a <rmw_uros_set_custom_transport+0x22>
 8009434:	b14e      	cbz	r6, 800944a <rmw_uros_set_custom_transport+0x22>
 8009436:	4c06      	ldr	r4, [pc, #24]	@ (8009450 <rmw_uros_set_custom_transport+0x28>)
 8009438:	7020      	strb	r0, [r4, #0]
 800943a:	e9c4 1201 	strd	r1, r2, [r4, #4]
 800943e:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8009442:	6166      	str	r6, [r4, #20]
 8009444:	2000      	movs	r0, #0
 8009446:	bc70      	pop	{r4, r5, r6}
 8009448:	4770      	bx	lr
 800944a:	200b      	movs	r0, #11
 800944c:	bc70      	pop	{r4, r5, r6}
 800944e:	4770      	bx	lr
 8009450:	20009528 	.word	0x20009528

08009454 <get_message_typesupport_handle>:
 8009454:	6883      	ldr	r3, [r0, #8]
 8009456:	4718      	bx	r3

08009458 <get_message_typesupport_handle_function>:
 8009458:	b510      	push	{r4, lr}
 800945a:	4604      	mov	r4, r0
 800945c:	6800      	ldr	r0, [r0, #0]
 800945e:	f7f6 febf 	bl	80001e0 <strcmp>
 8009462:	2800      	cmp	r0, #0
 8009464:	bf0c      	ite	eq
 8009466:	4620      	moveq	r0, r4
 8009468:	2000      	movne	r0, #0
 800946a:	bd10      	pop	{r4, pc}

0800946c <rosidl_typesupport_c__get_message_typesupport_handle_function>:
 800946c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009470:	6805      	ldr	r5, [r0, #0]
 8009472:	4604      	mov	r4, r0
 8009474:	4628      	mov	r0, r5
 8009476:	460e      	mov	r6, r1
 8009478:	f7f6 feb2 	bl	80001e0 <strcmp>
 800947c:	b308      	cbz	r0, 80094c2 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x56>
 800947e:	4b12      	ldr	r3, [pc, #72]	@ (80094c8 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x5c>)
 8009480:	4628      	mov	r0, r5
 8009482:	6819      	ldr	r1, [r3, #0]
 8009484:	f7f6 feac 	bl	80001e0 <strcmp>
 8009488:	4605      	mov	r5, r0
 800948a:	b980      	cbnz	r0, 80094ae <rosidl_typesupport_c__get_message_typesupport_handle_function+0x42>
 800948c:	f8d4 8004 	ldr.w	r8, [r4, #4]
 8009490:	f8d8 4000 	ldr.w	r4, [r8]
 8009494:	b1ac      	cbz	r4, 80094c2 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x56>
 8009496:	f8d8 7008 	ldr.w	r7, [r8, #8]
 800949a:	3f04      	subs	r7, #4
 800949c:	f857 0f04 	ldr.w	r0, [r7, #4]!
 80094a0:	4631      	mov	r1, r6
 80094a2:	f7f6 fe9d 	bl	80001e0 <strcmp>
 80094a6:	b128      	cbz	r0, 80094b4 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x48>
 80094a8:	3501      	adds	r5, #1
 80094aa:	42a5      	cmp	r5, r4
 80094ac:	d1f6      	bne.n	800949c <rosidl_typesupport_c__get_message_typesupport_handle_function+0x30>
 80094ae:	2000      	movs	r0, #0
 80094b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80094b4:	f8d8 3010 	ldr.w	r3, [r8, #16]
 80094b8:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 80094bc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80094c0:	4718      	bx	r3
 80094c2:	4620      	mov	r0, r4
 80094c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80094c8:	2000020c 	.word	0x2000020c

080094cc <geometry_msgs__msg__Twist__get_type_hash>:
 80094cc:	4800      	ldr	r0, [pc, #0]	@ (80094d0 <geometry_msgs__msg__Twist__get_type_hash+0x4>)
 80094ce:	4770      	bx	lr
 80094d0:	20000214 	.word	0x20000214

080094d4 <geometry_msgs__msg__Twist__get_type_description>:
 80094d4:	b510      	push	{r4, lr}
 80094d6:	4c08      	ldr	r4, [pc, #32]	@ (80094f8 <geometry_msgs__msg__Twist__get_type_description+0x24>)
 80094d8:	7820      	ldrb	r0, [r4, #0]
 80094da:	b108      	cbz	r0, 80094e0 <geometry_msgs__msg__Twist__get_type_description+0xc>
 80094dc:	4807      	ldr	r0, [pc, #28]	@ (80094fc <geometry_msgs__msg__Twist__get_type_description+0x28>)
 80094de:	bd10      	pop	{r4, pc}
 80094e0:	f000 f868 	bl	80095b4 <geometry_msgs__msg__Vector3__get_type_description>
 80094e4:	300c      	adds	r0, #12
 80094e6:	c807      	ldmia	r0, {r0, r1, r2}
 80094e8:	4b05      	ldr	r3, [pc, #20]	@ (8009500 <geometry_msgs__msg__Twist__get_type_description+0x2c>)
 80094ea:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80094ee:	2301      	movs	r3, #1
 80094f0:	4802      	ldr	r0, [pc, #8]	@ (80094fc <geometry_msgs__msg__Twist__get_type_description+0x28>)
 80094f2:	7023      	strb	r3, [r4, #0]
 80094f4:	bd10      	pop	{r4, pc}
 80094f6:	bf00      	nop
 80094f8:	2000958d 	.word	0x2000958d
 80094fc:	08015734 	.word	0x08015734
 8009500:	200002bc 	.word	0x200002bc

08009504 <geometry_msgs__msg__Twist__get_type_description_sources>:
 8009504:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009506:	4e0f      	ldr	r6, [pc, #60]	@ (8009544 <geometry_msgs__msg__Twist__get_type_description_sources+0x40>)
 8009508:	7837      	ldrb	r7, [r6, #0]
 800950a:	b10f      	cbz	r7, 8009510 <geometry_msgs__msg__Twist__get_type_description_sources+0xc>
 800950c:	480e      	ldr	r0, [pc, #56]	@ (8009548 <geometry_msgs__msg__Twist__get_type_description_sources+0x44>)
 800950e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009510:	4d0e      	ldr	r5, [pc, #56]	@ (800954c <geometry_msgs__msg__Twist__get_type_description_sources+0x48>)
 8009512:	4c0f      	ldr	r4, [pc, #60]	@ (8009550 <geometry_msgs__msg__Twist__get_type_description_sources+0x4c>)
 8009514:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8009516:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009518:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800951a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800951c:	682b      	ldr	r3, [r5, #0]
 800951e:	f844 3b04 	str.w	r3, [r4], #4
 8009522:	4638      	mov	r0, r7
 8009524:	f000 f852 	bl	80095cc <geometry_msgs__msg__Vector3__get_individual_type_description_source>
 8009528:	2301      	movs	r3, #1
 800952a:	4684      	mov	ip, r0
 800952c:	7033      	strb	r3, [r6, #0]
 800952e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8009532:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009534:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8009538:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800953a:	f8dc 3000 	ldr.w	r3, [ip]
 800953e:	4802      	ldr	r0, [pc, #8]	@ (8009548 <geometry_msgs__msg__Twist__get_type_description_sources+0x44>)
 8009540:	6023      	str	r3, [r4, #0]
 8009542:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009544:	2000958c 	.word	0x2000958c
 8009548:	08015704 	.word	0x08015704
 800954c:	08015710 	.word	0x08015710
 8009550:	20009544 	.word	0x20009544

08009554 <geometry_msgs__msg__Twist__init>:
 8009554:	b1d8      	cbz	r0, 800958e <geometry_msgs__msg__Twist__init+0x3a>
 8009556:	b538      	push	{r3, r4, r5, lr}
 8009558:	4604      	mov	r4, r0
 800955a:	f000 f857 	bl	800960c <geometry_msgs__msg__Vector3__init>
 800955e:	b130      	cbz	r0, 800956e <geometry_msgs__msg__Twist__init+0x1a>
 8009560:	f104 0518 	add.w	r5, r4, #24
 8009564:	4628      	mov	r0, r5
 8009566:	f000 f851 	bl	800960c <geometry_msgs__msg__Vector3__init>
 800956a:	b148      	cbz	r0, 8009580 <geometry_msgs__msg__Twist__init+0x2c>
 800956c:	bd38      	pop	{r3, r4, r5, pc}
 800956e:	4620      	mov	r0, r4
 8009570:	f000 f850 	bl	8009614 <geometry_msgs__msg__Vector3__fini>
 8009574:	f104 0018 	add.w	r0, r4, #24
 8009578:	f000 f84c 	bl	8009614 <geometry_msgs__msg__Vector3__fini>
 800957c:	2000      	movs	r0, #0
 800957e:	bd38      	pop	{r3, r4, r5, pc}
 8009580:	4620      	mov	r0, r4
 8009582:	f000 f847 	bl	8009614 <geometry_msgs__msg__Vector3__fini>
 8009586:	4628      	mov	r0, r5
 8009588:	f000 f844 	bl	8009614 <geometry_msgs__msg__Vector3__fini>
 800958c:	e7f6      	b.n	800957c <geometry_msgs__msg__Twist__init+0x28>
 800958e:	2000      	movs	r0, #0
 8009590:	4770      	bx	lr
 8009592:	bf00      	nop

08009594 <geometry_msgs__msg__Twist__fini>:
 8009594:	b148      	cbz	r0, 80095aa <geometry_msgs__msg__Twist__fini+0x16>
 8009596:	b510      	push	{r4, lr}
 8009598:	4604      	mov	r4, r0
 800959a:	f000 f83b 	bl	8009614 <geometry_msgs__msg__Vector3__fini>
 800959e:	f104 0018 	add.w	r0, r4, #24
 80095a2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80095a6:	f000 b835 	b.w	8009614 <geometry_msgs__msg__Vector3__fini>
 80095aa:	4770      	bx	lr

080095ac <geometry_msgs__msg__Vector3__get_type_hash>:
 80095ac:	4800      	ldr	r0, [pc, #0]	@ (80095b0 <geometry_msgs__msg__Vector3__get_type_hash+0x4>)
 80095ae:	4770      	bx	lr
 80095b0:	2000039c 	.word	0x2000039c

080095b4 <geometry_msgs__msg__Vector3__get_type_description>:
 80095b4:	4b03      	ldr	r3, [pc, #12]	@ (80095c4 <geometry_msgs__msg__Vector3__get_type_description+0x10>)
 80095b6:	781a      	ldrb	r2, [r3, #0]
 80095b8:	b90a      	cbnz	r2, 80095be <geometry_msgs__msg__Vector3__get_type_description+0xa>
 80095ba:	2201      	movs	r2, #1
 80095bc:	701a      	strb	r2, [r3, #0]
 80095be:	4802      	ldr	r0, [pc, #8]	@ (80095c8 <geometry_msgs__msg__Vector3__get_type_description+0x14>)
 80095c0:	4770      	bx	lr
 80095c2:	bf00      	nop
 80095c4:	200095b5 	.word	0x200095b5
 80095c8:	08015788 	.word	0x08015788

080095cc <geometry_msgs__msg__Vector3__get_individual_type_description_source>:
 80095cc:	4800      	ldr	r0, [pc, #0]	@ (80095d0 <geometry_msgs__msg__Vector3__get_individual_type_description_source+0x4>)
 80095ce:	4770      	bx	lr
 80095d0:	08015764 	.word	0x08015764

080095d4 <geometry_msgs__msg__Vector3__get_type_description_sources>:
 80095d4:	4b09      	ldr	r3, [pc, #36]	@ (80095fc <geometry_msgs__msg__Vector3__get_type_description_sources+0x28>)
 80095d6:	781a      	ldrb	r2, [r3, #0]
 80095d8:	b96a      	cbnz	r2, 80095f6 <geometry_msgs__msg__Vector3__get_type_description_sources+0x22>
 80095da:	b430      	push	{r4, r5}
 80095dc:	4d08      	ldr	r5, [pc, #32]	@ (8009600 <geometry_msgs__msg__Vector3__get_type_description_sources+0x2c>)
 80095de:	4c09      	ldr	r4, [pc, #36]	@ (8009604 <geometry_msgs__msg__Vector3__get_type_description_sources+0x30>)
 80095e0:	2201      	movs	r2, #1
 80095e2:	701a      	strb	r2, [r3, #0]
 80095e4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80095e6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80095e8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80095ea:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80095ec:	682b      	ldr	r3, [r5, #0]
 80095ee:	4806      	ldr	r0, [pc, #24]	@ (8009608 <geometry_msgs__msg__Vector3__get_type_description_sources+0x34>)
 80095f0:	6023      	str	r3, [r4, #0]
 80095f2:	bc30      	pop	{r4, r5}
 80095f4:	4770      	bx	lr
 80095f6:	4804      	ldr	r0, [pc, #16]	@ (8009608 <geometry_msgs__msg__Vector3__get_type_description_sources+0x34>)
 80095f8:	4770      	bx	lr
 80095fa:	bf00      	nop
 80095fc:	200095b4 	.word	0x200095b4
 8009600:	08015764 	.word	0x08015764
 8009604:	20009590 	.word	0x20009590
 8009608:	08015758 	.word	0x08015758

0800960c <geometry_msgs__msg__Vector3__init>:
 800960c:	3800      	subs	r0, #0
 800960e:	bf18      	it	ne
 8009610:	2001      	movne	r0, #1
 8009612:	4770      	bx	lr

08009614 <geometry_msgs__msg__Vector3__fini>:
 8009614:	4770      	bx	lr
 8009616:	bf00      	nop

08009618 <rcl_client_get_rmw_handle>:
 8009618:	b118      	cbz	r0, 8009622 <rcl_client_get_rmw_handle+0xa>
 800961a:	6800      	ldr	r0, [r0, #0]
 800961c:	b108      	cbz	r0, 8009622 <rcl_client_get_rmw_handle+0xa>
 800961e:	f8d0 0108 	ldr.w	r0, [r0, #264]	@ 0x108
 8009622:	4770      	bx	lr

08009624 <rcl_send_request>:
 8009624:	2800      	cmp	r0, #0
 8009626:	d048      	beq.n	80096ba <rcl_send_request+0x96>
 8009628:	b570      	push	{r4, r5, r6, lr}
 800962a:	4604      	mov	r4, r0
 800962c:	6800      	ldr	r0, [r0, #0]
 800962e:	b08a      	sub	sp, #40	@ 0x28
 8009630:	b1c0      	cbz	r0, 8009664 <rcl_send_request+0x40>
 8009632:	f8d0 3108 	ldr.w	r3, [r0, #264]	@ 0x108
 8009636:	b1ab      	cbz	r3, 8009664 <rcl_send_request+0x40>
 8009638:	460e      	mov	r6, r1
 800963a:	b1b9      	cbz	r1, 800966c <rcl_send_request+0x48>
 800963c:	4615      	mov	r5, r2
 800963e:	b1aa      	cbz	r2, 800966c <rcl_send_request+0x48>
 8009640:	2105      	movs	r1, #5
 8009642:	f500 7088 	add.w	r0, r0, #272	@ 0x110
 8009646:	f002 fd47 	bl	800c0d8 <__atomic_load_8>
 800964a:	6823      	ldr	r3, [r4, #0]
 800964c:	e9c5 0100 	strd	r0, r1, [r5]
 8009650:	462a      	mov	r2, r5
 8009652:	f8d3 0108 	ldr.w	r0, [r3, #264]	@ 0x108
 8009656:	4631      	mov	r1, r6
 8009658:	f003 fe32 	bl	800d2c0 <rmw_send_request>
 800965c:	b148      	cbz	r0, 8009672 <rcl_send_request+0x4e>
 800965e:	2001      	movs	r0, #1
 8009660:	b00a      	add	sp, #40	@ 0x28
 8009662:	bd70      	pop	{r4, r5, r6, pc}
 8009664:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8009668:	b00a      	add	sp, #40	@ 0x28
 800966a:	bd70      	pop	{r4, r5, r6, pc}
 800966c:	200b      	movs	r0, #11
 800966e:	b00a      	add	sp, #40	@ 0x28
 8009670:	bd70      	pop	{r4, r5, r6, pc}
 8009672:	6820      	ldr	r0, [r4, #0]
 8009674:	2305      	movs	r3, #5
 8009676:	9300      	str	r3, [sp, #0]
 8009678:	e9d5 2300 	ldrd	r2, r3, [r5]
 800967c:	f500 7088 	add.w	r0, r0, #272	@ 0x110
 8009680:	f002 fd96 	bl	800c1b0 <__atomic_exchange_8>
 8009684:	6823      	ldr	r3, [r4, #0]
 8009686:	f8d3 2118 	ldr.w	r2, [r3, #280]	@ 0x118
 800968a:	b1a2      	cbz	r2, 80096b6 <rcl_send_request+0x92>
 800968c:	a905      	add	r1, sp, #20
 800968e:	f8d3 0108 	ldr.w	r0, [r3, #264]	@ 0x108
 8009692:	f003 fa35 	bl	800cb00 <rmw_get_gid_for_client>
 8009696:	4601      	mov	r1, r0
 8009698:	b990      	cbnz	r0, 80096c0 <rcl_send_request+0x9c>
 800969a:	6822      	ldr	r2, [r4, #0]
 800969c:	ab06      	add	r3, sp, #24
 800969e:	f8d2 0118 	ldr.w	r0, [r2, #280]	@ 0x118
 80096a2:	9302      	str	r3, [sp, #8]
 80096a4:	e9d5 4500 	ldrd	r4, r5, [r5]
 80096a8:	4632      	mov	r2, r6
 80096aa:	e9cd 4500 	strd	r4, r5, [sp]
 80096ae:	f000 fdf3 	bl	800a298 <rcl_send_service_event_message>
 80096b2:	2800      	cmp	r0, #0
 80096b4:	d1d4      	bne.n	8009660 <rcl_send_request+0x3c>
 80096b6:	2000      	movs	r0, #0
 80096b8:	e7d2      	b.n	8009660 <rcl_send_request+0x3c>
 80096ba:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80096be:	4770      	bx	lr
 80096c0:	f000 f878 	bl	80097b4 <rcl_convert_rmw_ret_to_rcl_ret>
 80096c4:	e7cc      	b.n	8009660 <rcl_send_request+0x3c>
 80096c6:	bf00      	nop

080096c8 <rcl_take_response>:
 80096c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80096ca:	468e      	mov	lr, r1
 80096cc:	460c      	mov	r4, r1
 80096ce:	4617      	mov	r7, r2
 80096d0:	4605      	mov	r5, r0
 80096d2:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 80096d6:	b095      	sub	sp, #84	@ 0x54
 80096d8:	f10d 0c38 	add.w	ip, sp, #56	@ 0x38
 80096dc:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80096e0:	e89e 0003 	ldmia.w	lr, {r0, r1}
 80096e4:	e88c 0003 	stmia.w	ip, {r0, r1}
 80096e8:	2d00      	cmp	r5, #0
 80096ea:	d044      	beq.n	8009776 <rcl_take_response+0xae>
 80096ec:	682b      	ldr	r3, [r5, #0]
 80096ee:	2b00      	cmp	r3, #0
 80096f0:	d041      	beq.n	8009776 <rcl_take_response+0xae>
 80096f2:	f8d3 0108 	ldr.w	r0, [r3, #264]	@ 0x108
 80096f6:	2800      	cmp	r0, #0
 80096f8:	d03d      	beq.n	8009776 <rcl_take_response+0xae>
 80096fa:	2f00      	cmp	r7, #0
 80096fc:	d03e      	beq.n	800977c <rcl_take_response+0xb4>
 80096fe:	ed9f 7b26 	vldr	d7, [pc, #152]	@ 8009798 <rcl_take_response+0xd0>
 8009702:	2300      	movs	r3, #0
 8009704:	f88d 3013 	strb.w	r3, [sp, #19]
 8009708:	463a      	mov	r2, r7
 800970a:	f10d 0313 	add.w	r3, sp, #19
 800970e:	a90a      	add	r1, sp, #40	@ 0x28
 8009710:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8009714:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8009718:	f003 fed2 	bl	800d4c0 <rmw_take_response>
 800971c:	4606      	mov	r6, r0
 800971e:	bb78      	cbnz	r0, 8009780 <rcl_take_response+0xb8>
 8009720:	f89d 3013 	ldrb.w	r3, [sp, #19]
 8009724:	b373      	cbz	r3, 8009784 <rcl_take_response+0xbc>
 8009726:	682b      	ldr	r3, [r5, #0]
 8009728:	f8d3 2118 	ldr.w	r2, [r3, #280]	@ 0x118
 800972c:	b1aa      	cbz	r2, 800975a <rcl_take_response+0x92>
 800972e:	f8d3 0108 	ldr.w	r0, [r3, #264]	@ 0x108
 8009732:	a905      	add	r1, sp, #20
 8009734:	f003 f9e4 	bl	800cb00 <rmw_get_gid_for_client>
 8009738:	bb38      	cbnz	r0, 800978a <rcl_take_response+0xc2>
 800973a:	682b      	ldr	r3, [r5, #0]
 800973c:	ed9d 7b12 	vldr	d7, [sp, #72]	@ 0x48
 8009740:	f8d3 0118 	ldr.w	r0, [r3, #280]	@ 0x118
 8009744:	ab06      	add	r3, sp, #24
 8009746:	ed8d 7b00 	vstr	d7, [sp]
 800974a:	463a      	mov	r2, r7
 800974c:	9302      	str	r3, [sp, #8]
 800974e:	2103      	movs	r1, #3
 8009750:	f000 fda2 	bl	800a298 <rcl_send_service_event_message>
 8009754:	2800      	cmp	r0, #0
 8009756:	bf18      	it	ne
 8009758:	4606      	movne	r6, r0
 800975a:	f10d 0e38 	add.w	lr, sp, #56	@ 0x38
 800975e:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8009762:	46a4      	mov	ip, r4
 8009764:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8009768:	e89e 0003 	ldmia.w	lr, {r0, r1}
 800976c:	e88c 0003 	stmia.w	ip, {r0, r1}
 8009770:	4630      	mov	r0, r6
 8009772:	b015      	add	sp, #84	@ 0x54
 8009774:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009776:	f44f 76fa 	mov.w	r6, #500	@ 0x1f4
 800977a:	e7ee      	b.n	800975a <rcl_take_response+0x92>
 800977c:	260b      	movs	r6, #11
 800977e:	e7ec      	b.n	800975a <rcl_take_response+0x92>
 8009780:	2601      	movs	r6, #1
 8009782:	e7ea      	b.n	800975a <rcl_take_response+0x92>
 8009784:	f240 16f5 	movw	r6, #501	@ 0x1f5
 8009788:	e7e7      	b.n	800975a <rcl_take_response+0x92>
 800978a:	f000 f813 	bl	80097b4 <rcl_convert_rmw_ret_to_rcl_ret>
 800978e:	4606      	mov	r6, r0
 8009790:	e7e3      	b.n	800975a <rcl_take_response+0x92>
 8009792:	bf00      	nop
 8009794:	f3af 8000 	nop.w
	...

080097a0 <rcl_client_is_valid>:
 80097a0:	b130      	cbz	r0, 80097b0 <rcl_client_is_valid+0x10>
 80097a2:	6800      	ldr	r0, [r0, #0]
 80097a4:	b120      	cbz	r0, 80097b0 <rcl_client_is_valid+0x10>
 80097a6:	f8d0 0108 	ldr.w	r0, [r0, #264]	@ 0x108
 80097aa:	3800      	subs	r0, #0
 80097ac:	bf18      	it	ne
 80097ae:	2001      	movne	r0, #1
 80097b0:	4770      	bx	lr
 80097b2:	bf00      	nop

080097b4 <rcl_convert_rmw_ret_to_rcl_ret>:
 80097b4:	280b      	cmp	r0, #11
 80097b6:	dc0d      	bgt.n	80097d4 <rcl_convert_rmw_ret_to_rcl_ret+0x20>
 80097b8:	2800      	cmp	r0, #0
 80097ba:	db09      	blt.n	80097d0 <rcl_convert_rmw_ret_to_rcl_ret+0x1c>
 80097bc:	280b      	cmp	r0, #11
 80097be:	d807      	bhi.n	80097d0 <rcl_convert_rmw_ret_to_rcl_ret+0x1c>
 80097c0:	e8df f000 	tbb	[pc, r0]
 80097c4:	07060607 	.word	0x07060607
 80097c8:	06060606 	.word	0x06060606
 80097cc:	07070606 	.word	0x07070606
 80097d0:	2001      	movs	r0, #1
 80097d2:	4770      	bx	lr
 80097d4:	28cb      	cmp	r0, #203	@ 0xcb
 80097d6:	bf14      	ite	ne
 80097d8:	2001      	movne	r0, #1
 80097da:	20cb      	moveq	r0, #203	@ 0xcb
 80097dc:	4770      	bx	lr
 80097de:	bf00      	nop

080097e0 <rcl_get_zero_initialized_context>:
 80097e0:	2200      	movs	r2, #0
 80097e2:	e9c0 2200 	strd	r2, r2, [r0]
 80097e6:	4770      	bx	lr

080097e8 <rcl_context_is_valid>:
 80097e8:	b118      	cbz	r0, 80097f2 <rcl_context_is_valid+0xa>
 80097ea:	6840      	ldr	r0, [r0, #4]
 80097ec:	3800      	subs	r0, #0
 80097ee:	bf18      	it	ne
 80097f0:	2001      	movne	r0, #1
 80097f2:	4770      	bx	lr

080097f4 <__cleanup_context>:
 80097f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80097f8:	4606      	mov	r6, r0
 80097fa:	6800      	ldr	r0, [r0, #0]
 80097fc:	2300      	movs	r3, #0
 80097fe:	6073      	str	r3, [r6, #4]
 8009800:	2800      	cmp	r0, #0
 8009802:	d042      	beq.n	800988a <__cleanup_context+0x96>
 8009804:	6943      	ldr	r3, [r0, #20]
 8009806:	f8d0 9004 	ldr.w	r9, [r0, #4]
 800980a:	6907      	ldr	r7, [r0, #16]
 800980c:	b39b      	cbz	r3, 8009876 <__cleanup_context+0x82>
 800980e:	3014      	adds	r0, #20
 8009810:	f000 f9b2 	bl	8009b78 <rcl_init_options_fini>
 8009814:	4680      	mov	r8, r0
 8009816:	2800      	cmp	r0, #0
 8009818:	d144      	bne.n	80098a4 <__cleanup_context+0xb0>
 800981a:	6830      	ldr	r0, [r6, #0]
 800981c:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800981e:	b123      	cbz	r3, 800982a <__cleanup_context+0x36>
 8009820:	3028      	adds	r0, #40	@ 0x28
 8009822:	f003 fbb5 	bl	800cf90 <rmw_context_fini>
 8009826:	bbb8      	cbnz	r0, 8009898 <__cleanup_context+0xa4>
 8009828:	6830      	ldr	r0, [r6, #0]
 800982a:	6a03      	ldr	r3, [r0, #32]
 800982c:	b1db      	cbz	r3, 8009866 <__cleanup_context+0x72>
 800982e:	e9d0 2c06 	ldrd	r2, ip, [r0, #24]
 8009832:	2a01      	cmp	r2, #1
 8009834:	f17c 0100 	sbcs.w	r1, ip, #0
 8009838:	db11      	blt.n	800985e <__cleanup_context+0x6a>
 800983a:	2400      	movs	r4, #0
 800983c:	4625      	mov	r5, r4
 800983e:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8009842:	4639      	mov	r1, r7
 8009844:	b1c8      	cbz	r0, 800987a <__cleanup_context+0x86>
 8009846:	47c8      	blx	r9
 8009848:	6833      	ldr	r3, [r6, #0]
 800984a:	e9d3 2c06 	ldrd	r2, ip, [r3, #24]
 800984e:	3401      	adds	r4, #1
 8009850:	f145 0500 	adc.w	r5, r5, #0
 8009854:	4294      	cmp	r4, r2
 8009856:	eb75 010c 	sbcs.w	r1, r5, ip
 800985a:	6a1b      	ldr	r3, [r3, #32]
 800985c:	dbef      	blt.n	800983e <__cleanup_context+0x4a>
 800985e:	4618      	mov	r0, r3
 8009860:	4639      	mov	r1, r7
 8009862:	47c8      	blx	r9
 8009864:	6830      	ldr	r0, [r6, #0]
 8009866:	4639      	mov	r1, r7
 8009868:	47c8      	blx	r9
 800986a:	2300      	movs	r3, #0
 800986c:	e9c6 3300 	strd	r3, r3, [r6]
 8009870:	4640      	mov	r0, r8
 8009872:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009876:	4698      	mov	r8, r3
 8009878:	e7d0      	b.n	800981c <__cleanup_context+0x28>
 800987a:	3401      	adds	r4, #1
 800987c:	f145 0500 	adc.w	r5, r5, #0
 8009880:	4294      	cmp	r4, r2
 8009882:	eb75 010c 	sbcs.w	r1, r5, ip
 8009886:	dbda      	blt.n	800983e <__cleanup_context+0x4a>
 8009888:	e7e9      	b.n	800985e <__cleanup_context+0x6a>
 800988a:	4680      	mov	r8, r0
 800988c:	2300      	movs	r3, #0
 800988e:	e9c6 3300 	strd	r3, r3, [r6]
 8009892:	4640      	mov	r0, r8
 8009894:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009898:	f1b8 0f00 	cmp.w	r8, #0
 800989c:	d005      	beq.n	80098aa <__cleanup_context+0xb6>
 800989e:	f7ff fd53 	bl	8009348 <rcutils_reset_error>
 80098a2:	e7c1      	b.n	8009828 <__cleanup_context+0x34>
 80098a4:	f7ff fd50 	bl	8009348 <rcutils_reset_error>
 80098a8:	e7b7      	b.n	800981a <__cleanup_context+0x26>
 80098aa:	f7ff ff83 	bl	80097b4 <rcl_convert_rmw_ret_to_rcl_ret>
 80098ae:	4680      	mov	r8, r0
 80098b0:	e7f5      	b.n	800989e <__cleanup_context+0xaa>
 80098b2:	bf00      	nop

080098b4 <rcl_init>:
 80098b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80098b8:	1e04      	subs	r4, r0, #0
 80098ba:	b0a5      	sub	sp, #148	@ 0x94
 80098bc:	460d      	mov	r5, r1
 80098be:	4617      	mov	r7, r2
 80098c0:	461e      	mov	r6, r3
 80098c2:	dd13      	ble.n	80098ec <rcl_init+0x38>
 80098c4:	b161      	cbz	r1, 80098e0 <rcl_init+0x2c>
 80098c6:	f1a1 0e04 	sub.w	lr, r1, #4
 80098ca:	f04f 0c00 	mov.w	ip, #0
 80098ce:	e001      	b.n	80098d4 <rcl_init+0x20>
 80098d0:	4564      	cmp	r4, ip
 80098d2:	d00d      	beq.n	80098f0 <rcl_init+0x3c>
 80098d4:	f85e 0f04 	ldr.w	r0, [lr, #4]!
 80098d8:	f10c 0c01 	add.w	ip, ip, #1
 80098dc:	2800      	cmp	r0, #0
 80098de:	d1f7      	bne.n	80098d0 <rcl_init+0x1c>
 80098e0:	f04f 080b 	mov.w	r8, #11
 80098e4:	4640      	mov	r0, r8
 80098e6:	b025      	add	sp, #148	@ 0x94
 80098e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80098ec:	2900      	cmp	r1, #0
 80098ee:	d1f7      	bne.n	80098e0 <rcl_init+0x2c>
 80098f0:	2f00      	cmp	r7, #0
 80098f2:	d0f5      	beq.n	80098e0 <rcl_init+0x2c>
 80098f4:	683b      	ldr	r3, [r7, #0]
 80098f6:	2b00      	cmp	r3, #0
 80098f8:	d0f2      	beq.n	80098e0 <rcl_init+0x2c>
 80098fa:	469c      	mov	ip, r3
 80098fc:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8009900:	f10d 0e7c 	add.w	lr, sp, #124	@ 0x7c
 8009904:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8009908:	f8dc 3000 	ldr.w	r3, [ip]
 800990c:	f8ce 3000 	str.w	r3, [lr]
 8009910:	a81f      	add	r0, sp, #124	@ 0x7c
 8009912:	f7ff fcef 	bl	80092f4 <rcutils_allocator_is_valid>
 8009916:	2800      	cmp	r0, #0
 8009918:	d0e2      	beq.n	80098e0 <rcl_init+0x2c>
 800991a:	2e00      	cmp	r6, #0
 800991c:	d0e0      	beq.n	80098e0 <rcl_init+0x2c>
 800991e:	6833      	ldr	r3, [r6, #0]
 8009920:	2b00      	cmp	r3, #0
 8009922:	d173      	bne.n	8009a0c <rcl_init+0x158>
 8009924:	e9dd 3222 	ldrd	r3, r2, [sp, #136]	@ 0x88
 8009928:	2198      	movs	r1, #152	@ 0x98
 800992a:	2001      	movs	r0, #1
 800992c:	4798      	blx	r3
 800992e:	4680      	mov	r8, r0
 8009930:	6030      	str	r0, [r6, #0]
 8009932:	2800      	cmp	r0, #0
 8009934:	f000 80ac 	beq.w	8009a90 <rcl_init+0x1dc>
 8009938:	a802      	add	r0, sp, #8
 800993a:	f002 ff25 	bl	800c788 <rmw_get_zero_initialized_context>
 800993e:	a902      	add	r1, sp, #8
 8009940:	f108 0028 	add.w	r0, r8, #40	@ 0x28
 8009944:	2270      	movs	r2, #112	@ 0x70
 8009946:	f00a fbc8 	bl	80140da <memcpy>
 800994a:	f10d 0e7c 	add.w	lr, sp, #124	@ 0x7c
 800994e:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8009952:	f8d6 8000 	ldr.w	r8, [r6]
 8009956:	46c4      	mov	ip, r8
 8009958:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800995c:	f8de 3000 	ldr.w	r3, [lr]
 8009960:	f8cc 3000 	str.w	r3, [ip]
 8009964:	f108 0114 	add.w	r1, r8, #20
 8009968:	4638      	mov	r0, r7
 800996a:	f000 f92f 	bl	8009bcc <rcl_init_options_copy>
 800996e:	4680      	mov	r8, r0
 8009970:	2800      	cmp	r0, #0
 8009972:	d147      	bne.n	8009a04 <rcl_init+0x150>
 8009974:	f8d6 9000 	ldr.w	r9, [r6]
 8009978:	ea4f 7ae4 	mov.w	sl, r4, asr #31
 800997c:	f8c9 0020 	str.w	r0, [r9, #32]
 8009980:	f8c9 4018 	str.w	r4, [r9, #24]
 8009984:	f8c9 a01c 	str.w	sl, [r9, #28]
 8009988:	2c00      	cmp	r4, #0
 800998a:	d047      	beq.n	8009a1c <rcl_init+0x168>
 800998c:	2d00      	cmp	r5, #0
 800998e:	d045      	beq.n	8009a1c <rcl_init+0x168>
 8009990:	e9dd 3222 	ldrd	r3, r2, [sp, #136]	@ 0x88
 8009994:	2104      	movs	r1, #4
 8009996:	4620      	mov	r0, r4
 8009998:	4798      	blx	r3
 800999a:	f8c9 0020 	str.w	r0, [r9, #32]
 800999e:	f8d6 9000 	ldr.w	r9, [r6]
 80099a2:	f8d9 b020 	ldr.w	fp, [r9, #32]
 80099a6:	f1bb 0f00 	cmp.w	fp, #0
 80099aa:	d029      	beq.n	8009a00 <rcl_init+0x14c>
 80099ac:	2c01      	cmp	r4, #1
 80099ae:	f17a 0300 	sbcs.w	r3, sl, #0
 80099b2:	db33      	blt.n	8009a1c <rcl_init+0x168>
 80099b4:	f04f 0800 	mov.w	r8, #0
 80099b8:	3d04      	subs	r5, #4
 80099ba:	46c1      	mov	r9, r8
 80099bc:	e00d      	b.n	80099da <rcl_init+0x126>
 80099be:	6829      	ldr	r1, [r5, #0]
 80099c0:	f00a fb8b 	bl	80140da <memcpy>
 80099c4:	f118 0801 	adds.w	r8, r8, #1
 80099c8:	f149 0900 	adc.w	r9, r9, #0
 80099cc:	45ca      	cmp	sl, r9
 80099ce:	bf08      	it	eq
 80099d0:	4544      	cmpeq	r4, r8
 80099d2:	d021      	beq.n	8009a18 <rcl_init+0x164>
 80099d4:	6833      	ldr	r3, [r6, #0]
 80099d6:	f8d3 b020 	ldr.w	fp, [r3, #32]
 80099da:	f855 0f04 	ldr.w	r0, [r5, #4]!
 80099de:	f7f6 fc5f 	bl	80002a0 <strlen>
 80099e2:	1c42      	adds	r2, r0, #1
 80099e4:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 80099e6:	9923      	ldr	r1, [sp, #140]	@ 0x8c
 80099e8:	9201      	str	r2, [sp, #4]
 80099ea:	4610      	mov	r0, r2
 80099ec:	4798      	blx	r3
 80099ee:	6833      	ldr	r3, [r6, #0]
 80099f0:	f84b 0028 	str.w	r0, [fp, r8, lsl #2]
 80099f4:	6a1b      	ldr	r3, [r3, #32]
 80099f6:	9a01      	ldr	r2, [sp, #4]
 80099f8:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 80099fc:	2800      	cmp	r0, #0
 80099fe:	d1de      	bne.n	80099be <rcl_init+0x10a>
 8009a00:	f04f 080a 	mov.w	r8, #10
 8009a04:	4630      	mov	r0, r6
 8009a06:	f7ff fef5 	bl	80097f4 <__cleanup_context>
 8009a0a:	e76b      	b.n	80098e4 <rcl_init+0x30>
 8009a0c:	f04f 0864 	mov.w	r8, #100	@ 0x64
 8009a10:	4640      	mov	r0, r8
 8009a12:	b025      	add	sp, #148	@ 0x94
 8009a14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a18:	f8d6 9000 	ldr.w	r9, [r6]
 8009a1c:	4a26      	ldr	r2, [pc, #152]	@ (8009ab8 <rcl_init+0x204>)
 8009a1e:	6813      	ldr	r3, [r2, #0]
 8009a20:	3301      	adds	r3, #1
 8009a22:	d030      	beq.n	8009a86 <rcl_init+0x1d2>
 8009a24:	461d      	mov	r5, r3
 8009a26:	2000      	movs	r0, #0
 8009a28:	4619      	mov	r1, r3
 8009a2a:	f8d9 4014 	ldr.w	r4, [r9, #20]
 8009a2e:	6073      	str	r3, [r6, #4]
 8009a30:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8009a32:	6011      	str	r1, [r2, #0]
 8009a34:	3301      	adds	r3, #1
 8009a36:	e9c4 5006 	strd	r5, r0, [r4, #24]
 8009a3a:	d033      	beq.n	8009aa4 <rcl_init+0x1f0>
 8009a3c:	683b      	ldr	r3, [r7, #0]
 8009a3e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8009a42:	f104 0530 	add.w	r5, r4, #48	@ 0x30
 8009a46:	b333      	cbz	r3, 8009a96 <rcl_init+0x1e2>
 8009a48:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8009a4a:	f894 0030 	ldrb.w	r0, [r4, #48]	@ 0x30
 8009a4e:	b953      	cbnz	r3, 8009a66 <rcl_init+0x1b2>
 8009a50:	2801      	cmp	r0, #1
 8009a52:	d008      	beq.n	8009a66 <rcl_init+0x1b2>
 8009a54:	a91f      	add	r1, sp, #124	@ 0x7c
 8009a56:	4628      	mov	r0, r5
 8009a58:	f007 ffa4 	bl	80119a4 <rcl_get_discovery_static_peers>
 8009a5c:	4680      	mov	r8, r0
 8009a5e:	2800      	cmp	r0, #0
 8009a60:	d1d0      	bne.n	8009a04 <rcl_init+0x150>
 8009a62:	f894 0030 	ldrb.w	r0, [r4, #48]	@ 0x30
 8009a66:	f007 ff93 	bl	8011990 <rcl_automatic_discovery_range_to_string>
 8009a6a:	6831      	ldr	r1, [r6, #0]
 8009a6c:	6948      	ldr	r0, [r1, #20]
 8009a6e:	3128      	adds	r1, #40	@ 0x28
 8009a70:	3018      	adds	r0, #24
 8009a72:	f003 f959 	bl	800cd28 <rmw_init>
 8009a76:	4680      	mov	r8, r0
 8009a78:	2800      	cmp	r0, #0
 8009a7a:	f43f af33 	beq.w	80098e4 <rcl_init+0x30>
 8009a7e:	f7ff fe99 	bl	80097b4 <rcl_convert_rmw_ret_to_rcl_ret>
 8009a82:	4680      	mov	r8, r0
 8009a84:	e7be      	b.n	8009a04 <rcl_init+0x150>
 8009a86:	2101      	movs	r1, #1
 8009a88:	4618      	mov	r0, r3
 8009a8a:	460d      	mov	r5, r1
 8009a8c:	460b      	mov	r3, r1
 8009a8e:	e7cc      	b.n	8009a2a <rcl_init+0x176>
 8009a90:	f04f 080a 	mov.w	r8, #10
 8009a94:	e726      	b.n	80098e4 <rcl_init+0x30>
 8009a96:	4628      	mov	r0, r5
 8009a98:	f007 ff38 	bl	801190c <rcl_get_automatic_discovery_range>
 8009a9c:	4680      	mov	r8, r0
 8009a9e:	2800      	cmp	r0, #0
 8009aa0:	d0d2      	beq.n	8009a48 <rcl_init+0x194>
 8009aa2:	e7af      	b.n	8009a04 <rcl_init+0x150>
 8009aa4:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 8009aa8:	f007 ffe6 	bl	8011a78 <rcl_get_default_domain_id>
 8009aac:	4680      	mov	r8, r0
 8009aae:	2800      	cmp	r0, #0
 8009ab0:	d1a8      	bne.n	8009a04 <rcl_init+0x150>
 8009ab2:	6833      	ldr	r3, [r6, #0]
 8009ab4:	695c      	ldr	r4, [r3, #20]
 8009ab6:	e7c1      	b.n	8009a3c <rcl_init+0x188>
 8009ab8:	200095b8 	.word	0x200095b8

08009abc <rcl_get_zero_initialized_init_options>:
 8009abc:	2000      	movs	r0, #0
 8009abe:	4770      	bx	lr

08009ac0 <rcl_init_options_init>:
 8009ac0:	b084      	sub	sp, #16
 8009ac2:	b570      	push	{r4, r5, r6, lr}
 8009ac4:	b09e      	sub	sp, #120	@ 0x78
 8009ac6:	ad23      	add	r5, sp, #140	@ 0x8c
 8009ac8:	e885 000e 	stmia.w	r5, {r1, r2, r3}
 8009acc:	2800      	cmp	r0, #0
 8009ace:	d046      	beq.n	8009b5e <rcl_init_options_init+0x9e>
 8009ad0:	6803      	ldr	r3, [r0, #0]
 8009ad2:	4604      	mov	r4, r0
 8009ad4:	b133      	cbz	r3, 8009ae4 <rcl_init_options_init+0x24>
 8009ad6:	2564      	movs	r5, #100	@ 0x64
 8009ad8:	4628      	mov	r0, r5
 8009ada:	b01e      	add	sp, #120	@ 0x78
 8009adc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8009ae0:	b004      	add	sp, #16
 8009ae2:	4770      	bx	lr
 8009ae4:	4628      	mov	r0, r5
 8009ae6:	f7ff fc05 	bl	80092f4 <rcutils_allocator_is_valid>
 8009aea:	2800      	cmp	r0, #0
 8009aec:	d037      	beq.n	8009b5e <rcl_init_options_init+0x9e>
 8009aee:	46ae      	mov	lr, r5
 8009af0:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8009af4:	f10d 0c64 	add.w	ip, sp, #100	@ 0x64
 8009af8:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8009afc:	f8de 3000 	ldr.w	r3, [lr]
 8009b00:	f8cc 3000 	str.w	r3, [ip]
 8009b04:	9927      	ldr	r1, [sp, #156]	@ 0x9c
 8009b06:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8009b08:	2070      	movs	r0, #112	@ 0x70
 8009b0a:	4798      	blx	r3
 8009b0c:	4606      	mov	r6, r0
 8009b0e:	6020      	str	r0, [r4, #0]
 8009b10:	b338      	cbz	r0, 8009b62 <rcl_init_options_init+0xa2>
 8009b12:	f10d 0c64 	add.w	ip, sp, #100	@ 0x64
 8009b16:	4686      	mov	lr, r0
 8009b18:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8009b1c:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8009b20:	f8dc 3000 	ldr.w	r3, [ip]
 8009b24:	f8ce 3000 	str.w	r3, [lr]
 8009b28:	a802      	add	r0, sp, #8
 8009b2a:	f002 fe37 	bl	800c79c <rmw_get_zero_initialized_init_options>
 8009b2e:	2258      	movs	r2, #88	@ 0x58
 8009b30:	a902      	add	r1, sp, #8
 8009b32:	f106 0018 	add.w	r0, r6, #24
 8009b36:	f00a fad0 	bl	80140da <memcpy>
 8009b3a:	ab26      	add	r3, sp, #152	@ 0x98
 8009b3c:	e893 0003 	ldmia.w	r3, {r0, r1}
 8009b40:	6826      	ldr	r6, [r4, #0]
 8009b42:	e88d 0003 	stmia.w	sp, {r0, r1}
 8009b46:	f106 0018 	add.w	r0, r6, #24
 8009b4a:	e895 000e 	ldmia.w	r5, {r1, r2, r3}
 8009b4e:	f002 fffb 	bl	800cb48 <rmw_init_options_init>
 8009b52:	4605      	mov	r5, r0
 8009b54:	b938      	cbnz	r0, 8009b66 <rcl_init_options_init+0xa6>
 8009b56:	6823      	ldr	r3, [r4, #0]
 8009b58:	f883 0030 	strb.w	r0, [r3, #48]	@ 0x30
 8009b5c:	e7bc      	b.n	8009ad8 <rcl_init_options_init+0x18>
 8009b5e:	250b      	movs	r5, #11
 8009b60:	e7ba      	b.n	8009ad8 <rcl_init_options_init+0x18>
 8009b62:	250a      	movs	r5, #10
 8009b64:	e7b8      	b.n	8009ad8 <rcl_init_options_init+0x18>
 8009b66:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8009b68:	9927      	ldr	r1, [sp, #156]	@ 0x9c
 8009b6a:	6820      	ldr	r0, [r4, #0]
 8009b6c:	4798      	blx	r3
 8009b6e:	4628      	mov	r0, r5
 8009b70:	f7ff fe20 	bl	80097b4 <rcl_convert_rmw_ret_to_rcl_ret>
 8009b74:	4605      	mov	r5, r0
 8009b76:	e7af      	b.n	8009ad8 <rcl_init_options_init+0x18>

08009b78 <rcl_init_options_fini>:
 8009b78:	b530      	push	{r4, r5, lr}
 8009b7a:	b087      	sub	sp, #28
 8009b7c:	b1f0      	cbz	r0, 8009bbc <rcl_init_options_fini+0x44>
 8009b7e:	6803      	ldr	r3, [r0, #0]
 8009b80:	4604      	mov	r4, r0
 8009b82:	b1db      	cbz	r3, 8009bbc <rcl_init_options_fini+0x44>
 8009b84:	469c      	mov	ip, r3
 8009b86:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8009b8a:	f10d 0e04 	add.w	lr, sp, #4
 8009b8e:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8009b92:	f8dc 3000 	ldr.w	r3, [ip]
 8009b96:	f8ce 3000 	str.w	r3, [lr]
 8009b9a:	a801      	add	r0, sp, #4
 8009b9c:	f7ff fbaa 	bl	80092f4 <rcutils_allocator_is_valid>
 8009ba0:	b160      	cbz	r0, 8009bbc <rcl_init_options_fini+0x44>
 8009ba2:	6820      	ldr	r0, [r4, #0]
 8009ba4:	3018      	adds	r0, #24
 8009ba6:	f003 f881 	bl	800ccac <rmw_init_options_fini>
 8009baa:	4605      	mov	r5, r0
 8009bac:	b950      	cbnz	r0, 8009bc4 <rcl_init_options_fini+0x4c>
 8009bae:	6820      	ldr	r0, [r4, #0]
 8009bb0:	9b02      	ldr	r3, [sp, #8]
 8009bb2:	9905      	ldr	r1, [sp, #20]
 8009bb4:	4798      	blx	r3
 8009bb6:	4628      	mov	r0, r5
 8009bb8:	b007      	add	sp, #28
 8009bba:	bd30      	pop	{r4, r5, pc}
 8009bbc:	250b      	movs	r5, #11
 8009bbe:	4628      	mov	r0, r5
 8009bc0:	b007      	add	sp, #28
 8009bc2:	bd30      	pop	{r4, r5, pc}
 8009bc4:	f7ff fdf6 	bl	80097b4 <rcl_convert_rmw_ret_to_rcl_ret>
 8009bc8:	4605      	mov	r5, r0
 8009bca:	e7f8      	b.n	8009bbe <rcl_init_options_fini+0x46>

08009bcc <rcl_init_options_copy>:
 8009bcc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009bce:	b09d      	sub	sp, #116	@ 0x74
 8009bd0:	2800      	cmp	r0, #0
 8009bd2:	d04a      	beq.n	8009c6a <rcl_init_options_copy+0x9e>
 8009bd4:	4604      	mov	r4, r0
 8009bd6:	6800      	ldr	r0, [r0, #0]
 8009bd8:	2800      	cmp	r0, #0
 8009bda:	d046      	beq.n	8009c6a <rcl_init_options_copy+0x9e>
 8009bdc:	460d      	mov	r5, r1
 8009bde:	f7ff fb89 	bl	80092f4 <rcutils_allocator_is_valid>
 8009be2:	2800      	cmp	r0, #0
 8009be4:	d041      	beq.n	8009c6a <rcl_init_options_copy+0x9e>
 8009be6:	2d00      	cmp	r5, #0
 8009be8:	d03f      	beq.n	8009c6a <rcl_init_options_copy+0x9e>
 8009bea:	682b      	ldr	r3, [r5, #0]
 8009bec:	b11b      	cbz	r3, 8009bf6 <rcl_init_options_copy+0x2a>
 8009bee:	2464      	movs	r4, #100	@ 0x64
 8009bf0:	4620      	mov	r0, r4
 8009bf2:	b01d      	add	sp, #116	@ 0x74
 8009bf4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009bf6:	6826      	ldr	r6, [r4, #0]
 8009bf8:	46b6      	mov	lr, r6
 8009bfa:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8009bfe:	f10d 0c5c 	add.w	ip, sp, #92	@ 0x5c
 8009c02:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8009c06:	f8de 3000 	ldr.w	r3, [lr]
 8009c0a:	6837      	ldr	r7, [r6, #0]
 8009c0c:	f8cc 3000 	str.w	r3, [ip]
 8009c10:	4619      	mov	r1, r3
 8009c12:	2070      	movs	r0, #112	@ 0x70
 8009c14:	47b8      	blx	r7
 8009c16:	4606      	mov	r6, r0
 8009c18:	6028      	str	r0, [r5, #0]
 8009c1a:	b350      	cbz	r0, 8009c72 <rcl_init_options_copy+0xa6>
 8009c1c:	f10d 0c5c 	add.w	ip, sp, #92	@ 0x5c
 8009c20:	4686      	mov	lr, r0
 8009c22:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8009c26:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8009c2a:	f8dc 3000 	ldr.w	r3, [ip]
 8009c2e:	f8ce 3000 	str.w	r3, [lr]
 8009c32:	4668      	mov	r0, sp
 8009c34:	f002 fdb2 	bl	800c79c <rmw_get_zero_initialized_init_options>
 8009c38:	2258      	movs	r2, #88	@ 0x58
 8009c3a:	4669      	mov	r1, sp
 8009c3c:	f106 0018 	add.w	r0, r6, #24
 8009c40:	f00a fa4b 	bl	80140da <memcpy>
 8009c44:	6820      	ldr	r0, [r4, #0]
 8009c46:	6829      	ldr	r1, [r5, #0]
 8009c48:	3018      	adds	r0, #24
 8009c4a:	3118      	adds	r1, #24
 8009c4c:	f002 ffde 	bl	800cc0c <rmw_init_options_copy>
 8009c50:	4604      	mov	r4, r0
 8009c52:	2800      	cmp	r0, #0
 8009c54:	d0cc      	beq.n	8009bf0 <rcl_init_options_copy+0x24>
 8009c56:	f7ff fb61 	bl	800931c <rcutils_get_error_string>
 8009c5a:	f7ff fb75 	bl	8009348 <rcutils_reset_error>
 8009c5e:	4628      	mov	r0, r5
 8009c60:	f7ff ff8a 	bl	8009b78 <rcl_init_options_fini>
 8009c64:	b138      	cbz	r0, 8009c76 <rcl_init_options_copy+0xaa>
 8009c66:	4604      	mov	r4, r0
 8009c68:	e7c2      	b.n	8009bf0 <rcl_init_options_copy+0x24>
 8009c6a:	240b      	movs	r4, #11
 8009c6c:	4620      	mov	r0, r4
 8009c6e:	b01d      	add	sp, #116	@ 0x74
 8009c70:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009c72:	240a      	movs	r4, #10
 8009c74:	e7bc      	b.n	8009bf0 <rcl_init_options_copy+0x24>
 8009c76:	4620      	mov	r0, r4
 8009c78:	b01d      	add	sp, #116	@ 0x74
 8009c7a:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8009c7e:	f7ff bd99 	b.w	80097b4 <rcl_convert_rmw_ret_to_rcl_ret>
 8009c82:	bf00      	nop

08009c84 <rcl_get_zero_initialized_node>:
 8009c84:	4a03      	ldr	r2, [pc, #12]	@ (8009c94 <rcl_get_zero_initialized_node+0x10>)
 8009c86:	4603      	mov	r3, r0
 8009c88:	e892 0003 	ldmia.w	r2, {r0, r1}
 8009c8c:	e883 0003 	stmia.w	r3, {r0, r1}
 8009c90:	4618      	mov	r0, r3
 8009c92:	4770      	bx	lr
 8009c94:	080157ac 	.word	0x080157ac

08009c98 <rcl_node_init>:
 8009c98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c9c:	b0ab      	sub	sp, #172	@ 0xac
 8009c9e:	4604      	mov	r4, r0
 8009ca0:	9d34      	ldr	r5, [sp, #208]	@ 0xd0
 8009ca2:	a825      	add	r0, sp, #148	@ 0x94
 8009ca4:	4689      	mov	r9, r1
 8009ca6:	4690      	mov	r8, r2
 8009ca8:	461f      	mov	r7, r3
 8009caa:	f008 f90b 	bl	8011ec4 <rcl_guard_condition_get_default_options>
 8009cae:	2d00      	cmp	r5, #0
 8009cb0:	f000 80d8 	beq.w	8009e64 <rcl_node_init+0x1cc>
 8009cb4:	4628      	mov	r0, r5
 8009cb6:	f7ff fb1d 	bl	80092f4 <rcutils_allocator_is_valid>
 8009cba:	2800      	cmp	r0, #0
 8009cbc:	f000 80d2 	beq.w	8009e64 <rcl_node_init+0x1cc>
 8009cc0:	f1b9 0f00 	cmp.w	r9, #0
 8009cc4:	f000 80ce 	beq.w	8009e64 <rcl_node_init+0x1cc>
 8009cc8:	f1b8 0f00 	cmp.w	r8, #0
 8009ccc:	f000 80ca 	beq.w	8009e64 <rcl_node_init+0x1cc>
 8009cd0:	2c00      	cmp	r4, #0
 8009cd2:	f000 80c7 	beq.w	8009e64 <rcl_node_init+0x1cc>
 8009cd6:	6866      	ldr	r6, [r4, #4]
 8009cd8:	2e00      	cmp	r6, #0
 8009cda:	f040 80ca 	bne.w	8009e72 <rcl_node_init+0x1da>
 8009cde:	2f00      	cmp	r7, #0
 8009ce0:	f000 80c0 	beq.w	8009e64 <rcl_node_init+0x1cc>
 8009ce4:	4638      	mov	r0, r7
 8009ce6:	f7ff fd7f 	bl	80097e8 <rcl_context_is_valid>
 8009cea:	2800      	cmp	r0, #0
 8009cec:	f000 80bf 	beq.w	8009e6e <rcl_node_init+0x1d6>
 8009cf0:	4632      	mov	r2, r6
 8009cf2:	a924      	add	r1, sp, #144	@ 0x90
 8009cf4:	4648      	mov	r0, r9
 8009cf6:	9624      	str	r6, [sp, #144]	@ 0x90
 8009cf8:	f002 fe66 	bl	800c9c8 <rmw_validate_node_name>
 8009cfc:	4606      	mov	r6, r0
 8009cfe:	2800      	cmp	r0, #0
 8009d00:	f040 80b1 	bne.w	8009e66 <rcl_node_init+0x1ce>
 8009d04:	9824      	ldr	r0, [sp, #144]	@ 0x90
 8009d06:	2800      	cmp	r0, #0
 8009d08:	f040 8104 	bne.w	8009f14 <rcl_node_init+0x27c>
 8009d0c:	f898 3000 	ldrb.w	r3, [r8]
 8009d10:	2b00      	cmp	r3, #0
 8009d12:	f000 80f0 	beq.w	8009ef6 <rcl_node_init+0x25e>
 8009d16:	2b2f      	cmp	r3, #47	@ 0x2f
 8009d18:	f000 80b0 	beq.w	8009e7c <rcl_node_init+0x1e4>
 8009d1c:	4b85      	ldr	r3, [pc, #532]	@ (8009f34 <rcl_node_init+0x29c>)
 8009d1e:	f8cd 800c 	str.w	r8, [sp, #12]
 8009d22:	9302      	str	r3, [sp, #8]
 8009d24:	692b      	ldr	r3, [r5, #16]
 8009d26:	9300      	str	r3, [sp, #0]
 8009d28:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8009d2c:	9301      	str	r3, [sp, #4]
 8009d2e:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8009d32:	f002 fa8f 	bl	800c254 <rcutils_format_string_limit>
 8009d36:	4680      	mov	r8, r0
 8009d38:	f1b8 0f00 	cmp.w	r8, #0
 8009d3c:	f000 80e8 	beq.w	8009f10 <rcl_node_init+0x278>
 8009d40:	2200      	movs	r2, #0
 8009d42:	a924      	add	r1, sp, #144	@ 0x90
 8009d44:	4640      	mov	r0, r8
 8009d46:	9224      	str	r2, [sp, #144]	@ 0x90
 8009d48:	f002 fe20 	bl	800c98c <rmw_validate_namespace>
 8009d4c:	4606      	mov	r6, r0
 8009d4e:	2800      	cmp	r0, #0
 8009d50:	f040 80a4 	bne.w	8009e9c <rcl_node_init+0x204>
 8009d54:	9824      	ldr	r0, [sp, #144]	@ 0x90
 8009d56:	2800      	cmp	r0, #0
 8009d58:	f040 809d 	bne.w	8009e96 <rcl_node_init+0x1fe>
 8009d5c:	e9d5 3203 	ldrd	r3, r2, [r5, #12]
 8009d60:	2178      	movs	r1, #120	@ 0x78
 8009d62:	2001      	movs	r0, #1
 8009d64:	4798      	blx	r3
 8009d66:	4606      	mov	r6, r0
 8009d68:	6060      	str	r0, [r4, #4]
 8009d6a:	2800      	cmp	r0, #0
 8009d6c:	f000 80d6 	beq.w	8009f1c <rcl_node_init+0x284>
 8009d70:	a80a      	add	r0, sp, #40	@ 0x28
 8009d72:	f000 f90f 	bl	8009f94 <rcl_node_get_default_options>
 8009d76:	a90a      	add	r1, sp, #40	@ 0x28
 8009d78:	4630      	mov	r0, r6
 8009d7a:	2268      	movs	r2, #104	@ 0x68
 8009d7c:	f00a f9ad 	bl	80140da <memcpy>
 8009d80:	6861      	ldr	r1, [r4, #4]
 8009d82:	6027      	str	r7, [r4, #0]
 8009d84:	4628      	mov	r0, r5
 8009d86:	f000 f913 	bl	8009fb0 <rcl_node_options_copy>
 8009d8a:	4606      	mov	r6, r0
 8009d8c:	2800      	cmp	r0, #0
 8009d8e:	f040 8085 	bne.w	8009e9c <rcl_node_init+0x204>
 8009d92:	4640      	mov	r0, r8
 8009d94:	f7f6 fa84 	bl	80002a0 <strlen>
 8009d98:	eb08 0300 	add.w	r3, r8, r0
 8009d9c:	6866      	ldr	r6, [r4, #4]
 8009d9e:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8009da2:	e9cd 8903 	strd	r8, r9, [sp, #12]
 8009da6:	2b2f      	cmp	r3, #47	@ 0x2f
 8009da8:	bf0c      	ite	eq
 8009daa:	4b63      	ldreq	r3, [pc, #396]	@ (8009f38 <rcl_node_init+0x2a0>)
 8009dac:	4b63      	ldrne	r3, [pc, #396]	@ (8009f3c <rcl_node_init+0x2a4>)
 8009dae:	9302      	str	r3, [sp, #8]
 8009db0:	692b      	ldr	r3, [r5, #16]
 8009db2:	9300      	str	r3, [sp, #0]
 8009db4:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8009db8:	9301      	str	r3, [sp, #4]
 8009dba:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8009dbe:	f002 fa49 	bl	800c254 <rcutils_format_string_limit>
 8009dc2:	6863      	ldr	r3, [r4, #4]
 8009dc4:	6770      	str	r0, [r6, #116]	@ 0x74
 8009dc6:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 8009dc8:	2a00      	cmp	r2, #0
 8009dca:	f000 80a9 	beq.w	8009f20 <rcl_node_init+0x288>
 8009dce:	6822      	ldr	r2, [r4, #0]
 8009dd0:	9307      	str	r3, [sp, #28]
 8009dd2:	6810      	ldr	r0, [r2, #0]
 8009dd4:	4649      	mov	r1, r9
 8009dd6:	3028      	adds	r0, #40	@ 0x28
 8009dd8:	4642      	mov	r2, r8
 8009dda:	f003 f987 	bl	800d0ec <rmw_create_node>
 8009dde:	9b07      	ldr	r3, [sp, #28]
 8009de0:	6698      	str	r0, [r3, #104]	@ 0x68
 8009de2:	6863      	ldr	r3, [r4, #4]
 8009de4:	6e98      	ldr	r0, [r3, #104]	@ 0x68
 8009de6:	2800      	cmp	r0, #0
 8009de8:	f000 809d 	beq.w	8009f26 <rcl_node_init+0x28e>
 8009dec:	f003 fa10 	bl	800d210 <rmw_node_get_graph_guard_condition>
 8009df0:	4681      	mov	r9, r0
 8009df2:	2800      	cmp	r0, #0
 8009df4:	f000 809c 	beq.w	8009f30 <rcl_node_init+0x298>
 8009df8:	682b      	ldr	r3, [r5, #0]
 8009dfa:	6929      	ldr	r1, [r5, #16]
 8009dfc:	6866      	ldr	r6, [r4, #4]
 8009dfe:	2008      	movs	r0, #8
 8009e00:	4798      	blx	r3
 8009e02:	6863      	ldr	r3, [r4, #4]
 8009e04:	66f0      	str	r0, [r6, #108]	@ 0x6c
 8009e06:	f8d3 a06c 	ldr.w	sl, [r3, #108]	@ 0x6c
 8009e0a:	f1ba 0f00 	cmp.w	sl, #0
 8009e0e:	f000 808d 	beq.w	8009f2c <rcl_node_init+0x294>
 8009e12:	f10d 0b20 	add.w	fp, sp, #32
 8009e16:	4658      	mov	r0, fp
 8009e18:	f007 ffc8 	bl	8011dac <rcl_get_zero_initialized_guard_condition>
 8009e1c:	e89b 0003 	ldmia.w	fp, {r0, r1}
 8009e20:	6863      	ldr	r3, [r4, #4]
 8009e22:	46ac      	mov	ip, r5
 8009e24:	f8d3 e06c 	ldr.w	lr, [r3, #108]	@ 0x6c
 8009e28:	e88a 0003 	stmia.w	sl, {r0, r1}
 8009e2c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8009e30:	ae25      	add	r6, sp, #148	@ 0x94
 8009e32:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8009e34:	f8dc 3000 	ldr.w	r3, [ip]
 8009e38:	6033      	str	r3, [r6, #0]
 8009e3a:	ab2a      	add	r3, sp, #168	@ 0xa8
 8009e3c:	e913 000f 	ldmdb	r3, {r0, r1, r2, r3}
 8009e40:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 8009e44:	9b25      	ldr	r3, [sp, #148]	@ 0x94
 8009e46:	463a      	mov	r2, r7
 8009e48:	4649      	mov	r1, r9
 8009e4a:	4670      	mov	r0, lr
 8009e4c:	f007 ffb8 	bl	8011dc0 <rcl_guard_condition_init_from_rmw>
 8009e50:	4606      	mov	r6, r0
 8009e52:	bb18      	cbnz	r0, 8009e9c <rcl_node_init+0x204>
 8009e54:	686b      	ldr	r3, [r5, #4]
 8009e56:	6929      	ldr	r1, [r5, #16]
 8009e58:	4798      	blx	r3
 8009e5a:	686b      	ldr	r3, [r5, #4]
 8009e5c:	6929      	ldr	r1, [r5, #16]
 8009e5e:	4640      	mov	r0, r8
 8009e60:	4798      	blx	r3
 8009e62:	e000      	b.n	8009e66 <rcl_node_init+0x1ce>
 8009e64:	260b      	movs	r6, #11
 8009e66:	4630      	mov	r0, r6
 8009e68:	b02b      	add	sp, #172	@ 0xac
 8009e6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e6e:	2665      	movs	r6, #101	@ 0x65
 8009e70:	e7f9      	b.n	8009e66 <rcl_node_init+0x1ce>
 8009e72:	2664      	movs	r6, #100	@ 0x64
 8009e74:	4630      	mov	r0, r6
 8009e76:	b02b      	add	sp, #172	@ 0xac
 8009e78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e7c:	f105 030c 	add.w	r3, r5, #12
 8009e80:	e893 0003 	ldmia.w	r3, {r0, r1}
 8009e84:	e88d 0003 	stmia.w	sp, {r0, r1}
 8009e88:	4640      	mov	r0, r8
 8009e8a:	e895 000e 	ldmia.w	r5, {r1, r2, r3}
 8009e8e:	f002 faff 	bl	800c490 <rcutils_strdup>
 8009e92:	4680      	mov	r8, r0
 8009e94:	e750      	b.n	8009d38 <rcl_node_init+0xa0>
 8009e96:	f002 fd8b 	bl	800c9b0 <rmw_namespace_validation_result_string>
 8009e9a:	26ca      	movs	r6, #202	@ 0xca
 8009e9c:	6863      	ldr	r3, [r4, #4]
 8009e9e:	b1f3      	cbz	r3, 8009ede <rcl_node_init+0x246>
 8009ea0:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 8009ea2:	b138      	cbz	r0, 8009eb4 <rcl_node_init+0x21c>
 8009ea4:	f007 ffec 	bl	8011e80 <rcl_guard_condition_fini>
 8009ea8:	6863      	ldr	r3, [r4, #4]
 8009eaa:	6929      	ldr	r1, [r5, #16]
 8009eac:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 8009eae:	686b      	ldr	r3, [r5, #4]
 8009eb0:	4798      	blx	r3
 8009eb2:	6863      	ldr	r3, [r4, #4]
 8009eb4:	6e98      	ldr	r0, [r3, #104]	@ 0x68
 8009eb6:	b110      	cbz	r0, 8009ebe <rcl_node_init+0x226>
 8009eb8:	f003 f92e 	bl	800d118 <rmw_destroy_node>
 8009ebc:	6863      	ldr	r3, [r4, #4]
 8009ebe:	6f18      	ldr	r0, [r3, #112]	@ 0x70
 8009ec0:	6929      	ldr	r1, [r5, #16]
 8009ec2:	686b      	ldr	r3, [r5, #4]
 8009ec4:	4798      	blx	r3
 8009ec6:	6863      	ldr	r3, [r4, #4]
 8009ec8:	6929      	ldr	r1, [r5, #16]
 8009eca:	6f58      	ldr	r0, [r3, #116]	@ 0x74
 8009ecc:	686b      	ldr	r3, [r5, #4]
 8009ece:	4798      	blx	r3
 8009ed0:	6860      	ldr	r0, [r4, #4]
 8009ed2:	f000 f88b 	bl	8009fec <rcl_node_options_fini>
 8009ed6:	686b      	ldr	r3, [r5, #4]
 8009ed8:	6929      	ldr	r1, [r5, #16]
 8009eda:	6860      	ldr	r0, [r4, #4]
 8009edc:	4798      	blx	r3
 8009ede:	686b      	ldr	r3, [r5, #4]
 8009ee0:	6929      	ldr	r1, [r5, #16]
 8009ee2:	2000      	movs	r0, #0
 8009ee4:	4798      	blx	r3
 8009ee6:	686b      	ldr	r3, [r5, #4]
 8009ee8:	6929      	ldr	r1, [r5, #16]
 8009eea:	4640      	mov	r0, r8
 8009eec:	4798      	blx	r3
 8009eee:	2300      	movs	r3, #0
 8009ef0:	e9c4 3300 	strd	r3, r3, [r4]
 8009ef4:	e7b7      	b.n	8009e66 <rcl_node_init+0x1ce>
 8009ef6:	f105 030c 	add.w	r3, r5, #12
 8009efa:	e893 0003 	ldmia.w	r3, {r0, r1}
 8009efe:	e88d 0003 	stmia.w	sp, {r0, r1}
 8009f02:	480f      	ldr	r0, [pc, #60]	@ (8009f40 <rcl_node_init+0x2a8>)
 8009f04:	e895 000e 	ldmia.w	r5, {r1, r2, r3}
 8009f08:	f002 fac2 	bl	800c490 <rcutils_strdup>
 8009f0c:	4680      	mov	r8, r0
 8009f0e:	e713      	b.n	8009d38 <rcl_node_init+0xa0>
 8009f10:	260a      	movs	r6, #10
 8009f12:	e7a8      	b.n	8009e66 <rcl_node_init+0x1ce>
 8009f14:	f002 fda4 	bl	800ca60 <rmw_node_name_validation_result_string>
 8009f18:	26c9      	movs	r6, #201	@ 0xc9
 8009f1a:	e7a4      	b.n	8009e66 <rcl_node_init+0x1ce>
 8009f1c:	260a      	movs	r6, #10
 8009f1e:	e7de      	b.n	8009ede <rcl_node_init+0x246>
 8009f20:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 8009f22:	260a      	movs	r6, #10
 8009f24:	e7bd      	b.n	8009ea2 <rcl_node_init+0x20a>
 8009f26:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 8009f28:	2601      	movs	r6, #1
 8009f2a:	e7ba      	b.n	8009ea2 <rcl_node_init+0x20a>
 8009f2c:	260a      	movs	r6, #10
 8009f2e:	e7c1      	b.n	8009eb4 <rcl_node_init+0x21c>
 8009f30:	2601      	movs	r6, #1
 8009f32:	e7b3      	b.n	8009e9c <rcl_node_init+0x204>
 8009f34:	080150e8 	.word	0x080150e8
 8009f38:	080150ec 	.word	0x080150ec
 8009f3c:	080150f4 	.word	0x080150f4
 8009f40:	080150e4 	.word	0x080150e4

08009f44 <rcl_node_is_valid>:
 8009f44:	b130      	cbz	r0, 8009f54 <rcl_node_is_valid+0x10>
 8009f46:	6843      	ldr	r3, [r0, #4]
 8009f48:	b123      	cbz	r3, 8009f54 <rcl_node_is_valid+0x10>
 8009f4a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009f4c:	b113      	cbz	r3, 8009f54 <rcl_node_is_valid+0x10>
 8009f4e:	6800      	ldr	r0, [r0, #0]
 8009f50:	f7ff bc4a 	b.w	80097e8 <rcl_context_is_valid>
 8009f54:	2000      	movs	r0, #0
 8009f56:	4770      	bx	lr

08009f58 <rcl_node_get_name>:
 8009f58:	b120      	cbz	r0, 8009f64 <rcl_node_get_name+0xc>
 8009f5a:	6840      	ldr	r0, [r0, #4]
 8009f5c:	b110      	cbz	r0, 8009f64 <rcl_node_get_name+0xc>
 8009f5e:	6e80      	ldr	r0, [r0, #104]	@ 0x68
 8009f60:	b100      	cbz	r0, 8009f64 <rcl_node_get_name+0xc>
 8009f62:	6880      	ldr	r0, [r0, #8]
 8009f64:	4770      	bx	lr
 8009f66:	bf00      	nop

08009f68 <rcl_node_get_namespace>:
 8009f68:	b120      	cbz	r0, 8009f74 <rcl_node_get_namespace+0xc>
 8009f6a:	6840      	ldr	r0, [r0, #4]
 8009f6c:	b110      	cbz	r0, 8009f74 <rcl_node_get_namespace+0xc>
 8009f6e:	6e80      	ldr	r0, [r0, #104]	@ 0x68
 8009f70:	b100      	cbz	r0, 8009f74 <rcl_node_get_namespace+0xc>
 8009f72:	68c0      	ldr	r0, [r0, #12]
 8009f74:	4770      	bx	lr
 8009f76:	bf00      	nop

08009f78 <rcl_node_get_options>:
 8009f78:	b128      	cbz	r0, 8009f86 <rcl_node_get_options+0xe>
 8009f7a:	6840      	ldr	r0, [r0, #4]
 8009f7c:	b118      	cbz	r0, 8009f86 <rcl_node_get_options+0xe>
 8009f7e:	6e83      	ldr	r3, [r0, #104]	@ 0x68
 8009f80:	2b00      	cmp	r3, #0
 8009f82:	bf08      	it	eq
 8009f84:	2000      	moveq	r0, #0
 8009f86:	4770      	bx	lr

08009f88 <rcl_node_get_rmw_handle>:
 8009f88:	b110      	cbz	r0, 8009f90 <rcl_node_get_rmw_handle+0x8>
 8009f8a:	6840      	ldr	r0, [r0, #4]
 8009f8c:	b100      	cbz	r0, 8009f90 <rcl_node_get_rmw_handle+0x8>
 8009f8e:	6e80      	ldr	r0, [r0, #104]	@ 0x68
 8009f90:	4770      	bx	lr
 8009f92:	bf00      	nop

08009f94 <rcl_node_get_default_options>:
 8009f94:	b510      	push	{r4, lr}
 8009f96:	2253      	movs	r2, #83	@ 0x53
 8009f98:	4604      	mov	r4, r0
 8009f9a:	2100      	movs	r1, #0
 8009f9c:	3015      	adds	r0, #21
 8009f9e:	f009 ffc1 	bl	8013f24 <memset>
 8009fa2:	4620      	mov	r0, r4
 8009fa4:	f7ff f97a 	bl	800929c <rcutils_get_default_allocator>
 8009fa8:	2301      	movs	r3, #1
 8009faa:	7523      	strb	r3, [r4, #20]
 8009fac:	4620      	mov	r0, r4
 8009fae:	bd10      	pop	{r4, pc}

08009fb0 <rcl_node_options_copy>:
 8009fb0:	b1d0      	cbz	r0, 8009fe8 <rcl_node_options_copy+0x38>
 8009fb2:	b570      	push	{r4, r5, r6, lr}
 8009fb4:	460c      	mov	r4, r1
 8009fb6:	b1a9      	cbz	r1, 8009fe4 <rcl_node_options_copy+0x34>
 8009fb8:	4288      	cmp	r0, r1
 8009fba:	4684      	mov	ip, r0
 8009fbc:	d012      	beq.n	8009fe4 <rcl_node_options_copy+0x34>
 8009fbe:	4605      	mov	r5, r0
 8009fc0:	8a86      	ldrh	r6, [r0, #20]
 8009fc2:	468e      	mov	lr, r1
 8009fc4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8009fc6:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8009fca:	682b      	ldr	r3, [r5, #0]
 8009fcc:	f8ce 3000 	str.w	r3, [lr]
 8009fd0:	f10c 0118 	add.w	r1, ip, #24
 8009fd4:	2250      	movs	r2, #80	@ 0x50
 8009fd6:	82a6      	strh	r6, [r4, #20]
 8009fd8:	f104 0018 	add.w	r0, r4, #24
 8009fdc:	f00a f87d 	bl	80140da <memcpy>
 8009fe0:	2000      	movs	r0, #0
 8009fe2:	bd70      	pop	{r4, r5, r6, pc}
 8009fe4:	200b      	movs	r0, #11
 8009fe6:	bd70      	pop	{r4, r5, r6, pc}
 8009fe8:	200b      	movs	r0, #11
 8009fea:	4770      	bx	lr

08009fec <rcl_node_options_fini>:
 8009fec:	b1c0      	cbz	r0, 800a020 <rcl_node_options_fini+0x34>
 8009fee:	b500      	push	{lr}
 8009ff0:	4684      	mov	ip, r0
 8009ff2:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8009ff6:	b087      	sub	sp, #28
 8009ff8:	f10d 0e04 	add.w	lr, sp, #4
 8009ffc:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800a000:	f8dc 3000 	ldr.w	r3, [ip]
 800a004:	f8ce 3000 	str.w	r3, [lr]
 800a008:	a801      	add	r0, sp, #4
 800a00a:	f7ff f973 	bl	80092f4 <rcutils_allocator_is_valid>
 800a00e:	b118      	cbz	r0, 800a018 <rcl_node_options_fini+0x2c>
 800a010:	2000      	movs	r0, #0
 800a012:	b007      	add	sp, #28
 800a014:	f85d fb04 	ldr.w	pc, [sp], #4
 800a018:	200b      	movs	r0, #11
 800a01a:	b007      	add	sp, #28
 800a01c:	f85d fb04 	ldr.w	pc, [sp], #4
 800a020:	200b      	movs	r0, #11
 800a022:	4770      	bx	lr

0800a024 <rcl_node_resolve_name>:
 800a024:	b082      	sub	sp, #8
 800a026:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a02a:	b091      	sub	sp, #68	@ 0x44
 800a02c:	ac1a      	add	r4, sp, #104	@ 0x68
 800a02e:	e884 000c 	stmia.w	r4, {r2, r3}
 800a032:	f89d 807c 	ldrb.w	r8, [sp, #124]	@ 0x7c
 800a036:	2800      	cmp	r0, #0
 800a038:	d03a      	beq.n	800a0b0 <rcl_node_resolve_name+0x8c>
 800a03a:	460c      	mov	r4, r1
 800a03c:	4605      	mov	r5, r0
 800a03e:	f7ff ff9b 	bl	8009f78 <rcl_node_get_options>
 800a042:	b370      	cbz	r0, 800a0a2 <rcl_node_resolve_name+0x7e>
 800a044:	4628      	mov	r0, r5
 800a046:	f7ff ff87 	bl	8009f58 <rcl_node_get_name>
 800a04a:	4681      	mov	r9, r0
 800a04c:	4628      	mov	r0, r5
 800a04e:	f7ff ff8b 	bl	8009f68 <rcl_node_get_namespace>
 800a052:	f10d 0e68 	add.w	lr, sp, #104	@ 0x68
 800a056:	4607      	mov	r7, r0
 800a058:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800a05c:	ad0b      	add	r5, sp, #44	@ 0x2c
 800a05e:	46ac      	mov	ip, r5
 800a060:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800a064:	f8de 3000 	ldr.w	r3, [lr]
 800a068:	f8cc 3000 	str.w	r3, [ip]
 800a06c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a06e:	b1fb      	cbz	r3, 800a0b0 <rcl_node_resolve_name+0x8c>
 800a070:	468a      	mov	sl, r1
 800a072:	f8dd b078 	ldr.w	fp, [sp, #120]	@ 0x78
 800a076:	f002 fa6b 	bl	800c550 <rcutils_get_zero_initialized_string_map>
 800a07a:	ab10      	add	r3, sp, #64	@ 0x40
 800a07c:	9008      	str	r0, [sp, #32]
 800a07e:	e913 0007 	ldmdb	r3, {r0, r1, r2}
 800a082:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 800a086:	2100      	movs	r1, #0
 800a088:	e895 000c 	ldmia.w	r5, {r2, r3}
 800a08c:	a808      	add	r0, sp, #32
 800a08e:	f002 fab9 	bl	800c604 <rcutils_string_map_init>
 800a092:	4606      	mov	r6, r0
 800a094:	b170      	cbz	r0, 800a0b4 <rcl_node_resolve_name+0x90>
 800a096:	f7ff f941 	bl	800931c <rcutils_get_error_string>
 800a09a:	f7ff f955 	bl	8009348 <rcutils_reset_error>
 800a09e:	2e0a      	cmp	r6, #10
 800a0a0:	d000      	beq.n	800a0a4 <rcl_node_resolve_name+0x80>
 800a0a2:	2601      	movs	r6, #1
 800a0a4:	4630      	mov	r0, r6
 800a0a6:	b011      	add	sp, #68	@ 0x44
 800a0a8:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a0ac:	b002      	add	sp, #8
 800a0ae:	4770      	bx	lr
 800a0b0:	260b      	movs	r6, #11
 800a0b2:	e7f7      	b.n	800a0a4 <rcl_node_resolve_name+0x80>
 800a0b4:	9009      	str	r0, [sp, #36]	@ 0x24
 800a0b6:	9007      	str	r0, [sp, #28]
 800a0b8:	a808      	add	r0, sp, #32
 800a0ba:	f007 fe71 	bl	8011da0 <rcl_get_default_topic_name_substitutions>
 800a0be:	4606      	mov	r6, r0
 800a0c0:	b1b0      	cbz	r0, 800a0f0 <rcl_node_resolve_name+0xcc>
 800a0c2:	280a      	cmp	r0, #10
 800a0c4:	f8dd 901c 	ldr.w	r9, [sp, #28]
 800a0c8:	d000      	beq.n	800a0cc <rcl_node_resolve_name+0xa8>
 800a0ca:	2601      	movs	r6, #1
 800a0cc:	a808      	add	r0, sp, #32
 800a0ce:	f002 fad7 	bl	800c680 <rcutils_string_map_fini>
 800a0d2:	2800      	cmp	r0, #0
 800a0d4:	d132      	bne.n	800a13c <rcl_node_resolve_name+0x118>
 800a0d6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a0d8:	4659      	mov	r1, fp
 800a0da:	47d0      	blx	sl
 800a0dc:	4659      	mov	r1, fp
 800a0de:	4648      	mov	r0, r9
 800a0e0:	47d0      	blx	sl
 800a0e2:	f1b8 0f00 	cmp.w	r8, #0
 800a0e6:	d0dd      	beq.n	800a0a4 <rcl_node_resolve_name+0x80>
 800a0e8:	2e67      	cmp	r6, #103	@ 0x67
 800a0ea:	bf08      	it	eq
 800a0ec:	2668      	moveq	r6, #104	@ 0x68
 800a0ee:	e7d9      	b.n	800a0a4 <rcl_node_resolve_name+0x80>
 800a0f0:	ab09      	add	r3, sp, #36	@ 0x24
 800a0f2:	9305      	str	r3, [sp, #20]
 800a0f4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800a0f6:	46ec      	mov	ip, sp
 800a0f8:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800a0fc:	682b      	ldr	r3, [r5, #0]
 800a0fe:	f8cc 3000 	str.w	r3, [ip]
 800a102:	463a      	mov	r2, r7
 800a104:	4649      	mov	r1, r9
 800a106:	4620      	mov	r0, r4
 800a108:	ab08      	add	r3, sp, #32
 800a10a:	f007 fce3 	bl	8011ad4 <rcl_expand_topic_name>
 800a10e:	4606      	mov	r6, r0
 800a110:	b9c8      	cbnz	r0, 800a146 <rcl_node_resolve_name+0x122>
 800a112:	f8dd 9024 	ldr.w	r9, [sp, #36]	@ 0x24
 800a116:	9009      	str	r0, [sp, #36]	@ 0x24
 800a118:	4602      	mov	r2, r0
 800a11a:	a90a      	add	r1, sp, #40	@ 0x28
 800a11c:	4648      	mov	r0, r9
 800a11e:	f002 fb7d 	bl	800c81c <rmw_validate_full_topic_name>
 800a122:	b998      	cbnz	r0, 800a14c <rcl_node_resolve_name+0x128>
 800a124:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800a126:	bb14      	cbnz	r4, 800a16e <rcl_node_resolve_name+0x14a>
 800a128:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a12a:	a808      	add	r0, sp, #32
 800a12c:	f8c3 9000 	str.w	r9, [r3]
 800a130:	f002 faa6 	bl	800c680 <rcutils_string_map_fini>
 800a134:	4606      	mov	r6, r0
 800a136:	b978      	cbnz	r0, 800a158 <rcl_node_resolve_name+0x134>
 800a138:	4681      	mov	r9, r0
 800a13a:	e7cc      	b.n	800a0d6 <rcl_node_resolve_name+0xb2>
 800a13c:	f7ff f8ee 	bl	800931c <rcutils_get_error_string>
 800a140:	f7ff f902 	bl	8009348 <rcutils_reset_error>
 800a144:	e7c7      	b.n	800a0d6 <rcl_node_resolve_name+0xb2>
 800a146:	f8dd 901c 	ldr.w	r9, [sp, #28]
 800a14a:	e7bf      	b.n	800a0cc <rcl_node_resolve_name+0xa8>
 800a14c:	f7ff f8e6 	bl	800931c <rcutils_get_error_string>
 800a150:	2601      	movs	r6, #1
 800a152:	f7ff f8f9 	bl	8009348 <rcutils_reset_error>
 800a156:	e7b9      	b.n	800a0cc <rcl_node_resolve_name+0xa8>
 800a158:	f7ff f8e0 	bl	800931c <rcutils_get_error_string>
 800a15c:	f7ff f8f4 	bl	8009348 <rcutils_reset_error>
 800a160:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a162:	4659      	mov	r1, fp
 800a164:	47d0      	blx	sl
 800a166:	4659      	mov	r1, fp
 800a168:	4620      	mov	r0, r4
 800a16a:	47d0      	blx	sl
 800a16c:	e799      	b.n	800a0a2 <rcl_node_resolve_name+0x7e>
 800a16e:	2667      	movs	r6, #103	@ 0x67
 800a170:	e7ac      	b.n	800a0cc <rcl_node_resolve_name+0xa8>
 800a172:	bf00      	nop

0800a174 <rcl_service_get_rmw_handle>:
 800a174:	b118      	cbz	r0, 800a17e <rcl_service_get_rmw_handle+0xa>
 800a176:	6800      	ldr	r0, [r0, #0]
 800a178:	b108      	cbz	r0, 800a17e <rcl_service_get_rmw_handle+0xa>
 800a17a:	f8d0 0108 	ldr.w	r0, [r0, #264]	@ 0x108
 800a17e:	4770      	bx	lr

0800a180 <rcl_take_request>:
 800a180:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a182:	468e      	mov	lr, r1
 800a184:	460c      	mov	r4, r1
 800a186:	4617      	mov	r7, r2
 800a188:	4605      	mov	r5, r0
 800a18a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800a18e:	b091      	sub	sp, #68	@ 0x44
 800a190:	f10d 0c28 	add.w	ip, sp, #40	@ 0x28
 800a194:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800a198:	e89e 0003 	ldmia.w	lr, {r0, r1}
 800a19c:	e88c 0003 	stmia.w	ip, {r0, r1}
 800a1a0:	b30d      	cbz	r5, 800a1e6 <rcl_take_request+0x66>
 800a1a2:	682b      	ldr	r3, [r5, #0]
 800a1a4:	b1fb      	cbz	r3, 800a1e6 <rcl_take_request+0x66>
 800a1a6:	f8d3 0108 	ldr.w	r0, [r3, #264]	@ 0x108
 800a1aa:	b1e0      	cbz	r0, 800a1e6 <rcl_take_request+0x66>
 800a1ac:	b397      	cbz	r7, 800a214 <rcl_take_request+0x94>
 800a1ae:	2300      	movs	r3, #0
 800a1b0:	f88d 3017 	strb.w	r3, [sp, #23]
 800a1b4:	463a      	mov	r2, r7
 800a1b6:	f10d 0317 	add.w	r3, sp, #23
 800a1ba:	a906      	add	r1, sp, #24
 800a1bc:	f003 f8c8 	bl	800d350 <rmw_take_request>
 800a1c0:	4606      	mov	r6, r0
 800a1c2:	b198      	cbz	r0, 800a1ec <rcl_take_request+0x6c>
 800a1c4:	280a      	cmp	r0, #10
 800a1c6:	bf18      	it	ne
 800a1c8:	2601      	movne	r6, #1
 800a1ca:	f10d 0c28 	add.w	ip, sp, #40	@ 0x28
 800a1ce:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800a1d2:	46a6      	mov	lr, r4
 800a1d4:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800a1d8:	e89c 0003 	ldmia.w	ip, {r0, r1}
 800a1dc:	e88e 0003 	stmia.w	lr, {r0, r1}
 800a1e0:	4630      	mov	r0, r6
 800a1e2:	b011      	add	sp, #68	@ 0x44
 800a1e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a1e6:	f44f 7616 	mov.w	r6, #600	@ 0x258
 800a1ea:	e7ee      	b.n	800a1ca <rcl_take_request+0x4a>
 800a1ec:	f89d 3017 	ldrb.w	r3, [sp, #23]
 800a1f0:	b193      	cbz	r3, 800a218 <rcl_take_request+0x98>
 800a1f2:	682b      	ldr	r3, [r5, #0]
 800a1f4:	f8d3 010c 	ldr.w	r0, [r3, #268]	@ 0x10c
 800a1f8:	2800      	cmp	r0, #0
 800a1fa:	d0e6      	beq.n	800a1ca <rcl_take_request+0x4a>
 800a1fc:	463a      	mov	r2, r7
 800a1fe:	e9dd 670e 	ldrd	r6, r7, [sp, #56]	@ 0x38
 800a202:	ab0a      	add	r3, sp, #40	@ 0x28
 800a204:	e9cd 6700 	strd	r6, r7, [sp]
 800a208:	9302      	str	r3, [sp, #8]
 800a20a:	2101      	movs	r1, #1
 800a20c:	f000 f844 	bl	800a298 <rcl_send_service_event_message>
 800a210:	4606      	mov	r6, r0
 800a212:	e7da      	b.n	800a1ca <rcl_take_request+0x4a>
 800a214:	260b      	movs	r6, #11
 800a216:	e7d8      	b.n	800a1ca <rcl_take_request+0x4a>
 800a218:	f240 2659 	movw	r6, #601	@ 0x259
 800a21c:	e7d5      	b.n	800a1ca <rcl_take_request+0x4a>
 800a21e:	bf00      	nop

0800a220 <rcl_send_response>:
 800a220:	b350      	cbz	r0, 800a278 <rcl_send_response+0x58>
 800a222:	b570      	push	{r4, r5, r6, lr}
 800a224:	6803      	ldr	r3, [r0, #0]
 800a226:	b084      	sub	sp, #16
 800a228:	4604      	mov	r4, r0
 800a22a:	b1cb      	cbz	r3, 800a260 <rcl_send_response+0x40>
 800a22c:	f8d3 0108 	ldr.w	r0, [r3, #264]	@ 0x108
 800a230:	b1b0      	cbz	r0, 800a260 <rcl_send_response+0x40>
 800a232:	460e      	mov	r6, r1
 800a234:	b1e9      	cbz	r1, 800a272 <rcl_send_response+0x52>
 800a236:	4615      	mov	r5, r2
 800a238:	b1da      	cbz	r2, 800a272 <rcl_send_response+0x52>
 800a23a:	f003 f8e7 	bl	800d40c <rmw_send_response>
 800a23e:	b998      	cbnz	r0, 800a268 <rcl_send_response+0x48>
 800a240:	6823      	ldr	r3, [r4, #0]
 800a242:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 800a246:	b16b      	cbz	r3, 800a264 <rcl_send_response+0x44>
 800a248:	e9d6 0104 	ldrd	r0, r1, [r6, #16]
 800a24c:	462a      	mov	r2, r5
 800a24e:	e9cd 0100 	strd	r0, r1, [sp]
 800a252:	9602      	str	r6, [sp, #8]
 800a254:	2102      	movs	r1, #2
 800a256:	4618      	mov	r0, r3
 800a258:	f000 f81e 	bl	800a298 <rcl_send_service_event_message>
 800a25c:	b004      	add	sp, #16
 800a25e:	bd70      	pop	{r4, r5, r6, pc}
 800a260:	f44f 7016 	mov.w	r0, #600	@ 0x258
 800a264:	b004      	add	sp, #16
 800a266:	bd70      	pop	{r4, r5, r6, pc}
 800a268:	2802      	cmp	r0, #2
 800a26a:	bf18      	it	ne
 800a26c:	2001      	movne	r0, #1
 800a26e:	b004      	add	sp, #16
 800a270:	bd70      	pop	{r4, r5, r6, pc}
 800a272:	200b      	movs	r0, #11
 800a274:	b004      	add	sp, #16
 800a276:	bd70      	pop	{r4, r5, r6, pc}
 800a278:	f44f 7016 	mov.w	r0, #600	@ 0x258
 800a27c:	4770      	bx	lr
 800a27e:	bf00      	nop

0800a280 <rcl_service_is_valid>:
 800a280:	b130      	cbz	r0, 800a290 <rcl_service_is_valid+0x10>
 800a282:	6800      	ldr	r0, [r0, #0]
 800a284:	b120      	cbz	r0, 800a290 <rcl_service_is_valid+0x10>
 800a286:	f8d0 0108 	ldr.w	r0, [r0, #264]	@ 0x108
 800a28a:	3800      	subs	r0, #0
 800a28c:	bf18      	it	ne
 800a28e:	2001      	movne	r0, #1
 800a290:	4770      	bx	lr
 800a292:	bf00      	nop
 800a294:	0000      	movs	r0, r0
	...

0800a298 <rcl_send_service_event_message>:
 800a298:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a29a:	b093      	sub	sp, #76	@ 0x4c
 800a29c:	9e1a      	ldr	r6, [sp, #104]	@ 0x68
 800a29e:	b17a      	cbz	r2, 800a2c0 <rcl_send_service_event_message+0x28>
 800a2a0:	b176      	cbz	r6, 800a2c0 <rcl_send_service_event_message+0x28>
 800a2a2:	4604      	mov	r4, r0
 800a2a4:	b150      	cbz	r0, 800a2bc <rcl_send_service_event_message+0x24>
 800a2a6:	f8d0 3080 	ldr.w	r3, [r0, #128]	@ 0x80
 800a2aa:	b13b      	cbz	r3, 800a2bc <rcl_send_service_event_message+0x24>
 800a2ac:	68c0      	ldr	r0, [r0, #12]
 800a2ae:	460f      	mov	r7, r1
 800a2b0:	4615      	mov	r5, r2
 800a2b2:	f000 f9bb 	bl	800a62c <rcl_clock_valid>
 800a2b6:	b108      	cbz	r0, 800a2bc <rcl_send_service_event_message+0x24>
 800a2b8:	7a23      	ldrb	r3, [r4, #8]
 800a2ba:	b92b      	cbnz	r3, 800a2c8 <rcl_send_service_event_message+0x30>
 800a2bc:	2501      	movs	r5, #1
 800a2be:	e000      	b.n	800a2c2 <rcl_send_service_event_message+0x2a>
 800a2c0:	250b      	movs	r5, #11
 800a2c2:	4628      	mov	r0, r5
 800a2c4:	b013      	add	sp, #76	@ 0x4c
 800a2c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a2c8:	f104 0e60 	add.w	lr, r4, #96	@ 0x60
 800a2cc:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800a2d0:	f10d 0c0c 	add.w	ip, sp, #12
 800a2d4:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800a2d8:	f8de 3000 	ldr.w	r3, [lr]
 800a2dc:	f8cc 3000 	str.w	r3, [ip]
 800a2e0:	a803      	add	r0, sp, #12
 800a2e2:	f7ff f807 	bl	80092f4 <rcutils_allocator_is_valid>
 800a2e6:	2800      	cmp	r0, #0
 800a2e8:	d0ea      	beq.n	800a2c0 <rcl_send_service_event_message+0x28>
 800a2ea:	6820      	ldr	r0, [r4, #0]
 800a2ec:	f007 fe1c 	bl	8011f28 <rcl_publisher_is_valid>
 800a2f0:	2800      	cmp	r0, #0
 800a2f2:	d045      	beq.n	800a380 <rcl_send_service_event_message+0xe8>
 800a2f4:	4669      	mov	r1, sp
 800a2f6:	68e0      	ldr	r0, [r4, #12]
 800a2f8:	f000 fa10 	bl	800a71c <rcl_clock_get_now>
 800a2fc:	4601      	mov	r1, r0
 800a2fe:	2800      	cmp	r0, #0
 800a300:	d13b      	bne.n	800a37a <rcl_send_service_event_message+0xe2>
 800a302:	2220      	movs	r2, #32
 800a304:	eb0d 0002 	add.w	r0, sp, r2
 800a308:	f009 fe0c 	bl	8013f24 <memset>
 800a30c:	a324      	add	r3, pc, #144	@ (adr r3, 800a3a0 <rcl_send_service_event_message+0x108>)
 800a30e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a312:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a316:	f88d 7020 	strb.w	r7, [sp, #32]
 800a31a:	f7f5 ffc9 	bl	80002b0 <__aeabi_ldivmod>
 800a31e:	e9cd 0209 	strd	r0, r2, [sp, #36]	@ 0x24
 800a322:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	@ 0x60
 800a326:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800a32a:	7a23      	ldrb	r3, [r4, #8]
 800a32c:	6830      	ldr	r0, [r6, #0]
 800a32e:	6871      	ldr	r1, [r6, #4]
 800a330:	68b2      	ldr	r2, [r6, #8]
 800a332:	2b01      	cmp	r3, #1
 800a334:	68f3      	ldr	r3, [r6, #12]
 800a336:	bf08      	it	eq
 800a338:	2500      	moveq	r5, #0
 800a33a:	ae0b      	add	r6, sp, #44	@ 0x2c
 800a33c:	2f01      	cmp	r7, #1
 800a33e:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800a340:	d821      	bhi.n	800a386 <rcl_send_service_event_message+0xee>
 800a342:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 800a346:	462a      	mov	r2, r5
 800a348:	a808      	add	r0, sp, #32
 800a34a:	699d      	ldr	r5, [r3, #24]
 800a34c:	a903      	add	r1, sp, #12
 800a34e:	2300      	movs	r3, #0
 800a350:	47a8      	blx	r5
 800a352:	4606      	mov	r6, r0
 800a354:	2e00      	cmp	r6, #0
 800a356:	d0b1      	beq.n	800a2bc <rcl_send_service_event_message+0x24>
 800a358:	4631      	mov	r1, r6
 800a35a:	6820      	ldr	r0, [r4, #0]
 800a35c:	2200      	movs	r2, #0
 800a35e:	f007 fdbd 	bl	8011edc <rcl_publish>
 800a362:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 800a366:	4605      	mov	r5, r0
 800a368:	69db      	ldr	r3, [r3, #28]
 800a36a:	a903      	add	r1, sp, #12
 800a36c:	4630      	mov	r0, r6
 800a36e:	4798      	blx	r3
 800a370:	2d00      	cmp	r5, #0
 800a372:	d0a6      	beq.n	800a2c2 <rcl_send_service_event_message+0x2a>
 800a374:	f7fe ffe8 	bl	8009348 <rcutils_reset_error>
 800a378:	e7a3      	b.n	800a2c2 <rcl_send_service_event_message+0x2a>
 800a37a:	f7fe ffe5 	bl	8009348 <rcutils_reset_error>
 800a37e:	e79d      	b.n	800a2bc <rcl_send_service_event_message+0x24>
 800a380:	f44f 7596 	mov.w	r5, #300	@ 0x12c
 800a384:	e79d      	b.n	800a2c2 <rcl_send_service_event_message+0x2a>
 800a386:	1eb9      	subs	r1, r7, #2
 800a388:	2901      	cmp	r1, #1
 800a38a:	d8f6      	bhi.n	800a37a <rcl_send_service_event_message+0xe2>
 800a38c:	f8d4 2080 	ldr.w	r2, [r4, #128]	@ 0x80
 800a390:	462b      	mov	r3, r5
 800a392:	a808      	add	r0, sp, #32
 800a394:	6995      	ldr	r5, [r2, #24]
 800a396:	a903      	add	r1, sp, #12
 800a398:	2200      	movs	r2, #0
 800a39a:	47a8      	blx	r5
 800a39c:	4606      	mov	r6, r0
 800a39e:	e7d9      	b.n	800a354 <rcl_send_service_event_message+0xbc>
 800a3a0:	3b9aca00 	.word	0x3b9aca00
 800a3a4:	00000000 	.word	0x00000000

0800a3a8 <rcl_get_zero_initialized_subscription>:
 800a3a8:	4b01      	ldr	r3, [pc, #4]	@ (800a3b0 <rcl_get_zero_initialized_subscription+0x8>)
 800a3aa:	6818      	ldr	r0, [r3, #0]
 800a3ac:	4770      	bx	lr
 800a3ae:	bf00      	nop
 800a3b0:	080157b4 	.word	0x080157b4

0800a3b4 <rcl_subscription_init>:
 800a3b4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a3b8:	b089      	sub	sp, #36	@ 0x24
 800a3ba:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 800a3bc:	b1d6      	cbz	r6, 800a3f4 <rcl_subscription_init+0x40>
 800a3be:	f106 0950 	add.w	r9, r6, #80	@ 0x50
 800a3c2:	4604      	mov	r4, r0
 800a3c4:	4648      	mov	r0, r9
 800a3c6:	460d      	mov	r5, r1
 800a3c8:	4690      	mov	r8, r2
 800a3ca:	461f      	mov	r7, r3
 800a3cc:	f7fe ff92 	bl	80092f4 <rcutils_allocator_is_valid>
 800a3d0:	b180      	cbz	r0, 800a3f4 <rcl_subscription_init+0x40>
 800a3d2:	b17c      	cbz	r4, 800a3f4 <rcl_subscription_init+0x40>
 800a3d4:	4628      	mov	r0, r5
 800a3d6:	f7ff fdb5 	bl	8009f44 <rcl_node_is_valid>
 800a3da:	2800      	cmp	r0, #0
 800a3dc:	d054      	beq.n	800a488 <rcl_subscription_init+0xd4>
 800a3de:	f1b8 0f00 	cmp.w	r8, #0
 800a3e2:	d007      	beq.n	800a3f4 <rcl_subscription_init+0x40>
 800a3e4:	b137      	cbz	r7, 800a3f4 <rcl_subscription_init+0x40>
 800a3e6:	6823      	ldr	r3, [r4, #0]
 800a3e8:	b14b      	cbz	r3, 800a3fe <rcl_subscription_init+0x4a>
 800a3ea:	2764      	movs	r7, #100	@ 0x64
 800a3ec:	4638      	mov	r0, r7
 800a3ee:	b009      	add	sp, #36	@ 0x24
 800a3f0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a3f4:	270b      	movs	r7, #11
 800a3f6:	4638      	mov	r0, r7
 800a3f8:	b009      	add	sp, #36	@ 0x24
 800a3fa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a3fe:	e9cd 3303 	strd	r3, r3, [sp, #12]
 800a402:	aa07      	add	r2, sp, #28
 800a404:	9205      	str	r2, [sp, #20]
 800a406:	9307      	str	r3, [sp, #28]
 800a408:	f106 0358 	add.w	r3, r6, #88	@ 0x58
 800a40c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800a410:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 800a414:	4639      	mov	r1, r7
 800a416:	e899 000c 	ldmia.w	r9, {r2, r3}
 800a41a:	4628      	mov	r0, r5
 800a41c:	f7ff fe02 	bl	800a024 <rcl_node_resolve_name>
 800a420:	4607      	mov	r7, r0
 800a422:	2800      	cmp	r0, #0
 800a424:	d15f      	bne.n	800a4e6 <rcl_subscription_init+0x132>
 800a426:	e9d6 3217 	ldrd	r3, r2, [r6, #92]	@ 0x5c
 800a42a:	21d0      	movs	r1, #208	@ 0xd0
 800a42c:	2001      	movs	r0, #1
 800a42e:	4798      	blx	r3
 800a430:	6020      	str	r0, [r4, #0]
 800a432:	2800      	cmp	r0, #0
 800a434:	d05d      	beq.n	800a4f2 <rcl_subscription_init+0x13e>
 800a436:	2278      	movs	r2, #120	@ 0x78
 800a438:	4631      	mov	r1, r6
 800a43a:	f009 fe4e 	bl	80140da <memcpy>
 800a43e:	4628      	mov	r0, r5
 800a440:	f7ff fda2 	bl	8009f88 <rcl_node_get_rmw_handle>
 800a444:	f106 0364 	add.w	r3, r6, #100	@ 0x64
 800a448:	9300      	str	r3, [sp, #0]
 800a44a:	9a07      	ldr	r2, [sp, #28]
 800a44c:	6827      	ldr	r7, [r4, #0]
 800a44e:	4641      	mov	r1, r8
 800a450:	4633      	mov	r3, r6
 800a452:	f003 f8c3 	bl	800d5dc <rmw_create_subscription>
 800a456:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
 800a45a:	6827      	ldr	r7, [r4, #0]
 800a45c:	f8d7 00c8 	ldr.w	r0, [r7, #200]	@ 0xc8
 800a460:	b338      	cbz	r0, 800a4b2 <rcl_subscription_init+0xfe>
 800a462:	f107 0178 	add.w	r1, r7, #120	@ 0x78
 800a466:	f003 f999 	bl	800d79c <rmw_subscription_get_actual_qos>
 800a46a:	4607      	mov	r7, r0
 800a46c:	b988      	cbnz	r0, 800a492 <rcl_subscription_init+0xde>
 800a46e:	6823      	ldr	r3, [r4, #0]
 800a470:	f896 2048 	ldrb.w	r2, [r6, #72]	@ 0x48
 800a474:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0
 800a478:	9807      	ldr	r0, [sp, #28]
 800a47a:	6d73      	ldr	r3, [r6, #84]	@ 0x54
 800a47c:	6e31      	ldr	r1, [r6, #96]	@ 0x60
 800a47e:	4798      	blx	r3
 800a480:	4638      	mov	r0, r7
 800a482:	b009      	add	sp, #36	@ 0x24
 800a484:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a488:	27c8      	movs	r7, #200	@ 0xc8
 800a48a:	4638      	mov	r0, r7
 800a48c:	b009      	add	sp, #36	@ 0x24
 800a48e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a492:	6827      	ldr	r7, [r4, #0]
 800a494:	b32f      	cbz	r7, 800a4e2 <rcl_subscription_init+0x12e>
 800a496:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800a49a:	b153      	cbz	r3, 800a4b2 <rcl_subscription_init+0xfe>
 800a49c:	4628      	mov	r0, r5
 800a49e:	f7ff fd73 	bl	8009f88 <rcl_node_get_rmw_handle>
 800a4a2:	6823      	ldr	r3, [r4, #0]
 800a4a4:	f8d3 10c8 	ldr.w	r1, [r3, #200]	@ 0xc8
 800a4a8:	f003 f986 	bl	800d7b8 <rmw_destroy_subscription>
 800a4ac:	6827      	ldr	r7, [r4, #0]
 800a4ae:	4638      	mov	r0, r7
 800a4b0:	b197      	cbz	r7, 800a4d8 <rcl_subscription_init+0x124>
 800a4b2:	f107 0550 	add.w	r5, r7, #80	@ 0x50
 800a4b6:	4628      	mov	r0, r5
 800a4b8:	f7fe ff1c 	bl	80092f4 <rcutils_allocator_is_valid>
 800a4bc:	b1e8      	cbz	r0, 800a4fa <rcl_subscription_init+0x146>
 800a4be:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800a4c0:	b1d8      	cbz	r0, 800a4fa <rcl_subscription_init+0x146>
 800a4c2:	4629      	mov	r1, r5
 800a4c4:	f002 f974 	bl	800c7b0 <rmw_subscription_content_filter_options_fini>
 800a4c8:	4605      	mov	r5, r0
 800a4ca:	b9a0      	cbnz	r0, 800a4f6 <rcl_subscription_init+0x142>
 800a4cc:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800a4ce:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a4d0:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800a4d2:	4798      	blx	r3
 800a4d4:	6820      	ldr	r0, [r4, #0]
 800a4d6:	66fd      	str	r5, [r7, #108]	@ 0x6c
 800a4d8:	6d73      	ldr	r3, [r6, #84]	@ 0x54
 800a4da:	6e31      	ldr	r1, [r6, #96]	@ 0x60
 800a4dc:	4798      	blx	r3
 800a4de:	2300      	movs	r3, #0
 800a4e0:	6023      	str	r3, [r4, #0]
 800a4e2:	2701      	movs	r7, #1
 800a4e4:	e7c8      	b.n	800a478 <rcl_subscription_init+0xc4>
 800a4e6:	2867      	cmp	r0, #103	@ 0x67
 800a4e8:	d0c6      	beq.n	800a478 <rcl_subscription_init+0xc4>
 800a4ea:	2869      	cmp	r0, #105	@ 0x69
 800a4ec:	d007      	beq.n	800a4fe <rcl_subscription_init+0x14a>
 800a4ee:	280a      	cmp	r0, #10
 800a4f0:	d1f7      	bne.n	800a4e2 <rcl_subscription_init+0x12e>
 800a4f2:	270a      	movs	r7, #10
 800a4f4:	e7c0      	b.n	800a478 <rcl_subscription_init+0xc4>
 800a4f6:	f7ff f95d 	bl	80097b4 <rcl_convert_rmw_ret_to_rcl_ret>
 800a4fa:	6820      	ldr	r0, [r4, #0]
 800a4fc:	e7ec      	b.n	800a4d8 <rcl_subscription_init+0x124>
 800a4fe:	2767      	movs	r7, #103	@ 0x67
 800a500:	e7ba      	b.n	800a478 <rcl_subscription_init+0xc4>
 800a502:	bf00      	nop

0800a504 <rcl_subscription_get_default_options>:
 800a504:	b510      	push	{r4, lr}
 800a506:	4907      	ldr	r1, [pc, #28]	@ (800a524 <rcl_subscription_get_default_options+0x20>)
 800a508:	4604      	mov	r4, r0
 800a50a:	2250      	movs	r2, #80	@ 0x50
 800a50c:	f009 fde5 	bl	80140da <memcpy>
 800a510:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800a514:	f7fe fec2 	bl	800929c <rcutils_get_default_allocator>
 800a518:	f104 0064 	add.w	r0, r4, #100	@ 0x64
 800a51c:	f002 f962 	bl	800c7e4 <rmw_get_default_subscription_options>
 800a520:	4620      	mov	r0, r4
 800a522:	bd10      	pop	{r4, pc}
 800a524:	080157b8 	.word	0x080157b8

0800a528 <rcl_take>:
 800a528:	2800      	cmp	r0, #0
 800a52a:	d04b      	beq.n	800a5c4 <rcl_take+0x9c>
 800a52c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a530:	4615      	mov	r5, r2
 800a532:	6802      	ldr	r2, [r0, #0]
 800a534:	b0a0      	sub	sp, #128	@ 0x80
 800a536:	4604      	mov	r4, r0
 800a538:	2a00      	cmp	r2, #0
 800a53a:	d03b      	beq.n	800a5b4 <rcl_take+0x8c>
 800a53c:	461f      	mov	r7, r3
 800a53e:	f8d2 30c8 	ldr.w	r3, [r2, #200]	@ 0xc8
 800a542:	2b00      	cmp	r3, #0
 800a544:	d036      	beq.n	800a5b4 <rcl_take+0x8c>
 800a546:	460e      	mov	r6, r1
 800a548:	2900      	cmp	r1, #0
 800a54a:	d039      	beq.n	800a5c0 <rcl_take+0x98>
 800a54c:	2d00      	cmp	r5, #0
 800a54e:	d03d      	beq.n	800a5cc <rcl_take+0xa4>
 800a550:	a802      	add	r0, sp, #8
 800a552:	f002 f94d 	bl	800c7f0 <rmw_get_zero_initialized_message_info>
 800a556:	6823      	ldr	r3, [r4, #0]
 800a558:	f10d 0c08 	add.w	ip, sp, #8
 800a55c:	f8d3 40c8 	ldr.w	r4, [r3, #200]	@ 0xc8
 800a560:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800a564:	46ae      	mov	lr, r5
 800a566:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800a56a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800a56e:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800a572:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800a576:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800a57a:	e89c 0003 	ldmia.w	ip, {r0, r1}
 800a57e:	462b      	mov	r3, r5
 800a580:	e88e 0003 	stmia.w	lr, {r0, r1}
 800a584:	f04f 0800 	mov.w	r8, #0
 800a588:	f10d 0247 	add.w	r2, sp, #71	@ 0x47
 800a58c:	4631      	mov	r1, r6
 800a58e:	4620      	mov	r0, r4
 800a590:	f88d 8047 	strb.w	r8, [sp, #71]	@ 0x47
 800a594:	9700      	str	r7, [sp, #0]
 800a596:	f003 f96f 	bl	800d878 <rmw_take_with_info>
 800a59a:	4603      	mov	r3, r0
 800a59c:	b9c0      	cbnz	r0, 800a5d0 <rcl_take+0xa8>
 800a59e:	f89d 1047 	ldrb.w	r1, [sp, #71]	@ 0x47
 800a5a2:	f240 1291 	movw	r2, #401	@ 0x191
 800a5a6:	2900      	cmp	r1, #0
 800a5a8:	bf08      	it	eq
 800a5aa:	4613      	moveq	r3, r2
 800a5ac:	4618      	mov	r0, r3
 800a5ae:	b020      	add	sp, #128	@ 0x80
 800a5b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a5b4:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 800a5b8:	4618      	mov	r0, r3
 800a5ba:	b020      	add	sp, #128	@ 0x80
 800a5bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a5c0:	230b      	movs	r3, #11
 800a5c2:	e7f3      	b.n	800a5ac <rcl_take+0x84>
 800a5c4:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 800a5c8:	4618      	mov	r0, r3
 800a5ca:	4770      	bx	lr
 800a5cc:	ad12      	add	r5, sp, #72	@ 0x48
 800a5ce:	e7bf      	b.n	800a550 <rcl_take+0x28>
 800a5d0:	f7ff f8f0 	bl	80097b4 <rcl_convert_rmw_ret_to_rcl_ret>
 800a5d4:	4603      	mov	r3, r0
 800a5d6:	e7e9      	b.n	800a5ac <rcl_take+0x84>

0800a5d8 <rcl_subscription_get_rmw_handle>:
 800a5d8:	b118      	cbz	r0, 800a5e2 <rcl_subscription_get_rmw_handle+0xa>
 800a5da:	6800      	ldr	r0, [r0, #0]
 800a5dc:	b108      	cbz	r0, 800a5e2 <rcl_subscription_get_rmw_handle+0xa>
 800a5de:	f8d0 00c8 	ldr.w	r0, [r0, #200]	@ 0xc8
 800a5e2:	4770      	bx	lr

0800a5e4 <rcl_subscription_is_valid>:
 800a5e4:	b130      	cbz	r0, 800a5f4 <rcl_subscription_is_valid+0x10>
 800a5e6:	6800      	ldr	r0, [r0, #0]
 800a5e8:	b120      	cbz	r0, 800a5f4 <rcl_subscription_is_valid+0x10>
 800a5ea:	f8d0 00c8 	ldr.w	r0, [r0, #200]	@ 0xc8
 800a5ee:	3800      	subs	r0, #0
 800a5f0:	bf18      	it	ne
 800a5f2:	2001      	movne	r0, #1
 800a5f4:	4770      	bx	lr
 800a5f6:	bf00      	nop

0800a5f8 <rcl_get_system_time>:
 800a5f8:	4608      	mov	r0, r1
 800a5fa:	f7fe bec1 	b.w	8009380 <rcutils_system_time_now>
 800a5fe:	bf00      	nop

0800a600 <rcl_get_steady_time>:
 800a600:	4608      	mov	r0, r1
 800a602:	f7fe bee7 	b.w	80093d4 <rcutils_steady_time_now>
 800a606:	bf00      	nop

0800a608 <rcl_get_ros_time>:
 800a608:	7a03      	ldrb	r3, [r0, #8]
 800a60a:	b510      	push	{r4, lr}
 800a60c:	460c      	mov	r4, r1
 800a60e:	b143      	cbz	r3, 800a622 <rcl_get_ros_time+0x1a>
 800a610:	2105      	movs	r1, #5
 800a612:	f001 fd61 	bl	800c0d8 <__atomic_load_8>
 800a616:	4602      	mov	r2, r0
 800a618:	460b      	mov	r3, r1
 800a61a:	e9c4 2300 	strd	r2, r3, [r4]
 800a61e:	2000      	movs	r0, #0
 800a620:	bd10      	pop	{r4, pc}
 800a622:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a626:	4608      	mov	r0, r1
 800a628:	f7fe beaa 	b.w	8009380 <rcutils_system_time_now>

0800a62c <rcl_clock_valid>:
 800a62c:	b138      	cbz	r0, 800a63e <rcl_clock_valid+0x12>
 800a62e:	7803      	ldrb	r3, [r0, #0]
 800a630:	b123      	cbz	r3, 800a63c <rcl_clock_valid+0x10>
 800a632:	68c0      	ldr	r0, [r0, #12]
 800a634:	3800      	subs	r0, #0
 800a636:	bf18      	it	ne
 800a638:	2001      	movne	r0, #1
 800a63a:	4770      	bx	lr
 800a63c:	4618      	mov	r0, r3
 800a63e:	4770      	bx	lr

0800a640 <rcl_clock_init>:
 800a640:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a642:	4605      	mov	r5, r0
 800a644:	4610      	mov	r0, r2
 800a646:	4614      	mov	r4, r2
 800a648:	460e      	mov	r6, r1
 800a64a:	f7fe fe53 	bl	80092f4 <rcutils_allocator_is_valid>
 800a64e:	b128      	cbz	r0, 800a65c <rcl_clock_init+0x1c>
 800a650:	2d03      	cmp	r5, #3
 800a652:	d803      	bhi.n	800a65c <rcl_clock_init+0x1c>
 800a654:	e8df f005 	tbb	[pc, r5]
 800a658:	044c291a 	.word	0x044c291a
 800a65c:	200b      	movs	r0, #11
 800a65e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a660:	2e00      	cmp	r6, #0
 800a662:	d0fb      	beq.n	800a65c <rcl_clock_init+0x1c>
 800a664:	2c00      	cmp	r4, #0
 800a666:	d0f9      	beq.n	800a65c <rcl_clock_init+0x1c>
 800a668:	2300      	movs	r3, #0
 800a66a:	e9c6 3301 	strd	r3, r3, [r6, #4]
 800a66e:	f8df c0a4 	ldr.w	ip, [pc, #164]	@ 800a714 <rcl_clock_init+0xd4>
 800a672:	6133      	str	r3, [r6, #16]
 800a674:	f106 0514 	add.w	r5, r6, #20
 800a678:	2703      	movs	r7, #3
 800a67a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800a67c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800a67e:	6823      	ldr	r3, [r4, #0]
 800a680:	602b      	str	r3, [r5, #0]
 800a682:	f8c6 c00c 	str.w	ip, [r6, #12]
 800a686:	7037      	strb	r7, [r6, #0]
 800a688:	2000      	movs	r0, #0
 800a68a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a68c:	2e00      	cmp	r6, #0
 800a68e:	d0e5      	beq.n	800a65c <rcl_clock_init+0x1c>
 800a690:	2300      	movs	r3, #0
 800a692:	7033      	strb	r3, [r6, #0]
 800a694:	e9c6 3301 	strd	r3, r3, [r6, #4]
 800a698:	e9c6 3303 	strd	r3, r3, [r6, #12]
 800a69c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800a69e:	f106 0514 	add.w	r5, r6, #20
 800a6a2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800a6a4:	6823      	ldr	r3, [r4, #0]
 800a6a6:	602b      	str	r3, [r5, #0]
 800a6a8:	e7ee      	b.n	800a688 <rcl_clock_init+0x48>
 800a6aa:	2e00      	cmp	r6, #0
 800a6ac:	d0d6      	beq.n	800a65c <rcl_clock_init+0x1c>
 800a6ae:	2c00      	cmp	r4, #0
 800a6b0:	d0d4      	beq.n	800a65c <rcl_clock_init+0x1c>
 800a6b2:	2700      	movs	r7, #0
 800a6b4:	7037      	strb	r7, [r6, #0]
 800a6b6:	46a4      	mov	ip, r4
 800a6b8:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800a6bc:	f106 0514 	add.w	r5, r6, #20
 800a6c0:	e9c6 7701 	strd	r7, r7, [r6, #4]
 800a6c4:	e9c6 7703 	strd	r7, r7, [r6, #12]
 800a6c8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800a6ca:	f8dc 3000 	ldr.w	r3, [ip]
 800a6ce:	602b      	str	r3, [r5, #0]
 800a6d0:	6921      	ldr	r1, [r4, #16]
 800a6d2:	6823      	ldr	r3, [r4, #0]
 800a6d4:	2010      	movs	r0, #16
 800a6d6:	4798      	blx	r3
 800a6d8:	6130      	str	r0, [r6, #16]
 800a6da:	b1b8      	cbz	r0, 800a70c <rcl_clock_init+0xcc>
 800a6dc:	2200      	movs	r2, #0
 800a6de:	2300      	movs	r3, #0
 800a6e0:	e9c0 2300 	strd	r2, r3, [r0]
 800a6e4:	4a0a      	ldr	r2, [pc, #40]	@ (800a710 <rcl_clock_init+0xd0>)
 800a6e6:	7207      	strb	r7, [r0, #8]
 800a6e8:	2301      	movs	r3, #1
 800a6ea:	60f2      	str	r2, [r6, #12]
 800a6ec:	7033      	strb	r3, [r6, #0]
 800a6ee:	e7cb      	b.n	800a688 <rcl_clock_init+0x48>
 800a6f0:	2e00      	cmp	r6, #0
 800a6f2:	d0b3      	beq.n	800a65c <rcl_clock_init+0x1c>
 800a6f4:	2c00      	cmp	r4, #0
 800a6f6:	d0b1      	beq.n	800a65c <rcl_clock_init+0x1c>
 800a6f8:	2300      	movs	r3, #0
 800a6fa:	e9c6 3301 	strd	r3, r3, [r6, #4]
 800a6fe:	f8df c018 	ldr.w	ip, [pc, #24]	@ 800a718 <rcl_clock_init+0xd8>
 800a702:	6133      	str	r3, [r6, #16]
 800a704:	f106 0514 	add.w	r5, r6, #20
 800a708:	2702      	movs	r7, #2
 800a70a:	e7b6      	b.n	800a67a <rcl_clock_init+0x3a>
 800a70c:	200a      	movs	r0, #10
 800a70e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a710:	0800a609 	.word	0x0800a609
 800a714:	0800a601 	.word	0x0800a601
 800a718:	0800a5f9 	.word	0x0800a5f9

0800a71c <rcl_clock_get_now>:
 800a71c:	b140      	cbz	r0, 800a730 <rcl_clock_get_now+0x14>
 800a71e:	b139      	cbz	r1, 800a730 <rcl_clock_get_now+0x14>
 800a720:	7803      	ldrb	r3, [r0, #0]
 800a722:	b11b      	cbz	r3, 800a72c <rcl_clock_get_now+0x10>
 800a724:	68c3      	ldr	r3, [r0, #12]
 800a726:	b10b      	cbz	r3, 800a72c <rcl_clock_get_now+0x10>
 800a728:	6900      	ldr	r0, [r0, #16]
 800a72a:	4718      	bx	r3
 800a72c:	2001      	movs	r0, #1
 800a72e:	4770      	bx	lr
 800a730:	200b      	movs	r0, #11
 800a732:	4770      	bx	lr

0800a734 <rcl_is_enabled_ros_time_override>:
 800a734:	b158      	cbz	r0, 800a74e <rcl_is_enabled_ros_time_override+0x1a>
 800a736:	b151      	cbz	r1, 800a74e <rcl_is_enabled_ros_time_override+0x1a>
 800a738:	7803      	ldrb	r3, [r0, #0]
 800a73a:	2b01      	cmp	r3, #1
 800a73c:	d105      	bne.n	800a74a <rcl_is_enabled_ros_time_override+0x16>
 800a73e:	6902      	ldr	r2, [r0, #16]
 800a740:	b11a      	cbz	r2, 800a74a <rcl_is_enabled_ros_time_override+0x16>
 800a742:	7a13      	ldrb	r3, [r2, #8]
 800a744:	700b      	strb	r3, [r1, #0]
 800a746:	2000      	movs	r0, #0
 800a748:	4770      	bx	lr
 800a74a:	2001      	movs	r0, #1
 800a74c:	4770      	bx	lr
 800a74e:	200b      	movs	r0, #11
 800a750:	4770      	bx	lr
 800a752:	bf00      	nop

0800a754 <rcl_timer_clock>:
 800a754:	b130      	cbz	r0, 800a764 <rcl_timer_clock+0x10>
 800a756:	b129      	cbz	r1, 800a764 <rcl_timer_clock+0x10>
 800a758:	6803      	ldr	r3, [r0, #0]
 800a75a:	b12b      	cbz	r3, 800a768 <rcl_timer_clock+0x14>
 800a75c:	681b      	ldr	r3, [r3, #0]
 800a75e:	600b      	str	r3, [r1, #0]
 800a760:	2000      	movs	r0, #0
 800a762:	4770      	bx	lr
 800a764:	200b      	movs	r0, #11
 800a766:	4770      	bx	lr
 800a768:	f44f 7048 	mov.w	r0, #800	@ 0x320
 800a76c:	4770      	bx	lr
 800a76e:	bf00      	nop

0800a770 <rcl_timer_call>:
 800a770:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a774:	b087      	sub	sp, #28
 800a776:	2800      	cmp	r0, #0
 800a778:	d067      	beq.n	800a84a <rcl_timer_call+0xda>
 800a77a:	6803      	ldr	r3, [r0, #0]
 800a77c:	4604      	mov	r4, r0
 800a77e:	2b00      	cmp	r3, #0
 800a780:	d068      	beq.n	800a854 <rcl_timer_call+0xe4>
 800a782:	f3bf 8f5b 	dmb	ish
 800a786:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800a78a:	f3bf 8f5b 	dmb	ish
 800a78e:	2b00      	cmp	r3, #0
 800a790:	d150      	bne.n	800a834 <rcl_timer_call+0xc4>
 800a792:	6803      	ldr	r3, [r0, #0]
 800a794:	a904      	add	r1, sp, #16
 800a796:	6818      	ldr	r0, [r3, #0]
 800a798:	f7ff ffc0 	bl	800a71c <rcl_clock_get_now>
 800a79c:	4605      	mov	r5, r0
 800a79e:	2800      	cmp	r0, #0
 800a7a0:	d144      	bne.n	800a82c <rcl_timer_call+0xbc>
 800a7a2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a7a6:	2b00      	cmp	r3, #0
 800a7a8:	db4a      	blt.n	800a840 <rcl_timer_call+0xd0>
 800a7aa:	6820      	ldr	r0, [r4, #0]
 800a7ac:	f04f 0a05 	mov.w	sl, #5
 800a7b0:	f8cd a000 	str.w	sl, [sp]
 800a7b4:	3020      	adds	r0, #32
 800a7b6:	f001 fcfb 	bl	800c1b0 <__atomic_exchange_8>
 800a7ba:	6823      	ldr	r3, [r4, #0]
 800a7bc:	f3bf 8f5b 	dmb	ish
 800a7c0:	4680      	mov	r8, r0
 800a7c2:	f8d3 b010 	ldr.w	fp, [r3, #16]
 800a7c6:	f3bf 8f5b 	dmb	ish
 800a7ca:	6820      	ldr	r0, [r4, #0]
 800a7cc:	4689      	mov	r9, r1
 800a7ce:	3028      	adds	r0, #40	@ 0x28
 800a7d0:	4651      	mov	r1, sl
 800a7d2:	f001 fc81 	bl	800c0d8 <__atomic_load_8>
 800a7d6:	4606      	mov	r6, r0
 800a7d8:	6820      	ldr	r0, [r4, #0]
 800a7da:	460f      	mov	r7, r1
 800a7dc:	3018      	adds	r0, #24
 800a7de:	4651      	mov	r1, sl
 800a7e0:	f001 fc7a 	bl	800c0d8 <__atomic_load_8>
 800a7e4:	1836      	adds	r6, r6, r0
 800a7e6:	eb41 0707 	adc.w	r7, r1, r7
 800a7ea:	4602      	mov	r2, r0
 800a7ec:	460b      	mov	r3, r1
 800a7ee:	4682      	mov	sl, r0
 800a7f0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a7f4:	42b0      	cmp	r0, r6
 800a7f6:	eb71 0c07 	sbcs.w	ip, r1, r7
 800a7fa:	db04      	blt.n	800a806 <rcl_timer_call+0x96>
 800a7fc:	ea53 0c02 	orrs.w	ip, r3, r2
 800a800:	d12b      	bne.n	800a85a <rcl_timer_call+0xea>
 800a802:	4606      	mov	r6, r0
 800a804:	460f      	mov	r7, r1
 800a806:	6820      	ldr	r0, [r4, #0]
 800a808:	2105      	movs	r1, #5
 800a80a:	4632      	mov	r2, r6
 800a80c:	463b      	mov	r3, r7
 800a80e:	3028      	adds	r0, #40	@ 0x28
 800a810:	9100      	str	r1, [sp, #0]
 800a812:	f001 fc97 	bl	800c144 <__atomic_store_8>
 800a816:	f1bb 0f00 	cmp.w	fp, #0
 800a81a:	d007      	beq.n	800a82c <rcl_timer_call+0xbc>
 800a81c:	9a04      	ldr	r2, [sp, #16]
 800a81e:	9b05      	ldr	r3, [sp, #20]
 800a820:	ebb2 0208 	subs.w	r2, r2, r8
 800a824:	4620      	mov	r0, r4
 800a826:	eb63 0309 	sbc.w	r3, r3, r9
 800a82a:	47d8      	blx	fp
 800a82c:	4628      	mov	r0, r5
 800a82e:	b007      	add	sp, #28
 800a830:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a834:	f240 3521 	movw	r5, #801	@ 0x321
 800a838:	4628      	mov	r0, r5
 800a83a:	b007      	add	sp, #28
 800a83c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a840:	2501      	movs	r5, #1
 800a842:	4628      	mov	r0, r5
 800a844:	b007      	add	sp, #28
 800a846:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a84a:	250b      	movs	r5, #11
 800a84c:	4628      	mov	r0, r5
 800a84e:	b007      	add	sp, #28
 800a850:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a854:	f44f 7548 	mov.w	r5, #800	@ 0x320
 800a858:	e7e8      	b.n	800a82c <rcl_timer_call+0xbc>
 800a85a:	1b80      	subs	r0, r0, r6
 800a85c:	eb61 0107 	sbc.w	r1, r1, r7
 800a860:	e9cd 3202 	strd	r3, r2, [sp, #8]
 800a864:	f7f5 fd24 	bl	80002b0 <__aeabi_ldivmod>
 800a868:	9b02      	ldr	r3, [sp, #8]
 800a86a:	3001      	adds	r0, #1
 800a86c:	f141 0100 	adc.w	r1, r1, #0
 800a870:	fb00 f303 	mul.w	r3, r0, r3
 800a874:	fb01 330a 	mla	r3, r1, sl, r3
 800a878:	fba0 0a0a 	umull	r0, sl, r0, sl
 800a87c:	1830      	adds	r0, r6, r0
 800a87e:	4453      	add	r3, sl
 800a880:	eb43 0707 	adc.w	r7, r3, r7
 800a884:	4606      	mov	r6, r0
 800a886:	e7be      	b.n	800a806 <rcl_timer_call+0x96>

0800a888 <rcl_timer_is_ready>:
 800a888:	b398      	cbz	r0, 800a8f2 <rcl_timer_is_ready+0x6a>
 800a88a:	b530      	push	{r4, r5, lr}
 800a88c:	6803      	ldr	r3, [r0, #0]
 800a88e:	b083      	sub	sp, #12
 800a890:	4604      	mov	r4, r0
 800a892:	b383      	cbz	r3, 800a8f6 <rcl_timer_is_ready+0x6e>
 800a894:	460d      	mov	r5, r1
 800a896:	b349      	cbz	r1, 800a8ec <rcl_timer_is_ready+0x64>
 800a898:	f3bf 8f5b 	dmb	ish
 800a89c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800a8a0:	f3bf 8f5b 	dmb	ish
 800a8a4:	b9fb      	cbnz	r3, 800a8e6 <rcl_timer_is_ready+0x5e>
 800a8a6:	6803      	ldr	r3, [r0, #0]
 800a8a8:	4669      	mov	r1, sp
 800a8aa:	6818      	ldr	r0, [r3, #0]
 800a8ac:	f7ff ff36 	bl	800a71c <rcl_clock_get_now>
 800a8b0:	b128      	cbz	r0, 800a8be <rcl_timer_is_ready+0x36>
 800a8b2:	f240 3321 	movw	r3, #801	@ 0x321
 800a8b6:	4298      	cmp	r0, r3
 800a8b8:	d015      	beq.n	800a8e6 <rcl_timer_is_ready+0x5e>
 800a8ba:	b003      	add	sp, #12
 800a8bc:	bd30      	pop	{r4, r5, pc}
 800a8be:	6820      	ldr	r0, [r4, #0]
 800a8c0:	2105      	movs	r1, #5
 800a8c2:	3028      	adds	r0, #40	@ 0x28
 800a8c4:	f001 fc08 	bl	800c0d8 <__atomic_load_8>
 800a8c8:	e9dd 3200 	ldrd	r3, r2, [sp]
 800a8cc:	1ac0      	subs	r0, r0, r3
 800a8ce:	eb61 0102 	sbc.w	r1, r1, r2
 800a8d2:	2801      	cmp	r0, #1
 800a8d4:	f171 0100 	sbcs.w	r1, r1, #0
 800a8d8:	bfb4      	ite	lt
 800a8da:	2301      	movlt	r3, #1
 800a8dc:	2300      	movge	r3, #0
 800a8de:	702b      	strb	r3, [r5, #0]
 800a8e0:	2000      	movs	r0, #0
 800a8e2:	b003      	add	sp, #12
 800a8e4:	bd30      	pop	{r4, r5, pc}
 800a8e6:	2300      	movs	r3, #0
 800a8e8:	702b      	strb	r3, [r5, #0]
 800a8ea:	e7f9      	b.n	800a8e0 <rcl_timer_is_ready+0x58>
 800a8ec:	200b      	movs	r0, #11
 800a8ee:	b003      	add	sp, #12
 800a8f0:	bd30      	pop	{r4, r5, pc}
 800a8f2:	200b      	movs	r0, #11
 800a8f4:	4770      	bx	lr
 800a8f6:	f44f 7048 	mov.w	r0, #800	@ 0x320
 800a8fa:	e7de      	b.n	800a8ba <rcl_timer_is_ready+0x32>

0800a8fc <rcl_timer_get_next_call_time>:
 800a8fc:	b1d8      	cbz	r0, 800a936 <rcl_timer_get_next_call_time+0x3a>
 800a8fe:	b538      	push	{r3, r4, r5, lr}
 800a900:	6803      	ldr	r3, [r0, #0]
 800a902:	b1d3      	cbz	r3, 800a93a <rcl_timer_get_next_call_time+0x3e>
 800a904:	460c      	mov	r4, r1
 800a906:	b1a1      	cbz	r1, 800a932 <rcl_timer_get_next_call_time+0x36>
 800a908:	f3bf 8f5b 	dmb	ish
 800a90c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800a910:	f3bf 8f5b 	dmb	ish
 800a914:	f003 05ff 	and.w	r5, r3, #255	@ 0xff
 800a918:	b943      	cbnz	r3, 800a92c <rcl_timer_get_next_call_time+0x30>
 800a91a:	6800      	ldr	r0, [r0, #0]
 800a91c:	2105      	movs	r1, #5
 800a91e:	3028      	adds	r0, #40	@ 0x28
 800a920:	f001 fbda 	bl	800c0d8 <__atomic_load_8>
 800a924:	e9c4 0100 	strd	r0, r1, [r4]
 800a928:	4628      	mov	r0, r5
 800a92a:	bd38      	pop	{r3, r4, r5, pc}
 800a92c:	f240 3021 	movw	r0, #801	@ 0x321
 800a930:	bd38      	pop	{r3, r4, r5, pc}
 800a932:	200b      	movs	r0, #11
 800a934:	bd38      	pop	{r3, r4, r5, pc}
 800a936:	200b      	movs	r0, #11
 800a938:	4770      	bx	lr
 800a93a:	f44f 7048 	mov.w	r0, #800	@ 0x320
 800a93e:	bd38      	pop	{r3, r4, r5, pc}

0800a940 <rcl_timer_get_guard_condition>:
 800a940:	b130      	cbz	r0, 800a950 <rcl_timer_get_guard_condition+0x10>
 800a942:	6800      	ldr	r0, [r0, #0]
 800a944:	b120      	cbz	r0, 800a950 <rcl_timer_get_guard_condition+0x10>
 800a946:	68c3      	ldr	r3, [r0, #12]
 800a948:	b10b      	cbz	r3, 800a94e <rcl_timer_get_guard_condition+0xe>
 800a94a:	3008      	adds	r0, #8
 800a94c:	4770      	bx	lr
 800a94e:	4618      	mov	r0, r3
 800a950:	4770      	bx	lr
 800a952:	bf00      	nop

0800a954 <rcl_get_zero_initialized_wait_set>:
 800a954:	b510      	push	{r4, lr}
 800a956:	4c08      	ldr	r4, [pc, #32]	@ (800a978 <rcl_get_zero_initialized_wait_set+0x24>)
 800a958:	4686      	mov	lr, r0
 800a95a:	4684      	mov	ip, r0
 800a95c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800a95e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800a962:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800a964:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800a968:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800a96a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800a96e:	6823      	ldr	r3, [r4, #0]
 800a970:	f8cc 3000 	str.w	r3, [ip]
 800a974:	4670      	mov	r0, lr
 800a976:	bd10      	pop	{r4, pc}
 800a978:	08015808 	.word	0x08015808

0800a97c <rcl_wait_set_is_valid>:
 800a97c:	b118      	cbz	r0, 800a986 <rcl_wait_set_is_valid+0xa>
 800a97e:	6b00      	ldr	r0, [r0, #48]	@ 0x30
 800a980:	3800      	subs	r0, #0
 800a982:	bf18      	it	ne
 800a984:	2001      	movne	r0, #1
 800a986:	4770      	bx	lr

0800a988 <rcl_wait_set_fini>:
 800a988:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a98c:	2800      	cmp	r0, #0
 800a98e:	f000 80ab 	beq.w	800aae8 <rcl_wait_set_fini+0x160>
 800a992:	4605      	mov	r5, r0
 800a994:	6b00      	ldr	r0, [r0, #48]	@ 0x30
 800a996:	2800      	cmp	r0, #0
 800a998:	f000 809c 	beq.w	800aad4 <rcl_wait_set_fini+0x14c>
 800a99c:	6bc0      	ldr	r0, [r0, #60]	@ 0x3c
 800a99e:	f003 f961 	bl	800dc64 <rmw_destroy_wait_set>
 800a9a2:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 800a9a4:	4680      	mov	r8, r0
 800a9a6:	2800      	cmp	r0, #0
 800a9a8:	f040 808e 	bne.w	800aac8 <rcl_wait_set_fini+0x140>
 800a9ac:	2c00      	cmp	r4, #0
 800a9ae:	f000 80a0 	beq.w	800aaf2 <rcl_wait_set_fini+0x16a>
 800a9b2:	6828      	ldr	r0, [r5, #0]
 800a9b4:	6ce7      	ldr	r7, [r4, #76]	@ 0x4c
 800a9b6:	f8d4 9058 	ldr.w	r9, [r4, #88]	@ 0x58
 800a9ba:	2600      	movs	r6, #0
 800a9bc:	606e      	str	r6, [r5, #4]
 800a9be:	6026      	str	r6, [r4, #0]
 800a9c0:	b118      	cbz	r0, 800a9ca <rcl_wait_set_fini+0x42>
 800a9c2:	4649      	mov	r1, r9
 800a9c4:	47b8      	blx	r7
 800a9c6:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 800a9c8:	602e      	str	r6, [r5, #0]
 800a9ca:	68a0      	ldr	r0, [r4, #8]
 800a9cc:	b128      	cbz	r0, 800a9da <rcl_wait_set_fini+0x52>
 800a9ce:	4649      	mov	r1, r9
 800a9d0:	47b8      	blx	r7
 800a9d2:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 800a9d4:	2300      	movs	r3, #0
 800a9d6:	e9c4 3301 	strd	r3, r3, [r4, #4]
 800a9da:	68a8      	ldr	r0, [r5, #8]
 800a9dc:	6ce6      	ldr	r6, [r4, #76]	@ 0x4c
 800a9de:	6da7      	ldr	r7, [r4, #88]	@ 0x58
 800a9e0:	f04f 0900 	mov.w	r9, #0
 800a9e4:	f8c5 900c 	str.w	r9, [r5, #12]
 800a9e8:	f8c4 900c 	str.w	r9, [r4, #12]
 800a9ec:	b130      	cbz	r0, 800a9fc <rcl_wait_set_fini+0x74>
 800a9ee:	4639      	mov	r1, r7
 800a9f0:	47b0      	blx	r6
 800a9f2:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 800a9f4:	f8c5 9008 	str.w	r9, [r5, #8]
 800a9f8:	6ce6      	ldr	r6, [r4, #76]	@ 0x4c
 800a9fa:	6da7      	ldr	r7, [r4, #88]	@ 0x58
 800a9fc:	6960      	ldr	r0, [r4, #20]
 800a9fe:	f04f 0900 	mov.w	r9, #0
 800aa02:	f8c4 9010 	str.w	r9, [r4, #16]
 800aa06:	b130      	cbz	r0, 800aa16 <rcl_wait_set_fini+0x8e>
 800aa08:	4639      	mov	r1, r7
 800aa0a:	47b0      	blx	r6
 800aa0c:	f8c4 9014 	str.w	r9, [r4, #20]
 800aa10:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 800aa12:	6ce6      	ldr	r6, [r4, #76]	@ 0x4c
 800aa14:	6da7      	ldr	r7, [r4, #88]	@ 0x58
 800aa16:	6928      	ldr	r0, [r5, #16]
 800aa18:	f04f 0900 	mov.w	r9, #0
 800aa1c:	f8c5 9014 	str.w	r9, [r5, #20]
 800aa20:	f8c4 9040 	str.w	r9, [r4, #64]	@ 0x40
 800aa24:	b130      	cbz	r0, 800aa34 <rcl_wait_set_fini+0xac>
 800aa26:	4639      	mov	r1, r7
 800aa28:	47b0      	blx	r6
 800aa2a:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 800aa2c:	f8c5 9010 	str.w	r9, [r5, #16]
 800aa30:	6ce6      	ldr	r6, [r4, #76]	@ 0x4c
 800aa32:	6da7      	ldr	r7, [r4, #88]	@ 0x58
 800aa34:	69a8      	ldr	r0, [r5, #24]
 800aa36:	f04f 0900 	mov.w	r9, #0
 800aa3a:	f8c5 901c 	str.w	r9, [r5, #28]
 800aa3e:	f8c4 9018 	str.w	r9, [r4, #24]
 800aa42:	b120      	cbz	r0, 800aa4e <rcl_wait_set_fini+0xc6>
 800aa44:	4639      	mov	r1, r7
 800aa46:	47b0      	blx	r6
 800aa48:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 800aa4a:	f8c5 9018 	str.w	r9, [r5, #24]
 800aa4e:	6a20      	ldr	r0, [r4, #32]
 800aa50:	b128      	cbz	r0, 800aa5e <rcl_wait_set_fini+0xd6>
 800aa52:	4639      	mov	r1, r7
 800aa54:	47b0      	blx	r6
 800aa56:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 800aa58:	2300      	movs	r3, #0
 800aa5a:	e9c4 3307 	strd	r3, r3, [r4, #28]
 800aa5e:	6a28      	ldr	r0, [r5, #32]
 800aa60:	6ce7      	ldr	r7, [r4, #76]	@ 0x4c
 800aa62:	f8d4 9058 	ldr.w	r9, [r4, #88]	@ 0x58
 800aa66:	2600      	movs	r6, #0
 800aa68:	626e      	str	r6, [r5, #36]	@ 0x24
 800aa6a:	6266      	str	r6, [r4, #36]	@ 0x24
 800aa6c:	b118      	cbz	r0, 800aa76 <rcl_wait_set_fini+0xee>
 800aa6e:	4649      	mov	r1, r9
 800aa70:	47b8      	blx	r7
 800aa72:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 800aa74:	622e      	str	r6, [r5, #32]
 800aa76:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 800aa78:	b128      	cbz	r0, 800aa86 <rcl_wait_set_fini+0xfe>
 800aa7a:	4649      	mov	r1, r9
 800aa7c:	47b8      	blx	r7
 800aa7e:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 800aa80:	2300      	movs	r3, #0
 800aa82:	e9c4 330a 	strd	r3, r3, [r4, #40]	@ 0x28
 800aa86:	6aa8      	ldr	r0, [r5, #40]	@ 0x28
 800aa88:	6ce7      	ldr	r7, [r4, #76]	@ 0x4c
 800aa8a:	f8d4 9058 	ldr.w	r9, [r4, #88]	@ 0x58
 800aa8e:	2600      	movs	r6, #0
 800aa90:	62ee      	str	r6, [r5, #44]	@ 0x2c
 800aa92:	6326      	str	r6, [r4, #48]	@ 0x30
 800aa94:	b118      	cbz	r0, 800aa9e <rcl_wait_set_fini+0x116>
 800aa96:	4649      	mov	r1, r9
 800aa98:	47b8      	blx	r7
 800aa9a:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 800aa9c:	62ae      	str	r6, [r5, #40]	@ 0x28
 800aa9e:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 800aaa0:	b1e0      	cbz	r0, 800aadc <rcl_wait_set_fini+0x154>
 800aaa2:	4649      	mov	r1, r9
 800aaa4:	47b8      	blx	r7
 800aaa6:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 800aaa8:	2300      	movs	r3, #0
 800aaaa:	e9c4 330d 	strd	r3, r3, [r4, #52]	@ 0x34
 800aaae:	4598      	cmp	r8, r3
 800aab0:	bf18      	it	ne
 800aab2:	f44f 7861 	movne.w	r8, #900	@ 0x384
 800aab6:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 800aab8:	6da1      	ldr	r1, [r4, #88]	@ 0x58
 800aaba:	4620      	mov	r0, r4
 800aabc:	4798      	blx	r3
 800aabe:	2300      	movs	r3, #0
 800aac0:	632b      	str	r3, [r5, #48]	@ 0x30
 800aac2:	4640      	mov	r0, r8
 800aac4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aac8:	f44f 7861 	mov.w	r8, #900	@ 0x384
 800aacc:	2c00      	cmp	r4, #0
 800aace:	f47f af70 	bne.w	800a9b2 <rcl_wait_set_fini+0x2a>
 800aad2:	e7f6      	b.n	800aac2 <rcl_wait_set_fini+0x13a>
 800aad4:	4680      	mov	r8, r0
 800aad6:	4640      	mov	r0, r8
 800aad8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aadc:	f1b8 0f00 	cmp.w	r8, #0
 800aae0:	bf18      	it	ne
 800aae2:	f44f 7861 	movne.w	r8, #900	@ 0x384
 800aae6:	e7e6      	b.n	800aab6 <rcl_wait_set_fini+0x12e>
 800aae8:	f04f 080b 	mov.w	r8, #11
 800aaec:	4640      	mov	r0, r8
 800aaee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aaf2:	f44f 7861 	mov.w	r8, #900	@ 0x384
 800aaf6:	e7e4      	b.n	800aac2 <rcl_wait_set_fini+0x13a>

0800aaf8 <rcl_wait_set_add_subscription>:
 800aaf8:	b318      	cbz	r0, 800ab42 <rcl_wait_set_add_subscription+0x4a>
 800aafa:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800aafc:	b570      	push	{r4, r5, r6, lr}
 800aafe:	4604      	mov	r4, r0
 800ab00:	b30b      	cbz	r3, 800ab46 <rcl_wait_set_add_subscription+0x4e>
 800ab02:	b319      	cbz	r1, 800ab4c <rcl_wait_set_add_subscription+0x54>
 800ab04:	681d      	ldr	r5, [r3, #0]
 800ab06:	6840      	ldr	r0, [r0, #4]
 800ab08:	4285      	cmp	r5, r0
 800ab0a:	d217      	bcs.n	800ab3c <rcl_wait_set_add_subscription+0x44>
 800ab0c:	6820      	ldr	r0, [r4, #0]
 800ab0e:	1c6e      	adds	r6, r5, #1
 800ab10:	601e      	str	r6, [r3, #0]
 800ab12:	f840 1025 	str.w	r1, [r0, r5, lsl #2]
 800ab16:	b102      	cbz	r2, 800ab1a <rcl_wait_set_add_subscription+0x22>
 800ab18:	6015      	str	r5, [r2, #0]
 800ab1a:	4608      	mov	r0, r1
 800ab1c:	f7ff fd5c 	bl	800a5d8 <rcl_subscription_get_rmw_handle>
 800ab20:	b150      	cbz	r0, 800ab38 <rcl_wait_set_add_subscription+0x40>
 800ab22:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800ab24:	6842      	ldr	r2, [r0, #4]
 800ab26:	689b      	ldr	r3, [r3, #8]
 800ab28:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800ab2c:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 800ab2e:	6853      	ldr	r3, [r2, #4]
 800ab30:	3301      	adds	r3, #1
 800ab32:	2000      	movs	r0, #0
 800ab34:	6053      	str	r3, [r2, #4]
 800ab36:	bd70      	pop	{r4, r5, r6, pc}
 800ab38:	2001      	movs	r0, #1
 800ab3a:	bd70      	pop	{r4, r5, r6, pc}
 800ab3c:	f240 3086 	movw	r0, #902	@ 0x386
 800ab40:	bd70      	pop	{r4, r5, r6, pc}
 800ab42:	200b      	movs	r0, #11
 800ab44:	4770      	bx	lr
 800ab46:	f44f 7061 	mov.w	r0, #900	@ 0x384
 800ab4a:	bd70      	pop	{r4, r5, r6, pc}
 800ab4c:	200b      	movs	r0, #11
 800ab4e:	bd70      	pop	{r4, r5, r6, pc}

0800ab50 <rcl_wait_set_clear>:
 800ab50:	2800      	cmp	r0, #0
 800ab52:	d074      	beq.n	800ac3e <rcl_wait_set_clear+0xee>
 800ab54:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800ab56:	b510      	push	{r4, lr}
 800ab58:	4604      	mov	r4, r0
 800ab5a:	2b00      	cmp	r3, #0
 800ab5c:	d071      	beq.n	800ac42 <rcl_wait_set_clear+0xf2>
 800ab5e:	6800      	ldr	r0, [r0, #0]
 800ab60:	b138      	cbz	r0, 800ab72 <rcl_wait_set_clear+0x22>
 800ab62:	6862      	ldr	r2, [r4, #4]
 800ab64:	2100      	movs	r1, #0
 800ab66:	0092      	lsls	r2, r2, #2
 800ab68:	f009 f9dc 	bl	8013f24 <memset>
 800ab6c:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800ab6e:	2200      	movs	r2, #0
 800ab70:	601a      	str	r2, [r3, #0]
 800ab72:	68a0      	ldr	r0, [r4, #8]
 800ab74:	b138      	cbz	r0, 800ab86 <rcl_wait_set_clear+0x36>
 800ab76:	68e2      	ldr	r2, [r4, #12]
 800ab78:	2100      	movs	r1, #0
 800ab7a:	0092      	lsls	r2, r2, #2
 800ab7c:	f009 f9d2 	bl	8013f24 <memset>
 800ab80:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800ab82:	2200      	movs	r2, #0
 800ab84:	60da      	str	r2, [r3, #12]
 800ab86:	69a0      	ldr	r0, [r4, #24]
 800ab88:	b138      	cbz	r0, 800ab9a <rcl_wait_set_clear+0x4a>
 800ab8a:	69e2      	ldr	r2, [r4, #28]
 800ab8c:	2100      	movs	r1, #0
 800ab8e:	0092      	lsls	r2, r2, #2
 800ab90:	f009 f9c8 	bl	8013f24 <memset>
 800ab94:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800ab96:	2200      	movs	r2, #0
 800ab98:	619a      	str	r2, [r3, #24]
 800ab9a:	6a20      	ldr	r0, [r4, #32]
 800ab9c:	b138      	cbz	r0, 800abae <rcl_wait_set_clear+0x5e>
 800ab9e:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800aba0:	2100      	movs	r1, #0
 800aba2:	0092      	lsls	r2, r2, #2
 800aba4:	f009 f9be 	bl	8013f24 <memset>
 800aba8:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800abaa:	2200      	movs	r2, #0
 800abac:	625a      	str	r2, [r3, #36]	@ 0x24
 800abae:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 800abb0:	b138      	cbz	r0, 800abc2 <rcl_wait_set_clear+0x72>
 800abb2:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800abb4:	2100      	movs	r1, #0
 800abb6:	0092      	lsls	r2, r2, #2
 800abb8:	f009 f9b4 	bl	8013f24 <memset>
 800abbc:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800abbe:	2200      	movs	r2, #0
 800abc0:	631a      	str	r2, [r3, #48]	@ 0x30
 800abc2:	6920      	ldr	r0, [r4, #16]
 800abc4:	b138      	cbz	r0, 800abd6 <rcl_wait_set_clear+0x86>
 800abc6:	6962      	ldr	r2, [r4, #20]
 800abc8:	2100      	movs	r1, #0
 800abca:	0092      	lsls	r2, r2, #2
 800abcc:	f009 f9aa 	bl	8013f24 <memset>
 800abd0:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800abd2:	2200      	movs	r2, #0
 800abd4:	641a      	str	r2, [r3, #64]	@ 0x40
 800abd6:	6898      	ldr	r0, [r3, #8]
 800abd8:	b138      	cbz	r0, 800abea <rcl_wait_set_clear+0x9a>
 800abda:	685a      	ldr	r2, [r3, #4]
 800abdc:	2100      	movs	r1, #0
 800abde:	0092      	lsls	r2, r2, #2
 800abe0:	f009 f9a0 	bl	8013f24 <memset>
 800abe4:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800abe6:	2200      	movs	r2, #0
 800abe8:	605a      	str	r2, [r3, #4]
 800abea:	6958      	ldr	r0, [r3, #20]
 800abec:	b138      	cbz	r0, 800abfe <rcl_wait_set_clear+0xae>
 800abee:	691a      	ldr	r2, [r3, #16]
 800abf0:	2100      	movs	r1, #0
 800abf2:	0092      	lsls	r2, r2, #2
 800abf4:	f009 f996 	bl	8013f24 <memset>
 800abf8:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800abfa:	2200      	movs	r2, #0
 800abfc:	611a      	str	r2, [r3, #16]
 800abfe:	6a18      	ldr	r0, [r3, #32]
 800ac00:	b138      	cbz	r0, 800ac12 <rcl_wait_set_clear+0xc2>
 800ac02:	69da      	ldr	r2, [r3, #28]
 800ac04:	2100      	movs	r1, #0
 800ac06:	0092      	lsls	r2, r2, #2
 800ac08:	f009 f98c 	bl	8013f24 <memset>
 800ac0c:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800ac0e:	2200      	movs	r2, #0
 800ac10:	61da      	str	r2, [r3, #28]
 800ac12:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 800ac14:	b138      	cbz	r0, 800ac26 <rcl_wait_set_clear+0xd6>
 800ac16:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800ac18:	2100      	movs	r1, #0
 800ac1a:	0092      	lsls	r2, r2, #2
 800ac1c:	f009 f982 	bl	8013f24 <memset>
 800ac20:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800ac22:	2200      	movs	r2, #0
 800ac24:	629a      	str	r2, [r3, #40]	@ 0x28
 800ac26:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 800ac28:	b138      	cbz	r0, 800ac3a <rcl_wait_set_clear+0xea>
 800ac2a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800ac2c:	2100      	movs	r1, #0
 800ac2e:	0092      	lsls	r2, r2, #2
 800ac30:	f009 f978 	bl	8013f24 <memset>
 800ac34:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800ac36:	2200      	movs	r2, #0
 800ac38:	635a      	str	r2, [r3, #52]	@ 0x34
 800ac3a:	2000      	movs	r0, #0
 800ac3c:	bd10      	pop	{r4, pc}
 800ac3e:	200b      	movs	r0, #11
 800ac40:	4770      	bx	lr
 800ac42:	f44f 7061 	mov.w	r0, #900	@ 0x384
 800ac46:	bd10      	pop	{r4, pc}

0800ac48 <rcl_wait_set_resize>:
 800ac48:	2800      	cmp	r0, #0
 800ac4a:	f000 81a1 	beq.w	800af90 <rcl_wait_set_resize+0x348>
 800ac4e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac52:	f8d0 a030 	ldr.w	sl, [r0, #48]	@ 0x30
 800ac56:	b083      	sub	sp, #12
 800ac58:	4604      	mov	r4, r0
 800ac5a:	f1ba 0f00 	cmp.w	sl, #0
 800ac5e:	f000 8199 	beq.w	800af94 <rcl_wait_set_resize+0x34c>
 800ac62:	f04f 0800 	mov.w	r8, #0
 800ac66:	f8da 9058 	ldr.w	r9, [sl, #88]	@ 0x58
 800ac6a:	461e      	mov	r6, r3
 800ac6c:	460f      	mov	r7, r1
 800ac6e:	e9da b313 	ldrd	fp, r3, [sl, #76]	@ 0x4c
 800ac72:	4615      	mov	r5, r2
 800ac74:	f8c0 8004 	str.w	r8, [r0, #4]
 800ac78:	6800      	ldr	r0, [r0, #0]
 800ac7a:	f8ca 8000 	str.w	r8, [sl]
 800ac7e:	2900      	cmp	r1, #0
 800ac80:	f000 80cf 	beq.w	800ae22 <rcl_wait_set_resize+0x1da>
 800ac84:	ea4f 0a81 	mov.w	sl, r1, lsl #2
 800ac88:	464a      	mov	r2, r9
 800ac8a:	4651      	mov	r1, sl
 800ac8c:	9301      	str	r3, [sp, #4]
 800ac8e:	4798      	blx	r3
 800ac90:	9b01      	ldr	r3, [sp, #4]
 800ac92:	6020      	str	r0, [r4, #0]
 800ac94:	2800      	cmp	r0, #0
 800ac96:	f000 8109 	beq.w	800aeac <rcl_wait_set_resize+0x264>
 800ac9a:	4652      	mov	r2, sl
 800ac9c:	4641      	mov	r1, r8
 800ac9e:	9301      	str	r3, [sp, #4]
 800aca0:	f009 f940 	bl	8013f24 <memset>
 800aca4:	6067      	str	r7, [r4, #4]
 800aca6:	6b27      	ldr	r7, [r4, #48]	@ 0x30
 800aca8:	9b01      	ldr	r3, [sp, #4]
 800acaa:	68b8      	ldr	r0, [r7, #8]
 800acac:	f8c7 8004 	str.w	r8, [r7, #4]
 800acb0:	464a      	mov	r2, r9
 800acb2:	4651      	mov	r1, sl
 800acb4:	4798      	blx	r3
 800acb6:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800acb8:	60b8      	str	r0, [r7, #8]
 800acba:	689f      	ldr	r7, [r3, #8]
 800acbc:	2f00      	cmp	r7, #0
 800acbe:	f000 80f0 	beq.w	800aea2 <rcl_wait_set_resize+0x25a>
 800acc2:	4652      	mov	r2, sl
 800acc4:	4641      	mov	r1, r8
 800acc6:	4638      	mov	r0, r7
 800acc8:	f009 f92c 	bl	8013f24 <memset>
 800accc:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 800acd0:	f8da 8058 	ldr.w	r8, [sl, #88]	@ 0x58
 800acd4:	68a0      	ldr	r0, [r4, #8]
 800acd6:	2700      	movs	r7, #0
 800acd8:	e9da 2313 	ldrd	r2, r3, [sl, #76]	@ 0x4c
 800acdc:	60e7      	str	r7, [r4, #12]
 800acde:	f8ca 700c 	str.w	r7, [sl, #12]
 800ace2:	2d00      	cmp	r5, #0
 800ace4:	f040 80b0 	bne.w	800ae48 <rcl_wait_set_resize+0x200>
 800ace8:	b130      	cbz	r0, 800acf8 <rcl_wait_set_resize+0xb0>
 800acea:	4641      	mov	r1, r8
 800acec:	4790      	blx	r2
 800acee:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 800acf2:	60a5      	str	r5, [r4, #8]
 800acf4:	f8da 8058 	ldr.w	r8, [sl, #88]	@ 0x58
 800acf8:	f8da 0014 	ldr.w	r0, [sl, #20]
 800acfc:	2700      	movs	r7, #0
 800acfe:	19ad      	adds	r5, r5, r6
 800ad00:	f8ca 7010 	str.w	r7, [sl, #16]
 800ad04:	f040 80b8 	bne.w	800ae78 <rcl_wait_set_resize+0x230>
 800ad08:	b148      	cbz	r0, 800ad1e <rcl_wait_set_resize+0xd6>
 800ad0a:	f8da 304c 	ldr.w	r3, [sl, #76]	@ 0x4c
 800ad0e:	4641      	mov	r1, r8
 800ad10:	4798      	blx	r3
 800ad12:	f8ca 5014 	str.w	r5, [sl, #20]
 800ad16:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 800ad1a:	f8da 8058 	ldr.w	r8, [sl, #88]	@ 0x58
 800ad1e:	6920      	ldr	r0, [r4, #16]
 800ad20:	2500      	movs	r5, #0
 800ad22:	e9da 9713 	ldrd	r9, r7, [sl, #76]	@ 0x4c
 800ad26:	6165      	str	r5, [r4, #20]
 800ad28:	f8ca 5040 	str.w	r5, [sl, #64]	@ 0x40
 800ad2c:	2e00      	cmp	r6, #0
 800ad2e:	f040 80c1 	bne.w	800aeb4 <rcl_wait_set_resize+0x26c>
 800ad32:	b140      	cbz	r0, 800ad46 <rcl_wait_set_resize+0xfe>
 800ad34:	4641      	mov	r1, r8
 800ad36:	47c8      	blx	r9
 800ad38:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 800ad3c:	6126      	str	r6, [r4, #16]
 800ad3e:	e9da 9713 	ldrd	r9, r7, [sl, #76]	@ 0x4c
 800ad42:	f8da 8058 	ldr.w	r8, [sl, #88]	@ 0x58
 800ad46:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ad48:	69a0      	ldr	r0, [r4, #24]
 800ad4a:	2500      	movs	r5, #0
 800ad4c:	61e5      	str	r5, [r4, #28]
 800ad4e:	f8ca 5018 	str.w	r5, [sl, #24]
 800ad52:	2b00      	cmp	r3, #0
 800ad54:	f040 80c2 	bne.w	800aedc <rcl_wait_set_resize+0x294>
 800ad58:	b128      	cbz	r0, 800ad66 <rcl_wait_set_resize+0x11e>
 800ad5a:	4641      	mov	r1, r8
 800ad5c:	47c8      	blx	r9
 800ad5e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ad60:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 800ad64:	61a3      	str	r3, [r4, #24]
 800ad66:	f8da 0020 	ldr.w	r0, [sl, #32]
 800ad6a:	b130      	cbz	r0, 800ad7a <rcl_wait_set_resize+0x132>
 800ad6c:	4641      	mov	r1, r8
 800ad6e:	47c8      	blx	r9
 800ad70:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 800ad74:	2300      	movs	r3, #0
 800ad76:	e9ca 3307 	strd	r3, r3, [sl, #28]
 800ad7a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ad7c:	f8da 6058 	ldr.w	r6, [sl, #88]	@ 0x58
 800ad80:	6a20      	ldr	r0, [r4, #32]
 800ad82:	2500      	movs	r5, #0
 800ad84:	e9da 7813 	ldrd	r7, r8, [sl, #76]	@ 0x4c
 800ad88:	6265      	str	r5, [r4, #36]	@ 0x24
 800ad8a:	f8ca 5024 	str.w	r5, [sl, #36]	@ 0x24
 800ad8e:	2b00      	cmp	r3, #0
 800ad90:	f000 80c8 	beq.w	800af24 <rcl_wait_set_resize+0x2dc>
 800ad94:	ea4f 0983 	mov.w	r9, r3, lsl #2
 800ad98:	4632      	mov	r2, r6
 800ad9a:	4649      	mov	r1, r9
 800ad9c:	47c0      	blx	r8
 800ad9e:	6220      	str	r0, [r4, #32]
 800ada0:	2800      	cmp	r0, #0
 800ada2:	f000 8083 	beq.w	800aeac <rcl_wait_set_resize+0x264>
 800ada6:	464a      	mov	r2, r9
 800ada8:	4629      	mov	r1, r5
 800adaa:	f009 f8bb 	bl	8013f24 <memset>
 800adae:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 800adb2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800adb4:	6263      	str	r3, [r4, #36]	@ 0x24
 800adb6:	f8da 002c 	ldr.w	r0, [sl, #44]	@ 0x2c
 800adba:	f8ca 5028 	str.w	r5, [sl, #40]	@ 0x28
 800adbe:	4632      	mov	r2, r6
 800adc0:	4649      	mov	r1, r9
 800adc2:	47c0      	blx	r8
 800adc4:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800adc6:	f8ca 002c 	str.w	r0, [sl, #44]	@ 0x2c
 800adca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800adcc:	2b00      	cmp	r3, #0
 800adce:	f000 80fb 	beq.w	800afc8 <rcl_wait_set_resize+0x380>
 800add2:	464a      	mov	r2, r9
 800add4:	4629      	mov	r1, r5
 800add6:	4618      	mov	r0, r3
 800add8:	f009 f8a4 	bl	8013f24 <memset>
 800addc:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 800ade0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ade2:	f8da 6058 	ldr.w	r6, [sl, #88]	@ 0x58
 800ade6:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 800ade8:	2500      	movs	r5, #0
 800adea:	e9da 7813 	ldrd	r7, r8, [sl, #76]	@ 0x4c
 800adee:	62e5      	str	r5, [r4, #44]	@ 0x2c
 800adf0:	f8ca 5030 	str.w	r5, [sl, #48]	@ 0x30
 800adf4:	2b00      	cmp	r3, #0
 800adf6:	f040 80a9 	bne.w	800af4c <rcl_wait_set_resize+0x304>
 800adfa:	b128      	cbz	r0, 800ae08 <rcl_wait_set_resize+0x1c0>
 800adfc:	4631      	mov	r1, r6
 800adfe:	47b8      	blx	r7
 800ae00:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ae02:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 800ae06:	62a3      	str	r3, [r4, #40]	@ 0x28
 800ae08:	f8da 0038 	ldr.w	r0, [sl, #56]	@ 0x38
 800ae0c:	b128      	cbz	r0, 800ae1a <rcl_wait_set_resize+0x1d2>
 800ae0e:	4631      	mov	r1, r6
 800ae10:	47b8      	blx	r7
 800ae12:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800ae14:	2200      	movs	r2, #0
 800ae16:	e9c3 220d 	strd	r2, r2, [r3, #52]	@ 0x34
 800ae1a:	2000      	movs	r0, #0
 800ae1c:	b003      	add	sp, #12
 800ae1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ae22:	b120      	cbz	r0, 800ae2e <rcl_wait_set_resize+0x1e6>
 800ae24:	4649      	mov	r1, r9
 800ae26:	47d8      	blx	fp
 800ae28:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 800ae2c:	6027      	str	r7, [r4, #0]
 800ae2e:	f8da 0008 	ldr.w	r0, [sl, #8]
 800ae32:	2800      	cmp	r0, #0
 800ae34:	f43f af4c 	beq.w	800acd0 <rcl_wait_set_resize+0x88>
 800ae38:	4649      	mov	r1, r9
 800ae3a:	47d8      	blx	fp
 800ae3c:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 800ae40:	2300      	movs	r3, #0
 800ae42:	e9ca 3301 	strd	r3, r3, [sl, #4]
 800ae46:	e743      	b.n	800acd0 <rcl_wait_set_resize+0x88>
 800ae48:	4642      	mov	r2, r8
 800ae4a:	ea4f 0885 	mov.w	r8, r5, lsl #2
 800ae4e:	4641      	mov	r1, r8
 800ae50:	4798      	blx	r3
 800ae52:	60a0      	str	r0, [r4, #8]
 800ae54:	b350      	cbz	r0, 800aeac <rcl_wait_set_resize+0x264>
 800ae56:	4642      	mov	r2, r8
 800ae58:	4639      	mov	r1, r7
 800ae5a:	f009 f863 	bl	8013f24 <memset>
 800ae5e:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 800ae62:	60e5      	str	r5, [r4, #12]
 800ae64:	2700      	movs	r7, #0
 800ae66:	19ad      	adds	r5, r5, r6
 800ae68:	f8da 8058 	ldr.w	r8, [sl, #88]	@ 0x58
 800ae6c:	f8da 0014 	ldr.w	r0, [sl, #20]
 800ae70:	f8ca 7010 	str.w	r7, [sl, #16]
 800ae74:	f43f af48 	beq.w	800ad08 <rcl_wait_set_resize+0xc0>
 800ae78:	00ad      	lsls	r5, r5, #2
 800ae7a:	4642      	mov	r2, r8
 800ae7c:	f8da 3050 	ldr.w	r3, [sl, #80]	@ 0x50
 800ae80:	4629      	mov	r1, r5
 800ae82:	4798      	blx	r3
 800ae84:	4680      	mov	r8, r0
 800ae86:	f8ca 0014 	str.w	r0, [sl, #20]
 800ae8a:	2800      	cmp	r0, #0
 800ae8c:	f000 8085 	beq.w	800af9a <rcl_wait_set_resize+0x352>
 800ae90:	462a      	mov	r2, r5
 800ae92:	4639      	mov	r1, r7
 800ae94:	f009 f846 	bl	8013f24 <memset>
 800ae98:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 800ae9c:	f8da 8058 	ldr.w	r8, [sl, #88]	@ 0x58
 800aea0:	e73d      	b.n	800ad1e <rcl_wait_set_resize+0xd6>
 800aea2:	6820      	ldr	r0, [r4, #0]
 800aea4:	4649      	mov	r1, r9
 800aea6:	47d8      	blx	fp
 800aea8:	e9c4 7700 	strd	r7, r7, [r4]
 800aeac:	200a      	movs	r0, #10
 800aeae:	b003      	add	sp, #12
 800aeb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aeb4:	4642      	mov	r2, r8
 800aeb6:	ea4f 0886 	mov.w	r8, r6, lsl #2
 800aeba:	4641      	mov	r1, r8
 800aebc:	47b8      	blx	r7
 800aebe:	6120      	str	r0, [r4, #16]
 800aec0:	2800      	cmp	r0, #0
 800aec2:	d0f3      	beq.n	800aeac <rcl_wait_set_resize+0x264>
 800aec4:	4642      	mov	r2, r8
 800aec6:	4629      	mov	r1, r5
 800aec8:	f009 f82c 	bl	8013f24 <memset>
 800aecc:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 800aed0:	6166      	str	r6, [r4, #20]
 800aed2:	e9da 9713 	ldrd	r9, r7, [sl, #76]	@ 0x4c
 800aed6:	f8da 8058 	ldr.w	r8, [sl, #88]	@ 0x58
 800aeda:	e734      	b.n	800ad46 <rcl_wait_set_resize+0xfe>
 800aedc:	009e      	lsls	r6, r3, #2
 800aede:	4642      	mov	r2, r8
 800aee0:	4631      	mov	r1, r6
 800aee2:	47b8      	blx	r7
 800aee4:	61a0      	str	r0, [r4, #24]
 800aee6:	2800      	cmp	r0, #0
 800aee8:	d0e0      	beq.n	800aeac <rcl_wait_set_resize+0x264>
 800aeea:	4632      	mov	r2, r6
 800aeec:	4629      	mov	r1, r5
 800aeee:	f009 f819 	bl	8013f24 <memset>
 800aef2:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 800aef6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800aef8:	61e3      	str	r3, [r4, #28]
 800aefa:	f8da 0020 	ldr.w	r0, [sl, #32]
 800aefe:	f8ca 501c 	str.w	r5, [sl, #28]
 800af02:	4642      	mov	r2, r8
 800af04:	4631      	mov	r1, r6
 800af06:	47b8      	blx	r7
 800af08:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800af0a:	f8ca 0020 	str.w	r0, [sl, #32]
 800af0e:	6a1f      	ldr	r7, [r3, #32]
 800af10:	2f00      	cmp	r7, #0
 800af12:	d053      	beq.n	800afbc <rcl_wait_set_resize+0x374>
 800af14:	4632      	mov	r2, r6
 800af16:	4629      	mov	r1, r5
 800af18:	4638      	mov	r0, r7
 800af1a:	f009 f803 	bl	8013f24 <memset>
 800af1e:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 800af22:	e72a      	b.n	800ad7a <rcl_wait_set_resize+0x132>
 800af24:	b128      	cbz	r0, 800af32 <rcl_wait_set_resize+0x2ea>
 800af26:	4631      	mov	r1, r6
 800af28:	47b8      	blx	r7
 800af2a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800af2c:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 800af30:	6223      	str	r3, [r4, #32]
 800af32:	f8da 002c 	ldr.w	r0, [sl, #44]	@ 0x2c
 800af36:	2800      	cmp	r0, #0
 800af38:	f43f af52 	beq.w	800ade0 <rcl_wait_set_resize+0x198>
 800af3c:	4631      	mov	r1, r6
 800af3e:	47b8      	blx	r7
 800af40:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 800af44:	2300      	movs	r3, #0
 800af46:	e9ca 330a 	strd	r3, r3, [sl, #40]	@ 0x28
 800af4a:	e749      	b.n	800ade0 <rcl_wait_set_resize+0x198>
 800af4c:	ea4f 0983 	mov.w	r9, r3, lsl #2
 800af50:	4632      	mov	r2, r6
 800af52:	4649      	mov	r1, r9
 800af54:	47c0      	blx	r8
 800af56:	62a0      	str	r0, [r4, #40]	@ 0x28
 800af58:	2800      	cmp	r0, #0
 800af5a:	d0a7      	beq.n	800aeac <rcl_wait_set_resize+0x264>
 800af5c:	464a      	mov	r2, r9
 800af5e:	4629      	mov	r1, r5
 800af60:	f008 ffe0 	bl	8013f24 <memset>
 800af64:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 800af68:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800af6a:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800af6c:	f8da 0038 	ldr.w	r0, [sl, #56]	@ 0x38
 800af70:	f8ca 5034 	str.w	r5, [sl, #52]	@ 0x34
 800af74:	4632      	mov	r2, r6
 800af76:	4649      	mov	r1, r9
 800af78:	47c0      	blx	r8
 800af7a:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800af7c:	f8ca 0038 	str.w	r0, [sl, #56]	@ 0x38
 800af80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800af82:	b34b      	cbz	r3, 800afd8 <rcl_wait_set_resize+0x390>
 800af84:	464a      	mov	r2, r9
 800af86:	4629      	mov	r1, r5
 800af88:	4618      	mov	r0, r3
 800af8a:	f008 ffcb 	bl	8013f24 <memset>
 800af8e:	e744      	b.n	800ae1a <rcl_wait_set_resize+0x1d2>
 800af90:	200b      	movs	r0, #11
 800af92:	4770      	bx	lr
 800af94:	f44f 7061 	mov.w	r0, #900	@ 0x384
 800af98:	e789      	b.n	800aeae <rcl_wait_set_resize+0x266>
 800af9a:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800af9c:	68a0      	ldr	r0, [r4, #8]
 800af9e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800afa0:	6d99      	ldr	r1, [r3, #88]	@ 0x58
 800afa2:	4790      	blx	r2
 800afa4:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800afa6:	6920      	ldr	r0, [r4, #16]
 800afa8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800afaa:	6d99      	ldr	r1, [r3, #88]	@ 0x58
 800afac:	f8c4 800c 	str.w	r8, [r4, #12]
 800afb0:	f8c4 8008 	str.w	r8, [r4, #8]
 800afb4:	4790      	blx	r2
 800afb6:	e9c4 8804 	strd	r8, r8, [r4, #16]
 800afba:	e777      	b.n	800aeac <rcl_wait_set_resize+0x264>
 800afbc:	69a0      	ldr	r0, [r4, #24]
 800afbe:	4641      	mov	r1, r8
 800afc0:	47c8      	blx	r9
 800afc2:	e9c4 7706 	strd	r7, r7, [r4, #24]
 800afc6:	e771      	b.n	800aeac <rcl_wait_set_resize+0x264>
 800afc8:	6a20      	ldr	r0, [r4, #32]
 800afca:	9301      	str	r3, [sp, #4]
 800afcc:	4631      	mov	r1, r6
 800afce:	47b8      	blx	r7
 800afd0:	9b01      	ldr	r3, [sp, #4]
 800afd2:	e9c4 3308 	strd	r3, r3, [r4, #32]
 800afd6:	e769      	b.n	800aeac <rcl_wait_set_resize+0x264>
 800afd8:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 800afda:	9301      	str	r3, [sp, #4]
 800afdc:	4631      	mov	r1, r6
 800afde:	47b8      	blx	r7
 800afe0:	9b01      	ldr	r3, [sp, #4]
 800afe2:	e9c4 330a 	strd	r3, r3, [r4, #40]	@ 0x28
 800afe6:	e761      	b.n	800aeac <rcl_wait_set_resize+0x264>

0800afe8 <rcl_wait_set_init>:
 800afe8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800afec:	b084      	sub	sp, #16
 800afee:	4604      	mov	r4, r0
 800aff0:	a810      	add	r0, sp, #64	@ 0x40
 800aff2:	460d      	mov	r5, r1
 800aff4:	4690      	mov	r8, r2
 800aff6:	461f      	mov	r7, r3
 800aff8:	f7fe f97c 	bl	80092f4 <rcutils_allocator_is_valid>
 800affc:	2800      	cmp	r0, #0
 800affe:	d068      	beq.n	800b0d2 <rcl_wait_set_init+0xea>
 800b000:	2c00      	cmp	r4, #0
 800b002:	d066      	beq.n	800b0d2 <rcl_wait_set_init+0xea>
 800b004:	6b26      	ldr	r6, [r4, #48]	@ 0x30
 800b006:	b126      	cbz	r6, 800b012 <rcl_wait_set_init+0x2a>
 800b008:	2564      	movs	r5, #100	@ 0x64
 800b00a:	4628      	mov	r0, r5
 800b00c:	b004      	add	sp, #16
 800b00e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b012:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b014:	2b00      	cmp	r3, #0
 800b016:	d05c      	beq.n	800b0d2 <rcl_wait_set_init+0xea>
 800b018:	4618      	mov	r0, r3
 800b01a:	f7fe fbe5 	bl	80097e8 <rcl_context_is_valid>
 800b01e:	2800      	cmp	r0, #0
 800b020:	d05c      	beq.n	800b0dc <rcl_wait_set_init+0xf4>
 800b022:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b024:	9914      	ldr	r1, [sp, #80]	@ 0x50
 800b026:	205c      	movs	r0, #92	@ 0x5c
 800b028:	4798      	blx	r3
 800b02a:	6320      	str	r0, [r4, #48]	@ 0x30
 800b02c:	2800      	cmp	r0, #0
 800b02e:	d059      	beq.n	800b0e4 <rcl_wait_set_init+0xfc>
 800b030:	4631      	mov	r1, r6
 800b032:	225c      	movs	r2, #92	@ 0x5c
 800b034:	f008 ff76 	bl	8013f24 <memset>
 800b038:	f8d4 9030 	ldr.w	r9, [r4, #48]	@ 0x30
 800b03c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b03e:	f8c9 3044 	str.w	r3, [r9, #68]	@ 0x44
 800b042:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	@ 0x34
 800b046:	eb03 0e02 	add.w	lr, r3, r2
 800b04a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b04c:	449e      	add	lr, r3
 800b04e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b050:	f10d 0c40 	add.w	ip, sp, #64	@ 0x40
 800b054:	f8d3 a000 	ldr.w	sl, [r3]
 800b058:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800b05c:	e9c9 6601 	strd	r6, r6, [r9, #4]
 800b060:	e9c9 6604 	strd	r6, r6, [r9, #16]
 800b064:	e9c9 6607 	strd	r6, r6, [r9, #28]
 800b068:	e9c9 660a 	strd	r6, r6, [r9, #40]	@ 0x28
 800b06c:	e9c9 660d 	strd	r6, r6, [r9, #52]	@ 0x34
 800b070:	f109 0648 	add.w	r6, r9, #72	@ 0x48
 800b074:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800b076:	44c6      	add	lr, r8
 800b078:	f8dc 3000 	ldr.w	r3, [ip]
 800b07c:	6033      	str	r3, [r6, #0]
 800b07e:	eb0e 0145 	add.w	r1, lr, r5, lsl #1
 800b082:	f10a 0028 	add.w	r0, sl, #40	@ 0x28
 800b086:	f002 fde3 	bl	800dc50 <rmw_create_wait_set>
 800b08a:	f8c9 003c 	str.w	r0, [r9, #60]	@ 0x3c
 800b08e:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 800b090:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 800b092:	b32b      	cbz	r3, 800b0e0 <rcl_wait_set_init+0xf8>
 800b094:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b096:	9302      	str	r3, [sp, #8]
 800b098:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b09a:	9301      	str	r3, [sp, #4]
 800b09c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b09e:	9300      	str	r3, [sp, #0]
 800b0a0:	4629      	mov	r1, r5
 800b0a2:	463b      	mov	r3, r7
 800b0a4:	4642      	mov	r2, r8
 800b0a6:	4620      	mov	r0, r4
 800b0a8:	f7ff fdce 	bl	800ac48 <rcl_wait_set_resize>
 800b0ac:	4605      	mov	r5, r0
 800b0ae:	2800      	cmp	r0, #0
 800b0b0:	d0ab      	beq.n	800b00a <rcl_wait_set_init+0x22>
 800b0b2:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 800b0b4:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 800b0b6:	b133      	cbz	r3, 800b0c6 <rcl_wait_set_init+0xde>
 800b0b8:	4618      	mov	r0, r3
 800b0ba:	f002 fdd3 	bl	800dc64 <rmw_destroy_wait_set>
 800b0be:	b198      	cbz	r0, 800b0e8 <rcl_wait_set_init+0x100>
 800b0c0:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 800b0c2:	f44f 7561 	mov.w	r5, #900	@ 0x384
 800b0c6:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800b0c8:	6d81      	ldr	r1, [r0, #88]	@ 0x58
 800b0ca:	4798      	blx	r3
 800b0cc:	2300      	movs	r3, #0
 800b0ce:	6323      	str	r3, [r4, #48]	@ 0x30
 800b0d0:	e79b      	b.n	800b00a <rcl_wait_set_init+0x22>
 800b0d2:	250b      	movs	r5, #11
 800b0d4:	4628      	mov	r0, r5
 800b0d6:	b004      	add	sp, #16
 800b0d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b0dc:	2565      	movs	r5, #101	@ 0x65
 800b0de:	e794      	b.n	800b00a <rcl_wait_set_init+0x22>
 800b0e0:	250a      	movs	r5, #10
 800b0e2:	e7f0      	b.n	800b0c6 <rcl_wait_set_init+0xde>
 800b0e4:	250a      	movs	r5, #10
 800b0e6:	e790      	b.n	800b00a <rcl_wait_set_init+0x22>
 800b0e8:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 800b0ea:	e7ec      	b.n	800b0c6 <rcl_wait_set_init+0xde>

0800b0ec <rcl_wait_set_add_guard_condition>:
 800b0ec:	b318      	cbz	r0, 800b136 <rcl_wait_set_add_guard_condition+0x4a>
 800b0ee:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800b0f0:	b570      	push	{r4, r5, r6, lr}
 800b0f2:	4604      	mov	r4, r0
 800b0f4:	b30b      	cbz	r3, 800b13a <rcl_wait_set_add_guard_condition+0x4e>
 800b0f6:	b319      	cbz	r1, 800b140 <rcl_wait_set_add_guard_condition+0x54>
 800b0f8:	68dd      	ldr	r5, [r3, #12]
 800b0fa:	68c0      	ldr	r0, [r0, #12]
 800b0fc:	4285      	cmp	r5, r0
 800b0fe:	d217      	bcs.n	800b130 <rcl_wait_set_add_guard_condition+0x44>
 800b100:	68a0      	ldr	r0, [r4, #8]
 800b102:	1c6e      	adds	r6, r5, #1
 800b104:	60de      	str	r6, [r3, #12]
 800b106:	f840 1025 	str.w	r1, [r0, r5, lsl #2]
 800b10a:	b102      	cbz	r2, 800b10e <rcl_wait_set_add_guard_condition+0x22>
 800b10c:	6015      	str	r5, [r2, #0]
 800b10e:	4608      	mov	r0, r1
 800b110:	f006 fede 	bl	8011ed0 <rcl_guard_condition_get_rmw_handle>
 800b114:	b150      	cbz	r0, 800b12c <rcl_wait_set_add_guard_condition+0x40>
 800b116:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800b118:	6842      	ldr	r2, [r0, #4]
 800b11a:	695b      	ldr	r3, [r3, #20]
 800b11c:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b120:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 800b122:	6913      	ldr	r3, [r2, #16]
 800b124:	3301      	adds	r3, #1
 800b126:	2000      	movs	r0, #0
 800b128:	6113      	str	r3, [r2, #16]
 800b12a:	bd70      	pop	{r4, r5, r6, pc}
 800b12c:	2001      	movs	r0, #1
 800b12e:	bd70      	pop	{r4, r5, r6, pc}
 800b130:	f240 3086 	movw	r0, #902	@ 0x386
 800b134:	bd70      	pop	{r4, r5, r6, pc}
 800b136:	200b      	movs	r0, #11
 800b138:	4770      	bx	lr
 800b13a:	f44f 7061 	mov.w	r0, #900	@ 0x384
 800b13e:	bd70      	pop	{r4, r5, r6, pc}
 800b140:	200b      	movs	r0, #11
 800b142:	bd70      	pop	{r4, r5, r6, pc}

0800b144 <rcl_wait_set_add_timer>:
 800b144:	b328      	cbz	r0, 800b192 <rcl_wait_set_add_timer+0x4e>
 800b146:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800b148:	b570      	push	{r4, r5, r6, lr}
 800b14a:	4604      	mov	r4, r0
 800b14c:	b31b      	cbz	r3, 800b196 <rcl_wait_set_add_timer+0x52>
 800b14e:	b329      	cbz	r1, 800b19c <rcl_wait_set_add_timer+0x58>
 800b150:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 800b152:	6965      	ldr	r5, [r4, #20]
 800b154:	42a8      	cmp	r0, r5
 800b156:	d219      	bcs.n	800b18c <rcl_wait_set_add_timer+0x48>
 800b158:	6925      	ldr	r5, [r4, #16]
 800b15a:	1c46      	adds	r6, r0, #1
 800b15c:	641e      	str	r6, [r3, #64]	@ 0x40
 800b15e:	f845 1020 	str.w	r1, [r5, r0, lsl #2]
 800b162:	b102      	cbz	r2, 800b166 <rcl_wait_set_add_timer+0x22>
 800b164:	6010      	str	r0, [r2, #0]
 800b166:	4608      	mov	r0, r1
 800b168:	f7ff fbea 	bl	800a940 <rcl_timer_get_guard_condition>
 800b16c:	b160      	cbz	r0, 800b188 <rcl_wait_set_add_timer+0x44>
 800b16e:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 800b170:	68e3      	ldr	r3, [r4, #12]
 800b172:	6c15      	ldr	r5, [r2, #64]	@ 0x40
 800b174:	3b01      	subs	r3, #1
 800b176:	441d      	add	r5, r3
 800b178:	f006 feaa 	bl	8011ed0 <rcl_guard_condition_get_rmw_handle>
 800b17c:	b180      	cbz	r0, 800b1a0 <rcl_wait_set_add_timer+0x5c>
 800b17e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800b180:	6842      	ldr	r2, [r0, #4]
 800b182:	695b      	ldr	r3, [r3, #20]
 800b184:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b188:	2000      	movs	r0, #0
 800b18a:	bd70      	pop	{r4, r5, r6, pc}
 800b18c:	f240 3086 	movw	r0, #902	@ 0x386
 800b190:	bd70      	pop	{r4, r5, r6, pc}
 800b192:	200b      	movs	r0, #11
 800b194:	4770      	bx	lr
 800b196:	f44f 7061 	mov.w	r0, #900	@ 0x384
 800b19a:	bd70      	pop	{r4, r5, r6, pc}
 800b19c:	200b      	movs	r0, #11
 800b19e:	bd70      	pop	{r4, r5, r6, pc}
 800b1a0:	2001      	movs	r0, #1
 800b1a2:	bd70      	pop	{r4, r5, r6, pc}

0800b1a4 <rcl_wait_set_add_client>:
 800b1a4:	b318      	cbz	r0, 800b1ee <rcl_wait_set_add_client+0x4a>
 800b1a6:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800b1a8:	b570      	push	{r4, r5, r6, lr}
 800b1aa:	4604      	mov	r4, r0
 800b1ac:	b30b      	cbz	r3, 800b1f2 <rcl_wait_set_add_client+0x4e>
 800b1ae:	b319      	cbz	r1, 800b1f8 <rcl_wait_set_add_client+0x54>
 800b1b0:	699d      	ldr	r5, [r3, #24]
 800b1b2:	69c0      	ldr	r0, [r0, #28]
 800b1b4:	4285      	cmp	r5, r0
 800b1b6:	d217      	bcs.n	800b1e8 <rcl_wait_set_add_client+0x44>
 800b1b8:	69a0      	ldr	r0, [r4, #24]
 800b1ba:	1c6e      	adds	r6, r5, #1
 800b1bc:	619e      	str	r6, [r3, #24]
 800b1be:	f840 1025 	str.w	r1, [r0, r5, lsl #2]
 800b1c2:	b102      	cbz	r2, 800b1c6 <rcl_wait_set_add_client+0x22>
 800b1c4:	6015      	str	r5, [r2, #0]
 800b1c6:	4608      	mov	r0, r1
 800b1c8:	f7fe fa26 	bl	8009618 <rcl_client_get_rmw_handle>
 800b1cc:	b150      	cbz	r0, 800b1e4 <rcl_wait_set_add_client+0x40>
 800b1ce:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800b1d0:	6842      	ldr	r2, [r0, #4]
 800b1d2:	6a1b      	ldr	r3, [r3, #32]
 800b1d4:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b1d8:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 800b1da:	69d3      	ldr	r3, [r2, #28]
 800b1dc:	3301      	adds	r3, #1
 800b1de:	2000      	movs	r0, #0
 800b1e0:	61d3      	str	r3, [r2, #28]
 800b1e2:	bd70      	pop	{r4, r5, r6, pc}
 800b1e4:	2001      	movs	r0, #1
 800b1e6:	bd70      	pop	{r4, r5, r6, pc}
 800b1e8:	f240 3086 	movw	r0, #902	@ 0x386
 800b1ec:	bd70      	pop	{r4, r5, r6, pc}
 800b1ee:	200b      	movs	r0, #11
 800b1f0:	4770      	bx	lr
 800b1f2:	f44f 7061 	mov.w	r0, #900	@ 0x384
 800b1f6:	bd70      	pop	{r4, r5, r6, pc}
 800b1f8:	200b      	movs	r0, #11
 800b1fa:	bd70      	pop	{r4, r5, r6, pc}

0800b1fc <rcl_wait_set_add_service>:
 800b1fc:	b318      	cbz	r0, 800b246 <rcl_wait_set_add_service+0x4a>
 800b1fe:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800b200:	b570      	push	{r4, r5, r6, lr}
 800b202:	4604      	mov	r4, r0
 800b204:	b30b      	cbz	r3, 800b24a <rcl_wait_set_add_service+0x4e>
 800b206:	b319      	cbz	r1, 800b250 <rcl_wait_set_add_service+0x54>
 800b208:	6a5d      	ldr	r5, [r3, #36]	@ 0x24
 800b20a:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 800b20c:	4285      	cmp	r5, r0
 800b20e:	d217      	bcs.n	800b240 <rcl_wait_set_add_service+0x44>
 800b210:	6a20      	ldr	r0, [r4, #32]
 800b212:	1c6e      	adds	r6, r5, #1
 800b214:	625e      	str	r6, [r3, #36]	@ 0x24
 800b216:	f840 1025 	str.w	r1, [r0, r5, lsl #2]
 800b21a:	b102      	cbz	r2, 800b21e <rcl_wait_set_add_service+0x22>
 800b21c:	6015      	str	r5, [r2, #0]
 800b21e:	4608      	mov	r0, r1
 800b220:	f7fe ffa8 	bl	800a174 <rcl_service_get_rmw_handle>
 800b224:	b150      	cbz	r0, 800b23c <rcl_wait_set_add_service+0x40>
 800b226:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800b228:	6842      	ldr	r2, [r0, #4]
 800b22a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b22c:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b230:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 800b232:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 800b234:	3301      	adds	r3, #1
 800b236:	2000      	movs	r0, #0
 800b238:	6293      	str	r3, [r2, #40]	@ 0x28
 800b23a:	bd70      	pop	{r4, r5, r6, pc}
 800b23c:	2001      	movs	r0, #1
 800b23e:	bd70      	pop	{r4, r5, r6, pc}
 800b240:	f240 3086 	movw	r0, #902	@ 0x386
 800b244:	bd70      	pop	{r4, r5, r6, pc}
 800b246:	200b      	movs	r0, #11
 800b248:	4770      	bx	lr
 800b24a:	f44f 7061 	mov.w	r0, #900	@ 0x384
 800b24e:	bd70      	pop	{r4, r5, r6, pc}
 800b250:	200b      	movs	r0, #11
 800b252:	bd70      	pop	{r4, r5, r6, pc}
 800b254:	0000      	movs	r0, r0
	...

0800b258 <rcl_wait>:
 800b258:	2800      	cmp	r0, #0
 800b25a:	f000 81d4 	beq.w	800b606 <rcl_wait+0x3ae>
 800b25e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b262:	ed2d 8b02 	vpush	{d8}
 800b266:	6b05      	ldr	r5, [r0, #48]	@ 0x30
 800b268:	b099      	sub	sp, #100	@ 0x64
 800b26a:	4604      	mov	r4, r0
 800b26c:	2d00      	cmp	r5, #0
 800b26e:	f000 8178 	beq.w	800b562 <rcl_wait+0x30a>
 800b272:	461f      	mov	r7, r3
 800b274:	6843      	ldr	r3, [r0, #4]
 800b276:	4690      	mov	r8, r2
 800b278:	2b00      	cmp	r3, #0
 800b27a:	f000 809b 	beq.w	800b3b4 <rcl_wait+0x15c>
 800b27e:	6c2e      	ldr	r6, [r5, #64]	@ 0x40
 800b280:	2e00      	cmp	r6, #0
 800b282:	f000 80b2 	beq.w	800b3ea <rcl_wait+0x192>
 800b286:	2100      	movs	r1, #0
 800b288:	468c      	mov	ip, r1
 800b28a:	460a      	mov	r2, r1
 800b28c:	46a6      	mov	lr, r4
 800b28e:	f8de 3010 	ldr.w	r3, [lr, #16]
 800b292:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800b296:	b173      	cbz	r3, 800b2b6 <rcl_wait+0x5e>
 800b298:	f8de 300c 	ldr.w	r3, [lr, #12]
 800b29c:	6968      	ldr	r0, [r5, #20]
 800b29e:	440b      	add	r3, r1
 800b2a0:	f850 4023 	ldr.w	r4, [r0, r3, lsl #2]
 800b2a4:	b13c      	cbz	r4, 800b2b6 <rcl_wait+0x5e>
 800b2a6:	692b      	ldr	r3, [r5, #16]
 800b2a8:	f840 4023 	str.w	r4, [r0, r3, lsl #2]
 800b2ac:	3301      	adds	r3, #1
 800b2ae:	612b      	str	r3, [r5, #16]
 800b2b0:	f8de 5030 	ldr.w	r5, [lr, #48]	@ 0x30
 800b2b4:	6c2e      	ldr	r6, [r5, #64]	@ 0x40
 800b2b6:	3101      	adds	r1, #1
 800b2b8:	f14c 0c00 	adc.w	ip, ip, #0
 800b2bc:	42b1      	cmp	r1, r6
 800b2be:	f17c 0300 	sbcs.w	r3, ip, #0
 800b2c2:	d3e4      	bcc.n	800b28e <rcl_wait+0x36>
 800b2c4:	ed9f 8baa 	vldr	d8, [pc, #680]	@ 800b570 <rcl_wait+0x318>
 800b2c8:	ea58 0307 	orrs.w	r3, r8, r7
 800b2cc:	e9cd 220c 	strd	r2, r2, [sp, #48]	@ 0x30
 800b2d0:	e9cd 220e 	strd	r2, r2, [sp, #56]	@ 0x38
 800b2d4:	ed8d 8b12 	vstr	d8, [sp, #72]	@ 0x48
 800b2d8:	ed8d 8b14 	vstr	d8, [sp, #80]	@ 0x50
 800b2dc:	ed8d 8b16 	vstr	d8, [sp, #88]	@ 0x58
 800b2e0:	4674      	mov	r4, lr
 800b2e2:	f10d 0a30 	add.w	sl, sp, #48	@ 0x30
 800b2e6:	f000 8094 	beq.w	800b412 <rcl_wait+0x1ba>
 800b2ea:	2e00      	cmp	r6, #0
 800b2ec:	f000 8145 	beq.w	800b57a <rcl_wait+0x322>
 800b2f0:	2500      	movs	r5, #0
 800b2f2:	46bb      	mov	fp, r7
 800b2f4:	e02c      	b.n	800b350 <rcl_wait+0xf8>
 800b2f6:	6923      	ldr	r3, [r4, #16]
 800b2f8:	f853 0009 	ldr.w	r0, [r3, r9]
 800b2fc:	a908      	add	r1, sp, #32
 800b2fe:	ed8d 8b08 	vstr	d8, [sp, #32]
 800b302:	f7ff fafb 	bl	800a8fc <rcl_timer_get_next_call_time>
 800b306:	f240 3321 	movw	r3, #801	@ 0x321
 800b30a:	4298      	cmp	r0, r3
 800b30c:	f000 80bb 	beq.w	800b486 <rcl_wait+0x22e>
 800b310:	2800      	cmp	r0, #0
 800b312:	d165      	bne.n	800b3e0 <rcl_wait+0x188>
 800b314:	e9dd 6707 	ldrd	r6, r7, [sp, #28]
 800b318:	7830      	ldrb	r0, [r6, #0]
 800b31a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b31c:	ab18      	add	r3, sp, #96	@ 0x60
 800b31e:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
 800b322:	f853 2c1c 	ldr.w	r2, [r3, #-28]
 800b326:	9205      	str	r2, [sp, #20]
 800b328:	f853 2c20 	ldr.w	r2, [r3, #-32]
 800b32c:	4297      	cmp	r7, r2
 800b32e:	9a05      	ldr	r2, [sp, #20]
 800b330:	eb71 0202 	sbcs.w	r2, r1, r2
 800b334:	da06      	bge.n	800b344 <rcl_wait+0xec>
 800b336:	e943 7108 	strd	r7, r1, [r3, #-32]
 800b33a:	ab18      	add	r3, sp, #96	@ 0x60
 800b33c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800b340:	f840 6c30 	str.w	r6, [r0, #-48]
 800b344:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800b346:	6c1e      	ldr	r6, [r3, #64]	@ 0x40
 800b348:	3501      	adds	r5, #1
 800b34a:	42b5      	cmp	r5, r6
 800b34c:	f080 8114 	bcs.w	800b578 <rcl_wait+0x320>
 800b350:	6923      	ldr	r3, [r4, #16]
 800b352:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b356:	ea4f 0985 	mov.w	r9, r5, lsl #2
 800b35a:	2800      	cmp	r0, #0
 800b35c:	d0f4      	beq.n	800b348 <rcl_wait+0xf0>
 800b35e:	a907      	add	r1, sp, #28
 800b360:	f7ff f9f8 	bl	800a754 <rcl_timer_clock>
 800b364:	4603      	mov	r3, r0
 800b366:	2800      	cmp	r0, #0
 800b368:	f040 8141 	bne.w	800b5ee <rcl_wait+0x396>
 800b36c:	9807      	ldr	r0, [sp, #28]
 800b36e:	7802      	ldrb	r2, [r0, #0]
 800b370:	2a01      	cmp	r2, #1
 800b372:	d1c0      	bne.n	800b2f6 <rcl_wait+0x9e>
 800b374:	f10d 011b 	add.w	r1, sp, #27
 800b378:	f88d 301b 	strb.w	r3, [sp, #27]
 800b37c:	f7ff f9da 	bl	800a734 <rcl_is_enabled_ros_time_override>
 800b380:	4602      	mov	r2, r0
 800b382:	2800      	cmp	r0, #0
 800b384:	f040 8133 	bne.w	800b5ee <rcl_wait+0x396>
 800b388:	6923      	ldr	r3, [r4, #16]
 800b38a:	f89d 101b 	ldrb.w	r1, [sp, #27]
 800b38e:	f853 0009 	ldr.w	r0, [r3, r9]
 800b392:	2900      	cmp	r1, #0
 800b394:	d0b0      	beq.n	800b2f8 <rcl_wait+0xa0>
 800b396:	ae08      	add	r6, sp, #32
 800b398:	4631      	mov	r1, r6
 800b39a:	f88d 2020 	strb.w	r2, [sp, #32]
 800b39e:	f7ff fa73 	bl	800a888 <rcl_timer_is_ready>
 800b3a2:	2800      	cmp	r0, #0
 800b3a4:	f040 8123 	bne.w	800b5ee <rcl_wait+0x396>
 800b3a8:	f89d 3020 	ldrb.w	r3, [sp, #32]
 800b3ac:	2b00      	cmp	r3, #0
 800b3ae:	d0c9      	beq.n	800b344 <rcl_wait+0xec>
 800b3b0:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 800b3b2:	e02f      	b.n	800b414 <rcl_wait+0x1bc>
 800b3b4:	68c3      	ldr	r3, [r0, #12]
 800b3b6:	2b00      	cmp	r3, #0
 800b3b8:	f47f af61 	bne.w	800b27e <rcl_wait+0x26>
 800b3bc:	6943      	ldr	r3, [r0, #20]
 800b3be:	2b00      	cmp	r3, #0
 800b3c0:	f47f af5d 	bne.w	800b27e <rcl_wait+0x26>
 800b3c4:	69c3      	ldr	r3, [r0, #28]
 800b3c6:	2b00      	cmp	r3, #0
 800b3c8:	f47f af59 	bne.w	800b27e <rcl_wait+0x26>
 800b3cc:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 800b3ce:	2b00      	cmp	r3, #0
 800b3d0:	f47f af55 	bne.w	800b27e <rcl_wait+0x26>
 800b3d4:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 800b3d6:	2b00      	cmp	r3, #0
 800b3d8:	f47f af51 	bne.w	800b27e <rcl_wait+0x26>
 800b3dc:	f240 3085 	movw	r0, #901	@ 0x385
 800b3e0:	b019      	add	sp, #100	@ 0x64
 800b3e2:	ecbd 8b02 	vpop	{d8}
 800b3e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b3ea:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 800b3ee:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800b3f2:	e9cd 2312 	strd	r2, r3, [sp, #72]	@ 0x48
 800b3f6:	e9cd 2314 	strd	r2, r3, [sp, #80]	@ 0x50
 800b3fa:	e9cd 2316 	strd	r2, r3, [sp, #88]	@ 0x58
 800b3fe:	ea58 0307 	orrs.w	r3, r8, r7
 800b402:	e9cd 660c 	strd	r6, r6, [sp, #48]	@ 0x30
 800b406:	e9cd 660e 	strd	r6, r6, [sp, #56]	@ 0x38
 800b40a:	f10d 0a30 	add.w	sl, sp, #48	@ 0x30
 800b40e:	f040 80b4 	bne.w	800b57a <rcl_wait+0x322>
 800b412:	ae08      	add	r6, sp, #32
 800b414:	2200      	movs	r2, #0
 800b416:	2300      	movs	r3, #0
 800b418:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800b41c:	e9cd 230a 	strd	r2, r3, [sp, #40]	@ 0x28
 800b420:	9602      	str	r6, [sp, #8]
 800b422:	6bea      	ldr	r2, [r5, #60]	@ 0x3c
 800b424:	f105 0334 	add.w	r3, r5, #52	@ 0x34
 800b428:	e9cd 3200 	strd	r3, r2, [sp]
 800b42c:	f105 0110 	add.w	r1, r5, #16
 800b430:	f105 031c 	add.w	r3, r5, #28
 800b434:	f105 0228 	add.w	r2, r5, #40	@ 0x28
 800b438:	1d28      	adds	r0, r5, #4
 800b43a:	f002 fa87 	bl	800d94c <rmw_wait>
 800b43e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800b440:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800b442:	4680      	mov	r8, r0
 800b444:	b332      	cbz	r2, 800b494 <rcl_wait+0x23c>
 800b446:	2500      	movs	r5, #0
 800b448:	462f      	mov	r7, r5
 800b44a:	462e      	mov	r6, r5
 800b44c:	e007      	b.n	800b45e <rcl_wait+0x206>
 800b44e:	6922      	ldr	r2, [r4, #16]
 800b450:	f842 3009 	str.w	r3, [r2, r9]
 800b454:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800b456:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800b458:	3501      	adds	r5, #1
 800b45a:	4295      	cmp	r5, r2
 800b45c:	d21b      	bcs.n	800b496 <rcl_wait+0x23e>
 800b45e:	6920      	ldr	r0, [r4, #16]
 800b460:	f850 0025 	ldr.w	r0, [r0, r5, lsl #2]
 800b464:	a907      	add	r1, sp, #28
 800b466:	ea4f 0985 	mov.w	r9, r5, lsl #2
 800b46a:	2800      	cmp	r0, #0
 800b46c:	d0f4      	beq.n	800b458 <rcl_wait+0x200>
 800b46e:	f88d 601c 	strb.w	r6, [sp, #28]
 800b472:	f7ff fa09 	bl	800a888 <rcl_timer_is_ready>
 800b476:	2800      	cmp	r0, #0
 800b478:	d1b2      	bne.n	800b3e0 <rcl_wait+0x188>
 800b47a:	f89d 301c 	ldrb.w	r3, [sp, #28]
 800b47e:	2b00      	cmp	r3, #0
 800b480:	d0e5      	beq.n	800b44e <rcl_wait+0x1f6>
 800b482:	461f      	mov	r7, r3
 800b484:	e7e6      	b.n	800b454 <rcl_wait+0x1fc>
 800b486:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 800b488:	6923      	ldr	r3, [r4, #16]
 800b48a:	6c16      	ldr	r6, [r2, #64]	@ 0x40
 800b48c:	2200      	movs	r2, #0
 800b48e:	f843 2009 	str.w	r2, [r3, r9]
 800b492:	e759      	b.n	800b348 <rcl_wait+0xf0>
 800b494:	4617      	mov	r7, r2
 800b496:	f038 0002 	bics.w	r0, r8, #2
 800b49a:	f040 80a8 	bne.w	800b5ee <rcl_wait+0x396>
 800b49e:	6866      	ldr	r6, [r4, #4]
 800b4a0:	4602      	mov	r2, r0
 800b4a2:	b91e      	cbnz	r6, 800b4ac <rcl_wait+0x254>
 800b4a4:	e00d      	b.n	800b4c2 <rcl_wait+0x26a>
 800b4a6:	3201      	adds	r2, #1
 800b4a8:	4296      	cmp	r6, r2
 800b4aa:	d00a      	beq.n	800b4c2 <rcl_wait+0x26a>
 800b4ac:	6899      	ldr	r1, [r3, #8]
 800b4ae:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 800b4b2:	2900      	cmp	r1, #0
 800b4b4:	d1f7      	bne.n	800b4a6 <rcl_wait+0x24e>
 800b4b6:	6825      	ldr	r5, [r4, #0]
 800b4b8:	f845 1022 	str.w	r1, [r5, r2, lsl #2]
 800b4bc:	3201      	adds	r2, #1
 800b4be:	4296      	cmp	r6, r2
 800b4c0:	d1f4      	bne.n	800b4ac <rcl_wait+0x254>
 800b4c2:	68e6      	ldr	r6, [r4, #12]
 800b4c4:	2200      	movs	r2, #0
 800b4c6:	b91e      	cbnz	r6, 800b4d0 <rcl_wait+0x278>
 800b4c8:	e00d      	b.n	800b4e6 <rcl_wait+0x28e>
 800b4ca:	3201      	adds	r2, #1
 800b4cc:	42b2      	cmp	r2, r6
 800b4ce:	d00a      	beq.n	800b4e6 <rcl_wait+0x28e>
 800b4d0:	6959      	ldr	r1, [r3, #20]
 800b4d2:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 800b4d6:	2900      	cmp	r1, #0
 800b4d8:	d1f7      	bne.n	800b4ca <rcl_wait+0x272>
 800b4da:	68a5      	ldr	r5, [r4, #8]
 800b4dc:	f845 1022 	str.w	r1, [r5, r2, lsl #2]
 800b4e0:	3201      	adds	r2, #1
 800b4e2:	42b2      	cmp	r2, r6
 800b4e4:	d1f4      	bne.n	800b4d0 <rcl_wait+0x278>
 800b4e6:	69e6      	ldr	r6, [r4, #28]
 800b4e8:	2200      	movs	r2, #0
 800b4ea:	b91e      	cbnz	r6, 800b4f4 <rcl_wait+0x29c>
 800b4ec:	e00d      	b.n	800b50a <rcl_wait+0x2b2>
 800b4ee:	3201      	adds	r2, #1
 800b4f0:	4296      	cmp	r6, r2
 800b4f2:	d00a      	beq.n	800b50a <rcl_wait+0x2b2>
 800b4f4:	6a19      	ldr	r1, [r3, #32]
 800b4f6:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 800b4fa:	2900      	cmp	r1, #0
 800b4fc:	d1f7      	bne.n	800b4ee <rcl_wait+0x296>
 800b4fe:	69a5      	ldr	r5, [r4, #24]
 800b500:	f845 1022 	str.w	r1, [r5, r2, lsl #2]
 800b504:	3201      	adds	r2, #1
 800b506:	4296      	cmp	r6, r2
 800b508:	d1f4      	bne.n	800b4f4 <rcl_wait+0x29c>
 800b50a:	6a66      	ldr	r6, [r4, #36]	@ 0x24
 800b50c:	2200      	movs	r2, #0
 800b50e:	b91e      	cbnz	r6, 800b518 <rcl_wait+0x2c0>
 800b510:	e00d      	b.n	800b52e <rcl_wait+0x2d6>
 800b512:	3201      	adds	r2, #1
 800b514:	42b2      	cmp	r2, r6
 800b516:	d00a      	beq.n	800b52e <rcl_wait+0x2d6>
 800b518:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800b51a:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 800b51e:	2900      	cmp	r1, #0
 800b520:	d1f7      	bne.n	800b512 <rcl_wait+0x2ba>
 800b522:	6a25      	ldr	r5, [r4, #32]
 800b524:	f845 1022 	str.w	r1, [r5, r2, lsl #2]
 800b528:	3201      	adds	r2, #1
 800b52a:	42b2      	cmp	r2, r6
 800b52c:	d1f4      	bne.n	800b518 <rcl_wait+0x2c0>
 800b52e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b530:	2200      	movs	r2, #0
 800b532:	b91e      	cbnz	r6, 800b53c <rcl_wait+0x2e4>
 800b534:	e00d      	b.n	800b552 <rcl_wait+0x2fa>
 800b536:	3201      	adds	r2, #1
 800b538:	42b2      	cmp	r2, r6
 800b53a:	d00a      	beq.n	800b552 <rcl_wait+0x2fa>
 800b53c:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 800b53e:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 800b542:	2900      	cmp	r1, #0
 800b544:	d1f7      	bne.n	800b536 <rcl_wait+0x2de>
 800b546:	6aa5      	ldr	r5, [r4, #40]	@ 0x28
 800b548:	f845 1022 	str.w	r1, [r5, r2, lsl #2]
 800b54c:	3201      	adds	r2, #1
 800b54e:	42b2      	cmp	r2, r6
 800b550:	d1f4      	bne.n	800b53c <rcl_wait+0x2e4>
 800b552:	f1b8 0f02 	cmp.w	r8, #2
 800b556:	f47f af43 	bne.w	800b3e0 <rcl_wait+0x188>
 800b55a:	f087 0701 	eor.w	r7, r7, #1
 800b55e:	0078      	lsls	r0, r7, #1
 800b560:	e73e      	b.n	800b3e0 <rcl_wait+0x188>
 800b562:	f44f 7061 	mov.w	r0, #900	@ 0x384
 800b566:	b019      	add	sp, #100	@ 0x64
 800b568:	ecbd 8b02 	vpop	{d8}
 800b56c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b570:	ffffffff 	.word	0xffffffff
 800b574:	7fffffff 	.word	0x7fffffff
 800b578:	465f      	mov	r7, fp
 800b57a:	f1b8 0f01 	cmp.w	r8, #1
 800b57e:	f177 0300 	sbcs.w	r3, r7, #0
 800b582:	db3a      	blt.n	800b5fa <rcl_wait+0x3a2>
 800b584:	2601      	movs	r6, #1
 800b586:	ad10      	add	r5, sp, #64	@ 0x40
 800b588:	f10d 0958 	add.w	r9, sp, #88	@ 0x58
 800b58c:	f85a 0f04 	ldr.w	r0, [sl, #4]!
 800b590:	a908      	add	r1, sp, #32
 800b592:	b1a0      	cbz	r0, 800b5be <rcl_wait+0x366>
 800b594:	f7ff f8c2 	bl	800a71c <rcl_clock_get_now>
 800b598:	2800      	cmp	r0, #0
 800b59a:	f47f af21 	bne.w	800b3e0 <rcl_wait+0x188>
 800b59e:	9a08      	ldr	r2, [sp, #32]
 800b5a0:	68ab      	ldr	r3, [r5, #8]
 800b5a2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b5a4:	1a9b      	subs	r3, r3, r2
 800b5a6:	68ea      	ldr	r2, [r5, #12]
 800b5a8:	eb62 0201 	sbc.w	r2, r2, r1
 800b5ac:	4598      	cmp	r8, r3
 800b5ae:	eb77 0102 	sbcs.w	r1, r7, r2
 800b5b2:	bfba      	itte	lt
 800b5b4:	4643      	movlt	r3, r8
 800b5b6:	463a      	movlt	r2, r7
 800b5b8:	2601      	movge	r6, #1
 800b5ba:	4698      	mov	r8, r3
 800b5bc:	4617      	mov	r7, r2
 800b5be:	3508      	adds	r5, #8
 800b5c0:	45a9      	cmp	r9, r5
 800b5c2:	d1e3      	bne.n	800b58c <rcl_wait+0x334>
 800b5c4:	2f00      	cmp	r7, #0
 800b5c6:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 800b5c8:	bfab      	itete	ge
 800b5ca:	4640      	movge	r0, r8
 800b5cc:	2000      	movlt	r0, #0
 800b5ce:	4639      	movge	r1, r7
 800b5d0:	2100      	movlt	r1, #0
 800b5d2:	2e00      	cmp	r6, #0
 800b5d4:	f43f af24 	beq.w	800b420 <rcl_wait+0x1c8>
 800b5d8:	a30d      	add	r3, pc, #52	@ (adr r3, 800b610 <rcl_wait+0x3b8>)
 800b5da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5de:	f7f4 fe67 	bl	80002b0 <__aeabi_ldivmod>
 800b5e2:	ae08      	add	r6, sp, #32
 800b5e4:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800b5e8:	e9cd 230a 	strd	r2, r3, [sp, #40]	@ 0x28
 800b5ec:	e718      	b.n	800b420 <rcl_wait+0x1c8>
 800b5ee:	2001      	movs	r0, #1
 800b5f0:	b019      	add	sp, #100	@ 0x64
 800b5f2:	ecbd 8b02 	vpop	{d8}
 800b5f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b5fa:	2600      	movs	r6, #0
 800b5fc:	f04f 38ff 	mov.w	r8, #4294967295	@ 0xffffffff
 800b600:	f06f 4700 	mvn.w	r7, #2147483648	@ 0x80000000
 800b604:	e7bf      	b.n	800b586 <rcl_wait+0x32e>
 800b606:	200b      	movs	r0, #11
 800b608:	4770      	bx	lr
 800b60a:	bf00      	nop
 800b60c:	f3af 8000 	nop.w
 800b610:	3b9aca00 	.word	0x3b9aca00
 800b614:	00000000 	.word	0x00000000

0800b618 <rcl_action_take_goal_response>:
 800b618:	b3b0      	cbz	r0, 800b688 <rcl_action_take_goal_response+0x70>
 800b61a:	b570      	push	{r4, r5, r6, lr}
 800b61c:	4604      	mov	r4, r0
 800b61e:	6800      	ldr	r0, [r0, #0]
 800b620:	b368      	cbz	r0, 800b67e <rcl_action_take_goal_response+0x66>
 800b622:	460d      	mov	r5, r1
 800b624:	4616      	mov	r6, r2
 800b626:	f7fe f8bb 	bl	80097a0 <rcl_client_is_valid>
 800b62a:	b330      	cbz	r0, 800b67a <rcl_action_take_goal_response+0x62>
 800b62c:	6820      	ldr	r0, [r4, #0]
 800b62e:	3004      	adds	r0, #4
 800b630:	f7fe f8b6 	bl	80097a0 <rcl_client_is_valid>
 800b634:	b308      	cbz	r0, 800b67a <rcl_action_take_goal_response+0x62>
 800b636:	6820      	ldr	r0, [r4, #0]
 800b638:	3008      	adds	r0, #8
 800b63a:	f7fe f8b1 	bl	80097a0 <rcl_client_is_valid>
 800b63e:	b1e0      	cbz	r0, 800b67a <rcl_action_take_goal_response+0x62>
 800b640:	6820      	ldr	r0, [r4, #0]
 800b642:	300c      	adds	r0, #12
 800b644:	f7fe ffce 	bl	800a5e4 <rcl_subscription_is_valid>
 800b648:	b1b8      	cbz	r0, 800b67a <rcl_action_take_goal_response+0x62>
 800b64a:	6820      	ldr	r0, [r4, #0]
 800b64c:	3010      	adds	r0, #16
 800b64e:	f7fe ffc9 	bl	800a5e4 <rcl_subscription_is_valid>
 800b652:	b190      	cbz	r0, 800b67a <rcl_action_take_goal_response+0x62>
 800b654:	b1b5      	cbz	r5, 800b684 <rcl_action_take_goal_response+0x6c>
 800b656:	b1ae      	cbz	r6, 800b684 <rcl_action_take_goal_response+0x6c>
 800b658:	6820      	ldr	r0, [r4, #0]
 800b65a:	4632      	mov	r2, r6
 800b65c:	4629      	mov	r1, r5
 800b65e:	f7fe f833 	bl	80096c8 <rcl_take_response>
 800b662:	b148      	cbz	r0, 800b678 <rcl_action_take_goal_response+0x60>
 800b664:	280a      	cmp	r0, #10
 800b666:	d007      	beq.n	800b678 <rcl_action_take_goal_response+0x60>
 800b668:	f240 12f5 	movw	r2, #501	@ 0x1f5
 800b66c:	f241 0307 	movw	r3, #4103	@ 0x1007
 800b670:	4290      	cmp	r0, r2
 800b672:	bf0c      	ite	eq
 800b674:	4618      	moveq	r0, r3
 800b676:	2001      	movne	r0, #1
 800b678:	bd70      	pop	{r4, r5, r6, pc}
 800b67a:	f7fd fe65 	bl	8009348 <rcutils_reset_error>
 800b67e:	f241 0006 	movw	r0, #4102	@ 0x1006
 800b682:	bd70      	pop	{r4, r5, r6, pc}
 800b684:	200b      	movs	r0, #11
 800b686:	bd70      	pop	{r4, r5, r6, pc}
 800b688:	f241 0006 	movw	r0, #4102	@ 0x1006
 800b68c:	4770      	bx	lr
 800b68e:	bf00      	nop

0800b690 <rcl_action_send_result_request>:
 800b690:	b378      	cbz	r0, 800b6f2 <rcl_action_send_result_request+0x62>
 800b692:	b570      	push	{r4, r5, r6, lr}
 800b694:	4604      	mov	r4, r0
 800b696:	6800      	ldr	r0, [r0, #0]
 800b698:	b330      	cbz	r0, 800b6e8 <rcl_action_send_result_request+0x58>
 800b69a:	460d      	mov	r5, r1
 800b69c:	4616      	mov	r6, r2
 800b69e:	f7fe f87f 	bl	80097a0 <rcl_client_is_valid>
 800b6a2:	b1f8      	cbz	r0, 800b6e4 <rcl_action_send_result_request+0x54>
 800b6a4:	6820      	ldr	r0, [r4, #0]
 800b6a6:	3004      	adds	r0, #4
 800b6a8:	f7fe f87a 	bl	80097a0 <rcl_client_is_valid>
 800b6ac:	b1d0      	cbz	r0, 800b6e4 <rcl_action_send_result_request+0x54>
 800b6ae:	6820      	ldr	r0, [r4, #0]
 800b6b0:	3008      	adds	r0, #8
 800b6b2:	f7fe f875 	bl	80097a0 <rcl_client_is_valid>
 800b6b6:	b1a8      	cbz	r0, 800b6e4 <rcl_action_send_result_request+0x54>
 800b6b8:	6820      	ldr	r0, [r4, #0]
 800b6ba:	300c      	adds	r0, #12
 800b6bc:	f7fe ff92 	bl	800a5e4 <rcl_subscription_is_valid>
 800b6c0:	b180      	cbz	r0, 800b6e4 <rcl_action_send_result_request+0x54>
 800b6c2:	6820      	ldr	r0, [r4, #0]
 800b6c4:	3010      	adds	r0, #16
 800b6c6:	f7fe ff8d 	bl	800a5e4 <rcl_subscription_is_valid>
 800b6ca:	b158      	cbz	r0, 800b6e4 <rcl_action_send_result_request+0x54>
 800b6cc:	b17d      	cbz	r5, 800b6ee <rcl_action_send_result_request+0x5e>
 800b6ce:	b176      	cbz	r6, 800b6ee <rcl_action_send_result_request+0x5e>
 800b6d0:	6820      	ldr	r0, [r4, #0]
 800b6d2:	4632      	mov	r2, r6
 800b6d4:	4629      	mov	r1, r5
 800b6d6:	3008      	adds	r0, #8
 800b6d8:	f7fd ffa4 	bl	8009624 <rcl_send_request>
 800b6dc:	3800      	subs	r0, #0
 800b6de:	bf18      	it	ne
 800b6e0:	2001      	movne	r0, #1
 800b6e2:	bd70      	pop	{r4, r5, r6, pc}
 800b6e4:	f7fd fe30 	bl	8009348 <rcutils_reset_error>
 800b6e8:	f241 0006 	movw	r0, #4102	@ 0x1006
 800b6ec:	bd70      	pop	{r4, r5, r6, pc}
 800b6ee:	200b      	movs	r0, #11
 800b6f0:	bd70      	pop	{r4, r5, r6, pc}
 800b6f2:	f241 0006 	movw	r0, #4102	@ 0x1006
 800b6f6:	4770      	bx	lr

0800b6f8 <rcl_action_take_result_response>:
 800b6f8:	2800      	cmp	r0, #0
 800b6fa:	d037      	beq.n	800b76c <rcl_action_take_result_response+0x74>
 800b6fc:	b570      	push	{r4, r5, r6, lr}
 800b6fe:	4604      	mov	r4, r0
 800b700:	6800      	ldr	r0, [r0, #0]
 800b702:	b370      	cbz	r0, 800b762 <rcl_action_take_result_response+0x6a>
 800b704:	460d      	mov	r5, r1
 800b706:	4616      	mov	r6, r2
 800b708:	f7fe f84a 	bl	80097a0 <rcl_client_is_valid>
 800b70c:	b338      	cbz	r0, 800b75e <rcl_action_take_result_response+0x66>
 800b70e:	6820      	ldr	r0, [r4, #0]
 800b710:	3004      	adds	r0, #4
 800b712:	f7fe f845 	bl	80097a0 <rcl_client_is_valid>
 800b716:	b310      	cbz	r0, 800b75e <rcl_action_take_result_response+0x66>
 800b718:	6820      	ldr	r0, [r4, #0]
 800b71a:	3008      	adds	r0, #8
 800b71c:	f7fe f840 	bl	80097a0 <rcl_client_is_valid>
 800b720:	b1e8      	cbz	r0, 800b75e <rcl_action_take_result_response+0x66>
 800b722:	6820      	ldr	r0, [r4, #0]
 800b724:	300c      	adds	r0, #12
 800b726:	f7fe ff5d 	bl	800a5e4 <rcl_subscription_is_valid>
 800b72a:	b1c0      	cbz	r0, 800b75e <rcl_action_take_result_response+0x66>
 800b72c:	6820      	ldr	r0, [r4, #0]
 800b72e:	3010      	adds	r0, #16
 800b730:	f7fe ff58 	bl	800a5e4 <rcl_subscription_is_valid>
 800b734:	b198      	cbz	r0, 800b75e <rcl_action_take_result_response+0x66>
 800b736:	b1bd      	cbz	r5, 800b768 <rcl_action_take_result_response+0x70>
 800b738:	b1b6      	cbz	r6, 800b768 <rcl_action_take_result_response+0x70>
 800b73a:	6820      	ldr	r0, [r4, #0]
 800b73c:	4632      	mov	r2, r6
 800b73e:	4629      	mov	r1, r5
 800b740:	3008      	adds	r0, #8
 800b742:	f7fd ffc1 	bl	80096c8 <rcl_take_response>
 800b746:	b148      	cbz	r0, 800b75c <rcl_action_take_result_response+0x64>
 800b748:	280a      	cmp	r0, #10
 800b74a:	d007      	beq.n	800b75c <rcl_action_take_result_response+0x64>
 800b74c:	f240 12f5 	movw	r2, #501	@ 0x1f5
 800b750:	f241 0307 	movw	r3, #4103	@ 0x1007
 800b754:	4290      	cmp	r0, r2
 800b756:	bf0c      	ite	eq
 800b758:	4618      	moveq	r0, r3
 800b75a:	2001      	movne	r0, #1
 800b75c:	bd70      	pop	{r4, r5, r6, pc}
 800b75e:	f7fd fdf3 	bl	8009348 <rcutils_reset_error>
 800b762:	f241 0006 	movw	r0, #4102	@ 0x1006
 800b766:	bd70      	pop	{r4, r5, r6, pc}
 800b768:	200b      	movs	r0, #11
 800b76a:	bd70      	pop	{r4, r5, r6, pc}
 800b76c:	f241 0006 	movw	r0, #4102	@ 0x1006
 800b770:	4770      	bx	lr
 800b772:	bf00      	nop

0800b774 <rcl_action_take_cancel_response>:
 800b774:	2800      	cmp	r0, #0
 800b776:	d037      	beq.n	800b7e8 <rcl_action_take_cancel_response+0x74>
 800b778:	b570      	push	{r4, r5, r6, lr}
 800b77a:	4604      	mov	r4, r0
 800b77c:	6800      	ldr	r0, [r0, #0]
 800b77e:	b370      	cbz	r0, 800b7de <rcl_action_take_cancel_response+0x6a>
 800b780:	460d      	mov	r5, r1
 800b782:	4616      	mov	r6, r2
 800b784:	f7fe f80c 	bl	80097a0 <rcl_client_is_valid>
 800b788:	b338      	cbz	r0, 800b7da <rcl_action_take_cancel_response+0x66>
 800b78a:	6820      	ldr	r0, [r4, #0]
 800b78c:	3004      	adds	r0, #4
 800b78e:	f7fe f807 	bl	80097a0 <rcl_client_is_valid>
 800b792:	b310      	cbz	r0, 800b7da <rcl_action_take_cancel_response+0x66>
 800b794:	6820      	ldr	r0, [r4, #0]
 800b796:	3008      	adds	r0, #8
 800b798:	f7fe f802 	bl	80097a0 <rcl_client_is_valid>
 800b79c:	b1e8      	cbz	r0, 800b7da <rcl_action_take_cancel_response+0x66>
 800b79e:	6820      	ldr	r0, [r4, #0]
 800b7a0:	300c      	adds	r0, #12
 800b7a2:	f7fe ff1f 	bl	800a5e4 <rcl_subscription_is_valid>
 800b7a6:	b1c0      	cbz	r0, 800b7da <rcl_action_take_cancel_response+0x66>
 800b7a8:	6820      	ldr	r0, [r4, #0]
 800b7aa:	3010      	adds	r0, #16
 800b7ac:	f7fe ff1a 	bl	800a5e4 <rcl_subscription_is_valid>
 800b7b0:	b198      	cbz	r0, 800b7da <rcl_action_take_cancel_response+0x66>
 800b7b2:	b1bd      	cbz	r5, 800b7e4 <rcl_action_take_cancel_response+0x70>
 800b7b4:	b1b6      	cbz	r6, 800b7e4 <rcl_action_take_cancel_response+0x70>
 800b7b6:	6820      	ldr	r0, [r4, #0]
 800b7b8:	4632      	mov	r2, r6
 800b7ba:	4629      	mov	r1, r5
 800b7bc:	3004      	adds	r0, #4
 800b7be:	f7fd ff83 	bl	80096c8 <rcl_take_response>
 800b7c2:	b148      	cbz	r0, 800b7d8 <rcl_action_take_cancel_response+0x64>
 800b7c4:	280a      	cmp	r0, #10
 800b7c6:	d007      	beq.n	800b7d8 <rcl_action_take_cancel_response+0x64>
 800b7c8:	f240 12f5 	movw	r2, #501	@ 0x1f5
 800b7cc:	f241 0307 	movw	r3, #4103	@ 0x1007
 800b7d0:	4290      	cmp	r0, r2
 800b7d2:	bf0c      	ite	eq
 800b7d4:	4618      	moveq	r0, r3
 800b7d6:	2001      	movne	r0, #1
 800b7d8:	bd70      	pop	{r4, r5, r6, pc}
 800b7da:	f7fd fdb5 	bl	8009348 <rcutils_reset_error>
 800b7de:	f241 0006 	movw	r0, #4102	@ 0x1006
 800b7e2:	bd70      	pop	{r4, r5, r6, pc}
 800b7e4:	200b      	movs	r0, #11
 800b7e6:	bd70      	pop	{r4, r5, r6, pc}
 800b7e8:	f241 0006 	movw	r0, #4102	@ 0x1006
 800b7ec:	4770      	bx	lr
 800b7ee:	bf00      	nop

0800b7f0 <rcl_action_take_feedback>:
 800b7f0:	2800      	cmp	r0, #0
 800b7f2:	d037      	beq.n	800b864 <rcl_action_take_feedback+0x74>
 800b7f4:	b530      	push	{r4, r5, lr}
 800b7f6:	4604      	mov	r4, r0
 800b7f8:	6800      	ldr	r0, [r0, #0]
 800b7fa:	b08f      	sub	sp, #60	@ 0x3c
 800b7fc:	b358      	cbz	r0, 800b856 <rcl_action_take_feedback+0x66>
 800b7fe:	460d      	mov	r5, r1
 800b800:	f7fd ffce 	bl	80097a0 <rcl_client_is_valid>
 800b804:	b328      	cbz	r0, 800b852 <rcl_action_take_feedback+0x62>
 800b806:	6820      	ldr	r0, [r4, #0]
 800b808:	3004      	adds	r0, #4
 800b80a:	f7fd ffc9 	bl	80097a0 <rcl_client_is_valid>
 800b80e:	b300      	cbz	r0, 800b852 <rcl_action_take_feedback+0x62>
 800b810:	6820      	ldr	r0, [r4, #0]
 800b812:	3008      	adds	r0, #8
 800b814:	f7fd ffc4 	bl	80097a0 <rcl_client_is_valid>
 800b818:	b1d8      	cbz	r0, 800b852 <rcl_action_take_feedback+0x62>
 800b81a:	6820      	ldr	r0, [r4, #0]
 800b81c:	300c      	adds	r0, #12
 800b81e:	f7fe fee1 	bl	800a5e4 <rcl_subscription_is_valid>
 800b822:	b1b0      	cbz	r0, 800b852 <rcl_action_take_feedback+0x62>
 800b824:	6820      	ldr	r0, [r4, #0]
 800b826:	3010      	adds	r0, #16
 800b828:	f7fe fedc 	bl	800a5e4 <rcl_subscription_is_valid>
 800b82c:	b188      	cbz	r0, 800b852 <rcl_action_take_feedback+0x62>
 800b82e:	b1b5      	cbz	r5, 800b85e <rcl_action_take_feedback+0x6e>
 800b830:	6820      	ldr	r0, [r4, #0]
 800b832:	2300      	movs	r3, #0
 800b834:	466a      	mov	r2, sp
 800b836:	4629      	mov	r1, r5
 800b838:	300c      	adds	r0, #12
 800b83a:	f7fe fe75 	bl	800a528 <rcl_take>
 800b83e:	b160      	cbz	r0, 800b85a <rcl_action_take_feedback+0x6a>
 800b840:	f240 1391 	movw	r3, #401	@ 0x191
 800b844:	4298      	cmp	r0, r3
 800b846:	d010      	beq.n	800b86a <rcl_action_take_feedback+0x7a>
 800b848:	280a      	cmp	r0, #10
 800b84a:	bf18      	it	ne
 800b84c:	2001      	movne	r0, #1
 800b84e:	b00f      	add	sp, #60	@ 0x3c
 800b850:	bd30      	pop	{r4, r5, pc}
 800b852:	f7fd fd79 	bl	8009348 <rcutils_reset_error>
 800b856:	f241 0006 	movw	r0, #4102	@ 0x1006
 800b85a:	b00f      	add	sp, #60	@ 0x3c
 800b85c:	bd30      	pop	{r4, r5, pc}
 800b85e:	200b      	movs	r0, #11
 800b860:	b00f      	add	sp, #60	@ 0x3c
 800b862:	bd30      	pop	{r4, r5, pc}
 800b864:	f241 0006 	movw	r0, #4102	@ 0x1006
 800b868:	4770      	bx	lr
 800b86a:	f241 0007 	movw	r0, #4103	@ 0x1007
 800b86e:	e7f4      	b.n	800b85a <rcl_action_take_feedback+0x6a>

0800b870 <rcl_action_wait_set_add_action_client>:
 800b870:	2800      	cmp	r0, #0
 800b872:	d045      	beq.n	800b900 <rcl_action_wait_set_add_action_client+0x90>
 800b874:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b876:	460c      	mov	r4, r1
 800b878:	2900      	cmp	r1, #0
 800b87a:	d03e      	beq.n	800b8fa <rcl_action_wait_set_add_action_client+0x8a>
 800b87c:	4605      	mov	r5, r0
 800b87e:	6808      	ldr	r0, [r1, #0]
 800b880:	2800      	cmp	r0, #0
 800b882:	d03a      	beq.n	800b8fa <rcl_action_wait_set_add_action_client+0x8a>
 800b884:	4617      	mov	r7, r2
 800b886:	461e      	mov	r6, r3
 800b888:	f7fd ff8a 	bl	80097a0 <rcl_client_is_valid>
 800b88c:	b398      	cbz	r0, 800b8f6 <rcl_action_wait_set_add_action_client+0x86>
 800b88e:	6820      	ldr	r0, [r4, #0]
 800b890:	3004      	adds	r0, #4
 800b892:	f7fd ff85 	bl	80097a0 <rcl_client_is_valid>
 800b896:	b370      	cbz	r0, 800b8f6 <rcl_action_wait_set_add_action_client+0x86>
 800b898:	6820      	ldr	r0, [r4, #0]
 800b89a:	3008      	adds	r0, #8
 800b89c:	f7fd ff80 	bl	80097a0 <rcl_client_is_valid>
 800b8a0:	b348      	cbz	r0, 800b8f6 <rcl_action_wait_set_add_action_client+0x86>
 800b8a2:	6820      	ldr	r0, [r4, #0]
 800b8a4:	300c      	adds	r0, #12
 800b8a6:	f7fe fe9d 	bl	800a5e4 <rcl_subscription_is_valid>
 800b8aa:	b320      	cbz	r0, 800b8f6 <rcl_action_wait_set_add_action_client+0x86>
 800b8ac:	6820      	ldr	r0, [r4, #0]
 800b8ae:	3010      	adds	r0, #16
 800b8b0:	f7fe fe98 	bl	800a5e4 <rcl_subscription_is_valid>
 800b8b4:	b1f8      	cbz	r0, 800b8f6 <rcl_action_wait_set_add_action_client+0x86>
 800b8b6:	6821      	ldr	r1, [r4, #0]
 800b8b8:	4628      	mov	r0, r5
 800b8ba:	f501 72e2 	add.w	r2, r1, #452	@ 0x1c4
 800b8be:	f7ff fc71 	bl	800b1a4 <rcl_wait_set_add_client>
 800b8c2:	b9b8      	cbnz	r0, 800b8f4 <rcl_action_wait_set_add_action_client+0x84>
 800b8c4:	6821      	ldr	r1, [r4, #0]
 800b8c6:	4628      	mov	r0, r5
 800b8c8:	f501 72e4 	add.w	r2, r1, #456	@ 0x1c8
 800b8cc:	3104      	adds	r1, #4
 800b8ce:	f7ff fc69 	bl	800b1a4 <rcl_wait_set_add_client>
 800b8d2:	b978      	cbnz	r0, 800b8f4 <rcl_action_wait_set_add_action_client+0x84>
 800b8d4:	6821      	ldr	r1, [r4, #0]
 800b8d6:	4628      	mov	r0, r5
 800b8d8:	f501 72e6 	add.w	r2, r1, #460	@ 0x1cc
 800b8dc:	3108      	adds	r1, #8
 800b8de:	f7ff fc61 	bl	800b1a4 <rcl_wait_set_add_client>
 800b8e2:	b938      	cbnz	r0, 800b8f4 <rcl_action_wait_set_add_action_client+0x84>
 800b8e4:	6821      	ldr	r1, [r4, #0]
 800b8e6:	4628      	mov	r0, r5
 800b8e8:	f501 72e8 	add.w	r2, r1, #464	@ 0x1d0
 800b8ec:	310c      	adds	r1, #12
 800b8ee:	f7ff f903 	bl	800aaf8 <rcl_wait_set_add_subscription>
 800b8f2:	b140      	cbz	r0, 800b906 <rcl_action_wait_set_add_action_client+0x96>
 800b8f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b8f6:	f7fd fd27 	bl	8009348 <rcutils_reset_error>
 800b8fa:	f241 0006 	movw	r0, #4102	@ 0x1006
 800b8fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b900:	f44f 7061 	mov.w	r0, #900	@ 0x384
 800b904:	4770      	bx	lr
 800b906:	6821      	ldr	r1, [r4, #0]
 800b908:	4628      	mov	r0, r5
 800b90a:	f501 72ea 	add.w	r2, r1, #468	@ 0x1d4
 800b90e:	3110      	adds	r1, #16
 800b910:	f7ff f8f2 	bl	800aaf8 <rcl_wait_set_add_subscription>
 800b914:	2800      	cmp	r0, #0
 800b916:	d1ed      	bne.n	800b8f4 <rcl_action_wait_set_add_action_client+0x84>
 800b918:	b11f      	cbz	r7, 800b922 <rcl_action_wait_set_add_action_client+0xb2>
 800b91a:	6823      	ldr	r3, [r4, #0]
 800b91c:	f8d3 31c4 	ldr.w	r3, [r3, #452]	@ 0x1c4
 800b920:	603b      	str	r3, [r7, #0]
 800b922:	2e00      	cmp	r6, #0
 800b924:	d0e6      	beq.n	800b8f4 <rcl_action_wait_set_add_action_client+0x84>
 800b926:	6823      	ldr	r3, [r4, #0]
 800b928:	f8d3 31d0 	ldr.w	r3, [r3, #464]	@ 0x1d0
 800b92c:	6033      	str	r3, [r6, #0]
 800b92e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800b930 <rcl_action_client_wait_set_get_entities_ready>:
 800b930:	2800      	cmp	r0, #0
 800b932:	f000 8089 	beq.w	800ba48 <rcl_action_client_wait_set_get_entities_ready+0x118>
 800b936:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b93a:	460c      	mov	r4, r1
 800b93c:	2900      	cmp	r1, #0
 800b93e:	d079      	beq.n	800ba34 <rcl_action_client_wait_set_get_entities_ready+0x104>
 800b940:	4605      	mov	r5, r0
 800b942:	6808      	ldr	r0, [r1, #0]
 800b944:	2800      	cmp	r0, #0
 800b946:	d075      	beq.n	800ba34 <rcl_action_client_wait_set_get_entities_ready+0x104>
 800b948:	4616      	mov	r6, r2
 800b94a:	461f      	mov	r7, r3
 800b94c:	f7fd ff28 	bl	80097a0 <rcl_client_is_valid>
 800b950:	2800      	cmp	r0, #0
 800b952:	d06d      	beq.n	800ba30 <rcl_action_client_wait_set_get_entities_ready+0x100>
 800b954:	6820      	ldr	r0, [r4, #0]
 800b956:	3004      	adds	r0, #4
 800b958:	f7fd ff22 	bl	80097a0 <rcl_client_is_valid>
 800b95c:	2800      	cmp	r0, #0
 800b95e:	d067      	beq.n	800ba30 <rcl_action_client_wait_set_get_entities_ready+0x100>
 800b960:	6820      	ldr	r0, [r4, #0]
 800b962:	3008      	adds	r0, #8
 800b964:	f7fd ff1c 	bl	80097a0 <rcl_client_is_valid>
 800b968:	2800      	cmp	r0, #0
 800b96a:	d061      	beq.n	800ba30 <rcl_action_client_wait_set_get_entities_ready+0x100>
 800b96c:	6820      	ldr	r0, [r4, #0]
 800b96e:	300c      	adds	r0, #12
 800b970:	f7fe fe38 	bl	800a5e4 <rcl_subscription_is_valid>
 800b974:	2800      	cmp	r0, #0
 800b976:	d05b      	beq.n	800ba30 <rcl_action_client_wait_set_get_entities_ready+0x100>
 800b978:	6820      	ldr	r0, [r4, #0]
 800b97a:	3010      	adds	r0, #16
 800b97c:	f7fe fe32 	bl	800a5e4 <rcl_subscription_is_valid>
 800b980:	2800      	cmp	r0, #0
 800b982:	d055      	beq.n	800ba30 <rcl_action_client_wait_set_get_entities_ready+0x100>
 800b984:	2e00      	cmp	r6, #0
 800b986:	d05c      	beq.n	800ba42 <rcl_action_client_wait_set_get_entities_ready+0x112>
 800b988:	2f00      	cmp	r7, #0
 800b98a:	d05a      	beq.n	800ba42 <rcl_action_client_wait_set_get_entities_ready+0x112>
 800b98c:	9b06      	ldr	r3, [sp, #24]
 800b98e:	2b00      	cmp	r3, #0
 800b990:	d057      	beq.n	800ba42 <rcl_action_client_wait_set_get_entities_ready+0x112>
 800b992:	9b07      	ldr	r3, [sp, #28]
 800b994:	2b00      	cmp	r3, #0
 800b996:	d054      	beq.n	800ba42 <rcl_action_client_wait_set_get_entities_ready+0x112>
 800b998:	9b08      	ldr	r3, [sp, #32]
 800b99a:	2b00      	cmp	r3, #0
 800b99c:	d051      	beq.n	800ba42 <rcl_action_client_wait_set_get_entities_ready+0x112>
 800b99e:	6823      	ldr	r3, [r4, #0]
 800b9a0:	686a      	ldr	r2, [r5, #4]
 800b9a2:	f8d3 11d0 	ldr.w	r1, [r3, #464]	@ 0x1d0
 800b9a6:	428a      	cmp	r2, r1
 800b9a8:	d948      	bls.n	800ba3c <rcl_action_client_wait_set_get_entities_ready+0x10c>
 800b9aa:	f8d3 01d4 	ldr.w	r0, [r3, #468]	@ 0x1d4
 800b9ae:	4282      	cmp	r2, r0
 800b9b0:	d944      	bls.n	800ba3c <rcl_action_client_wait_set_get_entities_ready+0x10c>
 800b9b2:	f8d3 41c4 	ldr.w	r4, [r3, #452]	@ 0x1c4
 800b9b6:	69ea      	ldr	r2, [r5, #28]
 800b9b8:	42a2      	cmp	r2, r4
 800b9ba:	d93f      	bls.n	800ba3c <rcl_action_client_wait_set_get_entities_ready+0x10c>
 800b9bc:	f8d3 c1c8 	ldr.w	ip, [r3, #456]	@ 0x1c8
 800b9c0:	4562      	cmp	r2, ip
 800b9c2:	d93b      	bls.n	800ba3c <rcl_action_client_wait_set_get_entities_ready+0x10c>
 800b9c4:	f8d3 e1cc 	ldr.w	lr, [r3, #460]	@ 0x1cc
 800b9c8:	4572      	cmp	r2, lr
 800b9ca:	d937      	bls.n	800ba3c <rcl_action_client_wait_set_get_entities_ready+0x10c>
 800b9cc:	69aa      	ldr	r2, [r5, #24]
 800b9ce:	682d      	ldr	r5, [r5, #0]
 800b9d0:	f852 8024 	ldr.w	r8, [r2, r4, lsl #2]
 800b9d4:	f855 4020 	ldr.w	r4, [r5, r0, lsl #2]
 800b9d8:	f855 5021 	ldr.w	r5, [r5, r1, lsl #2]
 800b9dc:	f852 102c 	ldr.w	r1, [r2, ip, lsl #2]
 800b9e0:	f852 202e 	ldr.w	r2, [r2, lr, lsl #2]
 800b9e4:	f103 0c0c 	add.w	ip, r3, #12
 800b9e8:	eba5 050c 	sub.w	r5, r5, ip
 800b9ec:	fab5 f585 	clz	r5, r5
 800b9f0:	096d      	lsrs	r5, r5, #5
 800b9f2:	7035      	strb	r5, [r6, #0]
 800b9f4:	f103 0510 	add.w	r5, r3, #16
 800b9f8:	1b64      	subs	r4, r4, r5
 800b9fa:	fab4 f484 	clz	r4, r4
 800b9fe:	0964      	lsrs	r4, r4, #5
 800ba00:	703c      	strb	r4, [r7, #0]
 800ba02:	eba3 0008 	sub.w	r0, r3, r8
 800ba06:	1d1c      	adds	r4, r3, #4
 800ba08:	3308      	adds	r3, #8
 800ba0a:	1ad3      	subs	r3, r2, r3
 800ba0c:	fab0 f080 	clz	r0, r0
 800ba10:	9a06      	ldr	r2, [sp, #24]
 800ba12:	0940      	lsrs	r0, r0, #5
 800ba14:	1b09      	subs	r1, r1, r4
 800ba16:	7010      	strb	r0, [r2, #0]
 800ba18:	fab1 f181 	clz	r1, r1
 800ba1c:	9a07      	ldr	r2, [sp, #28]
 800ba1e:	0949      	lsrs	r1, r1, #5
 800ba20:	7011      	strb	r1, [r2, #0]
 800ba22:	fab3 f383 	clz	r3, r3
 800ba26:	9a08      	ldr	r2, [sp, #32]
 800ba28:	095b      	lsrs	r3, r3, #5
 800ba2a:	2000      	movs	r0, #0
 800ba2c:	7013      	strb	r3, [r2, #0]
 800ba2e:	e003      	b.n	800ba38 <rcl_action_client_wait_set_get_entities_ready+0x108>
 800ba30:	f7fd fc8a 	bl	8009348 <rcutils_reset_error>
 800ba34:	f241 0006 	movw	r0, #4102	@ 0x1006
 800ba38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ba3c:	2001      	movs	r0, #1
 800ba3e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ba42:	200b      	movs	r0, #11
 800ba44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ba48:	f44f 7061 	mov.w	r0, #900	@ 0x384
 800ba4c:	4770      	bx	lr
 800ba4e:	bf00      	nop

0800ba50 <rcl_action_take_goal_request>:
 800ba50:	b3b0      	cbz	r0, 800bac0 <rcl_action_take_goal_request+0x70>
 800ba52:	b570      	push	{r4, r5, r6, lr}
 800ba54:	4604      	mov	r4, r0
 800ba56:	6800      	ldr	r0, [r0, #0]
 800ba58:	b368      	cbz	r0, 800bab6 <rcl_action_take_goal_request+0x66>
 800ba5a:	460d      	mov	r5, r1
 800ba5c:	4616      	mov	r6, r2
 800ba5e:	f7fe fc0f 	bl	800a280 <rcl_service_is_valid>
 800ba62:	b330      	cbz	r0, 800bab2 <rcl_action_take_goal_request+0x62>
 800ba64:	6820      	ldr	r0, [r4, #0]
 800ba66:	3004      	adds	r0, #4
 800ba68:	f7fe fc0a 	bl	800a280 <rcl_service_is_valid>
 800ba6c:	b308      	cbz	r0, 800bab2 <rcl_action_take_goal_request+0x62>
 800ba6e:	6820      	ldr	r0, [r4, #0]
 800ba70:	3008      	adds	r0, #8
 800ba72:	f7fe fc05 	bl	800a280 <rcl_service_is_valid>
 800ba76:	b1e0      	cbz	r0, 800bab2 <rcl_action_take_goal_request+0x62>
 800ba78:	6820      	ldr	r0, [r4, #0]
 800ba7a:	300c      	adds	r0, #12
 800ba7c:	f006 fa54 	bl	8011f28 <rcl_publisher_is_valid>
 800ba80:	b1b8      	cbz	r0, 800bab2 <rcl_action_take_goal_request+0x62>
 800ba82:	6820      	ldr	r0, [r4, #0]
 800ba84:	3010      	adds	r0, #16
 800ba86:	f006 fa4f 	bl	8011f28 <rcl_publisher_is_valid>
 800ba8a:	b190      	cbz	r0, 800bab2 <rcl_action_take_goal_request+0x62>
 800ba8c:	b1b5      	cbz	r5, 800babc <rcl_action_take_goal_request+0x6c>
 800ba8e:	b1ae      	cbz	r6, 800babc <rcl_action_take_goal_request+0x6c>
 800ba90:	6820      	ldr	r0, [r4, #0]
 800ba92:	4632      	mov	r2, r6
 800ba94:	4629      	mov	r1, r5
 800ba96:	f7fe fb73 	bl	800a180 <rcl_take_request>
 800ba9a:	b148      	cbz	r0, 800bab0 <rcl_action_take_goal_request+0x60>
 800ba9c:	280a      	cmp	r0, #10
 800ba9e:	d007      	beq.n	800bab0 <rcl_action_take_goal_request+0x60>
 800baa0:	f240 2259 	movw	r2, #601	@ 0x259
 800baa4:	f241 0369 	movw	r3, #4201	@ 0x1069
 800baa8:	4290      	cmp	r0, r2
 800baaa:	bf0c      	ite	eq
 800baac:	4618      	moveq	r0, r3
 800baae:	2001      	movne	r0, #1
 800bab0:	bd70      	pop	{r4, r5, r6, pc}
 800bab2:	f7fd fc49 	bl	8009348 <rcutils_reset_error>
 800bab6:	f241 0068 	movw	r0, #4200	@ 0x1068
 800baba:	bd70      	pop	{r4, r5, r6, pc}
 800babc:	200b      	movs	r0, #11
 800babe:	bd70      	pop	{r4, r5, r6, pc}
 800bac0:	f241 0068 	movw	r0, #4200	@ 0x1068
 800bac4:	4770      	bx	lr
 800bac6:	bf00      	nop

0800bac8 <rcl_action_send_goal_response>:
 800bac8:	b378      	cbz	r0, 800bb2a <rcl_action_send_goal_response+0x62>
 800baca:	b570      	push	{r4, r5, r6, lr}
 800bacc:	4604      	mov	r4, r0
 800bace:	6800      	ldr	r0, [r0, #0]
 800bad0:	b330      	cbz	r0, 800bb20 <rcl_action_send_goal_response+0x58>
 800bad2:	460d      	mov	r5, r1
 800bad4:	4616      	mov	r6, r2
 800bad6:	f7fe fbd3 	bl	800a280 <rcl_service_is_valid>
 800bada:	b1f8      	cbz	r0, 800bb1c <rcl_action_send_goal_response+0x54>
 800badc:	6820      	ldr	r0, [r4, #0]
 800bade:	3004      	adds	r0, #4
 800bae0:	f7fe fbce 	bl	800a280 <rcl_service_is_valid>
 800bae4:	b1d0      	cbz	r0, 800bb1c <rcl_action_send_goal_response+0x54>
 800bae6:	6820      	ldr	r0, [r4, #0]
 800bae8:	3008      	adds	r0, #8
 800baea:	f7fe fbc9 	bl	800a280 <rcl_service_is_valid>
 800baee:	b1a8      	cbz	r0, 800bb1c <rcl_action_send_goal_response+0x54>
 800baf0:	6820      	ldr	r0, [r4, #0]
 800baf2:	300c      	adds	r0, #12
 800baf4:	f006 fa18 	bl	8011f28 <rcl_publisher_is_valid>
 800baf8:	b180      	cbz	r0, 800bb1c <rcl_action_send_goal_response+0x54>
 800bafa:	6820      	ldr	r0, [r4, #0]
 800bafc:	3010      	adds	r0, #16
 800bafe:	f006 fa13 	bl	8011f28 <rcl_publisher_is_valid>
 800bb02:	b158      	cbz	r0, 800bb1c <rcl_action_send_goal_response+0x54>
 800bb04:	b17d      	cbz	r5, 800bb26 <rcl_action_send_goal_response+0x5e>
 800bb06:	b176      	cbz	r6, 800bb26 <rcl_action_send_goal_response+0x5e>
 800bb08:	6820      	ldr	r0, [r4, #0]
 800bb0a:	4632      	mov	r2, r6
 800bb0c:	4629      	mov	r1, r5
 800bb0e:	f7fe fb87 	bl	800a220 <rcl_send_response>
 800bb12:	b110      	cbz	r0, 800bb1a <rcl_action_send_goal_response+0x52>
 800bb14:	2802      	cmp	r0, #2
 800bb16:	bf18      	it	ne
 800bb18:	2001      	movne	r0, #1
 800bb1a:	bd70      	pop	{r4, r5, r6, pc}
 800bb1c:	f7fd fc14 	bl	8009348 <rcutils_reset_error>
 800bb20:	f241 0068 	movw	r0, #4200	@ 0x1068
 800bb24:	bd70      	pop	{r4, r5, r6, pc}
 800bb26:	200b      	movs	r0, #11
 800bb28:	bd70      	pop	{r4, r5, r6, pc}
 800bb2a:	f241 0068 	movw	r0, #4200	@ 0x1068
 800bb2e:	4770      	bx	lr

0800bb30 <rcl_action_take_result_request>:
 800bb30:	2800      	cmp	r0, #0
 800bb32:	d037      	beq.n	800bba4 <rcl_action_take_result_request+0x74>
 800bb34:	b570      	push	{r4, r5, r6, lr}
 800bb36:	4604      	mov	r4, r0
 800bb38:	6800      	ldr	r0, [r0, #0]
 800bb3a:	b370      	cbz	r0, 800bb9a <rcl_action_take_result_request+0x6a>
 800bb3c:	460d      	mov	r5, r1
 800bb3e:	4616      	mov	r6, r2
 800bb40:	f7fe fb9e 	bl	800a280 <rcl_service_is_valid>
 800bb44:	b338      	cbz	r0, 800bb96 <rcl_action_take_result_request+0x66>
 800bb46:	6820      	ldr	r0, [r4, #0]
 800bb48:	3004      	adds	r0, #4
 800bb4a:	f7fe fb99 	bl	800a280 <rcl_service_is_valid>
 800bb4e:	b310      	cbz	r0, 800bb96 <rcl_action_take_result_request+0x66>
 800bb50:	6820      	ldr	r0, [r4, #0]
 800bb52:	3008      	adds	r0, #8
 800bb54:	f7fe fb94 	bl	800a280 <rcl_service_is_valid>
 800bb58:	b1e8      	cbz	r0, 800bb96 <rcl_action_take_result_request+0x66>
 800bb5a:	6820      	ldr	r0, [r4, #0]
 800bb5c:	300c      	adds	r0, #12
 800bb5e:	f006 f9e3 	bl	8011f28 <rcl_publisher_is_valid>
 800bb62:	b1c0      	cbz	r0, 800bb96 <rcl_action_take_result_request+0x66>
 800bb64:	6820      	ldr	r0, [r4, #0]
 800bb66:	3010      	adds	r0, #16
 800bb68:	f006 f9de 	bl	8011f28 <rcl_publisher_is_valid>
 800bb6c:	b198      	cbz	r0, 800bb96 <rcl_action_take_result_request+0x66>
 800bb6e:	b1bd      	cbz	r5, 800bba0 <rcl_action_take_result_request+0x70>
 800bb70:	b1b6      	cbz	r6, 800bba0 <rcl_action_take_result_request+0x70>
 800bb72:	6820      	ldr	r0, [r4, #0]
 800bb74:	4632      	mov	r2, r6
 800bb76:	4629      	mov	r1, r5
 800bb78:	3008      	adds	r0, #8
 800bb7a:	f7fe fb01 	bl	800a180 <rcl_take_request>
 800bb7e:	b148      	cbz	r0, 800bb94 <rcl_action_take_result_request+0x64>
 800bb80:	280a      	cmp	r0, #10
 800bb82:	d007      	beq.n	800bb94 <rcl_action_take_result_request+0x64>
 800bb84:	f240 2259 	movw	r2, #601	@ 0x259
 800bb88:	f241 0369 	movw	r3, #4201	@ 0x1069
 800bb8c:	4290      	cmp	r0, r2
 800bb8e:	bf0c      	ite	eq
 800bb90:	4618      	moveq	r0, r3
 800bb92:	2001      	movne	r0, #1
 800bb94:	bd70      	pop	{r4, r5, r6, pc}
 800bb96:	f7fd fbd7 	bl	8009348 <rcutils_reset_error>
 800bb9a:	f241 0068 	movw	r0, #4200	@ 0x1068
 800bb9e:	bd70      	pop	{r4, r5, r6, pc}
 800bba0:	200b      	movs	r0, #11
 800bba2:	bd70      	pop	{r4, r5, r6, pc}
 800bba4:	f241 0068 	movw	r0, #4200	@ 0x1068
 800bba8:	4770      	bx	lr
 800bbaa:	bf00      	nop

0800bbac <rcl_action_take_cancel_request>:
 800bbac:	2800      	cmp	r0, #0
 800bbae:	d037      	beq.n	800bc20 <rcl_action_take_cancel_request+0x74>
 800bbb0:	b570      	push	{r4, r5, r6, lr}
 800bbb2:	4604      	mov	r4, r0
 800bbb4:	6800      	ldr	r0, [r0, #0]
 800bbb6:	b370      	cbz	r0, 800bc16 <rcl_action_take_cancel_request+0x6a>
 800bbb8:	460d      	mov	r5, r1
 800bbba:	4616      	mov	r6, r2
 800bbbc:	f7fe fb60 	bl	800a280 <rcl_service_is_valid>
 800bbc0:	b338      	cbz	r0, 800bc12 <rcl_action_take_cancel_request+0x66>
 800bbc2:	6820      	ldr	r0, [r4, #0]
 800bbc4:	3004      	adds	r0, #4
 800bbc6:	f7fe fb5b 	bl	800a280 <rcl_service_is_valid>
 800bbca:	b310      	cbz	r0, 800bc12 <rcl_action_take_cancel_request+0x66>
 800bbcc:	6820      	ldr	r0, [r4, #0]
 800bbce:	3008      	adds	r0, #8
 800bbd0:	f7fe fb56 	bl	800a280 <rcl_service_is_valid>
 800bbd4:	b1e8      	cbz	r0, 800bc12 <rcl_action_take_cancel_request+0x66>
 800bbd6:	6820      	ldr	r0, [r4, #0]
 800bbd8:	300c      	adds	r0, #12
 800bbda:	f006 f9a5 	bl	8011f28 <rcl_publisher_is_valid>
 800bbde:	b1c0      	cbz	r0, 800bc12 <rcl_action_take_cancel_request+0x66>
 800bbe0:	6820      	ldr	r0, [r4, #0]
 800bbe2:	3010      	adds	r0, #16
 800bbe4:	f006 f9a0 	bl	8011f28 <rcl_publisher_is_valid>
 800bbe8:	b198      	cbz	r0, 800bc12 <rcl_action_take_cancel_request+0x66>
 800bbea:	b1bd      	cbz	r5, 800bc1c <rcl_action_take_cancel_request+0x70>
 800bbec:	b1b6      	cbz	r6, 800bc1c <rcl_action_take_cancel_request+0x70>
 800bbee:	6820      	ldr	r0, [r4, #0]
 800bbf0:	4632      	mov	r2, r6
 800bbf2:	4629      	mov	r1, r5
 800bbf4:	3004      	adds	r0, #4
 800bbf6:	f7fe fac3 	bl	800a180 <rcl_take_request>
 800bbfa:	b148      	cbz	r0, 800bc10 <rcl_action_take_cancel_request+0x64>
 800bbfc:	280a      	cmp	r0, #10
 800bbfe:	d007      	beq.n	800bc10 <rcl_action_take_cancel_request+0x64>
 800bc00:	f240 2259 	movw	r2, #601	@ 0x259
 800bc04:	f241 0369 	movw	r3, #4201	@ 0x1069
 800bc08:	4290      	cmp	r0, r2
 800bc0a:	bf0c      	ite	eq
 800bc0c:	4618      	moveq	r0, r3
 800bc0e:	2001      	movne	r0, #1
 800bc10:	bd70      	pop	{r4, r5, r6, pc}
 800bc12:	f7fd fb99 	bl	8009348 <rcutils_reset_error>
 800bc16:	f241 0068 	movw	r0, #4200	@ 0x1068
 800bc1a:	bd70      	pop	{r4, r5, r6, pc}
 800bc1c:	200b      	movs	r0, #11
 800bc1e:	bd70      	pop	{r4, r5, r6, pc}
 800bc20:	f241 0068 	movw	r0, #4200	@ 0x1068
 800bc24:	4770      	bx	lr
 800bc26:	bf00      	nop

0800bc28 <rcl_action_send_cancel_response>:
 800bc28:	b380      	cbz	r0, 800bc8c <rcl_action_send_cancel_response+0x64>
 800bc2a:	b570      	push	{r4, r5, r6, lr}
 800bc2c:	4604      	mov	r4, r0
 800bc2e:	6800      	ldr	r0, [r0, #0]
 800bc30:	b338      	cbz	r0, 800bc82 <rcl_action_send_cancel_response+0x5a>
 800bc32:	460d      	mov	r5, r1
 800bc34:	4616      	mov	r6, r2
 800bc36:	f7fe fb23 	bl	800a280 <rcl_service_is_valid>
 800bc3a:	b300      	cbz	r0, 800bc7e <rcl_action_send_cancel_response+0x56>
 800bc3c:	6820      	ldr	r0, [r4, #0]
 800bc3e:	3004      	adds	r0, #4
 800bc40:	f7fe fb1e 	bl	800a280 <rcl_service_is_valid>
 800bc44:	b1d8      	cbz	r0, 800bc7e <rcl_action_send_cancel_response+0x56>
 800bc46:	6820      	ldr	r0, [r4, #0]
 800bc48:	3008      	adds	r0, #8
 800bc4a:	f7fe fb19 	bl	800a280 <rcl_service_is_valid>
 800bc4e:	b1b0      	cbz	r0, 800bc7e <rcl_action_send_cancel_response+0x56>
 800bc50:	6820      	ldr	r0, [r4, #0]
 800bc52:	300c      	adds	r0, #12
 800bc54:	f006 f968 	bl	8011f28 <rcl_publisher_is_valid>
 800bc58:	b188      	cbz	r0, 800bc7e <rcl_action_send_cancel_response+0x56>
 800bc5a:	6820      	ldr	r0, [r4, #0]
 800bc5c:	3010      	adds	r0, #16
 800bc5e:	f006 f963 	bl	8011f28 <rcl_publisher_is_valid>
 800bc62:	b160      	cbz	r0, 800bc7e <rcl_action_send_cancel_response+0x56>
 800bc64:	b185      	cbz	r5, 800bc88 <rcl_action_send_cancel_response+0x60>
 800bc66:	b17e      	cbz	r6, 800bc88 <rcl_action_send_cancel_response+0x60>
 800bc68:	6820      	ldr	r0, [r4, #0]
 800bc6a:	4632      	mov	r2, r6
 800bc6c:	4629      	mov	r1, r5
 800bc6e:	3004      	adds	r0, #4
 800bc70:	f7fe fad6 	bl	800a220 <rcl_send_response>
 800bc74:	b110      	cbz	r0, 800bc7c <rcl_action_send_cancel_response+0x54>
 800bc76:	2802      	cmp	r0, #2
 800bc78:	bf18      	it	ne
 800bc7a:	2001      	movne	r0, #1
 800bc7c:	bd70      	pop	{r4, r5, r6, pc}
 800bc7e:	f7fd fb63 	bl	8009348 <rcutils_reset_error>
 800bc82:	f241 0068 	movw	r0, #4200	@ 0x1068
 800bc86:	bd70      	pop	{r4, r5, r6, pc}
 800bc88:	200b      	movs	r0, #11
 800bc8a:	bd70      	pop	{r4, r5, r6, pc}
 800bc8c:	f241 0068 	movw	r0, #4200	@ 0x1068
 800bc90:	4770      	bx	lr
 800bc92:	bf00      	nop

0800bc94 <rcl_action_wait_set_add_action_server>:
 800bc94:	2800      	cmp	r0, #0
 800bc96:	d04a      	beq.n	800bd2e <rcl_action_wait_set_add_action_server+0x9a>
 800bc98:	b570      	push	{r4, r5, r6, lr}
 800bc9a:	460c      	mov	r4, r1
 800bc9c:	2900      	cmp	r1, #0
 800bc9e:	d043      	beq.n	800bd28 <rcl_action_wait_set_add_action_server+0x94>
 800bca0:	4605      	mov	r5, r0
 800bca2:	6808      	ldr	r0, [r1, #0]
 800bca4:	2800      	cmp	r0, #0
 800bca6:	d03f      	beq.n	800bd28 <rcl_action_wait_set_add_action_server+0x94>
 800bca8:	4616      	mov	r6, r2
 800bcaa:	f7fe fae9 	bl	800a280 <rcl_service_is_valid>
 800bcae:	2800      	cmp	r0, #0
 800bcb0:	d038      	beq.n	800bd24 <rcl_action_wait_set_add_action_server+0x90>
 800bcb2:	6820      	ldr	r0, [r4, #0]
 800bcb4:	3004      	adds	r0, #4
 800bcb6:	f7fe fae3 	bl	800a280 <rcl_service_is_valid>
 800bcba:	b398      	cbz	r0, 800bd24 <rcl_action_wait_set_add_action_server+0x90>
 800bcbc:	6820      	ldr	r0, [r4, #0]
 800bcbe:	3008      	adds	r0, #8
 800bcc0:	f7fe fade 	bl	800a280 <rcl_service_is_valid>
 800bcc4:	b370      	cbz	r0, 800bd24 <rcl_action_wait_set_add_action_server+0x90>
 800bcc6:	6820      	ldr	r0, [r4, #0]
 800bcc8:	300c      	adds	r0, #12
 800bcca:	f006 f947 	bl	8011f5c <rcl_publisher_is_valid_except_context>
 800bcce:	b348      	cbz	r0, 800bd24 <rcl_action_wait_set_add_action_server+0x90>
 800bcd0:	6820      	ldr	r0, [r4, #0]
 800bcd2:	3010      	adds	r0, #16
 800bcd4:	f006 f942 	bl	8011f5c <rcl_publisher_is_valid_except_context>
 800bcd8:	b320      	cbz	r0, 800bd24 <rcl_action_wait_set_add_action_server+0x90>
 800bcda:	6821      	ldr	r1, [r4, #0]
 800bcdc:	4628      	mov	r0, r5
 800bcde:	f501 72ee 	add.w	r2, r1, #476	@ 0x1dc
 800bce2:	f7ff fa8b 	bl	800b1fc <rcl_wait_set_add_service>
 800bce6:	b9e0      	cbnz	r0, 800bd22 <rcl_action_wait_set_add_action_server+0x8e>
 800bce8:	6821      	ldr	r1, [r4, #0]
 800bcea:	4628      	mov	r0, r5
 800bcec:	f501 72f0 	add.w	r2, r1, #480	@ 0x1e0
 800bcf0:	3104      	adds	r1, #4
 800bcf2:	f7ff fa83 	bl	800b1fc <rcl_wait_set_add_service>
 800bcf6:	b9a0      	cbnz	r0, 800bd22 <rcl_action_wait_set_add_action_server+0x8e>
 800bcf8:	6821      	ldr	r1, [r4, #0]
 800bcfa:	4628      	mov	r0, r5
 800bcfc:	f501 72f2 	add.w	r2, r1, #484	@ 0x1e4
 800bd00:	3108      	adds	r1, #8
 800bd02:	f7ff fa7b 	bl	800b1fc <rcl_wait_set_add_service>
 800bd06:	b960      	cbnz	r0, 800bd22 <rcl_action_wait_set_add_action_server+0x8e>
 800bd08:	6821      	ldr	r1, [r4, #0]
 800bd0a:	4628      	mov	r0, r5
 800bd0c:	f501 72f4 	add.w	r2, r1, #488	@ 0x1e8
 800bd10:	3114      	adds	r1, #20
 800bd12:	f7ff fa17 	bl	800b144 <rcl_wait_set_add_timer>
 800bd16:	b920      	cbnz	r0, 800bd22 <rcl_action_wait_set_add_action_server+0x8e>
 800bd18:	b11e      	cbz	r6, 800bd22 <rcl_action_wait_set_add_action_server+0x8e>
 800bd1a:	6823      	ldr	r3, [r4, #0]
 800bd1c:	f8d3 31dc 	ldr.w	r3, [r3, #476]	@ 0x1dc
 800bd20:	6033      	str	r3, [r6, #0]
 800bd22:	bd70      	pop	{r4, r5, r6, pc}
 800bd24:	f7fd fb10 	bl	8009348 <rcutils_reset_error>
 800bd28:	f241 0068 	movw	r0, #4200	@ 0x1068
 800bd2c:	bd70      	pop	{r4, r5, r6, pc}
 800bd2e:	f44f 7061 	mov.w	r0, #900	@ 0x384
 800bd32:	4770      	bx	lr

0800bd34 <rcl_action_server_wait_set_get_entities_ready>:
 800bd34:	2800      	cmp	r0, #0
 800bd36:	d060      	beq.n	800bdfa <rcl_action_server_wait_set_get_entities_ready+0xc6>
 800bd38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bd3a:	460c      	mov	r4, r1
 800bd3c:	2900      	cmp	r1, #0
 800bd3e:	d057      	beq.n	800bdf0 <rcl_action_server_wait_set_get_entities_ready+0xbc>
 800bd40:	4605      	mov	r5, r0
 800bd42:	6808      	ldr	r0, [r1, #0]
 800bd44:	2800      	cmp	r0, #0
 800bd46:	d053      	beq.n	800bdf0 <rcl_action_server_wait_set_get_entities_ready+0xbc>
 800bd48:	4616      	mov	r6, r2
 800bd4a:	461f      	mov	r7, r3
 800bd4c:	f7fe fa98 	bl	800a280 <rcl_service_is_valid>
 800bd50:	2800      	cmp	r0, #0
 800bd52:	d04b      	beq.n	800bdec <rcl_action_server_wait_set_get_entities_ready+0xb8>
 800bd54:	6820      	ldr	r0, [r4, #0]
 800bd56:	3004      	adds	r0, #4
 800bd58:	f7fe fa92 	bl	800a280 <rcl_service_is_valid>
 800bd5c:	2800      	cmp	r0, #0
 800bd5e:	d045      	beq.n	800bdec <rcl_action_server_wait_set_get_entities_ready+0xb8>
 800bd60:	6820      	ldr	r0, [r4, #0]
 800bd62:	3008      	adds	r0, #8
 800bd64:	f7fe fa8c 	bl	800a280 <rcl_service_is_valid>
 800bd68:	2800      	cmp	r0, #0
 800bd6a:	d03f      	beq.n	800bdec <rcl_action_server_wait_set_get_entities_ready+0xb8>
 800bd6c:	6820      	ldr	r0, [r4, #0]
 800bd6e:	300c      	adds	r0, #12
 800bd70:	f006 f8f4 	bl	8011f5c <rcl_publisher_is_valid_except_context>
 800bd74:	2800      	cmp	r0, #0
 800bd76:	d039      	beq.n	800bdec <rcl_action_server_wait_set_get_entities_ready+0xb8>
 800bd78:	6820      	ldr	r0, [r4, #0]
 800bd7a:	3010      	adds	r0, #16
 800bd7c:	f006 f8ee 	bl	8011f5c <rcl_publisher_is_valid_except_context>
 800bd80:	b3a0      	cbz	r0, 800bdec <rcl_action_server_wait_set_get_entities_ready+0xb8>
 800bd82:	b3c6      	cbz	r6, 800bdf6 <rcl_action_server_wait_set_get_entities_ready+0xc2>
 800bd84:	b3bf      	cbz	r7, 800bdf6 <rcl_action_server_wait_set_get_entities_ready+0xc2>
 800bd86:	9b06      	ldr	r3, [sp, #24]
 800bd88:	b3ab      	cbz	r3, 800bdf6 <rcl_action_server_wait_set_get_entities_ready+0xc2>
 800bd8a:	9b07      	ldr	r3, [sp, #28]
 800bd8c:	b39b      	cbz	r3, 800bdf6 <rcl_action_server_wait_set_get_entities_ready+0xc2>
 800bd8e:	6823      	ldr	r3, [r4, #0]
 800bd90:	692a      	ldr	r2, [r5, #16]
 800bd92:	6a2c      	ldr	r4, [r5, #32]
 800bd94:	f8d3 11e0 	ldr.w	r1, [r3, #480]	@ 0x1e0
 800bd98:	f8d3 51e8 	ldr.w	r5, [r3, #488]	@ 0x1e8
 800bd9c:	f854 0021 	ldr.w	r0, [r4, r1, lsl #2]
 800bda0:	f852 2025 	ldr.w	r2, [r2, r5, lsl #2]
 800bda4:	f8d3 11e4 	ldr.w	r1, [r3, #484]	@ 0x1e4
 800bda8:	f8d3 51dc 	ldr.w	r5, [r3, #476]	@ 0x1dc
 800bdac:	f854 1021 	ldr.w	r1, [r4, r1, lsl #2]
 800bdb0:	f854 4025 	ldr.w	r4, [r4, r5, lsl #2]
 800bdb4:	1ae4      	subs	r4, r4, r3
 800bdb6:	fab4 f484 	clz	r4, r4
 800bdba:	0964      	lsrs	r4, r4, #5
 800bdbc:	7034      	strb	r4, [r6, #0]
 800bdbe:	1d1c      	adds	r4, r3, #4
 800bdc0:	1b00      	subs	r0, r0, r4
 800bdc2:	fab0 f080 	clz	r0, r0
 800bdc6:	0940      	lsrs	r0, r0, #5
 800bdc8:	7038      	strb	r0, [r7, #0]
 800bdca:	f103 0008 	add.w	r0, r3, #8
 800bdce:	1a09      	subs	r1, r1, r0
 800bdd0:	3314      	adds	r3, #20
 800bdd2:	1ad3      	subs	r3, r2, r3
 800bdd4:	fab1 f181 	clz	r1, r1
 800bdd8:	9a06      	ldr	r2, [sp, #24]
 800bdda:	0949      	lsrs	r1, r1, #5
 800bddc:	7011      	strb	r1, [r2, #0]
 800bdde:	fab3 f383 	clz	r3, r3
 800bde2:	9a07      	ldr	r2, [sp, #28]
 800bde4:	095b      	lsrs	r3, r3, #5
 800bde6:	2000      	movs	r0, #0
 800bde8:	7013      	strb	r3, [r2, #0]
 800bdea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bdec:	f7fd faac 	bl	8009348 <rcutils_reset_error>
 800bdf0:	f241 0068 	movw	r0, #4200	@ 0x1068
 800bdf4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bdf6:	200b      	movs	r0, #11
 800bdf8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bdfa:	f44f 7061 	mov.w	r0, #900	@ 0x384
 800bdfe:	4770      	bx	lr

0800be00 <_execute_event_handler>:
 800be00:	2002      	movs	r0, #2
 800be02:	4770      	bx	lr

0800be04 <_cancel_goal_event_handler>:
 800be04:	2003      	movs	r0, #3
 800be06:	4770      	bx	lr

0800be08 <_succeed_event_handler>:
 800be08:	2004      	movs	r0, #4
 800be0a:	4770      	bx	lr

0800be0c <_abort_event_handler>:
 800be0c:	2006      	movs	r0, #6
 800be0e:	4770      	bx	lr

0800be10 <_canceled_event_handler>:
 800be10:	2005      	movs	r0, #5
 800be12:	4770      	bx	lr

0800be14 <rcl_action_transition_goal_state>:
 800be14:	fa5f fc80 	uxtb.w	ip, r0
 800be18:	f1bc 0f06 	cmp.w	ip, #6
 800be1c:	d80c      	bhi.n	800be38 <rcl_action_transition_goal_state+0x24>
 800be1e:	2904      	cmp	r1, #4
 800be20:	d80a      	bhi.n	800be38 <rcl_action_transition_goal_state+0x24>
 800be22:	eb00 0380 	add.w	r3, r0, r0, lsl #2
 800be26:	b410      	push	{r4}
 800be28:	440b      	add	r3, r1
 800be2a:	4c06      	ldr	r4, [pc, #24]	@ (800be44 <rcl_action_transition_goal_state+0x30>)
 800be2c:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 800be30:	b123      	cbz	r3, 800be3c <rcl_action_transition_goal_state+0x28>
 800be32:	f85d 4b04 	ldr.w	r4, [sp], #4
 800be36:	4718      	bx	r3
 800be38:	2000      	movs	r0, #0
 800be3a:	4770      	bx	lr
 800be3c:	2000      	movs	r0, #0
 800be3e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800be42:	4770      	bx	lr
 800be44:	0801583c 	.word	0x0801583c

0800be48 <rcl_action_get_zero_initialized_cancel_response>:
 800be48:	b510      	push	{r4, lr}
 800be4a:	4c07      	ldr	r4, [pc, #28]	@ (800be68 <rcl_action_get_zero_initialized_cancel_response+0x20>)
 800be4c:	4686      	mov	lr, r0
 800be4e:	4684      	mov	ip, r0
 800be50:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800be52:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800be56:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800be58:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800be5c:	6823      	ldr	r3, [r4, #0]
 800be5e:	f8cc 3000 	str.w	r3, [ip]
 800be62:	4670      	mov	r0, lr
 800be64:	bd10      	pop	{r4, pc}
 800be66:	bf00      	nop
 800be68:	080158c8 	.word	0x080158c8

0800be6c <rclc_action_send_result_request>:
 800be6c:	b1d0      	cbz	r0, 800bea4 <rclc_action_send_result_request+0x38>
 800be6e:	b500      	push	{lr}
 800be70:	4684      	mov	ip, r0
 800be72:	b087      	sub	sp, #28
 800be74:	f8d0 0009 	ldr.w	r0, [r0, #9]
 800be78:	f8dc 100d 	ldr.w	r1, [ip, #13]
 800be7c:	f8dc 2011 	ldr.w	r2, [ip, #17]
 800be80:	f8dc 3015 	ldr.w	r3, [ip, #21]
 800be84:	f10d 0e08 	add.w	lr, sp, #8
 800be88:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800be8c:	f8dc 0004 	ldr.w	r0, [ip, #4]
 800be90:	f10c 0240 	add.w	r2, ip, #64	@ 0x40
 800be94:	a902      	add	r1, sp, #8
 800be96:	3010      	adds	r0, #16
 800be98:	f7ff fbfa 	bl	800b690 <rcl_action_send_result_request>
 800be9c:	b920      	cbnz	r0, 800bea8 <rclc_action_send_result_request+0x3c>
 800be9e:	b007      	add	sp, #28
 800bea0:	f85d fb04 	ldr.w	pc, [sp], #4
 800bea4:	200b      	movs	r0, #11
 800bea6:	4770      	bx	lr
 800bea8:	9001      	str	r0, [sp, #4]
 800beaa:	f7fd fa4d 	bl	8009348 <rcutils_reset_error>
 800beae:	9801      	ldr	r0, [sp, #4]
 800beb0:	b007      	add	sp, #28
 800beb2:	f85d fb04 	ldr.w	pc, [sp], #4
 800beb6:	bf00      	nop

0800beb8 <rclc_action_take_goal_handle>:
 800beb8:	4603      	mov	r3, r0
 800beba:	b158      	cbz	r0, 800bed4 <rclc_action_take_goal_handle+0x1c>
 800bebc:	6880      	ldr	r0, [r0, #8]
 800bebe:	b148      	cbz	r0, 800bed4 <rclc_action_take_goal_handle+0x1c>
 800bec0:	6801      	ldr	r1, [r0, #0]
 800bec2:	6099      	str	r1, [r3, #8]
 800bec4:	2200      	movs	r2, #0
 800bec6:	7202      	strb	r2, [r0, #8]
 800bec8:	68d9      	ldr	r1, [r3, #12]
 800beca:	6001      	str	r1, [r0, #0]
 800becc:	6202      	str	r2, [r0, #32]
 800bece:	8482      	strh	r2, [r0, #36]	@ 0x24
 800bed0:	60d8      	str	r0, [r3, #12]
 800bed2:	4770      	bx	lr
 800bed4:	4770      	bx	lr
 800bed6:	bf00      	nop

0800bed8 <rclc_action_remove_used_goal_handle>:
 800bed8:	b180      	cbz	r0, 800befc <rclc_action_remove_used_goal_handle+0x24>
 800beda:	b179      	cbz	r1, 800befc <rclc_action_remove_used_goal_handle+0x24>
 800bedc:	68c3      	ldr	r3, [r0, #12]
 800bede:	4299      	cmp	r1, r3
 800bee0:	d00d      	beq.n	800befe <rclc_action_remove_used_goal_handle+0x26>
 800bee2:	b12b      	cbz	r3, 800bef0 <rclc_action_remove_used_goal_handle+0x18>
 800bee4:	681a      	ldr	r2, [r3, #0]
 800bee6:	4291      	cmp	r1, r2
 800bee8:	d003      	beq.n	800bef2 <rclc_action_remove_used_goal_handle+0x1a>
 800beea:	4613      	mov	r3, r2
 800beec:	2b00      	cmp	r3, #0
 800beee:	d1f9      	bne.n	800bee4 <rclc_action_remove_used_goal_handle+0xc>
 800bef0:	4770      	bx	lr
 800bef2:	680a      	ldr	r2, [r1, #0]
 800bef4:	601a      	str	r2, [r3, #0]
 800bef6:	6883      	ldr	r3, [r0, #8]
 800bef8:	600b      	str	r3, [r1, #0]
 800befa:	6081      	str	r1, [r0, #8]
 800befc:	4770      	bx	lr
 800befe:	680b      	ldr	r3, [r1, #0]
 800bf00:	60c3      	str	r3, [r0, #12]
 800bf02:	e7f8      	b.n	800bef6 <rclc_action_remove_used_goal_handle+0x1e>

0800bf04 <rclc_action_find_goal_handle_by_uuid>:
 800bf04:	b538      	push	{r3, r4, r5, lr}
 800bf06:	b180      	cbz	r0, 800bf2a <rclc_action_find_goal_handle_by_uuid+0x26>
 800bf08:	460d      	mov	r5, r1
 800bf0a:	b181      	cbz	r1, 800bf2e <rclc_action_find_goal_handle_by_uuid+0x2a>
 800bf0c:	68c4      	ldr	r4, [r0, #12]
 800bf0e:	b914      	cbnz	r4, 800bf16 <rclc_action_find_goal_handle_by_uuid+0x12>
 800bf10:	e009      	b.n	800bf26 <rclc_action_find_goal_handle_by_uuid+0x22>
 800bf12:	6824      	ldr	r4, [r4, #0]
 800bf14:	b13c      	cbz	r4, 800bf26 <rclc_action_find_goal_handle_by_uuid+0x22>
 800bf16:	2210      	movs	r2, #16
 800bf18:	4629      	mov	r1, r5
 800bf1a:	f104 0009 	add.w	r0, r4, #9
 800bf1e:	f007 ffd7 	bl	8013ed0 <memcmp>
 800bf22:	2800      	cmp	r0, #0
 800bf24:	d1f5      	bne.n	800bf12 <rclc_action_find_goal_handle_by_uuid+0xe>
 800bf26:	4620      	mov	r0, r4
 800bf28:	bd38      	pop	{r3, r4, r5, pc}
 800bf2a:	4604      	mov	r4, r0
 800bf2c:	e7fb      	b.n	800bf26 <rclc_action_find_goal_handle_by_uuid+0x22>
 800bf2e:	460c      	mov	r4, r1
 800bf30:	e7f9      	b.n	800bf26 <rclc_action_find_goal_handle_by_uuid+0x22>
 800bf32:	bf00      	nop

0800bf34 <rclc_action_find_first_handle_by_status>:
 800bf34:	b140      	cbz	r0, 800bf48 <rclc_action_find_first_handle_by_status+0x14>
 800bf36:	68c0      	ldr	r0, [r0, #12]
 800bf38:	b910      	cbnz	r0, 800bf40 <rclc_action_find_first_handle_by_status+0xc>
 800bf3a:	e005      	b.n	800bf48 <rclc_action_find_first_handle_by_status+0x14>
 800bf3c:	6800      	ldr	r0, [r0, #0]
 800bf3e:	b118      	cbz	r0, 800bf48 <rclc_action_find_first_handle_by_status+0x14>
 800bf40:	f990 3008 	ldrsb.w	r3, [r0, #8]
 800bf44:	428b      	cmp	r3, r1
 800bf46:	d1f9      	bne.n	800bf3c <rclc_action_find_first_handle_by_status+0x8>
 800bf48:	4770      	bx	lr
 800bf4a:	bf00      	nop

0800bf4c <rclc_action_find_first_terminated_handle>:
 800bf4c:	b140      	cbz	r0, 800bf60 <rclc_action_find_first_terminated_handle+0x14>
 800bf4e:	68c0      	ldr	r0, [r0, #12]
 800bf50:	b910      	cbnz	r0, 800bf58 <rclc_action_find_first_terminated_handle+0xc>
 800bf52:	e005      	b.n	800bf60 <rclc_action_find_first_terminated_handle+0x14>
 800bf54:	6800      	ldr	r0, [r0, #0]
 800bf56:	b118      	cbz	r0, 800bf60 <rclc_action_find_first_terminated_handle+0x14>
 800bf58:	f990 3008 	ldrsb.w	r3, [r0, #8]
 800bf5c:	2b03      	cmp	r3, #3
 800bf5e:	ddf9      	ble.n	800bf54 <rclc_action_find_first_terminated_handle+0x8>
 800bf60:	4770      	bx	lr
 800bf62:	bf00      	nop

0800bf64 <rclc_action_find_handle_by_goal_request_sequence_number>:
 800bf64:	b170      	cbz	r0, 800bf84 <rclc_action_find_handle_by_goal_request_sequence_number+0x20>
 800bf66:	68c0      	ldr	r0, [r0, #12]
 800bf68:	b160      	cbz	r0, 800bf84 <rclc_action_find_handle_by_goal_request_sequence_number+0x20>
 800bf6a:	b410      	push	{r4}
 800bf6c:	e001      	b.n	800bf72 <rclc_action_find_handle_by_goal_request_sequence_number+0xe>
 800bf6e:	6800      	ldr	r0, [r0, #0]
 800bf70:	b128      	cbz	r0, 800bf7e <rclc_action_find_handle_by_goal_request_sequence_number+0x1a>
 800bf72:	e9d0 410a 	ldrd	r4, r1, [r0, #40]	@ 0x28
 800bf76:	4299      	cmp	r1, r3
 800bf78:	bf08      	it	eq
 800bf7a:	4294      	cmpeq	r4, r2
 800bf7c:	d1f7      	bne.n	800bf6e <rclc_action_find_handle_by_goal_request_sequence_number+0xa>
 800bf7e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bf82:	4770      	bx	lr
 800bf84:	4770      	bx	lr
 800bf86:	bf00      	nop

0800bf88 <rclc_action_find_handle_by_result_request_sequence_number>:
 800bf88:	b170      	cbz	r0, 800bfa8 <rclc_action_find_handle_by_result_request_sequence_number+0x20>
 800bf8a:	68c0      	ldr	r0, [r0, #12]
 800bf8c:	b160      	cbz	r0, 800bfa8 <rclc_action_find_handle_by_result_request_sequence_number+0x20>
 800bf8e:	b410      	push	{r4}
 800bf90:	e001      	b.n	800bf96 <rclc_action_find_handle_by_result_request_sequence_number+0xe>
 800bf92:	6800      	ldr	r0, [r0, #0]
 800bf94:	b128      	cbz	r0, 800bfa2 <rclc_action_find_handle_by_result_request_sequence_number+0x1a>
 800bf96:	e9d0 4110 	ldrd	r4, r1, [r0, #64]	@ 0x40
 800bf9a:	4299      	cmp	r1, r3
 800bf9c:	bf08      	it	eq
 800bf9e:	4294      	cmpeq	r4, r2
 800bfa0:	d1f7      	bne.n	800bf92 <rclc_action_find_handle_by_result_request_sequence_number+0xa>
 800bfa2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bfa6:	4770      	bx	lr
 800bfa8:	4770      	bx	lr
 800bfaa:	bf00      	nop

0800bfac <rclc_action_find_handle_by_cancel_request_sequence_number>:
 800bfac:	b170      	cbz	r0, 800bfcc <rclc_action_find_handle_by_cancel_request_sequence_number+0x20>
 800bfae:	68c0      	ldr	r0, [r0, #12]
 800bfb0:	b160      	cbz	r0, 800bfcc <rclc_action_find_handle_by_cancel_request_sequence_number+0x20>
 800bfb2:	b410      	push	{r4}
 800bfb4:	e001      	b.n	800bfba <rclc_action_find_handle_by_cancel_request_sequence_number+0xe>
 800bfb6:	6800      	ldr	r0, [r0, #0]
 800bfb8:	b128      	cbz	r0, 800bfc6 <rclc_action_find_handle_by_cancel_request_sequence_number+0x1a>
 800bfba:	e9d0 4116 	ldrd	r4, r1, [r0, #88]	@ 0x58
 800bfbe:	4299      	cmp	r1, r3
 800bfc0:	bf08      	it	eq
 800bfc2:	4294      	cmpeq	r4, r2
 800bfc4:	d1f7      	bne.n	800bfb6 <rclc_action_find_handle_by_cancel_request_sequence_number+0xa>
 800bfc6:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bfca:	4770      	bx	lr
 800bfcc:	4770      	bx	lr
 800bfce:	bf00      	nop

0800bfd0 <rclc_action_find_first_handle_with_goal_response>:
 800bfd0:	b140      	cbz	r0, 800bfe4 <rclc_action_find_first_handle_with_goal_response+0x14>
 800bfd2:	68c0      	ldr	r0, [r0, #12]
 800bfd4:	b910      	cbnz	r0, 800bfdc <rclc_action_find_first_handle_with_goal_response+0xc>
 800bfd6:	e005      	b.n	800bfe4 <rclc_action_find_first_handle_with_goal_response+0x14>
 800bfd8:	6800      	ldr	r0, [r0, #0]
 800bfda:	b118      	cbz	r0, 800bfe4 <rclc_action_find_first_handle_with_goal_response+0x14>
 800bfdc:	f890 3020 	ldrb.w	r3, [r0, #32]
 800bfe0:	2b00      	cmp	r3, #0
 800bfe2:	d0f9      	beq.n	800bfd8 <rclc_action_find_first_handle_with_goal_response+0x8>
 800bfe4:	4770      	bx	lr
 800bfe6:	bf00      	nop

0800bfe8 <rclc_action_find_first_handle_with_result_response>:
 800bfe8:	b140      	cbz	r0, 800bffc <rclc_action_find_first_handle_with_result_response+0x14>
 800bfea:	68c0      	ldr	r0, [r0, #12]
 800bfec:	b910      	cbnz	r0, 800bff4 <rclc_action_find_first_handle_with_result_response+0xc>
 800bfee:	e005      	b.n	800bffc <rclc_action_find_first_handle_with_result_response+0x14>
 800bff0:	6800      	ldr	r0, [r0, #0]
 800bff2:	b118      	cbz	r0, 800bffc <rclc_action_find_first_handle_with_result_response+0x14>
 800bff4:	f890 3023 	ldrb.w	r3, [r0, #35]	@ 0x23
 800bff8:	2b00      	cmp	r3, #0
 800bffa:	d0f9      	beq.n	800bff0 <rclc_action_find_first_handle_with_result_response+0x8>
 800bffc:	4770      	bx	lr
 800bffe:	bf00      	nop

0800c000 <rclc_action_server_response_goal_request>:
 800c000:	b198      	cbz	r0, 800c02a <rclc_action_server_response_goal_request+0x2a>
 800c002:	b510      	push	{r4, lr}
 800c004:	6844      	ldr	r4, [r0, #4]
 800c006:	b086      	sub	sp, #24
 800c008:	2200      	movs	r2, #0
 800c00a:	e9cd 2203 	strd	r2, r2, [sp, #12]
 800c00e:	460b      	mov	r3, r1
 800c010:	9205      	str	r2, [sp, #20]
 800c012:	f100 0128 	add.w	r1, r0, #40	@ 0x28
 800c016:	aa03      	add	r2, sp, #12
 800c018:	f104 0010 	add.w	r0, r4, #16
 800c01c:	f88d 300c 	strb.w	r3, [sp, #12]
 800c020:	f7ff fd52 	bl	800bac8 <rcl_action_send_goal_response>
 800c024:	b918      	cbnz	r0, 800c02e <rclc_action_server_response_goal_request+0x2e>
 800c026:	b006      	add	sp, #24
 800c028:	bd10      	pop	{r4, pc}
 800c02a:	200b      	movs	r0, #11
 800c02c:	4770      	bx	lr
 800c02e:	9001      	str	r0, [sp, #4]
 800c030:	f7fd f98a 	bl	8009348 <rcutils_reset_error>
 800c034:	9801      	ldr	r0, [sp, #4]
 800c036:	b006      	add	sp, #24
 800c038:	bd10      	pop	{r4, pc}
 800c03a:	bf00      	nop
 800c03c:	0000      	movs	r0, r0
	...

0800c040 <rclc_action_server_goal_cancel_accept>:
 800c040:	b310      	cbz	r0, 800c088 <rclc_action_server_goal_cancel_accept+0x48>
 800c042:	b510      	push	{r4, lr}
 800c044:	b090      	sub	sp, #64	@ 0x40
 800c046:	4604      	mov	r4, r0
 800c048:	a806      	add	r0, sp, #24
 800c04a:	f7ff fefd 	bl	800be48 <rcl_action_get_zero_initialized_cancel_response>
 800c04e:	2300      	movs	r3, #0
 800c050:	f8d4 0009 	ldr.w	r0, [r4, #9]
 800c054:	f8d4 100d 	ldr.w	r1, [r4, #13]
 800c058:	f8d4 2011 	ldr.w	r2, [r4, #17]
 800c05c:	f88d 3018 	strb.w	r3, [sp, #24]
 800c060:	f8d4 3015 	ldr.w	r3, [r4, #21]
 800c064:	f8cd d01c 	str.w	sp, [sp, #28]
 800c068:	46ec      	mov	ip, sp
 800c06a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800c06e:	ed9f 7b08 	vldr	d7, [pc, #32]	@ 800c090 <rclc_action_server_goal_cancel_accept+0x50>
 800c072:	6860      	ldr	r0, [r4, #4]
 800c074:	aa06      	add	r2, sp, #24
 800c076:	f104 0158 	add.w	r1, r4, #88	@ 0x58
 800c07a:	3010      	adds	r0, #16
 800c07c:	ed8d 7b08 	vstr	d7, [sp, #32]
 800c080:	f7ff fdd2 	bl	800bc28 <rcl_action_send_cancel_response>
 800c084:	b010      	add	sp, #64	@ 0x40
 800c086:	bd10      	pop	{r4, pc}
 800c088:	200b      	movs	r0, #11
 800c08a:	4770      	bx	lr
 800c08c:	f3af 8000 	nop.w
 800c090:	00000001 	.word	0x00000001
 800c094:	00000001 	.word	0x00000001

0800c098 <rclc_action_server_goal_cancel_reject>:
 800c098:	b082      	sub	sp, #8
 800c09a:	b530      	push	{r4, r5, lr}
 800c09c:	b08b      	sub	sp, #44	@ 0x2c
 800c09e:	ac0e      	add	r4, sp, #56	@ 0x38
 800c0a0:	e884 000c 	stmia.w	r4, {r2, r3}
 800c0a4:	b188      	cbz	r0, 800c0ca <rclc_action_server_goal_cancel_reject+0x32>
 800c0a6:	4604      	mov	r4, r0
 800c0a8:	a801      	add	r0, sp, #4
 800c0aa:	460d      	mov	r5, r1
 800c0ac:	f7ff fecc 	bl	800be48 <rcl_action_get_zero_initialized_cancel_response>
 800c0b0:	aa01      	add	r2, sp, #4
 800c0b2:	a90e      	add	r1, sp, #56	@ 0x38
 800c0b4:	f104 0010 	add.w	r0, r4, #16
 800c0b8:	f88d 5004 	strb.w	r5, [sp, #4]
 800c0bc:	f7ff fdb4 	bl	800bc28 <rcl_action_send_cancel_response>
 800c0c0:	b00b      	add	sp, #44	@ 0x2c
 800c0c2:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c0c6:	b002      	add	sp, #8
 800c0c8:	4770      	bx	lr
 800c0ca:	200b      	movs	r0, #11
 800c0cc:	b00b      	add	sp, #44	@ 0x2c
 800c0ce:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c0d2:	b002      	add	sp, #8
 800c0d4:	4770      	bx	lr
 800c0d6:	bf00      	nop

0800c0d8 <__atomic_load_8>:
 800c0d8:	ea80 4110 	eor.w	r1, r0, r0, lsr #16
 800c0dc:	f081 013d 	eor.w	r1, r1, #61	@ 0x3d
 800c0e0:	4a15      	ldr	r2, [pc, #84]	@ (800c138 <__atomic_load_8+0x60>)
 800c0e2:	4b16      	ldr	r3, [pc, #88]	@ (800c13c <__atomic_load_8+0x64>)
 800c0e4:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 800c0e8:	ea81 1111 	eor.w	r1, r1, r1, lsr #4
 800c0ec:	fb02 f101 	mul.w	r1, r2, r1
 800c0f0:	ea81 31d1 	eor.w	r1, r1, r1, lsr #15
 800c0f4:	fba3 2301 	umull	r2, r3, r3, r1
 800c0f8:	091b      	lsrs	r3, r3, #4
 800c0fa:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 800c0fe:	ebc3 03c2 	rsb	r3, r3, r2, lsl #3
 800c102:	b4f0      	push	{r4, r5, r6, r7}
 800c104:	4d0e      	ldr	r5, [pc, #56]	@ (800c140 <__atomic_load_8+0x68>)
 800c106:	1ac9      	subs	r1, r1, r3
 800c108:	194a      	adds	r2, r1, r5
 800c10a:	f04f 0c01 	mov.w	ip, #1
 800c10e:	e8d2 3f4f 	ldrexb	r3, [r2]
 800c112:	e8c2 cf44 	strexb	r4, ip, [r2]
 800c116:	2c00      	cmp	r4, #0
 800c118:	d1f9      	bne.n	800c10e <__atomic_load_8+0x36>
 800c11a:	f3bf 8f5b 	dmb	ish
 800c11e:	b2dc      	uxtb	r4, r3
 800c120:	2c00      	cmp	r4, #0
 800c122:	d1f4      	bne.n	800c10e <__atomic_load_8+0x36>
 800c124:	e9d0 6700 	ldrd	r6, r7, [r0]
 800c128:	f3bf 8f5b 	dmb	ish
 800c12c:	546b      	strb	r3, [r5, r1]
 800c12e:	4630      	mov	r0, r6
 800c130:	4639      	mov	r1, r7
 800c132:	bcf0      	pop	{r4, r5, r6, r7}
 800c134:	4770      	bx	lr
 800c136:	bf00      	nop
 800c138:	27d4eb2d 	.word	0x27d4eb2d
 800c13c:	b21642c9 	.word	0xb21642c9
 800c140:	200095bc 	.word	0x200095bc

0800c144 <__atomic_store_8>:
 800c144:	ea80 4110 	eor.w	r1, r0, r0, lsr #16
 800c148:	f081 013d 	eor.w	r1, r1, #61	@ 0x3d
 800c14c:	b570      	push	{r4, r5, r6, lr}
 800c14e:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 800c152:	4c14      	ldr	r4, [pc, #80]	@ (800c1a4 <__atomic_store_8+0x60>)
 800c154:	4e14      	ldr	r6, [pc, #80]	@ (800c1a8 <__atomic_store_8+0x64>)
 800c156:	ea81 1111 	eor.w	r1, r1, r1, lsr #4
 800c15a:	fb04 f101 	mul.w	r1, r4, r1
 800c15e:	4c13      	ldr	r4, [pc, #76]	@ (800c1ac <__atomic_store_8+0x68>)
 800c160:	ea81 31d1 	eor.w	r1, r1, r1, lsr #15
 800c164:	fba4 5401 	umull	r5, r4, r4, r1
 800c168:	0924      	lsrs	r4, r4, #4
 800c16a:	eb04 0544 	add.w	r5, r4, r4, lsl #1
 800c16e:	ebc4 04c5 	rsb	r4, r4, r5, lsl #3
 800c172:	eba1 0e04 	sub.w	lr, r1, r4
 800c176:	f04f 0501 	mov.w	r5, #1
 800c17a:	eb0e 0c06 	add.w	ip, lr, r6
 800c17e:	e8dc 1f4f 	ldrexb	r1, [ip]
 800c182:	e8cc 5f44 	strexb	r4, r5, [ip]
 800c186:	2c00      	cmp	r4, #0
 800c188:	d1f9      	bne.n	800c17e <__atomic_store_8+0x3a>
 800c18a:	f3bf 8f5b 	dmb	ish
 800c18e:	b2cc      	uxtb	r4, r1
 800c190:	2c00      	cmp	r4, #0
 800c192:	d1f4      	bne.n	800c17e <__atomic_store_8+0x3a>
 800c194:	e9c0 2300 	strd	r2, r3, [r0]
 800c198:	f3bf 8f5b 	dmb	ish
 800c19c:	f806 100e 	strb.w	r1, [r6, lr]
 800c1a0:	bd70      	pop	{r4, r5, r6, pc}
 800c1a2:	bf00      	nop
 800c1a4:	27d4eb2d 	.word	0x27d4eb2d
 800c1a8:	200095bc 	.word	0x200095bc
 800c1ac:	b21642c9 	.word	0xb21642c9

0800c1b0 <__atomic_exchange_8>:
 800c1b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c1b2:	ea80 4e10 	eor.w	lr, r0, r0, lsr #16
 800c1b6:	f08e 0e3d 	eor.w	lr, lr, #61	@ 0x3d
 800c1ba:	4917      	ldr	r1, [pc, #92]	@ (800c218 <__atomic_exchange_8+0x68>)
 800c1bc:	4f17      	ldr	r7, [pc, #92]	@ (800c21c <__atomic_exchange_8+0x6c>)
 800c1be:	eb0e 0ece 	add.w	lr, lr, lr, lsl #3
 800c1c2:	ea8e 1e1e 	eor.w	lr, lr, lr, lsr #4
 800c1c6:	fb01 fe0e 	mul.w	lr, r1, lr
 800c1ca:	4915      	ldr	r1, [pc, #84]	@ (800c220 <__atomic_exchange_8+0x70>)
 800c1cc:	ea8e 3ede 	eor.w	lr, lr, lr, lsr #15
 800c1d0:	4606      	mov	r6, r0
 800c1d2:	fba1 010e 	umull	r0, r1, r1, lr
 800c1d6:	0909      	lsrs	r1, r1, #4
 800c1d8:	eb01 0041 	add.w	r0, r1, r1, lsl #1
 800c1dc:	ebc1 01c0 	rsb	r1, r1, r0, lsl #3
 800c1e0:	ebae 0e01 	sub.w	lr, lr, r1
 800c1e4:	f04f 0501 	mov.w	r5, #1
 800c1e8:	eb0e 0107 	add.w	r1, lr, r7
 800c1ec:	e8d1 cf4f 	ldrexb	ip, [r1]
 800c1f0:	e8c1 5f40 	strexb	r0, r5, [r1]
 800c1f4:	2800      	cmp	r0, #0
 800c1f6:	d1f9      	bne.n	800c1ec <__atomic_exchange_8+0x3c>
 800c1f8:	f3bf 8f5b 	dmb	ish
 800c1fc:	fa5f f48c 	uxtb.w	r4, ip
 800c200:	2c00      	cmp	r4, #0
 800c202:	d1f3      	bne.n	800c1ec <__atomic_exchange_8+0x3c>
 800c204:	e9d6 0100 	ldrd	r0, r1, [r6]
 800c208:	e9c6 2300 	strd	r2, r3, [r6]
 800c20c:	f3bf 8f5b 	dmb	ish
 800c210:	f807 c00e 	strb.w	ip, [r7, lr]
 800c214:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c216:	bf00      	nop
 800c218:	27d4eb2d 	.word	0x27d4eb2d
 800c21c:	200095bc 	.word	0x200095bc
 800c220:	b21642c9 	.word	0xb21642c9

0800c224 <rcutils_get_env>:
 800c224:	b150      	cbz	r0, 800c23c <rcutils_get_env+0x18>
 800c226:	b510      	push	{r4, lr}
 800c228:	460c      	mov	r4, r1
 800c22a:	b909      	cbnz	r1, 800c230 <rcutils_get_env+0xc>
 800c22c:	4806      	ldr	r0, [pc, #24]	@ (800c248 <rcutils_get_env+0x24>)
 800c22e:	bd10      	pop	{r4, pc}
 800c230:	f007 faa4 	bl	801377c <getenv>
 800c234:	b120      	cbz	r0, 800c240 <rcutils_get_env+0x1c>
 800c236:	6020      	str	r0, [r4, #0]
 800c238:	2000      	movs	r0, #0
 800c23a:	bd10      	pop	{r4, pc}
 800c23c:	4803      	ldr	r0, [pc, #12]	@ (800c24c <rcutils_get_env+0x28>)
 800c23e:	4770      	bx	lr
 800c240:	4b03      	ldr	r3, [pc, #12]	@ (800c250 <rcutils_get_env+0x2c>)
 800c242:	6023      	str	r3, [r4, #0]
 800c244:	e7f8      	b.n	800c238 <rcutils_get_env+0x14>
 800c246:	bf00      	nop
 800c248:	08015118 	.word	0x08015118
 800c24c:	080150fc 	.word	0x080150fc
 800c250:	0801523c 	.word	0x0801523c

0800c254 <rcutils_format_string_limit>:
 800c254:	b40f      	push	{r0, r1, r2, r3}
 800c256:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c258:	b083      	sub	sp, #12
 800c25a:	ac08      	add	r4, sp, #32
 800c25c:	9e0e      	ldr	r6, [sp, #56]	@ 0x38
 800c25e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800c262:	b376      	cbz	r6, 800c2c2 <rcutils_format_string_limit+0x6e>
 800c264:	4620      	mov	r0, r4
 800c266:	f7fd f845 	bl	80092f4 <rcutils_allocator_is_valid>
 800c26a:	b350      	cbz	r0, 800c2c2 <rcutils_format_string_limit+0x6e>
 800c26c:	2100      	movs	r1, #0
 800c26e:	ab0f      	add	r3, sp, #60	@ 0x3c
 800c270:	4632      	mov	r2, r6
 800c272:	4608      	mov	r0, r1
 800c274:	e9cd 3300 	strd	r3, r3, [sp]
 800c278:	f000 f8f8 	bl	800c46c <rcutils_vsnprintf>
 800c27c:	1c43      	adds	r3, r0, #1
 800c27e:	4605      	mov	r5, r0
 800c280:	d01f      	beq.n	800c2c2 <rcutils_format_string_limit+0x6e>
 800c282:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c284:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800c286:	1c47      	adds	r7, r0, #1
 800c288:	429f      	cmp	r7, r3
 800c28a:	bf84      	itt	hi
 800c28c:	461f      	movhi	r7, r3
 800c28e:	f103 35ff 	addhi.w	r5, r3, #4294967295	@ 0xffffffff
 800c292:	4638      	mov	r0, r7
 800c294:	9b08      	ldr	r3, [sp, #32]
 800c296:	4798      	blx	r3
 800c298:	4604      	mov	r4, r0
 800c29a:	b190      	cbz	r0, 800c2c2 <rcutils_format_string_limit+0x6e>
 800c29c:	9b01      	ldr	r3, [sp, #4]
 800c29e:	4632      	mov	r2, r6
 800c2a0:	4639      	mov	r1, r7
 800c2a2:	f000 f8e3 	bl	800c46c <rcutils_vsnprintf>
 800c2a6:	2800      	cmp	r0, #0
 800c2a8:	db07      	blt.n	800c2ba <rcutils_format_string_limit+0x66>
 800c2aa:	2300      	movs	r3, #0
 800c2ac:	5563      	strb	r3, [r4, r5]
 800c2ae:	4620      	mov	r0, r4
 800c2b0:	b003      	add	sp, #12
 800c2b2:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800c2b6:	b004      	add	sp, #16
 800c2b8:	4770      	bx	lr
 800c2ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c2bc:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800c2be:	4620      	mov	r0, r4
 800c2c0:	4798      	blx	r3
 800c2c2:	2400      	movs	r4, #0
 800c2c4:	e7f3      	b.n	800c2ae <rcutils_format_string_limit+0x5a>
 800c2c6:	bf00      	nop

0800c2c8 <rcutils_repl_str>:
 800c2c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c2cc:	4699      	mov	r9, r3
 800c2ce:	b089      	sub	sp, #36	@ 0x24
 800c2d0:	4603      	mov	r3, r0
 800c2d2:	4648      	mov	r0, r9
 800c2d4:	e9cd 1202 	strd	r1, r2, [sp, #8]
 800c2d8:	4698      	mov	r8, r3
 800c2da:	9300      	str	r3, [sp, #0]
 800c2dc:	460c      	mov	r4, r1
 800c2de:	f7fd f809 	bl	80092f4 <rcutils_allocator_is_valid>
 800c2e2:	2800      	cmp	r0, #0
 800c2e4:	f000 80a3 	beq.w	800c42e <rcutils_repl_str+0x166>
 800c2e8:	4620      	mov	r0, r4
 800c2ea:	f7f3 ffd9 	bl	80002a0 <strlen>
 800c2ee:	f04f 0a00 	mov.w	sl, #0
 800c2f2:	f8d9 b010 	ldr.w	fp, [r9, #16]
 800c2f6:	9001      	str	r0, [sp, #4]
 800c2f8:	4657      	mov	r7, sl
 800c2fa:	4655      	mov	r5, sl
 800c2fc:	2610      	movs	r6, #16
 800c2fe:	e01e      	b.n	800c33e <rcutils_repl_str+0x76>
 800c300:	3501      	adds	r5, #1
 800c302:	45aa      	cmp	sl, r5
 800c304:	d212      	bcs.n	800c32c <rcutils_repl_str+0x64>
 800c306:	44b2      	add	sl, r6
 800c308:	f8d9 3008 	ldr.w	r3, [r9, #8]
 800c30c:	ea4f 018a 	mov.w	r1, sl, lsl #2
 800c310:	4798      	blx	r3
 800c312:	2800      	cmp	r0, #0
 800c314:	f000 8088 	beq.w	800c428 <rcutils_repl_str+0x160>
 800c318:	eb06 0646 	add.w	r6, r6, r6, lsl #1
 800c31c:	f5b6 1f80 	cmp.w	r6, #1048576	@ 0x100000
 800c320:	f8d9 b010 	ldr.w	fp, [r9, #16]
 800c324:	4607      	mov	r7, r0
 800c326:	bf28      	it	cs
 800c328:	f44f 1680 	movcs.w	r6, #1048576	@ 0x100000
 800c32c:	9a00      	ldr	r2, [sp, #0]
 800c32e:	eb07 0385 	add.w	r3, r7, r5, lsl #2
 800c332:	1aa2      	subs	r2, r4, r2
 800c334:	f843 2c04 	str.w	r2, [r3, #-4]
 800c338:	9b01      	ldr	r3, [sp, #4]
 800c33a:	eb04 0803 	add.w	r8, r4, r3
 800c33e:	9902      	ldr	r1, [sp, #8]
 800c340:	4640      	mov	r0, r8
 800c342:	f007 fe29 	bl	8013f98 <strstr>
 800c346:	4604      	mov	r4, r0
 800c348:	465a      	mov	r2, fp
 800c34a:	4638      	mov	r0, r7
 800c34c:	2c00      	cmp	r4, #0
 800c34e:	d1d7      	bne.n	800c300 <rcutils_repl_str+0x38>
 800c350:	4640      	mov	r0, r8
 800c352:	f7f3 ffa5 	bl	80002a0 <strlen>
 800c356:	9b00      	ldr	r3, [sp, #0]
 800c358:	eba8 0803 	sub.w	r8, r8, r3
 800c35c:	eb08 0300 	add.w	r3, r8, r0
 800c360:	9304      	str	r3, [sp, #16]
 800c362:	f8d9 8000 	ldr.w	r8, [r9]
 800c366:	2d00      	cmp	r5, #0
 800c368:	d03f      	beq.n	800c3ea <rcutils_repl_str+0x122>
 800c36a:	9803      	ldr	r0, [sp, #12]
 800c36c:	f7f3 ff98 	bl	80002a0 <strlen>
 800c370:	4606      	mov	r6, r0
 800c372:	9801      	ldr	r0, [sp, #4]
 800c374:	9a04      	ldr	r2, [sp, #16]
 800c376:	1a33      	subs	r3, r6, r0
 800c378:	fb05 2a03 	mla	sl, r5, r3, r2
 800c37c:	4659      	mov	r1, fp
 800c37e:	f10a 0001 	add.w	r0, sl, #1
 800c382:	47c0      	blx	r8
 800c384:	4683      	mov	fp, r0
 800c386:	2800      	cmp	r0, #0
 800c388:	d04e      	beq.n	800c428 <rcutils_repl_str+0x160>
 800c38a:	683a      	ldr	r2, [r7, #0]
 800c38c:	9900      	ldr	r1, [sp, #0]
 800c38e:	f007 fea4 	bl	80140da <memcpy>
 800c392:	683b      	ldr	r3, [r7, #0]
 800c394:	9706      	str	r7, [sp, #24]
 800c396:	1e6a      	subs	r2, r5, #1
 800c398:	445b      	add	r3, fp
 800c39a:	46a8      	mov	r8, r5
 800c39c:	9202      	str	r2, [sp, #8]
 800c39e:	4625      	mov	r5, r4
 800c3a0:	f8cd 901c 	str.w	r9, [sp, #28]
 800c3a4:	461c      	mov	r4, r3
 800c3a6:	9903      	ldr	r1, [sp, #12]
 800c3a8:	4632      	mov	r2, r6
 800c3aa:	4620      	mov	r0, r4
 800c3ac:	f007 fe95 	bl	80140da <memcpy>
 800c3b0:	9b01      	ldr	r3, [sp, #4]
 800c3b2:	f857 2b04 	ldr.w	r2, [r7], #4
 800c3b6:	eb02 0c03 	add.w	ip, r2, r3
 800c3ba:	9b00      	ldr	r3, [sp, #0]
 800c3bc:	eb03 010c 	add.w	r1, r3, ip
 800c3c0:	9b02      	ldr	r3, [sp, #8]
 800c3c2:	4434      	add	r4, r6
 800c3c4:	429d      	cmp	r5, r3
 800c3c6:	4620      	mov	r0, r4
 800c3c8:	d022      	beq.n	800c410 <rcutils_repl_str+0x148>
 800c3ca:	683a      	ldr	r2, [r7, #0]
 800c3cc:	eba2 090c 	sub.w	r9, r2, ip
 800c3d0:	464a      	mov	r2, r9
 800c3d2:	3501      	adds	r5, #1
 800c3d4:	f007 fe81 	bl	80140da <memcpy>
 800c3d8:	45a8      	cmp	r8, r5
 800c3da:	444c      	add	r4, r9
 800c3dc:	d1e3      	bne.n	800c3a6 <rcutils_repl_str+0xde>
 800c3de:	2300      	movs	r3, #0
 800c3e0:	e9dd 7906 	ldrd	r7, r9, [sp, #24]
 800c3e4:	f80b 300a 	strb.w	r3, [fp, sl]
 800c3e8:	e008      	b.n	800c3fc <rcutils_repl_str+0x134>
 800c3ea:	4618      	mov	r0, r3
 800c3ec:	4659      	mov	r1, fp
 800c3ee:	3001      	adds	r0, #1
 800c3f0:	47c0      	blx	r8
 800c3f2:	4683      	mov	fp, r0
 800c3f4:	b110      	cbz	r0, 800c3fc <rcutils_repl_str+0x134>
 800c3f6:	9900      	ldr	r1, [sp, #0]
 800c3f8:	f007 fe67 	bl	80140ca <strcpy>
 800c3fc:	4638      	mov	r0, r7
 800c3fe:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800c402:	f8d9 1010 	ldr.w	r1, [r9, #16]
 800c406:	4798      	blx	r3
 800c408:	4658      	mov	r0, fp
 800c40a:	b009      	add	sp, #36	@ 0x24
 800c40c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c410:	9b04      	ldr	r3, [sp, #16]
 800c412:	eba3 020c 	sub.w	r2, r3, ip
 800c416:	9205      	str	r2, [sp, #20]
 800c418:	3501      	adds	r5, #1
 800c41a:	f007 fe5e 	bl	80140da <memcpy>
 800c41e:	9a05      	ldr	r2, [sp, #20]
 800c420:	45a8      	cmp	r8, r5
 800c422:	4414      	add	r4, r2
 800c424:	d1bf      	bne.n	800c3a6 <rcutils_repl_str+0xde>
 800c426:	e7da      	b.n	800c3de <rcutils_repl_str+0x116>
 800c428:	f04f 0b00 	mov.w	fp, #0
 800c42c:	e7e6      	b.n	800c3fc <rcutils_repl_str+0x134>
 800c42e:	4683      	mov	fp, r0
 800c430:	4658      	mov	r0, fp
 800c432:	b009      	add	sp, #36	@ 0x24
 800c434:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c438 <rcutils_snprintf>:
 800c438:	b40c      	push	{r2, r3}
 800c43a:	b530      	push	{r4, r5, lr}
 800c43c:	b083      	sub	sp, #12
 800c43e:	ab06      	add	r3, sp, #24
 800c440:	f853 2b04 	ldr.w	r2, [r3], #4
 800c444:	9301      	str	r3, [sp, #4]
 800c446:	b152      	cbz	r2, 800c45e <rcutils_snprintf+0x26>
 800c448:	b138      	cbz	r0, 800c45a <rcutils_snprintf+0x22>
 800c44a:	b141      	cbz	r1, 800c45e <rcutils_snprintf+0x26>
 800c44c:	f007 fd32 	bl	8013eb4 <vsniprintf>
 800c450:	b003      	add	sp, #12
 800c452:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c456:	b002      	add	sp, #8
 800c458:	4770      	bx	lr
 800c45a:	2900      	cmp	r1, #0
 800c45c:	d0f6      	beq.n	800c44c <rcutils_snprintf+0x14>
 800c45e:	f007 fe07 	bl	8014070 <__errno>
 800c462:	2316      	movs	r3, #22
 800c464:	6003      	str	r3, [r0, #0]
 800c466:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c46a:	e7f1      	b.n	800c450 <rcutils_snprintf+0x18>

0800c46c <rcutils_vsnprintf>:
 800c46c:	b570      	push	{r4, r5, r6, lr}
 800c46e:	b13a      	cbz	r2, 800c480 <rcutils_vsnprintf+0x14>
 800c470:	b120      	cbz	r0, 800c47c <rcutils_vsnprintf+0x10>
 800c472:	b129      	cbz	r1, 800c480 <rcutils_vsnprintf+0x14>
 800c474:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800c478:	f007 bd1c 	b.w	8013eb4 <vsniprintf>
 800c47c:	2900      	cmp	r1, #0
 800c47e:	d0f9      	beq.n	800c474 <rcutils_vsnprintf+0x8>
 800c480:	f007 fdf6 	bl	8014070 <__errno>
 800c484:	2316      	movs	r3, #22
 800c486:	6003      	str	r3, [r0, #0]
 800c488:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c48c:	bd70      	pop	{r4, r5, r6, pc}
 800c48e:	bf00      	nop

0800c490 <rcutils_strdup>:
 800c490:	b084      	sub	sp, #16
 800c492:	b570      	push	{r4, r5, r6, lr}
 800c494:	b086      	sub	sp, #24
 800c496:	f10d 0c2c 	add.w	ip, sp, #44	@ 0x2c
 800c49a:	e88c 000e 	stmia.w	ip, {r1, r2, r3}
 800c49e:	4604      	mov	r4, r0
 800c4a0:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800c4a4:	f10d 0e04 	add.w	lr, sp, #4
 800c4a8:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800c4ac:	f8dc 3000 	ldr.w	r3, [ip]
 800c4b0:	f8ce 3000 	str.w	r3, [lr]
 800c4b4:	b304      	cbz	r4, 800c4f8 <rcutils_strdup+0x68>
 800c4b6:	a801      	add	r0, sp, #4
 800c4b8:	f7fc ff1c 	bl	80092f4 <rcutils_allocator_is_valid>
 800c4bc:	b1e0      	cbz	r0, 800c4f8 <rcutils_strdup+0x68>
 800c4be:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800c4c2:	2100      	movs	r1, #0
 800c4c4:	4620      	mov	r0, r4
 800c4c6:	f7f3 fe9b 	bl	8000200 <memchr>
 800c4ca:	b190      	cbz	r0, 800c4f2 <rcutils_strdup+0x62>
 800c4cc:	1b06      	subs	r6, r0, r4
 800c4ce:	1c70      	adds	r0, r6, #1
 800c4d0:	9b01      	ldr	r3, [sp, #4]
 800c4d2:	9905      	ldr	r1, [sp, #20]
 800c4d4:	4798      	blx	r3
 800c4d6:	4605      	mov	r5, r0
 800c4d8:	b128      	cbz	r0, 800c4e6 <rcutils_strdup+0x56>
 800c4da:	4632      	mov	r2, r6
 800c4dc:	4621      	mov	r1, r4
 800c4de:	f007 fdfc 	bl	80140da <memcpy>
 800c4e2:	2300      	movs	r3, #0
 800c4e4:	55ab      	strb	r3, [r5, r6]
 800c4e6:	4628      	mov	r0, r5
 800c4e8:	b006      	add	sp, #24
 800c4ea:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800c4ee:	b004      	add	sp, #16
 800c4f0:	4770      	bx	lr
 800c4f2:	f04f 36ff 	mov.w	r6, #4294967295	@ 0xffffffff
 800c4f6:	e7eb      	b.n	800c4d0 <rcutils_strdup+0x40>
 800c4f8:	2500      	movs	r5, #0
 800c4fa:	e7f4      	b.n	800c4e6 <rcutils_strdup+0x56>

0800c4fc <rcutils_strndup>:
 800c4fc:	b082      	sub	sp, #8
 800c4fe:	b570      	push	{r4, r5, r6, lr}
 800c500:	ac04      	add	r4, sp, #16
 800c502:	e884 000c 	stmia.w	r4, {r2, r3}
 800c506:	b1e8      	cbz	r0, 800c544 <rcutils_strndup+0x48>
 800c508:	4605      	mov	r5, r0
 800c50a:	a804      	add	r0, sp, #16
 800c50c:	460c      	mov	r4, r1
 800c50e:	f7fc fef1 	bl	80092f4 <rcutils_allocator_is_valid>
 800c512:	b1b8      	cbz	r0, 800c544 <rcutils_strndup+0x48>
 800c514:	4622      	mov	r2, r4
 800c516:	2100      	movs	r1, #0
 800c518:	4628      	mov	r0, r5
 800c51a:	f7f3 fe71 	bl	8000200 <memchr>
 800c51e:	b100      	cbz	r0, 800c522 <rcutils_strndup+0x26>
 800c520:	1b44      	subs	r4, r0, r5
 800c522:	9b04      	ldr	r3, [sp, #16]
 800c524:	9908      	ldr	r1, [sp, #32]
 800c526:	1c60      	adds	r0, r4, #1
 800c528:	4798      	blx	r3
 800c52a:	4606      	mov	r6, r0
 800c52c:	b128      	cbz	r0, 800c53a <rcutils_strndup+0x3e>
 800c52e:	4622      	mov	r2, r4
 800c530:	4629      	mov	r1, r5
 800c532:	f007 fdd2 	bl	80140da <memcpy>
 800c536:	2300      	movs	r3, #0
 800c538:	5533      	strb	r3, [r6, r4]
 800c53a:	4630      	mov	r0, r6
 800c53c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800c540:	b002      	add	sp, #8
 800c542:	4770      	bx	lr
 800c544:	2600      	movs	r6, #0
 800c546:	4630      	mov	r0, r6
 800c548:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800c54c:	b002      	add	sp, #8
 800c54e:	4770      	bx	lr

0800c550 <rcutils_get_zero_initialized_string_map>:
 800c550:	4b01      	ldr	r3, [pc, #4]	@ (800c558 <rcutils_get_zero_initialized_string_map+0x8>)
 800c552:	6818      	ldr	r0, [r3, #0]
 800c554:	4770      	bx	lr
 800c556:	bf00      	nop
 800c558:	080158ec 	.word	0x080158ec

0800c55c <rcutils_string_map_reserve>:
 800c55c:	2800      	cmp	r0, #0
 800c55e:	d04e      	beq.n	800c5fe <rcutils_string_map_reserve+0xa2>
 800c560:	b530      	push	{r4, r5, lr}
 800c562:	6803      	ldr	r3, [r0, #0]
 800c564:	b087      	sub	sp, #28
 800c566:	4604      	mov	r4, r0
 800c568:	2b00      	cmp	r3, #0
 800c56a:	d043      	beq.n	800c5f4 <rcutils_string_map_reserve+0x98>
 800c56c:	f103 0c0c 	add.w	ip, r3, #12
 800c570:	460d      	mov	r5, r1
 800c572:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800c576:	f10d 0e04 	add.w	lr, sp, #4
 800c57a:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800c57e:	f8dc 3000 	ldr.w	r3, [ip]
 800c582:	f8ce 3000 	str.w	r3, [lr]
 800c586:	a801      	add	r0, sp, #4
 800c588:	f7fc feb4 	bl	80092f4 <rcutils_allocator_is_valid>
 800c58c:	b308      	cbz	r0, 800c5d2 <rcutils_string_map_reserve+0x76>
 800c58e:	6823      	ldr	r3, [r4, #0]
 800c590:	6899      	ldr	r1, [r3, #8]
 800c592:	42a9      	cmp	r1, r5
 800c594:	d829      	bhi.n	800c5ea <rcutils_string_map_reserve+0x8e>
 800c596:	685a      	ldr	r2, [r3, #4]
 800c598:	42aa      	cmp	r2, r5
 800c59a:	d024      	beq.n	800c5e6 <rcutils_string_map_reserve+0x8a>
 800c59c:	b1e5      	cbz	r5, 800c5d8 <rcutils_string_map_reserve+0x7c>
 800c59e:	f1b5 5f00 	cmp.w	r5, #536870912	@ 0x20000000
 800c5a2:	d22a      	bcs.n	800c5fa <rcutils_string_map_reserve+0x9e>
 800c5a4:	6818      	ldr	r0, [r3, #0]
 800c5a6:	9a05      	ldr	r2, [sp, #20]
 800c5a8:	9b03      	ldr	r3, [sp, #12]
 800c5aa:	00e9      	lsls	r1, r5, #3
 800c5ac:	4798      	blx	r3
 800c5ae:	b320      	cbz	r0, 800c5fa <rcutils_string_map_reserve+0x9e>
 800c5b0:	6824      	ldr	r4, [r4, #0]
 800c5b2:	6861      	ldr	r1, [r4, #4]
 800c5b4:	6020      	str	r0, [r4, #0]
 800c5b6:	42a9      	cmp	r1, r5
 800c5b8:	d214      	bcs.n	800c5e4 <rcutils_string_map_reserve+0x88>
 800c5ba:	eb00 03c1 	add.w	r3, r0, r1, lsl #3
 800c5be:	1a69      	subs	r1, r5, r1
 800c5c0:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 800c5c4:	2200      	movs	r2, #0
 800c5c6:	e9c3 2200 	strd	r2, r2, [r3]
 800c5ca:	3308      	adds	r3, #8
 800c5cc:	428b      	cmp	r3, r1
 800c5ce:	d1fa      	bne.n	800c5c6 <rcutils_string_map_reserve+0x6a>
 800c5d0:	e008      	b.n	800c5e4 <rcutils_string_map_reserve+0x88>
 800c5d2:	200b      	movs	r0, #11
 800c5d4:	b007      	add	sp, #28
 800c5d6:	bd30      	pop	{r4, r5, pc}
 800c5d8:	9a02      	ldr	r2, [sp, #8]
 800c5da:	9905      	ldr	r1, [sp, #20]
 800c5dc:	6818      	ldr	r0, [r3, #0]
 800c5de:	4790      	blx	r2
 800c5e0:	6824      	ldr	r4, [r4, #0]
 800c5e2:	6025      	str	r5, [r4, #0]
 800c5e4:	6065      	str	r5, [r4, #4]
 800c5e6:	2000      	movs	r0, #0
 800c5e8:	e7f4      	b.n	800c5d4 <rcutils_string_map_reserve+0x78>
 800c5ea:	4620      	mov	r0, r4
 800c5ec:	f7ff ffb6 	bl	800c55c <rcutils_string_map_reserve>
 800c5f0:	b007      	add	sp, #28
 800c5f2:	bd30      	pop	{r4, r5, pc}
 800c5f4:	201f      	movs	r0, #31
 800c5f6:	b007      	add	sp, #28
 800c5f8:	bd30      	pop	{r4, r5, pc}
 800c5fa:	200a      	movs	r0, #10
 800c5fc:	e7ea      	b.n	800c5d4 <rcutils_string_map_reserve+0x78>
 800c5fe:	200b      	movs	r0, #11
 800c600:	4770      	bx	lr
 800c602:	bf00      	nop

0800c604 <rcutils_string_map_init>:
 800c604:	b082      	sub	sp, #8
 800c606:	b570      	push	{r4, r5, r6, lr}
 800c608:	ac04      	add	r4, sp, #16
 800c60a:	e884 000c 	stmia.w	r4, {r2, r3}
 800c60e:	b378      	cbz	r0, 800c670 <rcutils_string_map_init+0x6c>
 800c610:	6806      	ldr	r6, [r0, #0]
 800c612:	4604      	mov	r4, r0
 800c614:	b12e      	cbz	r6, 800c622 <rcutils_string_map_init+0x1e>
 800c616:	251e      	movs	r5, #30
 800c618:	4628      	mov	r0, r5
 800c61a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800c61e:	b002      	add	sp, #8
 800c620:	4770      	bx	lr
 800c622:	a804      	add	r0, sp, #16
 800c624:	460d      	mov	r5, r1
 800c626:	f7fc fe65 	bl	80092f4 <rcutils_allocator_is_valid>
 800c62a:	b308      	cbz	r0, 800c670 <rcutils_string_map_init+0x6c>
 800c62c:	9b04      	ldr	r3, [sp, #16]
 800c62e:	9908      	ldr	r1, [sp, #32]
 800c630:	2020      	movs	r0, #32
 800c632:	4798      	blx	r3
 800c634:	6020      	str	r0, [r4, #0]
 800c636:	b308      	cbz	r0, 800c67c <rcutils_string_map_init+0x78>
 800c638:	f10d 0e10 	add.w	lr, sp, #16
 800c63c:	e9c0 6600 	strd	r6, r6, [r0]
 800c640:	6086      	str	r6, [r0, #8]
 800c642:	f100 0c0c 	add.w	ip, r0, #12
 800c646:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800c64a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800c64e:	f8de 3000 	ldr.w	r3, [lr]
 800c652:	f8cc 3000 	str.w	r3, [ip]
 800c656:	4629      	mov	r1, r5
 800c658:	4620      	mov	r0, r4
 800c65a:	f7ff ff7f 	bl	800c55c <rcutils_string_map_reserve>
 800c65e:	4605      	mov	r5, r0
 800c660:	2800      	cmp	r0, #0
 800c662:	d0d9      	beq.n	800c618 <rcutils_string_map_init+0x14>
 800c664:	9b05      	ldr	r3, [sp, #20]
 800c666:	9908      	ldr	r1, [sp, #32]
 800c668:	6820      	ldr	r0, [r4, #0]
 800c66a:	4798      	blx	r3
 800c66c:	6026      	str	r6, [r4, #0]
 800c66e:	e7d3      	b.n	800c618 <rcutils_string_map_init+0x14>
 800c670:	250b      	movs	r5, #11
 800c672:	4628      	mov	r0, r5
 800c674:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800c678:	b002      	add	sp, #8
 800c67a:	4770      	bx	lr
 800c67c:	250a      	movs	r5, #10
 800c67e:	e7cb      	b.n	800c618 <rcutils_string_map_init+0x14>

0800c680 <rcutils_string_map_fini>:
 800c680:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c684:	b086      	sub	sp, #24
 800c686:	2800      	cmp	r0, #0
 800c688:	d04f      	beq.n	800c72a <rcutils_string_map_fini+0xaa>
 800c68a:	6805      	ldr	r5, [r0, #0]
 800c68c:	4606      	mov	r6, r0
 800c68e:	2d00      	cmp	r5, #0
 800c690:	d046      	beq.n	800c720 <rcutils_string_map_fini+0xa0>
 800c692:	686b      	ldr	r3, [r5, #4]
 800c694:	b353      	cbz	r3, 800c6ec <rcutils_string_map_fini+0x6c>
 800c696:	2400      	movs	r4, #0
 800c698:	682a      	ldr	r2, [r5, #0]
 800c69a:	4627      	mov	r7, r4
 800c69c:	f852 0034 	ldr.w	r0, [r2, r4, lsl #3]
 800c6a0:	ea4f 08c4 	mov.w	r8, r4, lsl #3
 800c6a4:	b1f8      	cbz	r0, 800c6e6 <rcutils_string_map_fini+0x66>
 800c6a6:	f8d5 a01c 	ldr.w	sl, [r5, #28]
 800c6aa:	f8d5 9010 	ldr.w	r9, [r5, #16]
 800c6ae:	4651      	mov	r1, sl
 800c6b0:	47c8      	blx	r9
 800c6b2:	682b      	ldr	r3, [r5, #0]
 800c6b4:	eb03 0208 	add.w	r2, r3, r8
 800c6b8:	f843 7034 	str.w	r7, [r3, r4, lsl #3]
 800c6bc:	6850      	ldr	r0, [r2, #4]
 800c6be:	4651      	mov	r1, sl
 800c6c0:	47c8      	blx	r9
 800c6c2:	682a      	ldr	r2, [r5, #0]
 800c6c4:	68ab      	ldr	r3, [r5, #8]
 800c6c6:	4442      	add	r2, r8
 800c6c8:	3b01      	subs	r3, #1
 800c6ca:	6057      	str	r7, [r2, #4]
 800c6cc:	60ab      	str	r3, [r5, #8]
 800c6ce:	6835      	ldr	r5, [r6, #0]
 800c6d0:	686b      	ldr	r3, [r5, #4]
 800c6d2:	3401      	adds	r4, #1
 800c6d4:	429c      	cmp	r4, r3
 800c6d6:	d209      	bcs.n	800c6ec <rcutils_string_map_fini+0x6c>
 800c6d8:	682a      	ldr	r2, [r5, #0]
 800c6da:	f852 0034 	ldr.w	r0, [r2, r4, lsl #3]
 800c6de:	ea4f 08c4 	mov.w	r8, r4, lsl #3
 800c6e2:	2800      	cmp	r0, #0
 800c6e4:	d1df      	bne.n	800c6a6 <rcutils_string_map_fini+0x26>
 800c6e6:	3401      	adds	r4, #1
 800c6e8:	42a3      	cmp	r3, r4
 800c6ea:	d8d7      	bhi.n	800c69c <rcutils_string_map_fini+0x1c>
 800c6ec:	2100      	movs	r1, #0
 800c6ee:	4630      	mov	r0, r6
 800c6f0:	f7ff ff34 	bl	800c55c <rcutils_string_map_reserve>
 800c6f4:	4604      	mov	r4, r0
 800c6f6:	b118      	cbz	r0, 800c700 <rcutils_string_map_fini+0x80>
 800c6f8:	4620      	mov	r0, r4
 800c6fa:	b006      	add	sp, #24
 800c6fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c700:	6835      	ldr	r5, [r6, #0]
 800c702:	350c      	adds	r5, #12
 800c704:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800c706:	af01      	add	r7, sp, #4
 800c708:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 800c70a:	682b      	ldr	r3, [r5, #0]
 800c70c:	603b      	str	r3, [r7, #0]
 800c70e:	a801      	add	r0, sp, #4
 800c710:	f7fc fdf0 	bl	80092f4 <rcutils_allocator_is_valid>
 800c714:	b148      	cbz	r0, 800c72a <rcutils_string_map_fini+0xaa>
 800c716:	9b02      	ldr	r3, [sp, #8]
 800c718:	9905      	ldr	r1, [sp, #20]
 800c71a:	6830      	ldr	r0, [r6, #0]
 800c71c:	4798      	blx	r3
 800c71e:	6034      	str	r4, [r6, #0]
 800c720:	2400      	movs	r4, #0
 800c722:	4620      	mov	r0, r4
 800c724:	b006      	add	sp, #24
 800c726:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c72a:	240b      	movs	r4, #11
 800c72c:	4620      	mov	r0, r4
 800c72e:	b006      	add	sp, #24
 800c730:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800c734 <rcutils_string_map_getn>:
 800c734:	b338      	cbz	r0, 800c786 <rcutils_string_map_getn+0x52>
 800c736:	6800      	ldr	r0, [r0, #0]
 800c738:	b328      	cbz	r0, 800c786 <rcutils_string_map_getn+0x52>
 800c73a:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c73e:	460e      	mov	r6, r1
 800c740:	b1c1      	cbz	r1, 800c774 <rcutils_string_map_getn+0x40>
 800c742:	e9d0 9800 	ldrd	r9, r8, [r0]
 800c746:	f1b8 0f00 	cmp.w	r8, #0
 800c74a:	d013      	beq.n	800c774 <rcutils_string_map_getn+0x40>
 800c74c:	4617      	mov	r7, r2
 800c74e:	2400      	movs	r4, #0
 800c750:	f859 5034 	ldr.w	r5, [r9, r4, lsl #3]
 800c754:	4628      	mov	r0, r5
 800c756:	b155      	cbz	r5, 800c76e <rcutils_string_map_getn+0x3a>
 800c758:	f7f3 fda2 	bl	80002a0 <strlen>
 800c75c:	42b8      	cmp	r0, r7
 800c75e:	4602      	mov	r2, r0
 800c760:	4629      	mov	r1, r5
 800c762:	bf38      	it	cc
 800c764:	463a      	movcc	r2, r7
 800c766:	4630      	mov	r0, r6
 800c768:	f007 fbf1 	bl	8013f4e <strncmp>
 800c76c:	b128      	cbz	r0, 800c77a <rcutils_string_map_getn+0x46>
 800c76e:	3401      	adds	r4, #1
 800c770:	45a0      	cmp	r8, r4
 800c772:	d1ed      	bne.n	800c750 <rcutils_string_map_getn+0x1c>
 800c774:	2000      	movs	r0, #0
 800c776:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c77a:	eb09 09c4 	add.w	r9, r9, r4, lsl #3
 800c77e:	f8d9 0004 	ldr.w	r0, [r9, #4]
 800c782:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c786:	4770      	bx	lr

0800c788 <rmw_get_zero_initialized_context>:
 800c788:	b510      	push	{r4, lr}
 800c78a:	4903      	ldr	r1, [pc, #12]	@ (800c798 <rmw_get_zero_initialized_context+0x10>)
 800c78c:	4604      	mov	r4, r0
 800c78e:	2270      	movs	r2, #112	@ 0x70
 800c790:	f007 fca3 	bl	80140da <memcpy>
 800c794:	4620      	mov	r0, r4
 800c796:	bd10      	pop	{r4, pc}
 800c798:	080158f0 	.word	0x080158f0

0800c79c <rmw_get_zero_initialized_init_options>:
 800c79c:	b510      	push	{r4, lr}
 800c79e:	4903      	ldr	r1, [pc, #12]	@ (800c7ac <rmw_get_zero_initialized_init_options+0x10>)
 800c7a0:	4604      	mov	r4, r0
 800c7a2:	2258      	movs	r2, #88	@ 0x58
 800c7a4:	f007 fc99 	bl	80140da <memcpy>
 800c7a8:	4620      	mov	r0, r4
 800c7aa:	bd10      	pop	{r4, pc}
 800c7ac:	08015960 	.word	0x08015960

0800c7b0 <rmw_subscription_content_filter_options_fini>:
 800c7b0:	b1b0      	cbz	r0, 800c7e0 <rmw_subscription_content_filter_options_fini+0x30>
 800c7b2:	b538      	push	{r3, r4, r5, lr}
 800c7b4:	4604      	mov	r4, r0
 800c7b6:	4608      	mov	r0, r1
 800c7b8:	460d      	mov	r5, r1
 800c7ba:	f7fc fd9b 	bl	80092f4 <rcutils_allocator_is_valid>
 800c7be:	b168      	cbz	r0, 800c7dc <rmw_subscription_content_filter_options_fini+0x2c>
 800c7c0:	6820      	ldr	r0, [r4, #0]
 800c7c2:	b120      	cbz	r0, 800c7ce <rmw_subscription_content_filter_options_fini+0x1e>
 800c7c4:	686b      	ldr	r3, [r5, #4]
 800c7c6:	6929      	ldr	r1, [r5, #16]
 800c7c8:	4798      	blx	r3
 800c7ca:	2300      	movs	r3, #0
 800c7cc:	6023      	str	r3, [r4, #0]
 800c7ce:	1d20      	adds	r0, r4, #4
 800c7d0:	f005 fda2 	bl	8012318 <rcutils_string_array_fini>
 800c7d4:	3800      	subs	r0, #0
 800c7d6:	bf18      	it	ne
 800c7d8:	2001      	movne	r0, #1
 800c7da:	bd38      	pop	{r3, r4, r5, pc}
 800c7dc:	200b      	movs	r0, #11
 800c7de:	bd38      	pop	{r3, r4, r5, pc}
 800c7e0:	200b      	movs	r0, #11
 800c7e2:	4770      	bx	lr

0800c7e4 <rmw_get_default_subscription_options>:
 800c7e4:	2200      	movs	r2, #0
 800c7e6:	e9c0 2200 	strd	r2, r2, [r0]
 800c7ea:	6082      	str	r2, [r0, #8]
 800c7ec:	4770      	bx	lr
 800c7ee:	bf00      	nop

0800c7f0 <rmw_get_zero_initialized_message_info>:
 800c7f0:	b510      	push	{r4, lr}
 800c7f2:	4c09      	ldr	r4, [pc, #36]	@ (800c818 <rmw_get_zero_initialized_message_info+0x28>)
 800c7f4:	4686      	mov	lr, r0
 800c7f6:	4684      	mov	ip, r0
 800c7f8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800c7fa:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800c7fe:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800c800:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800c804:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800c806:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800c80a:	e894 0003 	ldmia.w	r4, {r0, r1}
 800c80e:	e88c 0003 	stmia.w	ip, {r0, r1}
 800c812:	4670      	mov	r0, lr
 800c814:	bd10      	pop	{r4, pc}
 800c816:	bf00      	nop
 800c818:	080159b8 	.word	0x080159b8

0800c81c <rmw_validate_full_topic_name>:
 800c81c:	2800      	cmp	r0, #0
 800c81e:	d049      	beq.n	800c8b4 <rmw_validate_full_topic_name+0x98>
 800c820:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c824:	460e      	mov	r6, r1
 800c826:	2900      	cmp	r1, #0
 800c828:	d056      	beq.n	800c8d8 <rmw_validate_full_topic_name+0xbc>
 800c82a:	4615      	mov	r5, r2
 800c82c:	4604      	mov	r4, r0
 800c82e:	f7f3 fd37 	bl	80002a0 <strlen>
 800c832:	b150      	cbz	r0, 800c84a <rmw_validate_full_topic_name+0x2e>
 800c834:	7823      	ldrb	r3, [r4, #0]
 800c836:	2b2f      	cmp	r3, #47	@ 0x2f
 800c838:	d00c      	beq.n	800c854 <rmw_validate_full_topic_name+0x38>
 800c83a:	2302      	movs	r3, #2
 800c83c:	6033      	str	r3, [r6, #0]
 800c83e:	b10d      	cbz	r5, 800c844 <rmw_validate_full_topic_name+0x28>
 800c840:	2300      	movs	r3, #0
 800c842:	602b      	str	r3, [r5, #0]
 800c844:	2000      	movs	r0, #0
 800c846:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c84a:	2301      	movs	r3, #1
 800c84c:	6033      	str	r3, [r6, #0]
 800c84e:	2d00      	cmp	r5, #0
 800c850:	d1f6      	bne.n	800c840 <rmw_validate_full_topic_name+0x24>
 800c852:	e7f7      	b.n	800c844 <rmw_validate_full_topic_name+0x28>
 800c854:	1e47      	subs	r7, r0, #1
 800c856:	5de3      	ldrb	r3, [r4, r7]
 800c858:	2b2f      	cmp	r3, #47	@ 0x2f
 800c85a:	d03f      	beq.n	800c8dc <rmw_validate_full_topic_name+0xc0>
 800c85c:	1e63      	subs	r3, r4, #1
 800c85e:	4621      	mov	r1, r4
 800c860:	eb03 0e00 	add.w	lr, r3, r0
 800c864:	469c      	mov	ip, r3
 800c866:	f813 2f01 	ldrb.w	r2, [r3, #1]!
 800c86a:	2a5f      	cmp	r2, #95	@ 0x5f
 800c86c:	d006      	beq.n	800c87c <rmw_validate_full_topic_name+0x60>
 800c86e:	d823      	bhi.n	800c8b8 <rmw_validate_full_topic_name+0x9c>
 800c870:	2a39      	cmp	r2, #57	@ 0x39
 800c872:	f1a2 0841 	sub.w	r8, r2, #65	@ 0x41
 800c876:	d82b      	bhi.n	800c8d0 <rmw_validate_full_topic_name+0xb4>
 800c878:	2a2e      	cmp	r2, #46	@ 0x2e
 800c87a:	d920      	bls.n	800c8be <rmw_validate_full_topic_name+0xa2>
 800c87c:	4573      	cmp	r3, lr
 800c87e:	d1f1      	bne.n	800c864 <rmw_validate_full_topic_name+0x48>
 800c880:	4c21      	ldr	r4, [pc, #132]	@ (800c908 <rmw_validate_full_topic_name+0xec>)
 800c882:	2300      	movs	r3, #0
 800c884:	e003      	b.n	800c88e <rmw_validate_full_topic_name+0x72>
 800c886:	4298      	cmp	r0, r3
 800c888:	f101 0101 	add.w	r1, r1, #1
 800c88c:	d02c      	beq.n	800c8e8 <rmw_validate_full_topic_name+0xcc>
 800c88e:	429f      	cmp	r7, r3
 800c890:	f103 0301 	add.w	r3, r3, #1
 800c894:	d0f7      	beq.n	800c886 <rmw_validate_full_topic_name+0x6a>
 800c896:	780a      	ldrb	r2, [r1, #0]
 800c898:	2a2f      	cmp	r2, #47	@ 0x2f
 800c89a:	d1f4      	bne.n	800c886 <rmw_validate_full_topic_name+0x6a>
 800c89c:	784a      	ldrb	r2, [r1, #1]
 800c89e:	2a2f      	cmp	r2, #47	@ 0x2f
 800c8a0:	d02d      	beq.n	800c8fe <rmw_validate_full_topic_name+0xe2>
 800c8a2:	5ca2      	ldrb	r2, [r4, r2]
 800c8a4:	0752      	lsls	r2, r2, #29
 800c8a6:	d5ee      	bpl.n	800c886 <rmw_validate_full_topic_name+0x6a>
 800c8a8:	2206      	movs	r2, #6
 800c8aa:	6032      	str	r2, [r6, #0]
 800c8ac:	2d00      	cmp	r5, #0
 800c8ae:	d0c9      	beq.n	800c844 <rmw_validate_full_topic_name+0x28>
 800c8b0:	602b      	str	r3, [r5, #0]
 800c8b2:	e7c7      	b.n	800c844 <rmw_validate_full_topic_name+0x28>
 800c8b4:	200b      	movs	r0, #11
 800c8b6:	4770      	bx	lr
 800c8b8:	3a61      	subs	r2, #97	@ 0x61
 800c8ba:	2a19      	cmp	r2, #25
 800c8bc:	d9de      	bls.n	800c87c <rmw_validate_full_topic_name+0x60>
 800c8be:	2304      	movs	r3, #4
 800c8c0:	6033      	str	r3, [r6, #0]
 800c8c2:	2d00      	cmp	r5, #0
 800c8c4:	d0be      	beq.n	800c844 <rmw_validate_full_topic_name+0x28>
 800c8c6:	f1c4 0401 	rsb	r4, r4, #1
 800c8ca:	4464      	add	r4, ip
 800c8cc:	602c      	str	r4, [r5, #0]
 800c8ce:	e7b9      	b.n	800c844 <rmw_validate_full_topic_name+0x28>
 800c8d0:	f1b8 0f19 	cmp.w	r8, #25
 800c8d4:	d9d2      	bls.n	800c87c <rmw_validate_full_topic_name+0x60>
 800c8d6:	e7f2      	b.n	800c8be <rmw_validate_full_topic_name+0xa2>
 800c8d8:	200b      	movs	r0, #11
 800c8da:	e7b4      	b.n	800c846 <rmw_validate_full_topic_name+0x2a>
 800c8dc:	2303      	movs	r3, #3
 800c8de:	6033      	str	r3, [r6, #0]
 800c8e0:	2d00      	cmp	r5, #0
 800c8e2:	d0af      	beq.n	800c844 <rmw_validate_full_topic_name+0x28>
 800c8e4:	602f      	str	r7, [r5, #0]
 800c8e6:	e7ad      	b.n	800c844 <rmw_validate_full_topic_name+0x28>
 800c8e8:	28f7      	cmp	r0, #247	@ 0xf7
 800c8ea:	d802      	bhi.n	800c8f2 <rmw_validate_full_topic_name+0xd6>
 800c8ec:	2300      	movs	r3, #0
 800c8ee:	6033      	str	r3, [r6, #0]
 800c8f0:	e7a8      	b.n	800c844 <rmw_validate_full_topic_name+0x28>
 800c8f2:	2307      	movs	r3, #7
 800c8f4:	6033      	str	r3, [r6, #0]
 800c8f6:	2d00      	cmp	r5, #0
 800c8f8:	d0a4      	beq.n	800c844 <rmw_validate_full_topic_name+0x28>
 800c8fa:	23f6      	movs	r3, #246	@ 0xf6
 800c8fc:	e7d8      	b.n	800c8b0 <rmw_validate_full_topic_name+0x94>
 800c8fe:	2205      	movs	r2, #5
 800c900:	6032      	str	r2, [r6, #0]
 800c902:	2d00      	cmp	r5, #0
 800c904:	d1d4      	bne.n	800c8b0 <rmw_validate_full_topic_name+0x94>
 800c906:	e79d      	b.n	800c844 <rmw_validate_full_topic_name+0x28>
 800c908:	08015d43 	.word	0x08015d43

0800c90c <rmw_validate_namespace_with_size>:
 800c90c:	2800      	cmp	r0, #0
 800c90e:	d031      	beq.n	800c974 <rmw_validate_namespace_with_size+0x68>
 800c910:	b570      	push	{r4, r5, r6, lr}
 800c912:	4614      	mov	r4, r2
 800c914:	b0c2      	sub	sp, #264	@ 0x108
 800c916:	b1ba      	cbz	r2, 800c948 <rmw_validate_namespace_with_size+0x3c>
 800c918:	2901      	cmp	r1, #1
 800c91a:	460e      	mov	r6, r1
 800c91c:	461d      	mov	r5, r3
 800c91e:	d102      	bne.n	800c926 <rmw_validate_namespace_with_size+0x1a>
 800c920:	7803      	ldrb	r3, [r0, #0]
 800c922:	2b2f      	cmp	r3, #47	@ 0x2f
 800c924:	d015      	beq.n	800c952 <rmw_validate_namespace_with_size+0x46>
 800c926:	aa01      	add	r2, sp, #4
 800c928:	4669      	mov	r1, sp
 800c92a:	f7ff ff77 	bl	800c81c <rmw_validate_full_topic_name>
 800c92e:	b960      	cbnz	r0, 800c94a <rmw_validate_namespace_with_size+0x3e>
 800c930:	9b00      	ldr	r3, [sp, #0]
 800c932:	b163      	cbz	r3, 800c94e <rmw_validate_namespace_with_size+0x42>
 800c934:	2b07      	cmp	r3, #7
 800c936:	d00a      	beq.n	800c94e <rmw_validate_namespace_with_size+0x42>
 800c938:	1e5a      	subs	r2, r3, #1
 800c93a:	2a05      	cmp	r2, #5
 800c93c:	d81c      	bhi.n	800c978 <rmw_validate_namespace_with_size+0x6c>
 800c93e:	e8df f002 	tbb	[pc, r2]
 800c942:	0c0c      	.short	0x0c0c
 800c944:	0c0c0c0c 	.word	0x0c0c0c0c
 800c948:	200b      	movs	r0, #11
 800c94a:	b042      	add	sp, #264	@ 0x108
 800c94c:	bd70      	pop	{r4, r5, r6, pc}
 800c94e:	2ef5      	cmp	r6, #245	@ 0xf5
 800c950:	d809      	bhi.n	800c966 <rmw_validate_namespace_with_size+0x5a>
 800c952:	2300      	movs	r3, #0
 800c954:	6023      	str	r3, [r4, #0]
 800c956:	2000      	movs	r0, #0
 800c958:	e7f7      	b.n	800c94a <rmw_validate_namespace_with_size+0x3e>
 800c95a:	6023      	str	r3, [r4, #0]
 800c95c:	2d00      	cmp	r5, #0
 800c95e:	d0fa      	beq.n	800c956 <rmw_validate_namespace_with_size+0x4a>
 800c960:	9b01      	ldr	r3, [sp, #4]
 800c962:	602b      	str	r3, [r5, #0]
 800c964:	e7f7      	b.n	800c956 <rmw_validate_namespace_with_size+0x4a>
 800c966:	2307      	movs	r3, #7
 800c968:	6023      	str	r3, [r4, #0]
 800c96a:	2d00      	cmp	r5, #0
 800c96c:	d0f3      	beq.n	800c956 <rmw_validate_namespace_with_size+0x4a>
 800c96e:	23f4      	movs	r3, #244	@ 0xf4
 800c970:	602b      	str	r3, [r5, #0]
 800c972:	e7f0      	b.n	800c956 <rmw_validate_namespace_with_size+0x4a>
 800c974:	200b      	movs	r0, #11
 800c976:	4770      	bx	lr
 800c978:	4a03      	ldr	r2, [pc, #12]	@ (800c988 <rmw_validate_namespace_with_size+0x7c>)
 800c97a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800c97e:	a802      	add	r0, sp, #8
 800c980:	f7ff fd5a 	bl	800c438 <rcutils_snprintf>
 800c984:	2001      	movs	r0, #1
 800c986:	e7e0      	b.n	800c94a <rmw_validate_namespace_with_size+0x3e>
 800c988:	08015134 	.word	0x08015134

0800c98c <rmw_validate_namespace>:
 800c98c:	b168      	cbz	r0, 800c9aa <rmw_validate_namespace+0x1e>
 800c98e:	b570      	push	{r4, r5, r6, lr}
 800c990:	460d      	mov	r5, r1
 800c992:	4616      	mov	r6, r2
 800c994:	4604      	mov	r4, r0
 800c996:	f7f3 fc83 	bl	80002a0 <strlen>
 800c99a:	4633      	mov	r3, r6
 800c99c:	4601      	mov	r1, r0
 800c99e:	462a      	mov	r2, r5
 800c9a0:	4620      	mov	r0, r4
 800c9a2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800c9a6:	f7ff bfb1 	b.w	800c90c <rmw_validate_namespace_with_size>
 800c9aa:	200b      	movs	r0, #11
 800c9ac:	4770      	bx	lr
 800c9ae:	bf00      	nop

0800c9b0 <rmw_namespace_validation_result_string>:
 800c9b0:	2807      	cmp	r0, #7
 800c9b2:	bf9a      	itte	ls
 800c9b4:	4b02      	ldrls	r3, [pc, #8]	@ (800c9c0 <rmw_namespace_validation_result_string+0x10>)
 800c9b6:	f853 0020 	ldrls.w	r0, [r3, r0, lsl #2]
 800c9ba:	4802      	ldrhi	r0, [pc, #8]	@ (800c9c4 <rmw_namespace_validation_result_string+0x14>)
 800c9bc:	4770      	bx	lr
 800c9be:	bf00      	nop
 800c9c0:	080159f0 	.word	0x080159f0
 800c9c4:	08015184 	.word	0x08015184

0800c9c8 <rmw_validate_node_name>:
 800c9c8:	2800      	cmp	r0, #0
 800c9ca:	d037      	beq.n	800ca3c <rmw_validate_node_name+0x74>
 800c9cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c9ce:	460e      	mov	r6, r1
 800c9d0:	2900      	cmp	r1, #0
 800c9d2:	d035      	beq.n	800ca40 <rmw_validate_node_name+0x78>
 800c9d4:	4617      	mov	r7, r2
 800c9d6:	4604      	mov	r4, r0
 800c9d8:	f7f3 fc62 	bl	80002a0 <strlen>
 800c9dc:	b1d8      	cbz	r0, 800ca16 <rmw_validate_node_name+0x4e>
 800c9de:	1e63      	subs	r3, r4, #1
 800c9e0:	1819      	adds	r1, r3, r0
 800c9e2:	461a      	mov	r2, r3
 800c9e4:	f813 ef01 	ldrb.w	lr, [r3, #1]!
 800c9e8:	f1ae 0530 	sub.w	r5, lr, #48	@ 0x30
 800c9ec:	f02e 0c20 	bic.w	ip, lr, #32
 800c9f0:	2d09      	cmp	r5, #9
 800c9f2:	f1ac 0c41 	sub.w	ip, ip, #65	@ 0x41
 800c9f6:	d915      	bls.n	800ca24 <rmw_validate_node_name+0x5c>
 800c9f8:	f1bc 0f19 	cmp.w	ip, #25
 800c9fc:	d912      	bls.n	800ca24 <rmw_validate_node_name+0x5c>
 800c9fe:	f1be 0f5f 	cmp.w	lr, #95	@ 0x5f
 800ca02:	d00f      	beq.n	800ca24 <rmw_validate_node_name+0x5c>
 800ca04:	2302      	movs	r3, #2
 800ca06:	6033      	str	r3, [r6, #0]
 800ca08:	b11f      	cbz	r7, 800ca12 <rmw_validate_node_name+0x4a>
 800ca0a:	f1c4 0401 	rsb	r4, r4, #1
 800ca0e:	4414      	add	r4, r2
 800ca10:	603c      	str	r4, [r7, #0]
 800ca12:	2000      	movs	r0, #0
 800ca14:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ca16:	2301      	movs	r3, #1
 800ca18:	6033      	str	r3, [r6, #0]
 800ca1a:	2f00      	cmp	r7, #0
 800ca1c:	d0f9      	beq.n	800ca12 <rmw_validate_node_name+0x4a>
 800ca1e:	2300      	movs	r3, #0
 800ca20:	603b      	str	r3, [r7, #0]
 800ca22:	e7f6      	b.n	800ca12 <rmw_validate_node_name+0x4a>
 800ca24:	4299      	cmp	r1, r3
 800ca26:	d1dc      	bne.n	800c9e2 <rmw_validate_node_name+0x1a>
 800ca28:	7823      	ldrb	r3, [r4, #0]
 800ca2a:	4a0c      	ldr	r2, [pc, #48]	@ (800ca5c <rmw_validate_node_name+0x94>)
 800ca2c:	5cd3      	ldrb	r3, [r2, r3]
 800ca2e:	f013 0304 	ands.w	r3, r3, #4
 800ca32:	d10e      	bne.n	800ca52 <rmw_validate_node_name+0x8a>
 800ca34:	28ff      	cmp	r0, #255	@ 0xff
 800ca36:	d805      	bhi.n	800ca44 <rmw_validate_node_name+0x7c>
 800ca38:	6033      	str	r3, [r6, #0]
 800ca3a:	e7ea      	b.n	800ca12 <rmw_validate_node_name+0x4a>
 800ca3c:	200b      	movs	r0, #11
 800ca3e:	4770      	bx	lr
 800ca40:	200b      	movs	r0, #11
 800ca42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ca44:	2304      	movs	r3, #4
 800ca46:	6033      	str	r3, [r6, #0]
 800ca48:	2f00      	cmp	r7, #0
 800ca4a:	d0e2      	beq.n	800ca12 <rmw_validate_node_name+0x4a>
 800ca4c:	23fe      	movs	r3, #254	@ 0xfe
 800ca4e:	603b      	str	r3, [r7, #0]
 800ca50:	e7df      	b.n	800ca12 <rmw_validate_node_name+0x4a>
 800ca52:	2303      	movs	r3, #3
 800ca54:	6033      	str	r3, [r6, #0]
 800ca56:	2f00      	cmp	r7, #0
 800ca58:	d1e1      	bne.n	800ca1e <rmw_validate_node_name+0x56>
 800ca5a:	e7da      	b.n	800ca12 <rmw_validate_node_name+0x4a>
 800ca5c:	08015d43 	.word	0x08015d43

0800ca60 <rmw_node_name_validation_result_string>:
 800ca60:	2804      	cmp	r0, #4
 800ca62:	bf9a      	itte	ls
 800ca64:	4b02      	ldrls	r3, [pc, #8]	@ (800ca70 <rmw_node_name_validation_result_string+0x10>)
 800ca66:	f853 0020 	ldrls.w	r0, [r3, r0, lsl #2]
 800ca6a:	4802      	ldrhi	r0, [pc, #8]	@ (800ca74 <rmw_node_name_validation_result_string+0x14>)
 800ca6c:	4770      	bx	lr
 800ca6e:	bf00      	nop
 800ca70:	08015a10 	.word	0x08015a10
 800ca74:	0801532c 	.word	0x0801532c

0800ca78 <rmw_destroy_client>:
 800ca78:	b570      	push	{r4, r5, r6, lr}
 800ca7a:	b128      	cbz	r0, 800ca88 <rmw_destroy_client+0x10>
 800ca7c:	4604      	mov	r4, r0
 800ca7e:	6800      	ldr	r0, [r0, #0]
 800ca80:	460d      	mov	r5, r1
 800ca82:	f001 fc69 	bl	800e358 <is_uxrce_rmw_identifier_valid>
 800ca86:	b910      	cbnz	r0, 800ca8e <rmw_destroy_client+0x16>
 800ca88:	2401      	movs	r4, #1
 800ca8a:	4620      	mov	r0, r4
 800ca8c:	bd70      	pop	{r4, r5, r6, pc}
 800ca8e:	6863      	ldr	r3, [r4, #4]
 800ca90:	2b00      	cmp	r3, #0
 800ca92:	d0f9      	beq.n	800ca88 <rmw_destroy_client+0x10>
 800ca94:	2d00      	cmp	r5, #0
 800ca96:	d0f7      	beq.n	800ca88 <rmw_destroy_client+0x10>
 800ca98:	6828      	ldr	r0, [r5, #0]
 800ca9a:	f001 fc5d 	bl	800e358 <is_uxrce_rmw_identifier_valid>
 800ca9e:	2800      	cmp	r0, #0
 800caa0:	d0f2      	beq.n	800ca88 <rmw_destroy_client+0x10>
 800caa2:	686e      	ldr	r6, [r5, #4]
 800caa4:	2e00      	cmp	r6, #0
 800caa6:	d0ef      	beq.n	800ca88 <rmw_destroy_client+0x10>
 800caa8:	6864      	ldr	r4, [r4, #4]
 800caaa:	6932      	ldr	r2, [r6, #16]
 800caac:	6920      	ldr	r0, [r4, #16]
 800caae:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 800cab2:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800cab6:	6819      	ldr	r1, [r3, #0]
 800cab8:	f001 feca 	bl	800e850 <uxr_buffer_cancel_data>
 800cabc:	4602      	mov	r2, r0
 800cabe:	6920      	ldr	r0, [r4, #16]
 800cac0:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 800cac4:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 800cac8:	f001 fbc0 	bl	800e24c <run_xrce_session>
 800cacc:	6920      	ldr	r0, [r4, #16]
 800cace:	6932      	ldr	r2, [r6, #16]
 800cad0:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 800cad4:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800cad8:	6819      	ldr	r1, [r3, #0]
 800cada:	f001 fc4b 	bl	800e374 <uxr_buffer_delete_entity>
 800cade:	4602      	mov	r2, r0
 800cae0:	6920      	ldr	r0, [r4, #16]
 800cae2:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 800cae6:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 800caea:	f001 fbaf 	bl	800e24c <run_xrce_session>
 800caee:	f080 0401 	eor.w	r4, r0, #1
 800caf2:	b2e4      	uxtb	r4, r4
 800caf4:	4628      	mov	r0, r5
 800caf6:	0064      	lsls	r4, r4, #1
 800caf8:	f001 fa88 	bl	800e00c <rmw_uxrce_fini_client_memory>
 800cafc:	e7c5      	b.n	800ca8a <rmw_destroy_client+0x12>
 800cafe:	bf00      	nop

0800cb00 <rmw_get_gid_for_client>:
 800cb00:	b1a8      	cbz	r0, 800cb2e <rmw_get_gid_for_client+0x2e>
 800cb02:	b538      	push	{r3, r4, r5, lr}
 800cb04:	460c      	mov	r4, r1
 800cb06:	b1a1      	cbz	r1, 800cb32 <rmw_get_gid_for_client+0x32>
 800cb08:	4605      	mov	r5, r0
 800cb0a:	6800      	ldr	r0, [r0, #0]
 800cb0c:	b120      	cbz	r0, 800cb18 <rmw_get_gid_for_client+0x18>
 800cb0e:	4b0a      	ldr	r3, [pc, #40]	@ (800cb38 <rmw_get_gid_for_client+0x38>)
 800cb10:	6819      	ldr	r1, [r3, #0]
 800cb12:	f7f3 fb65 	bl	80001e0 <strcmp>
 800cb16:	b940      	cbnz	r0, 800cb2a <rmw_get_gid_for_client+0x2a>
 800cb18:	686b      	ldr	r3, [r5, #4]
 800cb1a:	2000      	movs	r0, #0
 800cb1c:	6060      	str	r0, [r4, #4]
 800cb1e:	60a0      	str	r0, [r4, #8]
 800cb20:	60e0      	str	r0, [r4, #12]
 800cb22:	6120      	str	r0, [r4, #16]
 800cb24:	691b      	ldr	r3, [r3, #16]
 800cb26:	6063      	str	r3, [r4, #4]
 800cb28:	bd38      	pop	{r3, r4, r5, pc}
 800cb2a:	200c      	movs	r0, #12
 800cb2c:	bd38      	pop	{r3, r4, r5, pc}
 800cb2e:	200b      	movs	r0, #11
 800cb30:	4770      	bx	lr
 800cb32:	200b      	movs	r0, #11
 800cb34:	bd38      	pop	{r3, r4, r5, pc}
 800cb36:	bf00      	nop
 800cb38:	08015c60 	.word	0x08015c60

0800cb3c <rmw_get_implementation_identifier>:
 800cb3c:	4b01      	ldr	r3, [pc, #4]	@ (800cb44 <rmw_get_implementation_identifier+0x8>)
 800cb3e:	6818      	ldr	r0, [r3, #0]
 800cb40:	4770      	bx	lr
 800cb42:	bf00      	nop
 800cb44:	08015c60 	.word	0x08015c60

0800cb48 <rmw_init_options_init>:
 800cb48:	b084      	sub	sp, #16
 800cb4a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cb4c:	b083      	sub	sp, #12
 800cb4e:	ad09      	add	r5, sp, #36	@ 0x24
 800cb50:	e885 000e 	stmia.w	r5, {r1, r2, r3}
 800cb54:	b130      	cbz	r0, 800cb64 <rmw_init_options_init+0x1c>
 800cb56:	4604      	mov	r4, r0
 800cb58:	4628      	mov	r0, r5
 800cb5a:	f7fc fbcb 	bl	80092f4 <rcutils_allocator_is_valid>
 800cb5e:	b108      	cbz	r0, 800cb64 <rmw_init_options_init+0x1c>
 800cb60:	68a6      	ldr	r6, [r4, #8]
 800cb62:	b12e      	cbz	r6, 800cb70 <rmw_init_options_init+0x28>
 800cb64:	200b      	movs	r0, #11
 800cb66:	b003      	add	sp, #12
 800cb68:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800cb6c:	b004      	add	sp, #16
 800cb6e:	4770      	bx	lr
 800cb70:	2200      	movs	r2, #0
 800cb72:	2300      	movs	r3, #0
 800cb74:	e9c4 2300 	strd	r2, r3, [r4]
 800cb78:	4b20      	ldr	r3, [pc, #128]	@ (800cbfc <rmw_init_options_init+0xb4>)
 800cb7a:	681b      	ldr	r3, [r3, #0]
 800cb7c:	60a3      	str	r3, [r4, #8]
 800cb7e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800cb80:	f104 0c3c 	add.w	ip, r4, #60	@ 0x3c
 800cb84:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800cb88:	466f      	mov	r7, sp
 800cb8a:	682b      	ldr	r3, [r5, #0]
 800cb8c:	f8cc 3000 	str.w	r3, [ip]
 800cb90:	4638      	mov	r0, r7
 800cb92:	63a6      	str	r6, [r4, #56]	@ 0x38
 800cb94:	60e6      	str	r6, [r4, #12]
 800cb96:	f005 fc45 	bl	8012424 <rmw_get_default_security_options>
 800cb9a:	e897 0003 	ldmia.w	r7, {r0, r1}
 800cb9e:	f104 0310 	add.w	r3, r4, #16
 800cba2:	e883 0003 	stmia.w	r3, {r0, r1}
 800cba6:	2203      	movs	r2, #3
 800cba8:	4815      	ldr	r0, [pc, #84]	@ (800cc00 <rmw_init_options_init+0xb8>)
 800cbaa:	4916      	ldr	r1, [pc, #88]	@ (800cc04 <rmw_init_options_init+0xbc>)
 800cbac:	f001 f96e 	bl	800de8c <rmw_uxrce_init_init_options_impl_memory>
 800cbb0:	4813      	ldr	r0, [pc, #76]	@ (800cc00 <rmw_init_options_init+0xb8>)
 800cbb2:	f005 fda9 	bl	8012708 <get_memory>
 800cbb6:	b1f0      	cbz	r0, 800cbf6 <rmw_init_options_init+0xae>
 800cbb8:	4a13      	ldr	r2, [pc, #76]	@ (800cc08 <rmw_init_options_init+0xc0>)
 800cbba:	6883      	ldr	r3, [r0, #8]
 800cbbc:	6851      	ldr	r1, [r2, #4]
 800cbbe:	7810      	ldrb	r0, [r2, #0]
 800cbc0:	6523      	str	r3, [r4, #80]	@ 0x50
 800cbc2:	7418      	strb	r0, [r3, #16]
 800cbc4:	6159      	str	r1, [r3, #20]
 800cbc6:	68d1      	ldr	r1, [r2, #12]
 800cbc8:	61d9      	str	r1, [r3, #28]
 800cbca:	6911      	ldr	r1, [r2, #16]
 800cbcc:	6219      	str	r1, [r3, #32]
 800cbce:	6951      	ldr	r1, [r2, #20]
 800cbd0:	6892      	ldr	r2, [r2, #8]
 800cbd2:	619a      	str	r2, [r3, #24]
 800cbd4:	6259      	str	r1, [r3, #36]	@ 0x24
 800cbd6:	f003 fd75 	bl	80106c4 <uxr_nanos>
 800cbda:	f006 fed5 	bl	8013988 <srand>
 800cbde:	f006 ff01 	bl	80139e4 <rand>
 800cbe2:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 800cbe4:	6298      	str	r0, [r3, #40]	@ 0x28
 800cbe6:	2800      	cmp	r0, #0
 800cbe8:	d0f9      	beq.n	800cbde <rmw_init_options_init+0x96>
 800cbea:	2000      	movs	r0, #0
 800cbec:	b003      	add	sp, #12
 800cbee:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800cbf2:	b004      	add	sp, #16
 800cbf4:	4770      	bx	lr
 800cbf6:	2001      	movs	r0, #1
 800cbf8:	e7b5      	b.n	800cb66 <rmw_init_options_init+0x1e>
 800cbfa:	bf00      	nop
 800cbfc:	08015c60 	.word	0x08015c60
 800cc00:	200097a4 	.word	0x200097a4
 800cc04:	20009720 	.word	0x20009720
 800cc08:	20009528 	.word	0x20009528

0800cc0c <rmw_init_options_copy>:
 800cc0c:	2800      	cmp	r0, #0
 800cc0e:	d03e      	beq.n	800cc8e <rmw_init_options_copy+0x82>
 800cc10:	b570      	push	{r4, r5, r6, lr}
 800cc12:	460d      	mov	r5, r1
 800cc14:	b149      	cbz	r1, 800cc2a <rmw_init_options_copy+0x1e>
 800cc16:	4604      	mov	r4, r0
 800cc18:	6880      	ldr	r0, [r0, #8]
 800cc1a:	b120      	cbz	r0, 800cc26 <rmw_init_options_copy+0x1a>
 800cc1c:	4b21      	ldr	r3, [pc, #132]	@ (800cca4 <rmw_init_options_copy+0x98>)
 800cc1e:	6819      	ldr	r1, [r3, #0]
 800cc20:	f7f3 fade 	bl	80001e0 <strcmp>
 800cc24:	bb78      	cbnz	r0, 800cc86 <rmw_init_options_copy+0x7a>
 800cc26:	68ab      	ldr	r3, [r5, #8]
 800cc28:	b11b      	cbz	r3, 800cc32 <rmw_init_options_copy+0x26>
 800cc2a:	f04f 0c0b 	mov.w	ip, #11
 800cc2e:	4660      	mov	r0, ip
 800cc30:	bd70      	pop	{r4, r5, r6, pc}
 800cc32:	2258      	movs	r2, #88	@ 0x58
 800cc34:	4621      	mov	r1, r4
 800cc36:	4628      	mov	r0, r5
 800cc38:	f104 063c 	add.w	r6, r4, #60	@ 0x3c
 800cc3c:	f007 fa4d 	bl	80140da <memcpy>
 800cc40:	4630      	mov	r0, r6
 800cc42:	f7fc fb57 	bl	80092f4 <rcutils_allocator_is_valid>
 800cc46:	2800      	cmp	r0, #0
 800cc48:	d0ef      	beq.n	800cc2a <rmw_init_options_copy+0x1e>
 800cc4a:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 800cc4c:	b138      	cbz	r0, 800cc5e <rmw_init_options_copy+0x52>
 800cc4e:	f105 0238 	add.w	r2, r5, #56	@ 0x38
 800cc52:	4631      	mov	r1, r6
 800cc54:	f005 fbb2 	bl	80123bc <rmw_enclave_options_copy>
 800cc58:	4684      	mov	ip, r0
 800cc5a:	2800      	cmp	r0, #0
 800cc5c:	d1e7      	bne.n	800cc2e <rmw_init_options_copy+0x22>
 800cc5e:	4812      	ldr	r0, [pc, #72]	@ (800cca8 <rmw_init_options_copy+0x9c>)
 800cc60:	f005 fd52 	bl	8012708 <get_memory>
 800cc64:	b1b8      	cbz	r0, 800cc96 <rmw_init_options_copy+0x8a>
 800cc66:	6883      	ldr	r3, [r0, #8]
 800cc68:	652b      	str	r3, [r5, #80]	@ 0x50
 800cc6a:	6d25      	ldr	r5, [r4, #80]	@ 0x50
 800cc6c:	3510      	adds	r5, #16
 800cc6e:	f103 0410 	add.w	r4, r3, #16
 800cc72:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800cc74:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800cc76:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800cc7a:	f04f 0c00 	mov.w	ip, #0
 800cc7e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800cc82:	4660      	mov	r0, ip
 800cc84:	bd70      	pop	{r4, r5, r6, pc}
 800cc86:	f04f 0c0c 	mov.w	ip, #12
 800cc8a:	4660      	mov	r0, ip
 800cc8c:	bd70      	pop	{r4, r5, r6, pc}
 800cc8e:	f04f 0c0b 	mov.w	ip, #11
 800cc92:	4660      	mov	r0, ip
 800cc94:	4770      	bx	lr
 800cc96:	6ba8      	ldr	r0, [r5, #56]	@ 0x38
 800cc98:	4631      	mov	r1, r6
 800cc9a:	f005 fbb1 	bl	8012400 <rmw_enclave_options_fini>
 800cc9e:	f04f 0c01 	mov.w	ip, #1
 800cca2:	e7c4      	b.n	800cc2e <rmw_init_options_copy+0x22>
 800cca4:	08015c60 	.word	0x08015c60
 800cca8:	200097a4 	.word	0x200097a4

0800ccac <rmw_init_options_fini>:
 800ccac:	2800      	cmp	r0, #0
 800ccae:	d035      	beq.n	800cd1c <rmw_init_options_fini+0x70>
 800ccb0:	b530      	push	{r4, r5, lr}
 800ccb2:	f100 053c 	add.w	r5, r0, #60	@ 0x3c
 800ccb6:	b097      	sub	sp, #92	@ 0x5c
 800ccb8:	4604      	mov	r4, r0
 800ccba:	4628      	mov	r0, r5
 800ccbc:	f7fc fb1a 	bl	80092f4 <rcutils_allocator_is_valid>
 800ccc0:	b320      	cbz	r0, 800cd0c <rmw_init_options_fini+0x60>
 800ccc2:	68a0      	ldr	r0, [r4, #8]
 800ccc4:	b120      	cbz	r0, 800ccd0 <rmw_init_options_fini+0x24>
 800ccc6:	4b16      	ldr	r3, [pc, #88]	@ (800cd20 <rmw_init_options_fini+0x74>)
 800ccc8:	6819      	ldr	r1, [r3, #0]
 800ccca:	f7f3 fa89 	bl	80001e0 <strcmp>
 800ccce:	bb18      	cbnz	r0, 800cd18 <rmw_init_options_fini+0x6c>
 800ccd0:	4b14      	ldr	r3, [pc, #80]	@ (800cd24 <rmw_init_options_fini+0x78>)
 800ccd2:	6819      	ldr	r1, [r3, #0]
 800ccd4:	b1e9      	cbz	r1, 800cd12 <rmw_init_options_fini+0x66>
 800ccd6:	6d22      	ldr	r2, [r4, #80]	@ 0x50
 800ccd8:	e001      	b.n	800ccde <rmw_init_options_fini+0x32>
 800ccda:	6849      	ldr	r1, [r1, #4]
 800ccdc:	b1c9      	cbz	r1, 800cd12 <rmw_init_options_fini+0x66>
 800ccde:	688b      	ldr	r3, [r1, #8]
 800cce0:	429a      	cmp	r2, r3
 800cce2:	d1fa      	bne.n	800ccda <rmw_init_options_fini+0x2e>
 800cce4:	480f      	ldr	r0, [pc, #60]	@ (800cd24 <rmw_init_options_fini+0x78>)
 800cce6:	f005 fd1f 	bl	8012728 <put_memory>
 800ccea:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 800ccec:	b118      	cbz	r0, 800ccf6 <rmw_init_options_fini+0x4a>
 800ccee:	4629      	mov	r1, r5
 800ccf0:	f005 fb86 	bl	8012400 <rmw_enclave_options_fini>
 800ccf4:	b940      	cbnz	r0, 800cd08 <rmw_init_options_fini+0x5c>
 800ccf6:	4668      	mov	r0, sp
 800ccf8:	f7ff fd50 	bl	800c79c <rmw_get_zero_initialized_init_options>
 800ccfc:	2258      	movs	r2, #88	@ 0x58
 800ccfe:	4669      	mov	r1, sp
 800cd00:	4620      	mov	r0, r4
 800cd02:	f007 f9ea 	bl	80140da <memcpy>
 800cd06:	2000      	movs	r0, #0
 800cd08:	b017      	add	sp, #92	@ 0x5c
 800cd0a:	bd30      	pop	{r4, r5, pc}
 800cd0c:	200b      	movs	r0, #11
 800cd0e:	b017      	add	sp, #92	@ 0x5c
 800cd10:	bd30      	pop	{r4, r5, pc}
 800cd12:	2001      	movs	r0, #1
 800cd14:	b017      	add	sp, #92	@ 0x5c
 800cd16:	bd30      	pop	{r4, r5, pc}
 800cd18:	200c      	movs	r0, #12
 800cd1a:	e7f5      	b.n	800cd08 <rmw_init_options_fini+0x5c>
 800cd1c:	200b      	movs	r0, #11
 800cd1e:	4770      	bx	lr
 800cd20:	08015c60 	.word	0x08015c60
 800cd24:	200097a4 	.word	0x200097a4

0800cd28 <rmw_init>:
 800cd28:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800cd2c:	b083      	sub	sp, #12
 800cd2e:	2800      	cmp	r0, #0
 800cd30:	f000 80d4 	beq.w	800cedc <rmw_init+0x1b4>
 800cd34:	460e      	mov	r6, r1
 800cd36:	2900      	cmp	r1, #0
 800cd38:	f000 80d0 	beq.w	800cedc <rmw_init+0x1b4>
 800cd3c:	6d03      	ldr	r3, [r0, #80]	@ 0x50
 800cd3e:	4605      	mov	r5, r0
 800cd40:	2b00      	cmp	r3, #0
 800cd42:	f000 80cb 	beq.w	800cedc <rmw_init+0x1b4>
 800cd46:	4b77      	ldr	r3, [pc, #476]	@ (800cf24 <rmw_init+0x1fc>)
 800cd48:	6880      	ldr	r0, [r0, #8]
 800cd4a:	681f      	ldr	r7, [r3, #0]
 800cd4c:	b128      	cbz	r0, 800cd5a <rmw_init+0x32>
 800cd4e:	4639      	mov	r1, r7
 800cd50:	f7f3 fa46 	bl	80001e0 <strcmp>
 800cd54:	2800      	cmp	r0, #0
 800cd56:	f040 80d3 	bne.w	800cf00 <rmw_init+0x1d8>
 800cd5a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800cd5e:	4c72      	ldr	r4, [pc, #456]	@ (800cf28 <rmw_init+0x200>)
 800cd60:	4972      	ldr	r1, [pc, #456]	@ (800cf2c <rmw_init+0x204>)
 800cd62:	4873      	ldr	r0, [pc, #460]	@ (800cf30 <rmw_init+0x208>)
 800cd64:	60b7      	str	r7, [r6, #8]
 800cd66:	e9c6 2300 	strd	r2, r3, [r6]
 800cd6a:	68eb      	ldr	r3, [r5, #12]
 800cd6c:	66b3      	str	r3, [r6, #104]	@ 0x68
 800cd6e:	2201      	movs	r2, #1
 800cd70:	f001 f82c 	bl	800ddcc <rmw_uxrce_init_session_memory>
 800cd74:	4620      	mov	r0, r4
 800cd76:	496f      	ldr	r1, [pc, #444]	@ (800cf34 <rmw_init+0x20c>)
 800cd78:	2204      	movs	r2, #4
 800cd7a:	f001 f867 	bl	800de4c <rmw_uxrce_init_static_input_buffer_memory>
 800cd7e:	f04f 0800 	mov.w	r8, #0
 800cd82:	486b      	ldr	r0, [pc, #428]	@ (800cf30 <rmw_init+0x208>)
 800cd84:	f884 800d 	strb.w	r8, [r4, #13]
 800cd88:	f005 fcbe 	bl	8012708 <get_memory>
 800cd8c:	2800      	cmp	r0, #0
 800cd8e:	f000 80b2 	beq.w	800cef6 <rmw_init+0x1ce>
 800cd92:	6884      	ldr	r4, [r0, #8]
 800cd94:	6d28      	ldr	r0, [r5, #80]	@ 0x50
 800cd96:	6a41      	ldr	r1, [r0, #36]	@ 0x24
 800cd98:	f890 c010 	ldrb.w	ip, [r0, #16]
 800cd9c:	e9d0 2306 	ldrd	r2, r3, [r0, #24]
 800cda0:	9101      	str	r1, [sp, #4]
 800cda2:	6a00      	ldr	r0, [r0, #32]
 800cda4:	9000      	str	r0, [sp, #0]
 800cda6:	f104 0910 	add.w	r9, r4, #16
 800cdaa:	4661      	mov	r1, ip
 800cdac:	4648      	mov	r0, r9
 800cdae:	f001 fca3 	bl	800e6f8 <uxr_set_custom_transport_callbacks>
 800cdb2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800cdb6:	e9c4 33e3 	strd	r3, r3, [r4, #908]	@ 0x38c
 800cdba:	f504 5380 	add.w	r3, r4, #4096	@ 0x1000
 800cdbe:	f504 725e 	add.w	r2, r4, #888	@ 0x378
 800cdc2:	e9c4 22e1 	strd	r2, r2, [r4, #900]	@ 0x384
 800cdc6:	495c      	ldr	r1, [pc, #368]	@ (800cf38 <rmw_init+0x210>)
 800cdc8:	f8c3 8594 	str.w	r8, [r3, #1428]	@ 0x594
 800cdcc:	f8c3 8598 	str.w	r8, [r3, #1432]	@ 0x598
 800cdd0:	f8c3 859c 	str.w	r8, [r3, #1436]	@ 0x59c
 800cdd4:	f8c3 85a0 	str.w	r8, [r3, #1440]	@ 0x5a0
 800cdd8:	4858      	ldr	r0, [pc, #352]	@ (800cf3c <rmw_init+0x214>)
 800cdda:	e9c4 78da 	strd	r7, r8, [r4, #872]	@ 0x368
 800cdde:	2201      	movs	r2, #1
 800cde0:	66f4      	str	r4, [r6, #108]	@ 0x6c
 800cde2:	f000 ffd3 	bl	800dd8c <rmw_uxrce_init_node_memory>
 800cde6:	4956      	ldr	r1, [pc, #344]	@ (800cf40 <rmw_init+0x218>)
 800cde8:	4856      	ldr	r0, [pc, #344]	@ (800cf44 <rmw_init+0x21c>)
 800cdea:	2205      	movs	r2, #5
 800cdec:	f000 ffae 	bl	800dd4c <rmw_uxrce_init_subscription_memory>
 800cdf0:	4955      	ldr	r1, [pc, #340]	@ (800cf48 <rmw_init+0x220>)
 800cdf2:	4856      	ldr	r0, [pc, #344]	@ (800cf4c <rmw_init+0x224>)
 800cdf4:	220a      	movs	r2, #10
 800cdf6:	f000 ff89 	bl	800dd0c <rmw_uxrce_init_publisher_memory>
 800cdfa:	4955      	ldr	r1, [pc, #340]	@ (800cf50 <rmw_init+0x228>)
 800cdfc:	4855      	ldr	r0, [pc, #340]	@ (800cf54 <rmw_init+0x22c>)
 800cdfe:	2201      	movs	r2, #1
 800ce00:	f000 ff44 	bl	800dc8c <rmw_uxrce_init_service_memory>
 800ce04:	4954      	ldr	r1, [pc, #336]	@ (800cf58 <rmw_init+0x230>)
 800ce06:	4855      	ldr	r0, [pc, #340]	@ (800cf5c <rmw_init+0x234>)
 800ce08:	2201      	movs	r2, #1
 800ce0a:	f000 ff5f 	bl	800dccc <rmw_uxrce_init_client_memory>
 800ce0e:	4954      	ldr	r1, [pc, #336]	@ (800cf60 <rmw_init+0x238>)
 800ce10:	4854      	ldr	r0, [pc, #336]	@ (800cf64 <rmw_init+0x23c>)
 800ce12:	220f      	movs	r2, #15
 800ce14:	f000 fffa 	bl	800de0c <rmw_uxrce_init_topic_memory>
 800ce18:	4953      	ldr	r1, [pc, #332]	@ (800cf68 <rmw_init+0x240>)
 800ce1a:	4854      	ldr	r0, [pc, #336]	@ (800cf6c <rmw_init+0x244>)
 800ce1c:	2203      	movs	r2, #3
 800ce1e:	f001 f835 	bl	800de8c <rmw_uxrce_init_init_options_impl_memory>
 800ce22:	4953      	ldr	r1, [pc, #332]	@ (800cf70 <rmw_init+0x248>)
 800ce24:	4853      	ldr	r0, [pc, #332]	@ (800cf74 <rmw_init+0x24c>)
 800ce26:	2204      	movs	r2, #4
 800ce28:	f001 f850 	bl	800decc <rmw_uxrce_init_wait_set_memory>
 800ce2c:	4952      	ldr	r1, [pc, #328]	@ (800cf78 <rmw_init+0x250>)
 800ce2e:	4853      	ldr	r0, [pc, #332]	@ (800cf7c <rmw_init+0x254>)
 800ce30:	2204      	movs	r2, #4
 800ce32:	f001 f86b 	bl	800df0c <rmw_uxrce_init_guard_condition_memory>
 800ce36:	6d29      	ldr	r1, [r5, #80]	@ 0x50
 800ce38:	6ef0      	ldr	r0, [r6, #108]	@ 0x6c
 800ce3a:	4642      	mov	r2, r8
 800ce3c:	f000 fd6e 	bl	800d91c <rmw_uxrce_transport_init>
 800ce40:	4607      	mov	r7, r0
 800ce42:	2800      	cmp	r0, #0
 800ce44:	d161      	bne.n	800cf0a <rmw_init+0x1e2>
 800ce46:	6d2b      	ldr	r3, [r5, #80]	@ 0x50
 800ce48:	f504 7528 	add.w	r5, r4, #672	@ 0x2a0
 800ce4c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800ce4e:	4628      	mov	r0, r5
 800ce50:	f504 7122 	add.w	r1, r4, #648	@ 0x288
 800ce54:	f001 fe88 	bl	800eb68 <uxr_init_session>
 800ce58:	4628      	mov	r0, r5
 800ce5a:	4949      	ldr	r1, [pc, #292]	@ (800cf80 <rmw_init+0x258>)
 800ce5c:	4622      	mov	r2, r4
 800ce5e:	f001 fea7 	bl	800ebb0 <uxr_set_topic_callback>
 800ce62:	4628      	mov	r0, r5
 800ce64:	4947      	ldr	r1, [pc, #284]	@ (800cf84 <rmw_init+0x25c>)
 800ce66:	463a      	mov	r2, r7
 800ce68:	f001 fe9e 	bl	800eba8 <uxr_set_status_callback>
 800ce6c:	4628      	mov	r0, r5
 800ce6e:	4946      	ldr	r1, [pc, #280]	@ (800cf88 <rmw_init+0x260>)
 800ce70:	463a      	mov	r2, r7
 800ce72:	f001 fea1 	bl	800ebb8 <uxr_set_request_callback>
 800ce76:	4628      	mov	r0, r5
 800ce78:	4944      	ldr	r1, [pc, #272]	@ (800cf8c <rmw_init+0x264>)
 800ce7a:	463a      	mov	r2, r7
 800ce7c:	f001 fea0 	bl	800ebc0 <uxr_set_reply_callback>
 800ce80:	f8b4 2298 	ldrh.w	r2, [r4, #664]	@ 0x298
 800ce84:	2304      	movs	r3, #4
 800ce86:	0092      	lsls	r2, r2, #2
 800ce88:	f504 7165 	add.w	r1, r4, #916	@ 0x394
 800ce8c:	4628      	mov	r0, r5
 800ce8e:	f001 fec5 	bl	800ec1c <uxr_create_input_reliable_stream>
 800ce92:	f8b4 2298 	ldrh.w	r2, [r4, #664]	@ 0x298
 800ce96:	f8c4 0374 	str.w	r0, [r4, #884]	@ 0x374
 800ce9a:	2304      	movs	r3, #4
 800ce9c:	0092      	lsls	r2, r2, #2
 800ce9e:	f604 3194 	addw	r1, r4, #2964	@ 0xb94
 800cea2:	4628      	mov	r0, r5
 800cea4:	f001 fea2 	bl	800ebec <uxr_create_output_reliable_stream>
 800cea8:	f8c4 0378 	str.w	r0, [r4, #888]	@ 0x378
 800ceac:	4628      	mov	r0, r5
 800ceae:	f001 feaf 	bl	800ec10 <uxr_create_input_best_effort_stream>
 800ceb2:	f504 519c 	add.w	r1, r4, #4992	@ 0x1380
 800ceb6:	f8b4 2298 	ldrh.w	r2, [r4, #664]	@ 0x298
 800ceba:	f8c4 0380 	str.w	r0, [r4, #896]	@ 0x380
 800cebe:	3114      	adds	r1, #20
 800cec0:	4628      	mov	r0, r5
 800cec2:	f001 fe81 	bl	800ebc8 <uxr_create_output_best_effort_stream>
 800cec6:	f8c4 037c 	str.w	r0, [r4, #892]	@ 0x37c
 800ceca:	4628      	mov	r0, r5
 800cecc:	f002 fbca 	bl	800f664 <uxr_create_session>
 800ced0:	4605      	mov	r5, r0
 800ced2:	b140      	cbz	r0, 800cee6 <rmw_init+0x1be>
 800ced4:	4638      	mov	r0, r7
 800ced6:	b003      	add	sp, #12
 800ced8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cedc:	270b      	movs	r7, #11
 800cede:	4638      	mov	r0, r7
 800cee0:	b003      	add	sp, #12
 800cee2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cee6:	4648      	mov	r0, r9
 800cee8:	f001 fc48 	bl	800e77c <uxr_close_custom_transport>
 800ceec:	4810      	ldr	r0, [pc, #64]	@ (800cf30 <rmw_init+0x208>)
 800ceee:	4621      	mov	r1, r4
 800cef0:	f005 fc1a 	bl	8012728 <put_memory>
 800cef4:	66f5      	str	r5, [r6, #108]	@ 0x6c
 800cef6:	2701      	movs	r7, #1
 800cef8:	4638      	mov	r0, r7
 800cefa:	b003      	add	sp, #12
 800cefc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cf00:	270c      	movs	r7, #12
 800cf02:	4638      	mov	r0, r7
 800cf04:	b003      	add	sp, #12
 800cf06:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cf0a:	4648      	mov	r0, r9
 800cf0c:	f001 fc36 	bl	800e77c <uxr_close_custom_transport>
 800cf10:	4807      	ldr	r0, [pc, #28]	@ (800cf30 <rmw_init+0x208>)
 800cf12:	4621      	mov	r1, r4
 800cf14:	f005 fc08 	bl	8012728 <put_memory>
 800cf18:	4638      	mov	r0, r7
 800cf1a:	f8c6 806c 	str.w	r8, [r6, #108]	@ 0x6c
 800cf1e:	b003      	add	sp, #12
 800cf20:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cf24:	08015c60 	.word	0x08015c60
 800cf28:	2000b8b8 	.word	0x2000b8b8
 800cf2c:	2000c9b0 	.word	0x2000c9b0
 800cf30:	2000df58 	.word	0x2000df58
 800cf34:	200097b8 	.word	0x200097b8
 800cf38:	2000c8f8 	.word	0x2000c8f8
 800cf3c:	2000c99c 	.word	0x2000c99c
 800cf40:	2000bc30 	.word	0x2000bc30
 800cf44:	2000c068 	.word	0x2000c068
 800cf48:	2000c078 	.word	0x2000c078
 800cf4c:	2000c8e8 	.word	0x2000c8e8
 800cf50:	2000bb58 	.word	0x2000bb58
 800cf54:	2000bc20 	.word	0x2000bc20
 800cf58:	2000ba80 	.word	0x2000ba80
 800cf5c:	2000bb48 	.word	0x2000bb48
 800cf60:	2000b8c8 	.word	0x2000b8c8
 800cf64:	2000ba6c 	.word	0x2000ba6c
 800cf68:	20009720 	.word	0x20009720
 800cf6c:	200097a4 	.word	0x200097a4
 800cf70:	200096a0 	.word	0x200096a0
 800cf74:	20009710 	.word	0x20009710
 800cf78:	20009610 	.word	0x20009610
 800cf7c:	20009690 	.word	0x20009690
 800cf80:	08012541 	.word	0x08012541
 800cf84:	08012539 	.word	0x08012539
 800cf88:	080125d9 	.word	0x080125d9
 800cf8c:	08012675 	.word	0x08012675

0800cf90 <rmw_context_fini>:
 800cf90:	4b17      	ldr	r3, [pc, #92]	@ (800cff0 <rmw_context_fini+0x60>)
 800cf92:	b570      	push	{r4, r5, r6, lr}
 800cf94:	681c      	ldr	r4, [r3, #0]
 800cf96:	4605      	mov	r5, r0
 800cf98:	6ec0      	ldr	r0, [r0, #108]	@ 0x6c
 800cf9a:	b33c      	cbz	r4, 800cfec <rmw_context_fini+0x5c>
 800cf9c:	2600      	movs	r6, #0
 800cf9e:	e9d4 4301 	ldrd	r4, r3, [r4, #4]
 800cfa2:	691a      	ldr	r2, [r3, #16]
 800cfa4:	4282      	cmp	r2, r0
 800cfa6:	d018      	beq.n	800cfda <rmw_context_fini+0x4a>
 800cfa8:	2c00      	cmp	r4, #0
 800cfaa:	d1f8      	bne.n	800cf9e <rmw_context_fini+0xe>
 800cfac:	b188      	cbz	r0, 800cfd2 <rmw_context_fini+0x42>
 800cfae:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 800cfb2:	789b      	ldrb	r3, [r3, #2]
 800cfb4:	2b01      	cmp	r3, #1
 800cfb6:	bf14      	ite	ne
 800cfb8:	210a      	movne	r1, #10
 800cfba:	2100      	moveq	r1, #0
 800cfbc:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800cfc0:	f002 fb28 	bl	800f614 <uxr_delete_session_retries>
 800cfc4:	6ee8      	ldr	r0, [r5, #108]	@ 0x6c
 800cfc6:	f000 ffc1 	bl	800df4c <rmw_uxrce_fini_session_memory>
 800cfca:	6ee8      	ldr	r0, [r5, #108]	@ 0x6c
 800cfcc:	3010      	adds	r0, #16
 800cfce:	f001 fbd5 	bl	800e77c <uxr_close_custom_transport>
 800cfd2:	2300      	movs	r3, #0
 800cfd4:	66eb      	str	r3, [r5, #108]	@ 0x6c
 800cfd6:	4630      	mov	r0, r6
 800cfd8:	bd70      	pop	{r4, r5, r6, pc}
 800cfda:	f103 0018 	add.w	r0, r3, #24
 800cfde:	f000 f89b 	bl	800d118 <rmw_destroy_node>
 800cfe2:	4606      	mov	r6, r0
 800cfe4:	6ee8      	ldr	r0, [r5, #108]	@ 0x6c
 800cfe6:	2c00      	cmp	r4, #0
 800cfe8:	d1d9      	bne.n	800cf9e <rmw_context_fini+0xe>
 800cfea:	e7df      	b.n	800cfac <rmw_context_fini+0x1c>
 800cfec:	4626      	mov	r6, r4
 800cfee:	e7dd      	b.n	800cfac <rmw_context_fini+0x1c>
 800cff0:	2000c99c 	.word	0x2000c99c

0800cff4 <create_node>:
 800cff4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800cff8:	b083      	sub	sp, #12
 800cffa:	2b00      	cmp	r3, #0
 800cffc:	d063      	beq.n	800d0c6 <create_node+0xd2>
 800cffe:	4606      	mov	r6, r0
 800d000:	4836      	ldr	r0, [pc, #216]	@ (800d0dc <create_node+0xe8>)
 800d002:	460f      	mov	r7, r1
 800d004:	4690      	mov	r8, r2
 800d006:	461d      	mov	r5, r3
 800d008:	f005 fb7e 	bl	8012708 <get_memory>
 800d00c:	2800      	cmp	r0, #0
 800d00e:	d05a      	beq.n	800d0c6 <create_node+0xd2>
 800d010:	6884      	ldr	r4, [r0, #8]
 800d012:	6eeb      	ldr	r3, [r5, #108]	@ 0x6c
 800d014:	6123      	str	r3, [r4, #16]
 800d016:	f7ff fd91 	bl	800cb3c <rmw_get_implementation_identifier>
 800d01a:	f104 092c 	add.w	r9, r4, #44	@ 0x2c
 800d01e:	e9c4 0406 	strd	r0, r4, [r4, #24]
 800d022:	f8c4 9020 	str.w	r9, [r4, #32]
 800d026:	4630      	mov	r0, r6
 800d028:	f7f3 f93a 	bl	80002a0 <strlen>
 800d02c:	1c42      	adds	r2, r0, #1
 800d02e:	2a3c      	cmp	r2, #60	@ 0x3c
 800d030:	f104 0518 	add.w	r5, r4, #24
 800d034:	d844      	bhi.n	800d0c0 <create_node+0xcc>
 800d036:	4648      	mov	r0, r9
 800d038:	4631      	mov	r1, r6
 800d03a:	f104 0968 	add.w	r9, r4, #104	@ 0x68
 800d03e:	f007 f84c 	bl	80140da <memcpy>
 800d042:	f8c4 9024 	str.w	r9, [r4, #36]	@ 0x24
 800d046:	4638      	mov	r0, r7
 800d048:	f7f3 f92a 	bl	80002a0 <strlen>
 800d04c:	1c42      	adds	r2, r0, #1
 800d04e:	2a3c      	cmp	r2, #60	@ 0x3c
 800d050:	d836      	bhi.n	800d0c0 <create_node+0xcc>
 800d052:	4639      	mov	r1, r7
 800d054:	4648      	mov	r0, r9
 800d056:	f007 f840 	bl	80140da <memcpy>
 800d05a:	6923      	ldr	r3, [r4, #16]
 800d05c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800d060:	2101      	movs	r1, #1
 800d062:	f8b3 0594 	ldrh.w	r0, [r3, #1428]	@ 0x594
 800d066:	1842      	adds	r2, r0, r1
 800d068:	f8a3 2594 	strh.w	r2, [r3, #1428]	@ 0x594
 800d06c:	f001 fb8a 	bl	800e784 <uxr_object_id>
 800d070:	6160      	str	r0, [r4, #20]
 800d072:	783b      	ldrb	r3, [r7, #0]
 800d074:	2b2f      	cmp	r3, #47	@ 0x2f
 800d076:	d128      	bne.n	800d0ca <create_node+0xd6>
 800d078:	787b      	ldrb	r3, [r7, #1]
 800d07a:	bb33      	cbnz	r3, 800d0ca <create_node+0xd6>
 800d07c:	4a18      	ldr	r2, [pc, #96]	@ (800d0e0 <create_node+0xec>)
 800d07e:	4819      	ldr	r0, [pc, #100]	@ (800d0e4 <create_node+0xf0>)
 800d080:	4633      	mov	r3, r6
 800d082:	213c      	movs	r1, #60	@ 0x3c
 800d084:	f006 fe6e 	bl	8013d64 <sniprintf>
 800d088:	6920      	ldr	r0, [r4, #16]
 800d08a:	4916      	ldr	r1, [pc, #88]	@ (800d0e4 <create_node+0xf0>)
 800d08c:	f8d0 2384 	ldr.w	r2, [r0, #900]	@ 0x384
 800d090:	9100      	str	r1, [sp, #0]
 800d092:	2106      	movs	r1, #6
 800d094:	9101      	str	r1, [sp, #4]
 800d096:	6811      	ldr	r1, [r2, #0]
 800d098:	6962      	ldr	r2, [r4, #20]
 800d09a:	fa1f f388 	uxth.w	r3, r8
 800d09e:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800d0a2:	f001 f9b1 	bl	800e408 <uxr_buffer_create_participant_bin>
 800d0a6:	4602      	mov	r2, r0
 800d0a8:	6920      	ldr	r0, [r4, #16]
 800d0aa:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 800d0ae:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 800d0b2:	f001 f8cb 	bl	800e24c <run_xrce_session>
 800d0b6:	b118      	cbz	r0, 800d0c0 <create_node+0xcc>
 800d0b8:	4628      	mov	r0, r5
 800d0ba:	b003      	add	sp, #12
 800d0bc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d0c0:	4628      	mov	r0, r5
 800d0c2:	f000 ff49 	bl	800df58 <rmw_uxrce_fini_node_memory>
 800d0c6:	2500      	movs	r5, #0
 800d0c8:	e7f6      	b.n	800d0b8 <create_node+0xc4>
 800d0ca:	4a07      	ldr	r2, [pc, #28]	@ (800d0e8 <create_node+0xf4>)
 800d0cc:	9600      	str	r6, [sp, #0]
 800d0ce:	463b      	mov	r3, r7
 800d0d0:	213c      	movs	r1, #60	@ 0x3c
 800d0d2:	4804      	ldr	r0, [pc, #16]	@ (800d0e4 <create_node+0xf0>)
 800d0d4:	f006 fe46 	bl	8013d64 <sniprintf>
 800d0d8:	e7d6      	b.n	800d088 <create_node+0x94>
 800d0da:	bf00      	nop
 800d0dc:	2000c99c 	.word	0x2000c99c
 800d0e0:	08015428 	.word	0x08015428
 800d0e4:	200095d4 	.word	0x200095d4
 800d0e8:	080150f4 	.word	0x080150f4

0800d0ec <rmw_create_node>:
 800d0ec:	b191      	cbz	r1, 800d114 <rmw_create_node+0x28>
 800d0ee:	b410      	push	{r4}
 800d0f0:	4614      	mov	r4, r2
 800d0f2:	780a      	ldrb	r2, [r1, #0]
 800d0f4:	4603      	mov	r3, r0
 800d0f6:	4608      	mov	r0, r1
 800d0f8:	b142      	cbz	r2, 800d10c <rmw_create_node+0x20>
 800d0fa:	b13c      	cbz	r4, 800d10c <rmw_create_node+0x20>
 800d0fc:	7822      	ldrb	r2, [r4, #0]
 800d0fe:	b12a      	cbz	r2, 800d10c <rmw_create_node+0x20>
 800d100:	4621      	mov	r1, r4
 800d102:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 800d104:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d108:	f7ff bf74 	b.w	800cff4 <create_node>
 800d10c:	2000      	movs	r0, #0
 800d10e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d112:	4770      	bx	lr
 800d114:	2000      	movs	r0, #0
 800d116:	4770      	bx	lr

0800d118 <rmw_destroy_node>:
 800d118:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d11a:	b328      	cbz	r0, 800d168 <rmw_destroy_node+0x50>
 800d11c:	4607      	mov	r7, r0
 800d11e:	6800      	ldr	r0, [r0, #0]
 800d120:	b120      	cbz	r0, 800d12c <rmw_destroy_node+0x14>
 800d122:	4b36      	ldr	r3, [pc, #216]	@ (800d1fc <rmw_destroy_node+0xe4>)
 800d124:	6819      	ldr	r1, [r3, #0]
 800d126:	f7f3 f85b 	bl	80001e0 <strcmp>
 800d12a:	b9e8      	cbnz	r0, 800d168 <rmw_destroy_node+0x50>
 800d12c:	687d      	ldr	r5, [r7, #4]
 800d12e:	b1dd      	cbz	r5, 800d168 <rmw_destroy_node+0x50>
 800d130:	4b33      	ldr	r3, [pc, #204]	@ (800d200 <rmw_destroy_node+0xe8>)
 800d132:	681c      	ldr	r4, [r3, #0]
 800d134:	2c00      	cmp	r4, #0
 800d136:	d05f      	beq.n	800d1f8 <rmw_destroy_node+0xe0>
 800d138:	2600      	movs	r6, #0
 800d13a:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 800d13e:	f8d1 3080 	ldr.w	r3, [r1, #128]	@ 0x80
 800d142:	429d      	cmp	r5, r3
 800d144:	d013      	beq.n	800d16e <rmw_destroy_node+0x56>
 800d146:	2c00      	cmp	r4, #0
 800d148:	d1f7      	bne.n	800d13a <rmw_destroy_node+0x22>
 800d14a:	4b2e      	ldr	r3, [pc, #184]	@ (800d204 <rmw_destroy_node+0xec>)
 800d14c:	681c      	ldr	r4, [r3, #0]
 800d14e:	b1c4      	cbz	r4, 800d182 <rmw_destroy_node+0x6a>
 800d150:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 800d154:	6a0b      	ldr	r3, [r1, #32]
 800d156:	429d      	cmp	r5, r3
 800d158:	d1f9      	bne.n	800d14e <rmw_destroy_node+0x36>
 800d15a:	317c      	adds	r1, #124	@ 0x7c
 800d15c:	4638      	mov	r0, r7
 800d15e:	f000 fb2b 	bl	800d7b8 <rmw_destroy_subscription>
 800d162:	2801      	cmp	r0, #1
 800d164:	4606      	mov	r6, r0
 800d166:	d1f2      	bne.n	800d14e <rmw_destroy_node+0x36>
 800d168:	2601      	movs	r6, #1
 800d16a:	4630      	mov	r0, r6
 800d16c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d16e:	3184      	adds	r1, #132	@ 0x84
 800d170:	4638      	mov	r0, r7
 800d172:	f000 f853 	bl	800d21c <rmw_destroy_publisher>
 800d176:	2801      	cmp	r0, #1
 800d178:	4606      	mov	r6, r0
 800d17a:	d0f5      	beq.n	800d168 <rmw_destroy_node+0x50>
 800d17c:	2c00      	cmp	r4, #0
 800d17e:	d1dc      	bne.n	800d13a <rmw_destroy_node+0x22>
 800d180:	e7e3      	b.n	800d14a <rmw_destroy_node+0x32>
 800d182:	4b21      	ldr	r3, [pc, #132]	@ (800d208 <rmw_destroy_node+0xf0>)
 800d184:	681c      	ldr	r4, [r3, #0]
 800d186:	b16c      	cbz	r4, 800d1a4 <rmw_destroy_node+0x8c>
 800d188:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 800d18c:	6f8b      	ldr	r3, [r1, #120]	@ 0x78
 800d18e:	429d      	cmp	r5, r3
 800d190:	d1f9      	bne.n	800d186 <rmw_destroy_node+0x6e>
 800d192:	317c      	adds	r1, #124	@ 0x7c
 800d194:	4638      	mov	r0, r7
 800d196:	f000 f9dd 	bl	800d554 <rmw_destroy_service>
 800d19a:	2801      	cmp	r0, #1
 800d19c:	4606      	mov	r6, r0
 800d19e:	d0e3      	beq.n	800d168 <rmw_destroy_node+0x50>
 800d1a0:	2c00      	cmp	r4, #0
 800d1a2:	d1f1      	bne.n	800d188 <rmw_destroy_node+0x70>
 800d1a4:	4b19      	ldr	r3, [pc, #100]	@ (800d20c <rmw_destroy_node+0xf4>)
 800d1a6:	681c      	ldr	r4, [r3, #0]
 800d1a8:	b16c      	cbz	r4, 800d1c6 <rmw_destroy_node+0xae>
 800d1aa:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 800d1ae:	6f8b      	ldr	r3, [r1, #120]	@ 0x78
 800d1b0:	429d      	cmp	r5, r3
 800d1b2:	d1f9      	bne.n	800d1a8 <rmw_destroy_node+0x90>
 800d1b4:	317c      	adds	r1, #124	@ 0x7c
 800d1b6:	4638      	mov	r0, r7
 800d1b8:	f7ff fc5e 	bl	800ca78 <rmw_destroy_client>
 800d1bc:	2801      	cmp	r0, #1
 800d1be:	4606      	mov	r6, r0
 800d1c0:	d0d2      	beq.n	800d168 <rmw_destroy_node+0x50>
 800d1c2:	2c00      	cmp	r4, #0
 800d1c4:	d1f1      	bne.n	800d1aa <rmw_destroy_node+0x92>
 800d1c6:	6928      	ldr	r0, [r5, #16]
 800d1c8:	696a      	ldr	r2, [r5, #20]
 800d1ca:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 800d1ce:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800d1d2:	6819      	ldr	r1, [r3, #0]
 800d1d4:	f001 f8ce 	bl	800e374 <uxr_buffer_delete_entity>
 800d1d8:	4602      	mov	r2, r0
 800d1da:	6928      	ldr	r0, [r5, #16]
 800d1dc:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 800d1e0:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 800d1e4:	f001 f832 	bl	800e24c <run_xrce_session>
 800d1e8:	2800      	cmp	r0, #0
 800d1ea:	bf08      	it	eq
 800d1ec:	2602      	moveq	r6, #2
 800d1ee:	4638      	mov	r0, r7
 800d1f0:	f000 feb2 	bl	800df58 <rmw_uxrce_fini_node_memory>
 800d1f4:	4630      	mov	r0, r6
 800d1f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d1f8:	4626      	mov	r6, r4
 800d1fa:	e7a6      	b.n	800d14a <rmw_destroy_node+0x32>
 800d1fc:	08015c60 	.word	0x08015c60
 800d200:	2000c8e8 	.word	0x2000c8e8
 800d204:	2000c068 	.word	0x2000c068
 800d208:	2000bc20 	.word	0x2000bc20
 800d20c:	2000bb48 	.word	0x2000bb48

0800d210 <rmw_node_get_graph_guard_condition>:
 800d210:	6843      	ldr	r3, [r0, #4]
 800d212:	6918      	ldr	r0, [r3, #16]
 800d214:	f500 705a 	add.w	r0, r0, #872	@ 0x368
 800d218:	4770      	bx	lr
 800d21a:	bf00      	nop

0800d21c <rmw_destroy_publisher>:
 800d21c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d220:	b128      	cbz	r0, 800d22e <rmw_destroy_publisher+0x12>
 800d222:	4604      	mov	r4, r0
 800d224:	6800      	ldr	r0, [r0, #0]
 800d226:	460d      	mov	r5, r1
 800d228:	f001 f896 	bl	800e358 <is_uxrce_rmw_identifier_valid>
 800d22c:	b918      	cbnz	r0, 800d236 <rmw_destroy_publisher+0x1a>
 800d22e:	2401      	movs	r4, #1
 800d230:	4620      	mov	r0, r4
 800d232:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d236:	6863      	ldr	r3, [r4, #4]
 800d238:	2b00      	cmp	r3, #0
 800d23a:	d0f8      	beq.n	800d22e <rmw_destroy_publisher+0x12>
 800d23c:	2d00      	cmp	r5, #0
 800d23e:	d0f6      	beq.n	800d22e <rmw_destroy_publisher+0x12>
 800d240:	6828      	ldr	r0, [r5, #0]
 800d242:	f001 f889 	bl	800e358 <is_uxrce_rmw_identifier_valid>
 800d246:	2800      	cmp	r0, #0
 800d248:	d0f1      	beq.n	800d22e <rmw_destroy_publisher+0x12>
 800d24a:	686c      	ldr	r4, [r5, #4]
 800d24c:	2c00      	cmp	r4, #0
 800d24e:	d0ee      	beq.n	800d22e <rmw_destroy_publisher+0x12>
 800d250:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 800d252:	f8d4 7080 	ldr.w	r7, [r4, #128]	@ 0x80
 800d256:	f005 faf7 	bl	8012848 <destroy_topic>
 800d25a:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 800d25e:	6962      	ldr	r2, [r4, #20]
 800d260:	6918      	ldr	r0, [r3, #16]
 800d262:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 800d266:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800d26a:	6819      	ldr	r1, [r3, #0]
 800d26c:	f001 f882 	bl	800e374 <uxr_buffer_delete_entity>
 800d270:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 800d274:	6922      	ldr	r2, [r4, #16]
 800d276:	4680      	mov	r8, r0
 800d278:	6918      	ldr	r0, [r3, #16]
 800d27a:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 800d27e:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800d282:	6819      	ldr	r1, [r3, #0]
 800d284:	f001 f876 	bl	800e374 <uxr_buffer_delete_entity>
 800d288:	4606      	mov	r6, r0
 800d28a:	6938      	ldr	r0, [r7, #16]
 800d28c:	4642      	mov	r2, r8
 800d28e:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 800d292:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 800d296:	f000 ffd9 	bl	800e24c <run_xrce_session>
 800d29a:	4604      	mov	r4, r0
 800d29c:	6938      	ldr	r0, [r7, #16]
 800d29e:	4632      	mov	r2, r6
 800d2a0:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 800d2a4:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 800d2a8:	f000 ffd0 	bl	800e24c <run_xrce_session>
 800d2ac:	4004      	ands	r4, r0
 800d2ae:	f084 0401 	eor.w	r4, r4, #1
 800d2b2:	b2e4      	uxtb	r4, r4
 800d2b4:	4628      	mov	r0, r5
 800d2b6:	0064      	lsls	r4, r4, #1
 800d2b8:	f000 fe66 	bl	800df88 <rmw_uxrce_fini_publisher_memory>
 800d2bc:	e7b8      	b.n	800d230 <rmw_destroy_publisher+0x14>
 800d2be:	bf00      	nop

0800d2c0 <rmw_send_request>:
 800d2c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d2c4:	4604      	mov	r4, r0
 800d2c6:	6800      	ldr	r0, [r0, #0]
 800d2c8:	b08a      	sub	sp, #40	@ 0x28
 800d2ca:	460e      	mov	r6, r1
 800d2cc:	4615      	mov	r5, r2
 800d2ce:	b128      	cbz	r0, 800d2dc <rmw_send_request+0x1c>
 800d2d0:	4b1e      	ldr	r3, [pc, #120]	@ (800d34c <rmw_send_request+0x8c>)
 800d2d2:	6819      	ldr	r1, [r3, #0]
 800d2d4:	f7f2 ff84 	bl	80001e0 <strcmp>
 800d2d8:	2800      	cmp	r0, #0
 800d2da:	d133      	bne.n	800d344 <rmw_send_request+0x84>
 800d2dc:	6864      	ldr	r4, [r4, #4]
 800d2de:	6963      	ldr	r3, [r4, #20]
 800d2e0:	6fa7      	ldr	r7, [r4, #120]	@ 0x78
 800d2e2:	689b      	ldr	r3, [r3, #8]
 800d2e4:	4798      	blx	r3
 800d2e6:	f8d0 8004 	ldr.w	r8, [r0, #4]
 800d2ea:	4630      	mov	r0, r6
 800d2ec:	f8d8 3010 	ldr.w	r3, [r8, #16]
 800d2f0:	4798      	blx	r3
 800d2f2:	693b      	ldr	r3, [r7, #16]
 800d2f4:	9000      	str	r0, [sp, #0]
 800d2f6:	6922      	ldr	r2, [r4, #16]
 800d2f8:	6f21      	ldr	r1, [r4, #112]	@ 0x70
 800d2fa:	f503 7028 	add.w	r0, r3, #672	@ 0x2a0
 800d2fe:	ab02      	add	r3, sp, #8
 800d300:	f003 fa82 	bl	8010808 <uxr_prepare_output_stream>
 800d304:	2300      	movs	r3, #0
 800d306:	6028      	str	r0, [r5, #0]
 800d308:	606b      	str	r3, [r5, #4]
 800d30a:	b190      	cbz	r0, 800d332 <rmw_send_request+0x72>
 800d30c:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800d310:	a902      	add	r1, sp, #8
 800d312:	4630      	mov	r0, r6
 800d314:	4798      	blx	r3
 800d316:	f894 3072 	ldrb.w	r3, [r4, #114]	@ 0x72
 800d31a:	6938      	ldr	r0, [r7, #16]
 800d31c:	2b01      	cmp	r3, #1
 800d31e:	d00c      	beq.n	800d33a <rmw_send_request+0x7a>
 800d320:	6f61      	ldr	r1, [r4, #116]	@ 0x74
 800d322:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800d326:	f002 f827 	bl	800f378 <uxr_run_session_until_confirm_delivery>
 800d32a:	2000      	movs	r0, #0
 800d32c:	b00a      	add	sp, #40	@ 0x28
 800d32e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d332:	2001      	movs	r0, #1
 800d334:	b00a      	add	sp, #40	@ 0x28
 800d336:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d33a:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800d33e:	f001 fc83 	bl	800ec48 <uxr_flash_output_streams>
 800d342:	e7f2      	b.n	800d32a <rmw_send_request+0x6a>
 800d344:	200c      	movs	r0, #12
 800d346:	b00a      	add	sp, #40	@ 0x28
 800d348:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d34c:	08015c60 	.word	0x08015c60

0800d350 <rmw_take_request>:
 800d350:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d354:	4605      	mov	r5, r0
 800d356:	6800      	ldr	r0, [r0, #0]
 800d358:	b089      	sub	sp, #36	@ 0x24
 800d35a:	460c      	mov	r4, r1
 800d35c:	4690      	mov	r8, r2
 800d35e:	461e      	mov	r6, r3
 800d360:	b128      	cbz	r0, 800d36e <rmw_take_request+0x1e>
 800d362:	4b28      	ldr	r3, [pc, #160]	@ (800d404 <rmw_take_request+0xb4>)
 800d364:	6819      	ldr	r1, [r3, #0]
 800d366:	f7f2 ff3b 	bl	80001e0 <strcmp>
 800d36a:	2800      	cmp	r0, #0
 800d36c:	d146      	bne.n	800d3fc <rmw_take_request+0xac>
 800d36e:	b10e      	cbz	r6, 800d374 <rmw_take_request+0x24>
 800d370:	2300      	movs	r3, #0
 800d372:	7033      	strb	r3, [r6, #0]
 800d374:	f8d5 9004 	ldr.w	r9, [r5, #4]
 800d378:	f000 feea 	bl	800e150 <rmw_uxrce_clean_expired_static_input_buffer>
 800d37c:	4648      	mov	r0, r9
 800d37e:	f000 febf 	bl	800e100 <rmw_uxrce_find_static_input_buffer_by_owner>
 800d382:	4607      	mov	r7, r0
 800d384:	b3b0      	cbz	r0, 800d3f4 <rmw_take_request+0xa4>
 800d386:	6885      	ldr	r5, [r0, #8]
 800d388:	f8d5 3838 	ldr.w	r3, [r5, #2104]	@ 0x838
 800d38c:	f8d5 283c 	ldr.w	r2, [r5, #2108]	@ 0x83c
 800d390:	e9c4 2308 	strd	r2, r3, [r4, #32]
 800d394:	f895 3837 	ldrb.w	r3, [r5, #2103]	@ 0x837
 800d398:	7423      	strb	r3, [r4, #16]
 800d39a:	f8b5 3834 	ldrh.w	r3, [r5, #2100]	@ 0x834
 800d39e:	f895 2836 	ldrb.w	r2, [r5, #2102]	@ 0x836
 800d3a2:	74e2      	strb	r2, [r4, #19]
 800d3a4:	f8a4 3011 	strh.w	r3, [r4, #17]
 800d3a8:	f8d5 2828 	ldr.w	r2, [r5, #2088]	@ 0x828
 800d3ac:	f8d5 382c 	ldr.w	r3, [r5, #2092]	@ 0x82c
 800d3b0:	f8d5 1830 	ldr.w	r1, [r5, #2096]	@ 0x830
 800d3b4:	61e1      	str	r1, [r4, #28]
 800d3b6:	6162      	str	r2, [r4, #20]
 800d3b8:	61a3      	str	r3, [r4, #24]
 800d3ba:	f8d9 3014 	ldr.w	r3, [r9, #20]
 800d3be:	689b      	ldr	r3, [r3, #8]
 800d3c0:	4798      	blx	r3
 800d3c2:	6844      	ldr	r4, [r0, #4]
 800d3c4:	f8d5 2810 	ldr.w	r2, [r5, #2064]	@ 0x810
 800d3c8:	f105 0110 	add.w	r1, r5, #16
 800d3cc:	4668      	mov	r0, sp
 800d3ce:	f7fb f859 	bl	8008484 <ucdr_init_buffer>
 800d3d2:	68e3      	ldr	r3, [r4, #12]
 800d3d4:	4641      	mov	r1, r8
 800d3d6:	4668      	mov	r0, sp
 800d3d8:	4798      	blx	r3
 800d3da:	4639      	mov	r1, r7
 800d3dc:	4604      	mov	r4, r0
 800d3de:	480a      	ldr	r0, [pc, #40]	@ (800d408 <rmw_take_request+0xb8>)
 800d3e0:	f005 f9a2 	bl	8012728 <put_memory>
 800d3e4:	b106      	cbz	r6, 800d3e8 <rmw_take_request+0x98>
 800d3e6:	7034      	strb	r4, [r6, #0]
 800d3e8:	f084 0001 	eor.w	r0, r4, #1
 800d3ec:	b2c0      	uxtb	r0, r0
 800d3ee:	b009      	add	sp, #36	@ 0x24
 800d3f0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d3f4:	2001      	movs	r0, #1
 800d3f6:	b009      	add	sp, #36	@ 0x24
 800d3f8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d3fc:	200c      	movs	r0, #12
 800d3fe:	b009      	add	sp, #36	@ 0x24
 800d400:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d404:	08015c60 	.word	0x08015c60
 800d408:	2000b8b8 	.word	0x2000b8b8

0800d40c <rmw_send_response>:
 800d40c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d40e:	4605      	mov	r5, r0
 800d410:	6800      	ldr	r0, [r0, #0]
 800d412:	b091      	sub	sp, #68	@ 0x44
 800d414:	460c      	mov	r4, r1
 800d416:	4616      	mov	r6, r2
 800d418:	b128      	cbz	r0, 800d426 <rmw_send_response+0x1a>
 800d41a:	4b28      	ldr	r3, [pc, #160]	@ (800d4bc <rmw_send_response+0xb0>)
 800d41c:	6819      	ldr	r1, [r3, #0]
 800d41e:	f7f2 fedf 	bl	80001e0 <strcmp>
 800d422:	2800      	cmp	r0, #0
 800d424:	d141      	bne.n	800d4aa <rmw_send_response+0x9e>
 800d426:	e9d4 2304 	ldrd	r2, r3, [r4, #16]
 800d42a:	9306      	str	r3, [sp, #24]
 800d42c:	4623      	mov	r3, r4
 800d42e:	9207      	str	r2, [sp, #28]
 800d430:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d434:	686d      	ldr	r5, [r5, #4]
 800d436:	789b      	ldrb	r3, [r3, #2]
 800d438:	68a1      	ldr	r1, [r4, #8]
 800d43a:	f88d 2017 	strb.w	r2, [sp, #23]
 800d43e:	f88d 3016 	strb.w	r3, [sp, #22]
 800d442:	68e2      	ldr	r2, [r4, #12]
 800d444:	f8b4 3001 	ldrh.w	r3, [r4, #1]
 800d448:	6860      	ldr	r0, [r4, #4]
 800d44a:	f8ad 3014 	strh.w	r3, [sp, #20]
 800d44e:	ab02      	add	r3, sp, #8
 800d450:	c307      	stmia	r3!, {r0, r1, r2}
 800d452:	696b      	ldr	r3, [r5, #20]
 800d454:	6faf      	ldr	r7, [r5, #120]	@ 0x78
 800d456:	68db      	ldr	r3, [r3, #12]
 800d458:	4798      	blx	r3
 800d45a:	6844      	ldr	r4, [r0, #4]
 800d45c:	4630      	mov	r0, r6
 800d45e:	6923      	ldr	r3, [r4, #16]
 800d460:	4798      	blx	r3
 800d462:	f100 0318 	add.w	r3, r0, #24
 800d466:	6938      	ldr	r0, [r7, #16]
 800d468:	9300      	str	r3, [sp, #0]
 800d46a:	692a      	ldr	r2, [r5, #16]
 800d46c:	6f29      	ldr	r1, [r5, #112]	@ 0x70
 800d46e:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800d472:	ab08      	add	r3, sp, #32
 800d474:	f003 f9c8 	bl	8010808 <uxr_prepare_output_stream>
 800d478:	b910      	cbnz	r0, 800d480 <rmw_send_response+0x74>
 800d47a:	2001      	movs	r0, #1
 800d47c:	b011      	add	sp, #68	@ 0x44
 800d47e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d480:	a902      	add	r1, sp, #8
 800d482:	a808      	add	r0, sp, #32
 800d484:	f004 f9f2 	bl	801186c <uxr_serialize_SampleIdentity>
 800d488:	68a3      	ldr	r3, [r4, #8]
 800d48a:	a908      	add	r1, sp, #32
 800d48c:	4630      	mov	r0, r6
 800d48e:	4798      	blx	r3
 800d490:	f895 3072 	ldrb.w	r3, [r5, #114]	@ 0x72
 800d494:	6938      	ldr	r0, [r7, #16]
 800d496:	2b01      	cmp	r3, #1
 800d498:	d00a      	beq.n	800d4b0 <rmw_send_response+0xa4>
 800d49a:	6f69      	ldr	r1, [r5, #116]	@ 0x74
 800d49c:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800d4a0:	f001 ff6a 	bl	800f378 <uxr_run_session_until_confirm_delivery>
 800d4a4:	2000      	movs	r0, #0
 800d4a6:	b011      	add	sp, #68	@ 0x44
 800d4a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d4aa:	200c      	movs	r0, #12
 800d4ac:	b011      	add	sp, #68	@ 0x44
 800d4ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d4b0:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800d4b4:	f001 fbc8 	bl	800ec48 <uxr_flash_output_streams>
 800d4b8:	e7f4      	b.n	800d4a4 <rmw_send_response+0x98>
 800d4ba:	bf00      	nop
 800d4bc:	08015c60 	.word	0x08015c60

0800d4c0 <rmw_take_response>:
 800d4c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d4c4:	4604      	mov	r4, r0
 800d4c6:	6800      	ldr	r0, [r0, #0]
 800d4c8:	b088      	sub	sp, #32
 800d4ca:	4688      	mov	r8, r1
 800d4cc:	4617      	mov	r7, r2
 800d4ce:	461d      	mov	r5, r3
 800d4d0:	b120      	cbz	r0, 800d4dc <rmw_take_response+0x1c>
 800d4d2:	4b1e      	ldr	r3, [pc, #120]	@ (800d54c <rmw_take_response+0x8c>)
 800d4d4:	6819      	ldr	r1, [r3, #0]
 800d4d6:	f7f2 fe83 	bl	80001e0 <strcmp>
 800d4da:	bb78      	cbnz	r0, 800d53c <rmw_take_response+0x7c>
 800d4dc:	b10d      	cbz	r5, 800d4e2 <rmw_take_response+0x22>
 800d4de:	2300      	movs	r3, #0
 800d4e0:	702b      	strb	r3, [r5, #0]
 800d4e2:	6864      	ldr	r4, [r4, #4]
 800d4e4:	f000 fe34 	bl	800e150 <rmw_uxrce_clean_expired_static_input_buffer>
 800d4e8:	4620      	mov	r0, r4
 800d4ea:	f000 fe09 	bl	800e100 <rmw_uxrce_find_static_input_buffer_by_owner>
 800d4ee:	4606      	mov	r6, r0
 800d4f0:	b340      	cbz	r0, 800d544 <rmw_take_response+0x84>
 800d4f2:	6963      	ldr	r3, [r4, #20]
 800d4f4:	6884      	ldr	r4, [r0, #8]
 800d4f6:	68db      	ldr	r3, [r3, #12]
 800d4f8:	f504 6203 	add.w	r2, r4, #2096	@ 0x830
 800d4fc:	e952 0102 	ldrd	r0, r1, [r2, #-8]
 800d500:	e9c8 0108 	strd	r0, r1, [r8, #32]
 800d504:	4798      	blx	r3
 800d506:	f8d0 8004 	ldr.w	r8, [r0, #4]
 800d50a:	f8d4 2810 	ldr.w	r2, [r4, #2064]	@ 0x810
 800d50e:	f104 0110 	add.w	r1, r4, #16
 800d512:	4668      	mov	r0, sp
 800d514:	f7fa ffb6 	bl	8008484 <ucdr_init_buffer>
 800d518:	4639      	mov	r1, r7
 800d51a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800d51e:	4668      	mov	r0, sp
 800d520:	4798      	blx	r3
 800d522:	4631      	mov	r1, r6
 800d524:	4604      	mov	r4, r0
 800d526:	480a      	ldr	r0, [pc, #40]	@ (800d550 <rmw_take_response+0x90>)
 800d528:	f005 f8fe 	bl	8012728 <put_memory>
 800d52c:	b105      	cbz	r5, 800d530 <rmw_take_response+0x70>
 800d52e:	702c      	strb	r4, [r5, #0]
 800d530:	f084 0001 	eor.w	r0, r4, #1
 800d534:	b2c0      	uxtb	r0, r0
 800d536:	b008      	add	sp, #32
 800d538:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d53c:	200c      	movs	r0, #12
 800d53e:	b008      	add	sp, #32
 800d540:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d544:	2001      	movs	r0, #1
 800d546:	b008      	add	sp, #32
 800d548:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d54c:	08015c60 	.word	0x08015c60
 800d550:	2000b8b8 	.word	0x2000b8b8

0800d554 <rmw_destroy_service>:
 800d554:	b570      	push	{r4, r5, r6, lr}
 800d556:	b128      	cbz	r0, 800d564 <rmw_destroy_service+0x10>
 800d558:	4604      	mov	r4, r0
 800d55a:	6800      	ldr	r0, [r0, #0]
 800d55c:	460d      	mov	r5, r1
 800d55e:	f000 fefb 	bl	800e358 <is_uxrce_rmw_identifier_valid>
 800d562:	b910      	cbnz	r0, 800d56a <rmw_destroy_service+0x16>
 800d564:	2401      	movs	r4, #1
 800d566:	4620      	mov	r0, r4
 800d568:	bd70      	pop	{r4, r5, r6, pc}
 800d56a:	6863      	ldr	r3, [r4, #4]
 800d56c:	2b00      	cmp	r3, #0
 800d56e:	d0f9      	beq.n	800d564 <rmw_destroy_service+0x10>
 800d570:	2d00      	cmp	r5, #0
 800d572:	d0f7      	beq.n	800d564 <rmw_destroy_service+0x10>
 800d574:	6828      	ldr	r0, [r5, #0]
 800d576:	f000 feef 	bl	800e358 <is_uxrce_rmw_identifier_valid>
 800d57a:	2800      	cmp	r0, #0
 800d57c:	d0f2      	beq.n	800d564 <rmw_destroy_service+0x10>
 800d57e:	686e      	ldr	r6, [r5, #4]
 800d580:	2e00      	cmp	r6, #0
 800d582:	d0ef      	beq.n	800d564 <rmw_destroy_service+0x10>
 800d584:	6864      	ldr	r4, [r4, #4]
 800d586:	6932      	ldr	r2, [r6, #16]
 800d588:	6920      	ldr	r0, [r4, #16]
 800d58a:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 800d58e:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800d592:	6819      	ldr	r1, [r3, #0]
 800d594:	f001 f95c 	bl	800e850 <uxr_buffer_cancel_data>
 800d598:	4602      	mov	r2, r0
 800d59a:	6920      	ldr	r0, [r4, #16]
 800d59c:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 800d5a0:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 800d5a4:	f000 fe52 	bl	800e24c <run_xrce_session>
 800d5a8:	6920      	ldr	r0, [r4, #16]
 800d5aa:	6932      	ldr	r2, [r6, #16]
 800d5ac:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 800d5b0:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800d5b4:	6819      	ldr	r1, [r3, #0]
 800d5b6:	f000 fedd 	bl	800e374 <uxr_buffer_delete_entity>
 800d5ba:	4602      	mov	r2, r0
 800d5bc:	6920      	ldr	r0, [r4, #16]
 800d5be:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 800d5c2:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 800d5c6:	f000 fe41 	bl	800e24c <run_xrce_session>
 800d5ca:	f080 0401 	eor.w	r4, r0, #1
 800d5ce:	b2e4      	uxtb	r4, r4
 800d5d0:	4628      	mov	r0, r5
 800d5d2:	0064      	lsls	r4, r4, #1
 800d5d4:	f000 fd04 	bl	800dfe0 <rmw_uxrce_fini_service_memory>
 800d5d8:	e7c5      	b.n	800d566 <rmw_destroy_service+0x12>
 800d5da:	bf00      	nop

0800d5dc <rmw_create_subscription>:
 800d5dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d5e0:	b08d      	sub	sp, #52	@ 0x34
 800d5e2:	2800      	cmp	r0, #0
 800d5e4:	f000 80d1 	beq.w	800d78a <rmw_create_subscription+0x1ae>
 800d5e8:	460f      	mov	r7, r1
 800d5ea:	2900      	cmp	r1, #0
 800d5ec:	f000 80cd 	beq.w	800d78a <rmw_create_subscription+0x1ae>
 800d5f0:	4604      	mov	r4, r0
 800d5f2:	6800      	ldr	r0, [r0, #0]
 800d5f4:	4615      	mov	r5, r2
 800d5f6:	461e      	mov	r6, r3
 800d5f8:	f000 feae 	bl	800e358 <is_uxrce_rmw_identifier_valid>
 800d5fc:	2800      	cmp	r0, #0
 800d5fe:	f000 80c4 	beq.w	800d78a <rmw_create_subscription+0x1ae>
 800d602:	2d00      	cmp	r5, #0
 800d604:	f000 80c1 	beq.w	800d78a <rmw_create_subscription+0x1ae>
 800d608:	782b      	ldrb	r3, [r5, #0]
 800d60a:	2b00      	cmp	r3, #0
 800d60c:	f000 80bd 	beq.w	800d78a <rmw_create_subscription+0x1ae>
 800d610:	2e00      	cmp	r6, #0
 800d612:	f000 80ba 	beq.w	800d78a <rmw_create_subscription+0x1ae>
 800d616:	485e      	ldr	r0, [pc, #376]	@ (800d790 <rmw_create_subscription+0x1b4>)
 800d618:	f8d4 9004 	ldr.w	r9, [r4, #4]
 800d61c:	f005 f874 	bl	8012708 <get_memory>
 800d620:	2800      	cmp	r0, #0
 800d622:	f000 80b2 	beq.w	800d78a <rmw_create_subscription+0x1ae>
 800d626:	6884      	ldr	r4, [r0, #8]
 800d628:	f8c4 4080 	str.w	r4, [r4, #128]	@ 0x80
 800d62c:	f7ff fa86 	bl	800cb3c <rmw_get_implementation_identifier>
 800d630:	f104 0a98 	add.w	sl, r4, #152	@ 0x98
 800d634:	67e0      	str	r0, [r4, #124]	@ 0x7c
 800d636:	f8c4 a084 	str.w	sl, [r4, #132]	@ 0x84
 800d63a:	4628      	mov	r0, r5
 800d63c:	f7f2 fe30 	bl	80002a0 <strlen>
 800d640:	3001      	adds	r0, #1
 800d642:	283c      	cmp	r0, #60	@ 0x3c
 800d644:	f104 087c 	add.w	r8, r4, #124	@ 0x7c
 800d648:	f200 8098 	bhi.w	800d77c <rmw_create_subscription+0x1a0>
 800d64c:	4a51      	ldr	r2, [pc, #324]	@ (800d794 <rmw_create_subscription+0x1b8>)
 800d64e:	462b      	mov	r3, r5
 800d650:	213c      	movs	r1, #60	@ 0x3c
 800d652:	4650      	mov	r0, sl
 800d654:	f006 fb86 	bl	8013d64 <sniprintf>
 800d658:	4631      	mov	r1, r6
 800d65a:	f8c4 9020 	str.w	r9, [r4, #32]
 800d65e:	2250      	movs	r2, #80	@ 0x50
 800d660:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800d664:	f006 fd39 	bl	80140da <memcpy>
 800d668:	494b      	ldr	r1, [pc, #300]	@ (800d798 <rmw_create_subscription+0x1bc>)
 800d66a:	4638      	mov	r0, r7
 800d66c:	f7fb fef2 	bl	8009454 <get_message_typesupport_handle>
 800d670:	2800      	cmp	r0, #0
 800d672:	f000 8083 	beq.w	800d77c <rmw_create_subscription+0x1a0>
 800d676:	6842      	ldr	r2, [r0, #4]
 800d678:	61a2      	str	r2, [r4, #24]
 800d67a:	2a00      	cmp	r2, #0
 800d67c:	d07e      	beq.n	800d77c <rmw_create_subscription+0x1a0>
 800d67e:	4629      	mov	r1, r5
 800d680:	4633      	mov	r3, r6
 800d682:	4648      	mov	r0, r9
 800d684:	f005 f88c 	bl	80127a0 <create_topic>
 800d688:	61e0      	str	r0, [r4, #28]
 800d68a:	2800      	cmp	r0, #0
 800d68c:	d07a      	beq.n	800d784 <rmw_create_subscription+0x1a8>
 800d68e:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800d692:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800d696:	2104      	movs	r1, #4
 800d698:	f8b3 059c 	ldrh.w	r0, [r3, #1436]	@ 0x59c
 800d69c:	1c42      	adds	r2, r0, #1
 800d69e:	f8a3 259c 	strh.w	r2, [r3, #1436]	@ 0x59c
 800d6a2:	f001 f86f 	bl	800e784 <uxr_object_id>
 800d6a6:	6120      	str	r0, [r4, #16]
 800d6a8:	f8d9 0010 	ldr.w	r0, [r9, #16]
 800d6ac:	2506      	movs	r5, #6
 800d6ae:	f8d0 3384 	ldr.w	r3, [r0, #900]	@ 0x384
 800d6b2:	9500      	str	r5, [sp, #0]
 800d6b4:	6819      	ldr	r1, [r3, #0]
 800d6b6:	6922      	ldr	r2, [r4, #16]
 800d6b8:	f8d9 3014 	ldr.w	r3, [r9, #20]
 800d6bc:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800d6c0:	f000 ff08 	bl	800e4d4 <uxr_buffer_create_subscriber_bin>
 800d6c4:	4602      	mov	r2, r0
 800d6c6:	f8d9 0010 	ldr.w	r0, [r9, #16]
 800d6ca:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 800d6ce:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 800d6d2:	f000 fdbb 	bl	800e24c <run_xrce_session>
 800d6d6:	2800      	cmp	r0, #0
 800d6d8:	d050      	beq.n	800d77c <rmw_create_subscription+0x1a0>
 800d6da:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800d6de:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800d6e2:	4629      	mov	r1, r5
 800d6e4:	f8b3 059e 	ldrh.w	r0, [r3, #1438]	@ 0x59e
 800d6e8:	1c42      	adds	r2, r0, #1
 800d6ea:	f8a3 259e 	strh.w	r2, [r3, #1438]	@ 0x59e
 800d6ee:	f001 f849 	bl	800e784 <uxr_object_id>
 800d6f2:	af08      	add	r7, sp, #32
 800d6f4:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800d6f8:	69e3      	ldr	r3, [r4, #28]
 800d6fa:	6160      	str	r0, [r4, #20]
 800d6fc:	4631      	mov	r1, r6
 800d6fe:	4638      	mov	r0, r7
 800d700:	f8da b384 	ldr.w	fp, [sl, #900]	@ 0x384
 800d704:	9305      	str	r3, [sp, #20]
 800d706:	f000 fdc1 	bl	800e28c <convert_qos_profile>
 800d70a:	9503      	str	r5, [sp, #12]
 800d70c:	e897 0003 	ldmia.w	r7, {r0, r1}
 800d710:	9b05      	ldr	r3, [sp, #20]
 800d712:	9001      	str	r0, [sp, #4]
 800d714:	f8ad 1008 	strh.w	r1, [sp, #8]
 800d718:	691b      	ldr	r3, [r3, #16]
 800d71a:	9300      	str	r3, [sp, #0]
 800d71c:	e9d4 3204 	ldrd	r3, r2, [r4, #16]
 800d720:	f8db 1000 	ldr.w	r1, [fp]
 800d724:	f50a 7028 	add.w	r0, sl, #672	@ 0x2a0
 800d728:	f000 ff04 	bl	800e534 <uxr_buffer_create_datareader_bin>
 800d72c:	4602      	mov	r2, r0
 800d72e:	f8d9 0010 	ldr.w	r0, [r9, #16]
 800d732:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 800d736:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 800d73a:	f000 fd87 	bl	800e24c <run_xrce_session>
 800d73e:	b1e8      	cbz	r0, 800d77c <rmw_create_subscription+0x1a0>
 800d740:	7a33      	ldrb	r3, [r6, #8]
 800d742:	f8d9 0010 	ldr.w	r0, [r9, #16]
 800d746:	2b02      	cmp	r3, #2
 800d748:	bf0c      	ite	eq
 800d74a:	f8d0 3380 	ldreq.w	r3, [r0, #896]	@ 0x380
 800d74e:	f8d0 3374 	ldrne.w	r3, [r0, #884]	@ 0x374
 800d752:	9307      	str	r3, [sp, #28]
 800d754:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 800d758:	2200      	movs	r2, #0
 800d75a:	e9cd 120a 	strd	r1, r2, [sp, #40]	@ 0x28
 800d75e:	ab0a      	add	r3, sp, #40	@ 0x28
 800d760:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 800d764:	9300      	str	r3, [sp, #0]
 800d766:	6962      	ldr	r2, [r4, #20]
 800d768:	9b07      	ldr	r3, [sp, #28]
 800d76a:	6809      	ldr	r1, [r1, #0]
 800d76c:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800d770:	f001 f836 	bl	800e7e0 <uxr_buffer_request_data>
 800d774:	4640      	mov	r0, r8
 800d776:	b00d      	add	sp, #52	@ 0x34
 800d778:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d77c:	69e0      	ldr	r0, [r4, #28]
 800d77e:	b108      	cbz	r0, 800d784 <rmw_create_subscription+0x1a8>
 800d780:	f000 fc5a 	bl	800e038 <rmw_uxrce_fini_topic_memory>
 800d784:	4640      	mov	r0, r8
 800d786:	f000 fc15 	bl	800dfb4 <rmw_uxrce_fini_subscription_memory>
 800d78a:	f04f 0800 	mov.w	r8, #0
 800d78e:	e7f1      	b.n	800d774 <rmw_create_subscription+0x198>
 800d790:	2000c068 	.word	0x2000c068
 800d794:	08015428 	.word	0x08015428
 800d798:	08015054 	.word	0x08015054

0800d79c <rmw_subscription_get_actual_qos>:
 800d79c:	b508      	push	{r3, lr}
 800d79e:	4603      	mov	r3, r0
 800d7a0:	b140      	cbz	r0, 800d7b4 <rmw_subscription_get_actual_qos+0x18>
 800d7a2:	4608      	mov	r0, r1
 800d7a4:	b131      	cbz	r1, 800d7b4 <rmw_subscription_get_actual_qos+0x18>
 800d7a6:	6859      	ldr	r1, [r3, #4]
 800d7a8:	2250      	movs	r2, #80	@ 0x50
 800d7aa:	3128      	adds	r1, #40	@ 0x28
 800d7ac:	f006 fc95 	bl	80140da <memcpy>
 800d7b0:	2000      	movs	r0, #0
 800d7b2:	bd08      	pop	{r3, pc}
 800d7b4:	200b      	movs	r0, #11
 800d7b6:	bd08      	pop	{r3, pc}

0800d7b8 <rmw_destroy_subscription>:
 800d7b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d7bc:	b128      	cbz	r0, 800d7ca <rmw_destroy_subscription+0x12>
 800d7be:	4604      	mov	r4, r0
 800d7c0:	6800      	ldr	r0, [r0, #0]
 800d7c2:	460d      	mov	r5, r1
 800d7c4:	f000 fdc8 	bl	800e358 <is_uxrce_rmw_identifier_valid>
 800d7c8:	b918      	cbnz	r0, 800d7d2 <rmw_destroy_subscription+0x1a>
 800d7ca:	2401      	movs	r4, #1
 800d7cc:	4620      	mov	r0, r4
 800d7ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d7d2:	6863      	ldr	r3, [r4, #4]
 800d7d4:	2b00      	cmp	r3, #0
 800d7d6:	d0f8      	beq.n	800d7ca <rmw_destroy_subscription+0x12>
 800d7d8:	2d00      	cmp	r5, #0
 800d7da:	d0f6      	beq.n	800d7ca <rmw_destroy_subscription+0x12>
 800d7dc:	6828      	ldr	r0, [r5, #0]
 800d7de:	f000 fdbb 	bl	800e358 <is_uxrce_rmw_identifier_valid>
 800d7e2:	2800      	cmp	r0, #0
 800d7e4:	d0f1      	beq.n	800d7ca <rmw_destroy_subscription+0x12>
 800d7e6:	686c      	ldr	r4, [r5, #4]
 800d7e8:	2c00      	cmp	r4, #0
 800d7ea:	d0ee      	beq.n	800d7ca <rmw_destroy_subscription+0x12>
 800d7ec:	6a26      	ldr	r6, [r4, #32]
 800d7ee:	6962      	ldr	r2, [r4, #20]
 800d7f0:	6930      	ldr	r0, [r6, #16]
 800d7f2:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 800d7f6:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800d7fa:	6819      	ldr	r1, [r3, #0]
 800d7fc:	f001 f828 	bl	800e850 <uxr_buffer_cancel_data>
 800d800:	4602      	mov	r2, r0
 800d802:	6930      	ldr	r0, [r6, #16]
 800d804:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 800d808:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 800d80c:	f000 fd1e 	bl	800e24c <run_xrce_session>
 800d810:	69e0      	ldr	r0, [r4, #28]
 800d812:	f005 f819 	bl	8012848 <destroy_topic>
 800d816:	6a23      	ldr	r3, [r4, #32]
 800d818:	6962      	ldr	r2, [r4, #20]
 800d81a:	6918      	ldr	r0, [r3, #16]
 800d81c:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 800d820:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800d824:	6819      	ldr	r1, [r3, #0]
 800d826:	f000 fda5 	bl	800e374 <uxr_buffer_delete_entity>
 800d82a:	6a23      	ldr	r3, [r4, #32]
 800d82c:	6922      	ldr	r2, [r4, #16]
 800d82e:	4680      	mov	r8, r0
 800d830:	6918      	ldr	r0, [r3, #16]
 800d832:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 800d836:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800d83a:	6819      	ldr	r1, [r3, #0]
 800d83c:	f000 fd9a 	bl	800e374 <uxr_buffer_delete_entity>
 800d840:	4607      	mov	r7, r0
 800d842:	6930      	ldr	r0, [r6, #16]
 800d844:	4642      	mov	r2, r8
 800d846:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 800d84a:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 800d84e:	f000 fcfd 	bl	800e24c <run_xrce_session>
 800d852:	4604      	mov	r4, r0
 800d854:	6930      	ldr	r0, [r6, #16]
 800d856:	463a      	mov	r2, r7
 800d858:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 800d85c:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 800d860:	f000 fcf4 	bl	800e24c <run_xrce_session>
 800d864:	4004      	ands	r4, r0
 800d866:	f084 0401 	eor.w	r4, r4, #1
 800d86a:	b2e4      	uxtb	r4, r4
 800d86c:	4628      	mov	r0, r5
 800d86e:	0064      	lsls	r4, r4, #1
 800d870:	f000 fba0 	bl	800dfb4 <rmw_uxrce_fini_subscription_memory>
 800d874:	e7aa      	b.n	800d7cc <rmw_destroy_subscription+0x14>
 800d876:	bf00      	nop

0800d878 <rmw_take_with_info>:
 800d878:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d87a:	4604      	mov	r4, r0
 800d87c:	6800      	ldr	r0, [r0, #0]
 800d87e:	b089      	sub	sp, #36	@ 0x24
 800d880:	460f      	mov	r7, r1
 800d882:	4615      	mov	r5, r2
 800d884:	b128      	cbz	r0, 800d892 <rmw_take_with_info+0x1a>
 800d886:	4b23      	ldr	r3, [pc, #140]	@ (800d914 <rmw_take_with_info+0x9c>)
 800d888:	6819      	ldr	r1, [r3, #0]
 800d88a:	f7f2 fca9 	bl	80001e0 <strcmp>
 800d88e:	2800      	cmp	r0, #0
 800d890:	d13d      	bne.n	800d90e <rmw_take_with_info+0x96>
 800d892:	6864      	ldr	r4, [r4, #4]
 800d894:	b1fd      	cbz	r5, 800d8d6 <rmw_take_with_info+0x5e>
 800d896:	2300      	movs	r3, #0
 800d898:	702b      	strb	r3, [r5, #0]
 800d89a:	f000 fc59 	bl	800e150 <rmw_uxrce_clean_expired_static_input_buffer>
 800d89e:	4620      	mov	r0, r4
 800d8a0:	f000 fc2e 	bl	800e100 <rmw_uxrce_find_static_input_buffer_by_owner>
 800d8a4:	4606      	mov	r6, r0
 800d8a6:	b1e8      	cbz	r0, 800d8e4 <rmw_take_with_info+0x6c>
 800d8a8:	6881      	ldr	r1, [r0, #8]
 800d8aa:	4668      	mov	r0, sp
 800d8ac:	f8d1 2810 	ldr.w	r2, [r1, #2064]	@ 0x810
 800d8b0:	3110      	adds	r1, #16
 800d8b2:	f7fa fde7 	bl	8008484 <ucdr_init_buffer>
 800d8b6:	69a3      	ldr	r3, [r4, #24]
 800d8b8:	4639      	mov	r1, r7
 800d8ba:	68db      	ldr	r3, [r3, #12]
 800d8bc:	4668      	mov	r0, sp
 800d8be:	4798      	blx	r3
 800d8c0:	4631      	mov	r1, r6
 800d8c2:	4604      	mov	r4, r0
 800d8c4:	4814      	ldr	r0, [pc, #80]	@ (800d918 <rmw_take_with_info+0xa0>)
 800d8c6:	f004 ff2f 	bl	8012728 <put_memory>
 800d8ca:	702c      	strb	r4, [r5, #0]
 800d8cc:	f084 0001 	eor.w	r0, r4, #1
 800d8d0:	b2c0      	uxtb	r0, r0
 800d8d2:	b009      	add	sp, #36	@ 0x24
 800d8d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d8d6:	f000 fc3b 	bl	800e150 <rmw_uxrce_clean_expired_static_input_buffer>
 800d8da:	4620      	mov	r0, r4
 800d8dc:	f000 fc10 	bl	800e100 <rmw_uxrce_find_static_input_buffer_by_owner>
 800d8e0:	4605      	mov	r5, r0
 800d8e2:	b910      	cbnz	r0, 800d8ea <rmw_take_with_info+0x72>
 800d8e4:	2001      	movs	r0, #1
 800d8e6:	b009      	add	sp, #36	@ 0x24
 800d8e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d8ea:	68a9      	ldr	r1, [r5, #8]
 800d8ec:	4668      	mov	r0, sp
 800d8ee:	f8d1 2810 	ldr.w	r2, [r1, #2064]	@ 0x810
 800d8f2:	3110      	adds	r1, #16
 800d8f4:	f7fa fdc6 	bl	8008484 <ucdr_init_buffer>
 800d8f8:	69a3      	ldr	r3, [r4, #24]
 800d8fa:	4639      	mov	r1, r7
 800d8fc:	68db      	ldr	r3, [r3, #12]
 800d8fe:	4668      	mov	r0, sp
 800d900:	4798      	blx	r3
 800d902:	4629      	mov	r1, r5
 800d904:	4604      	mov	r4, r0
 800d906:	4804      	ldr	r0, [pc, #16]	@ (800d918 <rmw_take_with_info+0xa0>)
 800d908:	f004 ff0e 	bl	8012728 <put_memory>
 800d90c:	e7de      	b.n	800d8cc <rmw_take_with_info+0x54>
 800d90e:	200c      	movs	r0, #12
 800d910:	b009      	add	sp, #36	@ 0x24
 800d912:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d914:	08015c60 	.word	0x08015c60
 800d918:	2000b8b8 	.word	0x2000b8b8

0800d91c <rmw_uxrce_transport_init>:
 800d91c:	b508      	push	{r3, lr}
 800d91e:	b108      	cbz	r0, 800d924 <rmw_uxrce_transport_init+0x8>
 800d920:	f100 0210 	add.w	r2, r0, #16
 800d924:	b139      	cbz	r1, 800d936 <rmw_uxrce_transport_init+0x1a>
 800d926:	6949      	ldr	r1, [r1, #20]
 800d928:	4610      	mov	r0, r2
 800d92a:	f000 fef3 	bl	800e714 <uxr_init_custom_transport>
 800d92e:	f080 0001 	eor.w	r0, r0, #1
 800d932:	b2c0      	uxtb	r0, r0
 800d934:	bd08      	pop	{r3, pc}
 800d936:	4b04      	ldr	r3, [pc, #16]	@ (800d948 <rmw_uxrce_transport_init+0x2c>)
 800d938:	4610      	mov	r0, r2
 800d93a:	6859      	ldr	r1, [r3, #4]
 800d93c:	f000 feea 	bl	800e714 <uxr_init_custom_transport>
 800d940:	f080 0001 	eor.w	r0, r0, #1
 800d944:	b2c0      	uxtb	r0, r0
 800d946:	bd08      	pop	{r3, pc}
 800d948:	20009528 	.word	0x20009528

0800d94c <rmw_wait>:
 800d94c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d950:	b089      	sub	sp, #36	@ 0x24
 800d952:	4607      	mov	r7, r0
 800d954:	9c12      	ldr	r4, [sp, #72]	@ 0x48
 800d956:	460e      	mov	r6, r1
 800d958:	4698      	mov	r8, r3
 800d95a:	4691      	mov	r9, r2
 800d95c:	2a00      	cmp	r2, #0
 800d95e:	f000 811e 	beq.w	800db9e <rmw_wait+0x252>
 800d962:	2c00      	cmp	r4, #0
 800d964:	f000 80ef 	beq.w	800db46 <rmw_wait+0x1fa>
 800d968:	4bb5      	ldr	r3, [pc, #724]	@ (800dc40 <rmw_wait+0x2f4>)
 800d96a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800d96c:	ad04      	add	r5, sp, #16
 800d96e:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 800d972:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 800d976:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800d97a:	f004 fd57 	bl	801242c <rmw_time_equal>
 800d97e:	2800      	cmp	r0, #0
 800d980:	f000 811b 	beq.w	800dbba <rmw_wait+0x26e>
 800d984:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 800d988:	f000 fbe2 	bl	800e150 <rmw_uxrce_clean_expired_static_input_buffer>
 800d98c:	4bad      	ldr	r3, [pc, #692]	@ (800dc44 <rmw_wait+0x2f8>)
 800d98e:	681c      	ldr	r4, [r3, #0]
 800d990:	b14c      	cbz	r4, 800d9a6 <rmw_wait+0x5a>
 800d992:	4623      	mov	r3, r4
 800d994:	2100      	movs	r1, #0
 800d996:	e9d3 3201 	ldrd	r3, r2, [r3, #4]
 800d99a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800d99e:	f882 15a4 	strb.w	r1, [r2, #1444]	@ 0x5a4
 800d9a2:	2b00      	cmp	r3, #0
 800d9a4:	d1f7      	bne.n	800d996 <rmw_wait+0x4a>
 800d9a6:	f1b9 0f00 	cmp.w	r9, #0
 800d9aa:	d011      	beq.n	800d9d0 <rmw_wait+0x84>
 800d9ac:	f8d9 1000 	ldr.w	r1, [r9]
 800d9b0:	b171      	cbz	r1, 800d9d0 <rmw_wait+0x84>
 800d9b2:	f8d9 c004 	ldr.w	ip, [r9, #4]
 800d9b6:	2300      	movs	r3, #0
 800d9b8:	2001      	movs	r0, #1
 800d9ba:	f85c 2023 	ldr.w	r2, [ip, r3, lsl #2]
 800d9be:	6f92      	ldr	r2, [r2, #120]	@ 0x78
 800d9c0:	6912      	ldr	r2, [r2, #16]
 800d9c2:	3301      	adds	r3, #1
 800d9c4:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800d9c8:	4299      	cmp	r1, r3
 800d9ca:	f882 05a4 	strb.w	r0, [r2, #1444]	@ 0x5a4
 800d9ce:	d1f4      	bne.n	800d9ba <rmw_wait+0x6e>
 800d9d0:	f1b8 0f00 	cmp.w	r8, #0
 800d9d4:	f000 8109 	beq.w	800dbea <rmw_wait+0x29e>
 800d9d8:	f8d8 1000 	ldr.w	r1, [r8]
 800d9dc:	2900      	cmp	r1, #0
 800d9de:	f000 8116 	beq.w	800dc0e <rmw_wait+0x2c2>
 800d9e2:	f8d8 c004 	ldr.w	ip, [r8, #4]
 800d9e6:	2300      	movs	r3, #0
 800d9e8:	2001      	movs	r0, #1
 800d9ea:	f85c 2023 	ldr.w	r2, [ip, r3, lsl #2]
 800d9ee:	6f92      	ldr	r2, [r2, #120]	@ 0x78
 800d9f0:	6912      	ldr	r2, [r2, #16]
 800d9f2:	3301      	adds	r3, #1
 800d9f4:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800d9f8:	4299      	cmp	r1, r3
 800d9fa:	f882 05a4 	strb.w	r0, [r2, #1444]	@ 0x5a4
 800d9fe:	d1f4      	bne.n	800d9ea <rmw_wait+0x9e>
 800da00:	2f00      	cmp	r7, #0
 800da02:	f000 8114 	beq.w	800dc2e <rmw_wait+0x2e2>
 800da06:	6839      	ldr	r1, [r7, #0]
 800da08:	b171      	cbz	r1, 800da28 <rmw_wait+0xdc>
 800da0a:	f8d7 c004 	ldr.w	ip, [r7, #4]
 800da0e:	2300      	movs	r3, #0
 800da10:	2001      	movs	r0, #1
 800da12:	f85c 2023 	ldr.w	r2, [ip, r3, lsl #2]
 800da16:	6a12      	ldr	r2, [r2, #32]
 800da18:	6912      	ldr	r2, [r2, #16]
 800da1a:	3301      	adds	r3, #1
 800da1c:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800da20:	4299      	cmp	r1, r3
 800da22:	f882 05a4 	strb.w	r0, [r2, #1444]	@ 0x5a4
 800da26:	d1f4      	bne.n	800da12 <rmw_wait+0xc6>
 800da28:	b344      	cbz	r4, 800da7c <rmw_wait+0x130>
 800da2a:	4622      	mov	r2, r4
 800da2c:	2300      	movs	r3, #0
 800da2e:	e9d2 2101 	ldrd	r2, r1, [r2, #4]
 800da32:	f501 5180 	add.w	r1, r1, #4096	@ 0x1000
 800da36:	f891 15a4 	ldrb.w	r1, [r1, #1444]	@ 0x5a4
 800da3a:	440b      	add	r3, r1
 800da3c:	b2db      	uxtb	r3, r3
 800da3e:	2a00      	cmp	r2, #0
 800da40:	d1f5      	bne.n	800da2e <rmw_wait+0xe2>
 800da42:	2b00      	cmp	r3, #0
 800da44:	d075      	beq.n	800db32 <rmw_wait+0x1e6>
 800da46:	1c6a      	adds	r2, r5, #1
 800da48:	d00d      	beq.n	800da66 <rmw_wait+0x11a>
 800da4a:	ee07 5a90 	vmov	s15, r5
 800da4e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800da52:	ee07 3a90 	vmov	s15, r3
 800da56:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800da5a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800da5e:	eefd 7ac7 	vcvt.s32.f32	s15, s14
 800da62:	ee17 5a90 	vmov	r5, s15
 800da66:	68a0      	ldr	r0, [r4, #8]
 800da68:	f500 5380 	add.w	r3, r0, #4096	@ 0x1000
 800da6c:	f893 35a4 	ldrb.w	r3, [r3, #1444]	@ 0x5a4
 800da70:	2b00      	cmp	r3, #0
 800da72:	f040 808a 	bne.w	800db8a <rmw_wait+0x23e>
 800da76:	6864      	ldr	r4, [r4, #4]
 800da78:	2c00      	cmp	r4, #0
 800da7a:	d1f4      	bne.n	800da66 <rmw_wait+0x11a>
 800da7c:	f1b9 0f00 	cmp.w	r9, #0
 800da80:	f000 80c3 	beq.w	800dc0a <rmw_wait+0x2be>
 800da84:	f8d9 5000 	ldr.w	r5, [r9]
 800da88:	b185      	cbz	r5, 800daac <rmw_wait+0x160>
 800da8a:	2400      	movs	r4, #0
 800da8c:	4625      	mov	r5, r4
 800da8e:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800da92:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800da96:	f000 fb33 	bl	800e100 <rmw_uxrce_find_static_input_buffer_by_owner>
 800da9a:	2800      	cmp	r0, #0
 800da9c:	d06d      	beq.n	800db7a <rmw_wait+0x22e>
 800da9e:	f8d9 3000 	ldr.w	r3, [r9]
 800daa2:	3401      	adds	r4, #1
 800daa4:	42a3      	cmp	r3, r4
 800daa6:	f04f 0501 	mov.w	r5, #1
 800daaa:	d8f0      	bhi.n	800da8e <rmw_wait+0x142>
 800daac:	f1b8 0f00 	cmp.w	r8, #0
 800dab0:	d012      	beq.n	800dad8 <rmw_wait+0x18c>
 800dab2:	f8d8 1000 	ldr.w	r1, [r8]
 800dab6:	2400      	movs	r4, #0
 800dab8:	b171      	cbz	r1, 800dad8 <rmw_wait+0x18c>
 800daba:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800dabe:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800dac2:	f000 fb1d 	bl	800e100 <rmw_uxrce_find_static_input_buffer_by_owner>
 800dac6:	2800      	cmp	r0, #0
 800dac8:	d047      	beq.n	800db5a <rmw_wait+0x20e>
 800daca:	f8d8 3000 	ldr.w	r3, [r8]
 800dace:	3401      	adds	r4, #1
 800dad0:	42a3      	cmp	r3, r4
 800dad2:	f04f 0501 	mov.w	r5, #1
 800dad6:	d8f0      	bhi.n	800daba <rmw_wait+0x16e>
 800dad8:	b17f      	cbz	r7, 800dafa <rmw_wait+0x1ae>
 800dada:	683b      	ldr	r3, [r7, #0]
 800dadc:	2400      	movs	r4, #0
 800dade:	b163      	cbz	r3, 800dafa <rmw_wait+0x1ae>
 800dae0:	687b      	ldr	r3, [r7, #4]
 800dae2:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800dae6:	f000 fb0b 	bl	800e100 <rmw_uxrce_find_static_input_buffer_by_owner>
 800daea:	2800      	cmp	r0, #0
 800daec:	d03d      	beq.n	800db6a <rmw_wait+0x21e>
 800daee:	683b      	ldr	r3, [r7, #0]
 800daf0:	3401      	adds	r4, #1
 800daf2:	42a3      	cmp	r3, r4
 800daf4:	f04f 0501 	mov.w	r5, #1
 800daf8:	d8f2      	bhi.n	800dae0 <rmw_wait+0x194>
 800dafa:	b1a6      	cbz	r6, 800db26 <rmw_wait+0x1da>
 800dafc:	6834      	ldr	r4, [r6, #0]
 800dafe:	b194      	cbz	r4, 800db26 <rmw_wait+0x1da>
 800db00:	2300      	movs	r3, #0
 800db02:	461f      	mov	r7, r3
 800db04:	e004      	b.n	800db10 <rmw_wait+0x1c4>
 800db06:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
 800db0a:	3301      	adds	r3, #1
 800db0c:	429c      	cmp	r4, r3
 800db0e:	d00a      	beq.n	800db26 <rmw_wait+0x1da>
 800db10:	6870      	ldr	r0, [r6, #4]
 800db12:	f850 1023 	ldr.w	r1, [r0, r3, lsl #2]
 800db16:	7c0a      	ldrb	r2, [r1, #16]
 800db18:	2a00      	cmp	r2, #0
 800db1a:	d0f4      	beq.n	800db06 <rmw_wait+0x1ba>
 800db1c:	3301      	adds	r3, #1
 800db1e:	429c      	cmp	r4, r3
 800db20:	740f      	strb	r7, [r1, #16]
 800db22:	4615      	mov	r5, r2
 800db24:	d1f4      	bne.n	800db10 <rmw_wait+0x1c4>
 800db26:	f085 0001 	eor.w	r0, r5, #1
 800db2a:	0040      	lsls	r0, r0, #1
 800db2c:	b009      	add	sp, #36	@ 0x24
 800db2e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800db32:	68a0      	ldr	r0, [r4, #8]
 800db34:	2100      	movs	r1, #0
 800db36:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800db3a:	f001 fbe3 	bl	800f304 <uxr_run_session_timeout>
 800db3e:	6864      	ldr	r4, [r4, #4]
 800db40:	2c00      	cmp	r4, #0
 800db42:	d1f6      	bne.n	800db32 <rmw_wait+0x1e6>
 800db44:	e79a      	b.n	800da7c <rmw_wait+0x130>
 800db46:	f000 fb03 	bl	800e150 <rmw_uxrce_clean_expired_static_input_buffer>
 800db4a:	4b3e      	ldr	r3, [pc, #248]	@ (800dc44 <rmw_wait+0x2f8>)
 800db4c:	681c      	ldr	r4, [r3, #0]
 800db4e:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 800db52:	2c00      	cmp	r4, #0
 800db54:	f47f af1d 	bne.w	800d992 <rmw_wait+0x46>
 800db58:	e728      	b.n	800d9ac <rmw_wait+0x60>
 800db5a:	e9d8 3200 	ldrd	r3, r2, [r8]
 800db5e:	f842 0024 	str.w	r0, [r2, r4, lsl #2]
 800db62:	3401      	adds	r4, #1
 800db64:	429c      	cmp	r4, r3
 800db66:	d3a8      	bcc.n	800daba <rmw_wait+0x16e>
 800db68:	e7b6      	b.n	800dad8 <rmw_wait+0x18c>
 800db6a:	e9d7 3200 	ldrd	r3, r2, [r7]
 800db6e:	f842 0024 	str.w	r0, [r2, r4, lsl #2]
 800db72:	3401      	adds	r4, #1
 800db74:	42a3      	cmp	r3, r4
 800db76:	d8b3      	bhi.n	800dae0 <rmw_wait+0x194>
 800db78:	e7bf      	b.n	800dafa <rmw_wait+0x1ae>
 800db7a:	e9d9 3200 	ldrd	r3, r2, [r9]
 800db7e:	f842 0024 	str.w	r0, [r2, r4, lsl #2]
 800db82:	3401      	adds	r4, #1
 800db84:	42a3      	cmp	r3, r4
 800db86:	d882      	bhi.n	800da8e <rmw_wait+0x142>
 800db88:	e790      	b.n	800daac <rmw_wait+0x160>
 800db8a:	4629      	mov	r1, r5
 800db8c:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800db90:	f001 fbd2 	bl	800f338 <uxr_run_session_until_data>
 800db94:	6864      	ldr	r4, [r4, #4]
 800db96:	2c00      	cmp	r4, #0
 800db98:	f47f af65 	bne.w	800da66 <rmw_wait+0x11a>
 800db9c:	e76e      	b.n	800da7c <rmw_wait+0x130>
 800db9e:	b1f3      	cbz	r3, 800dbde <rmw_wait+0x292>
 800dba0:	2c00      	cmp	r4, #0
 800dba2:	f47f aee1 	bne.w	800d968 <rmw_wait+0x1c>
 800dba6:	f000 fad3 	bl	800e150 <rmw_uxrce_clean_expired_static_input_buffer>
 800dbaa:	4b26      	ldr	r3, [pc, #152]	@ (800dc44 <rmw_wait+0x2f8>)
 800dbac:	681c      	ldr	r4, [r3, #0]
 800dbae:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 800dbb2:	2c00      	cmp	r4, #0
 800dbb4:	f47f aeed 	bne.w	800d992 <rmw_wait+0x46>
 800dbb8:	e70a      	b.n	800d9d0 <rmw_wait+0x84>
 800dbba:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800dbbe:	f004 fc89 	bl	80124d4 <rmw_time_total_nsec>
 800dbc2:	4a21      	ldr	r2, [pc, #132]	@ (800dc48 <rmw_wait+0x2fc>)
 800dbc4:	2300      	movs	r3, #0
 800dbc6:	f7f2 fbc3 	bl	8000350 <__aeabi_uldivmod>
 800dbca:	f1b0 4f00 	cmp.w	r0, #2147483648	@ 0x80000000
 800dbce:	f171 0100 	sbcs.w	r1, r1, #0
 800dbd2:	4605      	mov	r5, r0
 800dbd4:	f6ff aed8 	blt.w	800d988 <rmw_wait+0x3c>
 800dbd8:	f06f 4500 	mvn.w	r5, #2147483648	@ 0x80000000
 800dbdc:	e6d4      	b.n	800d988 <rmw_wait+0x3c>
 800dbde:	2800      	cmp	r0, #0
 800dbe0:	d1de      	bne.n	800dba0 <rmw_wait+0x254>
 800dbe2:	2900      	cmp	r1, #0
 800dbe4:	d1dc      	bne.n	800dba0 <rmw_wait+0x254>
 800dbe6:	4608      	mov	r0, r1
 800dbe8:	e7a0      	b.n	800db2c <rmw_wait+0x1e0>
 800dbea:	2f00      	cmp	r7, #0
 800dbec:	f47f af0b 	bne.w	800da06 <rmw_wait+0xba>
 800dbf0:	2c00      	cmp	r4, #0
 800dbf2:	f47f af1a 	bne.w	800da2a <rmw_wait+0xde>
 800dbf6:	f1b9 0f00 	cmp.w	r9, #0
 800dbfa:	d027      	beq.n	800dc4c <rmw_wait+0x300>
 800dbfc:	f8d9 3000 	ldr.w	r3, [r9]
 800dc00:	4625      	mov	r5, r4
 800dc02:	2b00      	cmp	r3, #0
 800dc04:	f47f af41 	bne.w	800da8a <rmw_wait+0x13e>
 800dc08:	e777      	b.n	800dafa <rmw_wait+0x1ae>
 800dc0a:	464d      	mov	r5, r9
 800dc0c:	e74e      	b.n	800daac <rmw_wait+0x160>
 800dc0e:	2f00      	cmp	r7, #0
 800dc10:	f47f aef9 	bne.w	800da06 <rmw_wait+0xba>
 800dc14:	2c00      	cmp	r4, #0
 800dc16:	f47f af08 	bne.w	800da2a <rmw_wait+0xde>
 800dc1a:	f1b9 0f00 	cmp.w	r9, #0
 800dc1e:	d015      	beq.n	800dc4c <rmw_wait+0x300>
 800dc20:	f8d9 3000 	ldr.w	r3, [r9]
 800dc24:	2b00      	cmp	r3, #0
 800dc26:	f47f af30 	bne.w	800da8a <rmw_wait+0x13e>
 800dc2a:	2500      	movs	r5, #0
 800dc2c:	e743      	b.n	800dab6 <rmw_wait+0x16a>
 800dc2e:	2c00      	cmp	r4, #0
 800dc30:	f47f aefb 	bne.w	800da2a <rmw_wait+0xde>
 800dc34:	f1b9 0f00 	cmp.w	r9, #0
 800dc38:	f47f af24 	bne.w	800da84 <rmw_wait+0x138>
 800dc3c:	e7f5      	b.n	800dc2a <rmw_wait+0x2de>
 800dc3e:	bf00      	nop
 800dc40:	08014f00 	.word	0x08014f00
 800dc44:	2000df58 	.word	0x2000df58
 800dc48:	000f4240 	.word	0x000f4240
 800dc4c:	464d      	mov	r5, r9
 800dc4e:	e754      	b.n	800dafa <rmw_wait+0x1ae>

0800dc50 <rmw_create_wait_set>:
 800dc50:	b508      	push	{r3, lr}
 800dc52:	4803      	ldr	r0, [pc, #12]	@ (800dc60 <rmw_create_wait_set+0x10>)
 800dc54:	f004 fd58 	bl	8012708 <get_memory>
 800dc58:	b108      	cbz	r0, 800dc5e <rmw_create_wait_set+0xe>
 800dc5a:	6880      	ldr	r0, [r0, #8]
 800dc5c:	3010      	adds	r0, #16
 800dc5e:	bd08      	pop	{r3, pc}
 800dc60:	20009710 	.word	0x20009710

0800dc64 <rmw_destroy_wait_set>:
 800dc64:	b508      	push	{r3, lr}
 800dc66:	4b08      	ldr	r3, [pc, #32]	@ (800dc88 <rmw_destroy_wait_set+0x24>)
 800dc68:	6819      	ldr	r1, [r3, #0]
 800dc6a:	b911      	cbnz	r1, 800dc72 <rmw_destroy_wait_set+0xe>
 800dc6c:	e00a      	b.n	800dc84 <rmw_destroy_wait_set+0x20>
 800dc6e:	6849      	ldr	r1, [r1, #4]
 800dc70:	b141      	cbz	r1, 800dc84 <rmw_destroy_wait_set+0x20>
 800dc72:	688b      	ldr	r3, [r1, #8]
 800dc74:	3310      	adds	r3, #16
 800dc76:	4298      	cmp	r0, r3
 800dc78:	d1f9      	bne.n	800dc6e <rmw_destroy_wait_set+0xa>
 800dc7a:	4803      	ldr	r0, [pc, #12]	@ (800dc88 <rmw_destroy_wait_set+0x24>)
 800dc7c:	f004 fd54 	bl	8012728 <put_memory>
 800dc80:	2000      	movs	r0, #0
 800dc82:	bd08      	pop	{r3, pc}
 800dc84:	2001      	movs	r0, #1
 800dc86:	bd08      	pop	{r3, pc}
 800dc88:	20009710 	.word	0x20009710

0800dc8c <rmw_uxrce_init_service_memory>:
 800dc8c:	b1e2      	cbz	r2, 800dcc8 <rmw_uxrce_init_service_memory+0x3c>
 800dc8e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dc92:	7b05      	ldrb	r5, [r0, #12]
 800dc94:	4606      	mov	r6, r0
 800dc96:	b9ad      	cbnz	r5, 800dcc4 <rmw_uxrce_init_service_memory+0x38>
 800dc98:	23c8      	movs	r3, #200	@ 0xc8
 800dc9a:	e9c0 5500 	strd	r5, r5, [r0]
 800dc9e:	6083      	str	r3, [r0, #8]
 800dca0:	f240 1301 	movw	r3, #257	@ 0x101
 800dca4:	4617      	mov	r7, r2
 800dca6:	8183      	strh	r3, [r0, #12]
 800dca8:	460c      	mov	r4, r1
 800dcaa:	46a8      	mov	r8, r5
 800dcac:	4621      	mov	r1, r4
 800dcae:	4630      	mov	r0, r6
 800dcb0:	3501      	adds	r5, #1
 800dcb2:	f004 fd39 	bl	8012728 <put_memory>
 800dcb6:	42af      	cmp	r7, r5
 800dcb8:	60a4      	str	r4, [r4, #8]
 800dcba:	f884 800c 	strb.w	r8, [r4, #12]
 800dcbe:	f104 04c8 	add.w	r4, r4, #200	@ 0xc8
 800dcc2:	d1f3      	bne.n	800dcac <rmw_uxrce_init_service_memory+0x20>
 800dcc4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dcc8:	4770      	bx	lr
 800dcca:	bf00      	nop

0800dccc <rmw_uxrce_init_client_memory>:
 800dccc:	b1e2      	cbz	r2, 800dd08 <rmw_uxrce_init_client_memory+0x3c>
 800dcce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dcd2:	7b05      	ldrb	r5, [r0, #12]
 800dcd4:	4606      	mov	r6, r0
 800dcd6:	b9ad      	cbnz	r5, 800dd04 <rmw_uxrce_init_client_memory+0x38>
 800dcd8:	23c8      	movs	r3, #200	@ 0xc8
 800dcda:	e9c0 5500 	strd	r5, r5, [r0]
 800dcde:	6083      	str	r3, [r0, #8]
 800dce0:	f240 1301 	movw	r3, #257	@ 0x101
 800dce4:	4617      	mov	r7, r2
 800dce6:	8183      	strh	r3, [r0, #12]
 800dce8:	460c      	mov	r4, r1
 800dcea:	46a8      	mov	r8, r5
 800dcec:	4621      	mov	r1, r4
 800dcee:	4630      	mov	r0, r6
 800dcf0:	3501      	adds	r5, #1
 800dcf2:	f004 fd19 	bl	8012728 <put_memory>
 800dcf6:	42af      	cmp	r7, r5
 800dcf8:	60a4      	str	r4, [r4, #8]
 800dcfa:	f884 800c 	strb.w	r8, [r4, #12]
 800dcfe:	f104 04c8 	add.w	r4, r4, #200	@ 0xc8
 800dd02:	d1f3      	bne.n	800dcec <rmw_uxrce_init_client_memory+0x20>
 800dd04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dd08:	4770      	bx	lr
 800dd0a:	bf00      	nop

0800dd0c <rmw_uxrce_init_publisher_memory>:
 800dd0c:	b1e2      	cbz	r2, 800dd48 <rmw_uxrce_init_publisher_memory+0x3c>
 800dd0e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dd12:	7b05      	ldrb	r5, [r0, #12]
 800dd14:	4606      	mov	r6, r0
 800dd16:	b9ad      	cbnz	r5, 800dd44 <rmw_uxrce_init_publisher_memory+0x38>
 800dd18:	23d8      	movs	r3, #216	@ 0xd8
 800dd1a:	e9c0 5500 	strd	r5, r5, [r0]
 800dd1e:	6083      	str	r3, [r0, #8]
 800dd20:	f240 1301 	movw	r3, #257	@ 0x101
 800dd24:	4617      	mov	r7, r2
 800dd26:	8183      	strh	r3, [r0, #12]
 800dd28:	460c      	mov	r4, r1
 800dd2a:	46a8      	mov	r8, r5
 800dd2c:	4621      	mov	r1, r4
 800dd2e:	4630      	mov	r0, r6
 800dd30:	3501      	adds	r5, #1
 800dd32:	f004 fcf9 	bl	8012728 <put_memory>
 800dd36:	42af      	cmp	r7, r5
 800dd38:	60a4      	str	r4, [r4, #8]
 800dd3a:	f884 800c 	strb.w	r8, [r4, #12]
 800dd3e:	f104 04d8 	add.w	r4, r4, #216	@ 0xd8
 800dd42:	d1f3      	bne.n	800dd2c <rmw_uxrce_init_publisher_memory+0x20>
 800dd44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dd48:	4770      	bx	lr
 800dd4a:	bf00      	nop

0800dd4c <rmw_uxrce_init_subscription_memory>:
 800dd4c:	b1e2      	cbz	r2, 800dd88 <rmw_uxrce_init_subscription_memory+0x3c>
 800dd4e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dd52:	7b05      	ldrb	r5, [r0, #12]
 800dd54:	4606      	mov	r6, r0
 800dd56:	b9ad      	cbnz	r5, 800dd84 <rmw_uxrce_init_subscription_memory+0x38>
 800dd58:	23d8      	movs	r3, #216	@ 0xd8
 800dd5a:	e9c0 5500 	strd	r5, r5, [r0]
 800dd5e:	6083      	str	r3, [r0, #8]
 800dd60:	f240 1301 	movw	r3, #257	@ 0x101
 800dd64:	4617      	mov	r7, r2
 800dd66:	8183      	strh	r3, [r0, #12]
 800dd68:	460c      	mov	r4, r1
 800dd6a:	46a8      	mov	r8, r5
 800dd6c:	4621      	mov	r1, r4
 800dd6e:	4630      	mov	r0, r6
 800dd70:	3501      	adds	r5, #1
 800dd72:	f004 fcd9 	bl	8012728 <put_memory>
 800dd76:	42af      	cmp	r7, r5
 800dd78:	60a4      	str	r4, [r4, #8]
 800dd7a:	f884 800c 	strb.w	r8, [r4, #12]
 800dd7e:	f104 04d8 	add.w	r4, r4, #216	@ 0xd8
 800dd82:	d1f3      	bne.n	800dd6c <rmw_uxrce_init_subscription_memory+0x20>
 800dd84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dd88:	4770      	bx	lr
 800dd8a:	bf00      	nop

0800dd8c <rmw_uxrce_init_node_memory>:
 800dd8c:	b1e2      	cbz	r2, 800ddc8 <rmw_uxrce_init_node_memory+0x3c>
 800dd8e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dd92:	7b05      	ldrb	r5, [r0, #12]
 800dd94:	4606      	mov	r6, r0
 800dd96:	b9ad      	cbnz	r5, 800ddc4 <rmw_uxrce_init_node_memory+0x38>
 800dd98:	23a4      	movs	r3, #164	@ 0xa4
 800dd9a:	e9c0 5500 	strd	r5, r5, [r0]
 800dd9e:	6083      	str	r3, [r0, #8]
 800dda0:	f240 1301 	movw	r3, #257	@ 0x101
 800dda4:	4617      	mov	r7, r2
 800dda6:	8183      	strh	r3, [r0, #12]
 800dda8:	460c      	mov	r4, r1
 800ddaa:	46a8      	mov	r8, r5
 800ddac:	4621      	mov	r1, r4
 800ddae:	4630      	mov	r0, r6
 800ddb0:	3501      	adds	r5, #1
 800ddb2:	f004 fcb9 	bl	8012728 <put_memory>
 800ddb6:	42af      	cmp	r7, r5
 800ddb8:	60a4      	str	r4, [r4, #8]
 800ddba:	f884 800c 	strb.w	r8, [r4, #12]
 800ddbe:	f104 04a4 	add.w	r4, r4, #164	@ 0xa4
 800ddc2:	d1f3      	bne.n	800ddac <rmw_uxrce_init_node_memory+0x20>
 800ddc4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ddc8:	4770      	bx	lr
 800ddca:	bf00      	nop

0800ddcc <rmw_uxrce_init_session_memory>:
 800ddcc:	b1ea      	cbz	r2, 800de0a <rmw_uxrce_init_session_memory+0x3e>
 800ddce:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ddd2:	7b05      	ldrb	r5, [r0, #12]
 800ddd4:	4606      	mov	r6, r0
 800ddd6:	b9b5      	cbnz	r5, 800de06 <rmw_uxrce_init_session_memory+0x3a>
 800ddd8:	e9c0 5500 	strd	r5, r5, [r0]
 800dddc:	f241 58a8 	movw	r8, #5544	@ 0x15a8
 800dde0:	f240 1301 	movw	r3, #257	@ 0x101
 800dde4:	4617      	mov	r7, r2
 800dde6:	f8c0 8008 	str.w	r8, [r0, #8]
 800ddea:	460c      	mov	r4, r1
 800ddec:	8183      	strh	r3, [r0, #12]
 800ddee:	46a9      	mov	r9, r5
 800ddf0:	4621      	mov	r1, r4
 800ddf2:	4630      	mov	r0, r6
 800ddf4:	3501      	adds	r5, #1
 800ddf6:	f004 fc97 	bl	8012728 <put_memory>
 800ddfa:	42af      	cmp	r7, r5
 800ddfc:	60a4      	str	r4, [r4, #8]
 800ddfe:	f884 900c 	strb.w	r9, [r4, #12]
 800de02:	4444      	add	r4, r8
 800de04:	d1f4      	bne.n	800ddf0 <rmw_uxrce_init_session_memory+0x24>
 800de06:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800de0a:	4770      	bx	lr

0800de0c <rmw_uxrce_init_topic_memory>:
 800de0c:	b1e2      	cbz	r2, 800de48 <rmw_uxrce_init_topic_memory+0x3c>
 800de0e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800de12:	7b05      	ldrb	r5, [r0, #12]
 800de14:	4606      	mov	r6, r0
 800de16:	b9ad      	cbnz	r5, 800de44 <rmw_uxrce_init_topic_memory+0x38>
 800de18:	231c      	movs	r3, #28
 800de1a:	e9c0 5500 	strd	r5, r5, [r0]
 800de1e:	6083      	str	r3, [r0, #8]
 800de20:	f240 1301 	movw	r3, #257	@ 0x101
 800de24:	4617      	mov	r7, r2
 800de26:	8183      	strh	r3, [r0, #12]
 800de28:	460c      	mov	r4, r1
 800de2a:	46a8      	mov	r8, r5
 800de2c:	4621      	mov	r1, r4
 800de2e:	4630      	mov	r0, r6
 800de30:	3501      	adds	r5, #1
 800de32:	f004 fc79 	bl	8012728 <put_memory>
 800de36:	42af      	cmp	r7, r5
 800de38:	60a4      	str	r4, [r4, #8]
 800de3a:	f884 800c 	strb.w	r8, [r4, #12]
 800de3e:	f104 041c 	add.w	r4, r4, #28
 800de42:	d1f3      	bne.n	800de2c <rmw_uxrce_init_topic_memory+0x20>
 800de44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800de48:	4770      	bx	lr
 800de4a:	bf00      	nop

0800de4c <rmw_uxrce_init_static_input_buffer_memory>:
 800de4c:	b1ea      	cbz	r2, 800de8a <rmw_uxrce_init_static_input_buffer_memory+0x3e>
 800de4e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800de52:	7b05      	ldrb	r5, [r0, #12]
 800de54:	4606      	mov	r6, r0
 800de56:	b9b5      	cbnz	r5, 800de86 <rmw_uxrce_init_static_input_buffer_memory+0x3a>
 800de58:	f44f 6304 	mov.w	r3, #2112	@ 0x840
 800de5c:	e9c0 5500 	strd	r5, r5, [r0]
 800de60:	6083      	str	r3, [r0, #8]
 800de62:	f240 1301 	movw	r3, #257	@ 0x101
 800de66:	4617      	mov	r7, r2
 800de68:	8183      	strh	r3, [r0, #12]
 800de6a:	460c      	mov	r4, r1
 800de6c:	46a8      	mov	r8, r5
 800de6e:	4621      	mov	r1, r4
 800de70:	4630      	mov	r0, r6
 800de72:	3501      	adds	r5, #1
 800de74:	f004 fc58 	bl	8012728 <put_memory>
 800de78:	42af      	cmp	r7, r5
 800de7a:	60a4      	str	r4, [r4, #8]
 800de7c:	f884 800c 	strb.w	r8, [r4, #12]
 800de80:	f504 6404 	add.w	r4, r4, #2112	@ 0x840
 800de84:	d1f3      	bne.n	800de6e <rmw_uxrce_init_static_input_buffer_memory+0x22>
 800de86:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800de8a:	4770      	bx	lr

0800de8c <rmw_uxrce_init_init_options_impl_memory>:
 800de8c:	b1e2      	cbz	r2, 800dec8 <rmw_uxrce_init_init_options_impl_memory+0x3c>
 800de8e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800de92:	7b05      	ldrb	r5, [r0, #12]
 800de94:	4606      	mov	r6, r0
 800de96:	b9ad      	cbnz	r5, 800dec4 <rmw_uxrce_init_init_options_impl_memory+0x38>
 800de98:	232c      	movs	r3, #44	@ 0x2c
 800de9a:	e9c0 5500 	strd	r5, r5, [r0]
 800de9e:	6083      	str	r3, [r0, #8]
 800dea0:	f240 1301 	movw	r3, #257	@ 0x101
 800dea4:	4617      	mov	r7, r2
 800dea6:	8183      	strh	r3, [r0, #12]
 800dea8:	460c      	mov	r4, r1
 800deaa:	46a8      	mov	r8, r5
 800deac:	4621      	mov	r1, r4
 800deae:	4630      	mov	r0, r6
 800deb0:	3501      	adds	r5, #1
 800deb2:	f004 fc39 	bl	8012728 <put_memory>
 800deb6:	42af      	cmp	r7, r5
 800deb8:	60a4      	str	r4, [r4, #8]
 800deba:	f884 800c 	strb.w	r8, [r4, #12]
 800debe:	f104 042c 	add.w	r4, r4, #44	@ 0x2c
 800dec2:	d1f3      	bne.n	800deac <rmw_uxrce_init_init_options_impl_memory+0x20>
 800dec4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dec8:	4770      	bx	lr
 800deca:	bf00      	nop

0800decc <rmw_uxrce_init_wait_set_memory>:
 800decc:	b1e2      	cbz	r2, 800df08 <rmw_uxrce_init_wait_set_memory+0x3c>
 800dece:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ded2:	7b05      	ldrb	r5, [r0, #12]
 800ded4:	4606      	mov	r6, r0
 800ded6:	b9ad      	cbnz	r5, 800df04 <rmw_uxrce_init_wait_set_memory+0x38>
 800ded8:	231c      	movs	r3, #28
 800deda:	e9c0 5500 	strd	r5, r5, [r0]
 800dede:	6083      	str	r3, [r0, #8]
 800dee0:	f240 1301 	movw	r3, #257	@ 0x101
 800dee4:	4617      	mov	r7, r2
 800dee6:	8183      	strh	r3, [r0, #12]
 800dee8:	460c      	mov	r4, r1
 800deea:	46a8      	mov	r8, r5
 800deec:	4621      	mov	r1, r4
 800deee:	4630      	mov	r0, r6
 800def0:	3501      	adds	r5, #1
 800def2:	f004 fc19 	bl	8012728 <put_memory>
 800def6:	42af      	cmp	r7, r5
 800def8:	60a4      	str	r4, [r4, #8]
 800defa:	f884 800c 	strb.w	r8, [r4, #12]
 800defe:	f104 041c 	add.w	r4, r4, #28
 800df02:	d1f3      	bne.n	800deec <rmw_uxrce_init_wait_set_memory+0x20>
 800df04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800df08:	4770      	bx	lr
 800df0a:	bf00      	nop

0800df0c <rmw_uxrce_init_guard_condition_memory>:
 800df0c:	b1e2      	cbz	r2, 800df48 <rmw_uxrce_init_guard_condition_memory+0x3c>
 800df0e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800df12:	7b05      	ldrb	r5, [r0, #12]
 800df14:	4606      	mov	r6, r0
 800df16:	b9ad      	cbnz	r5, 800df44 <rmw_uxrce_init_guard_condition_memory+0x38>
 800df18:	2320      	movs	r3, #32
 800df1a:	e9c0 5500 	strd	r5, r5, [r0]
 800df1e:	6083      	str	r3, [r0, #8]
 800df20:	f240 1301 	movw	r3, #257	@ 0x101
 800df24:	4617      	mov	r7, r2
 800df26:	8183      	strh	r3, [r0, #12]
 800df28:	460c      	mov	r4, r1
 800df2a:	46a8      	mov	r8, r5
 800df2c:	4621      	mov	r1, r4
 800df2e:	4630      	mov	r0, r6
 800df30:	3501      	adds	r5, #1
 800df32:	f004 fbf9 	bl	8012728 <put_memory>
 800df36:	42af      	cmp	r7, r5
 800df38:	60a4      	str	r4, [r4, #8]
 800df3a:	f884 800c 	strb.w	r8, [r4, #12]
 800df3e:	f104 0420 	add.w	r4, r4, #32
 800df42:	d1f3      	bne.n	800df2c <rmw_uxrce_init_guard_condition_memory+0x20>
 800df44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800df48:	4770      	bx	lr
 800df4a:	bf00      	nop

0800df4c <rmw_uxrce_fini_session_memory>:
 800df4c:	4601      	mov	r1, r0
 800df4e:	4801      	ldr	r0, [pc, #4]	@ (800df54 <rmw_uxrce_fini_session_memory+0x8>)
 800df50:	f004 bbea 	b.w	8012728 <put_memory>
 800df54:	2000df58 	.word	0x2000df58

0800df58 <rmw_uxrce_fini_node_memory>:
 800df58:	b538      	push	{r3, r4, r5, lr}
 800df5a:	4604      	mov	r4, r0
 800df5c:	6800      	ldr	r0, [r0, #0]
 800df5e:	b128      	cbz	r0, 800df6c <rmw_uxrce_fini_node_memory+0x14>
 800df60:	4b07      	ldr	r3, [pc, #28]	@ (800df80 <rmw_uxrce_fini_node_memory+0x28>)
 800df62:	6819      	ldr	r1, [r3, #0]
 800df64:	f7f2 f93c 	bl	80001e0 <strcmp>
 800df68:	b940      	cbnz	r0, 800df7c <rmw_uxrce_fini_node_memory+0x24>
 800df6a:	6020      	str	r0, [r4, #0]
 800df6c:	6861      	ldr	r1, [r4, #4]
 800df6e:	b129      	cbz	r1, 800df7c <rmw_uxrce_fini_node_memory+0x24>
 800df70:	2500      	movs	r5, #0
 800df72:	4804      	ldr	r0, [pc, #16]	@ (800df84 <rmw_uxrce_fini_node_memory+0x2c>)
 800df74:	610d      	str	r5, [r1, #16]
 800df76:	f004 fbd7 	bl	8012728 <put_memory>
 800df7a:	6065      	str	r5, [r4, #4]
 800df7c:	bd38      	pop	{r3, r4, r5, pc}
 800df7e:	bf00      	nop
 800df80:	08015c60 	.word	0x08015c60
 800df84:	2000c99c 	.word	0x2000c99c

0800df88 <rmw_uxrce_fini_publisher_memory>:
 800df88:	b510      	push	{r4, lr}
 800df8a:	4604      	mov	r4, r0
 800df8c:	6800      	ldr	r0, [r0, #0]
 800df8e:	b128      	cbz	r0, 800df9c <rmw_uxrce_fini_publisher_memory+0x14>
 800df90:	4b06      	ldr	r3, [pc, #24]	@ (800dfac <rmw_uxrce_fini_publisher_memory+0x24>)
 800df92:	6819      	ldr	r1, [r3, #0]
 800df94:	f7f2 f924 	bl	80001e0 <strcmp>
 800df98:	b938      	cbnz	r0, 800dfaa <rmw_uxrce_fini_publisher_memory+0x22>
 800df9a:	6020      	str	r0, [r4, #0]
 800df9c:	6861      	ldr	r1, [r4, #4]
 800df9e:	b121      	cbz	r1, 800dfaa <rmw_uxrce_fini_publisher_memory+0x22>
 800dfa0:	4803      	ldr	r0, [pc, #12]	@ (800dfb0 <rmw_uxrce_fini_publisher_memory+0x28>)
 800dfa2:	f004 fbc1 	bl	8012728 <put_memory>
 800dfa6:	2300      	movs	r3, #0
 800dfa8:	6063      	str	r3, [r4, #4]
 800dfaa:	bd10      	pop	{r4, pc}
 800dfac:	08015c60 	.word	0x08015c60
 800dfb0:	2000c8e8 	.word	0x2000c8e8

0800dfb4 <rmw_uxrce_fini_subscription_memory>:
 800dfb4:	b510      	push	{r4, lr}
 800dfb6:	4604      	mov	r4, r0
 800dfb8:	6800      	ldr	r0, [r0, #0]
 800dfba:	b128      	cbz	r0, 800dfc8 <rmw_uxrce_fini_subscription_memory+0x14>
 800dfbc:	4b06      	ldr	r3, [pc, #24]	@ (800dfd8 <rmw_uxrce_fini_subscription_memory+0x24>)
 800dfbe:	6819      	ldr	r1, [r3, #0]
 800dfc0:	f7f2 f90e 	bl	80001e0 <strcmp>
 800dfc4:	b938      	cbnz	r0, 800dfd6 <rmw_uxrce_fini_subscription_memory+0x22>
 800dfc6:	6020      	str	r0, [r4, #0]
 800dfc8:	6861      	ldr	r1, [r4, #4]
 800dfca:	b121      	cbz	r1, 800dfd6 <rmw_uxrce_fini_subscription_memory+0x22>
 800dfcc:	4803      	ldr	r0, [pc, #12]	@ (800dfdc <rmw_uxrce_fini_subscription_memory+0x28>)
 800dfce:	f004 fbab 	bl	8012728 <put_memory>
 800dfd2:	2300      	movs	r3, #0
 800dfd4:	6063      	str	r3, [r4, #4]
 800dfd6:	bd10      	pop	{r4, pc}
 800dfd8:	08015c60 	.word	0x08015c60
 800dfdc:	2000c068 	.word	0x2000c068

0800dfe0 <rmw_uxrce_fini_service_memory>:
 800dfe0:	b510      	push	{r4, lr}
 800dfe2:	4604      	mov	r4, r0
 800dfe4:	6800      	ldr	r0, [r0, #0]
 800dfe6:	b128      	cbz	r0, 800dff4 <rmw_uxrce_fini_service_memory+0x14>
 800dfe8:	4b06      	ldr	r3, [pc, #24]	@ (800e004 <rmw_uxrce_fini_service_memory+0x24>)
 800dfea:	6819      	ldr	r1, [r3, #0]
 800dfec:	f7f2 f8f8 	bl	80001e0 <strcmp>
 800dff0:	b938      	cbnz	r0, 800e002 <rmw_uxrce_fini_service_memory+0x22>
 800dff2:	6020      	str	r0, [r4, #0]
 800dff4:	6861      	ldr	r1, [r4, #4]
 800dff6:	b121      	cbz	r1, 800e002 <rmw_uxrce_fini_service_memory+0x22>
 800dff8:	4803      	ldr	r0, [pc, #12]	@ (800e008 <rmw_uxrce_fini_service_memory+0x28>)
 800dffa:	f004 fb95 	bl	8012728 <put_memory>
 800dffe:	2300      	movs	r3, #0
 800e000:	6063      	str	r3, [r4, #4]
 800e002:	bd10      	pop	{r4, pc}
 800e004:	08015c60 	.word	0x08015c60
 800e008:	2000bc20 	.word	0x2000bc20

0800e00c <rmw_uxrce_fini_client_memory>:
 800e00c:	b510      	push	{r4, lr}
 800e00e:	4604      	mov	r4, r0
 800e010:	6800      	ldr	r0, [r0, #0]
 800e012:	b128      	cbz	r0, 800e020 <rmw_uxrce_fini_client_memory+0x14>
 800e014:	4b06      	ldr	r3, [pc, #24]	@ (800e030 <rmw_uxrce_fini_client_memory+0x24>)
 800e016:	6819      	ldr	r1, [r3, #0]
 800e018:	f7f2 f8e2 	bl	80001e0 <strcmp>
 800e01c:	b938      	cbnz	r0, 800e02e <rmw_uxrce_fini_client_memory+0x22>
 800e01e:	6020      	str	r0, [r4, #0]
 800e020:	6861      	ldr	r1, [r4, #4]
 800e022:	b121      	cbz	r1, 800e02e <rmw_uxrce_fini_client_memory+0x22>
 800e024:	4803      	ldr	r0, [pc, #12]	@ (800e034 <rmw_uxrce_fini_client_memory+0x28>)
 800e026:	f004 fb7f 	bl	8012728 <put_memory>
 800e02a:	2300      	movs	r3, #0
 800e02c:	6063      	str	r3, [r4, #4]
 800e02e:	bd10      	pop	{r4, pc}
 800e030:	08015c60 	.word	0x08015c60
 800e034:	2000bb48 	.word	0x2000bb48

0800e038 <rmw_uxrce_fini_topic_memory>:
 800e038:	b510      	push	{r4, lr}
 800e03a:	4604      	mov	r4, r0
 800e03c:	4621      	mov	r1, r4
 800e03e:	4803      	ldr	r0, [pc, #12]	@ (800e04c <rmw_uxrce_fini_topic_memory+0x14>)
 800e040:	f004 fb72 	bl	8012728 <put_memory>
 800e044:	2300      	movs	r3, #0
 800e046:	61a3      	str	r3, [r4, #24]
 800e048:	bd10      	pop	{r4, pc}
 800e04a:	bf00      	nop
 800e04c:	2000ba6c 	.word	0x2000ba6c

0800e050 <rmw_uxrce_get_static_input_buffer_for_entity>:
 800e050:	b082      	sub	sp, #8
 800e052:	b530      	push	{r4, r5, lr}
 800e054:	4929      	ldr	r1, [pc, #164]	@ (800e0fc <rmw_uxrce_get_static_input_buffer_for_entity+0xac>)
 800e056:	ac03      	add	r4, sp, #12
 800e058:	e884 000c 	stmia.w	r4, {r2, r3}
 800e05c:	680c      	ldr	r4, [r1, #0]
 800e05e:	461d      	mov	r5, r3
 800e060:	4602      	mov	r2, r0
 800e062:	2c00      	cmp	r4, #0
 800e064:	d043      	beq.n	800e0ee <rmw_uxrce_get_static_input_buffer_for_entity+0x9e>
 800e066:	4620      	mov	r0, r4
 800e068:	2100      	movs	r1, #0
 800e06a:	6883      	ldr	r3, [r0, #8]
 800e06c:	6840      	ldr	r0, [r0, #4]
 800e06e:	f8d3 3814 	ldr.w	r3, [r3, #2068]	@ 0x814
 800e072:	429a      	cmp	r2, r3
 800e074:	bf08      	it	eq
 800e076:	3101      	addeq	r1, #1
 800e078:	2800      	cmp	r0, #0
 800e07a:	d1f6      	bne.n	800e06a <rmw_uxrce_get_static_input_buffer_for_entity+0x1a>
 800e07c:	f89d 300c 	ldrb.w	r3, [sp, #12]
 800e080:	2b02      	cmp	r3, #2
 800e082:	d027      	beq.n	800e0d4 <rmw_uxrce_get_static_input_buffer_for_entity+0x84>
 800e084:	d906      	bls.n	800e094 <rmw_uxrce_get_static_input_buffer_for_entity+0x44>
 800e086:	2b03      	cmp	r3, #3
 800e088:	d004      	beq.n	800e094 <rmw_uxrce_get_static_input_buffer_for_entity+0x44>
 800e08a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800e08e:	2000      	movs	r0, #0
 800e090:	b002      	add	sp, #8
 800e092:	4770      	bx	lr
 800e094:	b1fd      	cbz	r5, 800e0d6 <rmw_uxrce_get_static_input_buffer_for_entity+0x86>
 800e096:	428d      	cmp	r5, r1
 800e098:	d81d      	bhi.n	800e0d6 <rmw_uxrce_get_static_input_buffer_for_entity+0x86>
 800e09a:	2c00      	cmp	r4, #0
 800e09c:	d0f5      	beq.n	800e08a <rmw_uxrce_get_static_input_buffer_for_entity+0x3a>
 800e09e:	2000      	movs	r0, #0
 800e0a0:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 800e0a4:	f06f 4500 	mvn.w	r5, #2147483648	@ 0x80000000
 800e0a8:	e001      	b.n	800e0ae <rmw_uxrce_get_static_input_buffer_for_entity+0x5e>
 800e0aa:	6864      	ldr	r4, [r4, #4]
 800e0ac:	b1dc      	cbz	r4, 800e0e6 <rmw_uxrce_get_static_input_buffer_for_entity+0x96>
 800e0ae:	68a3      	ldr	r3, [r4, #8]
 800e0b0:	f8d3 1814 	ldr.w	r1, [r3, #2068]	@ 0x814
 800e0b4:	428a      	cmp	r2, r1
 800e0b6:	d1f8      	bne.n	800e0aa <rmw_uxrce_get_static_input_buffer_for_entity+0x5a>
 800e0b8:	f8d3 1818 	ldr.w	r1, [r3, #2072]	@ 0x818
 800e0bc:	f503 6302 	add.w	r3, r3, #2080	@ 0x820
 800e0c0:	4561      	cmp	r1, ip
 800e0c2:	f853 3c04 	ldr.w	r3, [r3, #-4]
 800e0c6:	eb73 0e05 	sbcs.w	lr, r3, r5
 800e0ca:	daee      	bge.n	800e0aa <rmw_uxrce_get_static_input_buffer_for_entity+0x5a>
 800e0cc:	468c      	mov	ip, r1
 800e0ce:	461d      	mov	r5, r3
 800e0d0:	4620      	mov	r0, r4
 800e0d2:	e7ea      	b.n	800e0aa <rmw_uxrce_get_static_input_buffer_for_entity+0x5a>
 800e0d4:	b92d      	cbnz	r5, 800e0e2 <rmw_uxrce_get_static_input_buffer_for_entity+0x92>
 800e0d6:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800e0da:	4808      	ldr	r0, [pc, #32]	@ (800e0fc <rmw_uxrce_get_static_input_buffer_for_entity+0xac>)
 800e0dc:	b002      	add	sp, #8
 800e0de:	f004 bb13 	b.w	8012708 <get_memory>
 800e0e2:	428d      	cmp	r5, r1
 800e0e4:	d8f7      	bhi.n	800e0d6 <rmw_uxrce_get_static_input_buffer_for_entity+0x86>
 800e0e6:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800e0ea:	b002      	add	sp, #8
 800e0ec:	4770      	bx	lr
 800e0ee:	f89d 300c 	ldrb.w	r3, [sp, #12]
 800e0f2:	2b02      	cmp	r3, #2
 800e0f4:	d0ef      	beq.n	800e0d6 <rmw_uxrce_get_static_input_buffer_for_entity+0x86>
 800e0f6:	d9ee      	bls.n	800e0d6 <rmw_uxrce_get_static_input_buffer_for_entity+0x86>
 800e0f8:	4621      	mov	r1, r4
 800e0fa:	e7c4      	b.n	800e086 <rmw_uxrce_get_static_input_buffer_for_entity+0x36>
 800e0fc:	2000b8b8 	.word	0x2000b8b8

0800e100 <rmw_uxrce_find_static_input_buffer_by_owner>:
 800e100:	4b11      	ldr	r3, [pc, #68]	@ (800e148 <rmw_uxrce_find_static_input_buffer_by_owner+0x48>)
 800e102:	681b      	ldr	r3, [r3, #0]
 800e104:	b1eb      	cbz	r3, 800e142 <rmw_uxrce_find_static_input_buffer_by_owner+0x42>
 800e106:	b530      	push	{r4, r5, lr}
 800e108:	4684      	mov	ip, r0
 800e10a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800e10e:	f06f 4e00 	mvn.w	lr, #2147483648	@ 0x80000000
 800e112:	2000      	movs	r0, #0
 800e114:	e001      	b.n	800e11a <rmw_uxrce_find_static_input_buffer_by_owner+0x1a>
 800e116:	685b      	ldr	r3, [r3, #4]
 800e118:	b193      	cbz	r3, 800e140 <rmw_uxrce_find_static_input_buffer_by_owner+0x40>
 800e11a:	689a      	ldr	r2, [r3, #8]
 800e11c:	f8d2 1814 	ldr.w	r1, [r2, #2068]	@ 0x814
 800e120:	458c      	cmp	ip, r1
 800e122:	d1f8      	bne.n	800e116 <rmw_uxrce_find_static_input_buffer_by_owner+0x16>
 800e124:	f8d2 1818 	ldr.w	r1, [r2, #2072]	@ 0x818
 800e128:	f8d2 281c 	ldr.w	r2, [r2, #2076]	@ 0x81c
 800e12c:	42a1      	cmp	r1, r4
 800e12e:	eb72 050e 	sbcs.w	r5, r2, lr
 800e132:	daf0      	bge.n	800e116 <rmw_uxrce_find_static_input_buffer_by_owner+0x16>
 800e134:	4618      	mov	r0, r3
 800e136:	685b      	ldr	r3, [r3, #4]
 800e138:	460c      	mov	r4, r1
 800e13a:	4696      	mov	lr, r2
 800e13c:	2b00      	cmp	r3, #0
 800e13e:	d1ec      	bne.n	800e11a <rmw_uxrce_find_static_input_buffer_by_owner+0x1a>
 800e140:	bd30      	pop	{r4, r5, pc}
 800e142:	4618      	mov	r0, r3
 800e144:	4770      	bx	lr
 800e146:	bf00      	nop
 800e148:	2000b8b8 	.word	0x2000b8b8
 800e14c:	00000000 	.word	0x00000000

0800e150 <rmw_uxrce_clean_expired_static_input_buffer>:
 800e150:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e154:	4b3c      	ldr	r3, [pc, #240]	@ (800e248 <rmw_uxrce_clean_expired_static_input_buffer+0xf8>)
 800e156:	ed2d 8b06 	vpush	{d8-d10}
 800e15a:	f8d3 8000 	ldr.w	r8, [r3]
 800e15e:	b08d      	sub	sp, #52	@ 0x34
 800e160:	f004 fbf8 	bl	8012954 <rmw_uros_epoch_nanos>
 800e164:	f1b8 0f00 	cmp.w	r8, #0
 800e168:	d05c      	beq.n	800e224 <rmw_uxrce_clean_expired_static_input_buffer+0xd4>
 800e16a:	f8d8 5008 	ldr.w	r5, [r8, #8]
 800e16e:	f895 3820 	ldrb.w	r3, [r5, #2080]	@ 0x820
 800e172:	2b04      	cmp	r3, #4
 800e174:	ed9f 8b2e 	vldr	d8, [pc, #184]	@ 800e230 <rmw_uxrce_clean_expired_static_input_buffer+0xe0>
 800e178:	ed9f ab2f 	vldr	d10, [pc, #188]	@ 800e238 <rmw_uxrce_clean_expired_static_input_buffer+0xe8>
 800e17c:	ed9f 9b30 	vldr	d9, [pc, #192]	@ 800e240 <rmw_uxrce_clean_expired_static_input_buffer+0xf0>
 800e180:	4683      	mov	fp, r0
 800e182:	ac04      	add	r4, sp, #16
 800e184:	468a      	mov	sl, r1
 800e186:	d03f      	beq.n	800e208 <rmw_uxrce_clean_expired_static_input_buffer+0xb8>
 800e188:	2b05      	cmp	r3, #5
 800e18a:	d044      	beq.n	800e216 <rmw_uxrce_clean_expired_static_input_buffer+0xc6>
 800e18c:	2b03      	cmp	r3, #3
 800e18e:	d03b      	beq.n	800e208 <rmw_uxrce_clean_expired_static_input_buffer+0xb8>
 800e190:	ed8d 8b04 	vstr	d8, [sp, #16]
 800e194:	ed8d ab06 	vstr	d10, [sp, #24]
 800e198:	ed8d 8b08 	vstr	d8, [sp, #32]
 800e19c:	ed8d 8b0a 	vstr	d8, [sp, #40]	@ 0x28
 800e1a0:	ab08      	add	r3, sp, #32
 800e1a2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800e1a4:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 800e1a8:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800e1ac:	f004 f93e 	bl	801242c <rmw_time_equal>
 800e1b0:	b118      	cbz	r0, 800e1ba <rmw_uxrce_clean_expired_static_input_buffer+0x6a>
 800e1b2:	ed8d 9b04 	vstr	d9, [sp, #16]
 800e1b6:	ed8d 8b06 	vstr	d8, [sp, #24]
 800e1ba:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800e1be:	f8d5 7818 	ldr.w	r7, [r5, #2072]	@ 0x818
 800e1c2:	f8d5 681c 	ldr.w	r6, [r5, #2076]	@ 0x81c
 800e1c6:	f8d8 9004 	ldr.w	r9, [r8, #4]
 800e1ca:	f004 f983 	bl	80124d4 <rmw_time_total_nsec>
 800e1ce:	183f      	adds	r7, r7, r0
 800e1d0:	eb46 0601 	adc.w	r6, r6, r1
 800e1d4:	455f      	cmp	r7, fp
 800e1d6:	eb76 060a 	sbcs.w	r6, r6, sl
 800e1da:	f505 6502 	add.w	r5, r5, #2080	@ 0x820
 800e1de:	db05      	blt.n	800e1ec <rmw_uxrce_clean_expired_static_input_buffer+0x9c>
 800e1e0:	e955 2302 	ldrd	r2, r3, [r5, #-8]
 800e1e4:	4593      	cmp	fp, r2
 800e1e6:	eb7a 0303 	sbcs.w	r3, sl, r3
 800e1ea:	da03      	bge.n	800e1f4 <rmw_uxrce_clean_expired_static_input_buffer+0xa4>
 800e1ec:	4816      	ldr	r0, [pc, #88]	@ (800e248 <rmw_uxrce_clean_expired_static_input_buffer+0xf8>)
 800e1ee:	4641      	mov	r1, r8
 800e1f0:	f004 fa9a 	bl	8012728 <put_memory>
 800e1f4:	f1b9 0f00 	cmp.w	r9, #0
 800e1f8:	d014      	beq.n	800e224 <rmw_uxrce_clean_expired_static_input_buffer+0xd4>
 800e1fa:	46c8      	mov	r8, r9
 800e1fc:	f8d8 5008 	ldr.w	r5, [r8, #8]
 800e200:	f895 3820 	ldrb.w	r3, [r5, #2080]	@ 0x820
 800e204:	2b04      	cmp	r3, #4
 800e206:	d1bf      	bne.n	800e188 <rmw_uxrce_clean_expired_static_input_buffer+0x38>
 800e208:	f8d5 3814 	ldr.w	r3, [r5, #2068]	@ 0x814
 800e20c:	3340      	adds	r3, #64	@ 0x40
 800e20e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800e210:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800e214:	e7c0      	b.n	800e198 <rmw_uxrce_clean_expired_static_input_buffer+0x48>
 800e216:	f8d5 3814 	ldr.w	r3, [r5, #2068]	@ 0x814
 800e21a:	3348      	adds	r3, #72	@ 0x48
 800e21c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800e21e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800e222:	e7b9      	b.n	800e198 <rmw_uxrce_clean_expired_static_input_buffer+0x48>
 800e224:	b00d      	add	sp, #52	@ 0x34
 800e226:	ecbd 8b06 	vpop	{d8-d10}
 800e22a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e22e:	bf00      	nop
	...
 800e238:	00000001 	.word	0x00000001
 800e23c:	00000000 	.word	0x00000000
 800e240:	0000001e 	.word	0x0000001e
 800e244:	00000000 	.word	0x00000000
 800e248:	2000b8b8 	.word	0x2000b8b8

0800e24c <run_xrce_session>:
 800e24c:	b500      	push	{lr}
 800e24e:	f891 c002 	ldrb.w	ip, [r1, #2]
 800e252:	b087      	sub	sp, #28
 800e254:	f1bc 0f01 	cmp.w	ip, #1
 800e258:	f8ad 200e 	strh.w	r2, [sp, #14]
 800e25c:	d00f      	beq.n	800e27e <run_xrce_session+0x32>
 800e25e:	4619      	mov	r1, r3
 800e260:	2301      	movs	r3, #1
 800e262:	9300      	str	r3, [sp, #0]
 800e264:	f10d 020e 	add.w	r2, sp, #14
 800e268:	f10d 0317 	add.w	r3, sp, #23
 800e26c:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800e270:	f001 f8a8 	bl	800f3c4 <uxr_run_session_until_all_status>
 800e274:	b100      	cbz	r0, 800e278 <run_xrce_session+0x2c>
 800e276:	2001      	movs	r0, #1
 800e278:	b007      	add	sp, #28
 800e27a:	f85d fb04 	ldr.w	pc, [sp], #4
 800e27e:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800e282:	f000 fce1 	bl	800ec48 <uxr_flash_output_streams>
 800e286:	2001      	movs	r0, #1
 800e288:	e7f6      	b.n	800e278 <run_xrce_session+0x2c>
 800e28a:	bf00      	nop

0800e28c <convert_qos_profile>:
 800e28c:	780a      	ldrb	r2, [r1, #0]
 800e28e:	f891 c008 	ldrb.w	ip, [r1, #8]
 800e292:	f1a2 0202 	sub.w	r2, r2, #2
 800e296:	fab2 f282 	clz	r2, r2
 800e29a:	0952      	lsrs	r2, r2, #5
 800e29c:	7082      	strb	r2, [r0, #2]
 800e29e:	7a4a      	ldrb	r2, [r1, #9]
 800e2a0:	8889      	ldrh	r1, [r1, #4]
 800e2a2:	8081      	strh	r1, [r0, #4]
 800e2a4:	f1a2 0202 	sub.w	r2, r2, #2
 800e2a8:	f1ac 0c02 	sub.w	ip, ip, #2
 800e2ac:	fab2 f282 	clz	r2, r2
 800e2b0:	fabc fc8c 	clz	ip, ip
 800e2b4:	0952      	lsrs	r2, r2, #5
 800e2b6:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
 800e2ba:	0052      	lsls	r2, r2, #1
 800e2bc:	f880 c001 	strb.w	ip, [r0, #1]
 800e2c0:	7002      	strb	r2, [r0, #0]
 800e2c2:	4770      	bx	lr

0800e2c4 <generate_type_name>:
 800e2c4:	b530      	push	{r4, r5, lr}
 800e2c6:	2300      	movs	r3, #0
 800e2c8:	700b      	strb	r3, [r1, #0]
 800e2ca:	6803      	ldr	r3, [r0, #0]
 800e2cc:	b087      	sub	sp, #28
 800e2ce:	4614      	mov	r4, r2
 800e2d0:	b1d3      	cbz	r3, 800e308 <generate_type_name+0x44>
 800e2d2:	4a0f      	ldr	r2, [pc, #60]	@ (800e310 <generate_type_name+0x4c>)
 800e2d4:	4615      	mov	r5, r2
 800e2d6:	9203      	str	r2, [sp, #12]
 800e2d8:	9500      	str	r5, [sp, #0]
 800e2da:	6842      	ldr	r2, [r0, #4]
 800e2dc:	480d      	ldr	r0, [pc, #52]	@ (800e314 <generate_type_name+0x50>)
 800e2de:	9001      	str	r0, [sp, #4]
 800e2e0:	4608      	mov	r0, r1
 800e2e2:	490d      	ldr	r1, [pc, #52]	@ (800e318 <generate_type_name+0x54>)
 800e2e4:	9204      	str	r2, [sp, #16]
 800e2e6:	9105      	str	r1, [sp, #20]
 800e2e8:	9102      	str	r1, [sp, #8]
 800e2ea:	4a0c      	ldr	r2, [pc, #48]	@ (800e31c <generate_type_name+0x58>)
 800e2ec:	4621      	mov	r1, r4
 800e2ee:	f005 fd39 	bl	8013d64 <sniprintf>
 800e2f2:	2800      	cmp	r0, #0
 800e2f4:	db05      	blt.n	800e302 <generate_type_name+0x3e>
 800e2f6:	4284      	cmp	r4, r0
 800e2f8:	bfd4      	ite	le
 800e2fa:	2000      	movle	r0, #0
 800e2fc:	2001      	movgt	r0, #1
 800e2fe:	b007      	add	sp, #28
 800e300:	bd30      	pop	{r4, r5, pc}
 800e302:	2000      	movs	r0, #0
 800e304:	b007      	add	sp, #28
 800e306:	bd30      	pop	{r4, r5, pc}
 800e308:	4b05      	ldr	r3, [pc, #20]	@ (800e320 <generate_type_name+0x5c>)
 800e30a:	4a01      	ldr	r2, [pc, #4]	@ (800e310 <generate_type_name+0x4c>)
 800e30c:	461d      	mov	r5, r3
 800e30e:	e7e2      	b.n	800e2d6 <generate_type_name+0x12>
 800e310:	08015418 	.word	0x08015418
 800e314:	08015430 	.word	0x08015430
 800e318:	0801542c 	.word	0x0801542c
 800e31c:	0801541c 	.word	0x0801541c
 800e320:	0801523c 	.word	0x0801523c

0800e324 <generate_topic_name>:
 800e324:	b510      	push	{r4, lr}
 800e326:	b082      	sub	sp, #8
 800e328:	4614      	mov	r4, r2
 800e32a:	9000      	str	r0, [sp, #0]
 800e32c:	4b08      	ldr	r3, [pc, #32]	@ (800e350 <generate_topic_name+0x2c>)
 800e32e:	4a09      	ldr	r2, [pc, #36]	@ (800e354 <generate_topic_name+0x30>)
 800e330:	4608      	mov	r0, r1
 800e332:	4621      	mov	r1, r4
 800e334:	f005 fd16 	bl	8013d64 <sniprintf>
 800e338:	2800      	cmp	r0, #0
 800e33a:	db05      	blt.n	800e348 <generate_topic_name+0x24>
 800e33c:	4284      	cmp	r4, r0
 800e33e:	bfd4      	ite	le
 800e340:	2000      	movle	r0, #0
 800e342:	2001      	movgt	r0, #1
 800e344:	b002      	add	sp, #8
 800e346:	bd10      	pop	{r4, pc}
 800e348:	2000      	movs	r0, #0
 800e34a:	b002      	add	sp, #8
 800e34c:	bd10      	pop	{r4, pc}
 800e34e:	bf00      	nop
 800e350:	08015a24 	.word	0x08015a24
 800e354:	080150ec 	.word	0x080150ec

0800e358 <is_uxrce_rmw_identifier_valid>:
 800e358:	b510      	push	{r4, lr}
 800e35a:	4604      	mov	r4, r0
 800e35c:	b140      	cbz	r0, 800e370 <is_uxrce_rmw_identifier_valid+0x18>
 800e35e:	f7fe fbed 	bl	800cb3c <rmw_get_implementation_identifier>
 800e362:	4601      	mov	r1, r0
 800e364:	4620      	mov	r0, r4
 800e366:	f7f1 ff3b 	bl	80001e0 <strcmp>
 800e36a:	fab0 f080 	clz	r0, r0
 800e36e:	0940      	lsrs	r0, r0, #5
 800e370:	bd10      	pop	{r4, pc}
 800e372:	bf00      	nop

0800e374 <uxr_buffer_delete_entity>:
 800e374:	b510      	push	{r4, lr}
 800e376:	2300      	movs	r3, #0
 800e378:	b08e      	sub	sp, #56	@ 0x38
 800e37a:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800e37e:	2303      	movs	r3, #3
 800e380:	9300      	str	r3, [sp, #0]
 800e382:	2204      	movs	r2, #4
 800e384:	ab06      	add	r3, sp, #24
 800e386:	4604      	mov	r4, r0
 800e388:	f001 fa52 	bl	800f830 <uxr_prepare_stream_to_write_submessage>
 800e38c:	b918      	cbnz	r0, 800e396 <uxr_buffer_delete_entity+0x22>
 800e38e:	4604      	mov	r4, r0
 800e390:	4620      	mov	r0, r4
 800e392:	b00e      	add	sp, #56	@ 0x38
 800e394:	bd10      	pop	{r4, pc}
 800e396:	9902      	ldr	r1, [sp, #8]
 800e398:	aa05      	add	r2, sp, #20
 800e39a:	4620      	mov	r0, r4
 800e39c:	f001 fb82 	bl	800faa4 <uxr_init_base_object_request>
 800e3a0:	a905      	add	r1, sp, #20
 800e3a2:	4604      	mov	r4, r0
 800e3a4:	a806      	add	r0, sp, #24
 800e3a6:	f003 f917 	bl	80115d8 <uxr_serialize_DELETE_Payload>
 800e3aa:	4620      	mov	r0, r4
 800e3ac:	b00e      	add	sp, #56	@ 0x38
 800e3ae:	bd10      	pop	{r4, pc}

0800e3b0 <uxr_common_create_entity>:
 800e3b0:	b510      	push	{r4, lr}
 800e3b2:	f3c2 4c07 	ubfx	ip, r2, #16, #8
 800e3b6:	b08c      	sub	sp, #48	@ 0x30
 800e3b8:	e9cd 2102 	strd	r2, r1, [sp, #8]
 800e3bc:	f1bc 0f01 	cmp.w	ip, #1
 800e3c0:	bf08      	it	eq
 800e3c2:	f003 0201 	andeq.w	r2, r3, #1
 800e3c6:	f89d 1038 	ldrb.w	r1, [sp, #56]	@ 0x38
 800e3ca:	bf18      	it	ne
 800e3cc:	2200      	movne	r2, #0
 800e3ce:	330e      	adds	r3, #14
 800e3d0:	441a      	add	r2, r3
 800e3d2:	2301      	movs	r3, #1
 800e3d4:	e9cd 3100 	strd	r3, r1, [sp]
 800e3d8:	b292      	uxth	r2, r2
 800e3da:	9903      	ldr	r1, [sp, #12]
 800e3dc:	ab04      	add	r3, sp, #16
 800e3de:	4604      	mov	r4, r0
 800e3e0:	f001 fa26 	bl	800f830 <uxr_prepare_stream_to_write_submessage>
 800e3e4:	b918      	cbnz	r0, 800e3ee <uxr_common_create_entity+0x3e>
 800e3e6:	4604      	mov	r4, r0
 800e3e8:	4620      	mov	r0, r4
 800e3ea:	b00c      	add	sp, #48	@ 0x30
 800e3ec:	bd10      	pop	{r4, pc}
 800e3ee:	9902      	ldr	r1, [sp, #8]
 800e3f0:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800e3f2:	4620      	mov	r0, r4
 800e3f4:	f001 fb56 	bl	800faa4 <uxr_init_base_object_request>
 800e3f8:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800e3fa:	4604      	mov	r4, r0
 800e3fc:	a804      	add	r0, sp, #16
 800e3fe:	f003 f849 	bl	8011494 <uxr_serialize_CREATE_Payload>
 800e402:	4620      	mov	r0, r4
 800e404:	b00c      	add	sp, #48	@ 0x30
 800e406:	bd10      	pop	{r4, pc}

0800e408 <uxr_buffer_create_participant_bin>:
 800e408:	b570      	push	{r4, r5, r6, lr}
 800e40a:	f5ad 7d16 	sub.w	sp, sp, #600	@ 0x258
 800e40e:	ac11      	add	r4, sp, #68	@ 0x44
 800e410:	f8ad 3254 	strh.w	r3, [sp, #596]	@ 0x254
 800e414:	2303      	movs	r3, #3
 800e416:	7223      	strb	r3, [r4, #8]
 800e418:	9b9a      	ldr	r3, [sp, #616]	@ 0x268
 800e41a:	f89d 626c 	ldrb.w	r6, [sp, #620]	@ 0x26c
 800e41e:	e9cd 2102 	strd	r2, r1, [sp, #8]
 800e422:	2201      	movs	r2, #1
 800e424:	2100      	movs	r1, #0
 800e426:	4605      	mov	r5, r0
 800e428:	7122      	strb	r2, [r4, #4]
 800e42a:	f88d 1014 	strb.w	r1, [sp, #20]
 800e42e:	b1cb      	cbz	r3, 800e464 <uxr_buffer_create_participant_bin+0x5c>
 800e430:	f88d 201c 	strb.w	r2, [sp, #28]
 800e434:	9308      	str	r3, [sp, #32]
 800e436:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800e43a:	a915      	add	r1, sp, #84	@ 0x54
 800e43c:	a809      	add	r0, sp, #36	@ 0x24
 800e43e:	f7fa f821 	bl	8008484 <ucdr_init_buffer>
 800e442:	a905      	add	r1, sp, #20
 800e444:	a809      	add	r0, sp, #36	@ 0x24
 800e446:	f002 fd0b 	bl	8010e60 <uxr_serialize_OBJK_DomainParticipant_Binary>
 800e44a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e44c:	9600      	str	r6, [sp, #0]
 800e44e:	9401      	str	r4, [sp, #4]
 800e450:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800e454:	60e3      	str	r3, [r4, #12]
 800e456:	4628      	mov	r0, r5
 800e458:	b29b      	uxth	r3, r3
 800e45a:	f7ff ffa9 	bl	800e3b0 <uxr_common_create_entity>
 800e45e:	f50d 7d16 	add.w	sp, sp, #600	@ 0x258
 800e462:	bd70      	pop	{r4, r5, r6, pc}
 800e464:	f88d 301c 	strb.w	r3, [sp, #28]
 800e468:	e7e5      	b.n	800e436 <uxr_buffer_create_participant_bin+0x2e>
 800e46a:	bf00      	nop

0800e46c <uxr_buffer_create_topic_bin>:
 800e46c:	b570      	push	{r4, r5, r6, lr}
 800e46e:	f5ad 7d18 	sub.w	sp, sp, #608	@ 0x260
 800e472:	4605      	mov	r5, r0
 800e474:	9105      	str	r1, [sp, #20]
 800e476:	4618      	mov	r0, r3
 800e478:	a997      	add	r1, sp, #604	@ 0x25c
 800e47a:	2302      	movs	r3, #2
 800e47c:	f89d 6278 	ldrb.w	r6, [sp, #632]	@ 0x278
 800e480:	9204      	str	r2, [sp, #16]
 800e482:	f88d 3050 	strb.w	r3, [sp, #80]	@ 0x50
 800e486:	f000 f99f 	bl	800e7c8 <uxr_object_id_to_raw>
 800e48a:	2303      	movs	r3, #3
 800e48c:	f88d 3054 	strb.w	r3, [sp, #84]	@ 0x54
 800e490:	9b9c      	ldr	r3, [sp, #624]	@ 0x270
 800e492:	9306      	str	r3, [sp, #24]
 800e494:	9b9d      	ldr	r3, [sp, #628]	@ 0x274
 800e496:	930a      	str	r3, [sp, #40]	@ 0x28
 800e498:	2301      	movs	r3, #1
 800e49a:	f88d 3024 	strb.w	r3, [sp, #36]	@ 0x24
 800e49e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800e4a2:	2300      	movs	r3, #0
 800e4a4:	a917      	add	r1, sp, #92	@ 0x5c
 800e4a6:	a80b      	add	r0, sp, #44	@ 0x2c
 800e4a8:	f88d 301c 	strb.w	r3, [sp, #28]
 800e4ac:	f7f9 ffea 	bl	8008484 <ucdr_init_buffer>
 800e4b0:	a906      	add	r1, sp, #24
 800e4b2:	a80b      	add	r0, sp, #44	@ 0x2c
 800e4b4:	f002 fcf6 	bl	8010ea4 <uxr_serialize_OBJK_Topic_Binary>
 800e4b8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e4ba:	9316      	str	r3, [sp, #88]	@ 0x58
 800e4bc:	ac13      	add	r4, sp, #76	@ 0x4c
 800e4be:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 800e4c2:	9600      	str	r6, [sp, #0]
 800e4c4:	9401      	str	r4, [sp, #4]
 800e4c6:	b29b      	uxth	r3, r3
 800e4c8:	4628      	mov	r0, r5
 800e4ca:	f7ff ff71 	bl	800e3b0 <uxr_common_create_entity>
 800e4ce:	f50d 7d18 	add.w	sp, sp, #608	@ 0x260
 800e4d2:	bd70      	pop	{r4, r5, r6, pc}

0800e4d4 <uxr_buffer_create_subscriber_bin>:
 800e4d4:	b570      	push	{r4, r5, r6, lr}
 800e4d6:	f5ad 6d91 	sub.w	sp, sp, #1160	@ 0x488
 800e4da:	4605      	mov	r5, r0
 800e4dc:	9105      	str	r1, [sp, #20]
 800e4de:	4618      	mov	r0, r3
 800e4e0:	a992      	add	r1, sp, #584	@ 0x248
 800e4e2:	2304      	movs	r3, #4
 800e4e4:	f89d 6498 	ldrb.w	r6, [sp, #1176]	@ 0x498
 800e4e8:	9204      	str	r2, [sp, #16]
 800e4ea:	f88d 303c 	strb.w	r3, [sp, #60]	@ 0x3c
 800e4ee:	f000 f96b 	bl	800e7c8 <uxr_object_id_to_raw>
 800e4f2:	2203      	movs	r2, #3
 800e4f4:	2300      	movs	r3, #0
 800e4f6:	f88d 2040 	strb.w	r2, [sp, #64]	@ 0x40
 800e4fa:	a912      	add	r1, sp, #72	@ 0x48
 800e4fc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800e500:	a806      	add	r0, sp, #24
 800e502:	f88d 324c 	strb.w	r3, [sp, #588]	@ 0x24c
 800e506:	f88d 3254 	strb.w	r3, [sp, #596]	@ 0x254
 800e50a:	f7f9 ffbb 	bl	8008484 <ucdr_init_buffer>
 800e50e:	a993      	add	r1, sp, #588	@ 0x24c
 800e510:	a806      	add	r0, sp, #24
 800e512:	f002 fd7d 	bl	8011010 <uxr_serialize_OBJK_Subscriber_Binary>
 800e516:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e518:	9311      	str	r3, [sp, #68]	@ 0x44
 800e51a:	ac0e      	add	r4, sp, #56	@ 0x38
 800e51c:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 800e520:	9600      	str	r6, [sp, #0]
 800e522:	9401      	str	r4, [sp, #4]
 800e524:	b29b      	uxth	r3, r3
 800e526:	4628      	mov	r0, r5
 800e528:	f7ff ff42 	bl	800e3b0 <uxr_common_create_entity>
 800e52c:	f50d 6d91 	add.w	sp, sp, #1160	@ 0x488
 800e530:	bd70      	pop	{r4, r5, r6, pc}
 800e532:	bf00      	nop

0800e534 <uxr_buffer_create_datareader_bin>:
 800e534:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e536:	f5ad 7d25 	sub.w	sp, sp, #660	@ 0x294
 800e53a:	ac1f      	add	r4, sp, #124	@ 0x7c
 800e53c:	9105      	str	r1, [sp, #20]
 800e53e:	4605      	mov	r5, r0
 800e540:	a9a3      	add	r1, sp, #652	@ 0x28c
 800e542:	4618      	mov	r0, r3
 800e544:	2306      	movs	r3, #6
 800e546:	f8bd 72b0 	ldrh.w	r7, [sp, #688]	@ 0x2b0
 800e54a:	9204      	str	r2, [sp, #16]
 800e54c:	7123      	strb	r3, [r4, #4]
 800e54e:	f89d 62b4 	ldrb.w	r6, [sp, #692]	@ 0x2b4
 800e552:	f000 f939 	bl	800e7c8 <uxr_object_id_to_raw>
 800e556:	2303      	movs	r3, #3
 800e558:	a90e      	add	r1, sp, #56	@ 0x38
 800e55a:	98aa      	ldr	r0, [sp, #680]	@ 0x2a8
 800e55c:	7223      	strb	r3, [r4, #8]
 800e55e:	f000 f933 	bl	800e7c8 <uxr_object_id_to_raw>
 800e562:	f89d 32ad 	ldrb.w	r3, [sp, #685]	@ 0x2ad
 800e566:	f8ad 7044 	strh.w	r7, [sp, #68]	@ 0x44
 800e56a:	2200      	movs	r2, #0
 800e56c:	3f00      	subs	r7, #0
 800e56e:	fab3 f383 	clz	r3, r3
 800e572:	f89d 12ae 	ldrb.w	r1, [sp, #686]	@ 0x2ae
 800e576:	f88d 2070 	strb.w	r2, [sp, #112]	@ 0x70
 800e57a:	bf18      	it	ne
 800e57c:	2701      	movne	r7, #1
 800e57e:	095b      	lsrs	r3, r3, #5
 800e580:	f88d 2064 	strb.w	r2, [sp, #100]	@ 0x64
 800e584:	f88d 2046 	strb.w	r2, [sp, #70]	@ 0x46
 800e588:	f88d 204c 	strb.w	r2, [sp, #76]	@ 0x4c
 800e58c:	f88d 2054 	strb.w	r2, [sp, #84]	@ 0x54
 800e590:	2201      	movs	r2, #1
 800e592:	f88d 7042 	strb.w	r7, [sp, #66]	@ 0x42
 800e596:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 800e59a:	f88d 203a 	strb.w	r2, [sp, #58]	@ 0x3a
 800e59e:	b919      	cbnz	r1, 800e5a8 <uxr_buffer_create_datareader_bin+0x74>
 800e5a0:	f043 0302 	orr.w	r3, r3, #2
 800e5a4:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 800e5a8:	f89d 22ac 	ldrb.w	r2, [sp, #684]	@ 0x2ac
 800e5ac:	2a01      	cmp	r2, #1
 800e5ae:	d022      	beq.n	800e5f6 <uxr_buffer_create_datareader_bin+0xc2>
 800e5b0:	2a03      	cmp	r2, #3
 800e5b2:	d01b      	beq.n	800e5ec <uxr_buffer_create_datareader_bin+0xb8>
 800e5b4:	b91a      	cbnz	r2, 800e5be <uxr_buffer_create_datareader_bin+0x8a>
 800e5b6:	f043 0308 	orr.w	r3, r3, #8
 800e5ba:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 800e5be:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800e5c2:	a923      	add	r1, sp, #140	@ 0x8c
 800e5c4:	a806      	add	r0, sp, #24
 800e5c6:	f7f9 ff5d 	bl	8008484 <ucdr_init_buffer>
 800e5ca:	a90e      	add	r1, sp, #56	@ 0x38
 800e5cc:	a806      	add	r0, sp, #24
 800e5ce:	f002 fd85 	bl	80110dc <uxr_serialize_OBJK_DataReader_Binary>
 800e5d2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e5d4:	9600      	str	r6, [sp, #0]
 800e5d6:	9401      	str	r4, [sp, #4]
 800e5d8:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 800e5dc:	60e3      	str	r3, [r4, #12]
 800e5de:	4628      	mov	r0, r5
 800e5e0:	b29b      	uxth	r3, r3
 800e5e2:	f7ff fee5 	bl	800e3b0 <uxr_common_create_entity>
 800e5e6:	f50d 7d25 	add.w	sp, sp, #660	@ 0x294
 800e5ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e5ec:	f043 0320 	orr.w	r3, r3, #32
 800e5f0:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 800e5f4:	e7e3      	b.n	800e5be <uxr_buffer_create_datareader_bin+0x8a>
 800e5f6:	f043 0310 	orr.w	r3, r3, #16
 800e5fa:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 800e5fe:	e7de      	b.n	800e5be <uxr_buffer_create_datareader_bin+0x8a>

0800e600 <get_custom_error>:
 800e600:	4b01      	ldr	r3, [pc, #4]	@ (800e608 <get_custom_error+0x8>)
 800e602:	7818      	ldrb	r0, [r3, #0]
 800e604:	4770      	bx	lr
 800e606:	bf00      	nop
 800e608:	2000df68 	.word	0x2000df68

0800e60c <recv_custom_msg>:
 800e60c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e610:	b089      	sub	sp, #36	@ 0x24
 800e612:	4693      	mov	fp, r2
 800e614:	f890 2200 	ldrb.w	r2, [r0, #512]	@ 0x200
 800e618:	9104      	str	r1, [sp, #16]
 800e61a:	2100      	movs	r1, #0
 800e61c:	f8d0 5274 	ldr.w	r5, [r0, #628]	@ 0x274
 800e620:	9305      	str	r3, [sp, #20]
 800e622:	4604      	mov	r4, r0
 800e624:	f88d 101e 	strb.w	r1, [sp, #30]
 800e628:	b332      	cbz	r2, 800e678 <recv_custom_msg+0x6c>
 800e62a:	f200 2a02 	addw	sl, r0, #514	@ 0x202
 800e62e:	f10d 091f 	add.w	r9, sp, #31
 800e632:	f10d 0814 	add.w	r8, sp, #20
 800e636:	f10d 071e 	add.w	r7, sp, #30
 800e63a:	f44f 7600 	mov.w	r6, #512	@ 0x200
 800e63e:	e004      	b.n	800e64a <recv_custom_msg+0x3e>
 800e640:	9b05      	ldr	r3, [sp, #20]
 800e642:	2b00      	cmp	r3, #0
 800e644:	dd10      	ble.n	800e668 <recv_custom_msg+0x5c>
 800e646:	f8d4 5274 	ldr.w	r5, [r4, #628]	@ 0x274
 800e64a:	e9cd 8902 	strd	r8, r9, [sp, #8]
 800e64e:	e9cd 6700 	strd	r6, r7, [sp]
 800e652:	4623      	mov	r3, r4
 800e654:	4622      	mov	r2, r4
 800e656:	4629      	mov	r1, r5
 800e658:	4650      	mov	r0, sl
 800e65a:	f001 fc35 	bl	800fec8 <uxr_read_framed_msg>
 800e65e:	2800      	cmp	r0, #0
 800e660:	d0ee      	beq.n	800e640 <recv_custom_msg+0x34>
 800e662:	f89d 301e 	ldrb.w	r3, [sp, #30]
 800e666:	b1a3      	cbz	r3, 800e692 <recv_custom_msg+0x86>
 800e668:	4b0e      	ldr	r3, [pc, #56]	@ (800e6a4 <recv_custom_msg+0x98>)
 800e66a:	f89d 201f 	ldrb.w	r2, [sp, #31]
 800e66e:	701a      	strb	r2, [r3, #0]
 800e670:	2000      	movs	r0, #0
 800e672:	b009      	add	sp, #36	@ 0x24
 800e674:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e678:	f10d 021f 	add.w	r2, sp, #31
 800e67c:	9200      	str	r2, [sp, #0]
 800e67e:	4601      	mov	r1, r0
 800e680:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800e684:	47a8      	blx	r5
 800e686:	2800      	cmp	r0, #0
 800e688:	d0ee      	beq.n	800e668 <recv_custom_msg+0x5c>
 800e68a:	f89d 301e 	ldrb.w	r3, [sp, #30]
 800e68e:	2b00      	cmp	r3, #0
 800e690:	d1ea      	bne.n	800e668 <recv_custom_msg+0x5c>
 800e692:	9b04      	ldr	r3, [sp, #16]
 800e694:	f8cb 0000 	str.w	r0, [fp]
 800e698:	2001      	movs	r0, #1
 800e69a:	601c      	str	r4, [r3, #0]
 800e69c:	b009      	add	sp, #36	@ 0x24
 800e69e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e6a2:	bf00      	nop
 800e6a4:	2000df68 	.word	0x2000df68

0800e6a8 <send_custom_msg>:
 800e6a8:	b570      	push	{r4, r5, r6, lr}
 800e6aa:	f890 5200 	ldrb.w	r5, [r0, #512]	@ 0x200
 800e6ae:	f8d0 4270 	ldr.w	r4, [r0, #624]	@ 0x270
 800e6b2:	b086      	sub	sp, #24
 800e6b4:	4616      	mov	r6, r2
 800e6b6:	b965      	cbnz	r5, 800e6d2 <send_custom_msg+0x2a>
 800e6b8:	f10d 0317 	add.w	r3, sp, #23
 800e6bc:	47a0      	blx	r4
 800e6be:	b108      	cbz	r0, 800e6c4 <send_custom_msg+0x1c>
 800e6c0:	42b0      	cmp	r0, r6
 800e6c2:	d014      	beq.n	800e6ee <send_custom_msg+0x46>
 800e6c4:	4b0b      	ldr	r3, [pc, #44]	@ (800e6f4 <send_custom_msg+0x4c>)
 800e6c6:	f89d 2017 	ldrb.w	r2, [sp, #23]
 800e6ca:	701a      	strb	r2, [r3, #0]
 800e6cc:	2000      	movs	r0, #0
 800e6ce:	b006      	add	sp, #24
 800e6d0:	bd70      	pop	{r4, r5, r6, pc}
 800e6d2:	f10d 0217 	add.w	r2, sp, #23
 800e6d6:	9202      	str	r2, [sp, #8]
 800e6d8:	2200      	movs	r2, #0
 800e6da:	e9cd 6200 	strd	r6, r2, [sp]
 800e6de:	460b      	mov	r3, r1
 800e6e0:	4602      	mov	r2, r0
 800e6e2:	4621      	mov	r1, r4
 800e6e4:	f200 2002 	addw	r0, r0, #514	@ 0x202
 800e6e8:	f001 fa10 	bl	800fb0c <uxr_write_framed_msg>
 800e6ec:	e7e7      	b.n	800e6be <send_custom_msg+0x16>
 800e6ee:	2001      	movs	r0, #1
 800e6f0:	b006      	add	sp, #24
 800e6f2:	bd70      	pop	{r4, r5, r6, pc}
 800e6f4:	2000df68 	.word	0x2000df68

0800e6f8 <uxr_set_custom_transport_callbacks>:
 800e6f8:	b410      	push	{r4}
 800e6fa:	9c01      	ldr	r4, [sp, #4]
 800e6fc:	f8c0 4270 	str.w	r4, [r0, #624]	@ 0x270
 800e700:	e9c0 239a 	strd	r2, r3, [r0, #616]	@ 0x268
 800e704:	9b02      	ldr	r3, [sp, #8]
 800e706:	f880 1200 	strb.w	r1, [r0, #512]	@ 0x200
 800e70a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e70e:	f8c0 3274 	str.w	r3, [r0, #628]	@ 0x274
 800e712:	4770      	bx	lr

0800e714 <uxr_init_custom_transport>:
 800e714:	b538      	push	{r3, r4, r5, lr}
 800e716:	f8d0 3268 	ldr.w	r3, [r0, #616]	@ 0x268
 800e71a:	b303      	cbz	r3, 800e75e <uxr_init_custom_transport+0x4a>
 800e71c:	f8d0 226c 	ldr.w	r2, [r0, #620]	@ 0x26c
 800e720:	4604      	mov	r4, r0
 800e722:	b1e2      	cbz	r2, 800e75e <uxr_init_custom_transport+0x4a>
 800e724:	f8d0 2270 	ldr.w	r2, [r0, #624]	@ 0x270
 800e728:	b1ca      	cbz	r2, 800e75e <uxr_init_custom_transport+0x4a>
 800e72a:	f8d0 2274 	ldr.w	r2, [r0, #628]	@ 0x274
 800e72e:	b1b2      	cbz	r2, 800e75e <uxr_init_custom_transport+0x4a>
 800e730:	f8c0 128c 	str.w	r1, [r0, #652]	@ 0x28c
 800e734:	4798      	blx	r3
 800e736:	4605      	mov	r5, r0
 800e738:	b188      	cbz	r0, 800e75e <uxr_init_custom_transport+0x4a>
 800e73a:	f894 3200 	ldrb.w	r3, [r4, #512]	@ 0x200
 800e73e:	b98b      	cbnz	r3, 800e764 <uxr_init_custom_transport+0x50>
 800e740:	490b      	ldr	r1, [pc, #44]	@ (800e770 <uxr_init_custom_transport+0x5c>)
 800e742:	4b0c      	ldr	r3, [pc, #48]	@ (800e774 <uxr_init_custom_transport+0x60>)
 800e744:	4a0c      	ldr	r2, [pc, #48]	@ (800e778 <uxr_init_custom_transport+0x64>)
 800e746:	f8c4 3280 	str.w	r3, [r4, #640]	@ 0x280
 800e74a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800e74e:	e9c4 419e 	strd	r4, r1, [r4, #632]	@ 0x278
 800e752:	f8c4 2284 	str.w	r2, [r4, #644]	@ 0x284
 800e756:	f8a4 3288 	strh.w	r3, [r4, #648]	@ 0x288
 800e75a:	4628      	mov	r0, r5
 800e75c:	bd38      	pop	{r3, r4, r5, pc}
 800e75e:	2500      	movs	r5, #0
 800e760:	4628      	mov	r0, r5
 800e762:	bd38      	pop	{r3, r4, r5, pc}
 800e764:	2100      	movs	r1, #0
 800e766:	f204 2002 	addw	r0, r4, #514	@ 0x202
 800e76a:	f001 f9c9 	bl	800fb00 <uxr_init_framing_io>
 800e76e:	e7e7      	b.n	800e740 <uxr_init_custom_transport+0x2c>
 800e770:	0800e6a9 	.word	0x0800e6a9
 800e774:	0800e60d 	.word	0x0800e60d
 800e778:	0800e601 	.word	0x0800e601

0800e77c <uxr_close_custom_transport>:
 800e77c:	f8d0 326c 	ldr.w	r3, [r0, #620]	@ 0x26c
 800e780:	4718      	bx	r3
 800e782:	bf00      	nop

0800e784 <uxr_object_id>:
 800e784:	b082      	sub	sp, #8
 800e786:	2300      	movs	r3, #0
 800e788:	f88d 1006 	strb.w	r1, [sp, #6]
 800e78c:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 800e790:	f360 030f 	bfi	r3, r0, #0, #16
 800e794:	f362 431f 	bfi	r3, r2, #16, #16
 800e798:	4618      	mov	r0, r3
 800e79a:	b002      	add	sp, #8
 800e79c:	4770      	bx	lr
 800e79e:	bf00      	nop

0800e7a0 <uxr_object_id_from_raw>:
 800e7a0:	7843      	ldrb	r3, [r0, #1]
 800e7a2:	7801      	ldrb	r1, [r0, #0]
 800e7a4:	b082      	sub	sp, #8
 800e7a6:	f003 020f 	and.w	r2, r3, #15
 800e7aa:	f88d 2006 	strb.w	r2, [sp, #6]
 800e7ae:	091b      	lsrs	r3, r3, #4
 800e7b0:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 800e7b4:	eb03 1301 	add.w	r3, r3, r1, lsl #4
 800e7b8:	2000      	movs	r0, #0
 800e7ba:	f363 000f 	bfi	r0, r3, #0, #16
 800e7be:	f362 401f 	bfi	r0, r2, #16, #16
 800e7c2:	b002      	add	sp, #8
 800e7c4:	4770      	bx	lr
 800e7c6:	bf00      	nop

0800e7c8 <uxr_object_id_to_raw>:
 800e7c8:	f3c0 4303 	ubfx	r3, r0, #16, #4
 800e7cc:	b082      	sub	sp, #8
 800e7ce:	f3c0 120b 	ubfx	r2, r0, #4, #12
 800e7d2:	eb03 1300 	add.w	r3, r3, r0, lsl #4
 800e7d6:	700a      	strb	r2, [r1, #0]
 800e7d8:	704b      	strb	r3, [r1, #1]
 800e7da:	b002      	add	sp, #8
 800e7dc:	4770      	bx	lr
 800e7de:	bf00      	nop

0800e7e0 <uxr_buffer_request_data>:
 800e7e0:	b530      	push	{r4, r5, lr}
 800e7e2:	b095      	sub	sp, #84	@ 0x54
 800e7e4:	e9cd 2104 	strd	r2, r1, [sp, #16]
 800e7e8:	9d18      	ldr	r5, [sp, #96]	@ 0x60
 800e7ea:	f88d 301c 	strb.w	r3, [sp, #28]
 800e7ee:	2200      	movs	r2, #0
 800e7f0:	2d00      	cmp	r5, #0
 800e7f2:	bf14      	ite	ne
 800e7f4:	2101      	movne	r1, #1
 800e7f6:	4611      	moveq	r1, r2
 800e7f8:	4604      	mov	r4, r0
 800e7fa:	f88d 201d 	strb.w	r2, [sp, #29]
 800e7fe:	f88d 201e 	strb.w	r2, [sp, #30]
 800e802:	f88d 1024 	strb.w	r1, [sp, #36]	@ 0x24
 800e806:	d021      	beq.n	800e84c <uxr_buffer_request_data+0x6c>
 800e808:	682a      	ldr	r2, [r5, #0]
 800e80a:	686b      	ldr	r3, [r5, #4]
 800e80c:	f8cd 2026 	str.w	r2, [sp, #38]	@ 0x26
 800e810:	f8cd 302a 	str.w	r3, [sp, #42]	@ 0x2a
 800e814:	2210      	movs	r2, #16
 800e816:	2308      	movs	r3, #8
 800e818:	2100      	movs	r1, #0
 800e81a:	e9cd 3100 	strd	r3, r1, [sp]
 800e81e:	4620      	mov	r0, r4
 800e820:	9905      	ldr	r1, [sp, #20]
 800e822:	ab0c      	add	r3, sp, #48	@ 0x30
 800e824:	f001 f804 	bl	800f830 <uxr_prepare_stream_to_write_submessage>
 800e828:	b918      	cbnz	r0, 800e832 <uxr_buffer_request_data+0x52>
 800e82a:	4604      	mov	r4, r0
 800e82c:	4620      	mov	r0, r4
 800e82e:	b015      	add	sp, #84	@ 0x54
 800e830:	bd30      	pop	{r4, r5, pc}
 800e832:	9904      	ldr	r1, [sp, #16]
 800e834:	aa06      	add	r2, sp, #24
 800e836:	4620      	mov	r0, r4
 800e838:	f001 f934 	bl	800faa4 <uxr_init_base_object_request>
 800e83c:	a906      	add	r1, sp, #24
 800e83e:	4604      	mov	r4, r0
 800e840:	a80c      	add	r0, sp, #48	@ 0x30
 800e842:	f002 ff73 	bl	801172c <uxr_serialize_READ_DATA_Payload>
 800e846:	4620      	mov	r0, r4
 800e848:	b015      	add	sp, #84	@ 0x54
 800e84a:	bd30      	pop	{r4, r5, pc}
 800e84c:	2208      	movs	r2, #8
 800e84e:	e7e2      	b.n	800e816 <uxr_buffer_request_data+0x36>

0800e850 <uxr_buffer_cancel_data>:
 800e850:	b510      	push	{r4, lr}
 800e852:	b094      	sub	sp, #80	@ 0x50
 800e854:	2300      	movs	r3, #0
 800e856:	9301      	str	r3, [sp, #4]
 800e858:	9205      	str	r2, [sp, #20]
 800e85a:	f8ad 301c 	strh.w	r3, [sp, #28]
 800e85e:	2201      	movs	r2, #1
 800e860:	f88d 301e 	strb.w	r3, [sp, #30]
 800e864:	f8cd 3026 	str.w	r3, [sp, #38]	@ 0x26
 800e868:	f8cd 302a 	str.w	r3, [sp, #42]	@ 0x2a
 800e86c:	2308      	movs	r3, #8
 800e86e:	f88d 2024 	strb.w	r2, [sp, #36]	@ 0x24
 800e872:	9300      	str	r3, [sp, #0]
 800e874:	2210      	movs	r2, #16
 800e876:	ab0c      	add	r3, sp, #48	@ 0x30
 800e878:	4604      	mov	r4, r0
 800e87a:	f000 ffd9 	bl	800f830 <uxr_prepare_stream_to_write_submessage>
 800e87e:	b918      	cbnz	r0, 800e888 <uxr_buffer_cancel_data+0x38>
 800e880:	4604      	mov	r4, r0
 800e882:	4620      	mov	r0, r4
 800e884:	b014      	add	sp, #80	@ 0x50
 800e886:	bd10      	pop	{r4, pc}
 800e888:	9905      	ldr	r1, [sp, #20]
 800e88a:	aa06      	add	r2, sp, #24
 800e88c:	4620      	mov	r0, r4
 800e88e:	f001 f909 	bl	800faa4 <uxr_init_base_object_request>
 800e892:	a906      	add	r1, sp, #24
 800e894:	4604      	mov	r4, r0
 800e896:	a80c      	add	r0, sp, #48	@ 0x30
 800e898:	f002 ff48 	bl	801172c <uxr_serialize_READ_DATA_Payload>
 800e89c:	4620      	mov	r0, r4
 800e89e:	b014      	add	sp, #80	@ 0x50
 800e8a0:	bd10      	pop	{r4, pc}
 800e8a2:	bf00      	nop

0800e8a4 <read_submessage_format>:
 800e8a4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800e8a8:	b095      	sub	sp, #84	@ 0x54
 800e8aa:	f8bd 7078 	ldrh.w	r7, [sp, #120]	@ 0x78
 800e8ae:	b113      	cbz	r3, 800e8b6 <read_submessage_format+0x12>
 800e8b0:	b015      	add	sp, #84	@ 0x54
 800e8b2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e8b6:	460c      	mov	r4, r1
 800e8b8:	4616      	mov	r6, r2
 800e8ba:	e9d1 2101 	ldrd	r2, r1, [r1, #4]
 800e8be:	461d      	mov	r5, r3
 800e8c0:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 800e8c2:	9304      	str	r3, [sp, #16]
 800e8c4:	1a52      	subs	r2, r2, r1
 800e8c6:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800e8c8:	9305      	str	r3, [sp, #20]
 800e8ca:	4680      	mov	r8, r0
 800e8cc:	a80c      	add	r0, sp, #48	@ 0x30
 800e8ce:	f89d 9076 	ldrb.w	r9, [sp, #118]	@ 0x76
 800e8d2:	f7f9 fdd7 	bl	8008484 <ucdr_init_buffer>
 800e8d6:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
 800e8da:	a80c      	add	r0, sp, #48	@ 0x30
 800e8dc:	f7f9 fda6 	bl	800842c <ucdr_set_on_full_buffer_callback>
 800e8e0:	69e3      	ldr	r3, [r4, #28]
 800e8e2:	b35b      	cbz	r3, 800e93c <read_submessage_format+0x98>
 800e8e4:	f1b9 0f07 	cmp.w	r9, #7
 800e8e8:	751d      	strb	r5, [r3, #20]
 800e8ea:	d043      	beq.n	800e974 <read_submessage_format+0xd0>
 800e8ec:	f1b9 0f08 	cmp.w	r9, #8
 800e8f0:	d032      	beq.n	800e958 <read_submessage_format+0xb4>
 800e8f2:	f1b9 0f06 	cmp.w	r9, #6
 800e8f6:	d008      	beq.n	800e90a <read_submessage_format+0x66>
 800e8f8:	2201      	movs	r2, #1
 800e8fa:	751a      	strb	r2, [r3, #20]
 800e8fc:	4631      	mov	r1, r6
 800e8fe:	4620      	mov	r0, r4
 800e900:	f7f9 fe10 	bl	8008524 <ucdr_advance_buffer>
 800e904:	b015      	add	sp, #84	@ 0x54
 800e906:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e90a:	f8d8 5088 	ldr.w	r5, [r8, #136]	@ 0x88
 800e90e:	2d00      	cmp	r5, #0
 800e910:	d0f2      	beq.n	800e8f8 <read_submessage_format+0x54>
 800e912:	ab0c      	add	r3, sp, #48	@ 0x30
 800e914:	e9cd 3600 	strd	r3, r6, [sp]
 800e918:	2306      	movs	r3, #6
 800e91a:	f88d 3016 	strb.w	r3, [sp, #22]
 800e91e:	f8d8 308c 	ldr.w	r3, [r8, #140]	@ 0x8c
 800e922:	9302      	str	r3, [sp, #8]
 800e924:	463a      	mov	r2, r7
 800e926:	e9dd 3104 	ldrd	r3, r1, [sp, #16]
 800e92a:	4640      	mov	r0, r8
 800e92c:	47a8      	blx	r5
 800e92e:	69e3      	ldr	r3, [r4, #28]
 800e930:	2201      	movs	r2, #1
 800e932:	f888 20b4 	strb.w	r2, [r8, #180]	@ 0xb4
 800e936:	2b00      	cmp	r3, #0
 800e938:	d1de      	bne.n	800e8f8 <read_submessage_format+0x54>
 800e93a:	e7df      	b.n	800e8fc <read_submessage_format+0x58>
 800e93c:	f1b9 0f07 	cmp.w	r9, #7
 800e940:	d032      	beq.n	800e9a8 <read_submessage_format+0x104>
 800e942:	f1b9 0f08 	cmp.w	r9, #8
 800e946:	d02a      	beq.n	800e99e <read_submessage_format+0xfa>
 800e948:	f1b9 0f06 	cmp.w	r9, #6
 800e94c:	d1d6      	bne.n	800e8fc <read_submessage_format+0x58>
 800e94e:	f8d8 5088 	ldr.w	r5, [r8, #136]	@ 0x88
 800e952:	2d00      	cmp	r5, #0
 800e954:	d1dd      	bne.n	800e912 <read_submessage_format+0x6e>
 800e956:	e7d1      	b.n	800e8fc <read_submessage_format+0x58>
 800e958:	f8d8 20a4 	ldr.w	r2, [r8, #164]	@ 0xa4
 800e95c:	2a00      	cmp	r2, #0
 800e95e:	d0cb      	beq.n	800e8f8 <read_submessage_format+0x54>
 800e960:	a906      	add	r1, sp, #24
 800e962:	a80c      	add	r0, sp, #48	@ 0x30
 800e964:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 800e966:	f002 ffa7 	bl	80118b8 <uxr_deserialize_SampleIdentity>
 800e96a:	bb28      	cbnz	r0, 800e9b8 <read_submessage_format+0x114>
 800e96c:	69e3      	ldr	r3, [r4, #28]
 800e96e:	2b00      	cmp	r3, #0
 800e970:	d1c2      	bne.n	800e8f8 <read_submessage_format+0x54>
 800e972:	e7c3      	b.n	800e8fc <read_submessage_format+0x58>
 800e974:	f8d8 20ac 	ldr.w	r2, [r8, #172]	@ 0xac
 800e978:	b16a      	cbz	r2, 800e996 <read_submessage_format+0xf2>
 800e97a:	a906      	add	r1, sp, #24
 800e97c:	a80c      	add	r0, sp, #48	@ 0x30
 800e97e:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 800e980:	f002 fc88 	bl	8011294 <uxr_deserialize_BaseObjectRequest>
 800e984:	2800      	cmp	r0, #0
 800e986:	d13a      	bne.n	800e9fe <read_submessage_format+0x15a>
 800e988:	68a2      	ldr	r2, [r4, #8]
 800e98a:	69e3      	ldr	r3, [r4, #28]
 800e98c:	4432      	add	r2, r6
 800e98e:	60a2      	str	r2, [r4, #8]
 800e990:	2b00      	cmp	r3, #0
 800e992:	d1b1      	bne.n	800e8f8 <read_submessage_format+0x54>
 800e994:	e7b2      	b.n	800e8fc <read_submessage_format+0x58>
 800e996:	68a2      	ldr	r2, [r4, #8]
 800e998:	4432      	add	r2, r6
 800e99a:	60a2      	str	r2, [r4, #8]
 800e99c:	e7ac      	b.n	800e8f8 <read_submessage_format+0x54>
 800e99e:	f8d8 30a4 	ldr.w	r3, [r8, #164]	@ 0xa4
 800e9a2:	2b00      	cmp	r3, #0
 800e9a4:	d1dc      	bne.n	800e960 <read_submessage_format+0xbc>
 800e9a6:	e7a9      	b.n	800e8fc <read_submessage_format+0x58>
 800e9a8:	f8d8 30ac 	ldr.w	r3, [r8, #172]	@ 0xac
 800e9ac:	2b00      	cmp	r3, #0
 800e9ae:	d1e4      	bne.n	800e97a <read_submessage_format+0xd6>
 800e9b0:	68a3      	ldr	r3, [r4, #8]
 800e9b2:	4433      	add	r3, r6
 800e9b4:	60a3      	str	r3, [r4, #8]
 800e9b6:	e7a1      	b.n	800e8fc <read_submessage_format+0x58>
 800e9b8:	e9dd 210d 	ldrd	r2, r1, [sp, #52]	@ 0x34
 800e9bc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800e9be:	1a52      	subs	r2, r2, r1
 800e9c0:	1aed      	subs	r5, r5, r3
 800e9c2:	a80c      	add	r0, sp, #48	@ 0x30
 800e9c4:	f7f9 fd5e 	bl	8008484 <ucdr_init_buffer>
 800e9c8:	4435      	add	r5, r6
 800e9ca:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
 800e9ce:	a80c      	add	r0, sp, #48	@ 0x30
 800e9d0:	f7f9 fd2c 	bl	800842c <ucdr_set_on_full_buffer_callback>
 800e9d4:	b2ad      	uxth	r5, r5
 800e9d6:	ab0c      	add	r3, sp, #48	@ 0x30
 800e9d8:	9300      	str	r3, [sp, #0]
 800e9da:	9501      	str	r5, [sp, #4]
 800e9dc:	2108      	movs	r1, #8
 800e9de:	f88d 1016 	strb.w	r1, [sp, #22]
 800e9e2:	f8d8 10a8 	ldr.w	r1, [r8, #168]	@ 0xa8
 800e9e6:	9102      	str	r1, [sp, #8]
 800e9e8:	ab06      	add	r3, sp, #24
 800e9ea:	f8d8 50a4 	ldr.w	r5, [r8, #164]	@ 0xa4
 800e9ee:	9905      	ldr	r1, [sp, #20]
 800e9f0:	463a      	mov	r2, r7
 800e9f2:	4640      	mov	r0, r8
 800e9f4:	47a8      	blx	r5
 800e9f6:	2301      	movs	r3, #1
 800e9f8:	f888 30b4 	strb.w	r3, [r8, #180]	@ 0xb4
 800e9fc:	e7b6      	b.n	800e96c <read_submessage_format+0xc8>
 800e9fe:	e9dd 210d 	ldrd	r2, r1, [sp, #52]	@ 0x34
 800ea02:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800ea04:	1a52      	subs	r2, r2, r1
 800ea06:	1aed      	subs	r5, r5, r3
 800ea08:	a80c      	add	r0, sp, #48	@ 0x30
 800ea0a:	f7f9 fd3b 	bl	8008484 <ucdr_init_buffer>
 800ea0e:	4435      	add	r5, r6
 800ea10:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
 800ea14:	a80c      	add	r0, sp, #48	@ 0x30
 800ea16:	f7f9 fd09 	bl	800842c <ucdr_set_on_full_buffer_callback>
 800ea1a:	b2ad      	uxth	r5, r5
 800ea1c:	ab0c      	add	r3, sp, #48	@ 0x30
 800ea1e:	9300      	str	r3, [sp, #0]
 800ea20:	9501      	str	r5, [sp, #4]
 800ea22:	f8bd 3018 	ldrh.w	r3, [sp, #24]
 800ea26:	2107      	movs	r1, #7
 800ea28:	f88d 1016 	strb.w	r1, [sp, #22]
 800ea2c:	f8d8 10b0 	ldr.w	r1, [r8, #176]	@ 0xb0
 800ea30:	9102      	str	r1, [sp, #8]
 800ea32:	ba5b      	rev16	r3, r3
 800ea34:	b29b      	uxth	r3, r3
 800ea36:	f8d8 50ac 	ldr.w	r5, [r8, #172]	@ 0xac
 800ea3a:	9905      	ldr	r1, [sp, #20]
 800ea3c:	463a      	mov	r2, r7
 800ea3e:	4640      	mov	r0, r8
 800ea40:	47a8      	blx	r5
 800ea42:	2301      	movs	r3, #1
 800ea44:	f888 30b4 	strb.w	r3, [r8, #180]	@ 0xb4
 800ea48:	e79e      	b.n	800e988 <read_submessage_format+0xe4>
 800ea4a:	bf00      	nop

0800ea4c <on_get_fragmentation_info>:
 800ea4c:	b500      	push	{lr}
 800ea4e:	b08b      	sub	sp, #44	@ 0x2c
 800ea50:	4601      	mov	r1, r0
 800ea52:	2204      	movs	r2, #4
 800ea54:	a802      	add	r0, sp, #8
 800ea56:	f7f9 fd15 	bl	8008484 <ucdr_init_buffer>
 800ea5a:	f10d 0305 	add.w	r3, sp, #5
 800ea5e:	f10d 0206 	add.w	r2, sp, #6
 800ea62:	a901      	add	r1, sp, #4
 800ea64:	a802      	add	r0, sp, #8
 800ea66:	f001 fde7 	bl	8010638 <uxr_read_submessage_header>
 800ea6a:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800ea6e:	2b0d      	cmp	r3, #13
 800ea70:	d003      	beq.n	800ea7a <on_get_fragmentation_info+0x2e>
 800ea72:	2000      	movs	r0, #0
 800ea74:	b00b      	add	sp, #44	@ 0x2c
 800ea76:	f85d fb04 	ldr.w	pc, [sp], #4
 800ea7a:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800ea7e:	f013 0f02 	tst.w	r3, #2
 800ea82:	bf0c      	ite	eq
 800ea84:	2001      	moveq	r0, #1
 800ea86:	2002      	movne	r0, #2
 800ea88:	b00b      	add	sp, #44	@ 0x2c
 800ea8a:	f85d fb04 	ldr.w	pc, [sp], #4
 800ea8e:	bf00      	nop

0800ea90 <read_submessage_get_info>:
 800ea90:	b570      	push	{r4, r5, r6, lr}
 800ea92:	2500      	movs	r5, #0
 800ea94:	f5ad 7d34 	sub.w	sp, sp, #720	@ 0x2d0
 800ea98:	4604      	mov	r4, r0
 800ea9a:	f44f 7224 	mov.w	r2, #656	@ 0x290
 800ea9e:	460e      	mov	r6, r1
 800eaa0:	a810      	add	r0, sp, #64	@ 0x40
 800eaa2:	4629      	mov	r1, r5
 800eaa4:	e9cd 5503 	strd	r5, r5, [sp, #12]
 800eaa8:	f005 fa3c 	bl	8013f24 <memset>
 800eaac:	a903      	add	r1, sp, #12
 800eaae:	4630      	mov	r0, r6
 800eab0:	f002 fd7e 	bl	80115b0 <uxr_deserialize_GET_INFO_Payload>
 800eab4:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 800eab8:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 800eabc:	4620      	mov	r0, r4
 800eabe:	f000 ffe9 	bl	800fa94 <uxr_session_header_offset>
 800eac2:	462b      	mov	r3, r5
 800eac4:	9000      	str	r0, [sp, #0]
 800eac6:	220c      	movs	r2, #12
 800eac8:	a905      	add	r1, sp, #20
 800eaca:	a808      	add	r0, sp, #32
 800eacc:	f7f9 fcc8 	bl	8008460 <ucdr_init_buffer_origin_offset>
 800ead0:	a910      	add	r1, sp, #64	@ 0x40
 800ead2:	a808      	add	r0, sp, #32
 800ead4:	f002 fdde 	bl	8011694 <uxr_serialize_INFO_Payload>
 800ead8:	9b08      	ldr	r3, [sp, #32]
 800eada:	462a      	mov	r2, r5
 800eadc:	4629      	mov	r1, r5
 800eade:	4620      	mov	r0, r4
 800eae0:	f000 ff84 	bl	800f9ec <uxr_stamp_session_header>
 800eae4:	a808      	add	r0, sp, #32
 800eae6:	f7f9 fcf9 	bl	80084dc <ucdr_buffer_length>
 800eaea:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 800eaec:	4602      	mov	r2, r0
 800eaee:	a905      	add	r1, sp, #20
 800eaf0:	e9d3 0400 	ldrd	r0, r4, [r3]
 800eaf4:	47a0      	blx	r4
 800eaf6:	f50d 7d34 	add.w	sp, sp, #720	@ 0x2d0
 800eafa:	bd70      	pop	{r4, r5, r6, pc}

0800eafc <write_submessage_acknack.isra.0>:
 800eafc:	b570      	push	{r4, r5, r6, lr}
 800eafe:	b092      	sub	sp, #72	@ 0x48
 800eb00:	4605      	mov	r5, r0
 800eb02:	460e      	mov	r6, r1
 800eb04:	4614      	mov	r4, r2
 800eb06:	f000 ffc5 	bl	800fa94 <uxr_session_header_offset>
 800eb0a:	a905      	add	r1, sp, #20
 800eb0c:	9000      	str	r0, [sp, #0]
 800eb0e:	2300      	movs	r3, #0
 800eb10:	a80a      	add	r0, sp, #40	@ 0x28
 800eb12:	2211      	movs	r2, #17
 800eb14:	f7f9 fca4 	bl	8008460 <ucdr_init_buffer_origin_offset>
 800eb18:	2318      	movs	r3, #24
 800eb1a:	fb03 5404 	mla	r4, r3, r4, r5
 800eb1e:	2205      	movs	r2, #5
 800eb20:	2300      	movs	r3, #0
 800eb22:	3450      	adds	r4, #80	@ 0x50
 800eb24:	210a      	movs	r1, #10
 800eb26:	a80a      	add	r0, sp, #40	@ 0x28
 800eb28:	f001 fd6c 	bl	8010604 <uxr_buffer_submessage_header>
 800eb2c:	a903      	add	r1, sp, #12
 800eb2e:	4620      	mov	r0, r4
 800eb30:	f004 fa52 	bl	8012fd8 <uxr_compute_acknack>
 800eb34:	ba40      	rev16	r0, r0
 800eb36:	f8ad 000e 	strh.w	r0, [sp, #14]
 800eb3a:	a903      	add	r1, sp, #12
 800eb3c:	a80a      	add	r0, sp, #40	@ 0x28
 800eb3e:	f88d 6010 	strb.w	r6, [sp, #16]
 800eb42:	f002 fe17 	bl	8011774 <uxr_serialize_ACKNACK_Payload>
 800eb46:	2200      	movs	r2, #0
 800eb48:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800eb4a:	4611      	mov	r1, r2
 800eb4c:	4628      	mov	r0, r5
 800eb4e:	f000 ff4d 	bl	800f9ec <uxr_stamp_session_header>
 800eb52:	a80a      	add	r0, sp, #40	@ 0x28
 800eb54:	f7f9 fcc2 	bl	80084dc <ucdr_buffer_length>
 800eb58:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 800eb5a:	4602      	mov	r2, r0
 800eb5c:	a905      	add	r1, sp, #20
 800eb5e:	e9d3 0400 	ldrd	r0, r4, [r3]
 800eb62:	47a0      	blx	r4
 800eb64:	b012      	add	sp, #72	@ 0x48
 800eb66:	bd70      	pop	{r4, r5, r6, pc}

0800eb68 <uxr_init_session>:
 800eb68:	b510      	push	{r4, lr}
 800eb6a:	ed9f 7b0d 	vldr	d7, [pc, #52]	@ 800eba0 <uxr_init_session+0x38>
 800eb6e:	2300      	movs	r3, #0
 800eb70:	e9c0 131c 	strd	r1, r3, [r0, #112]	@ 0x70
 800eb74:	4604      	mov	r4, r0
 800eb76:	e9c0 331e 	strd	r3, r3, [r0, #120]	@ 0x78
 800eb7a:	e9c0 3320 	strd	r3, r3, [r0, #128]	@ 0x80
 800eb7e:	e9c0 3322 	strd	r3, r3, [r0, #136]	@ 0x88
 800eb82:	e9c0 3324 	strd	r3, r3, [r0, #144]	@ 0x90
 800eb86:	ed80 7b26 	vstr	d7, [r0, #152]	@ 0x98
 800eb8a:	f880 30a0 	strb.w	r3, [r0, #160]	@ 0xa0
 800eb8e:	2181      	movs	r1, #129	@ 0x81
 800eb90:	f000 fe90 	bl	800f8b4 <uxr_init_session_info>
 800eb94:	f104 0008 	add.w	r0, r4, #8
 800eb98:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800eb9c:	f001 bc4e 	b.w	801043c <uxr_init_stream_storage>
	...

0800eba8 <uxr_set_status_callback>:
 800eba8:	e9c0 1220 	strd	r1, r2, [r0, #128]	@ 0x80
 800ebac:	4770      	bx	lr
 800ebae:	bf00      	nop

0800ebb0 <uxr_set_topic_callback>:
 800ebb0:	e9c0 1222 	strd	r1, r2, [r0, #136]	@ 0x88
 800ebb4:	4770      	bx	lr
 800ebb6:	bf00      	nop

0800ebb8 <uxr_set_request_callback>:
 800ebb8:	e9c0 1229 	strd	r1, r2, [r0, #164]	@ 0xa4
 800ebbc:	4770      	bx	lr
 800ebbe:	bf00      	nop

0800ebc0 <uxr_set_reply_callback>:
 800ebc0:	e9c0 122b 	strd	r1, r2, [r0, #172]	@ 0xac
 800ebc4:	4770      	bx	lr
 800ebc6:	bf00      	nop

0800ebc8 <uxr_create_output_best_effort_stream>:
 800ebc8:	b570      	push	{r4, r5, r6, lr}
 800ebca:	b082      	sub	sp, #8
 800ebcc:	4604      	mov	r4, r0
 800ebce:	460d      	mov	r5, r1
 800ebd0:	4616      	mov	r6, r2
 800ebd2:	f000 ff5f 	bl	800fa94 <uxr_session_header_offset>
 800ebd6:	4632      	mov	r2, r6
 800ebd8:	4603      	mov	r3, r0
 800ebda:	4629      	mov	r1, r5
 800ebdc:	f104 0008 	add.w	r0, r4, #8
 800ebe0:	b002      	add	sp, #8
 800ebe2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800ebe6:	f001 bc73 	b.w	80104d0 <uxr_add_output_best_effort_buffer>
 800ebea:	bf00      	nop

0800ebec <uxr_create_output_reliable_stream>:
 800ebec:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ebee:	b085      	sub	sp, #20
 800ebf0:	4604      	mov	r4, r0
 800ebf2:	460d      	mov	r5, r1
 800ebf4:	4616      	mov	r6, r2
 800ebf6:	461f      	mov	r7, r3
 800ebf8:	f000 ff4c 	bl	800fa94 <uxr_session_header_offset>
 800ebfc:	463b      	mov	r3, r7
 800ebfe:	9000      	str	r0, [sp, #0]
 800ec00:	4632      	mov	r2, r6
 800ec02:	4629      	mov	r1, r5
 800ec04:	f104 0008 	add.w	r0, r4, #8
 800ec08:	f001 fc76 	bl	80104f8 <uxr_add_output_reliable_buffer>
 800ec0c:	b005      	add	sp, #20
 800ec0e:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800ec10 <uxr_create_input_best_effort_stream>:
 800ec10:	b082      	sub	sp, #8
 800ec12:	3008      	adds	r0, #8
 800ec14:	b002      	add	sp, #8
 800ec16:	f001 bc89 	b.w	801052c <uxr_add_input_best_effort_buffer>
 800ec1a:	bf00      	nop

0800ec1c <uxr_create_input_reliable_stream>:
 800ec1c:	b510      	push	{r4, lr}
 800ec1e:	b084      	sub	sp, #16
 800ec20:	4c03      	ldr	r4, [pc, #12]	@ (800ec30 <uxr_create_input_reliable_stream+0x14>)
 800ec22:	9400      	str	r4, [sp, #0]
 800ec24:	3008      	adds	r0, #8
 800ec26:	f001 fc97 	bl	8010558 <uxr_add_input_reliable_buffer>
 800ec2a:	b004      	add	sp, #16
 800ec2c:	bd10      	pop	{r4, pc}
 800ec2e:	bf00      	nop
 800ec30:	0800ea4d 	.word	0x0800ea4d

0800ec34 <uxr_epoch_nanos>:
 800ec34:	b510      	push	{r4, lr}
 800ec36:	4604      	mov	r4, r0
 800ec38:	f001 fd44 	bl	80106c4 <uxr_nanos>
 800ec3c:	e9d4 3226 	ldrd	r3, r2, [r4, #152]	@ 0x98
 800ec40:	1ac0      	subs	r0, r0, r3
 800ec42:	eb61 0102 	sbc.w	r1, r1, r2
 800ec46:	bd10      	pop	{r4, pc}

0800ec48 <uxr_flash_output_streams>:
 800ec48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ec4c:	7e03      	ldrb	r3, [r0, #24]
 800ec4e:	b084      	sub	sp, #16
 800ec50:	4604      	mov	r4, r0
 800ec52:	b373      	cbz	r3, 800ecb2 <uxr_flash_output_streams+0x6a>
 800ec54:	2500      	movs	r5, #0
 800ec56:	f100 0908 	add.w	r9, r0, #8
 800ec5a:	f10d 0802 	add.w	r8, sp, #2
 800ec5e:	4628      	mov	r0, r5
 800ec60:	af03      	add	r7, sp, #12
 800ec62:	ae02      	add	r6, sp, #8
 800ec64:	e006      	b.n	800ec74 <uxr_flash_output_streams+0x2c>
 800ec66:	7e23      	ldrb	r3, [r4, #24]
 800ec68:	3501      	adds	r5, #1
 800ec6a:	b2e8      	uxtb	r0, r5
 800ec6c:	4283      	cmp	r3, r0
 800ec6e:	f109 0910 	add.w	r9, r9, #16
 800ec72:	d91e      	bls.n	800ecb2 <uxr_flash_output_streams+0x6a>
 800ec74:	2201      	movs	r2, #1
 800ec76:	4611      	mov	r1, r2
 800ec78:	f001 fba8 	bl	80103cc <uxr_stream_id>
 800ec7c:	4643      	mov	r3, r8
 800ec7e:	4684      	mov	ip, r0
 800ec80:	463a      	mov	r2, r7
 800ec82:	4631      	mov	r1, r6
 800ec84:	4648      	mov	r0, r9
 800ec86:	f8cd c004 	str.w	ip, [sp, #4]
 800ec8a:	f004 fa29 	bl	80130e0 <uxr_prepare_best_effort_buffer_to_send>
 800ec8e:	2800      	cmp	r0, #0
 800ec90:	d0e9      	beq.n	800ec66 <uxr_flash_output_streams+0x1e>
 800ec92:	9b02      	ldr	r3, [sp, #8]
 800ec94:	f8bd 2002 	ldrh.w	r2, [sp, #2]
 800ec98:	f89d 1004 	ldrb.w	r1, [sp, #4]
 800ec9c:	4620      	mov	r0, r4
 800ec9e:	f000 fea5 	bl	800f9ec <uxr_stamp_session_header>
 800eca2:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 800eca4:	9a03      	ldr	r2, [sp, #12]
 800eca6:	f8d3 a004 	ldr.w	sl, [r3, #4]
 800ecaa:	9902      	ldr	r1, [sp, #8]
 800ecac:	6818      	ldr	r0, [r3, #0]
 800ecae:	47d0      	blx	sl
 800ecb0:	e7d9      	b.n	800ec66 <uxr_flash_output_streams+0x1e>
 800ecb2:	f894 3048 	ldrb.w	r3, [r4, #72]	@ 0x48
 800ecb6:	b37b      	cbz	r3, 800ed18 <uxr_flash_output_streams+0xd0>
 800ecb8:	f04f 0900 	mov.w	r9, #0
 800ecbc:	f104 0520 	add.w	r5, r4, #32
 800ecc0:	f10d 0802 	add.w	r8, sp, #2
 800ecc4:	af03      	add	r7, sp, #12
 800ecc6:	ae02      	add	r6, sp, #8
 800ecc8:	4648      	mov	r0, r9
 800ecca:	2201      	movs	r2, #1
 800eccc:	2102      	movs	r1, #2
 800ecce:	f001 fb7d 	bl	80103cc <uxr_stream_id>
 800ecd2:	9001      	str	r0, [sp, #4]
 800ecd4:	e00e      	b.n	800ecf4 <uxr_flash_output_streams+0xac>
 800ecd6:	9b02      	ldr	r3, [sp, #8]
 800ecd8:	f8bd 2002 	ldrh.w	r2, [sp, #2]
 800ecdc:	f89d 1004 	ldrb.w	r1, [sp, #4]
 800ece0:	4620      	mov	r0, r4
 800ece2:	f000 fe83 	bl	800f9ec <uxr_stamp_session_header>
 800ece6:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 800ece8:	9a03      	ldr	r2, [sp, #12]
 800ecea:	f8d3 a004 	ldr.w	sl, [r3, #4]
 800ecee:	9902      	ldr	r1, [sp, #8]
 800ecf0:	6818      	ldr	r0, [r3, #0]
 800ecf2:	47d0      	blx	sl
 800ecf4:	4643      	mov	r3, r8
 800ecf6:	463a      	mov	r2, r7
 800ecf8:	4631      	mov	r1, r6
 800ecfa:	4628      	mov	r0, r5
 800ecfc:	f004 fc04 	bl	8013508 <uxr_prepare_next_reliable_buffer_to_send>
 800ed00:	2800      	cmp	r0, #0
 800ed02:	d1e8      	bne.n	800ecd6 <uxr_flash_output_streams+0x8e>
 800ed04:	f894 3048 	ldrb.w	r3, [r4, #72]	@ 0x48
 800ed08:	f109 0901 	add.w	r9, r9, #1
 800ed0c:	fa5f f089 	uxtb.w	r0, r9
 800ed10:	4283      	cmp	r3, r0
 800ed12:	f105 0528 	add.w	r5, r5, #40	@ 0x28
 800ed16:	d8d8      	bhi.n	800ecca <uxr_flash_output_streams+0x82>
 800ed18:	b004      	add	sp, #16
 800ed1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ed1e:	bf00      	nop

0800ed20 <read_submessage_info>:
 800ed20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ed24:	460d      	mov	r5, r1
 800ed26:	f5ad 7d24 	sub.w	sp, sp, #656	@ 0x290
 800ed2a:	4669      	mov	r1, sp
 800ed2c:	4607      	mov	r7, r0
 800ed2e:	4628      	mov	r0, r5
 800ed30:	f002 fb4e 	bl	80113d0 <uxr_deserialize_BaseObjectReply>
 800ed34:	a902      	add	r1, sp, #8
 800ed36:	4604      	mov	r4, r0
 800ed38:	4628      	mov	r0, r5
 800ed3a:	f89d 8005 	ldrb.w	r8, [sp, #5]
 800ed3e:	f7f8 fa59 	bl	80071f4 <ucdr_deserialize_bool>
 800ed42:	f89d 3008 	ldrb.w	r3, [sp, #8]
 800ed46:	4004      	ands	r4, r0
 800ed48:	b2e4      	uxtb	r4, r4
 800ed4a:	b95b      	cbnz	r3, 800ed64 <read_submessage_info+0x44>
 800ed4c:	a987      	add	r1, sp, #540	@ 0x21c
 800ed4e:	4628      	mov	r0, r5
 800ed50:	f7f8 fa50 	bl	80071f4 <ucdr_deserialize_bool>
 800ed54:	f89d 321c 	ldrb.w	r3, [sp, #540]	@ 0x21c
 800ed58:	4606      	mov	r6, r0
 800ed5a:	b94b      	cbnz	r3, 800ed70 <read_submessage_info+0x50>
 800ed5c:	f50d 7d24 	add.w	sp, sp, #656	@ 0x290
 800ed60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ed64:	a903      	add	r1, sp, #12
 800ed66:	4628      	mov	r0, r5
 800ed68:	f002 f9f4 	bl	8011154 <uxr_deserialize_ObjectVariant>
 800ed6c:	4004      	ands	r4, r0
 800ed6e:	e7ed      	b.n	800ed4c <read_submessage_info+0x2c>
 800ed70:	a988      	add	r1, sp, #544	@ 0x220
 800ed72:	4628      	mov	r0, r5
 800ed74:	f7f8 fa6c 	bl	8007250 <ucdr_deserialize_uint8_t>
 800ed78:	4234      	tst	r4, r6
 800ed7a:	d0ef      	beq.n	800ed5c <read_submessage_info+0x3c>
 800ed7c:	2800      	cmp	r0, #0
 800ed7e:	d0ed      	beq.n	800ed5c <read_submessage_info+0x3c>
 800ed80:	f89d 3220 	ldrb.w	r3, [sp, #544]	@ 0x220
 800ed84:	2b0d      	cmp	r3, #13
 800ed86:	d1e9      	bne.n	800ed5c <read_submessage_info+0x3c>
 800ed88:	a98a      	add	r1, sp, #552	@ 0x228
 800ed8a:	4628      	mov	r0, r5
 800ed8c:	f7f8 fffc 	bl	8007d88 <ucdr_deserialize_int16_t>
 800ed90:	b140      	cbz	r0, 800eda4 <read_submessage_info+0x84>
 800ed92:	f9bd 3228 	ldrsh.w	r3, [sp, #552]	@ 0x228
 800ed96:	2b00      	cmp	r3, #0
 800ed98:	dd07      	ble.n	800edaa <read_submessage_info+0x8a>
 800ed9a:	f1b8 0f00 	cmp.w	r8, #0
 800ed9e:	bf0c      	ite	eq
 800eda0:	2002      	moveq	r0, #2
 800eda2:	2001      	movne	r0, #1
 800eda4:	f887 00b5 	strb.w	r0, [r7, #181]	@ 0xb5
 800eda8:	e7d8      	b.n	800ed5c <read_submessage_info+0x3c>
 800edaa:	2000      	movs	r0, #0
 800edac:	e7fa      	b.n	800eda4 <read_submessage_info+0x84>
 800edae:	bf00      	nop

0800edb0 <read_submessage_list>:
 800edb0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800edb4:	b097      	sub	sp, #92	@ 0x5c
 800edb6:	4604      	mov	r4, r0
 800edb8:	460d      	mov	r5, r1
 800edba:	9209      	str	r2, [sp, #36]	@ 0x24
 800edbc:	f10d 032f 	add.w	r3, sp, #47	@ 0x2f
 800edc0:	aa0c      	add	r2, sp, #48	@ 0x30
 800edc2:	f10d 012e 	add.w	r1, sp, #46	@ 0x2e
 800edc6:	4628      	mov	r0, r5
 800edc8:	f001 fc36 	bl	8010638 <uxr_read_submessage_header>
 800edcc:	2800      	cmp	r0, #0
 800edce:	f000 812c 	beq.w	800f02a <read_submessage_list+0x27a>
 800edd2:	f89d 102e 	ldrb.w	r1, [sp, #46]	@ 0x2e
 800edd6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800edd8:	f8bd 6030 	ldrh.w	r6, [sp, #48]	@ 0x30
 800eddc:	f89d 702f 	ldrb.w	r7, [sp, #47]	@ 0x2f
 800ede0:	3902      	subs	r1, #2
 800ede2:	f3c0 4307 	ubfx	r3, r0, #16, #8
 800ede6:	290d      	cmp	r1, #13
 800ede8:	d8e8      	bhi.n	800edbc <read_submessage_list+0xc>
 800edea:	a201      	add	r2, pc, #4	@ (adr r2, 800edf0 <read_submessage_list+0x40>)
 800edec:	f852 f021 	ldr.w	pc, [r2, r1, lsl #2]
 800edf0:	0800f021 	.word	0x0800f021
 800edf4:	0800edbd 	.word	0x0800edbd
 800edf8:	0800f011 	.word	0x0800f011
 800edfc:	0800efb3 	.word	0x0800efb3
 800ee00:	0800efa9 	.word	0x0800efa9
 800ee04:	0800edbd 	.word	0x0800edbd
 800ee08:	0800edbd 	.word	0x0800edbd
 800ee0c:	0800ef2d 	.word	0x0800ef2d
 800ee10:	0800eec5 	.word	0x0800eec5
 800ee14:	0800ee85 	.word	0x0800ee85
 800ee18:	0800edbd 	.word	0x0800edbd
 800ee1c:	0800edbd 	.word	0x0800edbd
 800ee20:	0800edbd 	.word	0x0800edbd
 800ee24:	0800ee29 	.word	0x0800ee29
 800ee28:	a910      	add	r1, sp, #64	@ 0x40
 800ee2a:	4628      	mov	r0, r5
 800ee2c:	f002 fcf2 	bl	8011814 <uxr_deserialize_TIMESTAMP_REPLY_Payload>
 800ee30:	f8d4 6090 	ldr.w	r6, [r4, #144]	@ 0x90
 800ee34:	2e00      	cmp	r6, #0
 800ee36:	f000 8100 	beq.w	800f03a <read_submessage_list+0x28a>
 800ee3a:	f001 fc43 	bl	80106c4 <uxr_nanos>
 800ee3e:	f04f 0800 	mov.w	r8, #0
 800ee42:	9f15      	ldr	r7, [sp, #84]	@ 0x54
 800ee44:	4602      	mov	r2, r0
 800ee46:	460b      	mov	r3, r1
 800ee48:	9814      	ldr	r0, [sp, #80]	@ 0x50
 800ee4a:	4990      	ldr	r1, [pc, #576]	@ (800f08c <read_submessage_list+0x2dc>)
 800ee4c:	46c4      	mov	ip, r8
 800ee4e:	fbc0 7c01 	smlal	r7, ip, r0, r1
 800ee52:	e9cd 7c04 	strd	r7, ip, [sp, #16]
 800ee56:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800ee58:	9f11      	ldr	r7, [sp, #68]	@ 0x44
 800ee5a:	46c6      	mov	lr, r8
 800ee5c:	fbc0 7e01 	smlal	r7, lr, r0, r1
 800ee60:	46bc      	mov	ip, r7
 800ee62:	e9dd 0712 	ldrd	r0, r7, [sp, #72]	@ 0x48
 800ee66:	fbc0 7801 	smlal	r7, r8, r0, r1
 800ee6a:	e9cd ce02 	strd	ip, lr, [sp, #8]
 800ee6e:	e9cd 7800 	strd	r7, r8, [sp]
 800ee72:	f8d4 1094 	ldr.w	r1, [r4, #148]	@ 0x94
 800ee76:	9106      	str	r1, [sp, #24]
 800ee78:	4620      	mov	r0, r4
 800ee7a:	47b0      	blx	r6
 800ee7c:	2301      	movs	r3, #1
 800ee7e:	f884 30a0 	strb.w	r3, [r4, #160]	@ 0xa0
 800ee82:	e79b      	b.n	800edbc <read_submessage_list+0xc>
 800ee84:	a910      	add	r1, sp, #64	@ 0x40
 800ee86:	4628      	mov	r0, r5
 800ee88:	f002 fcb2 	bl	80117f0 <uxr_deserialize_HEARTBEAT_Payload>
 800ee8c:	2100      	movs	r1, #0
 800ee8e:	f89d 0044 	ldrb.w	r0, [sp, #68]	@ 0x44
 800ee92:	f001 fab7 	bl	8010404 <uxr_stream_id_from_raw>
 800ee96:	f3c0 2607 	ubfx	r6, r0, #8, #8
 800ee9a:	900f      	str	r0, [sp, #60]	@ 0x3c
 800ee9c:	4631      	mov	r1, r6
 800ee9e:	f104 0008 	add.w	r0, r4, #8
 800eea2:	f001 fb8f 	bl	80105c4 <uxr_get_input_reliable_stream>
 800eea6:	2800      	cmp	r0, #0
 800eea8:	d088      	beq.n	800edbc <read_submessage_list+0xc>
 800eeaa:	f8bd 2042 	ldrh.w	r2, [sp, #66]	@ 0x42
 800eeae:	f8bd 1040 	ldrh.w	r1, [sp, #64]	@ 0x40
 800eeb2:	f004 f885 	bl	8012fc0 <uxr_process_heartbeat>
 800eeb6:	f89d 103c 	ldrb.w	r1, [sp, #60]	@ 0x3c
 800eeba:	4632      	mov	r2, r6
 800eebc:	4620      	mov	r0, r4
 800eebe:	f7ff fe1d 	bl	800eafc <write_submessage_acknack.isra.0>
 800eec2:	e77b      	b.n	800edbc <read_submessage_list+0xc>
 800eec4:	a910      	add	r1, sp, #64	@ 0x40
 800eec6:	4628      	mov	r0, r5
 800eec8:	f002 fc6a 	bl	80117a0 <uxr_deserialize_ACKNACK_Payload>
 800eecc:	2100      	movs	r1, #0
 800eece:	f89d 0044 	ldrb.w	r0, [sp, #68]	@ 0x44
 800eed2:	f001 fa97 	bl	8010404 <uxr_stream_id_from_raw>
 800eed6:	900d      	str	r0, [sp, #52]	@ 0x34
 800eed8:	f3c0 2107 	ubfx	r1, r0, #8, #8
 800eedc:	f104 0008 	add.w	r0, r4, #8
 800eee0:	f001 fb5c 	bl	801059c <uxr_get_output_reliable_stream>
 800eee4:	4606      	mov	r6, r0
 800eee6:	2800      	cmp	r0, #0
 800eee8:	f43f af68 	beq.w	800edbc <read_submessage_list+0xc>
 800eeec:	f8bd 1042 	ldrh.w	r1, [sp, #66]	@ 0x42
 800eef0:	f8bd 2040 	ldrh.w	r2, [sp, #64]	@ 0x40
 800eef4:	ba49      	rev16	r1, r1
 800eef6:	b289      	uxth	r1, r1
 800eef8:	f004 fbb0 	bl	801365c <uxr_process_acknack>
 800eefc:	4630      	mov	r0, r6
 800eefe:	f004 fb71 	bl	80135e4 <uxr_begin_output_nack_buffer_it>
 800ef02:	f10d 0838 	add.w	r8, sp, #56	@ 0x38
 800ef06:	f8ad 0032 	strh.w	r0, [sp, #50]	@ 0x32
 800ef0a:	e005      	b.n	800ef18 <read_submessage_list+0x168>
 800ef0c:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 800ef0e:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800ef10:	685f      	ldr	r7, [r3, #4]
 800ef12:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800ef14:	6818      	ldr	r0, [r3, #0]
 800ef16:	47b8      	blx	r7
 800ef18:	f10d 0332 	add.w	r3, sp, #50	@ 0x32
 800ef1c:	aa0f      	add	r2, sp, #60	@ 0x3c
 800ef1e:	4641      	mov	r1, r8
 800ef20:	4630      	mov	r0, r6
 800ef22:	f004 fb61 	bl	80135e8 <uxr_next_reliable_nack_buffer_to_send>
 800ef26:	2800      	cmp	r0, #0
 800ef28:	d1f0      	bne.n	800ef0c <read_submessage_list+0x15c>
 800ef2a:	e747      	b.n	800edbc <read_submessage_list+0xc>
 800ef2c:	f10d 0838 	add.w	r8, sp, #56	@ 0x38
 800ef30:	4641      	mov	r1, r8
 800ef32:	900d      	str	r0, [sp, #52]	@ 0x34
 800ef34:	4628      	mov	r0, r5
 800ef36:	f002 f9ad 	bl	8011294 <uxr_deserialize_BaseObjectRequest>
 800ef3a:	3e04      	subs	r6, #4
 800ef3c:	4640      	mov	r0, r8
 800ef3e:	a90f      	add	r1, sp, #60	@ 0x3c
 800ef40:	f10d 0232 	add.w	r2, sp, #50	@ 0x32
 800ef44:	f000 fdcc 	bl	800fae0 <uxr_parse_base_object_request>
 800ef48:	fa1f f886 	uxth.w	r8, r6
 800ef4c:	f8d4 6080 	ldr.w	r6, [r4, #128]	@ 0x80
 800ef50:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800ef52:	f8bd 9032 	ldrh.w	r9, [sp, #50]	@ 0x32
 800ef56:	9110      	str	r1, [sp, #64]	@ 0x40
 800ef58:	f007 070e 	and.w	r7, r7, #14
 800ef5c:	b136      	cbz	r6, 800ef6c <read_submessage_list+0x1bc>
 800ef5e:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 800ef62:	9300      	str	r3, [sp, #0]
 800ef64:	464a      	mov	r2, r9
 800ef66:	2300      	movs	r3, #0
 800ef68:	4620      	mov	r0, r4
 800ef6a:	47b0      	blx	r6
 800ef6c:	6fe3      	ldr	r3, [r4, #124]	@ 0x7c
 800ef6e:	b16b      	cbz	r3, 800ef8c <read_submessage_list+0x1dc>
 800ef70:	6f60      	ldr	r0, [r4, #116]	@ 0x74
 800ef72:	2100      	movs	r1, #0
 800ef74:	3802      	subs	r0, #2
 800ef76:	e002      	b.n	800ef7e <read_submessage_list+0x1ce>
 800ef78:	3101      	adds	r1, #1
 800ef7a:	428b      	cmp	r3, r1
 800ef7c:	d006      	beq.n	800ef8c <read_submessage_list+0x1dc>
 800ef7e:	f830 6f02 	ldrh.w	r6, [r0, #2]!
 800ef82:	454e      	cmp	r6, r9
 800ef84:	d1f8      	bne.n	800ef78 <read_submessage_list+0x1c8>
 800ef86:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
 800ef88:	2200      	movs	r2, #0
 800ef8a:	545a      	strb	r2, [r3, r1]
 800ef8c:	f8bd 1032 	ldrh.w	r1, [sp, #50]	@ 0x32
 800ef90:	9102      	str	r1, [sp, #8]
 800ef92:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800ef94:	9101      	str	r1, [sp, #4]
 800ef96:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800ef98:	9100      	str	r1, [sp, #0]
 800ef9a:	463b      	mov	r3, r7
 800ef9c:	4642      	mov	r2, r8
 800ef9e:	4629      	mov	r1, r5
 800efa0:	4620      	mov	r0, r4
 800efa2:	f7ff fc7f 	bl	800e8a4 <read_submessage_format>
 800efa6:	e709      	b.n	800edbc <read_submessage_list+0xc>
 800efa8:	4629      	mov	r1, r5
 800efaa:	4620      	mov	r0, r4
 800efac:	f7ff feb8 	bl	800ed20 <read_submessage_info>
 800efb0:	e704      	b.n	800edbc <read_submessage_list+0xc>
 800efb2:	2b00      	cmp	r3, #0
 800efb4:	d03c      	beq.n	800f030 <read_submessage_list+0x280>
 800efb6:	a910      	add	r1, sp, #64	@ 0x40
 800efb8:	4628      	mov	r0, r5
 800efba:	f002 fb4d 	bl	8011658 <uxr_deserialize_STATUS_Payload>
 800efbe:	a90e      	add	r1, sp, #56	@ 0x38
 800efc0:	a810      	add	r0, sp, #64	@ 0x40
 800efc2:	aa0d      	add	r2, sp, #52	@ 0x34
 800efc4:	f000 fd8c 	bl	800fae0 <uxr_parse_base_object_request>
 800efc8:	f8d4 6080 	ldr.w	r6, [r4, #128]	@ 0x80
 800efcc:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800efce:	f89d 8044 	ldrb.w	r8, [sp, #68]	@ 0x44
 800efd2:	f8bd 7034 	ldrh.w	r7, [sp, #52]	@ 0x34
 800efd6:	910f      	str	r1, [sp, #60]	@ 0x3c
 800efd8:	b136      	cbz	r6, 800efe8 <read_submessage_list+0x238>
 800efda:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 800efde:	9300      	str	r3, [sp, #0]
 800efe0:	463a      	mov	r2, r7
 800efe2:	4643      	mov	r3, r8
 800efe4:	4620      	mov	r0, r4
 800efe6:	47b0      	blx	r6
 800efe8:	6fe2      	ldr	r2, [r4, #124]	@ 0x7c
 800efea:	2a00      	cmp	r2, #0
 800efec:	f43f aee6 	beq.w	800edbc <read_submessage_list+0xc>
 800eff0:	6f60      	ldr	r0, [r4, #116]	@ 0x74
 800eff2:	2100      	movs	r1, #0
 800eff4:	3802      	subs	r0, #2
 800eff6:	e003      	b.n	800f000 <read_submessage_list+0x250>
 800eff8:	3101      	adds	r1, #1
 800effa:	4291      	cmp	r1, r2
 800effc:	f43f aede 	beq.w	800edbc <read_submessage_list+0xc>
 800f000:	f830 6f02 	ldrh.w	r6, [r0, #2]!
 800f004:	42be      	cmp	r6, r7
 800f006:	d1f7      	bne.n	800eff8 <read_submessage_list+0x248>
 800f008:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
 800f00a:	f803 8001 	strb.w	r8, [r3, r1]
 800f00e:	e6d5      	b.n	800edbc <read_submessage_list+0xc>
 800f010:	2b00      	cmp	r3, #0
 800f012:	f47f aed3 	bne.w	800edbc <read_submessage_list+0xc>
 800f016:	4629      	mov	r1, r5
 800f018:	4620      	mov	r0, r4
 800f01a:	f000 fca9 	bl	800f970 <uxr_read_create_session_status>
 800f01e:	e6cd      	b.n	800edbc <read_submessage_list+0xc>
 800f020:	4629      	mov	r1, r5
 800f022:	4620      	mov	r0, r4
 800f024:	f7ff fd34 	bl	800ea90 <read_submessage_get_info>
 800f028:	e6c8      	b.n	800edbc <read_submessage_list+0xc>
 800f02a:	b017      	add	sp, #92	@ 0x5c
 800f02c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f030:	4629      	mov	r1, r5
 800f032:	4620      	mov	r0, r4
 800f034:	f000 fcaa 	bl	800f98c <uxr_read_delete_session_status>
 800f038:	e6c0      	b.n	800edbc <read_submessage_list+0xc>
 800f03a:	f001 fb43 	bl	80106c4 <uxr_nanos>
 800f03e:	e9dd 7214 	ldrd	r7, r2, [sp, #80]	@ 0x50
 800f042:	f8df c048 	ldr.w	ip, [pc, #72]	@ 800f08c <read_submessage_list+0x2dc>
 800f046:	4633      	mov	r3, r6
 800f048:	fbc7 230c 	smlal	r2, r3, r7, ip
 800f04c:	1810      	adds	r0, r2, r0
 800f04e:	eb43 0301 	adc.w	r3, r3, r1
 800f052:	e9dd 1212 	ldrd	r1, r2, [sp, #72]	@ 0x48
 800f056:	46b6      	mov	lr, r6
 800f058:	fbc1 2e0c 	smlal	r2, lr, r1, ip
 800f05c:	e9dd 1710 	ldrd	r1, r7, [sp, #64]	@ 0x40
 800f060:	fbc1 760c 	smlal	r7, r6, r1, ip
 800f064:	19d2      	adds	r2, r2, r7
 800f066:	eb4e 0106 	adc.w	r1, lr, r6
 800f06a:	1a80      	subs	r0, r0, r2
 800f06c:	eb63 0301 	sbc.w	r3, r3, r1
 800f070:	0fda      	lsrs	r2, r3, #31
 800f072:	1812      	adds	r2, r2, r0
 800f074:	f143 0300 	adc.w	r3, r3, #0
 800f078:	0852      	lsrs	r2, r2, #1
 800f07a:	ea42 72c3 	orr.w	r2, r2, r3, lsl #31
 800f07e:	105b      	asrs	r3, r3, #1
 800f080:	f8c4 2098 	str.w	r2, [r4, #152]	@ 0x98
 800f084:	f8c4 309c 	str.w	r3, [r4, #156]	@ 0x9c
 800f088:	e6f8      	b.n	800ee7c <read_submessage_list+0xcc>
 800f08a:	bf00      	nop
 800f08c:	3b9aca00 	.word	0x3b9aca00

0800f090 <listen_message_reliably>:
 800f090:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f094:	f1b1 0b00 	subs.w	fp, r1, #0
 800f098:	b09f      	sub	sp, #124	@ 0x7c
 800f09a:	4606      	mov	r6, r0
 800f09c:	bfb8      	it	lt
 800f09e:	f06f 4b00 	mvnlt.w	fp, #2147483648	@ 0x80000000
 800f0a2:	f001 faf5 	bl	8010690 <uxr_millis>
 800f0a6:	f896 3048 	ldrb.w	r3, [r6, #72]	@ 0x48
 800f0aa:	9003      	str	r0, [sp, #12]
 800f0ac:	9104      	str	r1, [sp, #16]
 800f0ae:	f10d 0828 	add.w	r8, sp, #40	@ 0x28
 800f0b2:	f10d 0a24 	add.w	sl, sp, #36	@ 0x24
 800f0b6:	2b00      	cmp	r3, #0
 800f0b8:	f000 80a4 	beq.w	800f204 <listen_message_reliably+0x174>
 800f0bc:	2500      	movs	r5, #0
 800f0be:	e9cd b806 	strd	fp, r8, [sp, #24]
 800f0c2:	f106 0420 	add.w	r4, r6, #32
 800f0c6:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800f0ca:	f06f 4900 	mvn.w	r9, #2147483648	@ 0x80000000
 800f0ce:	4628      	mov	r0, r5
 800f0d0:	e011      	b.n	800f0f6 <listen_message_reliably+0x66>
 800f0d2:	e9d4 2306 	ldrd	r2, r3, [r4, #24]
 800f0d6:	42ba      	cmp	r2, r7
 800f0d8:	eb73 0109 	sbcs.w	r1, r3, r9
 800f0dc:	bfb8      	it	lt
 800f0de:	4699      	movlt	r9, r3
 800f0e0:	f105 0501 	add.w	r5, r5, #1
 800f0e4:	f896 3048 	ldrb.w	r3, [r6, #72]	@ 0x48
 800f0e8:	b2e8      	uxtb	r0, r5
 800f0ea:	bfb8      	it	lt
 800f0ec:	4617      	movlt	r7, r2
 800f0ee:	4283      	cmp	r3, r0
 800f0f0:	f104 0428 	add.w	r4, r4, #40	@ 0x28
 800f0f4:	d94a      	bls.n	800f18c <listen_message_reliably+0xfc>
 800f0f6:	2201      	movs	r2, #1
 800f0f8:	2102      	movs	r1, #2
 800f0fa:	f001 f967 	bl	80103cc <uxr_stream_id>
 800f0fe:	e9dd 2303 	ldrd	r2, r3, [sp, #12]
 800f102:	4601      	mov	r1, r0
 800f104:	4620      	mov	r0, r4
 800f106:	910b      	str	r1, [sp, #44]	@ 0x2c
 800f108:	f004 fa3c 	bl	8013584 <uxr_update_output_stream_heartbeat_timestamp>
 800f10c:	2800      	cmp	r0, #0
 800f10e:	d0e0      	beq.n	800f0d2 <listen_message_reliably+0x42>
 800f110:	f89d 302c 	ldrb.w	r3, [sp, #44]	@ 0x2c
 800f114:	f89d b02d 	ldrb.w	fp, [sp, #45]	@ 0x2d
 800f118:	9305      	str	r3, [sp, #20]
 800f11a:	4630      	mov	r0, r6
 800f11c:	f000 fcba 	bl	800fa94 <uxr_session_header_offset>
 800f120:	f10d 0858 	add.w	r8, sp, #88	@ 0x58
 800f124:	eb0b 0b8b 	add.w	fp, fp, fp, lsl #2
 800f128:	9000      	str	r0, [sp, #0]
 800f12a:	a90e      	add	r1, sp, #56	@ 0x38
 800f12c:	4640      	mov	r0, r8
 800f12e:	eb06 0bcb 	add.w	fp, r6, fp, lsl #3
 800f132:	2300      	movs	r3, #0
 800f134:	2211      	movs	r2, #17
 800f136:	f7f9 f993 	bl	8008460 <ucdr_init_buffer_origin_offset>
 800f13a:	2300      	movs	r3, #0
 800f13c:	2205      	movs	r2, #5
 800f13e:	210b      	movs	r1, #11
 800f140:	4640      	mov	r0, r8
 800f142:	f001 fa5f 	bl	8010604 <uxr_buffer_submessage_header>
 800f146:	f8bb 0032 	ldrh.w	r0, [fp, #50]	@ 0x32
 800f14a:	2101      	movs	r1, #1
 800f14c:	f004 fadc 	bl	8013708 <uxr_seq_num_add>
 800f150:	f8bb 3030 	ldrh.w	r3, [fp, #48]	@ 0x30
 800f154:	f8ad 3032 	strh.w	r3, [sp, #50]	@ 0x32
 800f158:	4602      	mov	r2, r0
 800f15a:	9b05      	ldr	r3, [sp, #20]
 800f15c:	f8ad 2030 	strh.w	r2, [sp, #48]	@ 0x30
 800f160:	a90c      	add	r1, sp, #48	@ 0x30
 800f162:	4640      	mov	r0, r8
 800f164:	f88d 3034 	strb.w	r3, [sp, #52]	@ 0x34
 800f168:	f002 fb2e 	bl	80117c8 <uxr_serialize_HEARTBEAT_Payload>
 800f16c:	2200      	movs	r2, #0
 800f16e:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800f170:	4611      	mov	r1, r2
 800f172:	4630      	mov	r0, r6
 800f174:	f000 fc3a 	bl	800f9ec <uxr_stamp_session_header>
 800f178:	4640      	mov	r0, r8
 800f17a:	f7f9 f9af 	bl	80084dc <ucdr_buffer_length>
 800f17e:	4602      	mov	r2, r0
 800f180:	6f30      	ldr	r0, [r6, #112]	@ 0x70
 800f182:	a90e      	add	r1, sp, #56	@ 0x38
 800f184:	e9d0 0300 	ldrd	r0, r3, [r0]
 800f188:	4798      	blx	r3
 800f18a:	e7a2      	b.n	800f0d2 <listen_message_reliably+0x42>
 800f18c:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 800f190:	4599      	cmp	r9, r3
 800f192:	bf08      	it	eq
 800f194:	f1b7 3fff 	cmpeq.w	r7, #4294967295	@ 0xffffffff
 800f198:	e9dd b806 	ldrd	fp, r8, [sp, #24]
 800f19c:	d032      	beq.n	800f204 <listen_message_reliably+0x174>
 800f19e:	9b03      	ldr	r3, [sp, #12]
 800f1a0:	1aff      	subs	r7, r7, r3
 800f1a2:	2f00      	cmp	r7, #0
 800f1a4:	bf08      	it	eq
 800f1a6:	2701      	moveq	r7, #1
 800f1a8:	6f33      	ldr	r3, [r6, #112]	@ 0x70
 800f1aa:	455f      	cmp	r7, fp
 800f1ac:	bfa8      	it	ge
 800f1ae:	465f      	movge	r7, fp
 800f1b0:	689c      	ldr	r4, [r3, #8]
 800f1b2:	6818      	ldr	r0, [r3, #0]
 800f1b4:	4642      	mov	r2, r8
 800f1b6:	463b      	mov	r3, r7
 800f1b8:	4651      	mov	r1, sl
 800f1ba:	47a0      	blx	r4
 800f1bc:	ebab 0b07 	sub.w	fp, fp, r7
 800f1c0:	b958      	cbnz	r0, 800f1da <listen_message_reliably+0x14a>
 800f1c2:	f1bb 0f00 	cmp.w	fp, #0
 800f1c6:	dd44      	ble.n	800f252 <listen_message_reliably+0x1c2>
 800f1c8:	f001 fa62 	bl	8010690 <uxr_millis>
 800f1cc:	f896 3048 	ldrb.w	r3, [r6, #72]	@ 0x48
 800f1d0:	2b00      	cmp	r3, #0
 800f1d2:	d03c      	beq.n	800f24e <listen_message_reliably+0x1be>
 800f1d4:	e9cd 0103 	strd	r0, r1, [sp, #12]
 800f1d8:	e770      	b.n	800f0bc <listen_message_reliably+0x2c>
 800f1da:	e9dd 1209 	ldrd	r1, r2, [sp, #36]	@ 0x24
 800f1de:	4604      	mov	r4, r0
 800f1e0:	a80e      	add	r0, sp, #56	@ 0x38
 800f1e2:	f7f9 f94f 	bl	8008484 <ucdr_init_buffer>
 800f1e6:	2500      	movs	r5, #0
 800f1e8:	f10d 0322 	add.w	r3, sp, #34	@ 0x22
 800f1ec:	aa08      	add	r2, sp, #32
 800f1ee:	a90e      	add	r1, sp, #56	@ 0x38
 800f1f0:	4630      	mov	r0, r6
 800f1f2:	f88d 5020 	strb.w	r5, [sp, #32]
 800f1f6:	f000 fc0f 	bl	800fa18 <uxr_read_session_header>
 800f1fa:	b928      	cbnz	r0, 800f208 <listen_message_reliably+0x178>
 800f1fc:	4620      	mov	r0, r4
 800f1fe:	b01f      	add	sp, #124	@ 0x7c
 800f200:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f204:	465f      	mov	r7, fp
 800f206:	e7cc      	b.n	800f1a2 <listen_message_reliably+0x112>
 800f208:	4629      	mov	r1, r5
 800f20a:	f89d 0020 	ldrb.w	r0, [sp, #32]
 800f20e:	f001 f8f9 	bl	8010404 <uxr_stream_id_from_raw>
 800f212:	f3c0 4707 	ubfx	r7, r0, #16, #8
 800f216:	2f01      	cmp	r7, #1
 800f218:	e9cd 000b 	strd	r0, r0, [sp, #44]	@ 0x2c
 800f21c:	f8bd a022 	ldrh.w	sl, [sp, #34]	@ 0x22
 800f220:	fa5f f880 	uxtb.w	r8, r0
 800f224:	f3c0 2507 	ubfx	r5, r0, #8, #8
 800f228:	d050      	beq.n	800f2cc <listen_message_reliably+0x23c>
 800f22a:	2f02      	cmp	r7, #2
 800f22c:	d016      	beq.n	800f25c <listen_message_reliably+0x1cc>
 800f22e:	2f00      	cmp	r7, #0
 800f230:	d1e4      	bne.n	800f1fc <listen_message_reliably+0x16c>
 800f232:	4639      	mov	r1, r7
 800f234:	4638      	mov	r0, r7
 800f236:	f001 f8e5 	bl	8010404 <uxr_stream_id_from_raw>
 800f23a:	a90e      	add	r1, sp, #56	@ 0x38
 800f23c:	4602      	mov	r2, r0
 800f23e:	4630      	mov	r0, r6
 800f240:	920c      	str	r2, [sp, #48]	@ 0x30
 800f242:	f7ff fdb5 	bl	800edb0 <read_submessage_list>
 800f246:	4620      	mov	r0, r4
 800f248:	b01f      	add	sp, #124	@ 0x7c
 800f24a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f24e:	465f      	mov	r7, fp
 800f250:	e7aa      	b.n	800f1a8 <listen_message_reliably+0x118>
 800f252:	4604      	mov	r4, r0
 800f254:	4620      	mov	r0, r4
 800f256:	b01f      	add	sp, #124	@ 0x7c
 800f258:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f25c:	4629      	mov	r1, r5
 800f25e:	f106 0008 	add.w	r0, r6, #8
 800f262:	f001 f9af 	bl	80105c4 <uxr_get_input_reliable_stream>
 800f266:	4681      	mov	r9, r0
 800f268:	b338      	cbz	r0, 800f2ba <listen_message_reliably+0x22a>
 800f26a:	a80e      	add	r0, sp, #56	@ 0x38
 800f26c:	f8dd b040 	ldr.w	fp, [sp, #64]	@ 0x40
 800f270:	f7f9 f938 	bl	80084e4 <ucdr_buffer_remaining>
 800f274:	4603      	mov	r3, r0
 800f276:	f10d 0021 	add.w	r0, sp, #33	@ 0x21
 800f27a:	9000      	str	r0, [sp, #0]
 800f27c:	465a      	mov	r2, fp
 800f27e:	4651      	mov	r1, sl
 800f280:	4648      	mov	r0, r9
 800f282:	f003 fdab 	bl	8012ddc <uxr_receive_reliable_message>
 800f286:	b1c0      	cbz	r0, 800f2ba <listen_message_reliably+0x22a>
 800f288:	f89d 3021 	ldrb.w	r3, [sp, #33]	@ 0x21
 800f28c:	b393      	cbz	r3, 800f2f4 <listen_message_reliably+0x264>
 800f28e:	af16      	add	r7, sp, #88	@ 0x58
 800f290:	f04f 0a02 	mov.w	sl, #2
 800f294:	e00a      	b.n	800f2ac <listen_message_reliably+0x21c>
 800f296:	f88d 8030 	strb.w	r8, [sp, #48]	@ 0x30
 800f29a:	f88d 5031 	strb.w	r5, [sp, #49]	@ 0x31
 800f29e:	f88d a032 	strb.w	sl, [sp, #50]	@ 0x32
 800f2a2:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800f2a4:	4639      	mov	r1, r7
 800f2a6:	4630      	mov	r0, r6
 800f2a8:	f7ff fd82 	bl	800edb0 <read_submessage_list>
 800f2ac:	2204      	movs	r2, #4
 800f2ae:	4639      	mov	r1, r7
 800f2b0:	4648      	mov	r0, r9
 800f2b2:	f003 fe0d 	bl	8012ed0 <uxr_next_input_reliable_buffer_available>
 800f2b6:	2800      	cmp	r0, #0
 800f2b8:	d1ed      	bne.n	800f296 <listen_message_reliably+0x206>
 800f2ba:	4630      	mov	r0, r6
 800f2bc:	462a      	mov	r2, r5
 800f2be:	4641      	mov	r1, r8
 800f2c0:	f7ff fc1c 	bl	800eafc <write_submessage_acknack.isra.0>
 800f2c4:	4620      	mov	r0, r4
 800f2c6:	b01f      	add	sp, #124	@ 0x7c
 800f2c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f2cc:	4629      	mov	r1, r5
 800f2ce:	f106 0008 	add.w	r0, r6, #8
 800f2d2:	f001 f96d 	bl	80105b0 <uxr_get_input_best_effort_stream>
 800f2d6:	2800      	cmp	r0, #0
 800f2d8:	d090      	beq.n	800f1fc <listen_message_reliably+0x16c>
 800f2da:	4651      	mov	r1, sl
 800f2dc:	f003 fcee 	bl	8012cbc <uxr_receive_best_effort_message>
 800f2e0:	2800      	cmp	r0, #0
 800f2e2:	d08b      	beq.n	800f1fc <listen_message_reliably+0x16c>
 800f2e4:	f88d 7032 	strb.w	r7, [sp, #50]	@ 0x32
 800f2e8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800f2ea:	a90e      	add	r1, sp, #56	@ 0x38
 800f2ec:	4630      	mov	r0, r6
 800f2ee:	f7ff fd5f 	bl	800edb0 <read_submessage_list>
 800f2f2:	e783      	b.n	800f1fc <listen_message_reliably+0x16c>
 800f2f4:	f88d 7032 	strb.w	r7, [sp, #50]	@ 0x32
 800f2f8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800f2fa:	a90e      	add	r1, sp, #56	@ 0x38
 800f2fc:	4630      	mov	r0, r6
 800f2fe:	f7ff fd57 	bl	800edb0 <read_submessage_list>
 800f302:	e7c4      	b.n	800f28e <listen_message_reliably+0x1fe>

0800f304 <uxr_run_session_timeout>:
 800f304:	b570      	push	{r4, r5, r6, lr}
 800f306:	4604      	mov	r4, r0
 800f308:	460d      	mov	r5, r1
 800f30a:	f001 f9c1 	bl	8010690 <uxr_millis>
 800f30e:	4606      	mov	r6, r0
 800f310:	4620      	mov	r0, r4
 800f312:	f7ff fc99 	bl	800ec48 <uxr_flash_output_streams>
 800f316:	4629      	mov	r1, r5
 800f318:	4620      	mov	r0, r4
 800f31a:	f7ff feb9 	bl	800f090 <listen_message_reliably>
 800f31e:	f001 f9b7 	bl	8010690 <uxr_millis>
 800f322:	1b81      	subs	r1, r0, r6
 800f324:	1a69      	subs	r1, r5, r1
 800f326:	2900      	cmp	r1, #0
 800f328:	dcf6      	bgt.n	800f318 <uxr_run_session_timeout+0x14>
 800f32a:	f104 0008 	add.w	r0, r4, #8
 800f32e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800f332:	f001 b951 	b.w	80105d8 <uxr_output_streams_confirmed>
 800f336:	bf00      	nop

0800f338 <uxr_run_session_until_data>:
 800f338:	b570      	push	{r4, r5, r6, lr}
 800f33a:	4604      	mov	r4, r0
 800f33c:	460d      	mov	r5, r1
 800f33e:	f001 f9a7 	bl	8010690 <uxr_millis>
 800f342:	4606      	mov	r6, r0
 800f344:	4620      	mov	r0, r4
 800f346:	f7ff fc7f 	bl	800ec48 <uxr_flash_output_streams>
 800f34a:	2300      	movs	r3, #0
 800f34c:	f884 30b4 	strb.w	r3, [r4, #180]	@ 0xb4
 800f350:	4629      	mov	r1, r5
 800f352:	e005      	b.n	800f360 <uxr_run_session_until_data+0x28>
 800f354:	f001 f99c 	bl	8010690 <uxr_millis>
 800f358:	1b81      	subs	r1, r0, r6
 800f35a:	1a69      	subs	r1, r5, r1
 800f35c:	2900      	cmp	r1, #0
 800f35e:	dd07      	ble.n	800f370 <uxr_run_session_until_data+0x38>
 800f360:	4620      	mov	r0, r4
 800f362:	f7ff fe95 	bl	800f090 <listen_message_reliably>
 800f366:	f894 00b4 	ldrb.w	r0, [r4, #180]	@ 0xb4
 800f36a:	2800      	cmp	r0, #0
 800f36c:	d0f2      	beq.n	800f354 <uxr_run_session_until_data+0x1c>
 800f36e:	bd70      	pop	{r4, r5, r6, pc}
 800f370:	f894 00b4 	ldrb.w	r0, [r4, #180]	@ 0xb4
 800f374:	bd70      	pop	{r4, r5, r6, pc}
 800f376:	bf00      	nop

0800f378 <uxr_run_session_until_confirm_delivery>:
 800f378:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f37c:	4606      	mov	r6, r0
 800f37e:	460d      	mov	r5, r1
 800f380:	f001 f986 	bl	8010690 <uxr_millis>
 800f384:	4607      	mov	r7, r0
 800f386:	4630      	mov	r0, r6
 800f388:	f7ff fc5e 	bl	800ec48 <uxr_flash_output_streams>
 800f38c:	2d00      	cmp	r5, #0
 800f38e:	db16      	blt.n	800f3be <uxr_run_session_until_confirm_delivery+0x46>
 800f390:	462c      	mov	r4, r5
 800f392:	f106 0808 	add.w	r8, r6, #8
 800f396:	e008      	b.n	800f3aa <uxr_run_session_until_confirm_delivery+0x32>
 800f398:	4621      	mov	r1, r4
 800f39a:	4630      	mov	r0, r6
 800f39c:	f7ff fe78 	bl	800f090 <listen_message_reliably>
 800f3a0:	f001 f976 	bl	8010690 <uxr_millis>
 800f3a4:	1bc1      	subs	r1, r0, r7
 800f3a6:	1a6c      	subs	r4, r5, r1
 800f3a8:	d404      	bmi.n	800f3b4 <uxr_run_session_until_confirm_delivery+0x3c>
 800f3aa:	4640      	mov	r0, r8
 800f3ac:	f001 f914 	bl	80105d8 <uxr_output_streams_confirmed>
 800f3b0:	2800      	cmp	r0, #0
 800f3b2:	d0f1      	beq.n	800f398 <uxr_run_session_until_confirm_delivery+0x20>
 800f3b4:	4640      	mov	r0, r8
 800f3b6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f3ba:	f001 b90d 	b.w	80105d8 <uxr_output_streams_confirmed>
 800f3be:	f106 0808 	add.w	r8, r6, #8
 800f3c2:	e7f7      	b.n	800f3b4 <uxr_run_session_until_confirm_delivery+0x3c>

0800f3c4 <uxr_run_session_until_all_status>:
 800f3c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f3c8:	9c08      	ldr	r4, [sp, #32]
 800f3ca:	4605      	mov	r5, r0
 800f3cc:	460f      	mov	r7, r1
 800f3ce:	4690      	mov	r8, r2
 800f3d0:	461e      	mov	r6, r3
 800f3d2:	f7ff fc39 	bl	800ec48 <uxr_flash_output_streams>
 800f3d6:	b124      	cbz	r4, 800f3e2 <uxr_run_session_until_all_status+0x1e>
 800f3d8:	4622      	mov	r2, r4
 800f3da:	21ff      	movs	r1, #255	@ 0xff
 800f3dc:	4630      	mov	r0, r6
 800f3de:	f004 fda1 	bl	8013f24 <memset>
 800f3e2:	e9c5 861d 	strd	r8, r6, [r5, #116]	@ 0x74
 800f3e6:	67ec      	str	r4, [r5, #124]	@ 0x7c
 800f3e8:	f001 f952 	bl	8010690 <uxr_millis>
 800f3ec:	4639      	mov	r1, r7
 800f3ee:	4681      	mov	r9, r0
 800f3f0:	4628      	mov	r0, r5
 800f3f2:	f7ff fe4d 	bl	800f090 <listen_message_reliably>
 800f3f6:	f001 f94b 	bl	8010690 <uxr_millis>
 800f3fa:	eba0 0109 	sub.w	r1, r0, r9
 800f3fe:	1a79      	subs	r1, r7, r1
 800f400:	b36c      	cbz	r4, 800f45e <uxr_run_session_until_all_status+0x9a>
 800f402:	1e70      	subs	r0, r6, #1
 800f404:	46c6      	mov	lr, r8
 800f406:	1902      	adds	r2, r0, r4
 800f408:	4684      	mov	ip, r0
 800f40a:	f81c 3f01 	ldrb.w	r3, [ip, #1]!
 800f40e:	2bff      	cmp	r3, #255	@ 0xff
 800f410:	d007      	beq.n	800f422 <uxr_run_session_until_all_status+0x5e>
 800f412:	4594      	cmp	ip, r2
 800f414:	d00f      	beq.n	800f436 <uxr_run_session_until_all_status+0x72>
 800f416:	f81c 3f01 	ldrb.w	r3, [ip, #1]!
 800f41a:	2bff      	cmp	r3, #255	@ 0xff
 800f41c:	f10e 0e02 	add.w	lr, lr, #2
 800f420:	d1f7      	bne.n	800f412 <uxr_run_session_until_all_status+0x4e>
 800f422:	4594      	cmp	ip, r2
 800f424:	f8be 3000 	ldrh.w	r3, [lr]
 800f428:	d014      	beq.n	800f454 <uxr_run_session_until_all_status+0x90>
 800f42a:	f10e 0e02 	add.w	lr, lr, #2
 800f42e:	2b00      	cmp	r3, #0
 800f430:	d0eb      	beq.n	800f40a <uxr_run_session_until_all_status+0x46>
 800f432:	2900      	cmp	r1, #0
 800f434:	dcdc      	bgt.n	800f3f0 <uxr_run_session_until_all_status+0x2c>
 800f436:	2300      	movs	r3, #0
 800f438:	67eb      	str	r3, [r5, #124]	@ 0x7c
 800f43a:	e001      	b.n	800f440 <uxr_run_session_until_all_status+0x7c>
 800f43c:	2b01      	cmp	r3, #1
 800f43e:	d812      	bhi.n	800f466 <uxr_run_session_until_all_status+0xa2>
 800f440:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 800f444:	4290      	cmp	r0, r2
 800f446:	d1f9      	bne.n	800f43c <uxr_run_session_until_all_status+0x78>
 800f448:	2b01      	cmp	r3, #1
 800f44a:	bf8c      	ite	hi
 800f44c:	2000      	movhi	r0, #0
 800f44e:	2001      	movls	r0, #1
 800f450:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f454:	2900      	cmp	r1, #0
 800f456:	ddee      	ble.n	800f436 <uxr_run_session_until_all_status+0x72>
 800f458:	2b00      	cmp	r3, #0
 800f45a:	d1c9      	bne.n	800f3f0 <uxr_run_session_until_all_status+0x2c>
 800f45c:	e7eb      	b.n	800f436 <uxr_run_session_until_all_status+0x72>
 800f45e:	67ec      	str	r4, [r5, #124]	@ 0x7c
 800f460:	2001      	movs	r0, #1
 800f462:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f466:	2000      	movs	r0, #0
 800f468:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0800f46c <wait_session_status>:
 800f46c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f470:	4604      	mov	r4, r0
 800f472:	20ff      	movs	r0, #255	@ 0xff
 800f474:	b09f      	sub	sp, #124	@ 0x7c
 800f476:	7160      	strb	r0, [r4, #5]
 800f478:	2b00      	cmp	r3, #0
 800f47a:	f000 80bb 	beq.w	800f5f4 <wait_session_status+0x188>
 800f47e:	4692      	mov	sl, r2
 800f480:	469b      	mov	fp, r3
 800f482:	f04f 0800 	mov.w	r8, #0
 800f486:	9105      	str	r1, [sp, #20]
 800f488:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 800f48a:	9905      	ldr	r1, [sp, #20]
 800f48c:	e9d3 0500 	ldrd	r0, r5, [r3]
 800f490:	4652      	mov	r2, sl
 800f492:	47a8      	blx	r5
 800f494:	f001 f8fc 	bl	8010690 <uxr_millis>
 800f498:	2700      	movs	r7, #0
 800f49a:	4605      	mov	r5, r0
 800f49c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800f4a0:	e009      	b.n	800f4b6 <wait_session_status+0x4a>
 800f4a2:	f001 f8f5 	bl	8010690 <uxr_millis>
 800f4a6:	1b43      	subs	r3, r0, r5
 800f4a8:	f5c3 737a 	rsb	r3, r3, #1000	@ 0x3e8
 800f4ac:	2b00      	cmp	r3, #0
 800f4ae:	7962      	ldrb	r2, [r4, #5]
 800f4b0:	dd3d      	ble.n	800f52e <wait_session_status+0xc2>
 800f4b2:	2aff      	cmp	r2, #255	@ 0xff
 800f4b4:	d13b      	bne.n	800f52e <wait_session_status+0xc2>
 800f4b6:	6f22      	ldr	r2, [r4, #112]	@ 0x70
 800f4b8:	a90a      	add	r1, sp, #40	@ 0x28
 800f4ba:	6896      	ldr	r6, [r2, #8]
 800f4bc:	6810      	ldr	r0, [r2, #0]
 800f4be:	aa0b      	add	r2, sp, #44	@ 0x2c
 800f4c0:	47b0      	blx	r6
 800f4c2:	2800      	cmp	r0, #0
 800f4c4:	d0ed      	beq.n	800f4a2 <wait_session_status+0x36>
 800f4c6:	e9dd 120a 	ldrd	r1, r2, [sp, #40]	@ 0x28
 800f4ca:	a80e      	add	r0, sp, #56	@ 0x38
 800f4cc:	f7f8 ffda 	bl	8008484 <ucdr_init_buffer>
 800f4d0:	f10d 0326 	add.w	r3, sp, #38	@ 0x26
 800f4d4:	aa09      	add	r2, sp, #36	@ 0x24
 800f4d6:	a90e      	add	r1, sp, #56	@ 0x38
 800f4d8:	4620      	mov	r0, r4
 800f4da:	f88d 7024 	strb.w	r7, [sp, #36]	@ 0x24
 800f4de:	f000 fa9b 	bl	800fa18 <uxr_read_session_header>
 800f4e2:	2800      	cmp	r0, #0
 800f4e4:	d0dd      	beq.n	800f4a2 <wait_session_status+0x36>
 800f4e6:	f89d 0024 	ldrb.w	r0, [sp, #36]	@ 0x24
 800f4ea:	2100      	movs	r1, #0
 800f4ec:	f000 ff8a 	bl	8010404 <uxr_stream_id_from_raw>
 800f4f0:	f8bd 3026 	ldrh.w	r3, [sp, #38]	@ 0x26
 800f4f4:	9304      	str	r3, [sp, #16]
 800f4f6:	f3c0 4907 	ubfx	r9, r0, #16, #8
 800f4fa:	b2c3      	uxtb	r3, r0
 800f4fc:	f1b9 0f01 	cmp.w	r9, #1
 800f500:	e9cd 000c 	strd	r0, r0, [sp, #48]	@ 0x30
 800f504:	9303      	str	r3, [sp, #12]
 800f506:	f3c0 2607 	ubfx	r6, r0, #8, #8
 800f50a:	d05d      	beq.n	800f5c8 <wait_session_status+0x15c>
 800f50c:	f1b9 0f02 	cmp.w	r9, #2
 800f510:	d01a      	beq.n	800f548 <wait_session_status+0xdc>
 800f512:	f1b9 0f00 	cmp.w	r9, #0
 800f516:	d1c4      	bne.n	800f4a2 <wait_session_status+0x36>
 800f518:	4649      	mov	r1, r9
 800f51a:	4648      	mov	r0, r9
 800f51c:	f000 ff72 	bl	8010404 <uxr_stream_id_from_raw>
 800f520:	a90e      	add	r1, sp, #56	@ 0x38
 800f522:	4602      	mov	r2, r0
 800f524:	900d      	str	r0, [sp, #52]	@ 0x34
 800f526:	4620      	mov	r0, r4
 800f528:	f7ff fc42 	bl	800edb0 <read_submessage_list>
 800f52c:	e7b9      	b.n	800f4a2 <wait_session_status+0x36>
 800f52e:	f108 0801 	add.w	r8, r8, #1
 800f532:	45c3      	cmp	fp, r8
 800f534:	d001      	beq.n	800f53a <wait_session_status+0xce>
 800f536:	2aff      	cmp	r2, #255	@ 0xff
 800f538:	d0a6      	beq.n	800f488 <wait_session_status+0x1c>
 800f53a:	f1b2 00ff 	subs.w	r0, r2, #255	@ 0xff
 800f53e:	bf18      	it	ne
 800f540:	2001      	movne	r0, #1
 800f542:	b01f      	add	sp, #124	@ 0x7c
 800f544:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f548:	4631      	mov	r1, r6
 800f54a:	f104 0008 	add.w	r0, r4, #8
 800f54e:	f001 f839 	bl	80105c4 <uxr_get_input_reliable_stream>
 800f552:	9006      	str	r0, [sp, #24]
 800f554:	2800      	cmp	r0, #0
 800f556:	d031      	beq.n	800f5bc <wait_session_status+0x150>
 800f558:	aa0e      	add	r2, sp, #56	@ 0x38
 800f55a:	4610      	mov	r0, r2
 800f55c:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 800f55e:	9207      	str	r2, [sp, #28]
 800f560:	f7f8 ffc0 	bl	80084e4 <ucdr_buffer_remaining>
 800f564:	4603      	mov	r3, r0
 800f566:	f10d 0025 	add.w	r0, sp, #37	@ 0x25
 800f56a:	9000      	str	r0, [sp, #0]
 800f56c:	9a07      	ldr	r2, [sp, #28]
 800f56e:	9904      	ldr	r1, [sp, #16]
 800f570:	9806      	ldr	r0, [sp, #24]
 800f572:	f003 fc33 	bl	8012ddc <uxr_receive_reliable_message>
 800f576:	b308      	cbz	r0, 800f5bc <wait_session_status+0x150>
 800f578:	f89d 3025 	ldrb.w	r3, [sp, #37]	@ 0x25
 800f57c:	2b00      	cmp	r3, #0
 800f57e:	d041      	beq.n	800f604 <wait_session_status+0x198>
 800f580:	f8cd 8010 	str.w	r8, [sp, #16]
 800f584:	9507      	str	r5, [sp, #28]
 800f586:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800f58a:	9d06      	ldr	r5, [sp, #24]
 800f58c:	f04f 0902 	mov.w	r9, #2
 800f590:	e00a      	b.n	800f5a8 <wait_session_status+0x13c>
 800f592:	f88d 8034 	strb.w	r8, [sp, #52]	@ 0x34
 800f596:	f88d 6035 	strb.w	r6, [sp, #53]	@ 0x35
 800f59a:	f88d 9036 	strb.w	r9, [sp, #54]	@ 0x36
 800f59e:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800f5a0:	a916      	add	r1, sp, #88	@ 0x58
 800f5a2:	4620      	mov	r0, r4
 800f5a4:	f7ff fc04 	bl	800edb0 <read_submessage_list>
 800f5a8:	2204      	movs	r2, #4
 800f5aa:	a916      	add	r1, sp, #88	@ 0x58
 800f5ac:	4628      	mov	r0, r5
 800f5ae:	f003 fc8f 	bl	8012ed0 <uxr_next_input_reliable_buffer_available>
 800f5b2:	2800      	cmp	r0, #0
 800f5b4:	d1ed      	bne.n	800f592 <wait_session_status+0x126>
 800f5b6:	f8dd 8010 	ldr.w	r8, [sp, #16]
 800f5ba:	9d07      	ldr	r5, [sp, #28]
 800f5bc:	9903      	ldr	r1, [sp, #12]
 800f5be:	4632      	mov	r2, r6
 800f5c0:	4620      	mov	r0, r4
 800f5c2:	f7ff fa9b 	bl	800eafc <write_submessage_acknack.isra.0>
 800f5c6:	e76c      	b.n	800f4a2 <wait_session_status+0x36>
 800f5c8:	4631      	mov	r1, r6
 800f5ca:	f104 0008 	add.w	r0, r4, #8
 800f5ce:	f000 ffef 	bl	80105b0 <uxr_get_input_best_effort_stream>
 800f5d2:	2800      	cmp	r0, #0
 800f5d4:	f43f af65 	beq.w	800f4a2 <wait_session_status+0x36>
 800f5d8:	9904      	ldr	r1, [sp, #16]
 800f5da:	f003 fb6f 	bl	8012cbc <uxr_receive_best_effort_message>
 800f5de:	2800      	cmp	r0, #0
 800f5e0:	f43f af5f 	beq.w	800f4a2 <wait_session_status+0x36>
 800f5e4:	f88d 9036 	strb.w	r9, [sp, #54]	@ 0x36
 800f5e8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800f5ea:	a90e      	add	r1, sp, #56	@ 0x38
 800f5ec:	4620      	mov	r0, r4
 800f5ee:	f7ff fbdf 	bl	800edb0 <read_submessage_list>
 800f5f2:	e756      	b.n	800f4a2 <wait_session_status+0x36>
 800f5f4:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 800f5f6:	e9d3 0400 	ldrd	r0, r4, [r3]
 800f5fa:	47a0      	blx	r4
 800f5fc:	2001      	movs	r0, #1
 800f5fe:	b01f      	add	sp, #124	@ 0x7c
 800f600:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f604:	f88d 9036 	strb.w	r9, [sp, #54]	@ 0x36
 800f608:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800f60a:	a90e      	add	r1, sp, #56	@ 0x38
 800f60c:	4620      	mov	r0, r4
 800f60e:	f7ff fbcf 	bl	800edb0 <read_submessage_list>
 800f612:	e7b5      	b.n	800f580 <wait_session_status+0x114>

0800f614 <uxr_delete_session_retries>:
 800f614:	b530      	push	{r4, r5, lr}
 800f616:	b08f      	sub	sp, #60	@ 0x3c
 800f618:	4604      	mov	r4, r0
 800f61a:	460d      	mov	r5, r1
 800f61c:	f000 fa3a 	bl	800fa94 <uxr_session_header_offset>
 800f620:	2300      	movs	r3, #0
 800f622:	2210      	movs	r2, #16
 800f624:	9000      	str	r0, [sp, #0]
 800f626:	a902      	add	r1, sp, #8
 800f628:	a806      	add	r0, sp, #24
 800f62a:	f7f8 ff19 	bl	8008460 <ucdr_init_buffer_origin_offset>
 800f62e:	a906      	add	r1, sp, #24
 800f630:	4620      	mov	r0, r4
 800f632:	f000 f981 	bl	800f938 <uxr_buffer_delete_session>
 800f636:	2200      	movs	r2, #0
 800f638:	4611      	mov	r1, r2
 800f63a:	9b06      	ldr	r3, [sp, #24]
 800f63c:	4620      	mov	r0, r4
 800f63e:	f000 f9d5 	bl	800f9ec <uxr_stamp_session_header>
 800f642:	a806      	add	r0, sp, #24
 800f644:	f7f8 ff4a 	bl	80084dc <ucdr_buffer_length>
 800f648:	462b      	mov	r3, r5
 800f64a:	4602      	mov	r2, r0
 800f64c:	a902      	add	r1, sp, #8
 800f64e:	4620      	mov	r0, r4
 800f650:	f7ff ff0c 	bl	800f46c <wait_session_status>
 800f654:	b118      	cbz	r0, 800f65e <uxr_delete_session_retries+0x4a>
 800f656:	7960      	ldrb	r0, [r4, #5]
 800f658:	fab0 f080 	clz	r0, r0
 800f65c:	0940      	lsrs	r0, r0, #5
 800f65e:	b00f      	add	sp, #60	@ 0x3c
 800f660:	bd30      	pop	{r4, r5, pc}
 800f662:	bf00      	nop

0800f664 <uxr_create_session>:
 800f664:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f668:	f100 0308 	add.w	r3, r0, #8
 800f66c:	b0ab      	sub	sp, #172	@ 0xac
 800f66e:	4604      	mov	r4, r0
 800f670:	4618      	mov	r0, r3
 800f672:	9303      	str	r3, [sp, #12]
 800f674:	f000 feec 	bl	8010450 <uxr_reset_stream_storage>
 800f678:	4620      	mov	r0, r4
 800f67a:	f000 fa0b 	bl	800fa94 <uxr_session_header_offset>
 800f67e:	2300      	movs	r3, #0
 800f680:	9000      	str	r0, [sp, #0]
 800f682:	221c      	movs	r2, #28
 800f684:	a90b      	add	r1, sp, #44	@ 0x2c
 800f686:	a812      	add	r0, sp, #72	@ 0x48
 800f688:	f7f8 feea 	bl	8008460 <ucdr_init_buffer_origin_offset>
 800f68c:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 800f68e:	8a1a      	ldrh	r2, [r3, #16]
 800f690:	3a04      	subs	r2, #4
 800f692:	b292      	uxth	r2, r2
 800f694:	a912      	add	r1, sp, #72	@ 0x48
 800f696:	4620      	mov	r0, r4
 800f698:	f000 f924 	bl	800f8e4 <uxr_buffer_create_session>
 800f69c:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800f69e:	4620      	mov	r0, r4
 800f6a0:	f000 f990 	bl	800f9c4 <uxr_stamp_create_session_header>
 800f6a4:	a812      	add	r0, sp, #72	@ 0x48
 800f6a6:	f7f8 ff19 	bl	80084dc <ucdr_buffer_length>
 800f6aa:	23ff      	movs	r3, #255	@ 0xff
 800f6ac:	4683      	mov	fp, r0
 800f6ae:	7163      	strb	r3, [r4, #5]
 800f6b0:	f04f 080a 	mov.w	r8, #10
 800f6b4:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 800f6b6:	465a      	mov	r2, fp
 800f6b8:	e9d3 0500 	ldrd	r0, r5, [r3]
 800f6bc:	a90b      	add	r1, sp, #44	@ 0x2c
 800f6be:	47a8      	blx	r5
 800f6c0:	f000 ffe6 	bl	8010690 <uxr_millis>
 800f6c4:	2700      	movs	r7, #0
 800f6c6:	4605      	mov	r5, r0
 800f6c8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800f6cc:	e009      	b.n	800f6e2 <uxr_create_session+0x7e>
 800f6ce:	f000 ffdf 	bl	8010690 <uxr_millis>
 800f6d2:	1b43      	subs	r3, r0, r5
 800f6d4:	f5c3 737a 	rsb	r3, r3, #1000	@ 0x3e8
 800f6d8:	2b00      	cmp	r3, #0
 800f6da:	7962      	ldrb	r2, [r4, #5]
 800f6dc:	dd3d      	ble.n	800f75a <uxr_create_session+0xf6>
 800f6de:	2aff      	cmp	r2, #255	@ 0xff
 800f6e0:	d13b      	bne.n	800f75a <uxr_create_session+0xf6>
 800f6e2:	6f22      	ldr	r2, [r4, #112]	@ 0x70
 800f6e4:	a907      	add	r1, sp, #28
 800f6e6:	6896      	ldr	r6, [r2, #8]
 800f6e8:	6810      	ldr	r0, [r2, #0]
 800f6ea:	aa08      	add	r2, sp, #32
 800f6ec:	47b0      	blx	r6
 800f6ee:	2800      	cmp	r0, #0
 800f6f0:	d0ed      	beq.n	800f6ce <uxr_create_session+0x6a>
 800f6f2:	e9dd 1207 	ldrd	r1, r2, [sp, #28]
 800f6f6:	a81a      	add	r0, sp, #104	@ 0x68
 800f6f8:	f7f8 fec4 	bl	8008484 <ucdr_init_buffer>
 800f6fc:	f10d 031a 	add.w	r3, sp, #26
 800f700:	aa06      	add	r2, sp, #24
 800f702:	a91a      	add	r1, sp, #104	@ 0x68
 800f704:	4620      	mov	r0, r4
 800f706:	f88d 7018 	strb.w	r7, [sp, #24]
 800f70a:	f000 f985 	bl	800fa18 <uxr_read_session_header>
 800f70e:	2800      	cmp	r0, #0
 800f710:	d0dd      	beq.n	800f6ce <uxr_create_session+0x6a>
 800f712:	f89d 0018 	ldrb.w	r0, [sp, #24]
 800f716:	2100      	movs	r1, #0
 800f718:	f000 fe74 	bl	8010404 <uxr_stream_id_from_raw>
 800f71c:	f3c0 4907 	ubfx	r9, r0, #16, #8
 800f720:	f8bd 301a 	ldrh.w	r3, [sp, #26]
 800f724:	9302      	str	r3, [sp, #8]
 800f726:	f1b9 0f01 	cmp.w	r9, #1
 800f72a:	e9cd 0009 	strd	r0, r0, [sp, #36]	@ 0x24
 800f72e:	fa5f fa80 	uxtb.w	sl, r0
 800f732:	f3c0 2607 	ubfx	r6, r0, #8, #8
 800f736:	d056      	beq.n	800f7e6 <uxr_create_session+0x182>
 800f738:	f1b9 0f02 	cmp.w	r9, #2
 800f73c:	d018      	beq.n	800f770 <uxr_create_session+0x10c>
 800f73e:	f1b9 0f00 	cmp.w	r9, #0
 800f742:	d1c4      	bne.n	800f6ce <uxr_create_session+0x6a>
 800f744:	4649      	mov	r1, r9
 800f746:	4648      	mov	r0, r9
 800f748:	f000 fe5c 	bl	8010404 <uxr_stream_id_from_raw>
 800f74c:	a91a      	add	r1, sp, #104	@ 0x68
 800f74e:	4602      	mov	r2, r0
 800f750:	900a      	str	r0, [sp, #40]	@ 0x28
 800f752:	4620      	mov	r0, r4
 800f754:	f7ff fb2c 	bl	800edb0 <read_submessage_list>
 800f758:	e7b9      	b.n	800f6ce <uxr_create_session+0x6a>
 800f75a:	f1b8 0801 	subs.w	r8, r8, #1
 800f75e:	d001      	beq.n	800f764 <uxr_create_session+0x100>
 800f760:	2aff      	cmp	r2, #255	@ 0xff
 800f762:	d0a7      	beq.n	800f6b4 <uxr_create_session+0x50>
 800f764:	2a00      	cmp	r2, #0
 800f766:	d05b      	beq.n	800f820 <uxr_create_session+0x1bc>
 800f768:	2000      	movs	r0, #0
 800f76a:	b02b      	add	sp, #172	@ 0xac
 800f76c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f770:	9803      	ldr	r0, [sp, #12]
 800f772:	4631      	mov	r1, r6
 800f774:	f000 ff26 	bl	80105c4 <uxr_get_input_reliable_stream>
 800f778:	9004      	str	r0, [sp, #16]
 800f77a:	b370      	cbz	r0, 800f7da <uxr_create_session+0x176>
 800f77c:	aa1a      	add	r2, sp, #104	@ 0x68
 800f77e:	4610      	mov	r0, r2
 800f780:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800f782:	9205      	str	r2, [sp, #20]
 800f784:	f7f8 feae 	bl	80084e4 <ucdr_buffer_remaining>
 800f788:	4603      	mov	r3, r0
 800f78a:	f10d 0019 	add.w	r0, sp, #25
 800f78e:	9000      	str	r0, [sp, #0]
 800f790:	9a05      	ldr	r2, [sp, #20]
 800f792:	9902      	ldr	r1, [sp, #8]
 800f794:	9804      	ldr	r0, [sp, #16]
 800f796:	f003 fb21 	bl	8012ddc <uxr_receive_reliable_message>
 800f79a:	b1f0      	cbz	r0, 800f7da <uxr_create_session+0x176>
 800f79c:	f89d 3019 	ldrb.w	r3, [sp, #25]
 800f7a0:	2b00      	cmp	r3, #0
 800f7a2:	d035      	beq.n	800f810 <uxr_create_session+0x1ac>
 800f7a4:	f8cd b008 	str.w	fp, [sp, #8]
 800f7a8:	f04f 0902 	mov.w	r9, #2
 800f7ac:	f8dd b010 	ldr.w	fp, [sp, #16]
 800f7b0:	e00a      	b.n	800f7c8 <uxr_create_session+0x164>
 800f7b2:	f88d a028 	strb.w	sl, [sp, #40]	@ 0x28
 800f7b6:	f88d 6029 	strb.w	r6, [sp, #41]	@ 0x29
 800f7ba:	f88d 902a 	strb.w	r9, [sp, #42]	@ 0x2a
 800f7be:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800f7c0:	a922      	add	r1, sp, #136	@ 0x88
 800f7c2:	4620      	mov	r0, r4
 800f7c4:	f7ff faf4 	bl	800edb0 <read_submessage_list>
 800f7c8:	2204      	movs	r2, #4
 800f7ca:	a922      	add	r1, sp, #136	@ 0x88
 800f7cc:	4658      	mov	r0, fp
 800f7ce:	f003 fb7f 	bl	8012ed0 <uxr_next_input_reliable_buffer_available>
 800f7d2:	2800      	cmp	r0, #0
 800f7d4:	d1ed      	bne.n	800f7b2 <uxr_create_session+0x14e>
 800f7d6:	f8dd b008 	ldr.w	fp, [sp, #8]
 800f7da:	4632      	mov	r2, r6
 800f7dc:	4651      	mov	r1, sl
 800f7de:	4620      	mov	r0, r4
 800f7e0:	f7ff f98c 	bl	800eafc <write_submessage_acknack.isra.0>
 800f7e4:	e773      	b.n	800f6ce <uxr_create_session+0x6a>
 800f7e6:	9803      	ldr	r0, [sp, #12]
 800f7e8:	4631      	mov	r1, r6
 800f7ea:	f000 fee1 	bl	80105b0 <uxr_get_input_best_effort_stream>
 800f7ee:	2800      	cmp	r0, #0
 800f7f0:	f43f af6d 	beq.w	800f6ce <uxr_create_session+0x6a>
 800f7f4:	9902      	ldr	r1, [sp, #8]
 800f7f6:	f003 fa61 	bl	8012cbc <uxr_receive_best_effort_message>
 800f7fa:	2800      	cmp	r0, #0
 800f7fc:	f43f af67 	beq.w	800f6ce <uxr_create_session+0x6a>
 800f800:	f88d 902a 	strb.w	r9, [sp, #42]	@ 0x2a
 800f804:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800f806:	a91a      	add	r1, sp, #104	@ 0x68
 800f808:	4620      	mov	r0, r4
 800f80a:	f7ff fad1 	bl	800edb0 <read_submessage_list>
 800f80e:	e75e      	b.n	800f6ce <uxr_create_session+0x6a>
 800f810:	f88d 902a 	strb.w	r9, [sp, #42]	@ 0x2a
 800f814:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800f816:	a91a      	add	r1, sp, #104	@ 0x68
 800f818:	4620      	mov	r0, r4
 800f81a:	f7ff fac9 	bl	800edb0 <read_submessage_list>
 800f81e:	e7c1      	b.n	800f7a4 <uxr_create_session+0x140>
 800f820:	9803      	ldr	r0, [sp, #12]
 800f822:	f000 fe15 	bl	8010450 <uxr_reset_stream_storage>
 800f826:	2001      	movs	r0, #1
 800f828:	b02b      	add	sp, #172	@ 0xac
 800f82a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f82e:	bf00      	nop

0800f830 <uxr_prepare_stream_to_write_submessage>:
 800f830:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f834:	b082      	sub	sp, #8
 800f836:	4606      	mov	r6, r0
 800f838:	4610      	mov	r0, r2
 800f83a:	4614      	mov	r4, r2
 800f83c:	9101      	str	r1, [sp, #4]
 800f83e:	461f      	mov	r7, r3
 800f840:	f3c1 2507 	ubfx	r5, r1, #8, #8
 800f844:	f89d 8028 	ldrb.w	r8, [sp, #40]	@ 0x28
 800f848:	f89d 902c 	ldrb.w	r9, [sp, #44]	@ 0x2c
 800f84c:	f000 ff1a 	bl	8010684 <uxr_submessage_padding>
 800f850:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800f854:	1d21      	adds	r1, r4, #4
 800f856:	2b01      	cmp	r3, #1
 800f858:	eb01 0a00 	add.w	sl, r1, r0
 800f85c:	d012      	beq.n	800f884 <uxr_prepare_stream_to_write_submessage+0x54>
 800f85e:	2b02      	cmp	r3, #2
 800f860:	d003      	beq.n	800f86a <uxr_prepare_stream_to_write_submessage+0x3a>
 800f862:	2000      	movs	r0, #0
 800f864:	b002      	add	sp, #8
 800f866:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f86a:	4629      	mov	r1, r5
 800f86c:	f106 0008 	add.w	r0, r6, #8
 800f870:	f000 fe94 	bl	801059c <uxr_get_output_reliable_stream>
 800f874:	2800      	cmp	r0, #0
 800f876:	d0f4      	beq.n	800f862 <uxr_prepare_stream_to_write_submessage+0x32>
 800f878:	4651      	mov	r1, sl
 800f87a:	463a      	mov	r2, r7
 800f87c:	f003 fcde 	bl	801323c <uxr_prepare_reliable_buffer_to_write>
 800f880:	b968      	cbnz	r0, 800f89e <uxr_prepare_stream_to_write_submessage+0x6e>
 800f882:	e7ee      	b.n	800f862 <uxr_prepare_stream_to_write_submessage+0x32>
 800f884:	4629      	mov	r1, r5
 800f886:	f106 0008 	add.w	r0, r6, #8
 800f88a:	f000 fe7f 	bl	801058c <uxr_get_output_best_effort_stream>
 800f88e:	2800      	cmp	r0, #0
 800f890:	d0e7      	beq.n	800f862 <uxr_prepare_stream_to_write_submessage+0x32>
 800f892:	4651      	mov	r1, sl
 800f894:	463a      	mov	r2, r7
 800f896:	f003 fc03 	bl	80130a0 <uxr_prepare_best_effort_buffer_to_write>
 800f89a:	2800      	cmp	r0, #0
 800f89c:	d0e1      	beq.n	800f862 <uxr_prepare_stream_to_write_submessage+0x32>
 800f89e:	464b      	mov	r3, r9
 800f8a0:	b2a2      	uxth	r2, r4
 800f8a2:	4641      	mov	r1, r8
 800f8a4:	4638      	mov	r0, r7
 800f8a6:	f000 fead 	bl	8010604 <uxr_buffer_submessage_header>
 800f8aa:	2001      	movs	r0, #1
 800f8ac:	b002      	add	sp, #8
 800f8ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f8b2:	bf00      	nop

0800f8b4 <uxr_init_session_info>:
 800f8b4:	2300      	movs	r3, #0
 800f8b6:	f361 0307 	bfi	r3, r1, #0, #8
 800f8ba:	0e11      	lsrs	r1, r2, #24
 800f8bc:	f361 230f 	bfi	r3, r1, #8, #8
 800f8c0:	f3c2 4107 	ubfx	r1, r2, #16, #8
 800f8c4:	f361 4317 	bfi	r3, r1, #16, #8
 800f8c8:	f3c2 2107 	ubfx	r1, r2, #8, #8
 800f8cc:	f361 631f 	bfi	r3, r1, #24, #8
 800f8d0:	f04f 0c09 	mov.w	ip, #9
 800f8d4:	21ff      	movs	r1, #255	@ 0xff
 800f8d6:	6003      	str	r3, [r0, #0]
 800f8d8:	7102      	strb	r2, [r0, #4]
 800f8da:	f8a0 c006 	strh.w	ip, [r0, #6]
 800f8de:	7141      	strb	r1, [r0, #5]
 800f8e0:	4770      	bx	lr
 800f8e2:	bf00      	nop

0800f8e4 <uxr_buffer_create_session>:
 800f8e4:	b530      	push	{r4, r5, lr}
 800f8e6:	4d13      	ldr	r5, [pc, #76]	@ (800f934 <uxr_buffer_create_session+0x50>)
 800f8e8:	b089      	sub	sp, #36	@ 0x24
 800f8ea:	2300      	movs	r3, #0
 800f8ec:	9307      	str	r3, [sp, #28]
 800f8ee:	f8ad 201c 	strh.w	r2, [sp, #28]
 800f8f2:	682a      	ldr	r2, [r5, #0]
 800f8f4:	9200      	str	r2, [sp, #0]
 800f8f6:	460c      	mov	r4, r1
 800f8f8:	2201      	movs	r2, #1
 800f8fa:	88a9      	ldrh	r1, [r5, #4]
 800f8fc:	9301      	str	r3, [sp, #4]
 800f8fe:	80c2      	strh	r2, [r0, #6]
 800f900:	f8ad 1006 	strh.w	r1, [sp, #6]
 800f904:	f8d0 1001 	ldr.w	r1, [r0, #1]
 800f908:	7800      	ldrb	r0, [r0, #0]
 800f90a:	9303      	str	r3, [sp, #12]
 800f90c:	f88d 2004 	strb.w	r2, [sp, #4]
 800f910:	9102      	str	r1, [sp, #8]
 800f912:	2210      	movs	r2, #16
 800f914:	4619      	mov	r1, r3
 800f916:	f88d 000c 	strb.w	r0, [sp, #12]
 800f91a:	4620      	mov	r0, r4
 800f91c:	e9cd 3304 	strd	r3, r3, [sp, #16]
 800f920:	9306      	str	r3, [sp, #24]
 800f922:	f000 fe6f 	bl	8010604 <uxr_buffer_submessage_header>
 800f926:	4669      	mov	r1, sp
 800f928:	4620      	mov	r0, r4
 800f92a:	f001 fdb1 	bl	8011490 <uxr_serialize_CREATE_CLIENT_Payload>
 800f92e:	b009      	add	sp, #36	@ 0x24
 800f930:	bd30      	pop	{r4, r5, pc}
 800f932:	bf00      	nop
 800f934:	08014f10 	.word	0x08014f10

0800f938 <uxr_buffer_delete_session>:
 800f938:	b510      	push	{r4, lr}
 800f93a:	4a0c      	ldr	r2, [pc, #48]	@ (800f96c <uxr_buffer_delete_session+0x34>)
 800f93c:	b082      	sub	sp, #8
 800f93e:	460c      	mov	r4, r1
 800f940:	2302      	movs	r3, #2
 800f942:	8911      	ldrh	r1, [r2, #8]
 800f944:	80c3      	strh	r3, [r0, #6]
 800f946:	f44f 7c00 	mov.w	ip, #512	@ 0x200
 800f94a:	2300      	movs	r3, #0
 800f94c:	2204      	movs	r2, #4
 800f94e:	f8ad 1006 	strh.w	r1, [sp, #6]
 800f952:	4620      	mov	r0, r4
 800f954:	2103      	movs	r1, #3
 800f956:	f8ad c004 	strh.w	ip, [sp, #4]
 800f95a:	f000 fe53 	bl	8010604 <uxr_buffer_submessage_header>
 800f95e:	a901      	add	r1, sp, #4
 800f960:	4620      	mov	r0, r4
 800f962:	f001 fe39 	bl	80115d8 <uxr_serialize_DELETE_Payload>
 800f966:	b002      	add	sp, #8
 800f968:	bd10      	pop	{r4, pc}
 800f96a:	bf00      	nop
 800f96c:	08014f10 	.word	0x08014f10

0800f970 <uxr_read_create_session_status>:
 800f970:	b510      	push	{r4, lr}
 800f972:	460b      	mov	r3, r1
 800f974:	b088      	sub	sp, #32
 800f976:	4604      	mov	r4, r0
 800f978:	a901      	add	r1, sp, #4
 800f97a:	4618      	mov	r0, r3
 800f97c:	f001 fe3c 	bl	80115f8 <uxr_deserialize_STATUS_AGENT_Payload>
 800f980:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800f984:	7163      	strb	r3, [r4, #5]
 800f986:	b008      	add	sp, #32
 800f988:	bd10      	pop	{r4, pc}
 800f98a:	bf00      	nop

0800f98c <uxr_read_delete_session_status>:
 800f98c:	b510      	push	{r4, lr}
 800f98e:	460b      	mov	r3, r1
 800f990:	b082      	sub	sp, #8
 800f992:	4604      	mov	r4, r0
 800f994:	4669      	mov	r1, sp
 800f996:	4618      	mov	r0, r3
 800f998:	f001 fe5e 	bl	8011658 <uxr_deserialize_STATUS_Payload>
 800f99c:	88e3      	ldrh	r3, [r4, #6]
 800f99e:	2b02      	cmp	r3, #2
 800f9a0:	d001      	beq.n	800f9a6 <uxr_read_delete_session_status+0x1a>
 800f9a2:	b002      	add	sp, #8
 800f9a4:	bd10      	pop	{r4, pc}
 800f9a6:	f10d 0002 	add.w	r0, sp, #2
 800f9aa:	f7fe fef9 	bl	800e7a0 <uxr_object_id_from_raw>
 800f9ae:	f8bd 3000 	ldrh.w	r3, [sp]
 800f9b2:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800f9b6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f9ba:	bf08      	it	eq
 800f9bc:	7162      	strbeq	r2, [r4, #5]
 800f9be:	b002      	add	sp, #8
 800f9c0:	bd10      	pop	{r4, pc}
 800f9c2:	bf00      	nop

0800f9c4 <uxr_stamp_create_session_header>:
 800f9c4:	b510      	push	{r4, lr}
 800f9c6:	2208      	movs	r2, #8
 800f9c8:	b08a      	sub	sp, #40	@ 0x28
 800f9ca:	4604      	mov	r4, r0
 800f9cc:	eb0d 0002 	add.w	r0, sp, r2
 800f9d0:	f7f8 fd58 	bl	8008484 <ucdr_init_buffer>
 800f9d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f9d8:	9400      	str	r4, [sp, #0]
 800f9da:	2300      	movs	r3, #0
 800f9dc:	461a      	mov	r2, r3
 800f9de:	a802      	add	r0, sp, #8
 800f9e0:	f001 0180 	and.w	r1, r1, #128	@ 0x80
 800f9e4:	f001 f80c 	bl	8010a00 <uxr_serialize_message_header>
 800f9e8:	b00a      	add	sp, #40	@ 0x28
 800f9ea:	bd10      	pop	{r4, pc}

0800f9ec <uxr_stamp_session_header>:
 800f9ec:	b570      	push	{r4, r5, r6, lr}
 800f9ee:	4604      	mov	r4, r0
 800f9f0:	b08a      	sub	sp, #40	@ 0x28
 800f9f2:	4616      	mov	r6, r2
 800f9f4:	2208      	movs	r2, #8
 800f9f6:	eb0d 0002 	add.w	r0, sp, r2
 800f9fa:	460d      	mov	r5, r1
 800f9fc:	4619      	mov	r1, r3
 800f9fe:	f7f8 fd41 	bl	8008484 <ucdr_init_buffer>
 800fa02:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fa06:	9400      	str	r4, [sp, #0]
 800fa08:	4633      	mov	r3, r6
 800fa0a:	462a      	mov	r2, r5
 800fa0c:	a802      	add	r0, sp, #8
 800fa0e:	f000 fff7 	bl	8010a00 <uxr_serialize_message_header>
 800fa12:	b00a      	add	sp, #40	@ 0x28
 800fa14:	bd70      	pop	{r4, r5, r6, pc}
 800fa16:	bf00      	nop

0800fa18 <uxr_read_session_header>:
 800fa18:	b5f0      	push	{r4, r5, r6, r7, lr}
 800fa1a:	4607      	mov	r7, r0
 800fa1c:	b085      	sub	sp, #20
 800fa1e:	4608      	mov	r0, r1
 800fa20:	460c      	mov	r4, r1
 800fa22:	4615      	mov	r5, r2
 800fa24:	461e      	mov	r6, r3
 800fa26:	f7f8 fd5d 	bl	80084e4 <ucdr_buffer_remaining>
 800fa2a:	2808      	cmp	r0, #8
 800fa2c:	d802      	bhi.n	800fa34 <uxr_read_session_header+0x1c>
 800fa2e:	2000      	movs	r0, #0
 800fa30:	b005      	add	sp, #20
 800fa32:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fa34:	ab03      	add	r3, sp, #12
 800fa36:	9300      	str	r3, [sp, #0]
 800fa38:	462a      	mov	r2, r5
 800fa3a:	4633      	mov	r3, r6
 800fa3c:	f10d 010b 	add.w	r1, sp, #11
 800fa40:	4620      	mov	r0, r4
 800fa42:	f000 fffb 	bl	8010a3c <uxr_deserialize_message_header>
 800fa46:	783a      	ldrb	r2, [r7, #0]
 800fa48:	f89d 300b 	ldrb.w	r3, [sp, #11]
 800fa4c:	4293      	cmp	r3, r2
 800fa4e:	d1ee      	bne.n	800fa2e <uxr_read_session_header+0x16>
 800fa50:	061b      	lsls	r3, r3, #24
 800fa52:	d41c      	bmi.n	800fa8e <uxr_read_session_header+0x76>
 800fa54:	f89d 200c 	ldrb.w	r2, [sp, #12]
 800fa58:	787b      	ldrb	r3, [r7, #1]
 800fa5a:	429a      	cmp	r2, r3
 800fa5c:	d003      	beq.n	800fa66 <uxr_read_session_header+0x4e>
 800fa5e:	2001      	movs	r0, #1
 800fa60:	f080 0001 	eor.w	r0, r0, #1
 800fa64:	e7e4      	b.n	800fa30 <uxr_read_session_header+0x18>
 800fa66:	f89d 200d 	ldrb.w	r2, [sp, #13]
 800fa6a:	78bb      	ldrb	r3, [r7, #2]
 800fa6c:	429a      	cmp	r2, r3
 800fa6e:	f107 0102 	add.w	r1, r7, #2
 800fa72:	d1f4      	bne.n	800fa5e <uxr_read_session_header+0x46>
 800fa74:	f89d 200e 	ldrb.w	r2, [sp, #14]
 800fa78:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800fa7c:	429a      	cmp	r2, r3
 800fa7e:	d1ee      	bne.n	800fa5e <uxr_read_session_header+0x46>
 800fa80:	f89d 200f 	ldrb.w	r2, [sp, #15]
 800fa84:	784b      	ldrb	r3, [r1, #1]
 800fa86:	429a      	cmp	r2, r3
 800fa88:	d1e9      	bne.n	800fa5e <uxr_read_session_header+0x46>
 800fa8a:	2000      	movs	r0, #0
 800fa8c:	e7e8      	b.n	800fa60 <uxr_read_session_header+0x48>
 800fa8e:	2001      	movs	r0, #1
 800fa90:	e7ce      	b.n	800fa30 <uxr_read_session_header+0x18>
 800fa92:	bf00      	nop

0800fa94 <uxr_session_header_offset>:
 800fa94:	f990 3000 	ldrsb.w	r3, [r0]
 800fa98:	2b00      	cmp	r3, #0
 800fa9a:	bfb4      	ite	lt
 800fa9c:	2004      	movlt	r0, #4
 800fa9e:	2008      	movge	r0, #8
 800faa0:	4770      	bx	lr
 800faa2:	bf00      	nop

0800faa4 <uxr_init_base_object_request>:
 800faa4:	b510      	push	{r4, lr}
 800faa6:	88c3      	ldrh	r3, [r0, #6]
 800faa8:	b082      	sub	sp, #8
 800faaa:	f64f 74f4 	movw	r4, #65524	@ 0xfff4
 800faae:	9101      	str	r1, [sp, #4]
 800fab0:	f1a3 010a 	sub.w	r1, r3, #10
 800fab4:	b289      	uxth	r1, r1
 800fab6:	42a1      	cmp	r1, r4
 800fab8:	d80e      	bhi.n	800fad8 <uxr_init_base_object_request+0x34>
 800faba:	3301      	adds	r3, #1
 800fabc:	b29c      	uxth	r4, r3
 800fabe:	f3c3 2107 	ubfx	r1, r3, #8, #8
 800fac2:	b2db      	uxtb	r3, r3
 800fac4:	80c4      	strh	r4, [r0, #6]
 800fac6:	9801      	ldr	r0, [sp, #4]
 800fac8:	7011      	strb	r1, [r2, #0]
 800faca:	7053      	strb	r3, [r2, #1]
 800facc:	1c91      	adds	r1, r2, #2
 800face:	f7fe fe7b 	bl	800e7c8 <uxr_object_id_to_raw>
 800fad2:	4620      	mov	r0, r4
 800fad4:	b002      	add	sp, #8
 800fad6:	bd10      	pop	{r4, pc}
 800fad8:	230a      	movs	r3, #10
 800fada:	2100      	movs	r1, #0
 800fadc:	461c      	mov	r4, r3
 800fade:	e7f1      	b.n	800fac4 <uxr_init_base_object_request+0x20>

0800fae0 <uxr_parse_base_object_request>:
 800fae0:	b570      	push	{r4, r5, r6, lr}
 800fae2:	4604      	mov	r4, r0
 800fae4:	3002      	adds	r0, #2
 800fae6:	460d      	mov	r5, r1
 800fae8:	4616      	mov	r6, r2
 800faea:	f7fe fe59 	bl	800e7a0 <uxr_object_id_from_raw>
 800faee:	f3c0 430f 	ubfx	r3, r0, #16, #16
 800faf2:	8028      	strh	r0, [r5, #0]
 800faf4:	806b      	strh	r3, [r5, #2]
 800faf6:	8823      	ldrh	r3, [r4, #0]
 800faf8:	ba5b      	rev16	r3, r3
 800fafa:	8033      	strh	r3, [r6, #0]
 800fafc:	bd70      	pop	{r4, r5, r6, pc}
 800fafe:	bf00      	nop

0800fb00 <uxr_init_framing_io>:
 800fb00:	2300      	movs	r3, #0
 800fb02:	7041      	strb	r1, [r0, #1]
 800fb04:	7003      	strb	r3, [r0, #0]
 800fb06:	8583      	strh	r3, [r0, #44]	@ 0x2c
 800fb08:	4770      	bx	lr
 800fb0a:	bf00      	nop

0800fb0c <uxr_write_framed_msg>:
 800fb0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fb10:	f890 c001 	ldrb.w	ip, [r0, #1]
 800fb14:	4617      	mov	r7, r2
 800fb16:	227e      	movs	r2, #126	@ 0x7e
 800fb18:	b085      	sub	sp, #20
 800fb1a:	f880 2038 	strb.w	r2, [r0, #56]	@ 0x38
 800fb1e:	f1ac 027d 	sub.w	r2, ip, #125	@ 0x7d
 800fb22:	2a01      	cmp	r2, #1
 800fb24:	f8dd b038 	ldr.w	fp, [sp, #56]	@ 0x38
 800fb28:	f89d 503c 	ldrb.w	r5, [sp, #60]	@ 0x3c
 800fb2c:	f8dd 8040 	ldr.w	r8, [sp, #64]	@ 0x40
 800fb30:	4604      	mov	r4, r0
 800fb32:	460e      	mov	r6, r1
 800fb34:	469a      	mov	sl, r3
 800fb36:	f240 812e 	bls.w	800fd96 <uxr_write_framed_msg+0x28a>
 800fb3a:	2003      	movs	r0, #3
 800fb3c:	2102      	movs	r1, #2
 800fb3e:	f04f 0905 	mov.w	r9, #5
 800fb42:	2204      	movs	r2, #4
 800fb44:	4686      	mov	lr, r0
 800fb46:	460b      	mov	r3, r1
 800fb48:	f884 c039 	strb.w	ip, [r4, #57]	@ 0x39
 800fb4c:	f1a5 0c7d 	sub.w	ip, r5, #125	@ 0x7d
 800fb50:	f1bc 0f01 	cmp.w	ip, #1
 800fb54:	f884 3062 	strb.w	r3, [r4, #98]	@ 0x62
 800fb58:	4421      	add	r1, r4
 800fb5a:	f240 8110 	bls.w	800fd7e <uxr_write_framed_msg+0x272>
 800fb5e:	f881 5038 	strb.w	r5, [r1, #56]	@ 0x38
 800fb62:	fa5f fc8b 	uxtb.w	ip, fp
 800fb66:	f3cb 2107 	ubfx	r1, fp, #8, #8
 800fb6a:	f1ac 0e7d 	sub.w	lr, ip, #125	@ 0x7d
 800fb6e:	f1a1 057d 	sub.w	r5, r1, #125	@ 0x7d
 800fb72:	f1be 0f01 	cmp.w	lr, #1
 800fb76:	f884 0062 	strb.w	r0, [r4, #98]	@ 0x62
 800fb7a:	b2ed      	uxtb	r5, r5
 800fb7c:	d94c      	bls.n	800fc18 <uxr_write_framed_msg+0x10c>
 800fb7e:	4420      	add	r0, r4
 800fb80:	2d01      	cmp	r5, #1
 800fb82:	f880 c038 	strb.w	ip, [r0, #56]	@ 0x38
 800fb86:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 800fb8a:	d95d      	bls.n	800fc48 <uxr_write_framed_msg+0x13c>
 800fb8c:	18a0      	adds	r0, r4, r2
 800fb8e:	3201      	adds	r2, #1
 800fb90:	b2d2      	uxtb	r2, r2
 800fb92:	f880 1038 	strb.w	r1, [r0, #56]	@ 0x38
 800fb96:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 800fb9a:	f1bb 0f00 	cmp.w	fp, #0
 800fb9e:	f000 8108 	beq.w	800fdb2 <uxr_write_framed_msg+0x2a6>
 800fba2:	f04f 0c00 	mov.w	ip, #0
 800fba6:	4661      	mov	r1, ip
 800fba8:	46de      	mov	lr, fp
 800fbaa:	46e3      	mov	fp, ip
 800fbac:	46d4      	mov	ip, sl
 800fbae:	468a      	mov	sl, r1
 800fbb0:	f8df 9208 	ldr.w	r9, [pc, #520]	@ 800fdbc <uxr_write_framed_msg+0x2b0>
 800fbb4:	f81c 300a 	ldrb.w	r3, [ip, sl]
 800fbb8:	f1a3 017d 	sub.w	r1, r3, #125	@ 0x7d
 800fbbc:	2901      	cmp	r1, #1
 800fbbe:	d91b      	bls.n	800fbf8 <uxr_write_framed_msg+0xec>
 800fbc0:	2a29      	cmp	r2, #41	@ 0x29
 800fbc2:	d84e      	bhi.n	800fc62 <uxr_write_framed_msg+0x156>
 800fbc4:	18a1      	adds	r1, r4, r2
 800fbc6:	3201      	adds	r2, #1
 800fbc8:	f881 3038 	strb.w	r3, [r1, #56]	@ 0x38
 800fbcc:	b2d2      	uxtb	r2, r2
 800fbce:	ea8b 0303 	eor.w	r3, fp, r3
 800fbd2:	b2db      	uxtb	r3, r3
 800fbd4:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 800fbd8:	f839 3013 	ldrh.w	r3, [r9, r3, lsl #1]
 800fbdc:	f10a 0a01 	add.w	sl, sl, #1
 800fbe0:	ea83 2b1b 	eor.w	fp, r3, fp, lsr #8
 800fbe4:	45d6      	cmp	lr, sl
 800fbe6:	d95a      	bls.n	800fc9e <uxr_write_framed_msg+0x192>
 800fbe8:	f81c 300a 	ldrb.w	r3, [ip, sl]
 800fbec:	f894 2062 	ldrb.w	r2, [r4, #98]	@ 0x62
 800fbf0:	f1a3 017d 	sub.w	r1, r3, #125	@ 0x7d
 800fbf4:	2901      	cmp	r1, #1
 800fbf6:	d8e3      	bhi.n	800fbc0 <uxr_write_framed_msg+0xb4>
 800fbf8:	1c51      	adds	r1, r2, #1
 800fbfa:	b2c9      	uxtb	r1, r1
 800fbfc:	2929      	cmp	r1, #41	@ 0x29
 800fbfe:	d830      	bhi.n	800fc62 <uxr_write_framed_msg+0x156>
 800fc00:	18a1      	adds	r1, r4, r2
 800fc02:	f04f 007d 	mov.w	r0, #125	@ 0x7d
 800fc06:	3202      	adds	r2, #2
 800fc08:	f881 0038 	strb.w	r0, [r1, #56]	@ 0x38
 800fc0c:	f083 0020 	eor.w	r0, r3, #32
 800fc10:	b2d2      	uxtb	r2, r2
 800fc12:	f881 0039 	strb.w	r0, [r1, #57]	@ 0x39
 800fc16:	e7da      	b.n	800fbce <uxr_write_framed_msg+0xc2>
 800fc18:	eb04 0e00 	add.w	lr, r4, r0
 800fc1c:	f08c 0c20 	eor.w	ip, ip, #32
 800fc20:	1c82      	adds	r2, r0, #2
 800fc22:	f88e c039 	strb.w	ip, [lr, #57]	@ 0x39
 800fc26:	b2d2      	uxtb	r2, r2
 800fc28:	f04f 0c7d 	mov.w	ip, #125	@ 0x7d
 800fc2c:	2d01      	cmp	r5, #1
 800fc2e:	f88e c038 	strb.w	ip, [lr, #56]	@ 0x38
 800fc32:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 800fc36:	d907      	bls.n	800fc48 <uxr_write_framed_msg+0x13c>
 800fc38:	4422      	add	r2, r4
 800fc3a:	3003      	adds	r0, #3
 800fc3c:	f882 1038 	strb.w	r1, [r2, #56]	@ 0x38
 800fc40:	b2c2      	uxtb	r2, r0
 800fc42:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 800fc46:	e7ac      	b.n	800fba2 <uxr_write_framed_msg+0x96>
 800fc48:	18a0      	adds	r0, r4, r2
 800fc4a:	f081 0120 	eor.w	r1, r1, #32
 800fc4e:	3202      	adds	r2, #2
 800fc50:	f880 1039 	strb.w	r1, [r0, #57]	@ 0x39
 800fc54:	b2d2      	uxtb	r2, r2
 800fc56:	217d      	movs	r1, #125	@ 0x7d
 800fc58:	f880 1038 	strb.w	r1, [r0, #56]	@ 0x38
 800fc5c:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 800fc60:	e79f      	b.n	800fba2 <uxr_write_framed_msg+0x96>
 800fc62:	e9cd ba00 	strd	fp, sl, [sp]
 800fc66:	2500      	movs	r5, #0
 800fc68:	46e2      	mov	sl, ip
 800fc6a:	46f3      	mov	fp, lr
 800fc6c:	e000      	b.n	800fc70 <uxr_write_framed_msg+0x164>
 800fc6e:	b190      	cbz	r0, 800fc96 <uxr_write_framed_msg+0x18a>
 800fc70:	f105 0138 	add.w	r1, r5, #56	@ 0x38
 800fc74:	1b52      	subs	r2, r2, r5
 800fc76:	4643      	mov	r3, r8
 800fc78:	4421      	add	r1, r4
 800fc7a:	4638      	mov	r0, r7
 800fc7c:	47b0      	blx	r6
 800fc7e:	f894 2062 	ldrb.w	r2, [r4, #98]	@ 0x62
 800fc82:	4405      	add	r5, r0
 800fc84:	4295      	cmp	r5, r2
 800fc86:	d3f2      	bcc.n	800fc6e <uxr_write_framed_msg+0x162>
 800fc88:	46d4      	mov	ip, sl
 800fc8a:	46de      	mov	lr, fp
 800fc8c:	f8dd a004 	ldr.w	sl, [sp, #4]
 800fc90:	f8dd b000 	ldr.w	fp, [sp]
 800fc94:	d06f      	beq.n	800fd76 <uxr_write_framed_msg+0x26a>
 800fc96:	2000      	movs	r0, #0
 800fc98:	b005      	add	sp, #20
 800fc9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fc9e:	46dc      	mov	ip, fp
 800fca0:	f894 2062 	ldrb.w	r2, [r4, #98]	@ 0x62
 800fca4:	f8ad c00c 	strh.w	ip, [sp, #12]
 800fca8:	46f3      	mov	fp, lr
 800fcaa:	fa5f fc8c 	uxtb.w	ip, ip
 800fcae:	f1ac 037d 	sub.w	r3, ip, #125	@ 0x7d
 800fcb2:	2b01      	cmp	r3, #1
 800fcb4:	f04f 0900 	mov.w	r9, #0
 800fcb8:	f04f 0a7d 	mov.w	sl, #125	@ 0x7d
 800fcbc:	d930      	bls.n	800fd20 <uxr_write_framed_msg+0x214>
 800fcbe:	2a29      	cmp	r2, #41	@ 0x29
 800fcc0:	d91c      	bls.n	800fcfc <uxr_write_framed_msg+0x1f0>
 800fcc2:	2500      	movs	r5, #0
 800fcc4:	e001      	b.n	800fcca <uxr_write_framed_msg+0x1be>
 800fcc6:	2800      	cmp	r0, #0
 800fcc8:	d0e5      	beq.n	800fc96 <uxr_write_framed_msg+0x18a>
 800fcca:	f105 0138 	add.w	r1, r5, #56	@ 0x38
 800fcce:	1b52      	subs	r2, r2, r5
 800fcd0:	4643      	mov	r3, r8
 800fcd2:	4421      	add	r1, r4
 800fcd4:	4638      	mov	r0, r7
 800fcd6:	47b0      	blx	r6
 800fcd8:	f894 2062 	ldrb.w	r2, [r4, #98]	@ 0x62
 800fcdc:	4405      	add	r5, r0
 800fcde:	4295      	cmp	r5, r2
 800fce0:	d3f1      	bcc.n	800fcc6 <uxr_write_framed_msg+0x1ba>
 800fce2:	d1d8      	bne.n	800fc96 <uxr_write_framed_msg+0x18a>
 800fce4:	f109 0310 	add.w	r3, r9, #16
 800fce8:	446b      	add	r3, sp
 800fcea:	2200      	movs	r2, #0
 800fcec:	f813 cc04 	ldrb.w	ip, [r3, #-4]
 800fcf0:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 800fcf4:	f1ac 037d 	sub.w	r3, ip, #125	@ 0x7d
 800fcf8:	2b01      	cmp	r3, #1
 800fcfa:	d911      	bls.n	800fd20 <uxr_write_framed_msg+0x214>
 800fcfc:	18a3      	adds	r3, r4, r2
 800fcfe:	3201      	adds	r2, #1
 800fd00:	b2d2      	uxtb	r2, r2
 800fd02:	f883 c038 	strb.w	ip, [r3, #56]	@ 0x38
 800fd06:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 800fd0a:	f1b9 0f00 	cmp.w	r9, #0
 800fd0e:	d119      	bne.n	800fd44 <uxr_write_framed_msg+0x238>
 800fd10:	f89d c00d 	ldrb.w	ip, [sp, #13]
 800fd14:	f1ac 037d 	sub.w	r3, ip, #125	@ 0x7d
 800fd18:	2b01      	cmp	r3, #1
 800fd1a:	f04f 0901 	mov.w	r9, #1
 800fd1e:	d8ce      	bhi.n	800fcbe <uxr_write_framed_msg+0x1b2>
 800fd20:	1c53      	adds	r3, r2, #1
 800fd22:	b2db      	uxtb	r3, r3
 800fd24:	2b29      	cmp	r3, #41	@ 0x29
 800fd26:	d8cc      	bhi.n	800fcc2 <uxr_write_framed_msg+0x1b6>
 800fd28:	18a3      	adds	r3, r4, r2
 800fd2a:	3202      	adds	r2, #2
 800fd2c:	f08c 0c20 	eor.w	ip, ip, #32
 800fd30:	b2d2      	uxtb	r2, r2
 800fd32:	f883 c039 	strb.w	ip, [r3, #57]	@ 0x39
 800fd36:	f883 a038 	strb.w	sl, [r3, #56]	@ 0x38
 800fd3a:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 800fd3e:	f1b9 0f00 	cmp.w	r9, #0
 800fd42:	d0e5      	beq.n	800fd10 <uxr_write_framed_msg+0x204>
 800fd44:	2500      	movs	r5, #0
 800fd46:	e001      	b.n	800fd4c <uxr_write_framed_msg+0x240>
 800fd48:	2800      	cmp	r0, #0
 800fd4a:	d0a4      	beq.n	800fc96 <uxr_write_framed_msg+0x18a>
 800fd4c:	f105 0138 	add.w	r1, r5, #56	@ 0x38
 800fd50:	1b52      	subs	r2, r2, r5
 800fd52:	4643      	mov	r3, r8
 800fd54:	4421      	add	r1, r4
 800fd56:	4638      	mov	r0, r7
 800fd58:	47b0      	blx	r6
 800fd5a:	f894 2062 	ldrb.w	r2, [r4, #98]	@ 0x62
 800fd5e:	4405      	add	r5, r0
 800fd60:	4295      	cmp	r5, r2
 800fd62:	d3f1      	bcc.n	800fd48 <uxr_write_framed_msg+0x23c>
 800fd64:	d197      	bne.n	800fc96 <uxr_write_framed_msg+0x18a>
 800fd66:	2300      	movs	r3, #0
 800fd68:	fa1f f08b 	uxth.w	r0, fp
 800fd6c:	f884 3062 	strb.w	r3, [r4, #98]	@ 0x62
 800fd70:	b005      	add	sp, #20
 800fd72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fd76:	2300      	movs	r3, #0
 800fd78:	f884 3062 	strb.w	r3, [r4, #98]	@ 0x62
 800fd7c:	e732      	b.n	800fbe4 <uxr_write_framed_msg+0xd8>
 800fd7e:	44a6      	add	lr, r4
 800fd80:	f085 0520 	eor.w	r5, r5, #32
 800fd84:	f04f 0c7d 	mov.w	ip, #125	@ 0x7d
 800fd88:	4610      	mov	r0, r2
 800fd8a:	f881 c038 	strb.w	ip, [r1, #56]	@ 0x38
 800fd8e:	464a      	mov	r2, r9
 800fd90:	f88e 5038 	strb.w	r5, [lr, #56]	@ 0x38
 800fd94:	e6e5      	b.n	800fb62 <uxr_write_framed_msg+0x56>
 800fd96:	f08c 0c20 	eor.w	ip, ip, #32
 800fd9a:	f880 c03a 	strb.w	ip, [r0, #58]	@ 0x3a
 800fd9e:	2103      	movs	r1, #3
 800fda0:	2004      	movs	r0, #4
 800fda2:	f04f 0906 	mov.w	r9, #6
 800fda6:	2205      	movs	r2, #5
 800fda8:	4686      	mov	lr, r0
 800fdaa:	460b      	mov	r3, r1
 800fdac:	f04f 0c7d 	mov.w	ip, #125	@ 0x7d
 800fdb0:	e6ca      	b.n	800fb48 <uxr_write_framed_msg+0x3c>
 800fdb2:	f8ad b00c 	strh.w	fp, [sp, #12]
 800fdb6:	46dc      	mov	ip, fp
 800fdb8:	e779      	b.n	800fcae <uxr_write_framed_msg+0x1a2>
 800fdba:	bf00      	nop
 800fdbc:	08015a28 	.word	0x08015a28

0800fdc0 <uxr_framing_read_transport>:
 800fdc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fdc4:	4604      	mov	r4, r0
 800fdc6:	b083      	sub	sp, #12
 800fdc8:	461f      	mov	r7, r3
 800fdca:	f8dd b034 	ldr.w	fp, [sp, #52]	@ 0x34
 800fdce:	4689      	mov	r9, r1
 800fdd0:	4692      	mov	sl, r2
 800fdd2:	f000 fc5d 	bl	8010690 <uxr_millis>
 800fdd6:	f894 302c 	ldrb.w	r3, [r4, #44]	@ 0x2c
 800fdda:	f894 602d 	ldrb.w	r6, [r4, #45]	@ 0x2d
 800fdde:	42b3      	cmp	r3, r6
 800fde0:	4680      	mov	r8, r0
 800fde2:	d062      	beq.n	800feaa <uxr_framing_read_transport+0xea>
 800fde4:	d81c      	bhi.n	800fe20 <uxr_framing_read_transport+0x60>
 800fde6:	1e75      	subs	r5, r6, #1
 800fde8:	1aed      	subs	r5, r5, r3
 800fdea:	b2ed      	uxtb	r5, r5
 800fdec:	2600      	movs	r6, #0
 800fdee:	455d      	cmp	r5, fp
 800fdf0:	d81f      	bhi.n	800fe32 <uxr_framing_read_transport+0x72>
 800fdf2:	19ab      	adds	r3, r5, r6
 800fdf4:	455b      	cmp	r3, fp
 800fdf6:	bf84      	itt	hi
 800fdf8:	ebab 0b05 	subhi.w	fp, fp, r5
 800fdfc:	fa5f f68b 	uxtbhi.w	r6, fp
 800fe00:	b9e5      	cbnz	r5, 800fe3c <uxr_framing_read_transport+0x7c>
 800fe02:	f04f 0b00 	mov.w	fp, #0
 800fe06:	f000 fc43 	bl	8010690 <uxr_millis>
 800fe0a:	683b      	ldr	r3, [r7, #0]
 800fe0c:	eba0 0108 	sub.w	r1, r0, r8
 800fe10:	1a5b      	subs	r3, r3, r1
 800fe12:	4658      	mov	r0, fp
 800fe14:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800fe18:	603b      	str	r3, [r7, #0]
 800fe1a:	b003      	add	sp, #12
 800fe1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fe20:	2e00      	cmp	r6, #0
 800fe22:	d04a      	beq.n	800feba <uxr_framing_read_transport+0xfa>
 800fe24:	f1c3 032a 	rsb	r3, r3, #42	@ 0x2a
 800fe28:	b2dd      	uxtb	r5, r3
 800fe2a:	3e01      	subs	r6, #1
 800fe2c:	455d      	cmp	r5, fp
 800fe2e:	b2f6      	uxtb	r6, r6
 800fe30:	d9df      	bls.n	800fdf2 <uxr_framing_read_transport+0x32>
 800fe32:	fa5f f58b 	uxtb.w	r5, fp
 800fe36:	2600      	movs	r6, #0
 800fe38:	2d00      	cmp	r5, #0
 800fe3a:	d0e2      	beq.n	800fe02 <uxr_framing_read_transport+0x42>
 800fe3c:	f894 102c 	ldrb.w	r1, [r4, #44]	@ 0x2c
 800fe40:	3102      	adds	r1, #2
 800fe42:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800fe44:	9300      	str	r3, [sp, #0]
 800fe46:	683b      	ldr	r3, [r7, #0]
 800fe48:	4421      	add	r1, r4
 800fe4a:	462a      	mov	r2, r5
 800fe4c:	4650      	mov	r0, sl
 800fe4e:	47c8      	blx	r9
 800fe50:	f894 302c 	ldrb.w	r3, [r4, #44]	@ 0x2c
 800fe54:	4a1b      	ldr	r2, [pc, #108]	@ (800fec4 <uxr_framing_read_transport+0x104>)
 800fe56:	4403      	add	r3, r0
 800fe58:	0859      	lsrs	r1, r3, #1
 800fe5a:	4683      	mov	fp, r0
 800fe5c:	fba2 0101 	umull	r0, r1, r2, r1
 800fe60:	0889      	lsrs	r1, r1, #2
 800fe62:	222a      	movs	r2, #42	@ 0x2a
 800fe64:	fb02 3111 	mls	r1, r2, r1, r3
 800fe68:	f884 102c 	strb.w	r1, [r4, #44]	@ 0x2c
 800fe6c:	f1bb 0f00 	cmp.w	fp, #0
 800fe70:	d0c7      	beq.n	800fe02 <uxr_framing_read_transport+0x42>
 800fe72:	45ab      	cmp	fp, r5
 800fe74:	d1c7      	bne.n	800fe06 <uxr_framing_read_transport+0x46>
 800fe76:	2e00      	cmp	r6, #0
 800fe78:	d0c5      	beq.n	800fe06 <uxr_framing_read_transport+0x46>
 800fe7a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800fe7c:	9300      	str	r3, [sp, #0]
 800fe7e:	3102      	adds	r1, #2
 800fe80:	4632      	mov	r2, r6
 800fe82:	4421      	add	r1, r4
 800fe84:	2300      	movs	r3, #0
 800fe86:	4650      	mov	r0, sl
 800fe88:	47c8      	blx	r9
 800fe8a:	f894 302c 	ldrb.w	r3, [r4, #44]	@ 0x2c
 800fe8e:	4a0d      	ldr	r2, [pc, #52]	@ (800fec4 <uxr_framing_read_transport+0x104>)
 800fe90:	4403      	add	r3, r0
 800fe92:	0859      	lsrs	r1, r3, #1
 800fe94:	fba2 2101 	umull	r2, r1, r2, r1
 800fe98:	0889      	lsrs	r1, r1, #2
 800fe9a:	222a      	movs	r2, #42	@ 0x2a
 800fe9c:	fb02 3311 	mls	r3, r2, r1, r3
 800fea0:	eb00 0b05 	add.w	fp, r0, r5
 800fea4:	f884 302c 	strb.w	r3, [r4, #44]	@ 0x2c
 800fea8:	e7ad      	b.n	800fe06 <uxr_framing_read_transport+0x46>
 800feaa:	2600      	movs	r6, #0
 800feac:	f1bb 0f28 	cmp.w	fp, #40	@ 0x28
 800feb0:	85a6      	strh	r6, [r4, #44]	@ 0x2c
 800feb2:	d9be      	bls.n	800fe32 <uxr_framing_read_transport+0x72>
 800feb4:	2529      	movs	r5, #41	@ 0x29
 800feb6:	2102      	movs	r1, #2
 800feb8:	e7c3      	b.n	800fe42 <uxr_framing_read_transport+0x82>
 800feba:	f1c3 0329 	rsb	r3, r3, #41	@ 0x29
 800febe:	b2dd      	uxtb	r5, r3
 800fec0:	e795      	b.n	800fdee <uxr_framing_read_transport+0x2e>
 800fec2:	bf00      	nop
 800fec4:	30c30c31 	.word	0x30c30c31

0800fec8 <uxr_read_framed_msg>:
 800fec8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fecc:	461d      	mov	r5, r3
 800fece:	f890 c02c 	ldrb.w	ip, [r0, #44]	@ 0x2c
 800fed2:	f890 302d 	ldrb.w	r3, [r0, #45]	@ 0x2d
 800fed6:	b085      	sub	sp, #20
 800fed8:	459c      	cmp	ip, r3
 800feda:	f8dd b044 	ldr.w	fp, [sp, #68]	@ 0x44
 800fede:	4604      	mov	r4, r0
 800fee0:	460f      	mov	r7, r1
 800fee2:	4616      	mov	r6, r2
 800fee4:	f000 81ae 	beq.w	8010244 <uxr_read_framed_msg+0x37c>
 800fee8:	2000      	movs	r0, #0
 800feea:	4639      	mov	r1, r7
 800feec:	2800      	cmp	r0, #0
 800feee:	d138      	bne.n	800ff62 <uxr_read_framed_msg+0x9a>
 800fef0:	468a      	mov	sl, r1
 800fef2:	7823      	ldrb	r3, [r4, #0]
 800fef4:	2b07      	cmp	r3, #7
 800fef6:	d8fd      	bhi.n	800fef4 <uxr_read_framed_msg+0x2c>
 800fef8:	e8df f013 	tbh	[pc, r3, lsl #1]
 800fefc:	0116013b 	.word	0x0116013b
 800ff00:	00cd00f0 	.word	0x00cd00f0
 800ff04:	005a00a0 	.word	0x005a00a0
 800ff08:	00080037 	.word	0x00080037
 800ff0c:	f894 002c 	ldrb.w	r0, [r4, #44]	@ 0x2c
 800ff10:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
 800ff14:	4290      	cmp	r0, r2
 800ff16:	f000 8167 	beq.w	80101e8 <uxr_read_framed_msg+0x320>
 800ff1a:	18a3      	adds	r3, r4, r2
 800ff1c:	1c57      	adds	r7, r2, #1
 800ff1e:	49c7      	ldr	r1, [pc, #796]	@ (801023c <uxr_read_framed_msg+0x374>)
 800ff20:	f893 c002 	ldrb.w	ip, [r3, #2]
 800ff24:	087b      	lsrs	r3, r7, #1
 800ff26:	fba1 8303 	umull	r8, r3, r1, r3
 800ff2a:	089b      	lsrs	r3, r3, #2
 800ff2c:	f04f 082a 	mov.w	r8, #42	@ 0x2a
 800ff30:	fb08 7313 	mls	r3, r8, r3, r7
 800ff34:	f1bc 0f7d 	cmp.w	ip, #125	@ 0x7d
 800ff38:	b2df      	uxtb	r7, r3
 800ff3a:	f000 81b2 	beq.w	80102a2 <uxr_read_framed_msg+0x3da>
 800ff3e:	f1bc 0f7e 	cmp.w	ip, #126	@ 0x7e
 800ff42:	f884 702d 	strb.w	r7, [r4, #45]	@ 0x2d
 800ff46:	f000 8220 	beq.w	801038a <uxr_read_framed_msg+0x4c2>
 800ff4a:	4661      	mov	r1, ip
 800ff4c:	8ea3      	ldrh	r3, [r4, #52]	@ 0x34
 800ff4e:	8ee2      	ldrh	r2, [r4, #54]	@ 0x36
 800ff50:	eb03 2301 	add.w	r3, r3, r1, lsl #8
 800ff54:	b29b      	uxth	r3, r3
 800ff56:	2100      	movs	r1, #0
 800ff58:	429a      	cmp	r2, r3
 800ff5a:	86a3      	strh	r3, [r4, #52]	@ 0x34
 800ff5c:	7021      	strb	r1, [r4, #0]
 800ff5e:	f000 8198 	beq.w	8010292 <uxr_read_framed_msg+0x3ca>
 800ff62:	2000      	movs	r0, #0
 800ff64:	b005      	add	sp, #20
 800ff66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ff6a:	f894 702c 	ldrb.w	r7, [r4, #44]	@ 0x2c
 800ff6e:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
 800ff72:	4297      	cmp	r7, r2
 800ff74:	f000 8148 	beq.w	8010208 <uxr_read_framed_msg+0x340>
 800ff78:	18a3      	adds	r3, r4, r2
 800ff7a:	f102 0c01 	add.w	ip, r2, #1
 800ff7e:	49af      	ldr	r1, [pc, #700]	@ (801023c <uxr_read_framed_msg+0x374>)
 800ff80:	7898      	ldrb	r0, [r3, #2]
 800ff82:	ea4f 035c 	mov.w	r3, ip, lsr #1
 800ff86:	fba1 8303 	umull	r8, r3, r1, r3
 800ff8a:	089b      	lsrs	r3, r3, #2
 800ff8c:	f04f 082a 	mov.w	r8, #42	@ 0x2a
 800ff90:	fb08 c313 	mls	r3, r8, r3, ip
 800ff94:	287d      	cmp	r0, #125	@ 0x7d
 800ff96:	fa5f fc83 	uxtb.w	ip, r3
 800ff9a:	f000 8194 	beq.w	80102c6 <uxr_read_framed_msg+0x3fe>
 800ff9e:	287e      	cmp	r0, #126	@ 0x7e
 800ffa0:	f884 c02d 	strb.w	ip, [r4, #45]	@ 0x2d
 800ffa4:	f000 8200 	beq.w	80103a8 <uxr_read_framed_msg+0x4e0>
 800ffa8:	2307      	movs	r3, #7
 800ffaa:	86a0      	strh	r0, [r4, #52]	@ 0x34
 800ffac:	7023      	strb	r3, [r4, #0]
 800ffae:	e7a0      	b.n	800fef2 <uxr_read_framed_msg+0x2a>
 800ffb0:	8e63      	ldrh	r3, [r4, #50]	@ 0x32
 800ffb2:	8e27      	ldrh	r7, [r4, #48]	@ 0x30
 800ffb4:	429f      	cmp	r7, r3
 800ffb6:	f240 8164 	bls.w	8010282 <uxr_read_framed_msg+0x3ba>
 800ffba:	f8df 9280 	ldr.w	r9, [pc, #640]	@ 801023c <uxr_read_framed_msg+0x374>
 800ffbe:	f8cd a00c 	str.w	sl, [sp, #12]
 800ffc2:	212a      	movs	r1, #42	@ 0x2a
 800ffc4:	e01f      	b.n	8010006 <uxr_read_framed_msg+0x13e>
 800ffc6:	f89a e002 	ldrb.w	lr, [sl, #2]
 800ffca:	f1be 0f7d 	cmp.w	lr, #125	@ 0x7d
 800ffce:	f000 80ea 	beq.w	80101a6 <uxr_read_framed_msg+0x2de>
 800ffd2:	f1be 0f7e 	cmp.w	lr, #126	@ 0x7e
 800ffd6:	f884 c02d 	strb.w	ip, [r4, #45]	@ 0x2d
 800ffda:	f000 8142 	beq.w	8010262 <uxr_read_framed_msg+0x39a>
 800ffde:	f805 e003 	strb.w	lr, [r5, r3]
 800ffe2:	8ee0      	ldrh	r0, [r4, #54]	@ 0x36
 800ffe4:	8e63      	ldrh	r3, [r4, #50]	@ 0x32
 800ffe6:	4f96      	ldr	r7, [pc, #600]	@ (8010240 <uxr_read_framed_msg+0x378>)
 800ffe8:	ea80 020e 	eor.w	r2, r0, lr
 800ffec:	b2d2      	uxtb	r2, r2
 800ffee:	3301      	adds	r3, #1
 800fff0:	f837 2012 	ldrh.w	r2, [r7, r2, lsl #1]
 800fff4:	8e27      	ldrh	r7, [r4, #48]	@ 0x30
 800fff6:	b29b      	uxth	r3, r3
 800fff8:	ea82 2210 	eor.w	r2, r2, r0, lsr #8
 800fffc:	42bb      	cmp	r3, r7
 800fffe:	8663      	strh	r3, [r4, #50]	@ 0x32
 8010000:	86e2      	strh	r2, [r4, #54]	@ 0x36
 8010002:	f080 80e7 	bcs.w	80101d4 <uxr_read_framed_msg+0x30c>
 8010006:	f894 002d 	ldrb.w	r0, [r4, #45]	@ 0x2d
 801000a:	f894 802c 	ldrb.w	r8, [r4, #44]	@ 0x2c
 801000e:	f100 0c01 	add.w	ip, r0, #1
 8010012:	ea4f 0e5c 	mov.w	lr, ip, lsr #1
 8010016:	fba9 e20e 	umull	lr, r2, r9, lr
 801001a:	0892      	lsrs	r2, r2, #2
 801001c:	fb01 c212 	mls	r2, r1, r2, ip
 8010020:	4580      	cmp	r8, r0
 8010022:	eb04 0a00 	add.w	sl, r4, r0
 8010026:	fa5f fc82 	uxtb.w	ip, r2
 801002a:	d1cc      	bne.n	800ffc6 <uxr_read_framed_msg+0xfe>
 801002c:	42bb      	cmp	r3, r7
 801002e:	f8dd a00c 	ldr.w	sl, [sp, #12]
 8010032:	f040 8128 	bne.w	8010286 <uxr_read_framed_msg+0x3be>
 8010036:	2306      	movs	r3, #6
 8010038:	7023      	strb	r3, [r4, #0]
 801003a:	e75a      	b.n	800fef2 <uxr_read_framed_msg+0x2a>
 801003c:	f894 702c 	ldrb.w	r7, [r4, #44]	@ 0x2c
 8010040:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
 8010044:	4297      	cmp	r7, r2
 8010046:	f000 80cf 	beq.w	80101e8 <uxr_read_framed_msg+0x320>
 801004a:	18a3      	adds	r3, r4, r2
 801004c:	f102 0c01 	add.w	ip, r2, #1
 8010050:	497a      	ldr	r1, [pc, #488]	@ (801023c <uxr_read_framed_msg+0x374>)
 8010052:	7898      	ldrb	r0, [r3, #2]
 8010054:	ea4f 035c 	mov.w	r3, ip, lsr #1
 8010058:	fba1 8303 	umull	r8, r3, r1, r3
 801005c:	089b      	lsrs	r3, r3, #2
 801005e:	f04f 082a 	mov.w	r8, #42	@ 0x2a
 8010062:	fb08 c313 	mls	r3, r8, r3, ip
 8010066:	287d      	cmp	r0, #125	@ 0x7d
 8010068:	fa5f fc83 	uxtb.w	ip, r3
 801006c:	f000 813d 	beq.w	80102ea <uxr_read_framed_msg+0x422>
 8010070:	287e      	cmp	r0, #126	@ 0x7e
 8010072:	f884 c02d 	strb.w	ip, [r4, #45]	@ 0x2d
 8010076:	f000 8188 	beq.w	801038a <uxr_read_framed_msg+0x4c2>
 801007a:	8e23      	ldrh	r3, [r4, #48]	@ 0x30
 801007c:	990e      	ldr	r1, [sp, #56]	@ 0x38
 801007e:	eb03 2300 	add.w	r3, r3, r0, lsl #8
 8010082:	b29b      	uxth	r3, r3
 8010084:	2200      	movs	r2, #0
 8010086:	428b      	cmp	r3, r1
 8010088:	8623      	strh	r3, [r4, #48]	@ 0x30
 801008a:	8662      	strh	r2, [r4, #50]	@ 0x32
 801008c:	86e2      	strh	r2, [r4, #54]	@ 0x36
 801008e:	f240 80f5 	bls.w	801027c <uxr_read_framed_msg+0x3b4>
 8010092:	7022      	strb	r2, [r4, #0]
 8010094:	e765      	b.n	800ff62 <uxr_read_framed_msg+0x9a>
 8010096:	f894 702c 	ldrb.w	r7, [r4, #44]	@ 0x2c
 801009a:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
 801009e:	4297      	cmp	r7, r2
 80100a0:	f000 80b2 	beq.w	8010208 <uxr_read_framed_msg+0x340>
 80100a4:	18a3      	adds	r3, r4, r2
 80100a6:	f102 0c01 	add.w	ip, r2, #1
 80100aa:	4964      	ldr	r1, [pc, #400]	@ (801023c <uxr_read_framed_msg+0x374>)
 80100ac:	7898      	ldrb	r0, [r3, #2]
 80100ae:	ea4f 035c 	mov.w	r3, ip, lsr #1
 80100b2:	fba1 8303 	umull	r8, r3, r1, r3
 80100b6:	089b      	lsrs	r3, r3, #2
 80100b8:	f04f 082a 	mov.w	r8, #42	@ 0x2a
 80100bc:	fb08 c313 	mls	r3, r8, r3, ip
 80100c0:	287d      	cmp	r0, #125	@ 0x7d
 80100c2:	fa5f fc83 	uxtb.w	ip, r3
 80100c6:	f000 813b 	beq.w	8010340 <uxr_read_framed_msg+0x478>
 80100ca:	287e      	cmp	r0, #126	@ 0x7e
 80100cc:	f884 c02d 	strb.w	ip, [r4, #45]	@ 0x2d
 80100d0:	f000 816a 	beq.w	80103a8 <uxr_read_framed_msg+0x4e0>
 80100d4:	2304      	movs	r3, #4
 80100d6:	8620      	strh	r0, [r4, #48]	@ 0x30
 80100d8:	7023      	strb	r3, [r4, #0]
 80100da:	e70a      	b.n	800fef2 <uxr_read_framed_msg+0x2a>
 80100dc:	f894 702c 	ldrb.w	r7, [r4, #44]	@ 0x2c
 80100e0:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
 80100e4:	4297      	cmp	r7, r2
 80100e6:	f000 80c4 	beq.w	8010272 <uxr_read_framed_msg+0x3aa>
 80100ea:	18a3      	adds	r3, r4, r2
 80100ec:	f102 0c01 	add.w	ip, r2, #1
 80100f0:	4952      	ldr	r1, [pc, #328]	@ (801023c <uxr_read_framed_msg+0x374>)
 80100f2:	7898      	ldrb	r0, [r3, #2]
 80100f4:	ea4f 035c 	mov.w	r3, ip, lsr #1
 80100f8:	fba1 8303 	umull	r8, r3, r1, r3
 80100fc:	089b      	lsrs	r3, r3, #2
 80100fe:	f04f 082a 	mov.w	r8, #42	@ 0x2a
 8010102:	fb08 c313 	mls	r3, r8, r3, ip
 8010106:	287d      	cmp	r0, #125	@ 0x7d
 8010108:	fa5f fc83 	uxtb.w	ip, r3
 801010c:	f000 812b 	beq.w	8010366 <uxr_read_framed_msg+0x49e>
 8010110:	287e      	cmp	r0, #126	@ 0x7e
 8010112:	f884 c02d 	strb.w	ip, [r4, #45]	@ 0x2d
 8010116:	f000 8155 	beq.w	80103c4 <uxr_read_framed_msg+0x4fc>
 801011a:	7863      	ldrb	r3, [r4, #1]
 801011c:	4283      	cmp	r3, r0
 801011e:	bf0c      	ite	eq
 8010120:	2303      	moveq	r3, #3
 8010122:	2300      	movne	r3, #0
 8010124:	7023      	strb	r3, [r4, #0]
 8010126:	e6e4      	b.n	800fef2 <uxr_read_framed_msg+0x2a>
 8010128:	f894 002c 	ldrb.w	r0, [r4, #44]	@ 0x2c
 801012c:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
 8010130:	2300      	movs	r3, #0
 8010132:	4290      	cmp	r0, r2
 8010134:	f884 302e 	strb.w	r3, [r4, #46]	@ 0x2e
 8010138:	d06b      	beq.n	8010212 <uxr_read_framed_msg+0x34a>
 801013a:	18a3      	adds	r3, r4, r2
 801013c:	f102 0c01 	add.w	ip, r2, #1
 8010140:	493e      	ldr	r1, [pc, #248]	@ (801023c <uxr_read_framed_msg+0x374>)
 8010142:	789f      	ldrb	r7, [r3, #2]
 8010144:	ea4f 035c 	mov.w	r3, ip, lsr #1
 8010148:	fba1 8303 	umull	r8, r3, r1, r3
 801014c:	089b      	lsrs	r3, r3, #2
 801014e:	f04f 082a 	mov.w	r8, #42	@ 0x2a
 8010152:	fb08 c313 	mls	r3, r8, r3, ip
 8010156:	2f7d      	cmp	r7, #125	@ 0x7d
 8010158:	fa5f fc83 	uxtb.w	ip, r3
 801015c:	f000 80d8 	beq.w	8010310 <uxr_read_framed_msg+0x448>
 8010160:	2f7e      	cmp	r7, #126	@ 0x7e
 8010162:	f884 c02d 	strb.w	ip, [r4, #45]	@ 0x2d
 8010166:	f884 702e 	strb.w	r7, [r4, #46]	@ 0x2e
 801016a:	d052      	beq.n	8010212 <uxr_read_framed_msg+0x34a>
 801016c:	2302      	movs	r3, #2
 801016e:	7023      	strb	r3, [r4, #0]
 8010170:	e6bf      	b.n	800fef2 <uxr_read_framed_msg+0x2a>
 8010172:	f894 802c 	ldrb.w	r8, [r4, #44]	@ 0x2c
 8010176:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
 801017a:	4930      	ldr	r1, [pc, #192]	@ (801023c <uxr_read_framed_msg+0x374>)
 801017c:	f04f 0c2a 	mov.w	ip, #42	@ 0x2a
 8010180:	e004      	b.n	801018c <uxr_read_framed_msg+0x2c4>
 8010182:	78bb      	ldrb	r3, [r7, #2]
 8010184:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 8010188:	2b7e      	cmp	r3, #126	@ 0x7e
 801018a:	d02a      	beq.n	80101e2 <uxr_read_framed_msg+0x31a>
 801018c:	1c50      	adds	r0, r2, #1
 801018e:	0843      	lsrs	r3, r0, #1
 8010190:	fba1 e303 	umull	lr, r3, r1, r3
 8010194:	089b      	lsrs	r3, r3, #2
 8010196:	fb0c 0013 	mls	r0, ip, r3, r0
 801019a:	4590      	cmp	r8, r2
 801019c:	eb04 0702 	add.w	r7, r4, r2
 80101a0:	b2c2      	uxtb	r2, r0
 80101a2:	d1ee      	bne.n	8010182 <uxr_read_framed_msg+0x2ba>
 80101a4:	e6dd      	b.n	800ff62 <uxr_read_framed_msg+0x9a>
 80101a6:	3002      	adds	r0, #2
 80101a8:	ea4f 0e50 	mov.w	lr, r0, lsr #1
 80101ac:	eb04 0a02 	add.w	sl, r4, r2
 80101b0:	fba9 e20e 	umull	lr, r2, r9, lr
 80101b4:	0892      	lsrs	r2, r2, #2
 80101b6:	45e0      	cmp	r8, ip
 80101b8:	fb01 0012 	mls	r0, r1, r2, r0
 80101bc:	f43f af36 	beq.w	801002c <uxr_read_framed_msg+0x164>
 80101c0:	f89a e002 	ldrb.w	lr, [sl, #2]
 80101c4:	f884 002d 	strb.w	r0, [r4, #45]	@ 0x2d
 80101c8:	f1be 0f7e 	cmp.w	lr, #126	@ 0x7e
 80101cc:	d049      	beq.n	8010262 <uxr_read_framed_msg+0x39a>
 80101ce:	f08e 0e20 	eor.w	lr, lr, #32
 80101d2:	e704      	b.n	800ffde <uxr_read_framed_msg+0x116>
 80101d4:	f8dd a00c 	ldr.w	sl, [sp, #12]
 80101d8:	f43f af2d 	beq.w	8010036 <uxr_read_framed_msg+0x16e>
 80101dc:	f1be 0f7e 	cmp.w	lr, #126	@ 0x7e
 80101e0:	d151      	bne.n	8010286 <uxr_read_framed_msg+0x3be>
 80101e2:	2301      	movs	r3, #1
 80101e4:	7023      	strb	r3, [r4, #0]
 80101e6:	e684      	b.n	800fef2 <uxr_read_framed_msg+0x2a>
 80101e8:	4651      	mov	r1, sl
 80101ea:	f8cd b000 	str.w	fp, [sp]
 80101ee:	2301      	movs	r3, #1
 80101f0:	9301      	str	r3, [sp, #4]
 80101f2:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80101f4:	9103      	str	r1, [sp, #12]
 80101f6:	4632      	mov	r2, r6
 80101f8:	4620      	mov	r0, r4
 80101fa:	f7ff fde1 	bl	800fdc0 <uxr_framing_read_transport>
 80101fe:	fab0 f080 	clz	r0, r0
 8010202:	9903      	ldr	r1, [sp, #12]
 8010204:	0940      	lsrs	r0, r0, #5
 8010206:	e671      	b.n	800feec <uxr_read_framed_msg+0x24>
 8010208:	4651      	mov	r1, sl
 801020a:	f8cd b000 	str.w	fp, [sp]
 801020e:	2302      	movs	r3, #2
 8010210:	e7ee      	b.n	80101f0 <uxr_read_framed_msg+0x328>
 8010212:	2304      	movs	r3, #4
 8010214:	9301      	str	r3, [sp, #4]
 8010216:	f8cd b000 	str.w	fp, [sp]
 801021a:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801021c:	4632      	mov	r2, r6
 801021e:	4651      	mov	r1, sl
 8010220:	4620      	mov	r0, r4
 8010222:	f7ff fdcd 	bl	800fdc0 <uxr_framing_read_transport>
 8010226:	2800      	cmp	r0, #0
 8010228:	f47f ae63 	bne.w	800fef2 <uxr_read_framed_msg+0x2a>
 801022c:	f894 002e 	ldrb.w	r0, [r4, #46]	@ 0x2e
 8010230:	387e      	subs	r0, #126	@ 0x7e
 8010232:	4651      	mov	r1, sl
 8010234:	bf18      	it	ne
 8010236:	2001      	movne	r0, #1
 8010238:	e658      	b.n	800feec <uxr_read_framed_msg+0x24>
 801023a:	bf00      	nop
 801023c:	30c30c31 	.word	0x30c30c31
 8010240:	08015a28 	.word	0x08015a28
 8010244:	2305      	movs	r3, #5
 8010246:	9301      	str	r3, [sp, #4]
 8010248:	f8cd b000 	str.w	fp, [sp]
 801024c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801024e:	f7ff fdb7 	bl	800fdc0 <uxr_framing_read_transport>
 8010252:	f894 202c 	ldrb.w	r2, [r4, #44]	@ 0x2c
 8010256:	f894 302d 	ldrb.w	r3, [r4, #45]	@ 0x2d
 801025a:	429a      	cmp	r2, r3
 801025c:	f43f ae81 	beq.w	800ff62 <uxr_read_framed_msg+0x9a>
 8010260:	e642      	b.n	800fee8 <uxr_read_framed_msg+0x20>
 8010262:	42bb      	cmp	r3, r7
 8010264:	f8dd a00c 	ldr.w	sl, [sp, #12]
 8010268:	f43f aee5 	beq.w	8010036 <uxr_read_framed_msg+0x16e>
 801026c:	2301      	movs	r3, #1
 801026e:	7023      	strb	r3, [r4, #0]
 8010270:	e63f      	b.n	800fef2 <uxr_read_framed_msg+0x2a>
 8010272:	4651      	mov	r1, sl
 8010274:	f8cd b000 	str.w	fp, [sp]
 8010278:	2303      	movs	r3, #3
 801027a:	e7b9      	b.n	80101f0 <uxr_read_framed_msg+0x328>
 801027c:	2305      	movs	r3, #5
 801027e:	7023      	strb	r3, [r4, #0]
 8010280:	e637      	b.n	800fef2 <uxr_read_framed_msg+0x2a>
 8010282:	f43f aed8 	beq.w	8010036 <uxr_read_framed_msg+0x16e>
 8010286:	1afb      	subs	r3, r7, r3
 8010288:	3302      	adds	r3, #2
 801028a:	e9cd b300 	strd	fp, r3, [sp]
 801028e:	4651      	mov	r1, sl
 8010290:	e7af      	b.n	80101f2 <uxr_read_framed_msg+0x32a>
 8010292:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8010294:	f894 302e 	ldrb.w	r3, [r4, #46]	@ 0x2e
 8010298:	7013      	strb	r3, [r2, #0]
 801029a:	8e20      	ldrh	r0, [r4, #48]	@ 0x30
 801029c:	b005      	add	sp, #20
 801029e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80102a2:	4287      	cmp	r7, r0
 80102a4:	d0a0      	beq.n	80101e8 <uxr_read_framed_msg+0x320>
 80102a6:	4423      	add	r3, r4
 80102a8:	3202      	adds	r2, #2
 80102aa:	7898      	ldrb	r0, [r3, #2]
 80102ac:	0853      	lsrs	r3, r2, #1
 80102ae:	fba1 e303 	umull	lr, r3, r1, r3
 80102b2:	089b      	lsrs	r3, r3, #2
 80102b4:	fb08 2213 	mls	r2, r8, r3, r2
 80102b8:	287e      	cmp	r0, #126	@ 0x7e
 80102ba:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 80102be:	d064      	beq.n	801038a <uxr_read_framed_msg+0x4c2>
 80102c0:	f080 0120 	eor.w	r1, r0, #32
 80102c4:	e642      	b.n	800ff4c <uxr_read_framed_msg+0x84>
 80102c6:	45bc      	cmp	ip, r7
 80102c8:	d09e      	beq.n	8010208 <uxr_read_framed_msg+0x340>
 80102ca:	4423      	add	r3, r4
 80102cc:	3202      	adds	r2, #2
 80102ce:	7898      	ldrb	r0, [r3, #2]
 80102d0:	0853      	lsrs	r3, r2, #1
 80102d2:	fba1 e303 	umull	lr, r3, r1, r3
 80102d6:	089b      	lsrs	r3, r3, #2
 80102d8:	fb08 2213 	mls	r2, r8, r3, r2
 80102dc:	287e      	cmp	r0, #126	@ 0x7e
 80102de:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 80102e2:	d061      	beq.n	80103a8 <uxr_read_framed_msg+0x4e0>
 80102e4:	f080 0020 	eor.w	r0, r0, #32
 80102e8:	e65e      	b.n	800ffa8 <uxr_read_framed_msg+0xe0>
 80102ea:	4567      	cmp	r7, ip
 80102ec:	f43f af7c 	beq.w	80101e8 <uxr_read_framed_msg+0x320>
 80102f0:	4423      	add	r3, r4
 80102f2:	3202      	adds	r2, #2
 80102f4:	7898      	ldrb	r0, [r3, #2]
 80102f6:	0853      	lsrs	r3, r2, #1
 80102f8:	fba1 e303 	umull	lr, r3, r1, r3
 80102fc:	089b      	lsrs	r3, r3, #2
 80102fe:	fb08 2213 	mls	r2, r8, r3, r2
 8010302:	287e      	cmp	r0, #126	@ 0x7e
 8010304:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 8010308:	d03f      	beq.n	801038a <uxr_read_framed_msg+0x4c2>
 801030a:	f080 0020 	eor.w	r0, r0, #32
 801030e:	e6b4      	b.n	801007a <uxr_read_framed_msg+0x1b2>
 8010310:	4560      	cmp	r0, ip
 8010312:	f43f af7e 	beq.w	8010212 <uxr_read_framed_msg+0x34a>
 8010316:	4423      	add	r3, r4
 8010318:	3202      	adds	r2, #2
 801031a:	7898      	ldrb	r0, [r3, #2]
 801031c:	f884 002e 	strb.w	r0, [r4, #46]	@ 0x2e
 8010320:	0853      	lsrs	r3, r2, #1
 8010322:	fba1 e303 	umull	lr, r3, r1, r3
 8010326:	089b      	lsrs	r3, r3, #2
 8010328:	fb08 2213 	mls	r2, r8, r3, r2
 801032c:	287e      	cmp	r0, #126	@ 0x7e
 801032e:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 8010332:	f43f af6e 	beq.w	8010212 <uxr_read_framed_msg+0x34a>
 8010336:	f080 0020 	eor.w	r0, r0, #32
 801033a:	f884 002e 	strb.w	r0, [r4, #46]	@ 0x2e
 801033e:	e715      	b.n	801016c <uxr_read_framed_msg+0x2a4>
 8010340:	4567      	cmp	r7, ip
 8010342:	f43f af61 	beq.w	8010208 <uxr_read_framed_msg+0x340>
 8010346:	4423      	add	r3, r4
 8010348:	3202      	adds	r2, #2
 801034a:	7898      	ldrb	r0, [r3, #2]
 801034c:	0853      	lsrs	r3, r2, #1
 801034e:	fba1 e303 	umull	lr, r3, r1, r3
 8010352:	089b      	lsrs	r3, r3, #2
 8010354:	fb08 2213 	mls	r2, r8, r3, r2
 8010358:	287e      	cmp	r0, #126	@ 0x7e
 801035a:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 801035e:	d023      	beq.n	80103a8 <uxr_read_framed_msg+0x4e0>
 8010360:	f080 0020 	eor.w	r0, r0, #32
 8010364:	e6b6      	b.n	80100d4 <uxr_read_framed_msg+0x20c>
 8010366:	45bc      	cmp	ip, r7
 8010368:	d083      	beq.n	8010272 <uxr_read_framed_msg+0x3aa>
 801036a:	4423      	add	r3, r4
 801036c:	3202      	adds	r2, #2
 801036e:	7898      	ldrb	r0, [r3, #2]
 8010370:	0853      	lsrs	r3, r2, #1
 8010372:	fba1 e303 	umull	lr, r3, r1, r3
 8010376:	089b      	lsrs	r3, r3, #2
 8010378:	fb08 2213 	mls	r2, r8, r3, r2
 801037c:	287e      	cmp	r0, #126	@ 0x7e
 801037e:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 8010382:	d01f      	beq.n	80103c4 <uxr_read_framed_msg+0x4fc>
 8010384:	f080 0020 	eor.w	r0, r0, #32
 8010388:	e6c7      	b.n	801011a <uxr_read_framed_msg+0x252>
 801038a:	2701      	movs	r7, #1
 801038c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801038e:	f8cd b000 	str.w	fp, [sp]
 8010392:	9701      	str	r7, [sp, #4]
 8010394:	4632      	mov	r2, r6
 8010396:	4651      	mov	r1, sl
 8010398:	4620      	mov	r0, r4
 801039a:	f7ff fd11 	bl	800fdc0 <uxr_framing_read_transport>
 801039e:	2800      	cmp	r0, #0
 80103a0:	f47f ada7 	bne.w	800fef2 <uxr_read_framed_msg+0x2a>
 80103a4:	7027      	strb	r7, [r4, #0]
 80103a6:	e5a4      	b.n	800fef2 <uxr_read_framed_msg+0x2a>
 80103a8:	f8cd b000 	str.w	fp, [sp]
 80103ac:	2302      	movs	r3, #2
 80103ae:	9301      	str	r3, [sp, #4]
 80103b0:	4632      	mov	r2, r6
 80103b2:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80103b4:	4651      	mov	r1, sl
 80103b6:	4620      	mov	r0, r4
 80103b8:	f7ff fd02 	bl	800fdc0 <uxr_framing_read_transport>
 80103bc:	2800      	cmp	r0, #0
 80103be:	f47f ad98 	bne.w	800fef2 <uxr_read_framed_msg+0x2a>
 80103c2:	e70e      	b.n	80101e2 <uxr_read_framed_msg+0x31a>
 80103c4:	f8cd b000 	str.w	fp, [sp]
 80103c8:	2303      	movs	r3, #3
 80103ca:	e7f0      	b.n	80103ae <uxr_read_framed_msg+0x4e6>

080103cc <uxr_stream_id>:
 80103cc:	2901      	cmp	r1, #1
 80103ce:	b082      	sub	sp, #8
 80103d0:	4603      	mov	r3, r0
 80103d2:	d011      	beq.n	80103f8 <uxr_stream_id+0x2c>
 80103d4:	2902      	cmp	r1, #2
 80103d6:	f04f 0c00 	mov.w	ip, #0
 80103da:	d00a      	beq.n	80103f2 <uxr_stream_id+0x26>
 80103dc:	2000      	movs	r0, #0
 80103de:	f36c 0007 	bfi	r0, ip, #0, #8
 80103e2:	f363 200f 	bfi	r0, r3, #8, #8
 80103e6:	f361 4017 	bfi	r0, r1, #16, #8
 80103ea:	f362 601f 	bfi	r0, r2, #24, #8
 80103ee:	b002      	add	sp, #8
 80103f0:	4770      	bx	lr
 80103f2:	f080 0c80 	eor.w	ip, r0, #128	@ 0x80
 80103f6:	e7f1      	b.n	80103dc <uxr_stream_id+0x10>
 80103f8:	f100 0c01 	add.w	ip, r0, #1
 80103fc:	fa5f fc8c 	uxtb.w	ip, ip
 8010400:	e7ec      	b.n	80103dc <uxr_stream_id+0x10>
 8010402:	bf00      	nop

08010404 <uxr_stream_id_from_raw>:
 8010404:	b082      	sub	sp, #8
 8010406:	4603      	mov	r3, r0
 8010408:	b130      	cbz	r0, 8010418 <uxr_stream_id_from_raw+0x14>
 801040a:	0602      	lsls	r2, r0, #24
 801040c:	d411      	bmi.n	8010432 <uxr_stream_id_from_raw+0x2e>
 801040e:	1e42      	subs	r2, r0, #1
 8010410:	b2d2      	uxtb	r2, r2
 8010412:	f04f 0c01 	mov.w	ip, #1
 8010416:	e001      	b.n	801041c <uxr_stream_id_from_raw+0x18>
 8010418:	4684      	mov	ip, r0
 801041a:	4602      	mov	r2, r0
 801041c:	2000      	movs	r0, #0
 801041e:	f363 0007 	bfi	r0, r3, #0, #8
 8010422:	f362 200f 	bfi	r0, r2, #8, #8
 8010426:	f36c 4017 	bfi	r0, ip, #16, #8
 801042a:	f361 601f 	bfi	r0, r1, #24, #8
 801042e:	b002      	add	sp, #8
 8010430:	4770      	bx	lr
 8010432:	f080 0280 	eor.w	r2, r0, #128	@ 0x80
 8010436:	f04f 0c02 	mov.w	ip, #2
 801043a:	e7ef      	b.n	801041c <uxr_stream_id_from_raw+0x18>

0801043c <uxr_init_stream_storage>:
 801043c:	2300      	movs	r3, #0
 801043e:	7403      	strb	r3, [r0, #16]
 8010440:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
 8010444:	f880 3044 	strb.w	r3, [r0, #68]	@ 0x44
 8010448:	f880 3060 	strb.w	r3, [r0, #96]	@ 0x60
 801044c:	4770      	bx	lr
 801044e:	bf00      	nop

08010450 <uxr_reset_stream_storage>:
 8010450:	b570      	push	{r4, r5, r6, lr}
 8010452:	7c03      	ldrb	r3, [r0, #16]
 8010454:	4604      	mov	r4, r0
 8010456:	b153      	cbz	r3, 801046e <uxr_reset_stream_storage+0x1e>
 8010458:	4606      	mov	r6, r0
 801045a:	2500      	movs	r5, #0
 801045c:	4630      	mov	r0, r6
 801045e:	f002 fe19 	bl	8013094 <uxr_reset_output_best_effort_stream>
 8010462:	7c23      	ldrb	r3, [r4, #16]
 8010464:	3501      	adds	r5, #1
 8010466:	42ab      	cmp	r3, r5
 8010468:	f106 0610 	add.w	r6, r6, #16
 801046c:	d8f6      	bhi.n	801045c <uxr_reset_stream_storage+0xc>
 801046e:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8010472:	b163      	cbz	r3, 801048e <uxr_reset_stream_storage+0x3e>
 8010474:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8010478:	2500      	movs	r5, #0
 801047a:	4630      	mov	r0, r6
 801047c:	f002 fc1a 	bl	8012cb4 <uxr_reset_input_best_effort_stream>
 8010480:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8010484:	3501      	adds	r5, #1
 8010486:	42ab      	cmp	r3, r5
 8010488:	f106 0602 	add.w	r6, r6, #2
 801048c:	d8f5      	bhi.n	801047a <uxr_reset_stream_storage+0x2a>
 801048e:	f894 3040 	ldrb.w	r3, [r4, #64]	@ 0x40
 8010492:	b163      	cbz	r3, 80104ae <uxr_reset_stream_storage+0x5e>
 8010494:	f104 0618 	add.w	r6, r4, #24
 8010498:	2500      	movs	r5, #0
 801049a:	4630      	mov	r0, r6
 801049c:	f002 fea4 	bl	80131e8 <uxr_reset_output_reliable_stream>
 80104a0:	f894 3040 	ldrb.w	r3, [r4, #64]	@ 0x40
 80104a4:	3501      	adds	r5, #1
 80104a6:	42ab      	cmp	r3, r5
 80104a8:	f106 0628 	add.w	r6, r6, #40	@ 0x28
 80104ac:	d8f5      	bhi.n	801049a <uxr_reset_stream_storage+0x4a>
 80104ae:	f894 3060 	ldrb.w	r3, [r4, #96]	@ 0x60
 80104b2:	b163      	cbz	r3, 80104ce <uxr_reset_stream_storage+0x7e>
 80104b4:	f104 0648 	add.w	r6, r4, #72	@ 0x48
 80104b8:	2500      	movs	r5, #0
 80104ba:	4630      	mov	r0, r6
 80104bc:	f002 fc6a 	bl	8012d94 <uxr_reset_input_reliable_stream>
 80104c0:	f894 3060 	ldrb.w	r3, [r4, #96]	@ 0x60
 80104c4:	3501      	adds	r5, #1
 80104c6:	42ab      	cmp	r3, r5
 80104c8:	f106 0618 	add.w	r6, r6, #24
 80104cc:	d8f5      	bhi.n	80104ba <uxr_reset_stream_storage+0x6a>
 80104ce:	bd70      	pop	{r4, r5, r6, pc}

080104d0 <uxr_add_output_best_effort_buffer>:
 80104d0:	b510      	push	{r4, lr}
 80104d2:	7c04      	ldrb	r4, [r0, #16]
 80104d4:	f104 0c01 	add.w	ip, r4, #1
 80104d8:	b082      	sub	sp, #8
 80104da:	f880 c010 	strb.w	ip, [r0, #16]
 80104de:	eb00 1004 	add.w	r0, r0, r4, lsl #4
 80104e2:	f002 fdcd 	bl	8013080 <uxr_init_output_best_effort_stream>
 80104e6:	2201      	movs	r2, #1
 80104e8:	4611      	mov	r1, r2
 80104ea:	4620      	mov	r0, r4
 80104ec:	b002      	add	sp, #8
 80104ee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80104f2:	f7ff bf6b 	b.w	80103cc <uxr_stream_id>
 80104f6:	bf00      	nop

080104f8 <uxr_add_output_reliable_buffer>:
 80104f8:	b510      	push	{r4, lr}
 80104fa:	b084      	sub	sp, #16
 80104fc:	4684      	mov	ip, r0
 80104fe:	f89d 0018 	ldrb.w	r0, [sp, #24]
 8010502:	9000      	str	r0, [sp, #0]
 8010504:	f89c 4040 	ldrb.w	r4, [ip, #64]	@ 0x40
 8010508:	2028      	movs	r0, #40	@ 0x28
 801050a:	fb00 c004 	mla	r0, r0, r4, ip
 801050e:	f104 0e01 	add.w	lr, r4, #1
 8010512:	3018      	adds	r0, #24
 8010514:	f88c e040 	strb.w	lr, [ip, #64]	@ 0x40
 8010518:	f002 fe2e 	bl	8013178 <uxr_init_output_reliable_stream>
 801051c:	2201      	movs	r2, #1
 801051e:	2102      	movs	r1, #2
 8010520:	4620      	mov	r0, r4
 8010522:	b004      	add	sp, #16
 8010524:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010528:	f7ff bf50 	b.w	80103cc <uxr_stream_id>

0801052c <uxr_add_input_best_effort_buffer>:
 801052c:	b510      	push	{r4, lr}
 801052e:	f890 4044 	ldrb.w	r4, [r0, #68]	@ 0x44
 8010532:	1c62      	adds	r2, r4, #1
 8010534:	f104 0321 	add.w	r3, r4, #33	@ 0x21
 8010538:	b082      	sub	sp, #8
 801053a:	f880 2044 	strb.w	r2, [r0, #68]	@ 0x44
 801053e:	eb00 0043 	add.w	r0, r0, r3, lsl #1
 8010542:	f002 fbb3 	bl	8012cac <uxr_init_input_best_effort_stream>
 8010546:	2200      	movs	r2, #0
 8010548:	2101      	movs	r1, #1
 801054a:	4620      	mov	r0, r4
 801054c:	b002      	add	sp, #8
 801054e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010552:	f7ff bf3b 	b.w	80103cc <uxr_stream_id>
 8010556:	bf00      	nop

08010558 <uxr_add_input_reliable_buffer>:
 8010558:	b510      	push	{r4, lr}
 801055a:	b084      	sub	sp, #16
 801055c:	4684      	mov	ip, r0
 801055e:	9806      	ldr	r0, [sp, #24]
 8010560:	9000      	str	r0, [sp, #0]
 8010562:	f89c 4060 	ldrb.w	r4, [ip, #96]	@ 0x60
 8010566:	2018      	movs	r0, #24
 8010568:	fb00 c004 	mla	r0, r0, r4, ip
 801056c:	f104 0e01 	add.w	lr, r4, #1
 8010570:	3048      	adds	r0, #72	@ 0x48
 8010572:	f88c e060 	strb.w	lr, [ip, #96]	@ 0x60
 8010576:	f002 fbe1 	bl	8012d3c <uxr_init_input_reliable_stream>
 801057a:	2200      	movs	r2, #0
 801057c:	2102      	movs	r1, #2
 801057e:	4620      	mov	r0, r4
 8010580:	b004      	add	sp, #16
 8010582:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010586:	f7ff bf21 	b.w	80103cc <uxr_stream_id>
 801058a:	bf00      	nop

0801058c <uxr_get_output_best_effort_stream>:
 801058c:	7c03      	ldrb	r3, [r0, #16]
 801058e:	428b      	cmp	r3, r1
 8010590:	bf8c      	ite	hi
 8010592:	eb00 1001 	addhi.w	r0, r0, r1, lsl #4
 8010596:	2000      	movls	r0, #0
 8010598:	4770      	bx	lr
 801059a:	bf00      	nop

0801059c <uxr_get_output_reliable_stream>:
 801059c:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 80105a0:	428b      	cmp	r3, r1
 80105a2:	bf83      	ittte	hi
 80105a4:	2328      	movhi	r3, #40	@ 0x28
 80105a6:	fb03 0001 	mlahi	r0, r3, r1, r0
 80105aa:	3018      	addhi	r0, #24
 80105ac:	2000      	movls	r0, #0
 80105ae:	4770      	bx	lr

080105b0 <uxr_get_input_best_effort_stream>:
 80105b0:	f890 3044 	ldrb.w	r3, [r0, #68]	@ 0x44
 80105b4:	428b      	cmp	r3, r1
 80105b6:	bf86      	itte	hi
 80105b8:	3121      	addhi	r1, #33	@ 0x21
 80105ba:	eb00 0041 	addhi.w	r0, r0, r1, lsl #1
 80105be:	2000      	movls	r0, #0
 80105c0:	4770      	bx	lr
 80105c2:	bf00      	nop

080105c4 <uxr_get_input_reliable_stream>:
 80105c4:	f890 3060 	ldrb.w	r3, [r0, #96]	@ 0x60
 80105c8:	428b      	cmp	r3, r1
 80105ca:	bf83      	ittte	hi
 80105cc:	2318      	movhi	r3, #24
 80105ce:	fb03 0001 	mlahi	r0, r3, r1, r0
 80105d2:	3048      	addhi	r0, #72	@ 0x48
 80105d4:	2000      	movls	r0, #0
 80105d6:	4770      	bx	lr

080105d8 <uxr_output_streams_confirmed>:
 80105d8:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 80105dc:	b183      	cbz	r3, 8010600 <uxr_output_streams_confirmed+0x28>
 80105de:	b570      	push	{r4, r5, r6, lr}
 80105e0:	4606      	mov	r6, r0
 80105e2:	f100 0518 	add.w	r5, r0, #24
 80105e6:	2400      	movs	r4, #0
 80105e8:	e001      	b.n	80105ee <uxr_output_streams_confirmed+0x16>
 80105ea:	3528      	adds	r5, #40	@ 0x28
 80105ec:	b138      	cbz	r0, 80105fe <uxr_output_streams_confirmed+0x26>
 80105ee:	4628      	mov	r0, r5
 80105f0:	f003 f862 	bl	80136b8 <uxr_is_output_up_to_date>
 80105f4:	f896 3040 	ldrb.w	r3, [r6, #64]	@ 0x40
 80105f8:	3401      	adds	r4, #1
 80105fa:	42a3      	cmp	r3, r4
 80105fc:	d8f5      	bhi.n	80105ea <uxr_output_streams_confirmed+0x12>
 80105fe:	bd70      	pop	{r4, r5, r6, pc}
 8010600:	2001      	movs	r0, #1
 8010602:	4770      	bx	lr

08010604 <uxr_buffer_submessage_header>:
 8010604:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010606:	4604      	mov	r4, r0
 8010608:	460e      	mov	r6, r1
 801060a:	2104      	movs	r1, #4
 801060c:	4615      	mov	r5, r2
 801060e:	461f      	mov	r7, r3
 8010610:	f7f7 ff52 	bl	80084b8 <ucdr_align_to>
 8010614:	2301      	movs	r3, #1
 8010616:	7523      	strb	r3, [r4, #20]
 8010618:	f047 0201 	orr.w	r2, r7, #1
 801061c:	462b      	mov	r3, r5
 801061e:	4631      	mov	r1, r6
 8010620:	4620      	mov	r0, r4
 8010622:	f000 fa2b 	bl	8010a7c <uxr_serialize_submessage_header>
 8010626:	4620      	mov	r0, r4
 8010628:	f7f7 ff5c 	bl	80084e4 <ucdr_buffer_remaining>
 801062c:	42a8      	cmp	r0, r5
 801062e:	bf34      	ite	cc
 8010630:	2000      	movcc	r0, #0
 8010632:	2001      	movcs	r0, #1
 8010634:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010636:	bf00      	nop

08010638 <uxr_read_submessage_header>:
 8010638:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801063c:	4604      	mov	r4, r0
 801063e:	460d      	mov	r5, r1
 8010640:	2104      	movs	r1, #4
 8010642:	4616      	mov	r6, r2
 8010644:	4698      	mov	r8, r3
 8010646:	f7f7 ff37 	bl	80084b8 <ucdr_align_to>
 801064a:	4620      	mov	r0, r4
 801064c:	f7f7 ff4a 	bl	80084e4 <ucdr_buffer_remaining>
 8010650:	2803      	cmp	r0, #3
 8010652:	bf8c      	ite	hi
 8010654:	2701      	movhi	r7, #1
 8010656:	2700      	movls	r7, #0
 8010658:	d802      	bhi.n	8010660 <uxr_read_submessage_header+0x28>
 801065a:	4638      	mov	r0, r7
 801065c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010660:	4633      	mov	r3, r6
 8010662:	4642      	mov	r2, r8
 8010664:	4620      	mov	r0, r4
 8010666:	4629      	mov	r1, r5
 8010668:	f000 fa1a 	bl	8010aa0 <uxr_deserialize_submessage_header>
 801066c:	f898 3000 	ldrb.w	r3, [r8]
 8010670:	f003 0201 	and.w	r2, r3, #1
 8010674:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8010678:	f888 3000 	strb.w	r3, [r8]
 801067c:	7522      	strb	r2, [r4, #20]
 801067e:	4638      	mov	r0, r7
 8010680:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08010684 <uxr_submessage_padding>:
 8010684:	f010 0003 	ands.w	r0, r0, #3
 8010688:	bf18      	it	ne
 801068a:	f1c0 0004 	rsbne	r0, r0, #4
 801068e:	4770      	bx	lr

08010690 <uxr_millis>:
 8010690:	b510      	push	{r4, lr}
 8010692:	b084      	sub	sp, #16
 8010694:	4669      	mov	r1, sp
 8010696:	2001      	movs	r0, #1
 8010698:	f7f0 fd0e 	bl	80010b8 <clock_gettime>
 801069c:	e89d 0015 	ldmia.w	sp, {r0, r2, r4}
 80106a0:	4b06      	ldr	r3, [pc, #24]	@ (80106bc <uxr_millis+0x2c>)
 80106a2:	fba0 0103 	umull	r0, r1, r0, r3
 80106a6:	1900      	adds	r0, r0, r4
 80106a8:	fb03 1102 	mla	r1, r3, r2, r1
 80106ac:	eb41 71e4 	adc.w	r1, r1, r4, asr #31
 80106b0:	4a03      	ldr	r2, [pc, #12]	@ (80106c0 <uxr_millis+0x30>)
 80106b2:	2300      	movs	r3, #0
 80106b4:	f7ef fdfc 	bl	80002b0 <__aeabi_ldivmod>
 80106b8:	b004      	add	sp, #16
 80106ba:	bd10      	pop	{r4, pc}
 80106bc:	3b9aca00 	.word	0x3b9aca00
 80106c0:	000f4240 	.word	0x000f4240

080106c4 <uxr_nanos>:
 80106c4:	b510      	push	{r4, lr}
 80106c6:	b084      	sub	sp, #16
 80106c8:	4669      	mov	r1, sp
 80106ca:	2001      	movs	r0, #1
 80106cc:	f7f0 fcf4 	bl	80010b8 <clock_gettime>
 80106d0:	4a06      	ldr	r2, [pc, #24]	@ (80106ec <uxr_nanos+0x28>)
 80106d2:	9800      	ldr	r0, [sp, #0]
 80106d4:	9902      	ldr	r1, [sp, #8]
 80106d6:	9c01      	ldr	r4, [sp, #4]
 80106d8:	fba0 0302 	umull	r0, r3, r0, r2
 80106dc:	1840      	adds	r0, r0, r1
 80106de:	fb02 3304 	mla	r3, r2, r4, r3
 80106e2:	eb43 71e1 	adc.w	r1, r3, r1, asr #31
 80106e6:	b004      	add	sp, #16
 80106e8:	bd10      	pop	{r4, pc}
 80106ea:	bf00      	nop
 80106ec:	3b9aca00 	.word	0x3b9aca00

080106f0 <on_full_output_buffer_fragmented>:
 80106f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80106f4:	460c      	mov	r4, r1
 80106f6:	b08a      	sub	sp, #40	@ 0x28
 80106f8:	f891 10c1 	ldrb.w	r1, [r1, #193]	@ 0xc1
 80106fc:	4606      	mov	r6, r0
 80106fe:	f104 0008 	add.w	r0, r4, #8
 8010702:	f7ff ff4b 	bl	801059c <uxr_get_output_reliable_stream>
 8010706:	4605      	mov	r5, r0
 8010708:	f002 ffe0 	bl	80136cc <get_available_free_slots>
 801070c:	b968      	cbnz	r0, 801072a <on_full_output_buffer_fragmented+0x3a>
 801070e:	e9d4 312e 	ldrd	r3, r1, [r4, #184]	@ 0xb8
 8010712:	4620      	mov	r0, r4
 8010714:	4798      	blx	r3
 8010716:	b918      	cbnz	r0, 8010720 <on_full_output_buffer_fragmented+0x30>
 8010718:	2001      	movs	r0, #1
 801071a:	b00a      	add	sp, #40	@ 0x28
 801071c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010720:	4628      	mov	r0, r5
 8010722:	f002 ffd3 	bl	80136cc <get_available_free_slots>
 8010726:	2800      	cmp	r0, #0
 8010728:	d0f6      	beq.n	8010718 <on_full_output_buffer_fragmented+0x28>
 801072a:	892a      	ldrh	r2, [r5, #8]
 801072c:	686b      	ldr	r3, [r5, #4]
 801072e:	fbb3 f8f2 	udiv	r8, r3, r2
 8010732:	89eb      	ldrh	r3, [r5, #14]
 8010734:	7b29      	ldrb	r1, [r5, #12]
 8010736:	fbb3 f0f2 	udiv	r0, r3, r2
 801073a:	fb02 3310 	mls	r3, r2, r0, r3
 801073e:	f5c1 417f 	rsb	r1, r1, #65280	@ 0xff00
 8010742:	b29b      	uxth	r3, r3
 8010744:	fb08 f303 	mul.w	r3, r8, r3
 8010748:	31fc      	adds	r1, #252	@ 0xfc
 801074a:	f1a8 0804 	sub.w	r8, r8, #4
 801074e:	4441      	add	r1, r8
 8010750:	f8d4 20c4 	ldr.w	r2, [r4, #196]	@ 0xc4
 8010754:	b28f      	uxth	r7, r1
 8010756:	6829      	ldr	r1, [r5, #0]
 8010758:	3304      	adds	r3, #4
 801075a:	1bd2      	subs	r2, r2, r7
 801075c:	4419      	add	r1, r3
 801075e:	f8c4 20c4 	str.w	r2, [r4, #196]	@ 0xc4
 8010762:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010766:	9300      	str	r3, [sp, #0]
 8010768:	4642      	mov	r2, r8
 801076a:	2300      	movs	r3, #0
 801076c:	a802      	add	r0, sp, #8
 801076e:	f7f7 fe77 	bl	8008460 <ucdr_init_buffer_origin_offset>
 8010772:	f8d4 20c4 	ldr.w	r2, [r4, #196]	@ 0xc4
 8010776:	f102 0308 	add.w	r3, r2, #8
 801077a:	4543      	cmp	r3, r8
 801077c:	d928      	bls.n	80107d0 <on_full_output_buffer_fragmented+0xe0>
 801077e:	463a      	mov	r2, r7
 8010780:	2300      	movs	r3, #0
 8010782:	210d      	movs	r1, #13
 8010784:	a802      	add	r0, sp, #8
 8010786:	f7ff ff3d 	bl	8010604 <uxr_buffer_submessage_header>
 801078a:	8929      	ldrh	r1, [r5, #8]
 801078c:	89eb      	ldrh	r3, [r5, #14]
 801078e:	fbb3 f2f1 	udiv	r2, r3, r1
 8010792:	fb01 3312 	mls	r3, r1, r2, r3
 8010796:	b29b      	uxth	r3, r3
 8010798:	686a      	ldr	r2, [r5, #4]
 801079a:	fbb2 f2f1 	udiv	r2, r2, r1
 801079e:	fb02 f303 	mul.w	r3, r2, r3
 80107a2:	682a      	ldr	r2, [r5, #0]
 80107a4:	f842 8003 	str.w	r8, [r2, r3]
 80107a8:	89e8      	ldrh	r0, [r5, #14]
 80107aa:	2101      	movs	r1, #1
 80107ac:	f002 ffac 	bl	8013708 <uxr_seq_num_add>
 80107b0:	9904      	ldr	r1, [sp, #16]
 80107b2:	9a03      	ldr	r2, [sp, #12]
 80107b4:	81e8      	strh	r0, [r5, #14]
 80107b6:	1a52      	subs	r2, r2, r1
 80107b8:	4630      	mov	r0, r6
 80107ba:	f7f7 fe63 	bl	8008484 <ucdr_init_buffer>
 80107be:	4630      	mov	r0, r6
 80107c0:	4910      	ldr	r1, [pc, #64]	@ (8010804 <on_full_output_buffer_fragmented+0x114>)
 80107c2:	4622      	mov	r2, r4
 80107c4:	f7f7 fe32 	bl	800842c <ucdr_set_on_full_buffer_callback>
 80107c8:	2000      	movs	r0, #0
 80107ca:	b00a      	add	sp, #40	@ 0x28
 80107cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80107d0:	b292      	uxth	r2, r2
 80107d2:	2302      	movs	r3, #2
 80107d4:	210d      	movs	r1, #13
 80107d6:	a802      	add	r0, sp, #8
 80107d8:	f7ff ff14 	bl	8010604 <uxr_buffer_submessage_header>
 80107dc:	f8d4 30c4 	ldr.w	r3, [r4, #196]	@ 0xc4
 80107e0:	8928      	ldrh	r0, [r5, #8]
 80107e2:	f103 0208 	add.w	r2, r3, #8
 80107e6:	89eb      	ldrh	r3, [r5, #14]
 80107e8:	fbb3 f1f0 	udiv	r1, r3, r0
 80107ec:	fb00 3311 	mls	r3, r0, r1, r3
 80107f0:	b29b      	uxth	r3, r3
 80107f2:	6869      	ldr	r1, [r5, #4]
 80107f4:	fbb1 f1f0 	udiv	r1, r1, r0
 80107f8:	fb01 f303 	mul.w	r3, r1, r3
 80107fc:	6829      	ldr	r1, [r5, #0]
 80107fe:	50ca      	str	r2, [r1, r3]
 8010800:	e7d2      	b.n	80107a8 <on_full_output_buffer_fragmented+0xb8>
 8010802:	bf00      	nop
 8010804:	080106f1 	.word	0x080106f1

08010808 <uxr_prepare_output_stream>:
 8010808:	b5f0      	push	{r4, r5, r6, r7, lr}
 801080a:	b087      	sub	sp, #28
 801080c:	2707      	movs	r7, #7
 801080e:	9202      	str	r2, [sp, #8]
 8010810:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8010812:	2500      	movs	r5, #0
 8010814:	3204      	adds	r2, #4
 8010816:	e9cd 7500 	strd	r7, r5, [sp]
 801081a:	461c      	mov	r4, r3
 801081c:	4606      	mov	r6, r0
 801081e:	f7ff f807 	bl	800f830 <uxr_prepare_stream_to_write_submessage>
 8010822:	f080 0201 	eor.w	r2, r0, #1
 8010826:	b2d2      	uxtb	r2, r2
 8010828:	75a2      	strb	r2, [r4, #22]
 801082a:	b112      	cbz	r2, 8010832 <uxr_prepare_output_stream+0x2a>
 801082c:	4628      	mov	r0, r5
 801082e:	b007      	add	sp, #28
 8010830:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010832:	aa05      	add	r2, sp, #20
 8010834:	9902      	ldr	r1, [sp, #8]
 8010836:	4630      	mov	r0, r6
 8010838:	f7ff f934 	bl	800faa4 <uxr_init_base_object_request>
 801083c:	a905      	add	r1, sp, #20
 801083e:	4605      	mov	r5, r0
 8010840:	4620      	mov	r0, r4
 8010842:	f000 ff87 	bl	8011754 <uxr_serialize_WRITE_DATA_Payload_Data>
 8010846:	e9d4 2101 	ldrd	r2, r1, [r4, #4]
 801084a:	69a6      	ldr	r6, [r4, #24]
 801084c:	69e7      	ldr	r7, [r4, #28]
 801084e:	1a52      	subs	r2, r2, r1
 8010850:	4620      	mov	r0, r4
 8010852:	f7f7 fe17 	bl	8008484 <ucdr_init_buffer>
 8010856:	4620      	mov	r0, r4
 8010858:	463a      	mov	r2, r7
 801085a:	4631      	mov	r1, r6
 801085c:	f7f7 fde6 	bl	800842c <ucdr_set_on_full_buffer_callback>
 8010860:	4628      	mov	r0, r5
 8010862:	b007      	add	sp, #28
 8010864:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010866:	bf00      	nop

08010868 <uxr_prepare_output_stream_fragmented>:
 8010868:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801086c:	b093      	sub	sp, #76	@ 0x4c
 801086e:	4605      	mov	r5, r0
 8010870:	9107      	str	r1, [sp, #28]
 8010872:	3008      	adds	r0, #8
 8010874:	f3c1 2107 	ubfx	r1, r1, #8, #8
 8010878:	9303      	str	r3, [sp, #12]
 801087a:	9206      	str	r2, [sp, #24]
 801087c:	f7ff fe8e 	bl	801059c <uxr_get_output_reliable_stream>
 8010880:	f89d 301e 	ldrb.w	r3, [sp, #30]
 8010884:	2b01      	cmp	r3, #1
 8010886:	f000 8095 	beq.w	80109b4 <uxr_prepare_output_stream_fragmented+0x14c>
 801088a:	4604      	mov	r4, r0
 801088c:	2800      	cmp	r0, #0
 801088e:	f000 8091 	beq.w	80109b4 <uxr_prepare_output_stream_fragmented+0x14c>
 8010892:	f002 ff1b 	bl	80136cc <get_available_free_slots>
 8010896:	2800      	cmp	r0, #0
 8010898:	f000 8087 	beq.w	80109aa <uxr_prepare_output_stream_fragmented+0x142>
 801089c:	8922      	ldrh	r2, [r4, #8]
 801089e:	89e7      	ldrh	r7, [r4, #14]
 80108a0:	fbb7 f3f2 	udiv	r3, r7, r2
 80108a4:	fb02 7313 	mls	r3, r2, r3, r7
 80108a8:	b29b      	uxth	r3, r3
 80108aa:	6861      	ldr	r1, [r4, #4]
 80108ac:	fbb1 f1f2 	udiv	r1, r1, r2
 80108b0:	6822      	ldr	r2, [r4, #0]
 80108b2:	9105      	str	r1, [sp, #20]
 80108b4:	fb01 f303 	mul.w	r3, r1, r3
 80108b8:	3304      	adds	r3, #4
 80108ba:	eb02 0903 	add.w	r9, r2, r3
 80108be:	7b23      	ldrb	r3, [r4, #12]
 80108c0:	f859 8c04 	ldr.w	r8, [r9, #-4]
 80108c4:	4543      	cmp	r3, r8
 80108c6:	f1a1 0b04 	sub.w	fp, r1, #4
 80108ca:	d37f      	bcc.n	80109cc <uxr_prepare_output_stream_fragmented+0x164>
 80108cc:	f1ab 0a04 	sub.w	sl, fp, #4
 80108d0:	ebaa 0a03 	sub.w	sl, sl, r3
 80108d4:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 80108d6:	f8cd 8000 	str.w	r8, [sp]
 80108da:	fa1f f38a 	uxth.w	r3, sl
 80108de:	9304      	str	r3, [sp, #16]
 80108e0:	465a      	mov	r2, fp
 80108e2:	2300      	movs	r3, #0
 80108e4:	4649      	mov	r1, r9
 80108e6:	a80a      	add	r0, sp, #40	@ 0x28
 80108e8:	f7f7 fdba 	bl	8008460 <ucdr_init_buffer_origin_offset>
 80108ec:	f106 0a08 	add.w	sl, r6, #8
 80108f0:	45da      	cmp	sl, fp
 80108f2:	bf2c      	ite	cs
 80108f4:	2300      	movcs	r3, #0
 80108f6:	2301      	movcc	r3, #1
 80108f8:	9a04      	ldr	r2, [sp, #16]
 80108fa:	005b      	lsls	r3, r3, #1
 80108fc:	210d      	movs	r1, #13
 80108fe:	a80a      	add	r0, sp, #40	@ 0x28
 8010900:	f7ff fe80 	bl	8010604 <uxr_buffer_submessage_header>
 8010904:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 8010908:	fbb7 f2fc 	udiv	r2, r7, ip
 801090c:	fb0c 7212 	mls	r2, ip, r2, r7
 8010910:	b292      	uxth	r2, r2
 8010912:	6863      	ldr	r3, [r4, #4]
 8010914:	fbb3 f3fc 	udiv	r3, r3, ip
 8010918:	fb02 f303 	mul.w	r3, r2, r3
 801091c:	6822      	ldr	r2, [r4, #0]
 801091e:	2101      	movs	r1, #1
 8010920:	f842 b003 	str.w	fp, [r2, r3]
 8010924:	4638      	mov	r0, r7
 8010926:	f002 feef 	bl	8013708 <uxr_seq_num_add>
 801092a:	9b05      	ldr	r3, [sp, #20]
 801092c:	9e03      	ldr	r6, [sp, #12]
 801092e:	f1a3 0208 	sub.w	r2, r3, #8
 8010932:	f108 0104 	add.w	r1, r8, #4
 8010936:	4607      	mov	r7, r0
 8010938:	eba2 0208 	sub.w	r2, r2, r8
 801093c:	4449      	add	r1, r9
 801093e:	4630      	mov	r0, r6
 8010940:	f7f7 fda0 	bl	8008484 <ucdr_init_buffer>
 8010944:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 8010946:	81e7      	strh	r7, [r4, #14]
 8010948:	1d1a      	adds	r2, r3, #4
 801094a:	f5b2 3f80 	cmp.w	r2, #65536	@ 0x10000
 801094e:	bf28      	it	cs
 8010950:	2200      	movcs	r2, #0
 8010952:	2300      	movs	r3, #0
 8010954:	b292      	uxth	r2, r2
 8010956:	2107      	movs	r1, #7
 8010958:	4630      	mov	r0, r6
 801095a:	f7ff fe53 	bl	8010604 <uxr_buffer_submessage_header>
 801095e:	9906      	ldr	r1, [sp, #24]
 8010960:	aa09      	add	r2, sp, #36	@ 0x24
 8010962:	4628      	mov	r0, r5
 8010964:	f7ff f89e 	bl	800faa4 <uxr_init_base_object_request>
 8010968:	4604      	mov	r4, r0
 801096a:	b320      	cbz	r0, 80109b6 <uxr_prepare_output_stream_fragmented+0x14e>
 801096c:	9e03      	ldr	r6, [sp, #12]
 801096e:	a909      	add	r1, sp, #36	@ 0x24
 8010970:	4630      	mov	r0, r6
 8010972:	f000 feef 	bl	8011754 <uxr_serialize_WRITE_DATA_Payload_Data>
 8010976:	e9d6 2101 	ldrd	r2, r1, [r6, #4]
 801097a:	4630      	mov	r0, r6
 801097c:	1a52      	subs	r2, r2, r1
 801097e:	f7f7 fd81 	bl	8008484 <ucdr_init_buffer>
 8010982:	9b07      	ldr	r3, [sp, #28]
 8010984:	f8c5 30c0 	str.w	r3, [r5, #192]	@ 0xc0
 8010988:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801098a:	f8c5 30b8 	str.w	r3, [r5, #184]	@ 0xb8
 801098e:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8010990:	491a      	ldr	r1, [pc, #104]	@ (80109fc <uxr_prepare_output_stream_fragmented+0x194>)
 8010992:	f8c5 a0c4 	str.w	sl, [r5, #196]	@ 0xc4
 8010996:	4630      	mov	r0, r6
 8010998:	f8c5 30bc 	str.w	r3, [r5, #188]	@ 0xbc
 801099c:	462a      	mov	r2, r5
 801099e:	f7f7 fd45 	bl	800842c <ucdr_set_on_full_buffer_callback>
 80109a2:	4620      	mov	r0, r4
 80109a4:	b013      	add	sp, #76	@ 0x4c
 80109a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80109aa:	991e      	ldr	r1, [sp, #120]	@ 0x78
 80109ac:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80109ae:	4628      	mov	r0, r5
 80109b0:	4798      	blx	r3
 80109b2:	b920      	cbnz	r0, 80109be <uxr_prepare_output_stream_fragmented+0x156>
 80109b4:	2400      	movs	r4, #0
 80109b6:	4620      	mov	r0, r4
 80109b8:	b013      	add	sp, #76	@ 0x4c
 80109ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80109be:	4620      	mov	r0, r4
 80109c0:	f002 fe84 	bl	80136cc <get_available_free_slots>
 80109c4:	2800      	cmp	r0, #0
 80109c6:	f47f af69 	bne.w	801089c <uxr_prepare_output_stream_fragmented+0x34>
 80109ca:	e7f3      	b.n	80109b4 <uxr_prepare_output_stream_fragmented+0x14c>
 80109cc:	4638      	mov	r0, r7
 80109ce:	2101      	movs	r1, #1
 80109d0:	f002 fe9a 	bl	8013708 <uxr_seq_num_add>
 80109d4:	8921      	ldrh	r1, [r4, #8]
 80109d6:	fbb0 f2f1 	udiv	r2, r0, r1
 80109da:	fb01 0212 	mls	r2, r1, r2, r0
 80109de:	b292      	uxth	r2, r2
 80109e0:	6863      	ldr	r3, [r4, #4]
 80109e2:	fbb3 f3f1 	udiv	r3, r3, r1
 80109e6:	fb02 f303 	mul.w	r3, r2, r3
 80109ea:	6822      	ldr	r2, [r4, #0]
 80109ec:	3304      	adds	r3, #4
 80109ee:	eb02 0903 	add.w	r9, r2, r3
 80109f2:	4607      	mov	r7, r0
 80109f4:	7b23      	ldrb	r3, [r4, #12]
 80109f6:	f859 8c04 	ldr.w	r8, [r9, #-4]
 80109fa:	e767      	b.n	80108cc <uxr_prepare_output_stream_fragmented+0x64>
 80109fc:	080106f1 	.word	0x080106f1

08010a00 <uxr_serialize_message_header>:
 8010a00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010a04:	4617      	mov	r7, r2
 8010a06:	4604      	mov	r4, r0
 8010a08:	461e      	mov	r6, r3
 8010a0a:	460d      	mov	r5, r1
 8010a0c:	f8dd 8018 	ldr.w	r8, [sp, #24]
 8010a10:	f7f6 fc08 	bl	8007224 <ucdr_serialize_uint8_t>
 8010a14:	4639      	mov	r1, r7
 8010a16:	4620      	mov	r0, r4
 8010a18:	f7f6 fc04 	bl	8007224 <ucdr_serialize_uint8_t>
 8010a1c:	4632      	mov	r2, r6
 8010a1e:	2101      	movs	r1, #1
 8010a20:	4620      	mov	r0, r4
 8010a22:	f7f6 fcb5 	bl	8007390 <ucdr_serialize_endian_uint16_t>
 8010a26:	062b      	lsls	r3, r5, #24
 8010a28:	d501      	bpl.n	8010a2e <uxr_serialize_message_header+0x2e>
 8010a2a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010a2e:	4641      	mov	r1, r8
 8010a30:	4620      	mov	r0, r4
 8010a32:	2204      	movs	r2, #4
 8010a34:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010a38:	f001 bffe 	b.w	8012a38 <ucdr_serialize_array_uint8_t>

08010a3c <uxr_deserialize_message_header>:
 8010a3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010a40:	4617      	mov	r7, r2
 8010a42:	4604      	mov	r4, r0
 8010a44:	461e      	mov	r6, r3
 8010a46:	460d      	mov	r5, r1
 8010a48:	f8dd 8018 	ldr.w	r8, [sp, #24]
 8010a4c:	f7f6 fc00 	bl	8007250 <ucdr_deserialize_uint8_t>
 8010a50:	4639      	mov	r1, r7
 8010a52:	4620      	mov	r0, r4
 8010a54:	f7f6 fbfc 	bl	8007250 <ucdr_deserialize_uint8_t>
 8010a58:	4632      	mov	r2, r6
 8010a5a:	2101      	movs	r1, #1
 8010a5c:	4620      	mov	r0, r4
 8010a5e:	f7f6 fd8d 	bl	800757c <ucdr_deserialize_endian_uint16_t>
 8010a62:	f995 3000 	ldrsb.w	r3, [r5]
 8010a66:	2b00      	cmp	r3, #0
 8010a68:	da01      	bge.n	8010a6e <uxr_deserialize_message_header+0x32>
 8010a6a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010a6e:	4641      	mov	r1, r8
 8010a70:	4620      	mov	r0, r4
 8010a72:	2204      	movs	r2, #4
 8010a74:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010a78:	f002 b842 	b.w	8012b00 <ucdr_deserialize_array_uint8_t>

08010a7c <uxr_serialize_submessage_header>:
 8010a7c:	b570      	push	{r4, r5, r6, lr}
 8010a7e:	4616      	mov	r6, r2
 8010a80:	4604      	mov	r4, r0
 8010a82:	461d      	mov	r5, r3
 8010a84:	f7f6 fbce 	bl	8007224 <ucdr_serialize_uint8_t>
 8010a88:	4631      	mov	r1, r6
 8010a8a:	4620      	mov	r0, r4
 8010a8c:	f7f6 fbca 	bl	8007224 <ucdr_serialize_uint8_t>
 8010a90:	462a      	mov	r2, r5
 8010a92:	4620      	mov	r0, r4
 8010a94:	2101      	movs	r1, #1
 8010a96:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8010a9a:	f7f6 bc79 	b.w	8007390 <ucdr_serialize_endian_uint16_t>
 8010a9e:	bf00      	nop

08010aa0 <uxr_deserialize_submessage_header>:
 8010aa0:	b570      	push	{r4, r5, r6, lr}
 8010aa2:	4616      	mov	r6, r2
 8010aa4:	4604      	mov	r4, r0
 8010aa6:	461d      	mov	r5, r3
 8010aa8:	f7f6 fbd2 	bl	8007250 <ucdr_deserialize_uint8_t>
 8010aac:	4631      	mov	r1, r6
 8010aae:	4620      	mov	r0, r4
 8010ab0:	f7f6 fbce 	bl	8007250 <ucdr_deserialize_uint8_t>
 8010ab4:	462a      	mov	r2, r5
 8010ab6:	4620      	mov	r0, r4
 8010ab8:	2101      	movs	r1, #1
 8010aba:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8010abe:	f7f6 bd5d 	b.w	800757c <ucdr_deserialize_endian_uint16_t>
 8010ac2:	bf00      	nop

08010ac4 <uxr_serialize_CLIENT_Representation>:
 8010ac4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010ac8:	2204      	movs	r2, #4
 8010aca:	460e      	mov	r6, r1
 8010acc:	4605      	mov	r5, r0
 8010ace:	f001 ffb3 	bl	8012a38 <ucdr_serialize_array_uint8_t>
 8010ad2:	2202      	movs	r2, #2
 8010ad4:	1d31      	adds	r1, r6, #4
 8010ad6:	4604      	mov	r4, r0
 8010ad8:	4628      	mov	r0, r5
 8010ada:	f001 ffad 	bl	8012a38 <ucdr_serialize_array_uint8_t>
 8010ade:	2202      	movs	r2, #2
 8010ae0:	4004      	ands	r4, r0
 8010ae2:	1db1      	adds	r1, r6, #6
 8010ae4:	4628      	mov	r0, r5
 8010ae6:	f001 ffa7 	bl	8012a38 <ucdr_serialize_array_uint8_t>
 8010aea:	b2e4      	uxtb	r4, r4
 8010aec:	2204      	movs	r2, #4
 8010aee:	4004      	ands	r4, r0
 8010af0:	f106 0108 	add.w	r1, r6, #8
 8010af4:	4628      	mov	r0, r5
 8010af6:	f001 ff9f 	bl	8012a38 <ucdr_serialize_array_uint8_t>
 8010afa:	7b31      	ldrb	r1, [r6, #12]
 8010afc:	ea00 0804 	and.w	r8, r0, r4
 8010b00:	4628      	mov	r0, r5
 8010b02:	f7f6 fb8f 	bl	8007224 <ucdr_serialize_uint8_t>
 8010b06:	7b71      	ldrb	r1, [r6, #13]
 8010b08:	ea08 0800 	and.w	r8, r8, r0
 8010b0c:	4628      	mov	r0, r5
 8010b0e:	f7f6 fb5b 	bl	80071c8 <ucdr_serialize_bool>
 8010b12:	7b73      	ldrb	r3, [r6, #13]
 8010b14:	ea08 0800 	and.w	r8, r8, r0
 8010b18:	b93b      	cbnz	r3, 8010b2a <uxr_serialize_CLIENT_Representation+0x66>
 8010b1a:	8bb1      	ldrh	r1, [r6, #28]
 8010b1c:	4628      	mov	r0, r5
 8010b1e:	f7f6 fbad 	bl	800727c <ucdr_serialize_uint16_t>
 8010b22:	ea08 0000 	and.w	r0, r8, r0
 8010b26:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010b2a:	6931      	ldr	r1, [r6, #16]
 8010b2c:	4628      	mov	r0, r5
 8010b2e:	f7f6 fd95 	bl	800765c <ucdr_serialize_uint32_t>
 8010b32:	6933      	ldr	r3, [r6, #16]
 8010b34:	b1e3      	cbz	r3, 8010b70 <uxr_serialize_CLIENT_Representation+0xac>
 8010b36:	b1c0      	cbz	r0, 8010b6a <uxr_serialize_CLIENT_Representation+0xa6>
 8010b38:	4637      	mov	r7, r6
 8010b3a:	f04f 0900 	mov.w	r9, #0
 8010b3e:	e001      	b.n	8010b44 <uxr_serialize_CLIENT_Representation+0x80>
 8010b40:	3708      	adds	r7, #8
 8010b42:	b194      	cbz	r4, 8010b6a <uxr_serialize_CLIENT_Representation+0xa6>
 8010b44:	6979      	ldr	r1, [r7, #20]
 8010b46:	4628      	mov	r0, r5
 8010b48:	f002 f89a 	bl	8012c80 <ucdr_serialize_string>
 8010b4c:	69b9      	ldr	r1, [r7, #24]
 8010b4e:	4604      	mov	r4, r0
 8010b50:	4628      	mov	r0, r5
 8010b52:	f002 f895 	bl	8012c80 <ucdr_serialize_string>
 8010b56:	6933      	ldr	r3, [r6, #16]
 8010b58:	f109 0901 	add.w	r9, r9, #1
 8010b5c:	4004      	ands	r4, r0
 8010b5e:	4599      	cmp	r9, r3
 8010b60:	b2e4      	uxtb	r4, r4
 8010b62:	d3ed      	bcc.n	8010b40 <uxr_serialize_CLIENT_Representation+0x7c>
 8010b64:	ea08 0804 	and.w	r8, r8, r4
 8010b68:	e7d7      	b.n	8010b1a <uxr_serialize_CLIENT_Representation+0x56>
 8010b6a:	f04f 0800 	mov.w	r8, #0
 8010b6e:	e7d4      	b.n	8010b1a <uxr_serialize_CLIENT_Representation+0x56>
 8010b70:	ea08 0800 	and.w	r8, r8, r0
 8010b74:	e7d1      	b.n	8010b1a <uxr_serialize_CLIENT_Representation+0x56>
 8010b76:	bf00      	nop

08010b78 <uxr_deserialize_CLIENT_Representation>:
 8010b78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010b7c:	2204      	movs	r2, #4
 8010b7e:	460c      	mov	r4, r1
 8010b80:	4605      	mov	r5, r0
 8010b82:	f001 ffbd 	bl	8012b00 <ucdr_deserialize_array_uint8_t>
 8010b86:	2202      	movs	r2, #2
 8010b88:	1d21      	adds	r1, r4, #4
 8010b8a:	4606      	mov	r6, r0
 8010b8c:	4628      	mov	r0, r5
 8010b8e:	f001 ffb7 	bl	8012b00 <ucdr_deserialize_array_uint8_t>
 8010b92:	2202      	movs	r2, #2
 8010b94:	4006      	ands	r6, r0
 8010b96:	1da1      	adds	r1, r4, #6
 8010b98:	4628      	mov	r0, r5
 8010b9a:	f001 ffb1 	bl	8012b00 <ucdr_deserialize_array_uint8_t>
 8010b9e:	b2f6      	uxtb	r6, r6
 8010ba0:	2204      	movs	r2, #4
 8010ba2:	4006      	ands	r6, r0
 8010ba4:	f104 0108 	add.w	r1, r4, #8
 8010ba8:	4628      	mov	r0, r5
 8010baa:	f001 ffa9 	bl	8012b00 <ucdr_deserialize_array_uint8_t>
 8010bae:	f104 010c 	add.w	r1, r4, #12
 8010bb2:	ea00 0706 	and.w	r7, r0, r6
 8010bb6:	4628      	mov	r0, r5
 8010bb8:	f7f6 fb4a 	bl	8007250 <ucdr_deserialize_uint8_t>
 8010bbc:	f104 010d 	add.w	r1, r4, #13
 8010bc0:	4007      	ands	r7, r0
 8010bc2:	4628      	mov	r0, r5
 8010bc4:	f7f6 fb16 	bl	80071f4 <ucdr_deserialize_bool>
 8010bc8:	7b63      	ldrb	r3, [r4, #13]
 8010bca:	4007      	ands	r7, r0
 8010bcc:	b93b      	cbnz	r3, 8010bde <uxr_deserialize_CLIENT_Representation+0x66>
 8010bce:	f104 011c 	add.w	r1, r4, #28
 8010bd2:	4628      	mov	r0, r5
 8010bd4:	f7f6 fc56 	bl	8007484 <ucdr_deserialize_uint16_t>
 8010bd8:	4038      	ands	r0, r7
 8010bda:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010bde:	f104 0110 	add.w	r1, r4, #16
 8010be2:	4628      	mov	r0, r5
 8010be4:	f7f6 fe64 	bl	80078b0 <ucdr_deserialize_uint32_t>
 8010be8:	6923      	ldr	r3, [r4, #16]
 8010bea:	2b01      	cmp	r3, #1
 8010bec:	d903      	bls.n	8010bf6 <uxr_deserialize_CLIENT_Representation+0x7e>
 8010bee:	2301      	movs	r3, #1
 8010bf0:	75ab      	strb	r3, [r5, #22]
 8010bf2:	2700      	movs	r7, #0
 8010bf4:	e7eb      	b.n	8010bce <uxr_deserialize_CLIENT_Representation+0x56>
 8010bf6:	b30b      	cbz	r3, 8010c3c <uxr_deserialize_CLIENT_Representation+0xc4>
 8010bf8:	2800      	cmp	r0, #0
 8010bfa:	d0fa      	beq.n	8010bf2 <uxr_deserialize_CLIENT_Representation+0x7a>
 8010bfc:	46a0      	mov	r8, r4
 8010bfe:	f04f 0900 	mov.w	r9, #0
 8010c02:	e003      	b.n	8010c0c <uxr_deserialize_CLIENT_Representation+0x94>
 8010c04:	f108 0808 	add.w	r8, r8, #8
 8010c08:	2e00      	cmp	r6, #0
 8010c0a:	d0f2      	beq.n	8010bf2 <uxr_deserialize_CLIENT_Representation+0x7a>
 8010c0c:	f8d8 1014 	ldr.w	r1, [r8, #20]
 8010c10:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8010c14:	4628      	mov	r0, r5
 8010c16:	f002 f841 	bl	8012c9c <ucdr_deserialize_string>
 8010c1a:	f8d8 1018 	ldr.w	r1, [r8, #24]
 8010c1e:	4606      	mov	r6, r0
 8010c20:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8010c24:	4628      	mov	r0, r5
 8010c26:	f002 f839 	bl	8012c9c <ucdr_deserialize_string>
 8010c2a:	6923      	ldr	r3, [r4, #16]
 8010c2c:	f109 0901 	add.w	r9, r9, #1
 8010c30:	4006      	ands	r6, r0
 8010c32:	4599      	cmp	r9, r3
 8010c34:	b2f6      	uxtb	r6, r6
 8010c36:	d3e5      	bcc.n	8010c04 <uxr_deserialize_CLIENT_Representation+0x8c>
 8010c38:	4037      	ands	r7, r6
 8010c3a:	e7c8      	b.n	8010bce <uxr_deserialize_CLIENT_Representation+0x56>
 8010c3c:	4007      	ands	r7, r0
 8010c3e:	e7c6      	b.n	8010bce <uxr_deserialize_CLIENT_Representation+0x56>

08010c40 <uxr_serialize_AGENT_Representation>:
 8010c40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010c44:	2204      	movs	r2, #4
 8010c46:	460f      	mov	r7, r1
 8010c48:	4605      	mov	r5, r0
 8010c4a:	f001 fef5 	bl	8012a38 <ucdr_serialize_array_uint8_t>
 8010c4e:	2202      	movs	r2, #2
 8010c50:	4604      	mov	r4, r0
 8010c52:	1d39      	adds	r1, r7, #4
 8010c54:	4628      	mov	r0, r5
 8010c56:	f001 feef 	bl	8012a38 <ucdr_serialize_array_uint8_t>
 8010c5a:	4020      	ands	r0, r4
 8010c5c:	2202      	movs	r2, #2
 8010c5e:	b2c4      	uxtb	r4, r0
 8010c60:	1db9      	adds	r1, r7, #6
 8010c62:	4628      	mov	r0, r5
 8010c64:	f001 fee8 	bl	8012a38 <ucdr_serialize_array_uint8_t>
 8010c68:	7a39      	ldrb	r1, [r7, #8]
 8010c6a:	4004      	ands	r4, r0
 8010c6c:	4628      	mov	r0, r5
 8010c6e:	f7f6 faab 	bl	80071c8 <ucdr_serialize_bool>
 8010c72:	7a3b      	ldrb	r3, [r7, #8]
 8010c74:	ea00 0804 	and.w	r8, r0, r4
 8010c78:	b913      	cbnz	r3, 8010c80 <uxr_serialize_AGENT_Representation+0x40>
 8010c7a:	4640      	mov	r0, r8
 8010c7c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010c80:	68f9      	ldr	r1, [r7, #12]
 8010c82:	4628      	mov	r0, r5
 8010c84:	f7f6 fcea 	bl	800765c <ucdr_serialize_uint32_t>
 8010c88:	68fb      	ldr	r3, [r7, #12]
 8010c8a:	b303      	cbz	r3, 8010cce <uxr_serialize_AGENT_Representation+0x8e>
 8010c8c:	b1d0      	cbz	r0, 8010cc4 <uxr_serialize_AGENT_Representation+0x84>
 8010c8e:	463e      	mov	r6, r7
 8010c90:	f04f 0900 	mov.w	r9, #0
 8010c94:	e001      	b.n	8010c9a <uxr_serialize_AGENT_Representation+0x5a>
 8010c96:	3608      	adds	r6, #8
 8010c98:	b1a4      	cbz	r4, 8010cc4 <uxr_serialize_AGENT_Representation+0x84>
 8010c9a:	6931      	ldr	r1, [r6, #16]
 8010c9c:	4628      	mov	r0, r5
 8010c9e:	f001 ffef 	bl	8012c80 <ucdr_serialize_string>
 8010ca2:	6971      	ldr	r1, [r6, #20]
 8010ca4:	4604      	mov	r4, r0
 8010ca6:	4628      	mov	r0, r5
 8010ca8:	f001 ffea 	bl	8012c80 <ucdr_serialize_string>
 8010cac:	68fb      	ldr	r3, [r7, #12]
 8010cae:	f109 0901 	add.w	r9, r9, #1
 8010cb2:	4004      	ands	r4, r0
 8010cb4:	4599      	cmp	r9, r3
 8010cb6:	b2e4      	uxtb	r4, r4
 8010cb8:	d3ed      	bcc.n	8010c96 <uxr_serialize_AGENT_Representation+0x56>
 8010cba:	ea08 0804 	and.w	r8, r8, r4
 8010cbe:	4640      	mov	r0, r8
 8010cc0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010cc4:	f04f 0800 	mov.w	r8, #0
 8010cc8:	4640      	mov	r0, r8
 8010cca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010cce:	ea08 0800 	and.w	r8, r8, r0
 8010cd2:	e7d2      	b.n	8010c7a <uxr_serialize_AGENT_Representation+0x3a>

08010cd4 <uxr_serialize_DATAWRITER_Representation>:
 8010cd4:	b570      	push	{r4, r5, r6, lr}
 8010cd6:	460d      	mov	r5, r1
 8010cd8:	7809      	ldrb	r1, [r1, #0]
 8010cda:	4606      	mov	r6, r0
 8010cdc:	f7f6 faa2 	bl	8007224 <ucdr_serialize_uint8_t>
 8010ce0:	4604      	mov	r4, r0
 8010ce2:	b130      	cbz	r0, 8010cf2 <uxr_serialize_DATAWRITER_Representation+0x1e>
 8010ce4:	782b      	ldrb	r3, [r5, #0]
 8010ce6:	2b02      	cmp	r3, #2
 8010ce8:	d00c      	beq.n	8010d04 <uxr_serialize_DATAWRITER_Representation+0x30>
 8010cea:	2b03      	cmp	r3, #3
 8010cec:	d010      	beq.n	8010d10 <uxr_serialize_DATAWRITER_Representation+0x3c>
 8010cee:	2b01      	cmp	r3, #1
 8010cf0:	d008      	beq.n	8010d04 <uxr_serialize_DATAWRITER_Representation+0x30>
 8010cf2:	2202      	movs	r2, #2
 8010cf4:	f505 7102 	add.w	r1, r5, #520	@ 0x208
 8010cf8:	4630      	mov	r0, r6
 8010cfa:	f001 fe9d 	bl	8012a38 <ucdr_serialize_array_uint8_t>
 8010cfe:	4020      	ands	r0, r4
 8010d00:	b2c0      	uxtb	r0, r0
 8010d02:	bd70      	pop	{r4, r5, r6, pc}
 8010d04:	6869      	ldr	r1, [r5, #4]
 8010d06:	4630      	mov	r0, r6
 8010d08:	f001 ffba 	bl	8012c80 <ucdr_serialize_string>
 8010d0c:	4604      	mov	r4, r0
 8010d0e:	e7f0      	b.n	8010cf2 <uxr_serialize_DATAWRITER_Representation+0x1e>
 8010d10:	4629      	mov	r1, r5
 8010d12:	4630      	mov	r0, r6
 8010d14:	f851 2f04 	ldr.w	r2, [r1, #4]!
 8010d18:	3104      	adds	r1, #4
 8010d1a:	f001 ff83 	bl	8012c24 <ucdr_serialize_sequence_uint8_t>
 8010d1e:	4604      	mov	r4, r0
 8010d20:	e7e7      	b.n	8010cf2 <uxr_serialize_DATAWRITER_Representation+0x1e>
 8010d22:	bf00      	nop

08010d24 <uxr_serialize_ObjectVariant.part.0>:
 8010d24:	b570      	push	{r4, r5, r6, lr}
 8010d26:	780b      	ldrb	r3, [r1, #0]
 8010d28:	3b01      	subs	r3, #1
 8010d2a:	460c      	mov	r4, r1
 8010d2c:	4605      	mov	r5, r0
 8010d2e:	2b0d      	cmp	r3, #13
 8010d30:	d816      	bhi.n	8010d60 <uxr_serialize_ObjectVariant.part.0+0x3c>
 8010d32:	e8df f003 	tbb	[pc, r3]
 8010d36:	0733      	.short	0x0733
 8010d38:	07071717 	.word	0x07071717
 8010d3c:	0c150707 	.word	0x0c150707
 8010d40:	4c510c0c 	.word	0x4c510c0c
 8010d44:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8010d48:	3104      	adds	r1, #4
 8010d4a:	f7ff bfc3 	b.w	8010cd4 <uxr_serialize_DATAWRITER_Representation>
 8010d4e:	7909      	ldrb	r1, [r1, #4]
 8010d50:	f7f6 fa68 	bl	8007224 <ucdr_serialize_uint8_t>
 8010d54:	b300      	cbz	r0, 8010d98 <uxr_serialize_ObjectVariant.part.0+0x74>
 8010d56:	7923      	ldrb	r3, [r4, #4]
 8010d58:	2b01      	cmp	r3, #1
 8010d5a:	d042      	beq.n	8010de2 <uxr_serialize_ObjectVariant.part.0+0xbe>
 8010d5c:	2b02      	cmp	r3, #2
 8010d5e:	d040      	beq.n	8010de2 <uxr_serialize_ObjectVariant.part.0+0xbe>
 8010d60:	2001      	movs	r0, #1
 8010d62:	bd70      	pop	{r4, r5, r6, pc}
 8010d64:	7909      	ldrb	r1, [r1, #4]
 8010d66:	f7f6 fa5d 	bl	8007224 <ucdr_serialize_uint8_t>
 8010d6a:	4606      	mov	r6, r0
 8010d6c:	b158      	cbz	r0, 8010d86 <uxr_serialize_ObjectVariant.part.0+0x62>
 8010d6e:	7923      	ldrb	r3, [r4, #4]
 8010d70:	2b02      	cmp	r3, #2
 8010d72:	d03c      	beq.n	8010dee <uxr_serialize_ObjectVariant.part.0+0xca>
 8010d74:	2b03      	cmp	r3, #3
 8010d76:	d106      	bne.n	8010d86 <uxr_serialize_ObjectVariant.part.0+0x62>
 8010d78:	68a2      	ldr	r2, [r4, #8]
 8010d7a:	f104 010c 	add.w	r1, r4, #12
 8010d7e:	4628      	mov	r0, r5
 8010d80:	f001 ff50 	bl	8012c24 <ucdr_serialize_sequence_uint8_t>
 8010d84:	4606      	mov	r6, r0
 8010d86:	2202      	movs	r2, #2
 8010d88:	f504 7103 	add.w	r1, r4, #524	@ 0x20c
 8010d8c:	4628      	mov	r0, r5
 8010d8e:	f001 fe53 	bl	8012a38 <ucdr_serialize_array_uint8_t>
 8010d92:	4030      	ands	r0, r6
 8010d94:	b2c0      	uxtb	r0, r0
 8010d96:	bd70      	pop	{r4, r5, r6, pc}
 8010d98:	2000      	movs	r0, #0
 8010d9a:	bd70      	pop	{r4, r5, r6, pc}
 8010d9c:	7909      	ldrb	r1, [r1, #4]
 8010d9e:	f7f6 fa41 	bl	8007224 <ucdr_serialize_uint8_t>
 8010da2:	4606      	mov	r6, r0
 8010da4:	b158      	cbz	r0, 8010dbe <uxr_serialize_ObjectVariant.part.0+0x9a>
 8010da6:	7923      	ldrb	r3, [r4, #4]
 8010da8:	2b02      	cmp	r3, #2
 8010daa:	d003      	beq.n	8010db4 <uxr_serialize_ObjectVariant.part.0+0x90>
 8010dac:	2b03      	cmp	r3, #3
 8010dae:	d024      	beq.n	8010dfa <uxr_serialize_ObjectVariant.part.0+0xd6>
 8010db0:	2b01      	cmp	r3, #1
 8010db2:	d104      	bne.n	8010dbe <uxr_serialize_ObjectVariant.part.0+0x9a>
 8010db4:	68a1      	ldr	r1, [r4, #8]
 8010db6:	4628      	mov	r0, r5
 8010db8:	f001 ff62 	bl	8012c80 <ucdr_serialize_string>
 8010dbc:	4606      	mov	r6, r0
 8010dbe:	f9b4 120c 	ldrsh.w	r1, [r4, #524]	@ 0x20c
 8010dc2:	4628      	mov	r0, r5
 8010dc4:	f7f6 ff56 	bl	8007c74 <ucdr_serialize_int16_t>
 8010dc8:	4030      	ands	r0, r6
 8010dca:	b2c0      	uxtb	r0, r0
 8010dcc:	bd70      	pop	{r4, r5, r6, pc}
 8010dce:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8010dd2:	3104      	adds	r1, #4
 8010dd4:	f7ff be76 	b.w	8010ac4 <uxr_serialize_CLIENT_Representation>
 8010dd8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8010ddc:	3104      	adds	r1, #4
 8010dde:	f7ff bf2f 	b.w	8010c40 <uxr_serialize_AGENT_Representation>
 8010de2:	68a1      	ldr	r1, [r4, #8]
 8010de4:	4628      	mov	r0, r5
 8010de6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8010dea:	f001 bf49 	b.w	8012c80 <ucdr_serialize_string>
 8010dee:	68a1      	ldr	r1, [r4, #8]
 8010df0:	4628      	mov	r0, r5
 8010df2:	f001 ff45 	bl	8012c80 <ucdr_serialize_string>
 8010df6:	4606      	mov	r6, r0
 8010df8:	e7c5      	b.n	8010d86 <uxr_serialize_ObjectVariant.part.0+0x62>
 8010dfa:	68a2      	ldr	r2, [r4, #8]
 8010dfc:	f104 010c 	add.w	r1, r4, #12
 8010e00:	4628      	mov	r0, r5
 8010e02:	f001 ff0f 	bl	8012c24 <ucdr_serialize_sequence_uint8_t>
 8010e06:	4606      	mov	r6, r0
 8010e08:	e7d9      	b.n	8010dbe <uxr_serialize_ObjectVariant.part.0+0x9a>
 8010e0a:	bf00      	nop

08010e0c <uxr_deserialize_DATAWRITER_Representation>:
 8010e0c:	b570      	push	{r4, r5, r6, lr}
 8010e0e:	4606      	mov	r6, r0
 8010e10:	460d      	mov	r5, r1
 8010e12:	f7f6 fa1d 	bl	8007250 <ucdr_deserialize_uint8_t>
 8010e16:	4604      	mov	r4, r0
 8010e18:	b130      	cbz	r0, 8010e28 <uxr_deserialize_DATAWRITER_Representation+0x1c>
 8010e1a:	782b      	ldrb	r3, [r5, #0]
 8010e1c:	2b02      	cmp	r3, #2
 8010e1e:	d00c      	beq.n	8010e3a <uxr_deserialize_DATAWRITER_Representation+0x2e>
 8010e20:	2b03      	cmp	r3, #3
 8010e22:	d012      	beq.n	8010e4a <uxr_deserialize_DATAWRITER_Representation+0x3e>
 8010e24:	2b01      	cmp	r3, #1
 8010e26:	d008      	beq.n	8010e3a <uxr_deserialize_DATAWRITER_Representation+0x2e>
 8010e28:	2202      	movs	r2, #2
 8010e2a:	f505 7102 	add.w	r1, r5, #520	@ 0x208
 8010e2e:	4630      	mov	r0, r6
 8010e30:	f001 fe66 	bl	8012b00 <ucdr_deserialize_array_uint8_t>
 8010e34:	4020      	ands	r0, r4
 8010e36:	b2c0      	uxtb	r0, r0
 8010e38:	bd70      	pop	{r4, r5, r6, pc}
 8010e3a:	6869      	ldr	r1, [r5, #4]
 8010e3c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8010e40:	4630      	mov	r0, r6
 8010e42:	f001 ff2b 	bl	8012c9c <ucdr_deserialize_string>
 8010e46:	4604      	mov	r4, r0
 8010e48:	e7ee      	b.n	8010e28 <uxr_deserialize_DATAWRITER_Representation+0x1c>
 8010e4a:	1d2b      	adds	r3, r5, #4
 8010e4c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8010e50:	f105 0108 	add.w	r1, r5, #8
 8010e54:	4630      	mov	r0, r6
 8010e56:	f001 fef7 	bl	8012c48 <ucdr_deserialize_sequence_uint8_t>
 8010e5a:	4604      	mov	r4, r0
 8010e5c:	e7e4      	b.n	8010e28 <uxr_deserialize_DATAWRITER_Representation+0x1c>
 8010e5e:	bf00      	nop

08010e60 <uxr_serialize_OBJK_DomainParticipant_Binary>:
 8010e60:	b570      	push	{r4, r5, r6, lr}
 8010e62:	460d      	mov	r5, r1
 8010e64:	7809      	ldrb	r1, [r1, #0]
 8010e66:	4606      	mov	r6, r0
 8010e68:	f7f6 f9ae 	bl	80071c8 <ucdr_serialize_bool>
 8010e6c:	782b      	ldrb	r3, [r5, #0]
 8010e6e:	4604      	mov	r4, r0
 8010e70:	b94b      	cbnz	r3, 8010e86 <uxr_serialize_OBJK_DomainParticipant_Binary+0x26>
 8010e72:	7a29      	ldrb	r1, [r5, #8]
 8010e74:	4630      	mov	r0, r6
 8010e76:	f7f6 f9a7 	bl	80071c8 <ucdr_serialize_bool>
 8010e7a:	7a2b      	ldrb	r3, [r5, #8]
 8010e7c:	4004      	ands	r4, r0
 8010e7e:	b2e4      	uxtb	r4, r4
 8010e80:	b943      	cbnz	r3, 8010e94 <uxr_serialize_OBJK_DomainParticipant_Binary+0x34>
 8010e82:	4620      	mov	r0, r4
 8010e84:	bd70      	pop	{r4, r5, r6, pc}
 8010e86:	6869      	ldr	r1, [r5, #4]
 8010e88:	4630      	mov	r0, r6
 8010e8a:	f001 fef9 	bl	8012c80 <ucdr_serialize_string>
 8010e8e:	4004      	ands	r4, r0
 8010e90:	b2e4      	uxtb	r4, r4
 8010e92:	e7ee      	b.n	8010e72 <uxr_serialize_OBJK_DomainParticipant_Binary+0x12>
 8010e94:	68e9      	ldr	r1, [r5, #12]
 8010e96:	4630      	mov	r0, r6
 8010e98:	f001 fef2 	bl	8012c80 <ucdr_serialize_string>
 8010e9c:	4004      	ands	r4, r0
 8010e9e:	4620      	mov	r0, r4
 8010ea0:	bd70      	pop	{r4, r5, r6, pc}
 8010ea2:	bf00      	nop

08010ea4 <uxr_serialize_OBJK_Topic_Binary>:
 8010ea4:	b570      	push	{r4, r5, r6, lr}
 8010ea6:	460d      	mov	r5, r1
 8010ea8:	6809      	ldr	r1, [r1, #0]
 8010eaa:	4606      	mov	r6, r0
 8010eac:	f001 fee8 	bl	8012c80 <ucdr_serialize_string>
 8010eb0:	7929      	ldrb	r1, [r5, #4]
 8010eb2:	4604      	mov	r4, r0
 8010eb4:	4630      	mov	r0, r6
 8010eb6:	f7f6 f987 	bl	80071c8 <ucdr_serialize_bool>
 8010eba:	792b      	ldrb	r3, [r5, #4]
 8010ebc:	4004      	ands	r4, r0
 8010ebe:	b2e4      	uxtb	r4, r4
 8010ec0:	b943      	cbnz	r3, 8010ed4 <uxr_serialize_OBJK_Topic_Binary+0x30>
 8010ec2:	7b29      	ldrb	r1, [r5, #12]
 8010ec4:	4630      	mov	r0, r6
 8010ec6:	f7f6 f97f 	bl	80071c8 <ucdr_serialize_bool>
 8010eca:	7b2b      	ldrb	r3, [r5, #12]
 8010ecc:	4004      	ands	r4, r0
 8010ece:	b93b      	cbnz	r3, 8010ee0 <uxr_serialize_OBJK_Topic_Binary+0x3c>
 8010ed0:	4620      	mov	r0, r4
 8010ed2:	bd70      	pop	{r4, r5, r6, pc}
 8010ed4:	68a9      	ldr	r1, [r5, #8]
 8010ed6:	4630      	mov	r0, r6
 8010ed8:	f001 fed2 	bl	8012c80 <ucdr_serialize_string>
 8010edc:	4004      	ands	r4, r0
 8010ede:	e7f0      	b.n	8010ec2 <uxr_serialize_OBJK_Topic_Binary+0x1e>
 8010ee0:	6929      	ldr	r1, [r5, #16]
 8010ee2:	4630      	mov	r0, r6
 8010ee4:	f001 fecc 	bl	8012c80 <ucdr_serialize_string>
 8010ee8:	4004      	ands	r4, r0
 8010eea:	b2e4      	uxtb	r4, r4
 8010eec:	4620      	mov	r0, r4
 8010eee:	bd70      	pop	{r4, r5, r6, pc}

08010ef0 <uxr_serialize_OBJK_Subscriber_Binary_Qos>:
 8010ef0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010ef4:	460c      	mov	r4, r1
 8010ef6:	7809      	ldrb	r1, [r1, #0]
 8010ef8:	4606      	mov	r6, r0
 8010efa:	f7f6 f965 	bl	80071c8 <ucdr_serialize_bool>
 8010efe:	7823      	ldrb	r3, [r4, #0]
 8010f00:	4605      	mov	r5, r0
 8010f02:	b96b      	cbnz	r3, 8010f20 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x30>
 8010f04:	f894 1028 	ldrb.w	r1, [r4, #40]	@ 0x28
 8010f08:	4630      	mov	r0, r6
 8010f0a:	f7f6 f95d 	bl	80071c8 <ucdr_serialize_bool>
 8010f0e:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 8010f12:	4005      	ands	r5, r0
 8010f14:	b2ed      	uxtb	r5, r5
 8010f16:	2b00      	cmp	r3, #0
 8010f18:	d16a      	bne.n	8010ff0 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x100>
 8010f1a:	4628      	mov	r0, r5
 8010f1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010f20:	6861      	ldr	r1, [r4, #4]
 8010f22:	4630      	mov	r0, r6
 8010f24:	f7f6 fb9a 	bl	800765c <ucdr_serialize_uint32_t>
 8010f28:	6863      	ldr	r3, [r4, #4]
 8010f2a:	2b00      	cmp	r3, #0
 8010f2c:	d06c      	beq.n	8011008 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x118>
 8010f2e:	2800      	cmp	r0, #0
 8010f30:	d068      	beq.n	8011004 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 8010f32:	68a1      	ldr	r1, [r4, #8]
 8010f34:	4630      	mov	r0, r6
 8010f36:	f001 fea3 	bl	8012c80 <ucdr_serialize_string>
 8010f3a:	6862      	ldr	r2, [r4, #4]
 8010f3c:	2a01      	cmp	r2, #1
 8010f3e:	d953      	bls.n	8010fe8 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8010f40:	2800      	cmp	r0, #0
 8010f42:	d05f      	beq.n	8011004 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 8010f44:	68e1      	ldr	r1, [r4, #12]
 8010f46:	4630      	mov	r0, r6
 8010f48:	f001 fe9a 	bl	8012c80 <ucdr_serialize_string>
 8010f4c:	6862      	ldr	r2, [r4, #4]
 8010f4e:	2a02      	cmp	r2, #2
 8010f50:	d94a      	bls.n	8010fe8 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8010f52:	2800      	cmp	r0, #0
 8010f54:	d056      	beq.n	8011004 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 8010f56:	6921      	ldr	r1, [r4, #16]
 8010f58:	4630      	mov	r0, r6
 8010f5a:	f001 fe91 	bl	8012c80 <ucdr_serialize_string>
 8010f5e:	6862      	ldr	r2, [r4, #4]
 8010f60:	2a03      	cmp	r2, #3
 8010f62:	d941      	bls.n	8010fe8 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8010f64:	2800      	cmp	r0, #0
 8010f66:	d04d      	beq.n	8011004 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 8010f68:	6961      	ldr	r1, [r4, #20]
 8010f6a:	4630      	mov	r0, r6
 8010f6c:	f001 fe88 	bl	8012c80 <ucdr_serialize_string>
 8010f70:	6862      	ldr	r2, [r4, #4]
 8010f72:	2a04      	cmp	r2, #4
 8010f74:	d938      	bls.n	8010fe8 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8010f76:	2800      	cmp	r0, #0
 8010f78:	d044      	beq.n	8011004 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 8010f7a:	69a1      	ldr	r1, [r4, #24]
 8010f7c:	4630      	mov	r0, r6
 8010f7e:	f001 fe7f 	bl	8012c80 <ucdr_serialize_string>
 8010f82:	6862      	ldr	r2, [r4, #4]
 8010f84:	2a05      	cmp	r2, #5
 8010f86:	d92f      	bls.n	8010fe8 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8010f88:	2800      	cmp	r0, #0
 8010f8a:	d03b      	beq.n	8011004 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 8010f8c:	69e1      	ldr	r1, [r4, #28]
 8010f8e:	4630      	mov	r0, r6
 8010f90:	f001 fe76 	bl	8012c80 <ucdr_serialize_string>
 8010f94:	6862      	ldr	r2, [r4, #4]
 8010f96:	2a06      	cmp	r2, #6
 8010f98:	d926      	bls.n	8010fe8 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8010f9a:	b398      	cbz	r0, 8011004 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 8010f9c:	6a21      	ldr	r1, [r4, #32]
 8010f9e:	4630      	mov	r0, r6
 8010fa0:	f001 fe6e 	bl	8012c80 <ucdr_serialize_string>
 8010fa4:	6862      	ldr	r2, [r4, #4]
 8010fa6:	2a07      	cmp	r2, #7
 8010fa8:	d91e      	bls.n	8010fe8 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8010faa:	b358      	cbz	r0, 8011004 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 8010fac:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8010fae:	4630      	mov	r0, r6
 8010fb0:	f001 fe66 	bl	8012c80 <ucdr_serialize_string>
 8010fb4:	6862      	ldr	r2, [r4, #4]
 8010fb6:	2a08      	cmp	r2, #8
 8010fb8:	d916      	bls.n	8010fe8 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8010fba:	b318      	cbz	r0, 8011004 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 8010fbc:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8010fbe:	4630      	mov	r0, r6
 8010fc0:	f001 fe5e 	bl	8012c80 <ucdr_serialize_string>
 8010fc4:	6862      	ldr	r2, [r4, #4]
 8010fc6:	2a09      	cmp	r2, #9
 8010fc8:	d90e      	bls.n	8010fe8 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8010fca:	b1d8      	cbz	r0, 8011004 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 8010fcc:	f104 0828 	add.w	r8, r4, #40	@ 0x28
 8010fd0:	2709      	movs	r7, #9
 8010fd2:	e000      	b.n	8010fd6 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xe6>
 8010fd4:	b1b0      	cbz	r0, 8011004 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 8010fd6:	f858 1f04 	ldr.w	r1, [r8, #4]!
 8010fda:	4630      	mov	r0, r6
 8010fdc:	f001 fe50 	bl	8012c80 <ucdr_serialize_string>
 8010fe0:	6862      	ldr	r2, [r4, #4]
 8010fe2:	3701      	adds	r7, #1
 8010fe4:	4297      	cmp	r7, r2
 8010fe6:	d3f5      	bcc.n	8010fd4 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xe4>
 8010fe8:	ea05 0300 	and.w	r3, r5, r0
 8010fec:	b2dd      	uxtb	r5, r3
 8010fee:	e789      	b.n	8010f04 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x14>
 8010ff0:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8010ff2:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 8010ff6:	4630      	mov	r0, r6
 8010ff8:	f001 fe14 	bl	8012c24 <ucdr_serialize_sequence_uint8_t>
 8010ffc:	4005      	ands	r5, r0
 8010ffe:	4628      	mov	r0, r5
 8011000:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011004:	2500      	movs	r5, #0
 8011006:	e77d      	b.n	8010f04 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x14>
 8011008:	4028      	ands	r0, r5
 801100a:	b2c5      	uxtb	r5, r0
 801100c:	e77a      	b.n	8010f04 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x14>
 801100e:	bf00      	nop

08011010 <uxr_serialize_OBJK_Subscriber_Binary>:
 8011010:	b570      	push	{r4, r5, r6, lr}
 8011012:	460d      	mov	r5, r1
 8011014:	7809      	ldrb	r1, [r1, #0]
 8011016:	4606      	mov	r6, r0
 8011018:	f7f6 f8d6 	bl	80071c8 <ucdr_serialize_bool>
 801101c:	782b      	ldrb	r3, [r5, #0]
 801101e:	4604      	mov	r4, r0
 8011020:	b94b      	cbnz	r3, 8011036 <uxr_serialize_OBJK_Subscriber_Binary+0x26>
 8011022:	7a29      	ldrb	r1, [r5, #8]
 8011024:	4630      	mov	r0, r6
 8011026:	f7f6 f8cf 	bl	80071c8 <ucdr_serialize_bool>
 801102a:	7a2b      	ldrb	r3, [r5, #8]
 801102c:	4004      	ands	r4, r0
 801102e:	b2e4      	uxtb	r4, r4
 8011030:	b943      	cbnz	r3, 8011044 <uxr_serialize_OBJK_Subscriber_Binary+0x34>
 8011032:	4620      	mov	r0, r4
 8011034:	bd70      	pop	{r4, r5, r6, pc}
 8011036:	6869      	ldr	r1, [r5, #4]
 8011038:	4630      	mov	r0, r6
 801103a:	f001 fe21 	bl	8012c80 <ucdr_serialize_string>
 801103e:	4004      	ands	r4, r0
 8011040:	b2e4      	uxtb	r4, r4
 8011042:	e7ee      	b.n	8011022 <uxr_serialize_OBJK_Subscriber_Binary+0x12>
 8011044:	f105 010c 	add.w	r1, r5, #12
 8011048:	4630      	mov	r0, r6
 801104a:	f7ff ff51 	bl	8010ef0 <uxr_serialize_OBJK_Subscriber_Binary_Qos>
 801104e:	4004      	ands	r4, r0
 8011050:	4620      	mov	r0, r4
 8011052:	bd70      	pop	{r4, r5, r6, pc}

08011054 <uxr_serialize_OBJK_Endpoint_QosBinary>:
 8011054:	b570      	push	{r4, r5, r6, lr}
 8011056:	460d      	mov	r5, r1
 8011058:	8809      	ldrh	r1, [r1, #0]
 801105a:	4606      	mov	r6, r0
 801105c:	f7f6 f90e 	bl	800727c <ucdr_serialize_uint16_t>
 8011060:	78a9      	ldrb	r1, [r5, #2]
 8011062:	4604      	mov	r4, r0
 8011064:	4630      	mov	r0, r6
 8011066:	f7f6 f8af 	bl	80071c8 <ucdr_serialize_bool>
 801106a:	78ab      	ldrb	r3, [r5, #2]
 801106c:	4004      	ands	r4, r0
 801106e:	b2e4      	uxtb	r4, r4
 8011070:	b9b3      	cbnz	r3, 80110a0 <uxr_serialize_OBJK_Endpoint_QosBinary+0x4c>
 8011072:	79a9      	ldrb	r1, [r5, #6]
 8011074:	4630      	mov	r0, r6
 8011076:	f7f6 f8a7 	bl	80071c8 <ucdr_serialize_bool>
 801107a:	79ab      	ldrb	r3, [r5, #6]
 801107c:	4004      	ands	r4, r0
 801107e:	bb33      	cbnz	r3, 80110ce <uxr_serialize_OBJK_Endpoint_QosBinary+0x7a>
 8011080:	7b29      	ldrb	r1, [r5, #12]
 8011082:	4630      	mov	r0, r6
 8011084:	f7f6 f8a0 	bl	80071c8 <ucdr_serialize_bool>
 8011088:	7b2b      	ldrb	r3, [r5, #12]
 801108a:	4004      	ands	r4, r0
 801108c:	b9c3      	cbnz	r3, 80110c0 <uxr_serialize_OBJK_Endpoint_QosBinary+0x6c>
 801108e:	7d29      	ldrb	r1, [r5, #20]
 8011090:	4630      	mov	r0, r6
 8011092:	f7f6 f899 	bl	80071c8 <ucdr_serialize_bool>
 8011096:	7d2b      	ldrb	r3, [r5, #20]
 8011098:	4004      	ands	r4, r0
 801109a:	b93b      	cbnz	r3, 80110ac <uxr_serialize_OBJK_Endpoint_QosBinary+0x58>
 801109c:	4620      	mov	r0, r4
 801109e:	bd70      	pop	{r4, r5, r6, pc}
 80110a0:	88a9      	ldrh	r1, [r5, #4]
 80110a2:	4630      	mov	r0, r6
 80110a4:	f7f6 f8ea 	bl	800727c <ucdr_serialize_uint16_t>
 80110a8:	4004      	ands	r4, r0
 80110aa:	e7e2      	b.n	8011072 <uxr_serialize_OBJK_Endpoint_QosBinary+0x1e>
 80110ac:	69aa      	ldr	r2, [r5, #24]
 80110ae:	f105 011c 	add.w	r1, r5, #28
 80110b2:	4630      	mov	r0, r6
 80110b4:	f001 fdb6 	bl	8012c24 <ucdr_serialize_sequence_uint8_t>
 80110b8:	4004      	ands	r4, r0
 80110ba:	b2e4      	uxtb	r4, r4
 80110bc:	4620      	mov	r0, r4
 80110be:	bd70      	pop	{r4, r5, r6, pc}
 80110c0:	6929      	ldr	r1, [r5, #16]
 80110c2:	4630      	mov	r0, r6
 80110c4:	f7f6 faca 	bl	800765c <ucdr_serialize_uint32_t>
 80110c8:	4004      	ands	r4, r0
 80110ca:	b2e4      	uxtb	r4, r4
 80110cc:	e7df      	b.n	801108e <uxr_serialize_OBJK_Endpoint_QosBinary+0x3a>
 80110ce:	68a9      	ldr	r1, [r5, #8]
 80110d0:	4630      	mov	r0, r6
 80110d2:	f7f6 fac3 	bl	800765c <ucdr_serialize_uint32_t>
 80110d6:	4004      	ands	r4, r0
 80110d8:	b2e4      	uxtb	r4, r4
 80110da:	e7d1      	b.n	8011080 <uxr_serialize_OBJK_Endpoint_QosBinary+0x2c>

080110dc <uxr_serialize_OBJK_DataReader_Binary>:
 80110dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80110de:	2202      	movs	r2, #2
 80110e0:	460c      	mov	r4, r1
 80110e2:	4606      	mov	r6, r0
 80110e4:	f001 fca8 	bl	8012a38 <ucdr_serialize_array_uint8_t>
 80110e8:	78a1      	ldrb	r1, [r4, #2]
 80110ea:	4605      	mov	r5, r0
 80110ec:	4630      	mov	r0, r6
 80110ee:	f7f6 f86b 	bl	80071c8 <ucdr_serialize_bool>
 80110f2:	78a3      	ldrb	r3, [r4, #2]
 80110f4:	4005      	ands	r5, r0
 80110f6:	b2ed      	uxtb	r5, r5
 80110f8:	b90b      	cbnz	r3, 80110fe <uxr_serialize_OBJK_DataReader_Binary+0x22>
 80110fa:	4628      	mov	r0, r5
 80110fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80110fe:	f104 0108 	add.w	r1, r4, #8
 8011102:	4630      	mov	r0, r6
 8011104:	f7ff ffa6 	bl	8011054 <uxr_serialize_OBJK_Endpoint_QosBinary>
 8011108:	f894 102c 	ldrb.w	r1, [r4, #44]	@ 0x2c
 801110c:	4607      	mov	r7, r0
 801110e:	4630      	mov	r0, r6
 8011110:	f7f6 f85a 	bl	80071c8 <ucdr_serialize_bool>
 8011114:	f894 302c 	ldrb.w	r3, [r4, #44]	@ 0x2c
 8011118:	4007      	ands	r7, r0
 801111a:	b2ff      	uxtb	r7, r7
 801111c:	b95b      	cbnz	r3, 8011136 <uxr_serialize_OBJK_DataReader_Binary+0x5a>
 801111e:	f894 1038 	ldrb.w	r1, [r4, #56]	@ 0x38
 8011122:	4630      	mov	r0, r6
 8011124:	f7f6 f850 	bl	80071c8 <ucdr_serialize_bool>
 8011128:	f894 3038 	ldrb.w	r3, [r4, #56]	@ 0x38
 801112c:	4007      	ands	r7, r0
 801112e:	b94b      	cbnz	r3, 8011144 <uxr_serialize_OBJK_DataReader_Binary+0x68>
 8011130:	403d      	ands	r5, r7
 8011132:	4628      	mov	r0, r5
 8011134:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011136:	e9d4 230c 	ldrd	r2, r3, [r4, #48]	@ 0x30
 801113a:	4630      	mov	r0, r6
 801113c:	f7f6 fcd2 	bl	8007ae4 <ucdr_serialize_uint64_t>
 8011140:	4007      	ands	r7, r0
 8011142:	e7ec      	b.n	801111e <uxr_serialize_OBJK_DataReader_Binary+0x42>
 8011144:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 8011146:	4630      	mov	r0, r6
 8011148:	f001 fd9a 	bl	8012c80 <ucdr_serialize_string>
 801114c:	4007      	ands	r7, r0
 801114e:	b2ff      	uxtb	r7, r7
 8011150:	e7ee      	b.n	8011130 <uxr_serialize_OBJK_DataReader_Binary+0x54>
 8011152:	bf00      	nop

08011154 <uxr_deserialize_ObjectVariant>:
 8011154:	b570      	push	{r4, r5, r6, lr}
 8011156:	4605      	mov	r5, r0
 8011158:	460e      	mov	r6, r1
 801115a:	f7f6 f879 	bl	8007250 <ucdr_deserialize_uint8_t>
 801115e:	b168      	cbz	r0, 801117c <uxr_deserialize_ObjectVariant+0x28>
 8011160:	7833      	ldrb	r3, [r6, #0]
 8011162:	3b01      	subs	r3, #1
 8011164:	4604      	mov	r4, r0
 8011166:	2b0d      	cmp	r3, #13
 8011168:	d809      	bhi.n	801117e <uxr_deserialize_ObjectVariant+0x2a>
 801116a:	e8df f003 	tbb	[pc, r3]
 801116e:	0a64      	.short	0x0a64
 8011170:	0a0a2323 	.word	0x0a0a2323
 8011174:	10080a0a 	.word	0x10080a0a
 8011178:	5e411010 	.word	0x5e411010
 801117c:	2400      	movs	r4, #0
 801117e:	4620      	mov	r0, r4
 8011180:	bd70      	pop	{r4, r5, r6, pc}
 8011182:	1d31      	adds	r1, r6, #4
 8011184:	4628      	mov	r0, r5
 8011186:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801118a:	f7ff be3f 	b.w	8010e0c <uxr_deserialize_DATAWRITER_Representation>
 801118e:	1d31      	adds	r1, r6, #4
 8011190:	4628      	mov	r0, r5
 8011192:	f7f6 f85d 	bl	8007250 <ucdr_deserialize_uint8_t>
 8011196:	2800      	cmp	r0, #0
 8011198:	d0f0      	beq.n	801117c <uxr_deserialize_ObjectVariant+0x28>
 801119a:	7933      	ldrb	r3, [r6, #4]
 801119c:	2b01      	cmp	r3, #1
 801119e:	d001      	beq.n	80111a4 <uxr_deserialize_ObjectVariant+0x50>
 80111a0:	2b02      	cmp	r3, #2
 80111a2:	d1ec      	bne.n	801117e <uxr_deserialize_ObjectVariant+0x2a>
 80111a4:	68b1      	ldr	r1, [r6, #8]
 80111a6:	4628      	mov	r0, r5
 80111a8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80111ac:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80111b0:	f001 bd74 	b.w	8012c9c <ucdr_deserialize_string>
 80111b4:	1d31      	adds	r1, r6, #4
 80111b6:	4628      	mov	r0, r5
 80111b8:	f7f6 f84a 	bl	8007250 <ucdr_deserialize_uint8_t>
 80111bc:	4604      	mov	r4, r0
 80111be:	b170      	cbz	r0, 80111de <uxr_deserialize_ObjectVariant+0x8a>
 80111c0:	7933      	ldrb	r3, [r6, #4]
 80111c2:	2b02      	cmp	r3, #2
 80111c4:	d053      	beq.n	801126e <uxr_deserialize_ObjectVariant+0x11a>
 80111c6:	2b03      	cmp	r3, #3
 80111c8:	d109      	bne.n	80111de <uxr_deserialize_ObjectVariant+0x8a>
 80111ca:	f106 0308 	add.w	r3, r6, #8
 80111ce:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80111d2:	f106 010c 	add.w	r1, r6, #12
 80111d6:	4628      	mov	r0, r5
 80111d8:	f001 fd36 	bl	8012c48 <ucdr_deserialize_sequence_uint8_t>
 80111dc:	4604      	mov	r4, r0
 80111de:	2202      	movs	r2, #2
 80111e0:	f506 7103 	add.w	r1, r6, #524	@ 0x20c
 80111e4:	4628      	mov	r0, r5
 80111e6:	f001 fc8b 	bl	8012b00 <ucdr_deserialize_array_uint8_t>
 80111ea:	4004      	ands	r4, r0
 80111ec:	b2e4      	uxtb	r4, r4
 80111ee:	e7c6      	b.n	801117e <uxr_deserialize_ObjectVariant+0x2a>
 80111f0:	2204      	movs	r2, #4
 80111f2:	18b1      	adds	r1, r6, r2
 80111f4:	4628      	mov	r0, r5
 80111f6:	f001 fc83 	bl	8012b00 <ucdr_deserialize_array_uint8_t>
 80111fa:	2202      	movs	r2, #2
 80111fc:	f106 0108 	add.w	r1, r6, #8
 8011200:	4604      	mov	r4, r0
 8011202:	4628      	mov	r0, r5
 8011204:	f001 fc7c 	bl	8012b00 <ucdr_deserialize_array_uint8_t>
 8011208:	2202      	movs	r2, #2
 801120a:	4004      	ands	r4, r0
 801120c:	f106 010a 	add.w	r1, r6, #10
 8011210:	4628      	mov	r0, r5
 8011212:	f001 fc75 	bl	8012b00 <ucdr_deserialize_array_uint8_t>
 8011216:	b2e4      	uxtb	r4, r4
 8011218:	4603      	mov	r3, r0
 801121a:	f106 010c 	add.w	r1, r6, #12
 801121e:	4628      	mov	r0, r5
 8011220:	401c      	ands	r4, r3
 8011222:	f7f5 ffe7 	bl	80071f4 <ucdr_deserialize_bool>
 8011226:	4004      	ands	r4, r0
 8011228:	e7a9      	b.n	801117e <uxr_deserialize_ObjectVariant+0x2a>
 801122a:	1d31      	adds	r1, r6, #4
 801122c:	4628      	mov	r0, r5
 801122e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8011232:	f7ff bca1 	b.w	8010b78 <uxr_deserialize_CLIENT_Representation>
 8011236:	1d31      	adds	r1, r6, #4
 8011238:	4628      	mov	r0, r5
 801123a:	f7f6 f809 	bl	8007250 <ucdr_deserialize_uint8_t>
 801123e:	4604      	mov	r4, r0
 8011240:	b168      	cbz	r0, 801125e <uxr_deserialize_ObjectVariant+0x10a>
 8011242:	7933      	ldrb	r3, [r6, #4]
 8011244:	2b02      	cmp	r3, #2
 8011246:	d003      	beq.n	8011250 <uxr_deserialize_ObjectVariant+0xfc>
 8011248:	2b03      	cmp	r3, #3
 801124a:	d018      	beq.n	801127e <uxr_deserialize_ObjectVariant+0x12a>
 801124c:	2b01      	cmp	r3, #1
 801124e:	d106      	bne.n	801125e <uxr_deserialize_ObjectVariant+0x10a>
 8011250:	68b1      	ldr	r1, [r6, #8]
 8011252:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8011256:	4628      	mov	r0, r5
 8011258:	f001 fd20 	bl	8012c9c <ucdr_deserialize_string>
 801125c:	4604      	mov	r4, r0
 801125e:	f506 7103 	add.w	r1, r6, #524	@ 0x20c
 8011262:	4628      	mov	r0, r5
 8011264:	f7f6 fd90 	bl	8007d88 <ucdr_deserialize_int16_t>
 8011268:	4004      	ands	r4, r0
 801126a:	b2e4      	uxtb	r4, r4
 801126c:	e787      	b.n	801117e <uxr_deserialize_ObjectVariant+0x2a>
 801126e:	68b1      	ldr	r1, [r6, #8]
 8011270:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8011274:	4628      	mov	r0, r5
 8011276:	f001 fd11 	bl	8012c9c <ucdr_deserialize_string>
 801127a:	4604      	mov	r4, r0
 801127c:	e7af      	b.n	80111de <uxr_deserialize_ObjectVariant+0x8a>
 801127e:	f106 0308 	add.w	r3, r6, #8
 8011282:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8011286:	f106 010c 	add.w	r1, r6, #12
 801128a:	4628      	mov	r0, r5
 801128c:	f001 fcdc 	bl	8012c48 <ucdr_deserialize_sequence_uint8_t>
 8011290:	4604      	mov	r4, r0
 8011292:	e7e4      	b.n	801125e <uxr_deserialize_ObjectVariant+0x10a>

08011294 <uxr_deserialize_BaseObjectRequest>:
 8011294:	b570      	push	{r4, r5, r6, lr}
 8011296:	2202      	movs	r2, #2
 8011298:	4605      	mov	r5, r0
 801129a:	460e      	mov	r6, r1
 801129c:	f001 fc30 	bl	8012b00 <ucdr_deserialize_array_uint8_t>
 80112a0:	2202      	movs	r2, #2
 80112a2:	4604      	mov	r4, r0
 80112a4:	18b1      	adds	r1, r6, r2
 80112a6:	4628      	mov	r0, r5
 80112a8:	f001 fc2a 	bl	8012b00 <ucdr_deserialize_array_uint8_t>
 80112ac:	4020      	ands	r0, r4
 80112ae:	b2c0      	uxtb	r0, r0
 80112b0:	bd70      	pop	{r4, r5, r6, pc}
 80112b2:	bf00      	nop

080112b4 <uxr_serialize_ActivityInfoVariant>:
 80112b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80112b8:	460d      	mov	r5, r1
 80112ba:	7809      	ldrb	r1, [r1, #0]
 80112bc:	4606      	mov	r6, r0
 80112be:	f7f5 ffb1 	bl	8007224 <ucdr_serialize_uint8_t>
 80112c2:	b130      	cbz	r0, 80112d2 <uxr_serialize_ActivityInfoVariant+0x1e>
 80112c4:	782b      	ldrb	r3, [r5, #0]
 80112c6:	2b06      	cmp	r3, #6
 80112c8:	d014      	beq.n	80112f4 <uxr_serialize_ActivityInfoVariant+0x40>
 80112ca:	2b0d      	cmp	r3, #13
 80112cc:	d019      	beq.n	8011302 <uxr_serialize_ActivityInfoVariant+0x4e>
 80112ce:	2b05      	cmp	r3, #5
 80112d0:	d001      	beq.n	80112d6 <uxr_serialize_ActivityInfoVariant+0x22>
 80112d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80112d6:	f9b5 1008 	ldrsh.w	r1, [r5, #8]
 80112da:	4630      	mov	r0, r6
 80112dc:	f7f6 fcca 	bl	8007c74 <ucdr_serialize_int16_t>
 80112e0:	e9d5 2304 	ldrd	r2, r3, [r5, #16]
 80112e4:	4604      	mov	r4, r0
 80112e6:	4630      	mov	r0, r6
 80112e8:	f7f6 fbfc 	bl	8007ae4 <ucdr_serialize_uint64_t>
 80112ec:	4020      	ands	r0, r4
 80112ee:	b2c0      	uxtb	r0, r0
 80112f0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80112f4:	f9b5 1008 	ldrsh.w	r1, [r5, #8]
 80112f8:	4630      	mov	r0, r6
 80112fa:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80112fe:	f7f6 bcb9 	b.w	8007c74 <ucdr_serialize_int16_t>
 8011302:	f9b5 1008 	ldrsh.w	r1, [r5, #8]
 8011306:	4630      	mov	r0, r6
 8011308:	f7f6 fcb4 	bl	8007c74 <ucdr_serialize_int16_t>
 801130c:	68e9      	ldr	r1, [r5, #12]
 801130e:	4681      	mov	r9, r0
 8011310:	4630      	mov	r0, r6
 8011312:	f7f6 f9a3 	bl	800765c <ucdr_serialize_uint32_t>
 8011316:	68eb      	ldr	r3, [r5, #12]
 8011318:	2b00      	cmp	r3, #0
 801131a:	d051      	beq.n	80113c0 <uxr_serialize_ActivityInfoVariant+0x10c>
 801131c:	b1e8      	cbz	r0, 801135a <uxr_serialize_ActivityInfoVariant+0xa6>
 801131e:	f105 0714 	add.w	r7, r5, #20
 8011322:	f04f 0800 	mov.w	r8, #0
 8011326:	f817 1c04 	ldrb.w	r1, [r7, #-4]
 801132a:	4630      	mov	r0, r6
 801132c:	f7f5 ff7a 	bl	8007224 <ucdr_serialize_uint8_t>
 8011330:	b198      	cbz	r0, 801135a <uxr_serialize_ActivityInfoVariant+0xa6>
 8011332:	f817 3c04 	ldrb.w	r3, [r7, #-4]
 8011336:	2b03      	cmp	r3, #3
 8011338:	d839      	bhi.n	80113ae <uxr_serialize_ActivityInfoVariant+0xfa>
 801133a:	e8df f003 	tbb	[pc, r3]
 801133e:	1e2b      	.short	0x1e2b
 8011340:	0211      	.short	0x0211
 8011342:	6839      	ldr	r1, [r7, #0]
 8011344:	4630      	mov	r0, r6
 8011346:	f001 fc9b 	bl	8012c80 <ucdr_serialize_string>
 801134a:	68eb      	ldr	r3, [r5, #12]
 801134c:	f108 0801 	add.w	r8, r8, #1
 8011350:	4598      	cmp	r8, r3
 8011352:	d231      	bcs.n	80113b8 <uxr_serialize_ActivityInfoVariant+0x104>
 8011354:	3718      	adds	r7, #24
 8011356:	2800      	cmp	r0, #0
 8011358:	d1e5      	bne.n	8011326 <uxr_serialize_ActivityInfoVariant+0x72>
 801135a:	2000      	movs	r0, #0
 801135c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011360:	2210      	movs	r2, #16
 8011362:	4639      	mov	r1, r7
 8011364:	4630      	mov	r0, r6
 8011366:	f001 fb67 	bl	8012a38 <ucdr_serialize_array_uint8_t>
 801136a:	6939      	ldr	r1, [r7, #16]
 801136c:	4604      	mov	r4, r0
 801136e:	4630      	mov	r0, r6
 8011370:	f7f6 f974 	bl	800765c <ucdr_serialize_uint32_t>
 8011374:	4020      	ands	r0, r4
 8011376:	b2c0      	uxtb	r0, r0
 8011378:	e7e7      	b.n	801134a <uxr_serialize_ActivityInfoVariant+0x96>
 801137a:	2204      	movs	r2, #4
 801137c:	4639      	mov	r1, r7
 801137e:	4630      	mov	r0, r6
 8011380:	f001 fb5a 	bl	8012a38 <ucdr_serialize_array_uint8_t>
 8011384:	88b9      	ldrh	r1, [r7, #4]
 8011386:	4604      	mov	r4, r0
 8011388:	4630      	mov	r0, r6
 801138a:	f7f5 ff77 	bl	800727c <ucdr_serialize_uint16_t>
 801138e:	4020      	ands	r0, r4
 8011390:	b2c0      	uxtb	r0, r0
 8011392:	e7da      	b.n	801134a <uxr_serialize_ActivityInfoVariant+0x96>
 8011394:	2202      	movs	r2, #2
 8011396:	4639      	mov	r1, r7
 8011398:	4630      	mov	r0, r6
 801139a:	f001 fb4d 	bl	8012a38 <ucdr_serialize_array_uint8_t>
 801139e:	78b9      	ldrb	r1, [r7, #2]
 80113a0:	4604      	mov	r4, r0
 80113a2:	4630      	mov	r0, r6
 80113a4:	f7f5 ff3e 	bl	8007224 <ucdr_serialize_uint8_t>
 80113a8:	4020      	ands	r0, r4
 80113aa:	b2c0      	uxtb	r0, r0
 80113ac:	e7cd      	b.n	801134a <uxr_serialize_ActivityInfoVariant+0x96>
 80113ae:	68eb      	ldr	r3, [r5, #12]
 80113b0:	f108 0801 	add.w	r8, r8, #1
 80113b4:	4598      	cmp	r8, r3
 80113b6:	d308      	bcc.n	80113ca <uxr_serialize_ActivityInfoVariant+0x116>
 80113b8:	ea09 0000 	and.w	r0, r9, r0
 80113bc:	b2c0      	uxtb	r0, r0
 80113be:	e788      	b.n	80112d2 <uxr_serialize_ActivityInfoVariant+0x1e>
 80113c0:	ea09 0900 	and.w	r9, r9, r0
 80113c4:	fa5f f089 	uxtb.w	r0, r9
 80113c8:	e783      	b.n	80112d2 <uxr_serialize_ActivityInfoVariant+0x1e>
 80113ca:	3718      	adds	r7, #24
 80113cc:	e7ab      	b.n	8011326 <uxr_serialize_ActivityInfoVariant+0x72>
 80113ce:	bf00      	nop

080113d0 <uxr_deserialize_BaseObjectReply>:
 80113d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80113d4:	2202      	movs	r2, #2
 80113d6:	4606      	mov	r6, r0
 80113d8:	460f      	mov	r7, r1
 80113da:	f001 fb91 	bl	8012b00 <ucdr_deserialize_array_uint8_t>
 80113de:	2202      	movs	r2, #2
 80113e0:	18b9      	adds	r1, r7, r2
 80113e2:	4605      	mov	r5, r0
 80113e4:	4630      	mov	r0, r6
 80113e6:	f001 fb8b 	bl	8012b00 <ucdr_deserialize_array_uint8_t>
 80113ea:	1d39      	adds	r1, r7, #4
 80113ec:	4680      	mov	r8, r0
 80113ee:	4630      	mov	r0, r6
 80113f0:	f7f5 ff2e 	bl	8007250 <ucdr_deserialize_uint8_t>
 80113f4:	1d79      	adds	r1, r7, #5
 80113f6:	4604      	mov	r4, r0
 80113f8:	4630      	mov	r0, r6
 80113fa:	f7f5 ff29 	bl	8007250 <ucdr_deserialize_uint8_t>
 80113fe:	ea05 0508 	and.w	r5, r5, r8
 8011402:	402c      	ands	r4, r5
 8011404:	4020      	ands	r0, r4
 8011406:	b2c0      	uxtb	r0, r0
 8011408:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0801140c <uxr_serialize_ReadSpecification>:
 801140c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011410:	460d      	mov	r5, r1
 8011412:	7809      	ldrb	r1, [r1, #0]
 8011414:	4606      	mov	r6, r0
 8011416:	f7f5 ff05 	bl	8007224 <ucdr_serialize_uint8_t>
 801141a:	7869      	ldrb	r1, [r5, #1]
 801141c:	4604      	mov	r4, r0
 801141e:	4630      	mov	r0, r6
 8011420:	f7f5 ff00 	bl	8007224 <ucdr_serialize_uint8_t>
 8011424:	78a9      	ldrb	r1, [r5, #2]
 8011426:	4004      	ands	r4, r0
 8011428:	4630      	mov	r0, r6
 801142a:	f7f5 fecd 	bl	80071c8 <ucdr_serialize_bool>
 801142e:	78ab      	ldrb	r3, [r5, #2]
 8011430:	b2e4      	uxtb	r4, r4
 8011432:	4004      	ands	r4, r0
 8011434:	b94b      	cbnz	r3, 801144a <uxr_serialize_ReadSpecification+0x3e>
 8011436:	7a29      	ldrb	r1, [r5, #8]
 8011438:	4630      	mov	r0, r6
 801143a:	f7f5 fec5 	bl	80071c8 <ucdr_serialize_bool>
 801143e:	7a2b      	ldrb	r3, [r5, #8]
 8011440:	4004      	ands	r4, r0
 8011442:	b943      	cbnz	r3, 8011456 <uxr_serialize_ReadSpecification+0x4a>
 8011444:	4620      	mov	r0, r4
 8011446:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801144a:	6869      	ldr	r1, [r5, #4]
 801144c:	4630      	mov	r0, r6
 801144e:	f001 fc17 	bl	8012c80 <ucdr_serialize_string>
 8011452:	4004      	ands	r4, r0
 8011454:	e7ef      	b.n	8011436 <uxr_serialize_ReadSpecification+0x2a>
 8011456:	8969      	ldrh	r1, [r5, #10]
 8011458:	4630      	mov	r0, r6
 801145a:	f7f5 ff0f 	bl	800727c <ucdr_serialize_uint16_t>
 801145e:	89a9      	ldrh	r1, [r5, #12]
 8011460:	4607      	mov	r7, r0
 8011462:	4630      	mov	r0, r6
 8011464:	f7f5 ff0a 	bl	800727c <ucdr_serialize_uint16_t>
 8011468:	89e9      	ldrh	r1, [r5, #14]
 801146a:	4007      	ands	r7, r0
 801146c:	4630      	mov	r0, r6
 801146e:	f7f5 ff05 	bl	800727c <ucdr_serialize_uint16_t>
 8011472:	8a29      	ldrh	r1, [r5, #16]
 8011474:	4680      	mov	r8, r0
 8011476:	4630      	mov	r0, r6
 8011478:	f7f5 ff00 	bl	800727c <ucdr_serialize_uint16_t>
 801147c:	b2ff      	uxtb	r7, r7
 801147e:	ea04 0507 	and.w	r5, r4, r7
 8011482:	ea05 0508 	and.w	r5, r5, r8
 8011486:	ea00 0405 	and.w	r4, r0, r5
 801148a:	4620      	mov	r0, r4
 801148c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08011490 <uxr_serialize_CREATE_CLIENT_Payload>:
 8011490:	f7ff bb18 	b.w	8010ac4 <uxr_serialize_CLIENT_Representation>

08011494 <uxr_serialize_CREATE_Payload>:
 8011494:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011496:	2202      	movs	r2, #2
 8011498:	4606      	mov	r6, r0
 801149a:	460d      	mov	r5, r1
 801149c:	f001 facc 	bl	8012a38 <ucdr_serialize_array_uint8_t>
 80114a0:	2202      	movs	r2, #2
 80114a2:	18a9      	adds	r1, r5, r2
 80114a4:	4604      	mov	r4, r0
 80114a6:	4630      	mov	r0, r6
 80114a8:	f001 fac6 	bl	8012a38 <ucdr_serialize_array_uint8_t>
 80114ac:	7929      	ldrb	r1, [r5, #4]
 80114ae:	4607      	mov	r7, r0
 80114b0:	4630      	mov	r0, r6
 80114b2:	f7f5 feb7 	bl	8007224 <ucdr_serialize_uint8_t>
 80114b6:	b170      	cbz	r0, 80114d6 <uxr_serialize_CREATE_Payload+0x42>
 80114b8:	792b      	ldrb	r3, [r5, #4]
 80114ba:	403c      	ands	r4, r7
 80114bc:	3b01      	subs	r3, #1
 80114be:	b2e4      	uxtb	r4, r4
 80114c0:	2b0d      	cmp	r3, #13
 80114c2:	d809      	bhi.n	80114d8 <uxr_serialize_CREATE_Payload+0x44>
 80114c4:	e8df f003 	tbb	[pc, r3]
 80114c8:	23230a3e 	.word	0x23230a3e
 80114cc:	0a0a0a0a 	.word	0x0a0a0a0a
 80114d0:	12121208 	.word	0x12121208
 80114d4:	5f58      	.short	0x5f58
 80114d6:	2400      	movs	r4, #0
 80114d8:	4620      	mov	r0, r4
 80114da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80114dc:	f105 0108 	add.w	r1, r5, #8
 80114e0:	4630      	mov	r0, r6
 80114e2:	f7ff fbf7 	bl	8010cd4 <uxr_serialize_DATAWRITER_Representation>
 80114e6:	4004      	ands	r4, r0
 80114e8:	4620      	mov	r0, r4
 80114ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80114ec:	7a29      	ldrb	r1, [r5, #8]
 80114ee:	4630      	mov	r0, r6
 80114f0:	f7f5 fe98 	bl	8007224 <ucdr_serialize_uint8_t>
 80114f4:	2800      	cmp	r0, #0
 80114f6:	d0ee      	beq.n	80114d6 <uxr_serialize_CREATE_Payload+0x42>
 80114f8:	7a2b      	ldrb	r3, [r5, #8]
 80114fa:	2b01      	cmp	r3, #1
 80114fc:	d001      	beq.n	8011502 <uxr_serialize_CREATE_Payload+0x6e>
 80114fe:	2b02      	cmp	r3, #2
 8011500:	d1ea      	bne.n	80114d8 <uxr_serialize_CREATE_Payload+0x44>
 8011502:	68e9      	ldr	r1, [r5, #12]
 8011504:	4630      	mov	r0, r6
 8011506:	f001 fbbb 	bl	8012c80 <ucdr_serialize_string>
 801150a:	4004      	ands	r4, r0
 801150c:	e7e4      	b.n	80114d8 <uxr_serialize_CREATE_Payload+0x44>
 801150e:	7a29      	ldrb	r1, [r5, #8]
 8011510:	4630      	mov	r0, r6
 8011512:	f7f5 fe87 	bl	8007224 <ucdr_serialize_uint8_t>
 8011516:	4607      	mov	r7, r0
 8011518:	b158      	cbz	r0, 8011532 <uxr_serialize_CREATE_Payload+0x9e>
 801151a:	7a2b      	ldrb	r3, [r5, #8]
 801151c:	2b02      	cmp	r3, #2
 801151e:	d039      	beq.n	8011594 <uxr_serialize_CREATE_Payload+0x100>
 8011520:	2b03      	cmp	r3, #3
 8011522:	d106      	bne.n	8011532 <uxr_serialize_CREATE_Payload+0x9e>
 8011524:	68ea      	ldr	r2, [r5, #12]
 8011526:	f105 0110 	add.w	r1, r5, #16
 801152a:	4630      	mov	r0, r6
 801152c:	f001 fb7a 	bl	8012c24 <ucdr_serialize_sequence_uint8_t>
 8011530:	4607      	mov	r7, r0
 8011532:	2202      	movs	r2, #2
 8011534:	f505 7104 	add.w	r1, r5, #528	@ 0x210
 8011538:	4630      	mov	r0, r6
 801153a:	f001 fa7d 	bl	8012a38 <ucdr_serialize_array_uint8_t>
 801153e:	4038      	ands	r0, r7
 8011540:	4004      	ands	r4, r0
 8011542:	e7c9      	b.n	80114d8 <uxr_serialize_CREATE_Payload+0x44>
 8011544:	7a29      	ldrb	r1, [r5, #8]
 8011546:	4630      	mov	r0, r6
 8011548:	f7f5 fe6c 	bl	8007224 <ucdr_serialize_uint8_t>
 801154c:	4607      	mov	r7, r0
 801154e:	b158      	cbz	r0, 8011568 <uxr_serialize_CREATE_Payload+0xd4>
 8011550:	7a2b      	ldrb	r3, [r5, #8]
 8011552:	2b02      	cmp	r3, #2
 8011554:	d003      	beq.n	801155e <uxr_serialize_CREATE_Payload+0xca>
 8011556:	2b03      	cmp	r3, #3
 8011558:	d022      	beq.n	80115a0 <uxr_serialize_CREATE_Payload+0x10c>
 801155a:	2b01      	cmp	r3, #1
 801155c:	d104      	bne.n	8011568 <uxr_serialize_CREATE_Payload+0xd4>
 801155e:	68e9      	ldr	r1, [r5, #12]
 8011560:	4630      	mov	r0, r6
 8011562:	f001 fb8d 	bl	8012c80 <ucdr_serialize_string>
 8011566:	4607      	mov	r7, r0
 8011568:	f9b5 1210 	ldrsh.w	r1, [r5, #528]	@ 0x210
 801156c:	4630      	mov	r0, r6
 801156e:	f7f6 fb81 	bl	8007c74 <ucdr_serialize_int16_t>
 8011572:	4038      	ands	r0, r7
 8011574:	4004      	ands	r4, r0
 8011576:	e7af      	b.n	80114d8 <uxr_serialize_CREATE_Payload+0x44>
 8011578:	f105 0108 	add.w	r1, r5, #8
 801157c:	4630      	mov	r0, r6
 801157e:	f7ff fb5f 	bl	8010c40 <uxr_serialize_AGENT_Representation>
 8011582:	4004      	ands	r4, r0
 8011584:	e7a8      	b.n	80114d8 <uxr_serialize_CREATE_Payload+0x44>
 8011586:	f105 0108 	add.w	r1, r5, #8
 801158a:	4630      	mov	r0, r6
 801158c:	f7ff fa9a 	bl	8010ac4 <uxr_serialize_CLIENT_Representation>
 8011590:	4004      	ands	r4, r0
 8011592:	e7a1      	b.n	80114d8 <uxr_serialize_CREATE_Payload+0x44>
 8011594:	68e9      	ldr	r1, [r5, #12]
 8011596:	4630      	mov	r0, r6
 8011598:	f001 fb72 	bl	8012c80 <ucdr_serialize_string>
 801159c:	4607      	mov	r7, r0
 801159e:	e7c8      	b.n	8011532 <uxr_serialize_CREATE_Payload+0x9e>
 80115a0:	68ea      	ldr	r2, [r5, #12]
 80115a2:	f105 0110 	add.w	r1, r5, #16
 80115a6:	4630      	mov	r0, r6
 80115a8:	f001 fb3c 	bl	8012c24 <ucdr_serialize_sequence_uint8_t>
 80115ac:	4607      	mov	r7, r0
 80115ae:	e7db      	b.n	8011568 <uxr_serialize_CREATE_Payload+0xd4>

080115b0 <uxr_deserialize_GET_INFO_Payload>:
 80115b0:	b570      	push	{r4, r5, r6, lr}
 80115b2:	2202      	movs	r2, #2
 80115b4:	4605      	mov	r5, r0
 80115b6:	460e      	mov	r6, r1
 80115b8:	f001 faa2 	bl	8012b00 <ucdr_deserialize_array_uint8_t>
 80115bc:	2202      	movs	r2, #2
 80115be:	18b1      	adds	r1, r6, r2
 80115c0:	4604      	mov	r4, r0
 80115c2:	4628      	mov	r0, r5
 80115c4:	f001 fa9c 	bl	8012b00 <ucdr_deserialize_array_uint8_t>
 80115c8:	1d31      	adds	r1, r6, #4
 80115ca:	4004      	ands	r4, r0
 80115cc:	4628      	mov	r0, r5
 80115ce:	f7f6 f96f 	bl	80078b0 <ucdr_deserialize_uint32_t>
 80115d2:	b2e4      	uxtb	r4, r4
 80115d4:	4020      	ands	r0, r4
 80115d6:	bd70      	pop	{r4, r5, r6, pc}

080115d8 <uxr_serialize_DELETE_Payload>:
 80115d8:	b570      	push	{r4, r5, r6, lr}
 80115da:	2202      	movs	r2, #2
 80115dc:	4605      	mov	r5, r0
 80115de:	460e      	mov	r6, r1
 80115e0:	f001 fa2a 	bl	8012a38 <ucdr_serialize_array_uint8_t>
 80115e4:	2202      	movs	r2, #2
 80115e6:	4604      	mov	r4, r0
 80115e8:	18b1      	adds	r1, r6, r2
 80115ea:	4628      	mov	r0, r5
 80115ec:	f001 fa24 	bl	8012a38 <ucdr_serialize_array_uint8_t>
 80115f0:	4020      	ands	r0, r4
 80115f2:	b2c0      	uxtb	r0, r0
 80115f4:	bd70      	pop	{r4, r5, r6, pc}
 80115f6:	bf00      	nop

080115f8 <uxr_deserialize_STATUS_AGENT_Payload>:
 80115f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80115fc:	4605      	mov	r5, r0
 80115fe:	460e      	mov	r6, r1
 8011600:	f7f5 fe26 	bl	8007250 <ucdr_deserialize_uint8_t>
 8011604:	1c71      	adds	r1, r6, #1
 8011606:	4604      	mov	r4, r0
 8011608:	4628      	mov	r0, r5
 801160a:	f7f5 fe21 	bl	8007250 <ucdr_deserialize_uint8_t>
 801160e:	2204      	movs	r2, #4
 8011610:	18b1      	adds	r1, r6, r2
 8011612:	4681      	mov	r9, r0
 8011614:	4628      	mov	r0, r5
 8011616:	f001 fa73 	bl	8012b00 <ucdr_deserialize_array_uint8_t>
 801161a:	f106 0108 	add.w	r1, r6, #8
 801161e:	4680      	mov	r8, r0
 8011620:	2202      	movs	r2, #2
 8011622:	4628      	mov	r0, r5
 8011624:	f001 fa6c 	bl	8012b00 <ucdr_deserialize_array_uint8_t>
 8011628:	2202      	movs	r2, #2
 801162a:	f106 010a 	add.w	r1, r6, #10
 801162e:	4607      	mov	r7, r0
 8011630:	4628      	mov	r0, r5
 8011632:	f001 fa65 	bl	8012b00 <ucdr_deserialize_array_uint8_t>
 8011636:	ea04 0409 	and.w	r4, r4, r9
 801163a:	4603      	mov	r3, r0
 801163c:	f106 010c 	add.w	r1, r6, #12
 8011640:	4628      	mov	r0, r5
 8011642:	b2e4      	uxtb	r4, r4
 8011644:	461d      	mov	r5, r3
 8011646:	ea04 0408 	and.w	r4, r4, r8
 801164a:	f7f5 fdd3 	bl	80071f4 <ucdr_deserialize_bool>
 801164e:	4027      	ands	r7, r4
 8011650:	403d      	ands	r5, r7
 8011652:	4028      	ands	r0, r5
 8011654:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08011658 <uxr_deserialize_STATUS_Payload>:
 8011658:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801165c:	2202      	movs	r2, #2
 801165e:	4606      	mov	r6, r0
 8011660:	460f      	mov	r7, r1
 8011662:	f001 fa4d 	bl	8012b00 <ucdr_deserialize_array_uint8_t>
 8011666:	2202      	movs	r2, #2
 8011668:	18b9      	adds	r1, r7, r2
 801166a:	4605      	mov	r5, r0
 801166c:	4630      	mov	r0, r6
 801166e:	f001 fa47 	bl	8012b00 <ucdr_deserialize_array_uint8_t>
 8011672:	1d39      	adds	r1, r7, #4
 8011674:	4680      	mov	r8, r0
 8011676:	4630      	mov	r0, r6
 8011678:	f7f5 fdea 	bl	8007250 <ucdr_deserialize_uint8_t>
 801167c:	1d79      	adds	r1, r7, #5
 801167e:	4604      	mov	r4, r0
 8011680:	4630      	mov	r0, r6
 8011682:	f7f5 fde5 	bl	8007250 <ucdr_deserialize_uint8_t>
 8011686:	ea05 0508 	and.w	r5, r5, r8
 801168a:	402c      	ands	r4, r5
 801168c:	4020      	ands	r0, r4
 801168e:	b2c0      	uxtb	r0, r0
 8011690:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08011694 <uxr_serialize_INFO_Payload>:
 8011694:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011698:	2202      	movs	r2, #2
 801169a:	460c      	mov	r4, r1
 801169c:	4605      	mov	r5, r0
 801169e:	f001 f9cb 	bl	8012a38 <ucdr_serialize_array_uint8_t>
 80116a2:	2202      	movs	r2, #2
 80116a4:	18a1      	adds	r1, r4, r2
 80116a6:	4680      	mov	r8, r0
 80116a8:	4628      	mov	r0, r5
 80116aa:	f001 f9c5 	bl	8012a38 <ucdr_serialize_array_uint8_t>
 80116ae:	7921      	ldrb	r1, [r4, #4]
 80116b0:	4607      	mov	r7, r0
 80116b2:	4628      	mov	r0, r5
 80116b4:	f7f5 fdb6 	bl	8007224 <ucdr_serialize_uint8_t>
 80116b8:	7961      	ldrb	r1, [r4, #5]
 80116ba:	4606      	mov	r6, r0
 80116bc:	4628      	mov	r0, r5
 80116be:	f7f5 fdb1 	bl	8007224 <ucdr_serialize_uint8_t>
 80116c2:	ea08 0807 	and.w	r8, r8, r7
 80116c6:	ea06 0608 	and.w	r6, r6, r8
 80116ca:	ea00 0706 	and.w	r7, r0, r6
 80116ce:	7a21      	ldrb	r1, [r4, #8]
 80116d0:	4628      	mov	r0, r5
 80116d2:	f7f5 fd79 	bl	80071c8 <ucdr_serialize_bool>
 80116d6:	7a23      	ldrb	r3, [r4, #8]
 80116d8:	b2ff      	uxtb	r7, r7
 80116da:	4606      	mov	r6, r0
 80116dc:	b96b      	cbnz	r3, 80116fa <uxr_serialize_INFO_Payload+0x66>
 80116de:	f894 121c 	ldrb.w	r1, [r4, #540]	@ 0x21c
 80116e2:	4628      	mov	r0, r5
 80116e4:	f7f5 fd70 	bl	80071c8 <ucdr_serialize_bool>
 80116e8:	f894 321c 	ldrb.w	r3, [r4, #540]	@ 0x21c
 80116ec:	4030      	ands	r0, r6
 80116ee:	b2c6      	uxtb	r6, r0
 80116f0:	b983      	cbnz	r3, 8011714 <uxr_serialize_INFO_Payload+0x80>
 80116f2:	ea06 0007 	and.w	r0, r6, r7
 80116f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80116fa:	7b21      	ldrb	r1, [r4, #12]
 80116fc:	4628      	mov	r0, r5
 80116fe:	f7f5 fd91 	bl	8007224 <ucdr_serialize_uint8_t>
 8011702:	b188      	cbz	r0, 8011728 <uxr_serialize_INFO_Payload+0x94>
 8011704:	f104 010c 	add.w	r1, r4, #12
 8011708:	4628      	mov	r0, r5
 801170a:	f7ff fb0b 	bl	8010d24 <uxr_serialize_ObjectVariant.part.0>
 801170e:	4030      	ands	r0, r6
 8011710:	b2c6      	uxtb	r6, r0
 8011712:	e7e4      	b.n	80116de <uxr_serialize_INFO_Payload+0x4a>
 8011714:	f504 7108 	add.w	r1, r4, #544	@ 0x220
 8011718:	4628      	mov	r0, r5
 801171a:	f7ff fdcb 	bl	80112b4 <uxr_serialize_ActivityInfoVariant>
 801171e:	4006      	ands	r6, r0
 8011720:	ea06 0007 	and.w	r0, r6, r7
 8011724:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011728:	4606      	mov	r6, r0
 801172a:	e7d8      	b.n	80116de <uxr_serialize_INFO_Payload+0x4a>

0801172c <uxr_serialize_READ_DATA_Payload>:
 801172c:	b570      	push	{r4, r5, r6, lr}
 801172e:	2202      	movs	r2, #2
 8011730:	4605      	mov	r5, r0
 8011732:	460e      	mov	r6, r1
 8011734:	f001 f980 	bl	8012a38 <ucdr_serialize_array_uint8_t>
 8011738:	2202      	movs	r2, #2
 801173a:	18b1      	adds	r1, r6, r2
 801173c:	4604      	mov	r4, r0
 801173e:	4628      	mov	r0, r5
 8011740:	f001 f97a 	bl	8012a38 <ucdr_serialize_array_uint8_t>
 8011744:	1d31      	adds	r1, r6, #4
 8011746:	4004      	ands	r4, r0
 8011748:	4628      	mov	r0, r5
 801174a:	f7ff fe5f 	bl	801140c <uxr_serialize_ReadSpecification>
 801174e:	b2e4      	uxtb	r4, r4
 8011750:	4020      	ands	r0, r4
 8011752:	bd70      	pop	{r4, r5, r6, pc}

08011754 <uxr_serialize_WRITE_DATA_Payload_Data>:
 8011754:	b570      	push	{r4, r5, r6, lr}
 8011756:	2202      	movs	r2, #2
 8011758:	4605      	mov	r5, r0
 801175a:	460e      	mov	r6, r1
 801175c:	f001 f96c 	bl	8012a38 <ucdr_serialize_array_uint8_t>
 8011760:	2202      	movs	r2, #2
 8011762:	4604      	mov	r4, r0
 8011764:	18b1      	adds	r1, r6, r2
 8011766:	4628      	mov	r0, r5
 8011768:	f001 f966 	bl	8012a38 <ucdr_serialize_array_uint8_t>
 801176c:	4020      	ands	r0, r4
 801176e:	b2c0      	uxtb	r0, r0
 8011770:	bd70      	pop	{r4, r5, r6, pc}
 8011772:	bf00      	nop

08011774 <uxr_serialize_ACKNACK_Payload>:
 8011774:	b570      	push	{r4, r5, r6, lr}
 8011776:	460c      	mov	r4, r1
 8011778:	460e      	mov	r6, r1
 801177a:	f834 1b02 	ldrh.w	r1, [r4], #2
 801177e:	4605      	mov	r5, r0
 8011780:	f7f5 fd7c 	bl	800727c <ucdr_serialize_uint16_t>
 8011784:	2202      	movs	r2, #2
 8011786:	4621      	mov	r1, r4
 8011788:	4604      	mov	r4, r0
 801178a:	4628      	mov	r0, r5
 801178c:	f001 f954 	bl	8012a38 <ucdr_serialize_array_uint8_t>
 8011790:	7931      	ldrb	r1, [r6, #4]
 8011792:	4004      	ands	r4, r0
 8011794:	4628      	mov	r0, r5
 8011796:	f7f5 fd45 	bl	8007224 <ucdr_serialize_uint8_t>
 801179a:	b2e4      	uxtb	r4, r4
 801179c:	4020      	ands	r0, r4
 801179e:	bd70      	pop	{r4, r5, r6, pc}

080117a0 <uxr_deserialize_ACKNACK_Payload>:
 80117a0:	b570      	push	{r4, r5, r6, lr}
 80117a2:	4605      	mov	r5, r0
 80117a4:	460e      	mov	r6, r1
 80117a6:	f7f5 fe6d 	bl	8007484 <ucdr_deserialize_uint16_t>
 80117aa:	2202      	movs	r2, #2
 80117ac:	18b1      	adds	r1, r6, r2
 80117ae:	4604      	mov	r4, r0
 80117b0:	4628      	mov	r0, r5
 80117b2:	f001 f9a5 	bl	8012b00 <ucdr_deserialize_array_uint8_t>
 80117b6:	1d31      	adds	r1, r6, #4
 80117b8:	4004      	ands	r4, r0
 80117ba:	4628      	mov	r0, r5
 80117bc:	f7f5 fd48 	bl	8007250 <ucdr_deserialize_uint8_t>
 80117c0:	b2e4      	uxtb	r4, r4
 80117c2:	4020      	ands	r0, r4
 80117c4:	bd70      	pop	{r4, r5, r6, pc}
 80117c6:	bf00      	nop

080117c8 <uxr_serialize_HEARTBEAT_Payload>:
 80117c8:	b570      	push	{r4, r5, r6, lr}
 80117ca:	460d      	mov	r5, r1
 80117cc:	8809      	ldrh	r1, [r1, #0]
 80117ce:	4606      	mov	r6, r0
 80117d0:	f7f5 fd54 	bl	800727c <ucdr_serialize_uint16_t>
 80117d4:	8869      	ldrh	r1, [r5, #2]
 80117d6:	4604      	mov	r4, r0
 80117d8:	4630      	mov	r0, r6
 80117da:	f7f5 fd4f 	bl	800727c <ucdr_serialize_uint16_t>
 80117de:	7929      	ldrb	r1, [r5, #4]
 80117e0:	4004      	ands	r4, r0
 80117e2:	4630      	mov	r0, r6
 80117e4:	f7f5 fd1e 	bl	8007224 <ucdr_serialize_uint8_t>
 80117e8:	b2e4      	uxtb	r4, r4
 80117ea:	4020      	ands	r0, r4
 80117ec:	bd70      	pop	{r4, r5, r6, pc}
 80117ee:	bf00      	nop

080117f0 <uxr_deserialize_HEARTBEAT_Payload>:
 80117f0:	b570      	push	{r4, r5, r6, lr}
 80117f2:	4605      	mov	r5, r0
 80117f4:	460e      	mov	r6, r1
 80117f6:	f7f5 fe45 	bl	8007484 <ucdr_deserialize_uint16_t>
 80117fa:	1cb1      	adds	r1, r6, #2
 80117fc:	4604      	mov	r4, r0
 80117fe:	4628      	mov	r0, r5
 8011800:	f7f5 fe40 	bl	8007484 <ucdr_deserialize_uint16_t>
 8011804:	1d31      	adds	r1, r6, #4
 8011806:	4004      	ands	r4, r0
 8011808:	4628      	mov	r0, r5
 801180a:	f7f5 fd21 	bl	8007250 <ucdr_deserialize_uint8_t>
 801180e:	b2e4      	uxtb	r4, r4
 8011810:	4020      	ands	r0, r4
 8011812:	bd70      	pop	{r4, r5, r6, pc}

08011814 <uxr_deserialize_TIMESTAMP_REPLY_Payload>:
 8011814:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011818:	4605      	mov	r5, r0
 801181a:	460e      	mov	r6, r1
 801181c:	f7f6 fbca 	bl	8007fb4 <ucdr_deserialize_int32_t>
 8011820:	1d31      	adds	r1, r6, #4
 8011822:	4607      	mov	r7, r0
 8011824:	4628      	mov	r0, r5
 8011826:	f7f6 f843 	bl	80078b0 <ucdr_deserialize_uint32_t>
 801182a:	f106 0108 	add.w	r1, r6, #8
 801182e:	4680      	mov	r8, r0
 8011830:	4628      	mov	r0, r5
 8011832:	f7f6 fbbf 	bl	8007fb4 <ucdr_deserialize_int32_t>
 8011836:	f106 010c 	add.w	r1, r6, #12
 801183a:	4604      	mov	r4, r0
 801183c:	4628      	mov	r0, r5
 801183e:	f7f6 f837 	bl	80078b0 <ucdr_deserialize_uint32_t>
 8011842:	ea07 0708 	and.w	r7, r7, r8
 8011846:	403c      	ands	r4, r7
 8011848:	f106 0110 	add.w	r1, r6, #16
 801184c:	4004      	ands	r4, r0
 801184e:	4628      	mov	r0, r5
 8011850:	f7f6 fbb0 	bl	8007fb4 <ucdr_deserialize_int32_t>
 8011854:	f106 0114 	add.w	r1, r6, #20
 8011858:	4607      	mov	r7, r0
 801185a:	4628      	mov	r0, r5
 801185c:	f7f6 f828 	bl	80078b0 <ucdr_deserialize_uint32_t>
 8011860:	b2e4      	uxtb	r4, r4
 8011862:	403c      	ands	r4, r7
 8011864:	4020      	ands	r0, r4
 8011866:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801186a:	bf00      	nop

0801186c <uxr_serialize_SampleIdentity>:
 801186c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011870:	220c      	movs	r2, #12
 8011872:	4604      	mov	r4, r0
 8011874:	460d      	mov	r5, r1
 8011876:	f001 f8df 	bl	8012a38 <ucdr_serialize_array_uint8_t>
 801187a:	2203      	movs	r2, #3
 801187c:	f105 010c 	add.w	r1, r5, #12
 8011880:	4680      	mov	r8, r0
 8011882:	4620      	mov	r0, r4
 8011884:	f001 f8d8 	bl	8012a38 <ucdr_serialize_array_uint8_t>
 8011888:	7be9      	ldrb	r1, [r5, #15]
 801188a:	4681      	mov	r9, r0
 801188c:	4620      	mov	r0, r4
 801188e:	f7f5 fcc9 	bl	8007224 <ucdr_serialize_uint8_t>
 8011892:	6929      	ldr	r1, [r5, #16]
 8011894:	4607      	mov	r7, r0
 8011896:	4620      	mov	r0, r4
 8011898:	f7f6 faf2 	bl	8007e80 <ucdr_serialize_int32_t>
 801189c:	6969      	ldr	r1, [r5, #20]
 801189e:	4606      	mov	r6, r0
 80118a0:	4620      	mov	r0, r4
 80118a2:	f7f5 fedb 	bl	800765c <ucdr_serialize_uint32_t>
 80118a6:	ea08 0809 	and.w	r8, r8, r9
 80118aa:	ea07 0708 	and.w	r7, r7, r8
 80118ae:	403e      	ands	r6, r7
 80118b0:	4030      	ands	r0, r6
 80118b2:	b2c0      	uxtb	r0, r0
 80118b4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

080118b8 <uxr_deserialize_SampleIdentity>:
 80118b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80118bc:	220c      	movs	r2, #12
 80118be:	4604      	mov	r4, r0
 80118c0:	460d      	mov	r5, r1
 80118c2:	f001 f91d 	bl	8012b00 <ucdr_deserialize_array_uint8_t>
 80118c6:	2203      	movs	r2, #3
 80118c8:	f105 010c 	add.w	r1, r5, #12
 80118cc:	4680      	mov	r8, r0
 80118ce:	4620      	mov	r0, r4
 80118d0:	f001 f916 	bl	8012b00 <ucdr_deserialize_array_uint8_t>
 80118d4:	f105 010f 	add.w	r1, r5, #15
 80118d8:	4681      	mov	r9, r0
 80118da:	4620      	mov	r0, r4
 80118dc:	f7f5 fcb8 	bl	8007250 <ucdr_deserialize_uint8_t>
 80118e0:	f105 0110 	add.w	r1, r5, #16
 80118e4:	4607      	mov	r7, r0
 80118e6:	4620      	mov	r0, r4
 80118e8:	f7f6 fb64 	bl	8007fb4 <ucdr_deserialize_int32_t>
 80118ec:	f105 0114 	add.w	r1, r5, #20
 80118f0:	4606      	mov	r6, r0
 80118f2:	4620      	mov	r0, r4
 80118f4:	f7f5 ffdc 	bl	80078b0 <ucdr_deserialize_uint32_t>
 80118f8:	ea08 0809 	and.w	r8, r8, r9
 80118fc:	ea07 0708 	and.w	r7, r7, r8
 8011900:	403e      	ands	r6, r7
 8011902:	4030      	ands	r0, r6
 8011904:	b2c0      	uxtb	r0, r0
 8011906:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801190a:	bf00      	nop

0801190c <rcl_get_automatic_discovery_range>:
 801190c:	b530      	push	{r4, r5, lr}
 801190e:	b083      	sub	sp, #12
 8011910:	2300      	movs	r3, #0
 8011912:	9301      	str	r3, [sp, #4]
 8011914:	b1c0      	cbz	r0, 8011948 <rcl_get_automatic_discovery_range+0x3c>
 8011916:	4604      	mov	r4, r0
 8011918:	a901      	add	r1, sp, #4
 801191a:	4818      	ldr	r0, [pc, #96]	@ (801197c <rcl_get_automatic_discovery_range+0x70>)
 801191c:	f7fa fc82 	bl	800c224 <rcutils_get_env>
 8011920:	b110      	cbz	r0, 8011928 <rcl_get_automatic_discovery_range+0x1c>
 8011922:	2001      	movs	r0, #1
 8011924:	b003      	add	sp, #12
 8011926:	bd30      	pop	{r4, r5, pc}
 8011928:	9d01      	ldr	r5, [sp, #4]
 801192a:	782b      	ldrb	r3, [r5, #0]
 801192c:	b923      	cbnz	r3, 8011938 <rcl_get_automatic_discovery_range+0x2c>
 801192e:	2303      	movs	r3, #3
 8011930:	7023      	strb	r3, [r4, #0]
 8011932:	2000      	movs	r0, #0
 8011934:	b003      	add	sp, #12
 8011936:	bd30      	pop	{r4, r5, pc}
 8011938:	4911      	ldr	r1, [pc, #68]	@ (8011980 <rcl_get_automatic_discovery_range+0x74>)
 801193a:	4628      	mov	r0, r5
 801193c:	f7ee fc50 	bl	80001e0 <strcmp>
 8011940:	b928      	cbnz	r0, 801194e <rcl_get_automatic_discovery_range+0x42>
 8011942:	2301      	movs	r3, #1
 8011944:	7023      	strb	r3, [r4, #0]
 8011946:	e7f4      	b.n	8011932 <rcl_get_automatic_discovery_range+0x26>
 8011948:	200b      	movs	r0, #11
 801194a:	b003      	add	sp, #12
 801194c:	bd30      	pop	{r4, r5, pc}
 801194e:	490d      	ldr	r1, [pc, #52]	@ (8011984 <rcl_get_automatic_discovery_range+0x78>)
 8011950:	4628      	mov	r0, r5
 8011952:	f7ee fc45 	bl	80001e0 <strcmp>
 8011956:	b168      	cbz	r0, 8011974 <rcl_get_automatic_discovery_range+0x68>
 8011958:	490b      	ldr	r1, [pc, #44]	@ (8011988 <rcl_get_automatic_discovery_range+0x7c>)
 801195a:	4628      	mov	r0, r5
 801195c:	f7ee fc40 	bl	80001e0 <strcmp>
 8011960:	2800      	cmp	r0, #0
 8011962:	d0e4      	beq.n	801192e <rcl_get_automatic_discovery_range+0x22>
 8011964:	4909      	ldr	r1, [pc, #36]	@ (801198c <rcl_get_automatic_discovery_range+0x80>)
 8011966:	4628      	mov	r0, r5
 8011968:	f7ee fc3a 	bl	80001e0 <strcmp>
 801196c:	b910      	cbnz	r0, 8011974 <rcl_get_automatic_discovery_range+0x68>
 801196e:	2304      	movs	r3, #4
 8011970:	7023      	strb	r3, [r4, #0]
 8011972:	e7de      	b.n	8011932 <rcl_get_automatic_discovery_range+0x26>
 8011974:	2302      	movs	r3, #2
 8011976:	7023      	strb	r3, [r4, #0]
 8011978:	e7db      	b.n	8011932 <rcl_get_automatic_discovery_range+0x26>
 801197a:	bf00      	nop
 801197c:	08015434 	.word	0x08015434
 8011980:	08015454 	.word	0x08015454
 8011984:	08015458 	.word	0x08015458
 8011988:	08015464 	.word	0x08015464
 801198c:	0801546c 	.word	0x0801546c

08011990 <rcl_automatic_discovery_range_to_string>:
 8011990:	2804      	cmp	r0, #4
 8011992:	bf9a      	itte	ls
 8011994:	4b02      	ldrls	r3, [pc, #8]	@ (80119a0 <rcl_automatic_discovery_range_to_string+0x10>)
 8011996:	f853 0020 	ldrls.w	r0, [r3, r0, lsl #2]
 801199a:	2000      	movhi	r0, #0
 801199c:	4770      	bx	lr
 801199e:	bf00      	nop
 80119a0:	08015c28 	.word	0x08015c28

080119a4 <rcl_get_discovery_static_peers>:
 80119a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80119a8:	b08c      	sub	sp, #48	@ 0x30
 80119aa:	2300      	movs	r3, #0
 80119ac:	9304      	str	r3, [sp, #16]
 80119ae:	2800      	cmp	r0, #0
 80119b0:	d04e      	beq.n	8011a50 <rcl_get_discovery_static_peers+0xac>
 80119b2:	460d      	mov	r5, r1
 80119b4:	2900      	cmp	r1, #0
 80119b6:	d04b      	beq.n	8011a50 <rcl_get_discovery_static_peers+0xac>
 80119b8:	4604      	mov	r4, r0
 80119ba:	a904      	add	r1, sp, #16
 80119bc:	482d      	ldr	r0, [pc, #180]	@ (8011a74 <rcl_get_discovery_static_peers+0xd0>)
 80119be:	f7fa fc31 	bl	800c224 <rcutils_get_env>
 80119c2:	b118      	cbz	r0, 80119cc <rcl_get_discovery_static_peers+0x28>
 80119c4:	2001      	movs	r0, #1
 80119c6:	b00c      	add	sp, #48	@ 0x30
 80119c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80119cc:	9b04      	ldr	r3, [sp, #16]
 80119ce:	2b00      	cmp	r3, #0
 80119d0:	d0f8      	beq.n	80119c4 <rcl_get_discovery_static_peers+0x20>
 80119d2:	af05      	add	r7, sp, #20
 80119d4:	4638      	mov	r0, r7
 80119d6:	f000 fc6d 	bl	80122b4 <rcutils_get_zero_initialized_string_array>
 80119da:	f105 0308 	add.w	r3, r5, #8
 80119de:	9703      	str	r7, [sp, #12]
 80119e0:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80119e4:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 80119e8:	9804      	ldr	r0, [sp, #16]
 80119ea:	e895 000c 	ldmia.w	r5, {r2, r3}
 80119ee:	213b      	movs	r1, #59	@ 0x3b
 80119f0:	f000 fbb0 	bl	8012154 <rcutils_split>
 80119f4:	2800      	cmp	r0, #0
 80119f6:	d1e5      	bne.n	80119c4 <rcl_get_discovery_static_peers+0x20>
 80119f8:	9905      	ldr	r1, [sp, #20]
 80119fa:	462a      	mov	r2, r5
 80119fc:	4620      	mov	r0, r4
 80119fe:	f000 fcb1 	bl	8012364 <rmw_discovery_options_init>
 8011a02:	4606      	mov	r6, r0
 8011a04:	bb90      	cbnz	r0, 8011a6c <rcl_get_discovery_static_peers+0xc8>
 8011a06:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8011a0a:	f1b9 0f00 	cmp.w	r9, #0
 8011a0e:	d026      	beq.n	8011a5e <rcl_get_discovery_static_peers+0xba>
 8011a10:	f8dd a018 	ldr.w	sl, [sp, #24]
 8011a14:	4680      	mov	r8, r0
 8011a16:	f85a 5026 	ldr.w	r5, [sl, r6, lsl #2]
 8011a1a:	4628      	mov	r0, r5
 8011a1c:	f7ee fc40 	bl	80002a0 <strlen>
 8011a20:	28ff      	cmp	r0, #255	@ 0xff
 8011a22:	4629      	mov	r1, r5
 8011a24:	ea4f 2506 	mov.w	r5, r6, lsl #8
 8011a28:	d816      	bhi.n	8011a58 <rcl_get_discovery_static_peers+0xb4>
 8011a2a:	6860      	ldr	r0, [r4, #4]
 8011a2c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8011a30:	eb00 2006 	add.w	r0, r0, r6, lsl #8
 8011a34:	f002 fa9d 	bl	8013f72 <strncpy>
 8011a38:	6863      	ldr	r3, [r4, #4]
 8011a3a:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8011a3e:	3601      	adds	r6, #1
 8011a40:	442b      	add	r3, r5
 8011a42:	454e      	cmp	r6, r9
 8011a44:	f883 80ff 	strb.w	r8, [r3, #255]	@ 0xff
 8011a48:	d209      	bcs.n	8011a5e <rcl_get_discovery_static_peers+0xba>
 8011a4a:	f8dd a018 	ldr.w	sl, [sp, #24]
 8011a4e:	e7e2      	b.n	8011a16 <rcl_get_discovery_static_peers+0x72>
 8011a50:	200b      	movs	r0, #11
 8011a52:	b00c      	add	sp, #48	@ 0x30
 8011a54:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011a58:	3601      	adds	r6, #1
 8011a5a:	454e      	cmp	r6, r9
 8011a5c:	d3db      	bcc.n	8011a16 <rcl_get_discovery_static_peers+0x72>
 8011a5e:	4638      	mov	r0, r7
 8011a60:	f000 fc5a 	bl	8012318 <rcutils_string_array_fini>
 8011a64:	3800      	subs	r0, #0
 8011a66:	bf18      	it	ne
 8011a68:	2001      	movne	r0, #1
 8011a6a:	e7ac      	b.n	80119c6 <rcl_get_discovery_static_peers+0x22>
 8011a6c:	f7f7 fea2 	bl	80097b4 <rcl_convert_rmw_ret_to_rcl_ret>
 8011a70:	e7a9      	b.n	80119c6 <rcl_get_discovery_static_peers+0x22>
 8011a72:	bf00      	nop
 8011a74:	0801547c 	.word	0x0801547c

08011a78 <rcl_get_default_domain_id>:
 8011a78:	b530      	push	{r4, r5, lr}
 8011a7a:	b083      	sub	sp, #12
 8011a7c:	2300      	movs	r3, #0
 8011a7e:	9300      	str	r3, [sp, #0]
 8011a80:	b1f0      	cbz	r0, 8011ac0 <rcl_get_default_domain_id+0x48>
 8011a82:	4604      	mov	r4, r0
 8011a84:	4669      	mov	r1, sp
 8011a86:	4812      	ldr	r0, [pc, #72]	@ (8011ad0 <rcl_get_default_domain_id+0x58>)
 8011a88:	f7fa fbcc 	bl	800c224 <rcutils_get_env>
 8011a8c:	4602      	mov	r2, r0
 8011a8e:	b108      	cbz	r0, 8011a94 <rcl_get_default_domain_id+0x1c>
 8011a90:	2001      	movs	r0, #1
 8011a92:	e004      	b.n	8011a9e <rcl_get_default_domain_id+0x26>
 8011a94:	9800      	ldr	r0, [sp, #0]
 8011a96:	b108      	cbz	r0, 8011a9c <rcl_get_default_domain_id+0x24>
 8011a98:	7803      	ldrb	r3, [r0, #0]
 8011a9a:	b913      	cbnz	r3, 8011aa2 <rcl_get_default_domain_id+0x2a>
 8011a9c:	2000      	movs	r0, #0
 8011a9e:	b003      	add	sp, #12
 8011aa0:	bd30      	pop	{r4, r5, pc}
 8011aa2:	a901      	add	r1, sp, #4
 8011aa4:	9201      	str	r2, [sp, #4]
 8011aa6:	f002 f87f 	bl	8013ba8 <strtoul>
 8011aaa:	4605      	mov	r5, r0
 8011aac:	b158      	cbz	r0, 8011ac6 <rcl_get_default_domain_id+0x4e>
 8011aae:	1c43      	adds	r3, r0, #1
 8011ab0:	d104      	bne.n	8011abc <rcl_get_default_domain_id+0x44>
 8011ab2:	f002 fadd 	bl	8014070 <__errno>
 8011ab6:	6803      	ldr	r3, [r0, #0]
 8011ab8:	2b22      	cmp	r3, #34	@ 0x22
 8011aba:	d0e9      	beq.n	8011a90 <rcl_get_default_domain_id+0x18>
 8011abc:	6025      	str	r5, [r4, #0]
 8011abe:	e7ed      	b.n	8011a9c <rcl_get_default_domain_id+0x24>
 8011ac0:	200b      	movs	r0, #11
 8011ac2:	b003      	add	sp, #12
 8011ac4:	bd30      	pop	{r4, r5, pc}
 8011ac6:	9b01      	ldr	r3, [sp, #4]
 8011ac8:	781b      	ldrb	r3, [r3, #0]
 8011aca:	2b00      	cmp	r3, #0
 8011acc:	d0f6      	beq.n	8011abc <rcl_get_default_domain_id+0x44>
 8011ace:	e7df      	b.n	8011a90 <rcl_get_default_domain_id+0x18>
 8011ad0:	0801555c 	.word	0x0801555c

08011ad4 <rcl_expand_topic_name>:
 8011ad4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011ad8:	b08b      	sub	sp, #44	@ 0x2c
 8011ada:	9306      	str	r3, [sp, #24]
 8011adc:	2800      	cmp	r0, #0
 8011ade:	f000 80ad 	beq.w	8011c3c <rcl_expand_topic_name+0x168>
 8011ae2:	460e      	mov	r6, r1
 8011ae4:	2900      	cmp	r1, #0
 8011ae6:	f000 80a9 	beq.w	8011c3c <rcl_expand_topic_name+0x168>
 8011aea:	4617      	mov	r7, r2
 8011aec:	2a00      	cmp	r2, #0
 8011aee:	f000 80a5 	beq.w	8011c3c <rcl_expand_topic_name+0x168>
 8011af2:	2b00      	cmp	r3, #0
 8011af4:	f000 80a2 	beq.w	8011c3c <rcl_expand_topic_name+0x168>
 8011af8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8011afa:	2b00      	cmp	r3, #0
 8011afc:	f000 809e 	beq.w	8011c3c <rcl_expand_topic_name+0x168>
 8011b00:	2200      	movs	r2, #0
 8011b02:	a909      	add	r1, sp, #36	@ 0x24
 8011b04:	4680      	mov	r8, r0
 8011b06:	f000 fa33 	bl	8011f70 <rcl_validate_topic_name>
 8011b0a:	4605      	mov	r5, r0
 8011b0c:	2800      	cmp	r0, #0
 8011b0e:	f040 8096 	bne.w	8011c3e <rcl_expand_topic_name+0x16a>
 8011b12:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011b14:	2b00      	cmp	r3, #0
 8011b16:	f040 809a 	bne.w	8011c4e <rcl_expand_topic_name+0x17a>
 8011b1a:	4602      	mov	r2, r0
 8011b1c:	a909      	add	r1, sp, #36	@ 0x24
 8011b1e:	4630      	mov	r0, r6
 8011b20:	f7fa ff52 	bl	800c9c8 <rmw_validate_node_name>
 8011b24:	2800      	cmp	r0, #0
 8011b26:	f040 808e 	bne.w	8011c46 <rcl_expand_topic_name+0x172>
 8011b2a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011b2c:	2a00      	cmp	r2, #0
 8011b2e:	f040 8093 	bne.w	8011c58 <rcl_expand_topic_name+0x184>
 8011b32:	a909      	add	r1, sp, #36	@ 0x24
 8011b34:	4638      	mov	r0, r7
 8011b36:	f7fa ff29 	bl	800c98c <rmw_validate_namespace>
 8011b3a:	2800      	cmp	r0, #0
 8011b3c:	f040 8083 	bne.w	8011c46 <rcl_expand_topic_name+0x172>
 8011b40:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8011b42:	2d00      	cmp	r5, #0
 8011b44:	f040 80f5 	bne.w	8011d32 <rcl_expand_topic_name+0x25e>
 8011b48:	217b      	movs	r1, #123	@ 0x7b
 8011b4a:	4640      	mov	r0, r8
 8011b4c:	f002 f9f2 	bl	8013f34 <strchr>
 8011b50:	f898 3000 	ldrb.w	r3, [r8]
 8011b54:	2b2f      	cmp	r3, #47	@ 0x2f
 8011b56:	4604      	mov	r4, r0
 8011b58:	f000 809f 	beq.w	8011c9a <rcl_expand_topic_name+0x1c6>
 8011b5c:	2b7e      	cmp	r3, #126	@ 0x7e
 8011b5e:	f040 80ea 	bne.w	8011d36 <rcl_expand_topic_name+0x262>
 8011b62:	4638      	mov	r0, r7
 8011b64:	f7ee fb9c 	bl	80002a0 <strlen>
 8011b68:	4a86      	ldr	r2, [pc, #536]	@ (8011d84 <rcl_expand_topic_name+0x2b0>)
 8011b6a:	4b87      	ldr	r3, [pc, #540]	@ (8011d88 <rcl_expand_topic_name+0x2b4>)
 8011b6c:	2801      	cmp	r0, #1
 8011b6e:	bf08      	it	eq
 8011b70:	4613      	moveq	r3, r2
 8011b72:	9302      	str	r3, [sp, #8]
 8011b74:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 8011b76:	9300      	str	r3, [sp, #0]
 8011b78:	e9cd 7603 	strd	r7, r6, [sp, #12]
 8011b7c:	f108 0301 	add.w	r3, r8, #1
 8011b80:	9305      	str	r3, [sp, #20]
 8011b82:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8011b86:	9301      	str	r3, [sp, #4]
 8011b88:	ab14      	add	r3, sp, #80	@ 0x50
 8011b8a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8011b8c:	f7fa fb62 	bl	800c254 <rcutils_format_string_limit>
 8011b90:	4682      	mov	sl, r0
 8011b92:	2800      	cmp	r0, #0
 8011b94:	f000 80e1 	beq.w	8011d5a <rcl_expand_topic_name+0x286>
 8011b98:	2c00      	cmp	r4, #0
 8011b9a:	f000 8085 	beq.w	8011ca8 <rcl_expand_topic_name+0x1d4>
 8011b9e:	217b      	movs	r1, #123	@ 0x7b
 8011ba0:	f002 f9c8 	bl	8013f34 <strchr>
 8011ba4:	46d1      	mov	r9, sl
 8011ba6:	4604      	mov	r4, r0
 8011ba8:	9507      	str	r5, [sp, #28]
 8011baa:	464d      	mov	r5, r9
 8011bac:	2c00      	cmp	r4, #0
 8011bae:	f000 80a1 	beq.w	8011cf4 <rcl_expand_topic_name+0x220>
 8011bb2:	217d      	movs	r1, #125	@ 0x7d
 8011bb4:	4628      	mov	r0, r5
 8011bb6:	f002 f9bd 	bl	8013f34 <strchr>
 8011bba:	eba0 0904 	sub.w	r9, r0, r4
 8011bbe:	f109 0b01 	add.w	fp, r9, #1
 8011bc2:	4872      	ldr	r0, [pc, #456]	@ (8011d8c <rcl_expand_topic_name+0x2b8>)
 8011bc4:	465a      	mov	r2, fp
 8011bc6:	4621      	mov	r1, r4
 8011bc8:	f002 f9c1 	bl	8013f4e <strncmp>
 8011bcc:	2800      	cmp	r0, #0
 8011bce:	d069      	beq.n	8011ca4 <rcl_expand_topic_name+0x1d0>
 8011bd0:	486f      	ldr	r0, [pc, #444]	@ (8011d90 <rcl_expand_topic_name+0x2bc>)
 8011bd2:	465a      	mov	r2, fp
 8011bd4:	4621      	mov	r1, r4
 8011bd6:	f002 f9ba 	bl	8013f4e <strncmp>
 8011bda:	b130      	cbz	r0, 8011bea <rcl_expand_topic_name+0x116>
 8011bdc:	486d      	ldr	r0, [pc, #436]	@ (8011d94 <rcl_expand_topic_name+0x2c0>)
 8011bde:	465a      	mov	r2, fp
 8011be0:	4621      	mov	r1, r4
 8011be2:	f002 f9b4 	bl	8013f4e <strncmp>
 8011be6:	2800      	cmp	r0, #0
 8011be8:	d138      	bne.n	8011c5c <rcl_expand_topic_name+0x188>
 8011bea:	46b9      	mov	r9, r7
 8011bec:	ab16      	add	r3, sp, #88	@ 0x58
 8011bee:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8011bf2:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8011bf6:	ab14      	add	r3, sp, #80	@ 0x50
 8011bf8:	4620      	mov	r0, r4
 8011bfa:	cb0c      	ldmia	r3, {r2, r3}
 8011bfc:	4659      	mov	r1, fp
 8011bfe:	f7fa fc7d 	bl	800c4fc <rcutils_strndup>
 8011c02:	4604      	mov	r4, r0
 8011c04:	2800      	cmp	r0, #0
 8011c06:	f000 8099 	beq.w	8011d3c <rcl_expand_topic_name+0x268>
 8011c0a:	464a      	mov	r2, r9
 8011c0c:	4628      	mov	r0, r5
 8011c0e:	ab14      	add	r3, sp, #80	@ 0x50
 8011c10:	4621      	mov	r1, r4
 8011c12:	f7fa fb59 	bl	800c2c8 <rcutils_repl_str>
 8011c16:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8011c18:	9918      	ldr	r1, [sp, #96]	@ 0x60
 8011c1a:	4605      	mov	r5, r0
 8011c1c:	4620      	mov	r0, r4
 8011c1e:	4798      	blx	r3
 8011c20:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8011c22:	9918      	ldr	r1, [sp, #96]	@ 0x60
 8011c24:	4650      	mov	r0, sl
 8011c26:	4798      	blx	r3
 8011c28:	2d00      	cmp	r5, #0
 8011c2a:	f000 8091 	beq.w	8011d50 <rcl_expand_topic_name+0x27c>
 8011c2e:	217b      	movs	r1, #123	@ 0x7b
 8011c30:	4628      	mov	r0, r5
 8011c32:	f002 f97f 	bl	8013f34 <strchr>
 8011c36:	46aa      	mov	sl, r5
 8011c38:	4604      	mov	r4, r0
 8011c3a:	e7b7      	b.n	8011bac <rcl_expand_topic_name+0xd8>
 8011c3c:	250b      	movs	r5, #11
 8011c3e:	4628      	mov	r0, r5
 8011c40:	b00b      	add	sp, #44	@ 0x2c
 8011c42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011c46:	f7f7 fdb5 	bl	80097b4 <rcl_convert_rmw_ret_to_rcl_ret>
 8011c4a:	4605      	mov	r5, r0
 8011c4c:	e7f7      	b.n	8011c3e <rcl_expand_topic_name+0x16a>
 8011c4e:	2567      	movs	r5, #103	@ 0x67
 8011c50:	4628      	mov	r0, r5
 8011c52:	b00b      	add	sp, #44	@ 0x2c
 8011c54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011c58:	25c9      	movs	r5, #201	@ 0xc9
 8011c5a:	e7f0      	b.n	8011c3e <rcl_expand_topic_name+0x16a>
 8011c5c:	f109 32ff 	add.w	r2, r9, #4294967295	@ 0xffffffff
 8011c60:	9806      	ldr	r0, [sp, #24]
 8011c62:	1c61      	adds	r1, r4, #1
 8011c64:	f7fa fd66 	bl	800c734 <rcutils_string_map_getn>
 8011c68:	4681      	mov	r9, r0
 8011c6a:	2800      	cmp	r0, #0
 8011c6c:	d1be      	bne.n	8011bec <rcl_expand_topic_name+0x118>
 8011c6e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8011c70:	ab16      	add	r3, sp, #88	@ 0x58
 8011c72:	6010      	str	r0, [r2, #0]
 8011c74:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8011c78:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8011c7c:	ab14      	add	r3, sp, #80	@ 0x50
 8011c7e:	cb0c      	ldmia	r3, {r2, r3}
 8011c80:	4659      	mov	r1, fp
 8011c82:	4620      	mov	r0, r4
 8011c84:	f7fa fc3a 	bl	800c4fc <rcutils_strndup>
 8011c88:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8011c8a:	9918      	ldr	r1, [sp, #96]	@ 0x60
 8011c8c:	4798      	blx	r3
 8011c8e:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8011c90:	9918      	ldr	r1, [sp, #96]	@ 0x60
 8011c92:	4650      	mov	r0, sl
 8011c94:	4798      	blx	r3
 8011c96:	2569      	movs	r5, #105	@ 0x69
 8011c98:	e7d1      	b.n	8011c3e <rcl_expand_topic_name+0x16a>
 8011c9a:	2800      	cmp	r0, #0
 8011c9c:	d061      	beq.n	8011d62 <rcl_expand_topic_name+0x28e>
 8011c9e:	46c1      	mov	r9, r8
 8011ca0:	46aa      	mov	sl, r5
 8011ca2:	e781      	b.n	8011ba8 <rcl_expand_topic_name+0xd4>
 8011ca4:	46b1      	mov	r9, r6
 8011ca6:	e7a1      	b.n	8011bec <rcl_expand_topic_name+0x118>
 8011ca8:	f89a 3000 	ldrb.w	r3, [sl]
 8011cac:	2b2f      	cmp	r3, #47	@ 0x2f
 8011cae:	d01d      	beq.n	8011cec <rcl_expand_topic_name+0x218>
 8011cb0:	4638      	mov	r0, r7
 8011cb2:	f7ee faf5 	bl	80002a0 <strlen>
 8011cb6:	4a38      	ldr	r2, [pc, #224]	@ (8011d98 <rcl_expand_topic_name+0x2c4>)
 8011cb8:	4b38      	ldr	r3, [pc, #224]	@ (8011d9c <rcl_expand_topic_name+0x2c8>)
 8011cba:	f8cd a010 	str.w	sl, [sp, #16]
 8011cbe:	2801      	cmp	r0, #1
 8011cc0:	bf18      	it	ne
 8011cc2:	4613      	movne	r3, r2
 8011cc4:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8011cc8:	e9cd 1301 	strd	r1, r3, [sp, #4]
 8011ccc:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 8011cce:	9703      	str	r7, [sp, #12]
 8011cd0:	9200      	str	r2, [sp, #0]
 8011cd2:	ab14      	add	r3, sp, #80	@ 0x50
 8011cd4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8011cd6:	f7fa fabd 	bl	800c254 <rcutils_format_string_limit>
 8011cda:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8011cdc:	9918      	ldr	r1, [sp, #96]	@ 0x60
 8011cde:	4604      	mov	r4, r0
 8011ce0:	4650      	mov	r0, sl
 8011ce2:	4798      	blx	r3
 8011ce4:	46a2      	mov	sl, r4
 8011ce6:	4653      	mov	r3, sl
 8011ce8:	2b00      	cmp	r3, #0
 8011cea:	d036      	beq.n	8011d5a <rcl_expand_topic_name+0x286>
 8011cec:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8011cee:	f8c3 a000 	str.w	sl, [r3]
 8011cf2:	e7a4      	b.n	8011c3e <rcl_expand_topic_name+0x16a>
 8011cf4:	4653      	mov	r3, sl
 8011cf6:	9d07      	ldr	r5, [sp, #28]
 8011cf8:	2b00      	cmp	r3, #0
 8011cfa:	d1d5      	bne.n	8011ca8 <rcl_expand_topic_name+0x1d4>
 8011cfc:	f898 3000 	ldrb.w	r3, [r8]
 8011d00:	2b2f      	cmp	r3, #47	@ 0x2f
 8011d02:	d0f3      	beq.n	8011cec <rcl_expand_topic_name+0x218>
 8011d04:	4638      	mov	r0, r7
 8011d06:	f7ee facb 	bl	80002a0 <strlen>
 8011d0a:	4a23      	ldr	r2, [pc, #140]	@ (8011d98 <rcl_expand_topic_name+0x2c4>)
 8011d0c:	4b23      	ldr	r3, [pc, #140]	@ (8011d9c <rcl_expand_topic_name+0x2c8>)
 8011d0e:	f8cd 8010 	str.w	r8, [sp, #16]
 8011d12:	2801      	cmp	r0, #1
 8011d14:	bf18      	it	ne
 8011d16:	4613      	movne	r3, r2
 8011d18:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8011d1c:	e9cd 1301 	strd	r1, r3, [sp, #4]
 8011d20:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 8011d22:	9703      	str	r7, [sp, #12]
 8011d24:	9200      	str	r2, [sp, #0]
 8011d26:	ab14      	add	r3, sp, #80	@ 0x50
 8011d28:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8011d2a:	f7fa fa93 	bl	800c254 <rcutils_format_string_limit>
 8011d2e:	4682      	mov	sl, r0
 8011d30:	e7d9      	b.n	8011ce6 <rcl_expand_topic_name+0x212>
 8011d32:	25ca      	movs	r5, #202	@ 0xca
 8011d34:	e783      	b.n	8011c3e <rcl_expand_topic_name+0x16a>
 8011d36:	2800      	cmp	r0, #0
 8011d38:	d1b1      	bne.n	8011c9e <rcl_expand_topic_name+0x1ca>
 8011d3a:	e7e3      	b.n	8011d04 <rcl_expand_topic_name+0x230>
 8011d3c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8011d3e:	6018      	str	r0, [r3, #0]
 8011d40:	f7f7 fb02 	bl	8009348 <rcutils_reset_error>
 8011d44:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8011d46:	9918      	ldr	r1, [sp, #96]	@ 0x60
 8011d48:	4650      	mov	r0, sl
 8011d4a:	4798      	blx	r3
 8011d4c:	250a      	movs	r5, #10
 8011d4e:	e776      	b.n	8011c3e <rcl_expand_topic_name+0x16a>
 8011d50:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8011d52:	601d      	str	r5, [r3, #0]
 8011d54:	f7f7 faf8 	bl	8009348 <rcutils_reset_error>
 8011d58:	e7f8      	b.n	8011d4c <rcl_expand_topic_name+0x278>
 8011d5a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8011d5c:	2300      	movs	r3, #0
 8011d5e:	6013      	str	r3, [r2, #0]
 8011d60:	e7f4      	b.n	8011d4c <rcl_expand_topic_name+0x278>
 8011d62:	ab17      	add	r3, sp, #92	@ 0x5c
 8011d64:	e893 0003 	ldmia.w	r3, {r0, r1}
 8011d68:	e88d 0003 	stmia.w	sp, {r0, r1}
 8011d6c:	ab14      	add	r3, sp, #80	@ 0x50
 8011d6e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8011d70:	4640      	mov	r0, r8
 8011d72:	f7fa fb8d 	bl	800c490 <rcutils_strdup>
 8011d76:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8011d78:	6018      	str	r0, [r3, #0]
 8011d7a:	2800      	cmp	r0, #0
 8011d7c:	f47f af5f 	bne.w	8011c3e <rcl_expand_topic_name+0x16a>
 8011d80:	e7e8      	b.n	8011d54 <rcl_expand_topic_name+0x280>
 8011d82:	bf00      	nop
 8011d84:	08015424 	.word	0x08015424
 8011d88:	0801556c 	.word	0x0801556c
 8011d8c:	08015574 	.word	0x08015574
 8011d90:	0801557c 	.word	0x0801557c
 8011d94:	08015584 	.word	0x08015584
 8011d98:	080150f4 	.word	0x080150f4
 8011d9c:	080150ec 	.word	0x080150ec

08011da0 <rcl_get_default_topic_name_substitutions>:
 8011da0:	2800      	cmp	r0, #0
 8011da2:	bf0c      	ite	eq
 8011da4:	200b      	moveq	r0, #11
 8011da6:	2000      	movne	r0, #0
 8011da8:	4770      	bx	lr
 8011daa:	bf00      	nop

08011dac <rcl_get_zero_initialized_guard_condition>:
 8011dac:	4a03      	ldr	r2, [pc, #12]	@ (8011dbc <rcl_get_zero_initialized_guard_condition+0x10>)
 8011dae:	4603      	mov	r3, r0
 8011db0:	e892 0003 	ldmia.w	r2, {r0, r1}
 8011db4:	e883 0003 	stmia.w	r3, {r0, r1}
 8011db8:	4618      	mov	r0, r3
 8011dba:	4770      	bx	lr
 8011dbc:	08015c3c 	.word	0x08015c3c

08011dc0 <rcl_guard_condition_init_from_rmw>:
 8011dc0:	b082      	sub	sp, #8
 8011dc2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011dc6:	b086      	sub	sp, #24
 8011dc8:	f10d 0c30 	add.w	ip, sp, #48	@ 0x30
 8011dcc:	4604      	mov	r4, r0
 8011dce:	f84c 3f04 	str.w	r3, [ip, #4]!
 8011dd2:	460e      	mov	r6, r1
 8011dd4:	4617      	mov	r7, r2
 8011dd6:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8011dda:	f10d 0e04 	add.w	lr, sp, #4
 8011dde:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8011de2:	f8dc 3000 	ldr.w	r3, [ip]
 8011de6:	f8ce 3000 	str.w	r3, [lr]
 8011dea:	a801      	add	r0, sp, #4
 8011dec:	f7f7 fa82 	bl	80092f4 <rcutils_allocator_is_valid>
 8011df0:	b350      	cbz	r0, 8011e48 <rcl_guard_condition_init_from_rmw+0x88>
 8011df2:	b34c      	cbz	r4, 8011e48 <rcl_guard_condition_init_from_rmw+0x88>
 8011df4:	f8d4 8004 	ldr.w	r8, [r4, #4]
 8011df8:	f1b8 0f00 	cmp.w	r8, #0
 8011dfc:	d11e      	bne.n	8011e3c <rcl_guard_condition_init_from_rmw+0x7c>
 8011dfe:	b31f      	cbz	r7, 8011e48 <rcl_guard_condition_init_from_rmw+0x88>
 8011e00:	4638      	mov	r0, r7
 8011e02:	f7f7 fcf1 	bl	80097e8 <rcl_context_is_valid>
 8011e06:	b328      	cbz	r0, 8011e54 <rcl_guard_condition_init_from_rmw+0x94>
 8011e08:	9b01      	ldr	r3, [sp, #4]
 8011e0a:	9905      	ldr	r1, [sp, #20]
 8011e0c:	201c      	movs	r0, #28
 8011e0e:	4798      	blx	r3
 8011e10:	4605      	mov	r5, r0
 8011e12:	6060      	str	r0, [r4, #4]
 8011e14:	b358      	cbz	r0, 8011e6e <rcl_guard_condition_init_from_rmw+0xae>
 8011e16:	b1fe      	cbz	r6, 8011e58 <rcl_guard_condition_init_from_rmw+0x98>
 8011e18:	6006      	str	r6, [r0, #0]
 8011e1a:	f880 8004 	strb.w	r8, [r0, #4]
 8011e1e:	ac01      	add	r4, sp, #4
 8011e20:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8011e22:	f105 0c08 	add.w	ip, r5, #8
 8011e26:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8011e2a:	6823      	ldr	r3, [r4, #0]
 8011e2c:	f8cc 3000 	str.w	r3, [ip]
 8011e30:	2000      	movs	r0, #0
 8011e32:	b006      	add	sp, #24
 8011e34:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011e38:	b002      	add	sp, #8
 8011e3a:	4770      	bx	lr
 8011e3c:	2064      	movs	r0, #100	@ 0x64
 8011e3e:	b006      	add	sp, #24
 8011e40:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011e44:	b002      	add	sp, #8
 8011e46:	4770      	bx	lr
 8011e48:	200b      	movs	r0, #11
 8011e4a:	b006      	add	sp, #24
 8011e4c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011e50:	b002      	add	sp, #8
 8011e52:	4770      	bx	lr
 8011e54:	2065      	movs	r0, #101	@ 0x65
 8011e56:	e7f2      	b.n	8011e3e <rcl_guard_condition_init_from_rmw+0x7e>
 8011e58:	6838      	ldr	r0, [r7, #0]
 8011e5a:	3028      	adds	r0, #40	@ 0x28
 8011e5c:	f000 fc78 	bl	8012750 <rmw_create_guard_condition>
 8011e60:	6028      	str	r0, [r5, #0]
 8011e62:	6865      	ldr	r5, [r4, #4]
 8011e64:	682e      	ldr	r6, [r5, #0]
 8011e66:	b126      	cbz	r6, 8011e72 <rcl_guard_condition_init_from_rmw+0xb2>
 8011e68:	2301      	movs	r3, #1
 8011e6a:	712b      	strb	r3, [r5, #4]
 8011e6c:	e7d7      	b.n	8011e1e <rcl_guard_condition_init_from_rmw+0x5e>
 8011e6e:	200a      	movs	r0, #10
 8011e70:	e7e5      	b.n	8011e3e <rcl_guard_condition_init_from_rmw+0x7e>
 8011e72:	4628      	mov	r0, r5
 8011e74:	9b02      	ldr	r3, [sp, #8]
 8011e76:	9905      	ldr	r1, [sp, #20]
 8011e78:	4798      	blx	r3
 8011e7a:	2001      	movs	r0, #1
 8011e7c:	6066      	str	r6, [r4, #4]
 8011e7e:	e7de      	b.n	8011e3e <rcl_guard_condition_init_from_rmw+0x7e>

08011e80 <rcl_guard_condition_fini>:
 8011e80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011e82:	b1d8      	cbz	r0, 8011ebc <rcl_guard_condition_fini+0x3c>
 8011e84:	4604      	mov	r4, r0
 8011e86:	6840      	ldr	r0, [r0, #4]
 8011e88:	b158      	cbz	r0, 8011ea2 <rcl_guard_condition_fini+0x22>
 8011e8a:	6803      	ldr	r3, [r0, #0]
 8011e8c:	68c6      	ldr	r6, [r0, #12]
 8011e8e:	6987      	ldr	r7, [r0, #24]
 8011e90:	b153      	cbz	r3, 8011ea8 <rcl_guard_condition_fini+0x28>
 8011e92:	7905      	ldrb	r5, [r0, #4]
 8011e94:	b955      	cbnz	r5, 8011eac <rcl_guard_condition_fini+0x2c>
 8011e96:	4639      	mov	r1, r7
 8011e98:	47b0      	blx	r6
 8011e9a:	2300      	movs	r3, #0
 8011e9c:	6063      	str	r3, [r4, #4]
 8011e9e:	4628      	mov	r0, r5
 8011ea0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011ea2:	4605      	mov	r5, r0
 8011ea4:	4628      	mov	r0, r5
 8011ea6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011ea8:	461d      	mov	r5, r3
 8011eaa:	e7f4      	b.n	8011e96 <rcl_guard_condition_fini+0x16>
 8011eac:	4618      	mov	r0, r3
 8011eae:	f000 fc63 	bl	8012778 <rmw_destroy_guard_condition>
 8011eb2:	1e05      	subs	r5, r0, #0
 8011eb4:	bf18      	it	ne
 8011eb6:	2501      	movne	r5, #1
 8011eb8:	6860      	ldr	r0, [r4, #4]
 8011eba:	e7ec      	b.n	8011e96 <rcl_guard_condition_fini+0x16>
 8011ebc:	250b      	movs	r5, #11
 8011ebe:	4628      	mov	r0, r5
 8011ec0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011ec2:	bf00      	nop

08011ec4 <rcl_guard_condition_get_default_options>:
 8011ec4:	b510      	push	{r4, lr}
 8011ec6:	4604      	mov	r4, r0
 8011ec8:	f7f7 f9e8 	bl	800929c <rcutils_get_default_allocator>
 8011ecc:	4620      	mov	r0, r4
 8011ece:	bd10      	pop	{r4, pc}

08011ed0 <rcl_guard_condition_get_rmw_handle>:
 8011ed0:	b110      	cbz	r0, 8011ed8 <rcl_guard_condition_get_rmw_handle+0x8>
 8011ed2:	6840      	ldr	r0, [r0, #4]
 8011ed4:	b100      	cbz	r0, 8011ed8 <rcl_guard_condition_get_rmw_handle+0x8>
 8011ed6:	6800      	ldr	r0, [r0, #0]
 8011ed8:	4770      	bx	lr
 8011eda:	bf00      	nop

08011edc <rcl_publish>:
 8011edc:	b308      	cbz	r0, 8011f22 <rcl_publish+0x46>
 8011ede:	6803      	ldr	r3, [r0, #0]
 8011ee0:	b570      	push	{r4, r5, r6, lr}
 8011ee2:	4604      	mov	r4, r0
 8011ee4:	b1c3      	cbz	r3, 8011f18 <rcl_publish+0x3c>
 8011ee6:	4616      	mov	r6, r2
 8011ee8:	f8d3 20c4 	ldr.w	r2, [r3, #196]	@ 0xc4
 8011eec:	b1a2      	cbz	r2, 8011f18 <rcl_publish+0x3c>
 8011eee:	f8d3 00c0 	ldr.w	r0, [r3, #192]	@ 0xc0
 8011ef2:	460d      	mov	r5, r1
 8011ef4:	f7f7 fc78 	bl	80097e8 <rcl_context_is_valid>
 8011ef8:	b160      	cbz	r0, 8011f14 <rcl_publish+0x38>
 8011efa:	6823      	ldr	r3, [r4, #0]
 8011efc:	f8d3 00c4 	ldr.w	r0, [r3, #196]	@ 0xc4
 8011f00:	b150      	cbz	r0, 8011f18 <rcl_publish+0x3c>
 8011f02:	b165      	cbz	r5, 8011f1e <rcl_publish+0x42>
 8011f04:	4632      	mov	r2, r6
 8011f06:	4629      	mov	r1, r5
 8011f08:	f000 fcc4 	bl	8012894 <rmw_publish>
 8011f0c:	3800      	subs	r0, #0
 8011f0e:	bf18      	it	ne
 8011f10:	2001      	movne	r0, #1
 8011f12:	bd70      	pop	{r4, r5, r6, pc}
 8011f14:	f7f7 f9fc 	bl	8009310 <rcutils_error_is_set>
 8011f18:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8011f1c:	bd70      	pop	{r4, r5, r6, pc}
 8011f1e:	200b      	movs	r0, #11
 8011f20:	bd70      	pop	{r4, r5, r6, pc}
 8011f22:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8011f26:	4770      	bx	lr

08011f28 <rcl_publisher_is_valid>:
 8011f28:	b1b0      	cbz	r0, 8011f58 <rcl_publisher_is_valid+0x30>
 8011f2a:	6803      	ldr	r3, [r0, #0]
 8011f2c:	b510      	push	{r4, lr}
 8011f2e:	4604      	mov	r4, r0
 8011f30:	b183      	cbz	r3, 8011f54 <rcl_publisher_is_valid+0x2c>
 8011f32:	f8d3 20c4 	ldr.w	r2, [r3, #196]	@ 0xc4
 8011f36:	b16a      	cbz	r2, 8011f54 <rcl_publisher_is_valid+0x2c>
 8011f38:	f8d3 00c0 	ldr.w	r0, [r3, #192]	@ 0xc0
 8011f3c:	f7f7 fc54 	bl	80097e8 <rcl_context_is_valid>
 8011f40:	b130      	cbz	r0, 8011f50 <rcl_publisher_is_valid+0x28>
 8011f42:	6823      	ldr	r3, [r4, #0]
 8011f44:	f8d3 00c4 	ldr.w	r0, [r3, #196]	@ 0xc4
 8011f48:	3800      	subs	r0, #0
 8011f4a:	bf18      	it	ne
 8011f4c:	2001      	movne	r0, #1
 8011f4e:	bd10      	pop	{r4, pc}
 8011f50:	f7f7 f9de 	bl	8009310 <rcutils_error_is_set>
 8011f54:	2000      	movs	r0, #0
 8011f56:	bd10      	pop	{r4, pc}
 8011f58:	2000      	movs	r0, #0
 8011f5a:	4770      	bx	lr

08011f5c <rcl_publisher_is_valid_except_context>:
 8011f5c:	b130      	cbz	r0, 8011f6c <rcl_publisher_is_valid_except_context+0x10>
 8011f5e:	6800      	ldr	r0, [r0, #0]
 8011f60:	b120      	cbz	r0, 8011f6c <rcl_publisher_is_valid_except_context+0x10>
 8011f62:	f8d0 00c4 	ldr.w	r0, [r0, #196]	@ 0xc4
 8011f66:	3800      	subs	r0, #0
 8011f68:	bf18      	it	ne
 8011f6a:	2001      	movne	r0, #1
 8011f6c:	4770      	bx	lr
 8011f6e:	bf00      	nop

08011f70 <rcl_validate_topic_name>:
 8011f70:	2800      	cmp	r0, #0
 8011f72:	d06b      	beq.n	801204c <rcl_validate_topic_name+0xdc>
 8011f74:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011f78:	460d      	mov	r5, r1
 8011f7a:	2900      	cmp	r1, #0
 8011f7c:	d06d      	beq.n	801205a <rcl_validate_topic_name+0xea>
 8011f7e:	4616      	mov	r6, r2
 8011f80:	4604      	mov	r4, r0
 8011f82:	f7ee f98d 	bl	80002a0 <strlen>
 8011f86:	b190      	cbz	r0, 8011fae <rcl_validate_topic_name+0x3e>
 8011f88:	7821      	ldrb	r1, [r4, #0]
 8011f8a:	4a71      	ldr	r2, [pc, #452]	@ (8012150 <rcl_validate_topic_name+0x1e0>)
 8011f8c:	5c53      	ldrb	r3, [r2, r1]
 8011f8e:	f013 0304 	ands.w	r3, r3, #4
 8011f92:	d15d      	bne.n	8012050 <rcl_validate_topic_name+0xe0>
 8011f94:	1e47      	subs	r7, r0, #1
 8011f96:	f814 c007 	ldrb.w	ip, [r4, r7]
 8011f9a:	f1bc 0f2f 	cmp.w	ip, #47	@ 0x2f
 8011f9e:	d10d      	bne.n	8011fbc <rcl_validate_topic_name+0x4c>
 8011fa0:	2302      	movs	r3, #2
 8011fa2:	602b      	str	r3, [r5, #0]
 8011fa4:	b146      	cbz	r6, 8011fb8 <rcl_validate_topic_name+0x48>
 8011fa6:	6037      	str	r7, [r6, #0]
 8011fa8:	2000      	movs	r0, #0
 8011faa:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011fae:	2301      	movs	r3, #1
 8011fb0:	602b      	str	r3, [r5, #0]
 8011fb2:	b10e      	cbz	r6, 8011fb8 <rcl_validate_topic_name+0x48>
 8011fb4:	2300      	movs	r3, #0
 8011fb6:	6033      	str	r3, [r6, #0]
 8011fb8:	2000      	movs	r0, #0
 8011fba:	e7f6      	b.n	8011faa <rcl_validate_topic_name+0x3a>
 8011fbc:	f104 38ff 	add.w	r8, r4, #4294967295	@ 0xffffffff
 8011fc0:	469a      	mov	sl, r3
 8011fc2:	469e      	mov	lr, r3
 8011fc4:	f818 9f01 	ldrb.w	r9, [r8, #1]!
 8011fc8:	f1a9 0c2f 	sub.w	ip, r9, #47	@ 0x2f
 8011fcc:	f1bc 0f4f 	cmp.w	ip, #79	@ 0x4f
 8011fd0:	d85b      	bhi.n	801208a <rcl_validate_topic_name+0x11a>
 8011fd2:	e8df f00c 	tbb	[pc, ip]
 8011fd6:	4463      	.short	0x4463
 8011fd8:	44444444 	.word	0x44444444
 8011fdc:	44444444 	.word	0x44444444
 8011fe0:	5a5a5a44 	.word	0x5a5a5a44
 8011fe4:	5a5a5a5a 	.word	0x5a5a5a5a
 8011fe8:	44444444 	.word	0x44444444
 8011fec:	44444444 	.word	0x44444444
 8011ff0:	44444444 	.word	0x44444444
 8011ff4:	44444444 	.word	0x44444444
 8011ff8:	44444444 	.word	0x44444444
 8011ffc:	44444444 	.word	0x44444444
 8012000:	5a5a4444 	.word	0x5a5a4444
 8012004:	5a2e5a5a 	.word	0x5a2e5a5a
 8012008:	44444444 	.word	0x44444444
 801200c:	44444444 	.word	0x44444444
 8012010:	44444444 	.word	0x44444444
 8012014:	44444444 	.word	0x44444444
 8012018:	44444444 	.word	0x44444444
 801201c:	44444444 	.word	0x44444444
 8012020:	5a284444 	.word	0x5a284444
 8012024:	6b73      	.short	0x6b73
 8012026:	f1ba 0f00 	cmp.w	sl, #0
 801202a:	d13a      	bne.n	80120a2 <rcl_validate_topic_name+0x132>
 801202c:	4673      	mov	r3, lr
 801202e:	f04f 0a01 	mov.w	sl, #1
 8012032:	f10e 0e01 	add.w	lr, lr, #1
 8012036:	4570      	cmp	r0, lr
 8012038:	d1c4      	bne.n	8011fc4 <rcl_validate_topic_name+0x54>
 801203a:	f1ba 0f00 	cmp.w	sl, #0
 801203e:	d048      	beq.n	80120d2 <rcl_validate_topic_name+0x162>
 8012040:	2205      	movs	r2, #5
 8012042:	602a      	str	r2, [r5, #0]
 8012044:	2e00      	cmp	r6, #0
 8012046:	d0b7      	beq.n	8011fb8 <rcl_validate_topic_name+0x48>
 8012048:	6033      	str	r3, [r6, #0]
 801204a:	e7b5      	b.n	8011fb8 <rcl_validate_topic_name+0x48>
 801204c:	200b      	movs	r0, #11
 801204e:	4770      	bx	lr
 8012050:	2304      	movs	r3, #4
 8012052:	602b      	str	r3, [r5, #0]
 8012054:	2e00      	cmp	r6, #0
 8012056:	d1ad      	bne.n	8011fb4 <rcl_validate_topic_name+0x44>
 8012058:	e7ae      	b.n	8011fb8 <rcl_validate_topic_name+0x48>
 801205a:	200b      	movs	r0, #11
 801205c:	e7a5      	b.n	8011faa <rcl_validate_topic_name+0x3a>
 801205e:	f812 c009 	ldrb.w	ip, [r2, r9]
 8012062:	f01c 0f04 	tst.w	ip, #4
 8012066:	d0e4      	beq.n	8012032 <rcl_validate_topic_name+0xc2>
 8012068:	f1ba 0f00 	cmp.w	sl, #0
 801206c:	d0e1      	beq.n	8012032 <rcl_validate_topic_name+0xc2>
 801206e:	f1be 0f00 	cmp.w	lr, #0
 8012072:	d0de      	beq.n	8012032 <rcl_validate_topic_name+0xc2>
 8012074:	f10e 3cff 	add.w	ip, lr, #4294967295	@ 0xffffffff
 8012078:	4563      	cmp	r3, ip
 801207a:	d1da      	bne.n	8012032 <rcl_validate_topic_name+0xc2>
 801207c:	2309      	movs	r3, #9
 801207e:	602b      	str	r3, [r5, #0]
 8012080:	2e00      	cmp	r6, #0
 8012082:	d099      	beq.n	8011fb8 <rcl_validate_topic_name+0x48>
 8012084:	f8c6 e000 	str.w	lr, [r6]
 8012088:	e796      	b.n	8011fb8 <rcl_validate_topic_name+0x48>
 801208a:	f1ba 0f00 	cmp.w	sl, #0
 801208e:	bf0c      	ite	eq
 8012090:	2303      	moveq	r3, #3
 8012092:	2308      	movne	r3, #8
 8012094:	602b      	str	r3, [r5, #0]
 8012096:	2e00      	cmp	r6, #0
 8012098:	d1f4      	bne.n	8012084 <rcl_validate_topic_name+0x114>
 801209a:	e78d      	b.n	8011fb8 <rcl_validate_topic_name+0x48>
 801209c:	f1ba 0f00 	cmp.w	sl, #0
 80120a0:	d0c7      	beq.n	8012032 <rcl_validate_topic_name+0xc2>
 80120a2:	2308      	movs	r3, #8
 80120a4:	602b      	str	r3, [r5, #0]
 80120a6:	2e00      	cmp	r6, #0
 80120a8:	d1ec      	bne.n	8012084 <rcl_validate_topic_name+0x114>
 80120aa:	e785      	b.n	8011fb8 <rcl_validate_topic_name+0x48>
 80120ac:	f1be 0f00 	cmp.w	lr, #0
 80120b0:	d0bf      	beq.n	8012032 <rcl_validate_topic_name+0xc2>
 80120b2:	2306      	movs	r3, #6
 80120b4:	602b      	str	r3, [r5, #0]
 80120b6:	2e00      	cmp	r6, #0
 80120b8:	d1e4      	bne.n	8012084 <rcl_validate_topic_name+0x114>
 80120ba:	e77d      	b.n	8011fb8 <rcl_validate_topic_name+0x48>
 80120bc:	f1ba 0f00 	cmp.w	sl, #0
 80120c0:	d104      	bne.n	80120cc <rcl_validate_topic_name+0x15c>
 80120c2:	2305      	movs	r3, #5
 80120c4:	602b      	str	r3, [r5, #0]
 80120c6:	2e00      	cmp	r6, #0
 80120c8:	d1dc      	bne.n	8012084 <rcl_validate_topic_name+0x114>
 80120ca:	e775      	b.n	8011fb8 <rcl_validate_topic_name+0x48>
 80120cc:	f04f 0a00 	mov.w	sl, #0
 80120d0:	e7af      	b.n	8012032 <rcl_validate_topic_name+0xc2>
 80120d2:	297e      	cmp	r1, #126	@ 0x7e
 80120d4:	d01d      	beq.n	8012112 <rcl_validate_topic_name+0x1a2>
 80120d6:	2101      	movs	r1, #1
 80120d8:	e006      	b.n	80120e8 <rcl_validate_topic_name+0x178>
 80120da:	458e      	cmp	lr, r1
 80120dc:	f104 0401 	add.w	r4, r4, #1
 80120e0:	f101 0301 	add.w	r3, r1, #1
 80120e4:	d912      	bls.n	801210c <rcl_validate_topic_name+0x19c>
 80120e6:	4619      	mov	r1, r3
 80120e8:	4557      	cmp	r7, sl
 80120ea:	f10a 0a01 	add.w	sl, sl, #1
 80120ee:	d0f4      	beq.n	80120da <rcl_validate_topic_name+0x16a>
 80120f0:	7823      	ldrb	r3, [r4, #0]
 80120f2:	2b2f      	cmp	r3, #47	@ 0x2f
 80120f4:	d1f1      	bne.n	80120da <rcl_validate_topic_name+0x16a>
 80120f6:	7863      	ldrb	r3, [r4, #1]
 80120f8:	5cd3      	ldrb	r3, [r2, r3]
 80120fa:	075b      	lsls	r3, r3, #29
 80120fc:	d5ed      	bpl.n	80120da <rcl_validate_topic_name+0x16a>
 80120fe:	2304      	movs	r3, #4
 8012100:	602b      	str	r3, [r5, #0]
 8012102:	2e00      	cmp	r6, #0
 8012104:	f43f af58 	beq.w	8011fb8 <rcl_validate_topic_name+0x48>
 8012108:	6031      	str	r1, [r6, #0]
 801210a:	e755      	b.n	8011fb8 <rcl_validate_topic_name+0x48>
 801210c:	2300      	movs	r3, #0
 801210e:	602b      	str	r3, [r5, #0]
 8012110:	e752      	b.n	8011fb8 <rcl_validate_topic_name+0x48>
 8012112:	4653      	mov	r3, sl
 8012114:	2101      	movs	r1, #1
 8012116:	e00a      	b.n	801212e <rcl_validate_topic_name+0x1be>
 8012118:	2b01      	cmp	r3, #1
 801211a:	d012      	beq.n	8012142 <rcl_validate_topic_name+0x1d2>
 801211c:	458e      	cmp	lr, r1
 801211e:	f103 0301 	add.w	r3, r3, #1
 8012122:	f104 0401 	add.w	r4, r4, #1
 8012126:	f101 0001 	add.w	r0, r1, #1
 801212a:	d9ef      	bls.n	801210c <rcl_validate_topic_name+0x19c>
 801212c:	4601      	mov	r1, r0
 801212e:	429f      	cmp	r7, r3
 8012130:	d0f4      	beq.n	801211c <rcl_validate_topic_name+0x1ac>
 8012132:	7820      	ldrb	r0, [r4, #0]
 8012134:	282f      	cmp	r0, #47	@ 0x2f
 8012136:	d1ef      	bne.n	8012118 <rcl_validate_topic_name+0x1a8>
 8012138:	7860      	ldrb	r0, [r4, #1]
 801213a:	5c10      	ldrb	r0, [r2, r0]
 801213c:	0740      	lsls	r0, r0, #29
 801213e:	d5ed      	bpl.n	801211c <rcl_validate_topic_name+0x1ac>
 8012140:	e7dd      	b.n	80120fe <rcl_validate_topic_name+0x18e>
 8012142:	2207      	movs	r2, #7
 8012144:	602a      	str	r2, [r5, #0]
 8012146:	2e00      	cmp	r6, #0
 8012148:	f47f af7e 	bne.w	8012048 <rcl_validate_topic_name+0xd8>
 801214c:	e734      	b.n	8011fb8 <rcl_validate_topic_name+0x48>
 801214e:	bf00      	nop
 8012150:	08015d43 	.word	0x08015d43

08012154 <rcutils_split>:
 8012154:	b082      	sub	sp, #8
 8012156:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801215a:	b08b      	sub	sp, #44	@ 0x2c
 801215c:	ac14      	add	r4, sp, #80	@ 0x50
 801215e:	9f19      	ldr	r7, [sp, #100]	@ 0x64
 8012160:	e884 000c 	stmia.w	r4, {r2, r3}
 8012164:	2f00      	cmp	r7, #0
 8012166:	f000 8091 	beq.w	801228c <rcutils_split+0x138>
 801216a:	4606      	mov	r6, r0
 801216c:	2800      	cmp	r0, #0
 801216e:	d072      	beq.n	8012256 <rcutils_split+0x102>
 8012170:	7804      	ldrb	r4, [r0, #0]
 8012172:	2c00      	cmp	r4, #0
 8012174:	d06f      	beq.n	8012256 <rcutils_split+0x102>
 8012176:	460d      	mov	r5, r1
 8012178:	f7ee f892 	bl	80002a0 <strlen>
 801217c:	1833      	adds	r3, r6, r0
 801217e:	1b64      	subs	r4, r4, r5
 8012180:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8012184:	4681      	mov	r9, r0
 8012186:	fab4 f484 	clz	r4, r4
 801218a:	0964      	lsrs	r4, r4, #5
 801218c:	42ab      	cmp	r3, r5
 801218e:	bf08      	it	eq
 8012190:	f1a9 0901 	subeq.w	r9, r9, #1
 8012194:	454c      	cmp	r4, r9
 8012196:	d26a      	bcs.n	801226e <rcutils_split+0x11a>
 8012198:	1933      	adds	r3, r6, r4
 801219a:	eb06 0009 	add.w	r0, r6, r9
 801219e:	2101      	movs	r1, #1
 80121a0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80121a4:	42aa      	cmp	r2, r5
 80121a6:	bf08      	it	eq
 80121a8:	3101      	addeq	r1, #1
 80121aa:	4283      	cmp	r3, r0
 80121ac:	d1f8      	bne.n	80121a0 <rcutils_split+0x4c>
 80121ae:	aa14      	add	r2, sp, #80	@ 0x50
 80121b0:	4638      	mov	r0, r7
 80121b2:	f000 f88f 	bl	80122d4 <rcutils_string_array_init>
 80121b6:	2800      	cmp	r0, #0
 80121b8:	d141      	bne.n	801223e <rcutils_split+0xea>
 80121ba:	687a      	ldr	r2, [r7, #4]
 80121bc:	4680      	mov	r8, r0
 80121be:	46a2      	mov	sl, r4
 80121c0:	e002      	b.n	80121c8 <rcutils_split+0x74>
 80121c2:	3401      	adds	r4, #1
 80121c4:	454c      	cmp	r4, r9
 80121c6:	d222      	bcs.n	801220e <rcutils_split+0xba>
 80121c8:	5d33      	ldrb	r3, [r6, r4]
 80121ca:	42ab      	cmp	r3, r5
 80121cc:	d1f9      	bne.n	80121c2 <rcutils_split+0x6e>
 80121ce:	4554      	cmp	r4, sl
 80121d0:	eba4 0b0a 	sub.w	fp, r4, sl
 80121d4:	d038      	beq.n	8012248 <rcutils_split+0xf4>
 80121d6:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80121d8:	9918      	ldr	r1, [sp, #96]	@ 0x60
 80121da:	9201      	str	r2, [sp, #4]
 80121dc:	f10b 0002 	add.w	r0, fp, #2
 80121e0:	4798      	blx	r3
 80121e2:	9a01      	ldr	r2, [sp, #4]
 80121e4:	f842 0028 	str.w	r0, [r2, r8, lsl #2]
 80121e8:	687a      	ldr	r2, [r7, #4]
 80121ea:	f852 0028 	ldr.w	r0, [r2, r8, lsl #2]
 80121ee:	eb06 030a 	add.w	r3, r6, sl
 80121f2:	f10b 0101 	add.w	r1, fp, #1
 80121f6:	2800      	cmp	r0, #0
 80121f8:	d04e      	beq.n	8012298 <rcutils_split+0x144>
 80121fa:	4a2d      	ldr	r2, [pc, #180]	@ (80122b0 <rcutils_split+0x15c>)
 80121fc:	f001 fdb2 	bl	8013d64 <sniprintf>
 8012200:	687a      	ldr	r2, [r7, #4]
 8012202:	f108 0801 	add.w	r8, r8, #1
 8012206:	3401      	adds	r4, #1
 8012208:	454c      	cmp	r4, r9
 801220a:	46a2      	mov	sl, r4
 801220c:	d3dc      	bcc.n	80121c8 <rcutils_split+0x74>
 801220e:	4554      	cmp	r4, sl
 8012210:	d035      	beq.n	801227e <rcutils_split+0x12a>
 8012212:	eba4 040a 	sub.w	r4, r4, sl
 8012216:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8012218:	9918      	ldr	r1, [sp, #96]	@ 0x60
 801221a:	9201      	str	r2, [sp, #4]
 801221c:	1ca0      	adds	r0, r4, #2
 801221e:	4798      	blx	r3
 8012220:	9a01      	ldr	r2, [sp, #4]
 8012222:	687b      	ldr	r3, [r7, #4]
 8012224:	f842 0028 	str.w	r0, [r2, r8, lsl #2]
 8012228:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 801222c:	2800      	cmp	r0, #0
 801222e:	d035      	beq.n	801229c <rcutils_split+0x148>
 8012230:	4a1f      	ldr	r2, [pc, #124]	@ (80122b0 <rcutils_split+0x15c>)
 8012232:	eb06 030a 	add.w	r3, r6, sl
 8012236:	1c61      	adds	r1, r4, #1
 8012238:	f001 fd94 	bl	8013d64 <sniprintf>
 801223c:	2000      	movs	r0, #0
 801223e:	b00b      	add	sp, #44	@ 0x2c
 8012240:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012244:	b002      	add	sp, #8
 8012246:	4770      	bx	lr
 8012248:	683b      	ldr	r3, [r7, #0]
 801224a:	3b01      	subs	r3, #1
 801224c:	2100      	movs	r1, #0
 801224e:	603b      	str	r3, [r7, #0]
 8012250:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8012254:	e7d7      	b.n	8012206 <rcutils_split+0xb2>
 8012256:	a802      	add	r0, sp, #8
 8012258:	ac02      	add	r4, sp, #8
 801225a:	f000 f82b 	bl	80122b4 <rcutils_get_zero_initialized_string_array>
 801225e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8012260:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8012262:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8012266:	e887 0007 	stmia.w	r7, {r0, r1, r2}
 801226a:	2000      	movs	r0, #0
 801226c:	e7e7      	b.n	801223e <rcutils_split+0xea>
 801226e:	aa14      	add	r2, sp, #80	@ 0x50
 8012270:	2101      	movs	r1, #1
 8012272:	4638      	mov	r0, r7
 8012274:	f000 f82e 	bl	80122d4 <rcutils_string_array_init>
 8012278:	2800      	cmp	r0, #0
 801227a:	d1e0      	bne.n	801223e <rcutils_split+0xea>
 801227c:	687a      	ldr	r2, [r7, #4]
 801227e:	683b      	ldr	r3, [r7, #0]
 8012280:	3b01      	subs	r3, #1
 8012282:	2100      	movs	r1, #0
 8012284:	603b      	str	r3, [r7, #0]
 8012286:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 801228a:	e7ee      	b.n	801226a <rcutils_split+0x116>
 801228c:	200b      	movs	r0, #11
 801228e:	b00b      	add	sp, #44	@ 0x2c
 8012290:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012294:	b002      	add	sp, #8
 8012296:	4770      	bx	lr
 8012298:	f8c7 8000 	str.w	r8, [r7]
 801229c:	4638      	mov	r0, r7
 801229e:	f000 f83b 	bl	8012318 <rcutils_string_array_fini>
 80122a2:	b908      	cbnz	r0, 80122a8 <rcutils_split+0x154>
 80122a4:	200a      	movs	r0, #10
 80122a6:	e7ca      	b.n	801223e <rcutils_split+0xea>
 80122a8:	f7f7 f84e 	bl	8009348 <rcutils_reset_error>
 80122ac:	e7fa      	b.n	80122a4 <rcutils_split+0x150>
 80122ae:	bf00      	nop
 80122b0:	08015428 	.word	0x08015428

080122b4 <rcutils_get_zero_initialized_string_array>:
 80122b4:	b510      	push	{r4, lr}
 80122b6:	4c06      	ldr	r4, [pc, #24]	@ (80122d0 <rcutils_get_zero_initialized_string_array+0x1c>)
 80122b8:	4686      	mov	lr, r0
 80122ba:	4684      	mov	ip, r0
 80122bc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80122be:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80122c2:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80122c6:	e88c 0007 	stmia.w	ip, {r0, r1, r2}
 80122ca:	4670      	mov	r0, lr
 80122cc:	bd10      	pop	{r4, pc}
 80122ce:	bf00      	nop
 80122d0:	08015c44 	.word	0x08015c44

080122d4 <rcutils_string_array_init>:
 80122d4:	b1da      	cbz	r2, 801230e <rcutils_string_array_init+0x3a>
 80122d6:	b570      	push	{r4, r5, r6, lr}
 80122d8:	4605      	mov	r5, r0
 80122da:	b1d0      	cbz	r0, 8012312 <rcutils_string_array_init+0x3e>
 80122dc:	460e      	mov	r6, r1
 80122de:	4614      	mov	r4, r2
 80122e0:	e9d2 3203 	ldrd	r3, r2, [r2, #12]
 80122e4:	6001      	str	r1, [r0, #0]
 80122e6:	2104      	movs	r1, #4
 80122e8:	4630      	mov	r0, r6
 80122ea:	4798      	blx	r3
 80122ec:	6068      	str	r0, [r5, #4]
 80122ee:	b150      	cbz	r0, 8012306 <rcutils_string_array_init+0x32>
 80122f0:	46a4      	mov	ip, r4
 80122f2:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80122f6:	f105 0408 	add.w	r4, r5, #8
 80122fa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80122fc:	f8dc 3000 	ldr.w	r3, [ip]
 8012300:	6023      	str	r3, [r4, #0]
 8012302:	2000      	movs	r0, #0
 8012304:	bd70      	pop	{r4, r5, r6, pc}
 8012306:	2e00      	cmp	r6, #0
 8012308:	d0f2      	beq.n	80122f0 <rcutils_string_array_init+0x1c>
 801230a:	200a      	movs	r0, #10
 801230c:	bd70      	pop	{r4, r5, r6, pc}
 801230e:	200b      	movs	r0, #11
 8012310:	4770      	bx	lr
 8012312:	200b      	movs	r0, #11
 8012314:	bd70      	pop	{r4, r5, r6, pc}
 8012316:	bf00      	nop

08012318 <rcutils_string_array_fini>:
 8012318:	b310      	cbz	r0, 8012360 <rcutils_string_array_fini+0x48>
 801231a:	6843      	ldr	r3, [r0, #4]
 801231c:	b570      	push	{r4, r5, r6, lr}
 801231e:	4604      	mov	r4, r0
 8012320:	b1d3      	cbz	r3, 8012358 <rcutils_string_array_fini+0x40>
 8012322:	3008      	adds	r0, #8
 8012324:	f7f6 ffe6 	bl	80092f4 <rcutils_allocator_is_valid>
 8012328:	b1c0      	cbz	r0, 801235c <rcutils_string_array_fini+0x44>
 801232a:	e9d4 3000 	ldrd	r3, r0, [r4]
 801232e:	b16b      	cbz	r3, 801234c <rcutils_string_array_fini+0x34>
 8012330:	2500      	movs	r5, #0
 8012332:	462e      	mov	r6, r5
 8012334:	f850 0025 	ldr.w	r0, [r0, r5, lsl #2]
 8012338:	68e3      	ldr	r3, [r4, #12]
 801233a:	69a1      	ldr	r1, [r4, #24]
 801233c:	4798      	blx	r3
 801233e:	e9d4 3000 	ldrd	r3, r0, [r4]
 8012342:	f840 6025 	str.w	r6, [r0, r5, lsl #2]
 8012346:	3501      	adds	r5, #1
 8012348:	42ab      	cmp	r3, r5
 801234a:	d8f3      	bhi.n	8012334 <rcutils_string_array_fini+0x1c>
 801234c:	68e3      	ldr	r3, [r4, #12]
 801234e:	69a1      	ldr	r1, [r4, #24]
 8012350:	4798      	blx	r3
 8012352:	2300      	movs	r3, #0
 8012354:	e9c4 3300 	strd	r3, r3, [r4]
 8012358:	2000      	movs	r0, #0
 801235a:	bd70      	pop	{r4, r5, r6, pc}
 801235c:	200b      	movs	r0, #11
 801235e:	bd70      	pop	{r4, r5, r6, pc}
 8012360:	200b      	movs	r0, #11
 8012362:	4770      	bx	lr

08012364 <rmw_discovery_options_init>:
 8012364:	b328      	cbz	r0, 80123b2 <rmw_discovery_options_init+0x4e>
 8012366:	b570      	push	{r4, r5, r6, lr}
 8012368:	4604      	mov	r4, r0
 801236a:	4610      	mov	r0, r2
 801236c:	460e      	mov	r6, r1
 801236e:	4615      	mov	r5, r2
 8012370:	f7f6 ffc0 	bl	80092f4 <rcutils_allocator_is_valid>
 8012374:	b1d8      	cbz	r0, 80123ae <rmw_discovery_options_init+0x4a>
 8012376:	68a3      	ldr	r3, [r4, #8]
 8012378:	b9cb      	cbnz	r3, 80123ae <rmw_discovery_options_init+0x4a>
 801237a:	6863      	ldr	r3, [r4, #4]
 801237c:	b9bb      	cbnz	r3, 80123ae <rmw_discovery_options_init+0x4a>
 801237e:	7823      	ldrb	r3, [r4, #0]
 8012380:	b90b      	cbnz	r3, 8012386 <rmw_discovery_options_init+0x22>
 8012382:	2302      	movs	r3, #2
 8012384:	7023      	strb	r3, [r4, #0]
 8012386:	b186      	cbz	r6, 80123aa <rmw_discovery_options_init+0x46>
 8012388:	e9d5 3203 	ldrd	r3, r2, [r5, #12]
 801238c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8012390:	4630      	mov	r0, r6
 8012392:	4798      	blx	r3
 8012394:	6060      	str	r0, [r4, #4]
 8012396:	b170      	cbz	r0, 80123b6 <rmw_discovery_options_init+0x52>
 8012398:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801239a:	f104 0c0c 	add.w	ip, r4, #12
 801239e:	60a6      	str	r6, [r4, #8]
 80123a0:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80123a4:	682b      	ldr	r3, [r5, #0]
 80123a6:	f8cc 3000 	str.w	r3, [ip]
 80123aa:	2000      	movs	r0, #0
 80123ac:	bd70      	pop	{r4, r5, r6, pc}
 80123ae:	200b      	movs	r0, #11
 80123b0:	bd70      	pop	{r4, r5, r6, pc}
 80123b2:	200b      	movs	r0, #11
 80123b4:	4770      	bx	lr
 80123b6:	200a      	movs	r0, #10
 80123b8:	bd70      	pop	{r4, r5, r6, pc}
 80123ba:	bf00      	nop

080123bc <rmw_enclave_options_copy>:
 80123bc:	b1e0      	cbz	r0, 80123f8 <rmw_enclave_options_copy+0x3c>
 80123be:	b570      	push	{r4, r5, r6, lr}
 80123c0:	4616      	mov	r6, r2
 80123c2:	b082      	sub	sp, #8
 80123c4:	b1aa      	cbz	r2, 80123f2 <rmw_enclave_options_copy+0x36>
 80123c6:	4605      	mov	r5, r0
 80123c8:	4608      	mov	r0, r1
 80123ca:	460c      	mov	r4, r1
 80123cc:	f7f6 ff92 	bl	80092f4 <rcutils_allocator_is_valid>
 80123d0:	b178      	cbz	r0, 80123f2 <rmw_enclave_options_copy+0x36>
 80123d2:	f104 030c 	add.w	r3, r4, #12
 80123d6:	e893 0003 	ldmia.w	r3, {r0, r1}
 80123da:	e88d 0003 	stmia.w	sp, {r0, r1}
 80123de:	4628      	mov	r0, r5
 80123e0:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 80123e4:	f7fa f854 	bl	800c490 <rcutils_strdup>
 80123e8:	b140      	cbz	r0, 80123fc <rmw_enclave_options_copy+0x40>
 80123ea:	6030      	str	r0, [r6, #0]
 80123ec:	2000      	movs	r0, #0
 80123ee:	b002      	add	sp, #8
 80123f0:	bd70      	pop	{r4, r5, r6, pc}
 80123f2:	200b      	movs	r0, #11
 80123f4:	b002      	add	sp, #8
 80123f6:	bd70      	pop	{r4, r5, r6, pc}
 80123f8:	200b      	movs	r0, #11
 80123fa:	4770      	bx	lr
 80123fc:	200a      	movs	r0, #10
 80123fe:	e7f6      	b.n	80123ee <rmw_enclave_options_copy+0x32>

08012400 <rmw_enclave_options_fini>:
 8012400:	b170      	cbz	r0, 8012420 <rmw_enclave_options_fini+0x20>
 8012402:	b538      	push	{r3, r4, r5, lr}
 8012404:	4605      	mov	r5, r0
 8012406:	4608      	mov	r0, r1
 8012408:	460c      	mov	r4, r1
 801240a:	f7f6 ff73 	bl	80092f4 <rcutils_allocator_is_valid>
 801240e:	b128      	cbz	r0, 801241c <rmw_enclave_options_fini+0x1c>
 8012410:	4628      	mov	r0, r5
 8012412:	6863      	ldr	r3, [r4, #4]
 8012414:	6921      	ldr	r1, [r4, #16]
 8012416:	4798      	blx	r3
 8012418:	2000      	movs	r0, #0
 801241a:	bd38      	pop	{r3, r4, r5, pc}
 801241c:	200b      	movs	r0, #11
 801241e:	bd38      	pop	{r3, r4, r5, pc}
 8012420:	200b      	movs	r0, #11
 8012422:	4770      	bx	lr

08012424 <rmw_get_default_security_options>:
 8012424:	2200      	movs	r2, #0
 8012426:	7002      	strb	r2, [r0, #0]
 8012428:	6042      	str	r2, [r0, #4]
 801242a:	4770      	bx	lr

0801242c <rmw_time_equal>:
 801242c:	b570      	push	{r4, r5, r6, lr}
 801242e:	b084      	sub	sp, #16
 8012430:	ac04      	add	r4, sp, #16
 8012432:	e904 000f 	stmdb	r4, {r0, r1, r2, r3}
 8012436:	4925      	ldr	r1, [pc, #148]	@ (80124cc <rmw_time_equal+0xa0>)
 8012438:	9c01      	ldr	r4, [sp, #4]
 801243a:	2202      	movs	r2, #2
 801243c:	4281      	cmp	r1, r0
 801243e:	41a2      	sbcs	r2, r4
 8012440:	d333      	bcc.n	80124aa <rmw_time_equal+0x7e>
 8012442:	4603      	mov	r3, r0
 8012444:	4822      	ldr	r0, [pc, #136]	@ (80124d0 <rmw_time_equal+0xa4>)
 8012446:	e9dd 1502 	ldrd	r1, r5, [sp, #8]
 801244a:	fba3 3200 	umull	r3, r2, r3, r0
 801244e:	fb00 2204 	mla	r2, r0, r4, r2
 8012452:	43de      	mvns	r6, r3
 8012454:	f06f 4000 	mvn.w	r0, #2147483648	@ 0x80000000
 8012458:	1a84      	subs	r4, r0, r2
 801245a:	428e      	cmp	r6, r1
 801245c:	41ac      	sbcs	r4, r5
 801245e:	d332      	bcc.n	80124c6 <rmw_time_equal+0x9a>
 8012460:	eb11 0e03 	adds.w	lr, r1, r3
 8012464:	eb42 0005 	adc.w	r0, r2, r5
 8012468:	9b08      	ldr	r3, [sp, #32]
 801246a:	4918      	ldr	r1, [pc, #96]	@ (80124cc <rmw_time_equal+0xa0>)
 801246c:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 801246e:	2202      	movs	r2, #2
 8012470:	4299      	cmp	r1, r3
 8012472:	41aa      	sbcs	r2, r5
 8012474:	d31e      	bcc.n	80124b4 <rmw_time_equal+0x88>
 8012476:	4c16      	ldr	r4, [pc, #88]	@ (80124d0 <rmw_time_equal+0xa4>)
 8012478:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801247a:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 801247c:	fba3 3104 	umull	r3, r1, r3, r4
 8012480:	fb04 1105 	mla	r1, r4, r5, r1
 8012484:	f06f 4c00 	mvn.w	ip, #2147483648	@ 0x80000000
 8012488:	43dd      	mvns	r5, r3
 801248a:	ebac 0401 	sub.w	r4, ip, r1
 801248e:	4295      	cmp	r5, r2
 8012490:	41b4      	sbcs	r4, r6
 8012492:	d314      	bcc.n	80124be <rmw_time_equal+0x92>
 8012494:	18d2      	adds	r2, r2, r3
 8012496:	eb41 0306 	adc.w	r3, r1, r6
 801249a:	4283      	cmp	r3, r0
 801249c:	bf08      	it	eq
 801249e:	4572      	cmpeq	r2, lr
 80124a0:	bf0c      	ite	eq
 80124a2:	2001      	moveq	r0, #1
 80124a4:	2000      	movne	r0, #0
 80124a6:	b004      	add	sp, #16
 80124a8:	bd70      	pop	{r4, r5, r6, pc}
 80124aa:	f04f 3eff 	mov.w	lr, #4294967295	@ 0xffffffff
 80124ae:	f06f 4000 	mvn.w	r0, #2147483648	@ 0x80000000
 80124b2:	e7d9      	b.n	8012468 <rmw_time_equal+0x3c>
 80124b4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80124b8:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 80124bc:	e7ed      	b.n	801249a <rmw_time_equal+0x6e>
 80124be:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80124c2:	4663      	mov	r3, ip
 80124c4:	e7e9      	b.n	801249a <rmw_time_equal+0x6e>
 80124c6:	f04f 3eff 	mov.w	lr, #4294967295	@ 0xffffffff
 80124ca:	e7cd      	b.n	8012468 <rmw_time_equal+0x3c>
 80124cc:	25c17d04 	.word	0x25c17d04
 80124d0:	3b9aca00 	.word	0x3b9aca00

080124d4 <rmw_time_total_nsec>:
 80124d4:	b430      	push	{r4, r5}
 80124d6:	b084      	sub	sp, #16
 80124d8:	ac04      	add	r4, sp, #16
 80124da:	e904 000f 	stmdb	r4, {r0, r1, r2, r3}
 80124de:	4914      	ldr	r1, [pc, #80]	@ (8012530 <rmw_time_total_nsec+0x5c>)
 80124e0:	9c01      	ldr	r4, [sp, #4]
 80124e2:	2202      	movs	r2, #2
 80124e4:	4281      	cmp	r1, r0
 80124e6:	41a2      	sbcs	r2, r4
 80124e8:	d315      	bcc.n	8012516 <rmw_time_total_nsec+0x42>
 80124ea:	4912      	ldr	r1, [pc, #72]	@ (8012534 <rmw_time_total_nsec+0x60>)
 80124ec:	4603      	mov	r3, r0
 80124ee:	e9dd 0502 	ldrd	r0, r5, [sp, #8]
 80124f2:	fba3 3201 	umull	r3, r2, r3, r1
 80124f6:	fb01 2204 	mla	r2, r1, r4, r2
 80124fa:	ea6f 0c03 	mvn.w	ip, r3
 80124fe:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8012502:	1a8c      	subs	r4, r1, r2
 8012504:	4584      	cmp	ip, r0
 8012506:	41ac      	sbcs	r4, r5
 8012508:	d30c      	bcc.n	8012524 <rmw_time_total_nsec+0x50>
 801250a:	1818      	adds	r0, r3, r0
 801250c:	eb42 0105 	adc.w	r1, r2, r5
 8012510:	b004      	add	sp, #16
 8012512:	bc30      	pop	{r4, r5}
 8012514:	4770      	bx	lr
 8012516:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801251a:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 801251e:	b004      	add	sp, #16
 8012520:	bc30      	pop	{r4, r5}
 8012522:	4770      	bx	lr
 8012524:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8012528:	b004      	add	sp, #16
 801252a:	bc30      	pop	{r4, r5}
 801252c:	4770      	bx	lr
 801252e:	bf00      	nop
 8012530:	25c17d04 	.word	0x25c17d04
 8012534:	3b9aca00 	.word	0x3b9aca00

08012538 <on_status>:
 8012538:	b082      	sub	sp, #8
 801253a:	b002      	add	sp, #8
 801253c:	4770      	bx	lr
 801253e:	bf00      	nop

08012540 <on_topic>:
 8012540:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012544:	4a22      	ldr	r2, [pc, #136]	@ (80125d0 <on_topic+0x90>)
 8012546:	b094      	sub	sp, #80	@ 0x50
 8012548:	6812      	ldr	r2, [r2, #0]
 801254a:	9d1a      	ldr	r5, [sp, #104]	@ 0x68
 801254c:	f8bd 606c 	ldrh.w	r6, [sp, #108]	@ 0x6c
 8012550:	e9cd 3112 	strd	r3, r1, [sp, #72]	@ 0x48
 8012554:	b3c2      	cbz	r2, 80125c8 <on_topic+0x88>
 8012556:	f8bd 104c 	ldrh.w	r1, [sp, #76]	@ 0x4c
 801255a:	f89d 004e 	ldrb.w	r0, [sp, #78]	@ 0x4e
 801255e:	e001      	b.n	8012564 <on_topic+0x24>
 8012560:	6852      	ldr	r2, [r2, #4]
 8012562:	b38a      	cbz	r2, 80125c8 <on_topic+0x88>
 8012564:	6894      	ldr	r4, [r2, #8]
 8012566:	8aa3      	ldrh	r3, [r4, #20]
 8012568:	428b      	cmp	r3, r1
 801256a:	d1f9      	bne.n	8012560 <on_topic+0x20>
 801256c:	7da3      	ldrb	r3, [r4, #22]
 801256e:	4283      	cmp	r3, r0
 8012570:	d1f6      	bne.n	8012560 <on_topic+0x20>
 8012572:	2248      	movs	r2, #72	@ 0x48
 8012574:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 8012578:	4668      	mov	r0, sp
 801257a:	f001 fdae 	bl	80140da <memcpy>
 801257e:	f104 0328 	add.w	r3, r4, #40	@ 0x28
 8012582:	cb0c      	ldmia	r3, {r2, r3}
 8012584:	4620      	mov	r0, r4
 8012586:	f7fb fd63 	bl	800e050 <rmw_uxrce_get_static_input_buffer_for_entity>
 801258a:	4607      	mov	r7, r0
 801258c:	b1e0      	cbz	r0, 80125c8 <on_topic+0x88>
 801258e:	f8d0 8008 	ldr.w	r8, [r0, #8]
 8012592:	4632      	mov	r2, r6
 8012594:	4628      	mov	r0, r5
 8012596:	f108 0110 	add.w	r1, r8, #16
 801259a:	f000 fab1 	bl	8012b00 <ucdr_deserialize_array_uint8_t>
 801259e:	b930      	cbnz	r0, 80125ae <on_topic+0x6e>
 80125a0:	480c      	ldr	r0, [pc, #48]	@ (80125d4 <on_topic+0x94>)
 80125a2:	4639      	mov	r1, r7
 80125a4:	b014      	add	sp, #80	@ 0x50
 80125a6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80125aa:	f000 b8bd 	b.w	8012728 <put_memory>
 80125ae:	f8c8 4814 	str.w	r4, [r8, #2068]	@ 0x814
 80125b2:	f8c8 6810 	str.w	r6, [r8, #2064]	@ 0x810
 80125b6:	f000 f9cd 	bl	8012954 <rmw_uros_epoch_nanos>
 80125ba:	2305      	movs	r3, #5
 80125bc:	f508 6202 	add.w	r2, r8, #2080	@ 0x820
 80125c0:	e942 0102 	strd	r0, r1, [r2, #-8]
 80125c4:	f888 3820 	strb.w	r3, [r8, #2080]	@ 0x820
 80125c8:	b014      	add	sp, #80	@ 0x50
 80125ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80125ce:	bf00      	nop
 80125d0:	2000c068 	.word	0x2000c068
 80125d4:	2000b8b8 	.word	0x2000b8b8

080125d8 <on_request>:
 80125d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80125dc:	4823      	ldr	r0, [pc, #140]	@ (801266c <on_request+0x94>)
 80125de:	b094      	sub	sp, #80	@ 0x50
 80125e0:	6800      	ldr	r0, [r0, #0]
 80125e2:	9f1a      	ldr	r7, [sp, #104]	@ 0x68
 80125e4:	f8bd 606c 	ldrh.w	r6, [sp, #108]	@ 0x6c
 80125e8:	9113      	str	r1, [sp, #76]	@ 0x4c
 80125ea:	2800      	cmp	r0, #0
 80125ec:	d03b      	beq.n	8012666 <on_request+0x8e>
 80125ee:	461d      	mov	r5, r3
 80125f0:	e001      	b.n	80125f6 <on_request+0x1e>
 80125f2:	6840      	ldr	r0, [r0, #4]
 80125f4:	b3b8      	cbz	r0, 8012666 <on_request+0x8e>
 80125f6:	6884      	ldr	r4, [r0, #8]
 80125f8:	8b21      	ldrh	r1, [r4, #24]
 80125fa:	4291      	cmp	r1, r2
 80125fc:	d1f9      	bne.n	80125f2 <on_request+0x1a>
 80125fe:	2248      	movs	r2, #72	@ 0x48
 8012600:	f104 0128 	add.w	r1, r4, #40	@ 0x28
 8012604:	4668      	mov	r0, sp
 8012606:	f001 fd68 	bl	80140da <memcpy>
 801260a:	f104 0320 	add.w	r3, r4, #32
 801260e:	cb0c      	ldmia	r3, {r2, r3}
 8012610:	4620      	mov	r0, r4
 8012612:	f7fb fd1d 	bl	800e050 <rmw_uxrce_get_static_input_buffer_for_entity>
 8012616:	4680      	mov	r8, r0
 8012618:	b328      	cbz	r0, 8012666 <on_request+0x8e>
 801261a:	4638      	mov	r0, r7
 801261c:	f8d8 7008 	ldr.w	r7, [r8, #8]
 8012620:	4632      	mov	r2, r6
 8012622:	f107 0110 	add.w	r1, r7, #16
 8012626:	f000 fa6b 	bl	8012b00 <ucdr_deserialize_array_uint8_t>
 801262a:	b930      	cbnz	r0, 801263a <on_request+0x62>
 801262c:	4810      	ldr	r0, [pc, #64]	@ (8012670 <on_request+0x98>)
 801262e:	4641      	mov	r1, r8
 8012630:	b014      	add	sp, #80	@ 0x50
 8012632:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012636:	f000 b877 	b.w	8012728 <put_memory>
 801263a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801263c:	f607 0c28 	addw	ip, r7, #2088	@ 0x828
 8012640:	f8c7 4814 	str.w	r4, [r7, #2068]	@ 0x814
 8012644:	f8c7 6810 	str.w	r6, [r7, #2064]	@ 0x810
 8012648:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801264c:	e895 0003 	ldmia.w	r5, {r0, r1}
 8012650:	e88c 0003 	stmia.w	ip, {r0, r1}
 8012654:	f000 f97e 	bl	8012954 <rmw_uros_epoch_nanos>
 8012658:	2303      	movs	r3, #3
 801265a:	f507 6202 	add.w	r2, r7, #2080	@ 0x820
 801265e:	e942 0102 	strd	r0, r1, [r2, #-8]
 8012662:	f887 3820 	strb.w	r3, [r7, #2080]	@ 0x820
 8012666:	b014      	add	sp, #80	@ 0x50
 8012668:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801266c:	2000bc20 	.word	0x2000bc20
 8012670:	2000b8b8 	.word	0x2000b8b8

08012674 <on_reply>:
 8012674:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012678:	4821      	ldr	r0, [pc, #132]	@ (8012700 <on_reply+0x8c>)
 801267a:	b094      	sub	sp, #80	@ 0x50
 801267c:	6800      	ldr	r0, [r0, #0]
 801267e:	9f1a      	ldr	r7, [sp, #104]	@ 0x68
 8012680:	f8bd 606c 	ldrh.w	r6, [sp, #108]	@ 0x6c
 8012684:	9113      	str	r1, [sp, #76]	@ 0x4c
 8012686:	b3b8      	cbz	r0, 80126f8 <on_reply+0x84>
 8012688:	461d      	mov	r5, r3
 801268a:	e001      	b.n	8012690 <on_reply+0x1c>
 801268c:	6840      	ldr	r0, [r0, #4]
 801268e:	b398      	cbz	r0, 80126f8 <on_reply+0x84>
 8012690:	6884      	ldr	r4, [r0, #8]
 8012692:	8b21      	ldrh	r1, [r4, #24]
 8012694:	4291      	cmp	r1, r2
 8012696:	d1f9      	bne.n	801268c <on_reply+0x18>
 8012698:	2248      	movs	r2, #72	@ 0x48
 801269a:	f104 0128 	add.w	r1, r4, #40	@ 0x28
 801269e:	4668      	mov	r0, sp
 80126a0:	f001 fd1b 	bl	80140da <memcpy>
 80126a4:	f104 0320 	add.w	r3, r4, #32
 80126a8:	cb0c      	ldmia	r3, {r2, r3}
 80126aa:	4620      	mov	r0, r4
 80126ac:	f7fb fcd0 	bl	800e050 <rmw_uxrce_get_static_input_buffer_for_entity>
 80126b0:	4680      	mov	r8, r0
 80126b2:	b308      	cbz	r0, 80126f8 <on_reply+0x84>
 80126b4:	4638      	mov	r0, r7
 80126b6:	f8d8 7008 	ldr.w	r7, [r8, #8]
 80126ba:	4632      	mov	r2, r6
 80126bc:	f107 0110 	add.w	r1, r7, #16
 80126c0:	f000 fa1e 	bl	8012b00 <ucdr_deserialize_array_uint8_t>
 80126c4:	b930      	cbnz	r0, 80126d4 <on_reply+0x60>
 80126c6:	480f      	ldr	r0, [pc, #60]	@ (8012704 <on_reply+0x90>)
 80126c8:	4641      	mov	r1, r8
 80126ca:	b014      	add	sp, #80	@ 0x50
 80126cc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80126d0:	f000 b82a 	b.w	8012728 <put_memory>
 80126d4:	2200      	movs	r2, #0
 80126d6:	f8c7 282c 	str.w	r2, [r7, #2092]	@ 0x82c
 80126da:	f8c7 4814 	str.w	r4, [r7, #2068]	@ 0x814
 80126de:	f8c7 6810 	str.w	r6, [r7, #2064]	@ 0x810
 80126e2:	f8c7 5828 	str.w	r5, [r7, #2088]	@ 0x828
 80126e6:	f000 f935 	bl	8012954 <rmw_uros_epoch_nanos>
 80126ea:	2304      	movs	r3, #4
 80126ec:	f507 6202 	add.w	r2, r7, #2080	@ 0x820
 80126f0:	e942 0102 	strd	r0, r1, [r2, #-8]
 80126f4:	f887 3820 	strb.w	r3, [r7, #2080]	@ 0x820
 80126f8:	b014      	add	sp, #80	@ 0x50
 80126fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80126fe:	bf00      	nop
 8012700:	2000bb48 	.word	0x2000bb48
 8012704:	2000b8b8 	.word	0x2000b8b8

08012708 <get_memory>:
 8012708:	4603      	mov	r3, r0
 801270a:	6840      	ldr	r0, [r0, #4]
 801270c:	b158      	cbz	r0, 8012726 <get_memory+0x1e>
 801270e:	6842      	ldr	r2, [r0, #4]
 8012710:	605a      	str	r2, [r3, #4]
 8012712:	b10a      	cbz	r2, 8012718 <get_memory+0x10>
 8012714:	2100      	movs	r1, #0
 8012716:	6011      	str	r1, [r2, #0]
 8012718:	681a      	ldr	r2, [r3, #0]
 801271a:	6042      	str	r2, [r0, #4]
 801271c:	b102      	cbz	r2, 8012720 <get_memory+0x18>
 801271e:	6010      	str	r0, [r2, #0]
 8012720:	2200      	movs	r2, #0
 8012722:	6002      	str	r2, [r0, #0]
 8012724:	6018      	str	r0, [r3, #0]
 8012726:	4770      	bx	lr

08012728 <put_memory>:
 8012728:	680b      	ldr	r3, [r1, #0]
 801272a:	b10b      	cbz	r3, 8012730 <put_memory+0x8>
 801272c:	684a      	ldr	r2, [r1, #4]
 801272e:	605a      	str	r2, [r3, #4]
 8012730:	684a      	ldr	r2, [r1, #4]
 8012732:	b102      	cbz	r2, 8012736 <put_memory+0xe>
 8012734:	6013      	str	r3, [r2, #0]
 8012736:	6803      	ldr	r3, [r0, #0]
 8012738:	428b      	cmp	r3, r1
 801273a:	6843      	ldr	r3, [r0, #4]
 801273c:	bf08      	it	eq
 801273e:	6002      	streq	r2, [r0, #0]
 8012740:	604b      	str	r3, [r1, #4]
 8012742:	b103      	cbz	r3, 8012746 <put_memory+0x1e>
 8012744:	6019      	str	r1, [r3, #0]
 8012746:	2300      	movs	r3, #0
 8012748:	600b      	str	r3, [r1, #0]
 801274a:	6041      	str	r1, [r0, #4]
 801274c:	4770      	bx	lr
 801274e:	bf00      	nop

08012750 <rmw_create_guard_condition>:
 8012750:	b538      	push	{r3, r4, r5, lr}
 8012752:	4605      	mov	r5, r0
 8012754:	4807      	ldr	r0, [pc, #28]	@ (8012774 <rmw_create_guard_condition+0x24>)
 8012756:	f7ff ffd7 	bl	8012708 <get_memory>
 801275a:	b148      	cbz	r0, 8012770 <rmw_create_guard_condition+0x20>
 801275c:	6884      	ldr	r4, [r0, #8]
 801275e:	2300      	movs	r3, #0
 8012760:	7423      	strb	r3, [r4, #16]
 8012762:	61e5      	str	r5, [r4, #28]
 8012764:	f7fa f9ea 	bl	800cb3c <rmw_get_implementation_identifier>
 8012768:	e9c4 0405 	strd	r0, r4, [r4, #20]
 801276c:	f104 0014 	add.w	r0, r4, #20
 8012770:	bd38      	pop	{r3, r4, r5, pc}
 8012772:	bf00      	nop
 8012774:	20009690 	.word	0x20009690

08012778 <rmw_destroy_guard_condition>:
 8012778:	b508      	push	{r3, lr}
 801277a:	4b08      	ldr	r3, [pc, #32]	@ (801279c <rmw_destroy_guard_condition+0x24>)
 801277c:	6819      	ldr	r1, [r3, #0]
 801277e:	b911      	cbnz	r1, 8012786 <rmw_destroy_guard_condition+0xe>
 8012780:	e00a      	b.n	8012798 <rmw_destroy_guard_condition+0x20>
 8012782:	6849      	ldr	r1, [r1, #4]
 8012784:	b141      	cbz	r1, 8012798 <rmw_destroy_guard_condition+0x20>
 8012786:	688b      	ldr	r3, [r1, #8]
 8012788:	3314      	adds	r3, #20
 801278a:	4298      	cmp	r0, r3
 801278c:	d1f9      	bne.n	8012782 <rmw_destroy_guard_condition+0xa>
 801278e:	4803      	ldr	r0, [pc, #12]	@ (801279c <rmw_destroy_guard_condition+0x24>)
 8012790:	f7ff ffca 	bl	8012728 <put_memory>
 8012794:	2000      	movs	r0, #0
 8012796:	bd08      	pop	{r3, pc}
 8012798:	2001      	movs	r0, #1
 801279a:	bd08      	pop	{r3, pc}
 801279c:	20009690 	.word	0x20009690

080127a0 <create_topic>:
 80127a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80127a4:	4604      	mov	r4, r0
 80127a6:	b084      	sub	sp, #16
 80127a8:	4824      	ldr	r0, [pc, #144]	@ (801283c <create_topic+0x9c>)
 80127aa:	460f      	mov	r7, r1
 80127ac:	4616      	mov	r6, r2
 80127ae:	f7ff ffab 	bl	8012708 <get_memory>
 80127b2:	2800      	cmp	r0, #0
 80127b4:	d03c      	beq.n	8012830 <create_topic+0x90>
 80127b6:	6923      	ldr	r3, [r4, #16]
 80127b8:	6885      	ldr	r5, [r0, #8]
 80127ba:	f8df 8088 	ldr.w	r8, [pc, #136]	@ 8012844 <create_topic+0xa4>
 80127be:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80127c2:	e9c5 6405 	strd	r6, r4, [r5, #20]
 80127c6:	f8b3 0596 	ldrh.w	r0, [r3, #1430]	@ 0x596
 80127ca:	1c42      	adds	r2, r0, #1
 80127cc:	2102      	movs	r1, #2
 80127ce:	f8a3 2596 	strh.w	r2, [r3, #1430]	@ 0x596
 80127d2:	f7fb ffd7 	bl	800e784 <uxr_object_id>
 80127d6:	223c      	movs	r2, #60	@ 0x3c
 80127d8:	6128      	str	r0, [r5, #16]
 80127da:	4641      	mov	r1, r8
 80127dc:	4638      	mov	r0, r7
 80127de:	f7fb fda1 	bl	800e324 <generate_topic_name>
 80127e2:	b310      	cbz	r0, 801282a <create_topic+0x8a>
 80127e4:	4f16      	ldr	r7, [pc, #88]	@ (8012840 <create_topic+0xa0>)
 80127e6:	4630      	mov	r0, r6
 80127e8:	2264      	movs	r2, #100	@ 0x64
 80127ea:	4639      	mov	r1, r7
 80127ec:	f7fb fd6a 	bl	800e2c4 <generate_type_name>
 80127f0:	b1d8      	cbz	r0, 801282a <create_topic+0x8a>
 80127f2:	6920      	ldr	r0, [r4, #16]
 80127f4:	2306      	movs	r3, #6
 80127f6:	f8d0 2384 	ldr.w	r2, [r0, #900]	@ 0x384
 80127fa:	f8cd 8000 	str.w	r8, [sp]
 80127fe:	e9cd 7301 	strd	r7, r3, [sp, #4]
 8012802:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8012806:	6811      	ldr	r1, [r2, #0]
 8012808:	6963      	ldr	r3, [r4, #20]
 801280a:	692a      	ldr	r2, [r5, #16]
 801280c:	f7fb fe2e 	bl	800e46c <uxr_buffer_create_topic_bin>
 8012810:	4602      	mov	r2, r0
 8012812:	6920      	ldr	r0, [r4, #16]
 8012814:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 8012818:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 801281c:	f7fb fd16 	bl	800e24c <run_xrce_session>
 8012820:	b118      	cbz	r0, 801282a <create_topic+0x8a>
 8012822:	4628      	mov	r0, r5
 8012824:	b004      	add	sp, #16
 8012826:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801282a:	4628      	mov	r0, r5
 801282c:	f7fb fc04 	bl	800e038 <rmw_uxrce_fini_topic_memory>
 8012830:	2500      	movs	r5, #0
 8012832:	4628      	mov	r0, r5
 8012834:	b004      	add	sp, #16
 8012836:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801283a:	bf00      	nop
 801283c:	2000ba6c 	.word	0x2000ba6c
 8012840:	2000df6c 	.word	0x2000df6c
 8012844:	2000dfd0 	.word	0x2000dfd0

08012848 <destroy_topic>:
 8012848:	b538      	push	{r3, r4, r5, lr}
 801284a:	6984      	ldr	r4, [r0, #24]
 801284c:	b1d4      	cbz	r4, 8012884 <destroy_topic+0x3c>
 801284e:	4605      	mov	r5, r0
 8012850:	6920      	ldr	r0, [r4, #16]
 8012852:	692a      	ldr	r2, [r5, #16]
 8012854:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 8012858:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 801285c:	6819      	ldr	r1, [r3, #0]
 801285e:	f7fb fd89 	bl	800e374 <uxr_buffer_delete_entity>
 8012862:	4602      	mov	r2, r0
 8012864:	6920      	ldr	r0, [r4, #16]
 8012866:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 801286a:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 801286e:	f7fb fced 	bl	800e24c <run_xrce_session>
 8012872:	f080 0401 	eor.w	r4, r0, #1
 8012876:	b2e4      	uxtb	r4, r4
 8012878:	4628      	mov	r0, r5
 801287a:	0064      	lsls	r4, r4, #1
 801287c:	f7fb fbdc 	bl	800e038 <rmw_uxrce_fini_topic_memory>
 8012880:	4620      	mov	r0, r4
 8012882:	bd38      	pop	{r3, r4, r5, pc}
 8012884:	2401      	movs	r4, #1
 8012886:	4620      	mov	r0, r4
 8012888:	bd38      	pop	{r3, r4, r5, pc}
 801288a:	bf00      	nop

0801288c <flush_session>:
 801288c:	6fc9      	ldr	r1, [r1, #124]	@ 0x7c
 801288e:	f7fc bd73 	b.w	800f378 <uxr_run_session_until_confirm_delivery>
 8012892:	bf00      	nop

08012894 <rmw_publish>:
 8012894:	2800      	cmp	r0, #0
 8012896:	d053      	beq.n	8012940 <rmw_publish+0xac>
 8012898:	b570      	push	{r4, r5, r6, lr}
 801289a:	460d      	mov	r5, r1
 801289c:	b08e      	sub	sp, #56	@ 0x38
 801289e:	2900      	cmp	r1, #0
 80128a0:	d04b      	beq.n	801293a <rmw_publish+0xa6>
 80128a2:	4604      	mov	r4, r0
 80128a4:	6800      	ldr	r0, [r0, #0]
 80128a6:	f7fb fd57 	bl	800e358 <is_uxrce_rmw_identifier_valid>
 80128aa:	2800      	cmp	r0, #0
 80128ac:	d045      	beq.n	801293a <rmw_publish+0xa6>
 80128ae:	6866      	ldr	r6, [r4, #4]
 80128b0:	2e00      	cmp	r6, #0
 80128b2:	d042      	beq.n	801293a <rmw_publish+0xa6>
 80128b4:	69b4      	ldr	r4, [r6, #24]
 80128b6:	4628      	mov	r0, r5
 80128b8:	6923      	ldr	r3, [r4, #16]
 80128ba:	4798      	blx	r3
 80128bc:	69f3      	ldr	r3, [r6, #28]
 80128be:	9005      	str	r0, [sp, #20]
 80128c0:	b113      	cbz	r3, 80128c8 <rmw_publish+0x34>
 80128c2:	a805      	add	r0, sp, #20
 80128c4:	4798      	blx	r3
 80128c6:	9805      	ldr	r0, [sp, #20]
 80128c8:	f8d6 3080 	ldr.w	r3, [r6, #128]	@ 0x80
 80128cc:	691b      	ldr	r3, [r3, #16]
 80128ce:	9000      	str	r0, [sp, #0]
 80128d0:	6972      	ldr	r2, [r6, #20]
 80128d2:	6fb1      	ldr	r1, [r6, #120]	@ 0x78
 80128d4:	f503 7028 	add.w	r0, r3, #672	@ 0x2a0
 80128d8:	ab06      	add	r3, sp, #24
 80128da:	f7fd ff95 	bl	8010808 <uxr_prepare_output_stream>
 80128de:	b1d8      	cbz	r0, 8012918 <rmw_publish+0x84>
 80128e0:	68a3      	ldr	r3, [r4, #8]
 80128e2:	a906      	add	r1, sp, #24
 80128e4:	4628      	mov	r0, r5
 80128e6:	4798      	blx	r3
 80128e8:	6a33      	ldr	r3, [r6, #32]
 80128ea:	4604      	mov	r4, r0
 80128ec:	b10b      	cbz	r3, 80128f2 <rmw_publish+0x5e>
 80128ee:	a806      	add	r0, sp, #24
 80128f0:	4798      	blx	r3
 80128f2:	f896 307a 	ldrb.w	r3, [r6, #122]	@ 0x7a
 80128f6:	f8d6 2080 	ldr.w	r2, [r6, #128]	@ 0x80
 80128fa:	2b01      	cmp	r3, #1
 80128fc:	6910      	ldr	r0, [r2, #16]
 80128fe:	d021      	beq.n	8012944 <rmw_publish+0xb0>
 8012900:	6ff1      	ldr	r1, [r6, #124]	@ 0x7c
 8012902:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8012906:	f7fc fd37 	bl	800f378 <uxr_run_session_until_confirm_delivery>
 801290a:	4004      	ands	r4, r0
 801290c:	b2e4      	uxtb	r4, r4
 801290e:	f084 0001 	eor.w	r0, r4, #1
 8012912:	b2c0      	uxtb	r0, r0
 8012914:	b00e      	add	sp, #56	@ 0x38
 8012916:	bd70      	pop	{r4, r5, r6, pc}
 8012918:	f8d6 3080 	ldr.w	r3, [r6, #128]	@ 0x80
 801291c:	6918      	ldr	r0, [r3, #16]
 801291e:	4b0c      	ldr	r3, [pc, #48]	@ (8012950 <rmw_publish+0xbc>)
 8012920:	9301      	str	r3, [sp, #4]
 8012922:	9b05      	ldr	r3, [sp, #20]
 8012924:	9300      	str	r3, [sp, #0]
 8012926:	9602      	str	r6, [sp, #8]
 8012928:	6972      	ldr	r2, [r6, #20]
 801292a:	6fb1      	ldr	r1, [r6, #120]	@ 0x78
 801292c:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8012930:	ab06      	add	r3, sp, #24
 8012932:	f7fd ff99 	bl	8010868 <uxr_prepare_output_stream_fragmented>
 8012936:	2800      	cmp	r0, #0
 8012938:	d1d2      	bne.n	80128e0 <rmw_publish+0x4c>
 801293a:	2001      	movs	r0, #1
 801293c:	b00e      	add	sp, #56	@ 0x38
 801293e:	bd70      	pop	{r4, r5, r6, pc}
 8012940:	2001      	movs	r0, #1
 8012942:	4770      	bx	lr
 8012944:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8012948:	f7fc f97e 	bl	800ec48 <uxr_flash_output_streams>
 801294c:	e7df      	b.n	801290e <rmw_publish+0x7a>
 801294e:	bf00      	nop
 8012950:	0801288d 	.word	0x0801288d

08012954 <rmw_uros_epoch_nanos>:
 8012954:	4b05      	ldr	r3, [pc, #20]	@ (801296c <rmw_uros_epoch_nanos+0x18>)
 8012956:	681b      	ldr	r3, [r3, #0]
 8012958:	b123      	cbz	r3, 8012964 <rmw_uros_epoch_nanos+0x10>
 801295a:	6898      	ldr	r0, [r3, #8]
 801295c:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8012960:	f7fc b968 	b.w	800ec34 <uxr_epoch_nanos>
 8012964:	2000      	movs	r0, #0
 8012966:	2100      	movs	r1, #0
 8012968:	4770      	bx	lr
 801296a:	bf00      	nop
 801296c:	2000df58 	.word	0x2000df58

08012970 <ucdr_serialize_endian_array_char>:
 8012970:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012974:	4619      	mov	r1, r3
 8012976:	461f      	mov	r7, r3
 8012978:	4605      	mov	r5, r0
 801297a:	4690      	mov	r8, r2
 801297c:	f7f5 fd2e 	bl	80083dc <ucdr_check_buffer_available_for>
 8012980:	b9e0      	cbnz	r0, 80129bc <ucdr_serialize_endian_array_char+0x4c>
 8012982:	463e      	mov	r6, r7
 8012984:	e009      	b.n	801299a <ucdr_serialize_endian_array_char+0x2a>
 8012986:	68a8      	ldr	r0, [r5, #8]
 8012988:	f001 fba7 	bl	80140da <memcpy>
 801298c:	68ab      	ldr	r3, [r5, #8]
 801298e:	6928      	ldr	r0, [r5, #16]
 8012990:	4423      	add	r3, r4
 8012992:	4420      	add	r0, r4
 8012994:	1b36      	subs	r6, r6, r4
 8012996:	60ab      	str	r3, [r5, #8]
 8012998:	6128      	str	r0, [r5, #16]
 801299a:	2201      	movs	r2, #1
 801299c:	4631      	mov	r1, r6
 801299e:	4628      	mov	r0, r5
 80129a0:	f7f5 fda4 	bl	80084ec <ucdr_check_final_buffer_behavior_array>
 80129a4:	1bb9      	subs	r1, r7, r6
 80129a6:	4604      	mov	r4, r0
 80129a8:	4602      	mov	r2, r0
 80129aa:	4441      	add	r1, r8
 80129ac:	2800      	cmp	r0, #0
 80129ae:	d1ea      	bne.n	8012986 <ucdr_serialize_endian_array_char+0x16>
 80129b0:	2301      	movs	r3, #1
 80129b2:	7da8      	ldrb	r0, [r5, #22]
 80129b4:	756b      	strb	r3, [r5, #21]
 80129b6:	4058      	eors	r0, r3
 80129b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80129bc:	463a      	mov	r2, r7
 80129be:	68a8      	ldr	r0, [r5, #8]
 80129c0:	4641      	mov	r1, r8
 80129c2:	f001 fb8a 	bl	80140da <memcpy>
 80129c6:	68aa      	ldr	r2, [r5, #8]
 80129c8:	692b      	ldr	r3, [r5, #16]
 80129ca:	443a      	add	r2, r7
 80129cc:	443b      	add	r3, r7
 80129ce:	60aa      	str	r2, [r5, #8]
 80129d0:	612b      	str	r3, [r5, #16]
 80129d2:	e7ed      	b.n	80129b0 <ucdr_serialize_endian_array_char+0x40>

080129d4 <ucdr_deserialize_endian_array_char>:
 80129d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80129d8:	4619      	mov	r1, r3
 80129da:	461f      	mov	r7, r3
 80129dc:	4605      	mov	r5, r0
 80129de:	4690      	mov	r8, r2
 80129e0:	f7f5 fcfc 	bl	80083dc <ucdr_check_buffer_available_for>
 80129e4:	b9e0      	cbnz	r0, 8012a20 <ucdr_deserialize_endian_array_char+0x4c>
 80129e6:	463e      	mov	r6, r7
 80129e8:	e009      	b.n	80129fe <ucdr_deserialize_endian_array_char+0x2a>
 80129ea:	68a9      	ldr	r1, [r5, #8]
 80129ec:	f001 fb75 	bl	80140da <memcpy>
 80129f0:	68aa      	ldr	r2, [r5, #8]
 80129f2:	692b      	ldr	r3, [r5, #16]
 80129f4:	4422      	add	r2, r4
 80129f6:	4423      	add	r3, r4
 80129f8:	1b36      	subs	r6, r6, r4
 80129fa:	60aa      	str	r2, [r5, #8]
 80129fc:	612b      	str	r3, [r5, #16]
 80129fe:	2201      	movs	r2, #1
 8012a00:	4631      	mov	r1, r6
 8012a02:	4628      	mov	r0, r5
 8012a04:	f7f5 fd72 	bl	80084ec <ucdr_check_final_buffer_behavior_array>
 8012a08:	4604      	mov	r4, r0
 8012a0a:	1bb8      	subs	r0, r7, r6
 8012a0c:	4622      	mov	r2, r4
 8012a0e:	4440      	add	r0, r8
 8012a10:	2c00      	cmp	r4, #0
 8012a12:	d1ea      	bne.n	80129ea <ucdr_deserialize_endian_array_char+0x16>
 8012a14:	2301      	movs	r3, #1
 8012a16:	7da8      	ldrb	r0, [r5, #22]
 8012a18:	756b      	strb	r3, [r5, #21]
 8012a1a:	4058      	eors	r0, r3
 8012a1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012a20:	463a      	mov	r2, r7
 8012a22:	68a9      	ldr	r1, [r5, #8]
 8012a24:	4640      	mov	r0, r8
 8012a26:	f001 fb58 	bl	80140da <memcpy>
 8012a2a:	68aa      	ldr	r2, [r5, #8]
 8012a2c:	692b      	ldr	r3, [r5, #16]
 8012a2e:	443a      	add	r2, r7
 8012a30:	443b      	add	r3, r7
 8012a32:	60aa      	str	r2, [r5, #8]
 8012a34:	612b      	str	r3, [r5, #16]
 8012a36:	e7ed      	b.n	8012a14 <ucdr_deserialize_endian_array_char+0x40>

08012a38 <ucdr_serialize_array_uint8_t>:
 8012a38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012a3c:	4688      	mov	r8, r1
 8012a3e:	4611      	mov	r1, r2
 8012a40:	4617      	mov	r7, r2
 8012a42:	4605      	mov	r5, r0
 8012a44:	f7f5 fcca 	bl	80083dc <ucdr_check_buffer_available_for>
 8012a48:	b9e0      	cbnz	r0, 8012a84 <ucdr_serialize_array_uint8_t+0x4c>
 8012a4a:	463e      	mov	r6, r7
 8012a4c:	e009      	b.n	8012a62 <ucdr_serialize_array_uint8_t+0x2a>
 8012a4e:	68a8      	ldr	r0, [r5, #8]
 8012a50:	f001 fb43 	bl	80140da <memcpy>
 8012a54:	68aa      	ldr	r2, [r5, #8]
 8012a56:	692b      	ldr	r3, [r5, #16]
 8012a58:	4422      	add	r2, r4
 8012a5a:	4423      	add	r3, r4
 8012a5c:	1b36      	subs	r6, r6, r4
 8012a5e:	60aa      	str	r2, [r5, #8]
 8012a60:	612b      	str	r3, [r5, #16]
 8012a62:	2201      	movs	r2, #1
 8012a64:	4631      	mov	r1, r6
 8012a66:	4628      	mov	r0, r5
 8012a68:	f7f5 fd40 	bl	80084ec <ucdr_check_final_buffer_behavior_array>
 8012a6c:	1bb9      	subs	r1, r7, r6
 8012a6e:	4604      	mov	r4, r0
 8012a70:	4602      	mov	r2, r0
 8012a72:	4441      	add	r1, r8
 8012a74:	2800      	cmp	r0, #0
 8012a76:	d1ea      	bne.n	8012a4e <ucdr_serialize_array_uint8_t+0x16>
 8012a78:	2301      	movs	r3, #1
 8012a7a:	7da8      	ldrb	r0, [r5, #22]
 8012a7c:	756b      	strb	r3, [r5, #21]
 8012a7e:	4058      	eors	r0, r3
 8012a80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012a84:	463a      	mov	r2, r7
 8012a86:	68a8      	ldr	r0, [r5, #8]
 8012a88:	4641      	mov	r1, r8
 8012a8a:	f001 fb26 	bl	80140da <memcpy>
 8012a8e:	68aa      	ldr	r2, [r5, #8]
 8012a90:	692b      	ldr	r3, [r5, #16]
 8012a92:	443a      	add	r2, r7
 8012a94:	443b      	add	r3, r7
 8012a96:	60aa      	str	r2, [r5, #8]
 8012a98:	612b      	str	r3, [r5, #16]
 8012a9a:	e7ed      	b.n	8012a78 <ucdr_serialize_array_uint8_t+0x40>

08012a9c <ucdr_serialize_endian_array_uint8_t>:
 8012a9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012aa0:	4619      	mov	r1, r3
 8012aa2:	461f      	mov	r7, r3
 8012aa4:	4605      	mov	r5, r0
 8012aa6:	4690      	mov	r8, r2
 8012aa8:	f7f5 fc98 	bl	80083dc <ucdr_check_buffer_available_for>
 8012aac:	b9e0      	cbnz	r0, 8012ae8 <ucdr_serialize_endian_array_uint8_t+0x4c>
 8012aae:	463e      	mov	r6, r7
 8012ab0:	e009      	b.n	8012ac6 <ucdr_serialize_endian_array_uint8_t+0x2a>
 8012ab2:	68a8      	ldr	r0, [r5, #8]
 8012ab4:	f001 fb11 	bl	80140da <memcpy>
 8012ab8:	68ab      	ldr	r3, [r5, #8]
 8012aba:	6928      	ldr	r0, [r5, #16]
 8012abc:	4423      	add	r3, r4
 8012abe:	4420      	add	r0, r4
 8012ac0:	1b36      	subs	r6, r6, r4
 8012ac2:	60ab      	str	r3, [r5, #8]
 8012ac4:	6128      	str	r0, [r5, #16]
 8012ac6:	2201      	movs	r2, #1
 8012ac8:	4631      	mov	r1, r6
 8012aca:	4628      	mov	r0, r5
 8012acc:	f7f5 fd0e 	bl	80084ec <ucdr_check_final_buffer_behavior_array>
 8012ad0:	1bb9      	subs	r1, r7, r6
 8012ad2:	4604      	mov	r4, r0
 8012ad4:	4602      	mov	r2, r0
 8012ad6:	4441      	add	r1, r8
 8012ad8:	2800      	cmp	r0, #0
 8012ada:	d1ea      	bne.n	8012ab2 <ucdr_serialize_endian_array_uint8_t+0x16>
 8012adc:	2301      	movs	r3, #1
 8012ade:	7da8      	ldrb	r0, [r5, #22]
 8012ae0:	756b      	strb	r3, [r5, #21]
 8012ae2:	4058      	eors	r0, r3
 8012ae4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012ae8:	463a      	mov	r2, r7
 8012aea:	68a8      	ldr	r0, [r5, #8]
 8012aec:	4641      	mov	r1, r8
 8012aee:	f001 faf4 	bl	80140da <memcpy>
 8012af2:	68aa      	ldr	r2, [r5, #8]
 8012af4:	692b      	ldr	r3, [r5, #16]
 8012af6:	443a      	add	r2, r7
 8012af8:	443b      	add	r3, r7
 8012afa:	60aa      	str	r2, [r5, #8]
 8012afc:	612b      	str	r3, [r5, #16]
 8012afe:	e7ed      	b.n	8012adc <ucdr_serialize_endian_array_uint8_t+0x40>

08012b00 <ucdr_deserialize_array_uint8_t>:
 8012b00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012b04:	4688      	mov	r8, r1
 8012b06:	4611      	mov	r1, r2
 8012b08:	4617      	mov	r7, r2
 8012b0a:	4605      	mov	r5, r0
 8012b0c:	f7f5 fc66 	bl	80083dc <ucdr_check_buffer_available_for>
 8012b10:	b9e0      	cbnz	r0, 8012b4c <ucdr_deserialize_array_uint8_t+0x4c>
 8012b12:	463e      	mov	r6, r7
 8012b14:	e009      	b.n	8012b2a <ucdr_deserialize_array_uint8_t+0x2a>
 8012b16:	68a9      	ldr	r1, [r5, #8]
 8012b18:	f001 fadf 	bl	80140da <memcpy>
 8012b1c:	68aa      	ldr	r2, [r5, #8]
 8012b1e:	692b      	ldr	r3, [r5, #16]
 8012b20:	4422      	add	r2, r4
 8012b22:	4423      	add	r3, r4
 8012b24:	1b36      	subs	r6, r6, r4
 8012b26:	60aa      	str	r2, [r5, #8]
 8012b28:	612b      	str	r3, [r5, #16]
 8012b2a:	2201      	movs	r2, #1
 8012b2c:	4631      	mov	r1, r6
 8012b2e:	4628      	mov	r0, r5
 8012b30:	f7f5 fcdc 	bl	80084ec <ucdr_check_final_buffer_behavior_array>
 8012b34:	4604      	mov	r4, r0
 8012b36:	1bb8      	subs	r0, r7, r6
 8012b38:	4622      	mov	r2, r4
 8012b3a:	4440      	add	r0, r8
 8012b3c:	2c00      	cmp	r4, #0
 8012b3e:	d1ea      	bne.n	8012b16 <ucdr_deserialize_array_uint8_t+0x16>
 8012b40:	2301      	movs	r3, #1
 8012b42:	7da8      	ldrb	r0, [r5, #22]
 8012b44:	756b      	strb	r3, [r5, #21]
 8012b46:	4058      	eors	r0, r3
 8012b48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012b4c:	463a      	mov	r2, r7
 8012b4e:	68a9      	ldr	r1, [r5, #8]
 8012b50:	4640      	mov	r0, r8
 8012b52:	f001 fac2 	bl	80140da <memcpy>
 8012b56:	68aa      	ldr	r2, [r5, #8]
 8012b58:	692b      	ldr	r3, [r5, #16]
 8012b5a:	443a      	add	r2, r7
 8012b5c:	443b      	add	r3, r7
 8012b5e:	60aa      	str	r2, [r5, #8]
 8012b60:	612b      	str	r3, [r5, #16]
 8012b62:	e7ed      	b.n	8012b40 <ucdr_deserialize_array_uint8_t+0x40>

08012b64 <ucdr_deserialize_endian_array_uint8_t>:
 8012b64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012b68:	4619      	mov	r1, r3
 8012b6a:	461f      	mov	r7, r3
 8012b6c:	4605      	mov	r5, r0
 8012b6e:	4690      	mov	r8, r2
 8012b70:	f7f5 fc34 	bl	80083dc <ucdr_check_buffer_available_for>
 8012b74:	b9e0      	cbnz	r0, 8012bb0 <ucdr_deserialize_endian_array_uint8_t+0x4c>
 8012b76:	463e      	mov	r6, r7
 8012b78:	e009      	b.n	8012b8e <ucdr_deserialize_endian_array_uint8_t+0x2a>
 8012b7a:	68a9      	ldr	r1, [r5, #8]
 8012b7c:	f001 faad 	bl	80140da <memcpy>
 8012b80:	68aa      	ldr	r2, [r5, #8]
 8012b82:	692b      	ldr	r3, [r5, #16]
 8012b84:	4422      	add	r2, r4
 8012b86:	4423      	add	r3, r4
 8012b88:	1b36      	subs	r6, r6, r4
 8012b8a:	60aa      	str	r2, [r5, #8]
 8012b8c:	612b      	str	r3, [r5, #16]
 8012b8e:	2201      	movs	r2, #1
 8012b90:	4631      	mov	r1, r6
 8012b92:	4628      	mov	r0, r5
 8012b94:	f7f5 fcaa 	bl	80084ec <ucdr_check_final_buffer_behavior_array>
 8012b98:	4604      	mov	r4, r0
 8012b9a:	1bb8      	subs	r0, r7, r6
 8012b9c:	4622      	mov	r2, r4
 8012b9e:	4440      	add	r0, r8
 8012ba0:	2c00      	cmp	r4, #0
 8012ba2:	d1ea      	bne.n	8012b7a <ucdr_deserialize_endian_array_uint8_t+0x16>
 8012ba4:	2301      	movs	r3, #1
 8012ba6:	7da8      	ldrb	r0, [r5, #22]
 8012ba8:	756b      	strb	r3, [r5, #21]
 8012baa:	4058      	eors	r0, r3
 8012bac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012bb0:	463a      	mov	r2, r7
 8012bb2:	68a9      	ldr	r1, [r5, #8]
 8012bb4:	4640      	mov	r0, r8
 8012bb6:	f001 fa90 	bl	80140da <memcpy>
 8012bba:	68aa      	ldr	r2, [r5, #8]
 8012bbc:	692b      	ldr	r3, [r5, #16]
 8012bbe:	443a      	add	r2, r7
 8012bc0:	443b      	add	r3, r7
 8012bc2:	60aa      	str	r2, [r5, #8]
 8012bc4:	612b      	str	r3, [r5, #16]
 8012bc6:	e7ed      	b.n	8012ba4 <ucdr_deserialize_endian_array_uint8_t+0x40>

08012bc8 <ucdr_serialize_sequence_char>:
 8012bc8:	b570      	push	{r4, r5, r6, lr}
 8012bca:	460e      	mov	r6, r1
 8012bcc:	4615      	mov	r5, r2
 8012bce:	7d01      	ldrb	r1, [r0, #20]
 8012bd0:	4604      	mov	r4, r0
 8012bd2:	f7f4 fddd 	bl	8007790 <ucdr_serialize_endian_uint32_t>
 8012bd6:	b90d      	cbnz	r5, 8012bdc <ucdr_serialize_sequence_char+0x14>
 8012bd8:	2001      	movs	r0, #1
 8012bda:	bd70      	pop	{r4, r5, r6, pc}
 8012bdc:	7d21      	ldrb	r1, [r4, #20]
 8012bde:	462b      	mov	r3, r5
 8012be0:	4632      	mov	r2, r6
 8012be2:	4620      	mov	r0, r4
 8012be4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8012be8:	f7ff bec2 	b.w	8012970 <ucdr_serialize_endian_array_char>

08012bec <ucdr_deserialize_sequence_char>:
 8012bec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012bf0:	461d      	mov	r5, r3
 8012bf2:	4616      	mov	r6, r2
 8012bf4:	460f      	mov	r7, r1
 8012bf6:	461a      	mov	r2, r3
 8012bf8:	7d01      	ldrb	r1, [r0, #20]
 8012bfa:	4604      	mov	r4, r0
 8012bfc:	f7f4 fee6 	bl	80079cc <ucdr_deserialize_endian_uint32_t>
 8012c00:	682b      	ldr	r3, [r5, #0]
 8012c02:	429e      	cmp	r6, r3
 8012c04:	d208      	bcs.n	8012c18 <ucdr_deserialize_sequence_char+0x2c>
 8012c06:	2201      	movs	r2, #1
 8012c08:	75a2      	strb	r2, [r4, #22]
 8012c0a:	7d21      	ldrb	r1, [r4, #20]
 8012c0c:	463a      	mov	r2, r7
 8012c0e:	4620      	mov	r0, r4
 8012c10:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012c14:	f7ff bede 	b.w	80129d4 <ucdr_deserialize_endian_array_char>
 8012c18:	2b00      	cmp	r3, #0
 8012c1a:	d1f6      	bne.n	8012c0a <ucdr_deserialize_sequence_char+0x1e>
 8012c1c:	2001      	movs	r0, #1
 8012c1e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012c22:	bf00      	nop

08012c24 <ucdr_serialize_sequence_uint8_t>:
 8012c24:	b570      	push	{r4, r5, r6, lr}
 8012c26:	460e      	mov	r6, r1
 8012c28:	4615      	mov	r5, r2
 8012c2a:	7d01      	ldrb	r1, [r0, #20]
 8012c2c:	4604      	mov	r4, r0
 8012c2e:	f7f4 fdaf 	bl	8007790 <ucdr_serialize_endian_uint32_t>
 8012c32:	b90d      	cbnz	r5, 8012c38 <ucdr_serialize_sequence_uint8_t+0x14>
 8012c34:	2001      	movs	r0, #1
 8012c36:	bd70      	pop	{r4, r5, r6, pc}
 8012c38:	7d21      	ldrb	r1, [r4, #20]
 8012c3a:	462b      	mov	r3, r5
 8012c3c:	4632      	mov	r2, r6
 8012c3e:	4620      	mov	r0, r4
 8012c40:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8012c44:	f7ff bf2a 	b.w	8012a9c <ucdr_serialize_endian_array_uint8_t>

08012c48 <ucdr_deserialize_sequence_uint8_t>:
 8012c48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012c4c:	461d      	mov	r5, r3
 8012c4e:	4616      	mov	r6, r2
 8012c50:	460f      	mov	r7, r1
 8012c52:	461a      	mov	r2, r3
 8012c54:	7d01      	ldrb	r1, [r0, #20]
 8012c56:	4604      	mov	r4, r0
 8012c58:	f7f4 feb8 	bl	80079cc <ucdr_deserialize_endian_uint32_t>
 8012c5c:	682b      	ldr	r3, [r5, #0]
 8012c5e:	429e      	cmp	r6, r3
 8012c60:	d208      	bcs.n	8012c74 <ucdr_deserialize_sequence_uint8_t+0x2c>
 8012c62:	2201      	movs	r2, #1
 8012c64:	75a2      	strb	r2, [r4, #22]
 8012c66:	7d21      	ldrb	r1, [r4, #20]
 8012c68:	463a      	mov	r2, r7
 8012c6a:	4620      	mov	r0, r4
 8012c6c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012c70:	f7ff bf78 	b.w	8012b64 <ucdr_deserialize_endian_array_uint8_t>
 8012c74:	2b00      	cmp	r3, #0
 8012c76:	d1f6      	bne.n	8012c66 <ucdr_deserialize_sequence_uint8_t+0x1e>
 8012c78:	2001      	movs	r0, #1
 8012c7a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012c7e:	bf00      	nop

08012c80 <ucdr_serialize_string>:
 8012c80:	b538      	push	{r3, r4, r5, lr}
 8012c82:	4605      	mov	r5, r0
 8012c84:	4608      	mov	r0, r1
 8012c86:	460c      	mov	r4, r1
 8012c88:	f7ed fb0a 	bl	80002a0 <strlen>
 8012c8c:	4621      	mov	r1, r4
 8012c8e:	1c42      	adds	r2, r0, #1
 8012c90:	4628      	mov	r0, r5
 8012c92:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8012c96:	f7ff bf97 	b.w	8012bc8 <ucdr_serialize_sequence_char>
 8012c9a:	bf00      	nop

08012c9c <ucdr_deserialize_string>:
 8012c9c:	b500      	push	{lr}
 8012c9e:	b083      	sub	sp, #12
 8012ca0:	ab01      	add	r3, sp, #4
 8012ca2:	f7ff ffa3 	bl	8012bec <ucdr_deserialize_sequence_char>
 8012ca6:	b003      	add	sp, #12
 8012ca8:	f85d fb04 	ldr.w	pc, [sp], #4

08012cac <uxr_init_input_best_effort_stream>:
 8012cac:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8012cb0:	8003      	strh	r3, [r0, #0]
 8012cb2:	4770      	bx	lr

08012cb4 <uxr_reset_input_best_effort_stream>:
 8012cb4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8012cb8:	8003      	strh	r3, [r0, #0]
 8012cba:	4770      	bx	lr

08012cbc <uxr_receive_best_effort_message>:
 8012cbc:	b538      	push	{r3, r4, r5, lr}
 8012cbe:	4604      	mov	r4, r0
 8012cc0:	8800      	ldrh	r0, [r0, #0]
 8012cc2:	460d      	mov	r5, r1
 8012cc4:	f000 fd28 	bl	8013718 <uxr_seq_num_cmp>
 8012cc8:	4603      	mov	r3, r0
 8012cca:	2b00      	cmp	r3, #0
 8012ccc:	ea4f 70d0 	mov.w	r0, r0, lsr #31
 8012cd0:	bfb8      	it	lt
 8012cd2:	8025      	strhlt	r5, [r4, #0]
 8012cd4:	bd38      	pop	{r3, r4, r5, pc}
 8012cd6:	bf00      	nop

08012cd8 <on_full_input_buffer>:
 8012cd8:	b570      	push	{r4, r5, r6, lr}
 8012cda:	4605      	mov	r5, r0
 8012cdc:	460c      	mov	r4, r1
 8012cde:	682b      	ldr	r3, [r5, #0]
 8012ce0:	6809      	ldr	r1, [r1, #0]
 8012ce2:	8920      	ldrh	r0, [r4, #8]
 8012ce4:	6862      	ldr	r2, [r4, #4]
 8012ce6:	fbb2 f2f0 	udiv	r2, r2, r0
 8012cea:	1a5b      	subs	r3, r3, r1
 8012cec:	fbb3 f3f2 	udiv	r3, r3, r2
 8012cf0:	3301      	adds	r3, #1
 8012cf2:	b29b      	uxth	r3, r3
 8012cf4:	fbb3 f6f0 	udiv	r6, r3, r0
 8012cf8:	fb00 3316 	mls	r3, r0, r6, r3
 8012cfc:	b29b      	uxth	r3, r3
 8012cfe:	fb02 f303 	mul.w	r3, r2, r3
 8012d02:	1d18      	adds	r0, r3, #4
 8012d04:	4408      	add	r0, r1
 8012d06:	7d26      	ldrb	r6, [r4, #20]
 8012d08:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8012d0c:	b116      	cbz	r6, 8012d14 <on_full_input_buffer+0x3c>
 8012d0e:	2600      	movs	r6, #0
 8012d10:	f840 6c04 	str.w	r6, [r0, #-4]
 8012d14:	2a03      	cmp	r2, #3
 8012d16:	d801      	bhi.n	8012d1c <on_full_input_buffer+0x44>
 8012d18:	2001      	movs	r0, #1
 8012d1a:	bd70      	pop	{r4, r5, r6, pc}
 8012d1c:	3308      	adds	r3, #8
 8012d1e:	4419      	add	r1, r3
 8012d20:	4628      	mov	r0, r5
 8012d22:	692b      	ldr	r3, [r5, #16]
 8012d24:	3a04      	subs	r2, #4
 8012d26:	f7f5 fba5 	bl	8008474 <ucdr_init_buffer_origin>
 8012d2a:	4628      	mov	r0, r5
 8012d2c:	4902      	ldr	r1, [pc, #8]	@ (8012d38 <on_full_input_buffer+0x60>)
 8012d2e:	4622      	mov	r2, r4
 8012d30:	f7f5 fb7c 	bl	800842c <ucdr_set_on_full_buffer_callback>
 8012d34:	2000      	movs	r0, #0
 8012d36:	bd70      	pop	{r4, r5, r6, pc}
 8012d38:	08012cd9 	.word	0x08012cd9

08012d3c <uxr_init_input_reliable_stream>:
 8012d3c:	b500      	push	{lr}
 8012d3e:	e9c0 1200 	strd	r1, r2, [r0]
 8012d42:	f04f 0e00 	mov.w	lr, #0
 8012d46:	9a01      	ldr	r2, [sp, #4]
 8012d48:	8103      	strh	r3, [r0, #8]
 8012d4a:	6102      	str	r2, [r0, #16]
 8012d4c:	f880 e014 	strb.w	lr, [r0, #20]
 8012d50:	b1d3      	cbz	r3, 8012d88 <uxr_init_input_reliable_stream+0x4c>
 8012d52:	f8c1 e000 	str.w	lr, [r1]
 8012d56:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 8012d5a:	f1bc 0f01 	cmp.w	ip, #1
 8012d5e:	d913      	bls.n	8012d88 <uxr_init_input_reliable_stream+0x4c>
 8012d60:	2301      	movs	r3, #1
 8012d62:	fbb3 f1fc 	udiv	r1, r3, ip
 8012d66:	fb0c 3111 	mls	r1, ip, r1, r3
 8012d6a:	b289      	uxth	r1, r1
 8012d6c:	6842      	ldr	r2, [r0, #4]
 8012d6e:	fbb2 f2fc 	udiv	r2, r2, ip
 8012d72:	fb01 f202 	mul.w	r2, r1, r2
 8012d76:	6801      	ldr	r1, [r0, #0]
 8012d78:	f841 e002 	str.w	lr, [r1, r2]
 8012d7c:	3301      	adds	r3, #1
 8012d7e:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 8012d82:	b29b      	uxth	r3, r3
 8012d84:	459c      	cmp	ip, r3
 8012d86:	d8ec      	bhi.n	8012d62 <uxr_init_input_reliable_stream+0x26>
 8012d88:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8012d8c:	60c3      	str	r3, [r0, #12]
 8012d8e:	f85d fb04 	ldr.w	pc, [sp], #4
 8012d92:	bf00      	nop

08012d94 <uxr_reset_input_reliable_stream>:
 8012d94:	8901      	ldrh	r1, [r0, #8]
 8012d96:	b1e9      	cbz	r1, 8012dd4 <uxr_reset_input_reliable_stream+0x40>
 8012d98:	f04f 0c00 	mov.w	ip, #0
 8012d9c:	b500      	push	{lr}
 8012d9e:	4663      	mov	r3, ip
 8012da0:	46e6      	mov	lr, ip
 8012da2:	fbb3 f2f1 	udiv	r2, r3, r1
 8012da6:	fb01 3312 	mls	r3, r1, r2, r3
 8012daa:	b29b      	uxth	r3, r3
 8012dac:	6842      	ldr	r2, [r0, #4]
 8012dae:	fbb2 f2f1 	udiv	r2, r2, r1
 8012db2:	fb03 f202 	mul.w	r2, r3, r2
 8012db6:	6803      	ldr	r3, [r0, #0]
 8012db8:	f843 e002 	str.w	lr, [r3, r2]
 8012dbc:	f10c 0c01 	add.w	ip, ip, #1
 8012dc0:	8901      	ldrh	r1, [r0, #8]
 8012dc2:	fa1f f38c 	uxth.w	r3, ip
 8012dc6:	4299      	cmp	r1, r3
 8012dc8:	d8eb      	bhi.n	8012da2 <uxr_reset_input_reliable_stream+0xe>
 8012dca:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8012dce:	60c3      	str	r3, [r0, #12]
 8012dd0:	f85d fb04 	ldr.w	pc, [sp], #4
 8012dd4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8012dd8:	60c3      	str	r3, [r0, #12]
 8012dda:	4770      	bx	lr

08012ddc <uxr_receive_reliable_message>:
 8012ddc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012de0:	4604      	mov	r4, r0
 8012de2:	460d      	mov	r5, r1
 8012de4:	8901      	ldrh	r1, [r0, #8]
 8012de6:	8980      	ldrh	r0, [r0, #12]
 8012de8:	4690      	mov	r8, r2
 8012dea:	461f      	mov	r7, r3
 8012dec:	f000 fc8c 	bl	8013708 <uxr_seq_num_add>
 8012df0:	4629      	mov	r1, r5
 8012df2:	4606      	mov	r6, r0
 8012df4:	89a0      	ldrh	r0, [r4, #12]
 8012df6:	f000 fc8f 	bl	8013718 <uxr_seq_num_cmp>
 8012dfa:	2800      	cmp	r0, #0
 8012dfc:	db0a      	blt.n	8012e14 <uxr_receive_reliable_message+0x38>
 8012dfe:	2600      	movs	r6, #0
 8012e00:	89e0      	ldrh	r0, [r4, #14]
 8012e02:	4629      	mov	r1, r5
 8012e04:	f000 fc88 	bl	8013718 <uxr_seq_num_cmp>
 8012e08:	2800      	cmp	r0, #0
 8012e0a:	bfb8      	it	lt
 8012e0c:	81e5      	strhlt	r5, [r4, #14]
 8012e0e:	4630      	mov	r0, r6
 8012e10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012e14:	4630      	mov	r0, r6
 8012e16:	4629      	mov	r1, r5
 8012e18:	f000 fc7e 	bl	8013718 <uxr_seq_num_cmp>
 8012e1c:	2800      	cmp	r0, #0
 8012e1e:	dbee      	blt.n	8012dfe <uxr_receive_reliable_message+0x22>
 8012e20:	6923      	ldr	r3, [r4, #16]
 8012e22:	4640      	mov	r0, r8
 8012e24:	4798      	blx	r3
 8012e26:	2101      	movs	r1, #1
 8012e28:	4606      	mov	r6, r0
 8012e2a:	89a0      	ldrh	r0, [r4, #12]
 8012e2c:	f000 fc6c 	bl	8013708 <uxr_seq_num_add>
 8012e30:	b90e      	cbnz	r6, 8012e36 <uxr_receive_reliable_message+0x5a>
 8012e32:	4285      	cmp	r5, r0
 8012e34:	d046      	beq.n	8012ec4 <uxr_receive_reliable_message+0xe8>
 8012e36:	8921      	ldrh	r1, [r4, #8]
 8012e38:	fbb5 f2f1 	udiv	r2, r5, r1
 8012e3c:	fb01 5212 	mls	r2, r1, r2, r5
 8012e40:	b292      	uxth	r2, r2
 8012e42:	6863      	ldr	r3, [r4, #4]
 8012e44:	6820      	ldr	r0, [r4, #0]
 8012e46:	fbb3 f3f1 	udiv	r3, r3, r1
 8012e4a:	fb02 f303 	mul.w	r3, r2, r3
 8012e4e:	3304      	adds	r3, #4
 8012e50:	4418      	add	r0, r3
 8012e52:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8012e56:	2b00      	cmp	r3, #0
 8012e58:	d1d1      	bne.n	8012dfe <uxr_receive_reliable_message+0x22>
 8012e5a:	4641      	mov	r1, r8
 8012e5c:	463a      	mov	r2, r7
 8012e5e:	f001 f93c 	bl	80140da <memcpy>
 8012e62:	8921      	ldrh	r1, [r4, #8]
 8012e64:	fbb5 f2f1 	udiv	r2, r5, r1
 8012e68:	fb01 5212 	mls	r2, r1, r2, r5
 8012e6c:	b292      	uxth	r2, r2
 8012e6e:	6863      	ldr	r3, [r4, #4]
 8012e70:	fbb3 f3f1 	udiv	r3, r3, r1
 8012e74:	fb02 f303 	mul.w	r3, r2, r3
 8012e78:	6822      	ldr	r2, [r4, #0]
 8012e7a:	50d7      	str	r7, [r2, r3]
 8012e7c:	9a06      	ldr	r2, [sp, #24]
 8012e7e:	2301      	movs	r3, #1
 8012e80:	7013      	strb	r3, [r2, #0]
 8012e82:	2e00      	cmp	r6, #0
 8012e84:	d0bb      	beq.n	8012dfe <uxr_receive_reliable_message+0x22>
 8012e86:	89a6      	ldrh	r6, [r4, #12]
 8012e88:	2101      	movs	r1, #1
 8012e8a:	4630      	mov	r0, r6
 8012e8c:	f000 fc3c 	bl	8013708 <uxr_seq_num_add>
 8012e90:	8921      	ldrh	r1, [r4, #8]
 8012e92:	fbb0 f2f1 	udiv	r2, r0, r1
 8012e96:	fb01 0212 	mls	r2, r1, r2, r0
 8012e9a:	b292      	uxth	r2, r2
 8012e9c:	6863      	ldr	r3, [r4, #4]
 8012e9e:	fbb3 f3f1 	udiv	r3, r3, r1
 8012ea2:	4606      	mov	r6, r0
 8012ea4:	fb02 f303 	mul.w	r3, r2, r3
 8012ea8:	6820      	ldr	r0, [r4, #0]
 8012eaa:	3304      	adds	r3, #4
 8012eac:	4418      	add	r0, r3
 8012eae:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8012eb2:	2b00      	cmp	r3, #0
 8012eb4:	d0a3      	beq.n	8012dfe <uxr_receive_reliable_message+0x22>
 8012eb6:	6923      	ldr	r3, [r4, #16]
 8012eb8:	4798      	blx	r3
 8012eba:	2802      	cmp	r0, #2
 8012ebc:	d005      	beq.n	8012eca <uxr_receive_reliable_message+0xee>
 8012ebe:	2801      	cmp	r0, #1
 8012ec0:	d0e2      	beq.n	8012e88 <uxr_receive_reliable_message+0xac>
 8012ec2:	e79c      	b.n	8012dfe <uxr_receive_reliable_message+0x22>
 8012ec4:	9b06      	ldr	r3, [sp, #24]
 8012ec6:	81a5      	strh	r5, [r4, #12]
 8012ec8:	701e      	strb	r6, [r3, #0]
 8012eca:	2601      	movs	r6, #1
 8012ecc:	e798      	b.n	8012e00 <uxr_receive_reliable_message+0x24>
 8012ece:	bf00      	nop

08012ed0 <uxr_next_input_reliable_buffer_available>:
 8012ed0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012ed4:	4604      	mov	r4, r0
 8012ed6:	460f      	mov	r7, r1
 8012ed8:	8980      	ldrh	r0, [r0, #12]
 8012eda:	2101      	movs	r1, #1
 8012edc:	4690      	mov	r8, r2
 8012ede:	f000 fc13 	bl	8013708 <uxr_seq_num_add>
 8012ee2:	8921      	ldrh	r1, [r4, #8]
 8012ee4:	fbb0 f2f1 	udiv	r2, r0, r1
 8012ee8:	fb01 0212 	mls	r2, r1, r2, r0
 8012eec:	b292      	uxth	r2, r2
 8012eee:	6863      	ldr	r3, [r4, #4]
 8012ef0:	6826      	ldr	r6, [r4, #0]
 8012ef2:	fbb3 f3f1 	udiv	r3, r3, r1
 8012ef6:	fb02 f303 	mul.w	r3, r2, r3
 8012efa:	3304      	adds	r3, #4
 8012efc:	441e      	add	r6, r3
 8012efe:	f856 9c04 	ldr.w	r9, [r6, #-4]
 8012f02:	f1b9 0f00 	cmp.w	r9, #0
 8012f06:	d023      	beq.n	8012f50 <uxr_next_input_reliable_buffer_available+0x80>
 8012f08:	6923      	ldr	r3, [r4, #16]
 8012f0a:	4605      	mov	r5, r0
 8012f0c:	4630      	mov	r0, r6
 8012f0e:	4798      	blx	r3
 8012f10:	4682      	mov	sl, r0
 8012f12:	b300      	cbz	r0, 8012f56 <uxr_next_input_reliable_buffer_available+0x86>
 8012f14:	f8b4 a00c 	ldrh.w	sl, [r4, #12]
 8012f18:	2101      	movs	r1, #1
 8012f1a:	4650      	mov	r0, sl
 8012f1c:	f000 fbf4 	bl	8013708 <uxr_seq_num_add>
 8012f20:	8921      	ldrh	r1, [r4, #8]
 8012f22:	fbb0 f2f1 	udiv	r2, r0, r1
 8012f26:	4682      	mov	sl, r0
 8012f28:	fb01 0212 	mls	r2, r1, r2, r0
 8012f2c:	e9d4 0300 	ldrd	r0, r3, [r4]
 8012f30:	b292      	uxth	r2, r2
 8012f32:	fbb3 f3f1 	udiv	r3, r3, r1
 8012f36:	fb02 f303 	mul.w	r3, r2, r3
 8012f3a:	3304      	adds	r3, #4
 8012f3c:	4418      	add	r0, r3
 8012f3e:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8012f42:	b12b      	cbz	r3, 8012f50 <uxr_next_input_reliable_buffer_available+0x80>
 8012f44:	6923      	ldr	r3, [r4, #16]
 8012f46:	4798      	blx	r3
 8012f48:	2802      	cmp	r0, #2
 8012f4a:	d01b      	beq.n	8012f84 <uxr_next_input_reliable_buffer_available+0xb4>
 8012f4c:	2801      	cmp	r0, #1
 8012f4e:	d0e3      	beq.n	8012f18 <uxr_next_input_reliable_buffer_available+0x48>
 8012f50:	2000      	movs	r0, #0
 8012f52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012f56:	464a      	mov	r2, r9
 8012f58:	4631      	mov	r1, r6
 8012f5a:	4638      	mov	r0, r7
 8012f5c:	f7f5 fa92 	bl	8008484 <ucdr_init_buffer>
 8012f60:	8921      	ldrh	r1, [r4, #8]
 8012f62:	fbb5 f2f1 	udiv	r2, r5, r1
 8012f66:	fb01 5212 	mls	r2, r1, r2, r5
 8012f6a:	b292      	uxth	r2, r2
 8012f6c:	6863      	ldr	r3, [r4, #4]
 8012f6e:	fbb3 f3f1 	udiv	r3, r3, r1
 8012f72:	fb02 f303 	mul.w	r3, r2, r3
 8012f76:	6822      	ldr	r2, [r4, #0]
 8012f78:	f842 a003 	str.w	sl, [r2, r3]
 8012f7c:	81a5      	strh	r5, [r4, #12]
 8012f7e:	2001      	movs	r0, #1
 8012f80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012f84:	eb06 0108 	add.w	r1, r6, r8
 8012f88:	8926      	ldrh	r6, [r4, #8]
 8012f8a:	fbb5 f0f6 	udiv	r0, r5, r6
 8012f8e:	fb06 5010 	mls	r0, r6, r0, r5
 8012f92:	b280      	uxth	r0, r0
 8012f94:	6863      	ldr	r3, [r4, #4]
 8012f96:	fbb3 f3f6 	udiv	r3, r3, r6
 8012f9a:	fb00 f303 	mul.w	r3, r0, r3
 8012f9e:	6820      	ldr	r0, [r4, #0]
 8012fa0:	2500      	movs	r5, #0
 8012fa2:	50c5      	str	r5, [r0, r3]
 8012fa4:	eba9 0208 	sub.w	r2, r9, r8
 8012fa8:	4638      	mov	r0, r7
 8012faa:	f7f5 fa6b 	bl	8008484 <ucdr_init_buffer>
 8012fae:	4903      	ldr	r1, [pc, #12]	@ (8012fbc <uxr_next_input_reliable_buffer_available+0xec>)
 8012fb0:	4622      	mov	r2, r4
 8012fb2:	4638      	mov	r0, r7
 8012fb4:	f7f5 fa3a 	bl	800842c <ucdr_set_on_full_buffer_callback>
 8012fb8:	4655      	mov	r5, sl
 8012fba:	e7df      	b.n	8012f7c <uxr_next_input_reliable_buffer_available+0xac>
 8012fbc:	08012cd9 	.word	0x08012cd9

08012fc0 <uxr_process_heartbeat>:
 8012fc0:	b538      	push	{r3, r4, r5, lr}
 8012fc2:	4611      	mov	r1, r2
 8012fc4:	4604      	mov	r4, r0
 8012fc6:	89c0      	ldrh	r0, [r0, #14]
 8012fc8:	4615      	mov	r5, r2
 8012fca:	f000 fba5 	bl	8013718 <uxr_seq_num_cmp>
 8012fce:	2800      	cmp	r0, #0
 8012fd0:	bfb8      	it	lt
 8012fd2:	81e5      	strhlt	r5, [r4, #14]
 8012fd4:	bd38      	pop	{r3, r4, r5, pc}
 8012fd6:	bf00      	nop

08012fd8 <uxr_compute_acknack>:
 8012fd8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012fdc:	8903      	ldrh	r3, [r0, #8]
 8012fde:	8985      	ldrh	r5, [r0, #12]
 8012fe0:	4604      	mov	r4, r0
 8012fe2:	460e      	mov	r6, r1
 8012fe4:	2b00      	cmp	r3, #0
 8012fe6:	d048      	beq.n	801307a <uxr_compute_acknack+0xa2>
 8012fe8:	4628      	mov	r0, r5
 8012fea:	2701      	movs	r7, #1
 8012fec:	e003      	b.n	8012ff6 <uxr_compute_acknack+0x1e>
 8012fee:	4567      	cmp	r7, ip
 8012ff0:	d243      	bcs.n	801307a <uxr_compute_acknack+0xa2>
 8012ff2:	89a0      	ldrh	r0, [r4, #12]
 8012ff4:	3701      	adds	r7, #1
 8012ff6:	b2b9      	uxth	r1, r7
 8012ff8:	f000 fb86 	bl	8013708 <uxr_seq_num_add>
 8012ffc:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 8013000:	fbb0 f2fc 	udiv	r2, r0, ip
 8013004:	e9d4 1300 	ldrd	r1, r3, [r4]
 8013008:	fb0c 0212 	mls	r2, ip, r2, r0
 801300c:	b292      	uxth	r2, r2
 801300e:	fbb3 f3fc 	udiv	r3, r3, ip
 8013012:	fb02 f303 	mul.w	r3, r2, r3
 8013016:	58cb      	ldr	r3, [r1, r3]
 8013018:	2b00      	cmp	r3, #0
 801301a:	d1e8      	bne.n	8012fee <uxr_compute_acknack+0x16>
 801301c:	8030      	strh	r0, [r6, #0]
 801301e:	2101      	movs	r1, #1
 8013020:	89e5      	ldrh	r5, [r4, #14]
 8013022:	f000 fb75 	bl	8013710 <uxr_seq_num_sub>
 8013026:	4601      	mov	r1, r0
 8013028:	4628      	mov	r0, r5
 801302a:	f000 fb71 	bl	8013710 <uxr_seq_num_sub>
 801302e:	4605      	mov	r5, r0
 8013030:	4607      	mov	r7, r0
 8013032:	b1f8      	cbz	r0, 8013074 <uxr_compute_acknack+0x9c>
 8013034:	f04f 0900 	mov.w	r9, #0
 8013038:	464d      	mov	r5, r9
 801303a:	f04f 0801 	mov.w	r8, #1
 801303e:	fa1f f189 	uxth.w	r1, r9
 8013042:	8830      	ldrh	r0, [r6, #0]
 8013044:	f000 fb60 	bl	8013708 <uxr_seq_num_add>
 8013048:	8921      	ldrh	r1, [r4, #8]
 801304a:	fbb0 f3f1 	udiv	r3, r0, r1
 801304e:	fb03 0011 	mls	r0, r3, r1, r0
 8013052:	e9d4 2300 	ldrd	r2, r3, [r4]
 8013056:	b280      	uxth	r0, r0
 8013058:	fbb3 f3f1 	udiv	r3, r3, r1
 801305c:	fb00 f303 	mul.w	r3, r0, r3
 8013060:	fa08 f109 	lsl.w	r1, r8, r9
 8013064:	58d3      	ldr	r3, [r2, r3]
 8013066:	f109 0901 	add.w	r9, r9, #1
 801306a:	b90b      	cbnz	r3, 8013070 <uxr_compute_acknack+0x98>
 801306c:	4329      	orrs	r1, r5
 801306e:	b28d      	uxth	r5, r1
 8013070:	454f      	cmp	r7, r9
 8013072:	d1e4      	bne.n	801303e <uxr_compute_acknack+0x66>
 8013074:	4628      	mov	r0, r5
 8013076:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801307a:	4628      	mov	r0, r5
 801307c:	e7ce      	b.n	801301c <uxr_compute_acknack+0x44>
 801307e:	bf00      	nop

08013080 <uxr_init_output_best_effort_stream>:
 8013080:	f64f 7cff 	movw	ip, #65535	@ 0xffff
 8013084:	e9c0 3201 	strd	r3, r2, [r0, #4]
 8013088:	6001      	str	r1, [r0, #0]
 801308a:	7303      	strb	r3, [r0, #12]
 801308c:	f8a0 c00e 	strh.w	ip, [r0, #14]
 8013090:	4770      	bx	lr
 8013092:	bf00      	nop

08013094 <uxr_reset_output_best_effort_stream>:
 8013094:	7b02      	ldrb	r2, [r0, #12]
 8013096:	6042      	str	r2, [r0, #4]
 8013098:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801309c:	81c3      	strh	r3, [r0, #14]
 801309e:	4770      	bx	lr

080130a0 <uxr_prepare_best_effort_buffer_to_write>:
 80130a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80130a2:	4604      	mov	r4, r0
 80130a4:	b083      	sub	sp, #12
 80130a6:	6840      	ldr	r0, [r0, #4]
 80130a8:	460d      	mov	r5, r1
 80130aa:	4616      	mov	r6, r2
 80130ac:	f7fd faea 	bl	8010684 <uxr_submessage_padding>
 80130b0:	6863      	ldr	r3, [r4, #4]
 80130b2:	4418      	add	r0, r3
 80130b4:	68a3      	ldr	r3, [r4, #8]
 80130b6:	1942      	adds	r2, r0, r5
 80130b8:	4293      	cmp	r3, r2
 80130ba:	bf2c      	ite	cs
 80130bc:	2701      	movcs	r7, #1
 80130be:	2700      	movcc	r7, #0
 80130c0:	d202      	bcs.n	80130c8 <uxr_prepare_best_effort_buffer_to_write+0x28>
 80130c2:	4638      	mov	r0, r7
 80130c4:	b003      	add	sp, #12
 80130c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80130c8:	9000      	str	r0, [sp, #0]
 80130ca:	6821      	ldr	r1, [r4, #0]
 80130cc:	4630      	mov	r0, r6
 80130ce:	2300      	movs	r3, #0
 80130d0:	f7f5 f9c6 	bl	8008460 <ucdr_init_buffer_origin_offset>
 80130d4:	6863      	ldr	r3, [r4, #4]
 80130d6:	4638      	mov	r0, r7
 80130d8:	442b      	add	r3, r5
 80130da:	6063      	str	r3, [r4, #4]
 80130dc:	b003      	add	sp, #12
 80130de:	bdf0      	pop	{r4, r5, r6, r7, pc}

080130e0 <uxr_prepare_best_effort_buffer_to_send>:
 80130e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80130e4:	4604      	mov	r4, r0
 80130e6:	461d      	mov	r5, r3
 80130e8:	6840      	ldr	r0, [r0, #4]
 80130ea:	7b23      	ldrb	r3, [r4, #12]
 80130ec:	4298      	cmp	r0, r3
 80130ee:	bf8c      	ite	hi
 80130f0:	2601      	movhi	r6, #1
 80130f2:	2600      	movls	r6, #0
 80130f4:	d802      	bhi.n	80130fc <uxr_prepare_best_effort_buffer_to_send+0x1c>
 80130f6:	4630      	mov	r0, r6
 80130f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80130fc:	4688      	mov	r8, r1
 80130fe:	89e0      	ldrh	r0, [r4, #14]
 8013100:	2101      	movs	r1, #1
 8013102:	4617      	mov	r7, r2
 8013104:	f000 fb00 	bl	8013708 <uxr_seq_num_add>
 8013108:	6823      	ldr	r3, [r4, #0]
 801310a:	81e0      	strh	r0, [r4, #14]
 801310c:	8028      	strh	r0, [r5, #0]
 801310e:	f8c8 3000 	str.w	r3, [r8]
 8013112:	6863      	ldr	r3, [r4, #4]
 8013114:	603b      	str	r3, [r7, #0]
 8013116:	7b23      	ldrb	r3, [r4, #12]
 8013118:	6063      	str	r3, [r4, #4]
 801311a:	4630      	mov	r0, r6
 801311c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08013120 <on_full_output_buffer>:
 8013120:	b538      	push	{r3, r4, r5, lr}
 8013122:	460c      	mov	r4, r1
 8013124:	6803      	ldr	r3, [r0, #0]
 8013126:	6809      	ldr	r1, [r1, #0]
 8013128:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 801312c:	6862      	ldr	r2, [r4, #4]
 801312e:	fbb2 f2fc 	udiv	r2, r2, ip
 8013132:	1a5b      	subs	r3, r3, r1
 8013134:	fbb3 f3f2 	udiv	r3, r3, r2
 8013138:	3301      	adds	r3, #1
 801313a:	b29b      	uxth	r3, r3
 801313c:	fbb3 fefc 	udiv	lr, r3, ip
 8013140:	fb0c 331e 	mls	r3, ip, lr, r3
 8013144:	b29b      	uxth	r3, r3
 8013146:	fb02 f303 	mul.w	r3, r2, r3
 801314a:	f894 c00c 	ldrb.w	ip, [r4, #12]
 801314e:	58ca      	ldr	r2, [r1, r3]
 8013150:	4463      	add	r3, ip
 8013152:	eba2 020c 	sub.w	r2, r2, ip
 8013156:	3308      	adds	r3, #8
 8013158:	4605      	mov	r5, r0
 801315a:	4419      	add	r1, r3
 801315c:	3a04      	subs	r2, #4
 801315e:	6903      	ldr	r3, [r0, #16]
 8013160:	f7f5 f988 	bl	8008474 <ucdr_init_buffer_origin>
 8013164:	4628      	mov	r0, r5
 8013166:	4903      	ldr	r1, [pc, #12]	@ (8013174 <on_full_output_buffer+0x54>)
 8013168:	4622      	mov	r2, r4
 801316a:	f7f5 f95f 	bl	800842c <ucdr_set_on_full_buffer_callback>
 801316e:	2000      	movs	r0, #0
 8013170:	bd38      	pop	{r3, r4, r5, pc}
 8013172:	bf00      	nop
 8013174:	08013121 	.word	0x08013121

08013178 <uxr_init_output_reliable_stream>:
 8013178:	b410      	push	{r4}
 801317a:	f89d c004 	ldrb.w	ip, [sp, #4]
 801317e:	8103      	strh	r3, [r0, #8]
 8013180:	e9c0 1200 	strd	r1, r2, [r0]
 8013184:	f880 c00c 	strb.w	ip, [r0, #12]
 8013188:	b1d3      	cbz	r3, 80131c0 <uxr_init_output_reliable_stream+0x48>
 801318a:	f8c1 c000 	str.w	ip, [r1]
 801318e:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 8013192:	f1bc 0f01 	cmp.w	ip, #1
 8013196:	d913      	bls.n	80131c0 <uxr_init_output_reliable_stream+0x48>
 8013198:	2301      	movs	r3, #1
 801319a:	fbb3 f1fc 	udiv	r1, r3, ip
 801319e:	fb0c 3111 	mls	r1, ip, r1, r3
 80131a2:	b289      	uxth	r1, r1
 80131a4:	6842      	ldr	r2, [r0, #4]
 80131a6:	6804      	ldr	r4, [r0, #0]
 80131a8:	fbb2 f2fc 	udiv	r2, r2, ip
 80131ac:	fb01 f202 	mul.w	r2, r1, r2
 80131b0:	7b01      	ldrb	r1, [r0, #12]
 80131b2:	50a1      	str	r1, [r4, r2]
 80131b4:	3301      	adds	r3, #1
 80131b6:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 80131ba:	b29b      	uxth	r3, r3
 80131bc:	459c      	cmp	ip, r3
 80131be:	d8ec      	bhi.n	801319a <uxr_init_output_reliable_stream+0x22>
 80131c0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80131c4:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 80131c8:	e9c0 2306 	strd	r2, r3, [r0, #24]
 80131cc:	4905      	ldr	r1, [pc, #20]	@ (80131e4 <uxr_init_output_reliable_stream+0x6c>)
 80131ce:	f85d 4b04 	ldr.w	r4, [sp], #4
 80131d2:	f8c0 100e 	str.w	r1, [r0, #14]
 80131d6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80131da:	2300      	movs	r3, #0
 80131dc:	8242      	strh	r2, [r0, #18]
 80131de:	8403      	strh	r3, [r0, #32]
 80131e0:	4770      	bx	lr
 80131e2:	bf00      	nop
 80131e4:	ffff0000 	.word	0xffff0000

080131e8 <uxr_reset_output_reliable_stream>:
 80131e8:	8901      	ldrh	r1, [r0, #8]
 80131ea:	b1b1      	cbz	r1, 801321a <uxr_reset_output_reliable_stream+0x32>
 80131ec:	f04f 0c00 	mov.w	ip, #0
 80131f0:	4663      	mov	r3, ip
 80131f2:	fbb3 f2f1 	udiv	r2, r3, r1
 80131f6:	fb01 3312 	mls	r3, r1, r2, r3
 80131fa:	b29b      	uxth	r3, r3
 80131fc:	6842      	ldr	r2, [r0, #4]
 80131fe:	fbb2 f2f1 	udiv	r2, r2, r1
 8013202:	6801      	ldr	r1, [r0, #0]
 8013204:	fb03 f202 	mul.w	r2, r3, r2
 8013208:	7b03      	ldrb	r3, [r0, #12]
 801320a:	508b      	str	r3, [r1, r2]
 801320c:	f10c 0c01 	add.w	ip, ip, #1
 8013210:	8901      	ldrh	r1, [r0, #8]
 8013212:	fa1f f38c 	uxth.w	r3, ip
 8013216:	4299      	cmp	r1, r3
 8013218:	d8eb      	bhi.n	80131f2 <uxr_reset_output_reliable_stream+0xa>
 801321a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801321e:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8013222:	e9c0 2306 	strd	r2, r3, [r0, #24]
 8013226:	4904      	ldr	r1, [pc, #16]	@ (8013238 <uxr_reset_output_reliable_stream+0x50>)
 8013228:	f8c0 100e 	str.w	r1, [r0, #14]
 801322c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8013230:	2300      	movs	r3, #0
 8013232:	8242      	strh	r2, [r0, #18]
 8013234:	8403      	strh	r3, [r0, #32]
 8013236:	4770      	bx	lr
 8013238:	ffff0000 	.word	0xffff0000

0801323c <uxr_prepare_reliable_buffer_to_write>:
 801323c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013240:	4604      	mov	r4, r0
 8013242:	b091      	sub	sp, #68	@ 0x44
 8013244:	8900      	ldrh	r0, [r0, #8]
 8013246:	89e7      	ldrh	r7, [r4, #14]
 8013248:	6823      	ldr	r3, [r4, #0]
 801324a:	9204      	str	r2, [sp, #16]
 801324c:	fbb7 f2f0 	udiv	r2, r7, r0
 8013250:	fb00 7212 	mls	r2, r0, r2, r7
 8013254:	b292      	uxth	r2, r2
 8013256:	6865      	ldr	r5, [r4, #4]
 8013258:	fbb5 f5f0 	udiv	r5, r5, r0
 801325c:	fb05 3202 	mla	r2, r5, r2, r3
 8013260:	3204      	adds	r2, #4
 8013262:	f852 ac04 	ldr.w	sl, [r2, #-4]
 8013266:	f894 b00c 	ldrb.w	fp, [r4, #12]
 801326a:	9203      	str	r2, [sp, #12]
 801326c:	4688      	mov	r8, r1
 801326e:	f1a5 0904 	sub.w	r9, r5, #4
 8013272:	2800      	cmp	r0, #0
 8013274:	f000 8143 	beq.w	80134fe <uxr_prepare_reliable_buffer_to_write+0x2c2>
 8013278:	2100      	movs	r1, #0
 801327a:	460e      	mov	r6, r1
 801327c:	b28a      	uxth	r2, r1
 801327e:	fbb2 fcf0 	udiv	ip, r2, r0
 8013282:	fb00 221c 	mls	r2, r0, ip, r2
 8013286:	b292      	uxth	r2, r2
 8013288:	fb05 f202 	mul.w	r2, r5, r2
 801328c:	3101      	adds	r1, #1
 801328e:	589a      	ldr	r2, [r3, r2]
 8013290:	455a      	cmp	r2, fp
 8013292:	bf04      	itt	eq
 8013294:	3601      	addeq	r6, #1
 8013296:	b2b6      	uxtheq	r6, r6
 8013298:	4281      	cmp	r1, r0
 801329a:	d1ef      	bne.n	801327c <uxr_prepare_reliable_buffer_to_write+0x40>
 801329c:	4650      	mov	r0, sl
 801329e:	2104      	movs	r1, #4
 80132a0:	9605      	str	r6, [sp, #20]
 80132a2:	f7f5 f8f3 	bl	800848c <ucdr_alignment>
 80132a6:	4482      	add	sl, r0
 80132a8:	eb0a 0208 	add.w	r2, sl, r8
 80132ac:	454a      	cmp	r2, r9
 80132ae:	f240 80ca 	bls.w	8013446 <uxr_prepare_reliable_buffer_to_write+0x20a>
 80132b2:	7b22      	ldrb	r2, [r4, #12]
 80132b4:	4442      	add	r2, r8
 80132b6:	454a      	cmp	r2, r9
 80132b8:	f240 80b2 	bls.w	8013420 <uxr_prepare_reliable_buffer_to_write+0x1e4>
 80132bc:	f5cb 427f 	rsb	r2, fp, #65280	@ 0xff00
 80132c0:	32fc      	adds	r2, #252	@ 0xfc
 80132c2:	fa1f f389 	uxth.w	r3, r9
 80132c6:	441a      	add	r2, r3
 80132c8:	b292      	uxth	r2, r2
 80132ca:	fb06 fb02 	mul.w	fp, r6, r2
 80132ce:	45c3      	cmp	fp, r8
 80132d0:	9205      	str	r2, [sp, #20]
 80132d2:	9206      	str	r2, [sp, #24]
 80132d4:	f0c0 80b3 	bcc.w	801343e <uxr_prepare_reliable_buffer_to_write+0x202>
 80132d8:	f10a 0204 	add.w	r2, sl, #4
 80132dc:	454a      	cmp	r2, r9
 80132de:	f080 80db 	bcs.w	8013498 <uxr_prepare_reliable_buffer_to_write+0x25c>
 80132e2:	f1a3 0b04 	sub.w	fp, r3, #4
 80132e6:	ebab 0b0a 	sub.w	fp, fp, sl
 80132ea:	9b05      	ldr	r3, [sp, #20]
 80132ec:	fa1f fb8b 	uxth.w	fp, fp
 80132f0:	eba8 080b 	sub.w	r8, r8, fp
 80132f4:	fbb8 fcf3 	udiv	ip, r8, r3
 80132f8:	fb03 831c 	mls	r3, r3, ip, r8
 80132fc:	fa1f fc8c 	uxth.w	ip, ip
 8013300:	2b00      	cmp	r3, #0
 8013302:	f040 80c1 	bne.w	8013488 <uxr_prepare_reliable_buffer_to_write+0x24c>
 8013306:	45b4      	cmp	ip, r6
 8013308:	f200 8099 	bhi.w	801343e <uxr_prepare_reliable_buffer_to_write+0x202>
 801330c:	f10d 0820 	add.w	r8, sp, #32
 8013310:	f1bc 0f00 	cmp.w	ip, #0
 8013314:	d040      	beq.n	8013398 <uxr_prepare_reliable_buffer_to_write+0x15c>
 8013316:	f8cd a01c 	str.w	sl, [sp, #28]
 801331a:	2600      	movs	r6, #0
 801331c:	f8dd a014 	ldr.w	sl, [sp, #20]
 8013320:	9505      	str	r5, [sp, #20]
 8013322:	f10d 0820 	add.w	r8, sp, #32
 8013326:	4665      	mov	r5, ip
 8013328:	e000      	b.n	801332c <uxr_prepare_reliable_buffer_to_write+0xf0>
 801332a:	46d3      	mov	fp, sl
 801332c:	8921      	ldrh	r1, [r4, #8]
 801332e:	fbb7 f2f1 	udiv	r2, r7, r1
 8013332:	fb01 7212 	mls	r2, r1, r2, r7
 8013336:	b292      	uxth	r2, r2
 8013338:	6863      	ldr	r3, [r4, #4]
 801333a:	fbb3 f3f1 	udiv	r3, r3, r1
 801333e:	6821      	ldr	r1, [r4, #0]
 8013340:	fb02 f303 	mul.w	r3, r2, r3
 8013344:	3304      	adds	r3, #4
 8013346:	4419      	add	r1, r3
 8013348:	4640      	mov	r0, r8
 801334a:	f851 2c04 	ldr.w	r2, [r1, #-4]
 801334e:	9200      	str	r2, [sp, #0]
 8013350:	2300      	movs	r3, #0
 8013352:	464a      	mov	r2, r9
 8013354:	f7f5 f884 	bl	8008460 <ucdr_init_buffer_origin_offset>
 8013358:	465a      	mov	r2, fp
 801335a:	2300      	movs	r3, #0
 801335c:	210d      	movs	r1, #13
 801335e:	4640      	mov	r0, r8
 8013360:	f7fd f950 	bl	8010604 <uxr_buffer_submessage_header>
 8013364:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 8013368:	fbb7 f2fc 	udiv	r2, r7, ip
 801336c:	fb0c 7212 	mls	r2, ip, r2, r7
 8013370:	b292      	uxth	r2, r2
 8013372:	6863      	ldr	r3, [r4, #4]
 8013374:	fbb3 f3fc 	udiv	r3, r3, ip
 8013378:	fb02 f303 	mul.w	r3, r2, r3
 801337c:	6822      	ldr	r2, [r4, #0]
 801337e:	4638      	mov	r0, r7
 8013380:	f842 9003 	str.w	r9, [r2, r3]
 8013384:	2101      	movs	r1, #1
 8013386:	f000 f9bf 	bl	8013708 <uxr_seq_num_add>
 801338a:	3601      	adds	r6, #1
 801338c:	42ae      	cmp	r6, r5
 801338e:	4607      	mov	r7, r0
 8013390:	d1cb      	bne.n	801332a <uxr_prepare_reliable_buffer_to_write+0xee>
 8013392:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8013396:	9d05      	ldr	r5, [sp, #20]
 8013398:	8920      	ldrh	r0, [r4, #8]
 801339a:	fbb7 f1f0 	udiv	r1, r7, r0
 801339e:	fb00 7111 	mls	r1, r0, r1, r7
 80133a2:	b289      	uxth	r1, r1
 80133a4:	6863      	ldr	r3, [r4, #4]
 80133a6:	fbb3 f3f0 	udiv	r3, r3, r0
 80133aa:	fb01 f303 	mul.w	r3, r1, r3
 80133ae:	6821      	ldr	r1, [r4, #0]
 80133b0:	3304      	adds	r3, #4
 80133b2:	4419      	add	r1, r3
 80133b4:	464a      	mov	r2, r9
 80133b6:	f851 0c04 	ldr.w	r0, [r1, #-4]
 80133ba:	9000      	str	r0, [sp, #0]
 80133bc:	2300      	movs	r3, #0
 80133be:	4640      	mov	r0, r8
 80133c0:	f7f5 f84e 	bl	8008460 <ucdr_init_buffer_origin_offset>
 80133c4:	4640      	mov	r0, r8
 80133c6:	f8dd 8018 	ldr.w	r8, [sp, #24]
 80133ca:	2302      	movs	r3, #2
 80133cc:	fa1f f288 	uxth.w	r2, r8
 80133d0:	210d      	movs	r1, #13
 80133d2:	f7fd f917 	bl	8010604 <uxr_buffer_submessage_header>
 80133d6:	8926      	ldrh	r6, [r4, #8]
 80133d8:	9b03      	ldr	r3, [sp, #12]
 80133da:	7b20      	ldrb	r0, [r4, #12]
 80133dc:	f1a5 0208 	sub.w	r2, r5, #8
 80133e0:	f10a 0104 	add.w	r1, sl, #4
 80133e4:	fbb7 f5f6 	udiv	r5, r7, r6
 80133e8:	fb06 7515 	mls	r5, r6, r5, r7
 80133ec:	440b      	add	r3, r1
 80133ee:	b2ad      	uxth	r5, r5
 80133f0:	4619      	mov	r1, r3
 80133f2:	3004      	adds	r0, #4
 80133f4:	6863      	ldr	r3, [r4, #4]
 80133f6:	fbb3 f3f6 	udiv	r3, r3, r6
 80133fa:	fb05 f303 	mul.w	r3, r5, r3
 80133fe:	6825      	ldr	r5, [r4, #0]
 8013400:	4440      	add	r0, r8
 8013402:	50e8      	str	r0, [r5, r3]
 8013404:	9d04      	ldr	r5, [sp, #16]
 8013406:	eba2 020a 	sub.w	r2, r2, sl
 801340a:	4628      	mov	r0, r5
 801340c:	f7f5 f83a 	bl	8008484 <ucdr_init_buffer>
 8013410:	493c      	ldr	r1, [pc, #240]	@ (8013504 <uxr_prepare_reliable_buffer_to_write+0x2c8>)
 8013412:	4622      	mov	r2, r4
 8013414:	4628      	mov	r0, r5
 8013416:	f7f5 f809 	bl	800842c <ucdr_set_on_full_buffer_callback>
 801341a:	81e7      	strh	r7, [r4, #14]
 801341c:	2001      	movs	r0, #1
 801341e:	e00f      	b.n	8013440 <uxr_prepare_reliable_buffer_to_write+0x204>
 8013420:	2101      	movs	r1, #1
 8013422:	89e0      	ldrh	r0, [r4, #14]
 8013424:	f000 f970 	bl	8013708 <uxr_seq_num_add>
 8013428:	8921      	ldrh	r1, [r4, #8]
 801342a:	4605      	mov	r5, r0
 801342c:	8a60      	ldrh	r0, [r4, #18]
 801342e:	f000 f96b 	bl	8013708 <uxr_seq_num_add>
 8013432:	4601      	mov	r1, r0
 8013434:	4628      	mov	r0, r5
 8013436:	f000 f96f 	bl	8013718 <uxr_seq_num_cmp>
 801343a:	2800      	cmp	r0, #0
 801343c:	dd45      	ble.n	80134ca <uxr_prepare_reliable_buffer_to_write+0x28e>
 801343e:	2000      	movs	r0, #0
 8013440:	b011      	add	sp, #68	@ 0x44
 8013442:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013446:	8921      	ldrh	r1, [r4, #8]
 8013448:	8a60      	ldrh	r0, [r4, #18]
 801344a:	9205      	str	r2, [sp, #20]
 801344c:	f000 f95c 	bl	8013708 <uxr_seq_num_add>
 8013450:	4601      	mov	r1, r0
 8013452:	4638      	mov	r0, r7
 8013454:	f000 f960 	bl	8013718 <uxr_seq_num_cmp>
 8013458:	2800      	cmp	r0, #0
 801345a:	9a05      	ldr	r2, [sp, #20]
 801345c:	dcef      	bgt.n	801343e <uxr_prepare_reliable_buffer_to_write+0x202>
 801345e:	8926      	ldrh	r6, [r4, #8]
 8013460:	fbb7 f5f6 	udiv	r5, r7, r6
 8013464:	fb06 7515 	mls	r5, r6, r5, r7
 8013468:	b2ad      	uxth	r5, r5
 801346a:	6863      	ldr	r3, [r4, #4]
 801346c:	6824      	ldr	r4, [r4, #0]
 801346e:	fbb3 f3f6 	udiv	r3, r3, r6
 8013472:	fb05 f303 	mul.w	r3, r5, r3
 8013476:	e9dd 1003 	ldrd	r1, r0, [sp, #12]
 801347a:	50e2      	str	r2, [r4, r3]
 801347c:	2300      	movs	r3, #0
 801347e:	f8cd a000 	str.w	sl, [sp]
 8013482:	f7f4 ffed 	bl	8008460 <ucdr_init_buffer_origin_offset>
 8013486:	e7c9      	b.n	801341c <uxr_prepare_reliable_buffer_to_write+0x1e0>
 8013488:	f10c 0c01 	add.w	ip, ip, #1
 801348c:	fa1f fc8c 	uxth.w	ip, ip
 8013490:	45b4      	cmp	ip, r6
 8013492:	9306      	str	r3, [sp, #24]
 8013494:	d8d3      	bhi.n	801343e <uxr_prepare_reliable_buffer_to_write+0x202>
 8013496:	e739      	b.n	801330c <uxr_prepare_reliable_buffer_to_write+0xd0>
 8013498:	4638      	mov	r0, r7
 801349a:	2101      	movs	r1, #1
 801349c:	9307      	str	r3, [sp, #28]
 801349e:	f000 f933 	bl	8013708 <uxr_seq_num_add>
 80134a2:	8921      	ldrh	r1, [r4, #8]
 80134a4:	6862      	ldr	r2, [r4, #4]
 80134a6:	4607      	mov	r7, r0
 80134a8:	fbb0 f0f1 	udiv	r0, r0, r1
 80134ac:	fb01 7010 	mls	r0, r1, r0, r7
 80134b0:	b280      	uxth	r0, r0
 80134b2:	fbb2 f1f1 	udiv	r1, r2, r1
 80134b6:	6822      	ldr	r2, [r4, #0]
 80134b8:	fb00 f101 	mul.w	r1, r0, r1
 80134bc:	3104      	adds	r1, #4
 80134be:	1853      	adds	r3, r2, r1
 80134c0:	9303      	str	r3, [sp, #12]
 80134c2:	f853 ac04 	ldr.w	sl, [r3, #-4]
 80134c6:	9b07      	ldr	r3, [sp, #28]
 80134c8:	e70b      	b.n	80132e2 <uxr_prepare_reliable_buffer_to_write+0xa6>
 80134ca:	8921      	ldrh	r1, [r4, #8]
 80134cc:	fbb5 f2f1 	udiv	r2, r5, r1
 80134d0:	fb01 5212 	mls	r2, r1, r2, r5
 80134d4:	b292      	uxth	r2, r2
 80134d6:	6863      	ldr	r3, [r4, #4]
 80134d8:	fbb3 f3f1 	udiv	r3, r3, r1
 80134dc:	6821      	ldr	r1, [r4, #0]
 80134de:	9804      	ldr	r0, [sp, #16]
 80134e0:	fb02 f303 	mul.w	r3, r2, r3
 80134e4:	3304      	adds	r3, #4
 80134e6:	7b22      	ldrb	r2, [r4, #12]
 80134e8:	4419      	add	r1, r3
 80134ea:	4442      	add	r2, r8
 80134ec:	f841 2c04 	str.w	r2, [r1, #-4]
 80134f0:	7b23      	ldrb	r3, [r4, #12]
 80134f2:	9300      	str	r3, [sp, #0]
 80134f4:	2300      	movs	r3, #0
 80134f6:	f7f4 ffb3 	bl	8008460 <ucdr_init_buffer_origin_offset>
 80134fa:	81e5      	strh	r5, [r4, #14]
 80134fc:	e78e      	b.n	801341c <uxr_prepare_reliable_buffer_to_write+0x1e0>
 80134fe:	4606      	mov	r6, r0
 8013500:	e6cc      	b.n	801329c <uxr_prepare_reliable_buffer_to_write+0x60>
 8013502:	bf00      	nop
 8013504:	08013121 	.word	0x08013121

08013508 <uxr_prepare_next_reliable_buffer_to_send>:
 8013508:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801350a:	4604      	mov	r4, r0
 801350c:	460f      	mov	r7, r1
 801350e:	8a00      	ldrh	r0, [r0, #16]
 8013510:	2101      	movs	r1, #1
 8013512:	4615      	mov	r5, r2
 8013514:	461e      	mov	r6, r3
 8013516:	f000 f8f7 	bl	8013708 <uxr_seq_num_add>
 801351a:	8030      	strh	r0, [r6, #0]
 801351c:	8922      	ldrh	r2, [r4, #8]
 801351e:	fbb0 f3f2 	udiv	r3, r0, r2
 8013522:	fb02 0c13 	mls	ip, r2, r3, r0
 8013526:	fa1f fc8c 	uxth.w	ip, ip
 801352a:	6863      	ldr	r3, [r4, #4]
 801352c:	fbb3 f3f2 	udiv	r3, r3, r2
 8013530:	fb0c fc03 	mul.w	ip, ip, r3
 8013534:	6823      	ldr	r3, [r4, #0]
 8013536:	89e1      	ldrh	r1, [r4, #14]
 8013538:	f10c 0c04 	add.w	ip, ip, #4
 801353c:	4463      	add	r3, ip
 801353e:	603b      	str	r3, [r7, #0]
 8013540:	6823      	ldr	r3, [r4, #0]
 8013542:	4463      	add	r3, ip
 8013544:	f853 3c04 	ldr.w	r3, [r3, #-4]
 8013548:	602b      	str	r3, [r5, #0]
 801354a:	f000 f8e5 	bl	8013718 <uxr_seq_num_cmp>
 801354e:	2800      	cmp	r0, #0
 8013550:	dd01      	ble.n	8013556 <uxr_prepare_next_reliable_buffer_to_send+0x4e>
 8013552:	2000      	movs	r0, #0
 8013554:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013556:	7b23      	ldrb	r3, [r4, #12]
 8013558:	682a      	ldr	r2, [r5, #0]
 801355a:	429a      	cmp	r2, r3
 801355c:	d9f9      	bls.n	8013552 <uxr_prepare_next_reliable_buffer_to_send+0x4a>
 801355e:	8a61      	ldrh	r1, [r4, #18]
 8013560:	8a20      	ldrh	r0, [r4, #16]
 8013562:	f000 f8d5 	bl	8013710 <uxr_seq_num_sub>
 8013566:	8923      	ldrh	r3, [r4, #8]
 8013568:	4283      	cmp	r3, r0
 801356a:	d0f2      	beq.n	8013552 <uxr_prepare_next_reliable_buffer_to_send+0x4a>
 801356c:	8830      	ldrh	r0, [r6, #0]
 801356e:	89e3      	ldrh	r3, [r4, #14]
 8013570:	8220      	strh	r0, [r4, #16]
 8013572:	4298      	cmp	r0, r3
 8013574:	d001      	beq.n	801357a <uxr_prepare_next_reliable_buffer_to_send+0x72>
 8013576:	2001      	movs	r0, #1
 8013578:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801357a:	2101      	movs	r1, #1
 801357c:	f000 f8c4 	bl	8013708 <uxr_seq_num_add>
 8013580:	81e0      	strh	r0, [r4, #14]
 8013582:	e7f8      	b.n	8013576 <uxr_prepare_next_reliable_buffer_to_send+0x6e>

08013584 <uxr_update_output_stream_heartbeat_timestamp>:
 8013584:	b570      	push	{r4, r5, r6, lr}
 8013586:	8a01      	ldrh	r1, [r0, #16]
 8013588:	4604      	mov	r4, r0
 801358a:	8a40      	ldrh	r0, [r0, #18]
 801358c:	4615      	mov	r5, r2
 801358e:	461e      	mov	r6, r3
 8013590:	f000 f8c2 	bl	8013718 <uxr_seq_num_cmp>
 8013594:	2800      	cmp	r0, #0
 8013596:	db07      	blt.n	80135a8 <uxr_update_output_stream_heartbeat_timestamp+0x24>
 8013598:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 801359c:	f06f 4600 	mvn.w	r6, #2147483648	@ 0x80000000
 80135a0:	e9c4 5606 	strd	r5, r6, [r4, #24]
 80135a4:	2000      	movs	r0, #0
 80135a6:	bd70      	pop	{r4, r5, r6, pc}
 80135a8:	f894 3020 	ldrb.w	r3, [r4, #32]
 80135ac:	b953      	cbnz	r3, 80135c4 <uxr_update_output_stream_heartbeat_timestamp+0x40>
 80135ae:	2301      	movs	r3, #1
 80135b0:	f884 3020 	strb.w	r3, [r4, #32]
 80135b4:	3564      	adds	r5, #100	@ 0x64
 80135b6:	f04f 0000 	mov.w	r0, #0
 80135ba:	f146 0600 	adc.w	r6, r6, #0
 80135be:	e9c4 5606 	strd	r5, r6, [r4, #24]
 80135c2:	bd70      	pop	{r4, r5, r6, pc}
 80135c4:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
 80135c8:	428d      	cmp	r5, r1
 80135ca:	eb76 0202 	sbcs.w	r2, r6, r2
 80135ce:	dbf1      	blt.n	80135b4 <uxr_update_output_stream_heartbeat_timestamp+0x30>
 80135d0:	3301      	adds	r3, #1
 80135d2:	3564      	adds	r5, #100	@ 0x64
 80135d4:	f884 3020 	strb.w	r3, [r4, #32]
 80135d8:	f04f 0001 	mov.w	r0, #1
 80135dc:	f146 0600 	adc.w	r6, r6, #0
 80135e0:	e7ed      	b.n	80135be <uxr_update_output_stream_heartbeat_timestamp+0x3a>
 80135e2:	bf00      	nop

080135e4 <uxr_begin_output_nack_buffer_it>:
 80135e4:	8a40      	ldrh	r0, [r0, #18]
 80135e6:	4770      	bx	lr

080135e8 <uxr_next_reliable_nack_buffer_to_send>:
 80135e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80135ec:	f890 8021 	ldrb.w	r8, [r0, #33]	@ 0x21
 80135f0:	f1b8 0f00 	cmp.w	r8, #0
 80135f4:	d104      	bne.n	8013600 <uxr_next_reliable_nack_buffer_to_send+0x18>
 80135f6:	f04f 0800 	mov.w	r8, #0
 80135fa:	4640      	mov	r0, r8
 80135fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013600:	4604      	mov	r4, r0
 8013602:	460e      	mov	r6, r1
 8013604:	8818      	ldrh	r0, [r3, #0]
 8013606:	4617      	mov	r7, r2
 8013608:	461d      	mov	r5, r3
 801360a:	e019      	b.n	8013640 <uxr_next_reliable_nack_buffer_to_send+0x58>
 801360c:	8921      	ldrh	r1, [r4, #8]
 801360e:	8828      	ldrh	r0, [r5, #0]
 8013610:	fbb0 fcf1 	udiv	ip, r0, r1
 8013614:	e9d4 3200 	ldrd	r3, r2, [r4]
 8013618:	fb01 0c1c 	mls	ip, r1, ip, r0
 801361c:	fa1f fc8c 	uxth.w	ip, ip
 8013620:	fbb2 f2f1 	udiv	r2, r2, r1
 8013624:	fb02 fc0c 	mul.w	ip, r2, ip
 8013628:	f10c 0c04 	add.w	ip, ip, #4
 801362c:	4463      	add	r3, ip
 801362e:	6033      	str	r3, [r6, #0]
 8013630:	6823      	ldr	r3, [r4, #0]
 8013632:	4463      	add	r3, ip
 8013634:	f853 3c04 	ldr.w	r3, [r3, #-4]
 8013638:	603b      	str	r3, [r7, #0]
 801363a:	7b22      	ldrb	r2, [r4, #12]
 801363c:	429a      	cmp	r2, r3
 801363e:	d1dc      	bne.n	80135fa <uxr_next_reliable_nack_buffer_to_send+0x12>
 8013640:	2101      	movs	r1, #1
 8013642:	f000 f861 	bl	8013708 <uxr_seq_num_add>
 8013646:	8028      	strh	r0, [r5, #0]
 8013648:	8a21      	ldrh	r1, [r4, #16]
 801364a:	f000 f865 	bl	8013718 <uxr_seq_num_cmp>
 801364e:	2800      	cmp	r0, #0
 8013650:	dddc      	ble.n	801360c <uxr_next_reliable_nack_buffer_to_send+0x24>
 8013652:	2300      	movs	r3, #0
 8013654:	f884 3021 	strb.w	r3, [r4, #33]	@ 0x21
 8013658:	e7cd      	b.n	80135f6 <uxr_next_reliable_nack_buffer_to_send+0xe>
 801365a:	bf00      	nop

0801365c <uxr_process_acknack>:
 801365c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801365e:	4604      	mov	r4, r0
 8013660:	460e      	mov	r6, r1
 8013662:	4610      	mov	r0, r2
 8013664:	2101      	movs	r1, #1
 8013666:	f000 f853 	bl	8013710 <uxr_seq_num_sub>
 801366a:	8a61      	ldrh	r1, [r4, #18]
 801366c:	f000 f850 	bl	8013710 <uxr_seq_num_sub>
 8013670:	b1c0      	cbz	r0, 80136a4 <uxr_process_acknack+0x48>
 8013672:	4605      	mov	r5, r0
 8013674:	2700      	movs	r7, #0
 8013676:	2101      	movs	r1, #1
 8013678:	8a60      	ldrh	r0, [r4, #18]
 801367a:	f000 f845 	bl	8013708 <uxr_seq_num_add>
 801367e:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 8013682:	fbb0 f1fc 	udiv	r1, r0, ip
 8013686:	e9d4 2300 	ldrd	r2, r3, [r4]
 801368a:	fb0c 0111 	mls	r1, ip, r1, r0
 801368e:	b289      	uxth	r1, r1
 8013690:	3701      	adds	r7, #1
 8013692:	fbb3 f3fc 	udiv	r3, r3, ip
 8013696:	fb01 f303 	mul.w	r3, r1, r3
 801369a:	42bd      	cmp	r5, r7
 801369c:	7b21      	ldrb	r1, [r4, #12]
 801369e:	8260      	strh	r0, [r4, #18]
 80136a0:	50d1      	str	r1, [r2, r3]
 80136a2:	d1e8      	bne.n	8013676 <uxr_process_acknack+0x1a>
 80136a4:	3e00      	subs	r6, #0
 80136a6:	f04f 0300 	mov.w	r3, #0
 80136aa:	bf18      	it	ne
 80136ac:	2601      	movne	r6, #1
 80136ae:	f884 3020 	strb.w	r3, [r4, #32]
 80136b2:	f884 6021 	strb.w	r6, [r4, #33]	@ 0x21
 80136b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080136b8 <uxr_is_output_up_to_date>:
 80136b8:	8a01      	ldrh	r1, [r0, #16]
 80136ba:	8a40      	ldrh	r0, [r0, #18]
 80136bc:	b508      	push	{r3, lr}
 80136be:	f000 f82b 	bl	8013718 <uxr_seq_num_cmp>
 80136c2:	fab0 f080 	clz	r0, r0
 80136c6:	0940      	lsrs	r0, r0, #5
 80136c8:	bd08      	pop	{r3, pc}
 80136ca:	bf00      	nop

080136cc <get_available_free_slots>:
 80136cc:	8901      	ldrh	r1, [r0, #8]
 80136ce:	b1c1      	cbz	r1, 8013702 <get_available_free_slots+0x36>
 80136d0:	b530      	push	{r4, r5, lr}
 80136d2:	2200      	movs	r2, #0
 80136d4:	6843      	ldr	r3, [r0, #4]
 80136d6:	6805      	ldr	r5, [r0, #0]
 80136d8:	7b04      	ldrb	r4, [r0, #12]
 80136da:	fbb3 fef1 	udiv	lr, r3, r1
 80136de:	4610      	mov	r0, r2
 80136e0:	b293      	uxth	r3, r2
 80136e2:	fbb3 fcf1 	udiv	ip, r3, r1
 80136e6:	fb01 331c 	mls	r3, r1, ip, r3
 80136ea:	b29b      	uxth	r3, r3
 80136ec:	fb0e f303 	mul.w	r3, lr, r3
 80136f0:	3201      	adds	r2, #1
 80136f2:	58eb      	ldr	r3, [r5, r3]
 80136f4:	429c      	cmp	r4, r3
 80136f6:	bf04      	itt	eq
 80136f8:	3001      	addeq	r0, #1
 80136fa:	b280      	uxtheq	r0, r0
 80136fc:	4291      	cmp	r1, r2
 80136fe:	d1ef      	bne.n	80136e0 <get_available_free_slots+0x14>
 8013700:	bd30      	pop	{r4, r5, pc}
 8013702:	4608      	mov	r0, r1
 8013704:	4770      	bx	lr
 8013706:	bf00      	nop

08013708 <uxr_seq_num_add>:
 8013708:	4408      	add	r0, r1
 801370a:	b280      	uxth	r0, r0
 801370c:	4770      	bx	lr
 801370e:	bf00      	nop

08013710 <uxr_seq_num_sub>:
 8013710:	1a40      	subs	r0, r0, r1
 8013712:	b280      	uxth	r0, r0
 8013714:	4770      	bx	lr
 8013716:	bf00      	nop

08013718 <uxr_seq_num_cmp>:
 8013718:	4288      	cmp	r0, r1
 801371a:	d010      	beq.n	801373e <uxr_seq_num_cmp+0x26>
 801371c:	d207      	bcs.n	801372e <uxr_seq_num_cmp+0x16>
 801371e:	1a09      	subs	r1, r1, r0
 8013720:	f5b1 4f00 	cmp.w	r1, #32768	@ 0x8000
 8013724:	bfb4      	ite	lt
 8013726:	f04f 30ff 	movlt.w	r0, #4294967295	@ 0xffffffff
 801372a:	2001      	movge	r0, #1
 801372c:	4770      	bx	lr
 801372e:	1a41      	subs	r1, r0, r1
 8013730:	f5b1 4f00 	cmp.w	r1, #32768	@ 0x8000
 8013734:	bfcc      	ite	gt
 8013736:	f04f 30ff 	movgt.w	r0, #4294967295	@ 0xffffffff
 801373a:	2001      	movle	r0, #1
 801373c:	4770      	bx	lr
 801373e:	2000      	movs	r0, #0
 8013740:	4770      	bx	lr
 8013742:	bf00      	nop

08013744 <calloc>:
 8013744:	4b02      	ldr	r3, [pc, #8]	@ (8013750 <calloc+0xc>)
 8013746:	460a      	mov	r2, r1
 8013748:	4601      	mov	r1, r0
 801374a:	6818      	ldr	r0, [r3, #0]
 801374c:	f000 b802 	b.w	8013754 <_calloc_r>
 8013750:	200005cc 	.word	0x200005cc

08013754 <_calloc_r>:
 8013754:	b570      	push	{r4, r5, r6, lr}
 8013756:	fba1 5402 	umull	r5, r4, r1, r2
 801375a:	b934      	cbnz	r4, 801376a <_calloc_r+0x16>
 801375c:	4629      	mov	r1, r5
 801375e:	f000 f887 	bl	8013870 <_malloc_r>
 8013762:	4606      	mov	r6, r0
 8013764:	b928      	cbnz	r0, 8013772 <_calloc_r+0x1e>
 8013766:	4630      	mov	r0, r6
 8013768:	bd70      	pop	{r4, r5, r6, pc}
 801376a:	220c      	movs	r2, #12
 801376c:	6002      	str	r2, [r0, #0]
 801376e:	2600      	movs	r6, #0
 8013770:	e7f9      	b.n	8013766 <_calloc_r+0x12>
 8013772:	462a      	mov	r2, r5
 8013774:	4621      	mov	r1, r4
 8013776:	f000 fbd5 	bl	8013f24 <memset>
 801377a:	e7f4      	b.n	8013766 <_calloc_r+0x12>

0801377c <getenv>:
 801377c:	b507      	push	{r0, r1, r2, lr}
 801377e:	4b04      	ldr	r3, [pc, #16]	@ (8013790 <getenv+0x14>)
 8013780:	4601      	mov	r1, r0
 8013782:	aa01      	add	r2, sp, #4
 8013784:	6818      	ldr	r0, [r3, #0]
 8013786:	f000 f805 	bl	8013794 <_findenv_r>
 801378a:	b003      	add	sp, #12
 801378c:	f85d fb04 	ldr.w	pc, [sp], #4
 8013790:	200005cc 	.word	0x200005cc

08013794 <_findenv_r>:
 8013794:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013798:	f8df a06c 	ldr.w	sl, [pc, #108]	@ 8013808 <_findenv_r+0x74>
 801379c:	4606      	mov	r6, r0
 801379e:	4689      	mov	r9, r1
 80137a0:	4617      	mov	r7, r2
 80137a2:	f000 fcc7 	bl	8014134 <__env_lock>
 80137a6:	f8da 4000 	ldr.w	r4, [sl]
 80137aa:	b134      	cbz	r4, 80137ba <_findenv_r+0x26>
 80137ac:	464b      	mov	r3, r9
 80137ae:	4698      	mov	r8, r3
 80137b0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80137b4:	b13a      	cbz	r2, 80137c6 <_findenv_r+0x32>
 80137b6:	2a3d      	cmp	r2, #61	@ 0x3d
 80137b8:	d1f9      	bne.n	80137ae <_findenv_r+0x1a>
 80137ba:	4630      	mov	r0, r6
 80137bc:	f000 fcc0 	bl	8014140 <__env_unlock>
 80137c0:	2000      	movs	r0, #0
 80137c2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80137c6:	eba8 0809 	sub.w	r8, r8, r9
 80137ca:	46a3      	mov	fp, r4
 80137cc:	f854 0b04 	ldr.w	r0, [r4], #4
 80137d0:	2800      	cmp	r0, #0
 80137d2:	d0f2      	beq.n	80137ba <_findenv_r+0x26>
 80137d4:	4642      	mov	r2, r8
 80137d6:	4649      	mov	r1, r9
 80137d8:	f000 fbb9 	bl	8013f4e <strncmp>
 80137dc:	2800      	cmp	r0, #0
 80137de:	d1f4      	bne.n	80137ca <_findenv_r+0x36>
 80137e0:	f854 3c04 	ldr.w	r3, [r4, #-4]
 80137e4:	eb03 0508 	add.w	r5, r3, r8
 80137e8:	f813 3008 	ldrb.w	r3, [r3, r8]
 80137ec:	2b3d      	cmp	r3, #61	@ 0x3d
 80137ee:	d1ec      	bne.n	80137ca <_findenv_r+0x36>
 80137f0:	f8da 3000 	ldr.w	r3, [sl]
 80137f4:	ebab 0303 	sub.w	r3, fp, r3
 80137f8:	109b      	asrs	r3, r3, #2
 80137fa:	4630      	mov	r0, r6
 80137fc:	603b      	str	r3, [r7, #0]
 80137fe:	f000 fc9f 	bl	8014140 <__env_unlock>
 8013802:	1c68      	adds	r0, r5, #1
 8013804:	e7dd      	b.n	80137c2 <_findenv_r+0x2e>
 8013806:	bf00      	nop
 8013808:	20000000 	.word	0x20000000

0801380c <malloc>:
 801380c:	4b02      	ldr	r3, [pc, #8]	@ (8013818 <malloc+0xc>)
 801380e:	4601      	mov	r1, r0
 8013810:	6818      	ldr	r0, [r3, #0]
 8013812:	f000 b82d 	b.w	8013870 <_malloc_r>
 8013816:	bf00      	nop
 8013818:	200005cc 	.word	0x200005cc

0801381c <free>:
 801381c:	4b02      	ldr	r3, [pc, #8]	@ (8013828 <free+0xc>)
 801381e:	4601      	mov	r1, r0
 8013820:	6818      	ldr	r0, [r3, #0]
 8013822:	f000 bc93 	b.w	801414c <_free_r>
 8013826:	bf00      	nop
 8013828:	200005cc 	.word	0x200005cc

0801382c <sbrk_aligned>:
 801382c:	b570      	push	{r4, r5, r6, lr}
 801382e:	4e0f      	ldr	r6, [pc, #60]	@ (801386c <sbrk_aligned+0x40>)
 8013830:	460c      	mov	r4, r1
 8013832:	6831      	ldr	r1, [r6, #0]
 8013834:	4605      	mov	r5, r0
 8013836:	b911      	cbnz	r1, 801383e <sbrk_aligned+0x12>
 8013838:	f000 fbf8 	bl	801402c <_sbrk_r>
 801383c:	6030      	str	r0, [r6, #0]
 801383e:	4621      	mov	r1, r4
 8013840:	4628      	mov	r0, r5
 8013842:	f000 fbf3 	bl	801402c <_sbrk_r>
 8013846:	1c43      	adds	r3, r0, #1
 8013848:	d103      	bne.n	8013852 <sbrk_aligned+0x26>
 801384a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 801384e:	4620      	mov	r0, r4
 8013850:	bd70      	pop	{r4, r5, r6, pc}
 8013852:	1cc4      	adds	r4, r0, #3
 8013854:	f024 0403 	bic.w	r4, r4, #3
 8013858:	42a0      	cmp	r0, r4
 801385a:	d0f8      	beq.n	801384e <sbrk_aligned+0x22>
 801385c:	1a21      	subs	r1, r4, r0
 801385e:	4628      	mov	r0, r5
 8013860:	f000 fbe4 	bl	801402c <_sbrk_r>
 8013864:	3001      	adds	r0, #1
 8013866:	d1f2      	bne.n	801384e <sbrk_aligned+0x22>
 8013868:	e7ef      	b.n	801384a <sbrk_aligned+0x1e>
 801386a:	bf00      	nop
 801386c:	2000e00c 	.word	0x2000e00c

08013870 <_malloc_r>:
 8013870:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013874:	1ccd      	adds	r5, r1, #3
 8013876:	f025 0503 	bic.w	r5, r5, #3
 801387a:	3508      	adds	r5, #8
 801387c:	2d0c      	cmp	r5, #12
 801387e:	bf38      	it	cc
 8013880:	250c      	movcc	r5, #12
 8013882:	2d00      	cmp	r5, #0
 8013884:	4606      	mov	r6, r0
 8013886:	db01      	blt.n	801388c <_malloc_r+0x1c>
 8013888:	42a9      	cmp	r1, r5
 801388a:	d904      	bls.n	8013896 <_malloc_r+0x26>
 801388c:	230c      	movs	r3, #12
 801388e:	6033      	str	r3, [r6, #0]
 8013890:	2000      	movs	r0, #0
 8013892:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013896:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 801396c <_malloc_r+0xfc>
 801389a:	f000 f869 	bl	8013970 <__malloc_lock>
 801389e:	f8d8 3000 	ldr.w	r3, [r8]
 80138a2:	461c      	mov	r4, r3
 80138a4:	bb44      	cbnz	r4, 80138f8 <_malloc_r+0x88>
 80138a6:	4629      	mov	r1, r5
 80138a8:	4630      	mov	r0, r6
 80138aa:	f7ff ffbf 	bl	801382c <sbrk_aligned>
 80138ae:	1c43      	adds	r3, r0, #1
 80138b0:	4604      	mov	r4, r0
 80138b2:	d158      	bne.n	8013966 <_malloc_r+0xf6>
 80138b4:	f8d8 4000 	ldr.w	r4, [r8]
 80138b8:	4627      	mov	r7, r4
 80138ba:	2f00      	cmp	r7, #0
 80138bc:	d143      	bne.n	8013946 <_malloc_r+0xd6>
 80138be:	2c00      	cmp	r4, #0
 80138c0:	d04b      	beq.n	801395a <_malloc_r+0xea>
 80138c2:	6823      	ldr	r3, [r4, #0]
 80138c4:	4639      	mov	r1, r7
 80138c6:	4630      	mov	r0, r6
 80138c8:	eb04 0903 	add.w	r9, r4, r3
 80138cc:	f000 fbae 	bl	801402c <_sbrk_r>
 80138d0:	4581      	cmp	r9, r0
 80138d2:	d142      	bne.n	801395a <_malloc_r+0xea>
 80138d4:	6821      	ldr	r1, [r4, #0]
 80138d6:	1a6d      	subs	r5, r5, r1
 80138d8:	4629      	mov	r1, r5
 80138da:	4630      	mov	r0, r6
 80138dc:	f7ff ffa6 	bl	801382c <sbrk_aligned>
 80138e0:	3001      	adds	r0, #1
 80138e2:	d03a      	beq.n	801395a <_malloc_r+0xea>
 80138e4:	6823      	ldr	r3, [r4, #0]
 80138e6:	442b      	add	r3, r5
 80138e8:	6023      	str	r3, [r4, #0]
 80138ea:	f8d8 3000 	ldr.w	r3, [r8]
 80138ee:	685a      	ldr	r2, [r3, #4]
 80138f0:	bb62      	cbnz	r2, 801394c <_malloc_r+0xdc>
 80138f2:	f8c8 7000 	str.w	r7, [r8]
 80138f6:	e00f      	b.n	8013918 <_malloc_r+0xa8>
 80138f8:	6822      	ldr	r2, [r4, #0]
 80138fa:	1b52      	subs	r2, r2, r5
 80138fc:	d420      	bmi.n	8013940 <_malloc_r+0xd0>
 80138fe:	2a0b      	cmp	r2, #11
 8013900:	d917      	bls.n	8013932 <_malloc_r+0xc2>
 8013902:	1961      	adds	r1, r4, r5
 8013904:	42a3      	cmp	r3, r4
 8013906:	6025      	str	r5, [r4, #0]
 8013908:	bf18      	it	ne
 801390a:	6059      	strne	r1, [r3, #4]
 801390c:	6863      	ldr	r3, [r4, #4]
 801390e:	bf08      	it	eq
 8013910:	f8c8 1000 	streq.w	r1, [r8]
 8013914:	5162      	str	r2, [r4, r5]
 8013916:	604b      	str	r3, [r1, #4]
 8013918:	4630      	mov	r0, r6
 801391a:	f000 f82f 	bl	801397c <__malloc_unlock>
 801391e:	f104 000b 	add.w	r0, r4, #11
 8013922:	1d23      	adds	r3, r4, #4
 8013924:	f020 0007 	bic.w	r0, r0, #7
 8013928:	1ac2      	subs	r2, r0, r3
 801392a:	bf1c      	itt	ne
 801392c:	1a1b      	subne	r3, r3, r0
 801392e:	50a3      	strne	r3, [r4, r2]
 8013930:	e7af      	b.n	8013892 <_malloc_r+0x22>
 8013932:	6862      	ldr	r2, [r4, #4]
 8013934:	42a3      	cmp	r3, r4
 8013936:	bf0c      	ite	eq
 8013938:	f8c8 2000 	streq.w	r2, [r8]
 801393c:	605a      	strne	r2, [r3, #4]
 801393e:	e7eb      	b.n	8013918 <_malloc_r+0xa8>
 8013940:	4623      	mov	r3, r4
 8013942:	6864      	ldr	r4, [r4, #4]
 8013944:	e7ae      	b.n	80138a4 <_malloc_r+0x34>
 8013946:	463c      	mov	r4, r7
 8013948:	687f      	ldr	r7, [r7, #4]
 801394a:	e7b6      	b.n	80138ba <_malloc_r+0x4a>
 801394c:	461a      	mov	r2, r3
 801394e:	685b      	ldr	r3, [r3, #4]
 8013950:	42a3      	cmp	r3, r4
 8013952:	d1fb      	bne.n	801394c <_malloc_r+0xdc>
 8013954:	2300      	movs	r3, #0
 8013956:	6053      	str	r3, [r2, #4]
 8013958:	e7de      	b.n	8013918 <_malloc_r+0xa8>
 801395a:	230c      	movs	r3, #12
 801395c:	6033      	str	r3, [r6, #0]
 801395e:	4630      	mov	r0, r6
 8013960:	f000 f80c 	bl	801397c <__malloc_unlock>
 8013964:	e794      	b.n	8013890 <_malloc_r+0x20>
 8013966:	6005      	str	r5, [r0, #0]
 8013968:	e7d6      	b.n	8013918 <_malloc_r+0xa8>
 801396a:	bf00      	nop
 801396c:	2000e010 	.word	0x2000e010

08013970 <__malloc_lock>:
 8013970:	4801      	ldr	r0, [pc, #4]	@ (8013978 <__malloc_lock+0x8>)
 8013972:	f000 bba8 	b.w	80140c6 <__retarget_lock_acquire_recursive>
 8013976:	bf00      	nop
 8013978:	2000e155 	.word	0x2000e155

0801397c <__malloc_unlock>:
 801397c:	4801      	ldr	r0, [pc, #4]	@ (8013984 <__malloc_unlock+0x8>)
 801397e:	f000 bba3 	b.w	80140c8 <__retarget_lock_release_recursive>
 8013982:	bf00      	nop
 8013984:	2000e155 	.word	0x2000e155

08013988 <srand>:
 8013988:	b538      	push	{r3, r4, r5, lr}
 801398a:	4b10      	ldr	r3, [pc, #64]	@ (80139cc <srand+0x44>)
 801398c:	681d      	ldr	r5, [r3, #0]
 801398e:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8013990:	4604      	mov	r4, r0
 8013992:	b9b3      	cbnz	r3, 80139c2 <srand+0x3a>
 8013994:	2018      	movs	r0, #24
 8013996:	f7ff ff39 	bl	801380c <malloc>
 801399a:	4602      	mov	r2, r0
 801399c:	6328      	str	r0, [r5, #48]	@ 0x30
 801399e:	b920      	cbnz	r0, 80139aa <srand+0x22>
 80139a0:	4b0b      	ldr	r3, [pc, #44]	@ (80139d0 <srand+0x48>)
 80139a2:	480c      	ldr	r0, [pc, #48]	@ (80139d4 <srand+0x4c>)
 80139a4:	2146      	movs	r1, #70	@ 0x46
 80139a6:	f000 fba7 	bl	80140f8 <__assert_func>
 80139aa:	490b      	ldr	r1, [pc, #44]	@ (80139d8 <srand+0x50>)
 80139ac:	4b0b      	ldr	r3, [pc, #44]	@ (80139dc <srand+0x54>)
 80139ae:	e9c0 1300 	strd	r1, r3, [r0]
 80139b2:	4b0b      	ldr	r3, [pc, #44]	@ (80139e0 <srand+0x58>)
 80139b4:	6083      	str	r3, [r0, #8]
 80139b6:	230b      	movs	r3, #11
 80139b8:	8183      	strh	r3, [r0, #12]
 80139ba:	2100      	movs	r1, #0
 80139bc:	2001      	movs	r0, #1
 80139be:	e9c2 0104 	strd	r0, r1, [r2, #16]
 80139c2:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 80139c4:	2200      	movs	r2, #0
 80139c6:	611c      	str	r4, [r3, #16]
 80139c8:	615a      	str	r2, [r3, #20]
 80139ca:	bd38      	pop	{r3, r4, r5, pc}
 80139cc:	200005cc 	.word	0x200005cc
 80139d0:	08015c64 	.word	0x08015c64
 80139d4:	08015c7b 	.word	0x08015c7b
 80139d8:	abcd330e 	.word	0xabcd330e
 80139dc:	e66d1234 	.word	0xe66d1234
 80139e0:	0005deec 	.word	0x0005deec

080139e4 <rand>:
 80139e4:	4b16      	ldr	r3, [pc, #88]	@ (8013a40 <rand+0x5c>)
 80139e6:	b510      	push	{r4, lr}
 80139e8:	681c      	ldr	r4, [r3, #0]
 80139ea:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80139ec:	b9b3      	cbnz	r3, 8013a1c <rand+0x38>
 80139ee:	2018      	movs	r0, #24
 80139f0:	f7ff ff0c 	bl	801380c <malloc>
 80139f4:	4602      	mov	r2, r0
 80139f6:	6320      	str	r0, [r4, #48]	@ 0x30
 80139f8:	b920      	cbnz	r0, 8013a04 <rand+0x20>
 80139fa:	4b12      	ldr	r3, [pc, #72]	@ (8013a44 <rand+0x60>)
 80139fc:	4812      	ldr	r0, [pc, #72]	@ (8013a48 <rand+0x64>)
 80139fe:	2152      	movs	r1, #82	@ 0x52
 8013a00:	f000 fb7a 	bl	80140f8 <__assert_func>
 8013a04:	4911      	ldr	r1, [pc, #68]	@ (8013a4c <rand+0x68>)
 8013a06:	4b12      	ldr	r3, [pc, #72]	@ (8013a50 <rand+0x6c>)
 8013a08:	e9c0 1300 	strd	r1, r3, [r0]
 8013a0c:	4b11      	ldr	r3, [pc, #68]	@ (8013a54 <rand+0x70>)
 8013a0e:	6083      	str	r3, [r0, #8]
 8013a10:	230b      	movs	r3, #11
 8013a12:	8183      	strh	r3, [r0, #12]
 8013a14:	2100      	movs	r1, #0
 8013a16:	2001      	movs	r0, #1
 8013a18:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8013a1c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8013a1e:	480e      	ldr	r0, [pc, #56]	@ (8013a58 <rand+0x74>)
 8013a20:	690b      	ldr	r3, [r1, #16]
 8013a22:	694c      	ldr	r4, [r1, #20]
 8013a24:	4a0d      	ldr	r2, [pc, #52]	@ (8013a5c <rand+0x78>)
 8013a26:	4358      	muls	r0, r3
 8013a28:	fb02 0004 	mla	r0, r2, r4, r0
 8013a2c:	fba3 3202 	umull	r3, r2, r3, r2
 8013a30:	3301      	adds	r3, #1
 8013a32:	eb40 0002 	adc.w	r0, r0, r2
 8013a36:	e9c1 3004 	strd	r3, r0, [r1, #16]
 8013a3a:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8013a3e:	bd10      	pop	{r4, pc}
 8013a40:	200005cc 	.word	0x200005cc
 8013a44:	08015c64 	.word	0x08015c64
 8013a48:	08015c7b 	.word	0x08015c7b
 8013a4c:	abcd330e 	.word	0xabcd330e
 8013a50:	e66d1234 	.word	0xe66d1234
 8013a54:	0005deec 	.word	0x0005deec
 8013a58:	5851f42d 	.word	0x5851f42d
 8013a5c:	4c957f2d 	.word	0x4c957f2d

08013a60 <realloc>:
 8013a60:	4b02      	ldr	r3, [pc, #8]	@ (8013a6c <realloc+0xc>)
 8013a62:	460a      	mov	r2, r1
 8013a64:	4601      	mov	r1, r0
 8013a66:	6818      	ldr	r0, [r3, #0]
 8013a68:	f000 b802 	b.w	8013a70 <_realloc_r>
 8013a6c:	200005cc 	.word	0x200005cc

08013a70 <_realloc_r>:
 8013a70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013a74:	4607      	mov	r7, r0
 8013a76:	4614      	mov	r4, r2
 8013a78:	460d      	mov	r5, r1
 8013a7a:	b921      	cbnz	r1, 8013a86 <_realloc_r+0x16>
 8013a7c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013a80:	4611      	mov	r1, r2
 8013a82:	f7ff bef5 	b.w	8013870 <_malloc_r>
 8013a86:	b92a      	cbnz	r2, 8013a94 <_realloc_r+0x24>
 8013a88:	f000 fb60 	bl	801414c <_free_r>
 8013a8c:	4625      	mov	r5, r4
 8013a8e:	4628      	mov	r0, r5
 8013a90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013a94:	f000 fba4 	bl	80141e0 <_malloc_usable_size_r>
 8013a98:	4284      	cmp	r4, r0
 8013a9a:	4606      	mov	r6, r0
 8013a9c:	d802      	bhi.n	8013aa4 <_realloc_r+0x34>
 8013a9e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8013aa2:	d8f4      	bhi.n	8013a8e <_realloc_r+0x1e>
 8013aa4:	4621      	mov	r1, r4
 8013aa6:	4638      	mov	r0, r7
 8013aa8:	f7ff fee2 	bl	8013870 <_malloc_r>
 8013aac:	4680      	mov	r8, r0
 8013aae:	b908      	cbnz	r0, 8013ab4 <_realloc_r+0x44>
 8013ab0:	4645      	mov	r5, r8
 8013ab2:	e7ec      	b.n	8013a8e <_realloc_r+0x1e>
 8013ab4:	42b4      	cmp	r4, r6
 8013ab6:	4622      	mov	r2, r4
 8013ab8:	4629      	mov	r1, r5
 8013aba:	bf28      	it	cs
 8013abc:	4632      	movcs	r2, r6
 8013abe:	f000 fb0c 	bl	80140da <memcpy>
 8013ac2:	4629      	mov	r1, r5
 8013ac4:	4638      	mov	r0, r7
 8013ac6:	f000 fb41 	bl	801414c <_free_r>
 8013aca:	e7f1      	b.n	8013ab0 <_realloc_r+0x40>

08013acc <_strtoul_l.isra.0>:
 8013acc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8013ad0:	4e34      	ldr	r6, [pc, #208]	@ (8013ba4 <_strtoul_l.isra.0+0xd8>)
 8013ad2:	4686      	mov	lr, r0
 8013ad4:	460d      	mov	r5, r1
 8013ad6:	4628      	mov	r0, r5
 8013ad8:	f815 4b01 	ldrb.w	r4, [r5], #1
 8013adc:	5d37      	ldrb	r7, [r6, r4]
 8013ade:	f017 0708 	ands.w	r7, r7, #8
 8013ae2:	d1f8      	bne.n	8013ad6 <_strtoul_l.isra.0+0xa>
 8013ae4:	2c2d      	cmp	r4, #45	@ 0x2d
 8013ae6:	d110      	bne.n	8013b0a <_strtoul_l.isra.0+0x3e>
 8013ae8:	782c      	ldrb	r4, [r5, #0]
 8013aea:	2701      	movs	r7, #1
 8013aec:	1c85      	adds	r5, r0, #2
 8013aee:	f033 0010 	bics.w	r0, r3, #16
 8013af2:	d115      	bne.n	8013b20 <_strtoul_l.isra.0+0x54>
 8013af4:	2c30      	cmp	r4, #48	@ 0x30
 8013af6:	d10d      	bne.n	8013b14 <_strtoul_l.isra.0+0x48>
 8013af8:	7828      	ldrb	r0, [r5, #0]
 8013afa:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 8013afe:	2858      	cmp	r0, #88	@ 0x58
 8013b00:	d108      	bne.n	8013b14 <_strtoul_l.isra.0+0x48>
 8013b02:	786c      	ldrb	r4, [r5, #1]
 8013b04:	3502      	adds	r5, #2
 8013b06:	2310      	movs	r3, #16
 8013b08:	e00a      	b.n	8013b20 <_strtoul_l.isra.0+0x54>
 8013b0a:	2c2b      	cmp	r4, #43	@ 0x2b
 8013b0c:	bf04      	itt	eq
 8013b0e:	782c      	ldrbeq	r4, [r5, #0]
 8013b10:	1c85      	addeq	r5, r0, #2
 8013b12:	e7ec      	b.n	8013aee <_strtoul_l.isra.0+0x22>
 8013b14:	2b00      	cmp	r3, #0
 8013b16:	d1f6      	bne.n	8013b06 <_strtoul_l.isra.0+0x3a>
 8013b18:	2c30      	cmp	r4, #48	@ 0x30
 8013b1a:	bf14      	ite	ne
 8013b1c:	230a      	movne	r3, #10
 8013b1e:	2308      	moveq	r3, #8
 8013b20:	f04f 38ff 	mov.w	r8, #4294967295	@ 0xffffffff
 8013b24:	2600      	movs	r6, #0
 8013b26:	fbb8 f8f3 	udiv	r8, r8, r3
 8013b2a:	fb03 f908 	mul.w	r9, r3, r8
 8013b2e:	ea6f 0909 	mvn.w	r9, r9
 8013b32:	4630      	mov	r0, r6
 8013b34:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 8013b38:	f1bc 0f09 	cmp.w	ip, #9
 8013b3c:	d810      	bhi.n	8013b60 <_strtoul_l.isra.0+0x94>
 8013b3e:	4664      	mov	r4, ip
 8013b40:	42a3      	cmp	r3, r4
 8013b42:	dd1e      	ble.n	8013b82 <_strtoul_l.isra.0+0xb6>
 8013b44:	f1b6 3fff 	cmp.w	r6, #4294967295	@ 0xffffffff
 8013b48:	d007      	beq.n	8013b5a <_strtoul_l.isra.0+0x8e>
 8013b4a:	4580      	cmp	r8, r0
 8013b4c:	d316      	bcc.n	8013b7c <_strtoul_l.isra.0+0xb0>
 8013b4e:	d101      	bne.n	8013b54 <_strtoul_l.isra.0+0x88>
 8013b50:	45a1      	cmp	r9, r4
 8013b52:	db13      	blt.n	8013b7c <_strtoul_l.isra.0+0xb0>
 8013b54:	fb00 4003 	mla	r0, r0, r3, r4
 8013b58:	2601      	movs	r6, #1
 8013b5a:	f815 4b01 	ldrb.w	r4, [r5], #1
 8013b5e:	e7e9      	b.n	8013b34 <_strtoul_l.isra.0+0x68>
 8013b60:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 8013b64:	f1bc 0f19 	cmp.w	ip, #25
 8013b68:	d801      	bhi.n	8013b6e <_strtoul_l.isra.0+0xa2>
 8013b6a:	3c37      	subs	r4, #55	@ 0x37
 8013b6c:	e7e8      	b.n	8013b40 <_strtoul_l.isra.0+0x74>
 8013b6e:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 8013b72:	f1bc 0f19 	cmp.w	ip, #25
 8013b76:	d804      	bhi.n	8013b82 <_strtoul_l.isra.0+0xb6>
 8013b78:	3c57      	subs	r4, #87	@ 0x57
 8013b7a:	e7e1      	b.n	8013b40 <_strtoul_l.isra.0+0x74>
 8013b7c:	f04f 36ff 	mov.w	r6, #4294967295	@ 0xffffffff
 8013b80:	e7eb      	b.n	8013b5a <_strtoul_l.isra.0+0x8e>
 8013b82:	1c73      	adds	r3, r6, #1
 8013b84:	d106      	bne.n	8013b94 <_strtoul_l.isra.0+0xc8>
 8013b86:	2322      	movs	r3, #34	@ 0x22
 8013b88:	f8ce 3000 	str.w	r3, [lr]
 8013b8c:	4630      	mov	r0, r6
 8013b8e:	b932      	cbnz	r2, 8013b9e <_strtoul_l.isra.0+0xd2>
 8013b90:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8013b94:	b107      	cbz	r7, 8013b98 <_strtoul_l.isra.0+0xcc>
 8013b96:	4240      	negs	r0, r0
 8013b98:	2a00      	cmp	r2, #0
 8013b9a:	d0f9      	beq.n	8013b90 <_strtoul_l.isra.0+0xc4>
 8013b9c:	b106      	cbz	r6, 8013ba0 <_strtoul_l.isra.0+0xd4>
 8013b9e:	1e69      	subs	r1, r5, #1
 8013ba0:	6011      	str	r1, [r2, #0]
 8013ba2:	e7f5      	b.n	8013b90 <_strtoul_l.isra.0+0xc4>
 8013ba4:	08015d43 	.word	0x08015d43

08013ba8 <strtoul>:
 8013ba8:	4613      	mov	r3, r2
 8013baa:	460a      	mov	r2, r1
 8013bac:	4601      	mov	r1, r0
 8013bae:	4802      	ldr	r0, [pc, #8]	@ (8013bb8 <strtoul+0x10>)
 8013bb0:	6800      	ldr	r0, [r0, #0]
 8013bb2:	f7ff bf8b 	b.w	8013acc <_strtoul_l.isra.0>
 8013bb6:	bf00      	nop
 8013bb8:	200005cc 	.word	0x200005cc

08013bbc <std>:
 8013bbc:	2300      	movs	r3, #0
 8013bbe:	b510      	push	{r4, lr}
 8013bc0:	4604      	mov	r4, r0
 8013bc2:	e9c0 3300 	strd	r3, r3, [r0]
 8013bc6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8013bca:	6083      	str	r3, [r0, #8]
 8013bcc:	8181      	strh	r1, [r0, #12]
 8013bce:	6643      	str	r3, [r0, #100]	@ 0x64
 8013bd0:	81c2      	strh	r2, [r0, #14]
 8013bd2:	6183      	str	r3, [r0, #24]
 8013bd4:	4619      	mov	r1, r3
 8013bd6:	2208      	movs	r2, #8
 8013bd8:	305c      	adds	r0, #92	@ 0x5c
 8013bda:	f000 f9a3 	bl	8013f24 <memset>
 8013bde:	4b0d      	ldr	r3, [pc, #52]	@ (8013c14 <std+0x58>)
 8013be0:	6263      	str	r3, [r4, #36]	@ 0x24
 8013be2:	4b0d      	ldr	r3, [pc, #52]	@ (8013c18 <std+0x5c>)
 8013be4:	62a3      	str	r3, [r4, #40]	@ 0x28
 8013be6:	4b0d      	ldr	r3, [pc, #52]	@ (8013c1c <std+0x60>)
 8013be8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8013bea:	4b0d      	ldr	r3, [pc, #52]	@ (8013c20 <std+0x64>)
 8013bec:	6323      	str	r3, [r4, #48]	@ 0x30
 8013bee:	4b0d      	ldr	r3, [pc, #52]	@ (8013c24 <std+0x68>)
 8013bf0:	6224      	str	r4, [r4, #32]
 8013bf2:	429c      	cmp	r4, r3
 8013bf4:	d006      	beq.n	8013c04 <std+0x48>
 8013bf6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8013bfa:	4294      	cmp	r4, r2
 8013bfc:	d002      	beq.n	8013c04 <std+0x48>
 8013bfe:	33d0      	adds	r3, #208	@ 0xd0
 8013c00:	429c      	cmp	r4, r3
 8013c02:	d105      	bne.n	8013c10 <std+0x54>
 8013c04:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8013c08:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013c0c:	f000 ba5a 	b.w	80140c4 <__retarget_lock_init_recursive>
 8013c10:	bd10      	pop	{r4, pc}
 8013c12:	bf00      	nop
 8013c14:	08013dd1 	.word	0x08013dd1
 8013c18:	08013df3 	.word	0x08013df3
 8013c1c:	08013e2b 	.word	0x08013e2b
 8013c20:	08013e4f 	.word	0x08013e4f
 8013c24:	2000e014 	.word	0x2000e014

08013c28 <stdio_exit_handler>:
 8013c28:	4a02      	ldr	r2, [pc, #8]	@ (8013c34 <stdio_exit_handler+0xc>)
 8013c2a:	4903      	ldr	r1, [pc, #12]	@ (8013c38 <stdio_exit_handler+0x10>)
 8013c2c:	4803      	ldr	r0, [pc, #12]	@ (8013c3c <stdio_exit_handler+0x14>)
 8013c2e:	f000 b869 	b.w	8013d04 <_fwalk_sglue>
 8013c32:	bf00      	nop
 8013c34:	200005c0 	.word	0x200005c0
 8013c38:	08014b45 	.word	0x08014b45
 8013c3c:	200005d0 	.word	0x200005d0

08013c40 <cleanup_stdio>:
 8013c40:	6841      	ldr	r1, [r0, #4]
 8013c42:	4b0c      	ldr	r3, [pc, #48]	@ (8013c74 <cleanup_stdio+0x34>)
 8013c44:	4299      	cmp	r1, r3
 8013c46:	b510      	push	{r4, lr}
 8013c48:	4604      	mov	r4, r0
 8013c4a:	d001      	beq.n	8013c50 <cleanup_stdio+0x10>
 8013c4c:	f000 ff7a 	bl	8014b44 <_fflush_r>
 8013c50:	68a1      	ldr	r1, [r4, #8]
 8013c52:	4b09      	ldr	r3, [pc, #36]	@ (8013c78 <cleanup_stdio+0x38>)
 8013c54:	4299      	cmp	r1, r3
 8013c56:	d002      	beq.n	8013c5e <cleanup_stdio+0x1e>
 8013c58:	4620      	mov	r0, r4
 8013c5a:	f000 ff73 	bl	8014b44 <_fflush_r>
 8013c5e:	68e1      	ldr	r1, [r4, #12]
 8013c60:	4b06      	ldr	r3, [pc, #24]	@ (8013c7c <cleanup_stdio+0x3c>)
 8013c62:	4299      	cmp	r1, r3
 8013c64:	d004      	beq.n	8013c70 <cleanup_stdio+0x30>
 8013c66:	4620      	mov	r0, r4
 8013c68:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013c6c:	f000 bf6a 	b.w	8014b44 <_fflush_r>
 8013c70:	bd10      	pop	{r4, pc}
 8013c72:	bf00      	nop
 8013c74:	2000e014 	.word	0x2000e014
 8013c78:	2000e07c 	.word	0x2000e07c
 8013c7c:	2000e0e4 	.word	0x2000e0e4

08013c80 <global_stdio_init.part.0>:
 8013c80:	b510      	push	{r4, lr}
 8013c82:	4b0b      	ldr	r3, [pc, #44]	@ (8013cb0 <global_stdio_init.part.0+0x30>)
 8013c84:	4c0b      	ldr	r4, [pc, #44]	@ (8013cb4 <global_stdio_init.part.0+0x34>)
 8013c86:	4a0c      	ldr	r2, [pc, #48]	@ (8013cb8 <global_stdio_init.part.0+0x38>)
 8013c88:	601a      	str	r2, [r3, #0]
 8013c8a:	4620      	mov	r0, r4
 8013c8c:	2200      	movs	r2, #0
 8013c8e:	2104      	movs	r1, #4
 8013c90:	f7ff ff94 	bl	8013bbc <std>
 8013c94:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8013c98:	2201      	movs	r2, #1
 8013c9a:	2109      	movs	r1, #9
 8013c9c:	f7ff ff8e 	bl	8013bbc <std>
 8013ca0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8013ca4:	2202      	movs	r2, #2
 8013ca6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013caa:	2112      	movs	r1, #18
 8013cac:	f7ff bf86 	b.w	8013bbc <std>
 8013cb0:	2000e14c 	.word	0x2000e14c
 8013cb4:	2000e014 	.word	0x2000e014
 8013cb8:	08013c29 	.word	0x08013c29

08013cbc <__sfp_lock_acquire>:
 8013cbc:	4801      	ldr	r0, [pc, #4]	@ (8013cc4 <__sfp_lock_acquire+0x8>)
 8013cbe:	f000 ba02 	b.w	80140c6 <__retarget_lock_acquire_recursive>
 8013cc2:	bf00      	nop
 8013cc4:	2000e156 	.word	0x2000e156

08013cc8 <__sfp_lock_release>:
 8013cc8:	4801      	ldr	r0, [pc, #4]	@ (8013cd0 <__sfp_lock_release+0x8>)
 8013cca:	f000 b9fd 	b.w	80140c8 <__retarget_lock_release_recursive>
 8013cce:	bf00      	nop
 8013cd0:	2000e156 	.word	0x2000e156

08013cd4 <__sinit>:
 8013cd4:	b510      	push	{r4, lr}
 8013cd6:	4604      	mov	r4, r0
 8013cd8:	f7ff fff0 	bl	8013cbc <__sfp_lock_acquire>
 8013cdc:	6a23      	ldr	r3, [r4, #32]
 8013cde:	b11b      	cbz	r3, 8013ce8 <__sinit+0x14>
 8013ce0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013ce4:	f7ff bff0 	b.w	8013cc8 <__sfp_lock_release>
 8013ce8:	4b04      	ldr	r3, [pc, #16]	@ (8013cfc <__sinit+0x28>)
 8013cea:	6223      	str	r3, [r4, #32]
 8013cec:	4b04      	ldr	r3, [pc, #16]	@ (8013d00 <__sinit+0x2c>)
 8013cee:	681b      	ldr	r3, [r3, #0]
 8013cf0:	2b00      	cmp	r3, #0
 8013cf2:	d1f5      	bne.n	8013ce0 <__sinit+0xc>
 8013cf4:	f7ff ffc4 	bl	8013c80 <global_stdio_init.part.0>
 8013cf8:	e7f2      	b.n	8013ce0 <__sinit+0xc>
 8013cfa:	bf00      	nop
 8013cfc:	08013c41 	.word	0x08013c41
 8013d00:	2000e14c 	.word	0x2000e14c

08013d04 <_fwalk_sglue>:
 8013d04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013d08:	4607      	mov	r7, r0
 8013d0a:	4688      	mov	r8, r1
 8013d0c:	4614      	mov	r4, r2
 8013d0e:	2600      	movs	r6, #0
 8013d10:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8013d14:	f1b9 0901 	subs.w	r9, r9, #1
 8013d18:	d505      	bpl.n	8013d26 <_fwalk_sglue+0x22>
 8013d1a:	6824      	ldr	r4, [r4, #0]
 8013d1c:	2c00      	cmp	r4, #0
 8013d1e:	d1f7      	bne.n	8013d10 <_fwalk_sglue+0xc>
 8013d20:	4630      	mov	r0, r6
 8013d22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013d26:	89ab      	ldrh	r3, [r5, #12]
 8013d28:	2b01      	cmp	r3, #1
 8013d2a:	d907      	bls.n	8013d3c <_fwalk_sglue+0x38>
 8013d2c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8013d30:	3301      	adds	r3, #1
 8013d32:	d003      	beq.n	8013d3c <_fwalk_sglue+0x38>
 8013d34:	4629      	mov	r1, r5
 8013d36:	4638      	mov	r0, r7
 8013d38:	47c0      	blx	r8
 8013d3a:	4306      	orrs	r6, r0
 8013d3c:	3568      	adds	r5, #104	@ 0x68
 8013d3e:	e7e9      	b.n	8013d14 <_fwalk_sglue+0x10>

08013d40 <iprintf>:
 8013d40:	b40f      	push	{r0, r1, r2, r3}
 8013d42:	b507      	push	{r0, r1, r2, lr}
 8013d44:	4906      	ldr	r1, [pc, #24]	@ (8013d60 <iprintf+0x20>)
 8013d46:	ab04      	add	r3, sp, #16
 8013d48:	6808      	ldr	r0, [r1, #0]
 8013d4a:	f853 2b04 	ldr.w	r2, [r3], #4
 8013d4e:	6881      	ldr	r1, [r0, #8]
 8013d50:	9301      	str	r3, [sp, #4]
 8013d52:	f000 fbcf 	bl	80144f4 <_vfiprintf_r>
 8013d56:	b003      	add	sp, #12
 8013d58:	f85d eb04 	ldr.w	lr, [sp], #4
 8013d5c:	b004      	add	sp, #16
 8013d5e:	4770      	bx	lr
 8013d60:	200005cc 	.word	0x200005cc

08013d64 <sniprintf>:
 8013d64:	b40c      	push	{r2, r3}
 8013d66:	b530      	push	{r4, r5, lr}
 8013d68:	4b18      	ldr	r3, [pc, #96]	@ (8013dcc <sniprintf+0x68>)
 8013d6a:	1e0c      	subs	r4, r1, #0
 8013d6c:	681d      	ldr	r5, [r3, #0]
 8013d6e:	b09d      	sub	sp, #116	@ 0x74
 8013d70:	da08      	bge.n	8013d84 <sniprintf+0x20>
 8013d72:	238b      	movs	r3, #139	@ 0x8b
 8013d74:	602b      	str	r3, [r5, #0]
 8013d76:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8013d7a:	b01d      	add	sp, #116	@ 0x74
 8013d7c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8013d80:	b002      	add	sp, #8
 8013d82:	4770      	bx	lr
 8013d84:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8013d88:	f8ad 3014 	strh.w	r3, [sp, #20]
 8013d8c:	f04f 0300 	mov.w	r3, #0
 8013d90:	931b      	str	r3, [sp, #108]	@ 0x6c
 8013d92:	bf14      	ite	ne
 8013d94:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 8013d98:	4623      	moveq	r3, r4
 8013d9a:	9304      	str	r3, [sp, #16]
 8013d9c:	9307      	str	r3, [sp, #28]
 8013d9e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8013da2:	9002      	str	r0, [sp, #8]
 8013da4:	9006      	str	r0, [sp, #24]
 8013da6:	f8ad 3016 	strh.w	r3, [sp, #22]
 8013daa:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8013dac:	ab21      	add	r3, sp, #132	@ 0x84
 8013dae:	a902      	add	r1, sp, #8
 8013db0:	4628      	mov	r0, r5
 8013db2:	9301      	str	r3, [sp, #4]
 8013db4:	f000 fa78 	bl	80142a8 <_svfiprintf_r>
 8013db8:	1c43      	adds	r3, r0, #1
 8013dba:	bfbc      	itt	lt
 8013dbc:	238b      	movlt	r3, #139	@ 0x8b
 8013dbe:	602b      	strlt	r3, [r5, #0]
 8013dc0:	2c00      	cmp	r4, #0
 8013dc2:	d0da      	beq.n	8013d7a <sniprintf+0x16>
 8013dc4:	9b02      	ldr	r3, [sp, #8]
 8013dc6:	2200      	movs	r2, #0
 8013dc8:	701a      	strb	r2, [r3, #0]
 8013dca:	e7d6      	b.n	8013d7a <sniprintf+0x16>
 8013dcc:	200005cc 	.word	0x200005cc

08013dd0 <__sread>:
 8013dd0:	b510      	push	{r4, lr}
 8013dd2:	460c      	mov	r4, r1
 8013dd4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013dd8:	f000 f916 	bl	8014008 <_read_r>
 8013ddc:	2800      	cmp	r0, #0
 8013dde:	bfab      	itete	ge
 8013de0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8013de2:	89a3      	ldrhlt	r3, [r4, #12]
 8013de4:	181b      	addge	r3, r3, r0
 8013de6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8013dea:	bfac      	ite	ge
 8013dec:	6563      	strge	r3, [r4, #84]	@ 0x54
 8013dee:	81a3      	strhlt	r3, [r4, #12]
 8013df0:	bd10      	pop	{r4, pc}

08013df2 <__swrite>:
 8013df2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013df6:	461f      	mov	r7, r3
 8013df8:	898b      	ldrh	r3, [r1, #12]
 8013dfa:	05db      	lsls	r3, r3, #23
 8013dfc:	4605      	mov	r5, r0
 8013dfe:	460c      	mov	r4, r1
 8013e00:	4616      	mov	r6, r2
 8013e02:	d505      	bpl.n	8013e10 <__swrite+0x1e>
 8013e04:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013e08:	2302      	movs	r3, #2
 8013e0a:	2200      	movs	r2, #0
 8013e0c:	f000 f8ea 	bl	8013fe4 <_lseek_r>
 8013e10:	89a3      	ldrh	r3, [r4, #12]
 8013e12:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8013e16:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8013e1a:	81a3      	strh	r3, [r4, #12]
 8013e1c:	4632      	mov	r2, r6
 8013e1e:	463b      	mov	r3, r7
 8013e20:	4628      	mov	r0, r5
 8013e22:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013e26:	f000 b911 	b.w	801404c <_write_r>

08013e2a <__sseek>:
 8013e2a:	b510      	push	{r4, lr}
 8013e2c:	460c      	mov	r4, r1
 8013e2e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013e32:	f000 f8d7 	bl	8013fe4 <_lseek_r>
 8013e36:	1c43      	adds	r3, r0, #1
 8013e38:	89a3      	ldrh	r3, [r4, #12]
 8013e3a:	bf15      	itete	ne
 8013e3c:	6560      	strne	r0, [r4, #84]	@ 0x54
 8013e3e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8013e42:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8013e46:	81a3      	strheq	r3, [r4, #12]
 8013e48:	bf18      	it	ne
 8013e4a:	81a3      	strhne	r3, [r4, #12]
 8013e4c:	bd10      	pop	{r4, pc}

08013e4e <__sclose>:
 8013e4e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013e52:	f000 b8b7 	b.w	8013fc4 <_close_r>

08013e56 <_vsniprintf_r>:
 8013e56:	b530      	push	{r4, r5, lr}
 8013e58:	4614      	mov	r4, r2
 8013e5a:	2c00      	cmp	r4, #0
 8013e5c:	b09b      	sub	sp, #108	@ 0x6c
 8013e5e:	4605      	mov	r5, r0
 8013e60:	461a      	mov	r2, r3
 8013e62:	da05      	bge.n	8013e70 <_vsniprintf_r+0x1a>
 8013e64:	238b      	movs	r3, #139	@ 0x8b
 8013e66:	6003      	str	r3, [r0, #0]
 8013e68:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8013e6c:	b01b      	add	sp, #108	@ 0x6c
 8013e6e:	bd30      	pop	{r4, r5, pc}
 8013e70:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8013e74:	f8ad 300c 	strh.w	r3, [sp, #12]
 8013e78:	f04f 0300 	mov.w	r3, #0
 8013e7c:	9319      	str	r3, [sp, #100]	@ 0x64
 8013e7e:	bf14      	ite	ne
 8013e80:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 8013e84:	4623      	moveq	r3, r4
 8013e86:	9302      	str	r3, [sp, #8]
 8013e88:	9305      	str	r3, [sp, #20]
 8013e8a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8013e8e:	9100      	str	r1, [sp, #0]
 8013e90:	9104      	str	r1, [sp, #16]
 8013e92:	f8ad 300e 	strh.w	r3, [sp, #14]
 8013e96:	4669      	mov	r1, sp
 8013e98:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8013e9a:	f000 fa05 	bl	80142a8 <_svfiprintf_r>
 8013e9e:	1c43      	adds	r3, r0, #1
 8013ea0:	bfbc      	itt	lt
 8013ea2:	238b      	movlt	r3, #139	@ 0x8b
 8013ea4:	602b      	strlt	r3, [r5, #0]
 8013ea6:	2c00      	cmp	r4, #0
 8013ea8:	d0e0      	beq.n	8013e6c <_vsniprintf_r+0x16>
 8013eaa:	9b00      	ldr	r3, [sp, #0]
 8013eac:	2200      	movs	r2, #0
 8013eae:	701a      	strb	r2, [r3, #0]
 8013eb0:	e7dc      	b.n	8013e6c <_vsniprintf_r+0x16>
	...

08013eb4 <vsniprintf>:
 8013eb4:	b507      	push	{r0, r1, r2, lr}
 8013eb6:	9300      	str	r3, [sp, #0]
 8013eb8:	4613      	mov	r3, r2
 8013eba:	460a      	mov	r2, r1
 8013ebc:	4601      	mov	r1, r0
 8013ebe:	4803      	ldr	r0, [pc, #12]	@ (8013ecc <vsniprintf+0x18>)
 8013ec0:	6800      	ldr	r0, [r0, #0]
 8013ec2:	f7ff ffc8 	bl	8013e56 <_vsniprintf_r>
 8013ec6:	b003      	add	sp, #12
 8013ec8:	f85d fb04 	ldr.w	pc, [sp], #4
 8013ecc:	200005cc 	.word	0x200005cc

08013ed0 <memcmp>:
 8013ed0:	b510      	push	{r4, lr}
 8013ed2:	3901      	subs	r1, #1
 8013ed4:	4402      	add	r2, r0
 8013ed6:	4290      	cmp	r0, r2
 8013ed8:	d101      	bne.n	8013ede <memcmp+0xe>
 8013eda:	2000      	movs	r0, #0
 8013edc:	e005      	b.n	8013eea <memcmp+0x1a>
 8013ede:	7803      	ldrb	r3, [r0, #0]
 8013ee0:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8013ee4:	42a3      	cmp	r3, r4
 8013ee6:	d001      	beq.n	8013eec <memcmp+0x1c>
 8013ee8:	1b18      	subs	r0, r3, r4
 8013eea:	bd10      	pop	{r4, pc}
 8013eec:	3001      	adds	r0, #1
 8013eee:	e7f2      	b.n	8013ed6 <memcmp+0x6>

08013ef0 <memmove>:
 8013ef0:	4288      	cmp	r0, r1
 8013ef2:	b510      	push	{r4, lr}
 8013ef4:	eb01 0402 	add.w	r4, r1, r2
 8013ef8:	d902      	bls.n	8013f00 <memmove+0x10>
 8013efa:	4284      	cmp	r4, r0
 8013efc:	4623      	mov	r3, r4
 8013efe:	d807      	bhi.n	8013f10 <memmove+0x20>
 8013f00:	1e43      	subs	r3, r0, #1
 8013f02:	42a1      	cmp	r1, r4
 8013f04:	d008      	beq.n	8013f18 <memmove+0x28>
 8013f06:	f811 2b01 	ldrb.w	r2, [r1], #1
 8013f0a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8013f0e:	e7f8      	b.n	8013f02 <memmove+0x12>
 8013f10:	4402      	add	r2, r0
 8013f12:	4601      	mov	r1, r0
 8013f14:	428a      	cmp	r2, r1
 8013f16:	d100      	bne.n	8013f1a <memmove+0x2a>
 8013f18:	bd10      	pop	{r4, pc}
 8013f1a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8013f1e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8013f22:	e7f7      	b.n	8013f14 <memmove+0x24>

08013f24 <memset>:
 8013f24:	4402      	add	r2, r0
 8013f26:	4603      	mov	r3, r0
 8013f28:	4293      	cmp	r3, r2
 8013f2a:	d100      	bne.n	8013f2e <memset+0xa>
 8013f2c:	4770      	bx	lr
 8013f2e:	f803 1b01 	strb.w	r1, [r3], #1
 8013f32:	e7f9      	b.n	8013f28 <memset+0x4>

08013f34 <strchr>:
 8013f34:	b2c9      	uxtb	r1, r1
 8013f36:	4603      	mov	r3, r0
 8013f38:	4618      	mov	r0, r3
 8013f3a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8013f3e:	b112      	cbz	r2, 8013f46 <strchr+0x12>
 8013f40:	428a      	cmp	r2, r1
 8013f42:	d1f9      	bne.n	8013f38 <strchr+0x4>
 8013f44:	4770      	bx	lr
 8013f46:	2900      	cmp	r1, #0
 8013f48:	bf18      	it	ne
 8013f4a:	2000      	movne	r0, #0
 8013f4c:	4770      	bx	lr

08013f4e <strncmp>:
 8013f4e:	b510      	push	{r4, lr}
 8013f50:	b16a      	cbz	r2, 8013f6e <strncmp+0x20>
 8013f52:	3901      	subs	r1, #1
 8013f54:	1884      	adds	r4, r0, r2
 8013f56:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013f5a:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8013f5e:	429a      	cmp	r2, r3
 8013f60:	d103      	bne.n	8013f6a <strncmp+0x1c>
 8013f62:	42a0      	cmp	r0, r4
 8013f64:	d001      	beq.n	8013f6a <strncmp+0x1c>
 8013f66:	2a00      	cmp	r2, #0
 8013f68:	d1f5      	bne.n	8013f56 <strncmp+0x8>
 8013f6a:	1ad0      	subs	r0, r2, r3
 8013f6c:	bd10      	pop	{r4, pc}
 8013f6e:	4610      	mov	r0, r2
 8013f70:	e7fc      	b.n	8013f6c <strncmp+0x1e>

08013f72 <strncpy>:
 8013f72:	b510      	push	{r4, lr}
 8013f74:	3901      	subs	r1, #1
 8013f76:	4603      	mov	r3, r0
 8013f78:	b132      	cbz	r2, 8013f88 <strncpy+0x16>
 8013f7a:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8013f7e:	f803 4b01 	strb.w	r4, [r3], #1
 8013f82:	3a01      	subs	r2, #1
 8013f84:	2c00      	cmp	r4, #0
 8013f86:	d1f7      	bne.n	8013f78 <strncpy+0x6>
 8013f88:	441a      	add	r2, r3
 8013f8a:	2100      	movs	r1, #0
 8013f8c:	4293      	cmp	r3, r2
 8013f8e:	d100      	bne.n	8013f92 <strncpy+0x20>
 8013f90:	bd10      	pop	{r4, pc}
 8013f92:	f803 1b01 	strb.w	r1, [r3], #1
 8013f96:	e7f9      	b.n	8013f8c <strncpy+0x1a>

08013f98 <strstr>:
 8013f98:	780a      	ldrb	r2, [r1, #0]
 8013f9a:	b570      	push	{r4, r5, r6, lr}
 8013f9c:	b96a      	cbnz	r2, 8013fba <strstr+0x22>
 8013f9e:	bd70      	pop	{r4, r5, r6, pc}
 8013fa0:	429a      	cmp	r2, r3
 8013fa2:	d109      	bne.n	8013fb8 <strstr+0x20>
 8013fa4:	460c      	mov	r4, r1
 8013fa6:	4605      	mov	r5, r0
 8013fa8:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8013fac:	2b00      	cmp	r3, #0
 8013fae:	d0f6      	beq.n	8013f9e <strstr+0x6>
 8013fb0:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8013fb4:	429e      	cmp	r6, r3
 8013fb6:	d0f7      	beq.n	8013fa8 <strstr+0x10>
 8013fb8:	3001      	adds	r0, #1
 8013fba:	7803      	ldrb	r3, [r0, #0]
 8013fbc:	2b00      	cmp	r3, #0
 8013fbe:	d1ef      	bne.n	8013fa0 <strstr+0x8>
 8013fc0:	4618      	mov	r0, r3
 8013fc2:	e7ec      	b.n	8013f9e <strstr+0x6>

08013fc4 <_close_r>:
 8013fc4:	b538      	push	{r3, r4, r5, lr}
 8013fc6:	4d06      	ldr	r5, [pc, #24]	@ (8013fe0 <_close_r+0x1c>)
 8013fc8:	2300      	movs	r3, #0
 8013fca:	4604      	mov	r4, r0
 8013fcc:	4608      	mov	r0, r1
 8013fce:	602b      	str	r3, [r5, #0]
 8013fd0:	f7ed fa70 	bl	80014b4 <_close>
 8013fd4:	1c43      	adds	r3, r0, #1
 8013fd6:	d102      	bne.n	8013fde <_close_r+0x1a>
 8013fd8:	682b      	ldr	r3, [r5, #0]
 8013fda:	b103      	cbz	r3, 8013fde <_close_r+0x1a>
 8013fdc:	6023      	str	r3, [r4, #0]
 8013fde:	bd38      	pop	{r3, r4, r5, pc}
 8013fe0:	2000e150 	.word	0x2000e150

08013fe4 <_lseek_r>:
 8013fe4:	b538      	push	{r3, r4, r5, lr}
 8013fe6:	4d07      	ldr	r5, [pc, #28]	@ (8014004 <_lseek_r+0x20>)
 8013fe8:	4604      	mov	r4, r0
 8013fea:	4608      	mov	r0, r1
 8013fec:	4611      	mov	r1, r2
 8013fee:	2200      	movs	r2, #0
 8013ff0:	602a      	str	r2, [r5, #0]
 8013ff2:	461a      	mov	r2, r3
 8013ff4:	f7ed fa85 	bl	8001502 <_lseek>
 8013ff8:	1c43      	adds	r3, r0, #1
 8013ffa:	d102      	bne.n	8014002 <_lseek_r+0x1e>
 8013ffc:	682b      	ldr	r3, [r5, #0]
 8013ffe:	b103      	cbz	r3, 8014002 <_lseek_r+0x1e>
 8014000:	6023      	str	r3, [r4, #0]
 8014002:	bd38      	pop	{r3, r4, r5, pc}
 8014004:	2000e150 	.word	0x2000e150

08014008 <_read_r>:
 8014008:	b538      	push	{r3, r4, r5, lr}
 801400a:	4d07      	ldr	r5, [pc, #28]	@ (8014028 <_read_r+0x20>)
 801400c:	4604      	mov	r4, r0
 801400e:	4608      	mov	r0, r1
 8014010:	4611      	mov	r1, r2
 8014012:	2200      	movs	r2, #0
 8014014:	602a      	str	r2, [r5, #0]
 8014016:	461a      	mov	r2, r3
 8014018:	f7ed fa13 	bl	8001442 <_read>
 801401c:	1c43      	adds	r3, r0, #1
 801401e:	d102      	bne.n	8014026 <_read_r+0x1e>
 8014020:	682b      	ldr	r3, [r5, #0]
 8014022:	b103      	cbz	r3, 8014026 <_read_r+0x1e>
 8014024:	6023      	str	r3, [r4, #0]
 8014026:	bd38      	pop	{r3, r4, r5, pc}
 8014028:	2000e150 	.word	0x2000e150

0801402c <_sbrk_r>:
 801402c:	b538      	push	{r3, r4, r5, lr}
 801402e:	4d06      	ldr	r5, [pc, #24]	@ (8014048 <_sbrk_r+0x1c>)
 8014030:	2300      	movs	r3, #0
 8014032:	4604      	mov	r4, r0
 8014034:	4608      	mov	r0, r1
 8014036:	602b      	str	r3, [r5, #0]
 8014038:	f7ed fa70 	bl	800151c <_sbrk>
 801403c:	1c43      	adds	r3, r0, #1
 801403e:	d102      	bne.n	8014046 <_sbrk_r+0x1a>
 8014040:	682b      	ldr	r3, [r5, #0]
 8014042:	b103      	cbz	r3, 8014046 <_sbrk_r+0x1a>
 8014044:	6023      	str	r3, [r4, #0]
 8014046:	bd38      	pop	{r3, r4, r5, pc}
 8014048:	2000e150 	.word	0x2000e150

0801404c <_write_r>:
 801404c:	b538      	push	{r3, r4, r5, lr}
 801404e:	4d07      	ldr	r5, [pc, #28]	@ (801406c <_write_r+0x20>)
 8014050:	4604      	mov	r4, r0
 8014052:	4608      	mov	r0, r1
 8014054:	4611      	mov	r1, r2
 8014056:	2200      	movs	r2, #0
 8014058:	602a      	str	r2, [r5, #0]
 801405a:	461a      	mov	r2, r3
 801405c:	f7ed fa0e 	bl	800147c <_write>
 8014060:	1c43      	adds	r3, r0, #1
 8014062:	d102      	bne.n	801406a <_write_r+0x1e>
 8014064:	682b      	ldr	r3, [r5, #0]
 8014066:	b103      	cbz	r3, 801406a <_write_r+0x1e>
 8014068:	6023      	str	r3, [r4, #0]
 801406a:	bd38      	pop	{r3, r4, r5, pc}
 801406c:	2000e150 	.word	0x2000e150

08014070 <__errno>:
 8014070:	4b01      	ldr	r3, [pc, #4]	@ (8014078 <__errno+0x8>)
 8014072:	6818      	ldr	r0, [r3, #0]
 8014074:	4770      	bx	lr
 8014076:	bf00      	nop
 8014078:	200005cc 	.word	0x200005cc

0801407c <__libc_init_array>:
 801407c:	b570      	push	{r4, r5, r6, lr}
 801407e:	4d0d      	ldr	r5, [pc, #52]	@ (80140b4 <__libc_init_array+0x38>)
 8014080:	4c0d      	ldr	r4, [pc, #52]	@ (80140b8 <__libc_init_array+0x3c>)
 8014082:	1b64      	subs	r4, r4, r5
 8014084:	10a4      	asrs	r4, r4, #2
 8014086:	2600      	movs	r6, #0
 8014088:	42a6      	cmp	r6, r4
 801408a:	d109      	bne.n	80140a0 <__libc_init_array+0x24>
 801408c:	4d0b      	ldr	r5, [pc, #44]	@ (80140bc <__libc_init_array+0x40>)
 801408e:	4c0c      	ldr	r4, [pc, #48]	@ (80140c0 <__libc_init_array+0x44>)
 8014090:	f000 fef6 	bl	8014e80 <_init>
 8014094:	1b64      	subs	r4, r4, r5
 8014096:	10a4      	asrs	r4, r4, #2
 8014098:	2600      	movs	r6, #0
 801409a:	42a6      	cmp	r6, r4
 801409c:	d105      	bne.n	80140aa <__libc_init_array+0x2e>
 801409e:	bd70      	pop	{r4, r5, r6, pc}
 80140a0:	f855 3b04 	ldr.w	r3, [r5], #4
 80140a4:	4798      	blx	r3
 80140a6:	3601      	adds	r6, #1
 80140a8:	e7ee      	b.n	8014088 <__libc_init_array+0xc>
 80140aa:	f855 3b04 	ldr.w	r3, [r5], #4
 80140ae:	4798      	blx	r3
 80140b0:	3601      	adds	r6, #1
 80140b2:	e7f2      	b.n	801409a <__libc_init_array+0x1e>
 80140b4:	08015e4c 	.word	0x08015e4c
 80140b8:	08015e4c 	.word	0x08015e4c
 80140bc:	08015e4c 	.word	0x08015e4c
 80140c0:	08015e54 	.word	0x08015e54

080140c4 <__retarget_lock_init_recursive>:
 80140c4:	4770      	bx	lr

080140c6 <__retarget_lock_acquire_recursive>:
 80140c6:	4770      	bx	lr

080140c8 <__retarget_lock_release_recursive>:
 80140c8:	4770      	bx	lr

080140ca <strcpy>:
 80140ca:	4603      	mov	r3, r0
 80140cc:	f811 2b01 	ldrb.w	r2, [r1], #1
 80140d0:	f803 2b01 	strb.w	r2, [r3], #1
 80140d4:	2a00      	cmp	r2, #0
 80140d6:	d1f9      	bne.n	80140cc <strcpy+0x2>
 80140d8:	4770      	bx	lr

080140da <memcpy>:
 80140da:	440a      	add	r2, r1
 80140dc:	4291      	cmp	r1, r2
 80140de:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 80140e2:	d100      	bne.n	80140e6 <memcpy+0xc>
 80140e4:	4770      	bx	lr
 80140e6:	b510      	push	{r4, lr}
 80140e8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80140ec:	f803 4f01 	strb.w	r4, [r3, #1]!
 80140f0:	4291      	cmp	r1, r2
 80140f2:	d1f9      	bne.n	80140e8 <memcpy+0xe>
 80140f4:	bd10      	pop	{r4, pc}
	...

080140f8 <__assert_func>:
 80140f8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80140fa:	4614      	mov	r4, r2
 80140fc:	461a      	mov	r2, r3
 80140fe:	4b09      	ldr	r3, [pc, #36]	@ (8014124 <__assert_func+0x2c>)
 8014100:	681b      	ldr	r3, [r3, #0]
 8014102:	4605      	mov	r5, r0
 8014104:	68d8      	ldr	r0, [r3, #12]
 8014106:	b14c      	cbz	r4, 801411c <__assert_func+0x24>
 8014108:	4b07      	ldr	r3, [pc, #28]	@ (8014128 <__assert_func+0x30>)
 801410a:	9100      	str	r1, [sp, #0]
 801410c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8014110:	4906      	ldr	r1, [pc, #24]	@ (801412c <__assert_func+0x34>)
 8014112:	462b      	mov	r3, r5
 8014114:	f000 fd3e 	bl	8014b94 <fiprintf>
 8014118:	f000 fde2 	bl	8014ce0 <abort>
 801411c:	4b04      	ldr	r3, [pc, #16]	@ (8014130 <__assert_func+0x38>)
 801411e:	461c      	mov	r4, r3
 8014120:	e7f3      	b.n	801410a <__assert_func+0x12>
 8014122:	bf00      	nop
 8014124:	200005cc 	.word	0x200005cc
 8014128:	08015cd3 	.word	0x08015cd3
 801412c:	08015ce0 	.word	0x08015ce0
 8014130:	08015d0e 	.word	0x08015d0e

08014134 <__env_lock>:
 8014134:	4801      	ldr	r0, [pc, #4]	@ (801413c <__env_lock+0x8>)
 8014136:	f7ff bfc6 	b.w	80140c6 <__retarget_lock_acquire_recursive>
 801413a:	bf00      	nop
 801413c:	2000e154 	.word	0x2000e154

08014140 <__env_unlock>:
 8014140:	4801      	ldr	r0, [pc, #4]	@ (8014148 <__env_unlock+0x8>)
 8014142:	f7ff bfc1 	b.w	80140c8 <__retarget_lock_release_recursive>
 8014146:	bf00      	nop
 8014148:	2000e154 	.word	0x2000e154

0801414c <_free_r>:
 801414c:	b538      	push	{r3, r4, r5, lr}
 801414e:	4605      	mov	r5, r0
 8014150:	2900      	cmp	r1, #0
 8014152:	d041      	beq.n	80141d8 <_free_r+0x8c>
 8014154:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8014158:	1f0c      	subs	r4, r1, #4
 801415a:	2b00      	cmp	r3, #0
 801415c:	bfb8      	it	lt
 801415e:	18e4      	addlt	r4, r4, r3
 8014160:	f7ff fc06 	bl	8013970 <__malloc_lock>
 8014164:	4a1d      	ldr	r2, [pc, #116]	@ (80141dc <_free_r+0x90>)
 8014166:	6813      	ldr	r3, [r2, #0]
 8014168:	b933      	cbnz	r3, 8014178 <_free_r+0x2c>
 801416a:	6063      	str	r3, [r4, #4]
 801416c:	6014      	str	r4, [r2, #0]
 801416e:	4628      	mov	r0, r5
 8014170:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8014174:	f7ff bc02 	b.w	801397c <__malloc_unlock>
 8014178:	42a3      	cmp	r3, r4
 801417a:	d908      	bls.n	801418e <_free_r+0x42>
 801417c:	6820      	ldr	r0, [r4, #0]
 801417e:	1821      	adds	r1, r4, r0
 8014180:	428b      	cmp	r3, r1
 8014182:	bf01      	itttt	eq
 8014184:	6819      	ldreq	r1, [r3, #0]
 8014186:	685b      	ldreq	r3, [r3, #4]
 8014188:	1809      	addeq	r1, r1, r0
 801418a:	6021      	streq	r1, [r4, #0]
 801418c:	e7ed      	b.n	801416a <_free_r+0x1e>
 801418e:	461a      	mov	r2, r3
 8014190:	685b      	ldr	r3, [r3, #4]
 8014192:	b10b      	cbz	r3, 8014198 <_free_r+0x4c>
 8014194:	42a3      	cmp	r3, r4
 8014196:	d9fa      	bls.n	801418e <_free_r+0x42>
 8014198:	6811      	ldr	r1, [r2, #0]
 801419a:	1850      	adds	r0, r2, r1
 801419c:	42a0      	cmp	r0, r4
 801419e:	d10b      	bne.n	80141b8 <_free_r+0x6c>
 80141a0:	6820      	ldr	r0, [r4, #0]
 80141a2:	4401      	add	r1, r0
 80141a4:	1850      	adds	r0, r2, r1
 80141a6:	4283      	cmp	r3, r0
 80141a8:	6011      	str	r1, [r2, #0]
 80141aa:	d1e0      	bne.n	801416e <_free_r+0x22>
 80141ac:	6818      	ldr	r0, [r3, #0]
 80141ae:	685b      	ldr	r3, [r3, #4]
 80141b0:	6053      	str	r3, [r2, #4]
 80141b2:	4408      	add	r0, r1
 80141b4:	6010      	str	r0, [r2, #0]
 80141b6:	e7da      	b.n	801416e <_free_r+0x22>
 80141b8:	d902      	bls.n	80141c0 <_free_r+0x74>
 80141ba:	230c      	movs	r3, #12
 80141bc:	602b      	str	r3, [r5, #0]
 80141be:	e7d6      	b.n	801416e <_free_r+0x22>
 80141c0:	6820      	ldr	r0, [r4, #0]
 80141c2:	1821      	adds	r1, r4, r0
 80141c4:	428b      	cmp	r3, r1
 80141c6:	bf04      	itt	eq
 80141c8:	6819      	ldreq	r1, [r3, #0]
 80141ca:	685b      	ldreq	r3, [r3, #4]
 80141cc:	6063      	str	r3, [r4, #4]
 80141ce:	bf04      	itt	eq
 80141d0:	1809      	addeq	r1, r1, r0
 80141d2:	6021      	streq	r1, [r4, #0]
 80141d4:	6054      	str	r4, [r2, #4]
 80141d6:	e7ca      	b.n	801416e <_free_r+0x22>
 80141d8:	bd38      	pop	{r3, r4, r5, pc}
 80141da:	bf00      	nop
 80141dc:	2000e010 	.word	0x2000e010

080141e0 <_malloc_usable_size_r>:
 80141e0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80141e4:	1f18      	subs	r0, r3, #4
 80141e6:	2b00      	cmp	r3, #0
 80141e8:	bfbc      	itt	lt
 80141ea:	580b      	ldrlt	r3, [r1, r0]
 80141ec:	18c0      	addlt	r0, r0, r3
 80141ee:	4770      	bx	lr

080141f0 <__ssputs_r>:
 80141f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80141f4:	688e      	ldr	r6, [r1, #8]
 80141f6:	461f      	mov	r7, r3
 80141f8:	42be      	cmp	r6, r7
 80141fa:	680b      	ldr	r3, [r1, #0]
 80141fc:	4682      	mov	sl, r0
 80141fe:	460c      	mov	r4, r1
 8014200:	4690      	mov	r8, r2
 8014202:	d82d      	bhi.n	8014260 <__ssputs_r+0x70>
 8014204:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8014208:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 801420c:	d026      	beq.n	801425c <__ssputs_r+0x6c>
 801420e:	6965      	ldr	r5, [r4, #20]
 8014210:	6909      	ldr	r1, [r1, #16]
 8014212:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8014216:	eba3 0901 	sub.w	r9, r3, r1
 801421a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801421e:	1c7b      	adds	r3, r7, #1
 8014220:	444b      	add	r3, r9
 8014222:	106d      	asrs	r5, r5, #1
 8014224:	429d      	cmp	r5, r3
 8014226:	bf38      	it	cc
 8014228:	461d      	movcc	r5, r3
 801422a:	0553      	lsls	r3, r2, #21
 801422c:	d527      	bpl.n	801427e <__ssputs_r+0x8e>
 801422e:	4629      	mov	r1, r5
 8014230:	f7ff fb1e 	bl	8013870 <_malloc_r>
 8014234:	4606      	mov	r6, r0
 8014236:	b360      	cbz	r0, 8014292 <__ssputs_r+0xa2>
 8014238:	6921      	ldr	r1, [r4, #16]
 801423a:	464a      	mov	r2, r9
 801423c:	f7ff ff4d 	bl	80140da <memcpy>
 8014240:	89a3      	ldrh	r3, [r4, #12]
 8014242:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8014246:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801424a:	81a3      	strh	r3, [r4, #12]
 801424c:	6126      	str	r6, [r4, #16]
 801424e:	6165      	str	r5, [r4, #20]
 8014250:	444e      	add	r6, r9
 8014252:	eba5 0509 	sub.w	r5, r5, r9
 8014256:	6026      	str	r6, [r4, #0]
 8014258:	60a5      	str	r5, [r4, #8]
 801425a:	463e      	mov	r6, r7
 801425c:	42be      	cmp	r6, r7
 801425e:	d900      	bls.n	8014262 <__ssputs_r+0x72>
 8014260:	463e      	mov	r6, r7
 8014262:	6820      	ldr	r0, [r4, #0]
 8014264:	4632      	mov	r2, r6
 8014266:	4641      	mov	r1, r8
 8014268:	f7ff fe42 	bl	8013ef0 <memmove>
 801426c:	68a3      	ldr	r3, [r4, #8]
 801426e:	1b9b      	subs	r3, r3, r6
 8014270:	60a3      	str	r3, [r4, #8]
 8014272:	6823      	ldr	r3, [r4, #0]
 8014274:	4433      	add	r3, r6
 8014276:	6023      	str	r3, [r4, #0]
 8014278:	2000      	movs	r0, #0
 801427a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801427e:	462a      	mov	r2, r5
 8014280:	f7ff fbf6 	bl	8013a70 <_realloc_r>
 8014284:	4606      	mov	r6, r0
 8014286:	2800      	cmp	r0, #0
 8014288:	d1e0      	bne.n	801424c <__ssputs_r+0x5c>
 801428a:	6921      	ldr	r1, [r4, #16]
 801428c:	4650      	mov	r0, sl
 801428e:	f7ff ff5d 	bl	801414c <_free_r>
 8014292:	230c      	movs	r3, #12
 8014294:	f8ca 3000 	str.w	r3, [sl]
 8014298:	89a3      	ldrh	r3, [r4, #12]
 801429a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801429e:	81a3      	strh	r3, [r4, #12]
 80142a0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80142a4:	e7e9      	b.n	801427a <__ssputs_r+0x8a>
	...

080142a8 <_svfiprintf_r>:
 80142a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80142ac:	4698      	mov	r8, r3
 80142ae:	898b      	ldrh	r3, [r1, #12]
 80142b0:	061b      	lsls	r3, r3, #24
 80142b2:	b09d      	sub	sp, #116	@ 0x74
 80142b4:	4607      	mov	r7, r0
 80142b6:	460d      	mov	r5, r1
 80142b8:	4614      	mov	r4, r2
 80142ba:	d510      	bpl.n	80142de <_svfiprintf_r+0x36>
 80142bc:	690b      	ldr	r3, [r1, #16]
 80142be:	b973      	cbnz	r3, 80142de <_svfiprintf_r+0x36>
 80142c0:	2140      	movs	r1, #64	@ 0x40
 80142c2:	f7ff fad5 	bl	8013870 <_malloc_r>
 80142c6:	6028      	str	r0, [r5, #0]
 80142c8:	6128      	str	r0, [r5, #16]
 80142ca:	b930      	cbnz	r0, 80142da <_svfiprintf_r+0x32>
 80142cc:	230c      	movs	r3, #12
 80142ce:	603b      	str	r3, [r7, #0]
 80142d0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80142d4:	b01d      	add	sp, #116	@ 0x74
 80142d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80142da:	2340      	movs	r3, #64	@ 0x40
 80142dc:	616b      	str	r3, [r5, #20]
 80142de:	2300      	movs	r3, #0
 80142e0:	9309      	str	r3, [sp, #36]	@ 0x24
 80142e2:	2320      	movs	r3, #32
 80142e4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80142e8:	f8cd 800c 	str.w	r8, [sp, #12]
 80142ec:	2330      	movs	r3, #48	@ 0x30
 80142ee:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 801448c <_svfiprintf_r+0x1e4>
 80142f2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80142f6:	f04f 0901 	mov.w	r9, #1
 80142fa:	4623      	mov	r3, r4
 80142fc:	469a      	mov	sl, r3
 80142fe:	f813 2b01 	ldrb.w	r2, [r3], #1
 8014302:	b10a      	cbz	r2, 8014308 <_svfiprintf_r+0x60>
 8014304:	2a25      	cmp	r2, #37	@ 0x25
 8014306:	d1f9      	bne.n	80142fc <_svfiprintf_r+0x54>
 8014308:	ebba 0b04 	subs.w	fp, sl, r4
 801430c:	d00b      	beq.n	8014326 <_svfiprintf_r+0x7e>
 801430e:	465b      	mov	r3, fp
 8014310:	4622      	mov	r2, r4
 8014312:	4629      	mov	r1, r5
 8014314:	4638      	mov	r0, r7
 8014316:	f7ff ff6b 	bl	80141f0 <__ssputs_r>
 801431a:	3001      	adds	r0, #1
 801431c:	f000 80a7 	beq.w	801446e <_svfiprintf_r+0x1c6>
 8014320:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8014322:	445a      	add	r2, fp
 8014324:	9209      	str	r2, [sp, #36]	@ 0x24
 8014326:	f89a 3000 	ldrb.w	r3, [sl]
 801432a:	2b00      	cmp	r3, #0
 801432c:	f000 809f 	beq.w	801446e <_svfiprintf_r+0x1c6>
 8014330:	2300      	movs	r3, #0
 8014332:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8014336:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801433a:	f10a 0a01 	add.w	sl, sl, #1
 801433e:	9304      	str	r3, [sp, #16]
 8014340:	9307      	str	r3, [sp, #28]
 8014342:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8014346:	931a      	str	r3, [sp, #104]	@ 0x68
 8014348:	4654      	mov	r4, sl
 801434a:	2205      	movs	r2, #5
 801434c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014350:	484e      	ldr	r0, [pc, #312]	@ (801448c <_svfiprintf_r+0x1e4>)
 8014352:	f7eb ff55 	bl	8000200 <memchr>
 8014356:	9a04      	ldr	r2, [sp, #16]
 8014358:	b9d8      	cbnz	r0, 8014392 <_svfiprintf_r+0xea>
 801435a:	06d0      	lsls	r0, r2, #27
 801435c:	bf44      	itt	mi
 801435e:	2320      	movmi	r3, #32
 8014360:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8014364:	0711      	lsls	r1, r2, #28
 8014366:	bf44      	itt	mi
 8014368:	232b      	movmi	r3, #43	@ 0x2b
 801436a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801436e:	f89a 3000 	ldrb.w	r3, [sl]
 8014372:	2b2a      	cmp	r3, #42	@ 0x2a
 8014374:	d015      	beq.n	80143a2 <_svfiprintf_r+0xfa>
 8014376:	9a07      	ldr	r2, [sp, #28]
 8014378:	4654      	mov	r4, sl
 801437a:	2000      	movs	r0, #0
 801437c:	f04f 0c0a 	mov.w	ip, #10
 8014380:	4621      	mov	r1, r4
 8014382:	f811 3b01 	ldrb.w	r3, [r1], #1
 8014386:	3b30      	subs	r3, #48	@ 0x30
 8014388:	2b09      	cmp	r3, #9
 801438a:	d94b      	bls.n	8014424 <_svfiprintf_r+0x17c>
 801438c:	b1b0      	cbz	r0, 80143bc <_svfiprintf_r+0x114>
 801438e:	9207      	str	r2, [sp, #28]
 8014390:	e014      	b.n	80143bc <_svfiprintf_r+0x114>
 8014392:	eba0 0308 	sub.w	r3, r0, r8
 8014396:	fa09 f303 	lsl.w	r3, r9, r3
 801439a:	4313      	orrs	r3, r2
 801439c:	9304      	str	r3, [sp, #16]
 801439e:	46a2      	mov	sl, r4
 80143a0:	e7d2      	b.n	8014348 <_svfiprintf_r+0xa0>
 80143a2:	9b03      	ldr	r3, [sp, #12]
 80143a4:	1d19      	adds	r1, r3, #4
 80143a6:	681b      	ldr	r3, [r3, #0]
 80143a8:	9103      	str	r1, [sp, #12]
 80143aa:	2b00      	cmp	r3, #0
 80143ac:	bfbb      	ittet	lt
 80143ae:	425b      	neglt	r3, r3
 80143b0:	f042 0202 	orrlt.w	r2, r2, #2
 80143b4:	9307      	strge	r3, [sp, #28]
 80143b6:	9307      	strlt	r3, [sp, #28]
 80143b8:	bfb8      	it	lt
 80143ba:	9204      	strlt	r2, [sp, #16]
 80143bc:	7823      	ldrb	r3, [r4, #0]
 80143be:	2b2e      	cmp	r3, #46	@ 0x2e
 80143c0:	d10a      	bne.n	80143d8 <_svfiprintf_r+0x130>
 80143c2:	7863      	ldrb	r3, [r4, #1]
 80143c4:	2b2a      	cmp	r3, #42	@ 0x2a
 80143c6:	d132      	bne.n	801442e <_svfiprintf_r+0x186>
 80143c8:	9b03      	ldr	r3, [sp, #12]
 80143ca:	1d1a      	adds	r2, r3, #4
 80143cc:	681b      	ldr	r3, [r3, #0]
 80143ce:	9203      	str	r2, [sp, #12]
 80143d0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80143d4:	3402      	adds	r4, #2
 80143d6:	9305      	str	r3, [sp, #20]
 80143d8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 801449c <_svfiprintf_r+0x1f4>
 80143dc:	7821      	ldrb	r1, [r4, #0]
 80143de:	2203      	movs	r2, #3
 80143e0:	4650      	mov	r0, sl
 80143e2:	f7eb ff0d 	bl	8000200 <memchr>
 80143e6:	b138      	cbz	r0, 80143f8 <_svfiprintf_r+0x150>
 80143e8:	9b04      	ldr	r3, [sp, #16]
 80143ea:	eba0 000a 	sub.w	r0, r0, sl
 80143ee:	2240      	movs	r2, #64	@ 0x40
 80143f0:	4082      	lsls	r2, r0
 80143f2:	4313      	orrs	r3, r2
 80143f4:	3401      	adds	r4, #1
 80143f6:	9304      	str	r3, [sp, #16]
 80143f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80143fc:	4824      	ldr	r0, [pc, #144]	@ (8014490 <_svfiprintf_r+0x1e8>)
 80143fe:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8014402:	2206      	movs	r2, #6
 8014404:	f7eb fefc 	bl	8000200 <memchr>
 8014408:	2800      	cmp	r0, #0
 801440a:	d036      	beq.n	801447a <_svfiprintf_r+0x1d2>
 801440c:	4b21      	ldr	r3, [pc, #132]	@ (8014494 <_svfiprintf_r+0x1ec>)
 801440e:	bb1b      	cbnz	r3, 8014458 <_svfiprintf_r+0x1b0>
 8014410:	9b03      	ldr	r3, [sp, #12]
 8014412:	3307      	adds	r3, #7
 8014414:	f023 0307 	bic.w	r3, r3, #7
 8014418:	3308      	adds	r3, #8
 801441a:	9303      	str	r3, [sp, #12]
 801441c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801441e:	4433      	add	r3, r6
 8014420:	9309      	str	r3, [sp, #36]	@ 0x24
 8014422:	e76a      	b.n	80142fa <_svfiprintf_r+0x52>
 8014424:	fb0c 3202 	mla	r2, ip, r2, r3
 8014428:	460c      	mov	r4, r1
 801442a:	2001      	movs	r0, #1
 801442c:	e7a8      	b.n	8014380 <_svfiprintf_r+0xd8>
 801442e:	2300      	movs	r3, #0
 8014430:	3401      	adds	r4, #1
 8014432:	9305      	str	r3, [sp, #20]
 8014434:	4619      	mov	r1, r3
 8014436:	f04f 0c0a 	mov.w	ip, #10
 801443a:	4620      	mov	r0, r4
 801443c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8014440:	3a30      	subs	r2, #48	@ 0x30
 8014442:	2a09      	cmp	r2, #9
 8014444:	d903      	bls.n	801444e <_svfiprintf_r+0x1a6>
 8014446:	2b00      	cmp	r3, #0
 8014448:	d0c6      	beq.n	80143d8 <_svfiprintf_r+0x130>
 801444a:	9105      	str	r1, [sp, #20]
 801444c:	e7c4      	b.n	80143d8 <_svfiprintf_r+0x130>
 801444e:	fb0c 2101 	mla	r1, ip, r1, r2
 8014452:	4604      	mov	r4, r0
 8014454:	2301      	movs	r3, #1
 8014456:	e7f0      	b.n	801443a <_svfiprintf_r+0x192>
 8014458:	ab03      	add	r3, sp, #12
 801445a:	9300      	str	r3, [sp, #0]
 801445c:	462a      	mov	r2, r5
 801445e:	4b0e      	ldr	r3, [pc, #56]	@ (8014498 <_svfiprintf_r+0x1f0>)
 8014460:	a904      	add	r1, sp, #16
 8014462:	4638      	mov	r0, r7
 8014464:	f3af 8000 	nop.w
 8014468:	1c42      	adds	r2, r0, #1
 801446a:	4606      	mov	r6, r0
 801446c:	d1d6      	bne.n	801441c <_svfiprintf_r+0x174>
 801446e:	89ab      	ldrh	r3, [r5, #12]
 8014470:	065b      	lsls	r3, r3, #25
 8014472:	f53f af2d 	bmi.w	80142d0 <_svfiprintf_r+0x28>
 8014476:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8014478:	e72c      	b.n	80142d4 <_svfiprintf_r+0x2c>
 801447a:	ab03      	add	r3, sp, #12
 801447c:	9300      	str	r3, [sp, #0]
 801447e:	462a      	mov	r2, r5
 8014480:	4b05      	ldr	r3, [pc, #20]	@ (8014498 <_svfiprintf_r+0x1f0>)
 8014482:	a904      	add	r1, sp, #16
 8014484:	4638      	mov	r0, r7
 8014486:	f000 f9bb 	bl	8014800 <_printf_i>
 801448a:	e7ed      	b.n	8014468 <_svfiprintf_r+0x1c0>
 801448c:	08015d0f 	.word	0x08015d0f
 8014490:	08015d19 	.word	0x08015d19
 8014494:	00000000 	.word	0x00000000
 8014498:	080141f1 	.word	0x080141f1
 801449c:	08015d15 	.word	0x08015d15

080144a0 <__sfputc_r>:
 80144a0:	6893      	ldr	r3, [r2, #8]
 80144a2:	3b01      	subs	r3, #1
 80144a4:	2b00      	cmp	r3, #0
 80144a6:	b410      	push	{r4}
 80144a8:	6093      	str	r3, [r2, #8]
 80144aa:	da08      	bge.n	80144be <__sfputc_r+0x1e>
 80144ac:	6994      	ldr	r4, [r2, #24]
 80144ae:	42a3      	cmp	r3, r4
 80144b0:	db01      	blt.n	80144b6 <__sfputc_r+0x16>
 80144b2:	290a      	cmp	r1, #10
 80144b4:	d103      	bne.n	80144be <__sfputc_r+0x1e>
 80144b6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80144ba:	f000 bb7d 	b.w	8014bb8 <__swbuf_r>
 80144be:	6813      	ldr	r3, [r2, #0]
 80144c0:	1c58      	adds	r0, r3, #1
 80144c2:	6010      	str	r0, [r2, #0]
 80144c4:	7019      	strb	r1, [r3, #0]
 80144c6:	4608      	mov	r0, r1
 80144c8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80144cc:	4770      	bx	lr

080144ce <__sfputs_r>:
 80144ce:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80144d0:	4606      	mov	r6, r0
 80144d2:	460f      	mov	r7, r1
 80144d4:	4614      	mov	r4, r2
 80144d6:	18d5      	adds	r5, r2, r3
 80144d8:	42ac      	cmp	r4, r5
 80144da:	d101      	bne.n	80144e0 <__sfputs_r+0x12>
 80144dc:	2000      	movs	r0, #0
 80144de:	e007      	b.n	80144f0 <__sfputs_r+0x22>
 80144e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80144e4:	463a      	mov	r2, r7
 80144e6:	4630      	mov	r0, r6
 80144e8:	f7ff ffda 	bl	80144a0 <__sfputc_r>
 80144ec:	1c43      	adds	r3, r0, #1
 80144ee:	d1f3      	bne.n	80144d8 <__sfputs_r+0xa>
 80144f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080144f4 <_vfiprintf_r>:
 80144f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80144f8:	460d      	mov	r5, r1
 80144fa:	b09d      	sub	sp, #116	@ 0x74
 80144fc:	4614      	mov	r4, r2
 80144fe:	4698      	mov	r8, r3
 8014500:	4606      	mov	r6, r0
 8014502:	b118      	cbz	r0, 801450c <_vfiprintf_r+0x18>
 8014504:	6a03      	ldr	r3, [r0, #32]
 8014506:	b90b      	cbnz	r3, 801450c <_vfiprintf_r+0x18>
 8014508:	f7ff fbe4 	bl	8013cd4 <__sinit>
 801450c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801450e:	07d9      	lsls	r1, r3, #31
 8014510:	d405      	bmi.n	801451e <_vfiprintf_r+0x2a>
 8014512:	89ab      	ldrh	r3, [r5, #12]
 8014514:	059a      	lsls	r2, r3, #22
 8014516:	d402      	bmi.n	801451e <_vfiprintf_r+0x2a>
 8014518:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801451a:	f7ff fdd4 	bl	80140c6 <__retarget_lock_acquire_recursive>
 801451e:	89ab      	ldrh	r3, [r5, #12]
 8014520:	071b      	lsls	r3, r3, #28
 8014522:	d501      	bpl.n	8014528 <_vfiprintf_r+0x34>
 8014524:	692b      	ldr	r3, [r5, #16]
 8014526:	b99b      	cbnz	r3, 8014550 <_vfiprintf_r+0x5c>
 8014528:	4629      	mov	r1, r5
 801452a:	4630      	mov	r0, r6
 801452c:	f000 fb82 	bl	8014c34 <__swsetup_r>
 8014530:	b170      	cbz	r0, 8014550 <_vfiprintf_r+0x5c>
 8014532:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8014534:	07dc      	lsls	r4, r3, #31
 8014536:	d504      	bpl.n	8014542 <_vfiprintf_r+0x4e>
 8014538:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801453c:	b01d      	add	sp, #116	@ 0x74
 801453e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014542:	89ab      	ldrh	r3, [r5, #12]
 8014544:	0598      	lsls	r0, r3, #22
 8014546:	d4f7      	bmi.n	8014538 <_vfiprintf_r+0x44>
 8014548:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801454a:	f7ff fdbd 	bl	80140c8 <__retarget_lock_release_recursive>
 801454e:	e7f3      	b.n	8014538 <_vfiprintf_r+0x44>
 8014550:	2300      	movs	r3, #0
 8014552:	9309      	str	r3, [sp, #36]	@ 0x24
 8014554:	2320      	movs	r3, #32
 8014556:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801455a:	f8cd 800c 	str.w	r8, [sp, #12]
 801455e:	2330      	movs	r3, #48	@ 0x30
 8014560:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8014710 <_vfiprintf_r+0x21c>
 8014564:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8014568:	f04f 0901 	mov.w	r9, #1
 801456c:	4623      	mov	r3, r4
 801456e:	469a      	mov	sl, r3
 8014570:	f813 2b01 	ldrb.w	r2, [r3], #1
 8014574:	b10a      	cbz	r2, 801457a <_vfiprintf_r+0x86>
 8014576:	2a25      	cmp	r2, #37	@ 0x25
 8014578:	d1f9      	bne.n	801456e <_vfiprintf_r+0x7a>
 801457a:	ebba 0b04 	subs.w	fp, sl, r4
 801457e:	d00b      	beq.n	8014598 <_vfiprintf_r+0xa4>
 8014580:	465b      	mov	r3, fp
 8014582:	4622      	mov	r2, r4
 8014584:	4629      	mov	r1, r5
 8014586:	4630      	mov	r0, r6
 8014588:	f7ff ffa1 	bl	80144ce <__sfputs_r>
 801458c:	3001      	adds	r0, #1
 801458e:	f000 80a7 	beq.w	80146e0 <_vfiprintf_r+0x1ec>
 8014592:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8014594:	445a      	add	r2, fp
 8014596:	9209      	str	r2, [sp, #36]	@ 0x24
 8014598:	f89a 3000 	ldrb.w	r3, [sl]
 801459c:	2b00      	cmp	r3, #0
 801459e:	f000 809f 	beq.w	80146e0 <_vfiprintf_r+0x1ec>
 80145a2:	2300      	movs	r3, #0
 80145a4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80145a8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80145ac:	f10a 0a01 	add.w	sl, sl, #1
 80145b0:	9304      	str	r3, [sp, #16]
 80145b2:	9307      	str	r3, [sp, #28]
 80145b4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80145b8:	931a      	str	r3, [sp, #104]	@ 0x68
 80145ba:	4654      	mov	r4, sl
 80145bc:	2205      	movs	r2, #5
 80145be:	f814 1b01 	ldrb.w	r1, [r4], #1
 80145c2:	4853      	ldr	r0, [pc, #332]	@ (8014710 <_vfiprintf_r+0x21c>)
 80145c4:	f7eb fe1c 	bl	8000200 <memchr>
 80145c8:	9a04      	ldr	r2, [sp, #16]
 80145ca:	b9d8      	cbnz	r0, 8014604 <_vfiprintf_r+0x110>
 80145cc:	06d1      	lsls	r1, r2, #27
 80145ce:	bf44      	itt	mi
 80145d0:	2320      	movmi	r3, #32
 80145d2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80145d6:	0713      	lsls	r3, r2, #28
 80145d8:	bf44      	itt	mi
 80145da:	232b      	movmi	r3, #43	@ 0x2b
 80145dc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80145e0:	f89a 3000 	ldrb.w	r3, [sl]
 80145e4:	2b2a      	cmp	r3, #42	@ 0x2a
 80145e6:	d015      	beq.n	8014614 <_vfiprintf_r+0x120>
 80145e8:	9a07      	ldr	r2, [sp, #28]
 80145ea:	4654      	mov	r4, sl
 80145ec:	2000      	movs	r0, #0
 80145ee:	f04f 0c0a 	mov.w	ip, #10
 80145f2:	4621      	mov	r1, r4
 80145f4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80145f8:	3b30      	subs	r3, #48	@ 0x30
 80145fa:	2b09      	cmp	r3, #9
 80145fc:	d94b      	bls.n	8014696 <_vfiprintf_r+0x1a2>
 80145fe:	b1b0      	cbz	r0, 801462e <_vfiprintf_r+0x13a>
 8014600:	9207      	str	r2, [sp, #28]
 8014602:	e014      	b.n	801462e <_vfiprintf_r+0x13a>
 8014604:	eba0 0308 	sub.w	r3, r0, r8
 8014608:	fa09 f303 	lsl.w	r3, r9, r3
 801460c:	4313      	orrs	r3, r2
 801460e:	9304      	str	r3, [sp, #16]
 8014610:	46a2      	mov	sl, r4
 8014612:	e7d2      	b.n	80145ba <_vfiprintf_r+0xc6>
 8014614:	9b03      	ldr	r3, [sp, #12]
 8014616:	1d19      	adds	r1, r3, #4
 8014618:	681b      	ldr	r3, [r3, #0]
 801461a:	9103      	str	r1, [sp, #12]
 801461c:	2b00      	cmp	r3, #0
 801461e:	bfbb      	ittet	lt
 8014620:	425b      	neglt	r3, r3
 8014622:	f042 0202 	orrlt.w	r2, r2, #2
 8014626:	9307      	strge	r3, [sp, #28]
 8014628:	9307      	strlt	r3, [sp, #28]
 801462a:	bfb8      	it	lt
 801462c:	9204      	strlt	r2, [sp, #16]
 801462e:	7823      	ldrb	r3, [r4, #0]
 8014630:	2b2e      	cmp	r3, #46	@ 0x2e
 8014632:	d10a      	bne.n	801464a <_vfiprintf_r+0x156>
 8014634:	7863      	ldrb	r3, [r4, #1]
 8014636:	2b2a      	cmp	r3, #42	@ 0x2a
 8014638:	d132      	bne.n	80146a0 <_vfiprintf_r+0x1ac>
 801463a:	9b03      	ldr	r3, [sp, #12]
 801463c:	1d1a      	adds	r2, r3, #4
 801463e:	681b      	ldr	r3, [r3, #0]
 8014640:	9203      	str	r2, [sp, #12]
 8014642:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8014646:	3402      	adds	r4, #2
 8014648:	9305      	str	r3, [sp, #20]
 801464a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8014720 <_vfiprintf_r+0x22c>
 801464e:	7821      	ldrb	r1, [r4, #0]
 8014650:	2203      	movs	r2, #3
 8014652:	4650      	mov	r0, sl
 8014654:	f7eb fdd4 	bl	8000200 <memchr>
 8014658:	b138      	cbz	r0, 801466a <_vfiprintf_r+0x176>
 801465a:	9b04      	ldr	r3, [sp, #16]
 801465c:	eba0 000a 	sub.w	r0, r0, sl
 8014660:	2240      	movs	r2, #64	@ 0x40
 8014662:	4082      	lsls	r2, r0
 8014664:	4313      	orrs	r3, r2
 8014666:	3401      	adds	r4, #1
 8014668:	9304      	str	r3, [sp, #16]
 801466a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801466e:	4829      	ldr	r0, [pc, #164]	@ (8014714 <_vfiprintf_r+0x220>)
 8014670:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8014674:	2206      	movs	r2, #6
 8014676:	f7eb fdc3 	bl	8000200 <memchr>
 801467a:	2800      	cmp	r0, #0
 801467c:	d03f      	beq.n	80146fe <_vfiprintf_r+0x20a>
 801467e:	4b26      	ldr	r3, [pc, #152]	@ (8014718 <_vfiprintf_r+0x224>)
 8014680:	bb1b      	cbnz	r3, 80146ca <_vfiprintf_r+0x1d6>
 8014682:	9b03      	ldr	r3, [sp, #12]
 8014684:	3307      	adds	r3, #7
 8014686:	f023 0307 	bic.w	r3, r3, #7
 801468a:	3308      	adds	r3, #8
 801468c:	9303      	str	r3, [sp, #12]
 801468e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014690:	443b      	add	r3, r7
 8014692:	9309      	str	r3, [sp, #36]	@ 0x24
 8014694:	e76a      	b.n	801456c <_vfiprintf_r+0x78>
 8014696:	fb0c 3202 	mla	r2, ip, r2, r3
 801469a:	460c      	mov	r4, r1
 801469c:	2001      	movs	r0, #1
 801469e:	e7a8      	b.n	80145f2 <_vfiprintf_r+0xfe>
 80146a0:	2300      	movs	r3, #0
 80146a2:	3401      	adds	r4, #1
 80146a4:	9305      	str	r3, [sp, #20]
 80146a6:	4619      	mov	r1, r3
 80146a8:	f04f 0c0a 	mov.w	ip, #10
 80146ac:	4620      	mov	r0, r4
 80146ae:	f810 2b01 	ldrb.w	r2, [r0], #1
 80146b2:	3a30      	subs	r2, #48	@ 0x30
 80146b4:	2a09      	cmp	r2, #9
 80146b6:	d903      	bls.n	80146c0 <_vfiprintf_r+0x1cc>
 80146b8:	2b00      	cmp	r3, #0
 80146ba:	d0c6      	beq.n	801464a <_vfiprintf_r+0x156>
 80146bc:	9105      	str	r1, [sp, #20]
 80146be:	e7c4      	b.n	801464a <_vfiprintf_r+0x156>
 80146c0:	fb0c 2101 	mla	r1, ip, r1, r2
 80146c4:	4604      	mov	r4, r0
 80146c6:	2301      	movs	r3, #1
 80146c8:	e7f0      	b.n	80146ac <_vfiprintf_r+0x1b8>
 80146ca:	ab03      	add	r3, sp, #12
 80146cc:	9300      	str	r3, [sp, #0]
 80146ce:	462a      	mov	r2, r5
 80146d0:	4b12      	ldr	r3, [pc, #72]	@ (801471c <_vfiprintf_r+0x228>)
 80146d2:	a904      	add	r1, sp, #16
 80146d4:	4630      	mov	r0, r6
 80146d6:	f3af 8000 	nop.w
 80146da:	4607      	mov	r7, r0
 80146dc:	1c78      	adds	r0, r7, #1
 80146de:	d1d6      	bne.n	801468e <_vfiprintf_r+0x19a>
 80146e0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80146e2:	07d9      	lsls	r1, r3, #31
 80146e4:	d405      	bmi.n	80146f2 <_vfiprintf_r+0x1fe>
 80146e6:	89ab      	ldrh	r3, [r5, #12]
 80146e8:	059a      	lsls	r2, r3, #22
 80146ea:	d402      	bmi.n	80146f2 <_vfiprintf_r+0x1fe>
 80146ec:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80146ee:	f7ff fceb 	bl	80140c8 <__retarget_lock_release_recursive>
 80146f2:	89ab      	ldrh	r3, [r5, #12]
 80146f4:	065b      	lsls	r3, r3, #25
 80146f6:	f53f af1f 	bmi.w	8014538 <_vfiprintf_r+0x44>
 80146fa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80146fc:	e71e      	b.n	801453c <_vfiprintf_r+0x48>
 80146fe:	ab03      	add	r3, sp, #12
 8014700:	9300      	str	r3, [sp, #0]
 8014702:	462a      	mov	r2, r5
 8014704:	4b05      	ldr	r3, [pc, #20]	@ (801471c <_vfiprintf_r+0x228>)
 8014706:	a904      	add	r1, sp, #16
 8014708:	4630      	mov	r0, r6
 801470a:	f000 f879 	bl	8014800 <_printf_i>
 801470e:	e7e4      	b.n	80146da <_vfiprintf_r+0x1e6>
 8014710:	08015d0f 	.word	0x08015d0f
 8014714:	08015d19 	.word	0x08015d19
 8014718:	00000000 	.word	0x00000000
 801471c:	080144cf 	.word	0x080144cf
 8014720:	08015d15 	.word	0x08015d15

08014724 <_printf_common>:
 8014724:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014728:	4616      	mov	r6, r2
 801472a:	4698      	mov	r8, r3
 801472c:	688a      	ldr	r2, [r1, #8]
 801472e:	690b      	ldr	r3, [r1, #16]
 8014730:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8014734:	4293      	cmp	r3, r2
 8014736:	bfb8      	it	lt
 8014738:	4613      	movlt	r3, r2
 801473a:	6033      	str	r3, [r6, #0]
 801473c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8014740:	4607      	mov	r7, r0
 8014742:	460c      	mov	r4, r1
 8014744:	b10a      	cbz	r2, 801474a <_printf_common+0x26>
 8014746:	3301      	adds	r3, #1
 8014748:	6033      	str	r3, [r6, #0]
 801474a:	6823      	ldr	r3, [r4, #0]
 801474c:	0699      	lsls	r1, r3, #26
 801474e:	bf42      	ittt	mi
 8014750:	6833      	ldrmi	r3, [r6, #0]
 8014752:	3302      	addmi	r3, #2
 8014754:	6033      	strmi	r3, [r6, #0]
 8014756:	6825      	ldr	r5, [r4, #0]
 8014758:	f015 0506 	ands.w	r5, r5, #6
 801475c:	d106      	bne.n	801476c <_printf_common+0x48>
 801475e:	f104 0a19 	add.w	sl, r4, #25
 8014762:	68e3      	ldr	r3, [r4, #12]
 8014764:	6832      	ldr	r2, [r6, #0]
 8014766:	1a9b      	subs	r3, r3, r2
 8014768:	42ab      	cmp	r3, r5
 801476a:	dc26      	bgt.n	80147ba <_printf_common+0x96>
 801476c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8014770:	6822      	ldr	r2, [r4, #0]
 8014772:	3b00      	subs	r3, #0
 8014774:	bf18      	it	ne
 8014776:	2301      	movne	r3, #1
 8014778:	0692      	lsls	r2, r2, #26
 801477a:	d42b      	bmi.n	80147d4 <_printf_common+0xb0>
 801477c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8014780:	4641      	mov	r1, r8
 8014782:	4638      	mov	r0, r7
 8014784:	47c8      	blx	r9
 8014786:	3001      	adds	r0, #1
 8014788:	d01e      	beq.n	80147c8 <_printf_common+0xa4>
 801478a:	6823      	ldr	r3, [r4, #0]
 801478c:	6922      	ldr	r2, [r4, #16]
 801478e:	f003 0306 	and.w	r3, r3, #6
 8014792:	2b04      	cmp	r3, #4
 8014794:	bf02      	ittt	eq
 8014796:	68e5      	ldreq	r5, [r4, #12]
 8014798:	6833      	ldreq	r3, [r6, #0]
 801479a:	1aed      	subeq	r5, r5, r3
 801479c:	68a3      	ldr	r3, [r4, #8]
 801479e:	bf0c      	ite	eq
 80147a0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80147a4:	2500      	movne	r5, #0
 80147a6:	4293      	cmp	r3, r2
 80147a8:	bfc4      	itt	gt
 80147aa:	1a9b      	subgt	r3, r3, r2
 80147ac:	18ed      	addgt	r5, r5, r3
 80147ae:	2600      	movs	r6, #0
 80147b0:	341a      	adds	r4, #26
 80147b2:	42b5      	cmp	r5, r6
 80147b4:	d11a      	bne.n	80147ec <_printf_common+0xc8>
 80147b6:	2000      	movs	r0, #0
 80147b8:	e008      	b.n	80147cc <_printf_common+0xa8>
 80147ba:	2301      	movs	r3, #1
 80147bc:	4652      	mov	r2, sl
 80147be:	4641      	mov	r1, r8
 80147c0:	4638      	mov	r0, r7
 80147c2:	47c8      	blx	r9
 80147c4:	3001      	adds	r0, #1
 80147c6:	d103      	bne.n	80147d0 <_printf_common+0xac>
 80147c8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80147cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80147d0:	3501      	adds	r5, #1
 80147d2:	e7c6      	b.n	8014762 <_printf_common+0x3e>
 80147d4:	18e1      	adds	r1, r4, r3
 80147d6:	1c5a      	adds	r2, r3, #1
 80147d8:	2030      	movs	r0, #48	@ 0x30
 80147da:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80147de:	4422      	add	r2, r4
 80147e0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80147e4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80147e8:	3302      	adds	r3, #2
 80147ea:	e7c7      	b.n	801477c <_printf_common+0x58>
 80147ec:	2301      	movs	r3, #1
 80147ee:	4622      	mov	r2, r4
 80147f0:	4641      	mov	r1, r8
 80147f2:	4638      	mov	r0, r7
 80147f4:	47c8      	blx	r9
 80147f6:	3001      	adds	r0, #1
 80147f8:	d0e6      	beq.n	80147c8 <_printf_common+0xa4>
 80147fa:	3601      	adds	r6, #1
 80147fc:	e7d9      	b.n	80147b2 <_printf_common+0x8e>
	...

08014800 <_printf_i>:
 8014800:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8014804:	7e0f      	ldrb	r7, [r1, #24]
 8014806:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8014808:	2f78      	cmp	r7, #120	@ 0x78
 801480a:	4691      	mov	r9, r2
 801480c:	4680      	mov	r8, r0
 801480e:	460c      	mov	r4, r1
 8014810:	469a      	mov	sl, r3
 8014812:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8014816:	d807      	bhi.n	8014828 <_printf_i+0x28>
 8014818:	2f62      	cmp	r7, #98	@ 0x62
 801481a:	d80a      	bhi.n	8014832 <_printf_i+0x32>
 801481c:	2f00      	cmp	r7, #0
 801481e:	f000 80d1 	beq.w	80149c4 <_printf_i+0x1c4>
 8014822:	2f58      	cmp	r7, #88	@ 0x58
 8014824:	f000 80b8 	beq.w	8014998 <_printf_i+0x198>
 8014828:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801482c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8014830:	e03a      	b.n	80148a8 <_printf_i+0xa8>
 8014832:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8014836:	2b15      	cmp	r3, #21
 8014838:	d8f6      	bhi.n	8014828 <_printf_i+0x28>
 801483a:	a101      	add	r1, pc, #4	@ (adr r1, 8014840 <_printf_i+0x40>)
 801483c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8014840:	08014899 	.word	0x08014899
 8014844:	080148ad 	.word	0x080148ad
 8014848:	08014829 	.word	0x08014829
 801484c:	08014829 	.word	0x08014829
 8014850:	08014829 	.word	0x08014829
 8014854:	08014829 	.word	0x08014829
 8014858:	080148ad 	.word	0x080148ad
 801485c:	08014829 	.word	0x08014829
 8014860:	08014829 	.word	0x08014829
 8014864:	08014829 	.word	0x08014829
 8014868:	08014829 	.word	0x08014829
 801486c:	080149ab 	.word	0x080149ab
 8014870:	080148d7 	.word	0x080148d7
 8014874:	08014965 	.word	0x08014965
 8014878:	08014829 	.word	0x08014829
 801487c:	08014829 	.word	0x08014829
 8014880:	080149cd 	.word	0x080149cd
 8014884:	08014829 	.word	0x08014829
 8014888:	080148d7 	.word	0x080148d7
 801488c:	08014829 	.word	0x08014829
 8014890:	08014829 	.word	0x08014829
 8014894:	0801496d 	.word	0x0801496d
 8014898:	6833      	ldr	r3, [r6, #0]
 801489a:	1d1a      	adds	r2, r3, #4
 801489c:	681b      	ldr	r3, [r3, #0]
 801489e:	6032      	str	r2, [r6, #0]
 80148a0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80148a4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80148a8:	2301      	movs	r3, #1
 80148aa:	e09c      	b.n	80149e6 <_printf_i+0x1e6>
 80148ac:	6833      	ldr	r3, [r6, #0]
 80148ae:	6820      	ldr	r0, [r4, #0]
 80148b0:	1d19      	adds	r1, r3, #4
 80148b2:	6031      	str	r1, [r6, #0]
 80148b4:	0606      	lsls	r6, r0, #24
 80148b6:	d501      	bpl.n	80148bc <_printf_i+0xbc>
 80148b8:	681d      	ldr	r5, [r3, #0]
 80148ba:	e003      	b.n	80148c4 <_printf_i+0xc4>
 80148bc:	0645      	lsls	r5, r0, #25
 80148be:	d5fb      	bpl.n	80148b8 <_printf_i+0xb8>
 80148c0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80148c4:	2d00      	cmp	r5, #0
 80148c6:	da03      	bge.n	80148d0 <_printf_i+0xd0>
 80148c8:	232d      	movs	r3, #45	@ 0x2d
 80148ca:	426d      	negs	r5, r5
 80148cc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80148d0:	4858      	ldr	r0, [pc, #352]	@ (8014a34 <_printf_i+0x234>)
 80148d2:	230a      	movs	r3, #10
 80148d4:	e011      	b.n	80148fa <_printf_i+0xfa>
 80148d6:	6821      	ldr	r1, [r4, #0]
 80148d8:	6833      	ldr	r3, [r6, #0]
 80148da:	0608      	lsls	r0, r1, #24
 80148dc:	f853 5b04 	ldr.w	r5, [r3], #4
 80148e0:	d402      	bmi.n	80148e8 <_printf_i+0xe8>
 80148e2:	0649      	lsls	r1, r1, #25
 80148e4:	bf48      	it	mi
 80148e6:	b2ad      	uxthmi	r5, r5
 80148e8:	2f6f      	cmp	r7, #111	@ 0x6f
 80148ea:	4852      	ldr	r0, [pc, #328]	@ (8014a34 <_printf_i+0x234>)
 80148ec:	6033      	str	r3, [r6, #0]
 80148ee:	bf14      	ite	ne
 80148f0:	230a      	movne	r3, #10
 80148f2:	2308      	moveq	r3, #8
 80148f4:	2100      	movs	r1, #0
 80148f6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80148fa:	6866      	ldr	r6, [r4, #4]
 80148fc:	60a6      	str	r6, [r4, #8]
 80148fe:	2e00      	cmp	r6, #0
 8014900:	db05      	blt.n	801490e <_printf_i+0x10e>
 8014902:	6821      	ldr	r1, [r4, #0]
 8014904:	432e      	orrs	r6, r5
 8014906:	f021 0104 	bic.w	r1, r1, #4
 801490a:	6021      	str	r1, [r4, #0]
 801490c:	d04b      	beq.n	80149a6 <_printf_i+0x1a6>
 801490e:	4616      	mov	r6, r2
 8014910:	fbb5 f1f3 	udiv	r1, r5, r3
 8014914:	fb03 5711 	mls	r7, r3, r1, r5
 8014918:	5dc7      	ldrb	r7, [r0, r7]
 801491a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801491e:	462f      	mov	r7, r5
 8014920:	42bb      	cmp	r3, r7
 8014922:	460d      	mov	r5, r1
 8014924:	d9f4      	bls.n	8014910 <_printf_i+0x110>
 8014926:	2b08      	cmp	r3, #8
 8014928:	d10b      	bne.n	8014942 <_printf_i+0x142>
 801492a:	6823      	ldr	r3, [r4, #0]
 801492c:	07df      	lsls	r7, r3, #31
 801492e:	d508      	bpl.n	8014942 <_printf_i+0x142>
 8014930:	6923      	ldr	r3, [r4, #16]
 8014932:	6861      	ldr	r1, [r4, #4]
 8014934:	4299      	cmp	r1, r3
 8014936:	bfde      	ittt	le
 8014938:	2330      	movle	r3, #48	@ 0x30
 801493a:	f806 3c01 	strble.w	r3, [r6, #-1]
 801493e:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8014942:	1b92      	subs	r2, r2, r6
 8014944:	6122      	str	r2, [r4, #16]
 8014946:	f8cd a000 	str.w	sl, [sp]
 801494a:	464b      	mov	r3, r9
 801494c:	aa03      	add	r2, sp, #12
 801494e:	4621      	mov	r1, r4
 8014950:	4640      	mov	r0, r8
 8014952:	f7ff fee7 	bl	8014724 <_printf_common>
 8014956:	3001      	adds	r0, #1
 8014958:	d14a      	bne.n	80149f0 <_printf_i+0x1f0>
 801495a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801495e:	b004      	add	sp, #16
 8014960:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014964:	6823      	ldr	r3, [r4, #0]
 8014966:	f043 0320 	orr.w	r3, r3, #32
 801496a:	6023      	str	r3, [r4, #0]
 801496c:	4832      	ldr	r0, [pc, #200]	@ (8014a38 <_printf_i+0x238>)
 801496e:	2778      	movs	r7, #120	@ 0x78
 8014970:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8014974:	6823      	ldr	r3, [r4, #0]
 8014976:	6831      	ldr	r1, [r6, #0]
 8014978:	061f      	lsls	r7, r3, #24
 801497a:	f851 5b04 	ldr.w	r5, [r1], #4
 801497e:	d402      	bmi.n	8014986 <_printf_i+0x186>
 8014980:	065f      	lsls	r7, r3, #25
 8014982:	bf48      	it	mi
 8014984:	b2ad      	uxthmi	r5, r5
 8014986:	6031      	str	r1, [r6, #0]
 8014988:	07d9      	lsls	r1, r3, #31
 801498a:	bf44      	itt	mi
 801498c:	f043 0320 	orrmi.w	r3, r3, #32
 8014990:	6023      	strmi	r3, [r4, #0]
 8014992:	b11d      	cbz	r5, 801499c <_printf_i+0x19c>
 8014994:	2310      	movs	r3, #16
 8014996:	e7ad      	b.n	80148f4 <_printf_i+0xf4>
 8014998:	4826      	ldr	r0, [pc, #152]	@ (8014a34 <_printf_i+0x234>)
 801499a:	e7e9      	b.n	8014970 <_printf_i+0x170>
 801499c:	6823      	ldr	r3, [r4, #0]
 801499e:	f023 0320 	bic.w	r3, r3, #32
 80149a2:	6023      	str	r3, [r4, #0]
 80149a4:	e7f6      	b.n	8014994 <_printf_i+0x194>
 80149a6:	4616      	mov	r6, r2
 80149a8:	e7bd      	b.n	8014926 <_printf_i+0x126>
 80149aa:	6833      	ldr	r3, [r6, #0]
 80149ac:	6825      	ldr	r5, [r4, #0]
 80149ae:	6961      	ldr	r1, [r4, #20]
 80149b0:	1d18      	adds	r0, r3, #4
 80149b2:	6030      	str	r0, [r6, #0]
 80149b4:	062e      	lsls	r6, r5, #24
 80149b6:	681b      	ldr	r3, [r3, #0]
 80149b8:	d501      	bpl.n	80149be <_printf_i+0x1be>
 80149ba:	6019      	str	r1, [r3, #0]
 80149bc:	e002      	b.n	80149c4 <_printf_i+0x1c4>
 80149be:	0668      	lsls	r0, r5, #25
 80149c0:	d5fb      	bpl.n	80149ba <_printf_i+0x1ba>
 80149c2:	8019      	strh	r1, [r3, #0]
 80149c4:	2300      	movs	r3, #0
 80149c6:	6123      	str	r3, [r4, #16]
 80149c8:	4616      	mov	r6, r2
 80149ca:	e7bc      	b.n	8014946 <_printf_i+0x146>
 80149cc:	6833      	ldr	r3, [r6, #0]
 80149ce:	1d1a      	adds	r2, r3, #4
 80149d0:	6032      	str	r2, [r6, #0]
 80149d2:	681e      	ldr	r6, [r3, #0]
 80149d4:	6862      	ldr	r2, [r4, #4]
 80149d6:	2100      	movs	r1, #0
 80149d8:	4630      	mov	r0, r6
 80149da:	f7eb fc11 	bl	8000200 <memchr>
 80149de:	b108      	cbz	r0, 80149e4 <_printf_i+0x1e4>
 80149e0:	1b80      	subs	r0, r0, r6
 80149e2:	6060      	str	r0, [r4, #4]
 80149e4:	6863      	ldr	r3, [r4, #4]
 80149e6:	6123      	str	r3, [r4, #16]
 80149e8:	2300      	movs	r3, #0
 80149ea:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80149ee:	e7aa      	b.n	8014946 <_printf_i+0x146>
 80149f0:	6923      	ldr	r3, [r4, #16]
 80149f2:	4632      	mov	r2, r6
 80149f4:	4649      	mov	r1, r9
 80149f6:	4640      	mov	r0, r8
 80149f8:	47d0      	blx	sl
 80149fa:	3001      	adds	r0, #1
 80149fc:	d0ad      	beq.n	801495a <_printf_i+0x15a>
 80149fe:	6823      	ldr	r3, [r4, #0]
 8014a00:	079b      	lsls	r3, r3, #30
 8014a02:	d413      	bmi.n	8014a2c <_printf_i+0x22c>
 8014a04:	68e0      	ldr	r0, [r4, #12]
 8014a06:	9b03      	ldr	r3, [sp, #12]
 8014a08:	4298      	cmp	r0, r3
 8014a0a:	bfb8      	it	lt
 8014a0c:	4618      	movlt	r0, r3
 8014a0e:	e7a6      	b.n	801495e <_printf_i+0x15e>
 8014a10:	2301      	movs	r3, #1
 8014a12:	4632      	mov	r2, r6
 8014a14:	4649      	mov	r1, r9
 8014a16:	4640      	mov	r0, r8
 8014a18:	47d0      	blx	sl
 8014a1a:	3001      	adds	r0, #1
 8014a1c:	d09d      	beq.n	801495a <_printf_i+0x15a>
 8014a1e:	3501      	adds	r5, #1
 8014a20:	68e3      	ldr	r3, [r4, #12]
 8014a22:	9903      	ldr	r1, [sp, #12]
 8014a24:	1a5b      	subs	r3, r3, r1
 8014a26:	42ab      	cmp	r3, r5
 8014a28:	dcf2      	bgt.n	8014a10 <_printf_i+0x210>
 8014a2a:	e7eb      	b.n	8014a04 <_printf_i+0x204>
 8014a2c:	2500      	movs	r5, #0
 8014a2e:	f104 0619 	add.w	r6, r4, #25
 8014a32:	e7f5      	b.n	8014a20 <_printf_i+0x220>
 8014a34:	08015d20 	.word	0x08015d20
 8014a38:	08015d31 	.word	0x08015d31

08014a3c <__sflush_r>:
 8014a3c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8014a40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014a44:	0716      	lsls	r6, r2, #28
 8014a46:	4605      	mov	r5, r0
 8014a48:	460c      	mov	r4, r1
 8014a4a:	d454      	bmi.n	8014af6 <__sflush_r+0xba>
 8014a4c:	684b      	ldr	r3, [r1, #4]
 8014a4e:	2b00      	cmp	r3, #0
 8014a50:	dc02      	bgt.n	8014a58 <__sflush_r+0x1c>
 8014a52:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8014a54:	2b00      	cmp	r3, #0
 8014a56:	dd48      	ble.n	8014aea <__sflush_r+0xae>
 8014a58:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8014a5a:	2e00      	cmp	r6, #0
 8014a5c:	d045      	beq.n	8014aea <__sflush_r+0xae>
 8014a5e:	2300      	movs	r3, #0
 8014a60:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8014a64:	682f      	ldr	r7, [r5, #0]
 8014a66:	6a21      	ldr	r1, [r4, #32]
 8014a68:	602b      	str	r3, [r5, #0]
 8014a6a:	d030      	beq.n	8014ace <__sflush_r+0x92>
 8014a6c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8014a6e:	89a3      	ldrh	r3, [r4, #12]
 8014a70:	0759      	lsls	r1, r3, #29
 8014a72:	d505      	bpl.n	8014a80 <__sflush_r+0x44>
 8014a74:	6863      	ldr	r3, [r4, #4]
 8014a76:	1ad2      	subs	r2, r2, r3
 8014a78:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8014a7a:	b10b      	cbz	r3, 8014a80 <__sflush_r+0x44>
 8014a7c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8014a7e:	1ad2      	subs	r2, r2, r3
 8014a80:	2300      	movs	r3, #0
 8014a82:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8014a84:	6a21      	ldr	r1, [r4, #32]
 8014a86:	4628      	mov	r0, r5
 8014a88:	47b0      	blx	r6
 8014a8a:	1c43      	adds	r3, r0, #1
 8014a8c:	89a3      	ldrh	r3, [r4, #12]
 8014a8e:	d106      	bne.n	8014a9e <__sflush_r+0x62>
 8014a90:	6829      	ldr	r1, [r5, #0]
 8014a92:	291d      	cmp	r1, #29
 8014a94:	d82b      	bhi.n	8014aee <__sflush_r+0xb2>
 8014a96:	4a2a      	ldr	r2, [pc, #168]	@ (8014b40 <__sflush_r+0x104>)
 8014a98:	40ca      	lsrs	r2, r1
 8014a9a:	07d6      	lsls	r6, r2, #31
 8014a9c:	d527      	bpl.n	8014aee <__sflush_r+0xb2>
 8014a9e:	2200      	movs	r2, #0
 8014aa0:	6062      	str	r2, [r4, #4]
 8014aa2:	04d9      	lsls	r1, r3, #19
 8014aa4:	6922      	ldr	r2, [r4, #16]
 8014aa6:	6022      	str	r2, [r4, #0]
 8014aa8:	d504      	bpl.n	8014ab4 <__sflush_r+0x78>
 8014aaa:	1c42      	adds	r2, r0, #1
 8014aac:	d101      	bne.n	8014ab2 <__sflush_r+0x76>
 8014aae:	682b      	ldr	r3, [r5, #0]
 8014ab0:	b903      	cbnz	r3, 8014ab4 <__sflush_r+0x78>
 8014ab2:	6560      	str	r0, [r4, #84]	@ 0x54
 8014ab4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8014ab6:	602f      	str	r7, [r5, #0]
 8014ab8:	b1b9      	cbz	r1, 8014aea <__sflush_r+0xae>
 8014aba:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8014abe:	4299      	cmp	r1, r3
 8014ac0:	d002      	beq.n	8014ac8 <__sflush_r+0x8c>
 8014ac2:	4628      	mov	r0, r5
 8014ac4:	f7ff fb42 	bl	801414c <_free_r>
 8014ac8:	2300      	movs	r3, #0
 8014aca:	6363      	str	r3, [r4, #52]	@ 0x34
 8014acc:	e00d      	b.n	8014aea <__sflush_r+0xae>
 8014ace:	2301      	movs	r3, #1
 8014ad0:	4628      	mov	r0, r5
 8014ad2:	47b0      	blx	r6
 8014ad4:	4602      	mov	r2, r0
 8014ad6:	1c50      	adds	r0, r2, #1
 8014ad8:	d1c9      	bne.n	8014a6e <__sflush_r+0x32>
 8014ada:	682b      	ldr	r3, [r5, #0]
 8014adc:	2b00      	cmp	r3, #0
 8014ade:	d0c6      	beq.n	8014a6e <__sflush_r+0x32>
 8014ae0:	2b1d      	cmp	r3, #29
 8014ae2:	d001      	beq.n	8014ae8 <__sflush_r+0xac>
 8014ae4:	2b16      	cmp	r3, #22
 8014ae6:	d11e      	bne.n	8014b26 <__sflush_r+0xea>
 8014ae8:	602f      	str	r7, [r5, #0]
 8014aea:	2000      	movs	r0, #0
 8014aec:	e022      	b.n	8014b34 <__sflush_r+0xf8>
 8014aee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014af2:	b21b      	sxth	r3, r3
 8014af4:	e01b      	b.n	8014b2e <__sflush_r+0xf2>
 8014af6:	690f      	ldr	r7, [r1, #16]
 8014af8:	2f00      	cmp	r7, #0
 8014afa:	d0f6      	beq.n	8014aea <__sflush_r+0xae>
 8014afc:	0793      	lsls	r3, r2, #30
 8014afe:	680e      	ldr	r6, [r1, #0]
 8014b00:	bf08      	it	eq
 8014b02:	694b      	ldreq	r3, [r1, #20]
 8014b04:	600f      	str	r7, [r1, #0]
 8014b06:	bf18      	it	ne
 8014b08:	2300      	movne	r3, #0
 8014b0a:	eba6 0807 	sub.w	r8, r6, r7
 8014b0e:	608b      	str	r3, [r1, #8]
 8014b10:	f1b8 0f00 	cmp.w	r8, #0
 8014b14:	dde9      	ble.n	8014aea <__sflush_r+0xae>
 8014b16:	6a21      	ldr	r1, [r4, #32]
 8014b18:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8014b1a:	4643      	mov	r3, r8
 8014b1c:	463a      	mov	r2, r7
 8014b1e:	4628      	mov	r0, r5
 8014b20:	47b0      	blx	r6
 8014b22:	2800      	cmp	r0, #0
 8014b24:	dc08      	bgt.n	8014b38 <__sflush_r+0xfc>
 8014b26:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014b2a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014b2e:	81a3      	strh	r3, [r4, #12]
 8014b30:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8014b34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014b38:	4407      	add	r7, r0
 8014b3a:	eba8 0800 	sub.w	r8, r8, r0
 8014b3e:	e7e7      	b.n	8014b10 <__sflush_r+0xd4>
 8014b40:	20400001 	.word	0x20400001

08014b44 <_fflush_r>:
 8014b44:	b538      	push	{r3, r4, r5, lr}
 8014b46:	690b      	ldr	r3, [r1, #16]
 8014b48:	4605      	mov	r5, r0
 8014b4a:	460c      	mov	r4, r1
 8014b4c:	b913      	cbnz	r3, 8014b54 <_fflush_r+0x10>
 8014b4e:	2500      	movs	r5, #0
 8014b50:	4628      	mov	r0, r5
 8014b52:	bd38      	pop	{r3, r4, r5, pc}
 8014b54:	b118      	cbz	r0, 8014b5e <_fflush_r+0x1a>
 8014b56:	6a03      	ldr	r3, [r0, #32]
 8014b58:	b90b      	cbnz	r3, 8014b5e <_fflush_r+0x1a>
 8014b5a:	f7ff f8bb 	bl	8013cd4 <__sinit>
 8014b5e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014b62:	2b00      	cmp	r3, #0
 8014b64:	d0f3      	beq.n	8014b4e <_fflush_r+0xa>
 8014b66:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8014b68:	07d0      	lsls	r0, r2, #31
 8014b6a:	d404      	bmi.n	8014b76 <_fflush_r+0x32>
 8014b6c:	0599      	lsls	r1, r3, #22
 8014b6e:	d402      	bmi.n	8014b76 <_fflush_r+0x32>
 8014b70:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8014b72:	f7ff faa8 	bl	80140c6 <__retarget_lock_acquire_recursive>
 8014b76:	4628      	mov	r0, r5
 8014b78:	4621      	mov	r1, r4
 8014b7a:	f7ff ff5f 	bl	8014a3c <__sflush_r>
 8014b7e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8014b80:	07da      	lsls	r2, r3, #31
 8014b82:	4605      	mov	r5, r0
 8014b84:	d4e4      	bmi.n	8014b50 <_fflush_r+0xc>
 8014b86:	89a3      	ldrh	r3, [r4, #12]
 8014b88:	059b      	lsls	r3, r3, #22
 8014b8a:	d4e1      	bmi.n	8014b50 <_fflush_r+0xc>
 8014b8c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8014b8e:	f7ff fa9b 	bl	80140c8 <__retarget_lock_release_recursive>
 8014b92:	e7dd      	b.n	8014b50 <_fflush_r+0xc>

08014b94 <fiprintf>:
 8014b94:	b40e      	push	{r1, r2, r3}
 8014b96:	b503      	push	{r0, r1, lr}
 8014b98:	4601      	mov	r1, r0
 8014b9a:	ab03      	add	r3, sp, #12
 8014b9c:	4805      	ldr	r0, [pc, #20]	@ (8014bb4 <fiprintf+0x20>)
 8014b9e:	f853 2b04 	ldr.w	r2, [r3], #4
 8014ba2:	6800      	ldr	r0, [r0, #0]
 8014ba4:	9301      	str	r3, [sp, #4]
 8014ba6:	f7ff fca5 	bl	80144f4 <_vfiprintf_r>
 8014baa:	b002      	add	sp, #8
 8014bac:	f85d eb04 	ldr.w	lr, [sp], #4
 8014bb0:	b003      	add	sp, #12
 8014bb2:	4770      	bx	lr
 8014bb4:	200005cc 	.word	0x200005cc

08014bb8 <__swbuf_r>:
 8014bb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014bba:	460e      	mov	r6, r1
 8014bbc:	4614      	mov	r4, r2
 8014bbe:	4605      	mov	r5, r0
 8014bc0:	b118      	cbz	r0, 8014bca <__swbuf_r+0x12>
 8014bc2:	6a03      	ldr	r3, [r0, #32]
 8014bc4:	b90b      	cbnz	r3, 8014bca <__swbuf_r+0x12>
 8014bc6:	f7ff f885 	bl	8013cd4 <__sinit>
 8014bca:	69a3      	ldr	r3, [r4, #24]
 8014bcc:	60a3      	str	r3, [r4, #8]
 8014bce:	89a3      	ldrh	r3, [r4, #12]
 8014bd0:	071a      	lsls	r2, r3, #28
 8014bd2:	d501      	bpl.n	8014bd8 <__swbuf_r+0x20>
 8014bd4:	6923      	ldr	r3, [r4, #16]
 8014bd6:	b943      	cbnz	r3, 8014bea <__swbuf_r+0x32>
 8014bd8:	4621      	mov	r1, r4
 8014bda:	4628      	mov	r0, r5
 8014bdc:	f000 f82a 	bl	8014c34 <__swsetup_r>
 8014be0:	b118      	cbz	r0, 8014bea <__swbuf_r+0x32>
 8014be2:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8014be6:	4638      	mov	r0, r7
 8014be8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8014bea:	6823      	ldr	r3, [r4, #0]
 8014bec:	6922      	ldr	r2, [r4, #16]
 8014bee:	1a98      	subs	r0, r3, r2
 8014bf0:	6963      	ldr	r3, [r4, #20]
 8014bf2:	b2f6      	uxtb	r6, r6
 8014bf4:	4283      	cmp	r3, r0
 8014bf6:	4637      	mov	r7, r6
 8014bf8:	dc05      	bgt.n	8014c06 <__swbuf_r+0x4e>
 8014bfa:	4621      	mov	r1, r4
 8014bfc:	4628      	mov	r0, r5
 8014bfe:	f7ff ffa1 	bl	8014b44 <_fflush_r>
 8014c02:	2800      	cmp	r0, #0
 8014c04:	d1ed      	bne.n	8014be2 <__swbuf_r+0x2a>
 8014c06:	68a3      	ldr	r3, [r4, #8]
 8014c08:	3b01      	subs	r3, #1
 8014c0a:	60a3      	str	r3, [r4, #8]
 8014c0c:	6823      	ldr	r3, [r4, #0]
 8014c0e:	1c5a      	adds	r2, r3, #1
 8014c10:	6022      	str	r2, [r4, #0]
 8014c12:	701e      	strb	r6, [r3, #0]
 8014c14:	6962      	ldr	r2, [r4, #20]
 8014c16:	1c43      	adds	r3, r0, #1
 8014c18:	429a      	cmp	r2, r3
 8014c1a:	d004      	beq.n	8014c26 <__swbuf_r+0x6e>
 8014c1c:	89a3      	ldrh	r3, [r4, #12]
 8014c1e:	07db      	lsls	r3, r3, #31
 8014c20:	d5e1      	bpl.n	8014be6 <__swbuf_r+0x2e>
 8014c22:	2e0a      	cmp	r6, #10
 8014c24:	d1df      	bne.n	8014be6 <__swbuf_r+0x2e>
 8014c26:	4621      	mov	r1, r4
 8014c28:	4628      	mov	r0, r5
 8014c2a:	f7ff ff8b 	bl	8014b44 <_fflush_r>
 8014c2e:	2800      	cmp	r0, #0
 8014c30:	d0d9      	beq.n	8014be6 <__swbuf_r+0x2e>
 8014c32:	e7d6      	b.n	8014be2 <__swbuf_r+0x2a>

08014c34 <__swsetup_r>:
 8014c34:	b538      	push	{r3, r4, r5, lr}
 8014c36:	4b29      	ldr	r3, [pc, #164]	@ (8014cdc <__swsetup_r+0xa8>)
 8014c38:	4605      	mov	r5, r0
 8014c3a:	6818      	ldr	r0, [r3, #0]
 8014c3c:	460c      	mov	r4, r1
 8014c3e:	b118      	cbz	r0, 8014c48 <__swsetup_r+0x14>
 8014c40:	6a03      	ldr	r3, [r0, #32]
 8014c42:	b90b      	cbnz	r3, 8014c48 <__swsetup_r+0x14>
 8014c44:	f7ff f846 	bl	8013cd4 <__sinit>
 8014c48:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014c4c:	0719      	lsls	r1, r3, #28
 8014c4e:	d422      	bmi.n	8014c96 <__swsetup_r+0x62>
 8014c50:	06da      	lsls	r2, r3, #27
 8014c52:	d407      	bmi.n	8014c64 <__swsetup_r+0x30>
 8014c54:	2209      	movs	r2, #9
 8014c56:	602a      	str	r2, [r5, #0]
 8014c58:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014c5c:	81a3      	strh	r3, [r4, #12]
 8014c5e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8014c62:	e033      	b.n	8014ccc <__swsetup_r+0x98>
 8014c64:	0758      	lsls	r0, r3, #29
 8014c66:	d512      	bpl.n	8014c8e <__swsetup_r+0x5a>
 8014c68:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8014c6a:	b141      	cbz	r1, 8014c7e <__swsetup_r+0x4a>
 8014c6c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8014c70:	4299      	cmp	r1, r3
 8014c72:	d002      	beq.n	8014c7a <__swsetup_r+0x46>
 8014c74:	4628      	mov	r0, r5
 8014c76:	f7ff fa69 	bl	801414c <_free_r>
 8014c7a:	2300      	movs	r3, #0
 8014c7c:	6363      	str	r3, [r4, #52]	@ 0x34
 8014c7e:	89a3      	ldrh	r3, [r4, #12]
 8014c80:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8014c84:	81a3      	strh	r3, [r4, #12]
 8014c86:	2300      	movs	r3, #0
 8014c88:	6063      	str	r3, [r4, #4]
 8014c8a:	6923      	ldr	r3, [r4, #16]
 8014c8c:	6023      	str	r3, [r4, #0]
 8014c8e:	89a3      	ldrh	r3, [r4, #12]
 8014c90:	f043 0308 	orr.w	r3, r3, #8
 8014c94:	81a3      	strh	r3, [r4, #12]
 8014c96:	6923      	ldr	r3, [r4, #16]
 8014c98:	b94b      	cbnz	r3, 8014cae <__swsetup_r+0x7a>
 8014c9a:	89a3      	ldrh	r3, [r4, #12]
 8014c9c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8014ca0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8014ca4:	d003      	beq.n	8014cae <__swsetup_r+0x7a>
 8014ca6:	4621      	mov	r1, r4
 8014ca8:	4628      	mov	r0, r5
 8014caa:	f000 f846 	bl	8014d3a <__smakebuf_r>
 8014cae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014cb2:	f013 0201 	ands.w	r2, r3, #1
 8014cb6:	d00a      	beq.n	8014cce <__swsetup_r+0x9a>
 8014cb8:	2200      	movs	r2, #0
 8014cba:	60a2      	str	r2, [r4, #8]
 8014cbc:	6962      	ldr	r2, [r4, #20]
 8014cbe:	4252      	negs	r2, r2
 8014cc0:	61a2      	str	r2, [r4, #24]
 8014cc2:	6922      	ldr	r2, [r4, #16]
 8014cc4:	b942      	cbnz	r2, 8014cd8 <__swsetup_r+0xa4>
 8014cc6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8014cca:	d1c5      	bne.n	8014c58 <__swsetup_r+0x24>
 8014ccc:	bd38      	pop	{r3, r4, r5, pc}
 8014cce:	0799      	lsls	r1, r3, #30
 8014cd0:	bf58      	it	pl
 8014cd2:	6962      	ldrpl	r2, [r4, #20]
 8014cd4:	60a2      	str	r2, [r4, #8]
 8014cd6:	e7f4      	b.n	8014cc2 <__swsetup_r+0x8e>
 8014cd8:	2000      	movs	r0, #0
 8014cda:	e7f7      	b.n	8014ccc <__swsetup_r+0x98>
 8014cdc:	200005cc 	.word	0x200005cc

08014ce0 <abort>:
 8014ce0:	b508      	push	{r3, lr}
 8014ce2:	2006      	movs	r0, #6
 8014ce4:	f000 f88e 	bl	8014e04 <raise>
 8014ce8:	2001      	movs	r0, #1
 8014cea:	f7ec fb9f 	bl	800142c <_exit>

08014cee <__swhatbuf_r>:
 8014cee:	b570      	push	{r4, r5, r6, lr}
 8014cf0:	460c      	mov	r4, r1
 8014cf2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014cf6:	2900      	cmp	r1, #0
 8014cf8:	b096      	sub	sp, #88	@ 0x58
 8014cfa:	4615      	mov	r5, r2
 8014cfc:	461e      	mov	r6, r3
 8014cfe:	da0d      	bge.n	8014d1c <__swhatbuf_r+0x2e>
 8014d00:	89a3      	ldrh	r3, [r4, #12]
 8014d02:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8014d06:	f04f 0100 	mov.w	r1, #0
 8014d0a:	bf14      	ite	ne
 8014d0c:	2340      	movne	r3, #64	@ 0x40
 8014d0e:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8014d12:	2000      	movs	r0, #0
 8014d14:	6031      	str	r1, [r6, #0]
 8014d16:	602b      	str	r3, [r5, #0]
 8014d18:	b016      	add	sp, #88	@ 0x58
 8014d1a:	bd70      	pop	{r4, r5, r6, pc}
 8014d1c:	466a      	mov	r2, sp
 8014d1e:	f000 f879 	bl	8014e14 <_fstat_r>
 8014d22:	2800      	cmp	r0, #0
 8014d24:	dbec      	blt.n	8014d00 <__swhatbuf_r+0x12>
 8014d26:	9901      	ldr	r1, [sp, #4]
 8014d28:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8014d2c:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8014d30:	4259      	negs	r1, r3
 8014d32:	4159      	adcs	r1, r3
 8014d34:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8014d38:	e7eb      	b.n	8014d12 <__swhatbuf_r+0x24>

08014d3a <__smakebuf_r>:
 8014d3a:	898b      	ldrh	r3, [r1, #12]
 8014d3c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8014d3e:	079d      	lsls	r5, r3, #30
 8014d40:	4606      	mov	r6, r0
 8014d42:	460c      	mov	r4, r1
 8014d44:	d507      	bpl.n	8014d56 <__smakebuf_r+0x1c>
 8014d46:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8014d4a:	6023      	str	r3, [r4, #0]
 8014d4c:	6123      	str	r3, [r4, #16]
 8014d4e:	2301      	movs	r3, #1
 8014d50:	6163      	str	r3, [r4, #20]
 8014d52:	b003      	add	sp, #12
 8014d54:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014d56:	ab01      	add	r3, sp, #4
 8014d58:	466a      	mov	r2, sp
 8014d5a:	f7ff ffc8 	bl	8014cee <__swhatbuf_r>
 8014d5e:	9f00      	ldr	r7, [sp, #0]
 8014d60:	4605      	mov	r5, r0
 8014d62:	4639      	mov	r1, r7
 8014d64:	4630      	mov	r0, r6
 8014d66:	f7fe fd83 	bl	8013870 <_malloc_r>
 8014d6a:	b948      	cbnz	r0, 8014d80 <__smakebuf_r+0x46>
 8014d6c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014d70:	059a      	lsls	r2, r3, #22
 8014d72:	d4ee      	bmi.n	8014d52 <__smakebuf_r+0x18>
 8014d74:	f023 0303 	bic.w	r3, r3, #3
 8014d78:	f043 0302 	orr.w	r3, r3, #2
 8014d7c:	81a3      	strh	r3, [r4, #12]
 8014d7e:	e7e2      	b.n	8014d46 <__smakebuf_r+0xc>
 8014d80:	89a3      	ldrh	r3, [r4, #12]
 8014d82:	6020      	str	r0, [r4, #0]
 8014d84:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8014d88:	81a3      	strh	r3, [r4, #12]
 8014d8a:	9b01      	ldr	r3, [sp, #4]
 8014d8c:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8014d90:	b15b      	cbz	r3, 8014daa <__smakebuf_r+0x70>
 8014d92:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8014d96:	4630      	mov	r0, r6
 8014d98:	f000 f84e 	bl	8014e38 <_isatty_r>
 8014d9c:	b128      	cbz	r0, 8014daa <__smakebuf_r+0x70>
 8014d9e:	89a3      	ldrh	r3, [r4, #12]
 8014da0:	f023 0303 	bic.w	r3, r3, #3
 8014da4:	f043 0301 	orr.w	r3, r3, #1
 8014da8:	81a3      	strh	r3, [r4, #12]
 8014daa:	89a3      	ldrh	r3, [r4, #12]
 8014dac:	431d      	orrs	r5, r3
 8014dae:	81a5      	strh	r5, [r4, #12]
 8014db0:	e7cf      	b.n	8014d52 <__smakebuf_r+0x18>

08014db2 <_raise_r>:
 8014db2:	291f      	cmp	r1, #31
 8014db4:	b538      	push	{r3, r4, r5, lr}
 8014db6:	4605      	mov	r5, r0
 8014db8:	460c      	mov	r4, r1
 8014dba:	d904      	bls.n	8014dc6 <_raise_r+0x14>
 8014dbc:	2316      	movs	r3, #22
 8014dbe:	6003      	str	r3, [r0, #0]
 8014dc0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8014dc4:	bd38      	pop	{r3, r4, r5, pc}
 8014dc6:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8014dc8:	b112      	cbz	r2, 8014dd0 <_raise_r+0x1e>
 8014dca:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8014dce:	b94b      	cbnz	r3, 8014de4 <_raise_r+0x32>
 8014dd0:	4628      	mov	r0, r5
 8014dd2:	f000 f853 	bl	8014e7c <_getpid_r>
 8014dd6:	4622      	mov	r2, r4
 8014dd8:	4601      	mov	r1, r0
 8014dda:	4628      	mov	r0, r5
 8014ddc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8014de0:	f000 b83a 	b.w	8014e58 <_kill_r>
 8014de4:	2b01      	cmp	r3, #1
 8014de6:	d00a      	beq.n	8014dfe <_raise_r+0x4c>
 8014de8:	1c59      	adds	r1, r3, #1
 8014dea:	d103      	bne.n	8014df4 <_raise_r+0x42>
 8014dec:	2316      	movs	r3, #22
 8014dee:	6003      	str	r3, [r0, #0]
 8014df0:	2001      	movs	r0, #1
 8014df2:	e7e7      	b.n	8014dc4 <_raise_r+0x12>
 8014df4:	2100      	movs	r1, #0
 8014df6:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8014dfa:	4620      	mov	r0, r4
 8014dfc:	4798      	blx	r3
 8014dfe:	2000      	movs	r0, #0
 8014e00:	e7e0      	b.n	8014dc4 <_raise_r+0x12>
	...

08014e04 <raise>:
 8014e04:	4b02      	ldr	r3, [pc, #8]	@ (8014e10 <raise+0xc>)
 8014e06:	4601      	mov	r1, r0
 8014e08:	6818      	ldr	r0, [r3, #0]
 8014e0a:	f7ff bfd2 	b.w	8014db2 <_raise_r>
 8014e0e:	bf00      	nop
 8014e10:	200005cc 	.word	0x200005cc

08014e14 <_fstat_r>:
 8014e14:	b538      	push	{r3, r4, r5, lr}
 8014e16:	4d07      	ldr	r5, [pc, #28]	@ (8014e34 <_fstat_r+0x20>)
 8014e18:	2300      	movs	r3, #0
 8014e1a:	4604      	mov	r4, r0
 8014e1c:	4608      	mov	r0, r1
 8014e1e:	4611      	mov	r1, r2
 8014e20:	602b      	str	r3, [r5, #0]
 8014e22:	f7ec fb53 	bl	80014cc <_fstat>
 8014e26:	1c43      	adds	r3, r0, #1
 8014e28:	d102      	bne.n	8014e30 <_fstat_r+0x1c>
 8014e2a:	682b      	ldr	r3, [r5, #0]
 8014e2c:	b103      	cbz	r3, 8014e30 <_fstat_r+0x1c>
 8014e2e:	6023      	str	r3, [r4, #0]
 8014e30:	bd38      	pop	{r3, r4, r5, pc}
 8014e32:	bf00      	nop
 8014e34:	2000e150 	.word	0x2000e150

08014e38 <_isatty_r>:
 8014e38:	b538      	push	{r3, r4, r5, lr}
 8014e3a:	4d06      	ldr	r5, [pc, #24]	@ (8014e54 <_isatty_r+0x1c>)
 8014e3c:	2300      	movs	r3, #0
 8014e3e:	4604      	mov	r4, r0
 8014e40:	4608      	mov	r0, r1
 8014e42:	602b      	str	r3, [r5, #0]
 8014e44:	f7ec fb52 	bl	80014ec <_isatty>
 8014e48:	1c43      	adds	r3, r0, #1
 8014e4a:	d102      	bne.n	8014e52 <_isatty_r+0x1a>
 8014e4c:	682b      	ldr	r3, [r5, #0]
 8014e4e:	b103      	cbz	r3, 8014e52 <_isatty_r+0x1a>
 8014e50:	6023      	str	r3, [r4, #0]
 8014e52:	bd38      	pop	{r3, r4, r5, pc}
 8014e54:	2000e150 	.word	0x2000e150

08014e58 <_kill_r>:
 8014e58:	b538      	push	{r3, r4, r5, lr}
 8014e5a:	4d07      	ldr	r5, [pc, #28]	@ (8014e78 <_kill_r+0x20>)
 8014e5c:	2300      	movs	r3, #0
 8014e5e:	4604      	mov	r4, r0
 8014e60:	4608      	mov	r0, r1
 8014e62:	4611      	mov	r1, r2
 8014e64:	602b      	str	r3, [r5, #0]
 8014e66:	f7ec fad1 	bl	800140c <_kill>
 8014e6a:	1c43      	adds	r3, r0, #1
 8014e6c:	d102      	bne.n	8014e74 <_kill_r+0x1c>
 8014e6e:	682b      	ldr	r3, [r5, #0]
 8014e70:	b103      	cbz	r3, 8014e74 <_kill_r+0x1c>
 8014e72:	6023      	str	r3, [r4, #0]
 8014e74:	bd38      	pop	{r3, r4, r5, pc}
 8014e76:	bf00      	nop
 8014e78:	2000e150 	.word	0x2000e150

08014e7c <_getpid_r>:
 8014e7c:	f7ec babe 	b.w	80013fc <_getpid>

08014e80 <_init>:
 8014e80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014e82:	bf00      	nop
 8014e84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014e86:	bc08      	pop	{r3}
 8014e88:	469e      	mov	lr, r3
 8014e8a:	4770      	bx	lr

08014e8c <_fini>:
 8014e8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014e8e:	bf00      	nop
 8014e90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014e92:	bc08      	pop	{r3}
 8014e94:	469e      	mov	lr, r3
 8014e96:	4770      	bx	lr
