Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto b00e1b8b0c4a4a169364327d9be69cf7 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L xilinx_vip -L simprims_ver -L secureip --snapshot memory_wrapper_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.memory_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "memory_wrapper_tb_time_synth.sdf", for root module "memory_wrapper_tb/dut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "memory_wrapper_tb_time_synth.sdf", for root module "memory_wrapper_tb/dut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.GND
Compiling module simprims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module simprims_ver.RAMB36E1(READ_WIDTH_A=18,READ_WI...
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.SRL16E_default
Compiling module xil_defaultlib.memory_Action_RAM_0_0
Compiling module xil_defaultlib.memory_PL_RAM_0_0
Compiling module xil_defaultlib.RAM_0_imp_17C6A8L
Compiling module xil_defaultlib.memory_Action_RAM_1_0
Compiling module xil_defaultlib.memory_PL_RAM_1_0
Compiling module xil_defaultlib.RAM_1_imp_G63MJL
Compiling module xil_defaultlib.memory_Action_RAM_2_0
Compiling module xil_defaultlib.memory_PL_RAM_2_0
Compiling module xil_defaultlib.RAM_2_imp_38ONEK
Compiling module xil_defaultlib.memory_Action_RAM_3_0
Compiling module xil_defaultlib.memory_PL_RAM_3_0
Compiling module xil_defaultlib.RAM_3_imp_1C8JC20
Compiling module xil_defaultlib.RAM_Block_imp_VL2PYI
Compiling module xil_defaultlib.memory_bram_interface_0_0_reg_32...
Compiling module xil_defaultlib.memory_bram_interface_0_0_reg_32...
Compiling module xil_defaultlib.memory_bram_interface_0_0_reg_32...
Compiling module xil_defaultlib.memory_bram_interface_0_0_reg3_3...
Compiling module xil_defaultlib.memory_bram_interface_0_0_reg_2b...
Compiling module xil_defaultlib.memory_bram_interface_0_0_reg_2b...
Compiling module xil_defaultlib.memory_bram_interface_0_0_reg2_2...
Compiling module xil_defaultlib.memory_bram_interface_0_0_bram_i...
Compiling module xil_defaultlib.memory_bram_interface_0_0
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.memory_wrapper
Compiling module xil_defaultlib.memory_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot memory_wrapper_tb_time_synth
