{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1480010799270 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1480010799273 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 24 18:06:38 2016 " "Processing started: Thu Nov 24 18:06:38 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1480010799273 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480010799273 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EX8_top -c EX8_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off EX8_top -c EX8_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480010799273 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1480010799816 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1480010799817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_to_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file hex_to_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_to_7seg " "Found entity 1: hex_to_7seg" {  } { { "hex_to_7seg.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX8/hex_to_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480010808390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480010808390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX8/FSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480010808394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480010808394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex8_top.v 1 1 " "Found 1 design units, including 1 entities, in source file ex8_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX8_top " "Found entity 1: EX8_top" {  } { { "EX8_top.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX8/EX8_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480010808398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480010808398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider_50000.v 1 1 " "Found 1 design units, including 1 entities, in source file divider_50000.v" { { "Info" "ISGN_ENTITY_NAME" "1 divider_50000 " "Found entity 1: divider_50000" {  } { { "divider_50000.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX8/divider_50000.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480010808401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480010808401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider_2500.v 1 1 " "Found 1 design units, including 1 entities, in source file divider_2500.v" { { "Info" "ISGN_ENTITY_NAME" "1 divider_2500 " "Found entity 1: divider_2500" {  } { { "divider_2500.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX8/divider_2500.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480010808406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480010808406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay.v 1 1 " "Found 1 design units, including 1 entities, in source file delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX8_delay " "Found entity 1: EX8_delay" {  } { { "delay.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX8/delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480010808410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480010808410 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "dec_to_7seg.v " "Can't analyze file -- file dec_to_7seg.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1480010808414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr.v 1 1 " "Found 1 design units, including 1 entities, in source file lfsr.v" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr6 " "Found entity 1: lfsr6" {  } { { "LFSR.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX8/LFSR.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480010808418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480010808418 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "EX7_top.v " "Can't analyze file -- file EX7_top.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1480010808422 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a1 A1 b_to_bcd.v(20) " "Verilog HDL Declaration information at b_to_bcd.v(20): object \"a1\" differs only in case from object \"A1\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX8/b_to_bcd.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1480010808426 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a2 A2 b_to_bcd.v(20) " "Verilog HDL Declaration information at b_to_bcd.v(20): object \"a2\" differs only in case from object \"A2\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX8/b_to_bcd.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1480010808426 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a3 A3 b_to_bcd.v(20) " "Verilog HDL Declaration information at b_to_bcd.v(20): object \"a3\" differs only in case from object \"A3\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX8/b_to_bcd.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1480010808426 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a4 A4 b_to_bcd.v(20) " "Verilog HDL Declaration information at b_to_bcd.v(20): object \"a4\" differs only in case from object \"A4\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX8/b_to_bcd.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1480010808426 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a5 A5 b_to_bcd.v(20) " "Verilog HDL Declaration information at b_to_bcd.v(20): object \"a5\" differs only in case from object \"A5\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX8/b_to_bcd.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1480010808427 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a6 A6 b_to_bcd.v(20) " "Verilog HDL Declaration information at b_to_bcd.v(20): object \"a6\" differs only in case from object \"A6\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX8/b_to_bcd.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1480010808427 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a7 A7 b_to_bcd.v(20) " "Verilog HDL Declaration information at b_to_bcd.v(20): object \"a7\" differs only in case from object \"A7\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX8/b_to_bcd.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1480010808427 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a8 A8 b_to_bcd.v(20) " "Verilog HDL Declaration information at b_to_bcd.v(20): object \"a8\" differs only in case from object \"A8\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX8/b_to_bcd.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1480010808427 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a9 A9 b_to_bcd.v(20) " "Verilog HDL Declaration information at b_to_bcd.v(20): object \"a9\" differs only in case from object \"A9\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX8/b_to_bcd.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1480010808427 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a10 A10 b_to_bcd.v(20) " "Verilog HDL Declaration information at b_to_bcd.v(20): object \"a10\" differs only in case from object \"A10\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX8/b_to_bcd.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1480010808427 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a11 A11 b_to_bcd.v(20) " "Verilog HDL Declaration information at b_to_bcd.v(20): object \"a11\" differs only in case from object \"A11\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX8/b_to_bcd.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1480010808427 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a12 A12 b_to_bcd.v(20) " "Verilog HDL Declaration information at b_to_bcd.v(20): object \"a12\" differs only in case from object \"A12\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX8/b_to_bcd.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1480010808427 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a13 A13 b_to_bcd.v(20) " "Verilog HDL Declaration information at b_to_bcd.v(20): object \"a13\" differs only in case from object \"A13\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX8/b_to_bcd.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1480010808427 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a14 A14 b_to_bcd.v(21) " "Verilog HDL Declaration information at b_to_bcd.v(21): object \"a14\" differs only in case from object \"A14\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX8/b_to_bcd.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1480010808428 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a15 A15 b_to_bcd.v(21) " "Verilog HDL Declaration information at b_to_bcd.v(21): object \"a15\" differs only in case from object \"A15\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX8/b_to_bcd.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1480010808428 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a16 A16 b_to_bcd.v(21) " "Verilog HDL Declaration information at b_to_bcd.v(21): object \"a16\" differs only in case from object \"A16\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX8/b_to_bcd.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1480010808428 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a17 A17 b_to_bcd.v(21) " "Verilog HDL Declaration information at b_to_bcd.v(21): object \"a17\" differs only in case from object \"A17\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX8/b_to_bcd.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1480010808428 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a18 A18 b_to_bcd.v(21) " "Verilog HDL Declaration information at b_to_bcd.v(21): object \"a18\" differs only in case from object \"A18\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX8/b_to_bcd.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1480010808428 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a19 A19 b_to_bcd.v(21) " "Verilog HDL Declaration information at b_to_bcd.v(21): object \"a19\" differs only in case from object \"A19\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX8/b_to_bcd.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1480010808428 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a20 A20 b_to_bcd.v(21) " "Verilog HDL Declaration information at b_to_bcd.v(21): object \"a20\" differs only in case from object \"A20\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX8/b_to_bcd.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1480010808428 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a21 A21 b_to_bcd.v(21) " "Verilog HDL Declaration information at b_to_bcd.v(21): object \"a21\" differs only in case from object \"A21\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX8/b_to_bcd.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1480010808428 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a22 A22 b_to_bcd.v(21) " "Verilog HDL Declaration information at b_to_bcd.v(21): object \"a22\" differs only in case from object \"A22\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX8/b_to_bcd.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1480010808428 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a23 A23 b_to_bcd.v(21) " "Verilog HDL Declaration information at b_to_bcd.v(21): object \"a23\" differs only in case from object \"A23\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX8/b_to_bcd.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1480010808429 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a24 A24 b_to_bcd.v(21) " "Verilog HDL Declaration information at b_to_bcd.v(21): object \"a24\" differs only in case from object \"A24\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX8/b_to_bcd.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1480010808429 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a25 A25 b_to_bcd.v(21) " "Verilog HDL Declaration information at b_to_bcd.v(21): object \"a25\" differs only in case from object \"A25\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX8/b_to_bcd.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1480010808429 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a26 A26 b_to_bcd.v(22) " "Verilog HDL Declaration information at b_to_bcd.v(22): object \"a26\" differs only in case from object \"A26\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX8/b_to_bcd.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1480010808429 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a27 A27 b_to_bcd.v(22) " "Verilog HDL Declaration information at b_to_bcd.v(22): object \"a27\" differs only in case from object \"A27\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX8/b_to_bcd.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1480010808429 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a28 A28 b_to_bcd.v(22) " "Verilog HDL Declaration information at b_to_bcd.v(22): object \"a28\" differs only in case from object \"A28\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX8/b_to_bcd.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1480010808429 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a29 A29 b_to_bcd.v(22) " "Verilog HDL Declaration information at b_to_bcd.v(22): object \"a29\" differs only in case from object \"A29\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX8/b_to_bcd.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1480010808429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "b_to_bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file b_to_bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd_16 " "Found entity 1: bin2bcd_16" {  } { { "b_to_bcd.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX8/b_to_bcd.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480010808430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480010808430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add3_ge5.v 1 1 " "Found 1 design units, including 1 entities, in source file add3_ge5.v" { { "Info" "ISGN_ENTITY_NAME" "1 add3_ge5 " "Found entity 1: add3_ge5" {  } { { "add3_ge5.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX8/add3_ge5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480010808433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480010808433 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "EX8_top.v(12) " "Verilog HDL Instantiation warning at EX8_top.v(12): instance has no name" {  } { { "EX8_top.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX8/EX8_top.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1480010808434 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "EX8_top.v(13) " "Verilog HDL Instantiation warning at EX8_top.v(13): instance has no name" {  } { { "EX8_top.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX8/EX8_top.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1480010808434 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "EX8_top.v(15) " "Verilog HDL Instantiation warning at EX8_top.v(15): instance has no name" {  } { { "EX8_top.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX8/EX8_top.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1480010808434 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "EX8_top.v(17) " "Verilog HDL Instantiation warning at EX8_top.v(17): instance has no name" {  } { { "EX8_top.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX8/EX8_top.v" 17 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1480010808434 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "EX8_top.v(19) " "Verilog HDL Instantiation warning at EX8_top.v(19): instance has no name" {  } { { "EX8_top.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX8/EX8_top.v" 19 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1480010808434 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "EX8_top.v(21) " "Verilog HDL Instantiation warning at EX8_top.v(21): instance has no name" {  } { { "EX8_top.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX8/EX8_top.v" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1480010808435 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "EX8_top.v(23) " "Verilog HDL Instantiation warning at EX8_top.v(23): instance has no name" {  } { { "EX8_top.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX8/EX8_top.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1480010808435 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "EX8_top.v(24) " "Verilog HDL Instantiation warning at EX8_top.v(24): instance has no name" {  } { { "EX8_top.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX8/EX8_top.v" 24 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1480010808435 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "EX8_top.v(25) " "Verilog HDL Instantiation warning at EX8_top.v(25): instance has no name" {  } { { "EX8_top.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX8/EX8_top.v" 25 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1480010808435 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "EX8_top.v(26) " "Verilog HDL Instantiation warning at EX8_top.v(26): instance has no name" {  } { { "EX8_top.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX8/EX8_top.v" 26 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1480010808435 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "EX8_top.v(27) " "Verilog HDL Instantiation warning at EX8_top.v(27): instance has no name" {  } { { "EX8_top.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX8/EX8_top.v" 27 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1480010808435 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "EX8_top " "Elaborating entity \"EX8_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1480010808502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider_50000 divider_50000:comb_3 " "Elaborating entity \"divider_50000\" for hierarchy \"divider_50000:comb_3\"" {  } { { "EX8_top.v" "comb_3" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX8/EX8_top.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480010808508 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 divider_50000.v(14) " "Verilog HDL assignment warning at divider_50000.v(14): truncated value with size 32 to match size of target (16)" {  } { { "divider_50000.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX8/divider_50000.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480010808512 "|EX8_top|divider_50000:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider_2500 divider_2500:comb_4 " "Elaborating entity \"divider_2500\" for hierarchy \"divider_2500:comb_4\"" {  } { { "EX8_top.v" "comb_4" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX8/EX8_top.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480010808513 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 divider_2500.v(16) " "Verilog HDL assignment warning at divider_2500.v(16): truncated value with size 32 to match size of target (16)" {  } { { "divider_2500.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX8/divider_2500.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480010808518 "|EX8_top|divider_2500:comb_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr6 lfsr6:comb_5 " "Elaborating entity \"lfsr6\" for hierarchy \"lfsr6:comb_5\"" {  } { { "EX8_top.v" "comb_5" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX8/EX8_top.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480010808520 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 LFSR.v(8) " "Verilog HDL assignment warning at LFSR.v(8): truncated value with size 7 to match size of target (6)" {  } { { "LFSR.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX8/LFSR.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480010808524 "|EX8_top|lfsr6:comb_5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX8_delay EX8_delay:comb_6 " "Elaborating entity \"EX8_delay\" for hierarchy \"EX8_delay:comb_6\"" {  } { { "EX8_top.v" "comb_6" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX8/EX8_top.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480010808526 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 delay.v(17) " "Verilog HDL assignment warning at delay.v(17): truncated value with size 32 to match size of target (7)" {  } { { "delay.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX8/delay.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480010808531 "|EX8_top|EX8_delay:comb_6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:comb_7 " "Elaborating entity \"FSM\" for hierarchy \"FSM:comb_7\"" {  } { { "EX8_top.v" "comb_7" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX8/EX8_top.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480010808533 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "FSM.v(30) " "Verilog HDL Case Statement information at FSM.v(30): all case item expressions in this case statement are onehot" {  } { { "FSM.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX8/FSM.v" 30 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1480010808533 "|EX8_top|FSM:comb_7"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "FSM.v(39) " "Verilog HDL Case Statement information at FSM.v(39): all case item expressions in this case statement are onehot" {  } { { "FSM.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX8/FSM.v" 39 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1480010808534 "|EX8_top|FSM:comb_7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "state FSM.v(38) " "Verilog HDL Always Construct warning at FSM.v(38): inferring latch(es) for variable \"state\", which holds its previous value in one or more paths through the always construct" {  } { { "FSM.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX8/FSM.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1480010808534 "|EX8_top|FSM:comb_7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "en_lfsr FSM.v(56) " "Verilog HDL Always Construct warning at FSM.v(56): inferring latch(es) for variable \"en_lfsr\", which holds its previous value in one or more paths through the always construct" {  } { { "FSM.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX8/FSM.v" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1480010808534 "|EX8_top|FSM:comb_7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "start_delay FSM.v(56) " "Verilog HDL Always Construct warning at FSM.v(56): inferring latch(es) for variable \"start_delay\", which holds its previous value in one or more paths through the always construct" {  } { { "FSM.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX8/FSM.v" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1480010808534 "|EX8_top|FSM:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start_delay FSM.v(56) " "Inferred latch for \"start_delay\" at FSM.v(56)" {  } { { "FSM.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX8/FSM.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480010808535 "|EX8_top|FSM:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_lfsr FSM.v(56) " "Inferred latch for \"en_lfsr\" at FSM.v(56)" {  } { { "FSM.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX8/FSM.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480010808535 "|EX8_top|FSM:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.TENTH_LED FSM.v(38) " "Inferred latch for \"state.TENTH_LED\" at FSM.v(38)" {  } { { "FSM.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX8/FSM.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480010808536 "|EX8_top|FSM:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.DELAY FSM.v(38) " "Inferred latch for \"state.DELAY\" at FSM.v(38)" {  } { { "FSM.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX8/FSM.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480010808536 "|EX8_top|FSM:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.NINTH_LED FSM.v(38) " "Inferred latch for \"state.NINTH_LED\" at FSM.v(38)" {  } { { "FSM.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX8/FSM.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480010808536 "|EX8_top|FSM:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.EIGHTH_LED FSM.v(38) " "Inferred latch for \"state.EIGHTH_LED\" at FSM.v(38)" {  } { { "FSM.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX8/FSM.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480010808536 "|EX8_top|FSM:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.TURNOFF FSM.v(38) " "Inferred latch for \"state.TURNOFF\" at FSM.v(38)" {  } { { "FSM.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX8/FSM.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480010808536 "|EX8_top|FSM:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.FIFTH_LED FSM.v(38) " "Inferred latch for \"state.FIFTH_LED\" at FSM.v(38)" {  } { { "FSM.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX8/FSM.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480010808536 "|EX8_top|FSM:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.FOURTH_LED FSM.v(38) " "Inferred latch for \"state.FOURTH_LED\" at FSM.v(38)" {  } { { "FSM.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX8/FSM.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480010808536 "|EX8_top|FSM:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.SIXTH_LED FSM.v(38) " "Inferred latch for \"state.SIXTH_LED\" at FSM.v(38)" {  } { { "FSM.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX8/FSM.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480010808536 "|EX8_top|FSM:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.SEVENTH_LED FSM.v(38) " "Inferred latch for \"state.SEVENTH_LED\" at FSM.v(38)" {  } { { "FSM.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX8/FSM.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480010808536 "|EX8_top|FSM:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.SECOND_LED FSM.v(38) " "Inferred latch for \"state.SECOND_LED\" at FSM.v(38)" {  } { { "FSM.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX8/FSM.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480010808536 "|EX8_top|FSM:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.THIRD_LED FSM.v(38) " "Inferred latch for \"state.THIRD_LED\" at FSM.v(38)" {  } { { "FSM.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX8/FSM.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480010808536 "|EX8_top|FSM:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.FIRST_LED FSM.v(38) " "Inferred latch for \"state.FIRST_LED\" at FSM.v(38)" {  } { { "FSM.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX8/FSM.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480010808537 "|EX8_top|FSM:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.IDLE FSM.v(38) " "Inferred latch for \"state.IDLE\" at FSM.v(38)" {  } { { "FSM.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX8/FSM.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480010808537 "|EX8_top|FSM:comb_7"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "state.IDLE FSM.v(38) " "Can't resolve multiple constant drivers for net \"state.IDLE\" at FSM.v(38)" {  } { { "FSM.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX8/FSM.v" 38 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480010808538 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "FSM.v(29) " "Constant driver at FSM.v(29)" {  } { { "FSM.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX8/FSM.v" 29 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480010808538 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "state.FIRST_LED FSM.v(38) " "Can't resolve multiple constant drivers for net \"state.FIRST_LED\" at FSM.v(38)" {  } { { "FSM.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX8/FSM.v" 38 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480010808538 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "state.THIRD_LED FSM.v(38) " "Can't resolve multiple constant drivers for net \"state.THIRD_LED\" at FSM.v(38)" {  } { { "FSM.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX8/FSM.v" 38 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480010808538 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "state.SECOND_LED FSM.v(38) " "Can't resolve multiple constant drivers for net \"state.SECOND_LED\" at FSM.v(38)" {  } { { "FSM.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX8/FSM.v" 38 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480010808538 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "state.SEVENTH_LED FSM.v(38) " "Can't resolve multiple constant drivers for net \"state.SEVENTH_LED\" at FSM.v(38)" {  } { { "FSM.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX8/FSM.v" 38 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480010808538 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "state.SIXTH_LED FSM.v(38) " "Can't resolve multiple constant drivers for net \"state.SIXTH_LED\" at FSM.v(38)" {  } { { "FSM.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX8/FSM.v" 38 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480010808538 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "state.FOURTH_LED FSM.v(38) " "Can't resolve multiple constant drivers for net \"state.FOURTH_LED\" at FSM.v(38)" {  } { { "FSM.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX8/FSM.v" 38 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480010808538 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "state.FIFTH_LED FSM.v(38) " "Can't resolve multiple constant drivers for net \"state.FIFTH_LED\" at FSM.v(38)" {  } { { "FSM.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX8/FSM.v" 38 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480010808538 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "state.TURNOFF FSM.v(38) " "Can't resolve multiple constant drivers for net \"state.TURNOFF\" at FSM.v(38)" {  } { { "FSM.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX8/FSM.v" 38 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480010808538 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "state.EIGHTH_LED FSM.v(38) " "Can't resolve multiple constant drivers for net \"state.EIGHTH_LED\" at FSM.v(38)" {  } { { "FSM.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX8/FSM.v" 38 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480010808539 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "state.NINTH_LED FSM.v(38) " "Can't resolve multiple constant drivers for net \"state.NINTH_LED\" at FSM.v(38)" {  } { { "FSM.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX8/FSM.v" 38 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480010808539 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "state.DELAY FSM.v(38) " "Can't resolve multiple constant drivers for net \"state.DELAY\" at FSM.v(38)" {  } { { "FSM.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX8/FSM.v" 38 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480010808539 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "state.TENTH_LED FSM.v(38) " "Can't resolve multiple constant drivers for net \"state.TENTH_LED\" at FSM.v(38)" {  } { { "FSM.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX8/FSM.v" 38 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480010808539 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "FSM:comb_7 " "Can't elaborate user hierarchy \"FSM:comb_7\"" {  } { { "EX8_top.v" "comb_7" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX8/EX8_top.v" 19 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480010808539 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX8/EX8_top.map.smsg " "Generated suppressed messages file //icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX8/EX8_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480010808587 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 15 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 15 errors, 21 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "839 " "Peak virtual memory: 839 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1480010808678 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 24 18:06:48 2016 " "Processing ended: Thu Nov 24 18:06:48 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1480010808678 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1480010808678 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1480010808678 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1480010808678 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 17 s 21 s " "Quartus Prime Full Compilation was unsuccessful. 17 errors, 21 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1480010809496 ""}
