#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Apr 26 15:56:23 2020
# Process ID: 508
# Current directory: E:/Project/Personal/StereoVision/Project_FPGA/Stereo-Display-ZYNQ/Stereo_Display
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3784 E:\Project\Personal\StereoVision\Project_FPGA\Stereo-Display-ZYNQ\Stereo_Display\system.xpr
# Log file: E:/Project/Personal/StereoVision/Project_FPGA/Stereo-Display-ZYNQ/Stereo_Display/vivado.log
# Journal file: E:/Project/Personal/StereoVision/Project_FPGA/Stereo-Display-ZYNQ/Stereo_Display\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Project/Personal/StereoVision/Project_FPGA/Stereo-Display-ZYNQ/Stereo_Display/system.xpr
update_compile_order -fileset sources_1
open_bd_design {E:/Project/Personal/StereoVision/Project_FPGA/Stereo-Display-ZYNQ/Stereo_Display/system.srcs/sources_1/bd/system/system.bd}
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/v_mix_0/s_axi_CTRL} ddr_seg {Auto} intc_ip {/axi_interconnect_2} master_apm {0}}  [get_bd_intf_pins v_mix_0/s_axi_CTRL]
validate_bd_design
startgroup
set_property -dict [list CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} CONFIG.PCW_UART1_PERIPHERAL_ENABLE {1} CONFIG.PCW_I2C1_PERIPHERAL_ENABLE {1} CONFIG.PCW_GPIO_EMIO_GPIO_IO {4}] [get_bd_cells processing_system7_0]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins processing_system7_0/IIC_1]
endgroup
set_property location {2881 -122} [get_bd_intf_ports DDR_0]
set_property location {2871 -82} [get_bd_intf_ports FIXED_IO_0]
set_property location {2870 -54} [get_bd_intf_ports DDR_0]
set_property location {2874 -44} [get_bd_intf_ports IIC_1_0]
set_property location {2882 -125} [get_bd_intf_ports DDR_0]
set_property location {2868 -63} [get_bd_intf_ports FIXED_IO_0]
set_property location {2872 -78} [get_bd_intf_ports FIXED_IO_0]
set_property location {2865 -54} [get_bd_intf_ports IIC_0_0]
set_property location {2870 -58} [get_bd_intf_ports IIC_0_0]
set_property location {2872 -43} [get_bd_intf_ports IIC_1_0]
set_property location {2872 -105} [get_bd_intf_ports DDR_0]
validate_bd_design
generate_target all [get_files  E:/Project/Personal/StereoVision/Project_FPGA/Stereo-Display-ZYNQ/Stereo_Display/system.srcs/sources_1/bd/system/system.bd]
export_ip_user_files -of_objects [get_files E:/Project/Personal/StereoVision/Project_FPGA/Stereo-Display-ZYNQ/Stereo_Display/system.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/Project/Personal/StereoVision/Project_FPGA/Stereo-Display-ZYNQ/Stereo_Display/system.srcs/sources_1/bd/system/system.bd] -directory E:/Project/Personal/StereoVision/Project_FPGA/Stereo-Display-ZYNQ/Stereo_Display/system.ip_user_files/sim_scripts -ip_user_files_dir E:/Project/Personal/StereoVision/Project_FPGA/Stereo-Display-ZYNQ/Stereo_Display/system.ip_user_files -ipstatic_source_dir E:/Project/Personal/StereoVision/Project_FPGA/Stereo-Display-ZYNQ/Stereo_Display/system.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Project/Personal/StereoVision/Project_FPGA/Stereo-Display-ZYNQ/Stereo_Display/system.cache/compile_simlib/modelsim} {questa=E:/Project/Personal/StereoVision/Project_FPGA/Stereo-Display-ZYNQ/Stereo_Display/system.cache/compile_simlib/questa} {riviera=E:/Project/Personal/StereoVision/Project_FPGA/Stereo-Display-ZYNQ/Stereo_Display/system.cache/compile_simlib/riviera} {activehdl=E:/Project/Personal/StereoVision/Project_FPGA/Stereo-Display-ZYNQ/Stereo_Display/system.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files E:/Project/Personal/StereoVision/Project_FPGA/Stereo-Display-ZYNQ/Stereo_Display/system.srcs/sources_1/bd/system/system.bd] -top
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_run impl_1
write_hw_platform -fixed -force  -include_bit -file E:/Project/Personal/StereoVision/Project_FPGA/Stereo-Display-ZYNQ/Stereo_Display/system_wrapper/system_wrapper.xsa
