

================================================================
== Vitis HLS Report for 'mult_hw_Pipeline_readA'
================================================================
* Date:           Fri Nov 22 18:58:54 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        matmul
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4106|     4106|  41.060 us|  41.060 us|  4106|  4106|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- readA   |     4104|     4104|        10|          1|          1|  4096|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.14>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 13 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 14 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%itr = alloca i32 1"   --->   Operation 15 'alloca' 'itr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 4096, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %trunc_ln"   --->   Operation 17 'read' 'trunc_ln_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%in1_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %in1"   --->   Operation 18 'read' 'in1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.38ns)   --->   "%store_ln0 = store i13 0, i13 %itr"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 20 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %i"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 21 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %j"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body"   --->   Operation 22 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%itr_1 = load i13 %itr" [matmul.cpp:31]   --->   Operation 23 'load' 'itr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem0"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 25 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.64ns)   --->   "%icmp_ln25 = icmp_eq  i13 %itr_1, i13 4096" [matmul.cpp:25]   --->   Operation 26 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.75ns)   --->   "%add_ln25 = add i13 %itr_1, i13 1" [matmul.cpp:25]   --->   Operation 27 'add' 'add_ln25' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %icmp_ln25, void %for.body.split, void %readB.exitStub" [matmul.cpp:25]   --->   Operation 28 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%itr_cast = zext i13 %itr_1" [matmul.cpp:31]   --->   Operation 29 'zext' 'itr_cast' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln31_2 = trunc i13 %itr_1" [matmul.cpp:31]   --->   Operation 30 'trunc' 'trunc_ln31_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.14ns)   --->   "%add_ln31_1 = add i64 %itr_cast, i64 %in1_read" [matmul.cpp:31]   --->   Operation 31 'add' 'add_ln31_1' <Predicate = (!icmp_ln25)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln31_4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln31_1, i32 2, i32 63" [matmul.cpp:31]   --->   Operation 32 'partselect' 'trunc_ln31_4' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln31 = sext i62 %trunc_ln31_4" [matmul.cpp:31]   --->   Operation 33 'sext' 'sext_ln31' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i32 %gmem0, i64 %sext_ln31" [matmul.cpp:31]   --->   Operation 34 'getelementptr' 'gmem0_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.43ns)   --->   "%add_ln31_2 = add i2 %trunc_ln31_2, i2 %trunc_ln_read" [matmul.cpp:31]   --->   Operation 35 'add' 'add_ln31_2' <Predicate = (!icmp_ln25)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.38ns)   --->   "%store_ln25 = store i13 %add_ln25, i13 %itr" [matmul.cpp:25]   --->   Operation 36 'store' 'store_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 37 [7/7] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [matmul.cpp:31]   --->   Operation 37 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 38 [6/7] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [matmul.cpp:31]   --->   Operation 38 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 39 [5/7] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [matmul.cpp:31]   --->   Operation 39 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 40 [4/7] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [matmul.cpp:31]   --->   Operation 40 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 41 [3/7] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [matmul.cpp:31]   --->   Operation 41 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 42 [2/7] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [matmul.cpp:31]   --->   Operation 42 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 43 [1/7] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [matmul.cpp:31]   --->   Operation 43 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 44 [1/1] (7.30ns)   --->   "%gmem0_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr" [matmul.cpp:31]   --->   Operation 44 'read' 'gmem0_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 117 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 117 'ret' 'ret_ln0' <Predicate = (icmp_ln25)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 2.47>
ST_10 : Operation 45 [1/1] (0.00ns)   --->   "%j_load = load i32 %j" [matmul.cpp:27]   --->   Operation 45 'load' 'j_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 46 [1/1] (0.00ns)   --->   "%i_load = load i32 %i" [matmul.cpp:29]   --->   Operation 46 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 47 [1/1] (0.00ns)   --->   "%speclooptripcount_ln26 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096" [matmul.cpp:26]   --->   Operation 47 'speclooptripcount' 'speclooptripcount_ln26' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 48 [1/1] (0.00ns)   --->   "%specloopname_ln25 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [matmul.cpp:25]   --->   Operation 48 'specloopname' 'specloopname_ln25' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 49 [1/1] (0.85ns)   --->   "%icmp_ln27 = icmp_eq  i32 %j_load, i32 64" [matmul.cpp:27]   --->   Operation 49 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 50 [1/1] (0.88ns)   --->   "%add_ln29 = add i32 %i_load, i32 1" [matmul.cpp:29]   --->   Operation 50 'add' 'add_ln29' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 51 [1/1] (0.22ns)   --->   "%j_1 = select i1 %icmp_ln27, i32 0, i32 %j_load" [matmul.cpp:27]   --->   Operation 51 'select' 'j_1' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i32 %j_1" [matmul.cpp:27]   --->   Operation 52 'trunc' 'trunc_ln27' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 53 [1/1] (0.22ns)   --->   "%i_2 = select i1 %icmp_ln27, i32 %add_ln29, i32 %i_load" [matmul.cpp:27]   --->   Operation 53 'select' 'i_2' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln31 = trunc i32 %i_2" [matmul.cpp:31]   --->   Operation 54 'trunc' 'trunc_ln31' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 55 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln31, i6 0" [matmul.cpp:31]   --->   Operation 55 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln31_1 = trunc i32 %j_1" [matmul.cpp:31]   --->   Operation 56 'trunc' 'trunc_ln31_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 57 [1/1] (0.74ns)   --->   "%add_ln31 = add i12 %shl_ln, i12 %trunc_ln27" [matmul.cpp:31]   --->   Operation 57 'add' 'add_ln31' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 58 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln31, i32 4, i32 11" [matmul.cpp:31]   --->   Operation 58 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i8 %lshr_ln" [matmul.cpp:31]   --->   Operation 59 'zext' 'zext_ln31' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 60 [1/1] (0.00ns)   --->   "%A_V_addr = getelementptr i8 %A_V, i64 0, i64 %zext_ln31" [matmul.cpp:31]   --->   Operation 60 'getelementptr' 'A_V_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 61 [1/1] (0.00ns)   --->   "%A_V_1_addr = getelementptr i8 %A_V_1, i64 0, i64 %zext_ln31" [matmul.cpp:31]   --->   Operation 61 'getelementptr' 'A_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 62 [1/1] (0.00ns)   --->   "%A_V_2_addr = getelementptr i8 %A_V_2, i64 0, i64 %zext_ln31" [matmul.cpp:31]   --->   Operation 62 'getelementptr' 'A_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 63 [1/1] (0.00ns)   --->   "%A_V_3_addr = getelementptr i8 %A_V_3, i64 0, i64 %zext_ln31" [matmul.cpp:31]   --->   Operation 63 'getelementptr' 'A_V_3_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 64 [1/1] (0.00ns)   --->   "%A_V_4_addr = getelementptr i8 %A_V_4, i64 0, i64 %zext_ln31" [matmul.cpp:31]   --->   Operation 64 'getelementptr' 'A_V_4_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 65 [1/1] (0.00ns)   --->   "%A_V_5_addr = getelementptr i8 %A_V_5, i64 0, i64 %zext_ln31" [matmul.cpp:31]   --->   Operation 65 'getelementptr' 'A_V_5_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 66 [1/1] (0.00ns)   --->   "%A_V_6_addr = getelementptr i8 %A_V_6, i64 0, i64 %zext_ln31" [matmul.cpp:31]   --->   Operation 66 'getelementptr' 'A_V_6_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 67 [1/1] (0.00ns)   --->   "%A_V_7_addr = getelementptr i8 %A_V_7, i64 0, i64 %zext_ln31" [matmul.cpp:31]   --->   Operation 67 'getelementptr' 'A_V_7_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 68 [1/1] (0.00ns)   --->   "%A_V_8_addr = getelementptr i8 %A_V_8, i64 0, i64 %zext_ln31" [matmul.cpp:31]   --->   Operation 68 'getelementptr' 'A_V_8_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 69 [1/1] (0.00ns)   --->   "%A_V_9_addr = getelementptr i8 %A_V_9, i64 0, i64 %zext_ln31" [matmul.cpp:31]   --->   Operation 69 'getelementptr' 'A_V_9_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 70 [1/1] (0.00ns)   --->   "%A_V_10_addr = getelementptr i8 %A_V_10, i64 0, i64 %zext_ln31" [matmul.cpp:31]   --->   Operation 70 'getelementptr' 'A_V_10_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 71 [1/1] (0.00ns)   --->   "%A_V_11_addr = getelementptr i8 %A_V_11, i64 0, i64 %zext_ln31" [matmul.cpp:31]   --->   Operation 71 'getelementptr' 'A_V_11_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 72 [1/1] (0.00ns)   --->   "%A_V_12_addr = getelementptr i8 %A_V_12, i64 0, i64 %zext_ln31" [matmul.cpp:31]   --->   Operation 72 'getelementptr' 'A_V_12_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 73 [1/1] (0.00ns)   --->   "%A_V_13_addr = getelementptr i8 %A_V_13, i64 0, i64 %zext_ln31" [matmul.cpp:31]   --->   Operation 73 'getelementptr' 'A_V_13_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 74 [1/1] (0.00ns)   --->   "%A_V_14_addr = getelementptr i8 %A_V_14, i64 0, i64 %zext_ln31" [matmul.cpp:31]   --->   Operation 74 'getelementptr' 'A_V_14_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 75 [1/1] (0.00ns)   --->   "%A_V_15_addr = getelementptr i8 %A_V_15, i64 0, i64 %zext_ln31" [matmul.cpp:31]   --->   Operation 75 'getelementptr' 'A_V_15_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 76 [1/1] (0.00ns)   --->   "%shl_ln31_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %add_ln31_2, i3 0" [matmul.cpp:31]   --->   Operation 76 'bitconcatenate' 'shl_ln31_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln31_1 = zext i5 %shl_ln31_1" [matmul.cpp:31]   --->   Operation 77 'zext' 'zext_ln31_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 78 [1/1] (1.05ns)   --->   "%lshr_ln31 = lshr i32 %gmem0_addr_read, i32 %zext_ln31_1" [matmul.cpp:31]   --->   Operation 78 'lshr' 'lshr_ln31' <Predicate = true> <Delay = 1.05> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln31_3 = trunc i32 %lshr_ln31" [matmul.cpp:31]   --->   Operation 79 'trunc' 'trunc_ln31_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 80 [1/1] (0.34ns)   --->   "%switch_ln31 = switch i4 %trunc_ln31_1, void %arrayidx19.case.15, i4 0, void %arrayidx19.case.0, i4 1, void %arrayidx19.case.1, i4 2, void %arrayidx19.case.2, i4 3, void %arrayidx19.case.3, i4 4, void %arrayidx19.case.4, i4 5, void %arrayidx19.case.5, i4 6, void %arrayidx19.case.6, i4 7, void %arrayidx19.case.7, i4 8, void %arrayidx19.case.8, i4 9, void %arrayidx19.case.9, i4 10, void %arrayidx19.case.10, i4 11, void %arrayidx19.case.11, i4 12, void %arrayidx19.case.12, i4 13, void %arrayidx19.case.13, i4 14, void %arrayidx19.case.14" [matmul.cpp:31]   --->   Operation 80 'switch' 'switch_ln31' <Predicate = true> <Delay = 0.34>
ST_10 : Operation 81 [1/1] (0.62ns)   --->   "%store_ln31 = store i8 %trunc_ln31_3, i8 %A_V_14_addr" [matmul.cpp:31]   --->   Operation 81 'store' 'store_ln31' <Predicate = (trunc_ln31_1 == 14)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_10 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln31 = br void %arrayidx19.exit" [matmul.cpp:31]   --->   Operation 82 'br' 'br_ln31' <Predicate = (trunc_ln31_1 == 14)> <Delay = 0.00>
ST_10 : Operation 83 [1/1] (0.62ns)   --->   "%store_ln31 = store i8 %trunc_ln31_3, i8 %A_V_13_addr" [matmul.cpp:31]   --->   Operation 83 'store' 'store_ln31' <Predicate = (trunc_ln31_1 == 13)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_10 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln31 = br void %arrayidx19.exit" [matmul.cpp:31]   --->   Operation 84 'br' 'br_ln31' <Predicate = (trunc_ln31_1 == 13)> <Delay = 0.00>
ST_10 : Operation 85 [1/1] (0.62ns)   --->   "%store_ln31 = store i8 %trunc_ln31_3, i8 %A_V_12_addr" [matmul.cpp:31]   --->   Operation 85 'store' 'store_ln31' <Predicate = (trunc_ln31_1 == 12)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_10 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln31 = br void %arrayidx19.exit" [matmul.cpp:31]   --->   Operation 86 'br' 'br_ln31' <Predicate = (trunc_ln31_1 == 12)> <Delay = 0.00>
ST_10 : Operation 87 [1/1] (0.62ns)   --->   "%store_ln31 = store i8 %trunc_ln31_3, i8 %A_V_11_addr" [matmul.cpp:31]   --->   Operation 87 'store' 'store_ln31' <Predicate = (trunc_ln31_1 == 11)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_10 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln31 = br void %arrayidx19.exit" [matmul.cpp:31]   --->   Operation 88 'br' 'br_ln31' <Predicate = (trunc_ln31_1 == 11)> <Delay = 0.00>
ST_10 : Operation 89 [1/1] (0.62ns)   --->   "%store_ln31 = store i8 %trunc_ln31_3, i8 %A_V_10_addr" [matmul.cpp:31]   --->   Operation 89 'store' 'store_ln31' <Predicate = (trunc_ln31_1 == 10)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_10 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln31 = br void %arrayidx19.exit" [matmul.cpp:31]   --->   Operation 90 'br' 'br_ln31' <Predicate = (trunc_ln31_1 == 10)> <Delay = 0.00>
ST_10 : Operation 91 [1/1] (0.62ns)   --->   "%store_ln31 = store i8 %trunc_ln31_3, i8 %A_V_9_addr" [matmul.cpp:31]   --->   Operation 91 'store' 'store_ln31' <Predicate = (trunc_ln31_1 == 9)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_10 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln31 = br void %arrayidx19.exit" [matmul.cpp:31]   --->   Operation 92 'br' 'br_ln31' <Predicate = (trunc_ln31_1 == 9)> <Delay = 0.00>
ST_10 : Operation 93 [1/1] (0.62ns)   --->   "%store_ln31 = store i8 %trunc_ln31_3, i8 %A_V_8_addr" [matmul.cpp:31]   --->   Operation 93 'store' 'store_ln31' <Predicate = (trunc_ln31_1 == 8)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln31 = br void %arrayidx19.exit" [matmul.cpp:31]   --->   Operation 94 'br' 'br_ln31' <Predicate = (trunc_ln31_1 == 8)> <Delay = 0.00>
ST_10 : Operation 95 [1/1] (0.62ns)   --->   "%store_ln31 = store i8 %trunc_ln31_3, i8 %A_V_7_addr" [matmul.cpp:31]   --->   Operation 95 'store' 'store_ln31' <Predicate = (trunc_ln31_1 == 7)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_10 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln31 = br void %arrayidx19.exit" [matmul.cpp:31]   --->   Operation 96 'br' 'br_ln31' <Predicate = (trunc_ln31_1 == 7)> <Delay = 0.00>
ST_10 : Operation 97 [1/1] (0.62ns)   --->   "%store_ln31 = store i8 %trunc_ln31_3, i8 %A_V_6_addr" [matmul.cpp:31]   --->   Operation 97 'store' 'store_ln31' <Predicate = (trunc_ln31_1 == 6)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln31 = br void %arrayidx19.exit" [matmul.cpp:31]   --->   Operation 98 'br' 'br_ln31' <Predicate = (trunc_ln31_1 == 6)> <Delay = 0.00>
ST_10 : Operation 99 [1/1] (0.62ns)   --->   "%store_ln31 = store i8 %trunc_ln31_3, i8 %A_V_5_addr" [matmul.cpp:31]   --->   Operation 99 'store' 'store_ln31' <Predicate = (trunc_ln31_1 == 5)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_10 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln31 = br void %arrayidx19.exit" [matmul.cpp:31]   --->   Operation 100 'br' 'br_ln31' <Predicate = (trunc_ln31_1 == 5)> <Delay = 0.00>
ST_10 : Operation 101 [1/1] (0.62ns)   --->   "%store_ln31 = store i8 %trunc_ln31_3, i8 %A_V_4_addr" [matmul.cpp:31]   --->   Operation 101 'store' 'store_ln31' <Predicate = (trunc_ln31_1 == 4)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln31 = br void %arrayidx19.exit" [matmul.cpp:31]   --->   Operation 102 'br' 'br_ln31' <Predicate = (trunc_ln31_1 == 4)> <Delay = 0.00>
ST_10 : Operation 103 [1/1] (0.62ns)   --->   "%store_ln31 = store i8 %trunc_ln31_3, i8 %A_V_3_addr" [matmul.cpp:31]   --->   Operation 103 'store' 'store_ln31' <Predicate = (trunc_ln31_1 == 3)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_10 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln31 = br void %arrayidx19.exit" [matmul.cpp:31]   --->   Operation 104 'br' 'br_ln31' <Predicate = (trunc_ln31_1 == 3)> <Delay = 0.00>
ST_10 : Operation 105 [1/1] (0.62ns)   --->   "%store_ln31 = store i8 %trunc_ln31_3, i8 %A_V_2_addr" [matmul.cpp:31]   --->   Operation 105 'store' 'store_ln31' <Predicate = (trunc_ln31_1 == 2)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln31 = br void %arrayidx19.exit" [matmul.cpp:31]   --->   Operation 106 'br' 'br_ln31' <Predicate = (trunc_ln31_1 == 2)> <Delay = 0.00>
ST_10 : Operation 107 [1/1] (0.62ns)   --->   "%store_ln31 = store i8 %trunc_ln31_3, i8 %A_V_1_addr" [matmul.cpp:31]   --->   Operation 107 'store' 'store_ln31' <Predicate = (trunc_ln31_1 == 1)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_10 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln31 = br void %arrayidx19.exit" [matmul.cpp:31]   --->   Operation 108 'br' 'br_ln31' <Predicate = (trunc_ln31_1 == 1)> <Delay = 0.00>
ST_10 : Operation 109 [1/1] (0.62ns)   --->   "%store_ln31 = store i8 %trunc_ln31_3, i8 %A_V_addr" [matmul.cpp:31]   --->   Operation 109 'store' 'store_ln31' <Predicate = (trunc_ln31_1 == 0)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_10 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln31 = br void %arrayidx19.exit" [matmul.cpp:31]   --->   Operation 110 'br' 'br_ln31' <Predicate = (trunc_ln31_1 == 0)> <Delay = 0.00>
ST_10 : Operation 111 [1/1] (0.62ns)   --->   "%store_ln31 = store i8 %trunc_ln31_3, i8 %A_V_15_addr" [matmul.cpp:31]   --->   Operation 111 'store' 'store_ln31' <Predicate = (trunc_ln31_1 == 15)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_10 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln31 = br void %arrayidx19.exit" [matmul.cpp:31]   --->   Operation 112 'br' 'br_ln31' <Predicate = (trunc_ln31_1 == 15)> <Delay = 0.00>
ST_10 : Operation 113 [1/1] (0.88ns)   --->   "%j_2 = add i32 %j_1, i32 1" [matmul.cpp:25]   --->   Operation 113 'add' 'j_2' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 114 [1/1] (0.38ns)   --->   "%store_ln25 = store i32 %i_2, i32 %i" [matmul.cpp:25]   --->   Operation 114 'store' 'store_ln25' <Predicate = true> <Delay = 0.38>
ST_10 : Operation 115 [1/1] (0.38ns)   --->   "%store_ln25 = store i32 %j_2, i32 %j" [matmul.cpp:25]   --->   Operation 115 'store' 'store_ln25' <Predicate = true> <Delay = 0.38>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln25 = br void %for.body" [matmul.cpp:25]   --->   Operation 116 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ A_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ A_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ A_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ A_V_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ A_V_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ A_V_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ A_V_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ A_V_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ A_V_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ A_V_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ A_V_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ A_V_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ A_V_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ A_V_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ A_V_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ A_V_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ in1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trunc_ln]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                      (alloca           ) [ 01111111111]
i                      (alloca           ) [ 01111111111]
itr                    (alloca           ) [ 01000000000]
specinterface_ln0      (specinterface    ) [ 00000000000]
trunc_ln_read          (read             ) [ 00000000000]
in1_read               (read             ) [ 00000000000]
store_ln0              (store            ) [ 00000000000]
store_ln0              (store            ) [ 00000000000]
store_ln0              (store            ) [ 00000000000]
br_ln0                 (br               ) [ 00000000000]
itr_1                  (load             ) [ 00000000000]
specbitsmap_ln0        (specbitsmap      ) [ 00000000000]
specpipeline_ln0       (specpipeline     ) [ 00000000000]
icmp_ln25              (icmp             ) [ 01111111110]
add_ln25               (add              ) [ 00000000000]
br_ln25                (br               ) [ 00000000000]
itr_cast               (zext             ) [ 00000000000]
trunc_ln31_2           (trunc            ) [ 00000000000]
add_ln31_1             (add              ) [ 00000000000]
trunc_ln31_4           (partselect       ) [ 00000000000]
sext_ln31              (sext             ) [ 00000000000]
gmem0_addr             (getelementptr    ) [ 01111111110]
add_ln31_2             (add              ) [ 01111111111]
store_ln25             (store            ) [ 00000000000]
gmem0_load_req         (readreq          ) [ 00000000000]
gmem0_addr_read        (read             ) [ 01000000001]
j_load                 (load             ) [ 00000000000]
i_load                 (load             ) [ 00000000000]
speclooptripcount_ln26 (speclooptripcount) [ 00000000000]
specloopname_ln25      (specloopname     ) [ 00000000000]
icmp_ln27              (icmp             ) [ 00000000000]
add_ln29               (add              ) [ 00000000000]
j_1                    (select           ) [ 00000000000]
trunc_ln27             (trunc            ) [ 00000000000]
i_2                    (select           ) [ 00000000000]
trunc_ln31             (trunc            ) [ 00000000000]
shl_ln                 (bitconcatenate   ) [ 00000000000]
trunc_ln31_1           (trunc            ) [ 01000000001]
add_ln31               (add              ) [ 00000000000]
lshr_ln                (partselect       ) [ 00000000000]
zext_ln31              (zext             ) [ 00000000000]
A_V_addr               (getelementptr    ) [ 00000000000]
A_V_1_addr             (getelementptr    ) [ 00000000000]
A_V_2_addr             (getelementptr    ) [ 00000000000]
A_V_3_addr             (getelementptr    ) [ 00000000000]
A_V_4_addr             (getelementptr    ) [ 00000000000]
A_V_5_addr             (getelementptr    ) [ 00000000000]
A_V_6_addr             (getelementptr    ) [ 00000000000]
A_V_7_addr             (getelementptr    ) [ 00000000000]
A_V_8_addr             (getelementptr    ) [ 00000000000]
A_V_9_addr             (getelementptr    ) [ 00000000000]
A_V_10_addr            (getelementptr    ) [ 00000000000]
A_V_11_addr            (getelementptr    ) [ 00000000000]
A_V_12_addr            (getelementptr    ) [ 00000000000]
A_V_13_addr            (getelementptr    ) [ 00000000000]
A_V_14_addr            (getelementptr    ) [ 00000000000]
A_V_15_addr            (getelementptr    ) [ 00000000000]
shl_ln31_1             (bitconcatenate   ) [ 00000000000]
zext_ln31_1            (zext             ) [ 00000000000]
lshr_ln31              (lshr             ) [ 00000000000]
trunc_ln31_3           (trunc            ) [ 00000000000]
switch_ln31            (switch           ) [ 00000000000]
store_ln31             (store            ) [ 00000000000]
br_ln31                (br               ) [ 00000000000]
store_ln31             (store            ) [ 00000000000]
br_ln31                (br               ) [ 00000000000]
store_ln31             (store            ) [ 00000000000]
br_ln31                (br               ) [ 00000000000]
store_ln31             (store            ) [ 00000000000]
br_ln31                (br               ) [ 00000000000]
store_ln31             (store            ) [ 00000000000]
br_ln31                (br               ) [ 00000000000]
store_ln31             (store            ) [ 00000000000]
br_ln31                (br               ) [ 00000000000]
store_ln31             (store            ) [ 00000000000]
br_ln31                (br               ) [ 00000000000]
store_ln31             (store            ) [ 00000000000]
br_ln31                (br               ) [ 00000000000]
store_ln31             (store            ) [ 00000000000]
br_ln31                (br               ) [ 00000000000]
store_ln31             (store            ) [ 00000000000]
br_ln31                (br               ) [ 00000000000]
store_ln31             (store            ) [ 00000000000]
br_ln31                (br               ) [ 00000000000]
store_ln31             (store            ) [ 00000000000]
br_ln31                (br               ) [ 00000000000]
store_ln31             (store            ) [ 00000000000]
br_ln31                (br               ) [ 00000000000]
store_ln31             (store            ) [ 00000000000]
br_ln31                (br               ) [ 00000000000]
store_ln31             (store            ) [ 00000000000]
br_ln31                (br               ) [ 00000000000]
store_ln31             (store            ) [ 00000000000]
br_ln31                (br               ) [ 00000000000]
j_2                    (add              ) [ 00000000000]
store_ln25             (store            ) [ 00000000000]
store_ln25             (store            ) [ 00000000000]
br_ln25                (br               ) [ 00000000000]
ret_ln0                (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="A_V_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_1"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="A_V_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_2"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="A_V_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_3"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="A_V_4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_4"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="A_V_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_5"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="A_V_6">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_6"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="A_V_7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_7"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="A_V_8">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_8"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="A_V_9">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_9"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="A_V_10">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_10"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="A_V_11">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_11"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="A_V_12">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_12"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="A_V_13">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_13"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="A_V_14">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_14"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="A_V_15">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_15"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="in1">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="trunc_ln">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i6.i6"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i3"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1004" name="j_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="i_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="itr_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="itr/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="trunc_ln_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="2" slack="0"/>
<pin id="154" dir="0" index="1" bw="2" slack="0"/>
<pin id="155" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="in1_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="64" slack="0"/>
<pin id="160" dir="0" index="1" bw="64" slack="0"/>
<pin id="161" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in1_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_readreq_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="1"/>
<pin id="167" dir="0" index="2" bw="1" slack="0"/>
<pin id="168" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem0_load_req/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="gmem0_addr_read_read_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="0" index="1" bw="32" slack="8"/>
<pin id="174" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem0_addr_read/9 "/>
</bind>
</comp>

<comp id="176" class="1004" name="A_V_addr_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="8" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="8" slack="0"/>
<pin id="180" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_V_addr/10 "/>
</bind>
</comp>

<comp id="183" class="1004" name="A_V_1_addr_gep_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="8" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="0" index="2" bw="8" slack="0"/>
<pin id="187" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_V_1_addr/10 "/>
</bind>
</comp>

<comp id="190" class="1004" name="A_V_2_addr_gep_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="8" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="0" index="2" bw="8" slack="0"/>
<pin id="194" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_V_2_addr/10 "/>
</bind>
</comp>

<comp id="197" class="1004" name="A_V_3_addr_gep_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="8" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="0" index="2" bw="8" slack="0"/>
<pin id="201" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_V_3_addr/10 "/>
</bind>
</comp>

<comp id="204" class="1004" name="A_V_4_addr_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="8" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="8" slack="0"/>
<pin id="208" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_V_4_addr/10 "/>
</bind>
</comp>

<comp id="211" class="1004" name="A_V_5_addr_gep_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="8" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="0" index="2" bw="8" slack="0"/>
<pin id="215" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_V_5_addr/10 "/>
</bind>
</comp>

<comp id="218" class="1004" name="A_V_6_addr_gep_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="8" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="0" index="2" bw="8" slack="0"/>
<pin id="222" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_V_6_addr/10 "/>
</bind>
</comp>

<comp id="225" class="1004" name="A_V_7_addr_gep_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="8" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="8" slack="0"/>
<pin id="229" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_V_7_addr/10 "/>
</bind>
</comp>

<comp id="232" class="1004" name="A_V_8_addr_gep_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="8" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="0" index="2" bw="8" slack="0"/>
<pin id="236" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_V_8_addr/10 "/>
</bind>
</comp>

<comp id="239" class="1004" name="A_V_9_addr_gep_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="8" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="0" index="2" bw="8" slack="0"/>
<pin id="243" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_V_9_addr/10 "/>
</bind>
</comp>

<comp id="246" class="1004" name="A_V_10_addr_gep_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="8" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="0" index="2" bw="8" slack="0"/>
<pin id="250" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_V_10_addr/10 "/>
</bind>
</comp>

<comp id="253" class="1004" name="A_V_11_addr_gep_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="8" slack="0"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="0" index="2" bw="8" slack="0"/>
<pin id="257" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_V_11_addr/10 "/>
</bind>
</comp>

<comp id="260" class="1004" name="A_V_12_addr_gep_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="8" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="0" index="2" bw="8" slack="0"/>
<pin id="264" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_V_12_addr/10 "/>
</bind>
</comp>

<comp id="267" class="1004" name="A_V_13_addr_gep_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="8" slack="0"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="0" index="2" bw="8" slack="0"/>
<pin id="271" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_V_13_addr/10 "/>
</bind>
</comp>

<comp id="274" class="1004" name="A_V_14_addr_gep_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="8" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="0" index="2" bw="8" slack="0"/>
<pin id="278" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_V_14_addr/10 "/>
</bind>
</comp>

<comp id="281" class="1004" name="A_V_15_addr_gep_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="8" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="0" index="2" bw="8" slack="0"/>
<pin id="285" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_V_15_addr/10 "/>
</bind>
</comp>

<comp id="288" class="1004" name="store_ln31_access_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="8" slack="0"/>
<pin id="290" dir="0" index="1" bw="8" slack="0"/>
<pin id="291" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="292" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/10 "/>
</bind>
</comp>

<comp id="294" class="1004" name="store_ln31_access_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="8" slack="0"/>
<pin id="296" dir="0" index="1" bw="8" slack="0"/>
<pin id="297" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="298" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/10 "/>
</bind>
</comp>

<comp id="300" class="1004" name="store_ln31_access_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="8" slack="0"/>
<pin id="302" dir="0" index="1" bw="8" slack="0"/>
<pin id="303" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="304" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/10 "/>
</bind>
</comp>

<comp id="306" class="1004" name="store_ln31_access_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="8" slack="0"/>
<pin id="308" dir="0" index="1" bw="8" slack="0"/>
<pin id="309" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="310" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/10 "/>
</bind>
</comp>

<comp id="312" class="1004" name="store_ln31_access_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="8" slack="0"/>
<pin id="314" dir="0" index="1" bw="8" slack="0"/>
<pin id="315" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="316" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/10 "/>
</bind>
</comp>

<comp id="318" class="1004" name="store_ln31_access_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="8" slack="0"/>
<pin id="320" dir="0" index="1" bw="8" slack="0"/>
<pin id="321" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="322" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/10 "/>
</bind>
</comp>

<comp id="324" class="1004" name="store_ln31_access_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="8" slack="0"/>
<pin id="326" dir="0" index="1" bw="8" slack="0"/>
<pin id="327" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="328" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/10 "/>
</bind>
</comp>

<comp id="330" class="1004" name="store_ln31_access_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="8" slack="0"/>
<pin id="332" dir="0" index="1" bw="8" slack="0"/>
<pin id="333" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="334" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/10 "/>
</bind>
</comp>

<comp id="336" class="1004" name="store_ln31_access_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="8" slack="0"/>
<pin id="338" dir="0" index="1" bw="8" slack="0"/>
<pin id="339" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="340" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/10 "/>
</bind>
</comp>

<comp id="342" class="1004" name="store_ln31_access_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="8" slack="0"/>
<pin id="344" dir="0" index="1" bw="8" slack="0"/>
<pin id="345" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="346" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/10 "/>
</bind>
</comp>

<comp id="348" class="1004" name="store_ln31_access_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="8" slack="0"/>
<pin id="350" dir="0" index="1" bw="8" slack="0"/>
<pin id="351" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="352" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/10 "/>
</bind>
</comp>

<comp id="354" class="1004" name="store_ln31_access_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="8" slack="0"/>
<pin id="356" dir="0" index="1" bw="8" slack="0"/>
<pin id="357" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="358" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/10 "/>
</bind>
</comp>

<comp id="360" class="1004" name="store_ln31_access_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="8" slack="0"/>
<pin id="362" dir="0" index="1" bw="8" slack="0"/>
<pin id="363" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="364" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/10 "/>
</bind>
</comp>

<comp id="366" class="1004" name="store_ln31_access_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="8" slack="0"/>
<pin id="368" dir="0" index="1" bw="8" slack="0"/>
<pin id="369" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="370" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/10 "/>
</bind>
</comp>

<comp id="372" class="1004" name="store_ln31_access_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="8" slack="0"/>
<pin id="374" dir="0" index="1" bw="8" slack="0"/>
<pin id="375" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="376" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/10 "/>
</bind>
</comp>

<comp id="378" class="1004" name="store_ln31_access_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="8" slack="0"/>
<pin id="380" dir="0" index="1" bw="8" slack="0"/>
<pin id="381" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="382" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/10 "/>
</bind>
</comp>

<comp id="384" class="1004" name="store_ln0_store_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="0"/>
<pin id="386" dir="0" index="1" bw="13" slack="0"/>
<pin id="387" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="389" class="1004" name="store_ln0_store_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="0"/>
<pin id="391" dir="0" index="1" bw="32" slack="0"/>
<pin id="392" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="store_ln0_store_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="0"/>
<pin id="396" dir="0" index="1" bw="32" slack="0"/>
<pin id="397" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="399" class="1004" name="itr_1_load_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="13" slack="0"/>
<pin id="401" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="itr_1/1 "/>
</bind>
</comp>

<comp id="402" class="1004" name="icmp_ln25_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="13" slack="0"/>
<pin id="404" dir="0" index="1" bw="13" slack="0"/>
<pin id="405" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="add_ln25_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="13" slack="0"/>
<pin id="410" dir="0" index="1" bw="1" slack="0"/>
<pin id="411" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25/1 "/>
</bind>
</comp>

<comp id="414" class="1004" name="itr_cast_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="13" slack="0"/>
<pin id="416" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="itr_cast/1 "/>
</bind>
</comp>

<comp id="418" class="1004" name="trunc_ln31_2_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="13" slack="0"/>
<pin id="420" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln31_2/1 "/>
</bind>
</comp>

<comp id="422" class="1004" name="add_ln31_1_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="13" slack="0"/>
<pin id="424" dir="0" index="1" bw="64" slack="0"/>
<pin id="425" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31_1/1 "/>
</bind>
</comp>

<comp id="428" class="1004" name="trunc_ln31_4_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="62" slack="0"/>
<pin id="430" dir="0" index="1" bw="64" slack="0"/>
<pin id="431" dir="0" index="2" bw="3" slack="0"/>
<pin id="432" dir="0" index="3" bw="7" slack="0"/>
<pin id="433" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln31_4/1 "/>
</bind>
</comp>

<comp id="438" class="1004" name="sext_ln31_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="62" slack="0"/>
<pin id="440" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln31/1 "/>
</bind>
</comp>

<comp id="442" class="1004" name="gmem0_addr_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="0"/>
<pin id="444" dir="0" index="1" bw="62" slack="0"/>
<pin id="445" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr/1 "/>
</bind>
</comp>

<comp id="448" class="1004" name="add_ln31_2_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="2" slack="0"/>
<pin id="450" dir="0" index="1" bw="2" slack="0"/>
<pin id="451" dir="1" index="2" bw="2" slack="9"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31_2/1 "/>
</bind>
</comp>

<comp id="454" class="1004" name="store_ln25_store_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="13" slack="0"/>
<pin id="456" dir="0" index="1" bw="13" slack="0"/>
<pin id="457" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/1 "/>
</bind>
</comp>

<comp id="459" class="1004" name="j_load_load_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="32" slack="9"/>
<pin id="461" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/10 "/>
</bind>
</comp>

<comp id="462" class="1004" name="i_load_load_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="9"/>
<pin id="464" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/10 "/>
</bind>
</comp>

<comp id="465" class="1004" name="icmp_ln27_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="32" slack="0"/>
<pin id="467" dir="0" index="1" bw="8" slack="0"/>
<pin id="468" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27/10 "/>
</bind>
</comp>

<comp id="471" class="1004" name="add_ln29_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="32" slack="0"/>
<pin id="473" dir="0" index="1" bw="1" slack="0"/>
<pin id="474" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/10 "/>
</bind>
</comp>

<comp id="477" class="1004" name="j_1_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="1" slack="0"/>
<pin id="479" dir="0" index="1" bw="1" slack="0"/>
<pin id="480" dir="0" index="2" bw="32" slack="0"/>
<pin id="481" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_1/10 "/>
</bind>
</comp>

<comp id="485" class="1004" name="trunc_ln27_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="32" slack="0"/>
<pin id="487" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27/10 "/>
</bind>
</comp>

<comp id="489" class="1004" name="i_2_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="1" slack="0"/>
<pin id="491" dir="0" index="1" bw="32" slack="0"/>
<pin id="492" dir="0" index="2" bw="32" slack="0"/>
<pin id="493" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_2/10 "/>
</bind>
</comp>

<comp id="497" class="1004" name="trunc_ln31_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="32" slack="0"/>
<pin id="499" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln31/10 "/>
</bind>
</comp>

<comp id="501" class="1004" name="shl_ln_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="12" slack="0"/>
<pin id="503" dir="0" index="1" bw="6" slack="0"/>
<pin id="504" dir="0" index="2" bw="1" slack="0"/>
<pin id="505" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/10 "/>
</bind>
</comp>

<comp id="509" class="1004" name="trunc_ln31_1_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="32" slack="0"/>
<pin id="511" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln31_1/10 "/>
</bind>
</comp>

<comp id="513" class="1004" name="add_ln31_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="12" slack="0"/>
<pin id="515" dir="0" index="1" bw="12" slack="0"/>
<pin id="516" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/10 "/>
</bind>
</comp>

<comp id="519" class="1004" name="lshr_ln_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="8" slack="0"/>
<pin id="521" dir="0" index="1" bw="12" slack="0"/>
<pin id="522" dir="0" index="2" bw="4" slack="0"/>
<pin id="523" dir="0" index="3" bw="5" slack="0"/>
<pin id="524" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/10 "/>
</bind>
</comp>

<comp id="529" class="1004" name="zext_ln31_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="8" slack="0"/>
<pin id="531" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31/10 "/>
</bind>
</comp>

<comp id="549" class="1004" name="shl_ln31_1_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="5" slack="0"/>
<pin id="551" dir="0" index="1" bw="2" slack="9"/>
<pin id="552" dir="0" index="2" bw="1" slack="0"/>
<pin id="553" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln31_1/10 "/>
</bind>
</comp>

<comp id="556" class="1004" name="zext_ln31_1_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="5" slack="0"/>
<pin id="558" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_1/10 "/>
</bind>
</comp>

<comp id="560" class="1004" name="lshr_ln31_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="32" slack="1"/>
<pin id="562" dir="0" index="1" bw="5" slack="0"/>
<pin id="563" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln31/10 "/>
</bind>
</comp>

<comp id="565" class="1004" name="trunc_ln31_3_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="32" slack="0"/>
<pin id="567" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln31_3/10 "/>
</bind>
</comp>

<comp id="585" class="1004" name="j_2_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="32" slack="0"/>
<pin id="587" dir="0" index="1" bw="1" slack="0"/>
<pin id="588" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/10 "/>
</bind>
</comp>

<comp id="591" class="1004" name="store_ln25_store_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="32" slack="0"/>
<pin id="593" dir="0" index="1" bw="32" slack="9"/>
<pin id="594" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/10 "/>
</bind>
</comp>

<comp id="596" class="1004" name="store_ln25_store_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="32" slack="0"/>
<pin id="598" dir="0" index="1" bw="32" slack="9"/>
<pin id="599" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/10 "/>
</bind>
</comp>

<comp id="601" class="1005" name="j_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="32" slack="0"/>
<pin id="603" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="608" class="1005" name="i_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="32" slack="0"/>
<pin id="610" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="615" class="1005" name="itr_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="13" slack="0"/>
<pin id="617" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="itr "/>
</bind>
</comp>

<comp id="622" class="1005" name="icmp_ln25_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="1" slack="8"/>
<pin id="624" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln25 "/>
</bind>
</comp>

<comp id="626" class="1005" name="gmem0_addr_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="32" slack="1"/>
<pin id="628" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr "/>
</bind>
</comp>

<comp id="632" class="1005" name="add_ln31_2_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="2" slack="9"/>
<pin id="634" dir="1" index="1" bw="2" slack="9"/>
</pin_list>
<bind>
<opset="add_ln31_2 "/>
</bind>
</comp>

<comp id="637" class="1005" name="gmem0_addr_read_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="32" slack="1"/>
<pin id="639" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="143"><net_src comp="38" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="38" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="38" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="156"><net_src comp="58" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="36" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="60" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="34" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="169"><net_src comp="80" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="38" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="175"><net_src comp="82" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="181"><net_src comp="2" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="104" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="188"><net_src comp="4" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="104" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="195"><net_src comp="6" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="104" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="202"><net_src comp="8" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="104" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="209"><net_src comp="10" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="104" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="216"><net_src comp="12" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="104" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="223"><net_src comp="14" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="104" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="230"><net_src comp="16" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="104" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="237"><net_src comp="18" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="104" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="244"><net_src comp="20" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="104" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="251"><net_src comp="22" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="104" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="258"><net_src comp="24" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="104" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="265"><net_src comp="26" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="104" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="272"><net_src comp="28" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="104" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="279"><net_src comp="30" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="104" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="286"><net_src comp="32" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="104" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="293"><net_src comp="274" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="299"><net_src comp="267" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="305"><net_src comp="260" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="311"><net_src comp="253" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="317"><net_src comp="246" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="323"><net_src comp="239" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="329"><net_src comp="232" pin="3"/><net_sink comp="324" pin=0"/></net>

<net id="335"><net_src comp="225" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="341"><net_src comp="218" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="347"><net_src comp="211" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="353"><net_src comp="204" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="359"><net_src comp="197" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="365"><net_src comp="190" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="371"><net_src comp="183" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="377"><net_src comp="176" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="383"><net_src comp="281" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="388"><net_src comp="62" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="393"><net_src comp="44" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="398"><net_src comp="44" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="406"><net_src comp="399" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="70" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="412"><net_src comp="399" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="72" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="417"><net_src comp="399" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="421"><net_src comp="399" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="426"><net_src comp="414" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="158" pin="2"/><net_sink comp="422" pin=1"/></net>

<net id="434"><net_src comp="74" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="435"><net_src comp="422" pin="2"/><net_sink comp="428" pin=1"/></net>

<net id="436"><net_src comp="76" pin="0"/><net_sink comp="428" pin=2"/></net>

<net id="437"><net_src comp="78" pin="0"/><net_sink comp="428" pin=3"/></net>

<net id="441"><net_src comp="428" pin="4"/><net_sink comp="438" pin=0"/></net>

<net id="446"><net_src comp="0" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="438" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="452"><net_src comp="418" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="152" pin="2"/><net_sink comp="448" pin=1"/></net>

<net id="458"><net_src comp="408" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="469"><net_src comp="459" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="92" pin="0"/><net_sink comp="465" pin=1"/></net>

<net id="475"><net_src comp="462" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="38" pin="0"/><net_sink comp="471" pin=1"/></net>

<net id="482"><net_src comp="465" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="483"><net_src comp="44" pin="0"/><net_sink comp="477" pin=1"/></net>

<net id="484"><net_src comp="459" pin="1"/><net_sink comp="477" pin=2"/></net>

<net id="488"><net_src comp="477" pin="3"/><net_sink comp="485" pin=0"/></net>

<net id="494"><net_src comp="465" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="495"><net_src comp="471" pin="2"/><net_sink comp="489" pin=1"/></net>

<net id="496"><net_src comp="462" pin="1"/><net_sink comp="489" pin=2"/></net>

<net id="500"><net_src comp="489" pin="3"/><net_sink comp="497" pin=0"/></net>

<net id="506"><net_src comp="94" pin="0"/><net_sink comp="501" pin=0"/></net>

<net id="507"><net_src comp="497" pin="1"/><net_sink comp="501" pin=1"/></net>

<net id="508"><net_src comp="96" pin="0"/><net_sink comp="501" pin=2"/></net>

<net id="512"><net_src comp="477" pin="3"/><net_sink comp="509" pin=0"/></net>

<net id="517"><net_src comp="501" pin="3"/><net_sink comp="513" pin=0"/></net>

<net id="518"><net_src comp="485" pin="1"/><net_sink comp="513" pin=1"/></net>

<net id="525"><net_src comp="98" pin="0"/><net_sink comp="519" pin=0"/></net>

<net id="526"><net_src comp="513" pin="2"/><net_sink comp="519" pin=1"/></net>

<net id="527"><net_src comp="100" pin="0"/><net_sink comp="519" pin=2"/></net>

<net id="528"><net_src comp="102" pin="0"/><net_sink comp="519" pin=3"/></net>

<net id="532"><net_src comp="519" pin="4"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="534"><net_src comp="529" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="535"><net_src comp="529" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="536"><net_src comp="529" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="537"><net_src comp="529" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="538"><net_src comp="529" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="539"><net_src comp="529" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="540"><net_src comp="529" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="541"><net_src comp="529" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="542"><net_src comp="529" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="543"><net_src comp="529" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="544"><net_src comp="529" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="545"><net_src comp="529" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="546"><net_src comp="529" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="547"><net_src comp="529" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="548"><net_src comp="529" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="554"><net_src comp="106" pin="0"/><net_sink comp="549" pin=0"/></net>

<net id="555"><net_src comp="108" pin="0"/><net_sink comp="549" pin=2"/></net>

<net id="559"><net_src comp="549" pin="3"/><net_sink comp="556" pin=0"/></net>

<net id="564"><net_src comp="556" pin="1"/><net_sink comp="560" pin=1"/></net>

<net id="568"><net_src comp="560" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="570"><net_src comp="565" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="571"><net_src comp="565" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="572"><net_src comp="565" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="573"><net_src comp="565" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="574"><net_src comp="565" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="575"><net_src comp="565" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="576"><net_src comp="565" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="577"><net_src comp="565" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="578"><net_src comp="565" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="579"><net_src comp="565" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="580"><net_src comp="565" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="581"><net_src comp="565" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="582"><net_src comp="565" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="583"><net_src comp="565" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="584"><net_src comp="565" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="589"><net_src comp="477" pin="3"/><net_sink comp="585" pin=0"/></net>

<net id="590"><net_src comp="38" pin="0"/><net_sink comp="585" pin=1"/></net>

<net id="595"><net_src comp="489" pin="3"/><net_sink comp="591" pin=0"/></net>

<net id="600"><net_src comp="585" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="604"><net_src comp="140" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="606"><net_src comp="601" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="607"><net_src comp="601" pin="1"/><net_sink comp="596" pin=1"/></net>

<net id="611"><net_src comp="144" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="613"><net_src comp="608" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="614"><net_src comp="608" pin="1"/><net_sink comp="591" pin=1"/></net>

<net id="618"><net_src comp="148" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="620"><net_src comp="615" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="621"><net_src comp="615" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="625"><net_src comp="402" pin="2"/><net_sink comp="622" pin=0"/></net>

<net id="629"><net_src comp="442" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="631"><net_src comp="626" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="635"><net_src comp="448" pin="2"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="549" pin=1"/></net>

<net id="640"><net_src comp="171" pin="2"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="560" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A_V | {10 }
	Port: A_V_1 | {10 }
	Port: A_V_2 | {10 }
	Port: A_V_3 | {10 }
	Port: A_V_4 | {10 }
	Port: A_V_5 | {10 }
	Port: A_V_6 | {10 }
	Port: A_V_7 | {10 }
	Port: A_V_8 | {10 }
	Port: A_V_9 | {10 }
	Port: A_V_10 | {10 }
	Port: A_V_11 | {10 }
	Port: A_V_12 | {10 }
	Port: A_V_13 | {10 }
	Port: A_V_14 | {10 }
	Port: A_V_15 | {10 }
 - Input state : 
	Port: mult_hw_Pipeline_readA : gmem0 | {2 3 4 5 6 7 8 9 }
	Port: mult_hw_Pipeline_readA : in1 | {1 }
	Port: mult_hw_Pipeline_readA : trunc_ln | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		itr_1 : 1
		icmp_ln25 : 2
		add_ln25 : 2
		br_ln25 : 3
		itr_cast : 2
		trunc_ln31_2 : 2
		add_ln31_1 : 3
		trunc_ln31_4 : 4
		sext_ln31 : 5
		gmem0_addr : 6
		add_ln31_2 : 3
		store_ln25 : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		icmp_ln27 : 1
		add_ln29 : 1
		j_1 : 2
		trunc_ln27 : 3
		i_2 : 2
		trunc_ln31 : 3
		shl_ln : 4
		trunc_ln31_1 : 3
		add_ln31 : 5
		lshr_ln : 6
		zext_ln31 : 7
		A_V_addr : 8
		A_V_1_addr : 8
		A_V_2_addr : 8
		A_V_3_addr : 8
		A_V_4_addr : 8
		A_V_5_addr : 8
		A_V_6_addr : 8
		A_V_7_addr : 8
		A_V_8_addr : 8
		A_V_9_addr : 8
		A_V_10_addr : 8
		A_V_11_addr : 8
		A_V_12_addr : 8
		A_V_13_addr : 8
		A_V_14_addr : 8
		A_V_15_addr : 8
		zext_ln31_1 : 1
		lshr_ln31 : 2
		trunc_ln31_3 : 3
		switch_ln31 : 4
		store_ln31 : 9
		store_ln31 : 9
		store_ln31 : 9
		store_ln31 : 9
		store_ln31 : 9
		store_ln31 : 9
		store_ln31 : 9
		store_ln31 : 9
		store_ln31 : 9
		store_ln31 : 9
		store_ln31 : 9
		store_ln31 : 9
		store_ln31 : 9
		store_ln31 : 9
		store_ln31 : 9
		store_ln31 : 9
		j_2 : 3
		store_ln25 : 3
		store_ln25 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |       add_ln25_fu_408       |    0    |    20   |
|          |      add_ln31_1_fu_422      |    0    |    71   |
|    add   |      add_ln31_2_fu_448      |    0    |    9    |
|          |       add_ln29_fu_471       |    0    |    39   |
|          |       add_ln31_fu_513       |    0    |    19   |
|          |          j_2_fu_585         |    0    |    39   |
|----------|-----------------------------|---------|---------|
|   lshr   |       lshr_ln31_fu_560      |    0    |    92   |
|----------|-----------------------------|---------|---------|
|  select  |          j_1_fu_477         |    0    |    32   |
|          |          i_2_fu_489         |    0    |    32   |
|----------|-----------------------------|---------|---------|
|   icmp   |       icmp_ln25_fu_402      |    0    |    12   |
|          |       icmp_ln27_fu_465      |    0    |    20   |
|----------|-----------------------------|---------|---------|
|          |  trunc_ln_read_read_fu_152  |    0    |    0    |
|   read   |     in1_read_read_fu_158    |    0    |    0    |
|          | gmem0_addr_read_read_fu_171 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|  readreq |      grp_readreq_fu_164     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |       itr_cast_fu_414       |    0    |    0    |
|   zext   |       zext_ln31_fu_529      |    0    |    0    |
|          |      zext_ln31_1_fu_556     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |     trunc_ln31_2_fu_418     |    0    |    0    |
|          |      trunc_ln27_fu_485      |    0    |    0    |
|   trunc  |      trunc_ln31_fu_497      |    0    |    0    |
|          |     trunc_ln31_1_fu_509     |    0    |    0    |
|          |     trunc_ln31_3_fu_565     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|partselect|     trunc_ln31_4_fu_428     |    0    |    0    |
|          |        lshr_ln_fu_519       |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   sext   |       sext_ln31_fu_438      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|bitconcatenate|        shl_ln_fu_501        |    0    |    0    |
|          |      shl_ln31_1_fu_549      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   385   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   add_ln31_2_reg_632  |    2   |
|gmem0_addr_read_reg_637|   32   |
|   gmem0_addr_reg_626  |   32   |
|       i_reg_608       |   32   |
|   icmp_ln25_reg_622   |    1   |
|      itr_reg_615      |   13   |
|       j_reg_601       |   32   |
+-----------------------+--------+
|         Total         |   144  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   385  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   144  |    -   |
+-----------+--------+--------+
|   Total   |   144  |   385  |
+-----------+--------+--------+
