;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* LED */
LED__0__INTTYPE EQU CYREG_PICU6_INTTYPE7
LED__0__MASK EQU 0x80
LED__0__PC EQU CYREG_PRT6_PC7
LED__0__PORT EQU 6
LED__0__SHIFT EQU 7
LED__AG EQU CYREG_PRT6_AG
LED__AMUX EQU CYREG_PRT6_AMUX
LED__BIE EQU CYREG_PRT6_BIE
LED__BIT_MASK EQU CYREG_PRT6_BIT_MASK
LED__BYP EQU CYREG_PRT6_BYP
LED__CTL EQU CYREG_PRT6_CTL
LED__DM0 EQU CYREG_PRT6_DM0
LED__DM1 EQU CYREG_PRT6_DM1
LED__DM2 EQU CYREG_PRT6_DM2
LED__DR EQU CYREG_PRT6_DR
LED__INP_DIS EQU CYREG_PRT6_INP_DIS
LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
LED__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
LED__LCD_EN EQU CYREG_PRT6_LCD_EN
LED__MASK EQU 0x80
LED__PORT EQU 6
LED__PRT EQU CYREG_PRT6_PRT
LED__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
LED__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
LED__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
LED__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
LED__PS EQU CYREG_PRT6_PS
LED__SHIFT EQU 7
LED__SLW EQU CYREG_PRT6_SLW

/* PRS */
PRS_ClkSp_CtrlReg__0__MASK EQU 0x01
PRS_ClkSp_CtrlReg__0__POS EQU 0
PRS_ClkSp_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
PRS_ClkSp_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
PRS_ClkSp_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
PRS_ClkSp_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
PRS_ClkSp_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
PRS_ClkSp_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB04_05_MSK
PRS_ClkSp_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
PRS_ClkSp_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB04_05_MSK
PRS_ClkSp_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
PRS_ClkSp_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
PRS_ClkSp_CtrlReg__CONTROL_REG EQU CYREG_B1_UDB04_CTL
PRS_ClkSp_CtrlReg__CONTROL_ST_REG EQU CYREG_B1_UDB04_ST_CTL
PRS_ClkSp_CtrlReg__COUNT_REG EQU CYREG_B1_UDB04_CTL
PRS_ClkSp_CtrlReg__COUNT_ST_REG EQU CYREG_B1_UDB04_ST_CTL
PRS_ClkSp_CtrlReg__MASK EQU 0x01
PRS_ClkSp_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
PRS_ClkSp_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
PRS_ClkSp_CtrlReg__PERIOD_REG EQU CYREG_B1_UDB04_MSK
PRS_sC16_PRSdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
PRS_sC16_PRSdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
PRS_sC16_PRSdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
PRS_sC16_PRSdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
PRS_sC16_PRSdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
PRS_sC16_PRSdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
PRS_sC16_PRSdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
PRS_sC16_PRSdp_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
PRS_sC16_PRSdp_u0__A0_REG EQU CYREG_B1_UDB04_A0
PRS_sC16_PRSdp_u0__A1_REG EQU CYREG_B1_UDB04_A1
PRS_sC16_PRSdp_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
PRS_sC16_PRSdp_u0__D0_REG EQU CYREG_B1_UDB04_D0
PRS_sC16_PRSdp_u0__D1_REG EQU CYREG_B1_UDB04_D1
PRS_sC16_PRSdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
PRS_sC16_PRSdp_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
PRS_sC16_PRSdp_u0__F0_REG EQU CYREG_B1_UDB04_F0
PRS_sC16_PRSdp_u0__F1_REG EQU CYREG_B1_UDB04_F1
PRS_sC16_PRSdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
PRS_sC16_PRSdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
PRS_sC16_PRSdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
PRS_sC16_PRSdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
PRS_sC16_PRSdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
PRS_sC16_PRSdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
PRS_sC16_PRSdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
PRS_sC16_PRSdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
PRS_sC16_PRSdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
PRS_sC16_PRSdp_u1__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
PRS_sC16_PRSdp_u1__A0_REG EQU CYREG_B1_UDB05_A0
PRS_sC16_PRSdp_u1__A1_REG EQU CYREG_B1_UDB05_A1
PRS_sC16_PRSdp_u1__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
PRS_sC16_PRSdp_u1__D0_REG EQU CYREG_B1_UDB05_D0
PRS_sC16_PRSdp_u1__D1_REG EQU CYREG_B1_UDB05_D1
PRS_sC16_PRSdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
PRS_sC16_PRSdp_u1__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
PRS_sC16_PRSdp_u1__F0_REG EQU CYREG_B1_UDB05_F0
PRS_sC16_PRSdp_u1__F1_REG EQU CYREG_B1_UDB05_F1

/* ADC_1 */
ADC_1_ADC_SAR__CLK EQU CYREG_SAR0_CLK
ADC_1_ADC_SAR__CSR0 EQU CYREG_SAR0_CSR0
ADC_1_ADC_SAR__CSR1 EQU CYREG_SAR0_CSR1
ADC_1_ADC_SAR__CSR2 EQU CYREG_SAR0_CSR2
ADC_1_ADC_SAR__CSR3 EQU CYREG_SAR0_CSR3
ADC_1_ADC_SAR__CSR4 EQU CYREG_SAR0_CSR4
ADC_1_ADC_SAR__CSR5 EQU CYREG_SAR0_CSR5
ADC_1_ADC_SAR__CSR6 EQU CYREG_SAR0_CSR6
ADC_1_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_1_ADC_SAR__PM_ACT_MSK EQU 0x01
ADC_1_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_1_ADC_SAR__PM_STBY_MSK EQU 0x01
ADC_1_ADC_SAR__SW0 EQU CYREG_SAR0_SW0
ADC_1_ADC_SAR__SW2 EQU CYREG_SAR0_SW2
ADC_1_ADC_SAR__SW3 EQU CYREG_SAR0_SW3
ADC_1_ADC_SAR__SW4 EQU CYREG_SAR0_SW4
ADC_1_ADC_SAR__SW6 EQU CYREG_SAR0_SW6
ADC_1_ADC_SAR__TR0 EQU CYREG_SAR0_TR0
ADC_1_ADC_SAR__WRK0 EQU CYREG_SAR0_WRK0
ADC_1_ADC_SAR__WRK1 EQU CYREG_SAR0_WRK1
ADC_1_Bypass__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
ADC_1_Bypass__0__MASK EQU 0x10
ADC_1_Bypass__0__PC EQU CYREG_PRT0_PC4
ADC_1_Bypass__0__PORT EQU 0
ADC_1_Bypass__0__SHIFT EQU 4
ADC_1_Bypass__AG EQU CYREG_PRT0_AG
ADC_1_Bypass__AMUX EQU CYREG_PRT0_AMUX
ADC_1_Bypass__BIE EQU CYREG_PRT0_BIE
ADC_1_Bypass__BIT_MASK EQU CYREG_PRT0_BIT_MASK
ADC_1_Bypass__BYP EQU CYREG_PRT0_BYP
ADC_1_Bypass__CTL EQU CYREG_PRT0_CTL
ADC_1_Bypass__DM0 EQU CYREG_PRT0_DM0
ADC_1_Bypass__DM1 EQU CYREG_PRT0_DM1
ADC_1_Bypass__DM2 EQU CYREG_PRT0_DM2
ADC_1_Bypass__DR EQU CYREG_PRT0_DR
ADC_1_Bypass__INP_DIS EQU CYREG_PRT0_INP_DIS
ADC_1_Bypass__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
ADC_1_Bypass__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
ADC_1_Bypass__LCD_EN EQU CYREG_PRT0_LCD_EN
ADC_1_Bypass__MASK EQU 0x10
ADC_1_Bypass__PORT EQU 0
ADC_1_Bypass__PRT EQU CYREG_PRT0_PRT
ADC_1_Bypass__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
ADC_1_Bypass__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
ADC_1_Bypass__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
ADC_1_Bypass__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
ADC_1_Bypass__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
ADC_1_Bypass__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
ADC_1_Bypass__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
ADC_1_Bypass__PS EQU CYREG_PRT0_PS
ADC_1_Bypass__SHIFT EQU 4
ADC_1_Bypass__SLW EQU CYREG_PRT0_SLW
ADC_1_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_1_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_1_IRQ__INTC_MASK EQU 0x01
ADC_1_IRQ__INTC_NUMBER EQU 0
ADC_1_IRQ__INTC_PRIOR_NUM EQU 7
ADC_1_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
ADC_1_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_1_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* ADC_2 */
ADC_2_ADC_SAR__CLK EQU CYREG_SAR1_CLK
ADC_2_ADC_SAR__CSR0 EQU CYREG_SAR1_CSR0
ADC_2_ADC_SAR__CSR1 EQU CYREG_SAR1_CSR1
ADC_2_ADC_SAR__CSR2 EQU CYREG_SAR1_CSR2
ADC_2_ADC_SAR__CSR3 EQU CYREG_SAR1_CSR3
ADC_2_ADC_SAR__CSR4 EQU CYREG_SAR1_CSR4
ADC_2_ADC_SAR__CSR5 EQU CYREG_SAR1_CSR5
ADC_2_ADC_SAR__CSR6 EQU CYREG_SAR1_CSR6
ADC_2_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_2_ADC_SAR__PM_ACT_MSK EQU 0x02
ADC_2_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_2_ADC_SAR__PM_STBY_MSK EQU 0x02
ADC_2_ADC_SAR__SW0 EQU CYREG_SAR1_SW0
ADC_2_ADC_SAR__SW2 EQU CYREG_SAR1_SW2
ADC_2_ADC_SAR__SW3 EQU CYREG_SAR1_SW3
ADC_2_ADC_SAR__SW4 EQU CYREG_SAR1_SW4
ADC_2_ADC_SAR__SW6 EQU CYREG_SAR1_SW6
ADC_2_ADC_SAR__TR0 EQU CYREG_SAR1_TR0
ADC_2_ADC_SAR__WRK0 EQU CYREG_SAR1_WRK0
ADC_2_ADC_SAR__WRK1 EQU CYREG_SAR1_WRK1
ADC_2_Bypass__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
ADC_2_Bypass__0__MASK EQU 0x04
ADC_2_Bypass__0__PC EQU CYREG_PRT0_PC2
ADC_2_Bypass__0__PORT EQU 0
ADC_2_Bypass__0__SHIFT EQU 2
ADC_2_Bypass__AG EQU CYREG_PRT0_AG
ADC_2_Bypass__AMUX EQU CYREG_PRT0_AMUX
ADC_2_Bypass__BIE EQU CYREG_PRT0_BIE
ADC_2_Bypass__BIT_MASK EQU CYREG_PRT0_BIT_MASK
ADC_2_Bypass__BYP EQU CYREG_PRT0_BYP
ADC_2_Bypass__CTL EQU CYREG_PRT0_CTL
ADC_2_Bypass__DM0 EQU CYREG_PRT0_DM0
ADC_2_Bypass__DM1 EQU CYREG_PRT0_DM1
ADC_2_Bypass__DM2 EQU CYREG_PRT0_DM2
ADC_2_Bypass__DR EQU CYREG_PRT0_DR
ADC_2_Bypass__INP_DIS EQU CYREG_PRT0_INP_DIS
ADC_2_Bypass__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
ADC_2_Bypass__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
ADC_2_Bypass__LCD_EN EQU CYREG_PRT0_LCD_EN
ADC_2_Bypass__MASK EQU 0x04
ADC_2_Bypass__PORT EQU 0
ADC_2_Bypass__PRT EQU CYREG_PRT0_PRT
ADC_2_Bypass__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
ADC_2_Bypass__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
ADC_2_Bypass__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
ADC_2_Bypass__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
ADC_2_Bypass__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
ADC_2_Bypass__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
ADC_2_Bypass__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
ADC_2_Bypass__PS EQU CYREG_PRT0_PS
ADC_2_Bypass__SHIFT EQU 2
ADC_2_Bypass__SLW EQU CYREG_PRT0_SLW
ADC_2_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_2_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_2_IRQ__INTC_MASK EQU 0x02
ADC_2_IRQ__INTC_NUMBER EQU 1
ADC_2_IRQ__INTC_PRIOR_NUM EQU 7
ADC_2_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
ADC_2_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_2_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Button */
Button__0__INTTYPE EQU CYREG_PICU1_INTTYPE2
Button__0__MASK EQU 0x04
Button__0__PC EQU CYREG_PRT1_PC2
Button__0__PORT EQU 1
Button__0__SHIFT EQU 2
Button__AG EQU CYREG_PRT1_AG
Button__AMUX EQU CYREG_PRT1_AMUX
Button__BIE EQU CYREG_PRT1_BIE
Button__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Button__BYP EQU CYREG_PRT1_BYP
Button__CTL EQU CYREG_PRT1_CTL
Button__DM0 EQU CYREG_PRT1_DM0
Button__DM1 EQU CYREG_PRT1_DM1
Button__DM2 EQU CYREG_PRT1_DM2
Button__DR EQU CYREG_PRT1_DR
Button__INP_DIS EQU CYREG_PRT1_INP_DIS
Button__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Button__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Button__LCD_EN EQU CYREG_PRT1_LCD_EN
Button__MASK EQU 0x04
Button__PORT EQU 1
Button__PRT EQU CYREG_PRT1_PRT
Button__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Button__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Button__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Button__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Button__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Button__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Button__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Button__PS EQU CYREG_PRT1_PS
Button__SHIFT EQU 2
Button__SLW EQU CYREG_PRT1_SLW

/* DigIn_0 */
DigIn_0__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
DigIn_0__0__MASK EQU 0x01
DigIn_0__0__PC EQU CYREG_PRT3_PC0
DigIn_0__0__PORT EQU 3
DigIn_0__0__SHIFT EQU 0
DigIn_0__AG EQU CYREG_PRT3_AG
DigIn_0__AMUX EQU CYREG_PRT3_AMUX
DigIn_0__BIE EQU CYREG_PRT3_BIE
DigIn_0__BIT_MASK EQU CYREG_PRT3_BIT_MASK
DigIn_0__BYP EQU CYREG_PRT3_BYP
DigIn_0__CTL EQU CYREG_PRT3_CTL
DigIn_0__DM0 EQU CYREG_PRT3_DM0
DigIn_0__DM1 EQU CYREG_PRT3_DM1
DigIn_0__DM2 EQU CYREG_PRT3_DM2
DigIn_0__DR EQU CYREG_PRT3_DR
DigIn_0__INP_DIS EQU CYREG_PRT3_INP_DIS
DigIn_0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
DigIn_0__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
DigIn_0__LCD_EN EQU CYREG_PRT3_LCD_EN
DigIn_0__MASK EQU 0x01
DigIn_0__PORT EQU 3
DigIn_0__PRT EQU CYREG_PRT3_PRT
DigIn_0__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
DigIn_0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
DigIn_0__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
DigIn_0__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
DigIn_0__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
DigIn_0__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
DigIn_0__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
DigIn_0__PS EQU CYREG_PRT3_PS
DigIn_0__SHIFT EQU 0
DigIn_0__SLW EQU CYREG_PRT3_SLW

/* DigIn_1 */
DigIn_1__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
DigIn_1__0__MASK EQU 0x02
DigIn_1__0__PC EQU CYREG_PRT3_PC1
DigIn_1__0__PORT EQU 3
DigIn_1__0__SHIFT EQU 1
DigIn_1__AG EQU CYREG_PRT3_AG
DigIn_1__AMUX EQU CYREG_PRT3_AMUX
DigIn_1__BIE EQU CYREG_PRT3_BIE
DigIn_1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
DigIn_1__BYP EQU CYREG_PRT3_BYP
DigIn_1__CTL EQU CYREG_PRT3_CTL
DigIn_1__DM0 EQU CYREG_PRT3_DM0
DigIn_1__DM1 EQU CYREG_PRT3_DM1
DigIn_1__DM2 EQU CYREG_PRT3_DM2
DigIn_1__DR EQU CYREG_PRT3_DR
DigIn_1__INP_DIS EQU CYREG_PRT3_INP_DIS
DigIn_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
DigIn_1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
DigIn_1__LCD_EN EQU CYREG_PRT3_LCD_EN
DigIn_1__MASK EQU 0x02
DigIn_1__PORT EQU 3
DigIn_1__PRT EQU CYREG_PRT3_PRT
DigIn_1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
DigIn_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
DigIn_1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
DigIn_1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
DigIn_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
DigIn_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
DigIn_1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
DigIn_1__PS EQU CYREG_PRT3_PS
DigIn_1__SHIFT EQU 1
DigIn_1__SLW EQU CYREG_PRT3_SLW

/* DigIn_2 */
DigIn_2__0__INTTYPE EQU CYREG_PICU3_INTTYPE2
DigIn_2__0__MASK EQU 0x04
DigIn_2__0__PC EQU CYREG_PRT3_PC2
DigIn_2__0__PORT EQU 3
DigIn_2__0__SHIFT EQU 2
DigIn_2__AG EQU CYREG_PRT3_AG
DigIn_2__AMUX EQU CYREG_PRT3_AMUX
DigIn_2__BIE EQU CYREG_PRT3_BIE
DigIn_2__BIT_MASK EQU CYREG_PRT3_BIT_MASK
DigIn_2__BYP EQU CYREG_PRT3_BYP
DigIn_2__CTL EQU CYREG_PRT3_CTL
DigIn_2__DM0 EQU CYREG_PRT3_DM0
DigIn_2__DM1 EQU CYREG_PRT3_DM1
DigIn_2__DM2 EQU CYREG_PRT3_DM2
DigIn_2__DR EQU CYREG_PRT3_DR
DigIn_2__INP_DIS EQU CYREG_PRT3_INP_DIS
DigIn_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
DigIn_2__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
DigIn_2__LCD_EN EQU CYREG_PRT3_LCD_EN
DigIn_2__MASK EQU 0x04
DigIn_2__PORT EQU 3
DigIn_2__PRT EQU CYREG_PRT3_PRT
DigIn_2__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
DigIn_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
DigIn_2__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
DigIn_2__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
DigIn_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
DigIn_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
DigIn_2__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
DigIn_2__PS EQU CYREG_PRT3_PS
DigIn_2__SHIFT EQU 2
DigIn_2__SLW EQU CYREG_PRT3_SLW

/* DigIn_3 */
DigIn_3__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
DigIn_3__0__MASK EQU 0x08
DigIn_3__0__PC EQU CYREG_PRT3_PC3
DigIn_3__0__PORT EQU 3
DigIn_3__0__SHIFT EQU 3
DigIn_3__AG EQU CYREG_PRT3_AG
DigIn_3__AMUX EQU CYREG_PRT3_AMUX
DigIn_3__BIE EQU CYREG_PRT3_BIE
DigIn_3__BIT_MASK EQU CYREG_PRT3_BIT_MASK
DigIn_3__BYP EQU CYREG_PRT3_BYP
DigIn_3__CTL EQU CYREG_PRT3_CTL
DigIn_3__DM0 EQU CYREG_PRT3_DM0
DigIn_3__DM1 EQU CYREG_PRT3_DM1
DigIn_3__DM2 EQU CYREG_PRT3_DM2
DigIn_3__DR EQU CYREG_PRT3_DR
DigIn_3__INP_DIS EQU CYREG_PRT3_INP_DIS
DigIn_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
DigIn_3__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
DigIn_3__LCD_EN EQU CYREG_PRT3_LCD_EN
DigIn_3__MASK EQU 0x08
DigIn_3__PORT EQU 3
DigIn_3__PRT EQU CYREG_PRT3_PRT
DigIn_3__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
DigIn_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
DigIn_3__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
DigIn_3__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
DigIn_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
DigIn_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
DigIn_3__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
DigIn_3__PS EQU CYREG_PRT3_PS
DigIn_3__SHIFT EQU 3
DigIn_3__SLW EQU CYREG_PRT3_SLW

/* DigIn_4 */
DigIn_4__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
DigIn_4__0__MASK EQU 0x10
DigIn_4__0__PC EQU CYREG_PRT3_PC4
DigIn_4__0__PORT EQU 3
DigIn_4__0__SHIFT EQU 4
DigIn_4__AG EQU CYREG_PRT3_AG
DigIn_4__AMUX EQU CYREG_PRT3_AMUX
DigIn_4__BIE EQU CYREG_PRT3_BIE
DigIn_4__BIT_MASK EQU CYREG_PRT3_BIT_MASK
DigIn_4__BYP EQU CYREG_PRT3_BYP
DigIn_4__CTL EQU CYREG_PRT3_CTL
DigIn_4__DM0 EQU CYREG_PRT3_DM0
DigIn_4__DM1 EQU CYREG_PRT3_DM1
DigIn_4__DM2 EQU CYREG_PRT3_DM2
DigIn_4__DR EQU CYREG_PRT3_DR
DigIn_4__INP_DIS EQU CYREG_PRT3_INP_DIS
DigIn_4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
DigIn_4__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
DigIn_4__LCD_EN EQU CYREG_PRT3_LCD_EN
DigIn_4__MASK EQU 0x10
DigIn_4__PORT EQU 3
DigIn_4__PRT EQU CYREG_PRT3_PRT
DigIn_4__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
DigIn_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
DigIn_4__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
DigIn_4__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
DigIn_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
DigIn_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
DigIn_4__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
DigIn_4__PS EQU CYREG_PRT3_PS
DigIn_4__SHIFT EQU 4
DigIn_4__SLW EQU CYREG_PRT3_SLW

/* Scope_A */
Scope_A__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
Scope_A__0__MASK EQU 0x40
Scope_A__0__PC EQU CYREG_PRT3_PC6
Scope_A__0__PORT EQU 3
Scope_A__0__SHIFT EQU 6
Scope_A__AG EQU CYREG_PRT3_AG
Scope_A__AMUX EQU CYREG_PRT3_AMUX
Scope_A__BIE EQU CYREG_PRT3_BIE
Scope_A__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Scope_A__BYP EQU CYREG_PRT3_BYP
Scope_A__CTL EQU CYREG_PRT3_CTL
Scope_A__DM0 EQU CYREG_PRT3_DM0
Scope_A__DM1 EQU CYREG_PRT3_DM1
Scope_A__DM2 EQU CYREG_PRT3_DM2
Scope_A__DR EQU CYREG_PRT3_DR
Scope_A__INP_DIS EQU CYREG_PRT3_INP_DIS
Scope_A__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Scope_A__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Scope_A__LCD_EN EQU CYREG_PRT3_LCD_EN
Scope_A__MASK EQU 0x40
Scope_A__PORT EQU 3
Scope_A__PRT EQU CYREG_PRT3_PRT
Scope_A__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Scope_A__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Scope_A__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Scope_A__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Scope_A__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Scope_A__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Scope_A__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Scope_A__PS EQU CYREG_PRT3_PS
Scope_A__SHIFT EQU 6
Scope_A__SLW EQU CYREG_PRT3_SLW

/* Scope_B */
Scope_B__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
Scope_B__0__MASK EQU 0x80
Scope_B__0__PC EQU CYREG_PRT3_PC7
Scope_B__0__PORT EQU 3
Scope_B__0__SHIFT EQU 7
Scope_B__AG EQU CYREG_PRT3_AG
Scope_B__AMUX EQU CYREG_PRT3_AMUX
Scope_B__BIE EQU CYREG_PRT3_BIE
Scope_B__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Scope_B__BYP EQU CYREG_PRT3_BYP
Scope_B__CTL EQU CYREG_PRT3_CTL
Scope_B__DM0 EQU CYREG_PRT3_DM0
Scope_B__DM1 EQU CYREG_PRT3_DM1
Scope_B__DM2 EQU CYREG_PRT3_DM2
Scope_B__DR EQU CYREG_PRT3_DR
Scope_B__INP_DIS EQU CYREG_PRT3_INP_DIS
Scope_B__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Scope_B__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Scope_B__LCD_EN EQU CYREG_PRT3_LCD_EN
Scope_B__MASK EQU 0x80
Scope_B__PORT EQU 3
Scope_B__PRT EQU CYREG_PRT3_PRT
Scope_B__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Scope_B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Scope_B__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Scope_B__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Scope_B__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Scope_B__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Scope_B__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Scope_B__PS EQU CYREG_PRT3_PS
Scope_B__SHIFT EQU 7
Scope_B__SLW EQU CYREG_PRT3_SLW

/* USBUART */
USBUART_arb_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_arb_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_arb_int__INTC_MASK EQU 0x400000
USBUART_arb_int__INTC_NUMBER EQU 22
USBUART_arb_int__INTC_PRIOR_NUM EQU 7
USBUART_arb_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_22
USBUART_arb_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_arb_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_bus_reset__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_bus_reset__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_bus_reset__INTC_MASK EQU 0x800000
USBUART_bus_reset__INTC_NUMBER EQU 23
USBUART_bus_reset__INTC_PRIOR_NUM EQU 7
USBUART_bus_reset__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_23
USBUART_bus_reset__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_bus_reset__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_Dm__0__INTTYPE EQU CYREG_PICU15_INTTYPE7
USBUART_Dm__0__MASK EQU 0x80
USBUART_Dm__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC1
USBUART_Dm__0__PORT EQU 15
USBUART_Dm__0__SHIFT EQU 7
USBUART_Dm__AG EQU CYREG_PRT15_AG
USBUART_Dm__AMUX EQU CYREG_PRT15_AMUX
USBUART_Dm__BIE EQU CYREG_PRT15_BIE
USBUART_Dm__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_Dm__BYP EQU CYREG_PRT15_BYP
USBUART_Dm__CTL EQU CYREG_PRT15_CTL
USBUART_Dm__DM0 EQU CYREG_PRT15_DM0
USBUART_Dm__DM1 EQU CYREG_PRT15_DM1
USBUART_Dm__DM2 EQU CYREG_PRT15_DM2
USBUART_Dm__DR EQU CYREG_PRT15_DR
USBUART_Dm__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_Dm__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBUART_Dm__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_Dm__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_Dm__MASK EQU 0x80
USBUART_Dm__PORT EQU 15
USBUART_Dm__PRT EQU CYREG_PRT15_PRT
USBUART_Dm__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_Dm__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_Dm__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_Dm__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_Dm__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_Dm__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_Dm__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_Dm__PS EQU CYREG_PRT15_PS
USBUART_Dm__SHIFT EQU 7
USBUART_Dm__SLW EQU CYREG_PRT15_SLW
USBUART_Dp__0__INTTYPE EQU CYREG_PICU15_INTTYPE6
USBUART_Dp__0__MASK EQU 0x40
USBUART_Dp__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC0
USBUART_Dp__0__PORT EQU 15
USBUART_Dp__0__SHIFT EQU 6
USBUART_Dp__AG EQU CYREG_PRT15_AG
USBUART_Dp__AMUX EQU CYREG_PRT15_AMUX
USBUART_Dp__BIE EQU CYREG_PRT15_BIE
USBUART_Dp__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_Dp__BYP EQU CYREG_PRT15_BYP
USBUART_Dp__CTL EQU CYREG_PRT15_CTL
USBUART_Dp__DM0 EQU CYREG_PRT15_DM0
USBUART_Dp__DM1 EQU CYREG_PRT15_DM1
USBUART_Dp__DM2 EQU CYREG_PRT15_DM2
USBUART_Dp__DR EQU CYREG_PRT15_DR
USBUART_Dp__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_Dp__INTSTAT EQU CYREG_PICU15_INTSTAT
USBUART_Dp__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBUART_Dp__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_Dp__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_Dp__MASK EQU 0x40
USBUART_Dp__PORT EQU 15
USBUART_Dp__PRT EQU CYREG_PRT15_PRT
USBUART_Dp__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_Dp__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_Dp__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_Dp__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_Dp__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_Dp__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_Dp__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_Dp__PS EQU CYREG_PRT15_PS
USBUART_Dp__SHIFT EQU 6
USBUART_Dp__SLW EQU CYREG_PRT15_SLW
USBUART_Dp__SNAP EQU CYREG_PICU_15_SNAP_15
USBUART_dp_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_dp_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_dp_int__INTC_MASK EQU 0x1000
USBUART_dp_int__INTC_NUMBER EQU 12
USBUART_dp_int__INTC_PRIOR_NUM EQU 7
USBUART_dp_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_12
USBUART_dp_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_dp_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_ep_0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_0__INTC_MASK EQU 0x1000000
USBUART_ep_0__INTC_NUMBER EQU 24
USBUART_ep_0__INTC_PRIOR_NUM EQU 7
USBUART_ep_0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_24
USBUART_ep_0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_ep_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_1__INTC_MASK EQU 0x04
USBUART_ep_1__INTC_NUMBER EQU 2
USBUART_ep_1__INTC_PRIOR_NUM EQU 7
USBUART_ep_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
USBUART_ep_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_ep_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_2__INTC_MASK EQU 0x08
USBUART_ep_2__INTC_NUMBER EQU 3
USBUART_ep_2__INTC_PRIOR_NUM EQU 7
USBUART_ep_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
USBUART_ep_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_ep_3__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_3__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_3__INTC_MASK EQU 0x10
USBUART_ep_3__INTC_NUMBER EQU 4
USBUART_ep_3__INTC_PRIOR_NUM EQU 7
USBUART_ep_3__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
USBUART_ep_3__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_3__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_sof_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_sof_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_sof_int__INTC_MASK EQU 0x200000
USBUART_sof_int__INTC_NUMBER EQU 21
USBUART_sof_int__INTC_PRIOR_NUM EQU 7
USBUART_sof_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_21
USBUART_sof_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_sof_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_USB__ARB_CFG EQU CYREG_USB_ARB_CFG
USBUART_USB__ARB_EP1_CFG EQU CYREG_USB_ARB_EP1_CFG
USBUART_USB__ARB_EP1_INT_EN EQU CYREG_USB_ARB_EP1_INT_EN
USBUART_USB__ARB_EP1_SR EQU CYREG_USB_ARB_EP1_SR
USBUART_USB__ARB_EP2_CFG EQU CYREG_USB_ARB_EP2_CFG
USBUART_USB__ARB_EP2_INT_EN EQU CYREG_USB_ARB_EP2_INT_EN
USBUART_USB__ARB_EP2_SR EQU CYREG_USB_ARB_EP2_SR
USBUART_USB__ARB_EP3_CFG EQU CYREG_USB_ARB_EP3_CFG
USBUART_USB__ARB_EP3_INT_EN EQU CYREG_USB_ARB_EP3_INT_EN
USBUART_USB__ARB_EP3_SR EQU CYREG_USB_ARB_EP3_SR
USBUART_USB__ARB_EP4_CFG EQU CYREG_USB_ARB_EP4_CFG
USBUART_USB__ARB_EP4_INT_EN EQU CYREG_USB_ARB_EP4_INT_EN
USBUART_USB__ARB_EP4_SR EQU CYREG_USB_ARB_EP4_SR
USBUART_USB__ARB_EP5_CFG EQU CYREG_USB_ARB_EP5_CFG
USBUART_USB__ARB_EP5_INT_EN EQU CYREG_USB_ARB_EP5_INT_EN
USBUART_USB__ARB_EP5_SR EQU CYREG_USB_ARB_EP5_SR
USBUART_USB__ARB_EP6_CFG EQU CYREG_USB_ARB_EP6_CFG
USBUART_USB__ARB_EP6_INT_EN EQU CYREG_USB_ARB_EP6_INT_EN
USBUART_USB__ARB_EP6_SR EQU CYREG_USB_ARB_EP6_SR
USBUART_USB__ARB_EP7_CFG EQU CYREG_USB_ARB_EP7_CFG
USBUART_USB__ARB_EP7_INT_EN EQU CYREG_USB_ARB_EP7_INT_EN
USBUART_USB__ARB_EP7_SR EQU CYREG_USB_ARB_EP7_SR
USBUART_USB__ARB_EP8_CFG EQU CYREG_USB_ARB_EP8_CFG
USBUART_USB__ARB_EP8_INT_EN EQU CYREG_USB_ARB_EP8_INT_EN
USBUART_USB__ARB_EP8_SR EQU CYREG_USB_ARB_EP8_SR
USBUART_USB__ARB_INT_EN EQU CYREG_USB_ARB_INT_EN
USBUART_USB__ARB_INT_SR EQU CYREG_USB_ARB_INT_SR
USBUART_USB__ARB_RW1_DR EQU CYREG_USB_ARB_RW1_DR
USBUART_USB__ARB_RW1_RA EQU CYREG_USB_ARB_RW1_RA
USBUART_USB__ARB_RW1_RA_MSB EQU CYREG_USB_ARB_RW1_RA_MSB
USBUART_USB__ARB_RW1_WA EQU CYREG_USB_ARB_RW1_WA
USBUART_USB__ARB_RW1_WA_MSB EQU CYREG_USB_ARB_RW1_WA_MSB
USBUART_USB__ARB_RW2_DR EQU CYREG_USB_ARB_RW2_DR
USBUART_USB__ARB_RW2_RA EQU CYREG_USB_ARB_RW2_RA
USBUART_USB__ARB_RW2_RA_MSB EQU CYREG_USB_ARB_RW2_RA_MSB
USBUART_USB__ARB_RW2_WA EQU CYREG_USB_ARB_RW2_WA
USBUART_USB__ARB_RW2_WA_MSB EQU CYREG_USB_ARB_RW2_WA_MSB
USBUART_USB__ARB_RW3_DR EQU CYREG_USB_ARB_RW3_DR
USBUART_USB__ARB_RW3_RA EQU CYREG_USB_ARB_RW3_RA
USBUART_USB__ARB_RW3_RA_MSB EQU CYREG_USB_ARB_RW3_RA_MSB
USBUART_USB__ARB_RW3_WA EQU CYREG_USB_ARB_RW3_WA
USBUART_USB__ARB_RW3_WA_MSB EQU CYREG_USB_ARB_RW3_WA_MSB
USBUART_USB__ARB_RW4_DR EQU CYREG_USB_ARB_RW4_DR
USBUART_USB__ARB_RW4_RA EQU CYREG_USB_ARB_RW4_RA
USBUART_USB__ARB_RW4_RA_MSB EQU CYREG_USB_ARB_RW4_RA_MSB
USBUART_USB__ARB_RW4_WA EQU CYREG_USB_ARB_RW4_WA
USBUART_USB__ARB_RW4_WA_MSB EQU CYREG_USB_ARB_RW4_WA_MSB
USBUART_USB__ARB_RW5_DR EQU CYREG_USB_ARB_RW5_DR
USBUART_USB__ARB_RW5_RA EQU CYREG_USB_ARB_RW5_RA
USBUART_USB__ARB_RW5_RA_MSB EQU CYREG_USB_ARB_RW5_RA_MSB
USBUART_USB__ARB_RW5_WA EQU CYREG_USB_ARB_RW5_WA
USBUART_USB__ARB_RW5_WA_MSB EQU CYREG_USB_ARB_RW5_WA_MSB
USBUART_USB__ARB_RW6_DR EQU CYREG_USB_ARB_RW6_DR
USBUART_USB__ARB_RW6_RA EQU CYREG_USB_ARB_RW6_RA
USBUART_USB__ARB_RW6_RA_MSB EQU CYREG_USB_ARB_RW6_RA_MSB
USBUART_USB__ARB_RW6_WA EQU CYREG_USB_ARB_RW6_WA
USBUART_USB__ARB_RW6_WA_MSB EQU CYREG_USB_ARB_RW6_WA_MSB
USBUART_USB__ARB_RW7_DR EQU CYREG_USB_ARB_RW7_DR
USBUART_USB__ARB_RW7_RA EQU CYREG_USB_ARB_RW7_RA
USBUART_USB__ARB_RW7_RA_MSB EQU CYREG_USB_ARB_RW7_RA_MSB
USBUART_USB__ARB_RW7_WA EQU CYREG_USB_ARB_RW7_WA
USBUART_USB__ARB_RW7_WA_MSB EQU CYREG_USB_ARB_RW7_WA_MSB
USBUART_USB__ARB_RW8_DR EQU CYREG_USB_ARB_RW8_DR
USBUART_USB__ARB_RW8_RA EQU CYREG_USB_ARB_RW8_RA
USBUART_USB__ARB_RW8_RA_MSB EQU CYREG_USB_ARB_RW8_RA_MSB
USBUART_USB__ARB_RW8_WA EQU CYREG_USB_ARB_RW8_WA
USBUART_USB__ARB_RW8_WA_MSB EQU CYREG_USB_ARB_RW8_WA_MSB
USBUART_USB__BUF_SIZE EQU CYREG_USB_BUF_SIZE
USBUART_USB__BUS_RST_CNT EQU CYREG_USB_BUS_RST_CNT
USBUART_USB__CR0 EQU CYREG_USB_CR0
USBUART_USB__CR1 EQU CYREG_USB_CR1
USBUART_USB__CWA EQU CYREG_USB_CWA
USBUART_USB__CWA_MSB EQU CYREG_USB_CWA_MSB
USBUART_USB__DMA_THRES EQU CYREG_USB_DMA_THRES
USBUART_USB__DMA_THRES_MSB EQU CYREG_USB_DMA_THRES_MSB
USBUART_USB__DYN_RECONFIG EQU CYREG_USB_DYN_RECONFIG
USBUART_USB__EP_ACTIVE EQU CYREG_USB_EP_ACTIVE
USBUART_USB__EP_TYPE EQU CYREG_USB_EP_TYPE
USBUART_USB__EP0_CNT EQU CYREG_USB_EP0_CNT
USBUART_USB__EP0_CR EQU CYREG_USB_EP0_CR
USBUART_USB__EP0_DR0 EQU CYREG_USB_EP0_DR0
USBUART_USB__EP0_DR1 EQU CYREG_USB_EP0_DR1
USBUART_USB__EP0_DR2 EQU CYREG_USB_EP0_DR2
USBUART_USB__EP0_DR3 EQU CYREG_USB_EP0_DR3
USBUART_USB__EP0_DR4 EQU CYREG_USB_EP0_DR4
USBUART_USB__EP0_DR5 EQU CYREG_USB_EP0_DR5
USBUART_USB__EP0_DR6 EQU CYREG_USB_EP0_DR6
USBUART_USB__EP0_DR7 EQU CYREG_USB_EP0_DR7
USBUART_USB__MEM_DATA EQU CYREG_USB_MEM_DATA_MBASE
USBUART_USB__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
USBUART_USB__PM_ACT_MSK EQU 0x01
USBUART_USB__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
USBUART_USB__PM_STBY_MSK EQU 0x01
USBUART_USB__SIE_EP_INT_EN EQU CYREG_USB_SIE_EP_INT_EN
USBUART_USB__SIE_EP_INT_SR EQU CYREG_USB_SIE_EP_INT_SR
USBUART_USB__SIE_EP1_CNT0 EQU CYREG_USB_SIE_EP1_CNT0
USBUART_USB__SIE_EP1_CNT1 EQU CYREG_USB_SIE_EP1_CNT1
USBUART_USB__SIE_EP1_CR0 EQU CYREG_USB_SIE_EP1_CR0
USBUART_USB__SIE_EP2_CNT0 EQU CYREG_USB_SIE_EP2_CNT0
USBUART_USB__SIE_EP2_CNT1 EQU CYREG_USB_SIE_EP2_CNT1
USBUART_USB__SIE_EP2_CR0 EQU CYREG_USB_SIE_EP2_CR0
USBUART_USB__SIE_EP3_CNT0 EQU CYREG_USB_SIE_EP3_CNT0
USBUART_USB__SIE_EP3_CNT1 EQU CYREG_USB_SIE_EP3_CNT1
USBUART_USB__SIE_EP3_CR0 EQU CYREG_USB_SIE_EP3_CR0
USBUART_USB__SIE_EP4_CNT0 EQU CYREG_USB_SIE_EP4_CNT0
USBUART_USB__SIE_EP4_CNT1 EQU CYREG_USB_SIE_EP4_CNT1
USBUART_USB__SIE_EP4_CR0 EQU CYREG_USB_SIE_EP4_CR0
USBUART_USB__SIE_EP5_CNT0 EQU CYREG_USB_SIE_EP5_CNT0
USBUART_USB__SIE_EP5_CNT1 EQU CYREG_USB_SIE_EP5_CNT1
USBUART_USB__SIE_EP5_CR0 EQU CYREG_USB_SIE_EP5_CR0
USBUART_USB__SIE_EP6_CNT0 EQU CYREG_USB_SIE_EP6_CNT0
USBUART_USB__SIE_EP6_CNT1 EQU CYREG_USB_SIE_EP6_CNT1
USBUART_USB__SIE_EP6_CR0 EQU CYREG_USB_SIE_EP6_CR0
USBUART_USB__SIE_EP7_CNT0 EQU CYREG_USB_SIE_EP7_CNT0
USBUART_USB__SIE_EP7_CNT1 EQU CYREG_USB_SIE_EP7_CNT1
USBUART_USB__SIE_EP7_CR0 EQU CYREG_USB_SIE_EP7_CR0
USBUART_USB__SIE_EP8_CNT0 EQU CYREG_USB_SIE_EP8_CNT0
USBUART_USB__SIE_EP8_CNT1 EQU CYREG_USB_SIE_EP8_CNT1
USBUART_USB__SIE_EP8_CR0 EQU CYREG_USB_SIE_EP8_CR0
USBUART_USB__SOF0 EQU CYREG_USB_SOF0
USBUART_USB__SOF1 EQU CYREG_USB_SOF1
USBUART_USB__USB_CLK_EN EQU CYREG_USB_USB_CLK_EN
USBUART_USB__USBIO_CR0 EQU CYREG_USB_USBIO_CR0
USBUART_USB__USBIO_CR1 EQU CYREG_USB_USBIO_CR1

/* ADCClock */
ADCClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
ADCClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
ADCClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
ADCClock__CFG2_SRC_SEL_MASK EQU 0x07
ADCClock__INDEX EQU 0x01
ADCClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADCClock__PM_ACT_MSK EQU 0x02
ADCClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADCClock__PM_STBY_MSK EQU 0x02

/* DigOut_0 */
DigOut_0__0__INTTYPE EQU CYREG_PICU5_INTTYPE0
DigOut_0__0__MASK EQU 0x01
DigOut_0__0__PC EQU CYREG_PRT5_PC0
DigOut_0__0__PORT EQU 5
DigOut_0__0__SHIFT EQU 0
DigOut_0__AG EQU CYREG_PRT5_AG
DigOut_0__AMUX EQU CYREG_PRT5_AMUX
DigOut_0__BIE EQU CYREG_PRT5_BIE
DigOut_0__BIT_MASK EQU CYREG_PRT5_BIT_MASK
DigOut_0__BYP EQU CYREG_PRT5_BYP
DigOut_0__CTL EQU CYREG_PRT5_CTL
DigOut_0__DM0 EQU CYREG_PRT5_DM0
DigOut_0__DM1 EQU CYREG_PRT5_DM1
DigOut_0__DM2 EQU CYREG_PRT5_DM2
DigOut_0__DR EQU CYREG_PRT5_DR
DigOut_0__INP_DIS EQU CYREG_PRT5_INP_DIS
DigOut_0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
DigOut_0__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
DigOut_0__LCD_EN EQU CYREG_PRT5_LCD_EN
DigOut_0__MASK EQU 0x01
DigOut_0__PORT EQU 5
DigOut_0__PRT EQU CYREG_PRT5_PRT
DigOut_0__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
DigOut_0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
DigOut_0__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
DigOut_0__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
DigOut_0__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
DigOut_0__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
DigOut_0__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
DigOut_0__PS EQU CYREG_PRT5_PS
DigOut_0__SHIFT EQU 0
DigOut_0__SLW EQU CYREG_PRT5_SLW

/* DigOut_1 */
DigOut_1__0__INTTYPE EQU CYREG_PICU5_INTTYPE1
DigOut_1__0__MASK EQU 0x02
DigOut_1__0__PC EQU CYREG_PRT5_PC1
DigOut_1__0__PORT EQU 5
DigOut_1__0__SHIFT EQU 1
DigOut_1__AG EQU CYREG_PRT5_AG
DigOut_1__AMUX EQU CYREG_PRT5_AMUX
DigOut_1__BIE EQU CYREG_PRT5_BIE
DigOut_1__BIT_MASK EQU CYREG_PRT5_BIT_MASK
DigOut_1__BYP EQU CYREG_PRT5_BYP
DigOut_1__CTL EQU CYREG_PRT5_CTL
DigOut_1__DM0 EQU CYREG_PRT5_DM0
DigOut_1__DM1 EQU CYREG_PRT5_DM1
DigOut_1__DM2 EQU CYREG_PRT5_DM2
DigOut_1__DR EQU CYREG_PRT5_DR
DigOut_1__INP_DIS EQU CYREG_PRT5_INP_DIS
DigOut_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
DigOut_1__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
DigOut_1__LCD_EN EQU CYREG_PRT5_LCD_EN
DigOut_1__MASK EQU 0x02
DigOut_1__PORT EQU 5
DigOut_1__PRT EQU CYREG_PRT5_PRT
DigOut_1__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
DigOut_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
DigOut_1__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
DigOut_1__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
DigOut_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
DigOut_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
DigOut_1__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
DigOut_1__PS EQU CYREG_PRT5_PS
DigOut_1__SHIFT EQU 1
DigOut_1__SLW EQU CYREG_PRT5_SLW

/* DigOut_2 */
DigOut_2__0__INTTYPE EQU CYREG_PICU5_INTTYPE2
DigOut_2__0__MASK EQU 0x04
DigOut_2__0__PC EQU CYREG_PRT5_PC2
DigOut_2__0__PORT EQU 5
DigOut_2__0__SHIFT EQU 2
DigOut_2__AG EQU CYREG_PRT5_AG
DigOut_2__AMUX EQU CYREG_PRT5_AMUX
DigOut_2__BIE EQU CYREG_PRT5_BIE
DigOut_2__BIT_MASK EQU CYREG_PRT5_BIT_MASK
DigOut_2__BYP EQU CYREG_PRT5_BYP
DigOut_2__CTL EQU CYREG_PRT5_CTL
DigOut_2__DM0 EQU CYREG_PRT5_DM0
DigOut_2__DM1 EQU CYREG_PRT5_DM1
DigOut_2__DM2 EQU CYREG_PRT5_DM2
DigOut_2__DR EQU CYREG_PRT5_DR
DigOut_2__INP_DIS EQU CYREG_PRT5_INP_DIS
DigOut_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
DigOut_2__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
DigOut_2__LCD_EN EQU CYREG_PRT5_LCD_EN
DigOut_2__MASK EQU 0x04
DigOut_2__PORT EQU 5
DigOut_2__PRT EQU CYREG_PRT5_PRT
DigOut_2__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
DigOut_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
DigOut_2__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
DigOut_2__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
DigOut_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
DigOut_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
DigOut_2__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
DigOut_2__PS EQU CYREG_PRT5_PS
DigOut_2__SHIFT EQU 2
DigOut_2__SLW EQU CYREG_PRT5_SLW

/* DigOut_3 */
DigOut_3__0__INTTYPE EQU CYREG_PICU5_INTTYPE3
DigOut_3__0__MASK EQU 0x08
DigOut_3__0__PC EQU CYREG_PRT5_PC3
DigOut_3__0__PORT EQU 5
DigOut_3__0__SHIFT EQU 3
DigOut_3__AG EQU CYREG_PRT5_AG
DigOut_3__AMUX EQU CYREG_PRT5_AMUX
DigOut_3__BIE EQU CYREG_PRT5_BIE
DigOut_3__BIT_MASK EQU CYREG_PRT5_BIT_MASK
DigOut_3__BYP EQU CYREG_PRT5_BYP
DigOut_3__CTL EQU CYREG_PRT5_CTL
DigOut_3__DM0 EQU CYREG_PRT5_DM0
DigOut_3__DM1 EQU CYREG_PRT5_DM1
DigOut_3__DM2 EQU CYREG_PRT5_DM2
DigOut_3__DR EQU CYREG_PRT5_DR
DigOut_3__INP_DIS EQU CYREG_PRT5_INP_DIS
DigOut_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
DigOut_3__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
DigOut_3__LCD_EN EQU CYREG_PRT5_LCD_EN
DigOut_3__MASK EQU 0x08
DigOut_3__PORT EQU 5
DigOut_3__PRT EQU CYREG_PRT5_PRT
DigOut_3__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
DigOut_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
DigOut_3__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
DigOut_3__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
DigOut_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
DigOut_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
DigOut_3__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
DigOut_3__PS EQU CYREG_PRT5_PS
DigOut_3__SHIFT EQU 3
DigOut_3__SLW EQU CYREG_PRT5_SLW

/* DigOut_4 */
DigOut_4__0__INTTYPE EQU CYREG_PICU5_INTTYPE4
DigOut_4__0__MASK EQU 0x10
DigOut_4__0__PC EQU CYREG_PRT5_PC4
DigOut_4__0__PORT EQU 5
DigOut_4__0__SHIFT EQU 4
DigOut_4__AG EQU CYREG_PRT5_AG
DigOut_4__AMUX EQU CYREG_PRT5_AMUX
DigOut_4__BIE EQU CYREG_PRT5_BIE
DigOut_4__BIT_MASK EQU CYREG_PRT5_BIT_MASK
DigOut_4__BYP EQU CYREG_PRT5_BYP
DigOut_4__CTL EQU CYREG_PRT5_CTL
DigOut_4__DM0 EQU CYREG_PRT5_DM0
DigOut_4__DM1 EQU CYREG_PRT5_DM1
DigOut_4__DM2 EQU CYREG_PRT5_DM2
DigOut_4__DR EQU CYREG_PRT5_DR
DigOut_4__INP_DIS EQU CYREG_PRT5_INP_DIS
DigOut_4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
DigOut_4__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
DigOut_4__LCD_EN EQU CYREG_PRT5_LCD_EN
DigOut_4__MASK EQU 0x10
DigOut_4__PORT EQU 5
DigOut_4__PRT EQU CYREG_PRT5_PRT
DigOut_4__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
DigOut_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
DigOut_4__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
DigOut_4__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
DigOut_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
DigOut_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
DigOut_4__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
DigOut_4__PS EQU CYREG_PRT5_PS
DigOut_4__SHIFT EQU 4
DigOut_4__SLW EQU CYREG_PRT5_SLW

/* PWMOut_0 */
PWMOut_0__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
PWMOut_0__0__MASK EQU 0x40
PWMOut_0__0__PC EQU CYREG_PRT0_PC6
PWMOut_0__0__PORT EQU 0
PWMOut_0__0__SHIFT EQU 6
PWMOut_0__AG EQU CYREG_PRT0_AG
PWMOut_0__AMUX EQU CYREG_PRT0_AMUX
PWMOut_0__BIE EQU CYREG_PRT0_BIE
PWMOut_0__BIT_MASK EQU CYREG_PRT0_BIT_MASK
PWMOut_0__BYP EQU CYREG_PRT0_BYP
PWMOut_0__CTL EQU CYREG_PRT0_CTL
PWMOut_0__DM0 EQU CYREG_PRT0_DM0
PWMOut_0__DM1 EQU CYREG_PRT0_DM1
PWMOut_0__DM2 EQU CYREG_PRT0_DM2
PWMOut_0__DR EQU CYREG_PRT0_DR
PWMOut_0__INP_DIS EQU CYREG_PRT0_INP_DIS
PWMOut_0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
PWMOut_0__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
PWMOut_0__LCD_EN EQU CYREG_PRT0_LCD_EN
PWMOut_0__MASK EQU 0x40
PWMOut_0__PORT EQU 0
PWMOut_0__PRT EQU CYREG_PRT0_PRT
PWMOut_0__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
PWMOut_0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
PWMOut_0__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
PWMOut_0__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
PWMOut_0__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
PWMOut_0__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
PWMOut_0__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
PWMOut_0__PS EQU CYREG_PRT0_PS
PWMOut_0__SHIFT EQU 6
PWMOut_0__SLW EQU CYREG_PRT0_SLW

/* Trig_Buf */
Trig_Buf_ABuf__CR EQU CYREG_OPAMP2_CR
Trig_Buf_ABuf__MX EQU CYREG_OPAMP2_MX
Trig_Buf_ABuf__NPUMP_OPAMP_TR0 EQU CYREG_NPUMP_OPAMP_TR0
Trig_Buf_ABuf__PM_ACT_CFG EQU CYREG_PM_ACT_CFG4
Trig_Buf_ABuf__PM_ACT_MSK EQU 0x04
Trig_Buf_ABuf__PM_STBY_CFG EQU CYREG_PM_STBY_CFG4
Trig_Buf_ABuf__PM_STBY_MSK EQU 0x04
Trig_Buf_ABuf__RSVD EQU CYREG_OPAMP2_RSVD
Trig_Buf_ABuf__SW EQU CYREG_OPAMP2_SW
Trig_Buf_ABuf__TR0 EQU CYREG_OPAMP2_TR0
Trig_Buf_ABuf__TR1 EQU CYREG_OPAMP2_TR1

/* Trig_Out */
Trig_Out__0__INTTYPE EQU CYREG_PICU5_INTTYPE6
Trig_Out__0__MASK EQU 0x40
Trig_Out__0__PC EQU CYREG_PRT5_PC6
Trig_Out__0__PORT EQU 5
Trig_Out__0__SHIFT EQU 6
Trig_Out__AG EQU CYREG_PRT5_AG
Trig_Out__AMUX EQU CYREG_PRT5_AMUX
Trig_Out__BIE EQU CYREG_PRT5_BIE
Trig_Out__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Trig_Out__BYP EQU CYREG_PRT5_BYP
Trig_Out__CTL EQU CYREG_PRT5_CTL
Trig_Out__DM0 EQU CYREG_PRT5_DM0
Trig_Out__DM1 EQU CYREG_PRT5_DM1
Trig_Out__DM2 EQU CYREG_PRT5_DM2
Trig_Out__DR EQU CYREG_PRT5_DR
Trig_Out__INP_DIS EQU CYREG_PRT5_INP_DIS
Trig_Out__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
Trig_Out__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Trig_Out__LCD_EN EQU CYREG_PRT5_LCD_EN
Trig_Out__MASK EQU 0x40
Trig_Out__PORT EQU 5
Trig_Out__PRT EQU CYREG_PRT5_PRT
Trig_Out__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Trig_Out__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Trig_Out__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Trig_Out__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Trig_Out__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Trig_Out__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Trig_Out__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Trig_Out__PS EQU CYREG_PRT5_PS
Trig_Out__SHIFT EQU 6
Trig_Out__SLW EQU CYREG_PRT5_SLW

/* Vtrigger */
Vtrigger_viDAC8__CR0 EQU CYREG_DAC3_CR0
Vtrigger_viDAC8__CR1 EQU CYREG_DAC3_CR1
Vtrigger_viDAC8__D EQU CYREG_DAC3_D
Vtrigger_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
Vtrigger_viDAC8__PM_ACT_MSK EQU 0x08
Vtrigger_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
Vtrigger_viDAC8__PM_STBY_MSK EQU 0x08
Vtrigger_viDAC8__STROBE EQU CYREG_DAC3_STROBE
Vtrigger_viDAC8__SW0 EQU CYREG_DAC3_SW0
Vtrigger_viDAC8__SW2 EQU CYREG_DAC3_SW2
Vtrigger_viDAC8__SW3 EQU CYREG_DAC3_SW3
Vtrigger_viDAC8__SW4 EQU CYREG_DAC3_SW4
Vtrigger_viDAC8__TR EQU CYREG_DAC3_TR
Vtrigger_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M1
Vtrigger_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M2
Vtrigger_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M3
Vtrigger_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M4
Vtrigger_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M5
Vtrigger_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M6
Vtrigger_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M7
Vtrigger_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M8
Vtrigger_viDAC8__TST EQU CYREG_DAC3_TST

/* Wave_Buf */
Wave_Buf_ABuf__CR EQU CYREG_OPAMP0_CR
Wave_Buf_ABuf__MX EQU CYREG_OPAMP0_MX
Wave_Buf_ABuf__NPUMP_OPAMP_TR0 EQU CYREG_NPUMP_OPAMP_TR0
Wave_Buf_ABuf__PM_ACT_CFG EQU CYREG_PM_ACT_CFG4
Wave_Buf_ABuf__PM_ACT_MSK EQU 0x01
Wave_Buf_ABuf__PM_STBY_CFG EQU CYREG_PM_STBY_CFG4
Wave_Buf_ABuf__PM_STBY_MSK EQU 0x01
Wave_Buf_ABuf__RSVD EQU CYREG_OPAMP0_RSVD
Wave_Buf_ABuf__SW EQU CYREG_OPAMP0_SW
Wave_Buf_ABuf__TR0 EQU CYREG_OPAMP0_TR0
Wave_Buf_ABuf__TR1 EQU CYREG_OPAMP0_TR1

/* Wave_DAC */
Wave_DAC_VDAC8_viDAC8__CR0 EQU CYREG_DAC1_CR0
Wave_DAC_VDAC8_viDAC8__CR1 EQU CYREG_DAC1_CR1
Wave_DAC_VDAC8_viDAC8__D EQU CYREG_DAC1_D
Wave_DAC_VDAC8_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
Wave_DAC_VDAC8_viDAC8__PM_ACT_MSK EQU 0x02
Wave_DAC_VDAC8_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
Wave_DAC_VDAC8_viDAC8__PM_STBY_MSK EQU 0x02
Wave_DAC_VDAC8_viDAC8__STROBE EQU CYREG_DAC1_STROBE
Wave_DAC_VDAC8_viDAC8__SW0 EQU CYREG_DAC1_SW0
Wave_DAC_VDAC8_viDAC8__SW2 EQU CYREG_DAC1_SW2
Wave_DAC_VDAC8_viDAC8__SW3 EQU CYREG_DAC1_SW3
Wave_DAC_VDAC8_viDAC8__SW4 EQU CYREG_DAC1_SW4
Wave_DAC_VDAC8_viDAC8__TR EQU CYREG_DAC1_TR
Wave_DAC_VDAC8_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M1
Wave_DAC_VDAC8_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M2
Wave_DAC_VDAC8_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M3
Wave_DAC_VDAC8_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M4
Wave_DAC_VDAC8_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M5
Wave_DAC_VDAC8_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M6
Wave_DAC_VDAC8_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M7
Wave_DAC_VDAC8_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M8
Wave_DAC_VDAC8_viDAC8__TST EQU CYREG_DAC1_TST
Wave_DAC_Wave1_DMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
Wave_DAC_Wave1_DMA__DRQ_NUMBER EQU 2
Wave_DAC_Wave1_DMA__NUMBEROF_TDS EQU 0
Wave_DAC_Wave1_DMA__PRIORITY EQU 2
Wave_DAC_Wave1_DMA__TERMIN_EN EQU 0
Wave_DAC_Wave1_DMA__TERMIN_SEL EQU 0
Wave_DAC_Wave1_DMA__TERMOUT0_EN EQU 0
Wave_DAC_Wave1_DMA__TERMOUT0_SEL EQU 0
Wave_DAC_Wave1_DMA__TERMOUT1_EN EQU 0
Wave_DAC_Wave1_DMA__TERMOUT1_SEL EQU 0
Wave_DAC_Wave2_DMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
Wave_DAC_Wave2_DMA__DRQ_NUMBER EQU 3
Wave_DAC_Wave2_DMA__NUMBEROF_TDS EQU 0
Wave_DAC_Wave2_DMA__PRIORITY EQU 2
Wave_DAC_Wave2_DMA__TERMIN_EN EQU 0
Wave_DAC_Wave2_DMA__TERMIN_SEL EQU 0
Wave_DAC_Wave2_DMA__TERMOUT0_EN EQU 0
Wave_DAC_Wave2_DMA__TERMOUT0_SEL EQU 0
Wave_DAC_Wave2_DMA__TERMOUT1_EN EQU 0
Wave_DAC_Wave2_DMA__TERMOUT1_SEL EQU 0

/* Wave_Gnd */
Wave_Gnd__0__INTTYPE EQU CYREG_PICU5_INTTYPE5
Wave_Gnd__0__MASK EQU 0x20
Wave_Gnd__0__PC EQU CYREG_PRT5_PC5
Wave_Gnd__0__PORT EQU 5
Wave_Gnd__0__SHIFT EQU 5
Wave_Gnd__AG EQU CYREG_PRT5_AG
Wave_Gnd__AMUX EQU CYREG_PRT5_AMUX
Wave_Gnd__BIE EQU CYREG_PRT5_BIE
Wave_Gnd__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Wave_Gnd__BYP EQU CYREG_PRT5_BYP
Wave_Gnd__CTL EQU CYREG_PRT5_CTL
Wave_Gnd__DM0 EQU CYREG_PRT5_DM0
Wave_Gnd__DM1 EQU CYREG_PRT5_DM1
Wave_Gnd__DM2 EQU CYREG_PRT5_DM2
Wave_Gnd__DR EQU CYREG_PRT5_DR
Wave_Gnd__INP_DIS EQU CYREG_PRT5_INP_DIS
Wave_Gnd__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
Wave_Gnd__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Wave_Gnd__LCD_EN EQU CYREG_PRT5_LCD_EN
Wave_Gnd__MASK EQU 0x20
Wave_Gnd__PORT EQU 5
Wave_Gnd__PRT EQU CYREG_PRT5_PRT
Wave_Gnd__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Wave_Gnd__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Wave_Gnd__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Wave_Gnd__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Wave_Gnd__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Wave_Gnd__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Wave_Gnd__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Wave_Gnd__PS EQU CYREG_PRT5_PS
Wave_Gnd__SHIFT EQU 5
Wave_Gnd__SLW EQU CYREG_PRT5_SLW

/* Wave_Out */
Wave_Out__0__INTTYPE EQU CYREG_PICU5_INTTYPE7
Wave_Out__0__MASK EQU 0x80
Wave_Out__0__PC EQU CYREG_PRT5_PC7
Wave_Out__0__PORT EQU 5
Wave_Out__0__SHIFT EQU 7
Wave_Out__AG EQU CYREG_PRT5_AG
Wave_Out__AMUX EQU CYREG_PRT5_AMUX
Wave_Out__BIE EQU CYREG_PRT5_BIE
Wave_Out__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Wave_Out__BYP EQU CYREG_PRT5_BYP
Wave_Out__CTL EQU CYREG_PRT5_CTL
Wave_Out__DM0 EQU CYREG_PRT5_DM0
Wave_Out__DM1 EQU CYREG_PRT5_DM1
Wave_Out__DM2 EQU CYREG_PRT5_DM2
Wave_Out__DR EQU CYREG_PRT5_DR
Wave_Out__INP_DIS EQU CYREG_PRT5_INP_DIS
Wave_Out__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
Wave_Out__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Wave_Out__LCD_EN EQU CYREG_PRT5_LCD_EN
Wave_Out__MASK EQU 0x80
Wave_Out__PORT EQU 5
Wave_Out__PRT EQU CYREG_PRT5_PRT
Wave_Out__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Wave_Out__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Wave_Out__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Wave_Out__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Wave_Out__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Wave_Out__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Wave_Out__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Wave_Out__PS EQU CYREG_PRT5_PS
Wave_Out__SHIFT EQU 7
Wave_Out__SLW EQU CYREG_PRT5_SLW

/* PWMOutB_0 */
PWMOutB_0__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
PWMOutB_0__0__MASK EQU 0x80
PWMOutB_0__0__PC EQU CYREG_PRT0_PC7
PWMOutB_0__0__PORT EQU 0
PWMOutB_0__0__SHIFT EQU 7
PWMOutB_0__AG EQU CYREG_PRT0_AG
PWMOutB_0__AMUX EQU CYREG_PRT0_AMUX
PWMOutB_0__BIE EQU CYREG_PRT0_BIE
PWMOutB_0__BIT_MASK EQU CYREG_PRT0_BIT_MASK
PWMOutB_0__BYP EQU CYREG_PRT0_BYP
PWMOutB_0__CTL EQU CYREG_PRT0_CTL
PWMOutB_0__DM0 EQU CYREG_PRT0_DM0
PWMOutB_0__DM1 EQU CYREG_PRT0_DM1
PWMOutB_0__DM2 EQU CYREG_PRT0_DM2
PWMOutB_0__DR EQU CYREG_PRT0_DR
PWMOutB_0__INP_DIS EQU CYREG_PRT0_INP_DIS
PWMOutB_0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
PWMOutB_0__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
PWMOutB_0__LCD_EN EQU CYREG_PRT0_LCD_EN
PWMOutB_0__MASK EQU 0x80
PWMOutB_0__PORT EQU 0
PWMOutB_0__PRT EQU CYREG_PRT0_PRT
PWMOutB_0__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
PWMOutB_0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
PWMOutB_0__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
PWMOutB_0__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
PWMOutB_0__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
PWMOutB_0__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
PWMOutB_0__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
PWMOutB_0__PS EQU CYREG_PRT0_PS
PWMOutB_0__SHIFT EQU 7
PWMOutB_0__SLW EQU CYREG_PRT0_SLW

/* PWM_Clock */
PWM_Clock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
PWM_Clock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
PWM_Clock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
PWM_Clock__CFG2_SRC_SEL_MASK EQU 0x07
PWM_Clock__INDEX EQU 0x02
PWM_Clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
PWM_Clock__PM_ACT_MSK EQU 0x04
PWM_Clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
PWM_Clock__PM_STBY_MSK EQU 0x04

/* Wave_Clock */
Wave_Clock__CFG0 EQU CYREG_CLKDIST_DCFG5_CFG0
Wave_Clock__CFG1 EQU CYREG_CLKDIST_DCFG5_CFG1
Wave_Clock__CFG2 EQU CYREG_CLKDIST_DCFG5_CFG2
Wave_Clock__CFG2_SRC_SEL_MASK EQU 0x07
Wave_Clock__INDEX EQU 0x05
Wave_Clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Wave_Clock__PM_ACT_MSK EQU 0x20
Wave_Clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Wave_Clock__PM_STBY_MSK EQU 0x20

/* Digital_PWM */
Digital_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
Digital_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB00_01_CTL
Digital_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB00_01_CTL
Digital_PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB00_01_CTL
Digital_PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB00_01_CTL
Digital_PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB00_01_MSK
Digital_PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB00_01_MSK
Digital_PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB00_01_MSK
Digital_PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB00_01_MSK
Digital_PWM_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
Digital_PWM_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
Digital_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
Digital_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB00_CTL
Digital_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB00_ST_CTL
Digital_PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB00_CTL
Digital_PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB00_ST_CTL
Digital_PWM_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
Digital_PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
Digital_PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
Digital_PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB00_MSK
Digital_PWM_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
Digital_PWM_PWMUDB_genblk8_stsreg__0__POS EQU 0
Digital_PWM_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
Digital_PWM_PWMUDB_genblk8_stsreg__1__POS EQU 1
Digital_PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
Digital_PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB00_01_ST
Digital_PWM_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
Digital_PWM_PWMUDB_genblk8_stsreg__2__POS EQU 2
Digital_PWM_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
Digital_PWM_PWMUDB_genblk8_stsreg__3__POS EQU 3
Digital_PWM_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
Digital_PWM_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB00_MSK
Digital_PWM_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
Digital_PWM_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
Digital_PWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
Digital_PWM_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB00_ST_CTL
Digital_PWM_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB00_ST_CTL
Digital_PWM_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB00_ST
Digital_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB00_01_A0
Digital_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB00_01_A1
Digital_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB00_01_D0
Digital_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB00_01_D1
Digital_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
Digital_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB00_01_F0
Digital_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB00_01_F1
Digital_PWM_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB00_A0_A1
Digital_PWM_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB00_A0
Digital_PWM_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB00_A1
Digital_PWM_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB00_D0_D1
Digital_PWM_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB00_D0
Digital_PWM_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB00_D1
Digital_PWM_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
Digital_PWM_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB00_F0_F1
Digital_PWM_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB00_F0
Digital_PWM_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB00_F1
Digital_PWM_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
Digital_PWM_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL

/* Noise_Clock */
Noise_Clock__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
Noise_Clock__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
Noise_Clock__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
Noise_Clock__CFG2_SRC_SEL_MASK EQU 0x07
Noise_Clock__INDEX EQU 0x04
Noise_Clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Noise_Clock__PM_ACT_MSK EQU 0x10
Noise_Clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Noise_Clock__PM_STBY_MSK EQU 0x10

/* SampleClock */
SampleClock__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
SampleClock__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
SampleClock__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
SampleClock__CFG2_SRC_SEL_MASK EQU 0x07
SampleClock__INDEX EQU 0x03
SampleClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
SampleClock__PM_ACT_MSK EQU 0x08
SampleClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
SampleClock__PM_STBY_MSK EQU 0x08

/* Trigger_Comp */
Trigger_Comp_ctComp__CLK EQU CYREG_CMP1_CLK
Trigger_Comp_ctComp__CMP_MASK EQU 0x02
Trigger_Comp_ctComp__CMP_NUMBER EQU 1
Trigger_Comp_ctComp__CR EQU CYREG_CMP1_CR
Trigger_Comp_ctComp__LUT__CR EQU CYREG_LUT1_CR
Trigger_Comp_ctComp__LUT__MSK EQU CYREG_LUT_MSK
Trigger_Comp_ctComp__LUT__MSK_MASK EQU 0x02
Trigger_Comp_ctComp__LUT__MSK_SHIFT EQU 1
Trigger_Comp_ctComp__LUT__MX EQU CYREG_LUT1_MX
Trigger_Comp_ctComp__LUT__SR EQU CYREG_LUT_SR
Trigger_Comp_ctComp__LUT__SR_MASK EQU 0x02
Trigger_Comp_ctComp__LUT__SR_SHIFT EQU 1
Trigger_Comp_ctComp__PM_ACT_CFG EQU CYREG_PM_ACT_CFG7
Trigger_Comp_ctComp__PM_ACT_MSK EQU 0x02
Trigger_Comp_ctComp__PM_STBY_CFG EQU CYREG_PM_STBY_CFG7
Trigger_Comp_ctComp__PM_STBY_MSK EQU 0x02
Trigger_Comp_ctComp__SW0 EQU CYREG_CMP1_SW0
Trigger_Comp_ctComp__SW2 EQU CYREG_CMP1_SW2
Trigger_Comp_ctComp__SW3 EQU CYREG_CMP1_SW3
Trigger_Comp_ctComp__SW4 EQU CYREG_CMP1_SW4
Trigger_Comp_ctComp__SW6 EQU CYREG_CMP1_SW6
Trigger_Comp_ctComp__TR0 EQU CYREG_CMP1_TR0
Trigger_Comp_ctComp__TR1 EQU CYREG_CMP1_TR1
Trigger_Comp_ctComp__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_CMP1_TR0
Trigger_Comp_ctComp__TRIM__TR0_HS EQU CYREG_FLSHID_CUST_TABLES_CMP1_TR0_HS
Trigger_Comp_ctComp__TRIM__TR1 EQU CYREG_FLSHID_MFG_CFG_CMP1_TR1
Trigger_Comp_ctComp__TRIM__TR1_HS EQU CYREG_FLSHID_CUST_TABLES_CMP1_TR1_HS
Trigger_Comp_ctComp__WRK EQU CYREG_CMP_WRK
Trigger_Comp_ctComp__WRK_MASK EQU 0x02
Trigger_Comp_ctComp__WRK_SHIFT EQU 1

/* Wave_Control */
Wave_Control_Sync_ctrl_reg__0__MASK EQU 0x01
Wave_Control_Sync_ctrl_reg__0__POS EQU 0
Wave_Control_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
Wave_Control_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
Wave_Control_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
Wave_Control_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
Wave_Control_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
Wave_Control_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB05_06_MSK
Wave_Control_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
Wave_Control_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB05_06_MSK
Wave_Control_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
Wave_Control_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
Wave_Control_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB05_CTL
Wave_Control_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB05_ST_CTL
Wave_Control_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB05_CTL
Wave_Control_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB05_ST_CTL
Wave_Control_Sync_ctrl_reg__MASK EQU 0x01
Wave_Control_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Wave_Control_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Wave_Control_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB05_MSK

/* DMA_Channel_1 */
DMA_Channel_1__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
DMA_Channel_1__DRQ_NUMBER EQU 0
DMA_Channel_1__NUMBEROF_TDS EQU 0
DMA_Channel_1__PRIORITY EQU 2
DMA_Channel_1__TERMIN_EN EQU 0
DMA_Channel_1__TERMIN_SEL EQU 0
DMA_Channel_1__TERMOUT0_EN EQU 1
DMA_Channel_1__TERMOUT0_SEL EQU 0
DMA_Channel_1__TERMOUT1_EN EQU 0
DMA_Channel_1__TERMOUT1_SEL EQU 0

/* DMA_Channel_2 */
DMA_Channel_2__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
DMA_Channel_2__DRQ_NUMBER EQU 1
DMA_Channel_2__NUMBEROF_TDS EQU 0
DMA_Channel_2__PRIORITY EQU 2
DMA_Channel_2__TERMIN_EN EQU 0
DMA_Channel_2__TERMIN_SEL EQU 0
DMA_Channel_2__TERMOUT0_EN EQU 0
DMA_Channel_2__TERMOUT0_SEL EQU 0
DMA_Channel_2__TERMOUT1_EN EQU 0
DMA_Channel_2__TERMOUT1_SEL EQU 0

/* Trigger_Status */
Trigger_Status_sts_sts_reg__0__MASK EQU 0x01
Trigger_Status_sts_sts_reg__0__POS EQU 0
Trigger_Status_sts_sts_reg__1__MASK EQU 0x02
Trigger_Status_sts_sts_reg__1__POS EQU 1
Trigger_Status_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
Trigger_Status_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
Trigger_Status_sts_sts_reg__2__MASK EQU 0x04
Trigger_Status_sts_sts_reg__2__POS EQU 2
Trigger_Status_sts_sts_reg__MASK EQU 0x07
Trigger_Status_sts_sts_reg__MASK_REG EQU CYREG_B0_UDB05_MSK
Trigger_Status_sts_sts_reg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Trigger_Status_sts_sts_reg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Trigger_Status_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
Trigger_Status_sts_sts_reg__STATUS_CNT_REG EQU CYREG_B0_UDB05_ST_CTL
Trigger_Status_sts_sts_reg__STATUS_CONTROL_REG EQU CYREG_B0_UDB05_ST_CTL
Trigger_Status_sts_sts_reg__STATUS_REG EQU CYREG_B0_UDB05_ST

/* Trigger_Control */
Trigger_Control_Sync_ctrl_reg__0__MASK EQU 0x01
Trigger_Control_Sync_ctrl_reg__0__POS EQU 0
Trigger_Control_Sync_ctrl_reg__1__MASK EQU 0x02
Trigger_Control_Sync_ctrl_reg__1__POS EQU 1
Trigger_Control_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
Trigger_Control_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
Trigger_Control_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
Trigger_Control_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
Trigger_Control_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
Trigger_Control_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB07_08_MSK
Trigger_Control_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
Trigger_Control_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB07_08_MSK
Trigger_Control_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
Trigger_Control_Sync_ctrl_reg__2__MASK EQU 0x04
Trigger_Control_Sync_ctrl_reg__2__POS EQU 2
Trigger_Control_Sync_ctrl_reg__3__MASK EQU 0x08
Trigger_Control_Sync_ctrl_reg__3__POS EQU 3
Trigger_Control_Sync_ctrl_reg__4__MASK EQU 0x10
Trigger_Control_Sync_ctrl_reg__4__POS EQU 4
Trigger_Control_Sync_ctrl_reg__6__MASK EQU 0x40
Trigger_Control_Sync_ctrl_reg__6__POS EQU 6
Trigger_Control_Sync_ctrl_reg__7__MASK EQU 0x80
Trigger_Control_Sync_ctrl_reg__7__POS EQU 7
Trigger_Control_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
Trigger_Control_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB07_CTL
Trigger_Control_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB07_ST_CTL
Trigger_Control_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB07_CTL
Trigger_Control_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB07_ST_CTL
Trigger_Control_Sync_ctrl_reg__MASK EQU 0xDF
Trigger_Control_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
Trigger_Control_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
Trigger_Control_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB07_MSK

/* External_Trigger */
External_Trigger__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
External_Trigger__0__MASK EQU 0x08
External_Trigger__0__PC EQU CYREG_PRT0_PC3
External_Trigger__0__PORT EQU 0
External_Trigger__0__SHIFT EQU 3
External_Trigger__AG EQU CYREG_PRT0_AG
External_Trigger__AMUX EQU CYREG_PRT0_AMUX
External_Trigger__BIE EQU CYREG_PRT0_BIE
External_Trigger__BIT_MASK EQU CYREG_PRT0_BIT_MASK
External_Trigger__BYP EQU CYREG_PRT0_BYP
External_Trigger__CTL EQU CYREG_PRT0_CTL
External_Trigger__DM0 EQU CYREG_PRT0_DM0
External_Trigger__DM1 EQU CYREG_PRT0_DM1
External_Trigger__DM2 EQU CYREG_PRT0_DM2
External_Trigger__DR EQU CYREG_PRT0_DR
External_Trigger__INP_DIS EQU CYREG_PRT0_INP_DIS
External_Trigger__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
External_Trigger__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
External_Trigger__LCD_EN EQU CYREG_PRT0_LCD_EN
External_Trigger__MASK EQU 0x08
External_Trigger__PORT EQU 0
External_Trigger__PRT EQU CYREG_PRT0_PRT
External_Trigger__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
External_Trigger__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
External_Trigger__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
External_Trigger__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
External_Trigger__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
External_Trigger__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
External_Trigger__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
External_Trigger__PS EQU CYREG_PRT0_PS
External_Trigger__SHIFT EQU 3
External_Trigger__SLW EQU CYREG_PRT0_SLW

/* PWM_Sample_Buffer */
PWM_Sample_Buffer_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
PWM_Sample_Buffer_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
PWM_Sample_Buffer_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
PWM_Sample_Buffer_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
PWM_Sample_Buffer_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
PWM_Sample_Buffer_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB07_08_MSK
PWM_Sample_Buffer_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
PWM_Sample_Buffer_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB07_08_MSK
PWM_Sample_Buffer_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
PWM_Sample_Buffer_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_Sample_Buffer_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_Sample_Buffer_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
PWM_Sample_Buffer_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB07_CTL
PWM_Sample_Buffer_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB07_ST_CTL
PWM_Sample_Buffer_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB07_CTL
PWM_Sample_Buffer_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB07_ST_CTL
PWM_Sample_Buffer_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_Sample_Buffer_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
PWM_Sample_Buffer_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
PWM_Sample_Buffer_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB07_MSK
PWM_Sample_Buffer_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_Sample_Buffer_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_Sample_Buffer_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
PWM_Sample_Buffer_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
PWM_Sample_Buffer_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_Sample_Buffer_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_Sample_Buffer_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_Sample_Buffer_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_Sample_Buffer_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_Sample_Buffer_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB07_MSK
PWM_Sample_Buffer_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
PWM_Sample_Buffer_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
PWM_Sample_Buffer_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
PWM_Sample_Buffer_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB07_ST_CTL
PWM_Sample_Buffer_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB07_ST_CTL
PWM_Sample_Buffer_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB07_ST
PWM_Sample_Buffer_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
PWM_Sample_Buffer_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
PWM_Sample_Buffer_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
PWM_Sample_Buffer_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
PWM_Sample_Buffer_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
PWM_Sample_Buffer_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
PWM_Sample_Buffer_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
PWM_Sample_Buffer_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
PWM_Sample_Buffer_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB03_A0
PWM_Sample_Buffer_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB03_A1
PWM_Sample_Buffer_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
PWM_Sample_Buffer_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB03_D0
PWM_Sample_Buffer_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB03_D1
PWM_Sample_Buffer_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
PWM_Sample_Buffer_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
PWM_Sample_Buffer_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB03_F0
PWM_Sample_Buffer_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB03_F1
PWM_Sample_Buffer_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
PWM_Sample_Buffer_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
PWM_Sample_Buffer_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
PWM_Sample_Buffer_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
PWM_Sample_Buffer_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
PWM_Sample_Buffer_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
PWM_Sample_Buffer_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
PWM_Sample_Buffer_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
PWM_Sample_Buffer_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
PWM_Sample_Buffer_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
PWM_Sample_Buffer_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB04_A0
PWM_Sample_Buffer_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB04_A1
PWM_Sample_Buffer_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
PWM_Sample_Buffer_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB04_D0
PWM_Sample_Buffer_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB04_D1
PWM_Sample_Buffer_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
PWM_Sample_Buffer_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
PWM_Sample_Buffer_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB04_F0
PWM_Sample_Buffer_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB04_F1

/* Digital_Out_Control */
Digital_Out_Control_Sync_ctrl_reg__0__MASK EQU 0x01
Digital_Out_Control_Sync_ctrl_reg__0__POS EQU 0
Digital_Out_Control_Sync_ctrl_reg__1__MASK EQU 0x02
Digital_Out_Control_Sync_ctrl_reg__1__POS EQU 1
Digital_Out_Control_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
Digital_Out_Control_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
Digital_Out_Control_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
Digital_Out_Control_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
Digital_Out_Control_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
Digital_Out_Control_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB03_04_MSK
Digital_Out_Control_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
Digital_Out_Control_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB03_04_MSK
Digital_Out_Control_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
Digital_Out_Control_Sync_ctrl_reg__2__MASK EQU 0x04
Digital_Out_Control_Sync_ctrl_reg__2__POS EQU 2
Digital_Out_Control_Sync_ctrl_reg__3__MASK EQU 0x08
Digital_Out_Control_Sync_ctrl_reg__3__POS EQU 3
Digital_Out_Control_Sync_ctrl_reg__4__MASK EQU 0x10
Digital_Out_Control_Sync_ctrl_reg__4__POS EQU 4
Digital_Out_Control_Sync_ctrl_reg__6__MASK EQU 0x40
Digital_Out_Control_Sync_ctrl_reg__6__POS EQU 6
Digital_Out_Control_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
Digital_Out_Control_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB03_CTL
Digital_Out_Control_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB03_ST_CTL
Digital_Out_Control_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB03_CTL
Digital_Out_Control_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB03_ST_CTL
Digital_Out_Control_Sync_ctrl_reg__MASK EQU 0x5F
Digital_Out_Control_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
Digital_Out_Control_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
Digital_Out_Control_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB03_MSK

/* Digital_Input_Status */
Digital_Input_Status_sts_sts_reg__0__MASK EQU 0x01
Digital_Input_Status_sts_sts_reg__0__POS EQU 0
Digital_Input_Status_sts_sts_reg__1__MASK EQU 0x02
Digital_Input_Status_sts_sts_reg__1__POS EQU 1
Digital_Input_Status_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
Digital_Input_Status_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B0_UDB02_03_ST
Digital_Input_Status_sts_sts_reg__2__MASK EQU 0x04
Digital_Input_Status_sts_sts_reg__2__POS EQU 2
Digital_Input_Status_sts_sts_reg__3__MASK EQU 0x08
Digital_Input_Status_sts_sts_reg__3__POS EQU 3
Digital_Input_Status_sts_sts_reg__4__MASK EQU 0x10
Digital_Input_Status_sts_sts_reg__4__POS EQU 4
Digital_Input_Status_sts_sts_reg__5__MASK EQU 0x20
Digital_Input_Status_sts_sts_reg__5__POS EQU 5
Digital_Input_Status_sts_sts_reg__MASK EQU 0x3F
Digital_Input_Status_sts_sts_reg__MASK_REG EQU CYREG_B0_UDB02_MSK
Digital_Input_Status_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
Digital_Input_Status_sts_sts_reg__STATUS_REG EQU CYREG_B0_UDB02_ST

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 36000000
BCLK__BUS_CLK__KHZ EQU 36000
BCLK__BUS_CLK__MHZ EQU 36
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E160069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000003
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
CyTriggerClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
CyTriggerClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
CyTriggerClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
CyTriggerClock__CFG2_SRC_SEL_MASK EQU 0x07
CyTriggerClock__INDEX EQU 0x00
CyTriggerClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
CyTriggerClock__PM_ACT_MSK EQU 0x01
CyTriggerClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
CyTriggerClock__PM_STBY_MSK EQU 0x01
Dedicated_Output__INTTYPE EQU CYREG_PICU0_INTTYPE1
Dedicated_Output__MASK EQU 0x02
Dedicated_Output__PC EQU CYREG_PRT0_PC1
Dedicated_Output__PORT EQU 0
Dedicated_Output__SHIFT EQU 1
Dedicated_Output_1__INTTYPE EQU CYREG_PICU0_INTTYPE0
Dedicated_Output_1__MASK EQU 0x01
Dedicated_Output_1__PC EQU CYREG_PRT0_PC0
Dedicated_Output_1__PORT EQU 0
Dedicated_Output_1__SHIFT EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x0000000F
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
