INFO: [vitis-run 60-1548] Creating build summary session with primary output /home/almavitis/VM_share/SOCExtraFeatures/SoC_wsHLS/SoC_hls_component/SoC_hls_component/SoC_hls_component.hlsrun_package_summary, at Fri Nov 15 14:35:59 2024
INFO: [vitis-run 82-31] Launching vitis_hls: vitis_hls -nolog -run package -work_dir /home/almavitis/VM_share/SOCExtraFeatures/SoC_wsHLS/SoC_hls_component/SoC_hls_component -config /home/almavitis/VM_share/SOCExtraFeatures/SoC_wsHLS/SoC_hls_component/hls_config.cfg -cmdlineconfig /home/almavitis/VM_share/SOCExtraFeatures/SoC_wsHLS/SoC_hls_component/SoC_hls_component/hls/config.cmdline

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
  **** SW Build 5069499 on May 21 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Fri Nov 15 14:36:00 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2024.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] For user 'almavitis' on host 'vitis' (Linux_x86_64 version 5.14.0-427.37.1.el9_4.x86_64) on Fri Nov 15 14:36:02 IST 2024
INFO: [HLS 200-10] On os "AlmaLinux 9.4 (Seafoam Ocelot)"
INFO: [HLS 200-10] In directory '/home/almavitis/VM_share/SOCExtraFeatures/SoC_wsHLS/SoC_hls_component'
INFO: [HLS 200-2005] Using work_dir /home/almavitis/VM_share/SOCExtraFeatures/SoC_wsHLS/SoC_hls_component/SoC_hls_component 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/almavitis/VM_share/SOCExtraFeatures/src/dimensions.h' from /home/almavitis/VM_share/SOCExtraFeatures/SoC_wsHLS/SoC_hls_component/hls_config.cfg(11)
INFO: [HLS 200-10] Adding design file '/home/almavitis/VM_share/SOCExtraFeatures/src/dimensions.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/almavitis/VM_share/SOCExtraFeatures/src/MatCalc.cpp' from /home/almavitis/VM_share/SOCExtraFeatures/SoC_wsHLS/SoC_hls_component/hls_config.cfg(12)
INFO: [HLS 200-10] Adding design file '/home/almavitis/VM_share/SOCExtraFeatures/src/MatCalc.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/almavitis/VM_share/SOCExtraFeatures/src/FFT.cpp' from /home/almavitis/VM_share/SOCExtraFeatures/SoC_wsHLS/SoC_hls_component/hls_config.cfg(13)
INFO: [HLS 200-10] Adding design file '/home/almavitis/VM_share/SOCExtraFeatures/src/FFT.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=/home/almavitis/VM_share/SOCExtraFeatures/src/H_L2_1.csv' from /home/almavitis/VM_share/SOCExtraFeatures/SoC_wsHLS/SoC_hls_component/hls_config.cfg(14)
INFO: [HLS 200-10] Adding test bench file '/home/almavitis/VM_share/SOCExtraFeatures/src/H_L2_1.csv' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=/home/almavitis/VM_share/SOCExtraFeatures/src/tb.cpp' from /home/almavitis/VM_share/SOCExtraFeatures/SoC_wsHLS/SoC_hls_component/hls_config.cfg(15)
INFO: [HLS 200-10] Adding test bench file '/home/almavitis/VM_share/SOCExtraFeatures/src/tb.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=unpack_blk_to_stream' from /home/almavitis/VM_share/SOCExtraFeatures/SoC_wsHLS/SoC_hls_component/hls_config.cfg(9)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from /home/almavitis/VM_share/SOCExtraFeatures/SoC_wsHLS/SoC_hls_component/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg400-1' from /home/almavitis/VM_share/SOCExtraFeatures/SoC_wsHLS/SoC_hls_component/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying ini 'clock=5ns' from /home/almavitis/VM_share/SOCExtraFeatures/SoC_wsHLS/SoC_hls_component/hls_config.cfg(8)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1465] Applying ini 'clock_uncertainty=0ns' from /home/almavitis/VM_share/SOCExtraFeatures/SoC_wsHLS/SoC_hls_component/hls_config.cfg(7)
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from /home/almavitis/VM_share/SOCExtraFeatures/SoC_wsHLS/SoC_hls_component/hls_config.cfg(10)
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from /home/almavitis/VM_share/SOCExtraFeatures/SoC_wsHLS/SoC_hls_component/hls_config.cfg(5)
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Fri Nov 15 14:36:05 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=/home/almavitis/VM_share/SOCExtraFeatures/SoC_wsHLS/SoC_hls_component/SoC_hls_component/hls/hls_data.json outdir=/home/almavitis/VM_share/SOCExtraFeatures/SoC_wsHLS/SoC_hls_component/SoC_hls_component/hls/impl/ip srcdir=/home/almavitis/VM_share/SOCExtraFeatures/SoC_wsHLS/SoC_hls_component/SoC_hls_component/hls sort_interfaces_ports=false
INFO: Copied 1 ipmisc file(s) to /home/almavitis/VM_share/SOCExtraFeatures/SoC_wsHLS/SoC_hls_component/SoC_hls_component/hls/impl/ip/misc
INFO: Copied 6 verilog file(s) to /home/almavitis/VM_share/SOCExtraFeatures/SoC_wsHLS/SoC_hls_component/SoC_hls_component/hls/impl/ip/hdl/verilog
INFO: Copied 4 vhdl file(s) to /home/almavitis/VM_share/SOCExtraFeatures/SoC_wsHLS/SoC_hls_component/SoC_hls_component/hls/impl/ip/hdl/vhdl
INFO: Copied 10 swdriver file(s) to /home/almavitis/VM_share/SOCExtraFeatures/SoC_wsHLS/SoC_hls_component/SoC_hls_component/hls/impl/ip/drivers
ipx::create_core: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1613.453 ; gain = 24.836 ; free physical = 187 ; free virtual = 11268
INFO: Import ports from HDL: /home/almavitis/VM_share/SOCExtraFeatures/SoC_wsHLS/SoC_hls_component/SoC_hls_component/hls/impl/ip/hdl/vhdl/unpack_blk_to_stream.vhd (unpack_blk_to_stream)
INFO: Add axi4lite interface s_axi_CTRL
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst_n
INFO: Add interrupt interface interrupt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
INFO: Add axi4stream interface float_stream
INFO: Add axi4stream interface blk_stream
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP /home/almavitis/VM_share/SOCExtraFeatures/SoC_wsHLS/SoC_hls_component/SoC_hls_component/hls/impl/ip/component.xml
INFO: Created IP archive /home/almavitis/VM_share/SOCExtraFeatures/SoC_wsHLS/SoC_hls_component/SoC_hls_component/hls/impl/ip/xilinx_com_hls_unpack_blk_to_stream_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Fri Nov 15 14:36:15 2024...
INFO: [HLS 200-802] Generated output file SoC_hls_component/unpack_blk_to_stream.zip
INFO: [HLS 200-112] Total CPU user time: 14.33 seconds. Total CPU system time: 1.38 seconds. Total elapsed time: 25.67 seconds; peak allocated memory: 317.676 MB.
INFO: [vitis-run 60-791] Total elapsed time: 0h 0m 29s
