Release 10.1.03 Map K.39 (nt)
Xilinx Mapping Report File for Design 'top'

Design Information
------------------
Command Line   : map -ise M:/MASTER/COMPET/Trigger/HW/HDL/top/top/top.ise
-intstyle ise -p xc5vfx30t-ff665-1 -w -logic_opt off -ol high -t 1 -cm area -pr
off -k 6 -lc off -power off -o top_map.ncd top.ngd top.pcf 
Target Device  : xc5vfx30t
Target Package : ff665
Target Speed   : -1
Mapper Version : virtex5 -- $Revision: 1.46.12.2 $
Mapped Date    : Fri Mar 11 11:30:15 2011

Design Summary
--------------
Number of errors:      0
Number of warnings:    4
Slice Logic Utilization:
  Number of Slice Registers:                    63 out of  20,480    1%
    Number used as Flip Flops:                  63
  Number of Slice LUTs:                        116 out of  20,480    1%
    Number used as logic:                      114 out of  20,480    1%
      Number using O6 output only:              86
      Number using O5 output only:              26
      Number using O5 and O6:                    2
    Number used as exclusive route-thru:         2
  Number of route-thrus:                        28 out of  40,960    1%
    Number using O6 output only:                28

Slice Logic Distribution:
  Number of occupied Slices:                    42 out of   5,120    1%
  Number of LUT Flip Flop pairs used:          121
    Number with an unused Flip Flop:            58 out of     121   47%
    Number with an unused LUT:                   5 out of     121    4%
    Number of fully used LUT-FF pairs:          58 out of     121   47%
    Number of unique control sets:               7
    Number of slice register sites lost
      to control set restrictions:              13 out of  20,480    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        10 out of     360    2%
    IOB Flip Flops:                              1
    IOB Master Pads:                             2
    IOB Slave Pads:                              2

Specific Feature Utilization:
  Number of BUFG/BUFGCTRLs:                      3 out of      32    9%
    Number used as BUFGs:                        3
  Number of PLL_ADVs:                            1 out of       2   50%

Peak Memory Usage:  309 MB
Total REAL time to MAP completion:  32 secs 
Total CPU time to MAP completion:   25 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Modular Design Summary
Section 11 - Timing Report
Section 12 - Configuration String Information
Section 13 - Control Set Information
Section 14 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:LIT:243 - Logical network rx has no load.
WARNING:MapLib:701 - Signal SYNC_TRIGGER_IN<0> connected to top level port
   SYNC_TRIGGER_IN<0> has been removed.
WARNING:MapLib:701 - Signal SYNC_TRIGGER_IN_b<0> connected to top level port
   SYNC_TRIGGER_IN_b<0> has been removed.

Section 3 - Informational
-------------------------
INFO:MapLib:562 - No environment variables are currently set.
INFO:MapLib:856 - PLL_ADV Inst_CRU/Inst_PLL_ALL/PLL_ADV_INST CLKIN2 pin was
   disconnected because a constant 1 is driving the CLKINSEL pin.
INFO:MapLib:841 - Changing COMPENSATION attribute from SYSTEM_SYNCHRONOUS to
   INTERNAL for PLL_ADV Inst_CRU/Inst_PLL_ALL/PLL_ADV_INST.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 0.950 Volts. (default - Range: 0.950 to
   1.050 Volts)
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Place:834 - Only a subset of IOs are locked. Out of 10 IOs, 8 are locked
   and 2 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary
---------------------------------
   3 block(s) removed
   2 block(s) optimized away
   2 signal(s) removed

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

Loadless block "sync_trigger_1/G1[0].diff_in" () removed.
 The signal "SYNC_TRIGGER_IN<0>" is loadless and has been removed.
  Loadless block "SYNC_TRIGGER_IN<0>" (PAD) removed.
 The signal "SYNC_TRIGGER_IN_b<0>" is loadless and has been removed.
  Loadless block "SYNC_TRIGGER_IN_b<0>" (PAD) removed.

Optimized Block(s):
TYPE 		BLOCK
GND 		XST_GND
VCC 		XST_VCC

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 6 - IOB Properties
--------------------------

+-------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Strength | Rate |              |          | Delay    |
+-------------------------------------------------------------------------------------------------------------------------------------------------+
| FPGA100M                           | IOB              | INPUT     | LVCMOS25             |          |      |              |          |          |
| MCLK100                            | IOBM             | OUTPUT    | LVDS_25              |          |      | ODDR         |          |          |
| MCLK100_b                          | IOBS             | OUTPUT    | See master           |          |      |              |          |          |
| RESET                              | IOB              | INPUT     | LVCMOS25             |          |      |              |          |          |
| RESET_ROC                          | IOB              | OUTPUT    | LVCMOS25             | 24       | FAST |              |          |          |
| SYNC_TRIGGER_OUT<0>                | IOBM             | OUTPUT    | LVDS_25              |          |      |              |          |          |
| SYNC_TRIGGER_OUT_b<0>              | IOBS             | OUTPUT    | See master           |          |      |              |          |          |
| test_led                           | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| test_led2                          | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| tx                                 | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
+-------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Modular Design Summary
-----------------------------------
Modular Design not used for this design.

Section 11 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Development System Reference Guide "TRACE" chapter.

Section 12 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 13 - Control Set Information
------------------------------------
Use the "-detail" map option to print out Control Set Information.

Section 14 - Utilization by Hierarchy
-------------------------------------
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module             | Partition | Slices*       | Slice Reg     | LUTs          | LUTRAM        | BRAM/FIFO | DSP48E  | BUFG  | BUFIO | BUFR  | DCM   | PLL   | Full Hierarchical Name    |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| top/               |           | 9/44          | 0/63          | 29/116        | 0/0           | 0/0       | 0/0     | 0/3   | 0/0   | 0/0   | 0/0   | 0/1   | top                       |
| +Inst_CRU          |           | 18/20         | 30/32         | 52/53         | 0/0           | 0/0       | 0/0     | 1/3   | 0/0   | 0/0   | 0/0   | 0/1   | top/Inst_CRU              |
| ++Inst_PLL_ALL     |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 2/2   | 0/0   | 0/0   | 0/0   | 1/1   | top/Inst_CRU/Inst_PLL_ALL |
| ++fe_rst_sync      |           | 2/2           | 2/2           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | top/Inst_CRU/fe_rst_sync  |
| +com_1             |           | 3/15          | 4/31          | 1/34          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | top/com_1                 |
| ++uart_1           |           | 12/12         | 27/27         | 33/33         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | top/com_1/uart_1          |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

* Slices can be packed with basic elements from multiple hierarchies.
  Therefore, a slice will be counted in every hierarchical module
  that each of its packed basic elements belong to.
** For each column, there are two numbers reported <A>/<B>.
   <A> is the number of elements that belong to that specific hierarchical module.
   <B> is the total number of elements from that hierarchical module and any lower level
   hierarchical modules below.
*** The LUTRAM column counts all LUTs used as memory including RAM, ROM, and shift registers.
