Running: D:\XilinxNEW\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/Computer_Organization/P4/CPU/tb_mips_isim_beh.exe -prj D:/Computer_Organization/P4/CPU/tb_mips_beh.prj work.tb_mips work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "D:/Computer_Organization/P4/CPU/MUX.v" into library work
Analyzing Verilog file "D:/Computer_Organization/P4/CPU/IFU.v" into library work
Analyzing Verilog file "D:/Computer_Organization/P4/CPU/GRF.v" into library work
Analyzing Verilog file "D:/Computer_Organization/P4/CPU/EXT.v" into library work
Analyzing Verilog file "D:/Computer_Organization/P4/CPU/DM.v" into library work
Analyzing Verilog file "D:/Computer_Organization/P4/CPU/ALU.v" into library work
Analyzing Verilog file "D:/Computer_Organization/P4/CPU/datapath.v" into library work
Analyzing Verilog file "D:/Computer_Organization/P4/CPU/control.v" into library work
Analyzing Verilog file "D:/Computer_Organization/P4/CPU/mips.v" into library work
Analyzing Verilog file "D:/Computer_Organization/P4/CPU/tb_mips.v" into library work
Analyzing Verilog file "D:/XilinxNEW/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module IFU
Compiling module GRF
Compiling module ALU
Compiling module DM
Compiling module EXT
Compiling module mux_ALU
Compiling module mux_GRF
Compiling module mux_WD
Compiling module datapath
Compiling module control
Compiling module mips
Compiling module tb_mips
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 13 Verilog Units
Built simulation executable D:/Computer_Organization/P4/CPU/tb_mips_isim_beh.exe
Fuse Memory Usage: 31644 KB
Fuse CPU Usage: 796 ms
