
Exemplo_01.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000625c  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000023c  080063fc  080063fc  000163fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006638  08006638  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  08006638  08006638  00016638  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006640  08006640  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006640  08006640  00016640  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006644  08006644  00016644  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08006648  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000de9c  20000074  080066bc  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  2000df10  080066bc  0002df10  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   000164ce  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002dbd  00000000  00000000  00036572  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001108  00000000  00000000  00039330  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001000  00000000  00000000  0003a438  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000354c  00000000  00000000  0003b438  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012c82  00000000  00000000  0003e984  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00095991  00000000  00000000  00051606  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000e6f97  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004b00  00000000  00000000  000e6fec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000074 	.word	0x20000074
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080063e4 	.word	0x080063e4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000078 	.word	0x20000078
 80001dc:	080063e4 	.word	0x080063e4

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b96e 	b.w	8000584 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	4604      	mov	r4, r0
 80002c8:	468c      	mov	ip, r1
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	f040 8083 	bne.w	80003d6 <__udivmoddi4+0x116>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4617      	mov	r7, r2
 80002d4:	d947      	bls.n	8000366 <__udivmoddi4+0xa6>
 80002d6:	fab2 f282 	clz	r2, r2
 80002da:	b142      	cbz	r2, 80002ee <__udivmoddi4+0x2e>
 80002dc:	f1c2 0020 	rsb	r0, r2, #32
 80002e0:	fa24 f000 	lsr.w	r0, r4, r0
 80002e4:	4091      	lsls	r1, r2
 80002e6:	4097      	lsls	r7, r2
 80002e8:	ea40 0c01 	orr.w	ip, r0, r1
 80002ec:	4094      	lsls	r4, r2
 80002ee:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002f2:	0c23      	lsrs	r3, r4, #16
 80002f4:	fbbc f6f8 	udiv	r6, ip, r8
 80002f8:	fa1f fe87 	uxth.w	lr, r7
 80002fc:	fb08 c116 	mls	r1, r8, r6, ip
 8000300:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000304:	fb06 f10e 	mul.w	r1, r6, lr
 8000308:	4299      	cmp	r1, r3
 800030a:	d909      	bls.n	8000320 <__udivmoddi4+0x60>
 800030c:	18fb      	adds	r3, r7, r3
 800030e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000312:	f080 8119 	bcs.w	8000548 <__udivmoddi4+0x288>
 8000316:	4299      	cmp	r1, r3
 8000318:	f240 8116 	bls.w	8000548 <__udivmoddi4+0x288>
 800031c:	3e02      	subs	r6, #2
 800031e:	443b      	add	r3, r7
 8000320:	1a5b      	subs	r3, r3, r1
 8000322:	b2a4      	uxth	r4, r4
 8000324:	fbb3 f0f8 	udiv	r0, r3, r8
 8000328:	fb08 3310 	mls	r3, r8, r0, r3
 800032c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000330:	fb00 fe0e 	mul.w	lr, r0, lr
 8000334:	45a6      	cmp	lr, r4
 8000336:	d909      	bls.n	800034c <__udivmoddi4+0x8c>
 8000338:	193c      	adds	r4, r7, r4
 800033a:	f100 33ff 	add.w	r3, r0, #4294967295
 800033e:	f080 8105 	bcs.w	800054c <__udivmoddi4+0x28c>
 8000342:	45a6      	cmp	lr, r4
 8000344:	f240 8102 	bls.w	800054c <__udivmoddi4+0x28c>
 8000348:	3802      	subs	r0, #2
 800034a:	443c      	add	r4, r7
 800034c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000350:	eba4 040e 	sub.w	r4, r4, lr
 8000354:	2600      	movs	r6, #0
 8000356:	b11d      	cbz	r5, 8000360 <__udivmoddi4+0xa0>
 8000358:	40d4      	lsrs	r4, r2
 800035a:	2300      	movs	r3, #0
 800035c:	e9c5 4300 	strd	r4, r3, [r5]
 8000360:	4631      	mov	r1, r6
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	b902      	cbnz	r2, 800036a <__udivmoddi4+0xaa>
 8000368:	deff      	udf	#255	; 0xff
 800036a:	fab2 f282 	clz	r2, r2
 800036e:	2a00      	cmp	r2, #0
 8000370:	d150      	bne.n	8000414 <__udivmoddi4+0x154>
 8000372:	1bcb      	subs	r3, r1, r7
 8000374:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000378:	fa1f f887 	uxth.w	r8, r7
 800037c:	2601      	movs	r6, #1
 800037e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000382:	0c21      	lsrs	r1, r4, #16
 8000384:	fb0e 331c 	mls	r3, lr, ip, r3
 8000388:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800038c:	fb08 f30c 	mul.w	r3, r8, ip
 8000390:	428b      	cmp	r3, r1
 8000392:	d907      	bls.n	80003a4 <__udivmoddi4+0xe4>
 8000394:	1879      	adds	r1, r7, r1
 8000396:	f10c 30ff 	add.w	r0, ip, #4294967295
 800039a:	d202      	bcs.n	80003a2 <__udivmoddi4+0xe2>
 800039c:	428b      	cmp	r3, r1
 800039e:	f200 80e9 	bhi.w	8000574 <__udivmoddi4+0x2b4>
 80003a2:	4684      	mov	ip, r0
 80003a4:	1ac9      	subs	r1, r1, r3
 80003a6:	b2a3      	uxth	r3, r4
 80003a8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003ac:	fb0e 1110 	mls	r1, lr, r0, r1
 80003b0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003b4:	fb08 f800 	mul.w	r8, r8, r0
 80003b8:	45a0      	cmp	r8, r4
 80003ba:	d907      	bls.n	80003cc <__udivmoddi4+0x10c>
 80003bc:	193c      	adds	r4, r7, r4
 80003be:	f100 33ff 	add.w	r3, r0, #4294967295
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x10a>
 80003c4:	45a0      	cmp	r8, r4
 80003c6:	f200 80d9 	bhi.w	800057c <__udivmoddi4+0x2bc>
 80003ca:	4618      	mov	r0, r3
 80003cc:	eba4 0408 	sub.w	r4, r4, r8
 80003d0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003d4:	e7bf      	b.n	8000356 <__udivmoddi4+0x96>
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d909      	bls.n	80003ee <__udivmoddi4+0x12e>
 80003da:	2d00      	cmp	r5, #0
 80003dc:	f000 80b1 	beq.w	8000542 <__udivmoddi4+0x282>
 80003e0:	2600      	movs	r6, #0
 80003e2:	e9c5 0100 	strd	r0, r1, [r5]
 80003e6:	4630      	mov	r0, r6
 80003e8:	4631      	mov	r1, r6
 80003ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ee:	fab3 f683 	clz	r6, r3
 80003f2:	2e00      	cmp	r6, #0
 80003f4:	d14a      	bne.n	800048c <__udivmoddi4+0x1cc>
 80003f6:	428b      	cmp	r3, r1
 80003f8:	d302      	bcc.n	8000400 <__udivmoddi4+0x140>
 80003fa:	4282      	cmp	r2, r0
 80003fc:	f200 80b8 	bhi.w	8000570 <__udivmoddi4+0x2b0>
 8000400:	1a84      	subs	r4, r0, r2
 8000402:	eb61 0103 	sbc.w	r1, r1, r3
 8000406:	2001      	movs	r0, #1
 8000408:	468c      	mov	ip, r1
 800040a:	2d00      	cmp	r5, #0
 800040c:	d0a8      	beq.n	8000360 <__udivmoddi4+0xa0>
 800040e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000412:	e7a5      	b.n	8000360 <__udivmoddi4+0xa0>
 8000414:	f1c2 0320 	rsb	r3, r2, #32
 8000418:	fa20 f603 	lsr.w	r6, r0, r3
 800041c:	4097      	lsls	r7, r2
 800041e:	fa01 f002 	lsl.w	r0, r1, r2
 8000422:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000426:	40d9      	lsrs	r1, r3
 8000428:	4330      	orrs	r0, r6
 800042a:	0c03      	lsrs	r3, r0, #16
 800042c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000430:	fa1f f887 	uxth.w	r8, r7
 8000434:	fb0e 1116 	mls	r1, lr, r6, r1
 8000438:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800043c:	fb06 f108 	mul.w	r1, r6, r8
 8000440:	4299      	cmp	r1, r3
 8000442:	fa04 f402 	lsl.w	r4, r4, r2
 8000446:	d909      	bls.n	800045c <__udivmoddi4+0x19c>
 8000448:	18fb      	adds	r3, r7, r3
 800044a:	f106 3cff 	add.w	ip, r6, #4294967295
 800044e:	f080 808d 	bcs.w	800056c <__udivmoddi4+0x2ac>
 8000452:	4299      	cmp	r1, r3
 8000454:	f240 808a 	bls.w	800056c <__udivmoddi4+0x2ac>
 8000458:	3e02      	subs	r6, #2
 800045a:	443b      	add	r3, r7
 800045c:	1a5b      	subs	r3, r3, r1
 800045e:	b281      	uxth	r1, r0
 8000460:	fbb3 f0fe 	udiv	r0, r3, lr
 8000464:	fb0e 3310 	mls	r3, lr, r0, r3
 8000468:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800046c:	fb00 f308 	mul.w	r3, r0, r8
 8000470:	428b      	cmp	r3, r1
 8000472:	d907      	bls.n	8000484 <__udivmoddi4+0x1c4>
 8000474:	1879      	adds	r1, r7, r1
 8000476:	f100 3cff 	add.w	ip, r0, #4294967295
 800047a:	d273      	bcs.n	8000564 <__udivmoddi4+0x2a4>
 800047c:	428b      	cmp	r3, r1
 800047e:	d971      	bls.n	8000564 <__udivmoddi4+0x2a4>
 8000480:	3802      	subs	r0, #2
 8000482:	4439      	add	r1, r7
 8000484:	1acb      	subs	r3, r1, r3
 8000486:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800048a:	e778      	b.n	800037e <__udivmoddi4+0xbe>
 800048c:	f1c6 0c20 	rsb	ip, r6, #32
 8000490:	fa03 f406 	lsl.w	r4, r3, r6
 8000494:	fa22 f30c 	lsr.w	r3, r2, ip
 8000498:	431c      	orrs	r4, r3
 800049a:	fa20 f70c 	lsr.w	r7, r0, ip
 800049e:	fa01 f306 	lsl.w	r3, r1, r6
 80004a2:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80004a6:	fa21 f10c 	lsr.w	r1, r1, ip
 80004aa:	431f      	orrs	r7, r3
 80004ac:	0c3b      	lsrs	r3, r7, #16
 80004ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80004b2:	fa1f f884 	uxth.w	r8, r4
 80004b6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004ba:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80004be:	fb09 fa08 	mul.w	sl, r9, r8
 80004c2:	458a      	cmp	sl, r1
 80004c4:	fa02 f206 	lsl.w	r2, r2, r6
 80004c8:	fa00 f306 	lsl.w	r3, r0, r6
 80004cc:	d908      	bls.n	80004e0 <__udivmoddi4+0x220>
 80004ce:	1861      	adds	r1, r4, r1
 80004d0:	f109 30ff 	add.w	r0, r9, #4294967295
 80004d4:	d248      	bcs.n	8000568 <__udivmoddi4+0x2a8>
 80004d6:	458a      	cmp	sl, r1
 80004d8:	d946      	bls.n	8000568 <__udivmoddi4+0x2a8>
 80004da:	f1a9 0902 	sub.w	r9, r9, #2
 80004de:	4421      	add	r1, r4
 80004e0:	eba1 010a 	sub.w	r1, r1, sl
 80004e4:	b2bf      	uxth	r7, r7
 80004e6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004ea:	fb0e 1110 	mls	r1, lr, r0, r1
 80004ee:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004f2:	fb00 f808 	mul.w	r8, r0, r8
 80004f6:	45b8      	cmp	r8, r7
 80004f8:	d907      	bls.n	800050a <__udivmoddi4+0x24a>
 80004fa:	19e7      	adds	r7, r4, r7
 80004fc:	f100 31ff 	add.w	r1, r0, #4294967295
 8000500:	d22e      	bcs.n	8000560 <__udivmoddi4+0x2a0>
 8000502:	45b8      	cmp	r8, r7
 8000504:	d92c      	bls.n	8000560 <__udivmoddi4+0x2a0>
 8000506:	3802      	subs	r0, #2
 8000508:	4427      	add	r7, r4
 800050a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800050e:	eba7 0708 	sub.w	r7, r7, r8
 8000512:	fba0 8902 	umull	r8, r9, r0, r2
 8000516:	454f      	cmp	r7, r9
 8000518:	46c6      	mov	lr, r8
 800051a:	4649      	mov	r1, r9
 800051c:	d31a      	bcc.n	8000554 <__udivmoddi4+0x294>
 800051e:	d017      	beq.n	8000550 <__udivmoddi4+0x290>
 8000520:	b15d      	cbz	r5, 800053a <__udivmoddi4+0x27a>
 8000522:	ebb3 020e 	subs.w	r2, r3, lr
 8000526:	eb67 0701 	sbc.w	r7, r7, r1
 800052a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800052e:	40f2      	lsrs	r2, r6
 8000530:	ea4c 0202 	orr.w	r2, ip, r2
 8000534:	40f7      	lsrs	r7, r6
 8000536:	e9c5 2700 	strd	r2, r7, [r5]
 800053a:	2600      	movs	r6, #0
 800053c:	4631      	mov	r1, r6
 800053e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000542:	462e      	mov	r6, r5
 8000544:	4628      	mov	r0, r5
 8000546:	e70b      	b.n	8000360 <__udivmoddi4+0xa0>
 8000548:	4606      	mov	r6, r0
 800054a:	e6e9      	b.n	8000320 <__udivmoddi4+0x60>
 800054c:	4618      	mov	r0, r3
 800054e:	e6fd      	b.n	800034c <__udivmoddi4+0x8c>
 8000550:	4543      	cmp	r3, r8
 8000552:	d2e5      	bcs.n	8000520 <__udivmoddi4+0x260>
 8000554:	ebb8 0e02 	subs.w	lr, r8, r2
 8000558:	eb69 0104 	sbc.w	r1, r9, r4
 800055c:	3801      	subs	r0, #1
 800055e:	e7df      	b.n	8000520 <__udivmoddi4+0x260>
 8000560:	4608      	mov	r0, r1
 8000562:	e7d2      	b.n	800050a <__udivmoddi4+0x24a>
 8000564:	4660      	mov	r0, ip
 8000566:	e78d      	b.n	8000484 <__udivmoddi4+0x1c4>
 8000568:	4681      	mov	r9, r0
 800056a:	e7b9      	b.n	80004e0 <__udivmoddi4+0x220>
 800056c:	4666      	mov	r6, ip
 800056e:	e775      	b.n	800045c <__udivmoddi4+0x19c>
 8000570:	4630      	mov	r0, r6
 8000572:	e74a      	b.n	800040a <__udivmoddi4+0x14a>
 8000574:	f1ac 0c02 	sub.w	ip, ip, #2
 8000578:	4439      	add	r1, r7
 800057a:	e713      	b.n	80003a4 <__udivmoddi4+0xe4>
 800057c:	3802      	subs	r0, #2
 800057e:	443c      	add	r4, r7
 8000580:	e724      	b.n	80003cc <__udivmoddi4+0x10c>
 8000582:	bf00      	nop

08000584 <__aeabi_idiv0>:
 8000584:	4770      	bx	lr
 8000586:	bf00      	nop

08000588 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000588:	b580      	push	{r7, lr}
 800058a:	b082      	sub	sp, #8
 800058c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800058e:	f000 fc2b 	bl	8000de8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000592:	f000 f853 	bl	800063c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000596:	f000 f8e5 	bl	8000764 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 800059a:	f000 f8b9 	bl	8000710 <MX_USART1_UART_Init>
  /* USER CODE END RTOS_MUTEX */

  /* USER CODE BEGIN RTOS_SEMAPHORES */
	/* add semaphores, ... */
  //O semáforo é criado para ter um valor maximo de 10 contagens e um valor inicial de contagem 0
  xCountingSemaphore = xSemaphoreCreateCounting(10,0);
 800059e:	2100      	movs	r1, #0
 80005a0:	200a      	movs	r0, #10
 80005a2:	f002 fac9 	bl	8002b38 <xQueueCreateCountingSemaphore>
 80005a6:	4603      	mov	r3, r0
 80005a8:	4a1a      	ldr	r2, [pc, #104]	; (8000614 <main+0x8c>)
 80005aa:	6013      	str	r3, [r2, #0]

  if(xCountingSemaphore != NULL) vPrintString("Semaforo criado com sucesso\n");
 80005ac:	4b19      	ldr	r3, [pc, #100]	; (8000614 <main+0x8c>)
 80005ae:	681b      	ldr	r3, [r3, #0]
 80005b0:	2b00      	cmp	r3, #0
 80005b2:	d002      	beq.n	80005ba <main+0x32>
 80005b4:	4818      	ldr	r0, [pc, #96]	; (8000618 <main+0x90>)
 80005b6:	f000 f99f 	bl	80008f8 <vPrintString>
  /* Create the thread(s) */
  /* definition and creation of defaultTask */

  /* USER CODE BEGIN RTOS_THREADS */
	/* add threads, ... */
	if ((xTaskCreate(vTask_blink, "Task Blink", configMINIMAL_STACK_SIZE * 2, NULL,
 80005ba:	2300      	movs	r3, #0
 80005bc:	9301      	str	r3, [sp, #4]
 80005be:	2301      	movs	r3, #1
 80005c0:	9300      	str	r3, [sp, #0]
 80005c2:	2300      	movs	r3, #0
 80005c4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80005c8:	4914      	ldr	r1, [pc, #80]	; (800061c <main+0x94>)
 80005ca:	4815      	ldr	r0, [pc, #84]	; (8000620 <main+0x98>)
 80005cc:	f003 f92b 	bl	8003826 <xTaskCreate>
 80005d0:	4603      	mov	r3, r0
 80005d2:	2b01      	cmp	r3, #1
 80005d4:	d003      	beq.n	80005de <main+0x56>
			1, NULL)) != pdTRUE) {
		vPrintString(
 80005d6:	4813      	ldr	r0, [pc, #76]	; (8000624 <main+0x9c>)
 80005d8:	f000 f98e 	bl	80008f8 <vPrintString>
 80005dc:	e002      	b.n	80005e4 <main+0x5c>
				"não foi possivel alocar tarefa Blink vTaskBlink no escalonador\n");
	} else {
		vPrintString("Tarefa Task Blink criada com sucesso!\n");
 80005de:	4812      	ldr	r0, [pc, #72]	; (8000628 <main+0xa0>)
 80005e0:	f000 f98a 	bl	80008f8 <vPrintString>
	}
  if ((xTaskCreate(vTask_Handle, "Task handle", configMINIMAL_STACK_SIZE * 2, NULL,
 80005e4:	2300      	movs	r3, #0
 80005e6:	9301      	str	r3, [sp, #4]
 80005e8:	2301      	movs	r3, #1
 80005ea:	9300      	str	r3, [sp, #0]
 80005ec:	2300      	movs	r3, #0
 80005ee:	f44f 7280 	mov.w	r2, #256	; 0x100
 80005f2:	490e      	ldr	r1, [pc, #56]	; (800062c <main+0xa4>)
 80005f4:	480e      	ldr	r0, [pc, #56]	; (8000630 <main+0xa8>)
 80005f6:	f003 f916 	bl	8003826 <xTaskCreate>
 80005fa:	4603      	mov	r3, r0
 80005fc:	2b01      	cmp	r3, #1
 80005fe:	d003      	beq.n	8000608 <main+0x80>
  			1, NULL)) != pdTRUE) {
  		vPrintString(
 8000600:	480c      	ldr	r0, [pc, #48]	; (8000634 <main+0xac>)
 8000602:	f000 f979 	bl	80008f8 <vPrintString>
 8000606:	e002      	b.n	800060e <main+0x86>
  				"não foi possivel alocar tarefa vTaskHandle no escalonador\n");
  	} else {
  		vPrintString("Tarefa vTaskHandle criada com sucesso!\n");
 8000608:	480b      	ldr	r0, [pc, #44]	; (8000638 <main+0xb0>)
 800060a:	f000 f975 	bl	80008f8 <vPrintString>
  	}


	vTaskStartScheduler();
 800060e:	f003 fae3 	bl	8003bd8 <vTaskStartScheduler>
//  osKernelStart();

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
 8000612:	e7fe      	b.n	8000612 <main+0x8a>
 8000614:	20000090 	.word	0x20000090
 8000618:	080063fc 	.word	0x080063fc
 800061c:	0800641c 	.word	0x0800641c
 8000620:	08000a49 	.word	0x08000a49
 8000624:	08006428 	.word	0x08006428
 8000628:	0800646c 	.word	0x0800646c
 800062c:	08006494 	.word	0x08006494
 8000630:	08000a19 	.word	0x08000a19
 8000634:	080064a0 	.word	0x080064a0
 8000638:	080064dc 	.word	0x080064dc

0800063c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800063c:	b580      	push	{r7, lr}
 800063e:	b094      	sub	sp, #80	; 0x50
 8000640:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000642:	f107 0320 	add.w	r3, r7, #32
 8000646:	2230      	movs	r2, #48	; 0x30
 8000648:	2100      	movs	r1, #0
 800064a:	4618      	mov	r0, r3
 800064c:	f005 fa9a 	bl	8005b84 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000650:	f107 030c 	add.w	r3, r7, #12
 8000654:	2200      	movs	r2, #0
 8000656:	601a      	str	r2, [r3, #0]
 8000658:	605a      	str	r2, [r3, #4]
 800065a:	609a      	str	r2, [r3, #8]
 800065c:	60da      	str	r2, [r3, #12]
 800065e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000660:	2300      	movs	r3, #0
 8000662:	60bb      	str	r3, [r7, #8]
 8000664:	4b28      	ldr	r3, [pc, #160]	; (8000708 <SystemClock_Config+0xcc>)
 8000666:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000668:	4a27      	ldr	r2, [pc, #156]	; (8000708 <SystemClock_Config+0xcc>)
 800066a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800066e:	6413      	str	r3, [r2, #64]	; 0x40
 8000670:	4b25      	ldr	r3, [pc, #148]	; (8000708 <SystemClock_Config+0xcc>)
 8000672:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000674:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000678:	60bb      	str	r3, [r7, #8]
 800067a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 800067c:	2300      	movs	r3, #0
 800067e:	607b      	str	r3, [r7, #4]
 8000680:	4b22      	ldr	r3, [pc, #136]	; (800070c <SystemClock_Config+0xd0>)
 8000682:	681b      	ldr	r3, [r3, #0]
 8000684:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000688:	4a20      	ldr	r2, [pc, #128]	; (800070c <SystemClock_Config+0xd0>)
 800068a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800068e:	6013      	str	r3, [r2, #0]
 8000690:	4b1e      	ldr	r3, [pc, #120]	; (800070c <SystemClock_Config+0xd0>)
 8000692:	681b      	ldr	r3, [r3, #0]
 8000694:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000698:	607b      	str	r3, [r7, #4]
 800069a:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800069c:	2301      	movs	r3, #1
 800069e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80006a0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80006a4:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006a6:	2302      	movs	r3, #2
 80006a8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80006aa:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80006ae:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80006b0:	2304      	movs	r3, #4
 80006b2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 84;
 80006b4:	2354      	movs	r3, #84	; 0x54
 80006b6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80006b8:	2302      	movs	r3, #2
 80006ba:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80006bc:	2304      	movs	r3, #4
 80006be:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006c0:	f107 0320 	add.w	r3, r7, #32
 80006c4:	4618      	mov	r0, r3
 80006c6:	f000 fe83 	bl	80013d0 <HAL_RCC_OscConfig>
 80006ca:	4603      	mov	r3, r0
 80006cc:	2b00      	cmp	r3, #0
 80006ce:	d001      	beq.n	80006d4 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80006d0:	f000 fa18 	bl	8000b04 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006d4:	230f      	movs	r3, #15
 80006d6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006d8:	2302      	movs	r3, #2
 80006da:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006dc:	2300      	movs	r3, #0
 80006de:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80006e0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80006e4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006e6:	2300      	movs	r3, #0
 80006e8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80006ea:	f107 030c 	add.w	r3, r7, #12
 80006ee:	2102      	movs	r1, #2
 80006f0:	4618      	mov	r0, r3
 80006f2:	f001 f8e5 	bl	80018c0 <HAL_RCC_ClockConfig>
 80006f6:	4603      	mov	r3, r0
 80006f8:	2b00      	cmp	r3, #0
 80006fa:	d001      	beq.n	8000700 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80006fc:	f000 fa02 	bl	8000b04 <Error_Handler>
  }
}
 8000700:	bf00      	nop
 8000702:	3750      	adds	r7, #80	; 0x50
 8000704:	46bd      	mov	sp, r7
 8000706:	bd80      	pop	{r7, pc}
 8000708:	40023800 	.word	0x40023800
 800070c:	40007000 	.word	0x40007000

08000710 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000710:	b580      	push	{r7, lr}
 8000712:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000714:	4b11      	ldr	r3, [pc, #68]	; (800075c <MX_USART1_UART_Init+0x4c>)
 8000716:	4a12      	ldr	r2, [pc, #72]	; (8000760 <MX_USART1_UART_Init+0x50>)
 8000718:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800071a:	4b10      	ldr	r3, [pc, #64]	; (800075c <MX_USART1_UART_Init+0x4c>)
 800071c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000720:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000722:	4b0e      	ldr	r3, [pc, #56]	; (800075c <MX_USART1_UART_Init+0x4c>)
 8000724:	2200      	movs	r2, #0
 8000726:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000728:	4b0c      	ldr	r3, [pc, #48]	; (800075c <MX_USART1_UART_Init+0x4c>)
 800072a:	2200      	movs	r2, #0
 800072c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800072e:	4b0b      	ldr	r3, [pc, #44]	; (800075c <MX_USART1_UART_Init+0x4c>)
 8000730:	2200      	movs	r2, #0
 8000732:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000734:	4b09      	ldr	r3, [pc, #36]	; (800075c <MX_USART1_UART_Init+0x4c>)
 8000736:	220c      	movs	r2, #12
 8000738:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800073a:	4b08      	ldr	r3, [pc, #32]	; (800075c <MX_USART1_UART_Init+0x4c>)
 800073c:	2200      	movs	r2, #0
 800073e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000740:	4b06      	ldr	r3, [pc, #24]	; (800075c <MX_USART1_UART_Init+0x4c>)
 8000742:	2200      	movs	r2, #0
 8000744:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000746:	4805      	ldr	r0, [pc, #20]	; (800075c <MX_USART1_UART_Init+0x4c>)
 8000748:	f001 fd68 	bl	800221c <HAL_UART_Init>
 800074c:	4603      	mov	r3, r0
 800074e:	2b00      	cmp	r3, #0
 8000750:	d001      	beq.n	8000756 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000752:	f000 f9d7 	bl	8000b04 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000756:	bf00      	nop
 8000758:	bd80      	pop	{r7, pc}
 800075a:	bf00      	nop
 800075c:	2000de30 	.word	0x2000de30
 8000760:	40011000 	.word	0x40011000

08000764 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000764:	b580      	push	{r7, lr}
 8000766:	b08a      	sub	sp, #40	; 0x28
 8000768:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800076a:	f107 0314 	add.w	r3, r7, #20
 800076e:	2200      	movs	r2, #0
 8000770:	601a      	str	r2, [r3, #0]
 8000772:	605a      	str	r2, [r3, #4]
 8000774:	609a      	str	r2, [r3, #8]
 8000776:	60da      	str	r2, [r3, #12]
 8000778:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800077a:	2300      	movs	r3, #0
 800077c:	613b      	str	r3, [r7, #16]
 800077e:	4b59      	ldr	r3, [pc, #356]	; (80008e4 <MX_GPIO_Init+0x180>)
 8000780:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000782:	4a58      	ldr	r2, [pc, #352]	; (80008e4 <MX_GPIO_Init+0x180>)
 8000784:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000788:	6313      	str	r3, [r2, #48]	; 0x30
 800078a:	4b56      	ldr	r3, [pc, #344]	; (80008e4 <MX_GPIO_Init+0x180>)
 800078c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800078e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000792:	613b      	str	r3, [r7, #16]
 8000794:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000796:	2300      	movs	r3, #0
 8000798:	60fb      	str	r3, [r7, #12]
 800079a:	4b52      	ldr	r3, [pc, #328]	; (80008e4 <MX_GPIO_Init+0x180>)
 800079c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800079e:	4a51      	ldr	r2, [pc, #324]	; (80008e4 <MX_GPIO_Init+0x180>)
 80007a0:	f043 0302 	orr.w	r3, r3, #2
 80007a4:	6313      	str	r3, [r2, #48]	; 0x30
 80007a6:	4b4f      	ldr	r3, [pc, #316]	; (80008e4 <MX_GPIO_Init+0x180>)
 80007a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007aa:	f003 0302 	and.w	r3, r3, #2
 80007ae:	60fb      	str	r3, [r7, #12]
 80007b0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007b2:	2300      	movs	r3, #0
 80007b4:	60bb      	str	r3, [r7, #8]
 80007b6:	4b4b      	ldr	r3, [pc, #300]	; (80008e4 <MX_GPIO_Init+0x180>)
 80007b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ba:	4a4a      	ldr	r2, [pc, #296]	; (80008e4 <MX_GPIO_Init+0x180>)
 80007bc:	f043 0301 	orr.w	r3, r3, #1
 80007c0:	6313      	str	r3, [r2, #48]	; 0x30
 80007c2:	4b48      	ldr	r3, [pc, #288]	; (80008e4 <MX_GPIO_Init+0x180>)
 80007c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007c6:	f003 0301 	and.w	r3, r3, #1
 80007ca:	60bb      	str	r3, [r7, #8]
 80007cc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007ce:	2300      	movs	r3, #0
 80007d0:	607b      	str	r3, [r7, #4]
 80007d2:	4b44      	ldr	r3, [pc, #272]	; (80008e4 <MX_GPIO_Init+0x180>)
 80007d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007d6:	4a43      	ldr	r2, [pc, #268]	; (80008e4 <MX_GPIO_Init+0x180>)
 80007d8:	f043 0304 	orr.w	r3, r3, #4
 80007dc:	6313      	str	r3, [r2, #48]	; 0x30
 80007de:	4b41      	ldr	r3, [pc, #260]	; (80008e4 <MX_GPIO_Init+0x180>)
 80007e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007e2:	f003 0304 	and.w	r3, r3, #4
 80007e6:	607b      	str	r3, [r7, #4]
 80007e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80007ea:	2300      	movs	r3, #0
 80007ec:	603b      	str	r3, [r7, #0]
 80007ee:	4b3d      	ldr	r3, [pc, #244]	; (80008e4 <MX_GPIO_Init+0x180>)
 80007f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007f2:	4a3c      	ldr	r2, [pc, #240]	; (80008e4 <MX_GPIO_Init+0x180>)
 80007f4:	f043 0308 	orr.w	r3, r3, #8
 80007f8:	6313      	str	r3, [r2, #48]	; 0x30
 80007fa:	4b3a      	ldr	r3, [pc, #232]	; (80008e4 <MX_GPIO_Init+0x180>)
 80007fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007fe:	f003 0308 	and.w	r3, r3, #8
 8000802:	603b      	str	r3, [r7, #0]
 8000804:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DOUT_LED1_Pin|SEL_1_Pin, GPIO_PIN_RESET);
 8000806:	2200      	movs	r2, #0
 8000808:	2109      	movs	r1, #9
 800080a:	4837      	ldr	r0, [pc, #220]	; (80008e8 <MX_GPIO_Init+0x184>)
 800080c:	f000 fd94 	bl	8001338 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SEL_0_GPIO_Port, SEL_0_Pin, GPIO_PIN_RESET);
 8000810:	2200      	movs	r2, #0
 8000812:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000816:	4835      	ldr	r0, [pc, #212]	; (80008ec <MX_GPIO_Init+0x188>)
 8000818:	f000 fd8e 	bl	8001338 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(EN_RX_485_GPIO_Port, EN_RX_485_Pin, GPIO_PIN_RESET);
 800081c:	2200      	movs	r2, #0
 800081e:	2104      	movs	r1, #4
 8000820:	4833      	ldr	r0, [pc, #204]	; (80008f0 <MX_GPIO_Init+0x18c>)
 8000822:	f000 fd89 	bl	8001338 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : DOUT_LED1_Pin */
  GPIO_InitStruct.Pin = DOUT_LED1_Pin;
 8000826:	2301      	movs	r3, #1
 8000828:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800082a:	2301      	movs	r3, #1
 800082c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800082e:	2300      	movs	r3, #0
 8000830:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000832:	2300      	movs	r3, #0
 8000834:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(DOUT_LED1_GPIO_Port, &GPIO_InitStruct);
 8000836:	f107 0314 	add.w	r3, r7, #20
 800083a:	4619      	mov	r1, r3
 800083c:	482a      	ldr	r0, [pc, #168]	; (80008e8 <MX_GPIO_Init+0x184>)
 800083e:	f000 fbf7 	bl	8001030 <HAL_GPIO_Init>

  /*Configure GPIO pin : SEL_0_Pin */
  GPIO_InitStruct.Pin = SEL_0_Pin;
 8000842:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000846:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000848:	2301      	movs	r3, #1
 800084a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800084c:	2300      	movs	r3, #0
 800084e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000850:	2300      	movs	r3, #0
 8000852:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SEL_0_GPIO_Port, &GPIO_InitStruct);
 8000854:	f107 0314 	add.w	r3, r7, #20
 8000858:	4619      	mov	r1, r3
 800085a:	4824      	ldr	r0, [pc, #144]	; (80008ec <MX_GPIO_Init+0x188>)
 800085c:	f000 fbe8 	bl	8001030 <HAL_GPIO_Init>

  /*Configure GPIO pin : DIN_CFIG_Pin */
  GPIO_InitStruct.Pin = DIN_CFIG_Pin;
 8000860:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000864:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000866:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800086a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800086c:	2300      	movs	r3, #0
 800086e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DIN_CFIG_GPIO_Port, &GPIO_InitStruct);
 8000870:	f107 0314 	add.w	r3, r7, #20
 8000874:	4619      	mov	r1, r3
 8000876:	481f      	ldr	r0, [pc, #124]	; (80008f4 <MX_GPIO_Init+0x190>)
 8000878:	f000 fbda 	bl	8001030 <HAL_GPIO_Init>

  /*Configure GPIO pin : EN_RX_485_Pin */
  GPIO_InitStruct.Pin = EN_RX_485_Pin;
 800087c:	2304      	movs	r3, #4
 800087e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000880:	2301      	movs	r3, #1
 8000882:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000884:	2301      	movs	r3, #1
 8000886:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000888:	2300      	movs	r3, #0
 800088a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(EN_RX_485_GPIO_Port, &GPIO_InitStruct);
 800088c:	f107 0314 	add.w	r3, r7, #20
 8000890:	4619      	mov	r1, r3
 8000892:	4817      	ldr	r0, [pc, #92]	; (80008f0 <MX_GPIO_Init+0x18c>)
 8000894:	f000 fbcc 	bl	8001030 <HAL_GPIO_Init>

  /*Configure GPIO pin : SEL_1_Pin */
  GPIO_InitStruct.Pin = SEL_1_Pin;
 8000898:	2308      	movs	r3, #8
 800089a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800089c:	2301      	movs	r3, #1
 800089e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80008a0:	2301      	movs	r3, #1
 80008a2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008a4:	2300      	movs	r3, #0
 80008a6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SEL_1_GPIO_Port, &GPIO_InitStruct);
 80008a8:	f107 0314 	add.w	r3, r7, #20
 80008ac:	4619      	mov	r1, r3
 80008ae:	480e      	ldr	r0, [pc, #56]	; (80008e8 <MX_GPIO_Init+0x184>)
 80008b0:	f000 fbbe 	bl	8001030 <HAL_GPIO_Init>

  /*Configure GPIO pin : DIN_TARA_Pin */
  GPIO_InitStruct.Pin = DIN_TARA_Pin;
 80008b4:	2310      	movs	r3, #16
 80008b6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008b8:	2300      	movs	r3, #0
 80008ba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008bc:	2300      	movs	r3, #0
 80008be:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DIN_TARA_GPIO_Port, &GPIO_InitStruct);
 80008c0:	f107 0314 	add.w	r3, r7, #20
 80008c4:	4619      	mov	r1, r3
 80008c6:	4808      	ldr	r0, [pc, #32]	; (80008e8 <MX_GPIO_Init+0x184>)
 80008c8:	f000 fbb2 	bl	8001030 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 80008cc:	2200      	movs	r2, #0
 80008ce:	2105      	movs	r1, #5
 80008d0:	2028      	movs	r0, #40	; 0x28
 80008d2:	f000 fb83 	bl	8000fdc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80008d6:	2028      	movs	r0, #40	; 0x28
 80008d8:	f000 fb9c 	bl	8001014 <HAL_NVIC_EnableIRQ>

}
 80008dc:	bf00      	nop
 80008de:	3728      	adds	r7, #40	; 0x28
 80008e0:	46bd      	mov	sp, r7
 80008e2:	bd80      	pop	{r7, pc}
 80008e4:	40023800 	.word	0x40023800
 80008e8:	40020400 	.word	0x40020400
 80008ec:	40020000 	.word	0x40020000
 80008f0:	40020c00 	.word	0x40020c00
 80008f4:	40020800 	.word	0x40020800

080008f8 <vPrintString>:

/* USER CODE BEGIN 4 */
//-----------------------------------------------------------------------------
//funções de impressão
void vPrintString(char *pc_uartSend_f) {
 80008f8:	b580      	push	{r7, lr}
 80008fa:	b082      	sub	sp, #8
 80008fc:	af00      	add	r7, sp, #0
 80008fe:	6078      	str	r0, [r7, #4]
	//acionamentos necessários para chavear e acionar o rs485 em modo de transmissão
	HAL_GPIO_WritePin(SEL_0_GPIO_Port, SEL_0_Pin, Bit_RESET);
 8000900:	2200      	movs	r2, #0
 8000902:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000906:	4814      	ldr	r0, [pc, #80]	; (8000958 <vPrintString+0x60>)
 8000908:	f000 fd16 	bl	8001338 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEL_1_GPIO_Port, SEL_1_Pin, Bit_RESET);
 800090c:	2200      	movs	r2, #0
 800090e:	2108      	movs	r1, #8
 8000910:	4812      	ldr	r0, [pc, #72]	; (800095c <vPrintString+0x64>)
 8000912:	f000 fd11 	bl	8001338 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN_RX_485_GPIO_Port, EN_RX_485_Pin, Bit_RESET);
 8000916:	2200      	movs	r2, #0
 8000918:	2104      	movs	r1, #4
 800091a:	4811      	ldr	r0, [pc, #68]	; (8000960 <vPrintString+0x68>)
 800091c:	f000 fd0c 	bl	8001338 <HAL_GPIO_WritePin>
	taskENTER_CRITICAL();	//removido
 8000920:	f004 fde0 	bl	80054e4 <vPortEnterCritical>
	//xSemaphoreTake(xMutex, portMAX_DELAY);
	{
		vUsartLib_Puts(pc_uartSend_f);
 8000924:	6878      	ldr	r0, [r7, #4]
 8000926:	f000 f82d 	bl	8000984 <vUsartLib_Puts>
	}
	taskEXIT_CRITICAL();		//removido
 800092a:	f004 fe0b 	bl	8005544 <vPortExitCritical>
	//acionamentos necessários para chavear e acionar o rs485 em modo de recepção
	//xSemaphoreGive(xMutex);
	HAL_GPIO_WritePin(SEL_0_GPIO_Port, SEL_0_Pin, Bit_SET);
 800092e:	2201      	movs	r2, #1
 8000930:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000934:	4808      	ldr	r0, [pc, #32]	; (8000958 <vPrintString+0x60>)
 8000936:	f000 fcff 	bl	8001338 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEL_1_GPIO_Port, SEL_1_Pin, Bit_SET);
 800093a:	2201      	movs	r2, #1
 800093c:	2108      	movs	r1, #8
 800093e:	4807      	ldr	r0, [pc, #28]	; (800095c <vPrintString+0x64>)
 8000940:	f000 fcfa 	bl	8001338 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN_RX_485_GPIO_Port, EN_RX_485_Pin, Bit_SET);
 8000944:	2201      	movs	r2, #1
 8000946:	2104      	movs	r1, #4
 8000948:	4805      	ldr	r0, [pc, #20]	; (8000960 <vPrintString+0x68>)
 800094a:	f000 fcf5 	bl	8001338 <HAL_GPIO_WritePin>
}
 800094e:	bf00      	nop
 8000950:	3708      	adds	r7, #8
 8000952:	46bd      	mov	sp, r7
 8000954:	bd80      	pop	{r7, pc}
 8000956:	bf00      	nop
 8000958:	40020000 	.word	0x40020000
 800095c:	40020400 	.word	0x40020400
 8000960:	40020c00 	.word	0x40020c00

08000964 <vUsartLib_Putc>:
void vUsartLib_Putc(UART_HandleTypeDef *huart, char c_data) {
 8000964:	b580      	push	{r7, lr}
 8000966:	b082      	sub	sp, #8
 8000968:	af00      	add	r7, sp, #0
 800096a:	6078      	str	r0, [r7, #4]
 800096c:	460b      	mov	r3, r1
 800096e:	70fb      	strb	r3, [r7, #3]
	//envia um unico caractere
	HAL_UART_Transmit(huart, &c_data, 1, 10);
 8000970:	1cf9      	adds	r1, r7, #3
 8000972:	230a      	movs	r3, #10
 8000974:	2201      	movs	r2, #1
 8000976:	6878      	ldr	r0, [r7, #4]
 8000978:	f001 fc9d 	bl	80022b6 <HAL_UART_Transmit>
}
 800097c:	bf00      	nop
 800097e:	3708      	adds	r7, #8
 8000980:	46bd      	mov	sp, r7
 8000982:	bd80      	pop	{r7, pc}

08000984 <vUsartLib_Puts>:
void vUsartLib_Puts(char *c_data) {
 8000984:	b580      	push	{r7, lr}
 8000986:	b082      	sub	sp, #8
 8000988:	af00      	add	r7, sp, #0
 800098a:	6078      	str	r0, [r7, #4]
	//roda todo o buffer até encontrar 0x00
	while (*c_data) {
 800098c:	e007      	b.n	800099e <vUsartLib_Puts+0x1a>
		vUsartLib_Putc(&huart1, *c_data++);
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	1c5a      	adds	r2, r3, #1
 8000992:	607a      	str	r2, [r7, #4]
 8000994:	781b      	ldrb	r3, [r3, #0]
 8000996:	4619      	mov	r1, r3
 8000998:	4805      	ldr	r0, [pc, #20]	; (80009b0 <vUsartLib_Puts+0x2c>)
 800099a:	f7ff ffe3 	bl	8000964 <vUsartLib_Putc>
	while (*c_data) {
 800099e:	687b      	ldr	r3, [r7, #4]
 80009a0:	781b      	ldrb	r3, [r3, #0]
 80009a2:	2b00      	cmp	r3, #0
 80009a4:	d1f3      	bne.n	800098e <vUsartLib_Puts+0xa>
	}
}
 80009a6:	bf00      	nop
 80009a8:	bf00      	nop
 80009aa:	3708      	adds	r7, #8
 80009ac:	46bd      	mov	sp, r7
 80009ae:	bd80      	pop	{r7, pc}
 80009b0:	2000de30 	.word	0x2000de30

080009b4 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 80009b4:	b580      	push	{r7, lr}
 80009b6:	b084      	sub	sp, #16
 80009b8:	af00      	add	r7, sp, #0
 80009ba:	4603      	mov	r3, r0
 80009bc:	80fb      	strh	r3, [r7, #6]
	/*
	 * O parâmetro xHigherPriorityTaskWoken deve ser inicializado para pdFALSE, pois será definido como
	 * pdTRUE dentro da função API segura contra interrupções contra interrupções, se for necessária uma
	 * alternacia de contexto.
	 */
	xHigherPriorityTaskWoken = pdFALSE;
 80009be:	2300      	movs	r3, #0
 80009c0:	60fb      	str	r3, [r7, #12]
	 * Neste caso, como estamos utilizando semaforos contadores, concedemos 3 tokens para o semaforo
	 * para que a tarefa que recebe este token com xSemaphoreTake() para processar todas as interrupções
	 * geradas aqui de forma simulada. Este exemplo é melhorado pois não perdemos nenhuma execução de
	 * interrupção mesmo que nossa tarefa esteja executando uma chamada de semáforo.
	 */
	xSemaphoreGiveFromISR( xCountingSemaphore, &xHigherPriorityTaskWoken );
 80009c2:	4b13      	ldr	r3, [pc, #76]	; (8000a10 <HAL_GPIO_EXTI_Callback+0x5c>)
 80009c4:	681b      	ldr	r3, [r3, #0]
 80009c6:	f107 020c 	add.w	r2, r7, #12
 80009ca:	4611      	mov	r1, r2
 80009cc:	4618      	mov	r0, r3
 80009ce:	f002 fab3 	bl	8002f38 <xQueueGiveFromISR>
	xSemaphoreGiveFromISR( xCountingSemaphore, &xHigherPriorityTaskWoken );
 80009d2:	4b0f      	ldr	r3, [pc, #60]	; (8000a10 <HAL_GPIO_EXTI_Callback+0x5c>)
 80009d4:	681b      	ldr	r3, [r3, #0]
 80009d6:	f107 020c 	add.w	r2, r7, #12
 80009da:	4611      	mov	r1, r2
 80009dc:	4618      	mov	r0, r3
 80009de:	f002 faab 	bl	8002f38 <xQueueGiveFromISR>
	xSemaphoreGiveFromISR( xCountingSemaphore, &xHigherPriorityTaskWoken );
 80009e2:	4b0b      	ldr	r3, [pc, #44]	; (8000a10 <HAL_GPIO_EXTI_Callback+0x5c>)
 80009e4:	681b      	ldr	r3, [r3, #0]
 80009e6:	f107 020c 	add.w	r2, r7, #12
 80009ea:	4611      	mov	r1, r2
 80009ec:	4618      	mov	r0, r3
 80009ee:	f002 faa3 	bl	8002f38 <xQueueGiveFromISR>
	 * então portYIELD_FROM_ISR() solicitará uma troca de contexto forçada para a tarefa que aguarda esse token do semaforo.
	 * Se xHigherPriorityTaskWoken ainda estiver pdFALSE
	 * chamar portYIELD_FROM_ISR() não terá efeito, o máximo que pode ocorrer, é devolver o contexto para o escalonador por
	 * em execução a tarefa de maior prioridade em estado de disponivel (ready).
	 */
	portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 80009f2:	68fb      	ldr	r3, [r7, #12]
 80009f4:	2b00      	cmp	r3, #0
 80009f6:	d007      	beq.n	8000a08 <HAL_GPIO_EXTI_Callback+0x54>
 80009f8:	4b06      	ldr	r3, [pc, #24]	; (8000a14 <HAL_GPIO_EXTI_Callback+0x60>)
 80009fa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80009fe:	601a      	str	r2, [r3, #0]
 8000a00:	f3bf 8f4f 	dsb	sy
 8000a04:	f3bf 8f6f 	isb	sy
}
 8000a08:	bf00      	nop
 8000a0a:	3710      	adds	r7, #16
 8000a0c:	46bd      	mov	sp, r7
 8000a0e:	bd80      	pop	{r7, pc}
 8000a10:	20000090 	.word	0x20000090
 8000a14:	e000ed04 	.word	0xe000ed04

08000a18 <vTask_Handle>:

void vTask_Handle (void *pvParameters) {
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	b082      	sub	sp, #8
 8000a1c:	af00      	add	r7, sp, #0
 8000a1e:	6078      	str	r0, [r7, #4]

	vPrintString("Task gerenciada pelo semaforo iniciada!");
 8000a20:	4806      	ldr	r0, [pc, #24]	; (8000a3c <vTask_Handle+0x24>)
 8000a22:	f7ff ff69 	bl	80008f8 <vPrintString>
		 * Use o semáforo para aguardar o evento. O semáforo foi criado antes do início do escalonador,
		 * portanto, antes que essa tarefa fosse executada pela primeira vez ela imediatamente é bloqueada
		 * indefinidamente, significando que essa chamada de função retornará apenas quando o semáforo for obtido
		 * com exito, portanto não há necessidade de verificar o valor retornado por xSemaphoreTake()
		 */
		xSemaphoreTake( xCountingSemaphore, portMAX_DELAY );
 8000a26:	4b06      	ldr	r3, [pc, #24]	; (8000a40 <vTask_Handle+0x28>)
 8000a28:	681b      	ldr	r3, [r3, #0]
 8000a2a:	f04f 31ff 	mov.w	r1, #4294967295
 8000a2e:	4618      	mov	r0, r3
 8000a30:	f002 fc00 	bl	8003234 <xQueueSemaphoreTake>
		/*
		 * Para chegar nesse ponto de codigo, o evento da ISR deve ter ocorrido. Aqui iriamos processar o restante
		 * do código da ISR fora dela se fosse necessário, ou poderemos executar algum código qualquer baseado no
		 * evento gerado pelo semaforo na ISR
		 */
		vPrintString( "Handler task - Processing event. \r\n");
 8000a34:	4803      	ldr	r0, [pc, #12]	; (8000a44 <vTask_Handle+0x2c>)
 8000a36:	f7ff ff5f 	bl	80008f8 <vPrintString>
		xSemaphoreTake( xCountingSemaphore, portMAX_DELAY );
 8000a3a:	e7f4      	b.n	8000a26 <vTask_Handle+0xe>
 8000a3c:	08006504 	.word	0x08006504
 8000a40:	20000090 	.word	0x20000090
 8000a44:	0800652c 	.word	0x0800652c

08000a48 <vTask_blink>:
	}
}

void vTask_blink(void *pvParameters) {
 8000a48:	b580      	push	{r7, lr}
 8000a4a:	b0b4      	sub	sp, #208	; 0xd0
 8000a4c:	af00      	add	r7, sp, #0
 8000a4e:	6078      	str	r0, [r7, #4]

	char  c_buff[200];

	vPrintString("Entrando da Task de debug");
 8000a50:	481d      	ldr	r0, [pc, #116]	; (8000ac8 <vTask_blink+0x80>)
 8000a52:	f7ff ff51 	bl	80008f8 <vPrintString>

	for (;;) {
		//Altera o estado do led
		//HAL_GPIO_TogglePin(DOUT_LED1_GPIO_Port, DOUT_LED1_Pin);

		vTaskList(c_buff);
 8000a56:	f107 0308 	add.w	r3, r7, #8
 8000a5a:	4618      	mov	r0, r3
 8000a5c:	f003 fff4 	bl	8004a48 <vTaskList>

		vPrintString("\n\r\nTask-------------State-----Prio------Stack---Num\r\n");
 8000a60:	481a      	ldr	r0, [pc, #104]	; (8000acc <vTask_blink+0x84>)
 8000a62:	f7ff ff49 	bl	80008f8 <vPrintString>
		vPrintString(c_buff);
 8000a66:	f107 0308 	add.w	r3, r7, #8
 8000a6a:	4618      	mov	r0, r3
 8000a6c:	f7ff ff44 	bl	80008f8 <vPrintString>
		vPrintString("\n");
 8000a70:	4817      	ldr	r0, [pc, #92]	; (8000ad0 <vTask_blink+0x88>)
 8000a72:	f7ff ff41 	bl	80008f8 <vPrintString>

		memset(c_buff, 0, sizeof(c_buff));
 8000a76:	f107 0308 	add.w	r3, r7, #8
 8000a7a:	22c8      	movs	r2, #200	; 0xc8
 8000a7c:	2100      	movs	r1, #0
 8000a7e:	4618      	mov	r0, r3
 8000a80:	f005 f880 	bl	8005b84 <memset>

		sprintf(c_buff, "Free Heap: %d bytes \n\n", xPortGetMinimumEverFreeHeapSize());
 8000a84:	f004 ff7e 	bl	8005984 <xPortGetMinimumEverFreeHeapSize>
 8000a88:	4602      	mov	r2, r0
 8000a8a:	f107 0308 	add.w	r3, r7, #8
 8000a8e:	4911      	ldr	r1, [pc, #68]	; (8000ad4 <vTask_blink+0x8c>)
 8000a90:	4618      	mov	r0, r3
 8000a92:	f005 f87f 	bl	8005b94 <siprintf>
		vPrintString(c_buff);
 8000a96:	f107 0308 	add.w	r3, r7, #8
 8000a9a:	4618      	mov	r0, r3
 8000a9c:	f7ff ff2c 	bl	80008f8 <vPrintString>

		memset(c_buff, 0, sizeof(c_buff));
 8000aa0:	f107 0308 	add.w	r3, r7, #8
 8000aa4:	22c8      	movs	r2, #200	; 0xc8
 8000aa6:	2100      	movs	r1, #0
 8000aa8:	4618      	mov	r0, r3
 8000aaa:	f005 f86b 	bl	8005b84 <memset>

		vPrintString("\n\n\n");
 8000aae:	480a      	ldr	r0, [pc, #40]	; (8000ad8 <vTask_blink+0x90>)
 8000ab0:	f7ff ff22 	bl	80008f8 <vPrintString>
		vTaskDelay(5000 / portTICK_PERIOD_MS);
 8000ab4:	f241 3088 	movw	r0, #5000	; 0x1388
 8000ab8:	f002 fff4 	bl	8003aa4 <vTaskDelay>

		HAL_GPIO_TogglePin(DOUT_LED1_GPIO_Port, DOUT_LED1_Pin);
 8000abc:	2101      	movs	r1, #1
 8000abe:	4807      	ldr	r0, [pc, #28]	; (8000adc <vTask_blink+0x94>)
 8000ac0:	f000 fc53 	bl	800136a <HAL_GPIO_TogglePin>
		vTaskList(c_buff);
 8000ac4:	e7c7      	b.n	8000a56 <vTask_blink+0xe>
 8000ac6:	bf00      	nop
 8000ac8:	08006550 	.word	0x08006550
 8000acc:	0800656c 	.word	0x0800656c
 8000ad0:	080065a4 	.word	0x080065a4
 8000ad4:	080065a8 	.word	0x080065a8
 8000ad8:	080065c0 	.word	0x080065c0
 8000adc:	40020400 	.word	0x40020400

08000ae0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	b082      	sub	sp, #8
 8000ae4:	af00      	add	r7, sp, #0
 8000ae6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM4) {
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	681b      	ldr	r3, [r3, #0]
 8000aec:	4a04      	ldr	r2, [pc, #16]	; (8000b00 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000aee:	4293      	cmp	r3, r2
 8000af0:	d101      	bne.n	8000af6 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000af2:	f000 f99b 	bl	8000e2c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000af6:	bf00      	nop
 8000af8:	3708      	adds	r7, #8
 8000afa:	46bd      	mov	sp, r7
 8000afc:	bd80      	pop	{r7, pc}
 8000afe:	bf00      	nop
 8000b00:	40000800 	.word	0x40000800

08000b04 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b04:	b480      	push	{r7}
 8000b06:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b08:	b672      	cpsid	i
}
 8000b0a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000b0c:	e7fe      	b.n	8000b0c <Error_Handler+0x8>
	...

08000b10 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b10:	b580      	push	{r7, lr}
 8000b12:	b082      	sub	sp, #8
 8000b14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b16:	2300      	movs	r3, #0
 8000b18:	607b      	str	r3, [r7, #4]
 8000b1a:	4b12      	ldr	r3, [pc, #72]	; (8000b64 <HAL_MspInit+0x54>)
 8000b1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b1e:	4a11      	ldr	r2, [pc, #68]	; (8000b64 <HAL_MspInit+0x54>)
 8000b20:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000b24:	6453      	str	r3, [r2, #68]	; 0x44
 8000b26:	4b0f      	ldr	r3, [pc, #60]	; (8000b64 <HAL_MspInit+0x54>)
 8000b28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b2a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000b2e:	607b      	str	r3, [r7, #4]
 8000b30:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b32:	2300      	movs	r3, #0
 8000b34:	603b      	str	r3, [r7, #0]
 8000b36:	4b0b      	ldr	r3, [pc, #44]	; (8000b64 <HAL_MspInit+0x54>)
 8000b38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b3a:	4a0a      	ldr	r2, [pc, #40]	; (8000b64 <HAL_MspInit+0x54>)
 8000b3c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b40:	6413      	str	r3, [r2, #64]	; 0x40
 8000b42:	4b08      	ldr	r3, [pc, #32]	; (8000b64 <HAL_MspInit+0x54>)
 8000b44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b46:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b4a:	603b      	str	r3, [r7, #0]
 8000b4c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000b4e:	2200      	movs	r2, #0
 8000b50:	210f      	movs	r1, #15
 8000b52:	f06f 0001 	mvn.w	r0, #1
 8000b56:	f000 fa41 	bl	8000fdc <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b5a:	bf00      	nop
 8000b5c:	3708      	adds	r7, #8
 8000b5e:	46bd      	mov	sp, r7
 8000b60:	bd80      	pop	{r7, pc}
 8000b62:	bf00      	nop
 8000b64:	40023800 	.word	0x40023800

08000b68 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	b08a      	sub	sp, #40	; 0x28
 8000b6c:	af00      	add	r7, sp, #0
 8000b6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b70:	f107 0314 	add.w	r3, r7, #20
 8000b74:	2200      	movs	r2, #0
 8000b76:	601a      	str	r2, [r3, #0]
 8000b78:	605a      	str	r2, [r3, #4]
 8000b7a:	609a      	str	r2, [r3, #8]
 8000b7c:	60da      	str	r2, [r3, #12]
 8000b7e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	681b      	ldr	r3, [r3, #0]
 8000b84:	4a19      	ldr	r2, [pc, #100]	; (8000bec <HAL_UART_MspInit+0x84>)
 8000b86:	4293      	cmp	r3, r2
 8000b88:	d12b      	bne.n	8000be2 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000b8a:	2300      	movs	r3, #0
 8000b8c:	613b      	str	r3, [r7, #16]
 8000b8e:	4b18      	ldr	r3, [pc, #96]	; (8000bf0 <HAL_UART_MspInit+0x88>)
 8000b90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b92:	4a17      	ldr	r2, [pc, #92]	; (8000bf0 <HAL_UART_MspInit+0x88>)
 8000b94:	f043 0310 	orr.w	r3, r3, #16
 8000b98:	6453      	str	r3, [r2, #68]	; 0x44
 8000b9a:	4b15      	ldr	r3, [pc, #84]	; (8000bf0 <HAL_UART_MspInit+0x88>)
 8000b9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b9e:	f003 0310 	and.w	r3, r3, #16
 8000ba2:	613b      	str	r3, [r7, #16]
 8000ba4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ba6:	2300      	movs	r3, #0
 8000ba8:	60fb      	str	r3, [r7, #12]
 8000baa:	4b11      	ldr	r3, [pc, #68]	; (8000bf0 <HAL_UART_MspInit+0x88>)
 8000bac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bae:	4a10      	ldr	r2, [pc, #64]	; (8000bf0 <HAL_UART_MspInit+0x88>)
 8000bb0:	f043 0302 	orr.w	r3, r3, #2
 8000bb4:	6313      	str	r3, [r2, #48]	; 0x30
 8000bb6:	4b0e      	ldr	r3, [pc, #56]	; (8000bf0 <HAL_UART_MspInit+0x88>)
 8000bb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bba:	f003 0302 	and.w	r3, r3, #2
 8000bbe:	60fb      	str	r3, [r7, #12]
 8000bc0:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000bc2:	23c0      	movs	r3, #192	; 0xc0
 8000bc4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bc6:	2302      	movs	r3, #2
 8000bc8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bca:	2300      	movs	r3, #0
 8000bcc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bce:	2303      	movs	r3, #3
 8000bd0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000bd2:	2307      	movs	r3, #7
 8000bd4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000bd6:	f107 0314 	add.w	r3, r7, #20
 8000bda:	4619      	mov	r1, r3
 8000bdc:	4805      	ldr	r0, [pc, #20]	; (8000bf4 <HAL_UART_MspInit+0x8c>)
 8000bde:	f000 fa27 	bl	8001030 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000be2:	bf00      	nop
 8000be4:	3728      	adds	r7, #40	; 0x28
 8000be6:	46bd      	mov	sp, r7
 8000be8:	bd80      	pop	{r7, pc}
 8000bea:	bf00      	nop
 8000bec:	40011000 	.word	0x40011000
 8000bf0:	40023800 	.word	0x40023800
 8000bf4:	40020400 	.word	0x40020400

08000bf8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	b08c      	sub	sp, #48	; 0x30
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000c00:	2300      	movs	r3, #0
 8000c02:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8000c04:	2300      	movs	r3, #0
 8000c06:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM4 IRQ priority */
  HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority ,0);
 8000c08:	2200      	movs	r2, #0
 8000c0a:	6879      	ldr	r1, [r7, #4]
 8000c0c:	201e      	movs	r0, #30
 8000c0e:	f000 f9e5 	bl	8000fdc <HAL_NVIC_SetPriority>

  /* Enable the TIM4 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8000c12:	201e      	movs	r0, #30
 8000c14:	f000 f9fe 	bl	8001014 <HAL_NVIC_EnableIRQ>

  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 8000c18:	2300      	movs	r3, #0
 8000c1a:	60fb      	str	r3, [r7, #12]
 8000c1c:	4b1f      	ldr	r3, [pc, #124]	; (8000c9c <HAL_InitTick+0xa4>)
 8000c1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c20:	4a1e      	ldr	r2, [pc, #120]	; (8000c9c <HAL_InitTick+0xa4>)
 8000c22:	f043 0304 	orr.w	r3, r3, #4
 8000c26:	6413      	str	r3, [r2, #64]	; 0x40
 8000c28:	4b1c      	ldr	r3, [pc, #112]	; (8000c9c <HAL_InitTick+0xa4>)
 8000c2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c2c:	f003 0304 	and.w	r3, r3, #4
 8000c30:	60fb      	str	r3, [r7, #12]
 8000c32:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000c34:	f107 0210 	add.w	r2, r7, #16
 8000c38:	f107 0314 	add.w	r3, r7, #20
 8000c3c:	4611      	mov	r1, r2
 8000c3e:	4618      	mov	r0, r3
 8000c40:	f001 f83a 	bl	8001cb8 <HAL_RCC_GetClockConfig>

  /* Compute TIM4 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8000c44:	f001 f810 	bl	8001c68 <HAL_RCC_GetPCLK1Freq>
 8000c48:	4603      	mov	r3, r0
 8000c4a:	005b      	lsls	r3, r3, #1
 8000c4c:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000c4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000c50:	4a13      	ldr	r2, [pc, #76]	; (8000ca0 <HAL_InitTick+0xa8>)
 8000c52:	fba2 2303 	umull	r2, r3, r2, r3
 8000c56:	0c9b      	lsrs	r3, r3, #18
 8000c58:	3b01      	subs	r3, #1
 8000c5a:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 8000c5c:	4b11      	ldr	r3, [pc, #68]	; (8000ca4 <HAL_InitTick+0xac>)
 8000c5e:	4a12      	ldr	r2, [pc, #72]	; (8000ca8 <HAL_InitTick+0xb0>)
 8000c60:	601a      	str	r2, [r3, #0]
  + Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim4.Init.Period = (1000000U / 1000U) - 1U;
 8000c62:	4b10      	ldr	r3, [pc, #64]	; (8000ca4 <HAL_InitTick+0xac>)
 8000c64:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000c68:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 8000c6a:	4a0e      	ldr	r2, [pc, #56]	; (8000ca4 <HAL_InitTick+0xac>)
 8000c6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000c6e:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 8000c70:	4b0c      	ldr	r3, [pc, #48]	; (8000ca4 <HAL_InitTick+0xac>)
 8000c72:	2200      	movs	r2, #0
 8000c74:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c76:	4b0b      	ldr	r3, [pc, #44]	; (8000ca4 <HAL_InitTick+0xac>)
 8000c78:	2200      	movs	r2, #0
 8000c7a:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim4) == HAL_OK)
 8000c7c:	4809      	ldr	r0, [pc, #36]	; (8000ca4 <HAL_InitTick+0xac>)
 8000c7e:	f001 f84d 	bl	8001d1c <HAL_TIM_Base_Init>
 8000c82:	4603      	mov	r3, r0
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d104      	bne.n	8000c92 <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim4);
 8000c88:	4806      	ldr	r0, [pc, #24]	; (8000ca4 <HAL_InitTick+0xac>)
 8000c8a:	f001 f8a1 	bl	8001dd0 <HAL_TIM_Base_Start_IT>
 8000c8e:	4603      	mov	r3, r0
 8000c90:	e000      	b.n	8000c94 <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 8000c92:	2301      	movs	r3, #1
}
 8000c94:	4618      	mov	r0, r3
 8000c96:	3730      	adds	r7, #48	; 0x30
 8000c98:	46bd      	mov	sp, r7
 8000c9a:	bd80      	pop	{r7, pc}
 8000c9c:	40023800 	.word	0x40023800
 8000ca0:	431bde83 	.word	0x431bde83
 8000ca4:	2000de74 	.word	0x2000de74
 8000ca8:	40000800 	.word	0x40000800

08000cac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000cac:	b480      	push	{r7}
 8000cae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000cb0:	e7fe      	b.n	8000cb0 <NMI_Handler+0x4>

08000cb2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000cb2:	b480      	push	{r7}
 8000cb4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000cb6:	e7fe      	b.n	8000cb6 <HardFault_Handler+0x4>

08000cb8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000cb8:	b480      	push	{r7}
 8000cba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000cbc:	e7fe      	b.n	8000cbc <MemManage_Handler+0x4>

08000cbe <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000cbe:	b480      	push	{r7}
 8000cc0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000cc2:	e7fe      	b.n	8000cc2 <BusFault_Handler+0x4>

08000cc4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000cc4:	b480      	push	{r7}
 8000cc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000cc8:	e7fe      	b.n	8000cc8 <UsageFault_Handler+0x4>

08000cca <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000cca:	b480      	push	{r7}
 8000ccc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000cce:	bf00      	nop
 8000cd0:	46bd      	mov	sp, r7
 8000cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd6:	4770      	bx	lr

08000cd8 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8000cdc:	4802      	ldr	r0, [pc, #8]	; (8000ce8 <TIM4_IRQHandler+0x10>)
 8000cde:	f001 f8d9 	bl	8001e94 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8000ce2:	bf00      	nop
 8000ce4:	bd80      	pop	{r7, pc}
 8000ce6:	bf00      	nop
 8000ce8:	2000de74 	.word	0x2000de74

08000cec <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000cec:	b580      	push	{r7, lr}
 8000cee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 8000cf0:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8000cf4:	f000 fb54 	bl	80013a0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000cf8:	bf00      	nop
 8000cfa:	bd80      	pop	{r7, pc}

08000cfc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	b086      	sub	sp, #24
 8000d00:	af00      	add	r7, sp, #0
 8000d02:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000d04:	4a14      	ldr	r2, [pc, #80]	; (8000d58 <_sbrk+0x5c>)
 8000d06:	4b15      	ldr	r3, [pc, #84]	; (8000d5c <_sbrk+0x60>)
 8000d08:	1ad3      	subs	r3, r2, r3
 8000d0a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000d0c:	697b      	ldr	r3, [r7, #20]
 8000d0e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000d10:	4b13      	ldr	r3, [pc, #76]	; (8000d60 <_sbrk+0x64>)
 8000d12:	681b      	ldr	r3, [r3, #0]
 8000d14:	2b00      	cmp	r3, #0
 8000d16:	d102      	bne.n	8000d1e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000d18:	4b11      	ldr	r3, [pc, #68]	; (8000d60 <_sbrk+0x64>)
 8000d1a:	4a12      	ldr	r2, [pc, #72]	; (8000d64 <_sbrk+0x68>)
 8000d1c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000d1e:	4b10      	ldr	r3, [pc, #64]	; (8000d60 <_sbrk+0x64>)
 8000d20:	681a      	ldr	r2, [r3, #0]
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	4413      	add	r3, r2
 8000d26:	693a      	ldr	r2, [r7, #16]
 8000d28:	429a      	cmp	r2, r3
 8000d2a:	d207      	bcs.n	8000d3c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000d2c:	f004 fef2 	bl	8005b14 <__errno>
 8000d30:	4603      	mov	r3, r0
 8000d32:	220c      	movs	r2, #12
 8000d34:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000d36:	f04f 33ff 	mov.w	r3, #4294967295
 8000d3a:	e009      	b.n	8000d50 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000d3c:	4b08      	ldr	r3, [pc, #32]	; (8000d60 <_sbrk+0x64>)
 8000d3e:	681b      	ldr	r3, [r3, #0]
 8000d40:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000d42:	4b07      	ldr	r3, [pc, #28]	; (8000d60 <_sbrk+0x64>)
 8000d44:	681a      	ldr	r2, [r3, #0]
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	4413      	add	r3, r2
 8000d4a:	4a05      	ldr	r2, [pc, #20]	; (8000d60 <_sbrk+0x64>)
 8000d4c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000d4e:	68fb      	ldr	r3, [r7, #12]
}
 8000d50:	4618      	mov	r0, r3
 8000d52:	3718      	adds	r7, #24
 8000d54:	46bd      	mov	sp, r7
 8000d56:	bd80      	pop	{r7, pc}
 8000d58:	20010000 	.word	0x20010000
 8000d5c:	00000400 	.word	0x00000400
 8000d60:	20000094 	.word	0x20000094
 8000d64:	2000df10 	.word	0x2000df10

08000d68 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000d68:	b480      	push	{r7}
 8000d6a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000d6c:	4b08      	ldr	r3, [pc, #32]	; (8000d90 <SystemInit+0x28>)
 8000d6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000d72:	4a07      	ldr	r2, [pc, #28]	; (8000d90 <SystemInit+0x28>)
 8000d74:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000d78:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000d7c:	4b04      	ldr	r3, [pc, #16]	; (8000d90 <SystemInit+0x28>)
 8000d7e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000d82:	609a      	str	r2, [r3, #8]
#endif
}
 8000d84:	bf00      	nop
 8000d86:	46bd      	mov	sp, r7
 8000d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d8c:	4770      	bx	lr
 8000d8e:	bf00      	nop
 8000d90:	e000ed00 	.word	0xe000ed00

08000d94 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000d94:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000dcc <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000d98:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000d9a:	e003      	b.n	8000da4 <LoopCopyDataInit>

08000d9c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000d9c:	4b0c      	ldr	r3, [pc, #48]	; (8000dd0 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8000d9e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000da0:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000da2:	3104      	adds	r1, #4

08000da4 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000da4:	480b      	ldr	r0, [pc, #44]	; (8000dd4 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8000da6:	4b0c      	ldr	r3, [pc, #48]	; (8000dd8 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8000da8:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8000daa:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000dac:	d3f6      	bcc.n	8000d9c <CopyDataInit>
  ldr  r2, =_sbss
 8000dae:	4a0b      	ldr	r2, [pc, #44]	; (8000ddc <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000db0:	e002      	b.n	8000db8 <LoopFillZerobss>

08000db2 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000db2:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000db4:	f842 3b04 	str.w	r3, [r2], #4

08000db8 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000db8:	4b09      	ldr	r3, [pc, #36]	; (8000de0 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8000dba:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000dbc:	d3f9      	bcc.n	8000db2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000dbe:	f7ff ffd3 	bl	8000d68 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000dc2:	f004 fead 	bl	8005b20 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000dc6:	f7ff fbdf 	bl	8000588 <main>
  bx  lr    
 8000dca:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000dcc:	20010000 	.word	0x20010000
  ldr  r3, =_sidata
 8000dd0:	08006648 	.word	0x08006648
  ldr  r0, =_sdata
 8000dd4:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000dd8:	20000074 	.word	0x20000074
  ldr  r2, =_sbss
 8000ddc:	20000074 	.word	0x20000074
  ldr  r3, = _ebss
 8000de0:	2000df10 	.word	0x2000df10

08000de4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000de4:	e7fe      	b.n	8000de4 <ADC_IRQHandler>
	...

08000de8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000de8:	b580      	push	{r7, lr}
 8000dea:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000dec:	4b0e      	ldr	r3, [pc, #56]	; (8000e28 <HAL_Init+0x40>)
 8000dee:	681b      	ldr	r3, [r3, #0]
 8000df0:	4a0d      	ldr	r2, [pc, #52]	; (8000e28 <HAL_Init+0x40>)
 8000df2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000df6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000df8:	4b0b      	ldr	r3, [pc, #44]	; (8000e28 <HAL_Init+0x40>)
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	4a0a      	ldr	r2, [pc, #40]	; (8000e28 <HAL_Init+0x40>)
 8000dfe:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000e02:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e04:	4b08      	ldr	r3, [pc, #32]	; (8000e28 <HAL_Init+0x40>)
 8000e06:	681b      	ldr	r3, [r3, #0]
 8000e08:	4a07      	ldr	r2, [pc, #28]	; (8000e28 <HAL_Init+0x40>)
 8000e0a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000e0e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e10:	2003      	movs	r0, #3
 8000e12:	f000 f8d8 	bl	8000fc6 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000e16:	2000      	movs	r0, #0
 8000e18:	f7ff feee 	bl	8000bf8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000e1c:	f7ff fe78 	bl	8000b10 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000e20:	2300      	movs	r3, #0
}
 8000e22:	4618      	mov	r0, r3
 8000e24:	bd80      	pop	{r7, pc}
 8000e26:	bf00      	nop
 8000e28:	40023c00 	.word	0x40023c00

08000e2c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e2c:	b480      	push	{r7}
 8000e2e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000e30:	4b06      	ldr	r3, [pc, #24]	; (8000e4c <HAL_IncTick+0x20>)
 8000e32:	781b      	ldrb	r3, [r3, #0]
 8000e34:	461a      	mov	r2, r3
 8000e36:	4b06      	ldr	r3, [pc, #24]	; (8000e50 <HAL_IncTick+0x24>)
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	4413      	add	r3, r2
 8000e3c:	4a04      	ldr	r2, [pc, #16]	; (8000e50 <HAL_IncTick+0x24>)
 8000e3e:	6013      	str	r3, [r2, #0]
}
 8000e40:	bf00      	nop
 8000e42:	46bd      	mov	sp, r7
 8000e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e48:	4770      	bx	lr
 8000e4a:	bf00      	nop
 8000e4c:	20000008 	.word	0x20000008
 8000e50:	2000debc 	.word	0x2000debc

08000e54 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e54:	b480      	push	{r7}
 8000e56:	af00      	add	r7, sp, #0
  return uwTick;
 8000e58:	4b03      	ldr	r3, [pc, #12]	; (8000e68 <HAL_GetTick+0x14>)
 8000e5a:	681b      	ldr	r3, [r3, #0]
}
 8000e5c:	4618      	mov	r0, r3
 8000e5e:	46bd      	mov	sp, r7
 8000e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e64:	4770      	bx	lr
 8000e66:	bf00      	nop
 8000e68:	2000debc 	.word	0x2000debc

08000e6c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e6c:	b480      	push	{r7}
 8000e6e:	b085      	sub	sp, #20
 8000e70:	af00      	add	r7, sp, #0
 8000e72:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	f003 0307 	and.w	r3, r3, #7
 8000e7a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e7c:	4b0c      	ldr	r3, [pc, #48]	; (8000eb0 <__NVIC_SetPriorityGrouping+0x44>)
 8000e7e:	68db      	ldr	r3, [r3, #12]
 8000e80:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e82:	68ba      	ldr	r2, [r7, #8]
 8000e84:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000e88:	4013      	ands	r3, r2
 8000e8a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000e8c:	68fb      	ldr	r3, [r7, #12]
 8000e8e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e90:	68bb      	ldr	r3, [r7, #8]
 8000e92:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000e94:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000e98:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e9c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000e9e:	4a04      	ldr	r2, [pc, #16]	; (8000eb0 <__NVIC_SetPriorityGrouping+0x44>)
 8000ea0:	68bb      	ldr	r3, [r7, #8]
 8000ea2:	60d3      	str	r3, [r2, #12]
}
 8000ea4:	bf00      	nop
 8000ea6:	3714      	adds	r7, #20
 8000ea8:	46bd      	mov	sp, r7
 8000eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eae:	4770      	bx	lr
 8000eb0:	e000ed00 	.word	0xe000ed00

08000eb4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000eb4:	b480      	push	{r7}
 8000eb6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000eb8:	4b04      	ldr	r3, [pc, #16]	; (8000ecc <__NVIC_GetPriorityGrouping+0x18>)
 8000eba:	68db      	ldr	r3, [r3, #12]
 8000ebc:	0a1b      	lsrs	r3, r3, #8
 8000ebe:	f003 0307 	and.w	r3, r3, #7
}
 8000ec2:	4618      	mov	r0, r3
 8000ec4:	46bd      	mov	sp, r7
 8000ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eca:	4770      	bx	lr
 8000ecc:	e000ed00 	.word	0xe000ed00

08000ed0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ed0:	b480      	push	{r7}
 8000ed2:	b083      	sub	sp, #12
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	4603      	mov	r3, r0
 8000ed8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000eda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	db0b      	blt.n	8000efa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000ee2:	79fb      	ldrb	r3, [r7, #7]
 8000ee4:	f003 021f 	and.w	r2, r3, #31
 8000ee8:	4907      	ldr	r1, [pc, #28]	; (8000f08 <__NVIC_EnableIRQ+0x38>)
 8000eea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000eee:	095b      	lsrs	r3, r3, #5
 8000ef0:	2001      	movs	r0, #1
 8000ef2:	fa00 f202 	lsl.w	r2, r0, r2
 8000ef6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000efa:	bf00      	nop
 8000efc:	370c      	adds	r7, #12
 8000efe:	46bd      	mov	sp, r7
 8000f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f04:	4770      	bx	lr
 8000f06:	bf00      	nop
 8000f08:	e000e100 	.word	0xe000e100

08000f0c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f0c:	b480      	push	{r7}
 8000f0e:	b083      	sub	sp, #12
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	4603      	mov	r3, r0
 8000f14:	6039      	str	r1, [r7, #0]
 8000f16:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f1c:	2b00      	cmp	r3, #0
 8000f1e:	db0a      	blt.n	8000f36 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f20:	683b      	ldr	r3, [r7, #0]
 8000f22:	b2da      	uxtb	r2, r3
 8000f24:	490c      	ldr	r1, [pc, #48]	; (8000f58 <__NVIC_SetPriority+0x4c>)
 8000f26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f2a:	0112      	lsls	r2, r2, #4
 8000f2c:	b2d2      	uxtb	r2, r2
 8000f2e:	440b      	add	r3, r1
 8000f30:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f34:	e00a      	b.n	8000f4c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f36:	683b      	ldr	r3, [r7, #0]
 8000f38:	b2da      	uxtb	r2, r3
 8000f3a:	4908      	ldr	r1, [pc, #32]	; (8000f5c <__NVIC_SetPriority+0x50>)
 8000f3c:	79fb      	ldrb	r3, [r7, #7]
 8000f3e:	f003 030f 	and.w	r3, r3, #15
 8000f42:	3b04      	subs	r3, #4
 8000f44:	0112      	lsls	r2, r2, #4
 8000f46:	b2d2      	uxtb	r2, r2
 8000f48:	440b      	add	r3, r1
 8000f4a:	761a      	strb	r2, [r3, #24]
}
 8000f4c:	bf00      	nop
 8000f4e:	370c      	adds	r7, #12
 8000f50:	46bd      	mov	sp, r7
 8000f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f56:	4770      	bx	lr
 8000f58:	e000e100 	.word	0xe000e100
 8000f5c:	e000ed00 	.word	0xe000ed00

08000f60 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f60:	b480      	push	{r7}
 8000f62:	b089      	sub	sp, #36	; 0x24
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	60f8      	str	r0, [r7, #12]
 8000f68:	60b9      	str	r1, [r7, #8]
 8000f6a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f6c:	68fb      	ldr	r3, [r7, #12]
 8000f6e:	f003 0307 	and.w	r3, r3, #7
 8000f72:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f74:	69fb      	ldr	r3, [r7, #28]
 8000f76:	f1c3 0307 	rsb	r3, r3, #7
 8000f7a:	2b04      	cmp	r3, #4
 8000f7c:	bf28      	it	cs
 8000f7e:	2304      	movcs	r3, #4
 8000f80:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f82:	69fb      	ldr	r3, [r7, #28]
 8000f84:	3304      	adds	r3, #4
 8000f86:	2b06      	cmp	r3, #6
 8000f88:	d902      	bls.n	8000f90 <NVIC_EncodePriority+0x30>
 8000f8a:	69fb      	ldr	r3, [r7, #28]
 8000f8c:	3b03      	subs	r3, #3
 8000f8e:	e000      	b.n	8000f92 <NVIC_EncodePriority+0x32>
 8000f90:	2300      	movs	r3, #0
 8000f92:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f94:	f04f 32ff 	mov.w	r2, #4294967295
 8000f98:	69bb      	ldr	r3, [r7, #24]
 8000f9a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f9e:	43da      	mvns	r2, r3
 8000fa0:	68bb      	ldr	r3, [r7, #8]
 8000fa2:	401a      	ands	r2, r3
 8000fa4:	697b      	ldr	r3, [r7, #20]
 8000fa6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000fa8:	f04f 31ff 	mov.w	r1, #4294967295
 8000fac:	697b      	ldr	r3, [r7, #20]
 8000fae:	fa01 f303 	lsl.w	r3, r1, r3
 8000fb2:	43d9      	mvns	r1, r3
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fb8:	4313      	orrs	r3, r2
         );
}
 8000fba:	4618      	mov	r0, r3
 8000fbc:	3724      	adds	r7, #36	; 0x24
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc4:	4770      	bx	lr

08000fc6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000fc6:	b580      	push	{r7, lr}
 8000fc8:	b082      	sub	sp, #8
 8000fca:	af00      	add	r7, sp, #0
 8000fcc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000fce:	6878      	ldr	r0, [r7, #4]
 8000fd0:	f7ff ff4c 	bl	8000e6c <__NVIC_SetPriorityGrouping>
}
 8000fd4:	bf00      	nop
 8000fd6:	3708      	adds	r7, #8
 8000fd8:	46bd      	mov	sp, r7
 8000fda:	bd80      	pop	{r7, pc}

08000fdc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	b086      	sub	sp, #24
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	60b9      	str	r1, [r7, #8]
 8000fe6:	607a      	str	r2, [r7, #4]
 8000fe8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000fea:	2300      	movs	r3, #0
 8000fec:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000fee:	f7ff ff61 	bl	8000eb4 <__NVIC_GetPriorityGrouping>
 8000ff2:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000ff4:	687a      	ldr	r2, [r7, #4]
 8000ff6:	68b9      	ldr	r1, [r7, #8]
 8000ff8:	6978      	ldr	r0, [r7, #20]
 8000ffa:	f7ff ffb1 	bl	8000f60 <NVIC_EncodePriority>
 8000ffe:	4602      	mov	r2, r0
 8001000:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001004:	4611      	mov	r1, r2
 8001006:	4618      	mov	r0, r3
 8001008:	f7ff ff80 	bl	8000f0c <__NVIC_SetPriority>
}
 800100c:	bf00      	nop
 800100e:	3718      	adds	r7, #24
 8001010:	46bd      	mov	sp, r7
 8001012:	bd80      	pop	{r7, pc}

08001014 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	b082      	sub	sp, #8
 8001018:	af00      	add	r7, sp, #0
 800101a:	4603      	mov	r3, r0
 800101c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800101e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001022:	4618      	mov	r0, r3
 8001024:	f7ff ff54 	bl	8000ed0 <__NVIC_EnableIRQ>
}
 8001028:	bf00      	nop
 800102a:	3708      	adds	r7, #8
 800102c:	46bd      	mov	sp, r7
 800102e:	bd80      	pop	{r7, pc}

08001030 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001030:	b480      	push	{r7}
 8001032:	b089      	sub	sp, #36	; 0x24
 8001034:	af00      	add	r7, sp, #0
 8001036:	6078      	str	r0, [r7, #4]
 8001038:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800103a:	2300      	movs	r3, #0
 800103c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800103e:	2300      	movs	r3, #0
 8001040:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001042:	2300      	movs	r3, #0
 8001044:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001046:	2300      	movs	r3, #0
 8001048:	61fb      	str	r3, [r7, #28]
 800104a:	e159      	b.n	8001300 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800104c:	2201      	movs	r2, #1
 800104e:	69fb      	ldr	r3, [r7, #28]
 8001050:	fa02 f303 	lsl.w	r3, r2, r3
 8001054:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001056:	683b      	ldr	r3, [r7, #0]
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	697a      	ldr	r2, [r7, #20]
 800105c:	4013      	ands	r3, r2
 800105e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001060:	693a      	ldr	r2, [r7, #16]
 8001062:	697b      	ldr	r3, [r7, #20]
 8001064:	429a      	cmp	r2, r3
 8001066:	f040 8148 	bne.w	80012fa <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800106a:	683b      	ldr	r3, [r7, #0]
 800106c:	685b      	ldr	r3, [r3, #4]
 800106e:	f003 0303 	and.w	r3, r3, #3
 8001072:	2b01      	cmp	r3, #1
 8001074:	d005      	beq.n	8001082 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001076:	683b      	ldr	r3, [r7, #0]
 8001078:	685b      	ldr	r3, [r3, #4]
 800107a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800107e:	2b02      	cmp	r3, #2
 8001080:	d130      	bne.n	80010e4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	689b      	ldr	r3, [r3, #8]
 8001086:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001088:	69fb      	ldr	r3, [r7, #28]
 800108a:	005b      	lsls	r3, r3, #1
 800108c:	2203      	movs	r2, #3
 800108e:	fa02 f303 	lsl.w	r3, r2, r3
 8001092:	43db      	mvns	r3, r3
 8001094:	69ba      	ldr	r2, [r7, #24]
 8001096:	4013      	ands	r3, r2
 8001098:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800109a:	683b      	ldr	r3, [r7, #0]
 800109c:	68da      	ldr	r2, [r3, #12]
 800109e:	69fb      	ldr	r3, [r7, #28]
 80010a0:	005b      	lsls	r3, r3, #1
 80010a2:	fa02 f303 	lsl.w	r3, r2, r3
 80010a6:	69ba      	ldr	r2, [r7, #24]
 80010a8:	4313      	orrs	r3, r2
 80010aa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	69ba      	ldr	r2, [r7, #24]
 80010b0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	685b      	ldr	r3, [r3, #4]
 80010b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80010b8:	2201      	movs	r2, #1
 80010ba:	69fb      	ldr	r3, [r7, #28]
 80010bc:	fa02 f303 	lsl.w	r3, r2, r3
 80010c0:	43db      	mvns	r3, r3
 80010c2:	69ba      	ldr	r2, [r7, #24]
 80010c4:	4013      	ands	r3, r2
 80010c6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80010c8:	683b      	ldr	r3, [r7, #0]
 80010ca:	685b      	ldr	r3, [r3, #4]
 80010cc:	091b      	lsrs	r3, r3, #4
 80010ce:	f003 0201 	and.w	r2, r3, #1
 80010d2:	69fb      	ldr	r3, [r7, #28]
 80010d4:	fa02 f303 	lsl.w	r3, r2, r3
 80010d8:	69ba      	ldr	r2, [r7, #24]
 80010da:	4313      	orrs	r3, r2
 80010dc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	69ba      	ldr	r2, [r7, #24]
 80010e2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80010e4:	683b      	ldr	r3, [r7, #0]
 80010e6:	685b      	ldr	r3, [r3, #4]
 80010e8:	f003 0303 	and.w	r3, r3, #3
 80010ec:	2b03      	cmp	r3, #3
 80010ee:	d017      	beq.n	8001120 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	68db      	ldr	r3, [r3, #12]
 80010f4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80010f6:	69fb      	ldr	r3, [r7, #28]
 80010f8:	005b      	lsls	r3, r3, #1
 80010fa:	2203      	movs	r2, #3
 80010fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001100:	43db      	mvns	r3, r3
 8001102:	69ba      	ldr	r2, [r7, #24]
 8001104:	4013      	ands	r3, r2
 8001106:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001108:	683b      	ldr	r3, [r7, #0]
 800110a:	689a      	ldr	r2, [r3, #8]
 800110c:	69fb      	ldr	r3, [r7, #28]
 800110e:	005b      	lsls	r3, r3, #1
 8001110:	fa02 f303 	lsl.w	r3, r2, r3
 8001114:	69ba      	ldr	r2, [r7, #24]
 8001116:	4313      	orrs	r3, r2
 8001118:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	69ba      	ldr	r2, [r7, #24]
 800111e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001120:	683b      	ldr	r3, [r7, #0]
 8001122:	685b      	ldr	r3, [r3, #4]
 8001124:	f003 0303 	and.w	r3, r3, #3
 8001128:	2b02      	cmp	r3, #2
 800112a:	d123      	bne.n	8001174 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800112c:	69fb      	ldr	r3, [r7, #28]
 800112e:	08da      	lsrs	r2, r3, #3
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	3208      	adds	r2, #8
 8001134:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001138:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800113a:	69fb      	ldr	r3, [r7, #28]
 800113c:	f003 0307 	and.w	r3, r3, #7
 8001140:	009b      	lsls	r3, r3, #2
 8001142:	220f      	movs	r2, #15
 8001144:	fa02 f303 	lsl.w	r3, r2, r3
 8001148:	43db      	mvns	r3, r3
 800114a:	69ba      	ldr	r2, [r7, #24]
 800114c:	4013      	ands	r3, r2
 800114e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001150:	683b      	ldr	r3, [r7, #0]
 8001152:	691a      	ldr	r2, [r3, #16]
 8001154:	69fb      	ldr	r3, [r7, #28]
 8001156:	f003 0307 	and.w	r3, r3, #7
 800115a:	009b      	lsls	r3, r3, #2
 800115c:	fa02 f303 	lsl.w	r3, r2, r3
 8001160:	69ba      	ldr	r2, [r7, #24]
 8001162:	4313      	orrs	r3, r2
 8001164:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001166:	69fb      	ldr	r3, [r7, #28]
 8001168:	08da      	lsrs	r2, r3, #3
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	3208      	adds	r2, #8
 800116e:	69b9      	ldr	r1, [r7, #24]
 8001170:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800117a:	69fb      	ldr	r3, [r7, #28]
 800117c:	005b      	lsls	r3, r3, #1
 800117e:	2203      	movs	r2, #3
 8001180:	fa02 f303 	lsl.w	r3, r2, r3
 8001184:	43db      	mvns	r3, r3
 8001186:	69ba      	ldr	r2, [r7, #24]
 8001188:	4013      	ands	r3, r2
 800118a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800118c:	683b      	ldr	r3, [r7, #0]
 800118e:	685b      	ldr	r3, [r3, #4]
 8001190:	f003 0203 	and.w	r2, r3, #3
 8001194:	69fb      	ldr	r3, [r7, #28]
 8001196:	005b      	lsls	r3, r3, #1
 8001198:	fa02 f303 	lsl.w	r3, r2, r3
 800119c:	69ba      	ldr	r2, [r7, #24]
 800119e:	4313      	orrs	r3, r2
 80011a0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	69ba      	ldr	r2, [r7, #24]
 80011a6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80011a8:	683b      	ldr	r3, [r7, #0]
 80011aa:	685b      	ldr	r3, [r3, #4]
 80011ac:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	f000 80a2 	beq.w	80012fa <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011b6:	2300      	movs	r3, #0
 80011b8:	60fb      	str	r3, [r7, #12]
 80011ba:	4b57      	ldr	r3, [pc, #348]	; (8001318 <HAL_GPIO_Init+0x2e8>)
 80011bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011be:	4a56      	ldr	r2, [pc, #344]	; (8001318 <HAL_GPIO_Init+0x2e8>)
 80011c0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80011c4:	6453      	str	r3, [r2, #68]	; 0x44
 80011c6:	4b54      	ldr	r3, [pc, #336]	; (8001318 <HAL_GPIO_Init+0x2e8>)
 80011c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011ca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80011ce:	60fb      	str	r3, [r7, #12]
 80011d0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80011d2:	4a52      	ldr	r2, [pc, #328]	; (800131c <HAL_GPIO_Init+0x2ec>)
 80011d4:	69fb      	ldr	r3, [r7, #28]
 80011d6:	089b      	lsrs	r3, r3, #2
 80011d8:	3302      	adds	r3, #2
 80011da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80011de:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80011e0:	69fb      	ldr	r3, [r7, #28]
 80011e2:	f003 0303 	and.w	r3, r3, #3
 80011e6:	009b      	lsls	r3, r3, #2
 80011e8:	220f      	movs	r2, #15
 80011ea:	fa02 f303 	lsl.w	r3, r2, r3
 80011ee:	43db      	mvns	r3, r3
 80011f0:	69ba      	ldr	r2, [r7, #24]
 80011f2:	4013      	ands	r3, r2
 80011f4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	4a49      	ldr	r2, [pc, #292]	; (8001320 <HAL_GPIO_Init+0x2f0>)
 80011fa:	4293      	cmp	r3, r2
 80011fc:	d019      	beq.n	8001232 <HAL_GPIO_Init+0x202>
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	4a48      	ldr	r2, [pc, #288]	; (8001324 <HAL_GPIO_Init+0x2f4>)
 8001202:	4293      	cmp	r3, r2
 8001204:	d013      	beq.n	800122e <HAL_GPIO_Init+0x1fe>
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	4a47      	ldr	r2, [pc, #284]	; (8001328 <HAL_GPIO_Init+0x2f8>)
 800120a:	4293      	cmp	r3, r2
 800120c:	d00d      	beq.n	800122a <HAL_GPIO_Init+0x1fa>
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	4a46      	ldr	r2, [pc, #280]	; (800132c <HAL_GPIO_Init+0x2fc>)
 8001212:	4293      	cmp	r3, r2
 8001214:	d007      	beq.n	8001226 <HAL_GPIO_Init+0x1f6>
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	4a45      	ldr	r2, [pc, #276]	; (8001330 <HAL_GPIO_Init+0x300>)
 800121a:	4293      	cmp	r3, r2
 800121c:	d101      	bne.n	8001222 <HAL_GPIO_Init+0x1f2>
 800121e:	2304      	movs	r3, #4
 8001220:	e008      	b.n	8001234 <HAL_GPIO_Init+0x204>
 8001222:	2307      	movs	r3, #7
 8001224:	e006      	b.n	8001234 <HAL_GPIO_Init+0x204>
 8001226:	2303      	movs	r3, #3
 8001228:	e004      	b.n	8001234 <HAL_GPIO_Init+0x204>
 800122a:	2302      	movs	r3, #2
 800122c:	e002      	b.n	8001234 <HAL_GPIO_Init+0x204>
 800122e:	2301      	movs	r3, #1
 8001230:	e000      	b.n	8001234 <HAL_GPIO_Init+0x204>
 8001232:	2300      	movs	r3, #0
 8001234:	69fa      	ldr	r2, [r7, #28]
 8001236:	f002 0203 	and.w	r2, r2, #3
 800123a:	0092      	lsls	r2, r2, #2
 800123c:	4093      	lsls	r3, r2
 800123e:	69ba      	ldr	r2, [r7, #24]
 8001240:	4313      	orrs	r3, r2
 8001242:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001244:	4935      	ldr	r1, [pc, #212]	; (800131c <HAL_GPIO_Init+0x2ec>)
 8001246:	69fb      	ldr	r3, [r7, #28]
 8001248:	089b      	lsrs	r3, r3, #2
 800124a:	3302      	adds	r3, #2
 800124c:	69ba      	ldr	r2, [r7, #24]
 800124e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001252:	4b38      	ldr	r3, [pc, #224]	; (8001334 <HAL_GPIO_Init+0x304>)
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001258:	693b      	ldr	r3, [r7, #16]
 800125a:	43db      	mvns	r3, r3
 800125c:	69ba      	ldr	r2, [r7, #24]
 800125e:	4013      	ands	r3, r2
 8001260:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001262:	683b      	ldr	r3, [r7, #0]
 8001264:	685b      	ldr	r3, [r3, #4]
 8001266:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800126a:	2b00      	cmp	r3, #0
 800126c:	d003      	beq.n	8001276 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800126e:	69ba      	ldr	r2, [r7, #24]
 8001270:	693b      	ldr	r3, [r7, #16]
 8001272:	4313      	orrs	r3, r2
 8001274:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001276:	4a2f      	ldr	r2, [pc, #188]	; (8001334 <HAL_GPIO_Init+0x304>)
 8001278:	69bb      	ldr	r3, [r7, #24]
 800127a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800127c:	4b2d      	ldr	r3, [pc, #180]	; (8001334 <HAL_GPIO_Init+0x304>)
 800127e:	685b      	ldr	r3, [r3, #4]
 8001280:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001282:	693b      	ldr	r3, [r7, #16]
 8001284:	43db      	mvns	r3, r3
 8001286:	69ba      	ldr	r2, [r7, #24]
 8001288:	4013      	ands	r3, r2
 800128a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800128c:	683b      	ldr	r3, [r7, #0]
 800128e:	685b      	ldr	r3, [r3, #4]
 8001290:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001294:	2b00      	cmp	r3, #0
 8001296:	d003      	beq.n	80012a0 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001298:	69ba      	ldr	r2, [r7, #24]
 800129a:	693b      	ldr	r3, [r7, #16]
 800129c:	4313      	orrs	r3, r2
 800129e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80012a0:	4a24      	ldr	r2, [pc, #144]	; (8001334 <HAL_GPIO_Init+0x304>)
 80012a2:	69bb      	ldr	r3, [r7, #24]
 80012a4:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80012a6:	4b23      	ldr	r3, [pc, #140]	; (8001334 <HAL_GPIO_Init+0x304>)
 80012a8:	689b      	ldr	r3, [r3, #8]
 80012aa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80012ac:	693b      	ldr	r3, [r7, #16]
 80012ae:	43db      	mvns	r3, r3
 80012b0:	69ba      	ldr	r2, [r7, #24]
 80012b2:	4013      	ands	r3, r2
 80012b4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80012b6:	683b      	ldr	r3, [r7, #0]
 80012b8:	685b      	ldr	r3, [r3, #4]
 80012ba:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d003      	beq.n	80012ca <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80012c2:	69ba      	ldr	r2, [r7, #24]
 80012c4:	693b      	ldr	r3, [r7, #16]
 80012c6:	4313      	orrs	r3, r2
 80012c8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80012ca:	4a1a      	ldr	r2, [pc, #104]	; (8001334 <HAL_GPIO_Init+0x304>)
 80012cc:	69bb      	ldr	r3, [r7, #24]
 80012ce:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80012d0:	4b18      	ldr	r3, [pc, #96]	; (8001334 <HAL_GPIO_Init+0x304>)
 80012d2:	68db      	ldr	r3, [r3, #12]
 80012d4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80012d6:	693b      	ldr	r3, [r7, #16]
 80012d8:	43db      	mvns	r3, r3
 80012da:	69ba      	ldr	r2, [r7, #24]
 80012dc:	4013      	ands	r3, r2
 80012de:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80012e0:	683b      	ldr	r3, [r7, #0]
 80012e2:	685b      	ldr	r3, [r3, #4]
 80012e4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d003      	beq.n	80012f4 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80012ec:	69ba      	ldr	r2, [r7, #24]
 80012ee:	693b      	ldr	r3, [r7, #16]
 80012f0:	4313      	orrs	r3, r2
 80012f2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80012f4:	4a0f      	ldr	r2, [pc, #60]	; (8001334 <HAL_GPIO_Init+0x304>)
 80012f6:	69bb      	ldr	r3, [r7, #24]
 80012f8:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80012fa:	69fb      	ldr	r3, [r7, #28]
 80012fc:	3301      	adds	r3, #1
 80012fe:	61fb      	str	r3, [r7, #28]
 8001300:	69fb      	ldr	r3, [r7, #28]
 8001302:	2b0f      	cmp	r3, #15
 8001304:	f67f aea2 	bls.w	800104c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001308:	bf00      	nop
 800130a:	bf00      	nop
 800130c:	3724      	adds	r7, #36	; 0x24
 800130e:	46bd      	mov	sp, r7
 8001310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001314:	4770      	bx	lr
 8001316:	bf00      	nop
 8001318:	40023800 	.word	0x40023800
 800131c:	40013800 	.word	0x40013800
 8001320:	40020000 	.word	0x40020000
 8001324:	40020400 	.word	0x40020400
 8001328:	40020800 	.word	0x40020800
 800132c:	40020c00 	.word	0x40020c00
 8001330:	40021000 	.word	0x40021000
 8001334:	40013c00 	.word	0x40013c00

08001338 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001338:	b480      	push	{r7}
 800133a:	b083      	sub	sp, #12
 800133c:	af00      	add	r7, sp, #0
 800133e:	6078      	str	r0, [r7, #4]
 8001340:	460b      	mov	r3, r1
 8001342:	807b      	strh	r3, [r7, #2]
 8001344:	4613      	mov	r3, r2
 8001346:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001348:	787b      	ldrb	r3, [r7, #1]
 800134a:	2b00      	cmp	r3, #0
 800134c:	d003      	beq.n	8001356 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800134e:	887a      	ldrh	r2, [r7, #2]
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001354:	e003      	b.n	800135e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001356:	887b      	ldrh	r3, [r7, #2]
 8001358:	041a      	lsls	r2, r3, #16
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	619a      	str	r2, [r3, #24]
}
 800135e:	bf00      	nop
 8001360:	370c      	adds	r7, #12
 8001362:	46bd      	mov	sp, r7
 8001364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001368:	4770      	bx	lr

0800136a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800136a:	b480      	push	{r7}
 800136c:	b085      	sub	sp, #20
 800136e:	af00      	add	r7, sp, #0
 8001370:	6078      	str	r0, [r7, #4]
 8001372:	460b      	mov	r3, r1
 8001374:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	695b      	ldr	r3, [r3, #20]
 800137a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800137c:	887a      	ldrh	r2, [r7, #2]
 800137e:	68fb      	ldr	r3, [r7, #12]
 8001380:	4013      	ands	r3, r2
 8001382:	041a      	lsls	r2, r3, #16
 8001384:	68fb      	ldr	r3, [r7, #12]
 8001386:	43d9      	mvns	r1, r3
 8001388:	887b      	ldrh	r3, [r7, #2]
 800138a:	400b      	ands	r3, r1
 800138c:	431a      	orrs	r2, r3
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	619a      	str	r2, [r3, #24]
}
 8001392:	bf00      	nop
 8001394:	3714      	adds	r7, #20
 8001396:	46bd      	mov	sp, r7
 8001398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800139c:	4770      	bx	lr
	...

080013a0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b082      	sub	sp, #8
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	4603      	mov	r3, r0
 80013a8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80013aa:	4b08      	ldr	r3, [pc, #32]	; (80013cc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80013ac:	695a      	ldr	r2, [r3, #20]
 80013ae:	88fb      	ldrh	r3, [r7, #6]
 80013b0:	4013      	ands	r3, r2
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d006      	beq.n	80013c4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80013b6:	4a05      	ldr	r2, [pc, #20]	; (80013cc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80013b8:	88fb      	ldrh	r3, [r7, #6]
 80013ba:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80013bc:	88fb      	ldrh	r3, [r7, #6]
 80013be:	4618      	mov	r0, r3
 80013c0:	f7ff faf8 	bl	80009b4 <HAL_GPIO_EXTI_Callback>
  }
}
 80013c4:	bf00      	nop
 80013c6:	3708      	adds	r7, #8
 80013c8:	46bd      	mov	sp, r7
 80013ca:	bd80      	pop	{r7, pc}
 80013cc:	40013c00 	.word	0x40013c00

080013d0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b086      	sub	sp, #24
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d101      	bne.n	80013e2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80013de:	2301      	movs	r3, #1
 80013e0:	e264      	b.n	80018ac <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	f003 0301 	and.w	r3, r3, #1
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d075      	beq.n	80014da <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80013ee:	4ba3      	ldr	r3, [pc, #652]	; (800167c <HAL_RCC_OscConfig+0x2ac>)
 80013f0:	689b      	ldr	r3, [r3, #8]
 80013f2:	f003 030c 	and.w	r3, r3, #12
 80013f6:	2b04      	cmp	r3, #4
 80013f8:	d00c      	beq.n	8001414 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80013fa:	4ba0      	ldr	r3, [pc, #640]	; (800167c <HAL_RCC_OscConfig+0x2ac>)
 80013fc:	689b      	ldr	r3, [r3, #8]
 80013fe:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001402:	2b08      	cmp	r3, #8
 8001404:	d112      	bne.n	800142c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001406:	4b9d      	ldr	r3, [pc, #628]	; (800167c <HAL_RCC_OscConfig+0x2ac>)
 8001408:	685b      	ldr	r3, [r3, #4]
 800140a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800140e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001412:	d10b      	bne.n	800142c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001414:	4b99      	ldr	r3, [pc, #612]	; (800167c <HAL_RCC_OscConfig+0x2ac>)
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800141c:	2b00      	cmp	r3, #0
 800141e:	d05b      	beq.n	80014d8 <HAL_RCC_OscConfig+0x108>
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	685b      	ldr	r3, [r3, #4]
 8001424:	2b00      	cmp	r3, #0
 8001426:	d157      	bne.n	80014d8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001428:	2301      	movs	r3, #1
 800142a:	e23f      	b.n	80018ac <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	685b      	ldr	r3, [r3, #4]
 8001430:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001434:	d106      	bne.n	8001444 <HAL_RCC_OscConfig+0x74>
 8001436:	4b91      	ldr	r3, [pc, #580]	; (800167c <HAL_RCC_OscConfig+0x2ac>)
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	4a90      	ldr	r2, [pc, #576]	; (800167c <HAL_RCC_OscConfig+0x2ac>)
 800143c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001440:	6013      	str	r3, [r2, #0]
 8001442:	e01d      	b.n	8001480 <HAL_RCC_OscConfig+0xb0>
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	685b      	ldr	r3, [r3, #4]
 8001448:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800144c:	d10c      	bne.n	8001468 <HAL_RCC_OscConfig+0x98>
 800144e:	4b8b      	ldr	r3, [pc, #556]	; (800167c <HAL_RCC_OscConfig+0x2ac>)
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	4a8a      	ldr	r2, [pc, #552]	; (800167c <HAL_RCC_OscConfig+0x2ac>)
 8001454:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001458:	6013      	str	r3, [r2, #0]
 800145a:	4b88      	ldr	r3, [pc, #544]	; (800167c <HAL_RCC_OscConfig+0x2ac>)
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	4a87      	ldr	r2, [pc, #540]	; (800167c <HAL_RCC_OscConfig+0x2ac>)
 8001460:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001464:	6013      	str	r3, [r2, #0]
 8001466:	e00b      	b.n	8001480 <HAL_RCC_OscConfig+0xb0>
 8001468:	4b84      	ldr	r3, [pc, #528]	; (800167c <HAL_RCC_OscConfig+0x2ac>)
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	4a83      	ldr	r2, [pc, #524]	; (800167c <HAL_RCC_OscConfig+0x2ac>)
 800146e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001472:	6013      	str	r3, [r2, #0]
 8001474:	4b81      	ldr	r3, [pc, #516]	; (800167c <HAL_RCC_OscConfig+0x2ac>)
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	4a80      	ldr	r2, [pc, #512]	; (800167c <HAL_RCC_OscConfig+0x2ac>)
 800147a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800147e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	685b      	ldr	r3, [r3, #4]
 8001484:	2b00      	cmp	r3, #0
 8001486:	d013      	beq.n	80014b0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001488:	f7ff fce4 	bl	8000e54 <HAL_GetTick>
 800148c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800148e:	e008      	b.n	80014a2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001490:	f7ff fce0 	bl	8000e54 <HAL_GetTick>
 8001494:	4602      	mov	r2, r0
 8001496:	693b      	ldr	r3, [r7, #16]
 8001498:	1ad3      	subs	r3, r2, r3
 800149a:	2b64      	cmp	r3, #100	; 0x64
 800149c:	d901      	bls.n	80014a2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800149e:	2303      	movs	r3, #3
 80014a0:	e204      	b.n	80018ac <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80014a2:	4b76      	ldr	r3, [pc, #472]	; (800167c <HAL_RCC_OscConfig+0x2ac>)
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d0f0      	beq.n	8001490 <HAL_RCC_OscConfig+0xc0>
 80014ae:	e014      	b.n	80014da <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014b0:	f7ff fcd0 	bl	8000e54 <HAL_GetTick>
 80014b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80014b6:	e008      	b.n	80014ca <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80014b8:	f7ff fccc 	bl	8000e54 <HAL_GetTick>
 80014bc:	4602      	mov	r2, r0
 80014be:	693b      	ldr	r3, [r7, #16]
 80014c0:	1ad3      	subs	r3, r2, r3
 80014c2:	2b64      	cmp	r3, #100	; 0x64
 80014c4:	d901      	bls.n	80014ca <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80014c6:	2303      	movs	r3, #3
 80014c8:	e1f0      	b.n	80018ac <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80014ca:	4b6c      	ldr	r3, [pc, #432]	; (800167c <HAL_RCC_OscConfig+0x2ac>)
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d1f0      	bne.n	80014b8 <HAL_RCC_OscConfig+0xe8>
 80014d6:	e000      	b.n	80014da <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80014d8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	f003 0302 	and.w	r3, r3, #2
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d063      	beq.n	80015ae <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80014e6:	4b65      	ldr	r3, [pc, #404]	; (800167c <HAL_RCC_OscConfig+0x2ac>)
 80014e8:	689b      	ldr	r3, [r3, #8]
 80014ea:	f003 030c 	and.w	r3, r3, #12
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d00b      	beq.n	800150a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80014f2:	4b62      	ldr	r3, [pc, #392]	; (800167c <HAL_RCC_OscConfig+0x2ac>)
 80014f4:	689b      	ldr	r3, [r3, #8]
 80014f6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80014fa:	2b08      	cmp	r3, #8
 80014fc:	d11c      	bne.n	8001538 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80014fe:	4b5f      	ldr	r3, [pc, #380]	; (800167c <HAL_RCC_OscConfig+0x2ac>)
 8001500:	685b      	ldr	r3, [r3, #4]
 8001502:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001506:	2b00      	cmp	r3, #0
 8001508:	d116      	bne.n	8001538 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800150a:	4b5c      	ldr	r3, [pc, #368]	; (800167c <HAL_RCC_OscConfig+0x2ac>)
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	f003 0302 	and.w	r3, r3, #2
 8001512:	2b00      	cmp	r3, #0
 8001514:	d005      	beq.n	8001522 <HAL_RCC_OscConfig+0x152>
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	68db      	ldr	r3, [r3, #12]
 800151a:	2b01      	cmp	r3, #1
 800151c:	d001      	beq.n	8001522 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800151e:	2301      	movs	r3, #1
 8001520:	e1c4      	b.n	80018ac <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001522:	4b56      	ldr	r3, [pc, #344]	; (800167c <HAL_RCC_OscConfig+0x2ac>)
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	691b      	ldr	r3, [r3, #16]
 800152e:	00db      	lsls	r3, r3, #3
 8001530:	4952      	ldr	r1, [pc, #328]	; (800167c <HAL_RCC_OscConfig+0x2ac>)
 8001532:	4313      	orrs	r3, r2
 8001534:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001536:	e03a      	b.n	80015ae <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	68db      	ldr	r3, [r3, #12]
 800153c:	2b00      	cmp	r3, #0
 800153e:	d020      	beq.n	8001582 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001540:	4b4f      	ldr	r3, [pc, #316]	; (8001680 <HAL_RCC_OscConfig+0x2b0>)
 8001542:	2201      	movs	r2, #1
 8001544:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001546:	f7ff fc85 	bl	8000e54 <HAL_GetTick>
 800154a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800154c:	e008      	b.n	8001560 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800154e:	f7ff fc81 	bl	8000e54 <HAL_GetTick>
 8001552:	4602      	mov	r2, r0
 8001554:	693b      	ldr	r3, [r7, #16]
 8001556:	1ad3      	subs	r3, r2, r3
 8001558:	2b02      	cmp	r3, #2
 800155a:	d901      	bls.n	8001560 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800155c:	2303      	movs	r3, #3
 800155e:	e1a5      	b.n	80018ac <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001560:	4b46      	ldr	r3, [pc, #280]	; (800167c <HAL_RCC_OscConfig+0x2ac>)
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	f003 0302 	and.w	r3, r3, #2
 8001568:	2b00      	cmp	r3, #0
 800156a:	d0f0      	beq.n	800154e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800156c:	4b43      	ldr	r3, [pc, #268]	; (800167c <HAL_RCC_OscConfig+0x2ac>)
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	691b      	ldr	r3, [r3, #16]
 8001578:	00db      	lsls	r3, r3, #3
 800157a:	4940      	ldr	r1, [pc, #256]	; (800167c <HAL_RCC_OscConfig+0x2ac>)
 800157c:	4313      	orrs	r3, r2
 800157e:	600b      	str	r3, [r1, #0]
 8001580:	e015      	b.n	80015ae <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001582:	4b3f      	ldr	r3, [pc, #252]	; (8001680 <HAL_RCC_OscConfig+0x2b0>)
 8001584:	2200      	movs	r2, #0
 8001586:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001588:	f7ff fc64 	bl	8000e54 <HAL_GetTick>
 800158c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800158e:	e008      	b.n	80015a2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001590:	f7ff fc60 	bl	8000e54 <HAL_GetTick>
 8001594:	4602      	mov	r2, r0
 8001596:	693b      	ldr	r3, [r7, #16]
 8001598:	1ad3      	subs	r3, r2, r3
 800159a:	2b02      	cmp	r3, #2
 800159c:	d901      	bls.n	80015a2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800159e:	2303      	movs	r3, #3
 80015a0:	e184      	b.n	80018ac <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80015a2:	4b36      	ldr	r3, [pc, #216]	; (800167c <HAL_RCC_OscConfig+0x2ac>)
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	f003 0302 	and.w	r3, r3, #2
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d1f0      	bne.n	8001590 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	f003 0308 	and.w	r3, r3, #8
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d030      	beq.n	800161c <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	695b      	ldr	r3, [r3, #20]
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d016      	beq.n	80015f0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80015c2:	4b30      	ldr	r3, [pc, #192]	; (8001684 <HAL_RCC_OscConfig+0x2b4>)
 80015c4:	2201      	movs	r2, #1
 80015c6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80015c8:	f7ff fc44 	bl	8000e54 <HAL_GetTick>
 80015cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80015ce:	e008      	b.n	80015e2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80015d0:	f7ff fc40 	bl	8000e54 <HAL_GetTick>
 80015d4:	4602      	mov	r2, r0
 80015d6:	693b      	ldr	r3, [r7, #16]
 80015d8:	1ad3      	subs	r3, r2, r3
 80015da:	2b02      	cmp	r3, #2
 80015dc:	d901      	bls.n	80015e2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80015de:	2303      	movs	r3, #3
 80015e0:	e164      	b.n	80018ac <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80015e2:	4b26      	ldr	r3, [pc, #152]	; (800167c <HAL_RCC_OscConfig+0x2ac>)
 80015e4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80015e6:	f003 0302 	and.w	r3, r3, #2
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d0f0      	beq.n	80015d0 <HAL_RCC_OscConfig+0x200>
 80015ee:	e015      	b.n	800161c <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80015f0:	4b24      	ldr	r3, [pc, #144]	; (8001684 <HAL_RCC_OscConfig+0x2b4>)
 80015f2:	2200      	movs	r2, #0
 80015f4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80015f6:	f7ff fc2d 	bl	8000e54 <HAL_GetTick>
 80015fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80015fc:	e008      	b.n	8001610 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80015fe:	f7ff fc29 	bl	8000e54 <HAL_GetTick>
 8001602:	4602      	mov	r2, r0
 8001604:	693b      	ldr	r3, [r7, #16]
 8001606:	1ad3      	subs	r3, r2, r3
 8001608:	2b02      	cmp	r3, #2
 800160a:	d901      	bls.n	8001610 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800160c:	2303      	movs	r3, #3
 800160e:	e14d      	b.n	80018ac <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001610:	4b1a      	ldr	r3, [pc, #104]	; (800167c <HAL_RCC_OscConfig+0x2ac>)
 8001612:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001614:	f003 0302 	and.w	r3, r3, #2
 8001618:	2b00      	cmp	r3, #0
 800161a:	d1f0      	bne.n	80015fe <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	f003 0304 	and.w	r3, r3, #4
 8001624:	2b00      	cmp	r3, #0
 8001626:	f000 80a0 	beq.w	800176a <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800162a:	2300      	movs	r3, #0
 800162c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800162e:	4b13      	ldr	r3, [pc, #76]	; (800167c <HAL_RCC_OscConfig+0x2ac>)
 8001630:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001632:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001636:	2b00      	cmp	r3, #0
 8001638:	d10f      	bne.n	800165a <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800163a:	2300      	movs	r3, #0
 800163c:	60bb      	str	r3, [r7, #8]
 800163e:	4b0f      	ldr	r3, [pc, #60]	; (800167c <HAL_RCC_OscConfig+0x2ac>)
 8001640:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001642:	4a0e      	ldr	r2, [pc, #56]	; (800167c <HAL_RCC_OscConfig+0x2ac>)
 8001644:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001648:	6413      	str	r3, [r2, #64]	; 0x40
 800164a:	4b0c      	ldr	r3, [pc, #48]	; (800167c <HAL_RCC_OscConfig+0x2ac>)
 800164c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800164e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001652:	60bb      	str	r3, [r7, #8]
 8001654:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001656:	2301      	movs	r3, #1
 8001658:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800165a:	4b0b      	ldr	r3, [pc, #44]	; (8001688 <HAL_RCC_OscConfig+0x2b8>)
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001662:	2b00      	cmp	r3, #0
 8001664:	d121      	bne.n	80016aa <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001666:	4b08      	ldr	r3, [pc, #32]	; (8001688 <HAL_RCC_OscConfig+0x2b8>)
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	4a07      	ldr	r2, [pc, #28]	; (8001688 <HAL_RCC_OscConfig+0x2b8>)
 800166c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001670:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001672:	f7ff fbef 	bl	8000e54 <HAL_GetTick>
 8001676:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001678:	e011      	b.n	800169e <HAL_RCC_OscConfig+0x2ce>
 800167a:	bf00      	nop
 800167c:	40023800 	.word	0x40023800
 8001680:	42470000 	.word	0x42470000
 8001684:	42470e80 	.word	0x42470e80
 8001688:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800168c:	f7ff fbe2 	bl	8000e54 <HAL_GetTick>
 8001690:	4602      	mov	r2, r0
 8001692:	693b      	ldr	r3, [r7, #16]
 8001694:	1ad3      	subs	r3, r2, r3
 8001696:	2b02      	cmp	r3, #2
 8001698:	d901      	bls.n	800169e <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800169a:	2303      	movs	r3, #3
 800169c:	e106      	b.n	80018ac <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800169e:	4b85      	ldr	r3, [pc, #532]	; (80018b4 <HAL_RCC_OscConfig+0x4e4>)
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d0f0      	beq.n	800168c <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	689b      	ldr	r3, [r3, #8]
 80016ae:	2b01      	cmp	r3, #1
 80016b0:	d106      	bne.n	80016c0 <HAL_RCC_OscConfig+0x2f0>
 80016b2:	4b81      	ldr	r3, [pc, #516]	; (80018b8 <HAL_RCC_OscConfig+0x4e8>)
 80016b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80016b6:	4a80      	ldr	r2, [pc, #512]	; (80018b8 <HAL_RCC_OscConfig+0x4e8>)
 80016b8:	f043 0301 	orr.w	r3, r3, #1
 80016bc:	6713      	str	r3, [r2, #112]	; 0x70
 80016be:	e01c      	b.n	80016fa <HAL_RCC_OscConfig+0x32a>
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	689b      	ldr	r3, [r3, #8]
 80016c4:	2b05      	cmp	r3, #5
 80016c6:	d10c      	bne.n	80016e2 <HAL_RCC_OscConfig+0x312>
 80016c8:	4b7b      	ldr	r3, [pc, #492]	; (80018b8 <HAL_RCC_OscConfig+0x4e8>)
 80016ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80016cc:	4a7a      	ldr	r2, [pc, #488]	; (80018b8 <HAL_RCC_OscConfig+0x4e8>)
 80016ce:	f043 0304 	orr.w	r3, r3, #4
 80016d2:	6713      	str	r3, [r2, #112]	; 0x70
 80016d4:	4b78      	ldr	r3, [pc, #480]	; (80018b8 <HAL_RCC_OscConfig+0x4e8>)
 80016d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80016d8:	4a77      	ldr	r2, [pc, #476]	; (80018b8 <HAL_RCC_OscConfig+0x4e8>)
 80016da:	f043 0301 	orr.w	r3, r3, #1
 80016de:	6713      	str	r3, [r2, #112]	; 0x70
 80016e0:	e00b      	b.n	80016fa <HAL_RCC_OscConfig+0x32a>
 80016e2:	4b75      	ldr	r3, [pc, #468]	; (80018b8 <HAL_RCC_OscConfig+0x4e8>)
 80016e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80016e6:	4a74      	ldr	r2, [pc, #464]	; (80018b8 <HAL_RCC_OscConfig+0x4e8>)
 80016e8:	f023 0301 	bic.w	r3, r3, #1
 80016ec:	6713      	str	r3, [r2, #112]	; 0x70
 80016ee:	4b72      	ldr	r3, [pc, #456]	; (80018b8 <HAL_RCC_OscConfig+0x4e8>)
 80016f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80016f2:	4a71      	ldr	r2, [pc, #452]	; (80018b8 <HAL_RCC_OscConfig+0x4e8>)
 80016f4:	f023 0304 	bic.w	r3, r3, #4
 80016f8:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	689b      	ldr	r3, [r3, #8]
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d015      	beq.n	800172e <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001702:	f7ff fba7 	bl	8000e54 <HAL_GetTick>
 8001706:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001708:	e00a      	b.n	8001720 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800170a:	f7ff fba3 	bl	8000e54 <HAL_GetTick>
 800170e:	4602      	mov	r2, r0
 8001710:	693b      	ldr	r3, [r7, #16]
 8001712:	1ad3      	subs	r3, r2, r3
 8001714:	f241 3288 	movw	r2, #5000	; 0x1388
 8001718:	4293      	cmp	r3, r2
 800171a:	d901      	bls.n	8001720 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 800171c:	2303      	movs	r3, #3
 800171e:	e0c5      	b.n	80018ac <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001720:	4b65      	ldr	r3, [pc, #404]	; (80018b8 <HAL_RCC_OscConfig+0x4e8>)
 8001722:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001724:	f003 0302 	and.w	r3, r3, #2
 8001728:	2b00      	cmp	r3, #0
 800172a:	d0ee      	beq.n	800170a <HAL_RCC_OscConfig+0x33a>
 800172c:	e014      	b.n	8001758 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800172e:	f7ff fb91 	bl	8000e54 <HAL_GetTick>
 8001732:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001734:	e00a      	b.n	800174c <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001736:	f7ff fb8d 	bl	8000e54 <HAL_GetTick>
 800173a:	4602      	mov	r2, r0
 800173c:	693b      	ldr	r3, [r7, #16]
 800173e:	1ad3      	subs	r3, r2, r3
 8001740:	f241 3288 	movw	r2, #5000	; 0x1388
 8001744:	4293      	cmp	r3, r2
 8001746:	d901      	bls.n	800174c <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8001748:	2303      	movs	r3, #3
 800174a:	e0af      	b.n	80018ac <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800174c:	4b5a      	ldr	r3, [pc, #360]	; (80018b8 <HAL_RCC_OscConfig+0x4e8>)
 800174e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001750:	f003 0302 	and.w	r3, r3, #2
 8001754:	2b00      	cmp	r3, #0
 8001756:	d1ee      	bne.n	8001736 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001758:	7dfb      	ldrb	r3, [r7, #23]
 800175a:	2b01      	cmp	r3, #1
 800175c:	d105      	bne.n	800176a <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800175e:	4b56      	ldr	r3, [pc, #344]	; (80018b8 <HAL_RCC_OscConfig+0x4e8>)
 8001760:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001762:	4a55      	ldr	r2, [pc, #340]	; (80018b8 <HAL_RCC_OscConfig+0x4e8>)
 8001764:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001768:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	699b      	ldr	r3, [r3, #24]
 800176e:	2b00      	cmp	r3, #0
 8001770:	f000 809b 	beq.w	80018aa <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001774:	4b50      	ldr	r3, [pc, #320]	; (80018b8 <HAL_RCC_OscConfig+0x4e8>)
 8001776:	689b      	ldr	r3, [r3, #8]
 8001778:	f003 030c 	and.w	r3, r3, #12
 800177c:	2b08      	cmp	r3, #8
 800177e:	d05c      	beq.n	800183a <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	699b      	ldr	r3, [r3, #24]
 8001784:	2b02      	cmp	r3, #2
 8001786:	d141      	bne.n	800180c <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001788:	4b4c      	ldr	r3, [pc, #304]	; (80018bc <HAL_RCC_OscConfig+0x4ec>)
 800178a:	2200      	movs	r2, #0
 800178c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800178e:	f7ff fb61 	bl	8000e54 <HAL_GetTick>
 8001792:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001794:	e008      	b.n	80017a8 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001796:	f7ff fb5d 	bl	8000e54 <HAL_GetTick>
 800179a:	4602      	mov	r2, r0
 800179c:	693b      	ldr	r3, [r7, #16]
 800179e:	1ad3      	subs	r3, r2, r3
 80017a0:	2b02      	cmp	r3, #2
 80017a2:	d901      	bls.n	80017a8 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80017a4:	2303      	movs	r3, #3
 80017a6:	e081      	b.n	80018ac <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80017a8:	4b43      	ldr	r3, [pc, #268]	; (80018b8 <HAL_RCC_OscConfig+0x4e8>)
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d1f0      	bne.n	8001796 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	69da      	ldr	r2, [r3, #28]
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	6a1b      	ldr	r3, [r3, #32]
 80017bc:	431a      	orrs	r2, r3
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017c2:	019b      	lsls	r3, r3, #6
 80017c4:	431a      	orrs	r2, r3
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017ca:	085b      	lsrs	r3, r3, #1
 80017cc:	3b01      	subs	r3, #1
 80017ce:	041b      	lsls	r3, r3, #16
 80017d0:	431a      	orrs	r2, r3
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017d6:	061b      	lsls	r3, r3, #24
 80017d8:	4937      	ldr	r1, [pc, #220]	; (80018b8 <HAL_RCC_OscConfig+0x4e8>)
 80017da:	4313      	orrs	r3, r2
 80017dc:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80017de:	4b37      	ldr	r3, [pc, #220]	; (80018bc <HAL_RCC_OscConfig+0x4ec>)
 80017e0:	2201      	movs	r2, #1
 80017e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017e4:	f7ff fb36 	bl	8000e54 <HAL_GetTick>
 80017e8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80017ea:	e008      	b.n	80017fe <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80017ec:	f7ff fb32 	bl	8000e54 <HAL_GetTick>
 80017f0:	4602      	mov	r2, r0
 80017f2:	693b      	ldr	r3, [r7, #16]
 80017f4:	1ad3      	subs	r3, r2, r3
 80017f6:	2b02      	cmp	r3, #2
 80017f8:	d901      	bls.n	80017fe <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80017fa:	2303      	movs	r3, #3
 80017fc:	e056      	b.n	80018ac <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80017fe:	4b2e      	ldr	r3, [pc, #184]	; (80018b8 <HAL_RCC_OscConfig+0x4e8>)
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001806:	2b00      	cmp	r3, #0
 8001808:	d0f0      	beq.n	80017ec <HAL_RCC_OscConfig+0x41c>
 800180a:	e04e      	b.n	80018aa <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800180c:	4b2b      	ldr	r3, [pc, #172]	; (80018bc <HAL_RCC_OscConfig+0x4ec>)
 800180e:	2200      	movs	r2, #0
 8001810:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001812:	f7ff fb1f 	bl	8000e54 <HAL_GetTick>
 8001816:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001818:	e008      	b.n	800182c <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800181a:	f7ff fb1b 	bl	8000e54 <HAL_GetTick>
 800181e:	4602      	mov	r2, r0
 8001820:	693b      	ldr	r3, [r7, #16]
 8001822:	1ad3      	subs	r3, r2, r3
 8001824:	2b02      	cmp	r3, #2
 8001826:	d901      	bls.n	800182c <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8001828:	2303      	movs	r3, #3
 800182a:	e03f      	b.n	80018ac <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800182c:	4b22      	ldr	r3, [pc, #136]	; (80018b8 <HAL_RCC_OscConfig+0x4e8>)
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001834:	2b00      	cmp	r3, #0
 8001836:	d1f0      	bne.n	800181a <HAL_RCC_OscConfig+0x44a>
 8001838:	e037      	b.n	80018aa <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	699b      	ldr	r3, [r3, #24]
 800183e:	2b01      	cmp	r3, #1
 8001840:	d101      	bne.n	8001846 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8001842:	2301      	movs	r3, #1
 8001844:	e032      	b.n	80018ac <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001846:	4b1c      	ldr	r3, [pc, #112]	; (80018b8 <HAL_RCC_OscConfig+0x4e8>)
 8001848:	685b      	ldr	r3, [r3, #4]
 800184a:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	699b      	ldr	r3, [r3, #24]
 8001850:	2b01      	cmp	r3, #1
 8001852:	d028      	beq.n	80018a6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001854:	68fb      	ldr	r3, [r7, #12]
 8001856:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800185e:	429a      	cmp	r2, r3
 8001860:	d121      	bne.n	80018a6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001862:	68fb      	ldr	r3, [r7, #12]
 8001864:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800186c:	429a      	cmp	r2, r3
 800186e:	d11a      	bne.n	80018a6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001870:	68fa      	ldr	r2, [r7, #12]
 8001872:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001876:	4013      	ands	r3, r2
 8001878:	687a      	ldr	r2, [r7, #4]
 800187a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800187c:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800187e:	4293      	cmp	r3, r2
 8001880:	d111      	bne.n	80018a6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001882:	68fb      	ldr	r3, [r7, #12]
 8001884:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800188c:	085b      	lsrs	r3, r3, #1
 800188e:	3b01      	subs	r3, #1
 8001890:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001892:	429a      	cmp	r2, r3
 8001894:	d107      	bne.n	80018a6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001896:	68fb      	ldr	r3, [r7, #12]
 8001898:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018a0:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80018a2:	429a      	cmp	r2, r3
 80018a4:	d001      	beq.n	80018aa <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 80018a6:	2301      	movs	r3, #1
 80018a8:	e000      	b.n	80018ac <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 80018aa:	2300      	movs	r3, #0
}
 80018ac:	4618      	mov	r0, r3
 80018ae:	3718      	adds	r7, #24
 80018b0:	46bd      	mov	sp, r7
 80018b2:	bd80      	pop	{r7, pc}
 80018b4:	40007000 	.word	0x40007000
 80018b8:	40023800 	.word	0x40023800
 80018bc:	42470060 	.word	0x42470060

080018c0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b084      	sub	sp, #16
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	6078      	str	r0, [r7, #4]
 80018c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d101      	bne.n	80018d4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80018d0:	2301      	movs	r3, #1
 80018d2:	e0cc      	b.n	8001a6e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80018d4:	4b68      	ldr	r3, [pc, #416]	; (8001a78 <HAL_RCC_ClockConfig+0x1b8>)
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	f003 0307 	and.w	r3, r3, #7
 80018dc:	683a      	ldr	r2, [r7, #0]
 80018de:	429a      	cmp	r2, r3
 80018e0:	d90c      	bls.n	80018fc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80018e2:	4b65      	ldr	r3, [pc, #404]	; (8001a78 <HAL_RCC_ClockConfig+0x1b8>)
 80018e4:	683a      	ldr	r2, [r7, #0]
 80018e6:	b2d2      	uxtb	r2, r2
 80018e8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80018ea:	4b63      	ldr	r3, [pc, #396]	; (8001a78 <HAL_RCC_ClockConfig+0x1b8>)
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	f003 0307 	and.w	r3, r3, #7
 80018f2:	683a      	ldr	r2, [r7, #0]
 80018f4:	429a      	cmp	r2, r3
 80018f6:	d001      	beq.n	80018fc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80018f8:	2301      	movs	r3, #1
 80018fa:	e0b8      	b.n	8001a6e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	f003 0302 	and.w	r3, r3, #2
 8001904:	2b00      	cmp	r3, #0
 8001906:	d020      	beq.n	800194a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	f003 0304 	and.w	r3, r3, #4
 8001910:	2b00      	cmp	r3, #0
 8001912:	d005      	beq.n	8001920 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001914:	4b59      	ldr	r3, [pc, #356]	; (8001a7c <HAL_RCC_ClockConfig+0x1bc>)
 8001916:	689b      	ldr	r3, [r3, #8]
 8001918:	4a58      	ldr	r2, [pc, #352]	; (8001a7c <HAL_RCC_ClockConfig+0x1bc>)
 800191a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800191e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	f003 0308 	and.w	r3, r3, #8
 8001928:	2b00      	cmp	r3, #0
 800192a:	d005      	beq.n	8001938 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800192c:	4b53      	ldr	r3, [pc, #332]	; (8001a7c <HAL_RCC_ClockConfig+0x1bc>)
 800192e:	689b      	ldr	r3, [r3, #8]
 8001930:	4a52      	ldr	r2, [pc, #328]	; (8001a7c <HAL_RCC_ClockConfig+0x1bc>)
 8001932:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001936:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001938:	4b50      	ldr	r3, [pc, #320]	; (8001a7c <HAL_RCC_ClockConfig+0x1bc>)
 800193a:	689b      	ldr	r3, [r3, #8]
 800193c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	689b      	ldr	r3, [r3, #8]
 8001944:	494d      	ldr	r1, [pc, #308]	; (8001a7c <HAL_RCC_ClockConfig+0x1bc>)
 8001946:	4313      	orrs	r3, r2
 8001948:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	f003 0301 	and.w	r3, r3, #1
 8001952:	2b00      	cmp	r3, #0
 8001954:	d044      	beq.n	80019e0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	685b      	ldr	r3, [r3, #4]
 800195a:	2b01      	cmp	r3, #1
 800195c:	d107      	bne.n	800196e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800195e:	4b47      	ldr	r3, [pc, #284]	; (8001a7c <HAL_RCC_ClockConfig+0x1bc>)
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001966:	2b00      	cmp	r3, #0
 8001968:	d119      	bne.n	800199e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800196a:	2301      	movs	r3, #1
 800196c:	e07f      	b.n	8001a6e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	685b      	ldr	r3, [r3, #4]
 8001972:	2b02      	cmp	r3, #2
 8001974:	d003      	beq.n	800197e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800197a:	2b03      	cmp	r3, #3
 800197c:	d107      	bne.n	800198e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800197e:	4b3f      	ldr	r3, [pc, #252]	; (8001a7c <HAL_RCC_ClockConfig+0x1bc>)
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001986:	2b00      	cmp	r3, #0
 8001988:	d109      	bne.n	800199e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800198a:	2301      	movs	r3, #1
 800198c:	e06f      	b.n	8001a6e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800198e:	4b3b      	ldr	r3, [pc, #236]	; (8001a7c <HAL_RCC_ClockConfig+0x1bc>)
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	f003 0302 	and.w	r3, r3, #2
 8001996:	2b00      	cmp	r3, #0
 8001998:	d101      	bne.n	800199e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800199a:	2301      	movs	r3, #1
 800199c:	e067      	b.n	8001a6e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800199e:	4b37      	ldr	r3, [pc, #220]	; (8001a7c <HAL_RCC_ClockConfig+0x1bc>)
 80019a0:	689b      	ldr	r3, [r3, #8]
 80019a2:	f023 0203 	bic.w	r2, r3, #3
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	685b      	ldr	r3, [r3, #4]
 80019aa:	4934      	ldr	r1, [pc, #208]	; (8001a7c <HAL_RCC_ClockConfig+0x1bc>)
 80019ac:	4313      	orrs	r3, r2
 80019ae:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80019b0:	f7ff fa50 	bl	8000e54 <HAL_GetTick>
 80019b4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80019b6:	e00a      	b.n	80019ce <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80019b8:	f7ff fa4c 	bl	8000e54 <HAL_GetTick>
 80019bc:	4602      	mov	r2, r0
 80019be:	68fb      	ldr	r3, [r7, #12]
 80019c0:	1ad3      	subs	r3, r2, r3
 80019c2:	f241 3288 	movw	r2, #5000	; 0x1388
 80019c6:	4293      	cmp	r3, r2
 80019c8:	d901      	bls.n	80019ce <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80019ca:	2303      	movs	r3, #3
 80019cc:	e04f      	b.n	8001a6e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80019ce:	4b2b      	ldr	r3, [pc, #172]	; (8001a7c <HAL_RCC_ClockConfig+0x1bc>)
 80019d0:	689b      	ldr	r3, [r3, #8]
 80019d2:	f003 020c 	and.w	r2, r3, #12
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	685b      	ldr	r3, [r3, #4]
 80019da:	009b      	lsls	r3, r3, #2
 80019dc:	429a      	cmp	r2, r3
 80019de:	d1eb      	bne.n	80019b8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80019e0:	4b25      	ldr	r3, [pc, #148]	; (8001a78 <HAL_RCC_ClockConfig+0x1b8>)
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	f003 0307 	and.w	r3, r3, #7
 80019e8:	683a      	ldr	r2, [r7, #0]
 80019ea:	429a      	cmp	r2, r3
 80019ec:	d20c      	bcs.n	8001a08 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80019ee:	4b22      	ldr	r3, [pc, #136]	; (8001a78 <HAL_RCC_ClockConfig+0x1b8>)
 80019f0:	683a      	ldr	r2, [r7, #0]
 80019f2:	b2d2      	uxtb	r2, r2
 80019f4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80019f6:	4b20      	ldr	r3, [pc, #128]	; (8001a78 <HAL_RCC_ClockConfig+0x1b8>)
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	f003 0307 	and.w	r3, r3, #7
 80019fe:	683a      	ldr	r2, [r7, #0]
 8001a00:	429a      	cmp	r2, r3
 8001a02:	d001      	beq.n	8001a08 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001a04:	2301      	movs	r3, #1
 8001a06:	e032      	b.n	8001a6e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	f003 0304 	and.w	r3, r3, #4
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d008      	beq.n	8001a26 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001a14:	4b19      	ldr	r3, [pc, #100]	; (8001a7c <HAL_RCC_ClockConfig+0x1bc>)
 8001a16:	689b      	ldr	r3, [r3, #8]
 8001a18:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	68db      	ldr	r3, [r3, #12]
 8001a20:	4916      	ldr	r1, [pc, #88]	; (8001a7c <HAL_RCC_ClockConfig+0x1bc>)
 8001a22:	4313      	orrs	r3, r2
 8001a24:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	f003 0308 	and.w	r3, r3, #8
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d009      	beq.n	8001a46 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001a32:	4b12      	ldr	r3, [pc, #72]	; (8001a7c <HAL_RCC_ClockConfig+0x1bc>)
 8001a34:	689b      	ldr	r3, [r3, #8]
 8001a36:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	691b      	ldr	r3, [r3, #16]
 8001a3e:	00db      	lsls	r3, r3, #3
 8001a40:	490e      	ldr	r1, [pc, #56]	; (8001a7c <HAL_RCC_ClockConfig+0x1bc>)
 8001a42:	4313      	orrs	r3, r2
 8001a44:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001a46:	f000 f821 	bl	8001a8c <HAL_RCC_GetSysClockFreq>
 8001a4a:	4602      	mov	r2, r0
 8001a4c:	4b0b      	ldr	r3, [pc, #44]	; (8001a7c <HAL_RCC_ClockConfig+0x1bc>)
 8001a4e:	689b      	ldr	r3, [r3, #8]
 8001a50:	091b      	lsrs	r3, r3, #4
 8001a52:	f003 030f 	and.w	r3, r3, #15
 8001a56:	490a      	ldr	r1, [pc, #40]	; (8001a80 <HAL_RCC_ClockConfig+0x1c0>)
 8001a58:	5ccb      	ldrb	r3, [r1, r3]
 8001a5a:	fa22 f303 	lsr.w	r3, r2, r3
 8001a5e:	4a09      	ldr	r2, [pc, #36]	; (8001a84 <HAL_RCC_ClockConfig+0x1c4>)
 8001a60:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001a62:	4b09      	ldr	r3, [pc, #36]	; (8001a88 <HAL_RCC_ClockConfig+0x1c8>)
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	4618      	mov	r0, r3
 8001a68:	f7ff f8c6 	bl	8000bf8 <HAL_InitTick>

  return HAL_OK;
 8001a6c:	2300      	movs	r3, #0
}
 8001a6e:	4618      	mov	r0, r3
 8001a70:	3710      	adds	r7, #16
 8001a72:	46bd      	mov	sp, r7
 8001a74:	bd80      	pop	{r7, pc}
 8001a76:	bf00      	nop
 8001a78:	40023c00 	.word	0x40023c00
 8001a7c:	40023800 	.word	0x40023800
 8001a80:	080065ec 	.word	0x080065ec
 8001a84:	20000000 	.word	0x20000000
 8001a88:	20000004 	.word	0x20000004

08001a8c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001a8c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001a90:	b084      	sub	sp, #16
 8001a92:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001a94:	2300      	movs	r3, #0
 8001a96:	607b      	str	r3, [r7, #4]
 8001a98:	2300      	movs	r3, #0
 8001a9a:	60fb      	str	r3, [r7, #12]
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001aa4:	4b67      	ldr	r3, [pc, #412]	; (8001c44 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001aa6:	689b      	ldr	r3, [r3, #8]
 8001aa8:	f003 030c 	and.w	r3, r3, #12
 8001aac:	2b08      	cmp	r3, #8
 8001aae:	d00d      	beq.n	8001acc <HAL_RCC_GetSysClockFreq+0x40>
 8001ab0:	2b08      	cmp	r3, #8
 8001ab2:	f200 80bd 	bhi.w	8001c30 <HAL_RCC_GetSysClockFreq+0x1a4>
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d002      	beq.n	8001ac0 <HAL_RCC_GetSysClockFreq+0x34>
 8001aba:	2b04      	cmp	r3, #4
 8001abc:	d003      	beq.n	8001ac6 <HAL_RCC_GetSysClockFreq+0x3a>
 8001abe:	e0b7      	b.n	8001c30 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001ac0:	4b61      	ldr	r3, [pc, #388]	; (8001c48 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8001ac2:	60bb      	str	r3, [r7, #8]
       break;
 8001ac4:	e0b7      	b.n	8001c36 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001ac6:	4b61      	ldr	r3, [pc, #388]	; (8001c4c <HAL_RCC_GetSysClockFreq+0x1c0>)
 8001ac8:	60bb      	str	r3, [r7, #8]
      break;
 8001aca:	e0b4      	b.n	8001c36 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001acc:	4b5d      	ldr	r3, [pc, #372]	; (8001c44 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001ace:	685b      	ldr	r3, [r3, #4]
 8001ad0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001ad4:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001ad6:	4b5b      	ldr	r3, [pc, #364]	; (8001c44 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001ad8:	685b      	ldr	r3, [r3, #4]
 8001ada:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d04d      	beq.n	8001b7e <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001ae2:	4b58      	ldr	r3, [pc, #352]	; (8001c44 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001ae4:	685b      	ldr	r3, [r3, #4]
 8001ae6:	099b      	lsrs	r3, r3, #6
 8001ae8:	461a      	mov	r2, r3
 8001aea:	f04f 0300 	mov.w	r3, #0
 8001aee:	f240 10ff 	movw	r0, #511	; 0x1ff
 8001af2:	f04f 0100 	mov.w	r1, #0
 8001af6:	ea02 0800 	and.w	r8, r2, r0
 8001afa:	ea03 0901 	and.w	r9, r3, r1
 8001afe:	4640      	mov	r0, r8
 8001b00:	4649      	mov	r1, r9
 8001b02:	f04f 0200 	mov.w	r2, #0
 8001b06:	f04f 0300 	mov.w	r3, #0
 8001b0a:	014b      	lsls	r3, r1, #5
 8001b0c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8001b10:	0142      	lsls	r2, r0, #5
 8001b12:	4610      	mov	r0, r2
 8001b14:	4619      	mov	r1, r3
 8001b16:	ebb0 0008 	subs.w	r0, r0, r8
 8001b1a:	eb61 0109 	sbc.w	r1, r1, r9
 8001b1e:	f04f 0200 	mov.w	r2, #0
 8001b22:	f04f 0300 	mov.w	r3, #0
 8001b26:	018b      	lsls	r3, r1, #6
 8001b28:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8001b2c:	0182      	lsls	r2, r0, #6
 8001b2e:	1a12      	subs	r2, r2, r0
 8001b30:	eb63 0301 	sbc.w	r3, r3, r1
 8001b34:	f04f 0000 	mov.w	r0, #0
 8001b38:	f04f 0100 	mov.w	r1, #0
 8001b3c:	00d9      	lsls	r1, r3, #3
 8001b3e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001b42:	00d0      	lsls	r0, r2, #3
 8001b44:	4602      	mov	r2, r0
 8001b46:	460b      	mov	r3, r1
 8001b48:	eb12 0208 	adds.w	r2, r2, r8
 8001b4c:	eb43 0309 	adc.w	r3, r3, r9
 8001b50:	f04f 0000 	mov.w	r0, #0
 8001b54:	f04f 0100 	mov.w	r1, #0
 8001b58:	0259      	lsls	r1, r3, #9
 8001b5a:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8001b5e:	0250      	lsls	r0, r2, #9
 8001b60:	4602      	mov	r2, r0
 8001b62:	460b      	mov	r3, r1
 8001b64:	4610      	mov	r0, r2
 8001b66:	4619      	mov	r1, r3
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	461a      	mov	r2, r3
 8001b6c:	f04f 0300 	mov.w	r3, #0
 8001b70:	f7fe fb8e 	bl	8000290 <__aeabi_uldivmod>
 8001b74:	4602      	mov	r2, r0
 8001b76:	460b      	mov	r3, r1
 8001b78:	4613      	mov	r3, r2
 8001b7a:	60fb      	str	r3, [r7, #12]
 8001b7c:	e04a      	b.n	8001c14 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001b7e:	4b31      	ldr	r3, [pc, #196]	; (8001c44 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001b80:	685b      	ldr	r3, [r3, #4]
 8001b82:	099b      	lsrs	r3, r3, #6
 8001b84:	461a      	mov	r2, r3
 8001b86:	f04f 0300 	mov.w	r3, #0
 8001b8a:	f240 10ff 	movw	r0, #511	; 0x1ff
 8001b8e:	f04f 0100 	mov.w	r1, #0
 8001b92:	ea02 0400 	and.w	r4, r2, r0
 8001b96:	ea03 0501 	and.w	r5, r3, r1
 8001b9a:	4620      	mov	r0, r4
 8001b9c:	4629      	mov	r1, r5
 8001b9e:	f04f 0200 	mov.w	r2, #0
 8001ba2:	f04f 0300 	mov.w	r3, #0
 8001ba6:	014b      	lsls	r3, r1, #5
 8001ba8:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8001bac:	0142      	lsls	r2, r0, #5
 8001bae:	4610      	mov	r0, r2
 8001bb0:	4619      	mov	r1, r3
 8001bb2:	1b00      	subs	r0, r0, r4
 8001bb4:	eb61 0105 	sbc.w	r1, r1, r5
 8001bb8:	f04f 0200 	mov.w	r2, #0
 8001bbc:	f04f 0300 	mov.w	r3, #0
 8001bc0:	018b      	lsls	r3, r1, #6
 8001bc2:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8001bc6:	0182      	lsls	r2, r0, #6
 8001bc8:	1a12      	subs	r2, r2, r0
 8001bca:	eb63 0301 	sbc.w	r3, r3, r1
 8001bce:	f04f 0000 	mov.w	r0, #0
 8001bd2:	f04f 0100 	mov.w	r1, #0
 8001bd6:	00d9      	lsls	r1, r3, #3
 8001bd8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001bdc:	00d0      	lsls	r0, r2, #3
 8001bde:	4602      	mov	r2, r0
 8001be0:	460b      	mov	r3, r1
 8001be2:	1912      	adds	r2, r2, r4
 8001be4:	eb45 0303 	adc.w	r3, r5, r3
 8001be8:	f04f 0000 	mov.w	r0, #0
 8001bec:	f04f 0100 	mov.w	r1, #0
 8001bf0:	0299      	lsls	r1, r3, #10
 8001bf2:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8001bf6:	0290      	lsls	r0, r2, #10
 8001bf8:	4602      	mov	r2, r0
 8001bfa:	460b      	mov	r3, r1
 8001bfc:	4610      	mov	r0, r2
 8001bfe:	4619      	mov	r1, r3
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	461a      	mov	r2, r3
 8001c04:	f04f 0300 	mov.w	r3, #0
 8001c08:	f7fe fb42 	bl	8000290 <__aeabi_uldivmod>
 8001c0c:	4602      	mov	r2, r0
 8001c0e:	460b      	mov	r3, r1
 8001c10:	4613      	mov	r3, r2
 8001c12:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001c14:	4b0b      	ldr	r3, [pc, #44]	; (8001c44 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001c16:	685b      	ldr	r3, [r3, #4]
 8001c18:	0c1b      	lsrs	r3, r3, #16
 8001c1a:	f003 0303 	and.w	r3, r3, #3
 8001c1e:	3301      	adds	r3, #1
 8001c20:	005b      	lsls	r3, r3, #1
 8001c22:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8001c24:	68fa      	ldr	r2, [r7, #12]
 8001c26:	683b      	ldr	r3, [r7, #0]
 8001c28:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c2c:	60bb      	str	r3, [r7, #8]
      break;
 8001c2e:	e002      	b.n	8001c36 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001c30:	4b05      	ldr	r3, [pc, #20]	; (8001c48 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8001c32:	60bb      	str	r3, [r7, #8]
      break;
 8001c34:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001c36:	68bb      	ldr	r3, [r7, #8]
}
 8001c38:	4618      	mov	r0, r3
 8001c3a:	3710      	adds	r7, #16
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001c42:	bf00      	nop
 8001c44:	40023800 	.word	0x40023800
 8001c48:	00f42400 	.word	0x00f42400
 8001c4c:	007a1200 	.word	0x007a1200

08001c50 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001c50:	b480      	push	{r7}
 8001c52:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001c54:	4b03      	ldr	r3, [pc, #12]	; (8001c64 <HAL_RCC_GetHCLKFreq+0x14>)
 8001c56:	681b      	ldr	r3, [r3, #0]
}
 8001c58:	4618      	mov	r0, r3
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c60:	4770      	bx	lr
 8001c62:	bf00      	nop
 8001c64:	20000000 	.word	0x20000000

08001c68 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001c6c:	f7ff fff0 	bl	8001c50 <HAL_RCC_GetHCLKFreq>
 8001c70:	4602      	mov	r2, r0
 8001c72:	4b05      	ldr	r3, [pc, #20]	; (8001c88 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001c74:	689b      	ldr	r3, [r3, #8]
 8001c76:	0a9b      	lsrs	r3, r3, #10
 8001c78:	f003 0307 	and.w	r3, r3, #7
 8001c7c:	4903      	ldr	r1, [pc, #12]	; (8001c8c <HAL_RCC_GetPCLK1Freq+0x24>)
 8001c7e:	5ccb      	ldrb	r3, [r1, r3]
 8001c80:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001c84:	4618      	mov	r0, r3
 8001c86:	bd80      	pop	{r7, pc}
 8001c88:	40023800 	.word	0x40023800
 8001c8c:	080065fc 	.word	0x080065fc

08001c90 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001c94:	f7ff ffdc 	bl	8001c50 <HAL_RCC_GetHCLKFreq>
 8001c98:	4602      	mov	r2, r0
 8001c9a:	4b05      	ldr	r3, [pc, #20]	; (8001cb0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001c9c:	689b      	ldr	r3, [r3, #8]
 8001c9e:	0b5b      	lsrs	r3, r3, #13
 8001ca0:	f003 0307 	and.w	r3, r3, #7
 8001ca4:	4903      	ldr	r1, [pc, #12]	; (8001cb4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001ca6:	5ccb      	ldrb	r3, [r1, r3]
 8001ca8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001cac:	4618      	mov	r0, r3
 8001cae:	bd80      	pop	{r7, pc}
 8001cb0:	40023800 	.word	0x40023800
 8001cb4:	080065fc 	.word	0x080065fc

08001cb8 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001cb8:	b480      	push	{r7}
 8001cba:	b083      	sub	sp, #12
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	6078      	str	r0, [r7, #4]
 8001cc0:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	220f      	movs	r2, #15
 8001cc6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001cc8:	4b12      	ldr	r3, [pc, #72]	; (8001d14 <HAL_RCC_GetClockConfig+0x5c>)
 8001cca:	689b      	ldr	r3, [r3, #8]
 8001ccc:	f003 0203 	and.w	r2, r3, #3
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001cd4:	4b0f      	ldr	r3, [pc, #60]	; (8001d14 <HAL_RCC_GetClockConfig+0x5c>)
 8001cd6:	689b      	ldr	r3, [r3, #8]
 8001cd8:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001ce0:	4b0c      	ldr	r3, [pc, #48]	; (8001d14 <HAL_RCC_GetClockConfig+0x5c>)
 8001ce2:	689b      	ldr	r3, [r3, #8]
 8001ce4:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001cec:	4b09      	ldr	r3, [pc, #36]	; (8001d14 <HAL_RCC_GetClockConfig+0x5c>)
 8001cee:	689b      	ldr	r3, [r3, #8]
 8001cf0:	08db      	lsrs	r3, r3, #3
 8001cf2:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001cfa:	4b07      	ldr	r3, [pc, #28]	; (8001d18 <HAL_RCC_GetClockConfig+0x60>)
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	f003 0207 	and.w	r2, r3, #7
 8001d02:	683b      	ldr	r3, [r7, #0]
 8001d04:	601a      	str	r2, [r3, #0]
}
 8001d06:	bf00      	nop
 8001d08:	370c      	adds	r7, #12
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d10:	4770      	bx	lr
 8001d12:	bf00      	nop
 8001d14:	40023800 	.word	0x40023800
 8001d18:	40023c00 	.word	0x40023c00

08001d1c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	b082      	sub	sp, #8
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d101      	bne.n	8001d2e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001d2a:	2301      	movs	r3, #1
 8001d2c:	e041      	b.n	8001db2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001d34:	b2db      	uxtb	r3, r3
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d106      	bne.n	8001d48 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	2200      	movs	r2, #0
 8001d3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001d42:	6878      	ldr	r0, [r7, #4]
 8001d44:	f000 f839 	bl	8001dba <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	2202      	movs	r2, #2
 8001d4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	681a      	ldr	r2, [r3, #0]
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	3304      	adds	r3, #4
 8001d58:	4619      	mov	r1, r3
 8001d5a:	4610      	mov	r0, r2
 8001d5c:	f000 f9ca 	bl	80020f4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	2201      	movs	r2, #1
 8001d64:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	2201      	movs	r2, #1
 8001d6c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	2201      	movs	r2, #1
 8001d74:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	2201      	movs	r2, #1
 8001d7c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	2201      	movs	r2, #1
 8001d84:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	2201      	movs	r2, #1
 8001d8c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	2201      	movs	r2, #1
 8001d94:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	2201      	movs	r2, #1
 8001d9c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	2201      	movs	r2, #1
 8001da4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	2201      	movs	r2, #1
 8001dac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001db0:	2300      	movs	r3, #0
}
 8001db2:	4618      	mov	r0, r3
 8001db4:	3708      	adds	r7, #8
 8001db6:	46bd      	mov	sp, r7
 8001db8:	bd80      	pop	{r7, pc}

08001dba <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001dba:	b480      	push	{r7}
 8001dbc:	b083      	sub	sp, #12
 8001dbe:	af00      	add	r7, sp, #0
 8001dc0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001dc2:	bf00      	nop
 8001dc4:	370c      	adds	r7, #12
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dcc:	4770      	bx	lr
	...

08001dd0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001dd0:	b480      	push	{r7}
 8001dd2:	b085      	sub	sp, #20
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001dde:	b2db      	uxtb	r3, r3
 8001de0:	2b01      	cmp	r3, #1
 8001de2:	d001      	beq.n	8001de8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001de4:	2301      	movs	r3, #1
 8001de6:	e044      	b.n	8001e72 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	2202      	movs	r2, #2
 8001dec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	68da      	ldr	r2, [r3, #12]
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	f042 0201 	orr.w	r2, r2, #1
 8001dfe:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	4a1e      	ldr	r2, [pc, #120]	; (8001e80 <HAL_TIM_Base_Start_IT+0xb0>)
 8001e06:	4293      	cmp	r3, r2
 8001e08:	d018      	beq.n	8001e3c <HAL_TIM_Base_Start_IT+0x6c>
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001e12:	d013      	beq.n	8001e3c <HAL_TIM_Base_Start_IT+0x6c>
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	4a1a      	ldr	r2, [pc, #104]	; (8001e84 <HAL_TIM_Base_Start_IT+0xb4>)
 8001e1a:	4293      	cmp	r3, r2
 8001e1c:	d00e      	beq.n	8001e3c <HAL_TIM_Base_Start_IT+0x6c>
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	4a19      	ldr	r2, [pc, #100]	; (8001e88 <HAL_TIM_Base_Start_IT+0xb8>)
 8001e24:	4293      	cmp	r3, r2
 8001e26:	d009      	beq.n	8001e3c <HAL_TIM_Base_Start_IT+0x6c>
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	4a17      	ldr	r2, [pc, #92]	; (8001e8c <HAL_TIM_Base_Start_IT+0xbc>)
 8001e2e:	4293      	cmp	r3, r2
 8001e30:	d004      	beq.n	8001e3c <HAL_TIM_Base_Start_IT+0x6c>
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	4a16      	ldr	r2, [pc, #88]	; (8001e90 <HAL_TIM_Base_Start_IT+0xc0>)
 8001e38:	4293      	cmp	r3, r2
 8001e3a:	d111      	bne.n	8001e60 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	689b      	ldr	r3, [r3, #8]
 8001e42:	f003 0307 	and.w	r3, r3, #7
 8001e46:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	2b06      	cmp	r3, #6
 8001e4c:	d010      	beq.n	8001e70 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	681a      	ldr	r2, [r3, #0]
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	f042 0201 	orr.w	r2, r2, #1
 8001e5c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001e5e:	e007      	b.n	8001e70 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	681a      	ldr	r2, [r3, #0]
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	f042 0201 	orr.w	r2, r2, #1
 8001e6e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001e70:	2300      	movs	r3, #0
}
 8001e72:	4618      	mov	r0, r3
 8001e74:	3714      	adds	r7, #20
 8001e76:	46bd      	mov	sp, r7
 8001e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e7c:	4770      	bx	lr
 8001e7e:	bf00      	nop
 8001e80:	40010000 	.word	0x40010000
 8001e84:	40000400 	.word	0x40000400
 8001e88:	40000800 	.word	0x40000800
 8001e8c:	40000c00 	.word	0x40000c00
 8001e90:	40014000 	.word	0x40014000

08001e94 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	b082      	sub	sp, #8
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	691b      	ldr	r3, [r3, #16]
 8001ea2:	f003 0302 	and.w	r3, r3, #2
 8001ea6:	2b02      	cmp	r3, #2
 8001ea8:	d122      	bne.n	8001ef0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	68db      	ldr	r3, [r3, #12]
 8001eb0:	f003 0302 	and.w	r3, r3, #2
 8001eb4:	2b02      	cmp	r3, #2
 8001eb6:	d11b      	bne.n	8001ef0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	f06f 0202 	mvn.w	r2, #2
 8001ec0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	2201      	movs	r2, #1
 8001ec6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	699b      	ldr	r3, [r3, #24]
 8001ece:	f003 0303 	and.w	r3, r3, #3
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d003      	beq.n	8001ede <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001ed6:	6878      	ldr	r0, [r7, #4]
 8001ed8:	f000 f8ee 	bl	80020b8 <HAL_TIM_IC_CaptureCallback>
 8001edc:	e005      	b.n	8001eea <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001ede:	6878      	ldr	r0, [r7, #4]
 8001ee0:	f000 f8e0 	bl	80020a4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001ee4:	6878      	ldr	r0, [r7, #4]
 8001ee6:	f000 f8f1 	bl	80020cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	2200      	movs	r2, #0
 8001eee:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	691b      	ldr	r3, [r3, #16]
 8001ef6:	f003 0304 	and.w	r3, r3, #4
 8001efa:	2b04      	cmp	r3, #4
 8001efc:	d122      	bne.n	8001f44 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	68db      	ldr	r3, [r3, #12]
 8001f04:	f003 0304 	and.w	r3, r3, #4
 8001f08:	2b04      	cmp	r3, #4
 8001f0a:	d11b      	bne.n	8001f44 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	f06f 0204 	mvn.w	r2, #4
 8001f14:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	2202      	movs	r2, #2
 8001f1a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	699b      	ldr	r3, [r3, #24]
 8001f22:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d003      	beq.n	8001f32 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001f2a:	6878      	ldr	r0, [r7, #4]
 8001f2c:	f000 f8c4 	bl	80020b8 <HAL_TIM_IC_CaptureCallback>
 8001f30:	e005      	b.n	8001f3e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001f32:	6878      	ldr	r0, [r7, #4]
 8001f34:	f000 f8b6 	bl	80020a4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001f38:	6878      	ldr	r0, [r7, #4]
 8001f3a:	f000 f8c7 	bl	80020cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	2200      	movs	r2, #0
 8001f42:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	691b      	ldr	r3, [r3, #16]
 8001f4a:	f003 0308 	and.w	r3, r3, #8
 8001f4e:	2b08      	cmp	r3, #8
 8001f50:	d122      	bne.n	8001f98 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	68db      	ldr	r3, [r3, #12]
 8001f58:	f003 0308 	and.w	r3, r3, #8
 8001f5c:	2b08      	cmp	r3, #8
 8001f5e:	d11b      	bne.n	8001f98 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	f06f 0208 	mvn.w	r2, #8
 8001f68:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	2204      	movs	r2, #4
 8001f6e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	69db      	ldr	r3, [r3, #28]
 8001f76:	f003 0303 	and.w	r3, r3, #3
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d003      	beq.n	8001f86 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001f7e:	6878      	ldr	r0, [r7, #4]
 8001f80:	f000 f89a 	bl	80020b8 <HAL_TIM_IC_CaptureCallback>
 8001f84:	e005      	b.n	8001f92 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001f86:	6878      	ldr	r0, [r7, #4]
 8001f88:	f000 f88c 	bl	80020a4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001f8c:	6878      	ldr	r0, [r7, #4]
 8001f8e:	f000 f89d 	bl	80020cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	2200      	movs	r2, #0
 8001f96:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	691b      	ldr	r3, [r3, #16]
 8001f9e:	f003 0310 	and.w	r3, r3, #16
 8001fa2:	2b10      	cmp	r3, #16
 8001fa4:	d122      	bne.n	8001fec <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	68db      	ldr	r3, [r3, #12]
 8001fac:	f003 0310 	and.w	r3, r3, #16
 8001fb0:	2b10      	cmp	r3, #16
 8001fb2:	d11b      	bne.n	8001fec <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	f06f 0210 	mvn.w	r2, #16
 8001fbc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	2208      	movs	r2, #8
 8001fc2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	69db      	ldr	r3, [r3, #28]
 8001fca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d003      	beq.n	8001fda <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001fd2:	6878      	ldr	r0, [r7, #4]
 8001fd4:	f000 f870 	bl	80020b8 <HAL_TIM_IC_CaptureCallback>
 8001fd8:	e005      	b.n	8001fe6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001fda:	6878      	ldr	r0, [r7, #4]
 8001fdc:	f000 f862 	bl	80020a4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001fe0:	6878      	ldr	r0, [r7, #4]
 8001fe2:	f000 f873 	bl	80020cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	2200      	movs	r2, #0
 8001fea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	691b      	ldr	r3, [r3, #16]
 8001ff2:	f003 0301 	and.w	r3, r3, #1
 8001ff6:	2b01      	cmp	r3, #1
 8001ff8:	d10e      	bne.n	8002018 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	68db      	ldr	r3, [r3, #12]
 8002000:	f003 0301 	and.w	r3, r3, #1
 8002004:	2b01      	cmp	r3, #1
 8002006:	d107      	bne.n	8002018 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	f06f 0201 	mvn.w	r2, #1
 8002010:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002012:	6878      	ldr	r0, [r7, #4]
 8002014:	f7fe fd64 	bl	8000ae0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	691b      	ldr	r3, [r3, #16]
 800201e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002022:	2b80      	cmp	r3, #128	; 0x80
 8002024:	d10e      	bne.n	8002044 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	68db      	ldr	r3, [r3, #12]
 800202c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002030:	2b80      	cmp	r3, #128	; 0x80
 8002032:	d107      	bne.n	8002044 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800203c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800203e:	6878      	ldr	r0, [r7, #4]
 8002040:	f000 f8e2 	bl	8002208 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	691b      	ldr	r3, [r3, #16]
 800204a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800204e:	2b40      	cmp	r3, #64	; 0x40
 8002050:	d10e      	bne.n	8002070 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	68db      	ldr	r3, [r3, #12]
 8002058:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800205c:	2b40      	cmp	r3, #64	; 0x40
 800205e:	d107      	bne.n	8002070 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002068:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800206a:	6878      	ldr	r0, [r7, #4]
 800206c:	f000 f838 	bl	80020e0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	691b      	ldr	r3, [r3, #16]
 8002076:	f003 0320 	and.w	r3, r3, #32
 800207a:	2b20      	cmp	r3, #32
 800207c:	d10e      	bne.n	800209c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	68db      	ldr	r3, [r3, #12]
 8002084:	f003 0320 	and.w	r3, r3, #32
 8002088:	2b20      	cmp	r3, #32
 800208a:	d107      	bne.n	800209c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	f06f 0220 	mvn.w	r2, #32
 8002094:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002096:	6878      	ldr	r0, [r7, #4]
 8002098:	f000 f8ac 	bl	80021f4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800209c:	bf00      	nop
 800209e:	3708      	adds	r7, #8
 80020a0:	46bd      	mov	sp, r7
 80020a2:	bd80      	pop	{r7, pc}

080020a4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80020a4:	b480      	push	{r7}
 80020a6:	b083      	sub	sp, #12
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80020ac:	bf00      	nop
 80020ae:	370c      	adds	r7, #12
 80020b0:	46bd      	mov	sp, r7
 80020b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b6:	4770      	bx	lr

080020b8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80020b8:	b480      	push	{r7}
 80020ba:	b083      	sub	sp, #12
 80020bc:	af00      	add	r7, sp, #0
 80020be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80020c0:	bf00      	nop
 80020c2:	370c      	adds	r7, #12
 80020c4:	46bd      	mov	sp, r7
 80020c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ca:	4770      	bx	lr

080020cc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80020cc:	b480      	push	{r7}
 80020ce:	b083      	sub	sp, #12
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80020d4:	bf00      	nop
 80020d6:	370c      	adds	r7, #12
 80020d8:	46bd      	mov	sp, r7
 80020da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020de:	4770      	bx	lr

080020e0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80020e0:	b480      	push	{r7}
 80020e2:	b083      	sub	sp, #12
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80020e8:	bf00      	nop
 80020ea:	370c      	adds	r7, #12
 80020ec:	46bd      	mov	sp, r7
 80020ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f2:	4770      	bx	lr

080020f4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80020f4:	b480      	push	{r7}
 80020f6:	b085      	sub	sp, #20
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	6078      	str	r0, [r7, #4]
 80020fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	4a34      	ldr	r2, [pc, #208]	; (80021d8 <TIM_Base_SetConfig+0xe4>)
 8002108:	4293      	cmp	r3, r2
 800210a:	d00f      	beq.n	800212c <TIM_Base_SetConfig+0x38>
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002112:	d00b      	beq.n	800212c <TIM_Base_SetConfig+0x38>
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	4a31      	ldr	r2, [pc, #196]	; (80021dc <TIM_Base_SetConfig+0xe8>)
 8002118:	4293      	cmp	r3, r2
 800211a:	d007      	beq.n	800212c <TIM_Base_SetConfig+0x38>
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	4a30      	ldr	r2, [pc, #192]	; (80021e0 <TIM_Base_SetConfig+0xec>)
 8002120:	4293      	cmp	r3, r2
 8002122:	d003      	beq.n	800212c <TIM_Base_SetConfig+0x38>
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	4a2f      	ldr	r2, [pc, #188]	; (80021e4 <TIM_Base_SetConfig+0xf0>)
 8002128:	4293      	cmp	r3, r2
 800212a:	d108      	bne.n	800213e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002132:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002134:	683b      	ldr	r3, [r7, #0]
 8002136:	685b      	ldr	r3, [r3, #4]
 8002138:	68fa      	ldr	r2, [r7, #12]
 800213a:	4313      	orrs	r3, r2
 800213c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	4a25      	ldr	r2, [pc, #148]	; (80021d8 <TIM_Base_SetConfig+0xe4>)
 8002142:	4293      	cmp	r3, r2
 8002144:	d01b      	beq.n	800217e <TIM_Base_SetConfig+0x8a>
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800214c:	d017      	beq.n	800217e <TIM_Base_SetConfig+0x8a>
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	4a22      	ldr	r2, [pc, #136]	; (80021dc <TIM_Base_SetConfig+0xe8>)
 8002152:	4293      	cmp	r3, r2
 8002154:	d013      	beq.n	800217e <TIM_Base_SetConfig+0x8a>
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	4a21      	ldr	r2, [pc, #132]	; (80021e0 <TIM_Base_SetConfig+0xec>)
 800215a:	4293      	cmp	r3, r2
 800215c:	d00f      	beq.n	800217e <TIM_Base_SetConfig+0x8a>
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	4a20      	ldr	r2, [pc, #128]	; (80021e4 <TIM_Base_SetConfig+0xf0>)
 8002162:	4293      	cmp	r3, r2
 8002164:	d00b      	beq.n	800217e <TIM_Base_SetConfig+0x8a>
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	4a1f      	ldr	r2, [pc, #124]	; (80021e8 <TIM_Base_SetConfig+0xf4>)
 800216a:	4293      	cmp	r3, r2
 800216c:	d007      	beq.n	800217e <TIM_Base_SetConfig+0x8a>
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	4a1e      	ldr	r2, [pc, #120]	; (80021ec <TIM_Base_SetConfig+0xf8>)
 8002172:	4293      	cmp	r3, r2
 8002174:	d003      	beq.n	800217e <TIM_Base_SetConfig+0x8a>
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	4a1d      	ldr	r2, [pc, #116]	; (80021f0 <TIM_Base_SetConfig+0xfc>)
 800217a:	4293      	cmp	r3, r2
 800217c:	d108      	bne.n	8002190 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002184:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002186:	683b      	ldr	r3, [r7, #0]
 8002188:	68db      	ldr	r3, [r3, #12]
 800218a:	68fa      	ldr	r2, [r7, #12]
 800218c:	4313      	orrs	r3, r2
 800218e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002196:	683b      	ldr	r3, [r7, #0]
 8002198:	695b      	ldr	r3, [r3, #20]
 800219a:	4313      	orrs	r3, r2
 800219c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	68fa      	ldr	r2, [r7, #12]
 80021a2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80021a4:	683b      	ldr	r3, [r7, #0]
 80021a6:	689a      	ldr	r2, [r3, #8]
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80021ac:	683b      	ldr	r3, [r7, #0]
 80021ae:	681a      	ldr	r2, [r3, #0]
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	4a08      	ldr	r2, [pc, #32]	; (80021d8 <TIM_Base_SetConfig+0xe4>)
 80021b8:	4293      	cmp	r3, r2
 80021ba:	d103      	bne.n	80021c4 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80021bc:	683b      	ldr	r3, [r7, #0]
 80021be:	691a      	ldr	r2, [r3, #16]
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	2201      	movs	r2, #1
 80021c8:	615a      	str	r2, [r3, #20]
}
 80021ca:	bf00      	nop
 80021cc:	3714      	adds	r7, #20
 80021ce:	46bd      	mov	sp, r7
 80021d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d4:	4770      	bx	lr
 80021d6:	bf00      	nop
 80021d8:	40010000 	.word	0x40010000
 80021dc:	40000400 	.word	0x40000400
 80021e0:	40000800 	.word	0x40000800
 80021e4:	40000c00 	.word	0x40000c00
 80021e8:	40014000 	.word	0x40014000
 80021ec:	40014400 	.word	0x40014400
 80021f0:	40014800 	.word	0x40014800

080021f4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80021f4:	b480      	push	{r7}
 80021f6:	b083      	sub	sp, #12
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80021fc:	bf00      	nop
 80021fe:	370c      	adds	r7, #12
 8002200:	46bd      	mov	sp, r7
 8002202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002206:	4770      	bx	lr

08002208 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002208:	b480      	push	{r7}
 800220a:	b083      	sub	sp, #12
 800220c:	af00      	add	r7, sp, #0
 800220e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002210:	bf00      	nop
 8002212:	370c      	adds	r7, #12
 8002214:	46bd      	mov	sp, r7
 8002216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800221a:	4770      	bx	lr

0800221c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800221c:	b580      	push	{r7, lr}
 800221e:	b082      	sub	sp, #8
 8002220:	af00      	add	r7, sp, #0
 8002222:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	2b00      	cmp	r3, #0
 8002228:	d101      	bne.n	800222e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800222a:	2301      	movs	r3, #1
 800222c:	e03f      	b.n	80022ae <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002234:	b2db      	uxtb	r3, r3
 8002236:	2b00      	cmp	r3, #0
 8002238:	d106      	bne.n	8002248 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	2200      	movs	r2, #0
 800223e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002242:	6878      	ldr	r0, [r7, #4]
 8002244:	f7fe fc90 	bl	8000b68 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	2224      	movs	r2, #36	; 0x24
 800224c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	68da      	ldr	r2, [r3, #12]
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800225e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002260:	6878      	ldr	r0, [r7, #4]
 8002262:	f000 f929 	bl	80024b8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	691a      	ldr	r2, [r3, #16]
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002274:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	695a      	ldr	r2, [r3, #20]
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002284:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	68da      	ldr	r2, [r3, #12]
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002294:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	2200      	movs	r2, #0
 800229a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	2220      	movs	r2, #32
 80022a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	2220      	movs	r2, #32
 80022a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80022ac:	2300      	movs	r3, #0
}
 80022ae:	4618      	mov	r0, r3
 80022b0:	3708      	adds	r7, #8
 80022b2:	46bd      	mov	sp, r7
 80022b4:	bd80      	pop	{r7, pc}

080022b6 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80022b6:	b580      	push	{r7, lr}
 80022b8:	b08a      	sub	sp, #40	; 0x28
 80022ba:	af02      	add	r7, sp, #8
 80022bc:	60f8      	str	r0, [r7, #12]
 80022be:	60b9      	str	r1, [r7, #8]
 80022c0:	603b      	str	r3, [r7, #0]
 80022c2:	4613      	mov	r3, r2
 80022c4:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80022c6:	2300      	movs	r3, #0
 80022c8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80022d0:	b2db      	uxtb	r3, r3
 80022d2:	2b20      	cmp	r3, #32
 80022d4:	d17c      	bne.n	80023d0 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80022d6:	68bb      	ldr	r3, [r7, #8]
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d002      	beq.n	80022e2 <HAL_UART_Transmit+0x2c>
 80022dc:	88fb      	ldrh	r3, [r7, #6]
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d101      	bne.n	80022e6 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80022e2:	2301      	movs	r3, #1
 80022e4:	e075      	b.n	80023d2 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80022ec:	2b01      	cmp	r3, #1
 80022ee:	d101      	bne.n	80022f4 <HAL_UART_Transmit+0x3e>
 80022f0:	2302      	movs	r3, #2
 80022f2:	e06e      	b.n	80023d2 <HAL_UART_Transmit+0x11c>
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	2201      	movs	r2, #1
 80022f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	2200      	movs	r2, #0
 8002300:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	2221      	movs	r2, #33	; 0x21
 8002306:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800230a:	f7fe fda3 	bl	8000e54 <HAL_GetTick>
 800230e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	88fa      	ldrh	r2, [r7, #6]
 8002314:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	88fa      	ldrh	r2, [r7, #6]
 800231a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	689b      	ldr	r3, [r3, #8]
 8002320:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002324:	d108      	bne.n	8002338 <HAL_UART_Transmit+0x82>
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	691b      	ldr	r3, [r3, #16]
 800232a:	2b00      	cmp	r3, #0
 800232c:	d104      	bne.n	8002338 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800232e:	2300      	movs	r3, #0
 8002330:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002332:	68bb      	ldr	r3, [r7, #8]
 8002334:	61bb      	str	r3, [r7, #24]
 8002336:	e003      	b.n	8002340 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8002338:	68bb      	ldr	r3, [r7, #8]
 800233a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800233c:	2300      	movs	r3, #0
 800233e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	2200      	movs	r2, #0
 8002344:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8002348:	e02a      	b.n	80023a0 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800234a:	683b      	ldr	r3, [r7, #0]
 800234c:	9300      	str	r3, [sp, #0]
 800234e:	697b      	ldr	r3, [r7, #20]
 8002350:	2200      	movs	r2, #0
 8002352:	2180      	movs	r1, #128	; 0x80
 8002354:	68f8      	ldr	r0, [r7, #12]
 8002356:	f000 f840 	bl	80023da <UART_WaitOnFlagUntilTimeout>
 800235a:	4603      	mov	r3, r0
 800235c:	2b00      	cmp	r3, #0
 800235e:	d001      	beq.n	8002364 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8002360:	2303      	movs	r3, #3
 8002362:	e036      	b.n	80023d2 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8002364:	69fb      	ldr	r3, [r7, #28]
 8002366:	2b00      	cmp	r3, #0
 8002368:	d10b      	bne.n	8002382 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800236a:	69bb      	ldr	r3, [r7, #24]
 800236c:	881b      	ldrh	r3, [r3, #0]
 800236e:	461a      	mov	r2, r3
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002378:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800237a:	69bb      	ldr	r3, [r7, #24]
 800237c:	3302      	adds	r3, #2
 800237e:	61bb      	str	r3, [r7, #24]
 8002380:	e007      	b.n	8002392 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002382:	69fb      	ldr	r3, [r7, #28]
 8002384:	781a      	ldrb	r2, [r3, #0]
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800238c:	69fb      	ldr	r3, [r7, #28]
 800238e:	3301      	adds	r3, #1
 8002390:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002396:	b29b      	uxth	r3, r3
 8002398:	3b01      	subs	r3, #1
 800239a:	b29a      	uxth	r2, r3
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80023a4:	b29b      	uxth	r3, r3
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d1cf      	bne.n	800234a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80023aa:	683b      	ldr	r3, [r7, #0]
 80023ac:	9300      	str	r3, [sp, #0]
 80023ae:	697b      	ldr	r3, [r7, #20]
 80023b0:	2200      	movs	r2, #0
 80023b2:	2140      	movs	r1, #64	; 0x40
 80023b4:	68f8      	ldr	r0, [r7, #12]
 80023b6:	f000 f810 	bl	80023da <UART_WaitOnFlagUntilTimeout>
 80023ba:	4603      	mov	r3, r0
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d001      	beq.n	80023c4 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80023c0:	2303      	movs	r3, #3
 80023c2:	e006      	b.n	80023d2 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	2220      	movs	r2, #32
 80023c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80023cc:	2300      	movs	r3, #0
 80023ce:	e000      	b.n	80023d2 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80023d0:	2302      	movs	r3, #2
  }
}
 80023d2:	4618      	mov	r0, r3
 80023d4:	3720      	adds	r7, #32
 80023d6:	46bd      	mov	sp, r7
 80023d8:	bd80      	pop	{r7, pc}

080023da <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80023da:	b580      	push	{r7, lr}
 80023dc:	b090      	sub	sp, #64	; 0x40
 80023de:	af00      	add	r7, sp, #0
 80023e0:	60f8      	str	r0, [r7, #12]
 80023e2:	60b9      	str	r1, [r7, #8]
 80023e4:	603b      	str	r3, [r7, #0]
 80023e6:	4613      	mov	r3, r2
 80023e8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80023ea:	e050      	b.n	800248e <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80023ec:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80023ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023f2:	d04c      	beq.n	800248e <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80023f4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d007      	beq.n	800240a <UART_WaitOnFlagUntilTimeout+0x30>
 80023fa:	f7fe fd2b 	bl	8000e54 <HAL_GetTick>
 80023fe:	4602      	mov	r2, r0
 8002400:	683b      	ldr	r3, [r7, #0]
 8002402:	1ad3      	subs	r3, r2, r3
 8002404:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002406:	429a      	cmp	r2, r3
 8002408:	d241      	bcs.n	800248e <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	330c      	adds	r3, #12
 8002410:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002412:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002414:	e853 3f00 	ldrex	r3, [r3]
 8002418:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800241a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800241c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002420:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	330c      	adds	r3, #12
 8002428:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800242a:	637a      	str	r2, [r7, #52]	; 0x34
 800242c:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800242e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002430:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002432:	e841 2300 	strex	r3, r2, [r1]
 8002436:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8002438:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800243a:	2b00      	cmp	r3, #0
 800243c:	d1e5      	bne.n	800240a <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	3314      	adds	r3, #20
 8002444:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002446:	697b      	ldr	r3, [r7, #20]
 8002448:	e853 3f00 	ldrex	r3, [r3]
 800244c:	613b      	str	r3, [r7, #16]
   return(result);
 800244e:	693b      	ldr	r3, [r7, #16]
 8002450:	f023 0301 	bic.w	r3, r3, #1
 8002454:	63bb      	str	r3, [r7, #56]	; 0x38
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	3314      	adds	r3, #20
 800245c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800245e:	623a      	str	r2, [r7, #32]
 8002460:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002462:	69f9      	ldr	r1, [r7, #28]
 8002464:	6a3a      	ldr	r2, [r7, #32]
 8002466:	e841 2300 	strex	r3, r2, [r1]
 800246a:	61bb      	str	r3, [r7, #24]
   return(result);
 800246c:	69bb      	ldr	r3, [r7, #24]
 800246e:	2b00      	cmp	r3, #0
 8002470:	d1e5      	bne.n	800243e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	2220      	movs	r2, #32
 8002476:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	2220      	movs	r2, #32
 800247e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	2200      	movs	r2, #0
 8002486:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800248a:	2303      	movs	r3, #3
 800248c:	e00f      	b.n	80024ae <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	681a      	ldr	r2, [r3, #0]
 8002494:	68bb      	ldr	r3, [r7, #8]
 8002496:	4013      	ands	r3, r2
 8002498:	68ba      	ldr	r2, [r7, #8]
 800249a:	429a      	cmp	r2, r3
 800249c:	bf0c      	ite	eq
 800249e:	2301      	moveq	r3, #1
 80024a0:	2300      	movne	r3, #0
 80024a2:	b2db      	uxtb	r3, r3
 80024a4:	461a      	mov	r2, r3
 80024a6:	79fb      	ldrb	r3, [r7, #7]
 80024a8:	429a      	cmp	r2, r3
 80024aa:	d09f      	beq.n	80023ec <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80024ac:	2300      	movs	r3, #0
}
 80024ae:	4618      	mov	r0, r3
 80024b0:	3740      	adds	r7, #64	; 0x40
 80024b2:	46bd      	mov	sp, r7
 80024b4:	bd80      	pop	{r7, pc}
	...

080024b8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80024b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80024bc:	b09f      	sub	sp, #124	; 0x7c
 80024be:	af00      	add	r7, sp, #0
 80024c0:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80024c2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	691b      	ldr	r3, [r3, #16]
 80024c8:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80024cc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80024ce:	68d9      	ldr	r1, [r3, #12]
 80024d0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80024d2:	681a      	ldr	r2, [r3, #0]
 80024d4:	ea40 0301 	orr.w	r3, r0, r1
 80024d8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80024da:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80024dc:	689a      	ldr	r2, [r3, #8]
 80024de:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80024e0:	691b      	ldr	r3, [r3, #16]
 80024e2:	431a      	orrs	r2, r3
 80024e4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80024e6:	695b      	ldr	r3, [r3, #20]
 80024e8:	431a      	orrs	r2, r3
 80024ea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80024ec:	69db      	ldr	r3, [r3, #28]
 80024ee:	4313      	orrs	r3, r2
 80024f0:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 80024f2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	68db      	ldr	r3, [r3, #12]
 80024f8:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80024fc:	f021 010c 	bic.w	r1, r1, #12
 8002500:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002502:	681a      	ldr	r2, [r3, #0]
 8002504:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002506:	430b      	orrs	r3, r1
 8002508:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800250a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	695b      	ldr	r3, [r3, #20]
 8002510:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8002514:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002516:	6999      	ldr	r1, [r3, #24]
 8002518:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800251a:	681a      	ldr	r2, [r3, #0]
 800251c:	ea40 0301 	orr.w	r3, r0, r1
 8002520:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002522:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002524:	681a      	ldr	r2, [r3, #0]
 8002526:	4bc5      	ldr	r3, [pc, #788]	; (800283c <UART_SetConfig+0x384>)
 8002528:	429a      	cmp	r2, r3
 800252a:	d004      	beq.n	8002536 <UART_SetConfig+0x7e>
 800252c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800252e:	681a      	ldr	r2, [r3, #0]
 8002530:	4bc3      	ldr	r3, [pc, #780]	; (8002840 <UART_SetConfig+0x388>)
 8002532:	429a      	cmp	r2, r3
 8002534:	d103      	bne.n	800253e <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002536:	f7ff fbab 	bl	8001c90 <HAL_RCC_GetPCLK2Freq>
 800253a:	6778      	str	r0, [r7, #116]	; 0x74
 800253c:	e002      	b.n	8002544 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800253e:	f7ff fb93 	bl	8001c68 <HAL_RCC_GetPCLK1Freq>
 8002542:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002544:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002546:	69db      	ldr	r3, [r3, #28]
 8002548:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800254c:	f040 80b6 	bne.w	80026bc <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002550:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002552:	461c      	mov	r4, r3
 8002554:	f04f 0500 	mov.w	r5, #0
 8002558:	4622      	mov	r2, r4
 800255a:	462b      	mov	r3, r5
 800255c:	1891      	adds	r1, r2, r2
 800255e:	6439      	str	r1, [r7, #64]	; 0x40
 8002560:	415b      	adcs	r3, r3
 8002562:	647b      	str	r3, [r7, #68]	; 0x44
 8002564:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002568:	1912      	adds	r2, r2, r4
 800256a:	eb45 0303 	adc.w	r3, r5, r3
 800256e:	f04f 0000 	mov.w	r0, #0
 8002572:	f04f 0100 	mov.w	r1, #0
 8002576:	00d9      	lsls	r1, r3, #3
 8002578:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800257c:	00d0      	lsls	r0, r2, #3
 800257e:	4602      	mov	r2, r0
 8002580:	460b      	mov	r3, r1
 8002582:	1911      	adds	r1, r2, r4
 8002584:	6639      	str	r1, [r7, #96]	; 0x60
 8002586:	416b      	adcs	r3, r5
 8002588:	667b      	str	r3, [r7, #100]	; 0x64
 800258a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800258c:	685b      	ldr	r3, [r3, #4]
 800258e:	461a      	mov	r2, r3
 8002590:	f04f 0300 	mov.w	r3, #0
 8002594:	1891      	adds	r1, r2, r2
 8002596:	63b9      	str	r1, [r7, #56]	; 0x38
 8002598:	415b      	adcs	r3, r3
 800259a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800259c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80025a0:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 80025a4:	f7fd fe74 	bl	8000290 <__aeabi_uldivmod>
 80025a8:	4602      	mov	r2, r0
 80025aa:	460b      	mov	r3, r1
 80025ac:	4ba5      	ldr	r3, [pc, #660]	; (8002844 <UART_SetConfig+0x38c>)
 80025ae:	fba3 2302 	umull	r2, r3, r3, r2
 80025b2:	095b      	lsrs	r3, r3, #5
 80025b4:	011e      	lsls	r6, r3, #4
 80025b6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80025b8:	461c      	mov	r4, r3
 80025ba:	f04f 0500 	mov.w	r5, #0
 80025be:	4622      	mov	r2, r4
 80025c0:	462b      	mov	r3, r5
 80025c2:	1891      	adds	r1, r2, r2
 80025c4:	6339      	str	r1, [r7, #48]	; 0x30
 80025c6:	415b      	adcs	r3, r3
 80025c8:	637b      	str	r3, [r7, #52]	; 0x34
 80025ca:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80025ce:	1912      	adds	r2, r2, r4
 80025d0:	eb45 0303 	adc.w	r3, r5, r3
 80025d4:	f04f 0000 	mov.w	r0, #0
 80025d8:	f04f 0100 	mov.w	r1, #0
 80025dc:	00d9      	lsls	r1, r3, #3
 80025de:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80025e2:	00d0      	lsls	r0, r2, #3
 80025e4:	4602      	mov	r2, r0
 80025e6:	460b      	mov	r3, r1
 80025e8:	1911      	adds	r1, r2, r4
 80025ea:	65b9      	str	r1, [r7, #88]	; 0x58
 80025ec:	416b      	adcs	r3, r5
 80025ee:	65fb      	str	r3, [r7, #92]	; 0x5c
 80025f0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80025f2:	685b      	ldr	r3, [r3, #4]
 80025f4:	461a      	mov	r2, r3
 80025f6:	f04f 0300 	mov.w	r3, #0
 80025fa:	1891      	adds	r1, r2, r2
 80025fc:	62b9      	str	r1, [r7, #40]	; 0x28
 80025fe:	415b      	adcs	r3, r3
 8002600:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002602:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002606:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 800260a:	f7fd fe41 	bl	8000290 <__aeabi_uldivmod>
 800260e:	4602      	mov	r2, r0
 8002610:	460b      	mov	r3, r1
 8002612:	4b8c      	ldr	r3, [pc, #560]	; (8002844 <UART_SetConfig+0x38c>)
 8002614:	fba3 1302 	umull	r1, r3, r3, r2
 8002618:	095b      	lsrs	r3, r3, #5
 800261a:	2164      	movs	r1, #100	; 0x64
 800261c:	fb01 f303 	mul.w	r3, r1, r3
 8002620:	1ad3      	subs	r3, r2, r3
 8002622:	00db      	lsls	r3, r3, #3
 8002624:	3332      	adds	r3, #50	; 0x32
 8002626:	4a87      	ldr	r2, [pc, #540]	; (8002844 <UART_SetConfig+0x38c>)
 8002628:	fba2 2303 	umull	r2, r3, r2, r3
 800262c:	095b      	lsrs	r3, r3, #5
 800262e:	005b      	lsls	r3, r3, #1
 8002630:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002634:	441e      	add	r6, r3
 8002636:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002638:	4618      	mov	r0, r3
 800263a:	f04f 0100 	mov.w	r1, #0
 800263e:	4602      	mov	r2, r0
 8002640:	460b      	mov	r3, r1
 8002642:	1894      	adds	r4, r2, r2
 8002644:	623c      	str	r4, [r7, #32]
 8002646:	415b      	adcs	r3, r3
 8002648:	627b      	str	r3, [r7, #36]	; 0x24
 800264a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800264e:	1812      	adds	r2, r2, r0
 8002650:	eb41 0303 	adc.w	r3, r1, r3
 8002654:	f04f 0400 	mov.w	r4, #0
 8002658:	f04f 0500 	mov.w	r5, #0
 800265c:	00dd      	lsls	r5, r3, #3
 800265e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8002662:	00d4      	lsls	r4, r2, #3
 8002664:	4622      	mov	r2, r4
 8002666:	462b      	mov	r3, r5
 8002668:	1814      	adds	r4, r2, r0
 800266a:	653c      	str	r4, [r7, #80]	; 0x50
 800266c:	414b      	adcs	r3, r1
 800266e:	657b      	str	r3, [r7, #84]	; 0x54
 8002670:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002672:	685b      	ldr	r3, [r3, #4]
 8002674:	461a      	mov	r2, r3
 8002676:	f04f 0300 	mov.w	r3, #0
 800267a:	1891      	adds	r1, r2, r2
 800267c:	61b9      	str	r1, [r7, #24]
 800267e:	415b      	adcs	r3, r3
 8002680:	61fb      	str	r3, [r7, #28]
 8002682:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002686:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800268a:	f7fd fe01 	bl	8000290 <__aeabi_uldivmod>
 800268e:	4602      	mov	r2, r0
 8002690:	460b      	mov	r3, r1
 8002692:	4b6c      	ldr	r3, [pc, #432]	; (8002844 <UART_SetConfig+0x38c>)
 8002694:	fba3 1302 	umull	r1, r3, r3, r2
 8002698:	095b      	lsrs	r3, r3, #5
 800269a:	2164      	movs	r1, #100	; 0x64
 800269c:	fb01 f303 	mul.w	r3, r1, r3
 80026a0:	1ad3      	subs	r3, r2, r3
 80026a2:	00db      	lsls	r3, r3, #3
 80026a4:	3332      	adds	r3, #50	; 0x32
 80026a6:	4a67      	ldr	r2, [pc, #412]	; (8002844 <UART_SetConfig+0x38c>)
 80026a8:	fba2 2303 	umull	r2, r3, r2, r3
 80026ac:	095b      	lsrs	r3, r3, #5
 80026ae:	f003 0207 	and.w	r2, r3, #7
 80026b2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	4432      	add	r2, r6
 80026b8:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80026ba:	e0b9      	b.n	8002830 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80026bc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80026be:	461c      	mov	r4, r3
 80026c0:	f04f 0500 	mov.w	r5, #0
 80026c4:	4622      	mov	r2, r4
 80026c6:	462b      	mov	r3, r5
 80026c8:	1891      	adds	r1, r2, r2
 80026ca:	6139      	str	r1, [r7, #16]
 80026cc:	415b      	adcs	r3, r3
 80026ce:	617b      	str	r3, [r7, #20]
 80026d0:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80026d4:	1912      	adds	r2, r2, r4
 80026d6:	eb45 0303 	adc.w	r3, r5, r3
 80026da:	f04f 0000 	mov.w	r0, #0
 80026de:	f04f 0100 	mov.w	r1, #0
 80026e2:	00d9      	lsls	r1, r3, #3
 80026e4:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80026e8:	00d0      	lsls	r0, r2, #3
 80026ea:	4602      	mov	r2, r0
 80026ec:	460b      	mov	r3, r1
 80026ee:	eb12 0804 	adds.w	r8, r2, r4
 80026f2:	eb43 0905 	adc.w	r9, r3, r5
 80026f6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80026f8:	685b      	ldr	r3, [r3, #4]
 80026fa:	4618      	mov	r0, r3
 80026fc:	f04f 0100 	mov.w	r1, #0
 8002700:	f04f 0200 	mov.w	r2, #0
 8002704:	f04f 0300 	mov.w	r3, #0
 8002708:	008b      	lsls	r3, r1, #2
 800270a:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800270e:	0082      	lsls	r2, r0, #2
 8002710:	4640      	mov	r0, r8
 8002712:	4649      	mov	r1, r9
 8002714:	f7fd fdbc 	bl	8000290 <__aeabi_uldivmod>
 8002718:	4602      	mov	r2, r0
 800271a:	460b      	mov	r3, r1
 800271c:	4b49      	ldr	r3, [pc, #292]	; (8002844 <UART_SetConfig+0x38c>)
 800271e:	fba3 2302 	umull	r2, r3, r3, r2
 8002722:	095b      	lsrs	r3, r3, #5
 8002724:	011e      	lsls	r6, r3, #4
 8002726:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002728:	4618      	mov	r0, r3
 800272a:	f04f 0100 	mov.w	r1, #0
 800272e:	4602      	mov	r2, r0
 8002730:	460b      	mov	r3, r1
 8002732:	1894      	adds	r4, r2, r2
 8002734:	60bc      	str	r4, [r7, #8]
 8002736:	415b      	adcs	r3, r3
 8002738:	60fb      	str	r3, [r7, #12]
 800273a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800273e:	1812      	adds	r2, r2, r0
 8002740:	eb41 0303 	adc.w	r3, r1, r3
 8002744:	f04f 0400 	mov.w	r4, #0
 8002748:	f04f 0500 	mov.w	r5, #0
 800274c:	00dd      	lsls	r5, r3, #3
 800274e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8002752:	00d4      	lsls	r4, r2, #3
 8002754:	4622      	mov	r2, r4
 8002756:	462b      	mov	r3, r5
 8002758:	1814      	adds	r4, r2, r0
 800275a:	64bc      	str	r4, [r7, #72]	; 0x48
 800275c:	414b      	adcs	r3, r1
 800275e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002760:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002762:	685b      	ldr	r3, [r3, #4]
 8002764:	4618      	mov	r0, r3
 8002766:	f04f 0100 	mov.w	r1, #0
 800276a:	f04f 0200 	mov.w	r2, #0
 800276e:	f04f 0300 	mov.w	r3, #0
 8002772:	008b      	lsls	r3, r1, #2
 8002774:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8002778:	0082      	lsls	r2, r0, #2
 800277a:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800277e:	f7fd fd87 	bl	8000290 <__aeabi_uldivmod>
 8002782:	4602      	mov	r2, r0
 8002784:	460b      	mov	r3, r1
 8002786:	4b2f      	ldr	r3, [pc, #188]	; (8002844 <UART_SetConfig+0x38c>)
 8002788:	fba3 1302 	umull	r1, r3, r3, r2
 800278c:	095b      	lsrs	r3, r3, #5
 800278e:	2164      	movs	r1, #100	; 0x64
 8002790:	fb01 f303 	mul.w	r3, r1, r3
 8002794:	1ad3      	subs	r3, r2, r3
 8002796:	011b      	lsls	r3, r3, #4
 8002798:	3332      	adds	r3, #50	; 0x32
 800279a:	4a2a      	ldr	r2, [pc, #168]	; (8002844 <UART_SetConfig+0x38c>)
 800279c:	fba2 2303 	umull	r2, r3, r2, r3
 80027a0:	095b      	lsrs	r3, r3, #5
 80027a2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80027a6:	441e      	add	r6, r3
 80027a8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80027aa:	4618      	mov	r0, r3
 80027ac:	f04f 0100 	mov.w	r1, #0
 80027b0:	4602      	mov	r2, r0
 80027b2:	460b      	mov	r3, r1
 80027b4:	1894      	adds	r4, r2, r2
 80027b6:	603c      	str	r4, [r7, #0]
 80027b8:	415b      	adcs	r3, r3
 80027ba:	607b      	str	r3, [r7, #4]
 80027bc:	e9d7 2300 	ldrd	r2, r3, [r7]
 80027c0:	1812      	adds	r2, r2, r0
 80027c2:	eb41 0303 	adc.w	r3, r1, r3
 80027c6:	f04f 0400 	mov.w	r4, #0
 80027ca:	f04f 0500 	mov.w	r5, #0
 80027ce:	00dd      	lsls	r5, r3, #3
 80027d0:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80027d4:	00d4      	lsls	r4, r2, #3
 80027d6:	4622      	mov	r2, r4
 80027d8:	462b      	mov	r3, r5
 80027da:	eb12 0a00 	adds.w	sl, r2, r0
 80027de:	eb43 0b01 	adc.w	fp, r3, r1
 80027e2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80027e4:	685b      	ldr	r3, [r3, #4]
 80027e6:	4618      	mov	r0, r3
 80027e8:	f04f 0100 	mov.w	r1, #0
 80027ec:	f04f 0200 	mov.w	r2, #0
 80027f0:	f04f 0300 	mov.w	r3, #0
 80027f4:	008b      	lsls	r3, r1, #2
 80027f6:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80027fa:	0082      	lsls	r2, r0, #2
 80027fc:	4650      	mov	r0, sl
 80027fe:	4659      	mov	r1, fp
 8002800:	f7fd fd46 	bl	8000290 <__aeabi_uldivmod>
 8002804:	4602      	mov	r2, r0
 8002806:	460b      	mov	r3, r1
 8002808:	4b0e      	ldr	r3, [pc, #56]	; (8002844 <UART_SetConfig+0x38c>)
 800280a:	fba3 1302 	umull	r1, r3, r3, r2
 800280e:	095b      	lsrs	r3, r3, #5
 8002810:	2164      	movs	r1, #100	; 0x64
 8002812:	fb01 f303 	mul.w	r3, r1, r3
 8002816:	1ad3      	subs	r3, r2, r3
 8002818:	011b      	lsls	r3, r3, #4
 800281a:	3332      	adds	r3, #50	; 0x32
 800281c:	4a09      	ldr	r2, [pc, #36]	; (8002844 <UART_SetConfig+0x38c>)
 800281e:	fba2 2303 	umull	r2, r3, r2, r3
 8002822:	095b      	lsrs	r3, r3, #5
 8002824:	f003 020f 	and.w	r2, r3, #15
 8002828:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	4432      	add	r2, r6
 800282e:	609a      	str	r2, [r3, #8]
}
 8002830:	bf00      	nop
 8002832:	377c      	adds	r7, #124	; 0x7c
 8002834:	46bd      	mov	sp, r7
 8002836:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800283a:	bf00      	nop
 800283c:	40011000 	.word	0x40011000
 8002840:	40011400 	.word	0x40011400
 8002844:	51eb851f 	.word	0x51eb851f

08002848 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002848:	b480      	push	{r7}
 800284a:	b083      	sub	sp, #12
 800284c:	af00      	add	r7, sp, #0
 800284e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	f103 0208 	add.w	r2, r3, #8
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	f04f 32ff 	mov.w	r2, #4294967295
 8002860:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	f103 0208 	add.w	r2, r3, #8
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	f103 0208 	add.w	r2, r3, #8
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	2200      	movs	r2, #0
 800287a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800287c:	bf00      	nop
 800287e:	370c      	adds	r7, #12
 8002880:	46bd      	mov	sp, r7
 8002882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002886:	4770      	bx	lr

08002888 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002888:	b480      	push	{r7}
 800288a:	b083      	sub	sp, #12
 800288c:	af00      	add	r7, sp, #0
 800288e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	2200      	movs	r2, #0
 8002894:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8002896:	bf00      	nop
 8002898:	370c      	adds	r7, #12
 800289a:	46bd      	mov	sp, r7
 800289c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a0:	4770      	bx	lr

080028a2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80028a2:	b480      	push	{r7}
 80028a4:	b085      	sub	sp, #20
 80028a6:	af00      	add	r7, sp, #0
 80028a8:	6078      	str	r0, [r7, #4]
 80028aa:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	685b      	ldr	r3, [r3, #4]
 80028b0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80028b2:	683b      	ldr	r3, [r7, #0]
 80028b4:	68fa      	ldr	r2, [r7, #12]
 80028b6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	689a      	ldr	r2, [r3, #8]
 80028bc:	683b      	ldr	r3, [r7, #0]
 80028be:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	689b      	ldr	r3, [r3, #8]
 80028c4:	683a      	ldr	r2, [r7, #0]
 80028c6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	683a      	ldr	r2, [r7, #0]
 80028cc:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80028ce:	683b      	ldr	r3, [r7, #0]
 80028d0:	687a      	ldr	r2, [r7, #4]
 80028d2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	1c5a      	adds	r2, r3, #1
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	601a      	str	r2, [r3, #0]
}
 80028de:	bf00      	nop
 80028e0:	3714      	adds	r7, #20
 80028e2:	46bd      	mov	sp, r7
 80028e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e8:	4770      	bx	lr

080028ea <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80028ea:	b480      	push	{r7}
 80028ec:	b085      	sub	sp, #20
 80028ee:	af00      	add	r7, sp, #0
 80028f0:	6078      	str	r0, [r7, #4]
 80028f2:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80028f4:	683b      	ldr	r3, [r7, #0]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80028fa:	68bb      	ldr	r3, [r7, #8]
 80028fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002900:	d103      	bne.n	800290a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	691b      	ldr	r3, [r3, #16]
 8002906:	60fb      	str	r3, [r7, #12]
 8002908:	e00c      	b.n	8002924 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	3308      	adds	r3, #8
 800290e:	60fb      	str	r3, [r7, #12]
 8002910:	e002      	b.n	8002918 <vListInsert+0x2e>
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	685b      	ldr	r3, [r3, #4]
 8002916:	60fb      	str	r3, [r7, #12]
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	685b      	ldr	r3, [r3, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	68ba      	ldr	r2, [r7, #8]
 8002920:	429a      	cmp	r2, r3
 8002922:	d2f6      	bcs.n	8002912 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	685a      	ldr	r2, [r3, #4]
 8002928:	683b      	ldr	r3, [r7, #0]
 800292a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800292c:	683b      	ldr	r3, [r7, #0]
 800292e:	685b      	ldr	r3, [r3, #4]
 8002930:	683a      	ldr	r2, [r7, #0]
 8002932:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8002934:	683b      	ldr	r3, [r7, #0]
 8002936:	68fa      	ldr	r2, [r7, #12]
 8002938:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	683a      	ldr	r2, [r7, #0]
 800293e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8002940:	683b      	ldr	r3, [r7, #0]
 8002942:	687a      	ldr	r2, [r7, #4]
 8002944:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	1c5a      	adds	r2, r3, #1
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	601a      	str	r2, [r3, #0]
}
 8002950:	bf00      	nop
 8002952:	3714      	adds	r7, #20
 8002954:	46bd      	mov	sp, r7
 8002956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800295a:	4770      	bx	lr

0800295c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800295c:	b480      	push	{r7}
 800295e:	b085      	sub	sp, #20
 8002960:	af00      	add	r7, sp, #0
 8002962:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	691b      	ldr	r3, [r3, #16]
 8002968:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	685b      	ldr	r3, [r3, #4]
 800296e:	687a      	ldr	r2, [r7, #4]
 8002970:	6892      	ldr	r2, [r2, #8]
 8002972:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	689b      	ldr	r3, [r3, #8]
 8002978:	687a      	ldr	r2, [r7, #4]
 800297a:	6852      	ldr	r2, [r2, #4]
 800297c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	685b      	ldr	r3, [r3, #4]
 8002982:	687a      	ldr	r2, [r7, #4]
 8002984:	429a      	cmp	r2, r3
 8002986:	d103      	bne.n	8002990 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	689a      	ldr	r2, [r3, #8]
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	2200      	movs	r2, #0
 8002994:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	1e5a      	subs	r2, r3, #1
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	681b      	ldr	r3, [r3, #0]
}
 80029a4:	4618      	mov	r0, r3
 80029a6:	3714      	adds	r7, #20
 80029a8:	46bd      	mov	sp, r7
 80029aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ae:	4770      	bx	lr

080029b0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80029b0:	b580      	push	{r7, lr}
 80029b2:	b084      	sub	sp, #16
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	6078      	str	r0, [r7, #4]
 80029b8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d10a      	bne.n	80029da <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80029c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80029c8:	f383 8811 	msr	BASEPRI, r3
 80029cc:	f3bf 8f6f 	isb	sy
 80029d0:	f3bf 8f4f 	dsb	sy
 80029d4:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80029d6:	bf00      	nop
 80029d8:	e7fe      	b.n	80029d8 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80029da:	f002 fd83 	bl	80054e4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	681a      	ldr	r2, [r3, #0]
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80029e6:	68f9      	ldr	r1, [r7, #12]
 80029e8:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80029ea:	fb01 f303 	mul.w	r3, r1, r3
 80029ee:	441a      	add	r2, r3
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	2200      	movs	r2, #0
 80029f8:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	681a      	ldr	r2, [r3, #0]
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	681a      	ldr	r2, [r3, #0]
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a0a:	3b01      	subs	r3, #1
 8002a0c:	68f9      	ldr	r1, [r7, #12]
 8002a0e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002a10:	fb01 f303 	mul.w	r3, r1, r3
 8002a14:	441a      	add	r2, r3
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	22ff      	movs	r2, #255	; 0xff
 8002a1e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	22ff      	movs	r2, #255	; 0xff
 8002a26:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8002a2a:	683b      	ldr	r3, [r7, #0]
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d114      	bne.n	8002a5a <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	691b      	ldr	r3, [r3, #16]
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d01a      	beq.n	8002a6e <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	3310      	adds	r3, #16
 8002a3c:	4618      	mov	r0, r3
 8002a3e:	f001 fbc5 	bl	80041cc <xTaskRemoveFromEventList>
 8002a42:	4603      	mov	r3, r0
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d012      	beq.n	8002a6e <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8002a48:	4b0c      	ldr	r3, [pc, #48]	; (8002a7c <xQueueGenericReset+0xcc>)
 8002a4a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002a4e:	601a      	str	r2, [r3, #0]
 8002a50:	f3bf 8f4f 	dsb	sy
 8002a54:	f3bf 8f6f 	isb	sy
 8002a58:	e009      	b.n	8002a6e <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	3310      	adds	r3, #16
 8002a5e:	4618      	mov	r0, r3
 8002a60:	f7ff fef2 	bl	8002848 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	3324      	adds	r3, #36	; 0x24
 8002a68:	4618      	mov	r0, r3
 8002a6a:	f7ff feed 	bl	8002848 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8002a6e:	f002 fd69 	bl	8005544 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8002a72:	2301      	movs	r3, #1
}
 8002a74:	4618      	mov	r0, r3
 8002a76:	3710      	adds	r7, #16
 8002a78:	46bd      	mov	sp, r7
 8002a7a:	bd80      	pop	{r7, pc}
 8002a7c:	e000ed04 	.word	0xe000ed04

08002a80 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8002a80:	b580      	push	{r7, lr}
 8002a82:	b08a      	sub	sp, #40	; 0x28
 8002a84:	af02      	add	r7, sp, #8
 8002a86:	60f8      	str	r0, [r7, #12]
 8002a88:	60b9      	str	r1, [r7, #8]
 8002a8a:	4613      	mov	r3, r2
 8002a8c:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d10a      	bne.n	8002aaa <xQueueGenericCreate+0x2a>
	__asm volatile
 8002a94:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a98:	f383 8811 	msr	BASEPRI, r3
 8002a9c:	f3bf 8f6f 	isb	sy
 8002aa0:	f3bf 8f4f 	dsb	sy
 8002aa4:	613b      	str	r3, [r7, #16]
}
 8002aa6:	bf00      	nop
 8002aa8:	e7fe      	b.n	8002aa8 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	68ba      	ldr	r2, [r7, #8]
 8002aae:	fb02 f303 	mul.w	r3, r2, r3
 8002ab2:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8002ab4:	69fb      	ldr	r3, [r7, #28]
 8002ab6:	3354      	adds	r3, #84	; 0x54
 8002ab8:	4618      	mov	r0, r3
 8002aba:	f002 fe35 	bl	8005728 <pvPortMalloc>
 8002abe:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8002ac0:	69bb      	ldr	r3, [r7, #24]
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d00d      	beq.n	8002ae2 <xQueueGenericCreate+0x62>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8002ac6:	69bb      	ldr	r3, [r7, #24]
 8002ac8:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002aca:	697b      	ldr	r3, [r7, #20]
 8002acc:	3354      	adds	r3, #84	; 0x54
 8002ace:	617b      	str	r3, [r7, #20]
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002ad0:	79fa      	ldrb	r2, [r7, #7]
 8002ad2:	69bb      	ldr	r3, [r7, #24]
 8002ad4:	9300      	str	r3, [sp, #0]
 8002ad6:	4613      	mov	r3, r2
 8002ad8:	697a      	ldr	r2, [r7, #20]
 8002ada:	68b9      	ldr	r1, [r7, #8]
 8002adc:	68f8      	ldr	r0, [r7, #12]
 8002ade:	f000 f805 	bl	8002aec <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8002ae2:	69bb      	ldr	r3, [r7, #24]
	}
 8002ae4:	4618      	mov	r0, r3
 8002ae6:	3720      	adds	r7, #32
 8002ae8:	46bd      	mov	sp, r7
 8002aea:	bd80      	pop	{r7, pc}

08002aec <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8002aec:	b580      	push	{r7, lr}
 8002aee:	b084      	sub	sp, #16
 8002af0:	af00      	add	r7, sp, #0
 8002af2:	60f8      	str	r0, [r7, #12]
 8002af4:	60b9      	str	r1, [r7, #8]
 8002af6:	607a      	str	r2, [r7, #4]
 8002af8:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8002afa:	68bb      	ldr	r3, [r7, #8]
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d103      	bne.n	8002b08 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8002b00:	69bb      	ldr	r3, [r7, #24]
 8002b02:	69ba      	ldr	r2, [r7, #24]
 8002b04:	601a      	str	r2, [r3, #0]
 8002b06:	e002      	b.n	8002b0e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8002b08:	69bb      	ldr	r3, [r7, #24]
 8002b0a:	687a      	ldr	r2, [r7, #4]
 8002b0c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8002b0e:	69bb      	ldr	r3, [r7, #24]
 8002b10:	68fa      	ldr	r2, [r7, #12]
 8002b12:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8002b14:	69bb      	ldr	r3, [r7, #24]
 8002b16:	68ba      	ldr	r2, [r7, #8]
 8002b18:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002b1a:	2101      	movs	r1, #1
 8002b1c:	69b8      	ldr	r0, [r7, #24]
 8002b1e:	f7ff ff47 	bl	80029b0 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8002b22:	69bb      	ldr	r3, [r7, #24]
 8002b24:	78fa      	ldrb	r2, [r7, #3]
 8002b26:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_TRACE_FACILITY */

	#if( configUSE_QUEUE_SETS == 1 )
	{
		pxNewQueue->pxQueueSetContainer = NULL;
 8002b2a:	69bb      	ldr	r3, [r7, #24]
 8002b2c:	2200      	movs	r2, #0
 8002b2e:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8002b30:	bf00      	nop
 8002b32:	3710      	adds	r7, #16
 8002b34:	46bd      	mov	sp, r7
 8002b36:	bd80      	pop	{r7, pc}

08002b38 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8002b38:	b580      	push	{r7, lr}
 8002b3a:	b086      	sub	sp, #24
 8002b3c:	af00      	add	r7, sp, #0
 8002b3e:	6078      	str	r0, [r7, #4]
 8002b40:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d10a      	bne.n	8002b5e <xQueueCreateCountingSemaphore+0x26>
	__asm volatile
 8002b48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b4c:	f383 8811 	msr	BASEPRI, r3
 8002b50:	f3bf 8f6f 	isb	sy
 8002b54:	f3bf 8f4f 	dsb	sy
 8002b58:	613b      	str	r3, [r7, #16]
}
 8002b5a:	bf00      	nop
 8002b5c:	e7fe      	b.n	8002b5c <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 8002b5e:	683a      	ldr	r2, [r7, #0]
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	429a      	cmp	r2, r3
 8002b64:	d90a      	bls.n	8002b7c <xQueueCreateCountingSemaphore+0x44>
	__asm volatile
 8002b66:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b6a:	f383 8811 	msr	BASEPRI, r3
 8002b6e:	f3bf 8f6f 	isb	sy
 8002b72:	f3bf 8f4f 	dsb	sy
 8002b76:	60fb      	str	r3, [r7, #12]
}
 8002b78:	bf00      	nop
 8002b7a:	e7fe      	b.n	8002b7a <xQueueCreateCountingSemaphore+0x42>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8002b7c:	2202      	movs	r2, #2
 8002b7e:	2100      	movs	r1, #0
 8002b80:	6878      	ldr	r0, [r7, #4]
 8002b82:	f7ff ff7d 	bl	8002a80 <xQueueGenericCreate>
 8002b86:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8002b88:	697b      	ldr	r3, [r7, #20]
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d002      	beq.n	8002b94 <xQueueCreateCountingSemaphore+0x5c>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8002b8e:	697b      	ldr	r3, [r7, #20]
 8002b90:	683a      	ldr	r2, [r7, #0]
 8002b92:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8002b94:	697b      	ldr	r3, [r7, #20]
	}
 8002b96:	4618      	mov	r0, r3
 8002b98:	3718      	adds	r7, #24
 8002b9a:	46bd      	mov	sp, r7
 8002b9c:	bd80      	pop	{r7, pc}
	...

08002ba0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8002ba0:	b580      	push	{r7, lr}
 8002ba2:	b08e      	sub	sp, #56	; 0x38
 8002ba4:	af00      	add	r7, sp, #0
 8002ba6:	60f8      	str	r0, [r7, #12]
 8002ba8:	60b9      	str	r1, [r7, #8]
 8002baa:	607a      	str	r2, [r7, #4]
 8002bac:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8002bae:	2300      	movs	r3, #0
 8002bb0:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8002bb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d10a      	bne.n	8002bd2 <xQueueGenericSend+0x32>
	__asm volatile
 8002bbc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002bc0:	f383 8811 	msr	BASEPRI, r3
 8002bc4:	f3bf 8f6f 	isb	sy
 8002bc8:	f3bf 8f4f 	dsb	sy
 8002bcc:	627b      	str	r3, [r7, #36]	; 0x24
}
 8002bce:	bf00      	nop
 8002bd0:	e7fe      	b.n	8002bd0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002bd2:	68bb      	ldr	r3, [r7, #8]
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d103      	bne.n	8002be0 <xQueueGenericSend+0x40>
 8002bd8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002bda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d101      	bne.n	8002be4 <xQueueGenericSend+0x44>
 8002be0:	2301      	movs	r3, #1
 8002be2:	e000      	b.n	8002be6 <xQueueGenericSend+0x46>
 8002be4:	2300      	movs	r3, #0
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d10a      	bne.n	8002c00 <xQueueGenericSend+0x60>
	__asm volatile
 8002bea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002bee:	f383 8811 	msr	BASEPRI, r3
 8002bf2:	f3bf 8f6f 	isb	sy
 8002bf6:	f3bf 8f4f 	dsb	sy
 8002bfa:	623b      	str	r3, [r7, #32]
}
 8002bfc:	bf00      	nop
 8002bfe:	e7fe      	b.n	8002bfe <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002c00:	683b      	ldr	r3, [r7, #0]
 8002c02:	2b02      	cmp	r3, #2
 8002c04:	d103      	bne.n	8002c0e <xQueueGenericSend+0x6e>
 8002c06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c08:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c0a:	2b01      	cmp	r3, #1
 8002c0c:	d101      	bne.n	8002c12 <xQueueGenericSend+0x72>
 8002c0e:	2301      	movs	r3, #1
 8002c10:	e000      	b.n	8002c14 <xQueueGenericSend+0x74>
 8002c12:	2300      	movs	r3, #0
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d10a      	bne.n	8002c2e <xQueueGenericSend+0x8e>
	__asm volatile
 8002c18:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c1c:	f383 8811 	msr	BASEPRI, r3
 8002c20:	f3bf 8f6f 	isb	sy
 8002c24:	f3bf 8f4f 	dsb	sy
 8002c28:	61fb      	str	r3, [r7, #28]
}
 8002c2a:	bf00      	nop
 8002c2c:	e7fe      	b.n	8002c2c <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002c2e:	f001 fd3d 	bl	80046ac <xTaskGetSchedulerState>
 8002c32:	4603      	mov	r3, r0
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d102      	bne.n	8002c3e <xQueueGenericSend+0x9e>
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d101      	bne.n	8002c42 <xQueueGenericSend+0xa2>
 8002c3e:	2301      	movs	r3, #1
 8002c40:	e000      	b.n	8002c44 <xQueueGenericSend+0xa4>
 8002c42:	2300      	movs	r3, #0
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d10a      	bne.n	8002c5e <xQueueGenericSend+0xbe>
	__asm volatile
 8002c48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c4c:	f383 8811 	msr	BASEPRI, r3
 8002c50:	f3bf 8f6f 	isb	sy
 8002c54:	f3bf 8f4f 	dsb	sy
 8002c58:	61bb      	str	r3, [r7, #24]
}
 8002c5a:	bf00      	nop
 8002c5c:	e7fe      	b.n	8002c5c <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002c5e:	f002 fc41 	bl	80054e4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002c62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c64:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002c66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c68:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c6a:	429a      	cmp	r2, r3
 8002c6c:	d302      	bcc.n	8002c74 <xQueueGenericSend+0xd4>
 8002c6e:	683b      	ldr	r3, [r7, #0]
 8002c70:	2b02      	cmp	r3, #2
 8002c72:	d145      	bne.n	8002d00 <xQueueGenericSend+0x160>
			{
				traceQUEUE_SEND( pxQueue );

				#if ( configUSE_QUEUE_SETS == 1 )
				{
				const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002c74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c78:	62fb      	str	r3, [r7, #44]	; 0x2c

					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002c7a:	683a      	ldr	r2, [r7, #0]
 8002c7c:	68b9      	ldr	r1, [r7, #8]
 8002c7e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002c80:	f000 fbfc 	bl	800347c <prvCopyDataToQueue>
 8002c84:	62b8      	str	r0, [r7, #40]	; 0x28

					if( pxQueue->pxQueueSetContainer != NULL )
 8002c86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c88:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d014      	beq.n	8002cb8 <xQueueGenericSend+0x118>
					{
						if( ( xCopyPosition == queueOVERWRITE ) && ( uxPreviousMessagesWaiting != ( UBaseType_t ) 0 ) )
 8002c8e:	683b      	ldr	r3, [r7, #0]
 8002c90:	2b02      	cmp	r3, #2
 8002c92:	d102      	bne.n	8002c9a <xQueueGenericSend+0xfa>
 8002c94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d12e      	bne.n	8002cf8 <xQueueGenericSend+0x158>
							/* Do not notify the queue set as an existing item
							was overwritten in the queue so the number of items
							in the queue has not changed. */
							mtCOVERAGE_TEST_MARKER();
						}
						else if( prvNotifyQueueSetContainer( pxQueue ) != pdFALSE )
 8002c9a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002c9c:	f000 fd6a 	bl	8003774 <prvNotifyQueueSetContainer>
 8002ca0:	4603      	mov	r3, r0
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d028      	beq.n	8002cf8 <xQueueGenericSend+0x158>
						{
							/* The queue is a member of a queue set, and posting
							to the queue set caused a higher priority task to
							unblock. A context switch is required. */
							queueYIELD_IF_USING_PREEMPTION();
 8002ca6:	4b4a      	ldr	r3, [pc, #296]	; (8002dd0 <xQueueGenericSend+0x230>)
 8002ca8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002cac:	601a      	str	r2, [r3, #0]
 8002cae:	f3bf 8f4f 	dsb	sy
 8002cb2:	f3bf 8f6f 	isb	sy
 8002cb6:	e01f      	b.n	8002cf8 <xQueueGenericSend+0x158>
					}
					else
					{
						/* If there was a task waiting for data to arrive on the
						queue then unblock it now. */
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002cb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002cba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d010      	beq.n	8002ce2 <xQueueGenericSend+0x142>
						{
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002cc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002cc2:	3324      	adds	r3, #36	; 0x24
 8002cc4:	4618      	mov	r0, r3
 8002cc6:	f001 fa81 	bl	80041cc <xTaskRemoveFromEventList>
 8002cca:	4603      	mov	r3, r0
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d013      	beq.n	8002cf8 <xQueueGenericSend+0x158>
							{
								/* The unblocked task has a priority higher than
								our own so yield immediately.  Yes it is ok to
								do this from within the critical section - the
								kernel takes care of that. */
								queueYIELD_IF_USING_PREEMPTION();
 8002cd0:	4b3f      	ldr	r3, [pc, #252]	; (8002dd0 <xQueueGenericSend+0x230>)
 8002cd2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002cd6:	601a      	str	r2, [r3, #0]
 8002cd8:	f3bf 8f4f 	dsb	sy
 8002cdc:	f3bf 8f6f 	isb	sy
 8002ce0:	e00a      	b.n	8002cf8 <xQueueGenericSend+0x158>
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
						}
						else if( xYieldRequired != pdFALSE )
 8002ce2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d007      	beq.n	8002cf8 <xQueueGenericSend+0x158>
						{
							/* This path is a special case that will only get
							executed if the task was holding multiple mutexes
							and the mutexes were given back in an order that is
							different to that in which they were taken. */
							queueYIELD_IF_USING_PREEMPTION();
 8002ce8:	4b39      	ldr	r3, [pc, #228]	; (8002dd0 <xQueueGenericSend+0x230>)
 8002cea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002cee:	601a      	str	r2, [r3, #0]
 8002cf0:	f3bf 8f4f 	dsb	sy
 8002cf4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8002cf8:	f002 fc24 	bl	8005544 <vPortExitCritical>
				return pdPASS;
 8002cfc:	2301      	movs	r3, #1
 8002cfe:	e063      	b.n	8002dc8 <xQueueGenericSend+0x228>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d103      	bne.n	8002d0e <xQueueGenericSend+0x16e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002d06:	f002 fc1d 	bl	8005544 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8002d0a:	2300      	movs	r3, #0
 8002d0c:	e05c      	b.n	8002dc8 <xQueueGenericSend+0x228>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002d0e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d106      	bne.n	8002d22 <xQueueGenericSend+0x182>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002d14:	f107 0310 	add.w	r3, r7, #16
 8002d18:	4618      	mov	r0, r3
 8002d1a:	f001 fab9 	bl	8004290 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002d1e:	2301      	movs	r3, #1
 8002d20:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002d22:	f002 fc0f 	bl	8005544 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002d26:	f000 ffa5 	bl	8003c74 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002d2a:	f002 fbdb 	bl	80054e4 <vPortEnterCritical>
 8002d2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d30:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002d34:	b25b      	sxtb	r3, r3
 8002d36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d3a:	d103      	bne.n	8002d44 <xQueueGenericSend+0x1a4>
 8002d3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d3e:	2200      	movs	r2, #0
 8002d40:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002d44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d46:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002d4a:	b25b      	sxtb	r3, r3
 8002d4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d50:	d103      	bne.n	8002d5a <xQueueGenericSend+0x1ba>
 8002d52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d54:	2200      	movs	r2, #0
 8002d56:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002d5a:	f002 fbf3 	bl	8005544 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002d5e:	1d3a      	adds	r2, r7, #4
 8002d60:	f107 0310 	add.w	r3, r7, #16
 8002d64:	4611      	mov	r1, r2
 8002d66:	4618      	mov	r0, r3
 8002d68:	f001 faa8 	bl	80042bc <xTaskCheckForTimeOut>
 8002d6c:	4603      	mov	r3, r0
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d124      	bne.n	8002dbc <xQueueGenericSend+0x21c>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8002d72:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002d74:	f000 fc87 	bl	8003686 <prvIsQueueFull>
 8002d78:	4603      	mov	r3, r0
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d018      	beq.n	8002db0 <xQueueGenericSend+0x210>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8002d7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d80:	3310      	adds	r3, #16
 8002d82:	687a      	ldr	r2, [r7, #4]
 8002d84:	4611      	mov	r1, r2
 8002d86:	4618      	mov	r0, r3
 8002d88:	f001 f9d0 	bl	800412c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8002d8c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002d8e:	f000 fc05 	bl	800359c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8002d92:	f000 ff7d 	bl	8003c90 <xTaskResumeAll>
 8002d96:	4603      	mov	r3, r0
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	f47f af60 	bne.w	8002c5e <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8002d9e:	4b0c      	ldr	r3, [pc, #48]	; (8002dd0 <xQueueGenericSend+0x230>)
 8002da0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002da4:	601a      	str	r2, [r3, #0]
 8002da6:	f3bf 8f4f 	dsb	sy
 8002daa:	f3bf 8f6f 	isb	sy
 8002dae:	e756      	b.n	8002c5e <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8002db0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002db2:	f000 fbf3 	bl	800359c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002db6:	f000 ff6b 	bl	8003c90 <xTaskResumeAll>
 8002dba:	e750      	b.n	8002c5e <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8002dbc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002dbe:	f000 fbed 	bl	800359c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002dc2:	f000 ff65 	bl	8003c90 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8002dc6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8002dc8:	4618      	mov	r0, r3
 8002dca:	3738      	adds	r7, #56	; 0x38
 8002dcc:	46bd      	mov	sp, r7
 8002dce:	bd80      	pop	{r7, pc}
 8002dd0:	e000ed04 	.word	0xe000ed04

08002dd4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8002dd4:	b580      	push	{r7, lr}
 8002dd6:	b090      	sub	sp, #64	; 0x40
 8002dd8:	af00      	add	r7, sp, #0
 8002dda:	60f8      	str	r0, [r7, #12]
 8002ddc:	60b9      	str	r1, [r7, #8]
 8002dde:	607a      	str	r2, [r7, #4]
 8002de0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8002de6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d10a      	bne.n	8002e02 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8002dec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002df0:	f383 8811 	msr	BASEPRI, r3
 8002df4:	f3bf 8f6f 	isb	sy
 8002df8:	f3bf 8f4f 	dsb	sy
 8002dfc:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8002dfe:	bf00      	nop
 8002e00:	e7fe      	b.n	8002e00 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002e02:	68bb      	ldr	r3, [r7, #8]
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d103      	bne.n	8002e10 <xQueueGenericSendFromISR+0x3c>
 8002e08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d101      	bne.n	8002e14 <xQueueGenericSendFromISR+0x40>
 8002e10:	2301      	movs	r3, #1
 8002e12:	e000      	b.n	8002e16 <xQueueGenericSendFromISR+0x42>
 8002e14:	2300      	movs	r3, #0
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d10a      	bne.n	8002e30 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8002e1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e1e:	f383 8811 	msr	BASEPRI, r3
 8002e22:	f3bf 8f6f 	isb	sy
 8002e26:	f3bf 8f4f 	dsb	sy
 8002e2a:	627b      	str	r3, [r7, #36]	; 0x24
}
 8002e2c:	bf00      	nop
 8002e2e:	e7fe      	b.n	8002e2e <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002e30:	683b      	ldr	r3, [r7, #0]
 8002e32:	2b02      	cmp	r3, #2
 8002e34:	d103      	bne.n	8002e3e <xQueueGenericSendFromISR+0x6a>
 8002e36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e38:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e3a:	2b01      	cmp	r3, #1
 8002e3c:	d101      	bne.n	8002e42 <xQueueGenericSendFromISR+0x6e>
 8002e3e:	2301      	movs	r3, #1
 8002e40:	e000      	b.n	8002e44 <xQueueGenericSendFromISR+0x70>
 8002e42:	2300      	movs	r3, #0
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d10a      	bne.n	8002e5e <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8002e48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e4c:	f383 8811 	msr	BASEPRI, r3
 8002e50:	f3bf 8f6f 	isb	sy
 8002e54:	f3bf 8f4f 	dsb	sy
 8002e58:	623b      	str	r3, [r7, #32]
}
 8002e5a:	bf00      	nop
 8002e5c:	e7fe      	b.n	8002e5c <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8002e5e:	f002 fc23 	bl	80056a8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8002e62:	f3ef 8211 	mrs	r2, BASEPRI
 8002e66:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e6a:	f383 8811 	msr	BASEPRI, r3
 8002e6e:	f3bf 8f6f 	isb	sy
 8002e72:	f3bf 8f4f 	dsb	sy
 8002e76:	61fa      	str	r2, [r7, #28]
 8002e78:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8002e7a:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8002e7c:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002e7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e80:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002e82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e84:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e86:	429a      	cmp	r2, r3
 8002e88:	d302      	bcc.n	8002e90 <xQueueGenericSendFromISR+0xbc>
 8002e8a:	683b      	ldr	r3, [r7, #0]
 8002e8c:	2b02      	cmp	r3, #2
 8002e8e:	d146      	bne.n	8002f1e <xQueueGenericSendFromISR+0x14a>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8002e90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e92:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002e96:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002e9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e9e:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002ea0:	683a      	ldr	r2, [r7, #0]
 8002ea2:	68b9      	ldr	r1, [r7, #8]
 8002ea4:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8002ea6:	f000 fae9 	bl	800347c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8002eaa:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8002eae:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002eb2:	d129      	bne.n	8002f08 <xQueueGenericSendFromISR+0x134>
			{
				#if ( configUSE_QUEUE_SETS == 1 )
				{
					if( pxQueue->pxQueueSetContainer != NULL )
 8002eb4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002eb6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d012      	beq.n	8002ee2 <xQueueGenericSendFromISR+0x10e>
					{
						if( ( xCopyPosition == queueOVERWRITE ) && ( uxPreviousMessagesWaiting != ( UBaseType_t ) 0 ) )
 8002ebc:	683b      	ldr	r3, [r7, #0]
 8002ebe:	2b02      	cmp	r3, #2
 8002ec0:	d102      	bne.n	8002ec8 <xQueueGenericSendFromISR+0xf4>
 8002ec2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d127      	bne.n	8002f18 <xQueueGenericSendFromISR+0x144>
							/* Do not notify the queue set as an existing item
							was overwritten in the queue so the number of items
							in the queue has not changed. */
							mtCOVERAGE_TEST_MARKER();
						}
						else if( prvNotifyQueueSetContainer( pxQueue ) != pdFALSE )
 8002ec8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8002eca:	f000 fc53 	bl	8003774 <prvNotifyQueueSetContainer>
 8002ece:	4603      	mov	r3, r0
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d021      	beq.n	8002f18 <xQueueGenericSendFromISR+0x144>
						{
							/* The queue is a member of a queue set, and posting
							to the queue set caused a higher priority task to
							unblock.  A context switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d01e      	beq.n	8002f18 <xQueueGenericSendFromISR+0x144>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	2201      	movs	r2, #1
 8002ede:	601a      	str	r2, [r3, #0]
 8002ee0:	e01a      	b.n	8002f18 <xQueueGenericSendFromISR+0x144>
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else
					{
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002ee2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ee4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d016      	beq.n	8002f18 <xQueueGenericSendFromISR+0x144>
						{
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002eea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002eec:	3324      	adds	r3, #36	; 0x24
 8002eee:	4618      	mov	r0, r3
 8002ef0:	f001 f96c 	bl	80041cc <xTaskRemoveFromEventList>
 8002ef4:	4603      	mov	r3, r0
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d00e      	beq.n	8002f18 <xQueueGenericSendFromISR+0x144>
							{
								/* The task waiting has a higher priority so
								record that a context switch is required. */
								if( pxHigherPriorityTaskWoken != NULL )
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d00b      	beq.n	8002f18 <xQueueGenericSendFromISR+0x144>
								{
									*pxHigherPriorityTaskWoken = pdTRUE;
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	2201      	movs	r2, #1
 8002f04:	601a      	str	r2, [r3, #0]
 8002f06:	e007      	b.n	8002f18 <xQueueGenericSendFromISR+0x144>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8002f08:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8002f0c:	3301      	adds	r3, #1
 8002f0e:	b2db      	uxtb	r3, r3
 8002f10:	b25a      	sxtb	r2, r3
 8002f12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f14:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8002f18:	2301      	movs	r3, #1
 8002f1a:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8002f1c:	e001      	b.n	8002f22 <xQueueGenericSendFromISR+0x14e>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8002f1e:	2300      	movs	r3, #0
 8002f20:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002f22:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002f24:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8002f26:	697b      	ldr	r3, [r7, #20]
 8002f28:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8002f2c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8002f2e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8002f30:	4618      	mov	r0, r3
 8002f32:	3740      	adds	r7, #64	; 0x40
 8002f34:	46bd      	mov	sp, r7
 8002f36:	bd80      	pop	{r7, pc}

08002f38 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8002f38:	b580      	push	{r7, lr}
 8002f3a:	b08e      	sub	sp, #56	; 0x38
 8002f3c:	af00      	add	r7, sp, #0
 8002f3e:	6078      	str	r0, [r7, #4]
 8002f40:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8002f46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d10a      	bne.n	8002f62 <xQueueGiveFromISR+0x2a>
	__asm volatile
 8002f4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f50:	f383 8811 	msr	BASEPRI, r3
 8002f54:	f3bf 8f6f 	isb	sy
 8002f58:	f3bf 8f4f 	dsb	sy
 8002f5c:	623b      	str	r3, [r7, #32]
}
 8002f5e:	bf00      	nop
 8002f60:	e7fe      	b.n	8002f60 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8002f62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d00a      	beq.n	8002f80 <xQueueGiveFromISR+0x48>
	__asm volatile
 8002f6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f6e:	f383 8811 	msr	BASEPRI, r3
 8002f72:	f3bf 8f6f 	isb	sy
 8002f76:	f3bf 8f4f 	dsb	sy
 8002f7a:	61fb      	str	r3, [r7, #28]
}
 8002f7c:	bf00      	nop
 8002f7e:	e7fe      	b.n	8002f7e <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8002f80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d103      	bne.n	8002f90 <xQueueGiveFromISR+0x58>
 8002f88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f8a:	689b      	ldr	r3, [r3, #8]
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d101      	bne.n	8002f94 <xQueueGiveFromISR+0x5c>
 8002f90:	2301      	movs	r3, #1
 8002f92:	e000      	b.n	8002f96 <xQueueGiveFromISR+0x5e>
 8002f94:	2300      	movs	r3, #0
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d10a      	bne.n	8002fb0 <xQueueGiveFromISR+0x78>
	__asm volatile
 8002f9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f9e:	f383 8811 	msr	BASEPRI, r3
 8002fa2:	f3bf 8f6f 	isb	sy
 8002fa6:	f3bf 8f4f 	dsb	sy
 8002faa:	61bb      	str	r3, [r7, #24]
}
 8002fac:	bf00      	nop
 8002fae:	e7fe      	b.n	8002fae <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8002fb0:	f002 fb7a 	bl	80056a8 <vPortValidateInterruptPriority>
	__asm volatile
 8002fb4:	f3ef 8211 	mrs	r2, BASEPRI
 8002fb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002fbc:	f383 8811 	msr	BASEPRI, r3
 8002fc0:	f3bf 8f6f 	isb	sy
 8002fc4:	f3bf 8f4f 	dsb	sy
 8002fc8:	617a      	str	r2, [r7, #20]
 8002fca:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8002fcc:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8002fce:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002fd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002fd2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002fd4:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8002fd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002fd8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002fda:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002fdc:	429a      	cmp	r2, r3
 8002fde:	d23c      	bcs.n	800305a <xQueueGiveFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8002fe0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002fe2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002fe6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8002fea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002fec:	1c5a      	adds	r2, r3, #1
 8002fee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ff0:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8002ff2:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8002ff6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ffa:	d123      	bne.n	8003044 <xQueueGiveFromISR+0x10c>
			{
				#if ( configUSE_QUEUE_SETS == 1 )
				{
					if( pxQueue->pxQueueSetContainer != NULL )
 8002ffc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ffe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003000:	2b00      	cmp	r3, #0
 8003002:	d00c      	beq.n	800301e <xQueueGiveFromISR+0xe6>
					{
						if( prvNotifyQueueSetContainer( pxQueue ) != pdFALSE )
 8003004:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003006:	f000 fbb5 	bl	8003774 <prvNotifyQueueSetContainer>
 800300a:	4603      	mov	r3, r0
 800300c:	2b00      	cmp	r3, #0
 800300e:	d021      	beq.n	8003054 <xQueueGiveFromISR+0x11c>
						{
							/* The semaphore is a member of a queue set, and
							posting	to the queue set caused a higher priority
							task to	unblock.  A context switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8003010:	683b      	ldr	r3, [r7, #0]
 8003012:	2b00      	cmp	r3, #0
 8003014:	d01e      	beq.n	8003054 <xQueueGiveFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8003016:	683b      	ldr	r3, [r7, #0]
 8003018:	2201      	movs	r2, #1
 800301a:	601a      	str	r2, [r3, #0]
 800301c:	e01a      	b.n	8003054 <xQueueGiveFromISR+0x11c>
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else
					{
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800301e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003020:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003022:	2b00      	cmp	r3, #0
 8003024:	d016      	beq.n	8003054 <xQueueGiveFromISR+0x11c>
						{
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003026:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003028:	3324      	adds	r3, #36	; 0x24
 800302a:	4618      	mov	r0, r3
 800302c:	f001 f8ce 	bl	80041cc <xTaskRemoveFromEventList>
 8003030:	4603      	mov	r3, r0
 8003032:	2b00      	cmp	r3, #0
 8003034:	d00e      	beq.n	8003054 <xQueueGiveFromISR+0x11c>
							{
								/* The task waiting has a higher priority so
								record that a context switch is required. */
								if( pxHigherPriorityTaskWoken != NULL )
 8003036:	683b      	ldr	r3, [r7, #0]
 8003038:	2b00      	cmp	r3, #0
 800303a:	d00b      	beq.n	8003054 <xQueueGiveFromISR+0x11c>
								{
									*pxHigherPriorityTaskWoken = pdTRUE;
 800303c:	683b      	ldr	r3, [r7, #0]
 800303e:	2201      	movs	r2, #1
 8003040:	601a      	str	r2, [r3, #0]
 8003042:	e007      	b.n	8003054 <xQueueGiveFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8003044:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003048:	3301      	adds	r3, #1
 800304a:	b2db      	uxtb	r3, r3
 800304c:	b25a      	sxtb	r2, r3
 800304e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003050:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8003054:	2301      	movs	r3, #1
 8003056:	637b      	str	r3, [r7, #52]	; 0x34
 8003058:	e001      	b.n	800305e <xQueueGiveFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800305a:	2300      	movs	r3, #0
 800305c:	637b      	str	r3, [r7, #52]	; 0x34
 800305e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003060:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	f383 8811 	msr	BASEPRI, r3
}
 8003068:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800306a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800306c:	4618      	mov	r0, r3
 800306e:	3738      	adds	r7, #56	; 0x38
 8003070:	46bd      	mov	sp, r7
 8003072:	bd80      	pop	{r7, pc}

08003074 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8003074:	b580      	push	{r7, lr}
 8003076:	b08c      	sub	sp, #48	; 0x30
 8003078:	af00      	add	r7, sp, #0
 800307a:	60f8      	str	r0, [r7, #12]
 800307c:	60b9      	str	r1, [r7, #8]
 800307e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8003080:	2300      	movs	r3, #0
 8003082:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8003088:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800308a:	2b00      	cmp	r3, #0
 800308c:	d10a      	bne.n	80030a4 <xQueueReceive+0x30>
	__asm volatile
 800308e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003092:	f383 8811 	msr	BASEPRI, r3
 8003096:	f3bf 8f6f 	isb	sy
 800309a:	f3bf 8f4f 	dsb	sy
 800309e:	623b      	str	r3, [r7, #32]
}
 80030a0:	bf00      	nop
 80030a2:	e7fe      	b.n	80030a2 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80030a4:	68bb      	ldr	r3, [r7, #8]
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d103      	bne.n	80030b2 <xQueueReceive+0x3e>
 80030aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d101      	bne.n	80030b6 <xQueueReceive+0x42>
 80030b2:	2301      	movs	r3, #1
 80030b4:	e000      	b.n	80030b8 <xQueueReceive+0x44>
 80030b6:	2300      	movs	r3, #0
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d10a      	bne.n	80030d2 <xQueueReceive+0x5e>
	__asm volatile
 80030bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80030c0:	f383 8811 	msr	BASEPRI, r3
 80030c4:	f3bf 8f6f 	isb	sy
 80030c8:	f3bf 8f4f 	dsb	sy
 80030cc:	61fb      	str	r3, [r7, #28]
}
 80030ce:	bf00      	nop
 80030d0:	e7fe      	b.n	80030d0 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80030d2:	f001 faeb 	bl	80046ac <xTaskGetSchedulerState>
 80030d6:	4603      	mov	r3, r0
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d102      	bne.n	80030e2 <xQueueReceive+0x6e>
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d101      	bne.n	80030e6 <xQueueReceive+0x72>
 80030e2:	2301      	movs	r3, #1
 80030e4:	e000      	b.n	80030e8 <xQueueReceive+0x74>
 80030e6:	2300      	movs	r3, #0
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d10a      	bne.n	8003102 <xQueueReceive+0x8e>
	__asm volatile
 80030ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80030f0:	f383 8811 	msr	BASEPRI, r3
 80030f4:	f3bf 8f6f 	isb	sy
 80030f8:	f3bf 8f4f 	dsb	sy
 80030fc:	61bb      	str	r3, [r7, #24]
}
 80030fe:	bf00      	nop
 8003100:	e7fe      	b.n	8003100 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003102:	f002 f9ef 	bl	80054e4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003106:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003108:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800310a:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800310c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800310e:	2b00      	cmp	r3, #0
 8003110:	d01f      	beq.n	8003152 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8003112:	68b9      	ldr	r1, [r7, #8]
 8003114:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003116:	f000 fa1b 	bl	8003550 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800311a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800311c:	1e5a      	subs	r2, r3, #1
 800311e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003120:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003122:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003124:	691b      	ldr	r3, [r3, #16]
 8003126:	2b00      	cmp	r3, #0
 8003128:	d00f      	beq.n	800314a <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800312a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800312c:	3310      	adds	r3, #16
 800312e:	4618      	mov	r0, r3
 8003130:	f001 f84c 	bl	80041cc <xTaskRemoveFromEventList>
 8003134:	4603      	mov	r3, r0
 8003136:	2b00      	cmp	r3, #0
 8003138:	d007      	beq.n	800314a <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800313a:	4b3d      	ldr	r3, [pc, #244]	; (8003230 <xQueueReceive+0x1bc>)
 800313c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003140:	601a      	str	r2, [r3, #0]
 8003142:	f3bf 8f4f 	dsb	sy
 8003146:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800314a:	f002 f9fb 	bl	8005544 <vPortExitCritical>
				return pdPASS;
 800314e:	2301      	movs	r3, #1
 8003150:	e069      	b.n	8003226 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	2b00      	cmp	r3, #0
 8003156:	d103      	bne.n	8003160 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003158:	f002 f9f4 	bl	8005544 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800315c:	2300      	movs	r3, #0
 800315e:	e062      	b.n	8003226 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003160:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003162:	2b00      	cmp	r3, #0
 8003164:	d106      	bne.n	8003174 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003166:	f107 0310 	add.w	r3, r7, #16
 800316a:	4618      	mov	r0, r3
 800316c:	f001 f890 	bl	8004290 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003170:	2301      	movs	r3, #1
 8003172:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003174:	f002 f9e6 	bl	8005544 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003178:	f000 fd7c 	bl	8003c74 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800317c:	f002 f9b2 	bl	80054e4 <vPortEnterCritical>
 8003180:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003182:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003186:	b25b      	sxtb	r3, r3
 8003188:	f1b3 3fff 	cmp.w	r3, #4294967295
 800318c:	d103      	bne.n	8003196 <xQueueReceive+0x122>
 800318e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003190:	2200      	movs	r2, #0
 8003192:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003196:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003198:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800319c:	b25b      	sxtb	r3, r3
 800319e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031a2:	d103      	bne.n	80031ac <xQueueReceive+0x138>
 80031a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80031a6:	2200      	movs	r2, #0
 80031a8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80031ac:	f002 f9ca 	bl	8005544 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80031b0:	1d3a      	adds	r2, r7, #4
 80031b2:	f107 0310 	add.w	r3, r7, #16
 80031b6:	4611      	mov	r1, r2
 80031b8:	4618      	mov	r0, r3
 80031ba:	f001 f87f 	bl	80042bc <xTaskCheckForTimeOut>
 80031be:	4603      	mov	r3, r0
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d123      	bne.n	800320c <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80031c4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80031c6:	f000 fa48 	bl	800365a <prvIsQueueEmpty>
 80031ca:	4603      	mov	r3, r0
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d017      	beq.n	8003200 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80031d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80031d2:	3324      	adds	r3, #36	; 0x24
 80031d4:	687a      	ldr	r2, [r7, #4]
 80031d6:	4611      	mov	r1, r2
 80031d8:	4618      	mov	r0, r3
 80031da:	f000 ffa7 	bl	800412c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80031de:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80031e0:	f000 f9dc 	bl	800359c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80031e4:	f000 fd54 	bl	8003c90 <xTaskResumeAll>
 80031e8:	4603      	mov	r3, r0
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d189      	bne.n	8003102 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 80031ee:	4b10      	ldr	r3, [pc, #64]	; (8003230 <xQueueReceive+0x1bc>)
 80031f0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80031f4:	601a      	str	r2, [r3, #0]
 80031f6:	f3bf 8f4f 	dsb	sy
 80031fa:	f3bf 8f6f 	isb	sy
 80031fe:	e780      	b.n	8003102 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8003200:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003202:	f000 f9cb 	bl	800359c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003206:	f000 fd43 	bl	8003c90 <xTaskResumeAll>
 800320a:	e77a      	b.n	8003102 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800320c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800320e:	f000 f9c5 	bl	800359c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003212:	f000 fd3d 	bl	8003c90 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003216:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003218:	f000 fa1f 	bl	800365a <prvIsQueueEmpty>
 800321c:	4603      	mov	r3, r0
 800321e:	2b00      	cmp	r3, #0
 8003220:	f43f af6f 	beq.w	8003102 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8003224:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8003226:	4618      	mov	r0, r3
 8003228:	3730      	adds	r7, #48	; 0x30
 800322a:	46bd      	mov	sp, r7
 800322c:	bd80      	pop	{r7, pc}
 800322e:	bf00      	nop
 8003230:	e000ed04 	.word	0xe000ed04

08003234 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8003234:	b580      	push	{r7, lr}
 8003236:	b08e      	sub	sp, #56	; 0x38
 8003238:	af00      	add	r7, sp, #0
 800323a:	6078      	str	r0, [r7, #4]
 800323c:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800323e:	2300      	movs	r3, #0
 8003240:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8003246:	2300      	movs	r3, #0
 8003248:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800324a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800324c:	2b00      	cmp	r3, #0
 800324e:	d10a      	bne.n	8003266 <xQueueSemaphoreTake+0x32>
	__asm volatile
 8003250:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003254:	f383 8811 	msr	BASEPRI, r3
 8003258:	f3bf 8f6f 	isb	sy
 800325c:	f3bf 8f4f 	dsb	sy
 8003260:	623b      	str	r3, [r7, #32]
}
 8003262:	bf00      	nop
 8003264:	e7fe      	b.n	8003264 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8003266:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003268:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800326a:	2b00      	cmp	r3, #0
 800326c:	d00a      	beq.n	8003284 <xQueueSemaphoreTake+0x50>
	__asm volatile
 800326e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003272:	f383 8811 	msr	BASEPRI, r3
 8003276:	f3bf 8f6f 	isb	sy
 800327a:	f3bf 8f4f 	dsb	sy
 800327e:	61fb      	str	r3, [r7, #28]
}
 8003280:	bf00      	nop
 8003282:	e7fe      	b.n	8003282 <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003284:	f001 fa12 	bl	80046ac <xTaskGetSchedulerState>
 8003288:	4603      	mov	r3, r0
 800328a:	2b00      	cmp	r3, #0
 800328c:	d102      	bne.n	8003294 <xQueueSemaphoreTake+0x60>
 800328e:	683b      	ldr	r3, [r7, #0]
 8003290:	2b00      	cmp	r3, #0
 8003292:	d101      	bne.n	8003298 <xQueueSemaphoreTake+0x64>
 8003294:	2301      	movs	r3, #1
 8003296:	e000      	b.n	800329a <xQueueSemaphoreTake+0x66>
 8003298:	2300      	movs	r3, #0
 800329a:	2b00      	cmp	r3, #0
 800329c:	d10a      	bne.n	80032b4 <xQueueSemaphoreTake+0x80>
	__asm volatile
 800329e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80032a2:	f383 8811 	msr	BASEPRI, r3
 80032a6:	f3bf 8f6f 	isb	sy
 80032aa:	f3bf 8f4f 	dsb	sy
 80032ae:	61bb      	str	r3, [r7, #24]
}
 80032b0:	bf00      	nop
 80032b2:	e7fe      	b.n	80032b2 <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80032b4:	f002 f916 	bl	80054e4 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80032b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80032ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032bc:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80032be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d024      	beq.n	800330e <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80032c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80032c6:	1e5a      	subs	r2, r3, #1
 80032c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80032ca:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80032cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d104      	bne.n	80032de <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80032d4:	f001 fc4e 	bl	8004b74 <pvTaskIncrementMutexHeldCount>
 80032d8:	4602      	mov	r2, r0
 80032da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80032dc:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80032de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80032e0:	691b      	ldr	r3, [r3, #16]
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d00f      	beq.n	8003306 <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80032e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80032e8:	3310      	adds	r3, #16
 80032ea:	4618      	mov	r0, r3
 80032ec:	f000 ff6e 	bl	80041cc <xTaskRemoveFromEventList>
 80032f0:	4603      	mov	r3, r0
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d007      	beq.n	8003306 <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80032f6:	4b54      	ldr	r3, [pc, #336]	; (8003448 <xQueueSemaphoreTake+0x214>)
 80032f8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80032fc:	601a      	str	r2, [r3, #0]
 80032fe:	f3bf 8f4f 	dsb	sy
 8003302:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8003306:	f002 f91d 	bl	8005544 <vPortExitCritical>
				return pdPASS;
 800330a:	2301      	movs	r3, #1
 800330c:	e097      	b.n	800343e <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800330e:	683b      	ldr	r3, [r7, #0]
 8003310:	2b00      	cmp	r3, #0
 8003312:	d111      	bne.n	8003338 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8003314:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003316:	2b00      	cmp	r3, #0
 8003318:	d00a      	beq.n	8003330 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 800331a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800331e:	f383 8811 	msr	BASEPRI, r3
 8003322:	f3bf 8f6f 	isb	sy
 8003326:	f3bf 8f4f 	dsb	sy
 800332a:	617b      	str	r3, [r7, #20]
}
 800332c:	bf00      	nop
 800332e:	e7fe      	b.n	800332e <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8003330:	f002 f908 	bl	8005544 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8003334:	2300      	movs	r3, #0
 8003336:	e082      	b.n	800343e <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003338:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800333a:	2b00      	cmp	r3, #0
 800333c:	d106      	bne.n	800334c <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800333e:	f107 030c 	add.w	r3, r7, #12
 8003342:	4618      	mov	r0, r3
 8003344:	f000 ffa4 	bl	8004290 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003348:	2301      	movs	r3, #1
 800334a:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800334c:	f002 f8fa 	bl	8005544 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003350:	f000 fc90 	bl	8003c74 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003354:	f002 f8c6 	bl	80054e4 <vPortEnterCritical>
 8003358:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800335a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800335e:	b25b      	sxtb	r3, r3
 8003360:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003364:	d103      	bne.n	800336e <xQueueSemaphoreTake+0x13a>
 8003366:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003368:	2200      	movs	r2, #0
 800336a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800336e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003370:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003374:	b25b      	sxtb	r3, r3
 8003376:	f1b3 3fff 	cmp.w	r3, #4294967295
 800337a:	d103      	bne.n	8003384 <xQueueSemaphoreTake+0x150>
 800337c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800337e:	2200      	movs	r2, #0
 8003380:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003384:	f002 f8de 	bl	8005544 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003388:	463a      	mov	r2, r7
 800338a:	f107 030c 	add.w	r3, r7, #12
 800338e:	4611      	mov	r1, r2
 8003390:	4618      	mov	r0, r3
 8003392:	f000 ff93 	bl	80042bc <xTaskCheckForTimeOut>
 8003396:	4603      	mov	r3, r0
 8003398:	2b00      	cmp	r3, #0
 800339a:	d132      	bne.n	8003402 <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800339c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800339e:	f000 f95c 	bl	800365a <prvIsQueueEmpty>
 80033a2:	4603      	mov	r3, r0
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d026      	beq.n	80033f6 <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80033a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d109      	bne.n	80033c4 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 80033b0:	f002 f898 	bl	80054e4 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80033b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80033b6:	689b      	ldr	r3, [r3, #8]
 80033b8:	4618      	mov	r0, r3
 80033ba:	f001 f995 	bl	80046e8 <xTaskPriorityInherit>
 80033be:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 80033c0:	f002 f8c0 	bl	8005544 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80033c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80033c6:	3324      	adds	r3, #36	; 0x24
 80033c8:	683a      	ldr	r2, [r7, #0]
 80033ca:	4611      	mov	r1, r2
 80033cc:	4618      	mov	r0, r3
 80033ce:	f000 fead 	bl	800412c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80033d2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80033d4:	f000 f8e2 	bl	800359c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80033d8:	f000 fc5a 	bl	8003c90 <xTaskResumeAll>
 80033dc:	4603      	mov	r3, r0
 80033de:	2b00      	cmp	r3, #0
 80033e0:	f47f af68 	bne.w	80032b4 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 80033e4:	4b18      	ldr	r3, [pc, #96]	; (8003448 <xQueueSemaphoreTake+0x214>)
 80033e6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80033ea:	601a      	str	r2, [r3, #0]
 80033ec:	f3bf 8f4f 	dsb	sy
 80033f0:	f3bf 8f6f 	isb	sy
 80033f4:	e75e      	b.n	80032b4 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 80033f6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80033f8:	f000 f8d0 	bl	800359c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80033fc:	f000 fc48 	bl	8003c90 <xTaskResumeAll>
 8003400:	e758      	b.n	80032b4 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8003402:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8003404:	f000 f8ca 	bl	800359c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003408:	f000 fc42 	bl	8003c90 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800340c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800340e:	f000 f924 	bl	800365a <prvIsQueueEmpty>
 8003412:	4603      	mov	r3, r0
 8003414:	2b00      	cmp	r3, #0
 8003416:	f43f af4d 	beq.w	80032b4 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800341a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800341c:	2b00      	cmp	r3, #0
 800341e:	d00d      	beq.n	800343c <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 8003420:	f002 f860 	bl	80054e4 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8003424:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8003426:	f000 f811 	bl	800344c <prvGetDisinheritPriorityAfterTimeout>
 800342a:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800342c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800342e:	689b      	ldr	r3, [r3, #8]
 8003430:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003432:	4618      	mov	r0, r3
 8003434:	f001 fa54 	bl	80048e0 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8003438:	f002 f884 	bl	8005544 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800343c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800343e:	4618      	mov	r0, r3
 8003440:	3738      	adds	r7, #56	; 0x38
 8003442:	46bd      	mov	sp, r7
 8003444:	bd80      	pop	{r7, pc}
 8003446:	bf00      	nop
 8003448:	e000ed04 	.word	0xe000ed04

0800344c <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800344c:	b480      	push	{r7}
 800344e:	b085      	sub	sp, #20
 8003450:	af00      	add	r7, sp, #0
 8003452:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003458:	2b00      	cmp	r3, #0
 800345a:	d006      	beq.n	800346a <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	f1c3 0307 	rsb	r3, r3, #7
 8003466:	60fb      	str	r3, [r7, #12]
 8003468:	e001      	b.n	800346e <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800346a:	2300      	movs	r3, #0
 800346c:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800346e:	68fb      	ldr	r3, [r7, #12]
	}
 8003470:	4618      	mov	r0, r3
 8003472:	3714      	adds	r7, #20
 8003474:	46bd      	mov	sp, r7
 8003476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800347a:	4770      	bx	lr

0800347c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800347c:	b580      	push	{r7, lr}
 800347e:	b086      	sub	sp, #24
 8003480:	af00      	add	r7, sp, #0
 8003482:	60f8      	str	r0, [r7, #12]
 8003484:	60b9      	str	r1, [r7, #8]
 8003486:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8003488:	2300      	movs	r3, #0
 800348a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003490:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003496:	2b00      	cmp	r3, #0
 8003498:	d10d      	bne.n	80034b6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d14d      	bne.n	800353e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	689b      	ldr	r3, [r3, #8]
 80034a6:	4618      	mov	r0, r3
 80034a8:	f001 f994 	bl	80047d4 <xTaskPriorityDisinherit>
 80034ac:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	2200      	movs	r2, #0
 80034b2:	609a      	str	r2, [r3, #8]
 80034b4:	e043      	b.n	800353e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d119      	bne.n	80034f0 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	6858      	ldr	r0, [r3, #4]
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034c4:	461a      	mov	r2, r3
 80034c6:	68b9      	ldr	r1, [r7, #8]
 80034c8:	f002 fb4e 	bl	8005b68 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	685a      	ldr	r2, [r3, #4]
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034d4:	441a      	add	r2, r3
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	685a      	ldr	r2, [r3, #4]
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	689b      	ldr	r3, [r3, #8]
 80034e2:	429a      	cmp	r2, r3
 80034e4:	d32b      	bcc.n	800353e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	681a      	ldr	r2, [r3, #0]
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	605a      	str	r2, [r3, #4]
 80034ee:	e026      	b.n	800353e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	68d8      	ldr	r0, [r3, #12]
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034f8:	461a      	mov	r2, r3
 80034fa:	68b9      	ldr	r1, [r7, #8]
 80034fc:	f002 fb34 	bl	8005b68 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	68da      	ldr	r2, [r3, #12]
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003508:	425b      	negs	r3, r3
 800350a:	441a      	add	r2, r3
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	68da      	ldr	r2, [r3, #12]
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	429a      	cmp	r2, r3
 800351a:	d207      	bcs.n	800352c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	689a      	ldr	r2, [r3, #8]
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003524:	425b      	negs	r3, r3
 8003526:	441a      	add	r2, r3
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	2b02      	cmp	r3, #2
 8003530:	d105      	bne.n	800353e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003532:	693b      	ldr	r3, [r7, #16]
 8003534:	2b00      	cmp	r3, #0
 8003536:	d002      	beq.n	800353e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8003538:	693b      	ldr	r3, [r7, #16]
 800353a:	3b01      	subs	r3, #1
 800353c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800353e:	693b      	ldr	r3, [r7, #16]
 8003540:	1c5a      	adds	r2, r3, #1
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8003546:	697b      	ldr	r3, [r7, #20]
}
 8003548:	4618      	mov	r0, r3
 800354a:	3718      	adds	r7, #24
 800354c:	46bd      	mov	sp, r7
 800354e:	bd80      	pop	{r7, pc}

08003550 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8003550:	b580      	push	{r7, lr}
 8003552:	b082      	sub	sp, #8
 8003554:	af00      	add	r7, sp, #0
 8003556:	6078      	str	r0, [r7, #4]
 8003558:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800355e:	2b00      	cmp	r3, #0
 8003560:	d018      	beq.n	8003594 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	68da      	ldr	r2, [r3, #12]
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800356a:	441a      	add	r2, r3
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	68da      	ldr	r2, [r3, #12]
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	689b      	ldr	r3, [r3, #8]
 8003578:	429a      	cmp	r2, r3
 800357a:	d303      	bcc.n	8003584 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681a      	ldr	r2, [r3, #0]
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	68d9      	ldr	r1, [r3, #12]
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800358c:	461a      	mov	r2, r3
 800358e:	6838      	ldr	r0, [r7, #0]
 8003590:	f002 faea 	bl	8005b68 <memcpy>
	}
}
 8003594:	bf00      	nop
 8003596:	3708      	adds	r7, #8
 8003598:	46bd      	mov	sp, r7
 800359a:	bd80      	pop	{r7, pc}

0800359c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800359c:	b580      	push	{r7, lr}
 800359e:	b084      	sub	sp, #16
 80035a0:	af00      	add	r7, sp, #0
 80035a2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80035a4:	f001 ff9e 	bl	80054e4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80035ae:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80035b0:	e01e      	b.n	80035f0 <prvUnlockQueue+0x54>
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			#if ( configUSE_QUEUE_SETS == 1 )
			{
				if( pxQueue->pxQueueSetContainer != NULL )
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d008      	beq.n	80035cc <prvUnlockQueue+0x30>
				{
					if( prvNotifyQueueSetContainer( pxQueue ) != pdFALSE )
 80035ba:	6878      	ldr	r0, [r7, #4]
 80035bc:	f000 f8da 	bl	8003774 <prvNotifyQueueSetContainer>
 80035c0:	4603      	mov	r3, r0
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d010      	beq.n	80035e8 <prvUnlockQueue+0x4c>
					{
						/* The queue is a member of a queue set, and posting to
						the queue set caused a higher priority task to unblock.
						A context switch is required. */
						vTaskMissedYield();
 80035c6:	f000 fedb 	bl	8004380 <vTaskMissedYield>
 80035ca:	e00d      	b.n	80035e8 <prvUnlockQueue+0x4c>
				else
				{
					/* Tasks that are removed from the event list will get
					added to the pending ready list as the scheduler is still
					suspended. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d012      	beq.n	80035fa <prvUnlockQueue+0x5e>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	3324      	adds	r3, #36	; 0x24
 80035d8:	4618      	mov	r0, r3
 80035da:	f000 fdf7 	bl	80041cc <xTaskRemoveFromEventList>
 80035de:	4603      	mov	r3, r0
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d001      	beq.n	80035e8 <prvUnlockQueue+0x4c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							vTaskMissedYield();
 80035e4:	f000 fecc 	bl	8004380 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80035e8:	7bfb      	ldrb	r3, [r7, #15]
 80035ea:	3b01      	subs	r3, #1
 80035ec:	b2db      	uxtb	r3, r3
 80035ee:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80035f0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	dcdc      	bgt.n	80035b2 <prvUnlockQueue+0x16>
 80035f8:	e000      	b.n	80035fc <prvUnlockQueue+0x60>
						break;
 80035fa:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	22ff      	movs	r2, #255	; 0xff
 8003600:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8003604:	f001 ff9e 	bl	8005544 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8003608:	f001 ff6c 	bl	80054e4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003612:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003614:	e011      	b.n	800363a <prvUnlockQueue+0x9e>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	691b      	ldr	r3, [r3, #16]
 800361a:	2b00      	cmp	r3, #0
 800361c:	d012      	beq.n	8003644 <prvUnlockQueue+0xa8>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	3310      	adds	r3, #16
 8003622:	4618      	mov	r0, r3
 8003624:	f000 fdd2 	bl	80041cc <xTaskRemoveFromEventList>
 8003628:	4603      	mov	r3, r0
 800362a:	2b00      	cmp	r3, #0
 800362c:	d001      	beq.n	8003632 <prvUnlockQueue+0x96>
				{
					vTaskMissedYield();
 800362e:	f000 fea7 	bl	8004380 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8003632:	7bbb      	ldrb	r3, [r7, #14]
 8003634:	3b01      	subs	r3, #1
 8003636:	b2db      	uxtb	r3, r3
 8003638:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800363a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800363e:	2b00      	cmp	r3, #0
 8003640:	dce9      	bgt.n	8003616 <prvUnlockQueue+0x7a>
 8003642:	e000      	b.n	8003646 <prvUnlockQueue+0xaa>
			}
			else
			{
				break;
 8003644:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	22ff      	movs	r2, #255	; 0xff
 800364a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800364e:	f001 ff79 	bl	8005544 <vPortExitCritical>
}
 8003652:	bf00      	nop
 8003654:	3710      	adds	r7, #16
 8003656:	46bd      	mov	sp, r7
 8003658:	bd80      	pop	{r7, pc}

0800365a <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800365a:	b580      	push	{r7, lr}
 800365c:	b084      	sub	sp, #16
 800365e:	af00      	add	r7, sp, #0
 8003660:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003662:	f001 ff3f 	bl	80054e4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800366a:	2b00      	cmp	r3, #0
 800366c:	d102      	bne.n	8003674 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800366e:	2301      	movs	r3, #1
 8003670:	60fb      	str	r3, [r7, #12]
 8003672:	e001      	b.n	8003678 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8003674:	2300      	movs	r3, #0
 8003676:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003678:	f001 ff64 	bl	8005544 <vPortExitCritical>

	return xReturn;
 800367c:	68fb      	ldr	r3, [r7, #12]
}
 800367e:	4618      	mov	r0, r3
 8003680:	3710      	adds	r7, #16
 8003682:	46bd      	mov	sp, r7
 8003684:	bd80      	pop	{r7, pc}

08003686 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8003686:	b580      	push	{r7, lr}
 8003688:	b084      	sub	sp, #16
 800368a:	af00      	add	r7, sp, #0
 800368c:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800368e:	f001 ff29 	bl	80054e4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800369a:	429a      	cmp	r2, r3
 800369c:	d102      	bne.n	80036a4 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800369e:	2301      	movs	r3, #1
 80036a0:	60fb      	str	r3, [r7, #12]
 80036a2:	e001      	b.n	80036a8 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80036a4:	2300      	movs	r3, #0
 80036a6:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80036a8:	f001 ff4c 	bl	8005544 <vPortExitCritical>

	return xReturn;
 80036ac:	68fb      	ldr	r3, [r7, #12]
}
 80036ae:	4618      	mov	r0, r3
 80036b0:	3710      	adds	r7, #16
 80036b2:	46bd      	mov	sp, r7
 80036b4:	bd80      	pop	{r7, pc}
	...

080036b8 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80036b8:	b480      	push	{r7}
 80036ba:	b085      	sub	sp, #20
 80036bc:	af00      	add	r7, sp, #0
 80036be:	6078      	str	r0, [r7, #4]
 80036c0:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80036c2:	2300      	movs	r3, #0
 80036c4:	60fb      	str	r3, [r7, #12]
 80036c6:	e014      	b.n	80036f2 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80036c8:	4a0f      	ldr	r2, [pc, #60]	; (8003708 <vQueueAddToRegistry+0x50>)
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d10b      	bne.n	80036ec <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80036d4:	490c      	ldr	r1, [pc, #48]	; (8003708 <vQueueAddToRegistry+0x50>)
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	683a      	ldr	r2, [r7, #0]
 80036da:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80036de:	4a0a      	ldr	r2, [pc, #40]	; (8003708 <vQueueAddToRegistry+0x50>)
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	00db      	lsls	r3, r3, #3
 80036e4:	4413      	add	r3, r2
 80036e6:	687a      	ldr	r2, [r7, #4]
 80036e8:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80036ea:	e006      	b.n	80036fa <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	3301      	adds	r3, #1
 80036f0:	60fb      	str	r3, [r7, #12]
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	2b07      	cmp	r3, #7
 80036f6:	d9e7      	bls.n	80036c8 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80036f8:	bf00      	nop
 80036fa:	bf00      	nop
 80036fc:	3714      	adds	r7, #20
 80036fe:	46bd      	mov	sp, r7
 8003700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003704:	4770      	bx	lr
 8003706:	bf00      	nop
 8003708:	2000dec0 	.word	0x2000dec0

0800370c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800370c:	b580      	push	{r7, lr}
 800370e:	b086      	sub	sp, #24
 8003710:	af00      	add	r7, sp, #0
 8003712:	60f8      	str	r0, [r7, #12]
 8003714:	60b9      	str	r1, [r7, #8]
 8003716:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800371c:	f001 fee2 	bl	80054e4 <vPortEnterCritical>
 8003720:	697b      	ldr	r3, [r7, #20]
 8003722:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003726:	b25b      	sxtb	r3, r3
 8003728:	f1b3 3fff 	cmp.w	r3, #4294967295
 800372c:	d103      	bne.n	8003736 <vQueueWaitForMessageRestricted+0x2a>
 800372e:	697b      	ldr	r3, [r7, #20]
 8003730:	2200      	movs	r2, #0
 8003732:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003736:	697b      	ldr	r3, [r7, #20]
 8003738:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800373c:	b25b      	sxtb	r3, r3
 800373e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003742:	d103      	bne.n	800374c <vQueueWaitForMessageRestricted+0x40>
 8003744:	697b      	ldr	r3, [r7, #20]
 8003746:	2200      	movs	r2, #0
 8003748:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800374c:	f001 fefa 	bl	8005544 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8003750:	697b      	ldr	r3, [r7, #20]
 8003752:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003754:	2b00      	cmp	r3, #0
 8003756:	d106      	bne.n	8003766 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8003758:	697b      	ldr	r3, [r7, #20]
 800375a:	3324      	adds	r3, #36	; 0x24
 800375c:	687a      	ldr	r2, [r7, #4]
 800375e:	68b9      	ldr	r1, [r7, #8]
 8003760:	4618      	mov	r0, r3
 8003762:	f000 fd07 	bl	8004174 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8003766:	6978      	ldr	r0, [r7, #20]
 8003768:	f7ff ff18 	bl	800359c <prvUnlockQueue>
	}
 800376c:	bf00      	nop
 800376e:	3718      	adds	r7, #24
 8003770:	46bd      	mov	sp, r7
 8003772:	bd80      	pop	{r7, pc}

08003774 <prvNotifyQueueSetContainer>:
/*-----------------------------------------------------------*/

#if ( configUSE_QUEUE_SETS == 1 )

	static BaseType_t prvNotifyQueueSetContainer( const Queue_t * const pxQueue )
	{
 8003774:	b580      	push	{r7, lr}
 8003776:	b088      	sub	sp, #32
 8003778:	af00      	add	r7, sp, #0
 800377a:	6078      	str	r0, [r7, #4]
	Queue_t *pxQueueSetContainer = pxQueue->pxQueueSetContainer;
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003780:	61bb      	str	r3, [r7, #24]
	BaseType_t xReturn = pdFALSE;
 8003782:	2300      	movs	r3, #0
 8003784:	61fb      	str	r3, [r7, #28]

		/* This function must be called form a critical section. */

		configASSERT( pxQueueSetContainer );
 8003786:	69bb      	ldr	r3, [r7, #24]
 8003788:	2b00      	cmp	r3, #0
 800378a:	d10a      	bne.n	80037a2 <prvNotifyQueueSetContainer+0x2e>
	__asm volatile
 800378c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003790:	f383 8811 	msr	BASEPRI, r3
 8003794:	f3bf 8f6f 	isb	sy
 8003798:	f3bf 8f4f 	dsb	sy
 800379c:	613b      	str	r3, [r7, #16]
}
 800379e:	bf00      	nop
 80037a0:	e7fe      	b.n	80037a0 <prvNotifyQueueSetContainer+0x2c>
		configASSERT( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength );
 80037a2:	69bb      	ldr	r3, [r7, #24]
 80037a4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80037a6:	69bb      	ldr	r3, [r7, #24]
 80037a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80037aa:	429a      	cmp	r2, r3
 80037ac:	d30a      	bcc.n	80037c4 <prvNotifyQueueSetContainer+0x50>
	__asm volatile
 80037ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80037b2:	f383 8811 	msr	BASEPRI, r3
 80037b6:	f3bf 8f6f 	isb	sy
 80037ba:	f3bf 8f4f 	dsb	sy
 80037be:	60fb      	str	r3, [r7, #12]
}
 80037c0:	bf00      	nop
 80037c2:	e7fe      	b.n	80037c2 <prvNotifyQueueSetContainer+0x4e>

		if( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength )
 80037c4:	69bb      	ldr	r3, [r7, #24]
 80037c6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80037c8:	69bb      	ldr	r3, [r7, #24]
 80037ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80037cc:	429a      	cmp	r2, r3
 80037ce:	d225      	bcs.n	800381c <prvNotifyQueueSetContainer+0xa8>
		{
			const int8_t cTxLock = pxQueueSetContainer->cTxLock;
 80037d0:	69bb      	ldr	r3, [r7, #24]
 80037d2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80037d6:	75fb      	strb	r3, [r7, #23]

			traceQUEUE_SEND( pxQueueSetContainer );

			/* The data copied is the handle of the queue that contains data. */
			xReturn = prvCopyDataToQueue( pxQueueSetContainer, &pxQueue, queueSEND_TO_BACK );
 80037d8:	1d3b      	adds	r3, r7, #4
 80037da:	2200      	movs	r2, #0
 80037dc:	4619      	mov	r1, r3
 80037de:	69b8      	ldr	r0, [r7, #24]
 80037e0:	f7ff fe4c 	bl	800347c <prvCopyDataToQueue>
 80037e4:	61f8      	str	r0, [r7, #28]

			if( cTxLock == queueUNLOCKED )
 80037e6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80037ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037ee:	d10e      	bne.n	800380e <prvNotifyQueueSetContainer+0x9a>
			{
				if( listLIST_IS_EMPTY( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) == pdFALSE )
 80037f0:	69bb      	ldr	r3, [r7, #24]
 80037f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d011      	beq.n	800381c <prvNotifyQueueSetContainer+0xa8>
				{
					if( xTaskRemoveFromEventList( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) != pdFALSE )
 80037f8:	69bb      	ldr	r3, [r7, #24]
 80037fa:	3324      	adds	r3, #36	; 0x24
 80037fc:	4618      	mov	r0, r3
 80037fe:	f000 fce5 	bl	80041cc <xTaskRemoveFromEventList>
 8003802:	4603      	mov	r3, r0
 8003804:	2b00      	cmp	r3, #0
 8003806:	d009      	beq.n	800381c <prvNotifyQueueSetContainer+0xa8>
					{
						/* The task waiting has a higher priority. */
						xReturn = pdTRUE;
 8003808:	2301      	movs	r3, #1
 800380a:	61fb      	str	r3, [r7, #28]
 800380c:	e006      	b.n	800381c <prvNotifyQueueSetContainer+0xa8>
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else
			{
				pxQueueSetContainer->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800380e:	7dfb      	ldrb	r3, [r7, #23]
 8003810:	3301      	adds	r3, #1
 8003812:	b2db      	uxtb	r3, r3
 8003814:	b25a      	sxtb	r2, r3
 8003816:	69bb      	ldr	r3, [r7, #24]
 8003818:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800381c:	69fb      	ldr	r3, [r7, #28]
	}
 800381e:	4618      	mov	r0, r3
 8003820:	3720      	adds	r7, #32
 8003822:	46bd      	mov	sp, r7
 8003824:	bd80      	pop	{r7, pc}

08003826 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8003826:	b580      	push	{r7, lr}
 8003828:	b08c      	sub	sp, #48	; 0x30
 800382a:	af04      	add	r7, sp, #16
 800382c:	60f8      	str	r0, [r7, #12]
 800382e:	60b9      	str	r1, [r7, #8]
 8003830:	603b      	str	r3, [r7, #0]
 8003832:	4613      	mov	r3, r2
 8003834:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8003836:	88fb      	ldrh	r3, [r7, #6]
 8003838:	009b      	lsls	r3, r3, #2
 800383a:	4618      	mov	r0, r3
 800383c:	f001 ff74 	bl	8005728 <pvPortMalloc>
 8003840:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8003842:	697b      	ldr	r3, [r7, #20]
 8003844:	2b00      	cmp	r3, #0
 8003846:	d00e      	beq.n	8003866 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8003848:	205c      	movs	r0, #92	; 0x5c
 800384a:	f001 ff6d 	bl	8005728 <pvPortMalloc>
 800384e:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8003850:	69fb      	ldr	r3, [r7, #28]
 8003852:	2b00      	cmp	r3, #0
 8003854:	d003      	beq.n	800385e <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8003856:	69fb      	ldr	r3, [r7, #28]
 8003858:	697a      	ldr	r2, [r7, #20]
 800385a:	631a      	str	r2, [r3, #48]	; 0x30
 800385c:	e005      	b.n	800386a <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800385e:	6978      	ldr	r0, [r7, #20]
 8003860:	f002 f82e 	bl	80058c0 <vPortFree>
 8003864:	e001      	b.n	800386a <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8003866:	2300      	movs	r3, #0
 8003868:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800386a:	69fb      	ldr	r3, [r7, #28]
 800386c:	2b00      	cmp	r3, #0
 800386e:	d013      	beq.n	8003898 <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003870:	88fa      	ldrh	r2, [r7, #6]
 8003872:	2300      	movs	r3, #0
 8003874:	9303      	str	r3, [sp, #12]
 8003876:	69fb      	ldr	r3, [r7, #28]
 8003878:	9302      	str	r3, [sp, #8]
 800387a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800387c:	9301      	str	r3, [sp, #4]
 800387e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003880:	9300      	str	r3, [sp, #0]
 8003882:	683b      	ldr	r3, [r7, #0]
 8003884:	68b9      	ldr	r1, [r7, #8]
 8003886:	68f8      	ldr	r0, [r7, #12]
 8003888:	f000 f80e 	bl	80038a8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800388c:	69f8      	ldr	r0, [r7, #28]
 800388e:	f000 f89b 	bl	80039c8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8003892:	2301      	movs	r3, #1
 8003894:	61bb      	str	r3, [r7, #24]
 8003896:	e002      	b.n	800389e <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003898:	f04f 33ff 	mov.w	r3, #4294967295
 800389c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800389e:	69bb      	ldr	r3, [r7, #24]
	}
 80038a0:	4618      	mov	r0, r3
 80038a2:	3720      	adds	r7, #32
 80038a4:	46bd      	mov	sp, r7
 80038a6:	bd80      	pop	{r7, pc}

080038a8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80038a8:	b580      	push	{r7, lr}
 80038aa:	b088      	sub	sp, #32
 80038ac:	af00      	add	r7, sp, #0
 80038ae:	60f8      	str	r0, [r7, #12]
 80038b0:	60b9      	str	r1, [r7, #8]
 80038b2:	607a      	str	r2, [r7, #4]
 80038b4:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80038b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80038b8:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	009b      	lsls	r3, r3, #2
 80038be:	461a      	mov	r2, r3
 80038c0:	21a5      	movs	r1, #165	; 0xa5
 80038c2:	f002 f95f 	bl	8005b84 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80038c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80038c8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80038d0:	3b01      	subs	r3, #1
 80038d2:	009b      	lsls	r3, r3, #2
 80038d4:	4413      	add	r3, r2
 80038d6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80038d8:	69bb      	ldr	r3, [r7, #24]
 80038da:	f023 0307 	bic.w	r3, r3, #7
 80038de:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80038e0:	69bb      	ldr	r3, [r7, #24]
 80038e2:	f003 0307 	and.w	r3, r3, #7
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d00a      	beq.n	8003900 <prvInitialiseNewTask+0x58>
	__asm volatile
 80038ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80038ee:	f383 8811 	msr	BASEPRI, r3
 80038f2:	f3bf 8f6f 	isb	sy
 80038f6:	f3bf 8f4f 	dsb	sy
 80038fa:	617b      	str	r3, [r7, #20]
}
 80038fc:	bf00      	nop
 80038fe:	e7fe      	b.n	80038fe <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8003900:	68bb      	ldr	r3, [r7, #8]
 8003902:	2b00      	cmp	r3, #0
 8003904:	d01f      	beq.n	8003946 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003906:	2300      	movs	r3, #0
 8003908:	61fb      	str	r3, [r7, #28]
 800390a:	e012      	b.n	8003932 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800390c:	68ba      	ldr	r2, [r7, #8]
 800390e:	69fb      	ldr	r3, [r7, #28]
 8003910:	4413      	add	r3, r2
 8003912:	7819      	ldrb	r1, [r3, #0]
 8003914:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003916:	69fb      	ldr	r3, [r7, #28]
 8003918:	4413      	add	r3, r2
 800391a:	3334      	adds	r3, #52	; 0x34
 800391c:	460a      	mov	r2, r1
 800391e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8003920:	68ba      	ldr	r2, [r7, #8]
 8003922:	69fb      	ldr	r3, [r7, #28]
 8003924:	4413      	add	r3, r2
 8003926:	781b      	ldrb	r3, [r3, #0]
 8003928:	2b00      	cmp	r3, #0
 800392a:	d006      	beq.n	800393a <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800392c:	69fb      	ldr	r3, [r7, #28]
 800392e:	3301      	adds	r3, #1
 8003930:	61fb      	str	r3, [r7, #28]
 8003932:	69fb      	ldr	r3, [r7, #28]
 8003934:	2b0f      	cmp	r3, #15
 8003936:	d9e9      	bls.n	800390c <prvInitialiseNewTask+0x64>
 8003938:	e000      	b.n	800393c <prvInitialiseNewTask+0x94>
			{
				break;
 800393a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800393c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800393e:	2200      	movs	r2, #0
 8003940:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003944:	e003      	b.n	800394e <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8003946:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003948:	2200      	movs	r2, #0
 800394a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800394e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003950:	2b06      	cmp	r3, #6
 8003952:	d901      	bls.n	8003958 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003954:	2306      	movs	r3, #6
 8003956:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8003958:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800395a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800395c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800395e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003960:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003962:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8003964:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003966:	2200      	movs	r2, #0
 8003968:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800396a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800396c:	3304      	adds	r3, #4
 800396e:	4618      	mov	r0, r3
 8003970:	f7fe ff8a 	bl	8002888 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003974:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003976:	3318      	adds	r3, #24
 8003978:	4618      	mov	r0, r3
 800397a:	f7fe ff85 	bl	8002888 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800397e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003980:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003982:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003984:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003986:	f1c3 0207 	rsb	r2, r3, #7
 800398a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800398c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800398e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003990:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003992:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003994:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003996:	2200      	movs	r2, #0
 8003998:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800399a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800399c:	2200      	movs	r2, #0
 800399e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80039a2:	683a      	ldr	r2, [r7, #0]
 80039a4:	68f9      	ldr	r1, [r7, #12]
 80039a6:	69b8      	ldr	r0, [r7, #24]
 80039a8:	f001 fc70 	bl	800528c <pxPortInitialiseStack>
 80039ac:	4602      	mov	r2, r0
 80039ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80039b0:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80039b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d002      	beq.n	80039be <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80039b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80039ba:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80039bc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80039be:	bf00      	nop
 80039c0:	3720      	adds	r7, #32
 80039c2:	46bd      	mov	sp, r7
 80039c4:	bd80      	pop	{r7, pc}
	...

080039c8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80039c8:	b580      	push	{r7, lr}
 80039ca:	b082      	sub	sp, #8
 80039cc:	af00      	add	r7, sp, #0
 80039ce:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80039d0:	f001 fd88 	bl	80054e4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80039d4:	4b2c      	ldr	r3, [pc, #176]	; (8003a88 <prvAddNewTaskToReadyList+0xc0>)
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	3301      	adds	r3, #1
 80039da:	4a2b      	ldr	r2, [pc, #172]	; (8003a88 <prvAddNewTaskToReadyList+0xc0>)
 80039dc:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80039de:	4b2b      	ldr	r3, [pc, #172]	; (8003a8c <prvAddNewTaskToReadyList+0xc4>)
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d109      	bne.n	80039fa <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80039e6:	4a29      	ldr	r2, [pc, #164]	; (8003a8c <prvAddNewTaskToReadyList+0xc4>)
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80039ec:	4b26      	ldr	r3, [pc, #152]	; (8003a88 <prvAddNewTaskToReadyList+0xc0>)
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	2b01      	cmp	r3, #1
 80039f2:	d110      	bne.n	8003a16 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80039f4:	f000 fce8 	bl	80043c8 <prvInitialiseTaskLists>
 80039f8:	e00d      	b.n	8003a16 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80039fa:	4b25      	ldr	r3, [pc, #148]	; (8003a90 <prvAddNewTaskToReadyList+0xc8>)
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d109      	bne.n	8003a16 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003a02:	4b22      	ldr	r3, [pc, #136]	; (8003a8c <prvAddNewTaskToReadyList+0xc4>)
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a0c:	429a      	cmp	r2, r3
 8003a0e:	d802      	bhi.n	8003a16 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8003a10:	4a1e      	ldr	r2, [pc, #120]	; (8003a8c <prvAddNewTaskToReadyList+0xc4>)
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8003a16:	4b1f      	ldr	r3, [pc, #124]	; (8003a94 <prvAddNewTaskToReadyList+0xcc>)
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	3301      	adds	r3, #1
 8003a1c:	4a1d      	ldr	r2, [pc, #116]	; (8003a94 <prvAddNewTaskToReadyList+0xcc>)
 8003a1e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8003a20:	4b1c      	ldr	r3, [pc, #112]	; (8003a94 <prvAddNewTaskToReadyList+0xcc>)
 8003a22:	681a      	ldr	r2, [r3, #0]
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a2c:	2201      	movs	r2, #1
 8003a2e:	409a      	lsls	r2, r3
 8003a30:	4b19      	ldr	r3, [pc, #100]	; (8003a98 <prvAddNewTaskToReadyList+0xd0>)
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	4313      	orrs	r3, r2
 8003a36:	4a18      	ldr	r2, [pc, #96]	; (8003a98 <prvAddNewTaskToReadyList+0xd0>)
 8003a38:	6013      	str	r3, [r2, #0]
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003a3e:	4613      	mov	r3, r2
 8003a40:	009b      	lsls	r3, r3, #2
 8003a42:	4413      	add	r3, r2
 8003a44:	009b      	lsls	r3, r3, #2
 8003a46:	4a15      	ldr	r2, [pc, #84]	; (8003a9c <prvAddNewTaskToReadyList+0xd4>)
 8003a48:	441a      	add	r2, r3
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	3304      	adds	r3, #4
 8003a4e:	4619      	mov	r1, r3
 8003a50:	4610      	mov	r0, r2
 8003a52:	f7fe ff26 	bl	80028a2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8003a56:	f001 fd75 	bl	8005544 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8003a5a:	4b0d      	ldr	r3, [pc, #52]	; (8003a90 <prvAddNewTaskToReadyList+0xc8>)
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d00e      	beq.n	8003a80 <prvAddNewTaskToReadyList+0xb8>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003a62:	4b0a      	ldr	r3, [pc, #40]	; (8003a8c <prvAddNewTaskToReadyList+0xc4>)
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a6c:	429a      	cmp	r2, r3
 8003a6e:	d207      	bcs.n	8003a80 <prvAddNewTaskToReadyList+0xb8>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8003a70:	4b0b      	ldr	r3, [pc, #44]	; (8003aa0 <prvAddNewTaskToReadyList+0xd8>)
 8003a72:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003a76:	601a      	str	r2, [r3, #0]
 8003a78:	f3bf 8f4f 	dsb	sy
 8003a7c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003a80:	bf00      	nop
 8003a82:	3708      	adds	r7, #8
 8003a84:	46bd      	mov	sp, r7
 8003a86:	bd80      	pop	{r7, pc}
 8003a88:	20000198 	.word	0x20000198
 8003a8c:	20000098 	.word	0x20000098
 8003a90:	200001a4 	.word	0x200001a4
 8003a94:	200001b4 	.word	0x200001b4
 8003a98:	200001a0 	.word	0x200001a0
 8003a9c:	2000009c 	.word	0x2000009c
 8003aa0:	e000ed04 	.word	0xe000ed04

08003aa4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8003aa4:	b580      	push	{r7, lr}
 8003aa6:	b084      	sub	sp, #16
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8003aac:	2300      	movs	r3, #0
 8003aae:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d017      	beq.n	8003ae6 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8003ab6:	4b13      	ldr	r3, [pc, #76]	; (8003b04 <vTaskDelay+0x60>)
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d00a      	beq.n	8003ad4 <vTaskDelay+0x30>
	__asm volatile
 8003abe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ac2:	f383 8811 	msr	BASEPRI, r3
 8003ac6:	f3bf 8f6f 	isb	sy
 8003aca:	f3bf 8f4f 	dsb	sy
 8003ace:	60bb      	str	r3, [r7, #8]
}
 8003ad0:	bf00      	nop
 8003ad2:	e7fe      	b.n	8003ad2 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8003ad4:	f000 f8ce 	bl	8003c74 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8003ad8:	2100      	movs	r1, #0
 8003ada:	6878      	ldr	r0, [r7, #4]
 8003adc:	f001 f85e 	bl	8004b9c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8003ae0:	f000 f8d6 	bl	8003c90 <xTaskResumeAll>
 8003ae4:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d107      	bne.n	8003afc <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8003aec:	4b06      	ldr	r3, [pc, #24]	; (8003b08 <vTaskDelay+0x64>)
 8003aee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003af2:	601a      	str	r2, [r3, #0]
 8003af4:	f3bf 8f4f 	dsb	sy
 8003af8:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8003afc:	bf00      	nop
 8003afe:	3710      	adds	r7, #16
 8003b00:	46bd      	mov	sp, r7
 8003b02:	bd80      	pop	{r7, pc}
 8003b04:	200001c0 	.word	0x200001c0
 8003b08:	e000ed04 	.word	0xe000ed04

08003b0c <eTaskGetState>:
/*-----------------------------------------------------------*/

#if( ( INCLUDE_eTaskGetState == 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_xTaskAbortDelay == 1 ) )

	eTaskState eTaskGetState( TaskHandle_t xTask )
	{
 8003b0c:	b580      	push	{r7, lr}
 8003b0e:	b088      	sub	sp, #32
 8003b10:	af00      	add	r7, sp, #0
 8003b12:	6078      	str	r0, [r7, #4]
	eTaskState eReturn;
	List_t const * pxStateList, *pxDelayedList, *pxOverflowedDelayedList;
	const TCB_t * const pxTCB = xTask;
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	61bb      	str	r3, [r7, #24]

		configASSERT( pxTCB );
 8003b18:	69bb      	ldr	r3, [r7, #24]
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d10a      	bne.n	8003b34 <eTaskGetState+0x28>
	__asm volatile
 8003b1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b22:	f383 8811 	msr	BASEPRI, r3
 8003b26:	f3bf 8f6f 	isb	sy
 8003b2a:	f3bf 8f4f 	dsb	sy
 8003b2e:	60bb      	str	r3, [r7, #8]
}
 8003b30:	bf00      	nop
 8003b32:	e7fe      	b.n	8003b32 <eTaskGetState+0x26>

		if( pxTCB == pxCurrentTCB )
 8003b34:	4b23      	ldr	r3, [pc, #140]	; (8003bc4 <eTaskGetState+0xb8>)
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	69ba      	ldr	r2, [r7, #24]
 8003b3a:	429a      	cmp	r2, r3
 8003b3c:	d102      	bne.n	8003b44 <eTaskGetState+0x38>
		{
			/* The task calling this function is querying its own state. */
			eReturn = eRunning;
 8003b3e:	2300      	movs	r3, #0
 8003b40:	77fb      	strb	r3, [r7, #31]
 8003b42:	e03a      	b.n	8003bba <eTaskGetState+0xae>
		}
		else
		{
			taskENTER_CRITICAL();
 8003b44:	f001 fcce 	bl	80054e4 <vPortEnterCritical>
			{
				pxStateList = listLIST_ITEM_CONTAINER( &( pxTCB->xStateListItem ) );
 8003b48:	69bb      	ldr	r3, [r7, #24]
 8003b4a:	695b      	ldr	r3, [r3, #20]
 8003b4c:	617b      	str	r3, [r7, #20]
				pxDelayedList = pxDelayedTaskList;
 8003b4e:	4b1e      	ldr	r3, [pc, #120]	; (8003bc8 <eTaskGetState+0xbc>)
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	613b      	str	r3, [r7, #16]
				pxOverflowedDelayedList = pxOverflowDelayedTaskList;
 8003b54:	4b1d      	ldr	r3, [pc, #116]	; (8003bcc <eTaskGetState+0xc0>)
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	60fb      	str	r3, [r7, #12]
			}
			taskEXIT_CRITICAL();
 8003b5a:	f001 fcf3 	bl	8005544 <vPortExitCritical>

			if( ( pxStateList == pxDelayedList ) || ( pxStateList == pxOverflowedDelayedList ) )
 8003b5e:	697a      	ldr	r2, [r7, #20]
 8003b60:	693b      	ldr	r3, [r7, #16]
 8003b62:	429a      	cmp	r2, r3
 8003b64:	d003      	beq.n	8003b6e <eTaskGetState+0x62>
 8003b66:	697a      	ldr	r2, [r7, #20]
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	429a      	cmp	r2, r3
 8003b6c:	d102      	bne.n	8003b74 <eTaskGetState+0x68>
			{
				/* The task being queried is referenced from one of the Blocked
				lists. */
				eReturn = eBlocked;
 8003b6e:	2302      	movs	r3, #2
 8003b70:	77fb      	strb	r3, [r7, #31]
 8003b72:	e022      	b.n	8003bba <eTaskGetState+0xae>
			}

			#if ( INCLUDE_vTaskSuspend == 1 )
				else if( pxStateList == &xSuspendedTaskList )
 8003b74:	697b      	ldr	r3, [r7, #20]
 8003b76:	4a16      	ldr	r2, [pc, #88]	; (8003bd0 <eTaskGetState+0xc4>)
 8003b78:	4293      	cmp	r3, r2
 8003b7a:	d112      	bne.n	8003ba2 <eTaskGetState+0x96>
				{
					/* The task being queried is referenced from the suspended
					list.  Is it genuinely suspended or is it blocked
					indefinitely? */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL )
 8003b7c:	69bb      	ldr	r3, [r7, #24]
 8003b7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d10b      	bne.n	8003b9c <eTaskGetState+0x90>
						{
							/* The task does not appear on the event list item of
							and of the RTOS objects, but could still be in the
							blocked state if it is waiting on its notification
							rather than waiting on an object. */
							if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 8003b84:	69bb      	ldr	r3, [r7, #24]
 8003b86:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8003b8a:	b2db      	uxtb	r3, r3
 8003b8c:	2b01      	cmp	r3, #1
 8003b8e:	d102      	bne.n	8003b96 <eTaskGetState+0x8a>
							{
								eReturn = eBlocked;
 8003b90:	2302      	movs	r3, #2
 8003b92:	77fb      	strb	r3, [r7, #31]
 8003b94:	e011      	b.n	8003bba <eTaskGetState+0xae>
							}
							else
							{
								eReturn = eSuspended;
 8003b96:	2303      	movs	r3, #3
 8003b98:	77fb      	strb	r3, [r7, #31]
 8003b9a:	e00e      	b.n	8003bba <eTaskGetState+0xae>
						}
						#endif
					}
					else
					{
						eReturn = eBlocked;
 8003b9c:	2302      	movs	r3, #2
 8003b9e:	77fb      	strb	r3, [r7, #31]
 8003ba0:	e00b      	b.n	8003bba <eTaskGetState+0xae>
					}
				}
			#endif

			#if ( INCLUDE_vTaskDelete == 1 )
				else if( ( pxStateList == &xTasksWaitingTermination ) || ( pxStateList == NULL ) )
 8003ba2:	697b      	ldr	r3, [r7, #20]
 8003ba4:	4a0b      	ldr	r2, [pc, #44]	; (8003bd4 <eTaskGetState+0xc8>)
 8003ba6:	4293      	cmp	r3, r2
 8003ba8:	d002      	beq.n	8003bb0 <eTaskGetState+0xa4>
 8003baa:	697b      	ldr	r3, [r7, #20]
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d102      	bne.n	8003bb6 <eTaskGetState+0xaa>
				{
					/* The task being queried is referenced from the deleted
					tasks list, or it is not referenced from any lists at
					all. */
					eReturn = eDeleted;
 8003bb0:	2304      	movs	r3, #4
 8003bb2:	77fb      	strb	r3, [r7, #31]
 8003bb4:	e001      	b.n	8003bba <eTaskGetState+0xae>

			else /*lint !e525 Negative indentation is intended to make use of pre-processor clearer. */
			{
				/* If the task is not in any other state, it must be in the
				Ready (including pending ready) state. */
				eReturn = eReady;
 8003bb6:	2301      	movs	r3, #1
 8003bb8:	77fb      	strb	r3, [r7, #31]
			}
		}

		return eReturn;
 8003bba:	7ffb      	ldrb	r3, [r7, #31]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 8003bbc:	4618      	mov	r0, r3
 8003bbe:	3720      	adds	r7, #32
 8003bc0:	46bd      	mov	sp, r7
 8003bc2:	bd80      	pop	{r7, pc}
 8003bc4:	20000098 	.word	0x20000098
 8003bc8:	20000150 	.word	0x20000150
 8003bcc:	20000154 	.word	0x20000154
 8003bd0:	20000184 	.word	0x20000184
 8003bd4:	2000016c 	.word	0x2000016c

08003bd8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003bd8:	b580      	push	{r7, lr}
 8003bda:	b086      	sub	sp, #24
 8003bdc:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 8003bde:	4b1f      	ldr	r3, [pc, #124]	; (8003c5c <vTaskStartScheduler+0x84>)
 8003be0:	9301      	str	r3, [sp, #4]
 8003be2:	2300      	movs	r3, #0
 8003be4:	9300      	str	r3, [sp, #0]
 8003be6:	2300      	movs	r3, #0
 8003be8:	2280      	movs	r2, #128	; 0x80
 8003bea:	491d      	ldr	r1, [pc, #116]	; (8003c60 <vTaskStartScheduler+0x88>)
 8003bec:	481d      	ldr	r0, [pc, #116]	; (8003c64 <vTaskStartScheduler+0x8c>)
 8003bee:	f7ff fe1a 	bl	8003826 <xTaskCreate>
 8003bf2:	60f8      	str	r0, [r7, #12]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	2b01      	cmp	r3, #1
 8003bf8:	d102      	bne.n	8003c00 <vTaskStartScheduler+0x28>
		{
			xReturn = xTimerCreateTimerTask();
 8003bfa:	f001 f835 	bl	8004c68 <xTimerCreateTimerTask>
 8003bfe:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	2b01      	cmp	r3, #1
 8003c04:	d116      	bne.n	8003c34 <vTaskStartScheduler+0x5c>
	__asm volatile
 8003c06:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c0a:	f383 8811 	msr	BASEPRI, r3
 8003c0e:	f3bf 8f6f 	isb	sy
 8003c12:	f3bf 8f4f 	dsb	sy
 8003c16:	60bb      	str	r3, [r7, #8]
}
 8003c18:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003c1a:	4b13      	ldr	r3, [pc, #76]	; (8003c68 <vTaskStartScheduler+0x90>)
 8003c1c:	f04f 32ff 	mov.w	r2, #4294967295
 8003c20:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003c22:	4b12      	ldr	r3, [pc, #72]	; (8003c6c <vTaskStartScheduler+0x94>)
 8003c24:	2201      	movs	r2, #1
 8003c26:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8003c28:	4b11      	ldr	r3, [pc, #68]	; (8003c70 <vTaskStartScheduler+0x98>)
 8003c2a:	2200      	movs	r2, #0
 8003c2c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003c2e:	f001 fbb7 	bl	80053a0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003c32:	e00e      	b.n	8003c52 <vTaskStartScheduler+0x7a>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c3a:	d10a      	bne.n	8003c52 <vTaskStartScheduler+0x7a>
	__asm volatile
 8003c3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c40:	f383 8811 	msr	BASEPRI, r3
 8003c44:	f3bf 8f6f 	isb	sy
 8003c48:	f3bf 8f4f 	dsb	sy
 8003c4c:	607b      	str	r3, [r7, #4]
}
 8003c4e:	bf00      	nop
 8003c50:	e7fe      	b.n	8003c50 <vTaskStartScheduler+0x78>
}
 8003c52:	bf00      	nop
 8003c54:	3710      	adds	r7, #16
 8003c56:	46bd      	mov	sp, r7
 8003c58:	bd80      	pop	{r7, pc}
 8003c5a:	bf00      	nop
 8003c5c:	200001bc 	.word	0x200001bc
 8003c60:	080065c4 	.word	0x080065c4
 8003c64:	08004399 	.word	0x08004399
 8003c68:	200001b8 	.word	0x200001b8
 8003c6c:	200001a4 	.word	0x200001a4
 8003c70:	2000019c 	.word	0x2000019c

08003c74 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003c74:	b480      	push	{r7}
 8003c76:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8003c78:	4b04      	ldr	r3, [pc, #16]	; (8003c8c <vTaskSuspendAll+0x18>)
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	3301      	adds	r3, #1
 8003c7e:	4a03      	ldr	r2, [pc, #12]	; (8003c8c <vTaskSuspendAll+0x18>)
 8003c80:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8003c82:	bf00      	nop
 8003c84:	46bd      	mov	sp, r7
 8003c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c8a:	4770      	bx	lr
 8003c8c:	200001c0 	.word	0x200001c0

08003c90 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003c90:	b580      	push	{r7, lr}
 8003c92:	b084      	sub	sp, #16
 8003c94:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8003c96:	2300      	movs	r3, #0
 8003c98:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8003c9a:	2300      	movs	r3, #0
 8003c9c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8003c9e:	4b41      	ldr	r3, [pc, #260]	; (8003da4 <xTaskResumeAll+0x114>)
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d10a      	bne.n	8003cbc <xTaskResumeAll+0x2c>
	__asm volatile
 8003ca6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003caa:	f383 8811 	msr	BASEPRI, r3
 8003cae:	f3bf 8f6f 	isb	sy
 8003cb2:	f3bf 8f4f 	dsb	sy
 8003cb6:	603b      	str	r3, [r7, #0]
}
 8003cb8:	bf00      	nop
 8003cba:	e7fe      	b.n	8003cba <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8003cbc:	f001 fc12 	bl	80054e4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8003cc0:	4b38      	ldr	r3, [pc, #224]	; (8003da4 <xTaskResumeAll+0x114>)
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	3b01      	subs	r3, #1
 8003cc6:	4a37      	ldr	r2, [pc, #220]	; (8003da4 <xTaskResumeAll+0x114>)
 8003cc8:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003cca:	4b36      	ldr	r3, [pc, #216]	; (8003da4 <xTaskResumeAll+0x114>)
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d161      	bne.n	8003d96 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003cd2:	4b35      	ldr	r3, [pc, #212]	; (8003da8 <xTaskResumeAll+0x118>)
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d05d      	beq.n	8003d96 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003cda:	e02e      	b.n	8003d3a <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003cdc:	4b33      	ldr	r3, [pc, #204]	; (8003dac <xTaskResumeAll+0x11c>)
 8003cde:	68db      	ldr	r3, [r3, #12]
 8003ce0:	68db      	ldr	r3, [r3, #12]
 8003ce2:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	3318      	adds	r3, #24
 8003ce8:	4618      	mov	r0, r3
 8003cea:	f7fe fe37 	bl	800295c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	3304      	adds	r3, #4
 8003cf2:	4618      	mov	r0, r3
 8003cf4:	f7fe fe32 	bl	800295c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cfc:	2201      	movs	r2, #1
 8003cfe:	409a      	lsls	r2, r3
 8003d00:	4b2b      	ldr	r3, [pc, #172]	; (8003db0 <xTaskResumeAll+0x120>)
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	4313      	orrs	r3, r2
 8003d06:	4a2a      	ldr	r2, [pc, #168]	; (8003db0 <xTaskResumeAll+0x120>)
 8003d08:	6013      	str	r3, [r2, #0]
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d0e:	4613      	mov	r3, r2
 8003d10:	009b      	lsls	r3, r3, #2
 8003d12:	4413      	add	r3, r2
 8003d14:	009b      	lsls	r3, r3, #2
 8003d16:	4a27      	ldr	r2, [pc, #156]	; (8003db4 <xTaskResumeAll+0x124>)
 8003d18:	441a      	add	r2, r3
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	3304      	adds	r3, #4
 8003d1e:	4619      	mov	r1, r3
 8003d20:	4610      	mov	r0, r2
 8003d22:	f7fe fdbe 	bl	80028a2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d2a:	4b23      	ldr	r3, [pc, #140]	; (8003db8 <xTaskResumeAll+0x128>)
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d30:	429a      	cmp	r2, r3
 8003d32:	d302      	bcc.n	8003d3a <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8003d34:	4b21      	ldr	r3, [pc, #132]	; (8003dbc <xTaskResumeAll+0x12c>)
 8003d36:	2201      	movs	r2, #1
 8003d38:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003d3a:	4b1c      	ldr	r3, [pc, #112]	; (8003dac <xTaskResumeAll+0x11c>)
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d1cc      	bne.n	8003cdc <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d001      	beq.n	8003d4c <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8003d48:	f000 fc90 	bl	800466c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8003d4c:	4b1c      	ldr	r3, [pc, #112]	; (8003dc0 <xTaskResumeAll+0x130>)
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d010      	beq.n	8003d7a <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8003d58:	f000 f8d4 	bl	8003f04 <xTaskIncrementTick>
 8003d5c:	4603      	mov	r3, r0
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d002      	beq.n	8003d68 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8003d62:	4b16      	ldr	r3, [pc, #88]	; (8003dbc <xTaskResumeAll+0x12c>)
 8003d64:	2201      	movs	r2, #1
 8003d66:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	3b01      	subs	r3, #1
 8003d6c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d1f1      	bne.n	8003d58 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 8003d74:	4b12      	ldr	r3, [pc, #72]	; (8003dc0 <xTaskResumeAll+0x130>)
 8003d76:	2200      	movs	r2, #0
 8003d78:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8003d7a:	4b10      	ldr	r3, [pc, #64]	; (8003dbc <xTaskResumeAll+0x12c>)
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d009      	beq.n	8003d96 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8003d82:	2301      	movs	r3, #1
 8003d84:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8003d86:	4b0f      	ldr	r3, [pc, #60]	; (8003dc4 <xTaskResumeAll+0x134>)
 8003d88:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003d8c:	601a      	str	r2, [r3, #0]
 8003d8e:	f3bf 8f4f 	dsb	sy
 8003d92:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003d96:	f001 fbd5 	bl	8005544 <vPortExitCritical>

	return xAlreadyYielded;
 8003d9a:	68bb      	ldr	r3, [r7, #8]
}
 8003d9c:	4618      	mov	r0, r3
 8003d9e:	3710      	adds	r7, #16
 8003da0:	46bd      	mov	sp, r7
 8003da2:	bd80      	pop	{r7, pc}
 8003da4:	200001c0 	.word	0x200001c0
 8003da8:	20000198 	.word	0x20000198
 8003dac:	20000158 	.word	0x20000158
 8003db0:	200001a0 	.word	0x200001a0
 8003db4:	2000009c 	.word	0x2000009c
 8003db8:	20000098 	.word	0x20000098
 8003dbc:	200001ac 	.word	0x200001ac
 8003dc0:	200001a8 	.word	0x200001a8
 8003dc4:	e000ed04 	.word	0xe000ed04

08003dc8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8003dc8:	b480      	push	{r7}
 8003dca:	b083      	sub	sp, #12
 8003dcc:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8003dce:	4b05      	ldr	r3, [pc, #20]	; (8003de4 <xTaskGetTickCount+0x1c>)
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8003dd4:	687b      	ldr	r3, [r7, #4]
}
 8003dd6:	4618      	mov	r0, r3
 8003dd8:	370c      	adds	r7, #12
 8003dda:	46bd      	mov	sp, r7
 8003ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de0:	4770      	bx	lr
 8003de2:	bf00      	nop
 8003de4:	2000019c 	.word	0x2000019c

08003de8 <uxTaskGetSystemState>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	UBaseType_t uxTaskGetSystemState( TaskStatus_t * const pxTaskStatusArray, const UBaseType_t uxArraySize, uint32_t * const pulTotalRunTime )
	{
 8003de8:	b580      	push	{r7, lr}
 8003dea:	b086      	sub	sp, #24
 8003dec:	af00      	add	r7, sp, #0
 8003dee:	60f8      	str	r0, [r7, #12]
 8003df0:	60b9      	str	r1, [r7, #8]
 8003df2:	607a      	str	r2, [r7, #4]
	UBaseType_t uxTask = 0, uxQueue = configMAX_PRIORITIES;
 8003df4:	2300      	movs	r3, #0
 8003df6:	617b      	str	r3, [r7, #20]
 8003df8:	2307      	movs	r3, #7
 8003dfa:	613b      	str	r3, [r7, #16]

		vTaskSuspendAll();
 8003dfc:	f7ff ff3a 	bl	8003c74 <vTaskSuspendAll>
		{
			/* Is there a space in the array for each task in the system? */
			if( uxArraySize >= uxCurrentNumberOfTasks )
 8003e00:	4b3a      	ldr	r3, [pc, #232]	; (8003eec <uxTaskGetSystemState+0x104>)
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	68ba      	ldr	r2, [r7, #8]
 8003e06:	429a      	cmp	r2, r3
 8003e08:	d368      	bcc.n	8003edc <uxTaskGetSystemState+0xf4>
			{
				/* Fill in an TaskStatus_t structure with information on each
				task in the Ready state. */
				do
				{
					uxQueue--;
 8003e0a:	693b      	ldr	r3, [r7, #16]
 8003e0c:	3b01      	subs	r3, #1
 8003e0e:	613b      	str	r3, [r7, #16]
					uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &( pxReadyTasksLists[ uxQueue ] ), eReady );
 8003e10:	697a      	ldr	r2, [r7, #20]
 8003e12:	4613      	mov	r3, r2
 8003e14:	00db      	lsls	r3, r3, #3
 8003e16:	4413      	add	r3, r2
 8003e18:	009b      	lsls	r3, r3, #2
 8003e1a:	461a      	mov	r2, r3
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	1898      	adds	r0, r3, r2
 8003e20:	693a      	ldr	r2, [r7, #16]
 8003e22:	4613      	mov	r3, r2
 8003e24:	009b      	lsls	r3, r3, #2
 8003e26:	4413      	add	r3, r2
 8003e28:	009b      	lsls	r3, r3, #2
 8003e2a:	4a31      	ldr	r2, [pc, #196]	; (8003ef0 <uxTaskGetSystemState+0x108>)
 8003e2c:	4413      	add	r3, r2
 8003e2e:	2201      	movs	r2, #1
 8003e30:	4619      	mov	r1, r3
 8003e32:	f000 fb9d 	bl	8004570 <prvListTasksWithinSingleList>
 8003e36:	4602      	mov	r2, r0
 8003e38:	697b      	ldr	r3, [r7, #20]
 8003e3a:	4413      	add	r3, r2
 8003e3c:	617b      	str	r3, [r7, #20]

				} while( uxQueue > ( UBaseType_t ) tskIDLE_PRIORITY ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003e3e:	693b      	ldr	r3, [r7, #16]
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d1e2      	bne.n	8003e0a <uxTaskGetSystemState+0x22>

				/* Fill in an TaskStatus_t structure with information on each
				task in the Blocked state. */
				uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), ( List_t * ) pxDelayedTaskList, eBlocked );
 8003e44:	697a      	ldr	r2, [r7, #20]
 8003e46:	4613      	mov	r3, r2
 8003e48:	00db      	lsls	r3, r3, #3
 8003e4a:	4413      	add	r3, r2
 8003e4c:	009b      	lsls	r3, r3, #2
 8003e4e:	461a      	mov	r2, r3
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	4413      	add	r3, r2
 8003e54:	4a27      	ldr	r2, [pc, #156]	; (8003ef4 <uxTaskGetSystemState+0x10c>)
 8003e56:	6811      	ldr	r1, [r2, #0]
 8003e58:	2202      	movs	r2, #2
 8003e5a:	4618      	mov	r0, r3
 8003e5c:	f000 fb88 	bl	8004570 <prvListTasksWithinSingleList>
 8003e60:	4602      	mov	r2, r0
 8003e62:	697b      	ldr	r3, [r7, #20]
 8003e64:	4413      	add	r3, r2
 8003e66:	617b      	str	r3, [r7, #20]
				uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), ( List_t * ) pxOverflowDelayedTaskList, eBlocked );
 8003e68:	697a      	ldr	r2, [r7, #20]
 8003e6a:	4613      	mov	r3, r2
 8003e6c:	00db      	lsls	r3, r3, #3
 8003e6e:	4413      	add	r3, r2
 8003e70:	009b      	lsls	r3, r3, #2
 8003e72:	461a      	mov	r2, r3
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	4413      	add	r3, r2
 8003e78:	4a1f      	ldr	r2, [pc, #124]	; (8003ef8 <uxTaskGetSystemState+0x110>)
 8003e7a:	6811      	ldr	r1, [r2, #0]
 8003e7c:	2202      	movs	r2, #2
 8003e7e:	4618      	mov	r0, r3
 8003e80:	f000 fb76 	bl	8004570 <prvListTasksWithinSingleList>
 8003e84:	4602      	mov	r2, r0
 8003e86:	697b      	ldr	r3, [r7, #20]
 8003e88:	4413      	add	r3, r2
 8003e8a:	617b      	str	r3, [r7, #20]

				#if( INCLUDE_vTaskDelete == 1 )
				{
					/* Fill in an TaskStatus_t structure with information on
					each task that has been deleted but not yet cleaned up. */
					uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &xTasksWaitingTermination, eDeleted );
 8003e8c:	697a      	ldr	r2, [r7, #20]
 8003e8e:	4613      	mov	r3, r2
 8003e90:	00db      	lsls	r3, r3, #3
 8003e92:	4413      	add	r3, r2
 8003e94:	009b      	lsls	r3, r3, #2
 8003e96:	461a      	mov	r2, r3
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	4413      	add	r3, r2
 8003e9c:	2204      	movs	r2, #4
 8003e9e:	4917      	ldr	r1, [pc, #92]	; (8003efc <uxTaskGetSystemState+0x114>)
 8003ea0:	4618      	mov	r0, r3
 8003ea2:	f000 fb65 	bl	8004570 <prvListTasksWithinSingleList>
 8003ea6:	4602      	mov	r2, r0
 8003ea8:	697b      	ldr	r3, [r7, #20]
 8003eaa:	4413      	add	r3, r2
 8003eac:	617b      	str	r3, [r7, #20]

				#if ( INCLUDE_vTaskSuspend == 1 )
				{
					/* Fill in an TaskStatus_t structure with information on
					each task in the Suspended state. */
					uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &xSuspendedTaskList, eSuspended );
 8003eae:	697a      	ldr	r2, [r7, #20]
 8003eb0:	4613      	mov	r3, r2
 8003eb2:	00db      	lsls	r3, r3, #3
 8003eb4:	4413      	add	r3, r2
 8003eb6:	009b      	lsls	r3, r3, #2
 8003eb8:	461a      	mov	r2, r3
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	4413      	add	r3, r2
 8003ebe:	2203      	movs	r2, #3
 8003ec0:	490f      	ldr	r1, [pc, #60]	; (8003f00 <uxTaskGetSystemState+0x118>)
 8003ec2:	4618      	mov	r0, r3
 8003ec4:	f000 fb54 	bl	8004570 <prvListTasksWithinSingleList>
 8003ec8:	4602      	mov	r2, r0
 8003eca:	697b      	ldr	r3, [r7, #20]
 8003ecc:	4413      	add	r3, r2
 8003ece:	617b      	str	r3, [r7, #20]
						#endif
					}
				}
				#else
				{
					if( pulTotalRunTime != NULL )
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d002      	beq.n	8003edc <uxTaskGetSystemState+0xf4>
					{
						*pulTotalRunTime = 0;
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	2200      	movs	r2, #0
 8003eda:	601a      	str	r2, [r3, #0]
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		( void ) xTaskResumeAll();
 8003edc:	f7ff fed8 	bl	8003c90 <xTaskResumeAll>

		return uxTask;
 8003ee0:	697b      	ldr	r3, [r7, #20]
	}
 8003ee2:	4618      	mov	r0, r3
 8003ee4:	3718      	adds	r7, #24
 8003ee6:	46bd      	mov	sp, r7
 8003ee8:	bd80      	pop	{r7, pc}
 8003eea:	bf00      	nop
 8003eec:	20000198 	.word	0x20000198
 8003ef0:	2000009c 	.word	0x2000009c
 8003ef4:	20000150 	.word	0x20000150
 8003ef8:	20000154 	.word	0x20000154
 8003efc:	2000016c 	.word	0x2000016c
 8003f00:	20000184 	.word	0x20000184

08003f04 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003f04:	b580      	push	{r7, lr}
 8003f06:	b086      	sub	sp, #24
 8003f08:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8003f0a:	2300      	movs	r3, #0
 8003f0c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003f0e:	4b4e      	ldr	r3, [pc, #312]	; (8004048 <xTaskIncrementTick+0x144>)
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	f040 808e 	bne.w	8004034 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003f18:	4b4c      	ldr	r3, [pc, #304]	; (800404c <xTaskIncrementTick+0x148>)
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	3301      	adds	r3, #1
 8003f1e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8003f20:	4a4a      	ldr	r2, [pc, #296]	; (800404c <xTaskIncrementTick+0x148>)
 8003f22:	693b      	ldr	r3, [r7, #16]
 8003f24:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8003f26:	693b      	ldr	r3, [r7, #16]
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d120      	bne.n	8003f6e <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8003f2c:	4b48      	ldr	r3, [pc, #288]	; (8004050 <xTaskIncrementTick+0x14c>)
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d00a      	beq.n	8003f4c <xTaskIncrementTick+0x48>
	__asm volatile
 8003f36:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f3a:	f383 8811 	msr	BASEPRI, r3
 8003f3e:	f3bf 8f6f 	isb	sy
 8003f42:	f3bf 8f4f 	dsb	sy
 8003f46:	603b      	str	r3, [r7, #0]
}
 8003f48:	bf00      	nop
 8003f4a:	e7fe      	b.n	8003f4a <xTaskIncrementTick+0x46>
 8003f4c:	4b40      	ldr	r3, [pc, #256]	; (8004050 <xTaskIncrementTick+0x14c>)
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	60fb      	str	r3, [r7, #12]
 8003f52:	4b40      	ldr	r3, [pc, #256]	; (8004054 <xTaskIncrementTick+0x150>)
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	4a3e      	ldr	r2, [pc, #248]	; (8004050 <xTaskIncrementTick+0x14c>)
 8003f58:	6013      	str	r3, [r2, #0]
 8003f5a:	4a3e      	ldr	r2, [pc, #248]	; (8004054 <xTaskIncrementTick+0x150>)
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	6013      	str	r3, [r2, #0]
 8003f60:	4b3d      	ldr	r3, [pc, #244]	; (8004058 <xTaskIncrementTick+0x154>)
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	3301      	adds	r3, #1
 8003f66:	4a3c      	ldr	r2, [pc, #240]	; (8004058 <xTaskIncrementTick+0x154>)
 8003f68:	6013      	str	r3, [r2, #0]
 8003f6a:	f000 fb7f 	bl	800466c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8003f6e:	4b3b      	ldr	r3, [pc, #236]	; (800405c <xTaskIncrementTick+0x158>)
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	693a      	ldr	r2, [r7, #16]
 8003f74:	429a      	cmp	r2, r3
 8003f76:	d348      	bcc.n	800400a <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003f78:	4b35      	ldr	r3, [pc, #212]	; (8004050 <xTaskIncrementTick+0x14c>)
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d104      	bne.n	8003f8c <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003f82:	4b36      	ldr	r3, [pc, #216]	; (800405c <xTaskIncrementTick+0x158>)
 8003f84:	f04f 32ff 	mov.w	r2, #4294967295
 8003f88:	601a      	str	r2, [r3, #0]
					break;
 8003f8a:	e03e      	b.n	800400a <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003f8c:	4b30      	ldr	r3, [pc, #192]	; (8004050 <xTaskIncrementTick+0x14c>)
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	68db      	ldr	r3, [r3, #12]
 8003f92:	68db      	ldr	r3, [r3, #12]
 8003f94:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003f96:	68bb      	ldr	r3, [r7, #8]
 8003f98:	685b      	ldr	r3, [r3, #4]
 8003f9a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8003f9c:	693a      	ldr	r2, [r7, #16]
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	429a      	cmp	r2, r3
 8003fa2:	d203      	bcs.n	8003fac <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8003fa4:	4a2d      	ldr	r2, [pc, #180]	; (800405c <xTaskIncrementTick+0x158>)
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8003faa:	e02e      	b.n	800400a <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003fac:	68bb      	ldr	r3, [r7, #8]
 8003fae:	3304      	adds	r3, #4
 8003fb0:	4618      	mov	r0, r3
 8003fb2:	f7fe fcd3 	bl	800295c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003fb6:	68bb      	ldr	r3, [r7, #8]
 8003fb8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d004      	beq.n	8003fc8 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003fbe:	68bb      	ldr	r3, [r7, #8]
 8003fc0:	3318      	adds	r3, #24
 8003fc2:	4618      	mov	r0, r3
 8003fc4:	f7fe fcca 	bl	800295c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8003fc8:	68bb      	ldr	r3, [r7, #8]
 8003fca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fcc:	2201      	movs	r2, #1
 8003fce:	409a      	lsls	r2, r3
 8003fd0:	4b23      	ldr	r3, [pc, #140]	; (8004060 <xTaskIncrementTick+0x15c>)
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	4313      	orrs	r3, r2
 8003fd6:	4a22      	ldr	r2, [pc, #136]	; (8004060 <xTaskIncrementTick+0x15c>)
 8003fd8:	6013      	str	r3, [r2, #0]
 8003fda:	68bb      	ldr	r3, [r7, #8]
 8003fdc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003fde:	4613      	mov	r3, r2
 8003fe0:	009b      	lsls	r3, r3, #2
 8003fe2:	4413      	add	r3, r2
 8003fe4:	009b      	lsls	r3, r3, #2
 8003fe6:	4a1f      	ldr	r2, [pc, #124]	; (8004064 <xTaskIncrementTick+0x160>)
 8003fe8:	441a      	add	r2, r3
 8003fea:	68bb      	ldr	r3, [r7, #8]
 8003fec:	3304      	adds	r3, #4
 8003fee:	4619      	mov	r1, r3
 8003ff0:	4610      	mov	r0, r2
 8003ff2:	f7fe fc56 	bl	80028a2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003ff6:	68bb      	ldr	r3, [r7, #8]
 8003ff8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ffa:	4b1b      	ldr	r3, [pc, #108]	; (8004068 <xTaskIncrementTick+0x164>)
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004000:	429a      	cmp	r2, r3
 8004002:	d3b9      	bcc.n	8003f78 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8004004:	2301      	movs	r3, #1
 8004006:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004008:	e7b6      	b.n	8003f78 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800400a:	4b17      	ldr	r3, [pc, #92]	; (8004068 <xTaskIncrementTick+0x164>)
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004010:	4914      	ldr	r1, [pc, #80]	; (8004064 <xTaskIncrementTick+0x160>)
 8004012:	4613      	mov	r3, r2
 8004014:	009b      	lsls	r3, r3, #2
 8004016:	4413      	add	r3, r2
 8004018:	009b      	lsls	r3, r3, #2
 800401a:	440b      	add	r3, r1
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	2b01      	cmp	r3, #1
 8004020:	d901      	bls.n	8004026 <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 8004022:	2301      	movs	r3, #1
 8004024:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8004026:	4b11      	ldr	r3, [pc, #68]	; (800406c <xTaskIncrementTick+0x168>)
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	2b00      	cmp	r3, #0
 800402c:	d007      	beq.n	800403e <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 800402e:	2301      	movs	r3, #1
 8004030:	617b      	str	r3, [r7, #20]
 8004032:	e004      	b.n	800403e <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8004034:	4b0e      	ldr	r3, [pc, #56]	; (8004070 <xTaskIncrementTick+0x16c>)
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	3301      	adds	r3, #1
 800403a:	4a0d      	ldr	r2, [pc, #52]	; (8004070 <xTaskIncrementTick+0x16c>)
 800403c:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800403e:	697b      	ldr	r3, [r7, #20]
}
 8004040:	4618      	mov	r0, r3
 8004042:	3718      	adds	r7, #24
 8004044:	46bd      	mov	sp, r7
 8004046:	bd80      	pop	{r7, pc}
 8004048:	200001c0 	.word	0x200001c0
 800404c:	2000019c 	.word	0x2000019c
 8004050:	20000150 	.word	0x20000150
 8004054:	20000154 	.word	0x20000154
 8004058:	200001b0 	.word	0x200001b0
 800405c:	200001b8 	.word	0x200001b8
 8004060:	200001a0 	.word	0x200001a0
 8004064:	2000009c 	.word	0x2000009c
 8004068:	20000098 	.word	0x20000098
 800406c:	200001ac 	.word	0x200001ac
 8004070:	200001a8 	.word	0x200001a8

08004074 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8004074:	b480      	push	{r7}
 8004076:	b087      	sub	sp, #28
 8004078:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800407a:	4b27      	ldr	r3, [pc, #156]	; (8004118 <vTaskSwitchContext+0xa4>)
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	2b00      	cmp	r3, #0
 8004080:	d003      	beq.n	800408a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8004082:	4b26      	ldr	r3, [pc, #152]	; (800411c <vTaskSwitchContext+0xa8>)
 8004084:	2201      	movs	r2, #1
 8004086:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8004088:	e03f      	b.n	800410a <vTaskSwitchContext+0x96>
		xYieldPending = pdFALSE;
 800408a:	4b24      	ldr	r3, [pc, #144]	; (800411c <vTaskSwitchContext+0xa8>)
 800408c:	2200      	movs	r2, #0
 800408e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004090:	4b23      	ldr	r3, [pc, #140]	; (8004120 <vTaskSwitchContext+0xac>)
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	fab3 f383 	clz	r3, r3
 800409c:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800409e:	7afb      	ldrb	r3, [r7, #11]
 80040a0:	f1c3 031f 	rsb	r3, r3, #31
 80040a4:	617b      	str	r3, [r7, #20]
 80040a6:	491f      	ldr	r1, [pc, #124]	; (8004124 <vTaskSwitchContext+0xb0>)
 80040a8:	697a      	ldr	r2, [r7, #20]
 80040aa:	4613      	mov	r3, r2
 80040ac:	009b      	lsls	r3, r3, #2
 80040ae:	4413      	add	r3, r2
 80040b0:	009b      	lsls	r3, r3, #2
 80040b2:	440b      	add	r3, r1
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d10a      	bne.n	80040d0 <vTaskSwitchContext+0x5c>
	__asm volatile
 80040ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80040be:	f383 8811 	msr	BASEPRI, r3
 80040c2:	f3bf 8f6f 	isb	sy
 80040c6:	f3bf 8f4f 	dsb	sy
 80040ca:	607b      	str	r3, [r7, #4]
}
 80040cc:	bf00      	nop
 80040ce:	e7fe      	b.n	80040ce <vTaskSwitchContext+0x5a>
 80040d0:	697a      	ldr	r2, [r7, #20]
 80040d2:	4613      	mov	r3, r2
 80040d4:	009b      	lsls	r3, r3, #2
 80040d6:	4413      	add	r3, r2
 80040d8:	009b      	lsls	r3, r3, #2
 80040da:	4a12      	ldr	r2, [pc, #72]	; (8004124 <vTaskSwitchContext+0xb0>)
 80040dc:	4413      	add	r3, r2
 80040de:	613b      	str	r3, [r7, #16]
 80040e0:	693b      	ldr	r3, [r7, #16]
 80040e2:	685b      	ldr	r3, [r3, #4]
 80040e4:	685a      	ldr	r2, [r3, #4]
 80040e6:	693b      	ldr	r3, [r7, #16]
 80040e8:	605a      	str	r2, [r3, #4]
 80040ea:	693b      	ldr	r3, [r7, #16]
 80040ec:	685a      	ldr	r2, [r3, #4]
 80040ee:	693b      	ldr	r3, [r7, #16]
 80040f0:	3308      	adds	r3, #8
 80040f2:	429a      	cmp	r2, r3
 80040f4:	d104      	bne.n	8004100 <vTaskSwitchContext+0x8c>
 80040f6:	693b      	ldr	r3, [r7, #16]
 80040f8:	685b      	ldr	r3, [r3, #4]
 80040fa:	685a      	ldr	r2, [r3, #4]
 80040fc:	693b      	ldr	r3, [r7, #16]
 80040fe:	605a      	str	r2, [r3, #4]
 8004100:	693b      	ldr	r3, [r7, #16]
 8004102:	685b      	ldr	r3, [r3, #4]
 8004104:	68db      	ldr	r3, [r3, #12]
 8004106:	4a08      	ldr	r2, [pc, #32]	; (8004128 <vTaskSwitchContext+0xb4>)
 8004108:	6013      	str	r3, [r2, #0]
}
 800410a:	bf00      	nop
 800410c:	371c      	adds	r7, #28
 800410e:	46bd      	mov	sp, r7
 8004110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004114:	4770      	bx	lr
 8004116:	bf00      	nop
 8004118:	200001c0 	.word	0x200001c0
 800411c:	200001ac 	.word	0x200001ac
 8004120:	200001a0 	.word	0x200001a0
 8004124:	2000009c 	.word	0x2000009c
 8004128:	20000098 	.word	0x20000098

0800412c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800412c:	b580      	push	{r7, lr}
 800412e:	b084      	sub	sp, #16
 8004130:	af00      	add	r7, sp, #0
 8004132:	6078      	str	r0, [r7, #4]
 8004134:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	2b00      	cmp	r3, #0
 800413a:	d10a      	bne.n	8004152 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800413c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004140:	f383 8811 	msr	BASEPRI, r3
 8004144:	f3bf 8f6f 	isb	sy
 8004148:	f3bf 8f4f 	dsb	sy
 800414c:	60fb      	str	r3, [r7, #12]
}
 800414e:	bf00      	nop
 8004150:	e7fe      	b.n	8004150 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004152:	4b07      	ldr	r3, [pc, #28]	; (8004170 <vTaskPlaceOnEventList+0x44>)
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	3318      	adds	r3, #24
 8004158:	4619      	mov	r1, r3
 800415a:	6878      	ldr	r0, [r7, #4]
 800415c:	f7fe fbc5 	bl	80028ea <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8004160:	2101      	movs	r1, #1
 8004162:	6838      	ldr	r0, [r7, #0]
 8004164:	f000 fd1a 	bl	8004b9c <prvAddCurrentTaskToDelayedList>
}
 8004168:	bf00      	nop
 800416a:	3710      	adds	r7, #16
 800416c:	46bd      	mov	sp, r7
 800416e:	bd80      	pop	{r7, pc}
 8004170:	20000098 	.word	0x20000098

08004174 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004174:	b580      	push	{r7, lr}
 8004176:	b086      	sub	sp, #24
 8004178:	af00      	add	r7, sp, #0
 800417a:	60f8      	str	r0, [r7, #12]
 800417c:	60b9      	str	r1, [r7, #8]
 800417e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	2b00      	cmp	r3, #0
 8004184:	d10a      	bne.n	800419c <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8004186:	f04f 0350 	mov.w	r3, #80	; 0x50
 800418a:	f383 8811 	msr	BASEPRI, r3
 800418e:	f3bf 8f6f 	isb	sy
 8004192:	f3bf 8f4f 	dsb	sy
 8004196:	617b      	str	r3, [r7, #20]
}
 8004198:	bf00      	nop
 800419a:	e7fe      	b.n	800419a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800419c:	4b0a      	ldr	r3, [pc, #40]	; (80041c8 <vTaskPlaceOnEventListRestricted+0x54>)
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	3318      	adds	r3, #24
 80041a2:	4619      	mov	r1, r3
 80041a4:	68f8      	ldr	r0, [r7, #12]
 80041a6:	f7fe fb7c 	bl	80028a2 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d002      	beq.n	80041b6 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 80041b0:	f04f 33ff 	mov.w	r3, #4294967295
 80041b4:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80041b6:	6879      	ldr	r1, [r7, #4]
 80041b8:	68b8      	ldr	r0, [r7, #8]
 80041ba:	f000 fcef 	bl	8004b9c <prvAddCurrentTaskToDelayedList>
	}
 80041be:	bf00      	nop
 80041c0:	3718      	adds	r7, #24
 80041c2:	46bd      	mov	sp, r7
 80041c4:	bd80      	pop	{r7, pc}
 80041c6:	bf00      	nop
 80041c8:	20000098 	.word	0x20000098

080041cc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80041cc:	b580      	push	{r7, lr}
 80041ce:	b086      	sub	sp, #24
 80041d0:	af00      	add	r7, sp, #0
 80041d2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	68db      	ldr	r3, [r3, #12]
 80041d8:	68db      	ldr	r3, [r3, #12]
 80041da:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80041dc:	693b      	ldr	r3, [r7, #16]
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d10a      	bne.n	80041f8 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 80041e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041e6:	f383 8811 	msr	BASEPRI, r3
 80041ea:	f3bf 8f6f 	isb	sy
 80041ee:	f3bf 8f4f 	dsb	sy
 80041f2:	60fb      	str	r3, [r7, #12]
}
 80041f4:	bf00      	nop
 80041f6:	e7fe      	b.n	80041f6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80041f8:	693b      	ldr	r3, [r7, #16]
 80041fa:	3318      	adds	r3, #24
 80041fc:	4618      	mov	r0, r3
 80041fe:	f7fe fbad 	bl	800295c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004202:	4b1d      	ldr	r3, [pc, #116]	; (8004278 <xTaskRemoveFromEventList+0xac>)
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	2b00      	cmp	r3, #0
 8004208:	d11c      	bne.n	8004244 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800420a:	693b      	ldr	r3, [r7, #16]
 800420c:	3304      	adds	r3, #4
 800420e:	4618      	mov	r0, r3
 8004210:	f7fe fba4 	bl	800295c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8004214:	693b      	ldr	r3, [r7, #16]
 8004216:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004218:	2201      	movs	r2, #1
 800421a:	409a      	lsls	r2, r3
 800421c:	4b17      	ldr	r3, [pc, #92]	; (800427c <xTaskRemoveFromEventList+0xb0>)
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	4313      	orrs	r3, r2
 8004222:	4a16      	ldr	r2, [pc, #88]	; (800427c <xTaskRemoveFromEventList+0xb0>)
 8004224:	6013      	str	r3, [r2, #0]
 8004226:	693b      	ldr	r3, [r7, #16]
 8004228:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800422a:	4613      	mov	r3, r2
 800422c:	009b      	lsls	r3, r3, #2
 800422e:	4413      	add	r3, r2
 8004230:	009b      	lsls	r3, r3, #2
 8004232:	4a13      	ldr	r2, [pc, #76]	; (8004280 <xTaskRemoveFromEventList+0xb4>)
 8004234:	441a      	add	r2, r3
 8004236:	693b      	ldr	r3, [r7, #16]
 8004238:	3304      	adds	r3, #4
 800423a:	4619      	mov	r1, r3
 800423c:	4610      	mov	r0, r2
 800423e:	f7fe fb30 	bl	80028a2 <vListInsertEnd>
 8004242:	e005      	b.n	8004250 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8004244:	693b      	ldr	r3, [r7, #16]
 8004246:	3318      	adds	r3, #24
 8004248:	4619      	mov	r1, r3
 800424a:	480e      	ldr	r0, [pc, #56]	; (8004284 <xTaskRemoveFromEventList+0xb8>)
 800424c:	f7fe fb29 	bl	80028a2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004250:	693b      	ldr	r3, [r7, #16]
 8004252:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004254:	4b0c      	ldr	r3, [pc, #48]	; (8004288 <xTaskRemoveFromEventList+0xbc>)
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800425a:	429a      	cmp	r2, r3
 800425c:	d905      	bls.n	800426a <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800425e:	2301      	movs	r3, #1
 8004260:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8004262:	4b0a      	ldr	r3, [pc, #40]	; (800428c <xTaskRemoveFromEventList+0xc0>)
 8004264:	2201      	movs	r2, #1
 8004266:	601a      	str	r2, [r3, #0]
 8004268:	e001      	b.n	800426e <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 800426a:	2300      	movs	r3, #0
 800426c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800426e:	697b      	ldr	r3, [r7, #20]
}
 8004270:	4618      	mov	r0, r3
 8004272:	3718      	adds	r7, #24
 8004274:	46bd      	mov	sp, r7
 8004276:	bd80      	pop	{r7, pc}
 8004278:	200001c0 	.word	0x200001c0
 800427c:	200001a0 	.word	0x200001a0
 8004280:	2000009c 	.word	0x2000009c
 8004284:	20000158 	.word	0x20000158
 8004288:	20000098 	.word	0x20000098
 800428c:	200001ac 	.word	0x200001ac

08004290 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8004290:	b480      	push	{r7}
 8004292:	b083      	sub	sp, #12
 8004294:	af00      	add	r7, sp, #0
 8004296:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8004298:	4b06      	ldr	r3, [pc, #24]	; (80042b4 <vTaskInternalSetTimeOutState+0x24>)
 800429a:	681a      	ldr	r2, [r3, #0]
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80042a0:	4b05      	ldr	r3, [pc, #20]	; (80042b8 <vTaskInternalSetTimeOutState+0x28>)
 80042a2:	681a      	ldr	r2, [r3, #0]
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	605a      	str	r2, [r3, #4]
}
 80042a8:	bf00      	nop
 80042aa:	370c      	adds	r7, #12
 80042ac:	46bd      	mov	sp, r7
 80042ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b2:	4770      	bx	lr
 80042b4:	200001b0 	.word	0x200001b0
 80042b8:	2000019c 	.word	0x2000019c

080042bc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80042bc:	b580      	push	{r7, lr}
 80042be:	b088      	sub	sp, #32
 80042c0:	af00      	add	r7, sp, #0
 80042c2:	6078      	str	r0, [r7, #4]
 80042c4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d10a      	bne.n	80042e2 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 80042cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042d0:	f383 8811 	msr	BASEPRI, r3
 80042d4:	f3bf 8f6f 	isb	sy
 80042d8:	f3bf 8f4f 	dsb	sy
 80042dc:	613b      	str	r3, [r7, #16]
}
 80042de:	bf00      	nop
 80042e0:	e7fe      	b.n	80042e0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80042e2:	683b      	ldr	r3, [r7, #0]
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d10a      	bne.n	80042fe <xTaskCheckForTimeOut+0x42>
	__asm volatile
 80042e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042ec:	f383 8811 	msr	BASEPRI, r3
 80042f0:	f3bf 8f6f 	isb	sy
 80042f4:	f3bf 8f4f 	dsb	sy
 80042f8:	60fb      	str	r3, [r7, #12]
}
 80042fa:	bf00      	nop
 80042fc:	e7fe      	b.n	80042fc <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 80042fe:	f001 f8f1 	bl	80054e4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8004302:	4b1d      	ldr	r3, [pc, #116]	; (8004378 <xTaskCheckForTimeOut+0xbc>)
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	685b      	ldr	r3, [r3, #4]
 800430c:	69ba      	ldr	r2, [r7, #24]
 800430e:	1ad3      	subs	r3, r2, r3
 8004310:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8004312:	683b      	ldr	r3, [r7, #0]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	f1b3 3fff 	cmp.w	r3, #4294967295
 800431a:	d102      	bne.n	8004322 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800431c:	2300      	movs	r3, #0
 800431e:	61fb      	str	r3, [r7, #28]
 8004320:	e023      	b.n	800436a <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681a      	ldr	r2, [r3, #0]
 8004326:	4b15      	ldr	r3, [pc, #84]	; (800437c <xTaskCheckForTimeOut+0xc0>)
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	429a      	cmp	r2, r3
 800432c:	d007      	beq.n	800433e <xTaskCheckForTimeOut+0x82>
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	685b      	ldr	r3, [r3, #4]
 8004332:	69ba      	ldr	r2, [r7, #24]
 8004334:	429a      	cmp	r2, r3
 8004336:	d302      	bcc.n	800433e <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8004338:	2301      	movs	r3, #1
 800433a:	61fb      	str	r3, [r7, #28]
 800433c:	e015      	b.n	800436a <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800433e:	683b      	ldr	r3, [r7, #0]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	697a      	ldr	r2, [r7, #20]
 8004344:	429a      	cmp	r2, r3
 8004346:	d20b      	bcs.n	8004360 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8004348:	683b      	ldr	r3, [r7, #0]
 800434a:	681a      	ldr	r2, [r3, #0]
 800434c:	697b      	ldr	r3, [r7, #20]
 800434e:	1ad2      	subs	r2, r2, r3
 8004350:	683b      	ldr	r3, [r7, #0]
 8004352:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8004354:	6878      	ldr	r0, [r7, #4]
 8004356:	f7ff ff9b 	bl	8004290 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800435a:	2300      	movs	r3, #0
 800435c:	61fb      	str	r3, [r7, #28]
 800435e:	e004      	b.n	800436a <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8004360:	683b      	ldr	r3, [r7, #0]
 8004362:	2200      	movs	r2, #0
 8004364:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8004366:	2301      	movs	r3, #1
 8004368:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800436a:	f001 f8eb 	bl	8005544 <vPortExitCritical>

	return xReturn;
 800436e:	69fb      	ldr	r3, [r7, #28]
}
 8004370:	4618      	mov	r0, r3
 8004372:	3720      	adds	r7, #32
 8004374:	46bd      	mov	sp, r7
 8004376:	bd80      	pop	{r7, pc}
 8004378:	2000019c 	.word	0x2000019c
 800437c:	200001b0 	.word	0x200001b0

08004380 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8004380:	b480      	push	{r7}
 8004382:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8004384:	4b03      	ldr	r3, [pc, #12]	; (8004394 <vTaskMissedYield+0x14>)
 8004386:	2201      	movs	r2, #1
 8004388:	601a      	str	r2, [r3, #0]
}
 800438a:	bf00      	nop
 800438c:	46bd      	mov	sp, r7
 800438e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004392:	4770      	bx	lr
 8004394:	200001ac 	.word	0x200001ac

08004398 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004398:	b580      	push	{r7, lr}
 800439a:	b082      	sub	sp, #8
 800439c:	af00      	add	r7, sp, #0
 800439e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80043a0:	f000 f852 	bl	8004448 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80043a4:	4b06      	ldr	r3, [pc, #24]	; (80043c0 <prvIdleTask+0x28>)
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	2b01      	cmp	r3, #1
 80043aa:	d9f9      	bls.n	80043a0 <prvIdleTask+0x8>
			{
				taskYIELD();
 80043ac:	4b05      	ldr	r3, [pc, #20]	; (80043c4 <prvIdleTask+0x2c>)
 80043ae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80043b2:	601a      	str	r2, [r3, #0]
 80043b4:	f3bf 8f4f 	dsb	sy
 80043b8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80043bc:	e7f0      	b.n	80043a0 <prvIdleTask+0x8>
 80043be:	bf00      	nop
 80043c0:	2000009c 	.word	0x2000009c
 80043c4:	e000ed04 	.word	0xe000ed04

080043c8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80043c8:	b580      	push	{r7, lr}
 80043ca:	b082      	sub	sp, #8
 80043cc:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80043ce:	2300      	movs	r3, #0
 80043d0:	607b      	str	r3, [r7, #4]
 80043d2:	e00c      	b.n	80043ee <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80043d4:	687a      	ldr	r2, [r7, #4]
 80043d6:	4613      	mov	r3, r2
 80043d8:	009b      	lsls	r3, r3, #2
 80043da:	4413      	add	r3, r2
 80043dc:	009b      	lsls	r3, r3, #2
 80043de:	4a12      	ldr	r2, [pc, #72]	; (8004428 <prvInitialiseTaskLists+0x60>)
 80043e0:	4413      	add	r3, r2
 80043e2:	4618      	mov	r0, r3
 80043e4:	f7fe fa30 	bl	8002848 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	3301      	adds	r3, #1
 80043ec:	607b      	str	r3, [r7, #4]
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	2b06      	cmp	r3, #6
 80043f2:	d9ef      	bls.n	80043d4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80043f4:	480d      	ldr	r0, [pc, #52]	; (800442c <prvInitialiseTaskLists+0x64>)
 80043f6:	f7fe fa27 	bl	8002848 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80043fa:	480d      	ldr	r0, [pc, #52]	; (8004430 <prvInitialiseTaskLists+0x68>)
 80043fc:	f7fe fa24 	bl	8002848 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004400:	480c      	ldr	r0, [pc, #48]	; (8004434 <prvInitialiseTaskLists+0x6c>)
 8004402:	f7fe fa21 	bl	8002848 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8004406:	480c      	ldr	r0, [pc, #48]	; (8004438 <prvInitialiseTaskLists+0x70>)
 8004408:	f7fe fa1e 	bl	8002848 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800440c:	480b      	ldr	r0, [pc, #44]	; (800443c <prvInitialiseTaskLists+0x74>)
 800440e:	f7fe fa1b 	bl	8002848 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8004412:	4b0b      	ldr	r3, [pc, #44]	; (8004440 <prvInitialiseTaskLists+0x78>)
 8004414:	4a05      	ldr	r2, [pc, #20]	; (800442c <prvInitialiseTaskLists+0x64>)
 8004416:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004418:	4b0a      	ldr	r3, [pc, #40]	; (8004444 <prvInitialiseTaskLists+0x7c>)
 800441a:	4a05      	ldr	r2, [pc, #20]	; (8004430 <prvInitialiseTaskLists+0x68>)
 800441c:	601a      	str	r2, [r3, #0]
}
 800441e:	bf00      	nop
 8004420:	3708      	adds	r7, #8
 8004422:	46bd      	mov	sp, r7
 8004424:	bd80      	pop	{r7, pc}
 8004426:	bf00      	nop
 8004428:	2000009c 	.word	0x2000009c
 800442c:	20000128 	.word	0x20000128
 8004430:	2000013c 	.word	0x2000013c
 8004434:	20000158 	.word	0x20000158
 8004438:	2000016c 	.word	0x2000016c
 800443c:	20000184 	.word	0x20000184
 8004440:	20000150 	.word	0x20000150
 8004444:	20000154 	.word	0x20000154

08004448 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004448:	b580      	push	{r7, lr}
 800444a:	b082      	sub	sp, #8
 800444c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800444e:	e019      	b.n	8004484 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8004450:	f001 f848 	bl	80054e4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004454:	4b10      	ldr	r3, [pc, #64]	; (8004498 <prvCheckTasksWaitingTermination+0x50>)
 8004456:	68db      	ldr	r3, [r3, #12]
 8004458:	68db      	ldr	r3, [r3, #12]
 800445a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	3304      	adds	r3, #4
 8004460:	4618      	mov	r0, r3
 8004462:	f7fe fa7b 	bl	800295c <uxListRemove>
				--uxCurrentNumberOfTasks;
 8004466:	4b0d      	ldr	r3, [pc, #52]	; (800449c <prvCheckTasksWaitingTermination+0x54>)
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	3b01      	subs	r3, #1
 800446c:	4a0b      	ldr	r2, [pc, #44]	; (800449c <prvCheckTasksWaitingTermination+0x54>)
 800446e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004470:	4b0b      	ldr	r3, [pc, #44]	; (80044a0 <prvCheckTasksWaitingTermination+0x58>)
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	3b01      	subs	r3, #1
 8004476:	4a0a      	ldr	r2, [pc, #40]	; (80044a0 <prvCheckTasksWaitingTermination+0x58>)
 8004478:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800447a:	f001 f863 	bl	8005544 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800447e:	6878      	ldr	r0, [r7, #4]
 8004480:	f000 f8e4 	bl	800464c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004484:	4b06      	ldr	r3, [pc, #24]	; (80044a0 <prvCheckTasksWaitingTermination+0x58>)
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	2b00      	cmp	r3, #0
 800448a:	d1e1      	bne.n	8004450 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800448c:	bf00      	nop
 800448e:	bf00      	nop
 8004490:	3708      	adds	r7, #8
 8004492:	46bd      	mov	sp, r7
 8004494:	bd80      	pop	{r7, pc}
 8004496:	bf00      	nop
 8004498:	2000016c 	.word	0x2000016c
 800449c:	20000198 	.word	0x20000198
 80044a0:	20000180 	.word	0x20000180

080044a4 <vTaskGetInfo>:
/*-----------------------------------------------------------*/

#if( configUSE_TRACE_FACILITY == 1 )

	void vTaskGetInfo( TaskHandle_t xTask, TaskStatus_t *pxTaskStatus, BaseType_t xGetFreeStackSpace, eTaskState eState )
	{
 80044a4:	b580      	push	{r7, lr}
 80044a6:	b086      	sub	sp, #24
 80044a8:	af00      	add	r7, sp, #0
 80044aa:	60f8      	str	r0, [r7, #12]
 80044ac:	60b9      	str	r1, [r7, #8]
 80044ae:	607a      	str	r2, [r7, #4]
 80044b0:	70fb      	strb	r3, [r7, #3]
	TCB_t *pxTCB;

		/* xTask is NULL then get the state of the calling task. */
		pxTCB = prvGetTCBFromHandle( xTask );
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d102      	bne.n	80044be <vTaskGetInfo+0x1a>
 80044b8:	4b2c      	ldr	r3, [pc, #176]	; (800456c <vTaskGetInfo+0xc8>)
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	e000      	b.n	80044c0 <vTaskGetInfo+0x1c>
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	617b      	str	r3, [r7, #20]

		pxTaskStatus->xHandle = ( TaskHandle_t ) pxTCB;
 80044c2:	68bb      	ldr	r3, [r7, #8]
 80044c4:	697a      	ldr	r2, [r7, #20]
 80044c6:	601a      	str	r2, [r3, #0]
		pxTaskStatus->pcTaskName = ( const char * ) &( pxTCB->pcTaskName [ 0 ] );
 80044c8:	697b      	ldr	r3, [r7, #20]
 80044ca:	f103 0234 	add.w	r2, r3, #52	; 0x34
 80044ce:	68bb      	ldr	r3, [r7, #8]
 80044d0:	605a      	str	r2, [r3, #4]
		pxTaskStatus->uxCurrentPriority = pxTCB->uxPriority;
 80044d2:	697b      	ldr	r3, [r7, #20]
 80044d4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80044d6:	68bb      	ldr	r3, [r7, #8]
 80044d8:	611a      	str	r2, [r3, #16]
		pxTaskStatus->pxStackBase = pxTCB->pxStack;
 80044da:	697b      	ldr	r3, [r7, #20]
 80044dc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80044de:	68bb      	ldr	r3, [r7, #8]
 80044e0:	61da      	str	r2, [r3, #28]
		pxTaskStatus->xTaskNumber = pxTCB->uxTCBNumber;
 80044e2:	697b      	ldr	r3, [r7, #20]
 80044e4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80044e6:	68bb      	ldr	r3, [r7, #8]
 80044e8:	609a      	str	r2, [r3, #8]

		#if ( configUSE_MUTEXES == 1 )
		{
			pxTaskStatus->uxBasePriority = pxTCB->uxBasePriority;
 80044ea:	697b      	ldr	r3, [r7, #20]
 80044ec:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80044ee:	68bb      	ldr	r3, [r7, #8]
 80044f0:	615a      	str	r2, [r3, #20]
		{
			pxTaskStatus->ulRunTimeCounter = pxTCB->ulRunTimeCounter;
		}
		#else
		{
			pxTaskStatus->ulRunTimeCounter = 0;
 80044f2:	68bb      	ldr	r3, [r7, #8]
 80044f4:	2200      	movs	r2, #0
 80044f6:	619a      	str	r2, [r3, #24]
		#endif

		/* Obtaining the task state is a little fiddly, so is only done if the
		value of eState passed into this function is eInvalid - otherwise the
		state is just set to whatever is passed in. */
		if( eState != eInvalid )
 80044f8:	78fb      	ldrb	r3, [r7, #3]
 80044fa:	2b05      	cmp	r3, #5
 80044fc:	d01a      	beq.n	8004534 <vTaskGetInfo+0x90>
		{
			if( pxTCB == pxCurrentTCB )
 80044fe:	4b1b      	ldr	r3, [pc, #108]	; (800456c <vTaskGetInfo+0xc8>)
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	697a      	ldr	r2, [r7, #20]
 8004504:	429a      	cmp	r2, r3
 8004506:	d103      	bne.n	8004510 <vTaskGetInfo+0x6c>
			{
				pxTaskStatus->eCurrentState = eRunning;
 8004508:	68bb      	ldr	r3, [r7, #8]
 800450a:	2200      	movs	r2, #0
 800450c:	731a      	strb	r2, [r3, #12]
 800450e:	e018      	b.n	8004542 <vTaskGetInfo+0x9e>
			}
			else
			{
				pxTaskStatus->eCurrentState = eState;
 8004510:	68bb      	ldr	r3, [r7, #8]
 8004512:	78fa      	ldrb	r2, [r7, #3]
 8004514:	731a      	strb	r2, [r3, #12]
				#if ( INCLUDE_vTaskSuspend == 1 )
				{
					/* If the task is in the suspended list then there is a
					chance it is actually just blocked indefinitely - so really
					it should be reported as being in the Blocked state. */
					if( eState == eSuspended )
 8004516:	78fb      	ldrb	r3, [r7, #3]
 8004518:	2b03      	cmp	r3, #3
 800451a:	d112      	bne.n	8004542 <vTaskGetInfo+0x9e>
					{
						vTaskSuspendAll();
 800451c:	f7ff fbaa 	bl	8003c74 <vTaskSuspendAll>
						{
							if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004520:	697b      	ldr	r3, [r7, #20]
 8004522:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004524:	2b00      	cmp	r3, #0
 8004526:	d002      	beq.n	800452e <vTaskGetInfo+0x8a>
							{
								pxTaskStatus->eCurrentState = eBlocked;
 8004528:	68bb      	ldr	r3, [r7, #8]
 800452a:	2202      	movs	r2, #2
 800452c:	731a      	strb	r2, [r3, #12]
							}
						}
						( void ) xTaskResumeAll();
 800452e:	f7ff fbaf 	bl	8003c90 <xTaskResumeAll>
 8004532:	e006      	b.n	8004542 <vTaskGetInfo+0x9e>
				#endif /* INCLUDE_vTaskSuspend */
			}
		}
		else
		{
			pxTaskStatus->eCurrentState = eTaskGetState( pxTCB );
 8004534:	6978      	ldr	r0, [r7, #20]
 8004536:	f7ff fae9 	bl	8003b0c <eTaskGetState>
 800453a:	4603      	mov	r3, r0
 800453c:	461a      	mov	r2, r3
 800453e:	68bb      	ldr	r3, [r7, #8]
 8004540:	731a      	strb	r2, [r3, #12]
		}

		/* Obtaining the stack space takes some time, so the xGetFreeStackSpace
		parameter is provided to allow it to be skipped. */
		if( xGetFreeStackSpace != pdFALSE )
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	2b00      	cmp	r3, #0
 8004546:	d009      	beq.n	800455c <vTaskGetInfo+0xb8>
			{
				pxTaskStatus->usStackHighWaterMark = prvTaskCheckFreeStackSpace( ( uint8_t * ) pxTCB->pxEndOfStack );
			}
			#else
			{
				pxTaskStatus->usStackHighWaterMark = prvTaskCheckFreeStackSpace( ( uint8_t * ) pxTCB->pxStack );
 8004548:	697b      	ldr	r3, [r7, #20]
 800454a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800454c:	4618      	mov	r0, r3
 800454e:	f000 f861 	bl	8004614 <prvTaskCheckFreeStackSpace>
 8004552:	4603      	mov	r3, r0
 8004554:	461a      	mov	r2, r3
 8004556:	68bb      	ldr	r3, [r7, #8]
 8004558:	841a      	strh	r2, [r3, #32]
		}
		else
		{
			pxTaskStatus->usStackHighWaterMark = 0;
		}
	}
 800455a:	e002      	b.n	8004562 <vTaskGetInfo+0xbe>
			pxTaskStatus->usStackHighWaterMark = 0;
 800455c:	68bb      	ldr	r3, [r7, #8]
 800455e:	2200      	movs	r2, #0
 8004560:	841a      	strh	r2, [r3, #32]
	}
 8004562:	bf00      	nop
 8004564:	3718      	adds	r7, #24
 8004566:	46bd      	mov	sp, r7
 8004568:	bd80      	pop	{r7, pc}
 800456a:	bf00      	nop
 800456c:	20000098 	.word	0x20000098

08004570 <prvListTasksWithinSingleList>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	static UBaseType_t prvListTasksWithinSingleList( TaskStatus_t *pxTaskStatusArray, List_t *pxList, eTaskState eState )
	{
 8004570:	b580      	push	{r7, lr}
 8004572:	b08a      	sub	sp, #40	; 0x28
 8004574:	af00      	add	r7, sp, #0
 8004576:	60f8      	str	r0, [r7, #12]
 8004578:	60b9      	str	r1, [r7, #8]
 800457a:	4613      	mov	r3, r2
 800457c:	71fb      	strb	r3, [r7, #7]
	configLIST_VOLATILE TCB_t *pxNextTCB, *pxFirstTCB;
	UBaseType_t uxTask = 0;
 800457e:	2300      	movs	r3, #0
 8004580:	627b      	str	r3, [r7, #36]	; 0x24

		if( listCURRENT_LIST_LENGTH( pxList ) > ( UBaseType_t ) 0 )
 8004582:	68bb      	ldr	r3, [r7, #8]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	2b00      	cmp	r3, #0
 8004588:	d03f      	beq.n	800460a <prvListTasksWithinSingleList+0x9a>
		{
			listGET_OWNER_OF_NEXT_ENTRY( pxFirstTCB, pxList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800458a:	68bb      	ldr	r3, [r7, #8]
 800458c:	623b      	str	r3, [r7, #32]
 800458e:	6a3b      	ldr	r3, [r7, #32]
 8004590:	685b      	ldr	r3, [r3, #4]
 8004592:	685a      	ldr	r2, [r3, #4]
 8004594:	6a3b      	ldr	r3, [r7, #32]
 8004596:	605a      	str	r2, [r3, #4]
 8004598:	6a3b      	ldr	r3, [r7, #32]
 800459a:	685a      	ldr	r2, [r3, #4]
 800459c:	6a3b      	ldr	r3, [r7, #32]
 800459e:	3308      	adds	r3, #8
 80045a0:	429a      	cmp	r2, r3
 80045a2:	d104      	bne.n	80045ae <prvListTasksWithinSingleList+0x3e>
 80045a4:	6a3b      	ldr	r3, [r7, #32]
 80045a6:	685b      	ldr	r3, [r3, #4]
 80045a8:	685a      	ldr	r2, [r3, #4]
 80045aa:	6a3b      	ldr	r3, [r7, #32]
 80045ac:	605a      	str	r2, [r3, #4]
 80045ae:	6a3b      	ldr	r3, [r7, #32]
 80045b0:	685b      	ldr	r3, [r3, #4]
 80045b2:	68db      	ldr	r3, [r3, #12]
 80045b4:	61fb      	str	r3, [r7, #28]
			pxTaskStatusArray array for each task that is referenced from
			pxList.  See the definition of TaskStatus_t in task.h for the
			meaning of each TaskStatus_t structure member. */
			do
			{
				listGET_OWNER_OF_NEXT_ENTRY( pxNextTCB, pxList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80045b6:	68bb      	ldr	r3, [r7, #8]
 80045b8:	61bb      	str	r3, [r7, #24]
 80045ba:	69bb      	ldr	r3, [r7, #24]
 80045bc:	685b      	ldr	r3, [r3, #4]
 80045be:	685a      	ldr	r2, [r3, #4]
 80045c0:	69bb      	ldr	r3, [r7, #24]
 80045c2:	605a      	str	r2, [r3, #4]
 80045c4:	69bb      	ldr	r3, [r7, #24]
 80045c6:	685a      	ldr	r2, [r3, #4]
 80045c8:	69bb      	ldr	r3, [r7, #24]
 80045ca:	3308      	adds	r3, #8
 80045cc:	429a      	cmp	r2, r3
 80045ce:	d104      	bne.n	80045da <prvListTasksWithinSingleList+0x6a>
 80045d0:	69bb      	ldr	r3, [r7, #24]
 80045d2:	685b      	ldr	r3, [r3, #4]
 80045d4:	685a      	ldr	r2, [r3, #4]
 80045d6:	69bb      	ldr	r3, [r7, #24]
 80045d8:	605a      	str	r2, [r3, #4]
 80045da:	69bb      	ldr	r3, [r7, #24]
 80045dc:	685b      	ldr	r3, [r3, #4]
 80045de:	68db      	ldr	r3, [r3, #12]
 80045e0:	617b      	str	r3, [r7, #20]
				vTaskGetInfo( ( TaskHandle_t ) pxNextTCB, &( pxTaskStatusArray[ uxTask ] ), pdTRUE, eState );
 80045e2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80045e4:	4613      	mov	r3, r2
 80045e6:	00db      	lsls	r3, r3, #3
 80045e8:	4413      	add	r3, r2
 80045ea:	009b      	lsls	r3, r3, #2
 80045ec:	461a      	mov	r2, r3
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	1899      	adds	r1, r3, r2
 80045f2:	79fb      	ldrb	r3, [r7, #7]
 80045f4:	2201      	movs	r2, #1
 80045f6:	6978      	ldr	r0, [r7, #20]
 80045f8:	f7ff ff54 	bl	80044a4 <vTaskGetInfo>
				uxTask++;
 80045fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045fe:	3301      	adds	r3, #1
 8004600:	627b      	str	r3, [r7, #36]	; 0x24
			} while( pxNextTCB != pxFirstTCB );
 8004602:	697a      	ldr	r2, [r7, #20]
 8004604:	69fb      	ldr	r3, [r7, #28]
 8004606:	429a      	cmp	r2, r3
 8004608:	d1d5      	bne.n	80045b6 <prvListTasksWithinSingleList+0x46>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return uxTask;
 800460a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 800460c:	4618      	mov	r0, r3
 800460e:	3728      	adds	r7, #40	; 0x28
 8004610:	46bd      	mov	sp, r7
 8004612:	bd80      	pop	{r7, pc}

08004614 <prvTaskCheckFreeStackSpace>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark2 == 1 ) )

	static configSTACK_DEPTH_TYPE prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
 8004614:	b480      	push	{r7}
 8004616:	b085      	sub	sp, #20
 8004618:	af00      	add	r7, sp, #0
 800461a:	6078      	str	r0, [r7, #4]
	uint32_t ulCount = 0U;
 800461c:	2300      	movs	r3, #0
 800461e:	60fb      	str	r3, [r7, #12]

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 8004620:	e005      	b.n	800462e <prvTaskCheckFreeStackSpace+0x1a>
		{
			pucStackByte -= portSTACK_GROWTH;
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	3301      	adds	r3, #1
 8004626:	607b      	str	r3, [r7, #4]
			ulCount++;
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	3301      	adds	r3, #1
 800462c:	60fb      	str	r3, [r7, #12]
		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	781b      	ldrb	r3, [r3, #0]
 8004632:	2ba5      	cmp	r3, #165	; 0xa5
 8004634:	d0f5      	beq.n	8004622 <prvTaskCheckFreeStackSpace+0xe>
		}

		ulCount /= ( uint32_t ) sizeof( StackType_t ); /*lint !e961 Casting is not redundant on smaller architectures. */
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	089b      	lsrs	r3, r3, #2
 800463a:	60fb      	str	r3, [r7, #12]

		return ( configSTACK_DEPTH_TYPE ) ulCount;
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	b29b      	uxth	r3, r3
	}
 8004640:	4618      	mov	r0, r3
 8004642:	3714      	adds	r7, #20
 8004644:	46bd      	mov	sp, r7
 8004646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800464a:	4770      	bx	lr

0800464c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800464c:	b580      	push	{r7, lr}
 800464e:	b082      	sub	sp, #8
 8004650:	af00      	add	r7, sp, #0
 8004652:	6078      	str	r0, [r7, #4]

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004658:	4618      	mov	r0, r3
 800465a:	f001 f931 	bl	80058c0 <vPortFree>
			vPortFree( pxTCB );
 800465e:	6878      	ldr	r0, [r7, #4]
 8004660:	f001 f92e 	bl	80058c0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8004664:	bf00      	nop
 8004666:	3708      	adds	r7, #8
 8004668:	46bd      	mov	sp, r7
 800466a:	bd80      	pop	{r7, pc}

0800466c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800466c:	b480      	push	{r7}
 800466e:	b083      	sub	sp, #12
 8004670:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004672:	4b0c      	ldr	r3, [pc, #48]	; (80046a4 <prvResetNextTaskUnblockTime+0x38>)
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	2b00      	cmp	r3, #0
 800467a:	d104      	bne.n	8004686 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800467c:	4b0a      	ldr	r3, [pc, #40]	; (80046a8 <prvResetNextTaskUnblockTime+0x3c>)
 800467e:	f04f 32ff 	mov.w	r2, #4294967295
 8004682:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8004684:	e008      	b.n	8004698 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004686:	4b07      	ldr	r3, [pc, #28]	; (80046a4 <prvResetNextTaskUnblockTime+0x38>)
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	68db      	ldr	r3, [r3, #12]
 800468c:	68db      	ldr	r3, [r3, #12]
 800468e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	685b      	ldr	r3, [r3, #4]
 8004694:	4a04      	ldr	r2, [pc, #16]	; (80046a8 <prvResetNextTaskUnblockTime+0x3c>)
 8004696:	6013      	str	r3, [r2, #0]
}
 8004698:	bf00      	nop
 800469a:	370c      	adds	r7, #12
 800469c:	46bd      	mov	sp, r7
 800469e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a2:	4770      	bx	lr
 80046a4:	20000150 	.word	0x20000150
 80046a8:	200001b8 	.word	0x200001b8

080046ac <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80046ac:	b480      	push	{r7}
 80046ae:	b083      	sub	sp, #12
 80046b0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80046b2:	4b0b      	ldr	r3, [pc, #44]	; (80046e0 <xTaskGetSchedulerState+0x34>)
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d102      	bne.n	80046c0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80046ba:	2301      	movs	r3, #1
 80046bc:	607b      	str	r3, [r7, #4]
 80046be:	e008      	b.n	80046d2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80046c0:	4b08      	ldr	r3, [pc, #32]	; (80046e4 <xTaskGetSchedulerState+0x38>)
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d102      	bne.n	80046ce <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80046c8:	2302      	movs	r3, #2
 80046ca:	607b      	str	r3, [r7, #4]
 80046cc:	e001      	b.n	80046d2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80046ce:	2300      	movs	r3, #0
 80046d0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80046d2:	687b      	ldr	r3, [r7, #4]
	}
 80046d4:	4618      	mov	r0, r3
 80046d6:	370c      	adds	r7, #12
 80046d8:	46bd      	mov	sp, r7
 80046da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046de:	4770      	bx	lr
 80046e0:	200001a4 	.word	0x200001a4
 80046e4:	200001c0 	.word	0x200001c0

080046e8 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80046e8:	b580      	push	{r7, lr}
 80046ea:	b084      	sub	sp, #16
 80046ec:	af00      	add	r7, sp, #0
 80046ee:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80046f4:	2300      	movs	r3, #0
 80046f6:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d05e      	beq.n	80047bc <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80046fe:	68bb      	ldr	r3, [r7, #8]
 8004700:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004702:	4b31      	ldr	r3, [pc, #196]	; (80047c8 <xTaskPriorityInherit+0xe0>)
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004708:	429a      	cmp	r2, r3
 800470a:	d24e      	bcs.n	80047aa <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800470c:	68bb      	ldr	r3, [r7, #8]
 800470e:	699b      	ldr	r3, [r3, #24]
 8004710:	2b00      	cmp	r3, #0
 8004712:	db06      	blt.n	8004722 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004714:	4b2c      	ldr	r3, [pc, #176]	; (80047c8 <xTaskPriorityInherit+0xe0>)
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800471a:	f1c3 0207 	rsb	r2, r3, #7
 800471e:	68bb      	ldr	r3, [r7, #8]
 8004720:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8004722:	68bb      	ldr	r3, [r7, #8]
 8004724:	6959      	ldr	r1, [r3, #20]
 8004726:	68bb      	ldr	r3, [r7, #8]
 8004728:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800472a:	4613      	mov	r3, r2
 800472c:	009b      	lsls	r3, r3, #2
 800472e:	4413      	add	r3, r2
 8004730:	009b      	lsls	r3, r3, #2
 8004732:	4a26      	ldr	r2, [pc, #152]	; (80047cc <xTaskPriorityInherit+0xe4>)
 8004734:	4413      	add	r3, r2
 8004736:	4299      	cmp	r1, r3
 8004738:	d12f      	bne.n	800479a <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800473a:	68bb      	ldr	r3, [r7, #8]
 800473c:	3304      	adds	r3, #4
 800473e:	4618      	mov	r0, r3
 8004740:	f7fe f90c 	bl	800295c <uxListRemove>
 8004744:	4603      	mov	r3, r0
 8004746:	2b00      	cmp	r3, #0
 8004748:	d10a      	bne.n	8004760 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 800474a:	68bb      	ldr	r3, [r7, #8]
 800474c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800474e:	2201      	movs	r2, #1
 8004750:	fa02 f303 	lsl.w	r3, r2, r3
 8004754:	43da      	mvns	r2, r3
 8004756:	4b1e      	ldr	r3, [pc, #120]	; (80047d0 <xTaskPriorityInherit+0xe8>)
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	4013      	ands	r3, r2
 800475c:	4a1c      	ldr	r2, [pc, #112]	; (80047d0 <xTaskPriorityInherit+0xe8>)
 800475e:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8004760:	4b19      	ldr	r3, [pc, #100]	; (80047c8 <xTaskPriorityInherit+0xe0>)
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004766:	68bb      	ldr	r3, [r7, #8]
 8004768:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800476a:	68bb      	ldr	r3, [r7, #8]
 800476c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800476e:	2201      	movs	r2, #1
 8004770:	409a      	lsls	r2, r3
 8004772:	4b17      	ldr	r3, [pc, #92]	; (80047d0 <xTaskPriorityInherit+0xe8>)
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	4313      	orrs	r3, r2
 8004778:	4a15      	ldr	r2, [pc, #84]	; (80047d0 <xTaskPriorityInherit+0xe8>)
 800477a:	6013      	str	r3, [r2, #0]
 800477c:	68bb      	ldr	r3, [r7, #8]
 800477e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004780:	4613      	mov	r3, r2
 8004782:	009b      	lsls	r3, r3, #2
 8004784:	4413      	add	r3, r2
 8004786:	009b      	lsls	r3, r3, #2
 8004788:	4a10      	ldr	r2, [pc, #64]	; (80047cc <xTaskPriorityInherit+0xe4>)
 800478a:	441a      	add	r2, r3
 800478c:	68bb      	ldr	r3, [r7, #8]
 800478e:	3304      	adds	r3, #4
 8004790:	4619      	mov	r1, r3
 8004792:	4610      	mov	r0, r2
 8004794:	f7fe f885 	bl	80028a2 <vListInsertEnd>
 8004798:	e004      	b.n	80047a4 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800479a:	4b0b      	ldr	r3, [pc, #44]	; (80047c8 <xTaskPriorityInherit+0xe0>)
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80047a0:	68bb      	ldr	r3, [r7, #8]
 80047a2:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80047a4:	2301      	movs	r3, #1
 80047a6:	60fb      	str	r3, [r7, #12]
 80047a8:	e008      	b.n	80047bc <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80047aa:	68bb      	ldr	r3, [r7, #8]
 80047ac:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80047ae:	4b06      	ldr	r3, [pc, #24]	; (80047c8 <xTaskPriorityInherit+0xe0>)
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047b4:	429a      	cmp	r2, r3
 80047b6:	d201      	bcs.n	80047bc <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 80047b8:	2301      	movs	r3, #1
 80047ba:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80047bc:	68fb      	ldr	r3, [r7, #12]
	}
 80047be:	4618      	mov	r0, r3
 80047c0:	3710      	adds	r7, #16
 80047c2:	46bd      	mov	sp, r7
 80047c4:	bd80      	pop	{r7, pc}
 80047c6:	bf00      	nop
 80047c8:	20000098 	.word	0x20000098
 80047cc:	2000009c 	.word	0x2000009c
 80047d0:	200001a0 	.word	0x200001a0

080047d4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80047d4:	b580      	push	{r7, lr}
 80047d6:	b086      	sub	sp, #24
 80047d8:	af00      	add	r7, sp, #0
 80047da:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80047e0:	2300      	movs	r3, #0
 80047e2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d06e      	beq.n	80048c8 <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80047ea:	4b3a      	ldr	r3, [pc, #232]	; (80048d4 <xTaskPriorityDisinherit+0x100>)
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	693a      	ldr	r2, [r7, #16]
 80047f0:	429a      	cmp	r2, r3
 80047f2:	d00a      	beq.n	800480a <xTaskPriorityDisinherit+0x36>
	__asm volatile
 80047f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047f8:	f383 8811 	msr	BASEPRI, r3
 80047fc:	f3bf 8f6f 	isb	sy
 8004800:	f3bf 8f4f 	dsb	sy
 8004804:	60fb      	str	r3, [r7, #12]
}
 8004806:	bf00      	nop
 8004808:	e7fe      	b.n	8004808 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800480a:	693b      	ldr	r3, [r7, #16]
 800480c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800480e:	2b00      	cmp	r3, #0
 8004810:	d10a      	bne.n	8004828 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8004812:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004816:	f383 8811 	msr	BASEPRI, r3
 800481a:	f3bf 8f6f 	isb	sy
 800481e:	f3bf 8f4f 	dsb	sy
 8004822:	60bb      	str	r3, [r7, #8]
}
 8004824:	bf00      	nop
 8004826:	e7fe      	b.n	8004826 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8004828:	693b      	ldr	r3, [r7, #16]
 800482a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800482c:	1e5a      	subs	r2, r3, #1
 800482e:	693b      	ldr	r3, [r7, #16]
 8004830:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8004832:	693b      	ldr	r3, [r7, #16]
 8004834:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004836:	693b      	ldr	r3, [r7, #16]
 8004838:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800483a:	429a      	cmp	r2, r3
 800483c:	d044      	beq.n	80048c8 <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800483e:	693b      	ldr	r3, [r7, #16]
 8004840:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004842:	2b00      	cmp	r3, #0
 8004844:	d140      	bne.n	80048c8 <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004846:	693b      	ldr	r3, [r7, #16]
 8004848:	3304      	adds	r3, #4
 800484a:	4618      	mov	r0, r3
 800484c:	f7fe f886 	bl	800295c <uxListRemove>
 8004850:	4603      	mov	r3, r0
 8004852:	2b00      	cmp	r3, #0
 8004854:	d115      	bne.n	8004882 <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8004856:	693b      	ldr	r3, [r7, #16]
 8004858:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800485a:	491f      	ldr	r1, [pc, #124]	; (80048d8 <xTaskPriorityDisinherit+0x104>)
 800485c:	4613      	mov	r3, r2
 800485e:	009b      	lsls	r3, r3, #2
 8004860:	4413      	add	r3, r2
 8004862:	009b      	lsls	r3, r3, #2
 8004864:	440b      	add	r3, r1
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	2b00      	cmp	r3, #0
 800486a:	d10a      	bne.n	8004882 <xTaskPriorityDisinherit+0xae>
 800486c:	693b      	ldr	r3, [r7, #16]
 800486e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004870:	2201      	movs	r2, #1
 8004872:	fa02 f303 	lsl.w	r3, r2, r3
 8004876:	43da      	mvns	r2, r3
 8004878:	4b18      	ldr	r3, [pc, #96]	; (80048dc <xTaskPriorityDisinherit+0x108>)
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	4013      	ands	r3, r2
 800487e:	4a17      	ldr	r2, [pc, #92]	; (80048dc <xTaskPriorityDisinherit+0x108>)
 8004880:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8004882:	693b      	ldr	r3, [r7, #16]
 8004884:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004886:	693b      	ldr	r3, [r7, #16]
 8004888:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800488a:	693b      	ldr	r3, [r7, #16]
 800488c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800488e:	f1c3 0207 	rsb	r2, r3, #7
 8004892:	693b      	ldr	r3, [r7, #16]
 8004894:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8004896:	693b      	ldr	r3, [r7, #16]
 8004898:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800489a:	2201      	movs	r2, #1
 800489c:	409a      	lsls	r2, r3
 800489e:	4b0f      	ldr	r3, [pc, #60]	; (80048dc <xTaskPriorityDisinherit+0x108>)
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	4313      	orrs	r3, r2
 80048a4:	4a0d      	ldr	r2, [pc, #52]	; (80048dc <xTaskPriorityDisinherit+0x108>)
 80048a6:	6013      	str	r3, [r2, #0]
 80048a8:	693b      	ldr	r3, [r7, #16]
 80048aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80048ac:	4613      	mov	r3, r2
 80048ae:	009b      	lsls	r3, r3, #2
 80048b0:	4413      	add	r3, r2
 80048b2:	009b      	lsls	r3, r3, #2
 80048b4:	4a08      	ldr	r2, [pc, #32]	; (80048d8 <xTaskPriorityDisinherit+0x104>)
 80048b6:	441a      	add	r2, r3
 80048b8:	693b      	ldr	r3, [r7, #16]
 80048ba:	3304      	adds	r3, #4
 80048bc:	4619      	mov	r1, r3
 80048be:	4610      	mov	r0, r2
 80048c0:	f7fd ffef 	bl	80028a2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80048c4:	2301      	movs	r3, #1
 80048c6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80048c8:	697b      	ldr	r3, [r7, #20]
	}
 80048ca:	4618      	mov	r0, r3
 80048cc:	3718      	adds	r7, #24
 80048ce:	46bd      	mov	sp, r7
 80048d0:	bd80      	pop	{r7, pc}
 80048d2:	bf00      	nop
 80048d4:	20000098 	.word	0x20000098
 80048d8:	2000009c 	.word	0x2000009c
 80048dc:	200001a0 	.word	0x200001a0

080048e0 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 80048e0:	b580      	push	{r7, lr}
 80048e2:	b088      	sub	sp, #32
 80048e4:	af00      	add	r7, sp, #0
 80048e6:	6078      	str	r0, [r7, #4]
 80048e8:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 80048ee:	2301      	movs	r3, #1
 80048f0:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d077      	beq.n	80049e8 <vTaskPriorityDisinheritAfterTimeout+0x108>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 80048f8:	69bb      	ldr	r3, [r7, #24]
 80048fa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d10a      	bne.n	8004916 <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 8004900:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004904:	f383 8811 	msr	BASEPRI, r3
 8004908:	f3bf 8f6f 	isb	sy
 800490c:	f3bf 8f4f 	dsb	sy
 8004910:	60fb      	str	r3, [r7, #12]
}
 8004912:	bf00      	nop
 8004914:	e7fe      	b.n	8004914 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8004916:	69bb      	ldr	r3, [r7, #24]
 8004918:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800491a:	683a      	ldr	r2, [r7, #0]
 800491c:	429a      	cmp	r2, r3
 800491e:	d902      	bls.n	8004926 <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8004920:	683b      	ldr	r3, [r7, #0]
 8004922:	61fb      	str	r3, [r7, #28]
 8004924:	e002      	b.n	800492c <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8004926:	69bb      	ldr	r3, [r7, #24]
 8004928:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800492a:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800492c:	69bb      	ldr	r3, [r7, #24]
 800492e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004930:	69fa      	ldr	r2, [r7, #28]
 8004932:	429a      	cmp	r2, r3
 8004934:	d058      	beq.n	80049e8 <vTaskPriorityDisinheritAfterTimeout+0x108>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8004936:	69bb      	ldr	r3, [r7, #24]
 8004938:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800493a:	697a      	ldr	r2, [r7, #20]
 800493c:	429a      	cmp	r2, r3
 800493e:	d153      	bne.n	80049e8 <vTaskPriorityDisinheritAfterTimeout+0x108>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8004940:	4b2b      	ldr	r3, [pc, #172]	; (80049f0 <vTaskPriorityDisinheritAfterTimeout+0x110>)
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	69ba      	ldr	r2, [r7, #24]
 8004946:	429a      	cmp	r2, r3
 8004948:	d10a      	bne.n	8004960 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 800494a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800494e:	f383 8811 	msr	BASEPRI, r3
 8004952:	f3bf 8f6f 	isb	sy
 8004956:	f3bf 8f4f 	dsb	sy
 800495a:	60bb      	str	r3, [r7, #8]
}
 800495c:	bf00      	nop
 800495e:	e7fe      	b.n	800495e <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8004960:	69bb      	ldr	r3, [r7, #24]
 8004962:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004964:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8004966:	69bb      	ldr	r3, [r7, #24]
 8004968:	69fa      	ldr	r2, [r7, #28]
 800496a:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800496c:	69bb      	ldr	r3, [r7, #24]
 800496e:	699b      	ldr	r3, [r3, #24]
 8004970:	2b00      	cmp	r3, #0
 8004972:	db04      	blt.n	800497e <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004974:	69fb      	ldr	r3, [r7, #28]
 8004976:	f1c3 0207 	rsb	r2, r3, #7
 800497a:	69bb      	ldr	r3, [r7, #24]
 800497c:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800497e:	69bb      	ldr	r3, [r7, #24]
 8004980:	6959      	ldr	r1, [r3, #20]
 8004982:	693a      	ldr	r2, [r7, #16]
 8004984:	4613      	mov	r3, r2
 8004986:	009b      	lsls	r3, r3, #2
 8004988:	4413      	add	r3, r2
 800498a:	009b      	lsls	r3, r3, #2
 800498c:	4a19      	ldr	r2, [pc, #100]	; (80049f4 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 800498e:	4413      	add	r3, r2
 8004990:	4299      	cmp	r1, r3
 8004992:	d129      	bne.n	80049e8 <vTaskPriorityDisinheritAfterTimeout+0x108>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004994:	69bb      	ldr	r3, [r7, #24]
 8004996:	3304      	adds	r3, #4
 8004998:	4618      	mov	r0, r3
 800499a:	f7fd ffdf 	bl	800295c <uxListRemove>
 800499e:	4603      	mov	r3, r0
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d10a      	bne.n	80049ba <vTaskPriorityDisinheritAfterTimeout+0xda>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 80049a4:	69bb      	ldr	r3, [r7, #24]
 80049a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049a8:	2201      	movs	r2, #1
 80049aa:	fa02 f303 	lsl.w	r3, r2, r3
 80049ae:	43da      	mvns	r2, r3
 80049b0:	4b11      	ldr	r3, [pc, #68]	; (80049f8 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	4013      	ands	r3, r2
 80049b6:	4a10      	ldr	r2, [pc, #64]	; (80049f8 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 80049b8:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80049ba:	69bb      	ldr	r3, [r7, #24]
 80049bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049be:	2201      	movs	r2, #1
 80049c0:	409a      	lsls	r2, r3
 80049c2:	4b0d      	ldr	r3, [pc, #52]	; (80049f8 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	4313      	orrs	r3, r2
 80049c8:	4a0b      	ldr	r2, [pc, #44]	; (80049f8 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 80049ca:	6013      	str	r3, [r2, #0]
 80049cc:	69bb      	ldr	r3, [r7, #24]
 80049ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80049d0:	4613      	mov	r3, r2
 80049d2:	009b      	lsls	r3, r3, #2
 80049d4:	4413      	add	r3, r2
 80049d6:	009b      	lsls	r3, r3, #2
 80049d8:	4a06      	ldr	r2, [pc, #24]	; (80049f4 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 80049da:	441a      	add	r2, r3
 80049dc:	69bb      	ldr	r3, [r7, #24]
 80049de:	3304      	adds	r3, #4
 80049e0:	4619      	mov	r1, r3
 80049e2:	4610      	mov	r0, r2
 80049e4:	f7fd ff5d 	bl	80028a2 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80049e8:	bf00      	nop
 80049ea:	3720      	adds	r7, #32
 80049ec:	46bd      	mov	sp, r7
 80049ee:	bd80      	pop	{r7, pc}
 80049f0:	20000098 	.word	0x20000098
 80049f4:	2000009c 	.word	0x2000009c
 80049f8:	200001a0 	.word	0x200001a0

080049fc <prvWriteNameToBuffer>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) )

	static char *prvWriteNameToBuffer( char *pcBuffer, const char *pcTaskName )
	{
 80049fc:	b580      	push	{r7, lr}
 80049fe:	b084      	sub	sp, #16
 8004a00:	af00      	add	r7, sp, #0
 8004a02:	6078      	str	r0, [r7, #4]
 8004a04:	6039      	str	r1, [r7, #0]
	size_t x;

		/* Start by copying the entire string. */
		strcpy( pcBuffer, pcTaskName );
 8004a06:	6839      	ldr	r1, [r7, #0]
 8004a08:	6878      	ldr	r0, [r7, #4]
 8004a0a:	f001 f8e3 	bl	8005bd4 <strcpy>

		/* Pad the end of the string with spaces to ensure columns line up when
		printed out. */
		for( x = strlen( pcBuffer ); x < ( size_t ) ( configMAX_TASK_NAME_LEN - 1 ); x++ )
 8004a0e:	6878      	ldr	r0, [r7, #4]
 8004a10:	f7fb fbe6 	bl	80001e0 <strlen>
 8004a14:	60f8      	str	r0, [r7, #12]
 8004a16:	e007      	b.n	8004a28 <prvWriteNameToBuffer+0x2c>
		{
			pcBuffer[ x ] = ' ';
 8004a18:	687a      	ldr	r2, [r7, #4]
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	4413      	add	r3, r2
 8004a1e:	2220      	movs	r2, #32
 8004a20:	701a      	strb	r2, [r3, #0]
		for( x = strlen( pcBuffer ); x < ( size_t ) ( configMAX_TASK_NAME_LEN - 1 ); x++ )
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	3301      	adds	r3, #1
 8004a26:	60fb      	str	r3, [r7, #12]
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	2b0e      	cmp	r3, #14
 8004a2c:	d9f4      	bls.n	8004a18 <prvWriteNameToBuffer+0x1c>
		}

		/* Terminate. */
		pcBuffer[ x ] = ( char ) 0x00;
 8004a2e:	687a      	ldr	r2, [r7, #4]
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	4413      	add	r3, r2
 8004a34:	2200      	movs	r2, #0
 8004a36:	701a      	strb	r2, [r3, #0]

		/* Return the new end of string. */
		return &( pcBuffer[ x ] );
 8004a38:	687a      	ldr	r2, [r7, #4]
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	4413      	add	r3, r2
	}
 8004a3e:	4618      	mov	r0, r3
 8004a40:	3710      	adds	r7, #16
 8004a42:	46bd      	mov	sp, r7
 8004a44:	bd80      	pop	{r7, pc}
	...

08004a48 <vTaskList>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	void vTaskList( char * pcWriteBuffer )
	{
 8004a48:	b590      	push	{r4, r7, lr}
 8004a4a:	b089      	sub	sp, #36	; 0x24
 8004a4c:	af02      	add	r7, sp, #8
 8004a4e:	6078      	str	r0, [r7, #4]
		 * through a call to vTaskList().
		 */


		/* Make sure the write buffer does not contain a string. */
		*pcWriteBuffer = ( char ) 0x00;
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	2200      	movs	r2, #0
 8004a54:	701a      	strb	r2, [r3, #0]

		/* Take a snapshot of the number of tasks in case it changes while this
		function is executing. */
		uxArraySize = uxCurrentNumberOfTasks;
 8004a56:	4b45      	ldr	r3, [pc, #276]	; (8004b6c <vTaskList+0x124>)
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	60fb      	str	r3, [r7, #12]

		/* Allocate an array index for each task.  NOTE!  if
		configSUPPORT_DYNAMIC_ALLOCATION is set to 0 then pvPortMalloc() will
		equate to NULL. */
		pxTaskStatusArray = pvPortMalloc( uxCurrentNumberOfTasks * sizeof( TaskStatus_t ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation allocates a struct that has the alignment requirements of a pointer. */
 8004a5c:	4b43      	ldr	r3, [pc, #268]	; (8004b6c <vTaskList+0x124>)
 8004a5e:	681a      	ldr	r2, [r3, #0]
 8004a60:	4613      	mov	r3, r2
 8004a62:	00db      	lsls	r3, r3, #3
 8004a64:	4413      	add	r3, r2
 8004a66:	009b      	lsls	r3, r3, #2
 8004a68:	4618      	mov	r0, r3
 8004a6a:	f000 fe5d 	bl	8005728 <pvPortMalloc>
 8004a6e:	60b8      	str	r0, [r7, #8]

		if( pxTaskStatusArray != NULL )
 8004a70:	68bb      	ldr	r3, [r7, #8]
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d076      	beq.n	8004b64 <vTaskList+0x11c>
		{
			/* Generate the (binary) data. */
			uxArraySize = uxTaskGetSystemState( pxTaskStatusArray, uxArraySize, NULL );
 8004a76:	2200      	movs	r2, #0
 8004a78:	68f9      	ldr	r1, [r7, #12]
 8004a7a:	68b8      	ldr	r0, [r7, #8]
 8004a7c:	f7ff f9b4 	bl	8003de8 <uxTaskGetSystemState>
 8004a80:	60f8      	str	r0, [r7, #12]

			/* Create a human readable table from the binary data. */
			for( x = 0; x < uxArraySize; x++ )
 8004a82:	2300      	movs	r3, #0
 8004a84:	617b      	str	r3, [r7, #20]
 8004a86:	e066      	b.n	8004b56 <vTaskList+0x10e>
			{
				switch( pxTaskStatusArray[ x ].eCurrentState )
 8004a88:	697a      	ldr	r2, [r7, #20]
 8004a8a:	4613      	mov	r3, r2
 8004a8c:	00db      	lsls	r3, r3, #3
 8004a8e:	4413      	add	r3, r2
 8004a90:	009b      	lsls	r3, r3, #2
 8004a92:	461a      	mov	r2, r3
 8004a94:	68bb      	ldr	r3, [r7, #8]
 8004a96:	4413      	add	r3, r2
 8004a98:	7b1b      	ldrb	r3, [r3, #12]
 8004a9a:	2b04      	cmp	r3, #4
 8004a9c:	d81b      	bhi.n	8004ad6 <vTaskList+0x8e>
 8004a9e:	a201      	add	r2, pc, #4	; (adr r2, 8004aa4 <vTaskList+0x5c>)
 8004aa0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004aa4:	08004ab9 	.word	0x08004ab9
 8004aa8:	08004abf 	.word	0x08004abf
 8004aac:	08004ac5 	.word	0x08004ac5
 8004ab0:	08004acb 	.word	0x08004acb
 8004ab4:	08004ad1 	.word	0x08004ad1
				{
					case eRunning:		cStatus = tskRUNNING_CHAR;
 8004ab8:	2358      	movs	r3, #88	; 0x58
 8004aba:	74fb      	strb	r3, [r7, #19]
										break;
 8004abc:	e00e      	b.n	8004adc <vTaskList+0x94>

					case eReady:		cStatus = tskREADY_CHAR;
 8004abe:	2352      	movs	r3, #82	; 0x52
 8004ac0:	74fb      	strb	r3, [r7, #19]
										break;
 8004ac2:	e00b      	b.n	8004adc <vTaskList+0x94>

					case eBlocked:		cStatus = tskBLOCKED_CHAR;
 8004ac4:	2342      	movs	r3, #66	; 0x42
 8004ac6:	74fb      	strb	r3, [r7, #19]
										break;
 8004ac8:	e008      	b.n	8004adc <vTaskList+0x94>

					case eSuspended:	cStatus = tskSUSPENDED_CHAR;
 8004aca:	2353      	movs	r3, #83	; 0x53
 8004acc:	74fb      	strb	r3, [r7, #19]
										break;
 8004ace:	e005      	b.n	8004adc <vTaskList+0x94>

					case eDeleted:		cStatus = tskDELETED_CHAR;
 8004ad0:	2344      	movs	r3, #68	; 0x44
 8004ad2:	74fb      	strb	r3, [r7, #19]
										break;
 8004ad4:	e002      	b.n	8004adc <vTaskList+0x94>

					case eInvalid:		/* Fall through. */
					default:			/* Should not get here, but it is included
										to prevent static checking errors. */
										cStatus = ( char ) 0x00;
 8004ad6:	2300      	movs	r3, #0
 8004ad8:	74fb      	strb	r3, [r7, #19]
										break;
 8004ada:	bf00      	nop
				}

				/* Write the task name to the string, padding with spaces so it
				can be printed in tabular form more easily. */
				pcWriteBuffer = prvWriteNameToBuffer( pcWriteBuffer, pxTaskStatusArray[ x ].pcTaskName );
 8004adc:	697a      	ldr	r2, [r7, #20]
 8004ade:	4613      	mov	r3, r2
 8004ae0:	00db      	lsls	r3, r3, #3
 8004ae2:	4413      	add	r3, r2
 8004ae4:	009b      	lsls	r3, r3, #2
 8004ae6:	461a      	mov	r2, r3
 8004ae8:	68bb      	ldr	r3, [r7, #8]
 8004aea:	4413      	add	r3, r2
 8004aec:	685b      	ldr	r3, [r3, #4]
 8004aee:	4619      	mov	r1, r3
 8004af0:	6878      	ldr	r0, [r7, #4]
 8004af2:	f7ff ff83 	bl	80049fc <prvWriteNameToBuffer>
 8004af6:	6078      	str	r0, [r7, #4]

				/* Write the rest of the string. */
				sprintf( pcWriteBuffer, "\t%c\t%u\t%u\t%u\r\n", cStatus, ( unsigned int ) pxTaskStatusArray[ x ].uxCurrentPriority, ( unsigned int ) pxTaskStatusArray[ x ].usStackHighWaterMark, ( unsigned int ) pxTaskStatusArray[ x ].xTaskNumber ); /*lint !e586 sprintf() allowed as this is compiled with many compilers and this is a utility function only - not part of the core kernel implementation. */
 8004af8:	7cf9      	ldrb	r1, [r7, #19]
 8004afa:	697a      	ldr	r2, [r7, #20]
 8004afc:	4613      	mov	r3, r2
 8004afe:	00db      	lsls	r3, r3, #3
 8004b00:	4413      	add	r3, r2
 8004b02:	009b      	lsls	r3, r3, #2
 8004b04:	461a      	mov	r2, r3
 8004b06:	68bb      	ldr	r3, [r7, #8]
 8004b08:	4413      	add	r3, r2
 8004b0a:	6918      	ldr	r0, [r3, #16]
 8004b0c:	697a      	ldr	r2, [r7, #20]
 8004b0e:	4613      	mov	r3, r2
 8004b10:	00db      	lsls	r3, r3, #3
 8004b12:	4413      	add	r3, r2
 8004b14:	009b      	lsls	r3, r3, #2
 8004b16:	461a      	mov	r2, r3
 8004b18:	68bb      	ldr	r3, [r7, #8]
 8004b1a:	4413      	add	r3, r2
 8004b1c:	8c1b      	ldrh	r3, [r3, #32]
 8004b1e:	461c      	mov	r4, r3
 8004b20:	697a      	ldr	r2, [r7, #20]
 8004b22:	4613      	mov	r3, r2
 8004b24:	00db      	lsls	r3, r3, #3
 8004b26:	4413      	add	r3, r2
 8004b28:	009b      	lsls	r3, r3, #2
 8004b2a:	461a      	mov	r2, r3
 8004b2c:	68bb      	ldr	r3, [r7, #8]
 8004b2e:	4413      	add	r3, r2
 8004b30:	689b      	ldr	r3, [r3, #8]
 8004b32:	9301      	str	r3, [sp, #4]
 8004b34:	9400      	str	r4, [sp, #0]
 8004b36:	4603      	mov	r3, r0
 8004b38:	460a      	mov	r2, r1
 8004b3a:	490d      	ldr	r1, [pc, #52]	; (8004b70 <vTaskList+0x128>)
 8004b3c:	6878      	ldr	r0, [r7, #4]
 8004b3e:	f001 f829 	bl	8005b94 <siprintf>
				pcWriteBuffer += strlen( pcWriteBuffer ); /*lint !e9016 Pointer arithmetic ok on char pointers especially as in this case where it best denotes the intent of the code. */
 8004b42:	6878      	ldr	r0, [r7, #4]
 8004b44:	f7fb fb4c 	bl	80001e0 <strlen>
 8004b48:	4602      	mov	r2, r0
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	4413      	add	r3, r2
 8004b4e:	607b      	str	r3, [r7, #4]
			for( x = 0; x < uxArraySize; x++ )
 8004b50:	697b      	ldr	r3, [r7, #20]
 8004b52:	3301      	adds	r3, #1
 8004b54:	617b      	str	r3, [r7, #20]
 8004b56:	697a      	ldr	r2, [r7, #20]
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	429a      	cmp	r2, r3
 8004b5c:	d394      	bcc.n	8004a88 <vTaskList+0x40>
			}

			/* Free the array again.  NOTE!  If configSUPPORT_DYNAMIC_ALLOCATION
			is 0 then vPortFree() will be #defined to nothing. */
			vPortFree( pxTaskStatusArray );
 8004b5e:	68b8      	ldr	r0, [r7, #8]
 8004b60:	f000 feae 	bl	80058c0 <vPortFree>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8004b64:	bf00      	nop
 8004b66:	371c      	adds	r7, #28
 8004b68:	46bd      	mov	sp, r7
 8004b6a:	bd90      	pop	{r4, r7, pc}
 8004b6c:	20000198 	.word	0x20000198
 8004b70:	080065cc 	.word	0x080065cc

08004b74 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8004b74:	b480      	push	{r7}
 8004b76:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8004b78:	4b07      	ldr	r3, [pc, #28]	; (8004b98 <pvTaskIncrementMutexHeldCount+0x24>)
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d004      	beq.n	8004b8a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8004b80:	4b05      	ldr	r3, [pc, #20]	; (8004b98 <pvTaskIncrementMutexHeldCount+0x24>)
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004b86:	3201      	adds	r2, #1
 8004b88:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 8004b8a:	4b03      	ldr	r3, [pc, #12]	; (8004b98 <pvTaskIncrementMutexHeldCount+0x24>)
 8004b8c:	681b      	ldr	r3, [r3, #0]
	}
 8004b8e:	4618      	mov	r0, r3
 8004b90:	46bd      	mov	sp, r7
 8004b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b96:	4770      	bx	lr
 8004b98:	20000098 	.word	0x20000098

08004b9c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004b9c:	b580      	push	{r7, lr}
 8004b9e:	b084      	sub	sp, #16
 8004ba0:	af00      	add	r7, sp, #0
 8004ba2:	6078      	str	r0, [r7, #4]
 8004ba4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8004ba6:	4b29      	ldr	r3, [pc, #164]	; (8004c4c <prvAddCurrentTaskToDelayedList+0xb0>)
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004bac:	4b28      	ldr	r3, [pc, #160]	; (8004c50 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	3304      	adds	r3, #4
 8004bb2:	4618      	mov	r0, r3
 8004bb4:	f7fd fed2 	bl	800295c <uxListRemove>
 8004bb8:	4603      	mov	r3, r0
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d10b      	bne.n	8004bd6 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8004bbe:	4b24      	ldr	r3, [pc, #144]	; (8004c50 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bc4:	2201      	movs	r2, #1
 8004bc6:	fa02 f303 	lsl.w	r3, r2, r3
 8004bca:	43da      	mvns	r2, r3
 8004bcc:	4b21      	ldr	r3, [pc, #132]	; (8004c54 <prvAddCurrentTaskToDelayedList+0xb8>)
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	4013      	ands	r3, r2
 8004bd2:	4a20      	ldr	r2, [pc, #128]	; (8004c54 <prvAddCurrentTaskToDelayedList+0xb8>)
 8004bd4:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004bdc:	d10a      	bne.n	8004bf4 <prvAddCurrentTaskToDelayedList+0x58>
 8004bde:	683b      	ldr	r3, [r7, #0]
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d007      	beq.n	8004bf4 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004be4:	4b1a      	ldr	r3, [pc, #104]	; (8004c50 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	3304      	adds	r3, #4
 8004bea:	4619      	mov	r1, r3
 8004bec:	481a      	ldr	r0, [pc, #104]	; (8004c58 <prvAddCurrentTaskToDelayedList+0xbc>)
 8004bee:	f7fd fe58 	bl	80028a2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8004bf2:	e026      	b.n	8004c42 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8004bf4:	68fa      	ldr	r2, [r7, #12]
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	4413      	add	r3, r2
 8004bfa:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004bfc:	4b14      	ldr	r3, [pc, #80]	; (8004c50 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	68ba      	ldr	r2, [r7, #8]
 8004c02:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8004c04:	68ba      	ldr	r2, [r7, #8]
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	429a      	cmp	r2, r3
 8004c0a:	d209      	bcs.n	8004c20 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004c0c:	4b13      	ldr	r3, [pc, #76]	; (8004c5c <prvAddCurrentTaskToDelayedList+0xc0>)
 8004c0e:	681a      	ldr	r2, [r3, #0]
 8004c10:	4b0f      	ldr	r3, [pc, #60]	; (8004c50 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	3304      	adds	r3, #4
 8004c16:	4619      	mov	r1, r3
 8004c18:	4610      	mov	r0, r2
 8004c1a:	f7fd fe66 	bl	80028ea <vListInsert>
}
 8004c1e:	e010      	b.n	8004c42 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004c20:	4b0f      	ldr	r3, [pc, #60]	; (8004c60 <prvAddCurrentTaskToDelayedList+0xc4>)
 8004c22:	681a      	ldr	r2, [r3, #0]
 8004c24:	4b0a      	ldr	r3, [pc, #40]	; (8004c50 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	3304      	adds	r3, #4
 8004c2a:	4619      	mov	r1, r3
 8004c2c:	4610      	mov	r0, r2
 8004c2e:	f7fd fe5c 	bl	80028ea <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8004c32:	4b0c      	ldr	r3, [pc, #48]	; (8004c64 <prvAddCurrentTaskToDelayedList+0xc8>)
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	68ba      	ldr	r2, [r7, #8]
 8004c38:	429a      	cmp	r2, r3
 8004c3a:	d202      	bcs.n	8004c42 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8004c3c:	4a09      	ldr	r2, [pc, #36]	; (8004c64 <prvAddCurrentTaskToDelayedList+0xc8>)
 8004c3e:	68bb      	ldr	r3, [r7, #8]
 8004c40:	6013      	str	r3, [r2, #0]
}
 8004c42:	bf00      	nop
 8004c44:	3710      	adds	r7, #16
 8004c46:	46bd      	mov	sp, r7
 8004c48:	bd80      	pop	{r7, pc}
 8004c4a:	bf00      	nop
 8004c4c:	2000019c 	.word	0x2000019c
 8004c50:	20000098 	.word	0x20000098
 8004c54:	200001a0 	.word	0x200001a0
 8004c58:	20000184 	.word	0x20000184
 8004c5c:	20000154 	.word	0x20000154
 8004c60:	20000150 	.word	0x20000150
 8004c64:	200001b8 	.word	0x200001b8

08004c68 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8004c68:	b580      	push	{r7, lr}
 8004c6a:	b084      	sub	sp, #16
 8004c6c:	af02      	add	r7, sp, #8
BaseType_t xReturn = pdFAIL;
 8004c6e:	2300      	movs	r3, #0
 8004c70:	607b      	str	r3, [r7, #4]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8004c72:	f000 fad5 	bl	8005220 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8004c76:	4b11      	ldr	r3, [pc, #68]	; (8004cbc <xTimerCreateTimerTask+0x54>)
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d00b      	beq.n	8004c96 <xTimerCreateTimerTask+0x2e>
				xReturn = pdPASS;
			}
		}
		#else
		{
			xReturn = xTaskCreate(	prvTimerTask,
 8004c7e:	4b10      	ldr	r3, [pc, #64]	; (8004cc0 <xTimerCreateTimerTask+0x58>)
 8004c80:	9301      	str	r3, [sp, #4]
 8004c82:	2305      	movs	r3, #5
 8004c84:	9300      	str	r3, [sp, #0]
 8004c86:	2300      	movs	r3, #0
 8004c88:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004c8c:	490d      	ldr	r1, [pc, #52]	; (8004cc4 <xTimerCreateTimerTask+0x5c>)
 8004c8e:	480e      	ldr	r0, [pc, #56]	; (8004cc8 <xTimerCreateTimerTask+0x60>)
 8004c90:	f7fe fdc9 	bl	8003826 <xTaskCreate>
 8004c94:	6078      	str	r0, [r7, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d10a      	bne.n	8004cb2 <xTimerCreateTimerTask+0x4a>
	__asm volatile
 8004c9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ca0:	f383 8811 	msr	BASEPRI, r3
 8004ca4:	f3bf 8f6f 	isb	sy
 8004ca8:	f3bf 8f4f 	dsb	sy
 8004cac:	603b      	str	r3, [r7, #0]
}
 8004cae:	bf00      	nop
 8004cb0:	e7fe      	b.n	8004cb0 <xTimerCreateTimerTask+0x48>
	return xReturn;
 8004cb2:	687b      	ldr	r3, [r7, #4]
}
 8004cb4:	4618      	mov	r0, r3
 8004cb6:	3708      	adds	r7, #8
 8004cb8:	46bd      	mov	sp, r7
 8004cba:	bd80      	pop	{r7, pc}
 8004cbc:	200001f4 	.word	0x200001f4
 8004cc0:	200001f8 	.word	0x200001f8
 8004cc4:	080065dc 	.word	0x080065dc
 8004cc8:	08004e01 	.word	0x08004e01

08004ccc <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8004ccc:	b580      	push	{r7, lr}
 8004cce:	b08a      	sub	sp, #40	; 0x28
 8004cd0:	af00      	add	r7, sp, #0
 8004cd2:	60f8      	str	r0, [r7, #12]
 8004cd4:	60b9      	str	r1, [r7, #8]
 8004cd6:	607a      	str	r2, [r7, #4]
 8004cd8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8004cda:	2300      	movs	r3, #0
 8004cdc:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d10a      	bne.n	8004cfa <xTimerGenericCommand+0x2e>
	__asm volatile
 8004ce4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ce8:	f383 8811 	msr	BASEPRI, r3
 8004cec:	f3bf 8f6f 	isb	sy
 8004cf0:	f3bf 8f4f 	dsb	sy
 8004cf4:	623b      	str	r3, [r7, #32]
}
 8004cf6:	bf00      	nop
 8004cf8:	e7fe      	b.n	8004cf8 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8004cfa:	4b1a      	ldr	r3, [pc, #104]	; (8004d64 <xTimerGenericCommand+0x98>)
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d02a      	beq.n	8004d58 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8004d02:	68bb      	ldr	r3, [r7, #8]
 8004d04:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	61bb      	str	r3, [r7, #24]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	61fb      	str	r3, [r7, #28]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8004d0e:	68bb      	ldr	r3, [r7, #8]
 8004d10:	2b05      	cmp	r3, #5
 8004d12:	dc18      	bgt.n	8004d46 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8004d14:	f7ff fcca 	bl	80046ac <xTaskGetSchedulerState>
 8004d18:	4603      	mov	r3, r0
 8004d1a:	2b02      	cmp	r3, #2
 8004d1c:	d109      	bne.n	8004d32 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8004d1e:	4b11      	ldr	r3, [pc, #68]	; (8004d64 <xTimerGenericCommand+0x98>)
 8004d20:	6818      	ldr	r0, [r3, #0]
 8004d22:	f107 0114 	add.w	r1, r7, #20
 8004d26:	2300      	movs	r3, #0
 8004d28:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004d2a:	f7fd ff39 	bl	8002ba0 <xQueueGenericSend>
 8004d2e:	6278      	str	r0, [r7, #36]	; 0x24
 8004d30:	e012      	b.n	8004d58 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8004d32:	4b0c      	ldr	r3, [pc, #48]	; (8004d64 <xTimerGenericCommand+0x98>)
 8004d34:	6818      	ldr	r0, [r3, #0]
 8004d36:	f107 0114 	add.w	r1, r7, #20
 8004d3a:	2300      	movs	r3, #0
 8004d3c:	2200      	movs	r2, #0
 8004d3e:	f7fd ff2f 	bl	8002ba0 <xQueueGenericSend>
 8004d42:	6278      	str	r0, [r7, #36]	; 0x24
 8004d44:	e008      	b.n	8004d58 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8004d46:	4b07      	ldr	r3, [pc, #28]	; (8004d64 <xTimerGenericCommand+0x98>)
 8004d48:	6818      	ldr	r0, [r3, #0]
 8004d4a:	f107 0114 	add.w	r1, r7, #20
 8004d4e:	2300      	movs	r3, #0
 8004d50:	683a      	ldr	r2, [r7, #0]
 8004d52:	f7fe f83f 	bl	8002dd4 <xQueueGenericSendFromISR>
 8004d56:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8004d58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8004d5a:	4618      	mov	r0, r3
 8004d5c:	3728      	adds	r7, #40	; 0x28
 8004d5e:	46bd      	mov	sp, r7
 8004d60:	bd80      	pop	{r7, pc}
 8004d62:	bf00      	nop
 8004d64:	200001f4 	.word	0x200001f4

08004d68 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8004d68:	b580      	push	{r7, lr}
 8004d6a:	b088      	sub	sp, #32
 8004d6c:	af02      	add	r7, sp, #8
 8004d6e:	6078      	str	r0, [r7, #4]
 8004d70:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004d72:	4b22      	ldr	r3, [pc, #136]	; (8004dfc <prvProcessExpiredTimer+0x94>)
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	68db      	ldr	r3, [r3, #12]
 8004d78:	68db      	ldr	r3, [r3, #12]
 8004d7a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004d7c:	697b      	ldr	r3, [r7, #20]
 8004d7e:	3304      	adds	r3, #4
 8004d80:	4618      	mov	r0, r3
 8004d82:	f7fd fdeb 	bl	800295c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004d86:	697b      	ldr	r3, [r7, #20]
 8004d88:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004d8c:	f003 0304 	and.w	r3, r3, #4
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d022      	beq.n	8004dda <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8004d94:	697b      	ldr	r3, [r7, #20]
 8004d96:	699a      	ldr	r2, [r3, #24]
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	18d1      	adds	r1, r2, r3
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	683a      	ldr	r2, [r7, #0]
 8004da0:	6978      	ldr	r0, [r7, #20]
 8004da2:	f000 f8d1 	bl	8004f48 <prvInsertTimerInActiveList>
 8004da6:	4603      	mov	r3, r0
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d01f      	beq.n	8004dec <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004dac:	2300      	movs	r3, #0
 8004dae:	9300      	str	r3, [sp, #0]
 8004db0:	2300      	movs	r3, #0
 8004db2:	687a      	ldr	r2, [r7, #4]
 8004db4:	2100      	movs	r1, #0
 8004db6:	6978      	ldr	r0, [r7, #20]
 8004db8:	f7ff ff88 	bl	8004ccc <xTimerGenericCommand>
 8004dbc:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8004dbe:	693b      	ldr	r3, [r7, #16]
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d113      	bne.n	8004dec <prvProcessExpiredTimer+0x84>
	__asm volatile
 8004dc4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004dc8:	f383 8811 	msr	BASEPRI, r3
 8004dcc:	f3bf 8f6f 	isb	sy
 8004dd0:	f3bf 8f4f 	dsb	sy
 8004dd4:	60fb      	str	r3, [r7, #12]
}
 8004dd6:	bf00      	nop
 8004dd8:	e7fe      	b.n	8004dd8 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004dda:	697b      	ldr	r3, [r7, #20]
 8004ddc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004de0:	f023 0301 	bic.w	r3, r3, #1
 8004de4:	b2da      	uxtb	r2, r3
 8004de6:	697b      	ldr	r3, [r7, #20]
 8004de8:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004dec:	697b      	ldr	r3, [r7, #20]
 8004dee:	6a1b      	ldr	r3, [r3, #32]
 8004df0:	6978      	ldr	r0, [r7, #20]
 8004df2:	4798      	blx	r3
}
 8004df4:	bf00      	nop
 8004df6:	3718      	adds	r7, #24
 8004df8:	46bd      	mov	sp, r7
 8004dfa:	bd80      	pop	{r7, pc}
 8004dfc:	200001ec 	.word	0x200001ec

08004e00 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8004e00:	b580      	push	{r7, lr}
 8004e02:	b084      	sub	sp, #16
 8004e04:	af00      	add	r7, sp, #0
 8004e06:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004e08:	f107 0308 	add.w	r3, r7, #8
 8004e0c:	4618      	mov	r0, r3
 8004e0e:	f000 f857 	bl	8004ec0 <prvGetNextExpireTime>
 8004e12:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8004e14:	68bb      	ldr	r3, [r7, #8]
 8004e16:	4619      	mov	r1, r3
 8004e18:	68f8      	ldr	r0, [r7, #12]
 8004e1a:	f000 f803 	bl	8004e24 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8004e1e:	f000 f8d5 	bl	8004fcc <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004e22:	e7f1      	b.n	8004e08 <prvTimerTask+0x8>

08004e24 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8004e24:	b580      	push	{r7, lr}
 8004e26:	b084      	sub	sp, #16
 8004e28:	af00      	add	r7, sp, #0
 8004e2a:	6078      	str	r0, [r7, #4]
 8004e2c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8004e2e:	f7fe ff21 	bl	8003c74 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004e32:	f107 0308 	add.w	r3, r7, #8
 8004e36:	4618      	mov	r0, r3
 8004e38:	f000 f866 	bl	8004f08 <prvSampleTimeNow>
 8004e3c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8004e3e:	68bb      	ldr	r3, [r7, #8]
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d130      	bne.n	8004ea6 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8004e44:	683b      	ldr	r3, [r7, #0]
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d10a      	bne.n	8004e60 <prvProcessTimerOrBlockTask+0x3c>
 8004e4a:	687a      	ldr	r2, [r7, #4]
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	429a      	cmp	r2, r3
 8004e50:	d806      	bhi.n	8004e60 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8004e52:	f7fe ff1d 	bl	8003c90 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8004e56:	68f9      	ldr	r1, [r7, #12]
 8004e58:	6878      	ldr	r0, [r7, #4]
 8004e5a:	f7ff ff85 	bl	8004d68 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8004e5e:	e024      	b.n	8004eaa <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8004e60:	683b      	ldr	r3, [r7, #0]
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d008      	beq.n	8004e78 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8004e66:	4b13      	ldr	r3, [pc, #76]	; (8004eb4 <prvProcessTimerOrBlockTask+0x90>)
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d101      	bne.n	8004e74 <prvProcessTimerOrBlockTask+0x50>
 8004e70:	2301      	movs	r3, #1
 8004e72:	e000      	b.n	8004e76 <prvProcessTimerOrBlockTask+0x52>
 8004e74:	2300      	movs	r3, #0
 8004e76:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8004e78:	4b0f      	ldr	r3, [pc, #60]	; (8004eb8 <prvProcessTimerOrBlockTask+0x94>)
 8004e7a:	6818      	ldr	r0, [r3, #0]
 8004e7c:	687a      	ldr	r2, [r7, #4]
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	1ad3      	subs	r3, r2, r3
 8004e82:	683a      	ldr	r2, [r7, #0]
 8004e84:	4619      	mov	r1, r3
 8004e86:	f7fe fc41 	bl	800370c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8004e8a:	f7fe ff01 	bl	8003c90 <xTaskResumeAll>
 8004e8e:	4603      	mov	r3, r0
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d10a      	bne.n	8004eaa <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8004e94:	4b09      	ldr	r3, [pc, #36]	; (8004ebc <prvProcessTimerOrBlockTask+0x98>)
 8004e96:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004e9a:	601a      	str	r2, [r3, #0]
 8004e9c:	f3bf 8f4f 	dsb	sy
 8004ea0:	f3bf 8f6f 	isb	sy
}
 8004ea4:	e001      	b.n	8004eaa <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8004ea6:	f7fe fef3 	bl	8003c90 <xTaskResumeAll>
}
 8004eaa:	bf00      	nop
 8004eac:	3710      	adds	r7, #16
 8004eae:	46bd      	mov	sp, r7
 8004eb0:	bd80      	pop	{r7, pc}
 8004eb2:	bf00      	nop
 8004eb4:	200001f0 	.word	0x200001f0
 8004eb8:	200001f4 	.word	0x200001f4
 8004ebc:	e000ed04 	.word	0xe000ed04

08004ec0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8004ec0:	b480      	push	{r7}
 8004ec2:	b085      	sub	sp, #20
 8004ec4:	af00      	add	r7, sp, #0
 8004ec6:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8004ec8:	4b0e      	ldr	r3, [pc, #56]	; (8004f04 <prvGetNextExpireTime+0x44>)
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d101      	bne.n	8004ed6 <prvGetNextExpireTime+0x16>
 8004ed2:	2201      	movs	r2, #1
 8004ed4:	e000      	b.n	8004ed8 <prvGetNextExpireTime+0x18>
 8004ed6:	2200      	movs	r2, #0
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d105      	bne.n	8004ef0 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004ee4:	4b07      	ldr	r3, [pc, #28]	; (8004f04 <prvGetNextExpireTime+0x44>)
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	68db      	ldr	r3, [r3, #12]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	60fb      	str	r3, [r7, #12]
 8004eee:	e001      	b.n	8004ef4 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8004ef0:	2300      	movs	r3, #0
 8004ef2:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8004ef4:	68fb      	ldr	r3, [r7, #12]
}
 8004ef6:	4618      	mov	r0, r3
 8004ef8:	3714      	adds	r7, #20
 8004efa:	46bd      	mov	sp, r7
 8004efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f00:	4770      	bx	lr
 8004f02:	bf00      	nop
 8004f04:	200001ec 	.word	0x200001ec

08004f08 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8004f08:	b580      	push	{r7, lr}
 8004f0a:	b084      	sub	sp, #16
 8004f0c:	af00      	add	r7, sp, #0
 8004f0e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8004f10:	f7fe ff5a 	bl	8003dc8 <xTaskGetTickCount>
 8004f14:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8004f16:	4b0b      	ldr	r3, [pc, #44]	; (8004f44 <prvSampleTimeNow+0x3c>)
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	68fa      	ldr	r2, [r7, #12]
 8004f1c:	429a      	cmp	r2, r3
 8004f1e:	d205      	bcs.n	8004f2c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8004f20:	f000 f91a 	bl	8005158 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	2201      	movs	r2, #1
 8004f28:	601a      	str	r2, [r3, #0]
 8004f2a:	e002      	b.n	8004f32 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	2200      	movs	r2, #0
 8004f30:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8004f32:	4a04      	ldr	r2, [pc, #16]	; (8004f44 <prvSampleTimeNow+0x3c>)
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8004f38:	68fb      	ldr	r3, [r7, #12]
}
 8004f3a:	4618      	mov	r0, r3
 8004f3c:	3710      	adds	r7, #16
 8004f3e:	46bd      	mov	sp, r7
 8004f40:	bd80      	pop	{r7, pc}
 8004f42:	bf00      	nop
 8004f44:	200001fc 	.word	0x200001fc

08004f48 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8004f48:	b580      	push	{r7, lr}
 8004f4a:	b086      	sub	sp, #24
 8004f4c:	af00      	add	r7, sp, #0
 8004f4e:	60f8      	str	r0, [r7, #12]
 8004f50:	60b9      	str	r1, [r7, #8]
 8004f52:	607a      	str	r2, [r7, #4]
 8004f54:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8004f56:	2300      	movs	r3, #0
 8004f58:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	68ba      	ldr	r2, [r7, #8]
 8004f5e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	68fa      	ldr	r2, [r7, #12]
 8004f64:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8004f66:	68ba      	ldr	r2, [r7, #8]
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	429a      	cmp	r2, r3
 8004f6c:	d812      	bhi.n	8004f94 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004f6e:	687a      	ldr	r2, [r7, #4]
 8004f70:	683b      	ldr	r3, [r7, #0]
 8004f72:	1ad2      	subs	r2, r2, r3
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	699b      	ldr	r3, [r3, #24]
 8004f78:	429a      	cmp	r2, r3
 8004f7a:	d302      	bcc.n	8004f82 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8004f7c:	2301      	movs	r3, #1
 8004f7e:	617b      	str	r3, [r7, #20]
 8004f80:	e01b      	b.n	8004fba <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8004f82:	4b10      	ldr	r3, [pc, #64]	; (8004fc4 <prvInsertTimerInActiveList+0x7c>)
 8004f84:	681a      	ldr	r2, [r3, #0]
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	3304      	adds	r3, #4
 8004f8a:	4619      	mov	r1, r3
 8004f8c:	4610      	mov	r0, r2
 8004f8e:	f7fd fcac 	bl	80028ea <vListInsert>
 8004f92:	e012      	b.n	8004fba <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8004f94:	687a      	ldr	r2, [r7, #4]
 8004f96:	683b      	ldr	r3, [r7, #0]
 8004f98:	429a      	cmp	r2, r3
 8004f9a:	d206      	bcs.n	8004faa <prvInsertTimerInActiveList+0x62>
 8004f9c:	68ba      	ldr	r2, [r7, #8]
 8004f9e:	683b      	ldr	r3, [r7, #0]
 8004fa0:	429a      	cmp	r2, r3
 8004fa2:	d302      	bcc.n	8004faa <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8004fa4:	2301      	movs	r3, #1
 8004fa6:	617b      	str	r3, [r7, #20]
 8004fa8:	e007      	b.n	8004fba <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004faa:	4b07      	ldr	r3, [pc, #28]	; (8004fc8 <prvInsertTimerInActiveList+0x80>)
 8004fac:	681a      	ldr	r2, [r3, #0]
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	3304      	adds	r3, #4
 8004fb2:	4619      	mov	r1, r3
 8004fb4:	4610      	mov	r0, r2
 8004fb6:	f7fd fc98 	bl	80028ea <vListInsert>
		}
	}

	return xProcessTimerNow;
 8004fba:	697b      	ldr	r3, [r7, #20]
}
 8004fbc:	4618      	mov	r0, r3
 8004fbe:	3718      	adds	r7, #24
 8004fc0:	46bd      	mov	sp, r7
 8004fc2:	bd80      	pop	{r7, pc}
 8004fc4:	200001f0 	.word	0x200001f0
 8004fc8:	200001ec 	.word	0x200001ec

08004fcc <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8004fcc:	b580      	push	{r7, lr}
 8004fce:	b08c      	sub	sp, #48	; 0x30
 8004fd0:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004fd2:	e0ae      	b.n	8005132 <prvProcessReceivedCommands+0x166>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8004fd4:	68bb      	ldr	r3, [r7, #8]
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	f2c0 80aa 	blt.w	8005130 <prvProcessReceivedCommands+0x164>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8004fdc:	693b      	ldr	r3, [r7, #16]
 8004fde:	627b      	str	r3, [r7, #36]	; 0x24

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8004fe0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fe2:	695b      	ldr	r3, [r3, #20]
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d004      	beq.n	8004ff2 <prvProcessReceivedCommands+0x26>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004fe8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fea:	3304      	adds	r3, #4
 8004fec:	4618      	mov	r0, r3
 8004fee:	f7fd fcb5 	bl	800295c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004ff2:	1d3b      	adds	r3, r7, #4
 8004ff4:	4618      	mov	r0, r3
 8004ff6:	f7ff ff87 	bl	8004f08 <prvSampleTimeNow>
 8004ffa:	6238      	str	r0, [r7, #32]

			switch( xMessage.xMessageID )
 8004ffc:	68bb      	ldr	r3, [r7, #8]
 8004ffe:	2b09      	cmp	r3, #9
 8005000:	f200 8097 	bhi.w	8005132 <prvProcessReceivedCommands+0x166>
 8005004:	a201      	add	r2, pc, #4	; (adr r2, 800500c <prvProcessReceivedCommands+0x40>)
 8005006:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800500a:	bf00      	nop
 800500c:	08005035 	.word	0x08005035
 8005010:	08005035 	.word	0x08005035
 8005014:	08005035 	.word	0x08005035
 8005018:	080050a9 	.word	0x080050a9
 800501c:	080050bd 	.word	0x080050bd
 8005020:	08005107 	.word	0x08005107
 8005024:	08005035 	.word	0x08005035
 8005028:	08005035 	.word	0x08005035
 800502c:	080050a9 	.word	0x080050a9
 8005030:	080050bd 	.word	0x080050bd
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005034:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005036:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800503a:	f043 0301 	orr.w	r3, r3, #1
 800503e:	b2da      	uxtb	r2, r3
 8005040:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005042:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8005046:	68fa      	ldr	r2, [r7, #12]
 8005048:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800504a:	699b      	ldr	r3, [r3, #24]
 800504c:	18d1      	adds	r1, r2, r3
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	6a3a      	ldr	r2, [r7, #32]
 8005052:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005054:	f7ff ff78 	bl	8004f48 <prvInsertTimerInActiveList>
 8005058:	4603      	mov	r3, r0
 800505a:	2b00      	cmp	r3, #0
 800505c:	d069      	beq.n	8005132 <prvProcessReceivedCommands+0x166>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800505e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005060:	6a1b      	ldr	r3, [r3, #32]
 8005062:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005064:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005066:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005068:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800506c:	f003 0304 	and.w	r3, r3, #4
 8005070:	2b00      	cmp	r3, #0
 8005072:	d05e      	beq.n	8005132 <prvProcessReceivedCommands+0x166>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8005074:	68fa      	ldr	r2, [r7, #12]
 8005076:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005078:	699b      	ldr	r3, [r3, #24]
 800507a:	441a      	add	r2, r3
 800507c:	2300      	movs	r3, #0
 800507e:	9300      	str	r3, [sp, #0]
 8005080:	2300      	movs	r3, #0
 8005082:	2100      	movs	r1, #0
 8005084:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005086:	f7ff fe21 	bl	8004ccc <xTimerGenericCommand>
 800508a:	61f8      	str	r0, [r7, #28]
							configASSERT( xResult );
 800508c:	69fb      	ldr	r3, [r7, #28]
 800508e:	2b00      	cmp	r3, #0
 8005090:	d14f      	bne.n	8005132 <prvProcessReceivedCommands+0x166>
	__asm volatile
 8005092:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005096:	f383 8811 	msr	BASEPRI, r3
 800509a:	f3bf 8f6f 	isb	sy
 800509e:	f3bf 8f4f 	dsb	sy
 80050a2:	61bb      	str	r3, [r7, #24]
}
 80050a4:	bf00      	nop
 80050a6:	e7fe      	b.n	80050a6 <prvProcessReceivedCommands+0xda>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80050a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050aa:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80050ae:	f023 0301 	bic.w	r3, r3, #1
 80050b2:	b2da      	uxtb	r2, r3
 80050b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050b6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 80050ba:	e03a      	b.n	8005132 <prvProcessReceivedCommands+0x166>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80050bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050be:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80050c2:	f043 0301 	orr.w	r3, r3, #1
 80050c6:	b2da      	uxtb	r2, r3
 80050c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050ca:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80050ce:	68fa      	ldr	r2, [r7, #12]
 80050d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050d2:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80050d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050d6:	699b      	ldr	r3, [r3, #24]
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d10a      	bne.n	80050f2 <prvProcessReceivedCommands+0x126>
	__asm volatile
 80050dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050e0:	f383 8811 	msr	BASEPRI, r3
 80050e4:	f3bf 8f6f 	isb	sy
 80050e8:	f3bf 8f4f 	dsb	sy
 80050ec:	617b      	str	r3, [r7, #20]
}
 80050ee:	bf00      	nop
 80050f0:	e7fe      	b.n	80050f0 <prvProcessReceivedCommands+0x124>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80050f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050f4:	699a      	ldr	r2, [r3, #24]
 80050f6:	6a3b      	ldr	r3, [r7, #32]
 80050f8:	18d1      	adds	r1, r2, r3
 80050fa:	6a3b      	ldr	r3, [r7, #32]
 80050fc:	6a3a      	ldr	r2, [r7, #32]
 80050fe:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005100:	f7ff ff22 	bl	8004f48 <prvInsertTimerInActiveList>
					break;
 8005104:	e015      	b.n	8005132 <prvProcessReceivedCommands+0x166>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8005106:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005108:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800510c:	f003 0302 	and.w	r3, r3, #2
 8005110:	2b00      	cmp	r3, #0
 8005112:	d103      	bne.n	800511c <prvProcessReceivedCommands+0x150>
						{
							vPortFree( pxTimer );
 8005114:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005116:	f000 fbd3 	bl	80058c0 <vPortFree>
 800511a:	e00a      	b.n	8005132 <prvProcessReceivedCommands+0x166>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800511c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800511e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005122:	f023 0301 	bic.w	r3, r3, #1
 8005126:	b2da      	uxtb	r2, r3
 8005128:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800512a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800512e:	e000      	b.n	8005132 <prvProcessReceivedCommands+0x166>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8005130:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005132:	4b08      	ldr	r3, [pc, #32]	; (8005154 <prvProcessReceivedCommands+0x188>)
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	f107 0108 	add.w	r1, r7, #8
 800513a:	2200      	movs	r2, #0
 800513c:	4618      	mov	r0, r3
 800513e:	f7fd ff99 	bl	8003074 <xQueueReceive>
 8005142:	4603      	mov	r3, r0
 8005144:	2b00      	cmp	r3, #0
 8005146:	f47f af45 	bne.w	8004fd4 <prvProcessReceivedCommands+0x8>
	}
}
 800514a:	bf00      	nop
 800514c:	bf00      	nop
 800514e:	3728      	adds	r7, #40	; 0x28
 8005150:	46bd      	mov	sp, r7
 8005152:	bd80      	pop	{r7, pc}
 8005154:	200001f4 	.word	0x200001f4

08005158 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8005158:	b580      	push	{r7, lr}
 800515a:	b088      	sub	sp, #32
 800515c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800515e:	e048      	b.n	80051f2 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005160:	4b2d      	ldr	r3, [pc, #180]	; (8005218 <prvSwitchTimerLists+0xc0>)
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	68db      	ldr	r3, [r3, #12]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800516a:	4b2b      	ldr	r3, [pc, #172]	; (8005218 <prvSwitchTimerLists+0xc0>)
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	68db      	ldr	r3, [r3, #12]
 8005170:	68db      	ldr	r3, [r3, #12]
 8005172:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	3304      	adds	r3, #4
 8005178:	4618      	mov	r0, r3
 800517a:	f7fd fbef 	bl	800295c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	6a1b      	ldr	r3, [r3, #32]
 8005182:	68f8      	ldr	r0, [r7, #12]
 8005184:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800518c:	f003 0304 	and.w	r3, r3, #4
 8005190:	2b00      	cmp	r3, #0
 8005192:	d02e      	beq.n	80051f2 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	699b      	ldr	r3, [r3, #24]
 8005198:	693a      	ldr	r2, [r7, #16]
 800519a:	4413      	add	r3, r2
 800519c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800519e:	68ba      	ldr	r2, [r7, #8]
 80051a0:	693b      	ldr	r3, [r7, #16]
 80051a2:	429a      	cmp	r2, r3
 80051a4:	d90e      	bls.n	80051c4 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	68ba      	ldr	r2, [r7, #8]
 80051aa:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	68fa      	ldr	r2, [r7, #12]
 80051b0:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80051b2:	4b19      	ldr	r3, [pc, #100]	; (8005218 <prvSwitchTimerLists+0xc0>)
 80051b4:	681a      	ldr	r2, [r3, #0]
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	3304      	adds	r3, #4
 80051ba:	4619      	mov	r1, r3
 80051bc:	4610      	mov	r0, r2
 80051be:	f7fd fb94 	bl	80028ea <vListInsert>
 80051c2:	e016      	b.n	80051f2 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80051c4:	2300      	movs	r3, #0
 80051c6:	9300      	str	r3, [sp, #0]
 80051c8:	2300      	movs	r3, #0
 80051ca:	693a      	ldr	r2, [r7, #16]
 80051cc:	2100      	movs	r1, #0
 80051ce:	68f8      	ldr	r0, [r7, #12]
 80051d0:	f7ff fd7c 	bl	8004ccc <xTimerGenericCommand>
 80051d4:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d10a      	bne.n	80051f2 <prvSwitchTimerLists+0x9a>
	__asm volatile
 80051dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051e0:	f383 8811 	msr	BASEPRI, r3
 80051e4:	f3bf 8f6f 	isb	sy
 80051e8:	f3bf 8f4f 	dsb	sy
 80051ec:	603b      	str	r3, [r7, #0]
}
 80051ee:	bf00      	nop
 80051f0:	e7fe      	b.n	80051f0 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80051f2:	4b09      	ldr	r3, [pc, #36]	; (8005218 <prvSwitchTimerLists+0xc0>)
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d1b1      	bne.n	8005160 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80051fc:	4b06      	ldr	r3, [pc, #24]	; (8005218 <prvSwitchTimerLists+0xc0>)
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8005202:	4b06      	ldr	r3, [pc, #24]	; (800521c <prvSwitchTimerLists+0xc4>)
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	4a04      	ldr	r2, [pc, #16]	; (8005218 <prvSwitchTimerLists+0xc0>)
 8005208:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800520a:	4a04      	ldr	r2, [pc, #16]	; (800521c <prvSwitchTimerLists+0xc4>)
 800520c:	697b      	ldr	r3, [r7, #20]
 800520e:	6013      	str	r3, [r2, #0]
}
 8005210:	bf00      	nop
 8005212:	3718      	adds	r7, #24
 8005214:	46bd      	mov	sp, r7
 8005216:	bd80      	pop	{r7, pc}
 8005218:	200001ec 	.word	0x200001ec
 800521c:	200001f0 	.word	0x200001f0

08005220 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8005220:	b580      	push	{r7, lr}
 8005222:	af00      	add	r7, sp, #0
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8005224:	f000 f95e 	bl	80054e4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8005228:	4b12      	ldr	r3, [pc, #72]	; (8005274 <prvCheckForValidListAndQueue+0x54>)
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	2b00      	cmp	r3, #0
 800522e:	d11d      	bne.n	800526c <prvCheckForValidListAndQueue+0x4c>
		{
			vListInitialise( &xActiveTimerList1 );
 8005230:	4811      	ldr	r0, [pc, #68]	; (8005278 <prvCheckForValidListAndQueue+0x58>)
 8005232:	f7fd fb09 	bl	8002848 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8005236:	4811      	ldr	r0, [pc, #68]	; (800527c <prvCheckForValidListAndQueue+0x5c>)
 8005238:	f7fd fb06 	bl	8002848 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800523c:	4b10      	ldr	r3, [pc, #64]	; (8005280 <prvCheckForValidListAndQueue+0x60>)
 800523e:	4a0e      	ldr	r2, [pc, #56]	; (8005278 <prvCheckForValidListAndQueue+0x58>)
 8005240:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8005242:	4b10      	ldr	r3, [pc, #64]	; (8005284 <prvCheckForValidListAndQueue+0x64>)
 8005244:	4a0d      	ldr	r2, [pc, #52]	; (800527c <prvCheckForValidListAndQueue+0x5c>)
 8005246:	601a      	str	r2, [r3, #0]

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
			}
			#else
			{
				xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 8005248:	2200      	movs	r2, #0
 800524a:	210c      	movs	r1, #12
 800524c:	200a      	movs	r0, #10
 800524e:	f7fd fc17 	bl	8002a80 <xQueueGenericCreate>
 8005252:	4603      	mov	r3, r0
 8005254:	4a07      	ldr	r2, [pc, #28]	; (8005274 <prvCheckForValidListAndQueue+0x54>)
 8005256:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8005258:	4b06      	ldr	r3, [pc, #24]	; (8005274 <prvCheckForValidListAndQueue+0x54>)
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	2b00      	cmp	r3, #0
 800525e:	d005      	beq.n	800526c <prvCheckForValidListAndQueue+0x4c>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8005260:	4b04      	ldr	r3, [pc, #16]	; (8005274 <prvCheckForValidListAndQueue+0x54>)
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	4908      	ldr	r1, [pc, #32]	; (8005288 <prvCheckForValidListAndQueue+0x68>)
 8005266:	4618      	mov	r0, r3
 8005268:	f7fe fa26 	bl	80036b8 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800526c:	f000 f96a 	bl	8005544 <vPortExitCritical>
}
 8005270:	bf00      	nop
 8005272:	bd80      	pop	{r7, pc}
 8005274:	200001f4 	.word	0x200001f4
 8005278:	200001c4 	.word	0x200001c4
 800527c:	200001d8 	.word	0x200001d8
 8005280:	200001ec 	.word	0x200001ec
 8005284:	200001f0 	.word	0x200001f0
 8005288:	080065e4 	.word	0x080065e4

0800528c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800528c:	b480      	push	{r7}
 800528e:	b085      	sub	sp, #20
 8005290:	af00      	add	r7, sp, #0
 8005292:	60f8      	str	r0, [r7, #12]
 8005294:	60b9      	str	r1, [r7, #8]
 8005296:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	3b04      	subs	r3, #4
 800529c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80052a4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	3b04      	subs	r3, #4
 80052aa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80052ac:	68bb      	ldr	r3, [r7, #8]
 80052ae:	f023 0201 	bic.w	r2, r3, #1
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	3b04      	subs	r3, #4
 80052ba:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80052bc:	4a0c      	ldr	r2, [pc, #48]	; (80052f0 <pxPortInitialiseStack+0x64>)
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	3b14      	subs	r3, #20
 80052c6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80052c8:	687a      	ldr	r2, [r7, #4]
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	3b04      	subs	r3, #4
 80052d2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	f06f 0202 	mvn.w	r2, #2
 80052da:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	3b20      	subs	r3, #32
 80052e0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80052e2:	68fb      	ldr	r3, [r7, #12]
}
 80052e4:	4618      	mov	r0, r3
 80052e6:	3714      	adds	r7, #20
 80052e8:	46bd      	mov	sp, r7
 80052ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ee:	4770      	bx	lr
 80052f0:	080052f5 	.word	0x080052f5

080052f4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80052f4:	b480      	push	{r7}
 80052f6:	b085      	sub	sp, #20
 80052f8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80052fa:	2300      	movs	r3, #0
 80052fc:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80052fe:	4b12      	ldr	r3, [pc, #72]	; (8005348 <prvTaskExitError+0x54>)
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005306:	d00a      	beq.n	800531e <prvTaskExitError+0x2a>
	__asm volatile
 8005308:	f04f 0350 	mov.w	r3, #80	; 0x50
 800530c:	f383 8811 	msr	BASEPRI, r3
 8005310:	f3bf 8f6f 	isb	sy
 8005314:	f3bf 8f4f 	dsb	sy
 8005318:	60fb      	str	r3, [r7, #12]
}
 800531a:	bf00      	nop
 800531c:	e7fe      	b.n	800531c <prvTaskExitError+0x28>
	__asm volatile
 800531e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005322:	f383 8811 	msr	BASEPRI, r3
 8005326:	f3bf 8f6f 	isb	sy
 800532a:	f3bf 8f4f 	dsb	sy
 800532e:	60bb      	str	r3, [r7, #8]
}
 8005330:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8005332:	bf00      	nop
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	2b00      	cmp	r3, #0
 8005338:	d0fc      	beq.n	8005334 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800533a:	bf00      	nop
 800533c:	bf00      	nop
 800533e:	3714      	adds	r7, #20
 8005340:	46bd      	mov	sp, r7
 8005342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005346:	4770      	bx	lr
 8005348:	2000000c 	.word	0x2000000c
 800534c:	00000000 	.word	0x00000000

08005350 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8005350:	4b07      	ldr	r3, [pc, #28]	; (8005370 <pxCurrentTCBConst2>)
 8005352:	6819      	ldr	r1, [r3, #0]
 8005354:	6808      	ldr	r0, [r1, #0]
 8005356:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800535a:	f380 8809 	msr	PSP, r0
 800535e:	f3bf 8f6f 	isb	sy
 8005362:	f04f 0000 	mov.w	r0, #0
 8005366:	f380 8811 	msr	BASEPRI, r0
 800536a:	4770      	bx	lr
 800536c:	f3af 8000 	nop.w

08005370 <pxCurrentTCBConst2>:
 8005370:	20000098 	.word	0x20000098
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8005374:	bf00      	nop
 8005376:	bf00      	nop

08005378 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8005378:	4808      	ldr	r0, [pc, #32]	; (800539c <prvPortStartFirstTask+0x24>)
 800537a:	6800      	ldr	r0, [r0, #0]
 800537c:	6800      	ldr	r0, [r0, #0]
 800537e:	f380 8808 	msr	MSP, r0
 8005382:	f04f 0000 	mov.w	r0, #0
 8005386:	f380 8814 	msr	CONTROL, r0
 800538a:	b662      	cpsie	i
 800538c:	b661      	cpsie	f
 800538e:	f3bf 8f4f 	dsb	sy
 8005392:	f3bf 8f6f 	isb	sy
 8005396:	df00      	svc	0
 8005398:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800539a:	bf00      	nop
 800539c:	e000ed08 	.word	0xe000ed08

080053a0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80053a0:	b580      	push	{r7, lr}
 80053a2:	b086      	sub	sp, #24
 80053a4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80053a6:	4b46      	ldr	r3, [pc, #280]	; (80054c0 <xPortStartScheduler+0x120>)
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	4a46      	ldr	r2, [pc, #280]	; (80054c4 <xPortStartScheduler+0x124>)
 80053ac:	4293      	cmp	r3, r2
 80053ae:	d10a      	bne.n	80053c6 <xPortStartScheduler+0x26>
	__asm volatile
 80053b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053b4:	f383 8811 	msr	BASEPRI, r3
 80053b8:	f3bf 8f6f 	isb	sy
 80053bc:	f3bf 8f4f 	dsb	sy
 80053c0:	613b      	str	r3, [r7, #16]
}
 80053c2:	bf00      	nop
 80053c4:	e7fe      	b.n	80053c4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80053c6:	4b3e      	ldr	r3, [pc, #248]	; (80054c0 <xPortStartScheduler+0x120>)
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	4a3f      	ldr	r2, [pc, #252]	; (80054c8 <xPortStartScheduler+0x128>)
 80053cc:	4293      	cmp	r3, r2
 80053ce:	d10a      	bne.n	80053e6 <xPortStartScheduler+0x46>
	__asm volatile
 80053d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053d4:	f383 8811 	msr	BASEPRI, r3
 80053d8:	f3bf 8f6f 	isb	sy
 80053dc:	f3bf 8f4f 	dsb	sy
 80053e0:	60fb      	str	r3, [r7, #12]
}
 80053e2:	bf00      	nop
 80053e4:	e7fe      	b.n	80053e4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80053e6:	4b39      	ldr	r3, [pc, #228]	; (80054cc <xPortStartScheduler+0x12c>)
 80053e8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80053ea:	697b      	ldr	r3, [r7, #20]
 80053ec:	781b      	ldrb	r3, [r3, #0]
 80053ee:	b2db      	uxtb	r3, r3
 80053f0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80053f2:	697b      	ldr	r3, [r7, #20]
 80053f4:	22ff      	movs	r2, #255	; 0xff
 80053f6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80053f8:	697b      	ldr	r3, [r7, #20]
 80053fa:	781b      	ldrb	r3, [r3, #0]
 80053fc:	b2db      	uxtb	r3, r3
 80053fe:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005400:	78fb      	ldrb	r3, [r7, #3]
 8005402:	b2db      	uxtb	r3, r3
 8005404:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8005408:	b2da      	uxtb	r2, r3
 800540a:	4b31      	ldr	r3, [pc, #196]	; (80054d0 <xPortStartScheduler+0x130>)
 800540c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800540e:	4b31      	ldr	r3, [pc, #196]	; (80054d4 <xPortStartScheduler+0x134>)
 8005410:	2207      	movs	r2, #7
 8005412:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005414:	e009      	b.n	800542a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8005416:	4b2f      	ldr	r3, [pc, #188]	; (80054d4 <xPortStartScheduler+0x134>)
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	3b01      	subs	r3, #1
 800541c:	4a2d      	ldr	r2, [pc, #180]	; (80054d4 <xPortStartScheduler+0x134>)
 800541e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005420:	78fb      	ldrb	r3, [r7, #3]
 8005422:	b2db      	uxtb	r3, r3
 8005424:	005b      	lsls	r3, r3, #1
 8005426:	b2db      	uxtb	r3, r3
 8005428:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800542a:	78fb      	ldrb	r3, [r7, #3]
 800542c:	b2db      	uxtb	r3, r3
 800542e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005432:	2b80      	cmp	r3, #128	; 0x80
 8005434:	d0ef      	beq.n	8005416 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8005436:	4b27      	ldr	r3, [pc, #156]	; (80054d4 <xPortStartScheduler+0x134>)
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	f1c3 0307 	rsb	r3, r3, #7
 800543e:	2b04      	cmp	r3, #4
 8005440:	d00a      	beq.n	8005458 <xPortStartScheduler+0xb8>
	__asm volatile
 8005442:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005446:	f383 8811 	msr	BASEPRI, r3
 800544a:	f3bf 8f6f 	isb	sy
 800544e:	f3bf 8f4f 	dsb	sy
 8005452:	60bb      	str	r3, [r7, #8]
}
 8005454:	bf00      	nop
 8005456:	e7fe      	b.n	8005456 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8005458:	4b1e      	ldr	r3, [pc, #120]	; (80054d4 <xPortStartScheduler+0x134>)
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	021b      	lsls	r3, r3, #8
 800545e:	4a1d      	ldr	r2, [pc, #116]	; (80054d4 <xPortStartScheduler+0x134>)
 8005460:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8005462:	4b1c      	ldr	r3, [pc, #112]	; (80054d4 <xPortStartScheduler+0x134>)
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800546a:	4a1a      	ldr	r2, [pc, #104]	; (80054d4 <xPortStartScheduler+0x134>)
 800546c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	b2da      	uxtb	r2, r3
 8005472:	697b      	ldr	r3, [r7, #20]
 8005474:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8005476:	4b18      	ldr	r3, [pc, #96]	; (80054d8 <xPortStartScheduler+0x138>)
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	4a17      	ldr	r2, [pc, #92]	; (80054d8 <xPortStartScheduler+0x138>)
 800547c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005480:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8005482:	4b15      	ldr	r3, [pc, #84]	; (80054d8 <xPortStartScheduler+0x138>)
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	4a14      	ldr	r2, [pc, #80]	; (80054d8 <xPortStartScheduler+0x138>)
 8005488:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800548c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800548e:	f000 f8dd 	bl	800564c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8005492:	4b12      	ldr	r3, [pc, #72]	; (80054dc <xPortStartScheduler+0x13c>)
 8005494:	2200      	movs	r2, #0
 8005496:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8005498:	f000 f8fc 	bl	8005694 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800549c:	4b10      	ldr	r3, [pc, #64]	; (80054e0 <xPortStartScheduler+0x140>)
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	4a0f      	ldr	r2, [pc, #60]	; (80054e0 <xPortStartScheduler+0x140>)
 80054a2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80054a6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80054a8:	f7ff ff66 	bl	8005378 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80054ac:	f7fe fde2 	bl	8004074 <vTaskSwitchContext>
	prvTaskExitError();
 80054b0:	f7ff ff20 	bl	80052f4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80054b4:	2300      	movs	r3, #0
}
 80054b6:	4618      	mov	r0, r3
 80054b8:	3718      	adds	r7, #24
 80054ba:	46bd      	mov	sp, r7
 80054bc:	bd80      	pop	{r7, pc}
 80054be:	bf00      	nop
 80054c0:	e000ed00 	.word	0xe000ed00
 80054c4:	410fc271 	.word	0x410fc271
 80054c8:	410fc270 	.word	0x410fc270
 80054cc:	e000e400 	.word	0xe000e400
 80054d0:	20000200 	.word	0x20000200
 80054d4:	20000204 	.word	0x20000204
 80054d8:	e000ed20 	.word	0xe000ed20
 80054dc:	2000000c 	.word	0x2000000c
 80054e0:	e000ef34 	.word	0xe000ef34

080054e4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80054e4:	b480      	push	{r7}
 80054e6:	b083      	sub	sp, #12
 80054e8:	af00      	add	r7, sp, #0
	__asm volatile
 80054ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054ee:	f383 8811 	msr	BASEPRI, r3
 80054f2:	f3bf 8f6f 	isb	sy
 80054f6:	f3bf 8f4f 	dsb	sy
 80054fa:	607b      	str	r3, [r7, #4]
}
 80054fc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80054fe:	4b0f      	ldr	r3, [pc, #60]	; (800553c <vPortEnterCritical+0x58>)
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	3301      	adds	r3, #1
 8005504:	4a0d      	ldr	r2, [pc, #52]	; (800553c <vPortEnterCritical+0x58>)
 8005506:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8005508:	4b0c      	ldr	r3, [pc, #48]	; (800553c <vPortEnterCritical+0x58>)
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	2b01      	cmp	r3, #1
 800550e:	d10f      	bne.n	8005530 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8005510:	4b0b      	ldr	r3, [pc, #44]	; (8005540 <vPortEnterCritical+0x5c>)
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	b2db      	uxtb	r3, r3
 8005516:	2b00      	cmp	r3, #0
 8005518:	d00a      	beq.n	8005530 <vPortEnterCritical+0x4c>
	__asm volatile
 800551a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800551e:	f383 8811 	msr	BASEPRI, r3
 8005522:	f3bf 8f6f 	isb	sy
 8005526:	f3bf 8f4f 	dsb	sy
 800552a:	603b      	str	r3, [r7, #0]
}
 800552c:	bf00      	nop
 800552e:	e7fe      	b.n	800552e <vPortEnterCritical+0x4a>
	}
}
 8005530:	bf00      	nop
 8005532:	370c      	adds	r7, #12
 8005534:	46bd      	mov	sp, r7
 8005536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800553a:	4770      	bx	lr
 800553c:	2000000c 	.word	0x2000000c
 8005540:	e000ed04 	.word	0xe000ed04

08005544 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8005544:	b480      	push	{r7}
 8005546:	b083      	sub	sp, #12
 8005548:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800554a:	4b12      	ldr	r3, [pc, #72]	; (8005594 <vPortExitCritical+0x50>)
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	2b00      	cmp	r3, #0
 8005550:	d10a      	bne.n	8005568 <vPortExitCritical+0x24>
	__asm volatile
 8005552:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005556:	f383 8811 	msr	BASEPRI, r3
 800555a:	f3bf 8f6f 	isb	sy
 800555e:	f3bf 8f4f 	dsb	sy
 8005562:	607b      	str	r3, [r7, #4]
}
 8005564:	bf00      	nop
 8005566:	e7fe      	b.n	8005566 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8005568:	4b0a      	ldr	r3, [pc, #40]	; (8005594 <vPortExitCritical+0x50>)
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	3b01      	subs	r3, #1
 800556e:	4a09      	ldr	r2, [pc, #36]	; (8005594 <vPortExitCritical+0x50>)
 8005570:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8005572:	4b08      	ldr	r3, [pc, #32]	; (8005594 <vPortExitCritical+0x50>)
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	2b00      	cmp	r3, #0
 8005578:	d105      	bne.n	8005586 <vPortExitCritical+0x42>
 800557a:	2300      	movs	r3, #0
 800557c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800557e:	683b      	ldr	r3, [r7, #0]
 8005580:	f383 8811 	msr	BASEPRI, r3
}
 8005584:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8005586:	bf00      	nop
 8005588:	370c      	adds	r7, #12
 800558a:	46bd      	mov	sp, r7
 800558c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005590:	4770      	bx	lr
 8005592:	bf00      	nop
 8005594:	2000000c 	.word	0x2000000c
	...

080055a0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80055a0:	f3ef 8009 	mrs	r0, PSP
 80055a4:	f3bf 8f6f 	isb	sy
 80055a8:	4b15      	ldr	r3, [pc, #84]	; (8005600 <pxCurrentTCBConst>)
 80055aa:	681a      	ldr	r2, [r3, #0]
 80055ac:	f01e 0f10 	tst.w	lr, #16
 80055b0:	bf08      	it	eq
 80055b2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80055b6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80055ba:	6010      	str	r0, [r2, #0]
 80055bc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80055c0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80055c4:	f380 8811 	msr	BASEPRI, r0
 80055c8:	f3bf 8f4f 	dsb	sy
 80055cc:	f3bf 8f6f 	isb	sy
 80055d0:	f7fe fd50 	bl	8004074 <vTaskSwitchContext>
 80055d4:	f04f 0000 	mov.w	r0, #0
 80055d8:	f380 8811 	msr	BASEPRI, r0
 80055dc:	bc09      	pop	{r0, r3}
 80055de:	6819      	ldr	r1, [r3, #0]
 80055e0:	6808      	ldr	r0, [r1, #0]
 80055e2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80055e6:	f01e 0f10 	tst.w	lr, #16
 80055ea:	bf08      	it	eq
 80055ec:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80055f0:	f380 8809 	msr	PSP, r0
 80055f4:	f3bf 8f6f 	isb	sy
 80055f8:	4770      	bx	lr
 80055fa:	bf00      	nop
 80055fc:	f3af 8000 	nop.w

08005600 <pxCurrentTCBConst>:
 8005600:	20000098 	.word	0x20000098
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8005604:	bf00      	nop
 8005606:	bf00      	nop

08005608 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005608:	b580      	push	{r7, lr}
 800560a:	b082      	sub	sp, #8
 800560c:	af00      	add	r7, sp, #0
	__asm volatile
 800560e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005612:	f383 8811 	msr	BASEPRI, r3
 8005616:	f3bf 8f6f 	isb	sy
 800561a:	f3bf 8f4f 	dsb	sy
 800561e:	607b      	str	r3, [r7, #4]
}
 8005620:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8005622:	f7fe fc6f 	bl	8003f04 <xTaskIncrementTick>
 8005626:	4603      	mov	r3, r0
 8005628:	2b00      	cmp	r3, #0
 800562a:	d003      	beq.n	8005634 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800562c:	4b06      	ldr	r3, [pc, #24]	; (8005648 <SysTick_Handler+0x40>)
 800562e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005632:	601a      	str	r2, [r3, #0]
 8005634:	2300      	movs	r3, #0
 8005636:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005638:	683b      	ldr	r3, [r7, #0]
 800563a:	f383 8811 	msr	BASEPRI, r3
}
 800563e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8005640:	bf00      	nop
 8005642:	3708      	adds	r7, #8
 8005644:	46bd      	mov	sp, r7
 8005646:	bd80      	pop	{r7, pc}
 8005648:	e000ed04 	.word	0xe000ed04

0800564c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800564c:	b480      	push	{r7}
 800564e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8005650:	4b0b      	ldr	r3, [pc, #44]	; (8005680 <vPortSetupTimerInterrupt+0x34>)
 8005652:	2200      	movs	r2, #0
 8005654:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005656:	4b0b      	ldr	r3, [pc, #44]	; (8005684 <vPortSetupTimerInterrupt+0x38>)
 8005658:	2200      	movs	r2, #0
 800565a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800565c:	4b0a      	ldr	r3, [pc, #40]	; (8005688 <vPortSetupTimerInterrupt+0x3c>)
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	4a0a      	ldr	r2, [pc, #40]	; (800568c <vPortSetupTimerInterrupt+0x40>)
 8005662:	fba2 2303 	umull	r2, r3, r2, r3
 8005666:	099b      	lsrs	r3, r3, #6
 8005668:	4a09      	ldr	r2, [pc, #36]	; (8005690 <vPortSetupTimerInterrupt+0x44>)
 800566a:	3b01      	subs	r3, #1
 800566c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800566e:	4b04      	ldr	r3, [pc, #16]	; (8005680 <vPortSetupTimerInterrupt+0x34>)
 8005670:	2207      	movs	r2, #7
 8005672:	601a      	str	r2, [r3, #0]
}
 8005674:	bf00      	nop
 8005676:	46bd      	mov	sp, r7
 8005678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800567c:	4770      	bx	lr
 800567e:	bf00      	nop
 8005680:	e000e010 	.word	0xe000e010
 8005684:	e000e018 	.word	0xe000e018
 8005688:	20000000 	.word	0x20000000
 800568c:	10624dd3 	.word	0x10624dd3
 8005690:	e000e014 	.word	0xe000e014

08005694 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8005694:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80056a4 <vPortEnableVFP+0x10>
 8005698:	6801      	ldr	r1, [r0, #0]
 800569a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800569e:	6001      	str	r1, [r0, #0]
 80056a0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80056a2:	bf00      	nop
 80056a4:	e000ed88 	.word	0xe000ed88

080056a8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80056a8:	b480      	push	{r7}
 80056aa:	b085      	sub	sp, #20
 80056ac:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80056ae:	f3ef 8305 	mrs	r3, IPSR
 80056b2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	2b0f      	cmp	r3, #15
 80056b8:	d914      	bls.n	80056e4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80056ba:	4a17      	ldr	r2, [pc, #92]	; (8005718 <vPortValidateInterruptPriority+0x70>)
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	4413      	add	r3, r2
 80056c0:	781b      	ldrb	r3, [r3, #0]
 80056c2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80056c4:	4b15      	ldr	r3, [pc, #84]	; (800571c <vPortValidateInterruptPriority+0x74>)
 80056c6:	781b      	ldrb	r3, [r3, #0]
 80056c8:	7afa      	ldrb	r2, [r7, #11]
 80056ca:	429a      	cmp	r2, r3
 80056cc:	d20a      	bcs.n	80056e4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 80056ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80056d2:	f383 8811 	msr	BASEPRI, r3
 80056d6:	f3bf 8f6f 	isb	sy
 80056da:	f3bf 8f4f 	dsb	sy
 80056de:	607b      	str	r3, [r7, #4]
}
 80056e0:	bf00      	nop
 80056e2:	e7fe      	b.n	80056e2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80056e4:	4b0e      	ldr	r3, [pc, #56]	; (8005720 <vPortValidateInterruptPriority+0x78>)
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80056ec:	4b0d      	ldr	r3, [pc, #52]	; (8005724 <vPortValidateInterruptPriority+0x7c>)
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	429a      	cmp	r2, r3
 80056f2:	d90a      	bls.n	800570a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 80056f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80056f8:	f383 8811 	msr	BASEPRI, r3
 80056fc:	f3bf 8f6f 	isb	sy
 8005700:	f3bf 8f4f 	dsb	sy
 8005704:	603b      	str	r3, [r7, #0]
}
 8005706:	bf00      	nop
 8005708:	e7fe      	b.n	8005708 <vPortValidateInterruptPriority+0x60>
	}
 800570a:	bf00      	nop
 800570c:	3714      	adds	r7, #20
 800570e:	46bd      	mov	sp, r7
 8005710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005714:	4770      	bx	lr
 8005716:	bf00      	nop
 8005718:	e000e3f0 	.word	0xe000e3f0
 800571c:	20000200 	.word	0x20000200
 8005720:	e000ed0c 	.word	0xe000ed0c
 8005724:	20000204 	.word	0x20000204

08005728 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8005728:	b580      	push	{r7, lr}
 800572a:	b08a      	sub	sp, #40	; 0x28
 800572c:	af00      	add	r7, sp, #0
 800572e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8005730:	2300      	movs	r3, #0
 8005732:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8005734:	f7fe fa9e 	bl	8003c74 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8005738:	4b5b      	ldr	r3, [pc, #364]	; (80058a8 <pvPortMalloc+0x180>)
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	2b00      	cmp	r3, #0
 800573e:	d101      	bne.n	8005744 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8005740:	f000 f92c 	bl	800599c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8005744:	4b59      	ldr	r3, [pc, #356]	; (80058ac <pvPortMalloc+0x184>)
 8005746:	681a      	ldr	r2, [r3, #0]
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	4013      	ands	r3, r2
 800574c:	2b00      	cmp	r3, #0
 800574e:	f040 8093 	bne.w	8005878 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	2b00      	cmp	r3, #0
 8005756:	d01d      	beq.n	8005794 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8005758:	2208      	movs	r2, #8
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	4413      	add	r3, r2
 800575e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	f003 0307 	and.w	r3, r3, #7
 8005766:	2b00      	cmp	r3, #0
 8005768:	d014      	beq.n	8005794 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	f023 0307 	bic.w	r3, r3, #7
 8005770:	3308      	adds	r3, #8
 8005772:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	f003 0307 	and.w	r3, r3, #7
 800577a:	2b00      	cmp	r3, #0
 800577c:	d00a      	beq.n	8005794 <pvPortMalloc+0x6c>
	__asm volatile
 800577e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005782:	f383 8811 	msr	BASEPRI, r3
 8005786:	f3bf 8f6f 	isb	sy
 800578a:	f3bf 8f4f 	dsb	sy
 800578e:	617b      	str	r3, [r7, #20]
}
 8005790:	bf00      	nop
 8005792:	e7fe      	b.n	8005792 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	2b00      	cmp	r3, #0
 8005798:	d06e      	beq.n	8005878 <pvPortMalloc+0x150>
 800579a:	4b45      	ldr	r3, [pc, #276]	; (80058b0 <pvPortMalloc+0x188>)
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	687a      	ldr	r2, [r7, #4]
 80057a0:	429a      	cmp	r2, r3
 80057a2:	d869      	bhi.n	8005878 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80057a4:	4b43      	ldr	r3, [pc, #268]	; (80058b4 <pvPortMalloc+0x18c>)
 80057a6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80057a8:	4b42      	ldr	r3, [pc, #264]	; (80058b4 <pvPortMalloc+0x18c>)
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80057ae:	e004      	b.n	80057ba <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 80057b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057b2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80057b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80057ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057bc:	685b      	ldr	r3, [r3, #4]
 80057be:	687a      	ldr	r2, [r7, #4]
 80057c0:	429a      	cmp	r2, r3
 80057c2:	d903      	bls.n	80057cc <pvPortMalloc+0xa4>
 80057c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d1f1      	bne.n	80057b0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80057cc:	4b36      	ldr	r3, [pc, #216]	; (80058a8 <pvPortMalloc+0x180>)
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80057d2:	429a      	cmp	r2, r3
 80057d4:	d050      	beq.n	8005878 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80057d6:	6a3b      	ldr	r3, [r7, #32]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	2208      	movs	r2, #8
 80057dc:	4413      	add	r3, r2
 80057de:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80057e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057e2:	681a      	ldr	r2, [r3, #0]
 80057e4:	6a3b      	ldr	r3, [r7, #32]
 80057e6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80057e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057ea:	685a      	ldr	r2, [r3, #4]
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	1ad2      	subs	r2, r2, r3
 80057f0:	2308      	movs	r3, #8
 80057f2:	005b      	lsls	r3, r3, #1
 80057f4:	429a      	cmp	r2, r3
 80057f6:	d91f      	bls.n	8005838 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80057f8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	4413      	add	r3, r2
 80057fe:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005800:	69bb      	ldr	r3, [r7, #24]
 8005802:	f003 0307 	and.w	r3, r3, #7
 8005806:	2b00      	cmp	r3, #0
 8005808:	d00a      	beq.n	8005820 <pvPortMalloc+0xf8>
	__asm volatile
 800580a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800580e:	f383 8811 	msr	BASEPRI, r3
 8005812:	f3bf 8f6f 	isb	sy
 8005816:	f3bf 8f4f 	dsb	sy
 800581a:	613b      	str	r3, [r7, #16]
}
 800581c:	bf00      	nop
 800581e:	e7fe      	b.n	800581e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005820:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005822:	685a      	ldr	r2, [r3, #4]
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	1ad2      	subs	r2, r2, r3
 8005828:	69bb      	ldr	r3, [r7, #24]
 800582a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800582c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800582e:	687a      	ldr	r2, [r7, #4]
 8005830:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8005832:	69b8      	ldr	r0, [r7, #24]
 8005834:	f000 f914 	bl	8005a60 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005838:	4b1d      	ldr	r3, [pc, #116]	; (80058b0 <pvPortMalloc+0x188>)
 800583a:	681a      	ldr	r2, [r3, #0]
 800583c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800583e:	685b      	ldr	r3, [r3, #4]
 8005840:	1ad3      	subs	r3, r2, r3
 8005842:	4a1b      	ldr	r2, [pc, #108]	; (80058b0 <pvPortMalloc+0x188>)
 8005844:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8005846:	4b1a      	ldr	r3, [pc, #104]	; (80058b0 <pvPortMalloc+0x188>)
 8005848:	681a      	ldr	r2, [r3, #0]
 800584a:	4b1b      	ldr	r3, [pc, #108]	; (80058b8 <pvPortMalloc+0x190>)
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	429a      	cmp	r2, r3
 8005850:	d203      	bcs.n	800585a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8005852:	4b17      	ldr	r3, [pc, #92]	; (80058b0 <pvPortMalloc+0x188>)
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	4a18      	ldr	r2, [pc, #96]	; (80058b8 <pvPortMalloc+0x190>)
 8005858:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800585a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800585c:	685a      	ldr	r2, [r3, #4]
 800585e:	4b13      	ldr	r3, [pc, #76]	; (80058ac <pvPortMalloc+0x184>)
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	431a      	orrs	r2, r3
 8005864:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005866:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005868:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800586a:	2200      	movs	r2, #0
 800586c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800586e:	4b13      	ldr	r3, [pc, #76]	; (80058bc <pvPortMalloc+0x194>)
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	3301      	adds	r3, #1
 8005874:	4a11      	ldr	r2, [pc, #68]	; (80058bc <pvPortMalloc+0x194>)
 8005876:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8005878:	f7fe fa0a 	bl	8003c90 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800587c:	69fb      	ldr	r3, [r7, #28]
 800587e:	f003 0307 	and.w	r3, r3, #7
 8005882:	2b00      	cmp	r3, #0
 8005884:	d00a      	beq.n	800589c <pvPortMalloc+0x174>
	__asm volatile
 8005886:	f04f 0350 	mov.w	r3, #80	; 0x50
 800588a:	f383 8811 	msr	BASEPRI, r3
 800588e:	f3bf 8f6f 	isb	sy
 8005892:	f3bf 8f4f 	dsb	sy
 8005896:	60fb      	str	r3, [r7, #12]
}
 8005898:	bf00      	nop
 800589a:	e7fe      	b.n	800589a <pvPortMalloc+0x172>
	return pvReturn;
 800589c:	69fb      	ldr	r3, [r7, #28]
}
 800589e:	4618      	mov	r0, r3
 80058a0:	3728      	adds	r7, #40	; 0x28
 80058a2:	46bd      	mov	sp, r7
 80058a4:	bd80      	pop	{r7, pc}
 80058a6:	bf00      	nop
 80058a8:	2000de10 	.word	0x2000de10
 80058ac:	2000de24 	.word	0x2000de24
 80058b0:	2000de14 	.word	0x2000de14
 80058b4:	2000de08 	.word	0x2000de08
 80058b8:	2000de18 	.word	0x2000de18
 80058bc:	2000de1c 	.word	0x2000de1c

080058c0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80058c0:	b580      	push	{r7, lr}
 80058c2:	b086      	sub	sp, #24
 80058c4:	af00      	add	r7, sp, #0
 80058c6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d04d      	beq.n	800596e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80058d2:	2308      	movs	r3, #8
 80058d4:	425b      	negs	r3, r3
 80058d6:	697a      	ldr	r2, [r7, #20]
 80058d8:	4413      	add	r3, r2
 80058da:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80058dc:	697b      	ldr	r3, [r7, #20]
 80058de:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80058e0:	693b      	ldr	r3, [r7, #16]
 80058e2:	685a      	ldr	r2, [r3, #4]
 80058e4:	4b24      	ldr	r3, [pc, #144]	; (8005978 <vPortFree+0xb8>)
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	4013      	ands	r3, r2
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d10a      	bne.n	8005904 <vPortFree+0x44>
	__asm volatile
 80058ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058f2:	f383 8811 	msr	BASEPRI, r3
 80058f6:	f3bf 8f6f 	isb	sy
 80058fa:	f3bf 8f4f 	dsb	sy
 80058fe:	60fb      	str	r3, [r7, #12]
}
 8005900:	bf00      	nop
 8005902:	e7fe      	b.n	8005902 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8005904:	693b      	ldr	r3, [r7, #16]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	2b00      	cmp	r3, #0
 800590a:	d00a      	beq.n	8005922 <vPortFree+0x62>
	__asm volatile
 800590c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005910:	f383 8811 	msr	BASEPRI, r3
 8005914:	f3bf 8f6f 	isb	sy
 8005918:	f3bf 8f4f 	dsb	sy
 800591c:	60bb      	str	r3, [r7, #8]
}
 800591e:	bf00      	nop
 8005920:	e7fe      	b.n	8005920 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8005922:	693b      	ldr	r3, [r7, #16]
 8005924:	685a      	ldr	r2, [r3, #4]
 8005926:	4b14      	ldr	r3, [pc, #80]	; (8005978 <vPortFree+0xb8>)
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	4013      	ands	r3, r2
 800592c:	2b00      	cmp	r3, #0
 800592e:	d01e      	beq.n	800596e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8005930:	693b      	ldr	r3, [r7, #16]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	2b00      	cmp	r3, #0
 8005936:	d11a      	bne.n	800596e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005938:	693b      	ldr	r3, [r7, #16]
 800593a:	685a      	ldr	r2, [r3, #4]
 800593c:	4b0e      	ldr	r3, [pc, #56]	; (8005978 <vPortFree+0xb8>)
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	43db      	mvns	r3, r3
 8005942:	401a      	ands	r2, r3
 8005944:	693b      	ldr	r3, [r7, #16]
 8005946:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8005948:	f7fe f994 	bl	8003c74 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800594c:	693b      	ldr	r3, [r7, #16]
 800594e:	685a      	ldr	r2, [r3, #4]
 8005950:	4b0a      	ldr	r3, [pc, #40]	; (800597c <vPortFree+0xbc>)
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	4413      	add	r3, r2
 8005956:	4a09      	ldr	r2, [pc, #36]	; (800597c <vPortFree+0xbc>)
 8005958:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800595a:	6938      	ldr	r0, [r7, #16]
 800595c:	f000 f880 	bl	8005a60 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8005960:	4b07      	ldr	r3, [pc, #28]	; (8005980 <vPortFree+0xc0>)
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	3301      	adds	r3, #1
 8005966:	4a06      	ldr	r2, [pc, #24]	; (8005980 <vPortFree+0xc0>)
 8005968:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800596a:	f7fe f991 	bl	8003c90 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800596e:	bf00      	nop
 8005970:	3718      	adds	r7, #24
 8005972:	46bd      	mov	sp, r7
 8005974:	bd80      	pop	{r7, pc}
 8005976:	bf00      	nop
 8005978:	2000de24 	.word	0x2000de24
 800597c:	2000de14 	.word	0x2000de14
 8005980:	2000de20 	.word	0x2000de20

08005984 <xPortGetMinimumEverFreeHeapSize>:
	return xFreeBytesRemaining;
}
/*-----------------------------------------------------------*/

size_t xPortGetMinimumEverFreeHeapSize( void )
{
 8005984:	b480      	push	{r7}
 8005986:	af00      	add	r7, sp, #0
	return xMinimumEverFreeBytesRemaining;
 8005988:	4b03      	ldr	r3, [pc, #12]	; (8005998 <xPortGetMinimumEverFreeHeapSize+0x14>)
 800598a:	681b      	ldr	r3, [r3, #0]
}
 800598c:	4618      	mov	r0, r3
 800598e:	46bd      	mov	sp, r7
 8005990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005994:	4770      	bx	lr
 8005996:	bf00      	nop
 8005998:	2000de18 	.word	0x2000de18

0800599c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800599c:	b480      	push	{r7}
 800599e:	b085      	sub	sp, #20
 80059a0:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80059a2:	f44f 435c 	mov.w	r3, #56320	; 0xdc00
 80059a6:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80059a8:	4b27      	ldr	r3, [pc, #156]	; (8005a48 <prvHeapInit+0xac>)
 80059aa:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	f003 0307 	and.w	r3, r3, #7
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d00c      	beq.n	80059d0 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	3307      	adds	r3, #7
 80059ba:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	f023 0307 	bic.w	r3, r3, #7
 80059c2:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80059c4:	68ba      	ldr	r2, [r7, #8]
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	1ad3      	subs	r3, r2, r3
 80059ca:	4a1f      	ldr	r2, [pc, #124]	; (8005a48 <prvHeapInit+0xac>)
 80059cc:	4413      	add	r3, r2
 80059ce:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80059d4:	4a1d      	ldr	r2, [pc, #116]	; (8005a4c <prvHeapInit+0xb0>)
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80059da:	4b1c      	ldr	r3, [pc, #112]	; (8005a4c <prvHeapInit+0xb0>)
 80059dc:	2200      	movs	r2, #0
 80059de:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	68ba      	ldr	r2, [r7, #8]
 80059e4:	4413      	add	r3, r2
 80059e6:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80059e8:	2208      	movs	r2, #8
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	1a9b      	subs	r3, r3, r2
 80059ee:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	f023 0307 	bic.w	r3, r3, #7
 80059f6:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	4a15      	ldr	r2, [pc, #84]	; (8005a50 <prvHeapInit+0xb4>)
 80059fc:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80059fe:	4b14      	ldr	r3, [pc, #80]	; (8005a50 <prvHeapInit+0xb4>)
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	2200      	movs	r2, #0
 8005a04:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8005a06:	4b12      	ldr	r3, [pc, #72]	; (8005a50 <prvHeapInit+0xb4>)
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	2200      	movs	r2, #0
 8005a0c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8005a12:	683b      	ldr	r3, [r7, #0]
 8005a14:	68fa      	ldr	r2, [r7, #12]
 8005a16:	1ad2      	subs	r2, r2, r3
 8005a18:	683b      	ldr	r3, [r7, #0]
 8005a1a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005a1c:	4b0c      	ldr	r3, [pc, #48]	; (8005a50 <prvHeapInit+0xb4>)
 8005a1e:	681a      	ldr	r2, [r3, #0]
 8005a20:	683b      	ldr	r3, [r7, #0]
 8005a22:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005a24:	683b      	ldr	r3, [r7, #0]
 8005a26:	685b      	ldr	r3, [r3, #4]
 8005a28:	4a0a      	ldr	r2, [pc, #40]	; (8005a54 <prvHeapInit+0xb8>)
 8005a2a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005a2c:	683b      	ldr	r3, [r7, #0]
 8005a2e:	685b      	ldr	r3, [r3, #4]
 8005a30:	4a09      	ldr	r2, [pc, #36]	; (8005a58 <prvHeapInit+0xbc>)
 8005a32:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8005a34:	4b09      	ldr	r3, [pc, #36]	; (8005a5c <prvHeapInit+0xc0>)
 8005a36:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8005a3a:	601a      	str	r2, [r3, #0]
}
 8005a3c:	bf00      	nop
 8005a3e:	3714      	adds	r7, #20
 8005a40:	46bd      	mov	sp, r7
 8005a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a46:	4770      	bx	lr
 8005a48:	20000208 	.word	0x20000208
 8005a4c:	2000de08 	.word	0x2000de08
 8005a50:	2000de10 	.word	0x2000de10
 8005a54:	2000de18 	.word	0x2000de18
 8005a58:	2000de14 	.word	0x2000de14
 8005a5c:	2000de24 	.word	0x2000de24

08005a60 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005a60:	b480      	push	{r7}
 8005a62:	b085      	sub	sp, #20
 8005a64:	af00      	add	r7, sp, #0
 8005a66:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005a68:	4b28      	ldr	r3, [pc, #160]	; (8005b0c <prvInsertBlockIntoFreeList+0xac>)
 8005a6a:	60fb      	str	r3, [r7, #12]
 8005a6c:	e002      	b.n	8005a74 <prvInsertBlockIntoFreeList+0x14>
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	60fb      	str	r3, [r7, #12]
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	687a      	ldr	r2, [r7, #4]
 8005a7a:	429a      	cmp	r2, r3
 8005a7c:	d8f7      	bhi.n	8005a6e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	685b      	ldr	r3, [r3, #4]
 8005a86:	68ba      	ldr	r2, [r7, #8]
 8005a88:	4413      	add	r3, r2
 8005a8a:	687a      	ldr	r2, [r7, #4]
 8005a8c:	429a      	cmp	r2, r3
 8005a8e:	d108      	bne.n	8005aa2 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	685a      	ldr	r2, [r3, #4]
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	685b      	ldr	r3, [r3, #4]
 8005a98:	441a      	add	r2, r3
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	685b      	ldr	r3, [r3, #4]
 8005aaa:	68ba      	ldr	r2, [r7, #8]
 8005aac:	441a      	add	r2, r3
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	429a      	cmp	r2, r3
 8005ab4:	d118      	bne.n	8005ae8 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	681a      	ldr	r2, [r3, #0]
 8005aba:	4b15      	ldr	r3, [pc, #84]	; (8005b10 <prvInsertBlockIntoFreeList+0xb0>)
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	429a      	cmp	r2, r3
 8005ac0:	d00d      	beq.n	8005ade <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	685a      	ldr	r2, [r3, #4]
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	685b      	ldr	r3, [r3, #4]
 8005acc:	441a      	add	r2, r3
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	681a      	ldr	r2, [r3, #0]
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	601a      	str	r2, [r3, #0]
 8005adc:	e008      	b.n	8005af0 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8005ade:	4b0c      	ldr	r3, [pc, #48]	; (8005b10 <prvInsertBlockIntoFreeList+0xb0>)
 8005ae0:	681a      	ldr	r2, [r3, #0]
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	601a      	str	r2, [r3, #0]
 8005ae6:	e003      	b.n	8005af0 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	681a      	ldr	r2, [r3, #0]
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8005af0:	68fa      	ldr	r2, [r7, #12]
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	429a      	cmp	r2, r3
 8005af6:	d002      	beq.n	8005afe <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	687a      	ldr	r2, [r7, #4]
 8005afc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005afe:	bf00      	nop
 8005b00:	3714      	adds	r7, #20
 8005b02:	46bd      	mov	sp, r7
 8005b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b08:	4770      	bx	lr
 8005b0a:	bf00      	nop
 8005b0c:	2000de08 	.word	0x2000de08
 8005b10:	2000de10 	.word	0x2000de10

08005b14 <__errno>:
 8005b14:	4b01      	ldr	r3, [pc, #4]	; (8005b1c <__errno+0x8>)
 8005b16:	6818      	ldr	r0, [r3, #0]
 8005b18:	4770      	bx	lr
 8005b1a:	bf00      	nop
 8005b1c:	20000010 	.word	0x20000010

08005b20 <__libc_init_array>:
 8005b20:	b570      	push	{r4, r5, r6, lr}
 8005b22:	4d0d      	ldr	r5, [pc, #52]	; (8005b58 <__libc_init_array+0x38>)
 8005b24:	4c0d      	ldr	r4, [pc, #52]	; (8005b5c <__libc_init_array+0x3c>)
 8005b26:	1b64      	subs	r4, r4, r5
 8005b28:	10a4      	asrs	r4, r4, #2
 8005b2a:	2600      	movs	r6, #0
 8005b2c:	42a6      	cmp	r6, r4
 8005b2e:	d109      	bne.n	8005b44 <__libc_init_array+0x24>
 8005b30:	4d0b      	ldr	r5, [pc, #44]	; (8005b60 <__libc_init_array+0x40>)
 8005b32:	4c0c      	ldr	r4, [pc, #48]	; (8005b64 <__libc_init_array+0x44>)
 8005b34:	f000 fc56 	bl	80063e4 <_init>
 8005b38:	1b64      	subs	r4, r4, r5
 8005b3a:	10a4      	asrs	r4, r4, #2
 8005b3c:	2600      	movs	r6, #0
 8005b3e:	42a6      	cmp	r6, r4
 8005b40:	d105      	bne.n	8005b4e <__libc_init_array+0x2e>
 8005b42:	bd70      	pop	{r4, r5, r6, pc}
 8005b44:	f855 3b04 	ldr.w	r3, [r5], #4
 8005b48:	4798      	blx	r3
 8005b4a:	3601      	adds	r6, #1
 8005b4c:	e7ee      	b.n	8005b2c <__libc_init_array+0xc>
 8005b4e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005b52:	4798      	blx	r3
 8005b54:	3601      	adds	r6, #1
 8005b56:	e7f2      	b.n	8005b3e <__libc_init_array+0x1e>
 8005b58:	08006640 	.word	0x08006640
 8005b5c:	08006640 	.word	0x08006640
 8005b60:	08006640 	.word	0x08006640
 8005b64:	08006644 	.word	0x08006644

08005b68 <memcpy>:
 8005b68:	440a      	add	r2, r1
 8005b6a:	4291      	cmp	r1, r2
 8005b6c:	f100 33ff 	add.w	r3, r0, #4294967295
 8005b70:	d100      	bne.n	8005b74 <memcpy+0xc>
 8005b72:	4770      	bx	lr
 8005b74:	b510      	push	{r4, lr}
 8005b76:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005b7a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005b7e:	4291      	cmp	r1, r2
 8005b80:	d1f9      	bne.n	8005b76 <memcpy+0xe>
 8005b82:	bd10      	pop	{r4, pc}

08005b84 <memset>:
 8005b84:	4402      	add	r2, r0
 8005b86:	4603      	mov	r3, r0
 8005b88:	4293      	cmp	r3, r2
 8005b8a:	d100      	bne.n	8005b8e <memset+0xa>
 8005b8c:	4770      	bx	lr
 8005b8e:	f803 1b01 	strb.w	r1, [r3], #1
 8005b92:	e7f9      	b.n	8005b88 <memset+0x4>

08005b94 <siprintf>:
 8005b94:	b40e      	push	{r1, r2, r3}
 8005b96:	b500      	push	{lr}
 8005b98:	b09c      	sub	sp, #112	; 0x70
 8005b9a:	ab1d      	add	r3, sp, #116	; 0x74
 8005b9c:	9002      	str	r0, [sp, #8]
 8005b9e:	9006      	str	r0, [sp, #24]
 8005ba0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005ba4:	4809      	ldr	r0, [pc, #36]	; (8005bcc <siprintf+0x38>)
 8005ba6:	9107      	str	r1, [sp, #28]
 8005ba8:	9104      	str	r1, [sp, #16]
 8005baa:	4909      	ldr	r1, [pc, #36]	; (8005bd0 <siprintf+0x3c>)
 8005bac:	f853 2b04 	ldr.w	r2, [r3], #4
 8005bb0:	9105      	str	r1, [sp, #20]
 8005bb2:	6800      	ldr	r0, [r0, #0]
 8005bb4:	9301      	str	r3, [sp, #4]
 8005bb6:	a902      	add	r1, sp, #8
 8005bb8:	f000 f870 	bl	8005c9c <_svfiprintf_r>
 8005bbc:	9b02      	ldr	r3, [sp, #8]
 8005bbe:	2200      	movs	r2, #0
 8005bc0:	701a      	strb	r2, [r3, #0]
 8005bc2:	b01c      	add	sp, #112	; 0x70
 8005bc4:	f85d eb04 	ldr.w	lr, [sp], #4
 8005bc8:	b003      	add	sp, #12
 8005bca:	4770      	bx	lr
 8005bcc:	20000010 	.word	0x20000010
 8005bd0:	ffff0208 	.word	0xffff0208

08005bd4 <strcpy>:
 8005bd4:	4603      	mov	r3, r0
 8005bd6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005bda:	f803 2b01 	strb.w	r2, [r3], #1
 8005bde:	2a00      	cmp	r2, #0
 8005be0:	d1f9      	bne.n	8005bd6 <strcpy+0x2>
 8005be2:	4770      	bx	lr

08005be4 <__ssputs_r>:
 8005be4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005be8:	688e      	ldr	r6, [r1, #8]
 8005bea:	429e      	cmp	r6, r3
 8005bec:	4682      	mov	sl, r0
 8005bee:	460c      	mov	r4, r1
 8005bf0:	4690      	mov	r8, r2
 8005bf2:	461f      	mov	r7, r3
 8005bf4:	d838      	bhi.n	8005c68 <__ssputs_r+0x84>
 8005bf6:	898a      	ldrh	r2, [r1, #12]
 8005bf8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005bfc:	d032      	beq.n	8005c64 <__ssputs_r+0x80>
 8005bfe:	6825      	ldr	r5, [r4, #0]
 8005c00:	6909      	ldr	r1, [r1, #16]
 8005c02:	eba5 0901 	sub.w	r9, r5, r1
 8005c06:	6965      	ldr	r5, [r4, #20]
 8005c08:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005c0c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005c10:	3301      	adds	r3, #1
 8005c12:	444b      	add	r3, r9
 8005c14:	106d      	asrs	r5, r5, #1
 8005c16:	429d      	cmp	r5, r3
 8005c18:	bf38      	it	cc
 8005c1a:	461d      	movcc	r5, r3
 8005c1c:	0553      	lsls	r3, r2, #21
 8005c1e:	d531      	bpl.n	8005c84 <__ssputs_r+0xa0>
 8005c20:	4629      	mov	r1, r5
 8005c22:	f000 fb39 	bl	8006298 <_malloc_r>
 8005c26:	4606      	mov	r6, r0
 8005c28:	b950      	cbnz	r0, 8005c40 <__ssputs_r+0x5c>
 8005c2a:	230c      	movs	r3, #12
 8005c2c:	f8ca 3000 	str.w	r3, [sl]
 8005c30:	89a3      	ldrh	r3, [r4, #12]
 8005c32:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005c36:	81a3      	strh	r3, [r4, #12]
 8005c38:	f04f 30ff 	mov.w	r0, #4294967295
 8005c3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c40:	6921      	ldr	r1, [r4, #16]
 8005c42:	464a      	mov	r2, r9
 8005c44:	f7ff ff90 	bl	8005b68 <memcpy>
 8005c48:	89a3      	ldrh	r3, [r4, #12]
 8005c4a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8005c4e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005c52:	81a3      	strh	r3, [r4, #12]
 8005c54:	6126      	str	r6, [r4, #16]
 8005c56:	6165      	str	r5, [r4, #20]
 8005c58:	444e      	add	r6, r9
 8005c5a:	eba5 0509 	sub.w	r5, r5, r9
 8005c5e:	6026      	str	r6, [r4, #0]
 8005c60:	60a5      	str	r5, [r4, #8]
 8005c62:	463e      	mov	r6, r7
 8005c64:	42be      	cmp	r6, r7
 8005c66:	d900      	bls.n	8005c6a <__ssputs_r+0x86>
 8005c68:	463e      	mov	r6, r7
 8005c6a:	4632      	mov	r2, r6
 8005c6c:	6820      	ldr	r0, [r4, #0]
 8005c6e:	4641      	mov	r1, r8
 8005c70:	f000 faa8 	bl	80061c4 <memmove>
 8005c74:	68a3      	ldr	r3, [r4, #8]
 8005c76:	6822      	ldr	r2, [r4, #0]
 8005c78:	1b9b      	subs	r3, r3, r6
 8005c7a:	4432      	add	r2, r6
 8005c7c:	60a3      	str	r3, [r4, #8]
 8005c7e:	6022      	str	r2, [r4, #0]
 8005c80:	2000      	movs	r0, #0
 8005c82:	e7db      	b.n	8005c3c <__ssputs_r+0x58>
 8005c84:	462a      	mov	r2, r5
 8005c86:	f000 fb61 	bl	800634c <_realloc_r>
 8005c8a:	4606      	mov	r6, r0
 8005c8c:	2800      	cmp	r0, #0
 8005c8e:	d1e1      	bne.n	8005c54 <__ssputs_r+0x70>
 8005c90:	6921      	ldr	r1, [r4, #16]
 8005c92:	4650      	mov	r0, sl
 8005c94:	f000 fab0 	bl	80061f8 <_free_r>
 8005c98:	e7c7      	b.n	8005c2a <__ssputs_r+0x46>
	...

08005c9c <_svfiprintf_r>:
 8005c9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ca0:	4698      	mov	r8, r3
 8005ca2:	898b      	ldrh	r3, [r1, #12]
 8005ca4:	061b      	lsls	r3, r3, #24
 8005ca6:	b09d      	sub	sp, #116	; 0x74
 8005ca8:	4607      	mov	r7, r0
 8005caa:	460d      	mov	r5, r1
 8005cac:	4614      	mov	r4, r2
 8005cae:	d50e      	bpl.n	8005cce <_svfiprintf_r+0x32>
 8005cb0:	690b      	ldr	r3, [r1, #16]
 8005cb2:	b963      	cbnz	r3, 8005cce <_svfiprintf_r+0x32>
 8005cb4:	2140      	movs	r1, #64	; 0x40
 8005cb6:	f000 faef 	bl	8006298 <_malloc_r>
 8005cba:	6028      	str	r0, [r5, #0]
 8005cbc:	6128      	str	r0, [r5, #16]
 8005cbe:	b920      	cbnz	r0, 8005cca <_svfiprintf_r+0x2e>
 8005cc0:	230c      	movs	r3, #12
 8005cc2:	603b      	str	r3, [r7, #0]
 8005cc4:	f04f 30ff 	mov.w	r0, #4294967295
 8005cc8:	e0d1      	b.n	8005e6e <_svfiprintf_r+0x1d2>
 8005cca:	2340      	movs	r3, #64	; 0x40
 8005ccc:	616b      	str	r3, [r5, #20]
 8005cce:	2300      	movs	r3, #0
 8005cd0:	9309      	str	r3, [sp, #36]	; 0x24
 8005cd2:	2320      	movs	r3, #32
 8005cd4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005cd8:	f8cd 800c 	str.w	r8, [sp, #12]
 8005cdc:	2330      	movs	r3, #48	; 0x30
 8005cde:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8005e88 <_svfiprintf_r+0x1ec>
 8005ce2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005ce6:	f04f 0901 	mov.w	r9, #1
 8005cea:	4623      	mov	r3, r4
 8005cec:	469a      	mov	sl, r3
 8005cee:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005cf2:	b10a      	cbz	r2, 8005cf8 <_svfiprintf_r+0x5c>
 8005cf4:	2a25      	cmp	r2, #37	; 0x25
 8005cf6:	d1f9      	bne.n	8005cec <_svfiprintf_r+0x50>
 8005cf8:	ebba 0b04 	subs.w	fp, sl, r4
 8005cfc:	d00b      	beq.n	8005d16 <_svfiprintf_r+0x7a>
 8005cfe:	465b      	mov	r3, fp
 8005d00:	4622      	mov	r2, r4
 8005d02:	4629      	mov	r1, r5
 8005d04:	4638      	mov	r0, r7
 8005d06:	f7ff ff6d 	bl	8005be4 <__ssputs_r>
 8005d0a:	3001      	adds	r0, #1
 8005d0c:	f000 80aa 	beq.w	8005e64 <_svfiprintf_r+0x1c8>
 8005d10:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005d12:	445a      	add	r2, fp
 8005d14:	9209      	str	r2, [sp, #36]	; 0x24
 8005d16:	f89a 3000 	ldrb.w	r3, [sl]
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	f000 80a2 	beq.w	8005e64 <_svfiprintf_r+0x1c8>
 8005d20:	2300      	movs	r3, #0
 8005d22:	f04f 32ff 	mov.w	r2, #4294967295
 8005d26:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005d2a:	f10a 0a01 	add.w	sl, sl, #1
 8005d2e:	9304      	str	r3, [sp, #16]
 8005d30:	9307      	str	r3, [sp, #28]
 8005d32:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005d36:	931a      	str	r3, [sp, #104]	; 0x68
 8005d38:	4654      	mov	r4, sl
 8005d3a:	2205      	movs	r2, #5
 8005d3c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005d40:	4851      	ldr	r0, [pc, #324]	; (8005e88 <_svfiprintf_r+0x1ec>)
 8005d42:	f7fa fa55 	bl	80001f0 <memchr>
 8005d46:	9a04      	ldr	r2, [sp, #16]
 8005d48:	b9d8      	cbnz	r0, 8005d82 <_svfiprintf_r+0xe6>
 8005d4a:	06d0      	lsls	r0, r2, #27
 8005d4c:	bf44      	itt	mi
 8005d4e:	2320      	movmi	r3, #32
 8005d50:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005d54:	0711      	lsls	r1, r2, #28
 8005d56:	bf44      	itt	mi
 8005d58:	232b      	movmi	r3, #43	; 0x2b
 8005d5a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005d5e:	f89a 3000 	ldrb.w	r3, [sl]
 8005d62:	2b2a      	cmp	r3, #42	; 0x2a
 8005d64:	d015      	beq.n	8005d92 <_svfiprintf_r+0xf6>
 8005d66:	9a07      	ldr	r2, [sp, #28]
 8005d68:	4654      	mov	r4, sl
 8005d6a:	2000      	movs	r0, #0
 8005d6c:	f04f 0c0a 	mov.w	ip, #10
 8005d70:	4621      	mov	r1, r4
 8005d72:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005d76:	3b30      	subs	r3, #48	; 0x30
 8005d78:	2b09      	cmp	r3, #9
 8005d7a:	d94e      	bls.n	8005e1a <_svfiprintf_r+0x17e>
 8005d7c:	b1b0      	cbz	r0, 8005dac <_svfiprintf_r+0x110>
 8005d7e:	9207      	str	r2, [sp, #28]
 8005d80:	e014      	b.n	8005dac <_svfiprintf_r+0x110>
 8005d82:	eba0 0308 	sub.w	r3, r0, r8
 8005d86:	fa09 f303 	lsl.w	r3, r9, r3
 8005d8a:	4313      	orrs	r3, r2
 8005d8c:	9304      	str	r3, [sp, #16]
 8005d8e:	46a2      	mov	sl, r4
 8005d90:	e7d2      	b.n	8005d38 <_svfiprintf_r+0x9c>
 8005d92:	9b03      	ldr	r3, [sp, #12]
 8005d94:	1d19      	adds	r1, r3, #4
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	9103      	str	r1, [sp, #12]
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	bfbb      	ittet	lt
 8005d9e:	425b      	neglt	r3, r3
 8005da0:	f042 0202 	orrlt.w	r2, r2, #2
 8005da4:	9307      	strge	r3, [sp, #28]
 8005da6:	9307      	strlt	r3, [sp, #28]
 8005da8:	bfb8      	it	lt
 8005daa:	9204      	strlt	r2, [sp, #16]
 8005dac:	7823      	ldrb	r3, [r4, #0]
 8005dae:	2b2e      	cmp	r3, #46	; 0x2e
 8005db0:	d10c      	bne.n	8005dcc <_svfiprintf_r+0x130>
 8005db2:	7863      	ldrb	r3, [r4, #1]
 8005db4:	2b2a      	cmp	r3, #42	; 0x2a
 8005db6:	d135      	bne.n	8005e24 <_svfiprintf_r+0x188>
 8005db8:	9b03      	ldr	r3, [sp, #12]
 8005dba:	1d1a      	adds	r2, r3, #4
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	9203      	str	r2, [sp, #12]
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	bfb8      	it	lt
 8005dc4:	f04f 33ff 	movlt.w	r3, #4294967295
 8005dc8:	3402      	adds	r4, #2
 8005dca:	9305      	str	r3, [sp, #20]
 8005dcc:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8005e98 <_svfiprintf_r+0x1fc>
 8005dd0:	7821      	ldrb	r1, [r4, #0]
 8005dd2:	2203      	movs	r2, #3
 8005dd4:	4650      	mov	r0, sl
 8005dd6:	f7fa fa0b 	bl	80001f0 <memchr>
 8005dda:	b140      	cbz	r0, 8005dee <_svfiprintf_r+0x152>
 8005ddc:	2340      	movs	r3, #64	; 0x40
 8005dde:	eba0 000a 	sub.w	r0, r0, sl
 8005de2:	fa03 f000 	lsl.w	r0, r3, r0
 8005de6:	9b04      	ldr	r3, [sp, #16]
 8005de8:	4303      	orrs	r3, r0
 8005dea:	3401      	adds	r4, #1
 8005dec:	9304      	str	r3, [sp, #16]
 8005dee:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005df2:	4826      	ldr	r0, [pc, #152]	; (8005e8c <_svfiprintf_r+0x1f0>)
 8005df4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005df8:	2206      	movs	r2, #6
 8005dfa:	f7fa f9f9 	bl	80001f0 <memchr>
 8005dfe:	2800      	cmp	r0, #0
 8005e00:	d038      	beq.n	8005e74 <_svfiprintf_r+0x1d8>
 8005e02:	4b23      	ldr	r3, [pc, #140]	; (8005e90 <_svfiprintf_r+0x1f4>)
 8005e04:	bb1b      	cbnz	r3, 8005e4e <_svfiprintf_r+0x1b2>
 8005e06:	9b03      	ldr	r3, [sp, #12]
 8005e08:	3307      	adds	r3, #7
 8005e0a:	f023 0307 	bic.w	r3, r3, #7
 8005e0e:	3308      	adds	r3, #8
 8005e10:	9303      	str	r3, [sp, #12]
 8005e12:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005e14:	4433      	add	r3, r6
 8005e16:	9309      	str	r3, [sp, #36]	; 0x24
 8005e18:	e767      	b.n	8005cea <_svfiprintf_r+0x4e>
 8005e1a:	fb0c 3202 	mla	r2, ip, r2, r3
 8005e1e:	460c      	mov	r4, r1
 8005e20:	2001      	movs	r0, #1
 8005e22:	e7a5      	b.n	8005d70 <_svfiprintf_r+0xd4>
 8005e24:	2300      	movs	r3, #0
 8005e26:	3401      	adds	r4, #1
 8005e28:	9305      	str	r3, [sp, #20]
 8005e2a:	4619      	mov	r1, r3
 8005e2c:	f04f 0c0a 	mov.w	ip, #10
 8005e30:	4620      	mov	r0, r4
 8005e32:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005e36:	3a30      	subs	r2, #48	; 0x30
 8005e38:	2a09      	cmp	r2, #9
 8005e3a:	d903      	bls.n	8005e44 <_svfiprintf_r+0x1a8>
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d0c5      	beq.n	8005dcc <_svfiprintf_r+0x130>
 8005e40:	9105      	str	r1, [sp, #20]
 8005e42:	e7c3      	b.n	8005dcc <_svfiprintf_r+0x130>
 8005e44:	fb0c 2101 	mla	r1, ip, r1, r2
 8005e48:	4604      	mov	r4, r0
 8005e4a:	2301      	movs	r3, #1
 8005e4c:	e7f0      	b.n	8005e30 <_svfiprintf_r+0x194>
 8005e4e:	ab03      	add	r3, sp, #12
 8005e50:	9300      	str	r3, [sp, #0]
 8005e52:	462a      	mov	r2, r5
 8005e54:	4b0f      	ldr	r3, [pc, #60]	; (8005e94 <_svfiprintf_r+0x1f8>)
 8005e56:	a904      	add	r1, sp, #16
 8005e58:	4638      	mov	r0, r7
 8005e5a:	f3af 8000 	nop.w
 8005e5e:	1c42      	adds	r2, r0, #1
 8005e60:	4606      	mov	r6, r0
 8005e62:	d1d6      	bne.n	8005e12 <_svfiprintf_r+0x176>
 8005e64:	89ab      	ldrh	r3, [r5, #12]
 8005e66:	065b      	lsls	r3, r3, #25
 8005e68:	f53f af2c 	bmi.w	8005cc4 <_svfiprintf_r+0x28>
 8005e6c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005e6e:	b01d      	add	sp, #116	; 0x74
 8005e70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e74:	ab03      	add	r3, sp, #12
 8005e76:	9300      	str	r3, [sp, #0]
 8005e78:	462a      	mov	r2, r5
 8005e7a:	4b06      	ldr	r3, [pc, #24]	; (8005e94 <_svfiprintf_r+0x1f8>)
 8005e7c:	a904      	add	r1, sp, #16
 8005e7e:	4638      	mov	r0, r7
 8005e80:	f000 f87a 	bl	8005f78 <_printf_i>
 8005e84:	e7eb      	b.n	8005e5e <_svfiprintf_r+0x1c2>
 8005e86:	bf00      	nop
 8005e88:	08006604 	.word	0x08006604
 8005e8c:	0800660e 	.word	0x0800660e
 8005e90:	00000000 	.word	0x00000000
 8005e94:	08005be5 	.word	0x08005be5
 8005e98:	0800660a 	.word	0x0800660a

08005e9c <_printf_common>:
 8005e9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005ea0:	4616      	mov	r6, r2
 8005ea2:	4699      	mov	r9, r3
 8005ea4:	688a      	ldr	r2, [r1, #8]
 8005ea6:	690b      	ldr	r3, [r1, #16]
 8005ea8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005eac:	4293      	cmp	r3, r2
 8005eae:	bfb8      	it	lt
 8005eb0:	4613      	movlt	r3, r2
 8005eb2:	6033      	str	r3, [r6, #0]
 8005eb4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005eb8:	4607      	mov	r7, r0
 8005eba:	460c      	mov	r4, r1
 8005ebc:	b10a      	cbz	r2, 8005ec2 <_printf_common+0x26>
 8005ebe:	3301      	adds	r3, #1
 8005ec0:	6033      	str	r3, [r6, #0]
 8005ec2:	6823      	ldr	r3, [r4, #0]
 8005ec4:	0699      	lsls	r1, r3, #26
 8005ec6:	bf42      	ittt	mi
 8005ec8:	6833      	ldrmi	r3, [r6, #0]
 8005eca:	3302      	addmi	r3, #2
 8005ecc:	6033      	strmi	r3, [r6, #0]
 8005ece:	6825      	ldr	r5, [r4, #0]
 8005ed0:	f015 0506 	ands.w	r5, r5, #6
 8005ed4:	d106      	bne.n	8005ee4 <_printf_common+0x48>
 8005ed6:	f104 0a19 	add.w	sl, r4, #25
 8005eda:	68e3      	ldr	r3, [r4, #12]
 8005edc:	6832      	ldr	r2, [r6, #0]
 8005ede:	1a9b      	subs	r3, r3, r2
 8005ee0:	42ab      	cmp	r3, r5
 8005ee2:	dc26      	bgt.n	8005f32 <_printf_common+0x96>
 8005ee4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005ee8:	1e13      	subs	r3, r2, #0
 8005eea:	6822      	ldr	r2, [r4, #0]
 8005eec:	bf18      	it	ne
 8005eee:	2301      	movne	r3, #1
 8005ef0:	0692      	lsls	r2, r2, #26
 8005ef2:	d42b      	bmi.n	8005f4c <_printf_common+0xb0>
 8005ef4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005ef8:	4649      	mov	r1, r9
 8005efa:	4638      	mov	r0, r7
 8005efc:	47c0      	blx	r8
 8005efe:	3001      	adds	r0, #1
 8005f00:	d01e      	beq.n	8005f40 <_printf_common+0xa4>
 8005f02:	6823      	ldr	r3, [r4, #0]
 8005f04:	68e5      	ldr	r5, [r4, #12]
 8005f06:	6832      	ldr	r2, [r6, #0]
 8005f08:	f003 0306 	and.w	r3, r3, #6
 8005f0c:	2b04      	cmp	r3, #4
 8005f0e:	bf08      	it	eq
 8005f10:	1aad      	subeq	r5, r5, r2
 8005f12:	68a3      	ldr	r3, [r4, #8]
 8005f14:	6922      	ldr	r2, [r4, #16]
 8005f16:	bf0c      	ite	eq
 8005f18:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005f1c:	2500      	movne	r5, #0
 8005f1e:	4293      	cmp	r3, r2
 8005f20:	bfc4      	itt	gt
 8005f22:	1a9b      	subgt	r3, r3, r2
 8005f24:	18ed      	addgt	r5, r5, r3
 8005f26:	2600      	movs	r6, #0
 8005f28:	341a      	adds	r4, #26
 8005f2a:	42b5      	cmp	r5, r6
 8005f2c:	d11a      	bne.n	8005f64 <_printf_common+0xc8>
 8005f2e:	2000      	movs	r0, #0
 8005f30:	e008      	b.n	8005f44 <_printf_common+0xa8>
 8005f32:	2301      	movs	r3, #1
 8005f34:	4652      	mov	r2, sl
 8005f36:	4649      	mov	r1, r9
 8005f38:	4638      	mov	r0, r7
 8005f3a:	47c0      	blx	r8
 8005f3c:	3001      	adds	r0, #1
 8005f3e:	d103      	bne.n	8005f48 <_printf_common+0xac>
 8005f40:	f04f 30ff 	mov.w	r0, #4294967295
 8005f44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005f48:	3501      	adds	r5, #1
 8005f4a:	e7c6      	b.n	8005eda <_printf_common+0x3e>
 8005f4c:	18e1      	adds	r1, r4, r3
 8005f4e:	1c5a      	adds	r2, r3, #1
 8005f50:	2030      	movs	r0, #48	; 0x30
 8005f52:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005f56:	4422      	add	r2, r4
 8005f58:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005f5c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005f60:	3302      	adds	r3, #2
 8005f62:	e7c7      	b.n	8005ef4 <_printf_common+0x58>
 8005f64:	2301      	movs	r3, #1
 8005f66:	4622      	mov	r2, r4
 8005f68:	4649      	mov	r1, r9
 8005f6a:	4638      	mov	r0, r7
 8005f6c:	47c0      	blx	r8
 8005f6e:	3001      	adds	r0, #1
 8005f70:	d0e6      	beq.n	8005f40 <_printf_common+0xa4>
 8005f72:	3601      	adds	r6, #1
 8005f74:	e7d9      	b.n	8005f2a <_printf_common+0x8e>
	...

08005f78 <_printf_i>:
 8005f78:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005f7c:	460c      	mov	r4, r1
 8005f7e:	4691      	mov	r9, r2
 8005f80:	7e27      	ldrb	r7, [r4, #24]
 8005f82:	990c      	ldr	r1, [sp, #48]	; 0x30
 8005f84:	2f78      	cmp	r7, #120	; 0x78
 8005f86:	4680      	mov	r8, r0
 8005f88:	469a      	mov	sl, r3
 8005f8a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005f8e:	d807      	bhi.n	8005fa0 <_printf_i+0x28>
 8005f90:	2f62      	cmp	r7, #98	; 0x62
 8005f92:	d80a      	bhi.n	8005faa <_printf_i+0x32>
 8005f94:	2f00      	cmp	r7, #0
 8005f96:	f000 80d8 	beq.w	800614a <_printf_i+0x1d2>
 8005f9a:	2f58      	cmp	r7, #88	; 0x58
 8005f9c:	f000 80a3 	beq.w	80060e6 <_printf_i+0x16e>
 8005fa0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005fa4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005fa8:	e03a      	b.n	8006020 <_printf_i+0xa8>
 8005faa:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005fae:	2b15      	cmp	r3, #21
 8005fb0:	d8f6      	bhi.n	8005fa0 <_printf_i+0x28>
 8005fb2:	a001      	add	r0, pc, #4	; (adr r0, 8005fb8 <_printf_i+0x40>)
 8005fb4:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8005fb8:	08006011 	.word	0x08006011
 8005fbc:	08006025 	.word	0x08006025
 8005fc0:	08005fa1 	.word	0x08005fa1
 8005fc4:	08005fa1 	.word	0x08005fa1
 8005fc8:	08005fa1 	.word	0x08005fa1
 8005fcc:	08005fa1 	.word	0x08005fa1
 8005fd0:	08006025 	.word	0x08006025
 8005fd4:	08005fa1 	.word	0x08005fa1
 8005fd8:	08005fa1 	.word	0x08005fa1
 8005fdc:	08005fa1 	.word	0x08005fa1
 8005fe0:	08005fa1 	.word	0x08005fa1
 8005fe4:	08006131 	.word	0x08006131
 8005fe8:	08006055 	.word	0x08006055
 8005fec:	08006113 	.word	0x08006113
 8005ff0:	08005fa1 	.word	0x08005fa1
 8005ff4:	08005fa1 	.word	0x08005fa1
 8005ff8:	08006153 	.word	0x08006153
 8005ffc:	08005fa1 	.word	0x08005fa1
 8006000:	08006055 	.word	0x08006055
 8006004:	08005fa1 	.word	0x08005fa1
 8006008:	08005fa1 	.word	0x08005fa1
 800600c:	0800611b 	.word	0x0800611b
 8006010:	680b      	ldr	r3, [r1, #0]
 8006012:	1d1a      	adds	r2, r3, #4
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	600a      	str	r2, [r1, #0]
 8006018:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800601c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006020:	2301      	movs	r3, #1
 8006022:	e0a3      	b.n	800616c <_printf_i+0x1f4>
 8006024:	6825      	ldr	r5, [r4, #0]
 8006026:	6808      	ldr	r0, [r1, #0]
 8006028:	062e      	lsls	r6, r5, #24
 800602a:	f100 0304 	add.w	r3, r0, #4
 800602e:	d50a      	bpl.n	8006046 <_printf_i+0xce>
 8006030:	6805      	ldr	r5, [r0, #0]
 8006032:	600b      	str	r3, [r1, #0]
 8006034:	2d00      	cmp	r5, #0
 8006036:	da03      	bge.n	8006040 <_printf_i+0xc8>
 8006038:	232d      	movs	r3, #45	; 0x2d
 800603a:	426d      	negs	r5, r5
 800603c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006040:	485e      	ldr	r0, [pc, #376]	; (80061bc <_printf_i+0x244>)
 8006042:	230a      	movs	r3, #10
 8006044:	e019      	b.n	800607a <_printf_i+0x102>
 8006046:	f015 0f40 	tst.w	r5, #64	; 0x40
 800604a:	6805      	ldr	r5, [r0, #0]
 800604c:	600b      	str	r3, [r1, #0]
 800604e:	bf18      	it	ne
 8006050:	b22d      	sxthne	r5, r5
 8006052:	e7ef      	b.n	8006034 <_printf_i+0xbc>
 8006054:	680b      	ldr	r3, [r1, #0]
 8006056:	6825      	ldr	r5, [r4, #0]
 8006058:	1d18      	adds	r0, r3, #4
 800605a:	6008      	str	r0, [r1, #0]
 800605c:	0628      	lsls	r0, r5, #24
 800605e:	d501      	bpl.n	8006064 <_printf_i+0xec>
 8006060:	681d      	ldr	r5, [r3, #0]
 8006062:	e002      	b.n	800606a <_printf_i+0xf2>
 8006064:	0669      	lsls	r1, r5, #25
 8006066:	d5fb      	bpl.n	8006060 <_printf_i+0xe8>
 8006068:	881d      	ldrh	r5, [r3, #0]
 800606a:	4854      	ldr	r0, [pc, #336]	; (80061bc <_printf_i+0x244>)
 800606c:	2f6f      	cmp	r7, #111	; 0x6f
 800606e:	bf0c      	ite	eq
 8006070:	2308      	moveq	r3, #8
 8006072:	230a      	movne	r3, #10
 8006074:	2100      	movs	r1, #0
 8006076:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800607a:	6866      	ldr	r6, [r4, #4]
 800607c:	60a6      	str	r6, [r4, #8]
 800607e:	2e00      	cmp	r6, #0
 8006080:	bfa2      	ittt	ge
 8006082:	6821      	ldrge	r1, [r4, #0]
 8006084:	f021 0104 	bicge.w	r1, r1, #4
 8006088:	6021      	strge	r1, [r4, #0]
 800608a:	b90d      	cbnz	r5, 8006090 <_printf_i+0x118>
 800608c:	2e00      	cmp	r6, #0
 800608e:	d04d      	beq.n	800612c <_printf_i+0x1b4>
 8006090:	4616      	mov	r6, r2
 8006092:	fbb5 f1f3 	udiv	r1, r5, r3
 8006096:	fb03 5711 	mls	r7, r3, r1, r5
 800609a:	5dc7      	ldrb	r7, [r0, r7]
 800609c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80060a0:	462f      	mov	r7, r5
 80060a2:	42bb      	cmp	r3, r7
 80060a4:	460d      	mov	r5, r1
 80060a6:	d9f4      	bls.n	8006092 <_printf_i+0x11a>
 80060a8:	2b08      	cmp	r3, #8
 80060aa:	d10b      	bne.n	80060c4 <_printf_i+0x14c>
 80060ac:	6823      	ldr	r3, [r4, #0]
 80060ae:	07df      	lsls	r7, r3, #31
 80060b0:	d508      	bpl.n	80060c4 <_printf_i+0x14c>
 80060b2:	6923      	ldr	r3, [r4, #16]
 80060b4:	6861      	ldr	r1, [r4, #4]
 80060b6:	4299      	cmp	r1, r3
 80060b8:	bfde      	ittt	le
 80060ba:	2330      	movle	r3, #48	; 0x30
 80060bc:	f806 3c01 	strble.w	r3, [r6, #-1]
 80060c0:	f106 36ff 	addle.w	r6, r6, #4294967295
 80060c4:	1b92      	subs	r2, r2, r6
 80060c6:	6122      	str	r2, [r4, #16]
 80060c8:	f8cd a000 	str.w	sl, [sp]
 80060cc:	464b      	mov	r3, r9
 80060ce:	aa03      	add	r2, sp, #12
 80060d0:	4621      	mov	r1, r4
 80060d2:	4640      	mov	r0, r8
 80060d4:	f7ff fee2 	bl	8005e9c <_printf_common>
 80060d8:	3001      	adds	r0, #1
 80060da:	d14c      	bne.n	8006176 <_printf_i+0x1fe>
 80060dc:	f04f 30ff 	mov.w	r0, #4294967295
 80060e0:	b004      	add	sp, #16
 80060e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80060e6:	4835      	ldr	r0, [pc, #212]	; (80061bc <_printf_i+0x244>)
 80060e8:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80060ec:	6823      	ldr	r3, [r4, #0]
 80060ee:	680e      	ldr	r6, [r1, #0]
 80060f0:	061f      	lsls	r7, r3, #24
 80060f2:	f856 5b04 	ldr.w	r5, [r6], #4
 80060f6:	600e      	str	r6, [r1, #0]
 80060f8:	d514      	bpl.n	8006124 <_printf_i+0x1ac>
 80060fa:	07d9      	lsls	r1, r3, #31
 80060fc:	bf44      	itt	mi
 80060fe:	f043 0320 	orrmi.w	r3, r3, #32
 8006102:	6023      	strmi	r3, [r4, #0]
 8006104:	b91d      	cbnz	r5, 800610e <_printf_i+0x196>
 8006106:	6823      	ldr	r3, [r4, #0]
 8006108:	f023 0320 	bic.w	r3, r3, #32
 800610c:	6023      	str	r3, [r4, #0]
 800610e:	2310      	movs	r3, #16
 8006110:	e7b0      	b.n	8006074 <_printf_i+0xfc>
 8006112:	6823      	ldr	r3, [r4, #0]
 8006114:	f043 0320 	orr.w	r3, r3, #32
 8006118:	6023      	str	r3, [r4, #0]
 800611a:	2378      	movs	r3, #120	; 0x78
 800611c:	4828      	ldr	r0, [pc, #160]	; (80061c0 <_printf_i+0x248>)
 800611e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006122:	e7e3      	b.n	80060ec <_printf_i+0x174>
 8006124:	065e      	lsls	r6, r3, #25
 8006126:	bf48      	it	mi
 8006128:	b2ad      	uxthmi	r5, r5
 800612a:	e7e6      	b.n	80060fa <_printf_i+0x182>
 800612c:	4616      	mov	r6, r2
 800612e:	e7bb      	b.n	80060a8 <_printf_i+0x130>
 8006130:	680b      	ldr	r3, [r1, #0]
 8006132:	6826      	ldr	r6, [r4, #0]
 8006134:	6960      	ldr	r0, [r4, #20]
 8006136:	1d1d      	adds	r5, r3, #4
 8006138:	600d      	str	r5, [r1, #0]
 800613a:	0635      	lsls	r5, r6, #24
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	d501      	bpl.n	8006144 <_printf_i+0x1cc>
 8006140:	6018      	str	r0, [r3, #0]
 8006142:	e002      	b.n	800614a <_printf_i+0x1d2>
 8006144:	0671      	lsls	r1, r6, #25
 8006146:	d5fb      	bpl.n	8006140 <_printf_i+0x1c8>
 8006148:	8018      	strh	r0, [r3, #0]
 800614a:	2300      	movs	r3, #0
 800614c:	6123      	str	r3, [r4, #16]
 800614e:	4616      	mov	r6, r2
 8006150:	e7ba      	b.n	80060c8 <_printf_i+0x150>
 8006152:	680b      	ldr	r3, [r1, #0]
 8006154:	1d1a      	adds	r2, r3, #4
 8006156:	600a      	str	r2, [r1, #0]
 8006158:	681e      	ldr	r6, [r3, #0]
 800615a:	6862      	ldr	r2, [r4, #4]
 800615c:	2100      	movs	r1, #0
 800615e:	4630      	mov	r0, r6
 8006160:	f7fa f846 	bl	80001f0 <memchr>
 8006164:	b108      	cbz	r0, 800616a <_printf_i+0x1f2>
 8006166:	1b80      	subs	r0, r0, r6
 8006168:	6060      	str	r0, [r4, #4]
 800616a:	6863      	ldr	r3, [r4, #4]
 800616c:	6123      	str	r3, [r4, #16]
 800616e:	2300      	movs	r3, #0
 8006170:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006174:	e7a8      	b.n	80060c8 <_printf_i+0x150>
 8006176:	6923      	ldr	r3, [r4, #16]
 8006178:	4632      	mov	r2, r6
 800617a:	4649      	mov	r1, r9
 800617c:	4640      	mov	r0, r8
 800617e:	47d0      	blx	sl
 8006180:	3001      	adds	r0, #1
 8006182:	d0ab      	beq.n	80060dc <_printf_i+0x164>
 8006184:	6823      	ldr	r3, [r4, #0]
 8006186:	079b      	lsls	r3, r3, #30
 8006188:	d413      	bmi.n	80061b2 <_printf_i+0x23a>
 800618a:	68e0      	ldr	r0, [r4, #12]
 800618c:	9b03      	ldr	r3, [sp, #12]
 800618e:	4298      	cmp	r0, r3
 8006190:	bfb8      	it	lt
 8006192:	4618      	movlt	r0, r3
 8006194:	e7a4      	b.n	80060e0 <_printf_i+0x168>
 8006196:	2301      	movs	r3, #1
 8006198:	4632      	mov	r2, r6
 800619a:	4649      	mov	r1, r9
 800619c:	4640      	mov	r0, r8
 800619e:	47d0      	blx	sl
 80061a0:	3001      	adds	r0, #1
 80061a2:	d09b      	beq.n	80060dc <_printf_i+0x164>
 80061a4:	3501      	adds	r5, #1
 80061a6:	68e3      	ldr	r3, [r4, #12]
 80061a8:	9903      	ldr	r1, [sp, #12]
 80061aa:	1a5b      	subs	r3, r3, r1
 80061ac:	42ab      	cmp	r3, r5
 80061ae:	dcf2      	bgt.n	8006196 <_printf_i+0x21e>
 80061b0:	e7eb      	b.n	800618a <_printf_i+0x212>
 80061b2:	2500      	movs	r5, #0
 80061b4:	f104 0619 	add.w	r6, r4, #25
 80061b8:	e7f5      	b.n	80061a6 <_printf_i+0x22e>
 80061ba:	bf00      	nop
 80061bc:	08006615 	.word	0x08006615
 80061c0:	08006626 	.word	0x08006626

080061c4 <memmove>:
 80061c4:	4288      	cmp	r0, r1
 80061c6:	b510      	push	{r4, lr}
 80061c8:	eb01 0402 	add.w	r4, r1, r2
 80061cc:	d902      	bls.n	80061d4 <memmove+0x10>
 80061ce:	4284      	cmp	r4, r0
 80061d0:	4623      	mov	r3, r4
 80061d2:	d807      	bhi.n	80061e4 <memmove+0x20>
 80061d4:	1e43      	subs	r3, r0, #1
 80061d6:	42a1      	cmp	r1, r4
 80061d8:	d008      	beq.n	80061ec <memmove+0x28>
 80061da:	f811 2b01 	ldrb.w	r2, [r1], #1
 80061de:	f803 2f01 	strb.w	r2, [r3, #1]!
 80061e2:	e7f8      	b.n	80061d6 <memmove+0x12>
 80061e4:	4402      	add	r2, r0
 80061e6:	4601      	mov	r1, r0
 80061e8:	428a      	cmp	r2, r1
 80061ea:	d100      	bne.n	80061ee <memmove+0x2a>
 80061ec:	bd10      	pop	{r4, pc}
 80061ee:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80061f2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80061f6:	e7f7      	b.n	80061e8 <memmove+0x24>

080061f8 <_free_r>:
 80061f8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80061fa:	2900      	cmp	r1, #0
 80061fc:	d048      	beq.n	8006290 <_free_r+0x98>
 80061fe:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006202:	9001      	str	r0, [sp, #4]
 8006204:	2b00      	cmp	r3, #0
 8006206:	f1a1 0404 	sub.w	r4, r1, #4
 800620a:	bfb8      	it	lt
 800620c:	18e4      	addlt	r4, r4, r3
 800620e:	f000 f8d3 	bl	80063b8 <__malloc_lock>
 8006212:	4a20      	ldr	r2, [pc, #128]	; (8006294 <_free_r+0x9c>)
 8006214:	9801      	ldr	r0, [sp, #4]
 8006216:	6813      	ldr	r3, [r2, #0]
 8006218:	4615      	mov	r5, r2
 800621a:	b933      	cbnz	r3, 800622a <_free_r+0x32>
 800621c:	6063      	str	r3, [r4, #4]
 800621e:	6014      	str	r4, [r2, #0]
 8006220:	b003      	add	sp, #12
 8006222:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006226:	f000 b8cd 	b.w	80063c4 <__malloc_unlock>
 800622a:	42a3      	cmp	r3, r4
 800622c:	d90b      	bls.n	8006246 <_free_r+0x4e>
 800622e:	6821      	ldr	r1, [r4, #0]
 8006230:	1862      	adds	r2, r4, r1
 8006232:	4293      	cmp	r3, r2
 8006234:	bf04      	itt	eq
 8006236:	681a      	ldreq	r2, [r3, #0]
 8006238:	685b      	ldreq	r3, [r3, #4]
 800623a:	6063      	str	r3, [r4, #4]
 800623c:	bf04      	itt	eq
 800623e:	1852      	addeq	r2, r2, r1
 8006240:	6022      	streq	r2, [r4, #0]
 8006242:	602c      	str	r4, [r5, #0]
 8006244:	e7ec      	b.n	8006220 <_free_r+0x28>
 8006246:	461a      	mov	r2, r3
 8006248:	685b      	ldr	r3, [r3, #4]
 800624a:	b10b      	cbz	r3, 8006250 <_free_r+0x58>
 800624c:	42a3      	cmp	r3, r4
 800624e:	d9fa      	bls.n	8006246 <_free_r+0x4e>
 8006250:	6811      	ldr	r1, [r2, #0]
 8006252:	1855      	adds	r5, r2, r1
 8006254:	42a5      	cmp	r5, r4
 8006256:	d10b      	bne.n	8006270 <_free_r+0x78>
 8006258:	6824      	ldr	r4, [r4, #0]
 800625a:	4421      	add	r1, r4
 800625c:	1854      	adds	r4, r2, r1
 800625e:	42a3      	cmp	r3, r4
 8006260:	6011      	str	r1, [r2, #0]
 8006262:	d1dd      	bne.n	8006220 <_free_r+0x28>
 8006264:	681c      	ldr	r4, [r3, #0]
 8006266:	685b      	ldr	r3, [r3, #4]
 8006268:	6053      	str	r3, [r2, #4]
 800626a:	4421      	add	r1, r4
 800626c:	6011      	str	r1, [r2, #0]
 800626e:	e7d7      	b.n	8006220 <_free_r+0x28>
 8006270:	d902      	bls.n	8006278 <_free_r+0x80>
 8006272:	230c      	movs	r3, #12
 8006274:	6003      	str	r3, [r0, #0]
 8006276:	e7d3      	b.n	8006220 <_free_r+0x28>
 8006278:	6825      	ldr	r5, [r4, #0]
 800627a:	1961      	adds	r1, r4, r5
 800627c:	428b      	cmp	r3, r1
 800627e:	bf04      	itt	eq
 8006280:	6819      	ldreq	r1, [r3, #0]
 8006282:	685b      	ldreq	r3, [r3, #4]
 8006284:	6063      	str	r3, [r4, #4]
 8006286:	bf04      	itt	eq
 8006288:	1949      	addeq	r1, r1, r5
 800628a:	6021      	streq	r1, [r4, #0]
 800628c:	6054      	str	r4, [r2, #4]
 800628e:	e7c7      	b.n	8006220 <_free_r+0x28>
 8006290:	b003      	add	sp, #12
 8006292:	bd30      	pop	{r4, r5, pc}
 8006294:	2000de28 	.word	0x2000de28

08006298 <_malloc_r>:
 8006298:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800629a:	1ccd      	adds	r5, r1, #3
 800629c:	f025 0503 	bic.w	r5, r5, #3
 80062a0:	3508      	adds	r5, #8
 80062a2:	2d0c      	cmp	r5, #12
 80062a4:	bf38      	it	cc
 80062a6:	250c      	movcc	r5, #12
 80062a8:	2d00      	cmp	r5, #0
 80062aa:	4606      	mov	r6, r0
 80062ac:	db01      	blt.n	80062b2 <_malloc_r+0x1a>
 80062ae:	42a9      	cmp	r1, r5
 80062b0:	d903      	bls.n	80062ba <_malloc_r+0x22>
 80062b2:	230c      	movs	r3, #12
 80062b4:	6033      	str	r3, [r6, #0]
 80062b6:	2000      	movs	r0, #0
 80062b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80062ba:	f000 f87d 	bl	80063b8 <__malloc_lock>
 80062be:	4921      	ldr	r1, [pc, #132]	; (8006344 <_malloc_r+0xac>)
 80062c0:	680a      	ldr	r2, [r1, #0]
 80062c2:	4614      	mov	r4, r2
 80062c4:	b99c      	cbnz	r4, 80062ee <_malloc_r+0x56>
 80062c6:	4f20      	ldr	r7, [pc, #128]	; (8006348 <_malloc_r+0xb0>)
 80062c8:	683b      	ldr	r3, [r7, #0]
 80062ca:	b923      	cbnz	r3, 80062d6 <_malloc_r+0x3e>
 80062cc:	4621      	mov	r1, r4
 80062ce:	4630      	mov	r0, r6
 80062d0:	f000 f862 	bl	8006398 <_sbrk_r>
 80062d4:	6038      	str	r0, [r7, #0]
 80062d6:	4629      	mov	r1, r5
 80062d8:	4630      	mov	r0, r6
 80062da:	f000 f85d 	bl	8006398 <_sbrk_r>
 80062de:	1c43      	adds	r3, r0, #1
 80062e0:	d123      	bne.n	800632a <_malloc_r+0x92>
 80062e2:	230c      	movs	r3, #12
 80062e4:	6033      	str	r3, [r6, #0]
 80062e6:	4630      	mov	r0, r6
 80062e8:	f000 f86c 	bl	80063c4 <__malloc_unlock>
 80062ec:	e7e3      	b.n	80062b6 <_malloc_r+0x1e>
 80062ee:	6823      	ldr	r3, [r4, #0]
 80062f0:	1b5b      	subs	r3, r3, r5
 80062f2:	d417      	bmi.n	8006324 <_malloc_r+0x8c>
 80062f4:	2b0b      	cmp	r3, #11
 80062f6:	d903      	bls.n	8006300 <_malloc_r+0x68>
 80062f8:	6023      	str	r3, [r4, #0]
 80062fa:	441c      	add	r4, r3
 80062fc:	6025      	str	r5, [r4, #0]
 80062fe:	e004      	b.n	800630a <_malloc_r+0x72>
 8006300:	6863      	ldr	r3, [r4, #4]
 8006302:	42a2      	cmp	r2, r4
 8006304:	bf0c      	ite	eq
 8006306:	600b      	streq	r3, [r1, #0]
 8006308:	6053      	strne	r3, [r2, #4]
 800630a:	4630      	mov	r0, r6
 800630c:	f000 f85a 	bl	80063c4 <__malloc_unlock>
 8006310:	f104 000b 	add.w	r0, r4, #11
 8006314:	1d23      	adds	r3, r4, #4
 8006316:	f020 0007 	bic.w	r0, r0, #7
 800631a:	1ac2      	subs	r2, r0, r3
 800631c:	d0cc      	beq.n	80062b8 <_malloc_r+0x20>
 800631e:	1a1b      	subs	r3, r3, r0
 8006320:	50a3      	str	r3, [r4, r2]
 8006322:	e7c9      	b.n	80062b8 <_malloc_r+0x20>
 8006324:	4622      	mov	r2, r4
 8006326:	6864      	ldr	r4, [r4, #4]
 8006328:	e7cc      	b.n	80062c4 <_malloc_r+0x2c>
 800632a:	1cc4      	adds	r4, r0, #3
 800632c:	f024 0403 	bic.w	r4, r4, #3
 8006330:	42a0      	cmp	r0, r4
 8006332:	d0e3      	beq.n	80062fc <_malloc_r+0x64>
 8006334:	1a21      	subs	r1, r4, r0
 8006336:	4630      	mov	r0, r6
 8006338:	f000 f82e 	bl	8006398 <_sbrk_r>
 800633c:	3001      	adds	r0, #1
 800633e:	d1dd      	bne.n	80062fc <_malloc_r+0x64>
 8006340:	e7cf      	b.n	80062e2 <_malloc_r+0x4a>
 8006342:	bf00      	nop
 8006344:	2000de28 	.word	0x2000de28
 8006348:	2000de2c 	.word	0x2000de2c

0800634c <_realloc_r>:
 800634c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800634e:	4607      	mov	r7, r0
 8006350:	4614      	mov	r4, r2
 8006352:	460e      	mov	r6, r1
 8006354:	b921      	cbnz	r1, 8006360 <_realloc_r+0x14>
 8006356:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800635a:	4611      	mov	r1, r2
 800635c:	f7ff bf9c 	b.w	8006298 <_malloc_r>
 8006360:	b922      	cbnz	r2, 800636c <_realloc_r+0x20>
 8006362:	f7ff ff49 	bl	80061f8 <_free_r>
 8006366:	4625      	mov	r5, r4
 8006368:	4628      	mov	r0, r5
 800636a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800636c:	f000 f830 	bl	80063d0 <_malloc_usable_size_r>
 8006370:	42a0      	cmp	r0, r4
 8006372:	d20f      	bcs.n	8006394 <_realloc_r+0x48>
 8006374:	4621      	mov	r1, r4
 8006376:	4638      	mov	r0, r7
 8006378:	f7ff ff8e 	bl	8006298 <_malloc_r>
 800637c:	4605      	mov	r5, r0
 800637e:	2800      	cmp	r0, #0
 8006380:	d0f2      	beq.n	8006368 <_realloc_r+0x1c>
 8006382:	4631      	mov	r1, r6
 8006384:	4622      	mov	r2, r4
 8006386:	f7ff fbef 	bl	8005b68 <memcpy>
 800638a:	4631      	mov	r1, r6
 800638c:	4638      	mov	r0, r7
 800638e:	f7ff ff33 	bl	80061f8 <_free_r>
 8006392:	e7e9      	b.n	8006368 <_realloc_r+0x1c>
 8006394:	4635      	mov	r5, r6
 8006396:	e7e7      	b.n	8006368 <_realloc_r+0x1c>

08006398 <_sbrk_r>:
 8006398:	b538      	push	{r3, r4, r5, lr}
 800639a:	4d06      	ldr	r5, [pc, #24]	; (80063b4 <_sbrk_r+0x1c>)
 800639c:	2300      	movs	r3, #0
 800639e:	4604      	mov	r4, r0
 80063a0:	4608      	mov	r0, r1
 80063a2:	602b      	str	r3, [r5, #0]
 80063a4:	f7fa fcaa 	bl	8000cfc <_sbrk>
 80063a8:	1c43      	adds	r3, r0, #1
 80063aa:	d102      	bne.n	80063b2 <_sbrk_r+0x1a>
 80063ac:	682b      	ldr	r3, [r5, #0]
 80063ae:	b103      	cbz	r3, 80063b2 <_sbrk_r+0x1a>
 80063b0:	6023      	str	r3, [r4, #0]
 80063b2:	bd38      	pop	{r3, r4, r5, pc}
 80063b4:	2000df00 	.word	0x2000df00

080063b8 <__malloc_lock>:
 80063b8:	4801      	ldr	r0, [pc, #4]	; (80063c0 <__malloc_lock+0x8>)
 80063ba:	f000 b811 	b.w	80063e0 <__retarget_lock_acquire_recursive>
 80063be:	bf00      	nop
 80063c0:	2000df08 	.word	0x2000df08

080063c4 <__malloc_unlock>:
 80063c4:	4801      	ldr	r0, [pc, #4]	; (80063cc <__malloc_unlock+0x8>)
 80063c6:	f000 b80c 	b.w	80063e2 <__retarget_lock_release_recursive>
 80063ca:	bf00      	nop
 80063cc:	2000df08 	.word	0x2000df08

080063d0 <_malloc_usable_size_r>:
 80063d0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80063d4:	1f18      	subs	r0, r3, #4
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	bfbc      	itt	lt
 80063da:	580b      	ldrlt	r3, [r1, r0]
 80063dc:	18c0      	addlt	r0, r0, r3
 80063de:	4770      	bx	lr

080063e0 <__retarget_lock_acquire_recursive>:
 80063e0:	4770      	bx	lr

080063e2 <__retarget_lock_release_recursive>:
 80063e2:	4770      	bx	lr

080063e4 <_init>:
 80063e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80063e6:	bf00      	nop
 80063e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80063ea:	bc08      	pop	{r3}
 80063ec:	469e      	mov	lr, r3
 80063ee:	4770      	bx	lr

080063f0 <_fini>:
 80063f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80063f2:	bf00      	nop
 80063f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80063f6:	bc08      	pop	{r3}
 80063f8:	469e      	mov	lr, r3
 80063fa:	4770      	bx	lr
