// Seed: 4052348589
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  output uwire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_4 = -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  inout tri0 id_1;
  integer id_4, id_5;
  assign id_1 = 1'b0;
  assign id_1 = (-1);
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_2,
      id_1
  );
  logic id_6 = id_3;
endmodule
