{"vcs1":{"timestamp_begin":1730348845.124668608, "rt":1.98, "ut":0.32, "st":0.29}}
{"vcselab":{"timestamp_begin":1730348847.175775668, "rt":1.62, "ut":0.28, "st":0.21}}
{"link":{"timestamp_begin":1730348848.871496433, "rt":0.37, "ut":0.14, "st":0.19}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730348844.477076763}
{"VCS_COMP_START_TIME": 1730348844.477076763}
{"VCS_COMP_END_TIME": 1730348850.951153139}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+ +notimingchecks"}
{"vcs1": {"peak_mem": 331024}}
{"stitch_vcselab": {"peak_mem": 231548}}
