+++ calling  ./simv_52144_ic_status_word +UVM_VERBOSITY=UVM_MEDIUM +bus_conflict_off +warn=noFCICIO -ucli -assert nopostproc +UVM_LOG_RECORD -verdi_opts '-ssr Verdi.ses' +uvm_set_type_override=top_default_seq,ic_status_word_seq -i run.tcl -vcs_assert off +UVM_VERDI_TRACE="UVM_AWARE+RAL+TLM+MSG+HIER+PRINT" +UVM_LOG_RECORD +UVM_TESTNAME=top_test +UVM_TR_RECORD +vcs+lic+wait -reportstats -cm line+cond+fsm+tgl+branch+assert -cm_dir DIGITAL/results/vcs/ic_status_word.vdb -lca   +fsdbfile+ic_status_word.fsdb
 ++ in dir   /nfs/wrk.zaa/sim/52144/m52144a/ic_status_word
 ++ on host  ex04.elmos.de
 ++ user     zaa
 ++ start    2025-06-09T09:31:29
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++


Warning-[LCA_FEATURES_ENABLED] Usage warning
  LCA features enabled by '-lca' argument on the command line.  For more 
  information regarding list of LCA features please refer to Chapter "LCA 
  features" in the VCS Release Notes

Chronologic VCS simulator copyright 1991-2021
Contains Synopsys proprietary information.
Compiler version S-2021.09-1_Full64; Runtime version S-2021.09-1_Full64;  Jun  9 11:31 2025
UVM_INFO /common/run/synopsys/vcs/S-2021.09-1/etc/uvm-1.2/src/base/uvm_root.svh(402) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2.Synopsys
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.

      (Specify +UVM_NO_RELNOTES to turn off this notice)


 VCS Coverage Metrics Release S-2021.09-1_Full64 Copyright (c) 1991-2021 by Synopsys Inc.
ucli% source dump.tcl
*Verdi* Loading libsscore_vcsmx202109.so
FSDB Dumper for VCS-MX, Release Verdi_U-2023.03-1, Linux x86_64/64bit, 04/17/2023
(C) 1996 - 2023 by Synopsys, Inc.
*Verdi* : Create FSDB file 'ic_status_word.fsdb'
*Verdi* : fsdbDumpon("glitch") - All FSDB files at 0 ps.
*Verdi* : Begin traversing the scope (top_tb), layer (0).
*Verdi* : Enable +all dumping.
*Verdi* : End of traversing.
*Verdi* : Flush all FSDB Files at 0 ps.
1
ucli% if { [info exists ::env(GATE_LEVEL)] } {
	source tcheck.tcl
}
ucli% run
*Verdi* Enable Verdi Message Catcher.
UVM_INFO /common/run/synopsys/vcs/S-2021.09-1/etc/uvm-1.2/src/verdi/uvm_custom_install_verdi_recorder.sv(283) @ 0: reporter [VERDI_TR_AUTO] +UVM_TR_RECORD implicitly enables recording_details to UVM_FULL for all components. For explicit control use +UVM_DISABLE_AUTO_COMPONENT and set recording_detail on components accordingly
UVM_INFO @ 0: reporter [RNTST] Running test top_test...

<<SiDENSE_IPS_WARN [0]:\top_tb.th.i_dut_wrapper.xtop.xdigtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.U_OTPWRAP_L3_TOP.U_OTPWRAP_L2_CPU.U_OTPWRAP_L1_JTAG.U_OTPWRAP_L0_ATPG.GEN_TSMC.U_OTP4KX12 .u_ips:   Not Allowed controls for VRR applied. {VRREN,MRR[15],MRR[12:7]} = x_x_xxxxxx

<<SiDENSE_IPS_WARN [0]:\top_tb.th.i_dut_wrapper.xtop.xdigtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.U_OTPWRAP_L3_TOP.U_OTPWRAP_L2_CPU.U_OTPWRAP_L1_JTAG.U_OTPWRAP_L0_ATPG.GEN_TSMC.U_OTP4KX12 .u_ips:   Not Allowed controls for VREF applied. {VRREN,MRR[15],MRR[12:7]} = x_x_xxxxxx

<<SiDENSE_IPS_WARN [0]:\top_tb.th.i_dut_wrapper.xtop.xdigtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.U_OTPWRAP_L3_TOP.U_OTPWRAP_L2_CPU.U_OTPWRAP_L1_JTAG.U_OTPWRAP_L0_ATPG.GEN_TSMC.U_OTP4KX12 .u_ips:   Not Allowed controls for VBG applied. {VRREN,MRR[15],MRR[12:7]} = x_x_xxxxxx
UVM_INFO @ 0: reporter [UVM_CMDLINE_PROC] Applying type override from the command line: +uvm_set_type_override=top_default_seq,ic_status_word_seq
UVM_INFO   @       0.0000000us:  [UVM_VERDI_DPI]         uvm_verdi DPI routines are compiled off. Recompile without +define+UVM_NO_VERDI_DPI 
UVM_INFO   @       0.0000000us:  [ic_status_word_seq]    ic_status_word_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
*Verdi* Enable Verdi Recorder.
Info: Verdi UVM 1.2 Hooks File 06/17/2014 
UVM_INFO   @       0.0010000us:  [sim:task]              ic_status_word 
UVM_INFO   @    2120.0010000us:  [sim:description]       '''Testcase for IC status word''' 
UVM_INFO   @    2120.0010000us:  [sim:description:1]     *send only IC status with TX CRC in a frame 
UVM_INFO   @    2135.4810000us:  [sim:measure]           'SPI_IRQ_STAT' status = PASS 
UVM_INFO   @    2150.3210000us:  [sim:description:1]     *send read status and TX CRC only in a frame with CRC incorrect 
UVM_INFO   @    2165.8010000us:  [sim:measure]           'SPI_IRQ_STAT' status = PASS 
UVM_INFO   @    2180.6410000us:  [sim:description:1]     *send read status and TX CRC only in a frame with CRC   correct 
UVM_INFO   @    2196.1210000us:  [sim:measure]           'SPI_IRQ_STAT' status = PASS 
UVM_INFO   @    2210.9610000us:  [sim:description:1]     *send TX CRC only in a frame 
UVM_INFO   @    2225.4810000us:  [sim:measure]           'SPI_IRQ_STAT' status = PASS 
UVM_INFO   @    2240.3210000us:  [sim:description:1]     *IC status word channel flags 
UVM_INFO   @    2240.3210000us:  [sim:description:2]     **check IC status word CR0 flag 
UVM_INFO   @    2871.0410000us:  [sim:description:2]     **check IC status word CR1 flag 
UVM_INFO   @    3394.9360000us:  [m_master_transmission_checker_1] ignored TE (timing error) flag because of gray zone timing  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/dut/dsi3_master_transmission_checker.svh(1341) 
UVM_INFO   @    3501.7610000us:  [sim:description:1]     *IC status word channel flags 
UVM_INFO   @    3501.7610000us:  [sim:description:2]     **check IC status word PD0 flag 
UVM_INFO   @    3612.3210000us:  [upload_tdma_scheme_seq] upload_tdma_scheme_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_INFO   @    3670.0020000us:  [upload_tdma_scheme_seq] uploaded TDMA scheme:
 TDMA Scheme: 1 packets, period = 513 us
  0 | Symbols:  36 | SID_4Bit | Start:    39 -    83  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/pdcm/upload_tdma_scheme_seq.svh(36) 
UVM_INFO   @    3779.4970000us:  [dsi3_master_transmission_checker] start PDCM at channel 0 with 1 pulses and a PDCM period of 513  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/dut/dsi3_master_transmission_checker.svh(1074) 
UVM_INFO   @    3802.6242500us:  [sim:measure]           't__DSI,BIT,8__' = '8.000000' condition = 'at channel 0' 
UVM_INFO   @    4812.6570000us:  [dsi3_master_transmission_checker] read PDCM frame: channels 0b01
 channel 0b00 [  ] 1 packets
  0 |   |   | TE|   |   |   |  36 symbols:  0xf22b 0xddc3 0xbd2e 0xb23e 0x83db 0x5b9d 0x8f5c 0x0041 0x7263
 channel 0b01 - no TDMA scheme  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/dut/dsi3_master_transmission_checker.svh(1205) 
UVM_INFO   @    4812.6570000us:  [m_master_transmission_checker_0] ignored TE (timing error) flag of packet index 0 because of gray zone timing  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/dut/dsi3_master_transmission_checker.svh(1341) 
UVM_INFO   @    4919.4820000us:  [sim:description:2]     **check IC status word PD1 flag 
UVM_INFO   @    5030.0420000us:  [upload_tdma_scheme_seq] upload_tdma_scheme_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_INFO   @    5087.7230000us:  [upload_tdma_scheme_seq] uploaded TDMA scheme:
 TDMA Scheme: 1 packets, period = 428 us
  0 | Symbols:  26 | SID_0Bit | Start:    58 -    88  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/pdcm/upload_tdma_scheme_seq.svh(36) 
UVM_INFO   @    5197.2180000us:  [dsi3_master_transmission_checker] start PDCM at channel 1 with 1 pulses and a PDCM period of 428  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/dut/dsi3_master_transmission_checker.svh(1074) 
UVM_INFO   @    5222.3465250us:  [sim:measure]           't__DSI,BIT,8__' = '8.000000' condition = 'at channel 1' 
UVM_INFO   @    6143.4580000us:  [dsi3_master_transmission_checker] read PDCM frame: channels 0b10
 channel 0b00 - no TDMA scheme
 channel 0b01 [  ] 1 packets
  0 |   |CRC|   |   |   |   |  26 symbols:  0xe346 0x0593 0x5f44 0xb67e 0x1a74 0x6224 0x8c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/dut/dsi3_master_transmission_checker.svh(1205) 
UVM_INFO   @    6354.1230000us:  [hardware_error_overtemperature_seq] hardware_error_overtemperature_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_INFO   @    6354.1240000us:  [sim:description:1]     *check hardware error flag OVERTEMPERATURE 
UVM_INFO   @    6369.5240000us:  [sim:measure]           'SUP_IRQ_STAT' status = PASS 
UVM_INFO   @    6583.3640000us:  [sim:measure]           'SUP_IRQ_STAT' status = PASS 
UVM_INFO   @    6925.1640000us:  [sim:measure]           'SUP_IRQ_STAT' status = PASS 
UVM_INFO   @    6925.1640000us:  [hardware_error_clkref_error_seq] hardware_error_clkref_error_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_INFO   @    6925.1650000us:  [sim:description:1]     *check hardware error flag CLKREF_FAILURE 
UVM_INFO   @    6940.5650000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_INFO   @    7144.4050000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_INFO   @    7476.2050000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_INFO   @    7476.2050000us:  [hardware_error_undervoltage_dsi_seq] hardware_error_undervoltage_dsi_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_INFO   @    7476.2060000us:  [sim:description:1]     *check hardware error flag UNDERVOLTAGE_DSI_0 
UVM_INFO   @    7491.6060000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @   14695.4460000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @   14706.0060000us:  [sim:measure]           'DSI_ENABLE' status = PASS 
UVM_INFO   @   14714.6860000us:  [sim:measure]           'DSI_ENABLE' status = PASS 
UVM_INFO   @   22033.0460000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @   22039.7660000us:  [hardware_error_undervoltage_dsi_with_deactivated_channels_seq] hardware_error_undervoltage_dsi_with_deactivated_channels_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_INFO   @   22039.7670000us:  [sim:description:1]     *check hardware error flag UNDERVOLTAGE_DSI with deactivated channels_0 
UVM_INFO   @   22055.1670000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @   29263.8470000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @   29274.4070000us:  [sim:measure]           'DSI_ENABLE' status = PASS 
UVM_INFO   @   29283.0870000us:  [sim:measure]           'DSI_ENABLE' status = PASS 
UVM_INFO   @   36651.4470000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @   36658.1670000us:  [hardware_error_overvoltage_dsi_seq] hardware_error_overvoltage_dsi_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_INFO   @   36658.1680000us:  [sim:description:1]     *check hardware error flag OVERVOLTAGE_DSI_0 
UVM_INFO   @   36673.5680000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @   43877.4080000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @   51202.4880000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @   51209.2080000us:  [hardware_error_overvoltage_dsi_with_deactivated_channels_seq] hardware_error_overvoltage_dsi_with_deactivated_channels_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_INFO   @   51209.2090000us:  [sim:description:1]     *check hardware error flag OVERVOLTAGE_DSI with deactivated channels_0 
UVM_INFO   @   51224.6090000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @   58433.2890000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @   58443.8490000us:  [sim:measure]           'DSI_ENABLE' status = PASS 
UVM_INFO   @   58452.5290000us:  [sim:measure]           'DSI_ENABLE' status = PASS 
UVM_INFO   @   65820.8890000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @   65827.6090000us:  [hardware_error_hw_fail_dsi_seq] hardware_error_hw_fail_dsi_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_INFO   @   65827.6100000us:  [sim:description:1]     *check hardware error flag HW_FAIL_DSI_0 
UVM_INFO   @   65843.0100000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @   66046.8500000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @   66371.9300000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @   66378.6500000us:  [hardware_error_hw_fail_dsi_iload_seq] hardware_error_hw_fail_dsi_iload_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_INFO   @   66378.6510000us:  [sim:description:1]     *check hardware error flag HW_FAIL_DSI_ILOAD_0 
UVM_INFO   @   66394.0510000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @   66597.8910000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @   66922.9710000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @   66929.6910000us:  [hardware_error_hw_fail_dsi_core_seq] hardware_error_hw_fail_dsi_core_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_INFO   @   66929.6920000us:  [sim:description:1]     *check hardware error flag HW_FAIL_DSI_CORE_0 
UVM_INFO   @   66945.0920000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @   67148.9320000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @   67474.0120000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @   67480.7320000us:  [sim:description:1]     *check hardware error flag HW_FAIL_DSI_COMMAND_BUFFER for channel 0 
UVM_INFO   @   67480.7320000us:  [hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq] hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_INFO   @   67496.1330000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @   67496.1330000us:  [hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq] implant wrong command 0xd736 into DSI command buffer at channel 0  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(380) 
UVM_INFO   @   67745.6810000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @   68070.7610000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @   68077.4810000us:  [hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq] hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_INFO   @   68092.8820000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @   68092.8820000us:  [hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq] implant wrong command 0xc135 into DSI command buffer at channel 0  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(380) 
UVM_INFO   @   68342.4300000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @   68667.5100000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @   68674.2300000us:  [hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq] hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_INFO   @   68689.6310000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @   68689.6310000us:  [hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq] implant wrong command 0x27f5 into DSI command buffer at channel 0  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(380) 
UVM_INFO   @   68939.1790000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @   69264.2590000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @   69270.9790000us:  [hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq] hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_INFO   @   69286.3800000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @   69286.3800000us:  [hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq] implant wrong command 0xcaae into DSI command buffer at channel 0  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(380) 
UVM_INFO   @   69535.9280000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @   69861.0080000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @   69867.7280000us:  [hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq] hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_INFO   @   69883.1290000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @   69883.1290000us:  [hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq] implant wrong command 0x3769 into DSI command buffer at channel 0  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(380) 
UVM_INFO   @   70132.6770000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @   70457.7570000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @   70464.4770000us:  [hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq] hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_INFO   @   70479.8780000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @   70479.8780000us:  [hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq] implant wrong command 0xc3d4 into DSI command buffer at channel 0  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(380) 
UVM_INFO   @   70729.4260000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @   71054.5060000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @   71061.2260000us:  [hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq] hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_INFO   @   71076.6270000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @   71076.6270000us:  [hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq] implant wrong command 0x37a4 into DSI command buffer at channel 0  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(380) 
UVM_INFO   @   71326.1750000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @   71651.2550000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @   71657.9750000us:  [hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq] hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_INFO   @   71673.3760000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @   71673.3760000us:  [hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq] implant wrong command 0xc8dd into DSI command buffer at channel 0  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(380) 
UVM_INFO   @   71922.9240000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @   72248.0040000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @   72254.7240000us:  [hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq] hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_INFO   @   72270.1250000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @   72270.1250000us:  [hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq] implant wrong command 0x359c into DSI command buffer at channel 0  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(380) 
UVM_INFO   @   72519.6730000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @   72844.7530000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @   72851.4730000us:  [hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq] hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_INFO   @   72866.8740000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @   72866.8740000us:  [hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq] implant wrong command 0xc230 into DSI command buffer at channel 0  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(380) 
UVM_INFO   @   73116.4220000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @   73441.5020000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @   73448.2220000us:  [hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq] hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_INFO   @   73463.6230000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @   73463.6230000us:  [hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq] implant wrong command 0x04ef into DSI command buffer at channel 0  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(380) 
UVM_INFO   @   73713.1710000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @   74038.2510000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @   74044.9710000us:  [hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq] hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_INFO   @   74060.3720000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @   74060.3720000us:  [hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq] implant wrong command 0xc097 into DSI command buffer at channel 0  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(380) 
UVM_INFO   @   74309.9200000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @   74635.0000000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @   74641.7200000us:  [hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq] hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_INFO   @   74657.1210000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @   74657.1210000us:  [hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq] implant wrong command 0x0627 into DSI command buffer at channel 0  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(380) 
UVM_INFO   @   74906.6690000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @   75231.7490000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @   75238.4690000us:  [hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq] hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_INFO   @   75253.8700000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @   75253.8700000us:  [hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq] implant wrong command 0xca10 into DSI command buffer at channel 0  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(380) 
UVM_INFO   @   75503.4180000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @   75828.4980000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @   75835.2180000us:  [hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq] hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_INFO   @   75850.6190000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @   75850.6190000us:  [hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq] implant wrong command 0x242a into DSI command buffer at channel 0  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(380) 
UVM_INFO   @   76100.1670000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @   76425.2470000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @   76431.9670000us:  [hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq] hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_INFO   @   76447.3680000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @   76447.3680000us:  [hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq] implant wrong command 0xc06c into DSI command buffer at channel 0  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(380) 
UVM_INFO   @   76696.9160000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @   77021.9960000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @   77028.7160000us:  [hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq] hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_INFO   @   77044.1170000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @   77044.1170000us:  [hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq] implant wrong command 0x27df into DSI command buffer at channel 0  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(380) 
UVM_INFO   @   77293.6650000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @   77618.7450000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @   77625.4650000us:  [hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq] hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_INFO   @   77640.8660000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @   77640.8660000us:  [hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq] implant wrong command 0xcafa into DSI command buffer at channel 0  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(380) 
UVM_INFO   @   77890.4140000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @   78215.4940000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @   78222.2140000us:  [hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq] hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_INFO   @   78237.6150000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @   78237.6150000us:  [hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq] implant wrong command 0x04ce into DSI command buffer at channel 0  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(380) 
UVM_INFO   @   78487.1630000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @   78812.2430000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @   78818.9630000us:  [hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq] hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_INFO   @   78834.3640000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @   78834.3640000us:  [hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq] implant wrong command 0xc21b into DSI command buffer at channel 0  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(380) 
UVM_INFO   @   79083.9120000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @   79408.9920000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @   79415.7120000us:  [hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq] hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_INFO   @   79431.1130000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @   79431.1130000us:  [hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq] implant wrong command 0x1695 into DSI command buffer at channel 0  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(380) 
UVM_INFO   @   79680.6610000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @   80005.7410000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @   80012.4610000us:  [hardware_error_undervoltage_dsi_seq] hardware_error_undervoltage_dsi_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_INFO   @   80012.4620000us:  [sim:description:1]     *check hardware error flag UNDERVOLTAGE_DSI_1 
UVM_INFO   @   80027.8620000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @   87231.7020000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @   87242.2620000us:  [sim:measure]           'DSI_ENABLE' status = PASS 
UVM_INFO   @   87250.9420000us:  [sim:measure]           'DSI_ENABLE' status = PASS 
UVM_INFO   @   94569.3020000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @   94576.0220000us:  [hardware_error_undervoltage_dsi_with_deactivated_channels_seq] hardware_error_undervoltage_dsi_with_deactivated_channels_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_INFO   @   94576.0230000us:  [sim:description:1]     *check hardware error flag UNDERVOLTAGE_DSI with deactivated channels_1 
UVM_INFO   @   94591.4230000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @  101800.1030000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @  101810.6630000us:  [sim:measure]           'DSI_ENABLE' status = PASS 
UVM_INFO   @  101819.3430000us:  [sim:measure]           'DSI_ENABLE' status = PASS 
UVM_INFO   @  109187.7030000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @  109194.4230000us:  [hardware_error_overvoltage_dsi_seq] hardware_error_overvoltage_dsi_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_INFO   @  109194.4240000us:  [sim:description:1]     *check hardware error flag OVERVOLTAGE_DSI_1 
UVM_INFO   @  109209.8240000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @  116413.6640000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @  123738.7440000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @  123745.4640000us:  [hardware_error_overvoltage_dsi_with_deactivated_channels_seq] hardware_error_overvoltage_dsi_with_deactivated_channels_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_INFO   @  123745.4650000us:  [sim:description:1]     *check hardware error flag OVERVOLTAGE_DSI with deactivated channels_1 
UVM_INFO   @  123760.8650000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @  130969.5450000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @  130980.1050000us:  [sim:measure]           'DSI_ENABLE' status = PASS 
UVM_INFO   @  130988.7850000us:  [sim:measure]           'DSI_ENABLE' status = PASS 
UVM_INFO   @  138357.1450000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @  138363.8650000us:  [hardware_error_hw_fail_dsi_seq] hardware_error_hw_fail_dsi_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_INFO   @  138363.8660000us:  [sim:description:1]     *check hardware error flag HW_FAIL_DSI_1 
UVM_INFO   @  138379.2660000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @  138583.1060000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @  138908.1860000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @  138914.9060000us:  [hardware_error_hw_fail_dsi_iload_seq] hardware_error_hw_fail_dsi_iload_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_INFO   @  138914.9070000us:  [sim:description:1]     *check hardware error flag HW_FAIL_DSI_ILOAD_1 
UVM_INFO   @  138930.3070000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @  139134.1470000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @  139459.2270000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @  139465.9470000us:  [hardware_error_hw_fail_dsi_core_seq] hardware_error_hw_fail_dsi_core_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_INFO   @  139465.9480000us:  [sim:description:1]     *check hardware error flag HW_FAIL_DSI_CORE_1 
UVM_INFO   @  139481.3480000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @  139685.1880000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @  140010.2680000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @  140016.9880000us:  [sim:description:1]     *check hardware error flag HW_FAIL_DSI_COMMAND_BUFFER for channel 1 
UVM_INFO   @  140016.9880000us:  [hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq] hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_INFO   @  140032.3890000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @  140032.3890000us:  [hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq] implant wrong command 0xdba4 into DSI command buffer at channel 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(380) 
UVM_INFO   @  140281.9370000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @  140607.0170000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @  140613.7370000us:  [hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq] hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_INFO   @  140629.1380000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @  140629.1380000us:  [hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq] implant wrong command 0xc721 into DSI command buffer at channel 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(380) 
UVM_INFO   @  140878.6860000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @  141203.7660000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @  141210.4860000us:  [hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq] hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_INFO   @  141225.8870000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @  141225.8870000us:  [hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq] implant wrong command 0x0b6c into DSI command buffer at channel 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(380) 
UVM_INFO   @  141475.4350000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @  141800.5150000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @  141807.2350000us:  [hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq] hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_INFO   @  141822.6360000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @  141822.6360000us:  [hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq] implant wrong command 0xc798 into DSI command buffer at channel 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(380) 
UVM_INFO   @  142072.1840000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @  142397.2640000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @  142403.9840000us:  [hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq] hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_INFO   @  142419.3850000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @  142419.3850000us:  [hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq] implant wrong command 0x0819 into DSI command buffer at channel 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(380) 
UVM_INFO   @  142668.9330000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @  142994.0130000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @  143000.7330000us:  [hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq] hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_INFO   @  143016.1340000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @  143016.1340000us:  [hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq] implant wrong command 0xc488 into DSI command buffer at channel 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(380) 
UVM_INFO   @  143265.6820000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @  143590.7620000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @  143597.4820000us:  [hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq] hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_INFO   @  143612.8830000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @  143612.8830000us:  [hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq] implant wrong command 0x488c into DSI command buffer at channel 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(380) 
UVM_INFO   @  143862.4310000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @  144187.5110000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @  144194.2310000us:  [hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq] hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_INFO   @  144209.6320000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @  144209.6320000us:  [hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq] implant wrong command 0xc504 into DSI command buffer at channel 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(380) 
UVM_INFO   @  144459.1800000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @  144784.2600000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @  144790.9800000us:  [hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq] hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_INFO   @  144806.3810000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @  144806.3810000us:  [hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq] implant wrong command 0x39f4 into DSI command buffer at channel 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(380) 
UVM_INFO   @  145055.9290000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @  145381.0090000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @  145387.7290000us:  [hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq] hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_INFO   @  145403.1300000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @  145403.1300000us:  [hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq] implant wrong command 0xc3df into DSI command buffer at channel 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(380) 
UVM_INFO   @  145652.6780000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @  145977.7580000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @  145984.4780000us:  [hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq] hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_INFO   @  145999.8790000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @  145999.8790000us:  [hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq] implant wrong command 0x2b40 into DSI command buffer at channel 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(380) 
UVM_INFO   @  146249.4270000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @  146574.5070000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @  146581.2270000us:  [hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq] hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_INFO   @  146596.6280000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @  146596.6280000us:  [hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq] implant wrong command 0xc0ed into DSI command buffer at channel 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(380) 
UVM_INFO   @  146846.1760000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @  147171.2560000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @  147177.9760000us:  [hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq] hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_INFO   @  147193.3770000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @  147193.3770000us:  [hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq] implant wrong command 0x3b7c into DSI command buffer at channel 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(380) 
UVM_INFO   @  147442.9250000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @  147768.0050000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @  147774.7250000us:  [hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq] hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_INFO   @  147790.1260000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @  147790.1260000us:  [hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq] implant wrong command 0xc4cf into DSI command buffer at channel 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(380) 
UVM_INFO   @  148039.6740000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @  148364.7540000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @  148371.4740000us:  [hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq] hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_INFO   @  148386.8750000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @  148386.8750000us:  [hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq] implant wrong command 0x4bfe into DSI command buffer at channel 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(380) 
UVM_INFO   @  148636.4230000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @  148961.5030000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @  148968.2230000us:  [hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq] hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_INFO   @  148983.6240000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @  148983.6240000us:  [hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq] implant wrong command 0xc764 into DSI command buffer at channel 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(380) 
UVM_INFO   @  149233.1720000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @  149558.2520000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @  149564.9720000us:  [hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq] hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_INFO   @  149580.3730000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @  149580.3730000us:  [hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq] implant wrong command 0x28d0 into DSI command buffer at channel 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(380) 
UVM_INFO   @  149829.9210000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @  150155.0010000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @  150161.7210000us:  [hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq] hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_INFO   @  150177.1220000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @  150177.1220000us:  [hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq] implant wrong command 0xc497 into DSI command buffer at channel 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(380) 
UVM_INFO   @  150426.6700000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @  150751.7500000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @  150758.4700000us:  [hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq] hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_INFO   @  150773.8710000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @  150773.8710000us:  [hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq] implant wrong command 0x2985 into DSI command buffer at channel 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(380) 
UVM_INFO   @  151023.4190000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @  151348.4990000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @  151355.2190000us:  [hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq] hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_INFO   @  151370.6200000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @  151370.6200000us:  [hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq] implant wrong command 0xc42d into DSI command buffer at channel 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(380) 
UVM_INFO   @  151620.1680000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @  151945.2480000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @  151951.9680000us:  [hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq] hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_INFO   @  151967.3690000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @  151967.3690000us:  [hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq] implant wrong command 0x3814 into DSI command buffer at channel 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(380) 
UVM_INFO   @  152216.9170000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @  152541.9970000us:  [sim:measure]           'DSI_IRQ_STAT' status = PASS 
UVM_INFO   @  152548.7170000us:  [hardware_error_undervoltage_vcc_seq] hardware_error_undervoltage_vcc_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_INFO   @  152548.7180000us:  [sim:description:1]     *check hardware error flag UNDERVOLTAGE_VCC 
UVM_INFO   @  152564.1180000us:  [sim:measure]           'SUP_IRQ_STAT' status = PASS 
UVM_INFO   @  152767.9580000us:  [sim:measure]           'SUP_IRQ_STAT' status = PASS 
UVM_INFO   @  153099.7580000us:  [sim:measure]           'SUP_IRQ_STAT' status = PASS 
UVM_INFO   @  153099.7580000us:  [hardware_error_undervoltage_cldo_seq] hardware_error_undervoltage_cldo_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_INFO   @  153099.7590000us:  [sim:description:1]     *check hardware error flag UNDERVOLTAGE_CLDO 
UVM_INFO   @  153115.1590000us:  [sim:measure]           'SUP_IRQ_STAT' status = PASS 
UVM_INFO   @  153318.9990000us:  [sim:measure]           'SUP_IRQ_STAT' status = PASS 
UVM_INFO   @  153650.7990000us:  [sim:measure]           'SUP_IRQ_STAT' status = PASS 
UVM_INFO   @  153650.7990000us:  [hardware_error_ref_fail_seq] hardware_error_ref_fail_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_INFO   @  153650.8000000us:  [sim:description:1]     *check hardware error flag REF_FAIL 
UVM_INFO   @  153666.2000000us:  [sim:measure]           'SUP_IRQ_STAT' status = PASS 
UVM_INFO   @  153870.0400000us:  [sim:measure]           'SUP_IRQ_STAT' status = PASS 
UVM_INFO   @  154201.8400000us:  [sim:measure]           'SUP_IRQ_STAT' status = PASS 
UVM_INFO   @  154201.8400000us:  [hardware_error_hw_fail_spi_seq] hardware_error_hw_fail_spi_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_INFO   @  154201.8410000us:  [sim:description:1]     *check hardware error flag HW_FAIL_SPI 
UVM_INFO   @  154217.2410000us:  [sim:measure]           'SPI_IRQ_STAT' status = PASS 
UVM_INFO   @  154436.9210000us:  [sim:measure]           'SPI_IRQ_STAT' status = PASS 
UVM_INFO   @  154762.0010000us:  [sim:measure]           'SPI_IRQ_STAT' status = PASS 
UVM_INFO   @  154768.7210000us:  [sim:description:1]     *check hardware error flag HW_FAIL_MAIN 
UVM_INFO   @  154768.7210000us:  [hardware_error_hw_fail_main_seq] hardware_error_hw_fail_main_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_INFO   @  154784.1220000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_INFO   @  154987.9620000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_INFO   @  155813.0420000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_INFO   @  155819.7620000us:  [hardware_error_hw_fail_main_seq] hardware_error_hw_fail_main_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_INFO   @  155835.1630000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_INFO   @  156039.0030000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_INFO   @  156864.0830000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_INFO   @  156870.8030000us:  [sim:description:1]     *check hardware error flag HW_FAIL_COMMAND_CONTROL 
UVM_INFO   @  156870.8030000us:  [hardware_error_hw_fail_command_control_seq] hardware_error_hw_fail_command_control_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_INFO   @  156886.2040000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_INFO   @  157108.8640000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_INFO   @  157433.9440000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_INFO   @  157440.6640000us:  [hardware_error_hw_fail_command_control_seq] hardware_error_hw_fail_command_control_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_INFO   @  157456.0650000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_INFO   @  157678.7250000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_INFO   @  158003.8050000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_INFO   @  158010.5250000us:  [hardware_error_hw_fail_command_control_seq] hardware_error_hw_fail_command_control_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_INFO   @  158025.9260000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_INFO   @  158248.5860000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_INFO   @  158573.6660000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_INFO   @  158580.3860000us:  [hardware_error_hw_fail_command_control_seq] hardware_error_hw_fail_command_control_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_INFO   @  158595.7870000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_INFO   @  158818.4470000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_INFO   @  159143.5270000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_INFO   @  159150.2470000us:  [hardware_error_hw_fail_command_control_seq] hardware_error_hw_fail_command_control_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_INFO   @  159165.6480000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_INFO   @  159388.3080000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_INFO   @  159713.3880000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_INFO   @  159720.1080000us:  [hardware_error_hw_fail_command_control_seq] hardware_error_hw_fail_command_control_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_INFO   @  159735.5090000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_INFO   @  159958.1690000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_INFO   @  160283.2490000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_INFO   @  160289.9690000us:  [hardware_error_hw_fail_command_control_seq] hardware_error_hw_fail_command_control_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_INFO   @  160305.3700000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_INFO   @  160528.0300000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_INFO   @  160853.1100000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_INFO   @  160859.8300000us:  [hardware_error_hw_fail_command_control_seq] hardware_error_hw_fail_command_control_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_INFO   @  160875.2310000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_INFO   @  161097.8910000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_INFO   @  161422.9710000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_INFO   @  161429.6910000us:  [hardware_error_hw_fail_command_control_seq] hardware_error_hw_fail_command_control_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_INFO   @  161445.0920000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_INFO   @  161667.7520000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_INFO   @  161992.8320000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_INFO   @  161999.5520000us:  [hardware_error_hw_fail_command_control_seq] hardware_error_hw_fail_command_control_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_INFO   @  162014.9530000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_INFO   @  162237.6130000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_INFO   @  162562.6930000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_INFO   @  162569.4130000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] hardware_error_hw_fail_command_control_wrong_command_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_INFO   @  162584.8140000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_INFO   @  162584.8140000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] implant wrong command 0x0c00 into SPI command buffer  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(611) 
UVM_INFO   @  162597.2140000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] buffer_address 0xzzzz  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(635) 
UVM_ERROR  @  162843.9620000us:  [registers]             HW_FAIL is not set correctly. Got 0 but expected 1 (regmodel.Interrupt.Interrupt_Registers.IRQ_STAT.HW_FAIL)  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/common/register_util.svh(33) 
UVM_ERROR  @  162846.8420000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  162846.8420000us:  [spi_status_word]       Unexpected SPI status word flags Flag HE was not set correctly! Exp. 1 but got 0  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  162850.6820000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0x8c00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  163169.0420000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_ERROR  @  163171.9220000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  163175.7620000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0xc00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  163175.7620000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] hardware_error_hw_fail_command_control_wrong_command_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_ERROR  @  163183.4830000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  163187.3230000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0xc00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  163191.1630000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_INFO   @  163191.1630000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] implant wrong command 0x1c00 into SPI command buffer  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(611) 
UVM_INFO   @  163203.5630000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] buffer_address 0xzzzz  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(635) 
UVM_ERROR  @  163450.3110000us:  [registers]             HW_FAIL is not set correctly. Got 0 but expected 1 (regmodel.Interrupt.Interrupt_Registers.IRQ_STAT.HW_FAIL)  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/common/register_util.svh(33) 
UVM_ERROR  @  163453.1910000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  163453.1910000us:  [spi_status_word]       Unexpected SPI status word flags Flag HE was not set correctly! Exp. 1 but got 0  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  163457.0310000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0x8c00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  163775.3910000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_ERROR  @  163778.2710000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  163782.1110000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0xc00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  163782.1110000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] hardware_error_hw_fail_command_control_wrong_command_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_ERROR  @  163789.8320000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  163793.6720000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0xc00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  163797.5120000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_INFO   @  163797.5120000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] implant wrong command 0x2c00 into SPI command buffer  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(611) 
UVM_INFO   @  163809.9120000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] buffer_address 0xzzzz  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(635) 
UVM_ERROR  @  164056.6600000us:  [registers]             HW_FAIL is not set correctly. Got 0 but expected 1 (regmodel.Interrupt.Interrupt_Registers.IRQ_STAT.HW_FAIL)  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/common/register_util.svh(33) 
UVM_ERROR  @  164059.5400000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  164059.5400000us:  [spi_status_word]       Unexpected SPI status word flags Flag HE was not set correctly! Exp. 1 but got 0  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  164063.3800000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0x8c00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  164381.7400000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_ERROR  @  164384.6200000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  164388.4600000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0xc00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  164388.4600000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] hardware_error_hw_fail_command_control_wrong_command_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_ERROR  @  164396.1810000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  164400.0210000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0xc00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  164403.8610000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_INFO   @  164403.8610000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] implant wrong command 0x3c00 into SPI command buffer  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(611) 
UVM_INFO   @  164416.2610000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] buffer_address 0xzzzz  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(635) 
UVM_ERROR  @  164663.0090000us:  [registers]             HW_FAIL is not set correctly. Got 0 but expected 1 (regmodel.Interrupt.Interrupt_Registers.IRQ_STAT.HW_FAIL)  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/common/register_util.svh(33) 
UVM_ERROR  @  164665.8890000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  164665.8890000us:  [spi_status_word]       Unexpected SPI status word flags Flag HE was not set correctly! Exp. 1 but got 0  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  164669.7290000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0x8c00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  164988.0890000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_ERROR  @  164990.9690000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  164994.8090000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0xc00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  164994.8090000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] hardware_error_hw_fail_command_control_wrong_command_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_ERROR  @  165002.5300000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  165006.3700000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0xc00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  165010.2100000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_INFO   @  165010.2100000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] implant wrong command 0x4c00 into SPI command buffer  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(611) 
UVM_INFO   @  165022.6100000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] buffer_address 0xzzzz  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(635) 
UVM_ERROR  @  165269.3580000us:  [registers]             HW_FAIL is not set correctly. Got 0 but expected 1 (regmodel.Interrupt.Interrupt_Registers.IRQ_STAT.HW_FAIL)  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/common/register_util.svh(33) 
UVM_ERROR  @  165272.2380000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  165272.2380000us:  [spi_status_word]       Unexpected SPI status word flags Flag HE was not set correctly! Exp. 1 but got 0  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  165276.0780000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0x8c00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  165594.4380000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_ERROR  @  165597.3180000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  165601.1580000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0xc00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  165601.1580000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] hardware_error_hw_fail_command_control_wrong_command_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_ERROR  @  165608.8790000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  165612.7190000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0xc00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  165616.5590000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_INFO   @  165616.5590000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] implant wrong command 0xfc00 into SPI command buffer  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(611) 
UVM_INFO   @  165628.9590000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] buffer_address 0xzzzz  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(635) 
UVM_ERROR  @  165875.7070000us:  [registers]             HW_FAIL is not set correctly. Got 0 but expected 1 (regmodel.Interrupt.Interrupt_Registers.IRQ_STAT.HW_FAIL)  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/common/register_util.svh(33) 
UVM_ERROR  @  165878.5870000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  165878.5870000us:  [spi_status_word]       Unexpected SPI status word flags Flag HE was not set correctly! Exp. 1 but got 0  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  165882.4270000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0x8c00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  166200.7870000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_ERROR  @  166203.6670000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  166207.5070000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0xc00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  166207.5070000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] hardware_error_hw_fail_command_control_wrong_command_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_ERROR  @  166215.2280000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  166219.0680000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0xc00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  166222.9080000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_INFO   @  166222.9080000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] implant wrong command 0x3c00 into SPI command buffer  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(611) 
UVM_INFO   @  166235.3080000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] buffer_address 0xzzzz  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(635) 
UVM_ERROR  @  166482.8560000us:  [registers]             HW_FAIL is not set correctly. Got 0 but expected 1 (regmodel.Interrupt.Interrupt_Registers.IRQ_STAT.HW_FAIL)  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/common/register_util.svh(33) 
UVM_ERROR  @  166485.7360000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  166485.7360000us:  [spi_status_word]       Unexpected SPI status word flags Flag HE was not set correctly! Exp. 1 but got 0  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  166489.5760000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0x8c00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  166807.9360000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_ERROR  @  166810.8160000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  166814.6560000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0xc00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  166814.6560000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] hardware_error_hw_fail_command_control_wrong_command_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_ERROR  @  166822.3770000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  166826.2170000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0xc00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  166830.0570000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_INFO   @  166830.0570000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] implant wrong command 0xfc00 into SPI command buffer  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(611) 
UVM_INFO   @  166842.4570000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] buffer_address 0xzzzz  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(635) 
UVM_ERROR  @  167089.2050000us:  [registers]             HW_FAIL is not set correctly. Got 0 but expected 1 (regmodel.Interrupt.Interrupt_Registers.IRQ_STAT.HW_FAIL)  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/common/register_util.svh(33) 
UVM_ERROR  @  167092.0850000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  167092.0850000us:  [spi_status_word]       Unexpected SPI status word flags Flag HE was not set correctly! Exp. 1 but got 0  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  167095.9250000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0x8c00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  167414.2850000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_ERROR  @  167417.1650000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  167421.0050000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0xc00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  167421.0050000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] hardware_error_hw_fail_command_control_wrong_command_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_ERROR  @  167428.7260000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  167432.5660000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0xc00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  167436.4060000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_INFO   @  167436.4060000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] implant wrong command 0x4c00 into SPI command buffer  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(611) 
UVM_INFO   @  167448.8060000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] buffer_address 0xzzzz  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(635) 
UVM_ERROR  @  167696.3540000us:  [registers]             HW_FAIL is not set correctly. Got 0 but expected 1 (regmodel.Interrupt.Interrupt_Registers.IRQ_STAT.HW_FAIL)  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/common/register_util.svh(33) 
UVM_ERROR  @  167699.2340000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  167699.2340000us:  [spi_status_word]       Unexpected SPI status word flags Flag HE was not set correctly! Exp. 1 but got 0  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  167703.0740000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0x8c00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  168021.4340000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_ERROR  @  168024.3140000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  168028.1540000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0xc00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  168028.1540000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] hardware_error_hw_fail_command_control_wrong_command_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_ERROR  @  168035.8750000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  168039.7150000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0xc00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  168043.5550000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_INFO   @  168043.5550000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] implant wrong command 0xfc00 into SPI command buffer  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(611) 
UVM_INFO   @  168055.9550000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] buffer_address 0xzzzz  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(635) 
UVM_ERROR  @  168302.7030000us:  [registers]             HW_FAIL is not set correctly. Got 0 but expected 1 (regmodel.Interrupt.Interrupt_Registers.IRQ_STAT.HW_FAIL)  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/common/register_util.svh(33) 
UVM_ERROR  @  168305.5830000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  168305.5830000us:  [spi_status_word]       Unexpected SPI status word flags Flag HE was not set correctly! Exp. 1 but got 0  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  168309.4230000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0x8c00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  168627.7830000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_ERROR  @  168630.6630000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  168634.5030000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0xc00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  168634.5030000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] hardware_error_hw_fail_command_control_wrong_command_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_ERROR  @  168642.2240000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  168646.0640000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0xc00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  168649.9040000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_INFO   @  168649.9040000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] implant wrong command 0x4c00 into SPI command buffer  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(611) 
UVM_INFO   @  168662.3040000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] buffer_address 0xzzzz  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(635) 
UVM_ERROR  @  168909.0520000us:  [registers]             HW_FAIL is not set correctly. Got 0 but expected 1 (regmodel.Interrupt.Interrupt_Registers.IRQ_STAT.HW_FAIL)  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/common/register_util.svh(33) 
UVM_ERROR  @  168911.9320000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  168911.9320000us:  [spi_status_word]       Unexpected SPI status word flags Flag HE was not set correctly! Exp. 1 but got 0  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  168915.7720000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0x8c00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  169234.1320000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_ERROR  @  169237.0120000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  169240.8520000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0xc00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  169240.8520000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] hardware_error_hw_fail_command_control_wrong_command_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_ERROR  @  169248.5730000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  169252.4130000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0xc00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  169256.2530000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_INFO   @  169256.2530000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] implant wrong command 0x4c00 into SPI command buffer  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(611) 
UVM_INFO   @  169268.6530000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] buffer_address 0xzzzz  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(635) 
UVM_ERROR  @  169516.2010000us:  [registers]             HW_FAIL is not set correctly. Got 0 but expected 1 (regmodel.Interrupt.Interrupt_Registers.IRQ_STAT.HW_FAIL)  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/common/register_util.svh(33) 
UVM_ERROR  @  169519.0810000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  169519.0810000us:  [spi_status_word]       Unexpected SPI status word flags Flag HE was not set correctly! Exp. 1 but got 0  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  169522.9210000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0x8c00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  169841.2810000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_ERROR  @  169844.1610000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  169848.0010000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0xc00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  169848.0010000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] hardware_error_hw_fail_command_control_wrong_command_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_ERROR  @  169855.7220000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  169859.5620000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0xc00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  169863.4020000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_INFO   @  169863.4020000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] implant wrong command 0x1c00 into SPI command buffer  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(611) 
UVM_INFO   @  169875.8020000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] buffer_address 0xzzzz  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(635) 
UVM_ERROR  @  170123.3500000us:  [registers]             HW_FAIL is not set correctly. Got 0 but expected 1 (regmodel.Interrupt.Interrupt_Registers.IRQ_STAT.HW_FAIL)  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/common/register_util.svh(33) 
UVM_ERROR  @  170126.2300000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  170126.2300000us:  [spi_status_word]       Unexpected SPI status word flags Flag HE was not set correctly! Exp. 1 but got 0  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  170130.0700000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0x8c00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  170448.4300000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_ERROR  @  170451.3100000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  170455.1500000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0xc00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  170455.1500000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] hardware_error_hw_fail_command_control_wrong_command_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_ERROR  @  170462.8710000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  170466.7110000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0xc00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  170470.5510000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_INFO   @  170470.5510000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] implant wrong command 0x2c00 into SPI command buffer  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(611) 
UVM_INFO   @  170482.9510000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] buffer_address 0xzzzz  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(635) 
UVM_ERROR  @  170729.6990000us:  [registers]             HW_FAIL is not set correctly. Got 0 but expected 1 (regmodel.Interrupt.Interrupt_Registers.IRQ_STAT.HW_FAIL)  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/common/register_util.svh(33) 
UVM_ERROR  @  170732.5790000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  170732.5790000us:  [spi_status_word]       Unexpected SPI status word flags Flag HE was not set correctly! Exp. 1 but got 0  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  170736.4190000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0x8c00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  171054.7790000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_ERROR  @  171057.6590000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  171061.4990000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0xc00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  171061.4990000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] hardware_error_hw_fail_command_control_wrong_command_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_ERROR  @  171069.2200000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  171073.0600000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0xc00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  171076.9000000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_INFO   @  171076.9000000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] implant wrong command 0xfc00 into SPI command buffer  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(611) 
UVM_INFO   @  171089.3000000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] buffer_address 0xzzzz  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(635) 
UVM_ERROR  @  171336.0480000us:  [registers]             HW_FAIL is not set correctly. Got 0 but expected 1 (regmodel.Interrupt.Interrupt_Registers.IRQ_STAT.HW_FAIL)  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/common/register_util.svh(33) 
UVM_ERROR  @  171338.9280000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  171338.9280000us:  [spi_status_word]       Unexpected SPI status word flags Flag HE was not set correctly! Exp. 1 but got 0  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  171342.7680000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0x8c00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  171661.1280000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_ERROR  @  171664.0080000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  171667.8480000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0xc00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  171667.8480000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] hardware_error_hw_fail_command_control_wrong_command_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_ERROR  @  171675.5690000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  171679.4090000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0xc00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  171683.2490000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_INFO   @  171683.2490000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] implant wrong command 0xfc00 into SPI command buffer  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(611) 
UVM_INFO   @  171695.6490000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] buffer_address 0xzzzz  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(635) 
UVM_ERROR  @  171942.3970000us:  [registers]             HW_FAIL is not set correctly. Got 0 but expected 1 (regmodel.Interrupt.Interrupt_Registers.IRQ_STAT.HW_FAIL)  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/common/register_util.svh(33) 
UVM_ERROR  @  171945.2770000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  171945.2770000us:  [spi_status_word]       Unexpected SPI status word flags Flag HE was not set correctly! Exp. 1 but got 0  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  171949.1170000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0x8c00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  172267.4770000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_ERROR  @  172270.3570000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  172274.1970000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0xc00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  172274.1970000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] hardware_error_hw_fail_command_control_wrong_command_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_ERROR  @  172281.9180000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  172285.7580000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0xc00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  172289.5980000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_INFO   @  172289.5980000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] implant wrong command 0x1c00 into SPI command buffer  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(611) 
UVM_INFO   @  172301.9980000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] buffer_address 0xzzzz  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(635) 
UVM_ERROR  @  172549.5460000us:  [registers]             HW_FAIL is not set correctly. Got 0 but expected 1 (regmodel.Interrupt.Interrupt_Registers.IRQ_STAT.HW_FAIL)  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/common/register_util.svh(33) 
UVM_ERROR  @  172552.4260000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  172552.4260000us:  [spi_status_word]       Unexpected SPI status word flags Flag HE was not set correctly! Exp. 1 but got 0  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  172556.2660000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0x8c00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  172874.6260000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_ERROR  @  172877.5060000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  172881.3460000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0xc00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  172881.3460000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] hardware_error_hw_fail_command_control_wrong_command_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_ERROR  @  172889.0670000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  172892.9070000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0xc00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  172896.7470000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_INFO   @  172896.7470000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] implant wrong command 0x3c00 into SPI command buffer  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(611) 
UVM_INFO   @  172909.1470000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] buffer_address 0xzzzz  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(635) 
UVM_ERROR  @  173155.8950000us:  [registers]             HW_FAIL is not set correctly. Got 0 but expected 1 (regmodel.Interrupt.Interrupt_Registers.IRQ_STAT.HW_FAIL)  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/common/register_util.svh(33) 
UVM_ERROR  @  173158.7750000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  173158.7750000us:  [spi_status_word]       Unexpected SPI status word flags Flag HE was not set correctly! Exp. 1 but got 0  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  173162.6150000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0x8c00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  173480.9750000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_ERROR  @  173483.8550000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  173487.6950000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0xc00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  173487.6950000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] hardware_error_hw_fail_command_control_wrong_command_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_ERROR  @  173495.4160000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  173499.2560000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0xc00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  173503.0960000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_INFO   @  173503.0960000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] implant wrong command 0x1c00 into SPI command buffer  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(611) 
UVM_INFO   @  173515.4960000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] buffer_address 0xzzzz  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(635) 
UVM_ERROR  @  173762.2440000us:  [registers]             HW_FAIL is not set correctly. Got 0 but expected 1 (regmodel.Interrupt.Interrupt_Registers.IRQ_STAT.HW_FAIL)  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/common/register_util.svh(33) 
UVM_ERROR  @  173765.1240000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  173765.1240000us:  [spi_status_word]       Unexpected SPI status word flags Flag HE was not set correctly! Exp. 1 but got 0  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  173768.9640000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0x8c00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  174087.3240000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_ERROR  @  174090.2040000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  174094.0440000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0xc00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  174094.0440000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] hardware_error_hw_fail_command_control_wrong_command_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_ERROR  @  174101.7650000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  174105.6050000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0xc00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  174109.4450000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_INFO   @  174109.4450000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] implant wrong command 0x4c00 into SPI command buffer  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(611) 
UVM_INFO   @  174121.8450000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] buffer_address 0xzzzz  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(635) 
UVM_ERROR  @  174368.5930000us:  [registers]             HW_FAIL is not set correctly. Got 0 but expected 1 (regmodel.Interrupt.Interrupt_Registers.IRQ_STAT.HW_FAIL)  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/common/register_util.svh(33) 
UVM_ERROR  @  174371.4730000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  174371.4730000us:  [spi_status_word]       Unexpected SPI status word flags Flag HE was not set correctly! Exp. 1 but got 0  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  174375.3130000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0x8c00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  174693.6730000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_ERROR  @  174696.5530000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  174700.3930000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0xc00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  174700.3930000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] hardware_error_hw_fail_command_control_wrong_command_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_ERROR  @  174708.1140000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  174711.9540000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0xc00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  174715.7940000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_INFO   @  174715.7940000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] implant wrong command 0x1c00 into SPI command buffer  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(611) 
UVM_INFO   @  174728.1940000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] buffer_address 0xzzzz  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(635) 
UVM_ERROR  @  174974.9420000us:  [registers]             HW_FAIL is not set correctly. Got 0 but expected 1 (regmodel.Interrupt.Interrupt_Registers.IRQ_STAT.HW_FAIL)  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/common/register_util.svh(33) 
UVM_ERROR  @  174977.8220000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  174977.8220000us:  [spi_status_word]       Unexpected SPI status word flags Flag HE was not set correctly! Exp. 1 but got 0  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  174981.6620000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0x8c00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  175300.0220000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_ERROR  @  175302.9020000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  175306.7420000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0xc00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  175306.7420000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] hardware_error_hw_fail_command_control_wrong_command_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_ERROR  @  175314.4630000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  175318.3030000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0xc00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  175322.1430000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_INFO   @  175322.1430000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] implant wrong command 0x0c00 into SPI command buffer  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(611) 
UVM_INFO   @  175334.5430000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] buffer_address 0xzzzz  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(635) 
UVM_ERROR  @  175582.0910000us:  [registers]             HW_FAIL is not set correctly. Got 0 but expected 1 (regmodel.Interrupt.Interrupt_Registers.IRQ_STAT.HW_FAIL)  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/common/register_util.svh(33) 
UVM_ERROR  @  175584.9710000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  175584.9710000us:  [spi_status_word]       Unexpected SPI status word flags Flag HE was not set correctly! Exp. 1 but got 0  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  175588.8110000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0x8c00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  175907.1710000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_ERROR  @  175910.0510000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  175913.8910000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0xc00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  175913.8910000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] hardware_error_hw_fail_command_control_wrong_command_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_ERROR  @  175921.6120000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  175925.4520000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0xc00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  175929.2920000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_INFO   @  175929.2920000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] implant wrong command 0x3c00 into SPI command buffer  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(611) 
UVM_INFO   @  175941.6920000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] buffer_address 0xzzzz  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(635) 
UVM_ERROR  @  176188.4400000us:  [registers]             HW_FAIL is not set correctly. Got 0 but expected 1 (regmodel.Interrupt.Interrupt_Registers.IRQ_STAT.HW_FAIL)  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/common/register_util.svh(33) 
UVM_ERROR  @  176191.3200000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  176191.3200000us:  [spi_status_word]       Unexpected SPI status word flags Flag HE was not set correctly! Exp. 1 but got 0  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  176195.1600000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0x8c00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  176513.5200000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_ERROR  @  176516.4000000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  176520.2400000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0xc00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  176520.2400000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] hardware_error_hw_fail_command_control_wrong_command_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_ERROR  @  176527.9610000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  176531.8010000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0xc00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  176535.6410000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_INFO   @  176535.6410000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] implant wrong command 0x2c00 into SPI command buffer  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(611) 
UVM_INFO   @  176548.0410000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] buffer_address 0xzzzz  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(635) 
UVM_ERROR  @  176794.7890000us:  [registers]             HW_FAIL is not set correctly. Got 0 but expected 1 (regmodel.Interrupt.Interrupt_Registers.IRQ_STAT.HW_FAIL)  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/common/register_util.svh(33) 
UVM_ERROR  @  176797.6690000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  176797.6690000us:  [spi_status_word]       Unexpected SPI status word flags Flag HE was not set correctly! Exp. 1 but got 0  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  176801.5090000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0x8c00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  177119.8690000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_ERROR  @  177122.7490000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  177126.5890000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0xc00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  177126.5890000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] hardware_error_hw_fail_command_control_wrong_command_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_ERROR  @  177134.3100000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  177138.1500000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0xc00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  177141.9900000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_INFO   @  177141.9900000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] implant wrong command 0x0c00 into SPI command buffer  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(611) 
UVM_INFO   @  177154.3900000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] buffer_address 0xzzzz  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(635) 
UVM_ERROR  @  177401.9380000us:  [registers]             HW_FAIL is not set correctly. Got 0 but expected 1 (regmodel.Interrupt.Interrupt_Registers.IRQ_STAT.HW_FAIL)  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/common/register_util.svh(33) 
UVM_ERROR  @  177404.8180000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  177404.8180000us:  [spi_status_word]       Unexpected SPI status word flags Flag HE was not set correctly! Exp. 1 but got 0  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  177408.6580000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0x8c00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  177727.0180000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_ERROR  @  177729.8980000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  177733.7380000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0xc00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  177733.7380000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] hardware_error_hw_fail_command_control_wrong_command_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_ERROR  @  177741.4590000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  177745.2990000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0xc00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  177749.1390000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_INFO   @  177749.1390000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] implant wrong command 0xfc00 into SPI command buffer  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(611) 
UVM_INFO   @  177761.5390000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] buffer_address 0xzzzz  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(635) 
UVM_ERROR  @  178009.0870000us:  [registers]             HW_FAIL is not set correctly. Got 0 but expected 1 (regmodel.Interrupt.Interrupt_Registers.IRQ_STAT.HW_FAIL)  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/common/register_util.svh(33) 
UVM_ERROR  @  178011.9670000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  178011.9670000us:  [spi_status_word]       Unexpected SPI status word flags Flag HE was not set correctly! Exp. 1 but got 0  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  178015.8070000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0x8c00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  178334.1670000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_ERROR  @  178337.0470000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  178340.8870000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0xc00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  178340.8870000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] hardware_error_hw_fail_command_control_wrong_command_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_ERROR  @  178348.6080000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  178352.4480000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0xc00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  178356.2880000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_INFO   @  178356.2880000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] implant wrong command 0x8c00 into SPI command buffer  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(611) 
UVM_INFO   @  178368.6880000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] buffer_address 0xzzzz  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(635) 
UVM_ERROR  @  178615.4360000us:  [registers]             HW_FAIL is not set correctly. Got 0 but expected 1 (regmodel.Interrupt.Interrupt_Registers.IRQ_STAT.HW_FAIL)  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/common/register_util.svh(33) 
UVM_ERROR  @  178618.3160000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  178618.3160000us:  [spi_status_word]       Unexpected SPI status word flags Flag HE was not set correctly! Exp. 1 but got 0  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  178622.1560000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0x8c00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  178940.5160000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_ERROR  @  178943.3960000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  178947.2360000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0xc00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  178947.2360000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] hardware_error_hw_fail_command_control_wrong_command_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_ERROR  @  178954.9570000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  178958.7970000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0xc00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  178962.6370000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_INFO   @  178962.6370000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] implant wrong command 0xdc00 into SPI command buffer  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(611) 
UVM_INFO   @  178975.0370000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] buffer_address 0xzzzz  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(635) 
UVM_ERROR  @  179221.7850000us:  [registers]             HW_FAIL is not set correctly. Got 0 but expected 1 (regmodel.Interrupt.Interrupt_Registers.IRQ_STAT.HW_FAIL)  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/common/register_util.svh(33) 
UVM_ERROR  @  179224.6650000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  179224.6650000us:  [spi_status_word]       Unexpected SPI status word flags Flag HE was not set correctly! Exp. 1 but got 0  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  179228.5050000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0x8c00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  179546.8650000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_ERROR  @  179549.7450000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  179553.5850000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0xc00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  179553.5850000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] hardware_error_hw_fail_command_control_wrong_command_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_ERROR  @  179561.3060000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  179565.1460000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0xc00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  179568.9860000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_INFO   @  179568.9860000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] implant wrong command 0xbc00 into SPI command buffer  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(611) 
UVM_INFO   @  179581.3860000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] buffer_address 0xzzzz  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(635) 
UVM_ERROR  @  179828.1340000us:  [registers]             HW_FAIL is not set correctly. Got 0 but expected 1 (regmodel.Interrupt.Interrupt_Registers.IRQ_STAT.HW_FAIL)  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/common/register_util.svh(33) 
UVM_ERROR  @  179831.0140000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  179831.0140000us:  [spi_status_word]       Unexpected SPI status word flags Flag HE was not set correctly! Exp. 1 but got 0  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  179834.8540000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0x8c00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  180153.2140000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_ERROR  @  180156.0940000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  180159.9340000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0xc00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  180159.9340000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] hardware_error_hw_fail_command_control_wrong_command_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_ERROR  @  180167.6550000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  180171.4950000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0xc00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  180175.3350000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_INFO   @  180175.3350000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] implant wrong command 0xbc00 into SPI command buffer  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(611) 
UVM_INFO   @  180187.7350000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] buffer_address 0xzzzz  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(635) 
UVM_ERROR  @  180434.4830000us:  [registers]             HW_FAIL is not set correctly. Got 0 but expected 1 (regmodel.Interrupt.Interrupt_Registers.IRQ_STAT.HW_FAIL)  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/common/register_util.svh(33) 
UVM_ERROR  @  180437.3630000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  180437.3630000us:  [spi_status_word]       Unexpected SPI status word flags Flag HE was not set correctly! Exp. 1 but got 0  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  180441.2030000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0x8c00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  180759.5630000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_ERROR  @  180762.4430000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  180766.2830000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0xc00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  180766.2830000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] hardware_error_hw_fail_command_control_wrong_command_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_ERROR  @  180774.0040000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  180777.8440000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0xc00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  180781.6840000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_INFO   @  180781.6840000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] implant wrong command 0xbc00 into SPI command buffer  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(611) 
UVM_INFO   @  180794.0840000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] buffer_address 0xzzzz  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(635) 
UVM_ERROR  @  181040.8320000us:  [registers]             HW_FAIL is not set correctly. Got 0 but expected 1 (regmodel.Interrupt.Interrupt_Registers.IRQ_STAT.HW_FAIL)  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/common/register_util.svh(33) 
UVM_ERROR  @  181043.7120000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  181043.7120000us:  [spi_status_word]       Unexpected SPI status word flags Flag HE was not set correctly! Exp. 1 but got 0  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  181047.5520000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0x8c00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  181365.9120000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_ERROR  @  181368.7920000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  181372.6320000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0xc00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  181372.6320000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] hardware_error_hw_fail_command_control_wrong_command_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_ERROR  @  181380.3530000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  181384.1930000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0xc00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  181388.0330000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_INFO   @  181388.0330000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] implant wrong command 0xdc00 into SPI command buffer  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(611) 
UVM_INFO   @  181400.4330000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] buffer_address 0xzzzz  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(635) 
UVM_ERROR  @  181647.1810000us:  [registers]             HW_FAIL is not set correctly. Got 0 but expected 1 (regmodel.Interrupt.Interrupt_Registers.IRQ_STAT.HW_FAIL)  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/common/register_util.svh(33) 
UVM_ERROR  @  181650.0610000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  181650.0610000us:  [spi_status_word]       Unexpected SPI status word flags Flag HE was not set correctly! Exp. 1 but got 0  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  181653.9010000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0x8c00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  181972.2610000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_ERROR  @  181975.1410000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  181978.9810000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0xc00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  181978.9810000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] hardware_error_hw_fail_command_control_wrong_command_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_ERROR  @  181986.7020000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  181990.5420000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0xc00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  181994.3820000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_INFO   @  181994.3820000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] implant wrong command 0x8c00 into SPI command buffer  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(611) 
UVM_INFO   @  182006.7820000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] buffer_address 0xzzzz  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(635) 
UVM_ERROR  @  182253.5300000us:  [registers]             HW_FAIL is not set correctly. Got 0 but expected 1 (regmodel.Interrupt.Interrupt_Registers.IRQ_STAT.HW_FAIL)  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/common/register_util.svh(33) 
UVM_ERROR  @  182256.4100000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  182256.4100000us:  [spi_status_word]       Unexpected SPI status word flags Flag HE was not set correctly! Exp. 1 but got 0  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  182260.2500000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0x8c00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  182578.6100000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_ERROR  @  182581.4900000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  182585.3300000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0xc00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  182585.3300000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] hardware_error_hw_fail_command_control_wrong_command_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_ERROR  @  182593.0510000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  182596.8910000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0xc00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  182600.7310000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_INFO   @  182600.7310000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] implant wrong command 0xdc00 into SPI command buffer  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(611) 
UVM_INFO   @  182613.1310000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] buffer_address 0xzzzz  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(635) 
UVM_ERROR  @  182859.8790000us:  [registers]             HW_FAIL is not set correctly. Got 0 but expected 1 (regmodel.Interrupt.Interrupt_Registers.IRQ_STAT.HW_FAIL)  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/common/register_util.svh(33) 
UVM_ERROR  @  182862.7590000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  182862.7590000us:  [spi_status_word]       Unexpected SPI status word flags Flag HE was not set correctly! Exp. 1 but got 0  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  182866.5990000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0x8c00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  183184.9590000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_ERROR  @  183187.8390000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  183191.6790000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0xc00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  183191.6790000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] hardware_error_hw_fail_command_control_wrong_command_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_ERROR  @  183199.4000000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  183203.2400000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0xc00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  183207.0800000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_INFO   @  183207.0800000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] implant wrong command 0x8c00 into SPI command buffer  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(611) 
UVM_INFO   @  183219.4800000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] buffer_address 0xzzzz  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(635) 
UVM_ERROR  @  183466.2280000us:  [registers]             HW_FAIL is not set correctly. Got 0 but expected 1 (regmodel.Interrupt.Interrupt_Registers.IRQ_STAT.HW_FAIL)  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/common/register_util.svh(33) 
UVM_ERROR  @  183469.1080000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  183469.1080000us:  [spi_status_word]       Unexpected SPI status word flags Flag HE was not set correctly! Exp. 1 but got 0  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  183472.9480000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0x8c00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  183791.3080000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_ERROR  @  183794.1880000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  183798.0280000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0xc00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  183798.0280000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] hardware_error_hw_fail_command_control_wrong_command_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_ERROR  @  183805.7490000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  183809.5890000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0xc00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  183813.4290000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_INFO   @  183813.4290000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] implant wrong command 0x8c00 into SPI command buffer  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(611) 
UVM_INFO   @  183825.8290000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] buffer_address 0xzzzz  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(635) 
UVM_ERROR  @  184072.5770000us:  [registers]             HW_FAIL is not set correctly. Got 0 but expected 1 (regmodel.Interrupt.Interrupt_Registers.IRQ_STAT.HW_FAIL)  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/common/register_util.svh(33) 
UVM_ERROR  @  184075.4570000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  184075.4570000us:  [spi_status_word]       Unexpected SPI status word flags Flag HE was not set correctly! Exp. 1 but got 0  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  184079.2970000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0x8c00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  184397.6570000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_ERROR  @  184400.5370000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  184404.3770000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0xc00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  184404.3770000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] hardware_error_hw_fail_command_control_wrong_command_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_ERROR  @  184412.0980000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  184415.9380000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0xc00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  184419.7780000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_INFO   @  184419.7780000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] implant wrong command 0xbc00 into SPI command buffer  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(611) 
UVM_INFO   @  184432.1780000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] buffer_address 0xzzzz  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(635) 
UVM_ERROR  @  184678.9260000us:  [registers]             HW_FAIL is not set correctly. Got 0 but expected 1 (regmodel.Interrupt.Interrupt_Registers.IRQ_STAT.HW_FAIL)  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/common/register_util.svh(33) 
UVM_ERROR  @  184681.8060000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  184681.8060000us:  [spi_status_word]       Unexpected SPI status word flags Flag HE was not set correctly! Exp. 1 but got 0  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  184685.6460000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0x8c00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  185004.0060000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_ERROR  @  185006.8860000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  185010.7260000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0xc00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  185010.7260000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] hardware_error_hw_fail_command_control_wrong_command_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_ERROR  @  185018.4470000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  185022.2870000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0xc00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  185026.1270000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_INFO   @  185026.1270000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] implant wrong command 0x8c00 into SPI command buffer  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(611) 
UVM_INFO   @  185038.5270000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] buffer_address 0xzzzz  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(635) 
UVM_ERROR  @  185285.2750000us:  [registers]             HW_FAIL is not set correctly. Got 0 but expected 1 (regmodel.Interrupt.Interrupt_Registers.IRQ_STAT.HW_FAIL)  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/common/register_util.svh(33) 
UVM_ERROR  @  185288.1550000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  185288.1550000us:  [spi_status_word]       Unexpected SPI status word flags Flag HE was not set correctly! Exp. 1 but got 0  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  185291.9950000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0x8c00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  185610.3550000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_ERROR  @  185613.2350000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  185617.0750000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0xc00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  185617.0750000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] hardware_error_hw_fail_command_control_wrong_command_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_ERROR  @  185624.7960000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  185628.6360000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0xc00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  185632.4760000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_INFO   @  185632.4760000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] implant wrong command 0xdc00 into SPI command buffer  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(611) 
UVM_INFO   @  185644.8760000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] buffer_address 0xzzzz  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(635) 
UVM_ERROR  @  185891.6240000us:  [registers]             HW_FAIL is not set correctly. Got 0 but expected 1 (regmodel.Interrupt.Interrupt_Registers.IRQ_STAT.HW_FAIL)  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/common/register_util.svh(33) 
UVM_ERROR  @  185894.5040000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  185894.5040000us:  [spi_status_word]       Unexpected SPI status word flags Flag HE was not set correctly! Exp. 1 but got 0  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  185898.3440000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0x8c00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  186216.7040000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_ERROR  @  186219.5840000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  186223.4240000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0xc00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  186223.4240000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] hardware_error_hw_fail_command_control_wrong_command_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_ERROR  @  186231.1450000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  186234.9850000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0xc00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  186238.8250000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_INFO   @  186238.8250000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] implant wrong command 0xbc00 into SPI command buffer  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(611) 
UVM_INFO   @  186251.2250000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] buffer_address 0xzzzz  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(635) 
UVM_ERROR  @  186497.9730000us:  [registers]             HW_FAIL is not set correctly. Got 0 but expected 1 (regmodel.Interrupt.Interrupt_Registers.IRQ_STAT.HW_FAIL)  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/common/register_util.svh(33) 
UVM_ERROR  @  186500.8530000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  186500.8530000us:  [spi_status_word]       Unexpected SPI status word flags Flag HE was not set correctly! Exp. 1 but got 0  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  186504.6930000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0x8c00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  186823.0530000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_ERROR  @  186825.9330000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  186829.7730000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0xc00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  186829.7730000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] hardware_error_hw_fail_command_control_wrong_command_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_ERROR  @  186837.4940000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  186841.3340000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0xc00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  186845.1740000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_INFO   @  186845.1740000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] implant wrong command 0x8c00 into SPI command buffer  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(611) 
UVM_INFO   @  186857.5740000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] buffer_address 0xzzzz  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(635) 
UVM_ERROR  @  187105.1220000us:  [registers]             HW_FAIL is not set correctly. Got 0 but expected 1 (regmodel.Interrupt.Interrupt_Registers.IRQ_STAT.HW_FAIL)  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/common/register_util.svh(33) 
UVM_ERROR  @  187108.0020000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  187108.0020000us:  [spi_status_word]       Unexpected SPI status word flags Flag HE was not set correctly! Exp. 1 but got 0  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  187111.8420000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0x8c00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  187430.2020000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_ERROR  @  187433.0820000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  187436.9220000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0xc00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  187436.9220000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] hardware_error_hw_fail_command_control_wrong_command_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_ERROR  @  187444.6430000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  187448.4830000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0xc00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  187452.3230000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_INFO   @  187452.3230000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] implant wrong command 0x8c00 into SPI command buffer  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(611) 
UVM_INFO   @  187464.7230000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] buffer_address 0xzzzz  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(635) 
UVM_ERROR  @  187712.2710000us:  [registers]             HW_FAIL is not set correctly. Got 0 but expected 1 (regmodel.Interrupt.Interrupt_Registers.IRQ_STAT.HW_FAIL)  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/common/register_util.svh(33) 
UVM_ERROR  @  187715.1510000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  187715.1510000us:  [spi_status_word]       Unexpected SPI status word flags Flag HE was not set correctly! Exp. 1 but got 0  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  187718.9910000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0x8c00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  188037.3510000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_ERROR  @  188040.2310000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  188044.0710000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0xc00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  188044.0710000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] hardware_error_hw_fail_command_control_wrong_command_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_ERROR  @  188051.7920000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  188055.6320000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0xc00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  188059.4720000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_INFO   @  188059.4720000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] implant wrong command 0xdc00 into SPI command buffer  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(611) 
UVM_INFO   @  188071.8720000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] buffer_address 0xzzzz  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(635) 
UVM_ERROR  @  188318.6200000us:  [registers]             HW_FAIL is not set correctly. Got 0 but expected 1 (regmodel.Interrupt.Interrupt_Registers.IRQ_STAT.HW_FAIL)  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/common/register_util.svh(33) 
UVM_ERROR  @  188321.5000000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  188321.5000000us:  [spi_status_word]       Unexpected SPI status word flags Flag HE was not set correctly! Exp. 1 but got 0  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  188325.3400000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0x8c00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  188643.7000000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_ERROR  @  188646.5800000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  188650.4200000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0xc00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  188650.4200000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] hardware_error_hw_fail_command_control_wrong_command_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_ERROR  @  188658.1410000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  188661.9810000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0xc00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  188665.8210000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_INFO   @  188665.8210000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] implant wrong command 0x8c00 into SPI command buffer  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(611) 
UVM_INFO   @  188678.2210000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] buffer_address 0xzzzz  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(635) 
UVM_ERROR  @  188925.7690000us:  [registers]             HW_FAIL is not set correctly. Got 0 but expected 1 (regmodel.Interrupt.Interrupt_Registers.IRQ_STAT.HW_FAIL)  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/common/register_util.svh(33) 
UVM_ERROR  @  188928.6490000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  188928.6490000us:  [spi_status_word]       Unexpected SPI status word flags Flag HE was not set correctly! Exp. 1 but got 0  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  188932.4890000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0x8c00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  189250.8490000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_ERROR  @  189253.7290000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  189257.5690000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0xc00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  189257.5690000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] hardware_error_hw_fail_command_control_wrong_command_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_ERROR  @  189265.2900000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  189269.1300000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0xc00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  189272.9700000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_INFO   @  189272.9700000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] implant wrong command 0xbc00 into SPI command buffer  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(611) 
UVM_INFO   @  189285.3700000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] buffer_address 0xzzzz  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(635) 
UVM_ERROR  @  189532.1180000us:  [registers]             HW_FAIL is not set correctly. Got 0 but expected 1 (regmodel.Interrupt.Interrupt_Registers.IRQ_STAT.HW_FAIL)  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/common/register_util.svh(33) 
UVM_ERROR  @  189534.9980000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  189534.9980000us:  [spi_status_word]       Unexpected SPI status word flags Flag HE was not set correctly! Exp. 1 but got 0  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  189538.8380000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0x8c00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  189857.1980000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_ERROR  @  189860.0780000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  189863.9180000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0xc00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  189863.9180000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] hardware_error_hw_fail_command_control_wrong_command_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_ERROR  @  189871.6390000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  189875.4790000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0xc00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  189879.3190000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_INFO   @  189879.3190000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] implant wrong command 0x8c00 into SPI command buffer  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(611) 
UVM_INFO   @  189891.7190000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] buffer_address 0xzzzz  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(635) 
UVM_ERROR  @  190139.2670000us:  [registers]             HW_FAIL is not set correctly. Got 0 but expected 1 (regmodel.Interrupt.Interrupt_Registers.IRQ_STAT.HW_FAIL)  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/common/register_util.svh(33) 
UVM_ERROR  @  190142.1470000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  190142.1470000us:  [spi_status_word]       Unexpected SPI status word flags Flag HE was not set correctly! Exp. 1 but got 0  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  190145.9870000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0x8c00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  190464.3470000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_ERROR  @  190467.2270000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  190471.0670000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0xc00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  190471.0670000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] hardware_error_hw_fail_command_control_wrong_command_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_ERROR  @  190478.7880000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  190482.6280000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0xc00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  190486.4680000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_INFO   @  190486.4680000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] implant wrong command 0x8c00 into SPI command buffer  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(611) 
UVM_INFO   @  190498.8680000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] buffer_address 0xzzzz  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(635) 
UVM_ERROR  @  190745.6160000us:  [registers]             HW_FAIL is not set correctly. Got 0 but expected 1 (regmodel.Interrupt.Interrupt_Registers.IRQ_STAT.HW_FAIL)  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/common/register_util.svh(33) 
UVM_ERROR  @  190748.4960000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  190748.4960000us:  [spi_status_word]       Unexpected SPI status word flags Flag HE was not set correctly! Exp. 1 but got 0  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  190752.3360000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0x8c00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  191070.6960000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_ERROR  @  191073.5760000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  191077.4160000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0xc00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  191077.4160000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] hardware_error_hw_fail_command_control_wrong_command_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_ERROR  @  191085.1370000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  191088.9770000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0xc00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  191092.8170000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_INFO   @  191092.8170000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] implant wrong command 0xbc00 into SPI command buffer  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(611) 
UVM_INFO   @  191105.2170000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] buffer_address 0xzzzz  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(635) 
UVM_ERROR  @  191351.9650000us:  [registers]             HW_FAIL is not set correctly. Got 0 but expected 1 (regmodel.Interrupt.Interrupt_Registers.IRQ_STAT.HW_FAIL)  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/common/register_util.svh(33) 
UVM_ERROR  @  191354.8450000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  191354.8450000us:  [spi_status_word]       Unexpected SPI status word flags Flag HE was not set correctly! Exp. 1 but got 0  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  191358.6850000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0x8c00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  191677.0450000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_ERROR  @  191679.9250000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  191683.7650000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0xc00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  191683.7650000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] hardware_error_hw_fail_command_control_wrong_command_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_ERROR  @  191691.4860000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  191695.3260000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0xc00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  191699.1660000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_INFO   @  191699.1660000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] implant wrong command 0xdc00 into SPI command buffer  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(611) 
UVM_INFO   @  191711.5660000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] buffer_address 0xzzzz  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(635) 
UVM_ERROR  @  191958.3140000us:  [registers]             HW_FAIL is not set correctly. Got 0 but expected 1 (regmodel.Interrupt.Interrupt_Registers.IRQ_STAT.HW_FAIL)  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/common/register_util.svh(33) 
UVM_ERROR  @  191961.1940000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  191961.1940000us:  [spi_status_word]       Unexpected SPI status word flags Flag HE was not set correctly! Exp. 1 but got 0  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  191965.0340000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0x8c00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  192283.3940000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_ERROR  @  192286.2740000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  192290.1140000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0xc00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  192290.1140000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] hardware_error_hw_fail_command_control_wrong_command_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_ERROR  @  192297.8350000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  192301.6750000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0xc00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  192305.5150000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_INFO   @  192305.5150000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] implant wrong command 0x5c00 into SPI command buffer  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(611) 
UVM_INFO   @  192317.9150000us:  [hardware_error_hw_fail_command_control_wrong_command_seq] buffer_address 0xzzzz  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(635) 
UVM_ERROR  @  192564.6630000us:  [registers]             HW_FAIL is not set correctly. Got 0 but expected 1 (regmodel.Interrupt.Interrupt_Registers.IRQ_STAT.HW_FAIL)  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/common/register_util.svh(33) 
UVM_ERROR  @  192567.5430000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  192567.5430000us:  [spi_status_word]       Unexpected SPI status word flags Flag HE was not set correctly! Exp. 1 but got 0  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  192571.3830000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0x8c00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  192889.7430000us:  [sim:measure]           'IRQ_STAT' status = PASS 
UVM_ERROR  @  192892.6230000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  192896.4630000us:  [hardware_error_hw_fail_command_control_wrong_command] Unexpected value in STATUS_WORD register, expected 0xc00, got 0x1c00  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/hardware_error_seq.svh(81) 
UVM_INFO   @  192996.4630000us:  [sim:description:1]     *change IC status during status word commands 
UVM_ERROR  @  193255.3830000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  193255.3830000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  193255.3830000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  193255.3830000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  193255.3830000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  193255.3830000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  193255.3830000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  193255.3830000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  193255.3830000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  193255.3830000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  193255.3830000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  193255.3830000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  193255.3830000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  193255.3830000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  193255.3830000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  193255.3830000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  193255.3830000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  193255.3830000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  193255.3830000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  193255.3830000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  193255.3830000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  193255.3830000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  193255.3830000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  193255.3830000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  193255.3830000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  193255.3830000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  193255.3830000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  193255.3830000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  193255.3830000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  193255.3830000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  193255.3830000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  193255.3830000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  193255.3830000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_ERROR  @  193255.3830000us:  [spi_status_word]       Unexpected SPI status word flags Flag SPICRC was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(56) 
UVM_INFO   @  193355.3830000us:  [sim:description:1]     *check all flags of SUP_STAT register 
UVM_INFO   @  193355.3830000us:  [sim:description:2]     **check OTW flag of SUP_STAT register 
UVM_INFO   @  193359.2230000us:  [sim:measure]           'SUP_STAT' status = PASS 
UVM_INFO   @  193473.0630000us:  [sim:measure]           'SUP_STAT' status = PASS 
UVM_INFO   @  193476.9030000us:  [sim:measure]           'SUP_STAT' status = PASS 
UVM_INFO   @  193480.7430000us:  [sim:measure]           'SUP_STAT' status = PASS 
UVM_INFO   @  193484.5830000us:  [sim:measure]           'SUP_STAT' status = PASS 
UVM_INFO   @  193488.4230000us:  [sim:measure]           'SUP_STAT' status = PASS 
UVM_INFO   @  193598.4230000us:  [sim:description:2]     **check OTE flag of SUP_STAT register 
UVM_INFO   @  193602.2630000us:  [sim:measure]           'SUP_STAT' status = PASS 
UVM_INFO   @  193716.1030000us:  [sim:measure]           'SUP_STAT' status = PASS 
UVM_INFO   @  193719.9430000us:  [sim:measure]           'SUP_STAT' status = PASS 
UVM_INFO   @  193723.7830000us:  [sim:measure]           'SUP_STAT' status = PASS 
UVM_INFO   @  193727.6230000us:  [sim:measure]           'SUP_STAT' status = PASS 
UVM_INFO   @  193731.4630000us:  [sim:measure]           'SUP_STAT' status = PASS 
UVM_INFO   @  194251.1430000us:  [sim:description:2]     **check LDOUV flag of SUP_STAT register 
UVM_INFO   @  194254.9830000us:  [sim:measure]           'SUP_STAT' status = PASS 
UVM_INFO   @  194458.8230000us:  [sim:measure]           'SUP_STAT' status = PASS 
UVM_INFO   @  194462.6630000us:  [sim:measure]           'SUP_STAT' status = PASS 
UVM_INFO   @  194466.5030000us:  [sim:measure]           'SUP_STAT' status = PASS 
UVM_INFO   @  194470.3430000us:  [sim:measure]           'SUP_STAT' status = PASS 
UVM_INFO   @  194474.1830000us:  [sim:measure]           'SUP_STAT' status = PASS 
UVM_INFO   @  194974.1830000us:  [sim:description:2]     **check VCCUV flag of SUP_STAT register 
UVM_INFO   @  194978.0230000us:  [sim:measure]           'SUP_STAT' status = PASS 
UVM_INFO   @  195181.8630000us:  [sim:measure]           'SUP_STAT' status = PASS 
UVM_INFO   @  195185.7030000us:  [sim:measure]           'SUP_STAT' status = PASS 
UVM_INFO   @  195189.5430000us:  [sim:measure]           'SUP_STAT' status = PASS 
UVM_INFO   @  195193.3830000us:  [sim:measure]           'SUP_STAT' status = PASS 
UVM_INFO   @  195197.2230000us:  [sim:measure]           'SUP_STAT' status = PASS 
UVM_INFO   @  195697.2230000us:  [sim:description:2]     **check REF_FAIL flag of SUP_STAT register 
UVM_INFO   @  195701.0630000us:  [sim:measure]           'SUP_STAT' status = PASS 
UVM_INFO   @  195904.9030000us:  [sim:measure]           'SUP_STAT' status = PASS 
UVM_INFO   @  195908.7430000us:  [sim:measure]           'SUP_STAT' status = PASS 
UVM_INFO   @  195912.5830000us:  [sim:measure]           'SUP_STAT' status = PASS 
UVM_INFO   @  195916.4230000us:  [sim:measure]           'SUP_STAT' status = PASS 
UVM_INFO   @  195920.2630000us:  [sim:measure]           'SUP_STAT' status = PASS 
UVM_INFO   @  196424.1030000us:  [sim:measure]           'SUP_STAT' status = PASS 
UVM_INFO   @  196430.8230000us:  [spec_CRM_command_seq]  spec_CRM_command_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_INFO   @  196430.8240000us:  [sim:description:2]     **CRM Command Sequence(Equal commands) 
UVM_INFO   @  197557.7040000us:  [spec_single_frame_pdcm_read_seq] spec_single_frame_pdcm_read_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_INFO   @  197557.7050000us:  [sim:description:1]     *Single Frame PDCM Read Sequence 
UVM_INFO   @  197557.7050000us:  [upload_tdma_scheme_seq] upload_tdma_scheme_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
UVM_INFO   @  197615.3860000us:  [upload_tdma_scheme_seq] uploaded TDMA scheme:
 TDMA Scheme: 1 packets, period = 547 us
  0 | Symbols:  39 | SID_0Bit | Start:    33 -    72  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/pdcm/upload_tdma_scheme_seq.svh(36) 
UVM_INFO   @  198022.9610000us:  [dsi3_master_transmission_checker] start PDCM at channel 0 with 3 pulses and a PDCM period of 547  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/dut/dsi3_master_transmission_checker.svh(1074) 
UVM_INFO   @  198022.9610000us:  [dsi3_master_transmission_checker] start PDCM at channel 1 with 3 pulses and a PDCM period of 547  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/dut/dsi3_master_transmission_checker.svh(1074) 
UVM_INFO   @  198046.1371530us:  [sim:measure]           't__DSI,BIT,8__' = '8.000000' condition = 'at channel 0' 
UVM_INFO   @  198048.1371580us:  [sim:measure]           't__DSI,BIT,8__' = '8.000000' condition = 'at channel 1' 
UVM_INFO   @  198593.1371730us:  [sim:measure]           't__DSI,BIT,8__' = '8.000000' condition = 'at channel 0' 
UVM_INFO   @  198593.1371730us:  [dsi3_master_transmission_checker] measured PDCM period at channel 0: 547.000000 us - 1 pulses left  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/dut/dsi3_master_transmission_checker.svh(781) 
UVM_INFO   @  198595.1371420us:  [sim:measure]           't__DSI,BIT,8__' = '8.000000' condition = 'at channel 1' 
UVM_INFO   @  198595.1371420us:  [dsi3_master_transmission_checker] measured PDCM period at channel 1: 547.000000 us - 1 pulses left  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/dut/dsi3_master_transmission_checker.svh(781) 
UVM_INFO   @  198645.8810000us:  [dsi3_master_transmission_checker] read PDCM frame: channels 0b11
 channel 0b00 [  ] 1 packets
  0 |   |CRC|   |   |   |   |  39 symbols:  0xf3ca 0xbb9e 0x55cc 0x4ef8 0x8b33 0x8eab 0xda99 0x7a67 0xac33 0x9a90
 channel 0b01 [  ] 1 packets
  0 |   |CRC|   |   |   |   |  39 symbols:  0xf3ca 0xbb9e 0x55cc 0x4ef8 0x8b33 0x8eab 0xda99 0x7a67 0xac33 0x9a90  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/dut/dsi3_master_transmission_checker.svh(1205) 
UVM_INFO   @  199140.1371820us:  [sim:measure]           't__DSI,BIT,8__' = '8.000000' condition = 'at channel 0' 
UVM_INFO   @  199140.1371820us:  [dsi3_master_transmission_checker] measured PDCM period at channel 0: 547.000000 us - 0 pulses left  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/dut/dsi3_master_transmission_checker.svh(781) 
UVM_INFO   @  199142.1371980us:  [sim:measure]           't__DSI,BIT,8__' = '8.000000' condition = 'at channel 1' 
UVM_INFO   @  199142.1371980us:  [dsi3_master_transmission_checker] measured PDCM period at channel 1: 547.000000 us - 0 pulses left  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/dut/dsi3_master_transmission_checker.svh(781) 
UVM_INFO   @  199218.8010000us:  [dsi3_master_transmission_checker] read PDCM frame: channels 0b11
 channel 0b00 [  ] 1 packets
  0 |   |   |   |   |   |   |  39 symbols:  0x0e68 0xf25d 0x9208 0x16cb 0x447b 0x6a65 0xb07a 0x90c3 0x52bc 0x3de0
 channel 0b01 [  ] 1 packets
  0 |   |   | TE|   |   |   |  39 symbols:  0x0e68 0xf25d 0x9208 0x16cb 0x447b 0x6a65 0xb07a 0x90c3 0x52bc 0x3de0  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/dut/dsi3_master_transmission_checker.svh(1205) 
UVM_INFO   @  199218.8010000us:  [m_master_transmission_checker_1] ignored TE (timing error) flag of packet index 0 because of gray zone timing  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/dut/dsi3_master_transmission_checker.svh(1341) 
UVM_INFO   @  199791.7210000us:  [dsi3_master_transmission_checker] read PDCM frame: channels 0b11
 channel 0b00 [  ] 1 packets
  0 |   |   |   |   |   |   |  39 symbols:  0xc279 0x8c3d 0xb721 0xaebf 0x913a 0x9156 0x0057 0xd56e 0x8bb7 0x6a20
 channel 0b01 [  ] 1 packets
  0 |   |   |   |   |   |   |  39 symbols:  0xc279 0x8c3d 0xb721 0xaebf 0x913a 0x9156 0x0057 0xd56e 0x8bb7 0x6a20  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/dut/dsi3_master_transmission_checker.svh(1205) 
UVM_INFO   @  199791.7210000us:  [m_master_transmission_checker_1] ignored TE (timing error) flag of packet index 0 because of gray zone timing  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/dut/dsi3_master_transmission_checker.svh(1341) 
UVM_INFO   @  199991.8260000us:  [sim:status]            PASS 
UVM_INFO   @  199991.8260000us:  [sim:end]               ic_status_word sequence completed 
UVM_INFO   @  199991.8260000us:  [real_signal_coverage]  Coverage score = 0.0%  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/real_signal/real_signal_coverage.sv(53) 
UVM_INFO   @  199991.8260000us:  [digital_signal_coverage] Coverage score = 75.0%  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/digital_signal/digital_signal_coverage.sv(52) 
UVM_INFO   @  199991.8260000us:  [digital_signal_coverage] Coverage score = 75.0%  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/digital_signal/digital_signal_coverage.sv(52) 
UVM_INFO   @  199991.8260000us:  [dsi3_master_coverage]  Coverage score = 37.5%  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/dsi3_master/dsi3_master_coverage.sv(52) 
UVM_INFO   @  199991.8260000us:  [dsi3_master_coverage]  Coverage score = 37.5%  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/dsi3_master/dsi3_master_coverage.sv(52) 
UVM_INFO   @  199991.8260000us:  [dsi3_slave_coverage]   Coverage score = 18.5%  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/dsi3_slave/dsi3_slave_coverage.sv(57) 
UVM_INFO   @  199991.8260000us:  [dsi3_slave_coverage]   Coverage score = 18.5%  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/dsi3_slave/dsi3_slave_coverage.sv(57) 
UVM_INFO   @  199991.8260000us:  [real_signal_coverage]  Coverage score = 0.0%  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/real_signal/real_signal_coverage.sv(53) 
UVM_INFO   @  199991.8260000us:  [real_signal_coverage]  Coverage score = 0.0%  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/real_signal/real_signal_coverage.sv(53) 
UVM_INFO   @  199991.8260000us:  [digital_signal_coverage] Coverage score = 37.5%  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/digital_signal/digital_signal_coverage.sv(52) 
UVM_INFO   @  199991.8260000us:  [jtag_master_coverage]  Coverage score = 0.0%  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/jtag_master/jtag_master_coverage.sv(57) 
UVM_INFO   @  199991.8260000us:  [real_signal_coverage]  Coverage score = 0.0%  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/real_signal/real_signal_coverage.sv(53) 
UVM_INFO   @  199991.8260000us:  [osc_coverage]          Coverage score = 25.8%  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/osc/osc_coverage.sv(52) 
UVM_INFO   @  199991.8260000us:  [digital_signal_coverage] Coverage score = 37.5%  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/digital_signal/digital_signal_coverage.sv(52) 
UVM_INFO   @  199991.8260000us:  [digital_signal_coverage] Coverage score = 75.0%  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/digital_signal/digital_signal_coverage.sv(52) 
UVM_INFO   @  199991.8260000us:  [digital_signal_coverage] Coverage score = 37.5%  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/digital_signal/digital_signal_coverage.sv(52) 
UVM_INFO   @  199991.8260000us:  [digital_signal_coverage] Coverage score = 75.0%  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/digital_signal/digital_signal_coverage.sv(52) 
UVM_INFO   @  199991.8260000us:  [real_signal_coverage]  Coverage score = 0.0%  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/real_signal/real_signal_coverage.sv(53) 
UVM_INFO   @  199991.8260000us:  [digital_signal_coverage] Coverage score = 75.0%  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/digital_signal/digital_signal_coverage.sv(52) 
UVM_INFO   @  199991.8260000us:  [real_signal_coverage]  Coverage score = 0.0%  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/real_signal/real_signal_coverage.sv(53) 
UVM_INFO   @  199991.8260000us:  [real_signal_coverage]  Coverage score = 0.0%  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/real_signal/real_signal_coverage.sv(53) 
UVM_INFO   @  199991.8260000us:  [real_signal_coverage]  Coverage score = 0.0%  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/real_signal/real_signal_coverage.sv(53) 
UVM_INFO   @  199991.8260000us:  [UVM/REPORT/CATCHER]    
--- UVM Report catcher Summary ---


Number of demoted UVM_FATAL reports  :    0
Number of demoted UVM_ERROR reports  :    0
Number of demoted UVM_WARNING reports:    0
Number of caught UVM_FATAL reports   :    0
Number of caught UVM_ERROR reports   :    0
Number of caught UVM_WARNING reports :    0
  	/common/run/synopsys/vcs/S-2021.09-1/etc/uvm-1.2/src/base/uvm_report_catcher.svh(705) 
UVM_INFO   @  199991.8260000us:  [UVM/REPORT/SERVER]     
--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :  744
UVM_WARNING :    0
UVM_ERROR :  432
UVM_FATAL :    0
** Report counts by id
[RNTST]     1
[UVM/RELNOTES]     1
[UVM/REPORT/CATCHER]     1
[UVM_CMDLINE_PROC]     1
[UVM_VERDI_DPI]     1
[VERDI_TR_AUTO]     1
[digital_signal_coverage]     8
[dsi3_master_coverage]     2
[dsi3_master_transmission_checker]    13
[dsi3_slave_coverage]     2
[hardware_error_clkref_error_seq]     1
[hardware_error_hw_fail_command_control_seq]    10
[hardware_error_hw_fail_command_control_wrong_command]   149
[hardware_error_hw_fail_command_control_wrong_command_seq]   150
[hardware_error_hw_fail_dsi3_command_buffer_wrong_command_seq]    84
[hardware_error_hw_fail_dsi_core_seq]     2
[hardware_error_hw_fail_dsi_iload_seq]     2
[hardware_error_hw_fail_dsi_seq]     2
[hardware_error_hw_fail_main_seq]     2
[hardware_error_hw_fail_spi_seq]     1
[hardware_error_overtemperature_seq]     1
[hardware_error_overvoltage_dsi_seq]     2
[hardware_error_overvoltage_dsi_with_deactivated_channels_seq]     2
[hardware_error_ref_fail_seq]     1
[hardware_error_undervoltage_cldo_seq]     1
[hardware_error_undervoltage_dsi_seq]     2
[hardware_error_undervoltage_dsi_with_deactivated_channels_seq]     2
[hardware_error_undervoltage_vcc_seq]     1
[ic_status_word_seq]     1
[jtag_master_coverage]     1
[m_master_transmission_checker_0]     1
[m_master_transmission_checker_1]     3
[osc_coverage]     1
[real_signal_coverage]     8
[registers]    50
[sim:description]     1
[sim:description:1]    33
[sim:description:2]    10
[sim:end]     1
[sim:measure]   377
[sim:status]     1
[sim:task]     1
[spec_CRM_command_seq]     1
[spec_single_frame_pdcm_read_seq]     1
[spi_status_word]   233
[upload_tdma_scheme_seq]     6
  	/common/run/synopsys/vcs/S-2021.09-1/etc/uvm-1.2/src/base/uvm_report_server.svh(904) 
$finish called from file "/common/run/synopsys/vcs/S-2021.09-1/etc/uvm-1.2/src/base/uvm_root.svh", line 527.
$finish at simulation time         199991826000
Reporting coverage at the end of simulation ...

---------------------------------------------------------------------------
VCS Coverage Metrics: during simulation line, cond, FSM, branch, tgl was monitored
---------------------------------------------------------------------------

 Coverage status: End of All Coverages ...

           V C S   S i m u l a t i o n   R e p o r t 
Time: 199991826000 ps

Simulation Performance Summary
==============================
Simulation started at :  Mon Jun  9 11:31:30 2025
Elapsed Time          :  200 sec
CPU Time              :  231.9 sec
Virtual memory size   :  909.2 MB
Resident set size     :  432.4 MB
Shared memory size    :  2.6 MB
Private memory size   :  429.8 MB
Major page faults     :  5
Machine name          :  ex04.elmos.de
==============================

Mon Jun  9 11:34:49 2025

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
 ++ ready:   ./simv_52144_ic_status_word +UVM_VERBOSITY=UVM_MEDIUM +bus_conflict_off +warn=noFCICIO -ucli -assert nopostproc +UVM_LOG_RECORD -verdi_opts '-ssr Verdi.ses' +uvm_set_type_override=top_default_seq,ic_status_word_seq -i run.tcl -vcs_assert off +UVM_VERDI_TRACE="UVM_AWARE+RAL+TLM+MSG+HIER+PRINT" +UVM_LOG_RECORD +UVM_TESTNAME=top_test +UVM_TR_RECORD +vcs+lic+wait -reportstats -cm line+cond+fsm+tgl+branch+assert -cm_dir DIGITAL/results/vcs/ic_status_word.vdb -lca   +fsdbfile+ic_status_word.fsdb
 ++ in dir   /nfs/wrk.zaa/sim/52144/m52144a/ic_status_word
 ++ on host  ex04.elmos.de
 ++ user     zaa
 ++ endtime  2025-06-09T09:34:49
 ++ took     200 seconds
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
