Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c486e844d54c40d693d9ce53e995bb38 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MyMC14495_MyMC14495_sch_tb_behav xil_defaultlib.MyMC14495_MyMC14495_sch_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/CST/Desktop/lab6/lab6/MyMC14495/verilog/circuit/MyMC14495.v" Line 9. Module MyMC14495 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CST/Desktop/lab6/lab6/MyMC14495/verilog/gates/OR_GATE.v" Line 9. Module OR_GATE(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CST/Desktop/lab6/lab6/MyMC14495/verilog/gates/OR_GATE.v" Line 9. Module OR_GATE(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CST/Desktop/lab6/lab6/MyMC14495/verilog/gates/OR_GATE.v" Line 9. Module OR_GATE(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CST/Desktop/lab6/lab6/MyMC14495/verilog/gates/OR_GATE.v" Line 9. Module OR_GATE(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CST/Desktop/lab6/lab6/MyMC14495/verilog/gates/OR_GATE.v" Line 9. Module OR_GATE(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CST/Desktop/lab6/lab6/MyMC14495/verilog/gates/OR_GATE.v" Line 9. Module OR_GATE(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CST/Desktop/lab6/lab6/MyMC14495/verilog/gates/OR_GATE.v" Line 9. Module OR_GATE(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CST/Desktop/lab6/lab6/MyMC14495/verilog/gates/OR_GATE_3_INPUTS.v" Line 9. Module OR_GATE_3_INPUTS(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CST/Desktop/lab6/lab6/MyMC14495/verilog/gates/OR_GATE_3_INPUTS.v" Line 9. Module OR_GATE_3_INPUTS(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CST/Desktop/lab6/lab6/MyMC14495/verilog/gates/OR_GATE_4_INPUTS.v" Line 9. Module OR_GATE_4_INPUTS(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CST/Desktop/lab6/lab6/MyMC14495/verilog/gates/OR_GATE_4_INPUTS.v" Line 9. Module OR_GATE_4_INPUTS(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CST/Desktop/lab6/lab6/MyMC14495/verilog/gates/OR_GATE_4_INPUTS.v" Line 9. Module OR_GATE_4_INPUTS(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CST/Desktop/lab6/lab6/MyMC14495/verilog/gates/OR_GATE_4_INPUTS.v" Line 9. Module OR_GATE_4_INPUTS(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CST/Desktop/lab6/lab6/MyMC14495/verilog/gates/OR_GATE_3_INPUTS.v" Line 9. Module OR_GATE_3_INPUTS(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CST/Desktop/lab6/lab6/MyMC14495/verilog/gates/AND_GATE_4_INPUTS.v" Line 9. Module AND_GATE_4_INPUTS(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CST/Desktop/lab6/lab6/MyMC14495/verilog/gates/AND_GATE_4_INPUTS.v" Line 9. Module AND_GATE_4_INPUTS(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CST/Desktop/lab6/lab6/MyMC14495/verilog/gates/AND_GATE_3_INPUTS.v" Line 9. Module AND_GATE_3_INPUTS(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CST/Desktop/lab6/lab6/MyMC14495/verilog/gates/AND_GATE_4_INPUTS.v" Line 9. Module AND_GATE_4_INPUTS(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CST/Desktop/lab6/lab6/MyMC14495/verilog/gates/AND_GATE_3_INPUTS.v" Line 9. Module AND_GATE_3_INPUTS(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CST/Desktop/lab6/lab6/MyMC14495/verilog/gates/AND_GATE_3_INPUTS.v" Line 9. Module AND_GATE_3_INPUTS(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CST/Desktop/lab6/lab6/MyMC14495/verilog/gates/AND_GATE_4_INPUTS.v" Line 9. Module AND_GATE_4_INPUTS(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CST/Desktop/lab6/lab6/MyMC14495/verilog/gates/AND_GATE_3_INPUTS.v" Line 9. Module AND_GATE_3_INPUTS(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CST/Desktop/lab6/lab6/MyMC14495/verilog/gates/AND_GATE_3_INPUTS.v" Line 9. Module AND_GATE_3_INPUTS(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CST/Desktop/lab6/lab6/MyMC14495/verilog/gates/AND_GATE_4_INPUTS.v" Line 9. Module AND_GATE_4_INPUTS(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CST/Desktop/lab6/lab6/MyMC14495/verilog/gates/AND_GATE_4_INPUTS.v" Line 9. Module AND_GATE_4_INPUTS(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CST/Desktop/lab6/lab6/MyMC14495/verilog/gates/AND_GATE_4_INPUTS.v" Line 9. Module AND_GATE_4_INPUTS(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CST/Desktop/lab6/lab6/MyMC14495/verilog/gates/AND_GATE_4_INPUTS.v" Line 9. Module AND_GATE_4_INPUTS(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CST/Desktop/lab6/lab6/MyMC14495/verilog/gates/AND_GATE_4_INPUTS.v" Line 9. Module AND_GATE_4_INPUTS(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CST/Desktop/lab6/lab6/MyMC14495/verilog/gates/AND_GATE.v" Line 9. Module AND_GATE(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CST/Desktop/lab6/lab6/MyMC14495/verilog/gates/AND_GATE_3_INPUTS.v" Line 9. Module AND_GATE_3_INPUTS(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CST/Desktop/lab6/lab6/MyMC14495/verilog/gates/AND_GATE_3_INPUTS.v" Line 9. Module AND_GATE_3_INPUTS(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CST/Desktop/lab6/lab6/MyMC14495/verilog/gates/AND_GATE_3_INPUTS.v" Line 9. Module AND_GATE_3_INPUTS(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CST/Desktop/lab6/lab6/MyMC14495/verilog/gates/AND_GATE_3_INPUTS.v" Line 9. Module AND_GATE_3_INPUTS(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CST/Desktop/lab6/lab6/MyMC14495/verilog/gates/AND_GATE_3_INPUTS.v" Line 9. Module AND_GATE_3_INPUTS(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CST/Desktop/lab6/lab6/MyMC14495/verilog/gates/AND_GATE_3_INPUTS.v" Line 9. Module AND_GATE_3_INPUTS(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CST/Desktop/lab6/lab6/MyMC14495/verilog/circuit/MyMC14495.v" Line 9. Module MyMC14495 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CST/Desktop/lab6/lab6/MyMC14495/verilog/gates/OR_GATE.v" Line 9. Module OR_GATE(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CST/Desktop/lab6/lab6/MyMC14495/verilog/gates/OR_GATE.v" Line 9. Module OR_GATE(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CST/Desktop/lab6/lab6/MyMC14495/verilog/gates/OR_GATE.v" Line 9. Module OR_GATE(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CST/Desktop/lab6/lab6/MyMC14495/verilog/gates/OR_GATE.v" Line 9. Module OR_GATE(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CST/Desktop/lab6/lab6/MyMC14495/verilog/gates/OR_GATE.v" Line 9. Module OR_GATE(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CST/Desktop/lab6/lab6/MyMC14495/verilog/gates/OR_GATE.v" Line 9. Module OR_GATE(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CST/Desktop/lab6/lab6/MyMC14495/verilog/gates/OR_GATE.v" Line 9. Module OR_GATE(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CST/Desktop/lab6/lab6/MyMC14495/verilog/gates/OR_GATE_3_INPUTS.v" Line 9. Module OR_GATE_3_INPUTS(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CST/Desktop/lab6/lab6/MyMC14495/verilog/gates/OR_GATE_3_INPUTS.v" Line 9. Module OR_GATE_3_INPUTS(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CST/Desktop/lab6/lab6/MyMC14495/verilog/gates/OR_GATE_4_INPUTS.v" Line 9. Module OR_GATE_4_INPUTS(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CST/Desktop/lab6/lab6/MyMC14495/verilog/gates/OR_GATE_4_INPUTS.v" Line 9. Module OR_GATE_4_INPUTS(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CST/Desktop/lab6/lab6/MyMC14495/verilog/gates/OR_GATE_4_INPUTS.v" Line 9. Module OR_GATE_4_INPUTS(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CST/Desktop/lab6/lab6/MyMC14495/verilog/gates/OR_GATE_4_INPUTS.v" Line 9. Module OR_GATE_4_INPUTS(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CST/Desktop/lab6/lab6/MyMC14495/verilog/gates/OR_GATE_3_INPUTS.v" Line 9. Module OR_GATE_3_INPUTS(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CST/Desktop/lab6/lab6/MyMC14495/verilog/gates/AND_GATE_4_INPUTS.v" Line 9. Module AND_GATE_4_INPUTS(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CST/Desktop/lab6/lab6/MyMC14495/verilog/gates/AND_GATE_4_INPUTS.v" Line 9. Module AND_GATE_4_INPUTS(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CST/Desktop/lab6/lab6/MyMC14495/verilog/gates/AND_GATE_3_INPUTS.v" Line 9. Module AND_GATE_3_INPUTS(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CST/Desktop/lab6/lab6/MyMC14495/verilog/gates/AND_GATE_4_INPUTS.v" Line 9. Module AND_GATE_4_INPUTS(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CST/Desktop/lab6/lab6/MyMC14495/verilog/gates/AND_GATE_3_INPUTS.v" Line 9. Module AND_GATE_3_INPUTS(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CST/Desktop/lab6/lab6/MyMC14495/verilog/gates/AND_GATE_3_INPUTS.v" Line 9. Module AND_GATE_3_INPUTS(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CST/Desktop/lab6/lab6/MyMC14495/verilog/gates/AND_GATE_4_INPUTS.v" Line 9. Module AND_GATE_4_INPUTS(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CST/Desktop/lab6/lab6/MyMC14495/verilog/gates/AND_GATE_3_INPUTS.v" Line 9. Module AND_GATE_3_INPUTS(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CST/Desktop/lab6/lab6/MyMC14495/verilog/gates/AND_GATE_3_INPUTS.v" Line 9. Module AND_GATE_3_INPUTS(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CST/Desktop/lab6/lab6/MyMC14495/verilog/gates/AND_GATE_4_INPUTS.v" Line 9. Module AND_GATE_4_INPUTS(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CST/Desktop/lab6/lab6/MyMC14495/verilog/gates/AND_GATE_4_INPUTS.v" Line 9. Module AND_GATE_4_INPUTS(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CST/Desktop/lab6/lab6/MyMC14495/verilog/gates/AND_GATE_4_INPUTS.v" Line 9. Module AND_GATE_4_INPUTS(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CST/Desktop/lab6/lab6/MyMC14495/verilog/gates/AND_GATE_4_INPUTS.v" Line 9. Module AND_GATE_4_INPUTS(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CST/Desktop/lab6/lab6/MyMC14495/verilog/gates/AND_GATE_4_INPUTS.v" Line 9. Module AND_GATE_4_INPUTS(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CST/Desktop/lab6/lab6/MyMC14495/verilog/gates/AND_GATE.v" Line 9. Module AND_GATE(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CST/Desktop/lab6/lab6/MyMC14495/verilog/gates/AND_GATE_3_INPUTS.v" Line 9. Module AND_GATE_3_INPUTS(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CST/Desktop/lab6/lab6/MyMC14495/verilog/gates/AND_GATE_3_INPUTS.v" Line 9. Module AND_GATE_3_INPUTS(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CST/Desktop/lab6/lab6/MyMC14495/verilog/gates/AND_GATE_3_INPUTS.v" Line 9. Module AND_GATE_3_INPUTS(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CST/Desktop/lab6/lab6/MyMC14495/verilog/gates/AND_GATE_3_INPUTS.v" Line 9. Module AND_GATE_3_INPUTS(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CST/Desktop/lab6/lab6/MyMC14495/verilog/gates/AND_GATE_3_INPUTS.v" Line 9. Module AND_GATE_3_INPUTS(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CST/Desktop/lab6/lab6/MyMC14495/verilog/gates/AND_GATE_3_INPUTS.v" Line 9. Module AND_GATE_3_INPUTS(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.OR_GATE(BubblesMask=65'b0)
Compiling module xil_defaultlib.OR_GATE_3_INPUTS(BubblesMask=65'...
Compiling module xil_defaultlib.OR_GATE_4_INPUTS(BubblesMask=65'...
Compiling module xil_defaultlib.AND_GATE_4_INPUTS(BubblesMask=65...
Compiling module xil_defaultlib.AND_GATE_3_INPUTS(BubblesMask=65...
Compiling module xil_defaultlib.AND_GATE(BubblesMask=65'b0)
Compiling module xil_defaultlib.MyMC14495
Compiling module xil_defaultlib.MyMC14495_MyMC14495_sch_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MyMC14495_MyMC14495_sch_tb_behav
