   1              	 .syntax unified
   2              	 .cpu cortex-m4
   3              	 .eabi_attribute 27,3
   4              	 .fpu fpv4-sp-d16
   5              	 .eabi_attribute 20,1
   6              	 .eabi_attribute 21,1
   7              	 .eabi_attribute 23,3
   8              	 .eabi_attribute 24,1
   9              	 .eabi_attribute 25,1
  10              	 .eabi_attribute 26,1
  11              	 .eabi_attribute 30,6
  12              	 .eabi_attribute 34,1
  13              	 .eabi_attribute 18,4
  14              	 .thumb
  15              	 .file "tda5340.c"
  16              	 .text
  17              	.Ltext0:
  18              	 .cfi_sections .debug_frame
  19              	 .section .text.NVIC_EnableIRQ,"ax",%progbits
  20              	 .align 2
  21              	 .thumb
  22              	 .thumb_func
  24              	NVIC_EnableIRQ:
  25              	.LFB108:
  26              	 .file 1 "D:\\Bachelorarbeit\\Dave\\Basisstation\\Basisstation/Libraries/CMSIS/Include/core_cm4.h"
   1:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /**************************************************************************//**
   2:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****  * @file     core_cm4.h
   3:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****  * @version  V4.30
   5:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****  * @date     20. October 2015
   6:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
   7:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
   8:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
   9:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****    All rights reserved.
  10:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****    Redistribution and use in source and binary forms, with or without
  11:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****    modification, are permitted provided that the following conditions are met:
  12:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****    - Redistributions of source code must retain the above copyright
  13:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****      notice, this list of conditions and the following disclaimer.
  14:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****    - Redistributions in binary form must reproduce the above copyright
  15:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****      notice, this list of conditions and the following disclaimer in the
  16:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****      documentation and/or other materials provided with the distribution.
  17:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****    - Neither the name of ARM nor the names of its contributors may be used
  18:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****      to endorse or promote products derived from this software without
  19:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****      specific prior written permission.
  20:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****    *
  21:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  25:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****    POSSIBILITY OF SUCH DAMAGE.
  32:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****    ---------------------------------------------------------------------------*/
  33:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
  34:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
  35:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #if   defined ( __ICCARM__ )
  36:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****  #pragma system_include         /* treat file as system include file for MISRA check */
  37:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  38:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  39:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #endif
  40:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
  41:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  42:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define __CORE_CM4_H_GENERIC
  43:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
  44:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #include <stdint.h>
  45:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
  46:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
  47:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****  extern "C" {
  48:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #endif
  49:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
  50:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /**
  51:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  52:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  53:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
  54:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  55:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  56:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
  57:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  58:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****      Unions are used for effective representation of core registers.
  59:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
  60:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  61:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****      Function-like macros are used to allow more efficient code.
  62:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****  */
  63:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
  64:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
  65:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /*******************************************************************************
  66:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****  *                 CMSIS definitions
  67:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
  68:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /**
  69:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup Cortex_M4
  70:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   @{
  71:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****  */
  72:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
  73:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /*  CMSIS CM4 definitions */
  74:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (0x04U)                                      /*!< [31:16] CMSIS H
  75:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (0x1EU)                                      /*!< [15:0]  CMSIS H
  76:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  77:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )        /*!< CMSIS HAL versi
  78:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
  79:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define __CORTEX_M                (0x04U)                                      /*!< Cortex-M Core *
  80:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
  81:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
  82:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #if   defined ( __CC_ARM )
  83:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  84:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  85:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static __inline
  86:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
  87:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  88:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  89:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  90:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static __inline
  91:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
  92:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __GNUC__ )
  93:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  94:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  95:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static inline
  96:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
  97:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __ICCARM__ )
  98:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for IAR Comp
  99:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for IAR C
 100:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static inline
 101:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 102:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __TMS470__ )
 103:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TI CCS C
 104:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static inline
 105:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 106:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __TASKING__ )
 107:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
 108:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
 109:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static inline
 110:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 111:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __CSMC__ )
 112:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   #define __packed
 113:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   #define __ASM            _asm                                      /*!< asm keyword for COSMIC Co
 114:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   #define __INLINE         inline                                    /*!< inline keyword for COSMIC
 115:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static inline
 116:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 117:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #else
 118:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   #error Unknown compiler
 119:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #endif
 120:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 121:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
 122:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
 123:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** */
 124:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #if defined ( __CC_ARM )
 125:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __TARGET_FPU_VFP
 126:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 127:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 128:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****     #else
 129:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 131:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 132:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   #else
 133:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 134:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 135:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 136:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
 137:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __ARM_PCS_VFP
 138:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1)
 139:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 140:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****     #else
 141:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 142:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 143:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 144:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   #else
 145:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 146:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 147:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 148:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __GNUC__ )
 149:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 150:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 151:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 152:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****     #else
 153:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 155:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 156:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   #else
 157:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 158:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 159:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 160:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __ICCARM__ )
 161:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __ARMVFP__
 162:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 163:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 164:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****     #else
 165:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 166:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 167:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 168:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   #else
 169:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 170:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 171:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 172:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __TMS470__ )
 173:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 174:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 175:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 176:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****     #else
 177:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 178:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 179:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 180:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   #else
 181:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 182:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 183:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 184:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __TASKING__ )
 185:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __FPU_VFP__
 186:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 187:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 188:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****     #else
 189:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 190:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 191:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 192:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   #else
 193:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 194:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 195:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 196:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __CSMC__ )
 197:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 198:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 199:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 200:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****     #else
 201:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 202:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 203:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 204:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   #else
 205:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 206:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 207:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 208:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #endif
 209:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 210:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #include "core_cmInstr.h"                /* Core Instruction Access */
 211:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #include "core_cmFunc.h"                 /* Core Function Access */
 212:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #include "core_cmSimd.h"                 /* Compiler specific SIMD Intrinsics */
 213:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 214:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
 215:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** }
 216:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #endif
 217:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 218:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 219:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 220:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #ifndef __CMSIS_GENERIC
 221:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 222:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 223:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 224:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 225:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
 226:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****  extern "C" {
 227:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #endif
 228:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 229:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /* check device defines and use defaults */
 230:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 231:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __CM4_REV
 232:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****     #define __CM4_REV               0x0000U
 233:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 234:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 235:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 236:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __FPU_PRESENT
 237:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_PRESENT             0U
 238:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 239:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 240:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 241:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __MPU_PRESENT
 242:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****     #define __MPU_PRESENT             0U
 243:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 244:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 245:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 246:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 247:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****     #define __NVIC_PRIO_BITS          4U
 248:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 249:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 250:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 251:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 252:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 253:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 254:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 255:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #endif
 256:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 257:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 258:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /**
 259:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 260:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 261:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 262:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****     \li to specify the access to peripheral variables.
 263:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 264:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** */
 265:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
 266:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 267:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #else
 268:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 269:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #endif
 270:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 271:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 272:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 273:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /* following defines should be used for structure members */
 274:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 275:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 276:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 277:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 278:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group Cortex_M4 */
 279:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 280:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 281:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 282:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /*******************************************************************************
 283:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****  *                 Register Abstraction
 284:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   Core Register contain:
 285:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   - Core Register
 286:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   - Core NVIC Register
 287:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   - Core SCB Register
 288:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   - Core SysTick Register
 289:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   - Core Debug Register
 290:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   - Core MPU Register
 291:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   - Core FPU Register
 292:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
 293:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /**
 294:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 295:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 296:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** */
 297:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 298:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /**
 299:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
 300:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 301:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   \brief      Core Register type definitions.
 302:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   @{
 303:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****  */
 304:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 305:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /**
 306:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 307:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****  */
 308:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 309:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** {
 310:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   struct
 311:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   {
 312:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 313:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 314:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 315:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 316:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 317:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 318:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 319:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 320:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 321:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 322:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** } APSR_Type;
 323:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 324:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /* APSR Register Definitions */
 325:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 326:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 327:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 328:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 329:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 330:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 331:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 332:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 333:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 334:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 335:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 336:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 337:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 338:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 339:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 340:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 341:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 342:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 343:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 344:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /**
 345:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 346:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****  */
 347:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 348:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** {
 349:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   struct
 350:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   {
 351:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 352:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 353:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 354:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 355:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** } IPSR_Type;
 356:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 357:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /* IPSR Register Definitions */
 358:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 359:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 360:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 361:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 362:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /**
 363:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 364:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****  */
 365:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 366:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** {
 367:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   struct
 368:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   {
 369:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 370:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved */
 371:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 372:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 373:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
 374:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0) */
 375:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 376:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 377:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 378:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 379:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 380:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 381:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 382:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** } xPSR_Type;
 383:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 384:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /* xPSR Register Definitions */
 385:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 386:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 387:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 388:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 389:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 390:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 391:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 392:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 393:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 394:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 395:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 396:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 397:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 398:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 399:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 400:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_IT_Pos                        25U                                            /*!< xPSR
 401:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_IT_Msk                        (3UL << xPSR_IT_Pos)                           /*!< xPSR
 402:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 403:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 404:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 405:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 406:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 407:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 408:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 409:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 410:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 411:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 412:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 413:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /**
 414:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 415:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****  */
 416:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 417:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** {
 418:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   struct
 419:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   {
 420:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 421:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 422:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 423:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 424:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 425:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 426:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** } CONTROL_Type;
 427:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 428:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /* CONTROL Register Definitions */
 429:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 430:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 431:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 432:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 433:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 434:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 435:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 436:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 437:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 438:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_CORE */
 439:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 440:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 441:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /**
 442:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
 443:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 444:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 445:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   @{
 446:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****  */
 447:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 448:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /**
 449:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 450:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****  */
 451:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 452:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** {
 453:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 454:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[24U];
 455:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 456:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RSERVED1[24U];
 457:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 458:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[24U];
 459:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 460:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED3[24U];
 461:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 462:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED4[56U];
 463:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 464:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED5[644U];
 465:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 466:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** }  NVIC_Type;
 467:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 468:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 469:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 470:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 471:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 472:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_NVIC */
 473:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 474:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 475:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /**
 476:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 477:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 478:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 479:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   @{
 480:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****  */
 481:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 482:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /**
 483:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 484:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****  */
 485:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 486:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** {
 487:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 488:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 489:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 490:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 491:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 492:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 493:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 494:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 495:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 496:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 497:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 498:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 499:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 500:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 501:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 502:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 503:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 504:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 505:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 506:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[5U];
 507:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 508:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** } SCB_Type;
 509:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 510:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /* SCB CPUID Register Definitions */
 511:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 512:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 513:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 514:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 515:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 516:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 517:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 518:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 519:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 520:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 521:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 522:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 523:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 524:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 525:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 526:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 527:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 528:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 529:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 530:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 531:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 532:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 533:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 534:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 535:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 536:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 537:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 538:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 539:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 540:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 541:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 542:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 543:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 544:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 545:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 546:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 547:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 548:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 549:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 550:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 551:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 552:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 553:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 554:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 555:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 556:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 557:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 558:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 559:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 560:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 561:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 562:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 563:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 564:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 565:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 566:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 567:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 568:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 569:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 570:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 571:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 572:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 573:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 574:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 575:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 576:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 577:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 578:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 579:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 580:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 581:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 582:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 583:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /* SCB System Control Register Definitions */
 584:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 585:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 586:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 587:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 588:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 589:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 590:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 591:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 592:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 593:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Configuration Control Register Definitions */
 594:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 595:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 596:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 597:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 598:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 599:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 600:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 601:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 602:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 603:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 604:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 605:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 606:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 607:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 608:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 609:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 610:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 611:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 612:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 613:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 614:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 615:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 616:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 617:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 618:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 619:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 620:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 621:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 622:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 623:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 624:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 625:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 626:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 627:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 628:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 629:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 630:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 631:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 632:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 633:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 634:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 635:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 636:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 637:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 638:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 639:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 640:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 641:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 642:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 643:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 644:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 645:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 646:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 647:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 648:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 649:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 650:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 651:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 652:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 653:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 654:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 655:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 656:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 657:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 658:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 659:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 660:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 661:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 662:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 663:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 664:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 665:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 666:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 667:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 668:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 669:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 670:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 671:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 672:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 673:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 674:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 675:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 676:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 677:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 678:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 679:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 680:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 681:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 682:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 683:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 684:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 685:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 686:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 687:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 688:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 689:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 690:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 691:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SCB */
 692:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 693:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 694:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /**
 695:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 696:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 697:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 698:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   @{
 699:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****  */
 700:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 701:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /**
 702:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 703:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****  */
 704:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 705:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** {
 706:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[1U];
 707:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 708:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 709:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** } SCnSCB_Type;
 710:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 711:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 712:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 713:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 714:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 715:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /* Auxiliary Control Register Definitions */
 716:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 717:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 718:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 719:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 720:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 721:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 722:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 723:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 724:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 725:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 726:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 727:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 728:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 729:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 730:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 731:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 732:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 733:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 734:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /**
 735:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 736:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 737:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 738:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   @{
 739:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****  */
 740:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 741:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /**
 742:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 743:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****  */
 744:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 745:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** {
 746:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 747:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 748:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 749:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 750:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** } SysTick_Type;
 751:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 752:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Control / Status Register Definitions */
 753:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 754:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 755:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 756:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 757:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 758:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 759:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 760:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 761:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 762:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 763:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 764:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 765:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Reload Register Definitions */
 766:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 767:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 768:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 769:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Current Register Definitions */
 770:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 771:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 772:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 773:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Calibration Register Definitions */
 774:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 775:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 776:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 777:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 778:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 779:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 780:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 781:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 782:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 783:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SysTick */
 784:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 785:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 786:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /**
 787:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 788:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 789:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 790:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   @{
 791:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****  */
 792:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 793:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /**
 794:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 795:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****  */
 796:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 797:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** {
 798:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   __OM  union
 799:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   {
 800:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 801:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 802:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 803:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 804:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[864U];
 805:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 806:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED1[15U];
 807:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 808:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[15U];
 809:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 810:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED3[29U];
 811:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 812:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 813:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 814:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED4[43U];
 815:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 816:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 817:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED5[6U];
 818:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 819:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 820:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 821:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 822:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 823:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 824:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 825:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 826:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 827:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 828:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 829:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 830:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** } ITM_Type;
 831:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 832:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 833:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 834:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM 
 835:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 836:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Trace Control Register Definitions */
 837:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 838:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 839:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 840:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 841:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 842:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 843:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 844:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 845:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 846:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 847:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 848:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 849:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 850:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 851:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 852:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 853:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 854:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 855:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 856:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 857:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 858:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 859:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 860:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 861:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 862:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 863:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 864:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Integration Write Register Definitions */
 865:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 866:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 867:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 868:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Integration Read Register Definitions */
 869:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 870:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 871:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 872:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 873:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 874:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 875:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 876:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Lock Status Register Definitions */
 877:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 878:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 879:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 880:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 881:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 882:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 883:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 884:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 885:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 886:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 887:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 888:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 889:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /**
 890:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 891:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 892:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 893:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   @{
 894:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****  */
 895:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 896:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /**
 897:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 898:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****  */
 899:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 900:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** {
 901:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 902:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 903:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 904:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 905:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 906:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 907:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 908:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 909:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 910:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 911:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 912:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[1U];
 913:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 914:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 915:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 916:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED1[1U];
 917:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 918:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 919:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 920:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[1U];
 921:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 922:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 923:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 924:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** } DWT_Type;
 925:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 926:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Control Register Definitions */
 927:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 928:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 929:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 930:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 931:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 932:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 933:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 934:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 935:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 936:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 937:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 938:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 939:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 940:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 941:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 942:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 943:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 944:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 945:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 946:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 947:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 948:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 949:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 950:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 951:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 952:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 953:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 954:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 955:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 956:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 957:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 958:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 959:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 960:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 961:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 962:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 963:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 964:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 965:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 966:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 967:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 968:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 969:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 970:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 971:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 972:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 973:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 974:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 975:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 976:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 977:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 978:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 979:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 980:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 981:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /* DWT CPI Count Register Definitions */
 982:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 983:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 984:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 985:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 986:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
 987:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 988:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 989:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Sleep Count Register Definitions */
 990:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
 991:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 992:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 993:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /* DWT LSU Count Register Definitions */
 994:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
 995:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
 996:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
 997:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
 998:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
 999:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1000:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1001:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1002:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1003:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1004:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1005:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Comparator Function Register Definitions */
1006:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1007:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1008:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1009:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1010:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1011:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1012:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1013:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1014:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1015:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1016:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1017:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1018:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1019:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1020:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1021:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1022:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1023:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1024:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1025:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1026:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1027:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1028:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1029:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1030:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1031:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1032:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1033:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1034:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1035:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1036:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /**
1037:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1038:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1039:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1040:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   @{
1041:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****  */
1042:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1043:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /**
1044:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1045:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****  */
1046:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1047:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** {
1048:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1049:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1050:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[2U];
1051:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1052:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED1[55U];
1053:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1054:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[131U];
1055:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1056:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1057:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1058:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED3[759U];
1059:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1060:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1061:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1062:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED4[1U];
1063:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1064:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1065:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1066:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED5[39U];
1067:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1068:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1069:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED7[8U];
1070:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1071:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1072:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** } TPI_Type;
1073:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1074:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1075:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1076:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1077:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1078:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1079:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1080:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1081:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1082:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1083:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1084:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1085:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1086:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1087:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1088:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1089:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1090:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1091:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1092:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1093:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1094:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1095:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1096:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1097:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1098:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1099:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1100:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1101:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1102:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /* TPI TRIGGER Register Definitions */
1103:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1104:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1105:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1106:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1107:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1108:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1109:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1110:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1111:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1112:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1113:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1114:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1115:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1116:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1117:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1118:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1119:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1120:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1121:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1122:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1123:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1124:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1125:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1126:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1127:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1128:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1129:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1130:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1131:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1132:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1133:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1134:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1135:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1136:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1137:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1138:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1139:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1140:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1141:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1142:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1143:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1144:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1145:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1146:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1147:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1148:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1149:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1150:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1151:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1152:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1153:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1154:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1155:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1156:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1157:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1158:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1159:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1160:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1161:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1162:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /* TPI DEVID Register Definitions */
1163:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1164:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1165:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1166:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1167:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1168:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1169:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1170:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1171:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1172:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1173:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1174:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1175:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1176:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1177:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1178:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1179:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1180:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1181:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1182:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1183:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1184:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1185:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1186:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1187:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1188:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1189:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1190:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1191:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #if (__MPU_PRESENT == 1U)
1192:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /**
1193:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1194:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1195:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1196:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   @{
1197:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****  */
1198:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1199:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /**
1200:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1201:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****  */
1202:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1203:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** {
1204:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1205:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1206:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1207:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1208:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1209:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1210:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1211:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1212:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1213:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1214:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1215:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** } MPU_Type;
1216:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1217:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Type Register Definitions */
1218:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1219:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1220:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1221:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1222:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1223:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1224:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1225:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1226:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1227:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Control Register Definitions */
1228:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1229:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1230:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1231:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1232:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1233:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1234:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1235:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1236:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1237:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Region Number Register Definitions */
1238:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1239:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1240:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1241:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Region Base Address Register Definitions */
1242:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1243:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1244:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1245:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1246:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1247:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1248:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1249:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1250:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1251:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1252:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1253:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1254:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1255:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1256:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1257:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1258:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1259:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1260:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1261:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1262:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1263:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1264:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1265:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1266:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1267:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1268:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1269:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1270:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1271:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1272:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1273:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1274:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1275:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1276:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1277:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1278:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1279:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1280:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1281:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1282:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_MPU */
1283:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #endif
1284:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1285:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1286:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #if (__FPU_PRESENT == 1U)
1287:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /**
1288:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1289:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1290:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1291:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   @{
1292:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****  */
1293:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1294:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /**
1295:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1296:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****  */
1297:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1298:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** {
1299:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[1U];
1300:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1301:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1302:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1303:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1304:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1305:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** } FPU_Type;
1306:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1307:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1308:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1309:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1310:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1311:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1312:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1313:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1314:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1315:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1316:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1317:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1318:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1319:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1320:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1321:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1322:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1323:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1324:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1325:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1326:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1327:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1328:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1329:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1330:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1331:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1332:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1333:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1334:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1335:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1336:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1337:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1338:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1339:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1340:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1341:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1342:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1343:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1344:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1345:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1346:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1347:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1348:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1349:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1350:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1351:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1352:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1353:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1354:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1355:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1356:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1357:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1358:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1359:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1360:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1361:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1362:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1363:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1364:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1365:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1366:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1367:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1368:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1369:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1370:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1371:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1372:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1373:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1374:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1375:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1376:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1377:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1378:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1379:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1380:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1381:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1382:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1383:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1384:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1385:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1386:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1387:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1388:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1389:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1390:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_FPU */
1391:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #endif
1392:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1393:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1394:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /**
1395:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1396:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1397:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1398:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   @{
1399:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****  */
1400:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1401:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /**
1402:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1403:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****  */
1404:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1405:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** {
1406:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1407:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1408:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1409:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1410:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** } CoreDebug_Type;
1411:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1412:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1413:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1414:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1415:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1416:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1417:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1418:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1419:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1420:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1421:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1422:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1423:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1424:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1425:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1426:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1427:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1428:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1429:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1430:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1431:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1432:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1433:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1434:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1435:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1436:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1437:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1438:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1439:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1440:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1441:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1442:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1443:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1444:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1445:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1446:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1447:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1448:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1449:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1450:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1451:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1452:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1453:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1454:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1455:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1456:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1457:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1458:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1459:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1460:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1461:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1462:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1463:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1464:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1465:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1466:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1467:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1468:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1469:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1470:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1471:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1472:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1473:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1474:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1475:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1476:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1477:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1478:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1479:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1480:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1481:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1482:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1483:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1484:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1485:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1486:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1487:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1488:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1489:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1490:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1491:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1492:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1493:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1494:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1495:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1496:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1497:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1498:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1499:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /**
1500:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
1501:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1502:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1503:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   @{
1504:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****  */
1505:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1506:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /**
1507:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1508:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   \param[in] field  Name of the register bit field.
1509:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   \param[in] value  Value of the bit field.
1510:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   \return           Masked and shifted value.
1511:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** */
1512:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define _VAL2FLD(field, value)    ((value << field ## _Pos) & field ## _Msk)
1513:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1514:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /**
1515:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1516:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   \param[in] field  Name of the register bit field.
1517:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   \param[in] value  Value of register.
1518:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   \return           Masked and shifted bit field value.
1519:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** */
1520:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define _FLD2VAL(field, value)    ((value & field ## _Msk) >> field ## _Pos)
1521:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1522:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1523:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1524:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1525:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /**
1526:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
1527:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1528:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1529:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   @{
1530:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****  */
1531:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1532:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /* Memory mapping of Cortex-M4 Hardware */
1533:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1534:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1535:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1536:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1537:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1538:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1539:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1540:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1541:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1542:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1543:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1544:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1545:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1546:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1547:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1548:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1549:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1550:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1551:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #if (__MPU_PRESENT == 1U)
1552:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1553:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1554:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #endif
1555:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1556:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #if (__FPU_PRESENT == 1U)
1557:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   #define FPU_BASE          (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1558:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   #define FPU               ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1559:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** #endif
1560:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1561:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /*@} */
1562:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1563:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1564:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1565:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /*******************************************************************************
1566:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****  *                Hardware Abstraction Layer
1567:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   Core Function Interface contains:
1568:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   - Core NVIC Functions
1569:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   - Core SysTick Functions
1570:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   - Core Debug Functions
1571:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   - Core Register Access Functions
1572:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
1573:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /**
1574:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1575:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** */
1576:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1577:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1578:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1579:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1580:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /**
1581:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1582:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1583:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1584:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   @{
1585:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****  */
1586:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1587:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /**
1588:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Set Priority Grouping
1589:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1590:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1591:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****            Only values from 0..7 are used.
1592:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****            In case of a conflict between priority grouping and available
1593:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1594:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1595:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****  */
1596:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1597:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** {
1598:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t reg_value;
1599:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1600:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1601:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1602:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1603:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   reg_value  =  (reg_value                                   |
1604:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1605:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****                 (PriorityGroupTmp << 8U)                      );              /* Insert write key a
1606:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   SCB->AIRCR =  reg_value;
1607:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** }
1608:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1609:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1610:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /**
1611:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Get Priority Grouping
1612:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1613:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1614:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****  */
1615:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
1616:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** {
1617:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1618:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** }
1619:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1620:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1621:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /**
1622:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Enable External Interrupt
1623:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   \details Enables a device-specific interrupt in the NVIC interrupt controller.
1624:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  External interrupt number. Value cannot be negative.
1625:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****  */
1626:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
1627:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** {
  27              	 .loc 1 1627 0
  28              	 .cfi_startproc
  29              	 
  30              	 
  31              	 
  32 0000 80B4     	 push {r7}
  33              	.LCFI0:
  34              	 .cfi_def_cfa_offset 4
  35              	 .cfi_offset 7,-4
  36 0002 83B0     	 sub sp,sp,#12
  37              	.LCFI1:
  38              	 .cfi_def_cfa_offset 16
  39 0004 00AF     	 add r7,sp,#0
  40              	.LCFI2:
  41              	 .cfi_def_cfa_register 7
  42 0006 0346     	 mov r3,r0
  43 0008 FB71     	 strb r3,[r7,#7]
1628:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
  44              	 .loc 1 1628 0
  45 000a 0849     	 ldr r1,.L2
  46 000c 97F90730 	 ldrsb r3,[r7,#7]
  47 0010 5B09     	 lsrs r3,r3,#5
  48 0012 FA79     	 ldrb r2,[r7,#7]
  49 0014 02F01F02 	 and r2,r2,#31
  50 0018 0120     	 movs r0,#1
  51 001a 00FA02F2 	 lsl r2,r0,r2
  52 001e 41F82320 	 str r2,[r1,r3,lsl#2]
1629:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** }
  53              	 .loc 1 1629 0
  54 0022 0C37     	 adds r7,r7,#12
  55              	.LCFI3:
  56              	 .cfi_def_cfa_offset 4
  57 0024 BD46     	 mov sp,r7
  58              	.LCFI4:
  59              	 .cfi_def_cfa_register 13
  60              	 
  61 0026 5DF8047B 	 ldr r7,[sp],#4
  62              	.LCFI5:
  63              	 .cfi_restore 7
  64              	 .cfi_def_cfa_offset 0
  65 002a 7047     	 bx lr
  66              	.L3:
  67              	 .align 2
  68              	.L2:
  69 002c 00E100E0 	 .word -536813312
  70              	 .cfi_endproc
  71              	.LFE108:
  73              	 .section .text.NVIC_SetPriority,"ax",%progbits
  74              	 .align 2
  75              	 .thumb
  76              	 .thumb_func
  78              	NVIC_SetPriority:
  79              	.LFB114:
1630:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1631:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1632:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /**
1633:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Disable External Interrupt
1634:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   \details Disables a device-specific interrupt in the NVIC interrupt controller.
1635:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  External interrupt number. Value cannot be negative.
1636:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****  */
1637:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
1638:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** {
1639:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1640:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** }
1641:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1642:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1643:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /**
1644:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Get Pending Interrupt
1645:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   \details Reads the pending register in the NVIC and returns the pending bit for the specified int
1646:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1647:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   \return             0  Interrupt status is not pending.
1648:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   \return             1  Interrupt status is pending.
1649:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****  */
1650:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
1651:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** {
1652:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   return((uint32_t)(((NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t
1653:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** }
1654:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1655:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1656:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /**
1657:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Set Pending Interrupt
1658:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   \details Sets the pending bit of an external interrupt.
1659:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Interrupt number. Value cannot be negative.
1660:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****  */
1661:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
1662:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** {
1663:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1664:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** }
1665:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1666:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1667:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /**
1668:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Clear Pending Interrupt
1669:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   \details Clears the pending bit of an external interrupt.
1670:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  External interrupt number. Value cannot be negative.
1671:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****  */
1672:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1673:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** {
1674:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1675:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** }
1676:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1677:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1678:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /**
1679:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Get Active Interrupt
1680:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   \details Reads the active register in NVIC and returns the active bit.
1681:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1682:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   \return             0  Interrupt status is not active.
1683:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   \return             1  Interrupt status is active.
1684:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****  */
1685:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)
1686:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** {
1687:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   return((uint32_t)(((NVIC->IABR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t
1688:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** }
1689:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1690:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** 
1691:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** /**
1692:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Set Interrupt Priority
1693:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   \details Sets the priority of an interrupt.
1694:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   \note    The priority cannot be set for every core interrupt.
1695:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1696:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]  priority  Priority to set.
1697:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****  */
1698:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1699:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** {
  80              	 .loc 1 1699 0
  81              	 .cfi_startproc
  82              	 
  83              	 
  84              	 
  85 0000 80B4     	 push {r7}
  86              	.LCFI6:
  87              	 .cfi_def_cfa_offset 4
  88              	 .cfi_offset 7,-4
  89 0002 83B0     	 sub sp,sp,#12
  90              	.LCFI7:
  91              	 .cfi_def_cfa_offset 16
  92 0004 00AF     	 add r7,sp,#0
  93              	.LCFI8:
  94              	 .cfi_def_cfa_register 7
  95 0006 0346     	 mov r3,r0
  96 0008 3960     	 str r1,[r7]
  97 000a FB71     	 strb r3,[r7,#7]
1700:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) < 0)
  98              	 .loc 1 1700 0
  99 000c 97F90730 	 ldrsb r3,[r7,#7]
 100 0010 002B     	 cmp r3,#0
 101 0012 0BDA     	 bge .L5
1701:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   {
1702:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****     SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BI
 102              	 .loc 1 1702 0
 103 0014 0D49     	 ldr r1,.L7
 104 0016 FB79     	 ldrb r3,[r7,#7]
 105 0018 03F00F03 	 and r3,r3,#15
 106 001c 043B     	 subs r3,r3,#4
 107 001e 3A68     	 ldr r2,[r7]
 108 0020 D2B2     	 uxtb r2,r2
 109 0022 9200     	 lsls r2,r2,#2
 110 0024 D2B2     	 uxtb r2,r2
 111 0026 0B44     	 add r3,r3,r1
 112 0028 1A76     	 strb r2,[r3,#24]
 113 002a 09E0     	 b .L4
 114              	.L5:
1703:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   }
1704:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   else
1705:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   {
1706:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****     NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BI
 115              	 .loc 1 1706 0
 116 002c 0849     	 ldr r1,.L7+4
 117 002e 97F90730 	 ldrsb r3,[r7,#7]
 118 0032 3A68     	 ldr r2,[r7]
 119 0034 D2B2     	 uxtb r2,r2
 120 0036 9200     	 lsls r2,r2,#2
 121 0038 D2B2     	 uxtb r2,r2
 122 003a 0B44     	 add r3,r3,r1
 123 003c 83F80023 	 strb r2,[r3,#768]
 124              	.L4:
1707:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h ****   }
1708:D:\Bachelorarbeit\Dave\Basisstation\Basisstation/Libraries/CMSIS/Include\core_cm4.h **** }
 125              	 .loc 1 1708 0
 126 0040 0C37     	 adds r7,r7,#12
 127              	.LCFI9:
 128              	 .cfi_def_cfa_offset 4
 129 0042 BD46     	 mov sp,r7
 130              	.LCFI10:
 131              	 .cfi_def_cfa_register 13
 132              	 
 133 0044 5DF8047B 	 ldr r7,[sp],#4
 134              	.LCFI11:
 135              	 .cfi_restore 7
 136              	 .cfi_def_cfa_offset 0
 137 0048 7047     	 bx lr
 138              	.L8:
 139 004a 00BF     	 .align 2
 140              	.L7:
 141 004c 00ED00E0 	 .word -536810240
 142 0050 00E100E0 	 .word -536813312
 143              	 .cfi_endproc
 144              	.LFE114:
 146              	 .section .text.XMC_GPIO_SetOutputHigh,"ax",%progbits
 147              	 .align 2
 148              	 .thumb
 149              	 .thumb_func
 151              	XMC_GPIO_SetOutputHigh:
 152              	.LFB130:
 153              	 .file 2 "D:\\Bachelorarbeit\\Dave\\Basisstation\\Basisstation\\Libraries\\XMCLib\\inc/xmc_gpio.h"
   1:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** /**
   2:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * @file xmc_gpio.h
   3:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * @date 2015-06-20
   4:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  *
   5:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * @cond
   6:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****   *************************************************************************************************
   7:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * XMClib v2.1.6 - XMC Peripheral Driver Library 
   8:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  *
   9:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * Copyright (c) 2015-2016, Infineon Technologies AG
  10:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * All rights reserved.                        
  11:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  *                                             
  12:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * Redistribution and use in source and binary forms, with or without modification,are permitted pr
  13:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * following conditions are met:   
  14:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  *                                                                              
  15:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * Redistributions of source code must retain the above copyright notice, this list of conditions a
  16:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * disclaimer.                        
  17:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * 
  18:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * Redistributions in binary form must reproduce the above copyright notice, this list of condition
  19:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * disclaimer in the documentation and/or other materials provided with the distribution.          
  20:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * 
  21:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * Neither the name of the copyright holders nor the names of its contributors may be used to endor
  22:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * products derived from this software without specific prior written permission.                  
  23:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  *                                                                              
  24:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR I
  25:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTI
  26:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE  FOR ANY DIRECT, IN
  27:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBS
  28:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THE
  29:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * WHETHER IN CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY
  30:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                            
  31:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  *                                                                              
  32:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * To improve the quality of the software, users are encouraged to share modifications, enhancement
  33:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * Infineon Technologies AG dave@infineon.com).                                                    
  34:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  **************************************************************************************************
  35:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  *
  36:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * Change History
  37:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * --------------
  38:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  *
  39:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * 2015-02-20:
  40:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  *     - Initial draft<br>
  41:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  *     - Documentation improved <br>
  42:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  *      
  43:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * 2015-06-20:
  44:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  *     - Removed version macros and declaration of GetDriverVersion API
  45:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  *
  46:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * @endcond
  47:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  *
  48:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  */
  49:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** 
  50:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** #ifndef XMC_GPIO_H
  51:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** #define XMC_GPIO_H
  52:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** 
  53:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** /**************************************************************************************************
  54:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * HEADER FILES
  55:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  **************************************************************************************************
  56:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** 
  57:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** #include "xmc_common.h"
  58:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** 
  59:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** /**
  60:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * @addtogroup XMClib XMC Peripheral Library
  61:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * @{
  62:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  */
  63:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** 
  64:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** /**
  65:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * @addtogroup GPIO
  66:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * @brief General Purpose Input Output (GPIO) driver for the XMC microcontroller family.
  67:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  *
  68:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * GPIO driver provide a generic and very flexible software interface for all standard digital I/O 
  69:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * Each port slice has individual interfaces for the operation as General Purpose I/O and it furthe
  70:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * connectivity to the on-chip periphery and the control for the pad characteristics. 
  71:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  *
  72:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * The driver is divided into Input and Output mode.
  73:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  *
  74:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * Input mode features:
  75:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * -# Configuration structure XMC_GPIO_CONFIG_t and initialization function XMC_GPIO_Init()
  76:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * -# Allows the selection of weak pull-up or pull-down device. Configuration structure XMC_GPIO_MO
  77:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * \if XMC1
  78:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * -# Allows the selection of input hysteresis. XMC_GPIO_SetInputHysteresis()
  79:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * \endif
  80:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  *
  81:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * 
  82:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * Output mode features:
  83:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * -# Allows the selection of push pull/open drain and Alternate output. Configuration structure XM
  84:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * \if XMC4
  85:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * -# Allows the selection of pad driver strength. Configuration structure XMC_GPIO_OUTPUT_STRENGTH
  86:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * \endif
  87:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  *
  88:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * -# Allows the selection of initial output level. Configuration structure XMC_GPIO_OUTPUT_LEVEL_t
  89:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  *
  90:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  *@{
  91:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  */
  92:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  
  93:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** /**************************************************************************************************
  94:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * MACROS
  95:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  **************************************************************************************************
  96:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** 
  97:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** #define PORT_IOCR_PC_Pos PORT0_IOCR0_PC0_Pos
  98:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** #define PORT_IOCR_PC_Msk PORT0_IOCR0_PC0_Msk
  99:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** 
 100:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** #define PORT_IOCR_PC_Size 				(8U)
 101:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** 											
 102:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** 
 103:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** #define XMC_GPIO_CHECK_OUTPUT_LEVEL(level) ((level == XMC_GPIO_OUTPUT_LEVEL_LOW) || \
 104:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****                                             (level == XMC_GPIO_OUTPUT_LEVEL_HIGH))
 105:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****                                             
 106:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** #define XMC_GPIO_CHECK_HWCTRL(hwctrl) ((hwctrl == XMC_GPIO_HWCTRL_DISABLED) || \
 107:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****                                        (hwctrl == XMC_GPIO_HWCTRL_PERIPHERAL1) || \
 108:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****                                        (hwctrl == XMC_GPIO_HWCTRL_PERIPHERAL2))                    
 109:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****                                             
 110:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** /**************************************************************************************************
 111:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * ENUMS
 112:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  **************************************************************************************************
 113:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** 
 114:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** 
 115:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** /**
 116:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * Defines output level of a pin. Use type \a XMC_GPIO_OUTPUT_LEVEL_t for this enum.
 117:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  */
 118:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** typedef enum XMC_GPIO_OUTPUT_LEVEL
 119:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** {
 120:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****   XMC_GPIO_OUTPUT_LEVEL_LOW  = 0x10000U, /**<  Reset bit */
 121:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****   XMC_GPIO_OUTPUT_LEVEL_HIGH = 0x1U, 	/**< Set bit  */
 122:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** } XMC_GPIO_OUTPUT_LEVEL_t;
 123:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** 
 124:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** /**
 125:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * Defines direct hardware control characteristics of the pin . Use type \a XMC_GPIO_HWCTRL_t for t
 126:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  */
 127:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** typedef enum XMC_GPIO_HWCTRL
 128:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** {
 129:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****   XMC_GPIO_HWCTRL_DISABLED     = 0x0U, /**<  Software control only */
 130:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****   XMC_GPIO_HWCTRL_PERIPHERAL1  = 0x1U, /**<  HWI0/HWO0 control path can override the software confi
 131:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****   XMC_GPIO_HWCTRL_PERIPHERAL2  = 0x2U  /**<  HWI1/HWO1 control path can override the software confi
 132:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** } XMC_GPIO_HWCTRL_t;
 133:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** 
 134:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** /**************************************************************************************************
 135:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * DEVICE FAMILY EXTENSIONS
 136:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  **************************************************************************************************
 137:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** 
 138:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  #if UC_FAMILY == XMC1
 139:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** #include "xmc1_gpio.h"
 140:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** #elif UC_FAMILY == XMC4
 141:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** #include "xmc4_gpio.h"
 142:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** #else
 143:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** #error "xmc_gpio.h: family device not supported"
 144:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** #endif
 145:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** 
 146:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** /**************************************************************************************************
 147:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * API PROTOTYPES
 148:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  **************************************************************************************************
 149:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** 
 150:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** #ifdef __cplusplus
 151:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** extern "C" {
 152:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** #endif
 153:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** 
 154:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** 
 155:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** /**
 156:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * @param  port	  Constant pointer pointing to GPIO port, to access port registers like Pn_OUT,Pn_O
 157:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * @param  pin	  Port pin number.
 158:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * @param  config GPIO configuration data structure. Refer data structure @ref XMC_GPIO_CONFIG_t fo
 159:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  *
 160:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * @return None
 161:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  *
 162:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * \par<b>Description:</b><br>
 163:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * \if XMC1
 164:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * Initializes input / output mode settings like, pull up / pull down devices,hysteresis, push pull
 165:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * Also configures alternate function outputs and clears hardware port control for a selected \a po
 166:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * \a config provides selected I/O settings. It configures hardware registers Pn_IOCR,Pn_OUT, Pn_OM
 167:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * \endif
 168:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * \if XMC4
 169:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * Initializes input / output mode settings like, pull up / pull down devices,push pull /open drain
 170:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * Also configures alternate function outputs and clears hardware port control for selected \a port
 171:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * It configures hardware registers Pn_IOCR,Pn_OUT,Pn_OMR,Pn_PDISC and Pn_PDR.\n
 172:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * \endif
 173:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  *
 174:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * \par<b>Related APIs:</b><BR>
 175:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  *  None
 176:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  *
 177:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * \par<b>Note:</b><br>
 178:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * This API is called in definition of DAVE_init by code generation and therefore should not be exp
 179:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * for the normal operation. Use other APIs only after DAVE_init is called successfully (returns DA
 180:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  *
 181:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  *
 182:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  */
 183:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** 
 184:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  
 185:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** void XMC_GPIO_Init(XMC_GPIO_PORT_t *const port, const uint8_t pin, const XMC_GPIO_CONFIG_t *const c
 186:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  
 187:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** /**
 188:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  *
 189:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * @param  port	Constant pointer pointing to GPIO port, to access hardware register Pn_IOCR.
 190:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * @param  pin	Port pin number.
 191:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * @param  mode input / output functionality selection. Refer @ref XMC_GPIO_MODE_t for valid values
 192:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  *
 193:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * @return None
 194:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  *
 195:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * \par<b>Description:</b><br>
 196:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * Sets digital input and output driver functionality and characteristics of a GPIO port pin. It co
 197:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * registers Pn_IOCR. \a mode is initially configured during initialization in XMC_GPIO_Init(). Cal
 198:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * the port direction functionality as needed later in the program.
 199:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  *
 200:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * \par<b>Related APIs:</b><BR>
 201:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  *  None
 202:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  *
 203:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  */
 204:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** 
 205:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** void XMC_GPIO_SetMode(XMC_GPIO_PORT_t *const port, const uint8_t pin, const XMC_GPIO_MODE_t mode);
 206:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** 
 207:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** 
 208:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** /**
 209:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  *
 210:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * @param  port	 Constant pointer pointing to GPIO port, to access hardware register Pn_OMR.
 211:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * @param  pin	 Port pin number.
 212:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * @param  level output level selection. Refer @ref XMC_GPIO_OUTPUT_LEVEL_t for valid values.
 213:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  *
 214:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * @return None
 215:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  *
 216:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * \par<b>Description:</b><br>
 217:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * Set port pin output level to high or low.It configures hardware registers Pn_OMR.\a level is ini
 218:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * configured during initialization in XMC_GPIO_Init(). Call this API to alter output level as need
 219:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  *
 220:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * \par<b>Related APIs:</b><BR>
 221:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  *  XMC_GPIO_SetOutputHigh(), XMC_GPIO_SetOutputLow().
 222:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  *
 223:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * \par<b>Note:</b><br>
 224:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * Prior to this api, user has to configure port pin to output mode using XMC_GPIO_SetMode().
 225:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  *
 226:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  */
 227:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** 
 228:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** 
 229:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** __STATIC_INLINE void XMC_GPIO_SetOutputLevel(XMC_GPIO_PORT_t *const port, const uint8_t pin, const 
 230:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** {
 231:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****   XMC_ASSERT("XMC_GPIO_SetOutputLevel: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));
 232:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****   XMC_ASSERT("XMC_GPIO_SetOutputLevel: Invalid output level", XMC_GPIO_CHECK_OUTPUT_LEVEL(level));
 233:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****   
 234:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****   port->OMR = (uint32_t)level << pin;
 235:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** }
 236:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** 
 237:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** 
 238:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** /**
 239:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * @param  port constant pointer pointing to GPIO port, to access hardware register Pn_OMR.
 240:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * @param  pin	Port pin number.
 241:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  *
 242:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * @return None
 243:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  *
 244:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * \par<b>Description:</b><br>
 245:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  *  Sets port pin output to high. It configures hardware registers Pn_OMR.
 246:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  *
 247:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  *  \par<b>Related APIs:</b><BR>
 248:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  *  XMC_GPIO_SetOutputLow()
 249:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  *
 250:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * \par<b>Note:</b><br>
 251:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * Prior to this api, user has to configure port pin to output mode using XMC_GPIO_SetMode().\n
 252:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * Register Pn_OMR is virtual and does not contain any flip-flop. A read action delivers the value 
 253:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  *
 254:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  */
 255:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** 
 256:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** __STATIC_INLINE void XMC_GPIO_SetOutputHigh(XMC_GPIO_PORT_t *const port, const uint8_t pin)
 257:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** {
 154              	 .loc 2 257 0
 155              	 .cfi_startproc
 156              	 
 157              	 
 158              	 
 159 0000 80B4     	 push {r7}
 160              	.LCFI12:
 161              	 .cfi_def_cfa_offset 4
 162              	 .cfi_offset 7,-4
 163 0002 83B0     	 sub sp,sp,#12
 164              	.LCFI13:
 165              	 .cfi_def_cfa_offset 16
 166 0004 00AF     	 add r7,sp,#0
 167              	.LCFI14:
 168              	 .cfi_def_cfa_register 7
 169 0006 7860     	 str r0,[r7,#4]
 170 0008 0B46     	 mov r3,r1
 171 000a FB70     	 strb r3,[r7,#3]
 258:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****   XMC_ASSERT("XMC_GPIO_SetOutputHigh: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));
 259:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** 
 260:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****   port->OMR = (uint32_t)0x1U << pin;
 172              	 .loc 2 260 0
 173 000c FB78     	 ldrb r3,[r7,#3]
 174 000e 0122     	 movs r2,#1
 175 0010 9A40     	 lsls r2,r2,r3
 176 0012 7B68     	 ldr r3,[r7,#4]
 177 0014 5A60     	 str r2,[r3,#4]
 261:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** }
 178              	 .loc 2 261 0
 179 0016 0C37     	 adds r7,r7,#12
 180              	.LCFI15:
 181              	 .cfi_def_cfa_offset 4
 182 0018 BD46     	 mov sp,r7
 183              	.LCFI16:
 184              	 .cfi_def_cfa_register 13
 185              	 
 186 001a 5DF8047B 	 ldr r7,[sp],#4
 187              	.LCFI17:
 188              	 .cfi_restore 7
 189              	 .cfi_def_cfa_offset 0
 190 001e 7047     	 bx lr
 191              	 .cfi_endproc
 192              	.LFE130:
 194              	 .section .text.XMC_GPIO_SetOutputLow,"ax",%progbits
 195              	 .align 2
 196              	 .thumb
 197              	 .thumb_func
 199              	XMC_GPIO_SetOutputLow:
 200              	.LFB131:
 262:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** 
 263:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** /**
 264:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  *
 265:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * @param  port	constant pointer pointing to GPIO port, to access hardware register Pn_OMR.
 266:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * @param  pin	port pin number.
 267:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  *
 268:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * @return  None
 269:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  *
 270:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  *\par<b>Description:</b><br>
 271:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * Sets port pin output to low. It configures hardware registers Pn_OMR.\n
 272:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  *
 273:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * \par<b>Related APIs:</b><BR>>
 274:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * XMC_GPIO_SetOutputHigh()
 275:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  *
 276:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  *\par<b>Note:</b><br>
 277:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * Prior to this api, user has to configure port pin to output mode using XMC_GPIO_SetMode().
 278:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * Register Pn_OMR is virtual and does not contain any flip-flop. A read action delivers the value 
 279:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  *
 280:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  */
 281:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** 
 282:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** __STATIC_INLINE void XMC_GPIO_SetOutputLow(XMC_GPIO_PORT_t *const port, const uint8_t pin)
 283:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** {
 201              	 .loc 2 283 0
 202              	 .cfi_startproc
 203              	 
 204              	 
 205              	 
 206 0000 80B4     	 push {r7}
 207              	.LCFI18:
 208              	 .cfi_def_cfa_offset 4
 209              	 .cfi_offset 7,-4
 210 0002 83B0     	 sub sp,sp,#12
 211              	.LCFI19:
 212              	 .cfi_def_cfa_offset 16
 213 0004 00AF     	 add r7,sp,#0
 214              	.LCFI20:
 215              	 .cfi_def_cfa_register 7
 216 0006 7860     	 str r0,[r7,#4]
 217 0008 0B46     	 mov r3,r1
 218 000a FB70     	 strb r3,[r7,#3]
 284:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****   XMC_ASSERT("XMC_GPIO_SetOutputLow: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));
 285:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** 
 286:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****   port->OMR = 0x10000U << pin;
 219              	 .loc 2 286 0
 220 000c FB78     	 ldrb r3,[r7,#3]
 221 000e 4FF48032 	 mov r2,#65536
 222 0012 9A40     	 lsls r2,r2,r3
 223 0014 7B68     	 ldr r3,[r7,#4]
 224 0016 5A60     	 str r2,[r3,#4]
 287:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** }
 225              	 .loc 2 287 0
 226 0018 0C37     	 adds r7,r7,#12
 227              	.LCFI21:
 228              	 .cfi_def_cfa_offset 4
 229 001a BD46     	 mov sp,r7
 230              	.LCFI22:
 231              	 .cfi_def_cfa_register 13
 232              	 
 233 001c 5DF8047B 	 ldr r7,[sp],#4
 234              	.LCFI23:
 235              	 .cfi_restore 7
 236              	 .cfi_def_cfa_offset 0
 237 0020 7047     	 bx lr
 238              	 .cfi_endproc
 239              	.LFE131:
 241 0022 00BF     	 .section .text.XMC_GPIO_EnableDigitalInput,"ax",%progbits
 242              	 .align 2
 243              	 .thumb
 244              	 .thumb_func
 246              	XMC_GPIO_EnableDigitalInput:
 247              	.LFB136:
 288:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** 
 289:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** /**
 290:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  *
 291:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * @param port constant pointer pointing to GPIO port, to access hardware register Pn_OMR.
 292:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * @param pin  port pin number.
 293:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  *
 294:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * @return None
 295:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  *
 296:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * \par<b>Description:</b><br>
 297:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * Configures port pin output to Toggle. It configures hardware registers Pn_OMR.
 298:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  *
 299:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * \par<b>Related APIs:</b><BR>
 300:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * XMC_GPIO_SetOutputHigh(), XMC_GPIO_SetOutputLow().
 301:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  *
 302:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * \par<b>Note:</b><br>
 303:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * Prior to this api, user has to configure port pin to output mode using XMC_GPIO_SetMode(). Regis
 304:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * and does not contain any flip-flop. A read action delivers the value of 0.
 305:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  *
 306:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  */
 307:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** 
 308:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** __STATIC_INLINE void XMC_GPIO_ToggleOutput(XMC_GPIO_PORT_t *const port, const uint8_t pin)
 309:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** {
 310:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****   XMC_ASSERT("XMC_GPIO_ToggleOutput: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));
 311:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** 
 312:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****   port->OMR = 0x10001U << pin;
 313:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** }
 314:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** 
 315:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** /**
 316:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  *
 317:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * @param port constant pointer pointing to GPIO port, to access hardware register Pn_IN.
 318:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * @param pin  Port pin number.
 319:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  *
 320:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * @return uint32_t pin logic level status.
 321:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  *
 322:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  *\par<b>Description:</b><br>
 323:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * Reads the Pn_IN register and returns the current logical value at the GPIO pin.
 324:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  *
 325:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * \par<b>Related APIs:</b><BR>
 326:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * None
 327:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  *
 328:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * \par<b>Note:</b><br>
 329:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * Prior to this api, user has to configure port pin to input mode using XMC_GPIO_SetMode().
 330:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  *
 331:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  */
 332:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** 
 333:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** __STATIC_INLINE uint32_t XMC_GPIO_GetInput(XMC_GPIO_PORT_t *const port, const uint8_t pin)
 334:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** {
 335:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****   XMC_ASSERT("XMC_GPIO_GetInput: Invalid port", XMC_GPIO_CHECK_PORT(port));
 336:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** 
 337:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****   return (((port->IN) >> pin) & 0x1U);
 338:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** }
 339:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** 
 340:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** /**
 341:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * @param port constant pointer pointing to GPIO port, to access hardware register Pn_PPS.
 342:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * @param pin  port pin number.
 343:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  *
 344:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * @return None
 345:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  *
 346:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * \par<b>Description:</b><br>
 347:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * Enables pin power save mode and configures Pn_PPS register.This configuration is useful when the
 348:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * Deep Sleep mode.Port pin enabled with power save mode option are set to a defined state and the 
 349:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * as well as the output driver stage are switched off. By default port pin does not react to power
 350:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  *
 351:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * \par<b>Related APIs:</b><BR>
 352:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * XMC_GPIO_DisablePowerSaveMode()
 353:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  *
 354:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * <b>Note:</b><br>
 355:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * Do not enable the Pin Power Save function for pins configured for Hardware Control (Pn_HWSEL.HWx
 356:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * may result in an undefined behavior of the pin when the device enters the Deep Sleep state.
 357:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  *
 358:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  */
 359:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** 
 360:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** 
 361:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** __STATIC_INLINE void XMC_GPIO_EnablePowerSaveMode(XMC_GPIO_PORT_t *const port, const uint8_t pin)
 362:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** {
 363:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****   XMC_ASSERT("XMC_GPIO_EnablePowerSaveMode: Invalid port", XMC_GPIO_CHECK_PORT(port));
 364:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** 
 365:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****   port->PPS |= (uint32_t)0x1U << pin;
 366:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** }
 367:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** 
 368:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** 
 369:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** /**
 370:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  *
 371:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * @param port	constant pointer pointing to GPIO port, to access hardware register Pn_PPS.
 372:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * @param pin	port pin number.
 373:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  *
 374:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * @return None
 375:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  *
 376:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * \par<b>Description:</b><br>
 377:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * Disables pin power save mode and configures Pn_PPS register.This configuration is useful when th
 378:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * Deep Sleep mode. This configuration enables input Schmitt-Trigger and output driver stage(if pin
 379:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * save mode previously). By default port \a pin does not react to power save mode request.
 380:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  *
 381:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * \par<b>Related APIs:</b><BR>
 382:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  *  XMC_GPIO_EnablePowerSaveMode()
 383:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  *
 384:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  *\par<b>Note:</b><br>
 385:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * Do not enable the Pin Power Save function for pins configured for Hardware Control (Pn_HWSEL.HWx
 386:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * may result in an undefined behavior of the pin when the device enters the Deep Sleep state.
 387:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  *
 388:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  */
 389:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** 
 390:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** __STATIC_INLINE void XMC_GPIO_DisablePowerSaveMode(XMC_GPIO_PORT_t *const port, const uint8_t pin)
 391:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** {
 392:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****   XMC_ASSERT("XMC_GPIO_DisablePowerSaveMode: Invalid port", XMC_GPIO_CHECK_PORT(port));
 393:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** 
 394:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****   port->PPS &= ~(uint32_t)((uint32_t)0x1U << pin);
 395:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** }
 396:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** 
 397:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** 
 398:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** /**
 399:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * @param port	 constant pointer pointing to GPIO port, to access hardware register Pn_HWSEL.
 400:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * @param pin	 port pin number.
 401:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * @param hwctrl direct hardware control selection. Refer @ref XMC_GPIO_HWCTRL_t for valid values.
 402:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  *
 403:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * @return None
 404:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  *
 405:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * \par<b>Description:</b><br>
 406:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * Selects direct hard ware control and configures Pn_HWSEL register.This configuration is useful f
 407:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * overlaid with peripheral functions for which the connected peripheral needs hardware control.
 408:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  *
 409:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * \par<b>Related APIs:</b><BR>
 410:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  *  None
 411:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  *
 412:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  *\par<b>Note:</b><br>
 413:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * Do not enable the Pin Power Save function for pins configured for Hardware Control (Pn_HWSEL.HWx
 414:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * Doing so may result in an undefined behavior of the pin when the device enters the Deep Sleep st
 415:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  *
 416:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  */
 417:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** 
 418:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** void XMC_GPIO_SetHardwareControl(XMC_GPIO_PORT_t *const port, const uint8_t pin, const XMC_GPIO_HWC
 419:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** 
 420:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** 
 421:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** /**
 422:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * @param port	constant pointer pointing to GPIO port, to access hardware register Pn_PDISC.
 423:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * @param pin	port pin number.
 424:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  *
 425:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * @return None
 426:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  *
 427:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * \par<b>Related APIs:</b><BR>
 428:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  *  None
 429:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  *
 430:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * \par<b>Description:</b><br>
 431:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * Enable digital input path for analog pins and configures Pn_PDISC register.This configuration is
 432:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  * analog port pins.
 433:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  *
 434:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****  */
 435:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** __STATIC_INLINE void XMC_GPIO_EnableDigitalInput(XMC_GPIO_PORT_t *const port, const uint8_t pin)
 436:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** {
 248              	 .loc 2 436 0
 249              	 .cfi_startproc
 250              	 
 251              	 
 252              	 
 253 0000 80B4     	 push {r7}
 254              	.LCFI24:
 255              	 .cfi_def_cfa_offset 4
 256              	 .cfi_offset 7,-4
 257 0002 83B0     	 sub sp,sp,#12
 258              	.LCFI25:
 259              	 .cfi_def_cfa_offset 16
 260 0004 00AF     	 add r7,sp,#0
 261              	.LCFI26:
 262              	 .cfi_def_cfa_register 7
 263 0006 7860     	 str r0,[r7,#4]
 264 0008 0B46     	 mov r3,r1
 265 000a FB70     	 strb r3,[r7,#3]
 437:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****   XMC_ASSERT("XMC_GPIO_EnableDigitalInput: Invalid analog port", XMC_GPIO_CHECK_ANALOG_PORT(port));
 438:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****   
 439:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h ****   port->PDISC &= ~(uint32_t)((uint32_t)0x1U << pin);
 266              	 .loc 2 439 0
 267 000c 7B68     	 ldr r3,[r7,#4]
 268 000e 1A6E     	 ldr r2,[r3,#96]
 269 0010 FB78     	 ldrb r3,[r7,#3]
 270 0012 0121     	 movs r1,#1
 271 0014 01FA03F3 	 lsl r3,r1,r3
 272 0018 DB43     	 mvns r3,r3
 273 001a 1A40     	 ands r2,r2,r3
 274 001c 7B68     	 ldr r3,[r7,#4]
 275 001e 1A66     	 str r2,[r3,#96]
 440:D:\Bachelorarbeit\Dave\Basisstation\Basisstation\Libraries\XMCLib\inc\xmc_gpio.h **** }
 276              	 .loc 2 440 0
 277 0020 0C37     	 adds r7,r7,#12
 278              	.LCFI27:
 279              	 .cfi_def_cfa_offset 4
 280 0022 BD46     	 mov sp,r7
 281              	.LCFI28:
 282              	 .cfi_def_cfa_register 13
 283              	 
 284 0024 5DF8047B 	 ldr r7,[sp],#4
 285              	.LCFI29:
 286              	 .cfi_restore 7
 287              	 .cfi_def_cfa_offset 0
 288 0028 7047     	 bx lr
 289              	 .cfi_endproc
 290              	.LFE136:
 292 002a 00BF     	 .section .text.tda5340_set_rssi_slope_and_offset,"ax",%progbits
 293              	 .align 2
 294              	 .global tda5340_set_rssi_slope_and_offset
 295              	 .thumb
 296              	 .thumb_func
 298              	tda5340_set_rssi_slope_and_offset:
 299              	.LFB234:
 300              	 .file 3 "../Libraries/CMSIS/TDA5340-C/tda5340.c"
   1:../Libraries/CMSIS/TDA5340-C/tda5340.c **** /*
   2:../Libraries/CMSIS/TDA5340-C/tda5340.c ****  * TDA5340.c
   3:../Libraries/CMSIS/TDA5340-C/tda5340.c ****  *
   4:../Libraries/CMSIS/TDA5340-C/tda5340.c ****  *  Created on: 28.01.2015
   5:../Libraries/CMSIS/TDA5340-C/tda5340.c ****  *      Author: pflaum
   6:../Libraries/CMSIS/TDA5340-C/tda5340.c ****  */
   7:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 
   8:../Libraries/CMSIS/TDA5340-C/tda5340.c **** #include "Header_general.h"
   9:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 
  10:../Libraries/CMSIS/TDA5340-C/tda5340.c **** void tda5340_set_rssi_slope_and_offset(uint8_t slope_notoffs, uint8_t value) {
 301              	 .loc 3 10 0
 302              	 .cfi_startproc
 303              	 
 304              	 
 305 0000 80B5     	 push {r7,lr}
 306              	.LCFI30:
 307              	 .cfi_def_cfa_offset 8
 308              	 .cfi_offset 7,-8
 309              	 .cfi_offset 14,-4
 310 0002 82B0     	 sub sp,sp,#8
 311              	.LCFI31:
 312              	 .cfi_def_cfa_offset 16
 313 0004 00AF     	 add r7,sp,#0
 314              	.LCFI32:
 315              	 .cfi_def_cfa_register 7
 316 0006 0346     	 mov r3,r0
 317 0008 0A46     	 mov r2,r1
 318 000a FB71     	 strb r3,[r7,#7]
 319 000c 1346     	 mov r3,r2
 320 000e BB71     	 strb r3,[r7,#6]
  11:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	tda5340_set_mode_and_config(SLEEP_MODE);
 321              	 .loc 3 11 0
 322 0010 0020     	 movs r0,#0
 323 0012 FFF7FEFF 	 bl tda5340_set_mode_and_config
  12:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 
  13:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	if (slope_notoffs) tda5340_command(WRITE_TO_CHIP, RSSISLOPE, value);
 324              	 .loc 3 13 0
 325 0016 FB79     	 ldrb r3,[r7,#7]
 326 0018 002B     	 cmp r3,#0
 327 001a 06D0     	 beq .L13
 328              	 .loc 3 13 0 is_stmt 0 discriminator 1
 329 001c BB79     	 ldrb r3,[r7,#6]
 330 001e 0220     	 movs r0,#2
 331 0020 B321     	 movs r1,#179
 332 0022 1A46     	 mov r2,r3
 333 0024 FFF7FEFF 	 bl tda5340_command
 334 0028 05E0     	 b .L14
 335              	.L13:
  14:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	else tda5340_command(WRITE_TO_CHIP, RSSIOFFS, value);
 336              	 .loc 3 14 0 is_stmt 1
 337 002a BB79     	 ldrb r3,[r7,#6]
 338 002c 0220     	 movs r0,#2
 339 002e B221     	 movs r1,#178
 340 0030 1A46     	 mov r2,r3
 341 0032 FFF7FEFF 	 bl tda5340_command
 342              	.L14:
  15:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 
  16:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	tda5340_set_mode_and_config(RUN_MODE_SLAVE);
 343              	 .loc 3 16 0
 344 0036 0220     	 movs r0,#2
 345 0038 FFF7FEFF 	 bl tda5340_set_mode_and_config
  17:../Libraries/CMSIS/TDA5340-C/tda5340.c **** }
 346              	 .loc 3 17 0
 347 003c 0837     	 adds r7,r7,#8
 348              	.LCFI33:
 349              	 .cfi_def_cfa_offset 8
 350 003e BD46     	 mov sp,r7
 351              	.LCFI34:
 352              	 .cfi_def_cfa_register 13
 353              	 
 354 0040 80BD     	 pop {r7,pc}
 355              	 .cfi_endproc
 356              	.LFE234:
 358 0042 00BF     	 .section .text.tda5340_gpio_init,"ax",%progbits
 359              	 .align 2
 360              	 .global tda5340_gpio_init
 361              	 .thumb
 362              	 .thumb_func
 364              	tda5340_gpio_init:
 365              	.LFB235:
  18:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 
  19:../Libraries/CMSIS/TDA5340-C/tda5340.c **** void tda5340_gpio_init(void) {
 366              	 .loc 3 19 0
 367              	 .cfi_startproc
 368              	 
 369              	 
 370 0000 80B5     	 push {r7,lr}
 371              	.LCFI35:
 372              	 .cfi_def_cfa_offset 8
 373              	 .cfi_offset 7,-8
 374              	 .cfi_offset 14,-4
 375 0002 8AB0     	 sub sp,sp,#40
 376              	.LCFI36:
 377              	 .cfi_def_cfa_offset 48
 378 0004 00AF     	 add r7,sp,#0
 379              	.LCFI37:
 380              	 .cfi_def_cfa_register 7
  20:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	// PON-Configuration
  21:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	XMC_GPIO_CONFIG_t TDA5340_PON_CONFIG = { .mode = XMC_GPIO_MODE_OUTPUT_PUSH_PULL, .output_level = 1
 381              	 .loc 3 21 0
 382 0006 07F11C03 	 add r3,r7,#28
 383 000a 0022     	 movs r2,#0
 384 000c 1A60     	 str r2,[r3]
 385 000e 0433     	 adds r3,r3,#4
 386 0010 0022     	 movs r2,#0
 387 0012 1A60     	 str r2,[r3]
 388 0014 0433     	 adds r3,r3,#4
 389 0016 0022     	 movs r2,#0
 390 0018 1A60     	 str r2,[r3]
 391 001a 0433     	 adds r3,r3,#4
 392 001c 8023     	 movs r3,#128
 393 001e 3B77     	 strb r3,[r7,#28]
 394 0020 0123     	 movs r3,#1
 395 0022 3B62     	 str r3,[r7,#32]
  22:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	XMC_GPIO_Init(TDA5340_PON_PORT, TDA5340_PON_PIN, &TDA5340_PON_CONFIG);
 396              	 .loc 3 22 0
 397 0024 07F11C03 	 add r3,r7,#28
 398 0028 2A48     	 ldr r0,.L16
 399 002a 0B21     	 movs r1,#11
 400 002c 1A46     	 mov r2,r3
 401 002e FFF7FEFF 	 bl XMC_GPIO_Init
  23:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 
  24:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	// PP2-Pin- and Interrupt-Config
  25:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	XMC_GPIO_EnableDigitalInput(TDA5340_PP2_PORT, TDA5340_PP2_PIN);
 402              	 .loc 3 25 0
 403 0032 2848     	 ldr r0,.L16
 404 0034 0621     	 movs r1,#6
 405 0036 FFF7FEFF 	 bl XMC_GPIO_EnableDigitalInput
  26:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	XMC_GPIO_CONFIG_t TDA5340_PP2_CONFIG = { .mode = XMC_GPIO_MODE_INPUT_PULL_UP };
 406              	 .loc 3 26 0
 407 003a 07F11003 	 add r3,r7,#16
 408 003e 0022     	 movs r2,#0
 409 0040 1A60     	 str r2,[r3]
 410 0042 0433     	 adds r3,r3,#4
 411 0044 0022     	 movs r2,#0
 412 0046 1A60     	 str r2,[r3]
 413 0048 0433     	 adds r3,r3,#4
 414 004a 0022     	 movs r2,#0
 415 004c 1A60     	 str r2,[r3]
 416 004e 0433     	 adds r3,r3,#4
 417 0050 1023     	 movs r3,#16
 418 0052 3B74     	 strb r3,[r7,#16]
  27:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	XMC_GPIO_Init(TDA5340_PP2_PORT, TDA5340_PP2_PIN, &TDA5340_PP2_CONFIG);
 419              	 .loc 3 27 0
 420 0054 07F11003 	 add r3,r7,#16
 421 0058 1E48     	 ldr r0,.L16
 422 005a 0621     	 movs r1,#6
 423 005c 1A46     	 mov r2,r3
 424 005e FFF7FEFF 	 bl XMC_GPIO_Init
  28:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 
  29:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	const XMC_ERU_ETL_CONFIG_t PP2_ETL_CONFIG = {
 425              	 .loc 3 29 0
 426 0062 0023     	 movs r3,#0
 427 0064 BB60     	 str r3,[r7,#8]
 428 0066 0023     	 movs r3,#0
 429 0068 FB60     	 str r3,[r7,#12]
 430 006a 3B7A     	 ldrb r3,[r7,#8]
 431 006c 0222     	 movs r2,#2
 432 006e 62F38303 	 bfi r3,r2,#2,#2
 433 0072 3B72     	 strb r3,[r7,#8]
 434 0074 3B7B     	 ldrb r3,[r7,#12]
 435 0076 43F00103 	 orr r3,r3,#1
 436 007a 3B73     	 strb r3,[r7,#12]
 437 007c 3B7B     	 ldrb r3,[r7,#12]
 438 007e 43F00203 	 orr r3,r3,#2
 439 0082 3B73     	 strb r3,[r7,#12]
 440 0084 3B7B     	 ldrb r3,[r7,#12]
 441 0086 0222     	 movs r2,#2
 442 0088 62F38303 	 bfi r3,r2,#2,#2
 443 008c 3B73     	 strb r3,[r7,#12]
 444 008e 7B7B     	 ldrb r3,[r7,#13]
 445 0090 0122     	 movs r2,#1
 446 0092 62F30303 	 bfi r3,r2,#0,#4
 447 0096 7B73     	 strb r3,[r7,#13]
  30:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 		.input_b                = XMC_ERU_ETL_INPUT_B2,
  31:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 		.source                 = XMC_ERU_ETL_SOURCE_B,
  32:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 		.edge_detection         = XMC_ERU_ETL_EDGE_DETECTION_FALLING,
  33:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 		.status_flag_mode       = XMC_ERU_ETL_STATUS_FLAG_MODE_HWCTRL,
  34:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 		.enable_output_trigger  =                                   1,
  35:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 		.output_trigger_channel = XMC_ERU_ETL_OUTPUT_TRIGGER_CHANNEL0 /* OGU0 */
  36:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	};
  37:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	XMC_ERU_ETL_Init(ERU0_ETL3, &PP2_ETL_CONFIG);
 448              	 .loc 3 37 0
 449 0098 07F10803 	 add r3,r7,#8
 450 009c 0E48     	 ldr r0,.L16+4
 451 009e 0321     	 movs r1,#3
 452 00a0 1A46     	 mov r2,r3
 453 00a2 FFF7FEFF 	 bl XMC_ERU_ETL_Init
  38:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	const XMC_ERU_OGU_CONFIG_t PP2_EVENT_DETECTION_CONFIG =
 454              	 .loc 3 38 0
 455 00a6 0023     	 movs r3,#0
 456 00a8 7B60     	 str r3,[r7,#4]
 457 00aa 3B79     	 ldrb r3,[r7,#4]
 458 00ac 0122     	 movs r2,#1
 459 00ae 62F30513 	 bfi r3,r2,#4,#2
 460 00b2 3B71     	 strb r3,[r7,#4]
  39:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	{ .service_request = XMC_ERU_OGU_SERVICE_REQUEST_ON_TRIGGER };
  40:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	XMC_ERU_OGU_Init(ERU0_OGU0, &PP2_EVENT_DETECTION_CONFIG);
 461              	 .loc 3 40 0
 462 00b4 3B1D     	 adds r3,r7,#4
 463 00b6 0848     	 ldr r0,.L16+4
 464 00b8 0021     	 movs r1,#0
 465 00ba 1A46     	 mov r2,r3
 466 00bc FFF7FEFF 	 bl XMC_ERU_OGU_Init
  41:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	NVIC_SetPriority(ERU0_0_IRQn, 3U);
 467              	 .loc 3 41 0
 468 00c0 0120     	 movs r0,#1
 469 00c2 0321     	 movs r1,#3
 470 00c4 FFF7FEFF 	 bl NVIC_SetPriority
  42:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	NVIC_EnableIRQ(ERU0_0_IRQn);
 471              	 .loc 3 42 0
 472 00c8 0120     	 movs r0,#1
 473 00ca FFF7FEFF 	 bl NVIC_EnableIRQ
  43:../Libraries/CMSIS/TDA5340-C/tda5340.c **** }
 474              	 .loc 3 43 0
 475 00ce 2837     	 adds r7,r7,#40
 476              	.LCFI38:
 477              	 .cfi_def_cfa_offset 8
 478 00d0 BD46     	 mov sp,r7
 479              	.LCFI39:
 480              	 .cfi_def_cfa_register 13
 481              	 
 482 00d2 80BD     	 pop {r7,pc}
 483              	.L17:
 484              	 .align 2
 485              	.L16:
 486 00d4 00800248 	 .word 1208123392
 487 00d8 00480050 	 .word 1342195712
 488              	 .cfi_endproc
 489              	.LFE235:
 491              	 .section .text.tda5340_transfer,"ax",%progbits
 492              	 .align 2
 493              	 .global tda5340_transfer
 494              	 .thumb
 495              	 .thumb_func
 497              	tda5340_transfer:
 498              	.LFB236:
  44:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 
  45:../Libraries/CMSIS/TDA5340-C/tda5340.c **** uint8_t tda5340_transfer(uint8_t instruction, uint8_t reg_address, uint8_t data) {
 499              	 .loc 3 45 0
 500              	 .cfi_startproc
 501              	 
 502              	 
 503 0000 90B5     	 push {r4,r7,lr}
 504              	.LCFI40:
 505              	 .cfi_def_cfa_offset 12
 506              	 .cfi_offset 4,-12
 507              	 .cfi_offset 7,-8
 508              	 .cfi_offset 14,-4
 509 0002 87B0     	 sub sp,sp,#28
 510              	.LCFI41:
 511              	 .cfi_def_cfa_offset 40
 512 0004 02AF     	 add r7,sp,#8
 513              	.LCFI42:
 514              	 .cfi_def_cfa 7,32
 515 0006 0346     	 mov r3,r0
 516 0008 FB71     	 strb r3,[r7,#7]
 517 000a 0B46     	 mov r3,r1
 518 000c BB71     	 strb r3,[r7,#6]
 519 000e 1346     	 mov r3,r2
 520 0010 7B71     	 strb r3,[r7,#5]
  46:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	uint16_t transferdata[3] = { instruction, reg_address, data };
 521              	 .loc 3 46 0
 522 0012 FB79     	 ldrb r3,[r7,#7]
 523 0014 9BB2     	 uxth r3,r3
 524 0016 3B81     	 strh r3,[r7,#8]
 525 0018 BB79     	 ldrb r3,[r7,#6]
 526 001a 9BB2     	 uxth r3,r3
 527 001c 7B81     	 strh r3,[r7,#10]
 528 001e 7B79     	 ldrb r3,[r7,#5]
 529 0020 9BB2     	 uxth r3,r3
 530 0022 BB81     	 strh r3,[r7,#12]
  47:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	uint8_t data_rd;
  48:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 
  49:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	spi_transfer(spi_master_ch, 0UL, transferdata, transferdata, 3);
 531              	 .loc 3 49 0
 532 0024 094B     	 ldr r3,.L20
 533 0026 1968     	 ldr r1,[r3]
 534 0028 07F10802 	 add r2,r7,#8
 535 002c 07F10804 	 add r4,r7,#8
 536 0030 0323     	 movs r3,#3
 537 0032 0093     	 str r3,[sp]
 538 0034 0846     	 mov r0,r1
 539 0036 0021     	 movs r1,#0
 540 0038 2346     	 mov r3,r4
 541 003a FFF7FEFF 	 bl spi_transfer
  50:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	data_rd = (uint8_t)transferdata[2];
 542              	 .loc 3 50 0
 543 003e BB89     	 ldrh r3,[r7,#12]
 544 0040 FB73     	 strb r3,[r7,#15]
  51:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	return data_rd;
 545              	 .loc 3 51 0
 546 0042 FB7B     	 ldrb r3,[r7,#15]
  52:../Libraries/CMSIS/TDA5340-C/tda5340.c **** }
 547              	 .loc 3 52 0
 548 0044 1846     	 mov r0,r3
 549 0046 1437     	 adds r7,r7,#20
 550              	.LCFI43:
 551              	 .cfi_def_cfa_offset 12
 552 0048 BD46     	 mov sp,r7
 553              	.LCFI44:
 554              	 .cfi_def_cfa_register 13
 555              	 
 556 004a 90BD     	 pop {r4,r7,pc}
 557              	.L21:
 558              	 .align 2
 559              	.L20:
 560 004c 00000000 	 .word spi_master_ch
 561              	 .cfi_endproc
 562              	.LFE236:
 564              	 .section .text.tda5340_transmit,"ax",%progbits
 565              	 .align 2
 566              	 .global tda5340_transmit
 567              	 .thumb
 568              	 .thumb_func
 570              	tda5340_transmit:
 571              	.LFB237:
  53:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 
  54:../Libraries/CMSIS/TDA5340-C/tda5340.c **** uint8_t tda5340_transmit(char *data, uint8_t length) {
 572              	 .loc 3 54 0
 573              	 .cfi_startproc
 574              	 
 575              	 
 576 0000 80B5     	 push {r7,lr}
 577              	.LCFI45:
 578              	 .cfi_def_cfa_offset 8
 579              	 .cfi_offset 7,-8
 580              	 .cfi_offset 14,-4
 581 0002 82B0     	 sub sp,sp,#8
 582              	.LCFI46:
 583              	 .cfi_def_cfa_offset 16
 584 0004 00AF     	 add r7,sp,#0
 585              	.LCFI47:
 586              	 .cfi_def_cfa_register 7
 587 0006 7860     	 str r0,[r7,#4]
 588 0008 0B46     	 mov r3,r1
 589 000a FB70     	 strb r3,[r7,#3]
  55:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	tda5340_set_mode_and_config(SLEEP_MODE);
 590              	 .loc 3 55 0
 591 000c 0020     	 movs r0,#0
 592 000e FFF7FEFF 	 bl tda5340_set_mode_and_config
  56:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	tda5340_fifo_rw(1, data, &length);
 593              	 .loc 3 56 0
 594 0012 FB1C     	 adds r3,r7,#3
 595 0014 0120     	 movs r0,#1
 596 0016 7968     	 ldr r1,[r7,#4]
 597 0018 1A46     	 mov r2,r3
 598 001a FFF7FEFF 	 bl tda5340_fifo_rw
  57:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	tda5340_set_mode_and_config(TRANSMIT_MODE);
 599              	 .loc 3 57 0
 600 001e 0320     	 movs r0,#3
 601 0020 FFF7FEFF 	 bl tda5340_set_mode_and_config
  58:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 
  59:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	return 0;
 602              	 .loc 3 59 0
 603 0024 0023     	 movs r3,#0
  60:../Libraries/CMSIS/TDA5340-C/tda5340.c **** }
 604              	 .loc 3 60 0
 605 0026 1846     	 mov r0,r3
 606 0028 0837     	 adds r7,r7,#8
 607              	.LCFI48:
 608              	 .cfi_def_cfa_offset 8
 609 002a BD46     	 mov sp,r7
 610              	.LCFI49:
 611              	 .cfi_def_cfa_register 13
 612              	 
 613 002c 80BD     	 pop {r7,pc}
 614              	 .cfi_endproc
 615              	.LFE237:
 617 002e 00BF     	 .section .text.tda5340_receive,"ax",%progbits
 618              	 .align 2
 619              	 .global tda5340_receive
 620              	 .thumb
 621              	 .thumb_func
 623              	tda5340_receive:
 624              	.LFB238:
  61:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 
  62:../Libraries/CMSIS/TDA5340-C/tda5340.c **** uint8_t tda5340_receive(char *data, uint8_t *length) {
 625              	 .loc 3 62 0
 626              	 .cfi_startproc
 627              	 
 628              	 
 629 0000 80B5     	 push {r7,lr}
 630              	.LCFI50:
 631              	 .cfi_def_cfa_offset 8
 632              	 .cfi_offset 7,-8
 633              	 .cfi_offset 14,-4
 634 0002 84B0     	 sub sp,sp,#16
 635              	.LCFI51:
 636              	 .cfi_def_cfa_offset 24
 637 0004 00AF     	 add r7,sp,#0
 638              	.LCFI52:
 639              	 .cfi_def_cfa_register 7
 640 0006 7860     	 str r0,[r7,#4]
 641 0008 3960     	 str r1,[r7]
  63:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	uint8_t error = tda5340_fifo_rw(0, data, length);
 642              	 .loc 3 63 0
 643 000a 0020     	 movs r0,#0
 644 000c 7968     	 ldr r1,[r7,#4]
 645 000e 3A68     	 ldr r2,[r7]
 646 0010 FFF7FEFF 	 bl tda5340_fifo_rw
 647 0014 0346     	 mov r3,r0
 648 0016 FB73     	 strb r3,[r7,#15]
  64:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	data[*length] = 0;
 649              	 .loc 3 64 0
 650 0018 3B68     	 ldr r3,[r7]
 651 001a 1B78     	 ldrb r3,[r3]
 652 001c 1A46     	 mov r2,r3
 653 001e 7B68     	 ldr r3,[r7,#4]
 654 0020 1344     	 add r3,r3,r2
 655 0022 0022     	 movs r2,#0
 656 0024 1A70     	 strb r2,[r3]
  65:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	return error;
 657              	 .loc 3 65 0
 658 0026 FB7B     	 ldrb r3,[r7,#15]
  66:../Libraries/CMSIS/TDA5340-C/tda5340.c **** }
 659              	 .loc 3 66 0
 660 0028 1846     	 mov r0,r3
 661 002a 1037     	 adds r7,r7,#16
 662              	.LCFI53:
 663              	 .cfi_def_cfa_offset 8
 664 002c BD46     	 mov sp,r7
 665              	.LCFI54:
 666              	 .cfi_def_cfa_register 13
 667              	 
 668 002e 80BD     	 pop {r7,pc}
 669              	 .cfi_endproc
 670              	.LFE238:
 672              	 .section .text.tda5340_fifo_rw,"ax",%progbits
 673              	 .align 2
 674              	 .global tda5340_fifo_rw
 675              	 .thumb
 676              	 .thumb_func
 678              	tda5340_fifo_rw:
 679              	.LFB239:
  67:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 
  68:../Libraries/CMSIS/TDA5340-C/tda5340.c **** uint8_t tda5340_fifo_rw(uint8_t wnr, char *data, uint8_t *length) {
 680              	 .loc 3 68 0
 681              	 .cfi_startproc
 682              	 
 683              	 
 684 0000 90B5     	 push {r4,r7,lr}
 685              	.LCFI55:
 686              	 .cfi_def_cfa_offset 12
 687              	 .cfi_offset 4,-12
 688              	 .cfi_offset 7,-8
 689              	 .cfi_offset 14,-4
 690 0002 9BB0     	 sub sp,sp,#108
 691              	.LCFI56:
 692              	 .cfi_def_cfa_offset 120
 693 0004 02AF     	 add r7,sp,#8
 694              	.LCFI57:
 695              	 .cfi_def_cfa 7,112
 696 0006 0346     	 mov r3,r0
 697 0008 B960     	 str r1,[r7,#8]
 698 000a 7A60     	 str r2,[r7,#4]
 699 000c FB73     	 strb r3,[r7,#15]
  69:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	uint8_t length_local     = *length;
 700              	 .loc 3 69 0
 701 000e 7B68     	 ldr r3,[r7,#4]
 702 0010 1B78     	 ldrb r3,[r3]
 703 0012 87F85F30 	 strb r3,[r7,#95]
  70:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	uint8_t transferdata[66] = { 0 };
 704              	 .loc 3 70 0
 705 0016 07F11403 	 add r3,r7,#20
 706 001a 4222     	 movs r2,#66
 707 001c 1846     	 mov r0,r3
 708 001e 0021     	 movs r1,#0
 709 0020 FFF7FEFF 	 bl memset
  71:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	uint16_t crc             = 0x1D0F;
 710              	 .loc 3 71 0
 711 0024 41F60F53 	 movw r3,#7439
 712 0028 A7F85C30 	 strh r3,[r7,#92]
  72:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	uint8_t ctr              = 0, index = 2, crc_rec;
 713              	 .loc 3 72 0
 714 002c 0023     	 movs r3,#0
 715 002e 87F85B30 	 strb r3,[r7,#91]
 716 0032 0223     	 movs r3,#2
 717 0034 87F85A30 	 strb r3,[r7,#90]
  73:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 
  74:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	// Write to FIFO
  75:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	if (wnr) {
 718              	 .loc 3 75 0
 719 0038 FB7B     	 ldrb r3,[r7,#15]
 720 003a 002B     	 cmp r3,#0
 721 003c 00F08580 	 beq .L27
 722              	.LBB2:
  76:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 		if (length_local > 25) length_local = 25;
 723              	 .loc 3 76 0
 724 0040 97F85F30 	 ldrb r3,[r7,#95]
 725 0044 192B     	 cmp r3,#25
 726 0046 02D9     	 bls .L28
 727              	 .loc 3 76 0 is_stmt 0 discriminator 1
 728 0048 1923     	 movs r3,#25
 729 004a 87F85F30 	 strb r3,[r7,#95]
 730              	.L28:
  77:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 
  78:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 		transferdata[0] = 0x06;
 731              	 .loc 3 78 0 is_stmt 1
 732 004e 0623     	 movs r3,#6
 733 0050 3B75     	 strb r3,[r7,#20]
  79:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 		transferdata[1] = ((length_local + 8) * 8) - 1; // 3 Bytes Runin, 2 Bytes Wake-Up, 1 Byte Payload
 734              	 .loc 3 79 0
 735 0052 97F85F30 	 ldrb r3,[r7,#95]
 736 0056 0833     	 adds r3,r3,#8
 737 0058 DBB2     	 uxtb r3,r3
 738 005a DB00     	 lsls r3,r3,#3
 739 005c DBB2     	 uxtb r3,r3
 740 005e 013B     	 subs r3,r3,#1
 741 0060 DBB2     	 uxtb r3,r3
 742 0062 7B75     	 strb r3,[r7,#21]
  80:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 		transferdata[2] = 0x00;
 743              	 .loc 3 80 0
 744 0064 0023     	 movs r3,#0
 745 0066 BB75     	 strb r3,[r7,#22]
  81:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 		transferdata[3] = 0x00;
 746              	 .loc 3 81 0
 747 0068 0023     	 movs r3,#0
 748 006a FB75     	 strb r3,[r7,#23]
  82:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 		transferdata[4] = 0x00;
 749              	 .loc 3 82 0
 750 006c 0023     	 movs r3,#0
 751 006e 3B76     	 strb r3,[r7,#24]
  83:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 		transferdata[5] = 0x2D;
 752              	 .loc 3 83 0
 753 0070 2D23     	 movs r3,#45
 754 0072 7B76     	 strb r3,[r7,#25]
  84:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 		transferdata[6] = 0xD4;
 755              	 .loc 3 84 0
 756 0074 D423     	 movs r3,#212
 757 0076 BB76     	 strb r3,[r7,#26]
  85:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 		transferdata[7] = length_local;
 758              	 .loc 3 85 0
 759 0078 97F85F30 	 ldrb r3,[r7,#95]
 760 007c FB76     	 strb r3,[r7,#27]
  86:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 		crc             = crc16(crc, length_local);
 761              	 .loc 3 86 0
 762 007e B7F85C20 	 ldrh r2,[r7,#92]
 763 0082 97F85F30 	 ldrb r3,[r7,#95]
 764 0086 1046     	 mov r0,r2
 765 0088 1946     	 mov r1,r3
 766 008a FFF7FEFF 	 bl crc16
 767 008e 0346     	 mov r3,r0
 768 0090 A7F85C30 	 strh r3,[r7,#92]
 769              	.LBB3:
  87:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 
  88:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 		for (uint8_t jj = 8; jj < length_local + 8; jj++) {
 770              	 .loc 3 88 0
 771 0094 0823     	 movs r3,#8
 772 0096 87F85930 	 strb r3,[r7,#89]
 773 009a 21E0     	 b .L29
 774              	.L30:
  89:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 			transferdata[jj] = data[jj - 8];
 775              	 .loc 3 89 0 discriminator 3
 776 009c 97F85930 	 ldrb r3,[r7,#89]
 777 00a0 97F85920 	 ldrb r2,[r7,#89]
 778 00a4 083A     	 subs r2,r2,#8
 779 00a6 B968     	 ldr r1,[r7,#8]
 780 00a8 0A44     	 add r2,r2,r1
 781 00aa 1278     	 ldrb r2,[r2]
 782 00ac 07F16001 	 add r1,r7,#96
 783 00b0 0B44     	 add r3,r3,r1
 784 00b2 03F84C2C 	 strb r2,[r3,#-76]
  90:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 			crc              = crc16(crc, transferdata[jj]);
 785              	 .loc 3 90 0 discriminator 3
 786 00b6 B7F85C20 	 ldrh r2,[r7,#92]
 787 00ba 97F85930 	 ldrb r3,[r7,#89]
 788 00be 07F16001 	 add r1,r7,#96
 789 00c2 0B44     	 add r3,r3,r1
 790 00c4 13F84C3C 	 ldrb r3,[r3,#-76]
 791 00c8 1046     	 mov r0,r2
 792 00ca 1946     	 mov r1,r3
 793 00cc FFF7FEFF 	 bl crc16
 794 00d0 0346     	 mov r3,r0
 795 00d2 A7F85C30 	 strh r3,[r7,#92]
  88:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 			transferdata[jj] = data[jj - 8];
 796              	 .loc 3 88 0 discriminator 3
 797 00d6 97F85930 	 ldrb r3,[r7,#89]
 798 00da 0133     	 adds r3,r3,#1
 799 00dc 87F85930 	 strb r3,[r7,#89]
 800              	.L29:
  88:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 			transferdata[jj] = data[jj - 8];
 801              	 .loc 3 88 0 is_stmt 0 discriminator 1
 802 00e0 97F85920 	 ldrb r2,[r7,#89]
 803 00e4 97F85F30 	 ldrb r3,[r7,#95]
 804 00e8 0833     	 adds r3,r3,#8
 805 00ea 9A42     	 cmp r2,r3
 806 00ec D6DB     	 blt .L30
 807              	.LBE3:
  91:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 		}
  92:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 
  93:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 		crc                           ^= 0xFFFF;
 808              	 .loc 3 93 0 is_stmt 1
 809 00ee B7F85C30 	 ldrh r3,[r7,#92]
 810 00f2 DB43     	 mvns r3,r3
 811 00f4 A7F85C30 	 strh r3,[r7,#92]
  94:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 		transferdata[8 + length_local] = (crc >> 8);
 812              	 .loc 3 94 0
 813 00f8 97F85F30 	 ldrb r3,[r7,#95]
 814 00fc 0833     	 adds r3,r3,#8
 815 00fe B7F85C20 	 ldrh r2,[r7,#92]
 816 0102 120A     	 lsrs r2,r2,#8
 817 0104 92B2     	 uxth r2,r2
 818 0106 D2B2     	 uxtb r2,r2
 819 0108 07F16001 	 add r1,r7,#96
 820 010c 0B44     	 add r3,r3,r1
 821 010e 03F84C2C 	 strb r2,[r3,#-76]
  95:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 		transferdata[9 + length_local] = (crc & 0xFF);
 822              	 .loc 3 95 0
 823 0112 97F85F30 	 ldrb r3,[r7,#95]
 824 0116 0933     	 adds r3,r3,#9
 825 0118 B7F85C20 	 ldrh r2,[r7,#92]
 826 011c D2B2     	 uxtb r2,r2
 827 011e 07F16001 	 add r1,r7,#96
 828 0122 0B44     	 add r3,r3,r1
 829 0124 03F84C2C 	 strb r2,[r3,#-76]
  96:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 		spi_transfer(spi_master_ch, 0, transferdata, transferdata, length_local + 10); // FIFO-Order + FI
 830              	 .loc 3 96 0
 831 0128 694B     	 ldr r3,.L39
 832 012a 1968     	 ldr r1,[r3]
 833 012c 97F85F30 	 ldrb r3,[r7,#95]
 834 0130 0A33     	 adds r3,r3,#10
 835 0132 DBB2     	 uxtb r3,r3
 836 0134 07F11402 	 add r2,r7,#20
 837 0138 07F11404 	 add r4,r7,#20
 838 013c 0093     	 str r3,[sp]
 839 013e 0846     	 mov r0,r1
 840 0140 0021     	 movs r1,#0
 841 0142 2346     	 mov r3,r4
 842 0144 FFF7FEFF 	 bl spi_transfer
 843              	.LBE2:
 844 0148 B3E0     	 b .L31
 845              	.L27:
 846              	.LBB4:
  97:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	}
  98:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	// Read from FIFO
  99:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	else {
 100:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 		XMC_SPI_CH_EnableSlaveSelect(spi_master_ch, XMC_SPI_CH_SLAVE_SELECT_0);
 847              	 .loc 3 100 0
 848 014a 614B     	 ldr r3,.L39
 849 014c 1B68     	 ldr r3,[r3]
 850 014e 1846     	 mov r0,r3
 851 0150 4FF48031 	 mov r1,#65536
 852 0154 FFF7FEFF 	 bl XMC_SPI_CH_EnableSlaveSelect
 101:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 
 102:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 		// Readout FIFO
 103:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 		spi_byte(spi_master_ch, 0x04);
 853              	 .loc 3 103 0
 854 0158 5D4B     	 ldr r3,.L39
 855 015a 1B68     	 ldr r3,[r3]
 856 015c 1846     	 mov r0,r3
 857 015e 0421     	 movs r1,#4
 858 0160 FFF7FEFF 	 bl spi_byte
 104:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 
 105:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 		// Evaluate first data frame
 106:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 		length_local = spi_byte(spi_master_ch, 0xFF); // Get number of payload bytes
 859              	 .loc 3 106 0
 860 0164 5A4B     	 ldr r3,.L39
 861 0166 1B68     	 ldr r3,[r3]
 862 0168 1846     	 mov r0,r3
 863 016a FF21     	 movs r1,#255
 864 016c FFF7FEFF 	 bl spi_byte
 865 0170 0346     	 mov r3,r0
 866 0172 87F85F30 	 strb r3,[r7,#95]
 107:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 		crc          = crc16(crc, length_local);
 867              	 .loc 3 107 0
 868 0176 B7F85C20 	 ldrh r2,[r7,#92]
 869 017a 97F85F30 	 ldrb r3,[r7,#95]
 870 017e 1046     	 mov r0,r2
 871 0180 1946     	 mov r1,r3
 872 0182 FFF7FEFF 	 bl crc16
 873 0186 0346     	 mov r3,r0
 874 0188 A7F85C30 	 strh r3,[r7,#92]
 108:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 
 109:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 		if (length_local > 66) length_local = 66;
 875              	 .loc 3 109 0
 876 018c 97F85F30 	 ldrb r3,[r7,#95]
 877 0190 422B     	 cmp r3,#66
 878 0192 02D9     	 bls .L32
 879              	 .loc 3 109 0 is_stmt 0 discriminator 1
 880 0194 4223     	 movs r3,#66
 881 0196 87F85F30 	 strb r3,[r7,#95]
 882              	.L32:
 110:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 
 111:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 		*length = length_local;
 883              	 .loc 3 111 0 is_stmt 1
 884 019a 7B68     	 ldr r3,[r7,#4]
 885 019c 97F85F20 	 ldrb r2,[r7,#95]
 886 01a0 1A70     	 strb r2,[r3]
 112:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 
 113:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 		while (ctr < length_local) {
 887              	 .loc 3 113 0
 888 01a2 36E0     	 b .L33
 889              	.L34:
 114:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 			data[ctr] = spi_byte(spi_master_ch, 0xFF);
 890              	 .loc 3 114 0
 891 01a4 97F85B30 	 ldrb r3,[r7,#91]
 892 01a8 BA68     	 ldr r2,[r7,#8]
 893 01aa D418     	 adds r4,r2,r3
 894 01ac 484B     	 ldr r3,.L39
 895 01ae 1B68     	 ldr r3,[r3]
 896 01b0 1846     	 mov r0,r3
 897 01b2 FF21     	 movs r1,#255
 898 01b4 FFF7FEFF 	 bl spi_byte
 899 01b8 0346     	 mov r3,r0
 900 01ba 2370     	 strb r3,[r4]
 115:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 			crc       = crc16(crc, data[ctr]);
 901              	 .loc 3 115 0
 902 01bc B7F85C10 	 ldrh r1,[r7,#92]
 903 01c0 97F85B30 	 ldrb r3,[r7,#91]
 904 01c4 BA68     	 ldr r2,[r7,#8]
 905 01c6 1344     	 add r3,r3,r2
 906 01c8 1B78     	 ldrb r3,[r3]
 907 01ca 0846     	 mov r0,r1
 908 01cc 1946     	 mov r1,r3
 909 01ce FFF7FEFF 	 bl crc16
 910 01d2 0346     	 mov r3,r0
 911 01d4 A7F85C30 	 strh r3,[r7,#92]
 116:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 
 117:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 			ctr++;
 912              	 .loc 3 117 0
 913 01d8 97F85B30 	 ldrb r3,[r7,#91]
 914 01dc 0133     	 adds r3,r3,#1
 915 01de 87F85B30 	 strb r3,[r7,#91]
 118:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 			index++;
 916              	 .loc 3 118 0
 917 01e2 97F85A30 	 ldrb r3,[r7,#90]
 918 01e6 0133     	 adds r3,r3,#1
 919 01e8 87F85A30 	 strb r3,[r7,#90]
 119:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 
 120:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 			if (index == 0x05) {
 920              	 .loc 3 120 0
 921 01ec 97F85A30 	 ldrb r3,[r7,#90]
 922 01f0 052B     	 cmp r3,#5
 923 01f2 0ED1     	 bne .L33
 121:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 				spi_byte(spi_master_ch, 0xFF);
 924              	 .loc 3 121 0
 925 01f4 364B     	 ldr r3,.L39
 926 01f6 1B68     	 ldr r3,[r3]
 927 01f8 1846     	 mov r0,r3
 928 01fa FF21     	 movs r1,#255
 929 01fc FFF7FEFF 	 bl spi_byte
 122:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 				spi_byte(spi_master_ch, 0x04);
 930              	 .loc 3 122 0
 931 0200 334B     	 ldr r3,.L39
 932 0202 1B68     	 ldr r3,[r3]
 933 0204 1846     	 mov r0,r3
 934 0206 0421     	 movs r1,#4
 935 0208 FFF7FEFF 	 bl spi_byte
 123:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 				index = 1;
 936              	 .loc 3 123 0
 937 020c 0123     	 movs r3,#1
 938 020e 87F85A30 	 strb r3,[r7,#90]
 939              	.L33:
 113:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 			data[ctr] = spi_byte(spi_master_ch, 0xFF);
 940              	 .loc 3 113 0
 941 0212 97F85B20 	 ldrb r2,[r7,#91]
 942 0216 97F85F30 	 ldrb r3,[r7,#95]
 943 021a 9A42     	 cmp r2,r3
 944 021c C2D3     	 bcc .L34
 124:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 			}
 125:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 		}
 126:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 
 127:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 		crc ^= 0xFFFF;
 945              	 .loc 3 127 0
 946 021e B7F85C30 	 ldrh r3,[r7,#92]
 947 0222 DB43     	 mvns r3,r3
 948 0224 A7F85C30 	 strh r3,[r7,#92]
 128:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 
 129:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 		// 2 additional bytes (CRC16) need to be received
 130:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 		crc_rec = spi_byte(spi_master_ch, 0xFF);
 949              	 .loc 3 130 0
 950 0228 294B     	 ldr r3,.L39
 951 022a 1B68     	 ldr r3,[r3]
 952 022c 1846     	 mov r0,r3
 953 022e FF21     	 movs r1,#255
 954 0230 FFF7FEFF 	 bl spi_byte
 955 0234 0346     	 mov r3,r0
 956 0236 87F85830 	 strb r3,[r7,#88]
 131:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 		crc     = crc16(crc, crc_rec);
 957              	 .loc 3 131 0
 958 023a B7F85C20 	 ldrh r2,[r7,#92]
 959 023e 97F85830 	 ldrb r3,[r7,#88]
 960 0242 1046     	 mov r0,r2
 961 0244 1946     	 mov r1,r3
 962 0246 FFF7FEFF 	 bl crc16
 963 024a 0346     	 mov r3,r0
 964 024c A7F85C30 	 strh r3,[r7,#92]
 132:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 
 133:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 		index++;
 965              	 .loc 3 133 0
 966 0250 97F85A30 	 ldrb r3,[r7,#90]
 967 0254 0133     	 adds r3,r3,#1
 968 0256 87F85A30 	 strb r3,[r7,#90]
 134:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 
 135:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 		if (index == 0x05) {
 969              	 .loc 3 135 0
 970 025a 97F85A30 	 ldrb r3,[r7,#90]
 971 025e 052B     	 cmp r3,#5
 972 0260 0ED1     	 bne .L35
 136:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 			spi_byte(spi_master_ch, 0xFF);
 973              	 .loc 3 136 0
 974 0262 1B4B     	 ldr r3,.L39
 975 0264 1B68     	 ldr r3,[r3]
 976 0266 1846     	 mov r0,r3
 977 0268 FF21     	 movs r1,#255
 978 026a FFF7FEFF 	 bl spi_byte
 137:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 			spi_byte(spi_master_ch, 0x04);
 979              	 .loc 3 137 0
 980 026e 184B     	 ldr r3,.L39
 981 0270 1B68     	 ldr r3,[r3]
 982 0272 1846     	 mov r0,r3
 983 0274 0421     	 movs r1,#4
 984 0276 FFF7FEFF 	 bl spi_byte
 138:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 			index = 1;
 985              	 .loc 3 138 0
 986 027a 0123     	 movs r3,#1
 987 027c 87F85A30 	 strb r3,[r7,#90]
 988              	.L35:
 139:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 		}
 140:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 
 141:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 		// Receive last byte and signalize EOF
 142:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 		// USIC0_CH0->TCSR |= (1 << USIC_CH_TCSR_EOF_Pos);
 143:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 		crc_rec = spi_byte(spi_master_ch, 0xFF);
 989              	 .loc 3 143 0
 990 0280 134B     	 ldr r3,.L39
 991 0282 1B68     	 ldr r3,[r3]
 992 0284 1846     	 mov r0,r3
 993 0286 FF21     	 movs r1,#255
 994 0288 FFF7FEFF 	 bl spi_byte
 995 028c 0346     	 mov r3,r0
 996 028e 87F85830 	 strb r3,[r7,#88]
 144:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 		crc     = crc16(crc, crc_rec);
 997              	 .loc 3 144 0
 998 0292 B7F85C20 	 ldrh r2,[r7,#92]
 999 0296 97F85830 	 ldrb r3,[r7,#88]
 1000 029a 1046     	 mov r0,r2
 1001 029c 1946     	 mov r1,r3
 1002 029e FFF7FEFF 	 bl crc16
 1003 02a2 0346     	 mov r3,r0
 1004 02a4 A7F85C30 	 strh r3,[r7,#92]
 145:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 		XMC_SPI_CH_DisableSlaveSelect(spi_master_ch);
 1005              	 .loc 3 145 0
 1006 02a8 094B     	 ldr r3,.L39
 1007 02aa 1B68     	 ldr r3,[r3]
 1008 02ac 1846     	 mov r0,r3
 1009 02ae FFF7FEFF 	 bl XMC_SPI_CH_DisableSlaveSelect
 1010              	.L31:
 1011              	.LBE4:
 146:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	}
 147:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 
 148:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	return wnr ? 0 : (crc && 1);
 1012              	 .loc 3 148 0
 1013 02b2 FB7B     	 ldrb r3,[r7,#15]
 1014 02b4 002B     	 cmp r3,#0
 1015 02b6 05D1     	 bne .L36
 1016              	 .loc 3 148 0 is_stmt 0 discriminator 1
 1017 02b8 B7F85C30 	 ldrh r3,[r7,#92]
 1018 02bc 002B     	 cmp r3,#0
 1019 02be 01D0     	 beq .L36
 1020              	 .loc 3 148 0 discriminator 3
 1021 02c0 0123     	 movs r3,#1
 1022 02c2 00E0     	 b .L37
 1023              	.L36:
 1024              	 .loc 3 148 0 discriminator 4
 1025 02c4 0023     	 movs r3,#0
 1026              	.L37:
 1027              	 .loc 3 148 0 discriminator 6
 1028 02c6 DBB2     	 uxtb r3,r3
 149:../Libraries/CMSIS/TDA5340-C/tda5340.c **** }
 1029              	 .loc 3 149 0 is_stmt 1 discriminator 6
 1030 02c8 1846     	 mov r0,r3
 1031 02ca 6437     	 adds r7,r7,#100
 1032              	.LCFI58:
 1033              	 .cfi_def_cfa_offset 12
 1034 02cc BD46     	 mov sp,r7
 1035              	.LCFI59:
 1036              	 .cfi_def_cfa_register 13
 1037              	 
 1038 02ce 90BD     	 pop {r4,r7,pc}
 1039              	.L40:
 1040              	 .align 2
 1041              	.L39:
 1042 02d0 00000000 	 .word spi_master_ch
 1043              	 .cfi_endproc
 1044              	.LFE239:
 1046              	 .section .text.tda5340_datavalid,"ax",%progbits
 1047              	 .align 2
 1048              	 .global tda5340_datavalid
 1049              	 .thumb
 1050              	 .thumb_func
 1052              	tda5340_datavalid:
 1053              	.LFB240:
 150:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 
 151:../Libraries/CMSIS/TDA5340-C/tda5340.c **** uint8_t tda5340_datavalid(uint8_t reg_address, uint8_t data) {
 1054              	 .loc 3 151 0
 1055              	 .cfi_startproc
 1056              	 
 1057              	 
 1058 0000 80B5     	 push {r7,lr}
 1059              	.LCFI60:
 1060              	 .cfi_def_cfa_offset 8
 1061              	 .cfi_offset 7,-8
 1062              	 .cfi_offset 14,-4
 1063 0002 84B0     	 sub sp,sp,#16
 1064              	.LCFI61:
 1065              	 .cfi_def_cfa_offset 24
 1066 0004 00AF     	 add r7,sp,#0
 1067              	.LCFI62:
 1068              	 .cfi_def_cfa_register 7
 1069 0006 0346     	 mov r3,r0
 1070 0008 0A46     	 mov r2,r1
 1071 000a FB71     	 strb r3,[r7,#7]
 1072 000c 1346     	 mov r3,r2
 1073 000e BB71     	 strb r3,[r7,#6]
 152:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	uint8_t reg   = tda5340_transfer(READ_FROM_CHIP, 0xDF, 0xFF);
 1074              	 .loc 3 152 0
 1075 0010 0320     	 movs r0,#3
 1076 0012 DF21     	 movs r1,#223
 1077 0014 FF22     	 movs r2,#255
 1078 0016 FFF7FEFF 	 bl tda5340_transfer
 1079 001a 0346     	 mov r3,r0
 1080 001c FB73     	 strb r3,[r7,#15]
 153:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	uint8_t value = tda5340_transfer(READ_FROM_CHIP, 0xE0, reg);
 1081              	 .loc 3 153 0
 1082 001e FB7B     	 ldrb r3,[r7,#15]
 1083 0020 0320     	 movs r0,#3
 1084 0022 E021     	 movs r1,#224
 1085 0024 1A46     	 mov r2,r3
 1086 0026 FFF7FEFF 	 bl tda5340_transfer
 1087 002a 0346     	 mov r3,r0
 1088 002c BB73     	 strb r3,[r7,#14]
 154:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	uint8_t chk   = tda5340_transfer(READ_FROM_CHIP, 0xE1, value);
 1089              	 .loc 3 154 0
 1090 002e BB7B     	 ldrb r3,[r7,#14]
 1091 0030 0320     	 movs r0,#3
 1092 0032 E121     	 movs r1,#225
 1093 0034 1A46     	 mov r2,r3
 1094 0036 FFF7FEFF 	 bl tda5340_transfer
 1095 003a 0346     	 mov r3,r0
 1096 003c 7B73     	 strb r3,[r7,#13]
 155:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 
 156:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	return (reg_address == reg) && (data == value) && (chk == (reg ^ value));
 1097              	 .loc 3 156 0
 1098 003e FA79     	 ldrb r2,[r7,#7]
 1099 0040 FB7B     	 ldrb r3,[r7,#15]
 1100 0042 9A42     	 cmp r2,r3
 1101 0044 0CD1     	 bne .L42
 1102              	 .loc 3 156 0 is_stmt 0 discriminator 1
 1103 0046 BA79     	 ldrb r2,[r7,#6]
 1104 0048 BB7B     	 ldrb r3,[r7,#14]
 1105 004a 9A42     	 cmp r2,r3
 1106 004c 08D1     	 bne .L42
 1107              	 .loc 3 156 0 discriminator 3
 1108 004e FA7B     	 ldrb r2,[r7,#15]
 1109 0050 BB7B     	 ldrb r3,[r7,#14]
 1110 0052 5340     	 eors r3,r3,r2
 1111 0054 DBB2     	 uxtb r3,r3
 1112 0056 7A7B     	 ldrb r2,[r7,#13]
 1113 0058 9A42     	 cmp r2,r3
 1114 005a 01D1     	 bne .L42
 1115              	 .loc 3 156 0 discriminator 5
 1116 005c 0123     	 movs r3,#1
 1117 005e 00E0     	 b .L43
 1118              	.L42:
 1119              	 .loc 3 156 0 discriminator 6
 1120 0060 0023     	 movs r3,#0
 1121              	.L43:
 1122              	 .loc 3 156 0 discriminator 8
 1123 0062 DBB2     	 uxtb r3,r3
 157:../Libraries/CMSIS/TDA5340-C/tda5340.c **** }
 1124              	 .loc 3 157 0 is_stmt 1 discriminator 8
 1125 0064 1846     	 mov r0,r3
 1126 0066 1037     	 adds r7,r7,#16
 1127              	.LCFI63:
 1128              	 .cfi_def_cfa_offset 8
 1129 0068 BD46     	 mov sp,r7
 1130              	.LCFI64:
 1131              	 .cfi_def_cfa_register 13
 1132              	 
 1133 006a 80BD     	 pop {r7,pc}
 1134              	 .cfi_endproc
 1135              	.LFE240:
 1137              	 .section .text.tda5340_command,"ax",%progbits
 1138              	 .align 2
 1139              	 .global tda5340_command
 1140              	 .thumb
 1141              	 .thumb_func
 1143              	tda5340_command:
 1144              	.LFB241:
 158:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 
 159:../Libraries/CMSIS/TDA5340-C/tda5340.c **** uint8_t tda5340_command(uint8_t instruction, uint8_t reg_address, uint8_t data) {
 1145              	 .loc 3 159 0
 1146              	 .cfi_startproc
 1147              	 
 1148              	 
 1149 0000 80B5     	 push {r7,lr}
 1150              	.LCFI65:
 1151              	 .cfi_def_cfa_offset 8
 1152              	 .cfi_offset 7,-8
 1153              	 .cfi_offset 14,-4
 1154 0002 84B0     	 sub sp,sp,#16
 1155              	.LCFI66:
 1156              	 .cfi_def_cfa_offset 24
 1157 0004 00AF     	 add r7,sp,#0
 1158              	.LCFI67:
 1159              	 .cfi_def_cfa_register 7
 1160 0006 0346     	 mov r3,r0
 1161 0008 FB71     	 strb r3,[r7,#7]
 1162 000a 0B46     	 mov r3,r1
 1163 000c BB71     	 strb r3,[r7,#6]
 1164 000e 1346     	 mov r3,r2
 1165 0010 7B71     	 strb r3,[r7,#5]
 160:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	uint8_t valid = 0, ctr = 5;
 1166              	 .loc 3 160 0
 1167 0012 0023     	 movs r3,#0
 1168 0014 FB73     	 strb r3,[r7,#15]
 1169 0016 0523     	 movs r3,#5
 1170 0018 BB73     	 strb r3,[r7,#14]
 161:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 
 162:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	while (!valid && ctr--) {
 1171              	 .loc 3 162 0
 1172 001a 0FE0     	 b .L46
 1173              	.L48:
 163:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 		tda5340_transfer(instruction, reg_address, data);
 1174              	 .loc 3 163 0
 1175 001c F979     	 ldrb r1,[r7,#7]
 1176 001e BA79     	 ldrb r2,[r7,#6]
 1177 0020 7B79     	 ldrb r3,[r7,#5]
 1178 0022 0846     	 mov r0,r1
 1179 0024 1146     	 mov r1,r2
 1180 0026 1A46     	 mov r2,r3
 1181 0028 FFF7FEFF 	 bl tda5340_transfer
 164:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 		valid = tda5340_datavalid(reg_address, data);
 1182              	 .loc 3 164 0
 1183 002c BA79     	 ldrb r2,[r7,#6]
 1184 002e 7B79     	 ldrb r3,[r7,#5]
 1185 0030 1046     	 mov r0,r2
 1186 0032 1946     	 mov r1,r3
 1187 0034 FFF7FEFF 	 bl tda5340_datavalid
 1188 0038 0346     	 mov r3,r0
 1189 003a FB73     	 strb r3,[r7,#15]
 1190              	.L46:
 162:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 		tda5340_transfer(instruction, reg_address, data);
 1191              	 .loc 3 162 0
 1192 003c FB7B     	 ldrb r3,[r7,#15]
 1193 003e 002B     	 cmp r3,#0
 1194 0040 04D1     	 bne .L47
 162:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 		tda5340_transfer(instruction, reg_address, data);
 1195              	 .loc 3 162 0 is_stmt 0 discriminator 1
 1196 0042 BB7B     	 ldrb r3,[r7,#14]
 1197 0044 5A1E     	 subs r2,r3,#1
 1198 0046 BA73     	 strb r2,[r7,#14]
 1199 0048 002B     	 cmp r3,#0
 1200 004a E7D1     	 bne .L48
 1201              	.L47:
 165:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	}
 166:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 
 167:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	return valid;
 1202              	 .loc 3 167 0 is_stmt 1
 1203 004c FB7B     	 ldrb r3,[r7,#15]
 168:../Libraries/CMSIS/TDA5340-C/tda5340.c **** }
 1204              	 .loc 3 168 0
 1205 004e 1846     	 mov r0,r3
 1206 0050 1037     	 adds r7,r7,#16
 1207              	.LCFI68:
 1208              	 .cfi_def_cfa_offset 8
 1209 0052 BD46     	 mov sp,r7
 1210              	.LCFI69:
 1211              	 .cfi_def_cfa_register 13
 1212              	 
 1213 0054 80BD     	 pop {r7,pc}
 1214              	 .cfi_endproc
 1215              	.LFE241:
 1217 0056 00BF     	 .section .text.tda5340_set_page,"ax",%progbits
 1218              	 .align 2
 1219              	 .global tda5340_set_page
 1220              	 .thumb
 1221              	 .thumb_func
 1223              	tda5340_set_page:
 1224              	.LFB242:
 169:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 
 170:../Libraries/CMSIS/TDA5340-C/tda5340.c **** void tda5340_set_page(uint8_t page) {
 1225              	 .loc 3 170 0
 1226              	 .cfi_startproc
 1227              	 
 1228              	 
 1229 0000 80B5     	 push {r7,lr}
 1230              	.LCFI70:
 1231              	 .cfi_def_cfa_offset 8
 1232              	 .cfi_offset 7,-8
 1233              	 .cfi_offset 14,-4
 1234 0002 82B0     	 sub sp,sp,#8
 1235              	.LCFI71:
 1236              	 .cfi_def_cfa_offset 16
 1237 0004 00AF     	 add r7,sp,#0
 1238              	.LCFI72:
 1239              	 .cfi_def_cfa_register 7
 1240 0006 0346     	 mov r3,r0
 1241 0008 FB71     	 strb r3,[r7,#7]
 171:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	if (page < 4) {
 1242              	 .loc 3 171 0
 1243 000a FB79     	 ldrb r3,[r7,#7]
 1244 000c 032B     	 cmp r3,#3
 1245 000e 05D8     	 bhi .L50
 172:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 		tda5340_transfer(WRITE_TO_CHIP, SFRPAGE, page);
 1246              	 .loc 3 172 0
 1247 0010 FB79     	 ldrb r3,[r7,#7]
 1248 0012 0220     	 movs r0,#2
 1249 0014 A021     	 movs r1,#160
 1250 0016 1A46     	 mov r2,r3
 1251 0018 FFF7FEFF 	 bl tda5340_transfer
 1252              	.L50:
 173:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	}
 174:../Libraries/CMSIS/TDA5340-C/tda5340.c **** }
 1253              	 .loc 3 174 0
 1254 001c 0837     	 adds r7,r7,#8
 1255              	.LCFI73:
 1256              	 .cfi_def_cfa_offset 8
 1257 001e BD46     	 mov sp,r7
 1258              	.LCFI74:
 1259              	 .cfi_def_cfa_register 13
 1260              	 
 1261 0020 80BD     	 pop {r7,pc}
 1262              	 .cfi_endproc
 1263              	.LFE242:
 1265 0022 00BF     	 .section .text.tda5340_set_channels,"ax",%progbits
 1266              	 .align 2
 1267              	 .global tda5340_set_channels
 1268              	 .thumb
 1269              	 .thumb_func
 1271              	tda5340_set_channels:
 1272              	.LFB243:
 175:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 
 176:../Libraries/CMSIS/TDA5340-C/tda5340.c **** void tda5340_set_channels(uint8_t noc, uint8_t mod) {
 1273              	 .loc 3 176 0
 1274              	 .cfi_startproc
 1275              	 
 1276              	 
 1277 0000 80B5     	 push {r7,lr}
 1278              	.LCFI75:
 1279              	 .cfi_def_cfa_offset 8
 1280              	 .cfi_offset 7,-8
 1281              	 .cfi_offset 14,-4
 1282 0002 84B0     	 sub sp,sp,#16
 1283              	.LCFI76:
 1284              	 .cfi_def_cfa_offset 24
 1285 0004 00AF     	 add r7,sp,#0
 1286              	.LCFI77:
 1287              	 .cfi_def_cfa_register 7
 1288 0006 0346     	 mov r3,r0
 1289 0008 0A46     	 mov r2,r1
 1290 000a FB71     	 strb r3,[r7,#7]
 1291 000c 1346     	 mov r3,r2
 1292 000e BB71     	 strb r3,[r7,#6]
 177:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	uint8_t nocmod;
 178:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	nocmod = 0x10 | ((noc & 0x03) << 2) | (mod & 0x03);
 1293              	 .loc 3 178 0
 1294 0010 FB79     	 ldrb r3,[r7,#7]
 1295 0012 03F00303 	 and r3,r3,#3
 1296 0016 9B00     	 lsls r3,r3,#2
 1297 0018 DBB2     	 uxtb r3,r3
 1298 001a 43F01003 	 orr r3,r3,#16
 1299 001e DAB2     	 uxtb r2,r3
 1300 0020 BB79     	 ldrb r3,[r7,#6]
 1301 0022 03F00303 	 and r3,r3,#3
 1302 0026 DBB2     	 uxtb r3,r3
 1303 0028 1343     	 orrs r3,r3,r2
 1304 002a DBB2     	 uxtb r3,r3
 1305 002c FB73     	 strb r3,[r7,#15]
 179:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 
 180:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	tda5340_transfer(WRITE_TO_CHIP, A_CHCFG, nocmod);
 1306              	 .loc 3 180 0
 1307 002e FB7B     	 ldrb r3,[r7,#15]
 1308 0030 0220     	 movs r0,#2
 1309 0032 5E21     	 movs r1,#94
 1310 0034 1A46     	 mov r2,r3
 1311 0036 FFF7FEFF 	 bl tda5340_transfer
 181:../Libraries/CMSIS/TDA5340-C/tda5340.c **** }
 1312              	 .loc 3 181 0
 1313 003a 1037     	 adds r7,r7,#16
 1314              	.LCFI78:
 1315              	 .cfi_def_cfa_offset 8
 1316 003c BD46     	 mov sp,r7
 1317              	.LCFI79:
 1318              	 .cfi_def_cfa_register 13
 1319              	 
 1320 003e 80BD     	 pop {r7,pc}
 1321              	 .cfi_endproc
 1322              	.LFE243:
 1324              	 .section .text.tda5340_set_mode_and_config,"ax",%progbits
 1325              	 .align 2
 1326              	 .global tda5340_set_mode_and_config
 1327              	 .thumb
 1328              	 .thumb_func
 1330              	tda5340_set_mode_and_config:
 1331              	.LFB244:
 182:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 
 183:../Libraries/CMSIS/TDA5340-C/tda5340.c **** void tda5340_set_mode_and_config(uint8_t mode) {
 1332              	 .loc 3 183 0
 1333              	 .cfi_startproc
 1334              	 
 1335              	 
 1336 0000 80B5     	 push {r7,lr}
 1337              	.LCFI80:
 1338              	 .cfi_def_cfa_offset 8
 1339              	 .cfi_offset 7,-8
 1340              	 .cfi_offset 14,-4
 1341 0002 84B0     	 sub sp,sp,#16
 1342              	.LCFI81:
 1343              	 .cfi_def_cfa_offset 24
 1344 0004 00AF     	 add r7,sp,#0
 1345              	.LCFI82:
 1346              	 .cfi_def_cfa_register 7
 1347 0006 0346     	 mov r3,r0
 1348 0008 FB71     	 strb r3,[r7,#7]
 184:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	uint8_t transferbit = (mode & 0x03);
 1349              	 .loc 3 184 0
 1350 000a FB79     	 ldrb r3,[r7,#7]
 1351 000c 03F00303 	 and r3,r3,#3
 1352 0010 FB73     	 strb r3,[r7,#15]
 185:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 
 186:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	// Transmit mode config
 187:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	if (mode == 3) {
 1353              	 .loc 3 187 0
 1354 0012 FB79     	 ldrb r3,[r7,#7]
 1355 0014 032B     	 cmp r3,#3
 1356 0016 03D1     	 bne .L54
 188:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 		transferbit |= 0x04; // Set Config B active
 1357              	 .loc 3 188 0
 1358 0018 FB7B     	 ldrb r3,[r7,#15]
 1359 001a 43F00403 	 orr r3,r3,#4
 1360 001e FB73     	 strb r3,[r7,#15]
 1361              	.L54:
 189:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	}
 190:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 
 191:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	tda5340_transfer(WRITE_TO_CHIP, CMC, 0x10 | transferbit);
 1362              	 .loc 3 191 0
 1363 0020 FB7B     	 ldrb r3,[r7,#15]
 1364 0022 43F01003 	 orr r3,r3,#16
 1365 0026 DBB2     	 uxtb r3,r3
 1366 0028 0220     	 movs r0,#2
 1367 002a CA21     	 movs r1,#202
 1368 002c 1A46     	 mov r2,r3
 1369 002e FFF7FEFF 	 bl tda5340_transfer
 192:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 
 193:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	if (mode & (1 << 2)) {
 1370              	 .loc 3 193 0
 1371 0032 FB79     	 ldrb r3,[r7,#7]
 1372 0034 03F00403 	 and r3,r3,#4
 1373 0038 002B     	 cmp r3,#0
 1374 003a 04D0     	 beq .L55
 194:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 		// Set Pins for deep-sleep-mode
 195:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 		XMC_GPIO_SetOutputLow(TDA5340_PON_PORT, TDA5340_PON_PIN);
 1375              	 .loc 3 195 0
 1376 003c 0548     	 ldr r0,.L57
 1377 003e 0B21     	 movs r1,#11
 1378 0040 FFF7FEFF 	 bl XMC_GPIO_SetOutputLow
 1379 0044 03E0     	 b .L53
 1380              	.L55:
 196:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	}
 197:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	else {
 198:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 		XMC_GPIO_SetOutputHigh(TDA5340_PON_PORT, TDA5340_PON_PIN);
 1381              	 .loc 3 198 0
 1382 0046 0348     	 ldr r0,.L57
 1383 0048 0B21     	 movs r1,#11
 1384 004a FFF7FEFF 	 bl XMC_GPIO_SetOutputHigh
 1385              	.L53:
 199:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	}
 200:../Libraries/CMSIS/TDA5340-C/tda5340.c **** }
 1386              	 .loc 3 200 0
 1387 004e 1037     	 adds r7,r7,#16
 1388              	.LCFI83:
 1389              	 .cfi_def_cfa_offset 8
 1390 0050 BD46     	 mov sp,r7
 1391              	.LCFI84:
 1392              	 .cfi_def_cfa_register 13
 1393              	 
 1394 0052 80BD     	 pop {r7,pc}
 1395              	.L58:
 1396              	 .align 2
 1397              	.L57:
 1398 0054 00800248 	 .word 1208123392
 1399              	 .cfi_endproc
 1400              	.LFE244:
 1402              	 .section .text.tda5340_interrupt_readout,"ax",%progbits
 1403              	 .align 2
 1404              	 .global tda5340_interrupt_readout
 1405              	 .thumb
 1406              	 .thumb_func
 1408              	tda5340_interrupt_readout:
 1409              	.LFB245:
 201:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 
 202:../Libraries/CMSIS/TDA5340-C/tda5340.c **** uint32_t tda5340_interrupt_readout(void) {
 1410              	 .loc 3 202 0
 1411              	 .cfi_startproc
 1412              	 
 1413              	 
 1414 0000 80B5     	 push {r7,lr}
 1415              	.LCFI85:
 1416              	 .cfi_def_cfa_offset 8
 1417              	 .cfi_offset 7,-8
 1418              	 .cfi_offset 14,-4
 1419 0002 82B0     	 sub sp,sp,#8
 1420              	.LCFI86:
 1421              	 .cfi_def_cfa_offset 16
 1422 0004 00AF     	 add r7,sp,#0
 1423              	.LCFI87:
 1424              	 .cfi_def_cfa_register 7
 203:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	uint32_t interrupts = 0;
 1425              	 .loc 3 203 0
 1426 0006 0023     	 movs r3,#0
 1427 0008 7B60     	 str r3,[r7,#4]
 204:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	interrupts |= tda5340_transfer(READ_FROM_CHIP, IS2, 0xFF) << 16;
 1428              	 .loc 3 204 0
 1429 000a 0320     	 movs r0,#3
 1430 000c D321     	 movs r1,#211
 1431 000e FF22     	 movs r2,#255
 1432 0010 FFF7FEFF 	 bl tda5340_transfer
 1433 0014 0346     	 mov r3,r0
 1434 0016 1B04     	 lsls r3,r3,#16
 1435 0018 1A46     	 mov r2,r3
 1436 001a 7B68     	 ldr r3,[r7,#4]
 1437 001c 1343     	 orrs r3,r3,r2
 1438 001e 7B60     	 str r3,[r7,#4]
 205:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	interrupts |= tda5340_transfer(READ_FROM_CHIP, IS1, 0xFF) << 8;
 1439              	 .loc 3 205 0
 1440 0020 0320     	 movs r0,#3
 1441 0022 D521     	 movs r1,#213
 1442 0024 FF22     	 movs r2,#255
 1443 0026 FFF7FEFF 	 bl tda5340_transfer
 1444 002a 0346     	 mov r3,r0
 1445 002c 1B02     	 lsls r3,r3,#8
 1446 002e 1A46     	 mov r2,r3
 1447 0030 7B68     	 ldr r3,[r7,#4]
 1448 0032 1343     	 orrs r3,r3,r2
 1449 0034 7B60     	 str r3,[r7,#4]
 206:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	interrupts |= tda5340_transfer(READ_FROM_CHIP, IS0, 0xFF);
 1450              	 .loc 3 206 0
 1451 0036 0320     	 movs r0,#3
 1452 0038 D421     	 movs r1,#212
 1453 003a FF22     	 movs r2,#255
 1454 003c FFF7FEFF 	 bl tda5340_transfer
 1455 0040 0346     	 mov r3,r0
 1456 0042 1A46     	 mov r2,r3
 1457 0044 7B68     	 ldr r3,[r7,#4]
 1458 0046 1343     	 orrs r3,r3,r2
 1459 0048 7B60     	 str r3,[r7,#4]
 207:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	return interrupts;
 1460              	 .loc 3 207 0
 1461 004a 7B68     	 ldr r3,[r7,#4]
 208:../Libraries/CMSIS/TDA5340-C/tda5340.c **** }
 1462              	 .loc 3 208 0
 1463 004c 1846     	 mov r0,r3
 1464 004e 0837     	 adds r7,r7,#8
 1465              	.LCFI88:
 1466              	 .cfi_def_cfa_offset 8
 1467 0050 BD46     	 mov sp,r7
 1468              	.LCFI89:
 1469              	 .cfi_def_cfa_register 13
 1470              	 
 1471 0052 80BD     	 pop {r7,pc}
 1472              	 .cfi_endproc
 1473              	.LFE245:
 1475              	 .section .text.tda5340_get_serial_number,"ax",%progbits
 1476              	 .align 2
 1477              	 .global tda5340_get_serial_number
 1478              	 .thumb
 1479              	 .thumb_func
 1481              	tda5340_get_serial_number:
 1482              	.LFB246:
 209:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 
 210:../Libraries/CMSIS/TDA5340-C/tda5340.c **** uint32_t tda5340_get_serial_number(void) {
 1483              	 .loc 3 210 0
 1484              	 .cfi_startproc
 1485              	 
 1486              	 
 1487 0000 80B5     	 push {r7,lr}
 1488              	.LCFI90:
 1489              	 .cfi_def_cfa_offset 8
 1490              	 .cfi_offset 7,-8
 1491              	 .cfi_offset 14,-4
 1492 0002 82B0     	 sub sp,sp,#8
 1493              	.LCFI91:
 1494              	 .cfi_def_cfa_offset 16
 1495 0004 00AF     	 add r7,sp,#0
 1496              	.LCFI92:
 1497              	 .cfi_def_cfa_register 7
 211:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	uint32_t sn = 0;
 1498              	 .loc 3 211 0
 1499 0006 0023     	 movs r3,#0
 1500 0008 7B60     	 str r3,[r7,#4]
 1501              	.LBB5:
 212:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 
 213:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	for (uint8_t i = 0; i < 4; i++) {
 1502              	 .loc 3 213 0
 1503 000a 0023     	 movs r3,#0
 1504 000c FB70     	 strb r3,[r7,#3]
 1505 000e 15E0     	 b .L62
 1506              	.L63:
 214:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 		sn <<= 8;
 1507              	 .loc 3 214 0 discriminator 3
 1508 0010 7B68     	 ldr r3,[r7,#4]
 1509 0012 1B02     	 lsls r3,r3,#8
 1510 0014 7B60     	 str r3,[r7,#4]
 215:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 		sn  |= tda5340_transfer(READ_FROM_CHIP, SN0 + i, sn >> 8);
 1511              	 .loc 3 215 0 discriminator 3
 1512 0016 FB78     	 ldrb r3,[r7,#3]
 1513 0018 1E3B     	 subs r3,r3,#30
 1514 001a DAB2     	 uxtb r2,r3
 1515 001c 7B68     	 ldr r3,[r7,#4]
 1516 001e 1B0A     	 lsrs r3,r3,#8
 1517 0020 DBB2     	 uxtb r3,r3
 1518 0022 0320     	 movs r0,#3
 1519 0024 1146     	 mov r1,r2
 1520 0026 1A46     	 mov r2,r3
 1521 0028 FFF7FEFF 	 bl tda5340_transfer
 1522 002c 0346     	 mov r3,r0
 1523 002e 1A46     	 mov r2,r3
 1524 0030 7B68     	 ldr r3,[r7,#4]
 1525 0032 1343     	 orrs r3,r3,r2
 1526 0034 7B60     	 str r3,[r7,#4]
 213:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 		sn <<= 8;
 1527              	 .loc 3 213 0 discriminator 3
 1528 0036 FB78     	 ldrb r3,[r7,#3]
 1529 0038 0133     	 adds r3,r3,#1
 1530 003a FB70     	 strb r3,[r7,#3]
 1531              	.L62:
 213:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 		sn <<= 8;
 1532              	 .loc 3 213 0 is_stmt 0 discriminator 1
 1533 003c FB78     	 ldrb r3,[r7,#3]
 1534 003e 032B     	 cmp r3,#3
 1535 0040 E6D9     	 bls .L63
 1536              	.LBE5:
 216:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	}
 217:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 
 218:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	return sn;
 1537              	 .loc 3 218 0 is_stmt 1
 1538 0042 7B68     	 ldr r3,[r7,#4]
 219:../Libraries/CMSIS/TDA5340-C/tda5340.c **** }
 1539              	 .loc 3 219 0
 1540 0044 1846     	 mov r0,r3
 1541 0046 0837     	 adds r7,r7,#8
 1542              	.LCFI93:
 1543              	 .cfi_def_cfa_offset 8
 1544 0048 BD46     	 mov sp,r7
 1545              	.LCFI94:
 1546              	 .cfi_def_cfa_register 13
 1547              	 
 1548 004a 80BD     	 pop {r7,pc}
 1549              	 .cfi_endproc
 1550              	.LFE246:
 1552              	 .section .text.tda5340_init,"ax",%progbits
 1553              	 .align 2
 1554              	 .global tda5340_init
 1555              	 .thumb
 1556              	 .thumb_func
 1558              	tda5340_init:
 1559              	.LFB247:
 220:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 
 221:../Libraries/CMSIS/TDA5340-C/tda5340.c **** void tda5340_init(void) {
 1560              	 .loc 3 221 0
 1561              	 .cfi_startproc
 1562              	 
 1563              	 
 1564 0000 80B5     	 push {r7,lr}
 1565              	.LCFI95:
 1566              	 .cfi_def_cfa_offset 8
 1567              	 .cfi_offset 7,-8
 1568              	 .cfi_offset 14,-4
 1569 0002 00AF     	 add r7,sp,#0
 1570              	.LCFI96:
 1571              	 .cfi_def_cfa_register 7
 222:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	// Read interrupt registers to force NINT high
 223:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	tda5340_interrupt_readout();
 1572              	 .loc 3 223 0
 1573 0004 FFF7FEFF 	 bl tda5340_interrupt_readout
 224:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 
 225:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	// Set chip controls (Enable brownout detector, go to sleep mode, only use config A)
 226:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	tda5340_command(WRITE_TO_CHIP, CMC, (1 << 4));
 1574              	 .loc 3 226 0
 1575 0008 0220     	 movs r0,#2
 1576 000a CA21     	 movs r1,#202
 1577 000c 1022     	 movs r2,#16
 1578 000e FFF7FEFF 	 bl tda5340_command
 227:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 
 228:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	// Set common registers
 229:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	// Clock output 100 kHz but not enabled
 230:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	tda5340_command(WRITE_TO_CHIP, CLKOUT0, 0x6E); //Clock Divider Register 0
 1579              	 .loc 3 230 0
 1580 0012 0220     	 movs r0,#2
 1581 0014 A721     	 movs r1,#167
 1582 0016 6E22     	 movs r2,#110
 1583 0018 FFF7FEFF 	 bl tda5340_command
 231:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	tda5340_command(WRITE_TO_CHIP, CLKOUT2, 0x00); //Clock Divider Register 2
 1584              	 .loc 3 231 0
 1585 001c 0220     	 movs r0,#2
 1586 001e A921     	 movs r1,#169
 1587 0020 0022     	 movs r2,#0
 1588 0022 FFF7FEFF 	 bl tda5340_command
 232:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 
 233:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	/* General configuration register set */
 234:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	tda5340_command(WRITE_TO_CHIP, PPCFG0, 0x1F);                /**< Pin configuration */
 1589              	 .loc 3 234 0
 1590 0026 0220     	 movs r0,#2
 1591 0028 A121     	 movs r1,#161
 1592 002a 1F22     	 movs r2,#31
 1593 002c FFF7FEFF 	 bl tda5340_command
 235:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	tda5340_command(WRITE_TO_CHIP, PPCFG1, 0xF2);                /**< Pin configuration */
 1594              	 .loc 3 235 0
 1595 0030 0220     	 movs r0,#2
 1596 0032 A221     	 movs r1,#162
 1597 0034 F222     	 movs r2,#242
 1598 0036 FFF7FEFF 	 bl tda5340_command
 236:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	tda5340_command(WRITE_TO_CHIP, PPCFG2, 0x60);                /**< Pin configuration */
 1599              	 .loc 3 236 0
 1600 003a 0220     	 movs r0,#2
 1601 003c A321     	 movs r1,#163
 1602 003e 6022     	 movs r2,#96
 1603 0040 FFF7FEFF 	 bl tda5340_command
 237:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	tda5340_command(WRITE_TO_CHIP, RSSICFG, 0x11);               /**< RSSI Configuration register */
 1604              	 .loc 3 237 0
 1605 0044 0220     	 movs r0,#2
 1606 0046 B021     	 movs r1,#176
 1607 0048 1122     	 movs r2,#17
 1608 004a FFF7FEFF 	 bl tda5340_command
 238:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	tda5340_command(WRITE_TO_CHIP, RSSIOFFS, RSSI_OFFSET_VALUE); /**< RSSI offset register */
 1609              	 .loc 3 238 0
 1610 004e 0220     	 movs r0,#2
 1611 0050 B221     	 movs r1,#178
 1612 0052 0022     	 movs r2,#0
 1613 0054 FFF7FEFF 	 bl tda5340_command
 239:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	tda5340_command(WRITE_TO_CHIP, RSSISLOPE, RSSI_SLOPE_VALUE); /**< RSSI slope register */
 1614              	 .loc 3 239 0
 1615 0058 0220     	 movs r0,#2
 1616 005a B321     	 movs r1,#179
 1617 005c A022     	 movs r2,#160
 1618 005e FFF7FEFF 	 bl tda5340_command
 240:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	tda5340_command(WRITE_TO_CHIP, ADCINSEL, 0x00);              /**< ADC Input Selection Register */
 1619              	 .loc 3 240 0
 1620 0062 0220     	 movs r0,#2
 1621 0064 B121     	 movs r1,#177
 1622 0066 0022     	 movs r2,#0
 1623 0068 FFF7FEFF 	 bl tda5340_command
 241:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	tda5340_command(WRITE_TO_CHIP, IM0, 0xF0);                   /**< Interruption enable mask */
 1624              	 .loc 3 241 0
 1625 006c 0220     	 movs r0,#2
 1626 006e B721     	 movs r1,#183
 1627 0070 F022     	 movs r2,#240
 1628 0072 FFF7FEFF 	 bl tda5340_command
 242:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	tda5340_command(WRITE_TO_CHIP, IM1, 0xFF);                   /**< Interruption enable mask */
 1629              	 .loc 3 242 0
 1630 0076 0220     	 movs r0,#2
 1631 0078 B821     	 movs r1,#184
 1632 007a FF22     	 movs r2,#255
 1633 007c FFF7FEFF 	 bl tda5340_command
 243:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	tda5340_command(WRITE_TO_CHIP, IM2, 0xB8);                   /**< Interruption enable mask */
 1634              	 .loc 3 243 0
 1635 0080 0220     	 movs r0,#2
 1636 0082 B921     	 movs r1,#185
 1637 0084 B822     	 movs r2,#184
 1638 0086 FFF7FEFF 	 bl tda5340_command
 244:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	tda5340_command(WRITE_TO_CHIP, RXC, 0x84);                   /**< RX control register */
 1639              	 .loc 3 244 0
 1640 008a 0220     	 movs r0,#2
 1641 008c C921     	 movs r1,#201
 1642 008e 8422     	 movs r2,#132
 1643 0090 FFF7FEFF 	 bl tda5340_command
 245:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	tda5340_command(WRITE_TO_CHIP, TXC, 0x27);                   /**< TX control register */
 1644              	 .loc 3 245 0
 1645 0094 0220     	 movs r0,#2
 1646 0096 C821     	 movs r1,#200
 1647 0098 2722     	 movs r2,#39
 1648 009a FFF7FEFF 	 bl tda5340_command
 246:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	tda5340_command(WRITE_TO_CHIP, TXFIFOAEL, 0x10);
 1649              	 .loc 3 246 0
 1650 009e 0220     	 movs r0,#2
 1651 00a0 CF21     	 movs r1,#207
 1652 00a2 1022     	 movs r2,#16
 1653 00a4 FFF7FEFF 	 bl tda5340_command
 247:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 
 248:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	#if (RX_MODE == SELF_POLLING_MODE)
 249:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 		// Self Polling Mode configuration
 250:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 		tda5340_command(WRITE_TO_CHIP, SPMC, 0x09); // SPM control register
 251:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 		tda5340_command(WRITE_TO_CHIP, SPMRT, 0x0A);
 252:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 		tda5340_command(WRITE_TO_CHIP, SPMOFFT0, 0x2C);
 253:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 		tda5340_command(WRITE_TO_CHIP, SPMOFFT1, 0x01);
 254:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 		tda5340_command(WRITE_TO_CHIP, SPMONTA0, 0x1D);
 255:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 		tda5340_command(WRITE_TO_CHIP, SPMONTA1, 0x00);
 256:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	#endif
 257:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 
 258:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	// Config A for RX
 259:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	tda5340_set_page(0);
 1654              	 .loc 3 259 0
 1655 00a8 0020     	 movs r0,#0
 1656 00aa FFF7FEFF 	 bl tda5340_set_page
 260:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	tda5340_command(WRITE_TO_CHIP, A_IF1, 0xA7); //IF1 Register
 1657              	 .loc 3 260 0
 1658 00ae 0220     	 movs r0,#2
 1659 00b0 1621     	 movs r1,#22
 1660 00b2 A722     	 movs r2,#167
 1661 00b4 FFF7FEFF 	 bl tda5340_command
 261:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	tda5340_command(WRITE_TO_CHIP, A_AGCSFCFG, 0x51);
 1662              	 .loc 3 261 0
 1663 00b8 0220     	 movs r0,#2
 1664 00ba 3621     	 movs r1,#54
 1665 00bc 5122     	 movs r2,#81
 1666 00be FFF7FEFF 	 bl tda5340_command
 262:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	tda5340_command(WRITE_TO_CHIP, A_AGCCFG0, 0x03);
 1667              	 .loc 3 262 0
 1668 00c2 0220     	 movs r0,#2
 1669 00c4 3721     	 movs r1,#55
 1670 00c6 0322     	 movs r2,#3
 1671 00c8 FFF7FEFF 	 bl tda5340_command
 263:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	tda5340_command(WRITE_TO_CHIP, A_AGCCFG1, 0x2E);
 1672              	 .loc 3 263 0
 1673 00cc 0220     	 movs r0,#2
 1674 00ce 3821     	 movs r1,#56
 1675 00d0 2E22     	 movs r2,#46
 1676 00d2 FFF7FEFF 	 bl tda5340_command
 264:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	tda5340_command(WRITE_TO_CHIP, A_AGCTHR, 0x08);
 1677              	 .loc 3 264 0
 1678 00d6 0220     	 movs r0,#2
 1679 00d8 3921     	 movs r1,#57
 1680 00da 0822     	 movs r2,#8
 1681 00dc FFF7FEFF 	 bl tda5340_command
 265:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 
 266:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	// Rx-Bitrate-relevant settings
 267:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	tda5340_command(WRITE_TO_CHIP, A_AFCKCFG0, 0xC0);  // AFC Integrators Gain Coefficients Register 0
 1682              	 .loc 3 267 0
 1683 00e0 0220     	 movs r0,#2
 1684 00e2 3321     	 movs r1,#51
 1685 00e4 C022     	 movs r2,#192
 1686 00e6 FFF7FEFF 	 bl tda5340_command
 268:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	tda5340_command(WRITE_TO_CHIP, A_AFCKCFG1, 0x00);  // AFC Integrators Gain Coefficients Register 1
 1687              	 .loc 3 268 0
 1688 00ea 0220     	 movs r0,#2
 1689 00ec 3421     	 movs r1,#52
 1690 00ee 0022     	 movs r2,#0
 1691 00f0 FFF7FEFF 	 bl tda5340_command
 269:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	tda5340_command(WRITE_TO_CHIP, A_PMFUDSF, 0x42);   // Peak Memory Filter Up-Down Factor Register
 1692              	 .loc 3 269 0
 1693 00f4 0220     	 movs r0,#2
 1694 00f6 3521     	 movs r1,#53
 1695 00f8 4222     	 movs r2,#66
 1696 00fa FFF7FEFF 	 bl tda5340_command
 270:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	tda5340_command(WRITE_TO_CHIP, A_PDFMFC, 0x97);    // PD Filter and Matched Filter Configuration R
 1697              	 .loc 3 270 0
 1698 00fe 0220     	 movs r0,#2
 1699 0100 3C21     	 movs r1,#60
 1700 0102 9722     	 movs r2,#151
 1701 0104 FFF7FEFF 	 bl tda5340_command
 271:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	tda5340_command(WRITE_TO_CHIP, A_PDECF, 0x02);     // Pre Decimation Factor Register
 1702              	 .loc 3 271 0
 1703 0108 0220     	 movs r0,#2
 1704 010a 3D21     	 movs r1,#61
 1705 010c 0222     	 movs r2,#2
 1706 010e FFF7FEFF 	 bl tda5340_command
 272:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	tda5340_command(WRITE_TO_CHIP, A_PDECSCFSK, 0x0E); // Pre Decimation Scaling Register FSK Mode
 1707              	 .loc 3 272 0
 1708 0112 0220     	 movs r0,#2
 1709 0114 3E21     	 movs r1,#62
 1710 0116 0E22     	 movs r2,#14
 1711 0118 FFF7FEFF 	 bl tda5340_command
 273:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	tda5340_command(WRITE_TO_CHIP, A_SRC, 0x31);       // Sample Rate Converter
 1712              	 .loc 3 273 0
 1713 011c 0220     	 movs r0,#2
 1714 011e 4021     	 movs r1,#64
 1715 0120 3122     	 movs r2,#49
 1716 0122 FFF7FEFF 	 bl tda5340_command
 274:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 
 275:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	tda5340_command(WRITE_TO_CHIP, A_EXTSLC0, 0x00);   //External Data Slicer Configuration Register 0
 1717              	 .loc 3 275 0
 1718 0126 0220     	 movs r0,#2
 1719 0128 4121     	 movs r1,#65
 1720 012a 0022     	 movs r2,#0
 1721 012c FFF7FEFF 	 bl tda5340_command
 276:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	tda5340_command(WRITE_TO_CHIP, A_CDRCFG0, 0x8C);   //CDR Configuration Register 0
 1722              	 .loc 3 276 0
 1723 0130 0220     	 movs r0,#2
 1724 0132 4F21     	 movs r1,#79
 1725 0134 8C22     	 movs r2,#140
 1726 0136 FFF7FEFF 	 bl tda5340_command
 277:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	tda5340_command(WRITE_TO_CHIP, A_SLCCFG, 0x94);    //Slicer Configuration Register
 1727              	 .loc 3 277 0
 1728 013a 0220     	 movs r0,#2
 1729 013c 5221     	 movs r1,#82
 1730 013e 9422     	 movs r2,#148
 1731 0140 FFF7FEFF 	 bl tda5340_command
 278:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	tda5340_command(WRITE_TO_CHIP, A_TSILENA, 0x10);   //TSI Length Register A
 1732              	 .loc 3 278 0
 1733 0144 0220     	 movs r0,#2
 1734 0146 5421     	 movs r1,#84
 1735 0148 1022     	 movs r2,#16
 1736 014a FFF7FEFF 	 bl tda5340_command
 279:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	tda5340_command(WRITE_TO_CHIP, A_TSILENB, 0x10);   //TSI Length Register B
 1737              	 .loc 3 279 0
 1738 014e 0220     	 movs r0,#2
 1739 0150 5521     	 movs r1,#85
 1740 0152 1022     	 movs r2,#16
 1741 0154 FFF7FEFF 	 bl tda5340_command
 280:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	tda5340_command(WRITE_TO_CHIP, A_TSIPTA0, 0x65);   //TSI Pattern Data Reference A Register 0
 1742              	 .loc 3 280 0
 1743 0158 0220     	 movs r0,#2
 1744 015a 5721     	 movs r1,#87
 1745 015c 6522     	 movs r2,#101
 1746 015e FFF7FEFF 	 bl tda5340_command
 281:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	tda5340_command(WRITE_TO_CHIP, A_TSIPTA1, 0xA6);   //TSI Pattern Data Reference A Register 1
 1747              	 .loc 3 281 0
 1748 0162 0220     	 movs r0,#2
 1749 0164 5821     	 movs r1,#88
 1750 0166 A622     	 movs r2,#166
 1751 0168 FFF7FEFF 	 bl tda5340_command
 282:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	tda5340_command(WRITE_TO_CHIP, A_TSIPTB0, 0xA6);   //TSI Pattern Data Reference B Register 0
 1752              	 .loc 3 282 0
 1753 016c 0220     	 movs r0,#2
 1754 016e 5921     	 movs r1,#89
 1755 0170 A622     	 movs r2,#166
 1756 0172 FFF7FEFF 	 bl tda5340_command
 283:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	tda5340_command(WRITE_TO_CHIP, A_TSIPTB1, 0x59);   //TSI Pattern Data Reference B Register 1
 1757              	 .loc 3 283 0
 1758 0176 0220     	 movs r0,#2
 1759 0178 5A21     	 movs r1,#90
 1760 017a 5922     	 movs r2,#89
 1761 017c FFF7FEFF 	 bl tda5340_command
 284:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	tda5340_command(WRITE_TO_CHIP, A_EOMC, 0x07);      //End Of Message Control Register
 1762              	 .loc 3 284 0
 1763 0180 0220     	 movs r0,#2
 1764 0182 5B21     	 movs r1,#91
 1765 0184 0722     	 movs r2,#7
 1766 0186 FFF7FEFF 	 bl tda5340_command
 285:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	tda5340_command(WRITE_TO_CHIP, A_PKBITPOS, 0x08);  //RSSI Peak Detector Bit Position Register
 1767              	 .loc 3 285 0
 1768 018a 0220     	 movs r0,#2
 1769 018c 3B21     	 movs r1,#59
 1770 018e 0822     	 movs r2,#8
 1771 0190 FFF7FEFF 	 bl tda5340_command
 286:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	tda5340_command(WRITE_TO_CHIP, A_CHCFG, 0x11);     //Channel Configuration Register
 1772              	 .loc 3 286 0
 1773 0194 0220     	 movs r0,#2
 1774 0196 5E21     	 movs r1,#94
 1775 0198 1122     	 movs r2,#17
 1776 019a FFF7FEFF 	 bl tda5340_command
 287:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 
 288:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	// Setting RX-frequency to 868.0 MHz (with IF-frequency 274 kHz low side LO-injection)
 289:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	tda5340_command(WRITE_TO_CHIP, A_PLLINTC1, 0x67);   //PLL MMD Integer Value Register Channel 1
 1777              	 .loc 3 289 0
 1778 019e 0220     	 movs r0,#2
 1779 01a0 6B21     	 movs r1,#107
 1780 01a2 6722     	 movs r2,#103
 1781 01a4 FFF7FEFF 	 bl tda5340_command
 290:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	tda5340_command(WRITE_TO_CHIP, A_PLLFRAC0C1, 0x51); //PLL Fractional Division Ratio Register 0 Cha
 1782              	 .loc 3 290 0
 1783 01a8 0220     	 movs r0,#2
 1784 01aa 6C21     	 movs r1,#108
 1785 01ac 5122     	 movs r2,#81
 1786 01ae FFF7FEFF 	 bl tda5340_command
 291:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	tda5340_command(WRITE_TO_CHIP, A_PLLFRAC1C1, 0xA3); //PLL Fractional Division Ratio Register 1 Cha
 1787              	 .loc 3 291 0
 1788 01b2 0220     	 movs r0,#2
 1789 01b4 6D21     	 movs r1,#109
 1790 01b6 A322     	 movs r2,#163
 1791 01b8 FFF7FEFF 	 bl tda5340_command
 292:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	tda5340_command(WRITE_TO_CHIP, A_PLLFRAC2C1, 0x0F); //PLL Fractional Division Ratio Register 2 Cha
 1792              	 .loc 3 292 0
 1793 01bc 0220     	 movs r0,#2
 1794 01be 6E21     	 movs r1,#110
 1795 01c0 0F22     	 movs r2,#15
 1796 01c2 FFF7FEFF 	 bl tda5340_command
 293:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 
 294:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	// Wake up control
 295:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	tda5340_command(WRITE_TO_CHIP, A_WURSSITH1, 0x80);
 1797              	 .loc 3 295 0
 1798 01c6 0220     	 movs r0,#2
 1799 01c8 1B21     	 movs r1,#27
 1800 01ca 8022     	 movs r2,#128
 1801 01cc FFF7FEFF 	 bl tda5340_command
 296:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 
 297:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	// Config B for TX
 298:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	tda5340_set_page(1);
 1802              	 .loc 3 298 0
 1803 01d0 0120     	 movs r0,#1
 1804 01d2 FFF7FEFF 	 bl tda5340_set_page
 299:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	tda5340_command(WRITE_TO_CHIP, TXCHNL, 0x00);      /**< TX channel selection */
 1805              	 .loc 3 299 0
 1806 01d6 0220     	 movs r0,#2
 1807 01d8 CB21     	 movs r1,#203
 1808 01da 0022     	 movs r2,#0
 1809 01dc FFF7FEFF 	 bl tda5340_command
 300:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	tda5340_command(WRITE_TO_CHIP, A_TXRF, 0x00);      /**< Duty cycle control selection */
 1810              	 .loc 3 300 0
 1811 01e0 0220     	 movs r0,#2
 1812 01e2 5F21     	 movs r1,#95
 1813 01e4 0022     	 movs r2,#0
 1814 01e6 FFF7FEFF 	 bl tda5340_command
 301:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	tda5340_command(WRITE_TO_CHIP, A_TXCFG, 0x40);     /**< TX configuration register */
 1815              	 .loc 3 301 0
 1816 01ea 0220     	 movs r0,#2
 1817 01ec 6021     	 movs r1,#96
 1818 01ee 4022     	 movs r2,#64
 1819 01f0 FFF7FEFF 	 bl tda5340_command
 302:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	tda5340_command(WRITE_TO_CHIP, A_TXBDRDIV0, 0x76); /**< TX baudrate divider register 0. Fsys = 219
 1820              	 .loc 3 302 0
 1821 01f4 0220     	 movs r0,#2
 1822 01f6 6321     	 movs r1,#99
 1823 01f8 7622     	 movs r2,#118
 1824 01fa FFF7FEFF 	 bl tda5340_command
 303:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	tda5340_command(WRITE_TO_CHIP, A_TXBDRDIV1, 0x04); /**< TX baudrate divider register 1. Fsys = 219
 1825              	 .loc 3 303 0
 1826 01fe 0220     	 movs r0,#2
 1827 0200 6421     	 movs r1,#100
 1828 0202 0422     	 movs r2,#4
 1829 0204 FFF7FEFF 	 bl tda5340_command
 304:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	tda5340_command(WRITE_TO_CHIP, A_TXCHOFFS0, 0x00); /**< TX Channel Offset Register 0 */
 1830              	 .loc 3 304 0
 1831 0208 0220     	 movs r0,#2
 1832 020a 6121     	 movs r1,#97
 1833 020c 0022     	 movs r2,#0
 1834 020e FFF7FEFF 	 bl tda5340_command
 305:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	tda5340_command(WRITE_TO_CHIP, A_TXCHOFFS1, 0x00); /**< TX Channel Offset Register 1 */
 1835              	 .loc 3 305 0
 1836 0212 0220     	 movs r0,#2
 1837 0214 6221     	 movs r1,#98
 1838 0216 0022     	 movs r2,#0
 1839 0218 FFF7FEFF 	 bl tda5340_command
 306:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	tda5340_command(WRITE_TO_CHIP, A_TXDSHCFG0, 0x00); /**< TX data shaping configuration register 0. 
 1840              	 .loc 3 306 0
 1841 021c 0220     	 movs r0,#2
 1842 021e 6521     	 movs r1,#101
 1843 0220 0022     	 movs r2,#0
 1844 0222 FFF7FEFF 	 bl tda5340_command
 307:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	tda5340_command(WRITE_TO_CHIP, A_TXDSHCFG1, 0x00); /**< TX data shaping configuration register 1. 
 1845              	 .loc 3 307 0
 1846 0226 0220     	 movs r0,#2
 1847 0228 6621     	 movs r1,#102
 1848 022a 0022     	 movs r2,#0
 1849 022c FFF7FEFF 	 bl tda5340_command
 308:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	tda5340_command(WRITE_TO_CHIP, A_TXDSHCFG2, 0x00); /**< TX data shaping configuration register 2. 
 1850              	 .loc 3 308 0
 1851 0230 0220     	 movs r0,#2
 1852 0232 6721     	 movs r1,#103
 1853 0234 0022     	 movs r2,#0
 1854 0236 FFF7FEFF 	 bl tda5340_command
 309:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	tda5340_command(WRITE_TO_CHIP, A_TXPOWER0, 0x00);  /**< TX power configuration register 0 */
 1855              	 .loc 3 309 0
 1856 023a 0220     	 movs r0,#2
 1857 023c 6821     	 movs r1,#104
 1858 023e 0022     	 movs r2,#0
 1859 0240 FFF7FEFF 	 bl tda5340_command
 310:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	tda5340_command(WRITE_TO_CHIP, A_TXPOWER1, 0x1F);  /**< TX power configuration register 1 */
 1860              	 .loc 3 310 0
 1861 0244 0220     	 movs r0,#2
 1862 0246 6921     	 movs r1,#105
 1863 0248 1F22     	 movs r2,#31
 1864 024a FFF7FEFF 	 bl tda5340_command
 311:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	tda5340_command(WRITE_TO_CHIP, A_TXFDEV, 0xD7);    /**< TX frequency deviation register */
 1865              	 .loc 3 311 0
 1866 024e 0220     	 movs r0,#2
 1867 0250 6A21     	 movs r1,#106
 1868 0252 D722     	 movs r2,#215
 1869 0254 FFF7FEFF 	 bl tda5340_command
 312:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 
 313:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	// Setting TX-frequency to 867.0 MHz
 314:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	tda5340_command(WRITE_TO_CHIP, A_PLLINTC1, 0x67);   /**< PLL multi modulus divider integer value c
 1870              	 .loc 3 314 0
 1871 0258 0220     	 movs r0,#2
 1872 025a 6B21     	 movs r1,#107
 1873 025c 6722     	 movs r2,#103
 1874 025e FFF7FEFF 	 bl tda5340_command
 315:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	tda5340_command(WRITE_TO_CHIP, A_PLLFRAC0C1, 0x95); /**< PLL fractional division ratio channel 1 *
 1875              	 .loc 3 315 0
 1876 0262 0220     	 movs r0,#2
 1877 0264 6C21     	 movs r1,#108
 1878 0266 9522     	 movs r2,#149
 1879 0268 FFF7FEFF 	 bl tda5340_command
 316:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	tda5340_command(WRITE_TO_CHIP, A_PLLFRAC1C1, 0x09); /**< PLL fractional division ratio channel 1 *
 1880              	 .loc 3 316 0
 1881 026c 0220     	 movs r0,#2
 1882 026e 6D21     	 movs r1,#109
 1883 0270 0922     	 movs r2,#9
 1884 0272 FFF7FEFF 	 bl tda5340_command
 317:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	tda5340_command(WRITE_TO_CHIP, A_PLLFRAC2C1, 0x10); /**< PLL fractional division ratio channel 1 *
 1885              	 .loc 3 317 0
 1886 0276 0220     	 movs r0,#2
 1887 0278 6E21     	 movs r1,#110
 1888 027a 1022     	 movs r2,#16
 1889 027c FFF7FEFF 	 bl tda5340_command
 318:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 
 319:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 
 320:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 
 321:../Libraries/CMSIS/TDA5340-C/tda5340.c **** 	tda5340_interrupt_readout();
 1890              	 .loc 3 321 0
 1891 0280 FFF7FEFF 	 bl tda5340_interrupt_readout
 322:../Libraries/CMSIS/TDA5340-C/tda5340.c **** }
 1892              	 .loc 3 322 0
 1893 0284 80BD     	 pop {r7,pc}
 1894              	 .cfi_endproc
 1895              	.LFE247:
 1897 0286 00BF     	 .text
 1898              	.Letext0:
 1899              	 .file 4 "D:\\Bachelorarbeit\\Dave\\Basisstation\\Basisstation/Libraries/CMSIS/Infineon/XMC4500_series/Include/XMC4500.h"
 1900              	 .file 5 "c:\\davev4-64bit\\dave-4.2.6\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\machine\\_default_types.h"
 1901              	 .file 6 "c:\\davev4-64bit\\dave-4.2.6\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\stdint.h"
 1902              	 .file 7 "D:\\Bachelorarbeit\\Dave\\Basisstation\\Basisstation\\Libraries\\XMCLib\\inc/xmc4_gpio.h"
 1903              	 .file 8 "D:\\Bachelorarbeit\\Dave\\Basisstation\\Basisstation\\Libraries\\XMCLib\\inc/xmc_usic.h"
 1904              	 .file 9 "D:\\Bachelorarbeit\\Dave\\Basisstation\\Basisstation\\Libraries\\XMCLib\\inc/xmc_spi.h"
 1905              	 .file 10 "D:\\Bachelorarbeit\\Dave\\Basisstation\\Basisstation\\Libraries\\XMCLib\\inc/xmc_eru.h"
 1906              	 .file 11 "D:\\Bachelorarbeit\\Dave\\Basisstation\\Basisstation/Libraries/SPI/spi.h"
DEFINED SYMBOLS
                            *ABS*:00000000 tda5340.c
    {standard input}:20     .text.NVIC_EnableIRQ:00000000 $t
    {standard input}:24     .text.NVIC_EnableIRQ:00000000 NVIC_EnableIRQ
    {standard input}:69     .text.NVIC_EnableIRQ:0000002c $d
    {standard input}:74     .text.NVIC_SetPriority:00000000 $t
    {standard input}:78     .text.NVIC_SetPriority:00000000 NVIC_SetPriority
    {standard input}:141    .text.NVIC_SetPriority:0000004c $d
    {standard input}:147    .text.XMC_GPIO_SetOutputHigh:00000000 $t
    {standard input}:151    .text.XMC_GPIO_SetOutputHigh:00000000 XMC_GPIO_SetOutputHigh
    {standard input}:195    .text.XMC_GPIO_SetOutputLow:00000000 $t
    {standard input}:199    .text.XMC_GPIO_SetOutputLow:00000000 XMC_GPIO_SetOutputLow
    {standard input}:242    .text.XMC_GPIO_EnableDigitalInput:00000000 $t
    {standard input}:246    .text.XMC_GPIO_EnableDigitalInput:00000000 XMC_GPIO_EnableDigitalInput
    {standard input}:293    .text.tda5340_set_rssi_slope_and_offset:00000000 $t
    {standard input}:298    .text.tda5340_set_rssi_slope_and_offset:00000000 tda5340_set_rssi_slope_and_offset
    {standard input}:1330   .text.tda5340_set_mode_and_config:00000000 tda5340_set_mode_and_config
    {standard input}:1143   .text.tda5340_command:00000000 tda5340_command
    {standard input}:359    .text.tda5340_gpio_init:00000000 $t
    {standard input}:364    .text.tda5340_gpio_init:00000000 tda5340_gpio_init
    {standard input}:486    .text.tda5340_gpio_init:000000d4 $d
    {standard input}:492    .text.tda5340_transfer:00000000 $t
    {standard input}:497    .text.tda5340_transfer:00000000 tda5340_transfer
    {standard input}:560    .text.tda5340_transfer:0000004c $d
    {standard input}:565    .text.tda5340_transmit:00000000 $t
    {standard input}:570    .text.tda5340_transmit:00000000 tda5340_transmit
    {standard input}:678    .text.tda5340_fifo_rw:00000000 tda5340_fifo_rw
    {standard input}:618    .text.tda5340_receive:00000000 $t
    {standard input}:623    .text.tda5340_receive:00000000 tda5340_receive
    {standard input}:673    .text.tda5340_fifo_rw:00000000 $t
    {standard input}:1042   .text.tda5340_fifo_rw:000002d0 $d
    {standard input}:1047   .text.tda5340_datavalid:00000000 $t
    {standard input}:1052   .text.tda5340_datavalid:00000000 tda5340_datavalid
    {standard input}:1138   .text.tda5340_command:00000000 $t
    {standard input}:1218   .text.tda5340_set_page:00000000 $t
    {standard input}:1223   .text.tda5340_set_page:00000000 tda5340_set_page
    {standard input}:1266   .text.tda5340_set_channels:00000000 $t
    {standard input}:1271   .text.tda5340_set_channels:00000000 tda5340_set_channels
    {standard input}:1325   .text.tda5340_set_mode_and_config:00000000 $t
    {standard input}:1398   .text.tda5340_set_mode_and_config:00000054 $d
    {standard input}:1403   .text.tda5340_interrupt_readout:00000000 $t
    {standard input}:1408   .text.tda5340_interrupt_readout:00000000 tda5340_interrupt_readout
    {standard input}:1476   .text.tda5340_get_serial_number:00000000 $t
    {standard input}:1481   .text.tda5340_get_serial_number:00000000 tda5340_get_serial_number
    {standard input}:1553   .text.tda5340_init:00000000 $t
    {standard input}:1558   .text.tda5340_init:00000000 tda5340_init
                     .debug_frame:00000010 $d

UNDEFINED SYMBOLS
XMC_GPIO_Init
XMC_ERU_ETL_Init
XMC_ERU_OGU_Init
spi_transfer
spi_master_ch
memset
crc16
XMC_SPI_CH_EnableSlaveSelect
spi_byte
XMC_SPI_CH_DisableSlaveSelect
