{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1544445841512 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1544445841519 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 10 20:44:01 2018 " "Processing started: Mon Dec 10 20:44:01 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1544445841519 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1544445841519 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off selecting_machine_startup_test_mol -c selecting_machine_startup_test_mol " "Command: quartus_map --read_settings_files=on --write_settings_files=off selecting_machine_startup_test_mol -c selecting_machine_startup_test_mol" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1544445841520 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1544445842246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selecting_machine_startup_test_mol.v 13 13 " "Found 13 design units, including 13 entities, in source file selecting_machine_startup_test_mol.v" { { "Info" "ISGN_ENTITY_NAME" "1 selecting_machine_startup_test_mol " "Found entity 1: selecting_machine_startup_test_mol" {  } { { "selecting_machine_startup_test_mol.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_startup_test_mol/selecting_machine_startup_test_mol.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544445851443 ""} { "Info" "ISGN_ENTITY_NAME" "2 selecting_machine_startup " "Found entity 2: selecting_machine_startup" {  } { { "selecting_machine_startup_test_mol.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_startup_test_mol/selecting_machine_startup_test_mol.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544445851443 ""} { "Info" "ISGN_ENTITY_NAME" "3 decode_lattice_startup " "Found entity 3: decode_lattice_startup" {  } { { "selecting_machine_startup_test_mol.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_startup_test_mol/selecting_machine_startup_test_mol.v" 106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544445851443 ""} { "Info" "ISGN_ENTITY_NAME" "4 decode_seg_startup " "Found entity 4: decode_seg_startup" {  } { { "selecting_machine_startup_test_mol.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_startup_test_mol/selecting_machine_startup_test_mol.v" 165 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544445851443 ""} { "Info" "ISGN_ENTITY_NAME" "5 selecting_machine_test " "Found entity 5: selecting_machine_test" {  } { { "selecting_machine_startup_test_mol.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_startup_test_mol/selecting_machine_startup_test_mol.v" 223 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544445851443 ""} { "Info" "ISGN_ENTITY_NAME" "6 sequencer_eng " "Found entity 6: sequencer_eng" {  } { { "selecting_machine_startup_test_mol.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_startup_test_mol/selecting_machine_startup_test_mol.v" 339 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544445851443 ""} { "Info" "ISGN_ENTITY_NAME" "7 sequencer_num " "Found entity 7: sequencer_num" {  } { { "selecting_machine_startup_test_mol.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_startup_test_mol/selecting_machine_startup_test_mol.v" 369 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544445851443 ""} { "Info" "ISGN_ENTITY_NAME" "8 sequencer_chi " "Found entity 8: sequencer_chi" {  } { { "selecting_machine_startup_test_mol.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_startup_test_mol/selecting_machine_startup_test_mol.v" 399 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544445851443 ""} { "Info" "ISGN_ENTITY_NAME" "9 decode_seg " "Found entity 9: decode_seg" {  } { { "selecting_machine_startup_test_mol.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_startup_test_mol/selecting_machine_startup_test_mol.v" 429 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544445851443 ""} { "Info" "ISGN_ENTITY_NAME" "10 decode_lattice " "Found entity 10: decode_lattice" {  } { { "selecting_machine_startup_test_mol.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_startup_test_mol/selecting_machine_startup_test_mol.v" 516 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544445851443 ""} { "Info" "ISGN_ENTITY_NAME" "11 flag_control " "Found entity 11: flag_control" {  } { { "selecting_machine_startup_test_mol.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_startup_test_mol/selecting_machine_startup_test_mol.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544445851443 ""} { "Info" "ISGN_ENTITY_NAME" "12 debounce " "Found entity 12: debounce" {  } { { "selecting_machine_startup_test_mol.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_startup_test_mol/selecting_machine_startup_test_mol.v" 631 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544445851443 ""} { "Info" "ISGN_ENTITY_NAME" "13 frequency_divider " "Found entity 13: frequency_divider" {  } { { "selecting_machine_startup_test_mol.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_startup_test_mol/selecting_machine_startup_test_mol.v" 696 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544445851443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544445851443 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "selecting_machine_startup_test_mol " "Elaborating entity \"selecting_machine_startup_test_mol\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1544445851480 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk selecting_machine_startup_test_mol.v(19) " "Verilog HDL warning at selecting_machine_startup_test_mol.v(19): assignments to clk create a combinational loop" {  } { { "selecting_machine_startup_test_mol.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_startup_test_mol/selecting_machine_startup_test_mol.v" 19 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Quartus II" 0 -1 1544445851480 "|selecting_machine_startup_test_mol"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selecting_machine_startup selecting_machine_startup:u_startup " "Elaborating entity \"selecting_machine_startup\" for hierarchy \"selecting_machine_startup:u_startup\"" {  } { { "selecting_machine_startup_test_mol.v" "u_startup" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_startup_test_mol/selecting_machine_startup_test_mol.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544445851482 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 selecting_machine_startup_test_mol.v(78) " "Verilog HDL assignment warning at selecting_machine_startup_test_mol.v(78): truncated value with size 32 to match size of target (3)" {  } { { "selecting_machine_startup_test_mol.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_startup_test_mol/selecting_machine_startup_test_mol.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544445851483 "|selecting_machine_startup_test_mol|selecting_machine_startup:u_startup"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider selecting_machine_startup:u_startup\|frequency_divider:u_clk_500 " "Elaborating entity \"frequency_divider\" for hierarchy \"selecting_machine_startup:u_startup\|frequency_divider:u_clk_500\"" {  } { { "selecting_machine_startup_test_mol.v" "u_clk_500" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_startup_test_mol/selecting_machine_startup_test_mol.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544445851483 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 selecting_machine_startup_test_mol.v(712) " "Verilog HDL assignment warning at selecting_machine_startup_test_mol.v(712): truncated value with size 32 to match size of target (28)" {  } { { "selecting_machine_startup_test_mol.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_startup_test_mol/selecting_machine_startup_test_mol.v" 712 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544445851484 "|selecting_machine_startup_test_mol|selecting_machine_startup:u_startup|frequency_divider:u_clk_500"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider selecting_machine_startup:u_startup\|frequency_divider:u_clk_2 " "Elaborating entity \"frequency_divider\" for hierarchy \"selecting_machine_startup:u_startup\|frequency_divider:u_clk_2\"" {  } { { "selecting_machine_startup_test_mol.v" "u_clk_2" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_startup_test_mol/selecting_machine_startup_test_mol.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544445851484 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 selecting_machine_startup_test_mol.v(712) " "Verilog HDL assignment warning at selecting_machine_startup_test_mol.v(712): truncated value with size 32 to match size of target (28)" {  } { { "selecting_machine_startup_test_mol.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_startup_test_mol/selecting_machine_startup_test_mol.v" 712 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544445851485 "|selecting_machine_startup_test_mol|selecting_machine_startup:u_startup|frequency_divider:u_clk_2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_lattice_startup selecting_machine_startup:u_startup\|decode_lattice_startup:u_decode_lattice_startup " "Elaborating entity \"decode_lattice_startup\" for hierarchy \"selecting_machine_startup:u_startup\|decode_lattice_startup:u_decode_lattice_startup\"" {  } { { "selecting_machine_startup_test_mol.v" "u_decode_lattice_startup" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_startup_test_mol/selecting_machine_startup_test_mol.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544445851485 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 selecting_machine_startup_test_mol.v(120) " "Verilog HDL assignment warning at selecting_machine_startup_test_mol.v(120): truncated value with size 32 to match size of target (3)" {  } { { "selecting_machine_startup_test_mol.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_startup_test_mol/selecting_machine_startup_test_mol.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544445851485 "|selecting_machine_startup_test_mol|selecting_machine_startup:u_startup|decode_lattice_startup:u_decode_lattice_startup"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_seg_startup selecting_machine_startup:u_startup\|decode_seg_startup:u_decode_seg_startup " "Elaborating entity \"decode_seg_startup\" for hierarchy \"selecting_machine_startup:u_startup\|decode_seg_startup:u_decode_seg_startup\"" {  } { { "selecting_machine_startup_test_mol.v" "u_decode_seg_startup" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_startup_test_mol/selecting_machine_startup_test_mol.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544445851486 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 selecting_machine_startup_test_mol.v(185) " "Verilog HDL assignment warning at selecting_machine_startup_test_mol.v(185): truncated value with size 32 to match size of target (3)" {  } { { "selecting_machine_startup_test_mol.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_startup_test_mol/selecting_machine_startup_test_mol.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544445851486 "|selecting_machine_startup_test_mol|selecting_machine_startup:u_startup|decode_seg_startup:u_decode_seg_startup"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selecting_machine_test selecting_machine_test:u_basic " "Elaborating entity \"selecting_machine_test\" for hierarchy \"selecting_machine_test:u_basic\"" {  } { { "selecting_machine_startup_test_mol.v" "u_basic" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_startup_test_mol/selecting_machine_startup_test_mol.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544445851487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flag_control selecting_machine_test:u_basic\|flag_control:u_flag " "Elaborating entity \"flag_control\" for hierarchy \"selecting_machine_test:u_basic\|flag_control:u_flag\"" {  } { { "selecting_machine_startup_test_mol.v" "u_flag" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_startup_test_mol/selecting_machine_startup_test_mol.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544445851488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce selecting_machine_test:u_basic\|debounce:u_debounce " "Elaborating entity \"debounce\" for hierarchy \"selecting_machine_test:u_basic\|debounce:u_debounce\"" {  } { { "selecting_machine_startup_test_mol.v" "u_debounce" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_startup_test_mol/selecting_machine_startup_test_mol.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544445851488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider selecting_machine_test:u_basic\|frequency_divider:u_clk_5 " "Elaborating entity \"frequency_divider\" for hierarchy \"selecting_machine_test:u_basic\|frequency_divider:u_clk_5\"" {  } { { "selecting_machine_startup_test_mol.v" "u_clk_5" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_startup_test_mol/selecting_machine_startup_test_mol.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544445851490 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 selecting_machine_startup_test_mol.v(712) " "Verilog HDL assignment warning at selecting_machine_startup_test_mol.v(712): truncated value with size 32 to match size of target (28)" {  } { { "selecting_machine_startup_test_mol.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_startup_test_mol/selecting_machine_startup_test_mol.v" 712 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544445851490 "|selecting_machine_startup_test_mol|selecting_machine_test:u_basic|frequency_divider:u_clk_5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider selecting_machine_test:u_basic\|frequency_divider:u_clk_4 " "Elaborating entity \"frequency_divider\" for hierarchy \"selecting_machine_test:u_basic\|frequency_divider:u_clk_4\"" {  } { { "selecting_machine_startup_test_mol.v" "u_clk_4" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_startup_test_mol/selecting_machine_startup_test_mol.v" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544445851490 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 selecting_machine_startup_test_mol.v(712) " "Verilog HDL assignment warning at selecting_machine_startup_test_mol.v(712): truncated value with size 32 to match size of target (28)" {  } { { "selecting_machine_startup_test_mol.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_startup_test_mol/selecting_machine_startup_test_mol.v" 712 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544445851491 "|selecting_machine_startup_test_mol|selecting_machine_test:u_basic|frequency_divider:u_clk_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider selecting_machine_test:u_basic\|frequency_divider:u_clk_3 " "Elaborating entity \"frequency_divider\" for hierarchy \"selecting_machine_test:u_basic\|frequency_divider:u_clk_3\"" {  } { { "selecting_machine_startup_test_mol.v" "u_clk_3" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_startup_test_mol/selecting_machine_startup_test_mol.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544445851491 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 selecting_machine_startup_test_mol.v(712) " "Verilog HDL assignment warning at selecting_machine_startup_test_mol.v(712): truncated value with size 32 to match size of target (28)" {  } { { "selecting_machine_startup_test_mol.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_startup_test_mol/selecting_machine_startup_test_mol.v" 712 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544445851492 "|selecting_machine_startup_test_mol|selecting_machine_test:u_basic|frequency_divider:u_clk_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider selecting_machine_test:u_basic\|frequency_divider:u_clk_2 " "Elaborating entity \"frequency_divider\" for hierarchy \"selecting_machine_test:u_basic\|frequency_divider:u_clk_2\"" {  } { { "selecting_machine_startup_test_mol.v" "u_clk_2" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_startup_test_mol/selecting_machine_startup_test_mol.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544445851492 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 selecting_machine_startup_test_mol.v(712) " "Verilog HDL assignment warning at selecting_machine_startup_test_mol.v(712): truncated value with size 32 to match size of target (28)" {  } { { "selecting_machine_startup_test_mol.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_startup_test_mol/selecting_machine_startup_test_mol.v" 712 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544445851493 "|selecting_machine_startup_test_mol|selecting_machine_test:u_basic|frequency_divider:u_clk_2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider selecting_machine_test:u_basic\|frequency_divider:u_clk_1 " "Elaborating entity \"frequency_divider\" for hierarchy \"selecting_machine_test:u_basic\|frequency_divider:u_clk_1\"" {  } { { "selecting_machine_startup_test_mol.v" "u_clk_1" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_startup_test_mol/selecting_machine_startup_test_mol.v" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544445851493 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 selecting_machine_startup_test_mol.v(712) " "Verilog HDL assignment warning at selecting_machine_startup_test_mol.v(712): truncated value with size 32 to match size of target (28)" {  } { { "selecting_machine_startup_test_mol.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_startup_test_mol/selecting_machine_startup_test_mol.v" 712 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544445851494 "|selecting_machine_startup_test_mol|selecting_machine_test:u_basic|frequency_divider:u_clk_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider selecting_machine_test:u_basic\|frequency_divider:u_clk_0 " "Elaborating entity \"frequency_divider\" for hierarchy \"selecting_machine_test:u_basic\|frequency_divider:u_clk_0\"" {  } { { "selecting_machine_startup_test_mol.v" "u_clk_0" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_startup_test_mol/selecting_machine_startup_test_mol.v" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544445851494 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 selecting_machine_startup_test_mol.v(712) " "Verilog HDL assignment warning at selecting_machine_startup_test_mol.v(712): truncated value with size 32 to match size of target (28)" {  } { { "selecting_machine_startup_test_mol.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_startup_test_mol/selecting_machine_startup_test_mol.v" 712 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544445851495 "|selecting_machine_startup_test_mol|selecting_machine_test:u_basic|frequency_divider:u_clk_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_chi selecting_machine_test:u_basic\|sequencer_chi:u_sequencer_chi " "Elaborating entity \"sequencer_chi\" for hierarchy \"selecting_machine_test:u_basic\|sequencer_chi:u_sequencer_chi\"" {  } { { "selecting_machine_startup_test_mol.v" "u_sequencer_chi" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_startup_test_mol/selecting_machine_startup_test_mol.v" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544445851495 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 selecting_machine_startup_test_mol.v(419) " "Verilog HDL assignment warning at selecting_machine_startup_test_mol.v(419): truncated value with size 32 to match size of target (4)" {  } { { "selecting_machine_startup_test_mol.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_startup_test_mol/selecting_machine_startup_test_mol.v" 419 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544445851496 "|selecting_machine_startup_test_mol|selecting_machine_test:u_basic|sequencer_chi:u_sequencer_chi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_eng selecting_machine_test:u_basic\|sequencer_eng:u_sequencer_eng " "Elaborating entity \"sequencer_eng\" for hierarchy \"selecting_machine_test:u_basic\|sequencer_eng:u_sequencer_eng\"" {  } { { "selecting_machine_startup_test_mol.v" "u_sequencer_eng" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_startup_test_mol/selecting_machine_startup_test_mol.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544445851496 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 selecting_machine_startup_test_mol.v(359) " "Verilog HDL assignment warning at selecting_machine_startup_test_mol.v(359): truncated value with size 32 to match size of target (4)" {  } { { "selecting_machine_startup_test_mol.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_startup_test_mol/selecting_machine_startup_test_mol.v" 359 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544445851497 "|selecting_machine_startup_test_mol|selecting_machine_test:u_basic|sequencer_eng:u_sequencer_eng"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_num selecting_machine_test:u_basic\|sequencer_num:u_sequencer_num_4 " "Elaborating entity \"sequencer_num\" for hierarchy \"selecting_machine_test:u_basic\|sequencer_num:u_sequencer_num_4\"" {  } { { "selecting_machine_startup_test_mol.v" "u_sequencer_num_4" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_startup_test_mol/selecting_machine_startup_test_mol.v" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544445851497 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 selecting_machine_startup_test_mol.v(389) " "Verilog HDL assignment warning at selecting_machine_startup_test_mol.v(389): truncated value with size 32 to match size of target (4)" {  } { { "selecting_machine_startup_test_mol.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_startup_test_mol/selecting_machine_startup_test_mol.v" 389 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544445851497 "|selecting_machine_startup_test_mol|selecting_machine_test:u_basic|sequencer_num:u_sequencer_num_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_seg selecting_machine_test:u_basic\|decode_seg:u_decode_seg " "Elaborating entity \"decode_seg\" for hierarchy \"selecting_machine_test:u_basic\|decode_seg:u_decode_seg\"" {  } { { "selecting_machine_startup_test_mol.v" "u_decode_seg" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_startup_test_mol/selecting_machine_startup_test_mol.v" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544445851498 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 selecting_machine_startup_test_mol.v(457) " "Verilog HDL assignment warning at selecting_machine_startup_test_mol.v(457): truncated value with size 32 to match size of target (3)" {  } { { "selecting_machine_startup_test_mol.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_startup_test_mol/selecting_machine_startup_test_mol.v" 457 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544445851499 "|selecting_machine_startup_test_mol|selecting_machine_test:u_basic|decode_seg:u_decode_seg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_lattice selecting_machine_test:u_basic\|decode_lattice:u2 " "Elaborating entity \"decode_lattice\" for hierarchy \"selecting_machine_test:u_basic\|decode_lattice:u2\"" {  } { { "selecting_machine_startup_test_mol.v" "u2" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_startup_test_mol/selecting_machine_startup_test_mol.v" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544445851499 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 selecting_machine_startup_test_mol.v(532) " "Verilog HDL assignment warning at selecting_machine_startup_test_mol.v(532): truncated value with size 32 to match size of target (3)" {  } { { "selecting_machine_startup_test_mol.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_startup_test_mol/selecting_machine_startup_test_mol.v" 532 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544445851501 "|selecting_machine_startup_test_mol|selecting_machine_test:u_basic|decode_lattice:u2"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk " "Net \"clk\" is missing source, defaulting to GND" {  } { { "selecting_machine_startup_test_mol.v" "clk" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_startup_test_mol/selecting_machine_startup_test_mol.v" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544445851585 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544445851585 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "row\[0\] GND " "Pin \"row\[0\]\" is stuck at GND" {  } { { "selecting_machine_startup_test_mol.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_startup_test_mol/selecting_machine_startup_test_mol.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544445851737 "|selecting_machine_startup_test_mol|row[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row\[1\] GND " "Pin \"row\[1\]\" is stuck at GND" {  } { { "selecting_machine_startup_test_mol.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_startup_test_mol/selecting_machine_startup_test_mol.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544445851737 "|selecting_machine_startup_test_mol|row[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row\[2\] GND " "Pin \"row\[2\]\" is stuck at GND" {  } { { "selecting_machine_startup_test_mol.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_startup_test_mol/selecting_machine_startup_test_mol.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544445851737 "|selecting_machine_startup_test_mol|row[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row\[3\] GND " "Pin \"row\[3\]\" is stuck at GND" {  } { { "selecting_machine_startup_test_mol.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_startup_test_mol/selecting_machine_startup_test_mol.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544445851737 "|selecting_machine_startup_test_mol|row[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row\[4\] GND " "Pin \"row\[4\]\" is stuck at GND" {  } { { "selecting_machine_startup_test_mol.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_startup_test_mol/selecting_machine_startup_test_mol.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544445851737 "|selecting_machine_startup_test_mol|row[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row\[5\] GND " "Pin \"row\[5\]\" is stuck at GND" {  } { { "selecting_machine_startup_test_mol.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_startup_test_mol/selecting_machine_startup_test_mol.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544445851737 "|selecting_machine_startup_test_mol|row[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row\[6\] GND " "Pin \"row\[6\]\" is stuck at GND" {  } { { "selecting_machine_startup_test_mol.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_startup_test_mol/selecting_machine_startup_test_mol.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544445851737 "|selecting_machine_startup_test_mol|row[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row\[7\] GND " "Pin \"row\[7\]\" is stuck at GND" {  } { { "selecting_machine_startup_test_mol.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_startup_test_mol/selecting_machine_startup_test_mol.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544445851737 "|selecting_machine_startup_test_mol|row[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "col\[0\] VCC " "Pin \"col\[0\]\" is stuck at VCC" {  } { { "selecting_machine_startup_test_mol.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_startup_test_mol/selecting_machine_startup_test_mol.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544445851737 "|selecting_machine_startup_test_mol|col[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "col\[1\] VCC " "Pin \"col\[1\]\" is stuck at VCC" {  } { { "selecting_machine_startup_test_mol.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_startup_test_mol/selecting_machine_startup_test_mol.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544445851737 "|selecting_machine_startup_test_mol|col[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "col\[2\] VCC " "Pin \"col\[2\]\" is stuck at VCC" {  } { { "selecting_machine_startup_test_mol.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_startup_test_mol/selecting_machine_startup_test_mol.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544445851737 "|selecting_machine_startup_test_mol|col[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "col\[3\] VCC " "Pin \"col\[3\]\" is stuck at VCC" {  } { { "selecting_machine_startup_test_mol.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_startup_test_mol/selecting_machine_startup_test_mol.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544445851737 "|selecting_machine_startup_test_mol|col[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "col\[4\] VCC " "Pin \"col\[4\]\" is stuck at VCC" {  } { { "selecting_machine_startup_test_mol.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_startup_test_mol/selecting_machine_startup_test_mol.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544445851737 "|selecting_machine_startup_test_mol|col[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "col\[5\] VCC " "Pin \"col\[5\]\" is stuck at VCC" {  } { { "selecting_machine_startup_test_mol.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_startup_test_mol/selecting_machine_startup_test_mol.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544445851737 "|selecting_machine_startup_test_mol|col[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "col\[6\] VCC " "Pin \"col\[6\]\" is stuck at VCC" {  } { { "selecting_machine_startup_test_mol.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_startup_test_mol/selecting_machine_startup_test_mol.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544445851737 "|selecting_machine_startup_test_mol|col[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "col\[7\] VCC " "Pin \"col\[7\]\" is stuck at VCC" {  } { { "selecting_machine_startup_test_mol.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_startup_test_mol/selecting_machine_startup_test_mol.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544445851737 "|selecting_machine_startup_test_mol|col[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit_scan\[0\] VCC " "Pin \"digit_scan\[0\]\" is stuck at VCC" {  } { { "selecting_machine_startup_test_mol.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_startup_test_mol/selecting_machine_startup_test_mol.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544445851737 "|selecting_machine_startup_test_mol|digit_scan[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit_scan\[1\] VCC " "Pin \"digit_scan\[1\]\" is stuck at VCC" {  } { { "selecting_machine_startup_test_mol.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_startup_test_mol/selecting_machine_startup_test_mol.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544445851737 "|selecting_machine_startup_test_mol|digit_scan[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit_scan\[2\] VCC " "Pin \"digit_scan\[2\]\" is stuck at VCC" {  } { { "selecting_machine_startup_test_mol.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_startup_test_mol/selecting_machine_startup_test_mol.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544445851737 "|selecting_machine_startup_test_mol|digit_scan[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit_scan\[3\] VCC " "Pin \"digit_scan\[3\]\" is stuck at VCC" {  } { { "selecting_machine_startup_test_mol.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_startup_test_mol/selecting_machine_startup_test_mol.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544445851737 "|selecting_machine_startup_test_mol|digit_scan[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit_scan\[4\] VCC " "Pin \"digit_scan\[4\]\" is stuck at VCC" {  } { { "selecting_machine_startup_test_mol.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_startup_test_mol/selecting_machine_startup_test_mol.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544445851737 "|selecting_machine_startup_test_mol|digit_scan[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit_scan\[5\] VCC " "Pin \"digit_scan\[5\]\" is stuck at VCC" {  } { { "selecting_machine_startup_test_mol.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_startup_test_mol/selecting_machine_startup_test_mol.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544445851737 "|selecting_machine_startup_test_mol|digit_scan[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit_scan\[6\] VCC " "Pin \"digit_scan\[6\]\" is stuck at VCC" {  } { { "selecting_machine_startup_test_mol.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_startup_test_mol/selecting_machine_startup_test_mol.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544445851737 "|selecting_machine_startup_test_mol|digit_scan[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit_scan\[7\] VCC " "Pin \"digit_scan\[7\]\" is stuck at VCC" {  } { { "selecting_machine_startup_test_mol.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_startup_test_mol/selecting_machine_startup_test_mol.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544445851737 "|selecting_machine_startup_test_mol|digit_scan[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit_cath\[0\] GND " "Pin \"digit_cath\[0\]\" is stuck at GND" {  } { { "selecting_machine_startup_test_mol.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_startup_test_mol/selecting_machine_startup_test_mol.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544445851737 "|selecting_machine_startup_test_mol|digit_cath[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit_cath\[1\] GND " "Pin \"digit_cath\[1\]\" is stuck at GND" {  } { { "selecting_machine_startup_test_mol.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_startup_test_mol/selecting_machine_startup_test_mol.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544445851737 "|selecting_machine_startup_test_mol|digit_cath[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit_cath\[2\] GND " "Pin \"digit_cath\[2\]\" is stuck at GND" {  } { { "selecting_machine_startup_test_mol.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_startup_test_mol/selecting_machine_startup_test_mol.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544445851737 "|selecting_machine_startup_test_mol|digit_cath[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit_cath\[3\] GND " "Pin \"digit_cath\[3\]\" is stuck at GND" {  } { { "selecting_machine_startup_test_mol.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_startup_test_mol/selecting_machine_startup_test_mol.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544445851737 "|selecting_machine_startup_test_mol|digit_cath[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit_cath\[4\] GND " "Pin \"digit_cath\[4\]\" is stuck at GND" {  } { { "selecting_machine_startup_test_mol.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_startup_test_mol/selecting_machine_startup_test_mol.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544445851737 "|selecting_machine_startup_test_mol|digit_cath[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit_cath\[5\] GND " "Pin \"digit_cath\[5\]\" is stuck at GND" {  } { { "selecting_machine_startup_test_mol.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_startup_test_mol/selecting_machine_startup_test_mol.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544445851737 "|selecting_machine_startup_test_mol|digit_cath[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit_cath\[6\] GND " "Pin \"digit_cath\[6\]\" is stuck at GND" {  } { { "selecting_machine_startup_test_mol.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_startup_test_mol/selecting_machine_startup_test_mol.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544445851737 "|selecting_machine_startup_test_mol|digit_cath[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit_cath\[7\] GND " "Pin \"digit_cath\[7\]\" is stuck at GND" {  } { { "selecting_machine_startup_test_mol.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_startup_test_mol/selecting_machine_startup_test_mol.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544445851737 "|selecting_machine_startup_test_mol|digit_cath[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1544445851737 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1544445851744 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "32 " "Implemented 32 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "0 " "Implemented 0 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1544445851749 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1544445851749 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1544445851749 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 52 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 52 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4810 " "Peak virtual memory: 4810 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1544445851807 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 10 20:44:11 2018 " "Processing ended: Mon Dec 10 20:44:11 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1544445851807 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1544445851807 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1544445851807 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1544445851807 ""}
