########################################
#  This file was generated by hdlmake  #
#  http://ohwr.org/projects/hdl-make/  #
########################################

TOP_MODULE := ALU_tb
PWD := $(shell pwd)

GHDL_OPT := 

#target for performing local simulation
local: sim_pre_cmd simulation sim_post_cmd

VERILOG_SRC := 
VERILOG_OBJ := 
VHDL_SRC := ../src/ALU.vhd \
../test/ALU_tb.vhd \

VHDL_OBJ := work/ALU/.ALU_vhd \
work/ALU_tb/.ALU_tb_vhd \

simulation: $(VERILOG_OBJ) $(VHDL_OBJ)
		ghdl -e $(TOP_MODULE)


work/ALU/.ALU_vhd: ../src/ALU.vhd
		ghdl -a $<
		@mkdir -p $(dir $@) && touch $@ 


work/ALU_tb/.ALU_tb_vhd: ../test/ALU_tb.vhd \
work/ALU/.ALU_vhd
		ghdl -a $<
		@mkdir -p $(dir $@) && touch $@ 


# USER SIM COMMANDS
sim_pre_cmd:
		
sim_post_cmd:
		ghdl -r ALU_tb --stop-time=50000000000us --vcd=ALU_tb.vcd; gtkwave ALU_tb.vcd

CLEAN_TARGETS := $(LIBS) *.cf *.o $(TOP_MODULE) work

clean:
		rm -rf $(CLEAN_TARGETS)
mrproper: clean
		rm -rf *.vcd

.PHONY: mrproper clean sim_pre_cmd sim_post_cmd simulation
