Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date              : Sat Nov  4 05:35:17 2023
| Host              : ubuntu2004 running 64-bit Ubuntu 20.04.4 LTS
| Command           : report_timing_summary -delay_type max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/ubuntu/course-lab_4-1/synthesis/timing_report.txt
| Design            : user_project_wrapper
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.29 08-03-2020
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (53)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (53)
-------------------------------
 There are 53 input ports with no input delay specified. (HIGH)

wb_rst_i
wbs_adr_i[10]
wbs_adr_i[24]
wbs_adr_i[25]
wbs_adr_i[26]
wbs_adr_i[27]
wbs_adr_i[28]
wbs_adr_i[29]
wbs_adr_i[2]
wbs_adr_i[30]
wbs_adr_i[31]
wbs_adr_i[3]
wbs_adr_i[4]
wbs_adr_i[5]
wbs_adr_i[6]
wbs_adr_i[7]
wbs_adr_i[8]
wbs_adr_i[9]
wbs_cyc_i
wbs_dat_i[0]
wbs_dat_i[10]
wbs_dat_i[11]
wbs_dat_i[12]
wbs_dat_i[13]
wbs_dat_i[14]
wbs_dat_i[15]
wbs_dat_i[16]
wbs_dat_i[17]
wbs_dat_i[18]
wbs_dat_i[19]
wbs_dat_i[1]
wbs_dat_i[20]
wbs_dat_i[21]
wbs_dat_i[22]
wbs_dat_i[23]
wbs_dat_i[24]
wbs_dat_i[25]
wbs_dat_i[26]
wbs_dat_i[27]
wbs_dat_i[28]
wbs_dat_i[29]
wbs_dat_i[2]
wbs_dat_i[30]
wbs_dat_i[31]
wbs_dat_i[3]
wbs_dat_i[4]
wbs_dat_i[5]
wbs_dat_i[6]
wbs_dat_i[7]
wbs_dat_i[8]
wbs_dat_i[9]
wbs_stb_i
wbs_we_i

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

wbs_ack_o
wbs_dat_o[0]
wbs_dat_o[10]
wbs_dat_o[11]
wbs_dat_o[12]
wbs_dat_o[13]
wbs_dat_o[14]
wbs_dat_o[15]
wbs_dat_o[16]
wbs_dat_o[17]
wbs_dat_o[18]
wbs_dat_o[19]
wbs_dat_o[1]
wbs_dat_o[20]
wbs_dat_o[21]
wbs_dat_o[22]
wbs_dat_o[23]
wbs_dat_o[24]
wbs_dat_o[25]
wbs_dat_o[26]
wbs_dat_o[27]
wbs_dat_o[28]
wbs_dat_o[29]
wbs_dat_o[2]
wbs_dat_o[30]
wbs_dat_o[31]
wbs_dat_o[3]
wbs_dat_o[4]
wbs_dat_o[5]
wbs_dat_o[6]
wbs_dat_o[7]
wbs_dat_o[8]
wbs_dat_o[9]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.622        0.000                      0                   65        1.958        0.000                       0                    52  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
wb_clk_i  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
wb_clk_i            3.622        0.000                      0                   65        1.958        0.000                       0                    52  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        wb_clk_i                    
(none)                      wb_clk_i      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  wb_clk_i
  To Clock:  wb_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        3.622ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.958ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.622ns  (required time - arrival time)
  Source:                 mprj/user_bram/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by wb_clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mprj/wbs_dat_o_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (wb_clk_i rise@5.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        1.223ns  (logic 0.940ns (76.860%)  route 0.283ns (23.140%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.927ns = ( 7.927 - 5.000 ) 
    Source Clock Delay      (SCD):    3.355ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i_IBUF_inst/I
                                                                      r  wb_clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  wb_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    wb_clk_i_IBUF_inst/OUT
                                                                      r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.743    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.771 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=51, unplaced)        2.584     3.355    mprj/user_bram/CLK
                         RAMB18E2                                     r  mprj/user_bram/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTBDOUT[14])
                                                      0.840     4.195 r  mprj/user_bram/RAM_reg/DOUTBDOUT[14]
                         net (fo=1, unplaced)         0.235     4.430    mprj/user_bram/bram_do[30]
                                                                      r  mprj/user_bram/wbs_dat_o[30]_i_1/I0
                         LUT2 (Prop_LUT2_I0_O)        0.100     4.530 r  mprj/user_bram/wbs_dat_o[30]_i_1/O
                         net (fo=1, unplaced)         0.048     4.578    mprj/user_bram_n_2
                         FDRE                                         r  mprj/wbs_dat_o_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      5.000     5.000 r  
                                                      0.000     5.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     5.000    wb_clk_i_IBUF_inst/I
                                                                      r  wb_clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.331     5.331 r  wb_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     5.331    wb_clk_i_IBUF_inst/OUT
                                                                      r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.331 r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133     5.464    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     5.488 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=51, unplaced)        2.439     7.927    mprj/CLK
                         FDRE                                         r  mprj/wbs_dat_o_reg[30]/C
                         clock pessimism              0.283     8.210    
                         clock uncertainty           -0.035     8.175    
                         FDRE (Setup_FDRE_C_D)        0.025     8.200    mprj/wbs_dat_o_reg[30]
  -------------------------------------------------------------------
                         required time                          8.200    
                         arrival time                          -4.578    
  -------------------------------------------------------------------
                         slack                                  3.622    

Slack (MET) :             3.664ns  (required time - arrival time)
  Source:                 mprj/user_bram/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by wb_clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mprj/wbs_dat_o_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (wb_clk_i rise@5.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        1.181ns  (logic 0.944ns (79.932%)  route 0.237ns (20.068%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.927ns = ( 7.927 - 5.000 ) 
    Source Clock Delay      (SCD):    3.355ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i_IBUF_inst/I
                                                                      r  wb_clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  wb_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    wb_clk_i_IBUF_inst/OUT
                                                                      r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.743    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.771 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=51, unplaced)        2.584     3.355    mprj/user_bram/CLK
                         RAMB18E2                                     r  mprj/user_bram/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[8])
                                                      0.844     4.199 r  mprj/user_bram/RAM_reg/DOUTADOUT[8]
                         net (fo=1, unplaced)         0.189     4.388    mprj/user_bram/bram_do[8]
                                                                      r  mprj/user_bram/wbs_dat_o[8]_i_1/I0
                         LUT2 (Prop_LUT2_I0_O)        0.100     4.488 r  mprj/user_bram/wbs_dat_o[8]_i_1/O
                         net (fo=1, unplaced)         0.048     4.536    mprj/user_bram_n_24
                         FDRE                                         r  mprj/wbs_dat_o_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      5.000     5.000 r  
                                                      0.000     5.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     5.000    wb_clk_i_IBUF_inst/I
                                                                      r  wb_clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.331     5.331 r  wb_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     5.331    wb_clk_i_IBUF_inst/OUT
                                                                      r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.331 r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133     5.464    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     5.488 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=51, unplaced)        2.439     7.927    mprj/CLK
                         FDRE                                         r  mprj/wbs_dat_o_reg[8]/C
                         clock pessimism              0.283     8.210    
                         clock uncertainty           -0.035     8.175    
                         FDRE (Setup_FDRE_C_D)        0.025     8.200    mprj/wbs_dat_o_reg[8]
  -------------------------------------------------------------------
                         required time                          8.200    
                         arrival time                          -4.536    
  -------------------------------------------------------------------
                         slack                                  3.664    

Slack (MET) :             3.669ns  (required time - arrival time)
  Source:                 mprj/user_bram/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by wb_clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mprj/wbs_dat_o_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (wb_clk_i rise@5.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        1.176ns  (logic 0.941ns (80.017%)  route 0.235ns (19.983%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.927ns = ( 7.927 - 5.000 ) 
    Source Clock Delay      (SCD):    3.355ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i_IBUF_inst/I
                                                                      r  wb_clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  wb_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    wb_clk_i_IBUF_inst/OUT
                                                                      r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.743    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.771 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=51, unplaced)        2.584     3.355    mprj/user_bram/CLK
                         RAMB18E2                                     r  mprj/user_bram/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTBDOUT[6])
                                                      0.841     4.196 r  mprj/user_bram/RAM_reg/DOUTBDOUT[6]
                         net (fo=1, unplaced)         0.187     4.383    mprj/user_bram/bram_do[22]
                                                                      r  mprj/user_bram/wbs_dat_o[22]_i_1/I0
                         LUT2 (Prop_LUT2_I0_O)        0.100     4.483 r  mprj/user_bram/wbs_dat_o[22]_i_1/O
                         net (fo=1, unplaced)         0.048     4.531    mprj/user_bram_n_10
                         FDRE                                         r  mprj/wbs_dat_o_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      5.000     5.000 r  
                                                      0.000     5.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     5.000    wb_clk_i_IBUF_inst/I
                                                                      r  wb_clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.331     5.331 r  wb_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     5.331    wb_clk_i_IBUF_inst/OUT
                                                                      r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.331 r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133     5.464    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     5.488 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=51, unplaced)        2.439     7.927    mprj/CLK
                         FDRE                                         r  mprj/wbs_dat_o_reg[22]/C
                         clock pessimism              0.283     8.210    
                         clock uncertainty           -0.035     8.175    
                         FDRE (Setup_FDRE_C_D)        0.025     8.200    mprj/wbs_dat_o_reg[22]
  -------------------------------------------------------------------
                         required time                          8.200    
                         arrival time                          -4.531    
  -------------------------------------------------------------------
                         slack                                  3.669    

Slack (MET) :             3.671ns  (required time - arrival time)
  Source:                 mprj/user_bram/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by wb_clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mprj/wbs_dat_o_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (wb_clk_i rise@5.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        1.174ns  (logic 0.935ns (79.642%)  route 0.239ns (20.358%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.927ns = ( 7.927 - 5.000 ) 
    Source Clock Delay      (SCD):    3.355ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i_IBUF_inst/I
                                                                      r  wb_clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  wb_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    wb_clk_i_IBUF_inst/OUT
                                                                      r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.743    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.771 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=51, unplaced)        2.584     3.355    mprj/user_bram/CLK
                         RAMB18E2                                     r  mprj/user_bram/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTBDOUT[5])
                                                      0.835     4.190 r  mprj/user_bram/RAM_reg/DOUTBDOUT[5]
                         net (fo=1, unplaced)         0.191     4.381    mprj/user_bram/bram_do[21]
                                                                      r  mprj/user_bram/wbs_dat_o[21]_i_1/I0
                         LUT2 (Prop_LUT2_I0_O)        0.100     4.481 r  mprj/user_bram/wbs_dat_o[21]_i_1/O
                         net (fo=1, unplaced)         0.048     4.529    mprj/user_bram_n_11
                         FDRE                                         r  mprj/wbs_dat_o_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      5.000     5.000 r  
                                                      0.000     5.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     5.000    wb_clk_i_IBUF_inst/I
                                                                      r  wb_clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.331     5.331 r  wb_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     5.331    wb_clk_i_IBUF_inst/OUT
                                                                      r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.331 r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133     5.464    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     5.488 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=51, unplaced)        2.439     7.927    mprj/CLK
                         FDRE                                         r  mprj/wbs_dat_o_reg[21]/C
                         clock pessimism              0.283     8.210    
                         clock uncertainty           -0.035     8.175    
                         FDRE (Setup_FDRE_C_D)        0.025     8.200    mprj/wbs_dat_o_reg[21]
  -------------------------------------------------------------------
                         required time                          8.200    
                         arrival time                          -4.529    
  -------------------------------------------------------------------
                         slack                                  3.671    

Slack (MET) :             3.673ns  (required time - arrival time)
  Source:                 mprj/user_bram/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by wb_clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mprj/wbs_dat_o_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (wb_clk_i rise@5.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        1.172ns  (logic 0.936ns (79.863%)  route 0.236ns (20.137%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.927ns = ( 7.927 - 5.000 ) 
    Source Clock Delay      (SCD):    3.355ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i_IBUF_inst/I
                                                                      r  wb_clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  wb_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    wb_clk_i_IBUF_inst/OUT
                                                                      r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.743    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.771 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=51, unplaced)        2.584     3.355    mprj/user_bram/CLK
                         RAMB18E2                                     r  mprj/user_bram/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[6])
                                                      0.836     4.191 r  mprj/user_bram/RAM_reg/DOUTADOUT[6]
                         net (fo=1, unplaced)         0.188     4.379    mprj/user_bram/bram_do[6]
                                                                      r  mprj/user_bram/wbs_dat_o[6]_i_1/I0
                         LUT2 (Prop_LUT2_I0_O)        0.100     4.479 r  mprj/user_bram/wbs_dat_o[6]_i_1/O
                         net (fo=1, unplaced)         0.048     4.527    mprj/user_bram_n_26
                         FDRE                                         r  mprj/wbs_dat_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      5.000     5.000 r  
                                                      0.000     5.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     5.000    wb_clk_i_IBUF_inst/I
                                                                      r  wb_clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.331     5.331 r  wb_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     5.331    wb_clk_i_IBUF_inst/OUT
                                                                      r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.331 r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133     5.464    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     5.488 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=51, unplaced)        2.439     7.927    mprj/CLK
                         FDRE                                         r  mprj/wbs_dat_o_reg[6]/C
                         clock pessimism              0.283     8.210    
                         clock uncertainty           -0.035     8.175    
                         FDRE (Setup_FDRE_C_D)        0.025     8.200    mprj/wbs_dat_o_reg[6]
  -------------------------------------------------------------------
                         required time                          8.200    
                         arrival time                          -4.527    
  -------------------------------------------------------------------
                         slack                                  3.673    

Slack (MET) :             3.673ns  (required time - arrival time)
  Source:                 mprj/user_bram/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by wb_clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mprj/wbs_dat_o_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (wb_clk_i rise@5.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        1.172ns  (logic 0.936ns (79.863%)  route 0.236ns (20.137%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.927ns = ( 7.927 - 5.000 ) 
    Source Clock Delay      (SCD):    3.355ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i_IBUF_inst/I
                                                                      r  wb_clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  wb_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    wb_clk_i_IBUF_inst/OUT
                                                                      r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.743    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.771 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=51, unplaced)        2.584     3.355    mprj/user_bram/CLK
                         RAMB18E2                                     r  mprj/user_bram/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[7])
                                                      0.836     4.191 r  mprj/user_bram/RAM_reg/DOUTADOUT[7]
                         net (fo=1, unplaced)         0.188     4.379    mprj/user_bram/bram_do[7]
                                                                      r  mprj/user_bram/wbs_dat_o[7]_i_1/I0
                         LUT2 (Prop_LUT2_I0_O)        0.100     4.479 r  mprj/user_bram/wbs_dat_o[7]_i_1/O
                         net (fo=1, unplaced)         0.048     4.527    mprj/user_bram_n_25
                         FDRE                                         r  mprj/wbs_dat_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      5.000     5.000 r  
                                                      0.000     5.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     5.000    wb_clk_i_IBUF_inst/I
                                                                      r  wb_clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.331     5.331 r  wb_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     5.331    wb_clk_i_IBUF_inst/OUT
                                                                      r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.331 r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133     5.464    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     5.488 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=51, unplaced)        2.439     7.927    mprj/CLK
                         FDRE                                         r  mprj/wbs_dat_o_reg[7]/C
                         clock pessimism              0.283     8.210    
                         clock uncertainty           -0.035     8.175    
                         FDRE (Setup_FDRE_C_D)        0.025     8.200    mprj/wbs_dat_o_reg[7]
  -------------------------------------------------------------------
                         required time                          8.200    
                         arrival time                          -4.527    
  -------------------------------------------------------------------
                         slack                                  3.673    

Slack (MET) :             3.676ns  (required time - arrival time)
  Source:                 mprj/user_bram/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by wb_clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mprj/wbs_dat_o_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (wb_clk_i rise@5.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        1.169ns  (logic 0.931ns (79.641%)  route 0.238ns (20.359%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.927ns = ( 7.927 - 5.000 ) 
    Source Clock Delay      (SCD):    3.355ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i_IBUF_inst/I
                                                                      r  wb_clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  wb_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    wb_clk_i_IBUF_inst/OUT
                                                                      r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.743    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.771 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=51, unplaced)        2.584     3.355    mprj/user_bram/CLK
                         RAMB18E2                                     r  mprj/user_bram/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTBDOUT[13])
                                                      0.831     4.186 r  mprj/user_bram/RAM_reg/DOUTBDOUT[13]
                         net (fo=1, unplaced)         0.190     4.376    mprj/user_bram/bram_do[29]
                                                                      r  mprj/user_bram/wbs_dat_o[29]_i_1/I0
                         LUT2 (Prop_LUT2_I0_O)        0.100     4.476 r  mprj/user_bram/wbs_dat_o[29]_i_1/O
                         net (fo=1, unplaced)         0.048     4.524    mprj/user_bram_n_3
                         FDRE                                         r  mprj/wbs_dat_o_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      5.000     5.000 r  
                                                      0.000     5.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     5.000    wb_clk_i_IBUF_inst/I
                                                                      r  wb_clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.331     5.331 r  wb_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     5.331    wb_clk_i_IBUF_inst/OUT
                                                                      r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.331 r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133     5.464    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     5.488 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=51, unplaced)        2.439     7.927    mprj/CLK
                         FDRE                                         r  mprj/wbs_dat_o_reg[29]/C
                         clock pessimism              0.283     8.210    
                         clock uncertainty           -0.035     8.175    
                         FDRE (Setup_FDRE_C_D)        0.025     8.200    mprj/wbs_dat_o_reg[29]
  -------------------------------------------------------------------
                         required time                          8.200    
                         arrival time                          -4.524    
  -------------------------------------------------------------------
                         slack                                  3.676    

Slack (MET) :             3.678ns  (required time - arrival time)
  Source:                 mprj/user_bram/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by wb_clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mprj/wbs_dat_o_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (wb_clk_i rise@5.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        1.167ns  (logic 0.884ns (75.750%)  route 0.283ns (24.250%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.927ns = ( 7.927 - 5.000 ) 
    Source Clock Delay      (SCD):    3.355ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i_IBUF_inst/I
                                                                      r  wb_clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  wb_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    wb_clk_i_IBUF_inst/OUT
                                                                      r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.743    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.771 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=51, unplaced)        2.584     3.355    mprj/user_bram/CLK
                         RAMB18E2                                     r  mprj/user_bram/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTBDOUT[11])
                                                      0.831     4.186 r  mprj/user_bram/RAM_reg/DOUTBDOUT[11]
                         net (fo=1, unplaced)         0.235     4.421    mprj/user_bram/bram_do[27]
                                                                      r  mprj/user_bram/wbs_dat_o[27]_i_1/I0
                         LUT2 (Prop_LUT2_I0_O)        0.053     4.474 r  mprj/user_bram/wbs_dat_o[27]_i_1/O
                         net (fo=1, unplaced)         0.048     4.522    mprj/user_bram_n_5
                         FDRE                                         r  mprj/wbs_dat_o_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      5.000     5.000 r  
                                                      0.000     5.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     5.000    wb_clk_i_IBUF_inst/I
                                                                      r  wb_clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.331     5.331 r  wb_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     5.331    wb_clk_i_IBUF_inst/OUT
                                                                      r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.331 r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133     5.464    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     5.488 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=51, unplaced)        2.439     7.927    mprj/CLK
                         FDRE                                         r  mprj/wbs_dat_o_reg[27]/C
                         clock pessimism              0.283     8.210    
                         clock uncertainty           -0.035     8.175    
                         FDRE (Setup_FDRE_C_D)        0.025     8.200    mprj/wbs_dat_o_reg[27]
  -------------------------------------------------------------------
                         required time                          8.200    
                         arrival time                          -4.522    
  -------------------------------------------------------------------
                         slack                                  3.678    

Slack (MET) :             3.681ns  (required time - arrival time)
  Source:                 mprj/user_bram/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by wb_clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mprj/wbs_dat_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (wb_clk_i rise@5.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        1.164ns  (logic 0.929ns (79.811%)  route 0.235ns (20.189%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.927ns = ( 7.927 - 5.000 ) 
    Source Clock Delay      (SCD):    3.355ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i_IBUF_inst/I
                                                                      r  wb_clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  wb_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    wb_clk_i_IBUF_inst/OUT
                                                                      r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.743    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.771 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=51, unplaced)        2.584     3.355    mprj/user_bram/CLK
                         RAMB18E2                                     r  mprj/user_bram/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      0.829     4.184 r  mprj/user_bram/RAM_reg/DOUTADOUT[3]
                         net (fo=1, unplaced)         0.187     4.371    mprj/user_bram/bram_do[3]
                                                                      r  mprj/user_bram/wbs_dat_o[3]_i_1/I0
                         LUT2 (Prop_LUT2_I0_O)        0.100     4.471 r  mprj/user_bram/wbs_dat_o[3]_i_1/O
                         net (fo=1, unplaced)         0.048     4.519    mprj/user_bram_n_29
                         FDRE                                         r  mprj/wbs_dat_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      5.000     5.000 r  
                                                      0.000     5.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     5.000    wb_clk_i_IBUF_inst/I
                                                                      r  wb_clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.331     5.331 r  wb_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     5.331    wb_clk_i_IBUF_inst/OUT
                                                                      r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.331 r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133     5.464    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     5.488 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=51, unplaced)        2.439     7.927    mprj/CLK
                         FDRE                                         r  mprj/wbs_dat_o_reg[3]/C
                         clock pessimism              0.283     8.210    
                         clock uncertainty           -0.035     8.175    
                         FDRE (Setup_FDRE_C_D)        0.025     8.200    mprj/wbs_dat_o_reg[3]
  -------------------------------------------------------------------
                         required time                          8.200    
                         arrival time                          -4.519    
  -------------------------------------------------------------------
                         slack                                  3.681    

Slack (MET) :             3.688ns  (required time - arrival time)
  Source:                 mprj/user_bram/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by wb_clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mprj/wbs_dat_o_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (wb_clk_i rise@5.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        1.157ns  (logic 0.921ns (79.602%)  route 0.236ns (20.398%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.927ns = ( 7.927 - 5.000 ) 
    Source Clock Delay      (SCD):    3.355ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i_IBUF_inst/I
                                                                      r  wb_clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  wb_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    wb_clk_i_IBUF_inst/OUT
                                                                      r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.743    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.771 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=51, unplaced)        2.584     3.355    mprj/user_bram/CLK
                         RAMB18E2                                     r  mprj/user_bram/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTBDOUT[10])
                                                      0.821     4.176 r  mprj/user_bram/RAM_reg/DOUTBDOUT[10]
                         net (fo=1, unplaced)         0.188     4.364    mprj/user_bram/bram_do[26]
                                                                      r  mprj/user_bram/wbs_dat_o[26]_i_1/I0
                         LUT2 (Prop_LUT2_I0_O)        0.100     4.464 r  mprj/user_bram/wbs_dat_o[26]_i_1/O
                         net (fo=1, unplaced)         0.048     4.512    mprj/user_bram_n_6
                         FDRE                                         r  mprj/wbs_dat_o_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      5.000     5.000 r  
                                                      0.000     5.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     5.000    wb_clk_i_IBUF_inst/I
                                                                      r  wb_clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.331     5.331 r  wb_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     5.331    wb_clk_i_IBUF_inst/OUT
                                                                      r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.331 r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133     5.464    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     5.488 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=51, unplaced)        2.439     7.927    mprj/CLK
                         FDRE                                         r  mprj/wbs_dat_o_reg[26]/C
                         clock pessimism              0.283     8.210    
                         clock uncertainty           -0.035     8.175    
                         FDRE (Setup_FDRE_C_D)        0.025     8.200    mprj/wbs_dat_o_reg[26]
  -------------------------------------------------------------------
                         required time                          8.200    
                         arrival time                          -4.512    
  -------------------------------------------------------------------
                         slack                                  3.688    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         wb_clk_i
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { wb_clk_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         5.000       3.431                mprj/user_bram/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         5.000       3.431                mprj/user_bram/RAM_reg/CLKBWRCLK
Min Period        n/a     BUFGCE/I            n/a            1.290         5.000       3.710                wb_clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            0.550         5.000       4.450                mprj/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.550         5.000       4.450                mprj/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            0.550         5.000       4.450                mprj/counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            0.550         5.000       4.450                mprj/counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            0.550         5.000       4.450                mprj/counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            0.550         5.000       4.450                mprj/counter_reg[14]/C
Min Period        n/a     FDRE/C              n/a            0.550         5.000       4.450                mprj/counter_reg[15]/C
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         2.500       1.958                mprj/user_bram/RAM_reg/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         2.500       1.958                mprj/user_bram/RAM_reg/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         2.500       1.958                mprj/user_bram/RAM_reg/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         2.500       1.958                mprj/user_bram/RAM_reg/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.275         2.500       2.225                mprj/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         2.500       2.225                mprj/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         2.500       2.225                mprj/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         2.500       2.225                mprj/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         2.500       2.225                mprj/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         2.500       2.225                mprj/counter_reg[11]/C
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         2.500       1.958                mprj/user_bram/RAM_reg/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         2.500       1.958                mprj/user_bram/RAM_reg/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         2.500       1.958                mprj/user_bram/RAM_reg/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         2.500       1.958                mprj/user_bram/RAM_reg/CLKBWRCLK
High Pulse Width  Slow    FDRE/C              n/a            0.275         2.500       2.225                mprj/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         2.500       2.225                mprj/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         2.500       2.225                mprj/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         2.500       2.225                mprj/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         2.500       2.225                mprj/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         2.500       2.225                mprj/counter_reg[11]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  wb_clk_i
  To Clock:  

Max Delay            33 Endpoints
Min Delay             0 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mprj/wbs_ack_o_reg/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            wbs_ack_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.541ns  (logic 1.036ns (67.228%)  route 0.505ns (32.772%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i_IBUF_inst/I
                                                                      r  wb_clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  wb_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    wb_clk_i_IBUF_inst/OUT
                                                                      r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.743    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.771 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=51, unplaced)        2.584     3.355    mprj/CLK
                         FDRE                                         r  mprj/wbs_ack_o_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.432 r  mprj/wbs_ack_o_reg/Q
                         net (fo=2, unplaced)         0.505     3.937    wbs_ack_o_OBUF
                                                                      r  wbs_ack_o_OBUF_inst/I
                         OBUF (Prop_OBUF_I_O)         0.959     4.896 r  wbs_ack_o_OBUF_inst/O
                         net (fo=0)                   0.000     4.896    wbs_ack_o
                                                                      r  wbs_ack_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/wbs_dat_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            wbs_dat_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.541ns  (logic 1.036ns (67.228%)  route 0.505ns (32.772%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i_IBUF_inst/I
                                                                      r  wb_clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  wb_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    wb_clk_i_IBUF_inst/OUT
                                                                      r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.743    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.771 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=51, unplaced)        2.584     3.355    mprj/CLK
                         FDRE                                         r  mprj/wbs_dat_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.432 r  mprj/wbs_dat_o_reg[0]/Q
                         net (fo=1, unplaced)         0.505     3.937    wbs_dat_o_OBUF[0]
                                                                      r  wbs_dat_o_OBUF[0]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.959     4.896 r  wbs_dat_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.896    wbs_dat_o[0]
                                                                      r  wbs_dat_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/wbs_dat_o_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            wbs_dat_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.541ns  (logic 1.036ns (67.228%)  route 0.505ns (32.772%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i_IBUF_inst/I
                                                                      r  wb_clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  wb_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    wb_clk_i_IBUF_inst/OUT
                                                                      r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.743    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.771 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=51, unplaced)        2.584     3.355    mprj/CLK
                         FDRE                                         r  mprj/wbs_dat_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.432 r  mprj/wbs_dat_o_reg[10]/Q
                         net (fo=1, unplaced)         0.505     3.937    wbs_dat_o_OBUF[10]
                                                                      r  wbs_dat_o_OBUF[10]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.959     4.896 r  wbs_dat_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     4.896    wbs_dat_o[10]
                                                                      r  wbs_dat_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/wbs_dat_o_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            wbs_dat_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.541ns  (logic 1.036ns (67.228%)  route 0.505ns (32.772%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i_IBUF_inst/I
                                                                      r  wb_clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  wb_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    wb_clk_i_IBUF_inst/OUT
                                                                      r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.743    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.771 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=51, unplaced)        2.584     3.355    mprj/CLK
                         FDRE                                         r  mprj/wbs_dat_o_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.432 r  mprj/wbs_dat_o_reg[11]/Q
                         net (fo=1, unplaced)         0.505     3.937    wbs_dat_o_OBUF[11]
                                                                      r  wbs_dat_o_OBUF[11]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.959     4.896 r  wbs_dat_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     4.896    wbs_dat_o[11]
                                                                      r  wbs_dat_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/wbs_dat_o_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            wbs_dat_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.541ns  (logic 1.036ns (67.228%)  route 0.505ns (32.772%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i_IBUF_inst/I
                                                                      r  wb_clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  wb_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    wb_clk_i_IBUF_inst/OUT
                                                                      r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.743    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.771 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=51, unplaced)        2.584     3.355    mprj/CLK
                         FDRE                                         r  mprj/wbs_dat_o_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.432 r  mprj/wbs_dat_o_reg[12]/Q
                         net (fo=1, unplaced)         0.505     3.937    wbs_dat_o_OBUF[12]
                                                                      r  wbs_dat_o_OBUF[12]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.959     4.896 r  wbs_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     4.896    wbs_dat_o[12]
                                                                      r  wbs_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/wbs_dat_o_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            wbs_dat_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.541ns  (logic 1.036ns (67.228%)  route 0.505ns (32.772%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i_IBUF_inst/I
                                                                      r  wb_clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  wb_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    wb_clk_i_IBUF_inst/OUT
                                                                      r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.743    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.771 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=51, unplaced)        2.584     3.355    mprj/CLK
                         FDRE                                         r  mprj/wbs_dat_o_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.432 r  mprj/wbs_dat_o_reg[13]/Q
                         net (fo=1, unplaced)         0.505     3.937    wbs_dat_o_OBUF[13]
                                                                      r  wbs_dat_o_OBUF[13]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.959     4.896 r  wbs_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     4.896    wbs_dat_o[13]
                                                                      r  wbs_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/wbs_dat_o_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            wbs_dat_o[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.541ns  (logic 1.036ns (67.228%)  route 0.505ns (32.772%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i_IBUF_inst/I
                                                                      r  wb_clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  wb_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    wb_clk_i_IBUF_inst/OUT
                                                                      r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.743    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.771 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=51, unplaced)        2.584     3.355    mprj/CLK
                         FDRE                                         r  mprj/wbs_dat_o_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.432 r  mprj/wbs_dat_o_reg[14]/Q
                         net (fo=1, unplaced)         0.505     3.937    wbs_dat_o_OBUF[14]
                                                                      r  wbs_dat_o_OBUF[14]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.959     4.896 r  wbs_dat_o_OBUF[14]_inst/O
                         net (fo=0)                   0.000     4.896    wbs_dat_o[14]
                                                                      r  wbs_dat_o[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/wbs_dat_o_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            wbs_dat_o[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.541ns  (logic 1.036ns (67.228%)  route 0.505ns (32.772%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i_IBUF_inst/I
                                                                      r  wb_clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  wb_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    wb_clk_i_IBUF_inst/OUT
                                                                      r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.743    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.771 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=51, unplaced)        2.584     3.355    mprj/CLK
                         FDRE                                         r  mprj/wbs_dat_o_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.432 r  mprj/wbs_dat_o_reg[15]/Q
                         net (fo=1, unplaced)         0.505     3.937    wbs_dat_o_OBUF[15]
                                                                      r  wbs_dat_o_OBUF[15]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.959     4.896 r  wbs_dat_o_OBUF[15]_inst/O
                         net (fo=0)                   0.000     4.896    wbs_dat_o[15]
                                                                      r  wbs_dat_o[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/wbs_dat_o_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            wbs_dat_o[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.541ns  (logic 1.036ns (67.228%)  route 0.505ns (32.772%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i_IBUF_inst/I
                                                                      r  wb_clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  wb_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    wb_clk_i_IBUF_inst/OUT
                                                                      r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.743    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.771 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=51, unplaced)        2.584     3.355    mprj/CLK
                         FDRE                                         r  mprj/wbs_dat_o_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.432 r  mprj/wbs_dat_o_reg[16]/Q
                         net (fo=1, unplaced)         0.505     3.937    wbs_dat_o_OBUF[16]
                                                                      r  wbs_dat_o_OBUF[16]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.959     4.896 r  wbs_dat_o_OBUF[16]_inst/O
                         net (fo=0)                   0.000     4.896    wbs_dat_o[16]
                                                                      r  wbs_dat_o[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/wbs_dat_o_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            wbs_dat_o[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.541ns  (logic 1.036ns (67.228%)  route 0.505ns (32.772%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i_IBUF_inst/I
                                                                      r  wb_clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  wb_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    wb_clk_i_IBUF_inst/OUT
                                                                      r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.743    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.771 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=51, unplaced)        2.584     3.355    mprj/CLK
                         FDRE                                         r  mprj/wbs_dat_o_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.432 r  mprj/wbs_dat_o_reg[17]/Q
                         net (fo=1, unplaced)         0.505     3.937    wbs_dat_o_OBUF[17]
                                                                      r  wbs_dat_o_OBUF[17]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.959     4.896 r  wbs_dat_o_OBUF[17]_inst/O
                         net (fo=0)                   0.000     4.896    wbs_dat_o[17]
                                                                      r  wbs_dat_o[17] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  wb_clk_i

Max Delay           121 Endpoints
Min Delay             0 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wbs_cyc_i
                            (input port)
  Destination:            mprj/user_bram/RAM_reg/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB18E2 clocked by wb_clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.926ns  (logic 0.840ns (43.612%)  route 1.086ns (56.388%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_cyc_i (IN)
                         net (fo=0)                   0.000     0.000    wbs_cyc_i_IBUF_inst/I
                                                                      f  wbs_cyc_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 f  wbs_cyc_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    wbs_cyc_i_IBUF_inst/OUT
                                                                      f  wbs_cyc_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 f  wbs_cyc_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.466     1.048    mprj/user_bram/wbs_cyc_i_IBUF
                                                                      f  mprj/user_bram/RAM_reg_i_12/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     1.198 r  mprj/user_bram/RAM_reg_i_12/O
                         net (fo=1, unplaced)         0.185     1.383    mprj/user_bram/RAM_reg_i_12_n_0
                                                                      r  mprj/user_bram/RAM_reg_i_1/I4
                         LUT5 (Prop_LUT5_I4_O)        0.038     1.421 f  mprj/user_bram/RAM_reg_i_1/O
                         net (fo=12, unplaced)        0.222     1.643    mprj/user_bram/p_1_in
                                                                      f  mprj/user_bram/RAM_reg_i_2/I0
                         LUT1 (Prop_LUT1_I0_O)        0.070     1.713 r  mprj/user_bram/RAM_reg_i_2/O
                         net (fo=1, unplaced)         0.213     1.926    mprj/user_bram/RAM_reg_i_2_n_0
                         RAMB18E2                                     r  mprj/user_bram/RAM_reg/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i_IBUF_inst/I
                                                                      r  wb_clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.331     0.331 r  wb_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.331    wb_clk_i_IBUF_inst/OUT
                                                                      r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.331 r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133     0.464    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.488 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=51, unplaced)        2.439     2.927    mprj/user_bram/CLK
                         RAMB18E2                                     r  mprj/user_bram/RAM_reg/CLKARDCLK

Slack:                    inf
  Source:                 wbs_cyc_i
                            (input port)
  Destination:            mprj/user_bram/RAM_reg/WEBWE[3]
                            (rising edge-triggered cell RAMB18E2 clocked by wb_clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.882ns  (logic 0.808ns (42.931%)  route 1.074ns (57.068%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_cyc_i (IN)
                         net (fo=0)                   0.000     0.000    wbs_cyc_i_IBUF_inst/I
                                                                      r  wbs_cyc_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  wbs_cyc_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    wbs_cyc_i_IBUF_inst/OUT
                                                                      r  wbs_cyc_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  wbs_cyc_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.466     1.048    mprj/user_bram/wbs_cyc_i_IBUF
                                                                      r  mprj/user_bram/RAM_reg_i_12/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     1.198 f  mprj/user_bram/RAM_reg_i_12/O
                         net (fo=1, unplaced)         0.185     1.383    mprj/user_bram/RAM_reg_i_12_n_0
                                                                      f  mprj/user_bram/RAM_reg_i_1/I4
                         LUT5 (Prop_LUT5_I4_O)        0.038     1.421 r  mprj/user_bram/RAM_reg_i_1/O
                         net (fo=12, unplaced)        0.222     1.643    mprj/user_bram/p_1_in
                                                                      r  mprj/user_bram/RAM_reg_i_11/I1
                         LUT2 (Prop_LUT2_I1_O)        0.038     1.681 r  mprj/user_bram/RAM_reg_i_11/O
                         net (fo=4, unplaced)         0.201     1.882    mprj/user_bram/bram_we0
                         RAMB18E2                                     r  mprj/user_bram/RAM_reg/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i_IBUF_inst/I
                                                                      r  wb_clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.331     0.331 r  wb_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.331    wb_clk_i_IBUF_inst/OUT
                                                                      r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.331 r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133     0.464    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.488 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=51, unplaced)        2.439     2.927    mprj/user_bram/CLK
                         RAMB18E2                                     r  mprj/user_bram/RAM_reg/CLKBWRCLK

Slack:                    inf
  Source:                 wbs_cyc_i
                            (input port)
  Destination:            mprj/user_bram/RAM_reg/WEBWE[2]
                            (rising edge-triggered cell RAMB18E2 clocked by wb_clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.880ns  (logic 0.808ns (42.977%)  route 1.072ns (57.023%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_cyc_i (IN)
                         net (fo=0)                   0.000     0.000    wbs_cyc_i_IBUF_inst/I
                                                                      r  wbs_cyc_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  wbs_cyc_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    wbs_cyc_i_IBUF_inst/OUT
                                                                      r  wbs_cyc_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  wbs_cyc_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.466     1.048    mprj/user_bram/wbs_cyc_i_IBUF
                                                                      r  mprj/user_bram/RAM_reg_i_12/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     1.198 f  mprj/user_bram/RAM_reg_i_12/O
                         net (fo=1, unplaced)         0.185     1.383    mprj/user_bram/RAM_reg_i_12_n_0
                                                                      f  mprj/user_bram/RAM_reg_i_1/I4
                         LUT5 (Prop_LUT5_I4_O)        0.038     1.421 r  mprj/user_bram/RAM_reg_i_1/O
                         net (fo=12, unplaced)        0.222     1.643    mprj/user_bram/p_1_in
                                                                      r  mprj/user_bram/RAM_reg_i_11/I1
                         LUT2 (Prop_LUT2_I1_O)        0.038     1.681 r  mprj/user_bram/RAM_reg_i_11/O
                         net (fo=4, unplaced)         0.199     1.880    mprj/user_bram/bram_we0
                         RAMB18E2                                     r  mprj/user_bram/RAM_reg/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i_IBUF_inst/I
                                                                      r  wb_clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.331     0.331 r  wb_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.331    wb_clk_i_IBUF_inst/OUT
                                                                      r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.331 r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133     0.464    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.488 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=51, unplaced)        2.439     2.927    mprj/user_bram/CLK
                         RAMB18E2                                     r  mprj/user_bram/RAM_reg/CLKBWRCLK

Slack:                    inf
  Source:                 wbs_cyc_i
                            (input port)
  Destination:            mprj/counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.865ns  (logic 0.808ns (43.323%)  route 1.057ns (56.677%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_cyc_i (IN)
                         net (fo=0)                   0.000     0.000    wbs_cyc_i_IBUF_inst/I
                                                                      r  wbs_cyc_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  wbs_cyc_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    wbs_cyc_i_IBUF_inst/OUT
                                                                      r  wbs_cyc_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  wbs_cyc_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.466     1.048    mprj/user_bram/wbs_cyc_i_IBUF
                                                                      r  mprj/user_bram/RAM_reg_i_12/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     1.198 f  mprj/user_bram/RAM_reg_i_12/O
                         net (fo=1, unplaced)         0.185     1.383    mprj/user_bram/RAM_reg_i_12_n_0
                                                                      f  mprj/user_bram/RAM_reg_i_1/I4
                         LUT5 (Prop_LUT5_I4_O)        0.038     1.421 r  mprj/user_bram/RAM_reg_i_1/O
                         net (fo=12, unplaced)        0.222     1.643    mprj/p_1_in
                                                                      r  mprj/counter[15]_i_1/I2
                         LUT3 (Prop_LUT3_I2_O)        0.038     1.681 r  mprj/counter[15]_i_1/O
                         net (fo=16, unplaced)        0.184     1.865    mprj/counter0
                         FDRE                                         r  mprj/counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i_IBUF_inst/I
                                                                      r  wb_clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.331     0.331 r  wb_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.331    wb_clk_i_IBUF_inst/OUT
                                                                      r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.331 r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133     0.464    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.488 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=51, unplaced)        2.439     2.927    mprj/CLK
                         FDRE                                         r  mprj/counter_reg[0]/C

Slack:                    inf
  Source:                 wbs_cyc_i
                            (input port)
  Destination:            mprj/counter_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.865ns  (logic 0.808ns (43.323%)  route 1.057ns (56.677%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_cyc_i (IN)
                         net (fo=0)                   0.000     0.000    wbs_cyc_i_IBUF_inst/I
                                                                      r  wbs_cyc_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  wbs_cyc_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    wbs_cyc_i_IBUF_inst/OUT
                                                                      r  wbs_cyc_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  wbs_cyc_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.466     1.048    mprj/user_bram/wbs_cyc_i_IBUF
                                                                      r  mprj/user_bram/RAM_reg_i_12/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     1.198 f  mprj/user_bram/RAM_reg_i_12/O
                         net (fo=1, unplaced)         0.185     1.383    mprj/user_bram/RAM_reg_i_12_n_0
                                                                      f  mprj/user_bram/RAM_reg_i_1/I4
                         LUT5 (Prop_LUT5_I4_O)        0.038     1.421 r  mprj/user_bram/RAM_reg_i_1/O
                         net (fo=12, unplaced)        0.222     1.643    mprj/p_1_in
                                                                      r  mprj/counter[15]_i_1/I2
                         LUT3 (Prop_LUT3_I2_O)        0.038     1.681 r  mprj/counter[15]_i_1/O
                         net (fo=16, unplaced)        0.184     1.865    mprj/counter0
                         FDRE                                         r  mprj/counter_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i_IBUF_inst/I
                                                                      r  wb_clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.331     0.331 r  wb_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.331    wb_clk_i_IBUF_inst/OUT
                                                                      r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.331 r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133     0.464    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.488 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=51, unplaced)        2.439     2.927    mprj/CLK
                         FDRE                                         r  mprj/counter_reg[10]/C

Slack:                    inf
  Source:                 wbs_cyc_i
                            (input port)
  Destination:            mprj/counter_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.865ns  (logic 0.808ns (43.323%)  route 1.057ns (56.677%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_cyc_i (IN)
                         net (fo=0)                   0.000     0.000    wbs_cyc_i_IBUF_inst/I
                                                                      r  wbs_cyc_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  wbs_cyc_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    wbs_cyc_i_IBUF_inst/OUT
                                                                      r  wbs_cyc_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  wbs_cyc_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.466     1.048    mprj/user_bram/wbs_cyc_i_IBUF
                                                                      r  mprj/user_bram/RAM_reg_i_12/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     1.198 f  mprj/user_bram/RAM_reg_i_12/O
                         net (fo=1, unplaced)         0.185     1.383    mprj/user_bram/RAM_reg_i_12_n_0
                                                                      f  mprj/user_bram/RAM_reg_i_1/I4
                         LUT5 (Prop_LUT5_I4_O)        0.038     1.421 r  mprj/user_bram/RAM_reg_i_1/O
                         net (fo=12, unplaced)        0.222     1.643    mprj/p_1_in
                                                                      r  mprj/counter[15]_i_1/I2
                         LUT3 (Prop_LUT3_I2_O)        0.038     1.681 r  mprj/counter[15]_i_1/O
                         net (fo=16, unplaced)        0.184     1.865    mprj/counter0
                         FDRE                                         r  mprj/counter_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i_IBUF_inst/I
                                                                      r  wb_clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.331     0.331 r  wb_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.331    wb_clk_i_IBUF_inst/OUT
                                                                      r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.331 r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133     0.464    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.488 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=51, unplaced)        2.439     2.927    mprj/CLK
                         FDRE                                         r  mprj/counter_reg[11]/C

Slack:                    inf
  Source:                 wbs_cyc_i
                            (input port)
  Destination:            mprj/counter_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.865ns  (logic 0.808ns (43.323%)  route 1.057ns (56.677%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_cyc_i (IN)
                         net (fo=0)                   0.000     0.000    wbs_cyc_i_IBUF_inst/I
                                                                      r  wbs_cyc_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  wbs_cyc_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    wbs_cyc_i_IBUF_inst/OUT
                                                                      r  wbs_cyc_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  wbs_cyc_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.466     1.048    mprj/user_bram/wbs_cyc_i_IBUF
                                                                      r  mprj/user_bram/RAM_reg_i_12/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     1.198 f  mprj/user_bram/RAM_reg_i_12/O
                         net (fo=1, unplaced)         0.185     1.383    mprj/user_bram/RAM_reg_i_12_n_0
                                                                      f  mprj/user_bram/RAM_reg_i_1/I4
                         LUT5 (Prop_LUT5_I4_O)        0.038     1.421 r  mprj/user_bram/RAM_reg_i_1/O
                         net (fo=12, unplaced)        0.222     1.643    mprj/p_1_in
                                                                      r  mprj/counter[15]_i_1/I2
                         LUT3 (Prop_LUT3_I2_O)        0.038     1.681 r  mprj/counter[15]_i_1/O
                         net (fo=16, unplaced)        0.184     1.865    mprj/counter0
                         FDRE                                         r  mprj/counter_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i_IBUF_inst/I
                                                                      r  wb_clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.331     0.331 r  wb_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.331    wb_clk_i_IBUF_inst/OUT
                                                                      r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.331 r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133     0.464    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.488 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=51, unplaced)        2.439     2.927    mprj/CLK
                         FDRE                                         r  mprj/counter_reg[12]/C

Slack:                    inf
  Source:                 wbs_cyc_i
                            (input port)
  Destination:            mprj/counter_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.865ns  (logic 0.808ns (43.323%)  route 1.057ns (56.677%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_cyc_i (IN)
                         net (fo=0)                   0.000     0.000    wbs_cyc_i_IBUF_inst/I
                                                                      r  wbs_cyc_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  wbs_cyc_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    wbs_cyc_i_IBUF_inst/OUT
                                                                      r  wbs_cyc_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  wbs_cyc_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.466     1.048    mprj/user_bram/wbs_cyc_i_IBUF
                                                                      r  mprj/user_bram/RAM_reg_i_12/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     1.198 f  mprj/user_bram/RAM_reg_i_12/O
                         net (fo=1, unplaced)         0.185     1.383    mprj/user_bram/RAM_reg_i_12_n_0
                                                                      f  mprj/user_bram/RAM_reg_i_1/I4
                         LUT5 (Prop_LUT5_I4_O)        0.038     1.421 r  mprj/user_bram/RAM_reg_i_1/O
                         net (fo=12, unplaced)        0.222     1.643    mprj/p_1_in
                                                                      r  mprj/counter[15]_i_1/I2
                         LUT3 (Prop_LUT3_I2_O)        0.038     1.681 r  mprj/counter[15]_i_1/O
                         net (fo=16, unplaced)        0.184     1.865    mprj/counter0
                         FDRE                                         r  mprj/counter_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i_IBUF_inst/I
                                                                      r  wb_clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.331     0.331 r  wb_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.331    wb_clk_i_IBUF_inst/OUT
                                                                      r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.331 r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133     0.464    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.488 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=51, unplaced)        2.439     2.927    mprj/CLK
                         FDRE                                         r  mprj/counter_reg[13]/C

Slack:                    inf
  Source:                 wbs_cyc_i
                            (input port)
  Destination:            mprj/counter_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.865ns  (logic 0.808ns (43.323%)  route 1.057ns (56.677%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_cyc_i (IN)
                         net (fo=0)                   0.000     0.000    wbs_cyc_i_IBUF_inst/I
                                                                      r  wbs_cyc_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  wbs_cyc_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    wbs_cyc_i_IBUF_inst/OUT
                                                                      r  wbs_cyc_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  wbs_cyc_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.466     1.048    mprj/user_bram/wbs_cyc_i_IBUF
                                                                      r  mprj/user_bram/RAM_reg_i_12/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     1.198 f  mprj/user_bram/RAM_reg_i_12/O
                         net (fo=1, unplaced)         0.185     1.383    mprj/user_bram/RAM_reg_i_12_n_0
                                                                      f  mprj/user_bram/RAM_reg_i_1/I4
                         LUT5 (Prop_LUT5_I4_O)        0.038     1.421 r  mprj/user_bram/RAM_reg_i_1/O
                         net (fo=12, unplaced)        0.222     1.643    mprj/p_1_in
                                                                      r  mprj/counter[15]_i_1/I2
                         LUT3 (Prop_LUT3_I2_O)        0.038     1.681 r  mprj/counter[15]_i_1/O
                         net (fo=16, unplaced)        0.184     1.865    mprj/counter0
                         FDRE                                         r  mprj/counter_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i_IBUF_inst/I
                                                                      r  wb_clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.331     0.331 r  wb_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.331    wb_clk_i_IBUF_inst/OUT
                                                                      r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.331 r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133     0.464    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.488 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=51, unplaced)        2.439     2.927    mprj/CLK
                         FDRE                                         r  mprj/counter_reg[14]/C

Slack:                    inf
  Source:                 wbs_cyc_i
                            (input port)
  Destination:            mprj/counter_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.865ns  (logic 0.808ns (43.323%)  route 1.057ns (56.677%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_cyc_i (IN)
                         net (fo=0)                   0.000     0.000    wbs_cyc_i_IBUF_inst/I
                                                                      r  wbs_cyc_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  wbs_cyc_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    wbs_cyc_i_IBUF_inst/OUT
                                                                      r  wbs_cyc_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  wbs_cyc_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.466     1.048    mprj/user_bram/wbs_cyc_i_IBUF
                                                                      r  mprj/user_bram/RAM_reg_i_12/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     1.198 f  mprj/user_bram/RAM_reg_i_12/O
                         net (fo=1, unplaced)         0.185     1.383    mprj/user_bram/RAM_reg_i_12_n_0
                                                                      f  mprj/user_bram/RAM_reg_i_1/I4
                         LUT5 (Prop_LUT5_I4_O)        0.038     1.421 r  mprj/user_bram/RAM_reg_i_1/O
                         net (fo=12, unplaced)        0.222     1.643    mprj/p_1_in
                                                                      r  mprj/counter[15]_i_1/I2
                         LUT3 (Prop_LUT3_I2_O)        0.038     1.681 r  mprj/counter[15]_i_1/O
                         net (fo=16, unplaced)        0.184     1.865    mprj/counter0
                         FDRE                                         r  mprj/counter_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i_IBUF_inst/I
                                                                      r  wb_clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.331     0.331 r  wb_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.331    wb_clk_i_IBUF_inst/OUT
                                                                      r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.331 r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133     0.464    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.488 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=51, unplaced)        2.439     2.927    mprj/CLK
                         FDRE                                         r  mprj/counter_reg[15]/C





