$date
	Tue Nov  7 01:14:42 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module enable_tb $end
$var wire 4 ! B_out [3:0] $end
$var wire 4 " A_out [3:0] $end
$var reg 4 # A_in [3:0] $end
$var reg 4 $ B_in [3:0] $end
$var reg 1 % enable $end
$scope module DUT $end
$var wire 4 & A_in [3:0] $end
$var wire 4 ' B_in [3:0] $end
$var wire 1 % enable $end
$var wire 4 ( B_out [3:0] $end
$var wire 4 ) A_out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b101 )
b1001 (
b1001 '
b101 &
1%
b1001 $
b101 #
b101 "
b1001 !
$end
#10
b0 "
b0 )
b0 !
b0 (
b1011 $
b1011 '
b100 #
b100 &
0%
#20
b0 "
b0 )
b1111 !
b1111 (
b1111 $
b1111 '
b0 #
b0 &
1%
#30
b1101 !
b1101 (
b110 "
b110 )
b1101 $
b1101 '
b110 #
b110 &
#40
b0 "
b0 )
b0 !
b0 (
b1000 $
b1000 '
b1000 #
b1000 &
0%
#50
b1100 $
b1100 '
b101 #
b101 &
