

================================================================
== Vitis HLS Report for 'dft'
================================================================
* Date:           Thu Oct 20 10:45:50 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  1467140|  1467140|  14.671 ms|  14.671 ms|  1467141|  1467141|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------+------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                         |                              |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                 Instance                |            Module            |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +-----------------------------------------+------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_dft_Pipeline_VITIS_LOOP_30_4_fu_101  |dft_Pipeline_VITIS_LOOP_30_4  |      258|      258|   2.580 us|   2.580 us|   258|   258|       no|
        |grp_dft_Pipeline_VITIS_LOOP_13_2_fu_111  |dft_Pipeline_VITIS_LOOP_13_2  |     2862|     2862|  28.620 us|  28.620 us|  2862|  2862|       no|
        |grp_dft_Pipeline_VITIS_LOOP_21_3_fu_133  |dft_Pipeline_VITIS_LOOP_21_3  |     2862|     2862|  28.620 us|  28.620 us|  2862|  2862|       no|
        +-----------------------------------------+------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_11_1  |  1466880|  1466880|      5730|          -|          -|   256|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     25|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        8|   68|    9337|   9314|    -|
|Memory           |        2|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    378|    -|
|Register         |        -|    -|     108|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       10|   68|    9445|   9717|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        3|   30|       8|     18|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------+--------------------------------+---------+----+------+------+-----+
    |                 Instance                |             Module             | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------------------------------+--------------------------------+---------+----+------+------+-----+
    |dadd_64ns_64ns_64_7_full_dsp_1_U55       |dadd_64ns_64ns_64_7_full_dsp_1  |        0|   3|   630|  1141|    0|
    |grp_dft_Pipeline_VITIS_LOOP_13_2_fu_111  |dft_Pipeline_VITIS_LOOP_13_2    |        0|   0|   628|   377|    0|
    |grp_dft_Pipeline_VITIS_LOOP_21_3_fu_133  |dft_Pipeline_VITIS_LOOP_21_3    |        0|   0|   628|   377|    0|
    |grp_dft_Pipeline_VITIS_LOOP_30_4_fu_101  |dft_Pipeline_VITIS_LOOP_30_4    |        0|   0|    21|    63|    0|
    |dmul_64ns_64ns_64_7_max_dsp_1_U56        |dmul_64ns_64ns_64_7_max_dsp_1   |        0|  11|   342|   586|    0|
    |fpext_32ns_64_2_no_dsp_1_U54             |fpext_32ns_64_2_no_dsp_1        |        0|   0|     0|     0|    0|
    |fptrunc_64ns_32_2_no_dsp_1_U53           |fptrunc_64ns_32_2_no_dsp_1      |        0|   0|     0|     0|    0|
    |grp_sin_or_cos_double_s_fu_263           |sin_or_cos_double_s             |        8|  54|  7088|  6770|    0|
    |sitodp_32ns_64_6_no_dsp_1_U57            |sitodp_32ns_64_6_no_dsp_1       |        0|   0|     0|     0|    0|
    +-----------------------------------------+--------------------------------+---------+----+------+------+-----+
    |Total                                    |                                |        8|  68|  9337|  9314|    0|
    +-----------------------------------------+--------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------+---------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory |        Module       | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+---------------------+---------+---+----+-----+------+-----+------+-------------+
    |sum_r_U  |sum_r_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |sum_i_U  |sum_r_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    +---------+---------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total    |                     |        2|  0|   0|    0|   512|   64|     2|        16384|
    +---------+---------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln11_fu_169_p2   |         +|   0|  0|  14|           9|           1|
    |icmp_ln11_fu_163_p2  |      icmp|   0|  0|  11|           9|          10|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  25|          18|          11|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  48|          9|    1|          9|
    |grp_fu_246_ce                            |  14|          3|    1|          3|
    |grp_fu_246_p0                            |  14|          3|   64|        192|
    |grp_fu_249_ce                            |  14|          3|    1|          3|
    |grp_fu_249_p0                            |  14|          3|   32|         96|
    |grp_fu_252_ce                            |  14|          3|    1|          3|
    |grp_fu_252_p0                            |  14|          3|   64|        192|
    |grp_fu_252_p1                            |  14|          3|   64|        192|
    |grp_fu_256_ce                            |  14|          3|    1|          3|
    |grp_fu_256_p0                            |  14|          3|   64|        192|
    |grp_fu_256_p1                            |  14|          3|   64|        192|
    |grp_fu_260_ce                            |  14|          3|    1|          3|
    |grp_fu_260_p0                            |  14|          3|   32|         96|
    |grp_sin_or_cos_double_s_fu_263_ap_start  |  14|          3|    1|          3|
    |grp_sin_or_cos_double_s_fu_263_do_cos    |  14|          3|    1|          3|
    |grp_sin_or_cos_double_s_fu_263_t_in      |  14|          3|   64|        192|
    |k_fu_58                                  |   9|          2|    9|         18|
    |real_sample_address0                     |  20|          4|    8|         32|
    |real_sample_ce0                          |  20|          4|    1|          4|
    |real_sample_we0                          |   9|          2|    1|          2|
    |sum_i_address0                           |  14|          3|    8|         24|
    |sum_i_ce0                                |  14|          3|    1|          3|
    |sum_r_address0                           |  20|          4|    8|         32|
    |sum_r_ce0                                |  14|          3|    1|          3|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 378|         79|  493|       1492|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------+----+----+-----+-----------+
    |                         Name                         | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                             |   8|   0|    8|          0|
    |grp_dft_Pipeline_VITIS_LOOP_13_2_fu_111_ap_start_reg  |   1|   0|    1|          0|
    |grp_dft_Pipeline_VITIS_LOOP_21_3_fu_133_ap_start_reg  |   1|   0|    1|          0|
    |grp_dft_Pipeline_VITIS_LOOP_30_4_fu_101_ap_start_reg  |   1|   0|    1|          0|
    |k_fu_58                                               |   9|   0|    9|          0|
    |sum_i_addr_reg_231                                    |   8|   0|    8|          0|
    |sum_i_load_reg_241                                    |  32|   0|   32|          0|
    |sum_r_addr_reg_220                                    |   8|   0|    8|          0|
    |sum_r_load_reg_236                                    |  32|   0|   32|          0|
    |trunc_ln18_reg_225                                    |   8|   0|    8|          0|
    +------------------------------------------------------+----+----+-----+-----------+
    |Total                                                 | 108|   0|  108|          0|
    +------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|           dft|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|           dft|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|           dft|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|           dft|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|           dft|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|           dft|  return value|
|real_sample_address0  |  out|    8|   ap_memory|   real_sample|         array|
|real_sample_ce0       |  out|    1|   ap_memory|   real_sample|         array|
|real_sample_we0       |  out|    1|   ap_memory|   real_sample|         array|
|real_sample_d0        |  out|   32|   ap_memory|   real_sample|         array|
|real_sample_q0        |   in|   32|   ap_memory|   real_sample|         array|
|imag_sample_address0  |  out|    8|   ap_memory|   imag_sample|         array|
|imag_sample_ce0       |  out|    1|   ap_memory|   imag_sample|         array|
|imag_sample_we0       |  out|    1|   ap_memory|   imag_sample|         array|
|imag_sample_d0        |  out|   32|   ap_memory|   imag_sample|         array|
+----------------------+-----+-----+------------+--------------+--------------+

