
Guitar_Tuner.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000736c  080001c0  080001c0  000011c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b4  0800752c  0800752c  0000852c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080075e0  080075e0  0000905c  2**0
                  CONTENTS
  4 .ARM          00000008  080075e0  080075e0  000085e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080075e8  080075e8  0000905c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080075e8  080075e8  000085e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080075ec  080075ec  000085ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  080075f0  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002440  2000005c  0800764c  0000905c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000249c  0800764c  0000949c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000905c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001bd05  00000000  00000000  0000908c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000305c  00000000  00000000  00024d91  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001758  00000000  00000000  00027df0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000122f  00000000  00000000  00029548  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002df68  00000000  00000000  0002a777  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001b249  00000000  00000000  000586df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00121101  00000000  00000000  00073928  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00194a29  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000069d8  00000000  00000000  00194a6c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005b  00000000  00000000  0019b444  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	@ (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	2000005c 	.word	0x2000005c
 80001dc:	00000000 	.word	0x00000000
 80001e0:	08007514 	.word	0x08007514

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	@ (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	@ (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	@ (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	20000060 	.word	0x20000060
 80001fc:	08007514 	.word	0x08007514

08000200 <strlen>:
 8000200:	4603      	mov	r3, r0
 8000202:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000206:	2a00      	cmp	r2, #0
 8000208:	d1fb      	bne.n	8000202 <strlen+0x2>
 800020a:	1a18      	subs	r0, r3, r0
 800020c:	3801      	subs	r0, #1
 800020e:	4770      	bx	lr

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b96a 	b.w	800059c <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	460c      	mov	r4, r1
 80002e8:	2b00      	cmp	r3, #0
 80002ea:	d14e      	bne.n	800038a <__udivmoddi4+0xaa>
 80002ec:	4694      	mov	ip, r2
 80002ee:	458c      	cmp	ip, r1
 80002f0:	4686      	mov	lr, r0
 80002f2:	fab2 f282 	clz	r2, r2
 80002f6:	d962      	bls.n	80003be <__udivmoddi4+0xde>
 80002f8:	b14a      	cbz	r2, 800030e <__udivmoddi4+0x2e>
 80002fa:	f1c2 0320 	rsb	r3, r2, #32
 80002fe:	4091      	lsls	r1, r2
 8000300:	fa20 f303 	lsr.w	r3, r0, r3
 8000304:	fa0c fc02 	lsl.w	ip, ip, r2
 8000308:	4319      	orrs	r1, r3
 800030a:	fa00 fe02 	lsl.w	lr, r0, r2
 800030e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000312:	fa1f f68c 	uxth.w	r6, ip
 8000316:	fbb1 f4f7 	udiv	r4, r1, r7
 800031a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800031e:	fb07 1114 	mls	r1, r7, r4, r1
 8000322:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000326:	fb04 f106 	mul.w	r1, r4, r6
 800032a:	4299      	cmp	r1, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x64>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f104 30ff 	add.w	r0, r4, #4294967295
 8000336:	f080 8112 	bcs.w	800055e <__udivmoddi4+0x27e>
 800033a:	4299      	cmp	r1, r3
 800033c:	f240 810f 	bls.w	800055e <__udivmoddi4+0x27e>
 8000340:	3c02      	subs	r4, #2
 8000342:	4463      	add	r3, ip
 8000344:	1a59      	subs	r1, r3, r1
 8000346:	fa1f f38e 	uxth.w	r3, lr
 800034a:	fbb1 f0f7 	udiv	r0, r1, r7
 800034e:	fb07 1110 	mls	r1, r7, r0, r1
 8000352:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000356:	fb00 f606 	mul.w	r6, r0, r6
 800035a:	429e      	cmp	r6, r3
 800035c:	d90a      	bls.n	8000374 <__udivmoddi4+0x94>
 800035e:	eb1c 0303 	adds.w	r3, ip, r3
 8000362:	f100 31ff 	add.w	r1, r0, #4294967295
 8000366:	f080 80fc 	bcs.w	8000562 <__udivmoddi4+0x282>
 800036a:	429e      	cmp	r6, r3
 800036c:	f240 80f9 	bls.w	8000562 <__udivmoddi4+0x282>
 8000370:	4463      	add	r3, ip
 8000372:	3802      	subs	r0, #2
 8000374:	1b9b      	subs	r3, r3, r6
 8000376:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800037a:	2100      	movs	r1, #0
 800037c:	b11d      	cbz	r5, 8000386 <__udivmoddi4+0xa6>
 800037e:	40d3      	lsrs	r3, r2
 8000380:	2200      	movs	r2, #0
 8000382:	e9c5 3200 	strd	r3, r2, [r5]
 8000386:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800038a:	428b      	cmp	r3, r1
 800038c:	d905      	bls.n	800039a <__udivmoddi4+0xba>
 800038e:	b10d      	cbz	r5, 8000394 <__udivmoddi4+0xb4>
 8000390:	e9c5 0100 	strd	r0, r1, [r5]
 8000394:	2100      	movs	r1, #0
 8000396:	4608      	mov	r0, r1
 8000398:	e7f5      	b.n	8000386 <__udivmoddi4+0xa6>
 800039a:	fab3 f183 	clz	r1, r3
 800039e:	2900      	cmp	r1, #0
 80003a0:	d146      	bne.n	8000430 <__udivmoddi4+0x150>
 80003a2:	42a3      	cmp	r3, r4
 80003a4:	d302      	bcc.n	80003ac <__udivmoddi4+0xcc>
 80003a6:	4290      	cmp	r0, r2
 80003a8:	f0c0 80f0 	bcc.w	800058c <__udivmoddi4+0x2ac>
 80003ac:	1a86      	subs	r6, r0, r2
 80003ae:	eb64 0303 	sbc.w	r3, r4, r3
 80003b2:	2001      	movs	r0, #1
 80003b4:	2d00      	cmp	r5, #0
 80003b6:	d0e6      	beq.n	8000386 <__udivmoddi4+0xa6>
 80003b8:	e9c5 6300 	strd	r6, r3, [r5]
 80003bc:	e7e3      	b.n	8000386 <__udivmoddi4+0xa6>
 80003be:	2a00      	cmp	r2, #0
 80003c0:	f040 8090 	bne.w	80004e4 <__udivmoddi4+0x204>
 80003c4:	eba1 040c 	sub.w	r4, r1, ip
 80003c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003cc:	fa1f f78c 	uxth.w	r7, ip
 80003d0:	2101      	movs	r1, #1
 80003d2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003d6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003da:	fb08 4416 	mls	r4, r8, r6, r4
 80003de:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003e2:	fb07 f006 	mul.w	r0, r7, r6
 80003e6:	4298      	cmp	r0, r3
 80003e8:	d908      	bls.n	80003fc <__udivmoddi4+0x11c>
 80003ea:	eb1c 0303 	adds.w	r3, ip, r3
 80003ee:	f106 34ff 	add.w	r4, r6, #4294967295
 80003f2:	d202      	bcs.n	80003fa <__udivmoddi4+0x11a>
 80003f4:	4298      	cmp	r0, r3
 80003f6:	f200 80cd 	bhi.w	8000594 <__udivmoddi4+0x2b4>
 80003fa:	4626      	mov	r6, r4
 80003fc:	1a1c      	subs	r4, r3, r0
 80003fe:	fa1f f38e 	uxth.w	r3, lr
 8000402:	fbb4 f0f8 	udiv	r0, r4, r8
 8000406:	fb08 4410 	mls	r4, r8, r0, r4
 800040a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800040e:	fb00 f707 	mul.w	r7, r0, r7
 8000412:	429f      	cmp	r7, r3
 8000414:	d908      	bls.n	8000428 <__udivmoddi4+0x148>
 8000416:	eb1c 0303 	adds.w	r3, ip, r3
 800041a:	f100 34ff 	add.w	r4, r0, #4294967295
 800041e:	d202      	bcs.n	8000426 <__udivmoddi4+0x146>
 8000420:	429f      	cmp	r7, r3
 8000422:	f200 80b0 	bhi.w	8000586 <__udivmoddi4+0x2a6>
 8000426:	4620      	mov	r0, r4
 8000428:	1bdb      	subs	r3, r3, r7
 800042a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800042e:	e7a5      	b.n	800037c <__udivmoddi4+0x9c>
 8000430:	f1c1 0620 	rsb	r6, r1, #32
 8000434:	408b      	lsls	r3, r1
 8000436:	fa22 f706 	lsr.w	r7, r2, r6
 800043a:	431f      	orrs	r7, r3
 800043c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000440:	fa04 f301 	lsl.w	r3, r4, r1
 8000444:	ea43 030c 	orr.w	r3, r3, ip
 8000448:	40f4      	lsrs	r4, r6
 800044a:	fa00 f801 	lsl.w	r8, r0, r1
 800044e:	0c38      	lsrs	r0, r7, #16
 8000450:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000454:	fbb4 fef0 	udiv	lr, r4, r0
 8000458:	fa1f fc87 	uxth.w	ip, r7
 800045c:	fb00 441e 	mls	r4, r0, lr, r4
 8000460:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000464:	fb0e f90c 	mul.w	r9, lr, ip
 8000468:	45a1      	cmp	r9, r4
 800046a:	fa02 f201 	lsl.w	r2, r2, r1
 800046e:	d90a      	bls.n	8000486 <__udivmoddi4+0x1a6>
 8000470:	193c      	adds	r4, r7, r4
 8000472:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000476:	f080 8084 	bcs.w	8000582 <__udivmoddi4+0x2a2>
 800047a:	45a1      	cmp	r9, r4
 800047c:	f240 8081 	bls.w	8000582 <__udivmoddi4+0x2a2>
 8000480:	f1ae 0e02 	sub.w	lr, lr, #2
 8000484:	443c      	add	r4, r7
 8000486:	eba4 0409 	sub.w	r4, r4, r9
 800048a:	fa1f f983 	uxth.w	r9, r3
 800048e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000492:	fb00 4413 	mls	r4, r0, r3, r4
 8000496:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800049a:	fb03 fc0c 	mul.w	ip, r3, ip
 800049e:	45a4      	cmp	ip, r4
 80004a0:	d907      	bls.n	80004b2 <__udivmoddi4+0x1d2>
 80004a2:	193c      	adds	r4, r7, r4
 80004a4:	f103 30ff 	add.w	r0, r3, #4294967295
 80004a8:	d267      	bcs.n	800057a <__udivmoddi4+0x29a>
 80004aa:	45a4      	cmp	ip, r4
 80004ac:	d965      	bls.n	800057a <__udivmoddi4+0x29a>
 80004ae:	3b02      	subs	r3, #2
 80004b0:	443c      	add	r4, r7
 80004b2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004b6:	fba0 9302 	umull	r9, r3, r0, r2
 80004ba:	eba4 040c 	sub.w	r4, r4, ip
 80004be:	429c      	cmp	r4, r3
 80004c0:	46ce      	mov	lr, r9
 80004c2:	469c      	mov	ip, r3
 80004c4:	d351      	bcc.n	800056a <__udivmoddi4+0x28a>
 80004c6:	d04e      	beq.n	8000566 <__udivmoddi4+0x286>
 80004c8:	b155      	cbz	r5, 80004e0 <__udivmoddi4+0x200>
 80004ca:	ebb8 030e 	subs.w	r3, r8, lr
 80004ce:	eb64 040c 	sbc.w	r4, r4, ip
 80004d2:	fa04 f606 	lsl.w	r6, r4, r6
 80004d6:	40cb      	lsrs	r3, r1
 80004d8:	431e      	orrs	r6, r3
 80004da:	40cc      	lsrs	r4, r1
 80004dc:	e9c5 6400 	strd	r6, r4, [r5]
 80004e0:	2100      	movs	r1, #0
 80004e2:	e750      	b.n	8000386 <__udivmoddi4+0xa6>
 80004e4:	f1c2 0320 	rsb	r3, r2, #32
 80004e8:	fa20 f103 	lsr.w	r1, r0, r3
 80004ec:	fa0c fc02 	lsl.w	ip, ip, r2
 80004f0:	fa24 f303 	lsr.w	r3, r4, r3
 80004f4:	4094      	lsls	r4, r2
 80004f6:	430c      	orrs	r4, r1
 80004f8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004fc:	fa00 fe02 	lsl.w	lr, r0, r2
 8000500:	fa1f f78c 	uxth.w	r7, ip
 8000504:	fbb3 f0f8 	udiv	r0, r3, r8
 8000508:	fb08 3110 	mls	r1, r8, r0, r3
 800050c:	0c23      	lsrs	r3, r4, #16
 800050e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000512:	fb00 f107 	mul.w	r1, r0, r7
 8000516:	4299      	cmp	r1, r3
 8000518:	d908      	bls.n	800052c <__udivmoddi4+0x24c>
 800051a:	eb1c 0303 	adds.w	r3, ip, r3
 800051e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000522:	d22c      	bcs.n	800057e <__udivmoddi4+0x29e>
 8000524:	4299      	cmp	r1, r3
 8000526:	d92a      	bls.n	800057e <__udivmoddi4+0x29e>
 8000528:	3802      	subs	r0, #2
 800052a:	4463      	add	r3, ip
 800052c:	1a5b      	subs	r3, r3, r1
 800052e:	b2a4      	uxth	r4, r4
 8000530:	fbb3 f1f8 	udiv	r1, r3, r8
 8000534:	fb08 3311 	mls	r3, r8, r1, r3
 8000538:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800053c:	fb01 f307 	mul.w	r3, r1, r7
 8000540:	42a3      	cmp	r3, r4
 8000542:	d908      	bls.n	8000556 <__udivmoddi4+0x276>
 8000544:	eb1c 0404 	adds.w	r4, ip, r4
 8000548:	f101 36ff 	add.w	r6, r1, #4294967295
 800054c:	d213      	bcs.n	8000576 <__udivmoddi4+0x296>
 800054e:	42a3      	cmp	r3, r4
 8000550:	d911      	bls.n	8000576 <__udivmoddi4+0x296>
 8000552:	3902      	subs	r1, #2
 8000554:	4464      	add	r4, ip
 8000556:	1ae4      	subs	r4, r4, r3
 8000558:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800055c:	e739      	b.n	80003d2 <__udivmoddi4+0xf2>
 800055e:	4604      	mov	r4, r0
 8000560:	e6f0      	b.n	8000344 <__udivmoddi4+0x64>
 8000562:	4608      	mov	r0, r1
 8000564:	e706      	b.n	8000374 <__udivmoddi4+0x94>
 8000566:	45c8      	cmp	r8, r9
 8000568:	d2ae      	bcs.n	80004c8 <__udivmoddi4+0x1e8>
 800056a:	ebb9 0e02 	subs.w	lr, r9, r2
 800056e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000572:	3801      	subs	r0, #1
 8000574:	e7a8      	b.n	80004c8 <__udivmoddi4+0x1e8>
 8000576:	4631      	mov	r1, r6
 8000578:	e7ed      	b.n	8000556 <__udivmoddi4+0x276>
 800057a:	4603      	mov	r3, r0
 800057c:	e799      	b.n	80004b2 <__udivmoddi4+0x1d2>
 800057e:	4630      	mov	r0, r6
 8000580:	e7d4      	b.n	800052c <__udivmoddi4+0x24c>
 8000582:	46d6      	mov	lr, sl
 8000584:	e77f      	b.n	8000486 <__udivmoddi4+0x1a6>
 8000586:	4463      	add	r3, ip
 8000588:	3802      	subs	r0, #2
 800058a:	e74d      	b.n	8000428 <__udivmoddi4+0x148>
 800058c:	4606      	mov	r6, r0
 800058e:	4623      	mov	r3, r4
 8000590:	4608      	mov	r0, r1
 8000592:	e70f      	b.n	80003b4 <__udivmoddi4+0xd4>
 8000594:	3e02      	subs	r6, #2
 8000596:	4463      	add	r3, ip
 8000598:	e730      	b.n	80003fc <__udivmoddi4+0x11c>
 800059a:	bf00      	nop

0800059c <__aeabi_idiv0>:
 800059c:	4770      	bx	lr
 800059e:	bf00      	nop

080005a0 <inputJack_Init>:
 *
 */

#include "input_jack.h"

void inputJack_Init(ADC_HandleTypeDef *hadc, TIM_HandleTypeDef *htim) {
 80005a0:	b580      	push	{r7, lr}
 80005a2:	b082      	sub	sp, #8
 80005a4:	af00      	add	r7, sp, #0
 80005a6:	6078      	str	r0, [r7, #4]
 80005a8:	6039      	str	r1, [r7, #0]
	HAL_TIM_Base_Start(htim);
 80005aa:	6838      	ldr	r0, [r7, #0]
 80005ac:	f004 ffc6 	bl	800553c <HAL_TIM_Base_Start>
    //HAL_ADC_Start(hadc);
}
 80005b0:	bf00      	nop
 80005b2:	3708      	adds	r7, #8
 80005b4:	46bd      	mov	sp, r7
 80005b6:	bd80      	pop	{r7, pc}

080005b8 <inputJack_DMASampleBuffer>:
    char jackMsg[100];
    sprintf(jackMsg, "ADC Value: %d\r\n", adcValue);
    HAL_UART_Transmit(huart, (uint8_t*)jackMsg, strlen(jackMsg), 1000);
}

void inputJack_DMASampleBuffer(ADC_HandleTypeDef *hadc, uint32_t *buffer, uint32_t buffer_size){
 80005b8:	b580      	push	{r7, lr}
 80005ba:	b084      	sub	sp, #16
 80005bc:	af00      	add	r7, sp, #0
 80005be:	60f8      	str	r0, [r7, #12]
 80005c0:	60b9      	str	r1, [r7, #8]
 80005c2:	607a      	str	r2, [r7, #4]
    HAL_ADC_Start_DMA(hadc, buffer, buffer_size);
 80005c4:	687a      	ldr	r2, [r7, #4]
 80005c6:	68b9      	ldr	r1, [r7, #8]
 80005c8:	68f8      	ldr	r0, [r7, #12]
 80005ca:	f001 fa53 	bl	8001a74 <HAL_ADC_Start_DMA>
}
 80005ce:	bf00      	nop
 80005d0:	3710      	adds	r7, #16
 80005d2:	46bd      	mov	sp, r7
 80005d4:	bd80      	pop	{r7, pc}
	...

080005d8 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 80005d8:	b580      	push	{r7, lr}
 80005da:	b08e      	sub	sp, #56	@ 0x38
 80005dc:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80005de:	f000 fe7c 	bl	80012da <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80005e2:	f000 f849 	bl	8000678 <SystemClock_Config>

	/* Configure the peripherals common clocks */
	PeriphCommonClock_Config();
 80005e6:	f000 f899 	bl	800071c <PeriphCommonClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80005ea:	f000 faa3 	bl	8000b34 <MX_GPIO_Init>
	MX_DMA_Init();
 80005ee:	f000 fa6f 	bl	8000ad0 <MX_DMA_Init>
	MX_ADC1_Init();
 80005f2:	f000 f8c3 	bl	800077c <MX_ADC1_Init>
	MX_DAC1_Init();
 80005f6:	f000 f937 	bl	8000868 <MX_DAC1_Init>
	MX_TIM2_Init();
 80005fa:	f000 f9cf 	bl	800099c <MX_TIM2_Init>
	MX_USART1_UART_Init();
 80005fe:	f000 fa1b 	bl	8000a38 <MX_USART1_UART_Init>
	MX_DFSDM1_Init();
 8000602:	f000 f965 	bl	80008d0 <MX_DFSDM1_Init>
	/* USER CODE BEGIN 2 */

	hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000606:	4b16      	ldr	r3, [pc, #88]	@ (8000660 <main+0x88>)
 8000608:	2220      	movs	r2, #32
 800060a:	61da      	str	r2, [r3, #28]
	inputJack_Init(&hadc1, &htim2);
 800060c:	4915      	ldr	r1, [pc, #84]	@ (8000664 <main+0x8c>)
 800060e:	4816      	ldr	r0, [pc, #88]	@ (8000668 <main+0x90>)
 8000610:	f7ff ffc6 	bl	80005a0 <inputJack_Init>
	inputJack_DMASampleBuffer(&hadc1, adc_buffer, ADC_BUFFER_SIZE);
 8000614:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000618:	4914      	ldr	r1, [pc, #80]	@ (800066c <main+0x94>)
 800061a:	4813      	ldr	r0, [pc, #76]	@ (8000668 <main+0x90>)
 800061c:	f7ff ffcc 	bl	80005b8 <inputJack_DMASampleBuffer>
	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1)
	{
		char msg[50];
		for (int i = 0; i < ADC_BUFFER_SIZE; i++) {
 8000620:	2300      	movs	r3, #0
 8000622:	637b      	str	r3, [r7, #52]	@ 0x34
 8000624:	e017      	b.n	8000656 <main+0x7e>
			// Format the message with the current ADC value
			sprintf(msg, "ADC[%d] = %d\r\n", i, adc_buffer[i]);
 8000626:	4a11      	ldr	r2, [pc, #68]	@ (800066c <main+0x94>)
 8000628:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800062a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800062e:	4638      	mov	r0, r7
 8000630:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8000632:	490f      	ldr	r1, [pc, #60]	@ (8000670 <main+0x98>)
 8000634:	f006 face 	bl	8006bd4 <siprintf>

			// Send the message over UART
			HAL_UART_Transmit(&huart1, (uint8_t *)msg, strlen(msg), HAL_MAX_DELAY);
 8000638:	463b      	mov	r3, r7
 800063a:	4618      	mov	r0, r3
 800063c:	f7ff fde0 	bl	8000200 <strlen>
 8000640:	4603      	mov	r3, r0
 8000642:	b29a      	uxth	r2, r3
 8000644:	4639      	mov	r1, r7
 8000646:	f04f 33ff 	mov.w	r3, #4294967295
 800064a:	480a      	ldr	r0, [pc, #40]	@ (8000674 <main+0x9c>)
 800064c:	f005 fc16 	bl	8005e7c <HAL_UART_Transmit>
		for (int i = 0; i < ADC_BUFFER_SIZE; i++) {
 8000650:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000652:	3301      	adds	r3, #1
 8000654:	637b      	str	r3, [r7, #52]	@ 0x34
 8000656:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000658:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800065c:	dbe3      	blt.n	8000626 <main+0x4e>
	{
 800065e:	e7df      	b.n	8000620 <main+0x48>
 8000660:	200000e0 	.word	0x200000e0
 8000664:	20000240 	.word	0x20000240
 8000668:	20000078 	.word	0x20000078
 800066c:	20000320 	.word	0x20000320
 8000670:	0800752c 	.word	0x0800752c
 8000674:	2000028c 	.word	0x2000028c

08000678 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8000678:	b580      	push	{r7, lr}
 800067a:	b096      	sub	sp, #88	@ 0x58
 800067c:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800067e:	f107 0314 	add.w	r3, r7, #20
 8000682:	2244      	movs	r2, #68	@ 0x44
 8000684:	2100      	movs	r1, #0
 8000686:	4618      	mov	r0, r3
 8000688:	f006 fac4 	bl	8006c14 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800068c:	463b      	mov	r3, r7
 800068e:	2200      	movs	r2, #0
 8000690:	601a      	str	r2, [r3, #0]
 8000692:	605a      	str	r2, [r3, #4]
 8000694:	609a      	str	r2, [r3, #8]
 8000696:	60da      	str	r2, [r3, #12]
 8000698:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 800069a:	2000      	movs	r0, #0
 800069c:	f003 fa62 	bl	8003b64 <HAL_PWREx_ControlVoltageScaling>
 80006a0:	4603      	mov	r3, r0
 80006a2:	2b00      	cmp	r3, #0
 80006a4:	d001      	beq.n	80006aa <SystemClock_Config+0x32>
	{
		Error_Handler();
 80006a6:	f000 fa97 	bl	8000bd8 <Error_Handler>
	}

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80006aa:	2310      	movs	r3, #16
 80006ac:	617b      	str	r3, [r7, #20]
	RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80006ae:	2301      	movs	r3, #1
 80006b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
	RCC_OscInitStruct.MSICalibrationValue = 0;
 80006b2:	2300      	movs	r3, #0
 80006b4:	633b      	str	r3, [r7, #48]	@ 0x30
	RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80006b6:	2360      	movs	r3, #96	@ 0x60
 80006b8:	637b      	str	r3, [r7, #52]	@ 0x34
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006ba:	2302      	movs	r3, #2
 80006bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80006be:	2301      	movs	r3, #1
 80006c0:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLM = 1;
 80006c2:	2301      	movs	r3, #1
 80006c4:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLN = 60;
 80006c6:	233c      	movs	r3, #60	@ 0x3c
 80006c8:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80006ca:	2302      	movs	r3, #2
 80006cc:	64fb      	str	r3, [r7, #76]	@ 0x4c
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80006ce:	2302      	movs	r3, #2
 80006d0:	653b      	str	r3, [r7, #80]	@ 0x50
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80006d2:	2302      	movs	r3, #2
 80006d4:	657b      	str	r3, [r7, #84]	@ 0x54
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006d6:	f107 0314 	add.w	r3, r7, #20
 80006da:	4618      	mov	r0, r3
 80006dc:	f003 fae6 	bl	8003cac <HAL_RCC_OscConfig>
 80006e0:	4603      	mov	r3, r0
 80006e2:	2b00      	cmp	r3, #0
 80006e4:	d001      	beq.n	80006ea <SystemClock_Config+0x72>
	{
		Error_Handler();
 80006e6:	f000 fa77 	bl	8000bd8 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006ea:	230f      	movs	r3, #15
 80006ec:	603b      	str	r3, [r7, #0]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006ee:	2303      	movs	r3, #3
 80006f0:	607b      	str	r3, [r7, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006f2:	2300      	movs	r3, #0
 80006f4:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80006f6:	2300      	movs	r3, #0
 80006f8:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006fa:	2300      	movs	r3, #0
 80006fc:	613b      	str	r3, [r7, #16]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80006fe:	463b      	mov	r3, r7
 8000700:	2105      	movs	r1, #5
 8000702:	4618      	mov	r0, r3
 8000704:	f003 feec 	bl	80044e0 <HAL_RCC_ClockConfig>
 8000708:	4603      	mov	r3, r0
 800070a:	2b00      	cmp	r3, #0
 800070c:	d001      	beq.n	8000712 <SystemClock_Config+0x9a>
	{
		Error_Handler();
 800070e:	f000 fa63 	bl	8000bd8 <Error_Handler>
	}
}
 8000712:	bf00      	nop
 8000714:	3758      	adds	r7, #88	@ 0x58
 8000716:	46bd      	mov	sp, r7
 8000718:	bd80      	pop	{r7, pc}
	...

0800071c <PeriphCommonClock_Config>:
/**
 * @brief Peripherals Common Clock Configuration
 * @retval None
 */
void PeriphCommonClock_Config(void)
{
 800071c:	b580      	push	{r7, lr}
 800071e:	b0a6      	sub	sp, #152	@ 0x98
 8000720:	af00      	add	r7, sp, #0
	RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000722:	1d3b      	adds	r3, r7, #4
 8000724:	2294      	movs	r2, #148	@ 0x94
 8000726:	2100      	movs	r1, #0
 8000728:	4618      	mov	r0, r3
 800072a:	f006 fa73 	bl	8006c14 <memset>

	/** Initializes the peripherals clock
	 */
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SAI1|RCC_PERIPHCLK_ADC;
 800072e:	f44f 4390 	mov.w	r3, #18432	@ 0x4800
 8000732:	607b      	str	r3, [r7, #4]
	PeriphClkInit.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLLSAI1;
 8000734:	2300      	movs	r3, #0
 8000736:	673b      	str	r3, [r7, #112]	@ 0x70
	PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8000738:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800073c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
	PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8000740:	2301      	movs	r3, #1
 8000742:	60bb      	str	r3, [r7, #8]
	PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8000744:	2301      	movs	r3, #1
 8000746:	60fb      	str	r3, [r7, #12]
	PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 8000748:	2318      	movs	r3, #24
 800074a:	613b      	str	r3, [r7, #16]
	PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 800074c:	2302      	movs	r3, #2
 800074e:	617b      	str	r3, [r7, #20]
	PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8000750:	2302      	movs	r3, #2
 8000752:	61bb      	str	r3, [r7, #24]
	PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8000754:	2302      	movs	r3, #2
 8000756:	61fb      	str	r3, [r7, #28]
	PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_SAI1CLK|RCC_PLLSAI1_ADC1CLK;
 8000758:	4b07      	ldr	r3, [pc, #28]	@ (8000778 <PeriphCommonClock_Config+0x5c>)
 800075a:	623b      	str	r3, [r7, #32]
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800075c:	1d3b      	adds	r3, r7, #4
 800075e:	4618      	mov	r0, r3
 8000760:	f004 f97c 	bl	8004a5c <HAL_RCCEx_PeriphCLKConfig>
 8000764:	4603      	mov	r3, r0
 8000766:	2b00      	cmp	r3, #0
 8000768:	d001      	beq.n	800076e <PeriphCommonClock_Config+0x52>
	{
		Error_Handler();
 800076a:	f000 fa35 	bl	8000bd8 <Error_Handler>
	}
}
 800076e:	bf00      	nop
 8000770:	3798      	adds	r7, #152	@ 0x98
 8000772:	46bd      	mov	sp, r7
 8000774:	bd80      	pop	{r7, pc}
 8000776:	bf00      	nop
 8000778:	01010000 	.word	0x01010000

0800077c <MX_ADC1_Init>:
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void)
{
 800077c:	b580      	push	{r7, lr}
 800077e:	b088      	sub	sp, #32
 8000780:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC1_Init 0 */

	/* USER CODE END ADC1_Init 0 */

	ADC_ChannelConfTypeDef sConfig = {0};
 8000782:	f107 0308 	add.w	r3, r7, #8
 8000786:	2200      	movs	r2, #0
 8000788:	601a      	str	r2, [r3, #0]
 800078a:	605a      	str	r2, [r3, #4]
 800078c:	609a      	str	r2, [r3, #8]
 800078e:	60da      	str	r2, [r3, #12]
 8000790:	611a      	str	r2, [r3, #16]
 8000792:	615a      	str	r2, [r3, #20]

	/* USER CODE BEGIN ADC1_Init 1 */
	__HAL_RCC_ADC_CLK_ENABLE();
 8000794:	4b30      	ldr	r3, [pc, #192]	@ (8000858 <MX_ADC1_Init+0xdc>)
 8000796:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000798:	4a2f      	ldr	r2, [pc, #188]	@ (8000858 <MX_ADC1_Init+0xdc>)
 800079a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800079e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80007a0:	4b2d      	ldr	r3, [pc, #180]	@ (8000858 <MX_ADC1_Init+0xdc>)
 80007a2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007a4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80007a8:	607b      	str	r3, [r7, #4]
 80007aa:	687b      	ldr	r3, [r7, #4]
	/* USER CODE END ADC1_Init 1 */

	/** Common config
	 */
	hadc1.Instance = ADC1;
 80007ac:	4b2b      	ldr	r3, [pc, #172]	@ (800085c <MX_ADC1_Init+0xe0>)
 80007ae:	4a2c      	ldr	r2, [pc, #176]	@ (8000860 <MX_ADC1_Init+0xe4>)
 80007b0:	601a      	str	r2, [r3, #0]
	hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80007b2:	4b2a      	ldr	r3, [pc, #168]	@ (800085c <MX_ADC1_Init+0xe0>)
 80007b4:	2200      	movs	r2, #0
 80007b6:	605a      	str	r2, [r3, #4]
	hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80007b8:	4b28      	ldr	r3, [pc, #160]	@ (800085c <MX_ADC1_Init+0xe0>)
 80007ba:	2200      	movs	r2, #0
 80007bc:	609a      	str	r2, [r3, #8]
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80007be:	4b27      	ldr	r3, [pc, #156]	@ (800085c <MX_ADC1_Init+0xe0>)
 80007c0:	2200      	movs	r2, #0
 80007c2:	60da      	str	r2, [r3, #12]
	hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80007c4:	4b25      	ldr	r3, [pc, #148]	@ (800085c <MX_ADC1_Init+0xe0>)
 80007c6:	2200      	movs	r2, #0
 80007c8:	611a      	str	r2, [r3, #16]
	hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80007ca:	4b24      	ldr	r3, [pc, #144]	@ (800085c <MX_ADC1_Init+0xe0>)
 80007cc:	2204      	movs	r2, #4
 80007ce:	615a      	str	r2, [r3, #20]
	hadc1.Init.LowPowerAutoWait = DISABLE;
 80007d0:	4b22      	ldr	r3, [pc, #136]	@ (800085c <MX_ADC1_Init+0xe0>)
 80007d2:	2200      	movs	r2, #0
 80007d4:	761a      	strb	r2, [r3, #24]
	hadc1.Init.ContinuousConvMode = ENABLE;
 80007d6:	4b21      	ldr	r3, [pc, #132]	@ (800085c <MX_ADC1_Init+0xe0>)
 80007d8:	2201      	movs	r2, #1
 80007da:	765a      	strb	r2, [r3, #25]
	hadc1.Init.NbrOfConversion = 1;
 80007dc:	4b1f      	ldr	r3, [pc, #124]	@ (800085c <MX_ADC1_Init+0xe0>)
 80007de:	2201      	movs	r2, #1
 80007e0:	61da      	str	r2, [r3, #28]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 80007e2:	4b1e      	ldr	r3, [pc, #120]	@ (800085c <MX_ADC1_Init+0xe0>)
 80007e4:	2200      	movs	r2, #0
 80007e6:	f883 2020 	strb.w	r2, [r3, #32]
	hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T2_TRGO;
 80007ea:	4b1c      	ldr	r3, [pc, #112]	@ (800085c <MX_ADC1_Init+0xe0>)
 80007ec:	f44f 62d8 	mov.w	r2, #1728	@ 0x6c0
 80007f0:	629a      	str	r2, [r3, #40]	@ 0x28
	hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80007f2:	4b1a      	ldr	r3, [pc, #104]	@ (800085c <MX_ADC1_Init+0xe0>)
 80007f4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80007f8:	62da      	str	r2, [r3, #44]	@ 0x2c
	hadc1.Init.DMAContinuousRequests = ENABLE;
 80007fa:	4b18      	ldr	r3, [pc, #96]	@ (800085c <MX_ADC1_Init+0xe0>)
 80007fc:	2201      	movs	r2, #1
 80007fe:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
	hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000802:	4b16      	ldr	r3, [pc, #88]	@ (800085c <MX_ADC1_Init+0xe0>)
 8000804:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000808:	635a      	str	r2, [r3, #52]	@ 0x34
	hadc1.Init.OversamplingMode = DISABLE;
 800080a:	4b14      	ldr	r3, [pc, #80]	@ (800085c <MX_ADC1_Init+0xe0>)
 800080c:	2200      	movs	r2, #0
 800080e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
	if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000812:	4812      	ldr	r0, [pc, #72]	@ (800085c <MX_ADC1_Init+0xe0>)
 8000814:	f000 ffe8 	bl	80017e8 <HAL_ADC_Init>
 8000818:	4603      	mov	r3, r0
 800081a:	2b00      	cmp	r3, #0
 800081c:	d001      	beq.n	8000822 <MX_ADC1_Init+0xa6>
	{
		Error_Handler();
 800081e:	f000 f9db 	bl	8000bd8 <Error_Handler>
	}

	/** Configure Regular Channel
	 */
	sConfig.Channel = ADC_CHANNEL_2;
 8000822:	4b10      	ldr	r3, [pc, #64]	@ (8000864 <MX_ADC1_Init+0xe8>)
 8000824:	60bb      	str	r3, [r7, #8]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8000826:	2306      	movs	r3, #6
 8000828:	60fb      	str	r3, [r7, #12]
	sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800082a:	2300      	movs	r3, #0
 800082c:	613b      	str	r3, [r7, #16]
	sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800082e:	237f      	movs	r3, #127	@ 0x7f
 8000830:	617b      	str	r3, [r7, #20]
	sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000832:	2304      	movs	r3, #4
 8000834:	61bb      	str	r3, [r7, #24]
	sConfig.Offset = 0;
 8000836:	2300      	movs	r3, #0
 8000838:	61fb      	str	r3, [r7, #28]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800083a:	f107 0308 	add.w	r3, r7, #8
 800083e:	4619      	mov	r1, r3
 8000840:	4806      	ldr	r0, [pc, #24]	@ (800085c <MX_ADC1_Init+0xe0>)
 8000842:	f001 fb77 	bl	8001f34 <HAL_ADC_ConfigChannel>
 8000846:	4603      	mov	r3, r0
 8000848:	2b00      	cmp	r3, #0
 800084a:	d001      	beq.n	8000850 <MX_ADC1_Init+0xd4>
	{
		Error_Handler();
 800084c:	f000 f9c4 	bl	8000bd8 <Error_Handler>
	}
	/* USER CODE BEGIN ADC1_Init 2 */

	/* USER CODE END ADC1_Init 2 */

}
 8000850:	bf00      	nop
 8000852:	3720      	adds	r7, #32
 8000854:	46bd      	mov	sp, r7
 8000856:	bd80      	pop	{r7, pc}
 8000858:	40021000 	.word	0x40021000
 800085c:	20000078 	.word	0x20000078
 8000860:	50040000 	.word	0x50040000
 8000864:	08600004 	.word	0x08600004

08000868 <MX_DAC1_Init>:
 * @brief DAC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_DAC1_Init(void)
{
 8000868:	b580      	push	{r7, lr}
 800086a:	b08a      	sub	sp, #40	@ 0x28
 800086c:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN DAC1_Init 0 */

	/* USER CODE END DAC1_Init 0 */

	DAC_ChannelConfTypeDef sConfig = {0};
 800086e:	463b      	mov	r3, r7
 8000870:	2228      	movs	r2, #40	@ 0x28
 8000872:	2100      	movs	r1, #0
 8000874:	4618      	mov	r0, r3
 8000876:	f006 f9cd 	bl	8006c14 <memset>

	/* USER CODE END DAC1_Init 1 */

	/** DAC Initialization
	 */
	hdac1.Instance = DAC1;
 800087a:	4b13      	ldr	r3, [pc, #76]	@ (80008c8 <MX_DAC1_Init+0x60>)
 800087c:	4a13      	ldr	r2, [pc, #76]	@ (80008cc <MX_DAC1_Init+0x64>)
 800087e:	601a      	str	r2, [r3, #0]
	if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8000880:	4811      	ldr	r0, [pc, #68]	@ (80008c8 <MX_DAC1_Init+0x60>)
 8000882:	f002 f9b0 	bl	8002be6 <HAL_DAC_Init>
 8000886:	4603      	mov	r3, r0
 8000888:	2b00      	cmp	r3, #0
 800088a:	d001      	beq.n	8000890 <MX_DAC1_Init+0x28>
	{
		Error_Handler();
 800088c:	f000 f9a4 	bl	8000bd8 <Error_Handler>
	}

	/** DAC channel OUT1 config
	 */
	sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8000890:	2300      	movs	r3, #0
 8000892:	607b      	str	r3, [r7, #4]
	sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 8000894:	230a      	movs	r3, #10
 8000896:	60bb      	str	r3, [r7, #8]
	sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8000898:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800089c:	603b      	str	r3, [r7, #0]
	sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 800089e:	2300      	movs	r3, #0
 80008a0:	60fb      	str	r3, [r7, #12]
	sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 80008a2:	2300      	movs	r3, #0
 80008a4:	613b      	str	r3, [r7, #16]
	sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 80008a6:	2300      	movs	r3, #0
 80008a8:	617b      	str	r3, [r7, #20]
	if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80008aa:	463b      	mov	r3, r7
 80008ac:	2200      	movs	r2, #0
 80008ae:	4619      	mov	r1, r3
 80008b0:	4805      	ldr	r0, [pc, #20]	@ (80008c8 <MX_DAC1_Init+0x60>)
 80008b2:	f002 f9bb 	bl	8002c2c <HAL_DAC_ConfigChannel>
 80008b6:	4603      	mov	r3, r0
 80008b8:	2b00      	cmp	r3, #0
 80008ba:	d001      	beq.n	80008c0 <MX_DAC1_Init+0x58>
	{
		Error_Handler();
 80008bc:	f000 f98c 	bl	8000bd8 <Error_Handler>
	}
	/* USER CODE BEGIN DAC1_Init 2 */

	/* USER CODE END DAC1_Init 2 */

}
 80008c0:	bf00      	nop
 80008c2:	3728      	adds	r7, #40	@ 0x28
 80008c4:	46bd      	mov	sp, r7
 80008c6:	bd80      	pop	{r7, pc}
 80008c8:	20000140 	.word	0x20000140
 80008cc:	40007400 	.word	0x40007400

080008d0 <MX_DFSDM1_Init>:
 * @brief DFSDM1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_DFSDM1_Init(void)
{
 80008d0:	b580      	push	{r7, lr}
 80008d2:	af00      	add	r7, sp, #0
	/* USER CODE END DFSDM1_Init 0 */

	/* USER CODE BEGIN DFSDM1_Init 1 */

	/* USER CODE END DFSDM1_Init 1 */
	hdfsdm1_filter2.Instance = DFSDM1_Filter2;
 80008d4:	4b2c      	ldr	r3, [pc, #176]	@ (8000988 <MX_DFSDM1_Init+0xb8>)
 80008d6:	4a2d      	ldr	r2, [pc, #180]	@ (800098c <MX_DFSDM1_Init+0xbc>)
 80008d8:	601a      	str	r2, [r3, #0]
	hdfsdm1_filter2.Init.RegularParam.Trigger = DFSDM_FILTER_SYNC_TRIGGER;
 80008da:	4b2b      	ldr	r3, [pc, #172]	@ (8000988 <MX_DFSDM1_Init+0xb8>)
 80008dc:	2201      	movs	r2, #1
 80008de:	605a      	str	r2, [r3, #4]
	hdfsdm1_filter2.Init.RegularParam.FastMode = DISABLE;
 80008e0:	4b29      	ldr	r3, [pc, #164]	@ (8000988 <MX_DFSDM1_Init+0xb8>)
 80008e2:	2200      	movs	r2, #0
 80008e4:	721a      	strb	r2, [r3, #8]
	hdfsdm1_filter2.Init.RegularParam.DmaMode = DISABLE;
 80008e6:	4b28      	ldr	r3, [pc, #160]	@ (8000988 <MX_DFSDM1_Init+0xb8>)
 80008e8:	2200      	movs	r2, #0
 80008ea:	725a      	strb	r2, [r3, #9]
	hdfsdm1_filter2.Init.FilterParam.SincOrder = DFSDM_FILTER_FASTSINC_ORDER;
 80008ec:	4b26      	ldr	r3, [pc, #152]	@ (8000988 <MX_DFSDM1_Init+0xb8>)
 80008ee:	2200      	movs	r2, #0
 80008f0:	61da      	str	r2, [r3, #28]
	hdfsdm1_filter2.Init.FilterParam.Oversampling = 1;
 80008f2:	4b25      	ldr	r3, [pc, #148]	@ (8000988 <MX_DFSDM1_Init+0xb8>)
 80008f4:	2201      	movs	r2, #1
 80008f6:	621a      	str	r2, [r3, #32]
	hdfsdm1_filter2.Init.FilterParam.IntOversampling = 1;
 80008f8:	4b23      	ldr	r3, [pc, #140]	@ (8000988 <MX_DFSDM1_Init+0xb8>)
 80008fa:	2201      	movs	r2, #1
 80008fc:	625a      	str	r2, [r3, #36]	@ 0x24
	if (HAL_DFSDM_FilterInit(&hdfsdm1_filter2) != HAL_OK)
 80008fe:	4822      	ldr	r0, [pc, #136]	@ (8000988 <MX_DFSDM1_Init+0xb8>)
 8000900:	f002 fba0 	bl	8003044 <HAL_DFSDM_FilterInit>
 8000904:	4603      	mov	r3, r0
 8000906:	2b00      	cmp	r3, #0
 8000908:	d001      	beq.n	800090e <MX_DFSDM1_Init+0x3e>
	{
		Error_Handler();
 800090a:	f000 f965 	bl	8000bd8 <Error_Handler>
	}
	hdfsdm1_channel2.Instance = DFSDM1_Channel2;
 800090e:	4b20      	ldr	r3, [pc, #128]	@ (8000990 <MX_DFSDM1_Init+0xc0>)
 8000910:	4a20      	ldr	r2, [pc, #128]	@ (8000994 <MX_DFSDM1_Init+0xc4>)
 8000912:	601a      	str	r2, [r3, #0]
	hdfsdm1_channel2.Init.OutputClock.Activation = ENABLE;
 8000914:	4b1e      	ldr	r3, [pc, #120]	@ (8000990 <MX_DFSDM1_Init+0xc0>)
 8000916:	2201      	movs	r2, #1
 8000918:	711a      	strb	r2, [r3, #4]
	hdfsdm1_channel2.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_AUDIO;
 800091a:	4b1d      	ldr	r3, [pc, #116]	@ (8000990 <MX_DFSDM1_Init+0xc0>)
 800091c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000920:	609a      	str	r2, [r3, #8]
	hdfsdm1_channel2.Init.OutputClock.Divider = 100;
 8000922:	4b1b      	ldr	r3, [pc, #108]	@ (8000990 <MX_DFSDM1_Init+0xc0>)
 8000924:	2264      	movs	r2, #100	@ 0x64
 8000926:	60da      	str	r2, [r3, #12]
	hdfsdm1_channel2.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 8000928:	4b19      	ldr	r3, [pc, #100]	@ (8000990 <MX_DFSDM1_Init+0xc0>)
 800092a:	2200      	movs	r2, #0
 800092c:	611a      	str	r2, [r3, #16]
	hdfsdm1_channel2.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 800092e:	4b18      	ldr	r3, [pc, #96]	@ (8000990 <MX_DFSDM1_Init+0xc0>)
 8000930:	2200      	movs	r2, #0
 8000932:	615a      	str	r2, [r3, #20]
	hdfsdm1_channel2.Init.Input.Pins = DFSDM_CHANNEL_SAME_CHANNEL_PINS;
 8000934:	4b16      	ldr	r3, [pc, #88]	@ (8000990 <MX_DFSDM1_Init+0xc0>)
 8000936:	2200      	movs	r2, #0
 8000938:	619a      	str	r2, [r3, #24]
	hdfsdm1_channel2.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 800093a:	4b15      	ldr	r3, [pc, #84]	@ (8000990 <MX_DFSDM1_Init+0xc0>)
 800093c:	2200      	movs	r2, #0
 800093e:	61da      	str	r2, [r3, #28]
	hdfsdm1_channel2.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 8000940:	4b13      	ldr	r3, [pc, #76]	@ (8000990 <MX_DFSDM1_Init+0xc0>)
 8000942:	2204      	movs	r2, #4
 8000944:	621a      	str	r2, [r3, #32]
	hdfsdm1_channel2.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 8000946:	4b12      	ldr	r3, [pc, #72]	@ (8000990 <MX_DFSDM1_Init+0xc0>)
 8000948:	2200      	movs	r2, #0
 800094a:	625a      	str	r2, [r3, #36]	@ 0x24
	hdfsdm1_channel2.Init.Awd.Oversampling = 1;
 800094c:	4b10      	ldr	r3, [pc, #64]	@ (8000990 <MX_DFSDM1_Init+0xc0>)
 800094e:	2201      	movs	r2, #1
 8000950:	629a      	str	r2, [r3, #40]	@ 0x28
	hdfsdm1_channel2.Init.Offset = 0;
 8000952:	4b0f      	ldr	r3, [pc, #60]	@ (8000990 <MX_DFSDM1_Init+0xc0>)
 8000954:	2200      	movs	r2, #0
 8000956:	62da      	str	r2, [r3, #44]	@ 0x2c
	hdfsdm1_channel2.Init.RightBitShift = 0x00;
 8000958:	4b0d      	ldr	r3, [pc, #52]	@ (8000990 <MX_DFSDM1_Init+0xc0>)
 800095a:	2200      	movs	r2, #0
 800095c:	631a      	str	r2, [r3, #48]	@ 0x30
	if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel2) != HAL_OK)
 800095e:	480c      	ldr	r0, [pc, #48]	@ (8000990 <MX_DFSDM1_Init+0xc0>)
 8000960:	f002 fab0 	bl	8002ec4 <HAL_DFSDM_ChannelInit>
 8000964:	4603      	mov	r3, r0
 8000966:	2b00      	cmp	r3, #0
 8000968:	d001      	beq.n	800096e <MX_DFSDM1_Init+0x9e>
	{
		Error_Handler();
 800096a:	f000 f935 	bl	8000bd8 <Error_Handler>
	}
	if (HAL_DFSDM_FilterConfigRegChannel(&hdfsdm1_filter2, DFSDM_CHANNEL_2, DFSDM_CONTINUOUS_CONV_ON) != HAL_OK)
 800096e:	2201      	movs	r2, #1
 8000970:	4909      	ldr	r1, [pc, #36]	@ (8000998 <MX_DFSDM1_Init+0xc8>)
 8000972:	4805      	ldr	r0, [pc, #20]	@ (8000988 <MX_DFSDM1_Init+0xb8>)
 8000974:	f002 fc40 	bl	80031f8 <HAL_DFSDM_FilterConfigRegChannel>
 8000978:	4603      	mov	r3, r0
 800097a:	2b00      	cmp	r3, #0
 800097c:	d001      	beq.n	8000982 <MX_DFSDM1_Init+0xb2>
	{
		Error_Handler();
 800097e:	f000 f92b 	bl	8000bd8 <Error_Handler>
	}
	/* USER CODE BEGIN DFSDM1_Init 2 */

	/* USER CODE END DFSDM1_Init 2 */

}
 8000982:	bf00      	nop
 8000984:	bd80      	pop	{r7, pc}
 8000986:	bf00      	nop
 8000988:	200001b4 	.word	0x200001b4
 800098c:	40016200 	.word	0x40016200
 8000990:	20000208 	.word	0x20000208
 8000994:	40016040 	.word	0x40016040
 8000998:	00020004 	.word	0x00020004

0800099c <MX_TIM2_Init>:
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void)
{
 800099c:	b580      	push	{r7, lr}
 800099e:	b088      	sub	sp, #32
 80009a0:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80009a2:	f107 0310 	add.w	r3, r7, #16
 80009a6:	2200      	movs	r2, #0
 80009a8:	601a      	str	r2, [r3, #0]
 80009aa:	605a      	str	r2, [r3, #4]
 80009ac:	609a      	str	r2, [r3, #8]
 80009ae:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 80009b0:	1d3b      	adds	r3, r7, #4
 80009b2:	2200      	movs	r2, #0
 80009b4:	601a      	str	r2, [r3, #0]
 80009b6:	605a      	str	r2, [r3, #4]
 80009b8:	609a      	str	r2, [r3, #8]

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 80009ba:	4b1e      	ldr	r3, [pc, #120]	@ (8000a34 <MX_TIM2_Init+0x98>)
 80009bc:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80009c0:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 0;
 80009c2:	4b1c      	ldr	r3, [pc, #112]	@ (8000a34 <MX_TIM2_Init+0x98>)
 80009c4:	2200      	movs	r2, #0
 80009c6:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80009c8:	4b1a      	ldr	r3, [pc, #104]	@ (8000a34 <MX_TIM2_Init+0x98>)
 80009ca:	2200      	movs	r2, #0
 80009cc:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 2499;
 80009ce:	4b19      	ldr	r3, [pc, #100]	@ (8000a34 <MX_TIM2_Init+0x98>)
 80009d0:	f640 12c3 	movw	r2, #2499	@ 0x9c3
 80009d4:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80009d6:	4b17      	ldr	r3, [pc, #92]	@ (8000a34 <MX_TIM2_Init+0x98>)
 80009d8:	2200      	movs	r2, #0
 80009da:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80009dc:	4b15      	ldr	r3, [pc, #84]	@ (8000a34 <MX_TIM2_Init+0x98>)
 80009de:	2200      	movs	r2, #0
 80009e0:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80009e2:	4814      	ldr	r0, [pc, #80]	@ (8000a34 <MX_TIM2_Init+0x98>)
 80009e4:	f004 fd52 	bl	800548c <HAL_TIM_Base_Init>
 80009e8:	4603      	mov	r3, r0
 80009ea:	2b00      	cmp	r3, #0
 80009ec:	d001      	beq.n	80009f2 <MX_TIM2_Init+0x56>
	{
		Error_Handler();
 80009ee:	f000 f8f3 	bl	8000bd8 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80009f2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80009f6:	613b      	str	r3, [r7, #16]
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80009f8:	f107 0310 	add.w	r3, r7, #16
 80009fc:	4619      	mov	r1, r3
 80009fe:	480d      	ldr	r0, [pc, #52]	@ (8000a34 <MX_TIM2_Init+0x98>)
 8000a00:	f004 ff0b 	bl	800581a <HAL_TIM_ConfigClockSource>
 8000a04:	4603      	mov	r3, r0
 8000a06:	2b00      	cmp	r3, #0
 8000a08:	d001      	beq.n	8000a0e <MX_TIM2_Init+0x72>
	{
		Error_Handler();
 8000a0a:	f000 f8e5 	bl	8000bd8 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000a0e:	2320      	movs	r3, #32
 8000a10:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a12:	2300      	movs	r3, #0
 8000a14:	60fb      	str	r3, [r7, #12]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000a16:	1d3b      	adds	r3, r7, #4
 8000a18:	4619      	mov	r1, r3
 8000a1a:	4806      	ldr	r0, [pc, #24]	@ (8000a34 <MX_TIM2_Init+0x98>)
 8000a1c:	f005 f938 	bl	8005c90 <HAL_TIMEx_MasterConfigSynchronization>
 8000a20:	4603      	mov	r3, r0
 8000a22:	2b00      	cmp	r3, #0
 8000a24:	d001      	beq.n	8000a2a <MX_TIM2_Init+0x8e>
	{
		Error_Handler();
 8000a26:	f000 f8d7 	bl	8000bd8 <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */

}
 8000a2a:	bf00      	nop
 8000a2c:	3720      	adds	r7, #32
 8000a2e:	46bd      	mov	sp, r7
 8000a30:	bd80      	pop	{r7, pc}
 8000a32:	bf00      	nop
 8000a34:	20000240 	.word	0x20000240

08000a38 <MX_USART1_UART_Init>:
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void)
{
 8000a38:	b580      	push	{r7, lr}
 8000a3a:	af00      	add	r7, sp, #0
	/* USER CODE END USART1_Init 0 */

	/* USER CODE BEGIN USART1_Init 1 */

	/* USER CODE END USART1_Init 1 */
	huart1.Instance = USART1;
 8000a3c:	4b22      	ldr	r3, [pc, #136]	@ (8000ac8 <MX_USART1_UART_Init+0x90>)
 8000a3e:	4a23      	ldr	r2, [pc, #140]	@ (8000acc <MX_USART1_UART_Init+0x94>)
 8000a40:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 115200;
 8000a42:	4b21      	ldr	r3, [pc, #132]	@ (8000ac8 <MX_USART1_UART_Init+0x90>)
 8000a44:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000a48:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000a4a:	4b1f      	ldr	r3, [pc, #124]	@ (8000ac8 <MX_USART1_UART_Init+0x90>)
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 8000a50:	4b1d      	ldr	r3, [pc, #116]	@ (8000ac8 <MX_USART1_UART_Init+0x90>)
 8000a52:	2200      	movs	r2, #0
 8000a54:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 8000a56:	4b1c      	ldr	r3, [pc, #112]	@ (8000ac8 <MX_USART1_UART_Init+0x90>)
 8000a58:	2200      	movs	r2, #0
 8000a5a:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 8000a5c:	4b1a      	ldr	r3, [pc, #104]	@ (8000ac8 <MX_USART1_UART_Init+0x90>)
 8000a5e:	220c      	movs	r2, #12
 8000a60:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a62:	4b19      	ldr	r3, [pc, #100]	@ (8000ac8 <MX_USART1_UART_Init+0x90>)
 8000a64:	2200      	movs	r2, #0
 8000a66:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a68:	4b17      	ldr	r3, [pc, #92]	@ (8000ac8 <MX_USART1_UART_Init+0x90>)
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	61da      	str	r2, [r3, #28]
	huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000a6e:	4b16      	ldr	r3, [pc, #88]	@ (8000ac8 <MX_USART1_UART_Init+0x90>)
 8000a70:	2200      	movs	r2, #0
 8000a72:	621a      	str	r2, [r3, #32]
	huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000a74:	4b14      	ldr	r3, [pc, #80]	@ (8000ac8 <MX_USART1_UART_Init+0x90>)
 8000a76:	2200      	movs	r2, #0
 8000a78:	625a      	str	r2, [r3, #36]	@ 0x24
	huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000a7a:	4b13      	ldr	r3, [pc, #76]	@ (8000ac8 <MX_USART1_UART_Init+0x90>)
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	629a      	str	r2, [r3, #40]	@ 0x28
	if (HAL_UART_Init(&huart1) != HAL_OK)
 8000a80:	4811      	ldr	r0, [pc, #68]	@ (8000ac8 <MX_USART1_UART_Init+0x90>)
 8000a82:	f005 f9ab 	bl	8005ddc <HAL_UART_Init>
 8000a86:	4603      	mov	r3, r0
 8000a88:	2b00      	cmp	r3, #0
 8000a8a:	d001      	beq.n	8000a90 <MX_USART1_UART_Init+0x58>
	{
		Error_Handler();
 8000a8c:	f000 f8a4 	bl	8000bd8 <Error_Handler>
	}
	if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000a90:	2100      	movs	r1, #0
 8000a92:	480d      	ldr	r0, [pc, #52]	@ (8000ac8 <MX_USART1_UART_Init+0x90>)
 8000a94:	f005 ffd4 	bl	8006a40 <HAL_UARTEx_SetTxFifoThreshold>
 8000a98:	4603      	mov	r3, r0
 8000a9a:	2b00      	cmp	r3, #0
 8000a9c:	d001      	beq.n	8000aa2 <MX_USART1_UART_Init+0x6a>
	{
		Error_Handler();
 8000a9e:	f000 f89b 	bl	8000bd8 <Error_Handler>
	}
	if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000aa2:	2100      	movs	r1, #0
 8000aa4:	4808      	ldr	r0, [pc, #32]	@ (8000ac8 <MX_USART1_UART_Init+0x90>)
 8000aa6:	f006 f809 	bl	8006abc <HAL_UARTEx_SetRxFifoThreshold>
 8000aaa:	4603      	mov	r3, r0
 8000aac:	2b00      	cmp	r3, #0
 8000aae:	d001      	beq.n	8000ab4 <MX_USART1_UART_Init+0x7c>
	{
		Error_Handler();
 8000ab0:	f000 f892 	bl	8000bd8 <Error_Handler>
	}
	if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000ab4:	4804      	ldr	r0, [pc, #16]	@ (8000ac8 <MX_USART1_UART_Init+0x90>)
 8000ab6:	f005 ff8a 	bl	80069ce <HAL_UARTEx_DisableFifoMode>
 8000aba:	4603      	mov	r3, r0
 8000abc:	2b00      	cmp	r3, #0
 8000abe:	d001      	beq.n	8000ac4 <MX_USART1_UART_Init+0x8c>
	{
		Error_Handler();
 8000ac0:	f000 f88a 	bl	8000bd8 <Error_Handler>
	}
	/* USER CODE BEGIN USART1_Init 2 */

	/* USER CODE END USART1_Init 2 */

}
 8000ac4:	bf00      	nop
 8000ac6:	bd80      	pop	{r7, pc}
 8000ac8:	2000028c 	.word	0x2000028c
 8000acc:	40013800 	.word	0x40013800

08000ad0 <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void)
{
 8000ad0:	b580      	push	{r7, lr}
 8000ad2:	b082      	sub	sp, #8
 8000ad4:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMAMUX1_CLK_ENABLE();
 8000ad6:	4b16      	ldr	r3, [pc, #88]	@ (8000b30 <MX_DMA_Init+0x60>)
 8000ad8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000ada:	4a15      	ldr	r2, [pc, #84]	@ (8000b30 <MX_DMA_Init+0x60>)
 8000adc:	f043 0304 	orr.w	r3, r3, #4
 8000ae0:	6493      	str	r3, [r2, #72]	@ 0x48
 8000ae2:	4b13      	ldr	r3, [pc, #76]	@ (8000b30 <MX_DMA_Init+0x60>)
 8000ae4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000ae6:	f003 0304 	and.w	r3, r3, #4
 8000aea:	607b      	str	r3, [r7, #4]
 8000aec:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_DMA1_CLK_ENABLE();
 8000aee:	4b10      	ldr	r3, [pc, #64]	@ (8000b30 <MX_DMA_Init+0x60>)
 8000af0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000af2:	4a0f      	ldr	r2, [pc, #60]	@ (8000b30 <MX_DMA_Init+0x60>)
 8000af4:	f043 0301 	orr.w	r3, r3, #1
 8000af8:	6493      	str	r3, [r2, #72]	@ 0x48
 8000afa:	4b0d      	ldr	r3, [pc, #52]	@ (8000b30 <MX_DMA_Init+0x60>)
 8000afc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000afe:	f003 0301 	and.w	r3, r3, #1
 8000b02:	603b      	str	r3, [r7, #0]
 8000b04:	683b      	ldr	r3, [r7, #0]

	/* DMA interrupt init */
	/* DMA1_Channel1_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000b06:	2200      	movs	r2, #0
 8000b08:	2100      	movs	r1, #0
 8000b0a:	200b      	movs	r0, #11
 8000b0c:	f002 f835 	bl	8002b7a <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000b10:	200b      	movs	r0, #11
 8000b12:	f002 f84e 	bl	8002bb2 <HAL_NVIC_EnableIRQ>
	/* DMA1_Channel2_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8000b16:	2200      	movs	r2, #0
 8000b18:	2100      	movs	r1, #0
 8000b1a:	200c      	movs	r0, #12
 8000b1c:	f002 f82d 	bl	8002b7a <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8000b20:	200c      	movs	r0, #12
 8000b22:	f002 f846 	bl	8002bb2 <HAL_NVIC_EnableIRQ>

}
 8000b26:	bf00      	nop
 8000b28:	3708      	adds	r7, #8
 8000b2a:	46bd      	mov	sp, r7
 8000b2c:	bd80      	pop	{r7, pc}
 8000b2e:	bf00      	nop
 8000b30:	40021000 	.word	0x40021000

08000b34 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 8000b34:	b580      	push	{r7, lr}
 8000b36:	b08a      	sub	sp, #40	@ 0x28
 8000b38:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b3a:	f107 0314 	add.w	r3, r7, #20
 8000b3e:	2200      	movs	r2, #0
 8000b40:	601a      	str	r2, [r3, #0]
 8000b42:	605a      	str	r2, [r3, #4]
 8000b44:	609a      	str	r2, [r3, #8]
 8000b46:	60da      	str	r2, [r3, #12]
 8000b48:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8000b4a:	4b21      	ldr	r3, [pc, #132]	@ (8000bd0 <MX_GPIO_Init+0x9c>)
 8000b4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b4e:	4a20      	ldr	r2, [pc, #128]	@ (8000bd0 <MX_GPIO_Init+0x9c>)
 8000b50:	f043 0304 	orr.w	r3, r3, #4
 8000b54:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b56:	4b1e      	ldr	r3, [pc, #120]	@ (8000bd0 <MX_GPIO_Init+0x9c>)
 8000b58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b5a:	f003 0304 	and.w	r3, r3, #4
 8000b5e:	613b      	str	r3, [r7, #16]
 8000b60:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000b62:	4b1b      	ldr	r3, [pc, #108]	@ (8000bd0 <MX_GPIO_Init+0x9c>)
 8000b64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b66:	4a1a      	ldr	r2, [pc, #104]	@ (8000bd0 <MX_GPIO_Init+0x9c>)
 8000b68:	f043 0301 	orr.w	r3, r3, #1
 8000b6c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b6e:	4b18      	ldr	r3, [pc, #96]	@ (8000bd0 <MX_GPIO_Init+0x9c>)
 8000b70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b72:	f003 0301 	and.w	r3, r3, #1
 8000b76:	60fb      	str	r3, [r7, #12]
 8000b78:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8000b7a:	4b15      	ldr	r3, [pc, #84]	@ (8000bd0 <MX_GPIO_Init+0x9c>)
 8000b7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b7e:	4a14      	ldr	r2, [pc, #80]	@ (8000bd0 <MX_GPIO_Init+0x9c>)
 8000b80:	f043 0310 	orr.w	r3, r3, #16
 8000b84:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b86:	4b12      	ldr	r3, [pc, #72]	@ (8000bd0 <MX_GPIO_Init+0x9c>)
 8000b88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b8a:	f003 0310 	and.w	r3, r3, #16
 8000b8e:	60bb      	str	r3, [r7, #8]
 8000b90:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000b92:	4b0f      	ldr	r3, [pc, #60]	@ (8000bd0 <MX_GPIO_Init+0x9c>)
 8000b94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b96:	4a0e      	ldr	r2, [pc, #56]	@ (8000bd0 <MX_GPIO_Init+0x9c>)
 8000b98:	f043 0302 	orr.w	r3, r3, #2
 8000b9c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b9e:	4b0c      	ldr	r3, [pc, #48]	@ (8000bd0 <MX_GPIO_Init+0x9c>)
 8000ba0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ba2:	f003 0302 	and.w	r3, r3, #2
 8000ba6:	607b      	str	r3, [r7, #4]
 8000ba8:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin : PC13 */
	GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000baa:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000bae:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000bb0:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000bb4:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bb6:	2300      	movs	r3, #0
 8000bb8:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000bba:	f107 0314 	add.w	r3, r7, #20
 8000bbe:	4619      	mov	r1, r3
 8000bc0:	4804      	ldr	r0, [pc, #16]	@ (8000bd4 <MX_GPIO_Init+0xa0>)
 8000bc2:	f002 fe1d 	bl	8003800 <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 8000bc6:	bf00      	nop
 8000bc8:	3728      	adds	r7, #40	@ 0x28
 8000bca:	46bd      	mov	sp, r7
 8000bcc:	bd80      	pop	{r7, pc}
 8000bce:	bf00      	nop
 8000bd0:	40021000 	.word	0x40021000
 8000bd4:	48000800 	.word	0x48000800

08000bd8 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8000bd8:	b480      	push	{r7}
 8000bda:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000bdc:	b672      	cpsid	i
}
 8000bde:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8000be0:	bf00      	nop
 8000be2:	e7fd      	b.n	8000be0 <Error_Handler+0x8>

08000be4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000be4:	b480      	push	{r7}
 8000be6:	b083      	sub	sp, #12
 8000be8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000bea:	4b0f      	ldr	r3, [pc, #60]	@ (8000c28 <HAL_MspInit+0x44>)
 8000bec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000bee:	4a0e      	ldr	r2, [pc, #56]	@ (8000c28 <HAL_MspInit+0x44>)
 8000bf0:	f043 0301 	orr.w	r3, r3, #1
 8000bf4:	6613      	str	r3, [r2, #96]	@ 0x60
 8000bf6:	4b0c      	ldr	r3, [pc, #48]	@ (8000c28 <HAL_MspInit+0x44>)
 8000bf8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000bfa:	f003 0301 	and.w	r3, r3, #1
 8000bfe:	607b      	str	r3, [r7, #4]
 8000c00:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c02:	4b09      	ldr	r3, [pc, #36]	@ (8000c28 <HAL_MspInit+0x44>)
 8000c04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000c06:	4a08      	ldr	r2, [pc, #32]	@ (8000c28 <HAL_MspInit+0x44>)
 8000c08:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000c0c:	6593      	str	r3, [r2, #88]	@ 0x58
 8000c0e:	4b06      	ldr	r3, [pc, #24]	@ (8000c28 <HAL_MspInit+0x44>)
 8000c10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000c12:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000c16:	603b      	str	r3, [r7, #0]
 8000c18:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c1a:	bf00      	nop
 8000c1c:	370c      	adds	r7, #12
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c24:	4770      	bx	lr
 8000c26:	bf00      	nop
 8000c28:	40021000 	.word	0x40021000

08000c2c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	b08a      	sub	sp, #40	@ 0x28
 8000c30:	af00      	add	r7, sp, #0
 8000c32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c34:	f107 0314 	add.w	r3, r7, #20
 8000c38:	2200      	movs	r2, #0
 8000c3a:	601a      	str	r2, [r3, #0]
 8000c3c:	605a      	str	r2, [r3, #4]
 8000c3e:	609a      	str	r2, [r3, #8]
 8000c40:	60da      	str	r2, [r3, #12]
 8000c42:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	681b      	ldr	r3, [r3, #0]
 8000c48:	4a2e      	ldr	r2, [pc, #184]	@ (8000d04 <HAL_ADC_MspInit+0xd8>)
 8000c4a:	4293      	cmp	r3, r2
 8000c4c:	d156      	bne.n	8000cfc <HAL_ADC_MspInit+0xd0>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000c4e:	4b2e      	ldr	r3, [pc, #184]	@ (8000d08 <HAL_ADC_MspInit+0xdc>)
 8000c50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c52:	4a2d      	ldr	r2, [pc, #180]	@ (8000d08 <HAL_ADC_MspInit+0xdc>)
 8000c54:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000c58:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c5a:	4b2b      	ldr	r3, [pc, #172]	@ (8000d08 <HAL_ADC_MspInit+0xdc>)
 8000c5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c5e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000c62:	613b      	str	r3, [r7, #16]
 8000c64:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c66:	4b28      	ldr	r3, [pc, #160]	@ (8000d08 <HAL_ADC_MspInit+0xdc>)
 8000c68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c6a:	4a27      	ldr	r2, [pc, #156]	@ (8000d08 <HAL_ADC_MspInit+0xdc>)
 8000c6c:	f043 0304 	orr.w	r3, r3, #4
 8000c70:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c72:	4b25      	ldr	r3, [pc, #148]	@ (8000d08 <HAL_ADC_MspInit+0xdc>)
 8000c74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c76:	f003 0304 	and.w	r3, r3, #4
 8000c7a:	60fb      	str	r3, [r7, #12]
 8000c7c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC1     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000c7e:	2302      	movs	r3, #2
 8000c80:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000c82:	230b      	movs	r3, #11
 8000c84:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c86:	2300      	movs	r3, #0
 8000c88:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c8a:	f107 0314 	add.w	r3, r7, #20
 8000c8e:	4619      	mov	r1, r3
 8000c90:	481e      	ldr	r0, [pc, #120]	@ (8000d0c <HAL_ADC_MspInit+0xe0>)
 8000c92:	f002 fdb5 	bl	8003800 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel2;
 8000c96:	4b1e      	ldr	r3, [pc, #120]	@ (8000d10 <HAL_ADC_MspInit+0xe4>)
 8000c98:	4a1e      	ldr	r2, [pc, #120]	@ (8000d14 <HAL_ADC_MspInit+0xe8>)
 8000c9a:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8000c9c:	4b1c      	ldr	r3, [pc, #112]	@ (8000d10 <HAL_ADC_MspInit+0xe4>)
 8000c9e:	2205      	movs	r2, #5
 8000ca0:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000ca2:	4b1b      	ldr	r3, [pc, #108]	@ (8000d10 <HAL_ADC_MspInit+0xe4>)
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000ca8:	4b19      	ldr	r3, [pc, #100]	@ (8000d10 <HAL_ADC_MspInit+0xe4>)
 8000caa:	2200      	movs	r2, #0
 8000cac:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000cae:	4b18      	ldr	r3, [pc, #96]	@ (8000d10 <HAL_ADC_MspInit+0xe4>)
 8000cb0:	2280      	movs	r2, #128	@ 0x80
 8000cb2:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000cb4:	4b16      	ldr	r3, [pc, #88]	@ (8000d10 <HAL_ADC_MspInit+0xe4>)
 8000cb6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000cba:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000cbc:	4b14      	ldr	r3, [pc, #80]	@ (8000d10 <HAL_ADC_MspInit+0xe4>)
 8000cbe:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000cc2:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000cc4:	4b12      	ldr	r3, [pc, #72]	@ (8000d10 <HAL_ADC_MspInit+0xe4>)
 8000cc6:	2220      	movs	r2, #32
 8000cc8:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000cca:	4b11      	ldr	r3, [pc, #68]	@ (8000d10 <HAL_ADC_MspInit+0xe4>)
 8000ccc:	2200      	movs	r2, #0
 8000cce:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000cd0:	480f      	ldr	r0, [pc, #60]	@ (8000d10 <HAL_ADC_MspInit+0xe4>)
 8000cd2:	f002 fb23 	bl	800331c <HAL_DMA_Init>
 8000cd6:	4603      	mov	r3, r0
 8000cd8:	2b00      	cmp	r3, #0
 8000cda:	d001      	beq.n	8000ce0 <HAL_ADC_MspInit+0xb4>
    {
      Error_Handler();
 8000cdc:	f7ff ff7c 	bl	8000bd8 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	4a0b      	ldr	r2, [pc, #44]	@ (8000d10 <HAL_ADC_MspInit+0xe4>)
 8000ce4:	651a      	str	r2, [r3, #80]	@ 0x50
 8000ce6:	4a0a      	ldr	r2, [pc, #40]	@ (8000d10 <HAL_ADC_MspInit+0xe4>)
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	6293      	str	r3, [r2, #40]	@ 0x28

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_IRQn, 0, 0);
 8000cec:	2200      	movs	r2, #0
 8000cee:	2100      	movs	r1, #0
 8000cf0:	2012      	movs	r0, #18
 8000cf2:	f001 ff42 	bl	8002b7a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_IRQn);
 8000cf6:	2012      	movs	r0, #18
 8000cf8:	f001 ff5b 	bl	8002bb2 <HAL_NVIC_EnableIRQ>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000cfc:	bf00      	nop
 8000cfe:	3728      	adds	r7, #40	@ 0x28
 8000d00:	46bd      	mov	sp, r7
 8000d02:	bd80      	pop	{r7, pc}
 8000d04:	50040000 	.word	0x50040000
 8000d08:	40021000 	.word	0x40021000
 8000d0c:	48000800 	.word	0x48000800
 8000d10:	200000e0 	.word	0x200000e0
 8000d14:	4002001c 	.word	0x4002001c

08000d18 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	b08a      	sub	sp, #40	@ 0x28
 8000d1c:	af00      	add	r7, sp, #0
 8000d1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d20:	f107 0314 	add.w	r3, r7, #20
 8000d24:	2200      	movs	r2, #0
 8000d26:	601a      	str	r2, [r3, #0]
 8000d28:	605a      	str	r2, [r3, #4]
 8000d2a:	609a      	str	r2, [r3, #8]
 8000d2c:	60da      	str	r2, [r3, #12]
 8000d2e:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	681b      	ldr	r3, [r3, #0]
 8000d34:	4a2b      	ldr	r2, [pc, #172]	@ (8000de4 <HAL_DAC_MspInit+0xcc>)
 8000d36:	4293      	cmp	r3, r2
 8000d38:	d14f      	bne.n	8000dda <HAL_DAC_MspInit+0xc2>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8000d3a:	4b2b      	ldr	r3, [pc, #172]	@ (8000de8 <HAL_DAC_MspInit+0xd0>)
 8000d3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d3e:	4a2a      	ldr	r2, [pc, #168]	@ (8000de8 <HAL_DAC_MspInit+0xd0>)
 8000d40:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8000d44:	6593      	str	r3, [r2, #88]	@ 0x58
 8000d46:	4b28      	ldr	r3, [pc, #160]	@ (8000de8 <HAL_DAC_MspInit+0xd0>)
 8000d48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d4a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8000d4e:	613b      	str	r3, [r7, #16]
 8000d50:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d52:	4b25      	ldr	r3, [pc, #148]	@ (8000de8 <HAL_DAC_MspInit+0xd0>)
 8000d54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d56:	4a24      	ldr	r2, [pc, #144]	@ (8000de8 <HAL_DAC_MspInit+0xd0>)
 8000d58:	f043 0301 	orr.w	r3, r3, #1
 8000d5c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000d5e:	4b22      	ldr	r3, [pc, #136]	@ (8000de8 <HAL_DAC_MspInit+0xd0>)
 8000d60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d62:	f003 0301 	and.w	r3, r3, #1
 8000d66:	60fb      	str	r3, [r7, #12]
 8000d68:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000d6a:	2310      	movs	r3, #16
 8000d6c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000d6e:	2303      	movs	r3, #3
 8000d70:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d72:	2300      	movs	r3, #0
 8000d74:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d76:	f107 0314 	add.w	r3, r7, #20
 8000d7a:	4619      	mov	r1, r3
 8000d7c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d80:	f002 fd3e 	bl	8003800 <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC1_CH1 Init */
    hdma_dac1_ch1.Instance = DMA1_Channel1;
 8000d84:	4b19      	ldr	r3, [pc, #100]	@ (8000dec <HAL_DAC_MspInit+0xd4>)
 8000d86:	4a1a      	ldr	r2, [pc, #104]	@ (8000df0 <HAL_DAC_MspInit+0xd8>)
 8000d88:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1_CH1;
 8000d8a:	4b18      	ldr	r3, [pc, #96]	@ (8000dec <HAL_DAC_MspInit+0xd4>)
 8000d8c:	2206      	movs	r2, #6
 8000d8e:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000d90:	4b16      	ldr	r3, [pc, #88]	@ (8000dec <HAL_DAC_MspInit+0xd4>)
 8000d92:	2210      	movs	r2, #16
 8000d94:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000d96:	4b15      	ldr	r3, [pc, #84]	@ (8000dec <HAL_DAC_MspInit+0xd4>)
 8000d98:	2200      	movs	r2, #0
 8000d9a:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8000d9c:	4b13      	ldr	r3, [pc, #76]	@ (8000dec <HAL_DAC_MspInit+0xd4>)
 8000d9e:	2280      	movs	r2, #128	@ 0x80
 8000da0:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000da2:	4b12      	ldr	r3, [pc, #72]	@ (8000dec <HAL_DAC_MspInit+0xd4>)
 8000da4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000da8:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000daa:	4b10      	ldr	r3, [pc, #64]	@ (8000dec <HAL_DAC_MspInit+0xd4>)
 8000dac:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000db0:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 8000db2:	4b0e      	ldr	r3, [pc, #56]	@ (8000dec <HAL_DAC_MspInit+0xd4>)
 8000db4:	2220      	movs	r2, #32
 8000db6:	61da      	str	r2, [r3, #28]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8000db8:	4b0c      	ldr	r3, [pc, #48]	@ (8000dec <HAL_DAC_MspInit+0xd4>)
 8000dba:	2200      	movs	r2, #0
 8000dbc:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 8000dbe:	480b      	ldr	r0, [pc, #44]	@ (8000dec <HAL_DAC_MspInit+0xd4>)
 8000dc0:	f002 faac 	bl	800331c <HAL_DMA_Init>
 8000dc4:	4603      	mov	r3, r0
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	d001      	beq.n	8000dce <HAL_DAC_MspInit+0xb6>
    {
      Error_Handler();
 8000dca:	f7ff ff05 	bl	8000bd8 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	4a06      	ldr	r2, [pc, #24]	@ (8000dec <HAL_DAC_MspInit+0xd4>)
 8000dd2:	609a      	str	r2, [r3, #8]
 8000dd4:	4a05      	ldr	r2, [pc, #20]	@ (8000dec <HAL_DAC_MspInit+0xd4>)
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	6293      	str	r3, [r2, #40]	@ 0x28

  /* USER CODE END DAC1_MspInit 1 */

  }

}
 8000dda:	bf00      	nop
 8000ddc:	3728      	adds	r7, #40	@ 0x28
 8000dde:	46bd      	mov	sp, r7
 8000de0:	bd80      	pop	{r7, pc}
 8000de2:	bf00      	nop
 8000de4:	40007400 	.word	0x40007400
 8000de8:	40021000 	.word	0x40021000
 8000dec:	20000154 	.word	0x20000154
 8000df0:	40020008 	.word	0x40020008

08000df4 <HAL_DFSDM_FilterMspInit>:
* This function configures the hardware resources used in this example
* @param hdfsdm_filter: DFSDM_Filter handle pointer
* @retval None
*/
void HAL_DFSDM_FilterMspInit(DFSDM_Filter_HandleTypeDef* hdfsdm_filter)
{
 8000df4:	b580      	push	{r7, lr}
 8000df6:	b0b0      	sub	sp, #192	@ 0xc0
 8000df8:	af00      	add	r7, sp, #0
 8000dfa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dfc:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8000e00:	2200      	movs	r2, #0
 8000e02:	601a      	str	r2, [r3, #0]
 8000e04:	605a      	str	r2, [r3, #4]
 8000e06:	609a      	str	r2, [r3, #8]
 8000e08:	60da      	str	r2, [r3, #12]
 8000e0a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000e0c:	f107 0318 	add.w	r3, r7, #24
 8000e10:	2294      	movs	r2, #148	@ 0x94
 8000e12:	2100      	movs	r1, #0
 8000e14:	4618      	mov	r0, r3
 8000e16:	f005 fefd 	bl	8006c14 <memset>
  if(DFSDM1_Init == 0)
 8000e1a:	4b3b      	ldr	r3, [pc, #236]	@ (8000f08 <HAL_DFSDM_FilterMspInit+0x114>)
 8000e1c:	681b      	ldr	r3, [r3, #0]
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	d16e      	bne.n	8000f00 <HAL_DFSDM_FilterMspInit+0x10c>

  /* USER CODE END DFSDM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_DFSDM1;
 8000e22:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000e26:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 8000e28:	2300      	movs	r3, #0
 8000e2a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    PeriphClkInit.Dfsdm1AudioClockSelection = RCC_DFSDM1AUDIOCLKSOURCE_SAI1;
 8000e2e:	2300      	movs	r3, #0
 8000e30:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000e34:	f107 0318 	add.w	r3, r7, #24
 8000e38:	4618      	mov	r0, r3
 8000e3a:	f003 fe0f 	bl	8004a5c <HAL_RCCEx_PeriphCLKConfig>
 8000e3e:	4603      	mov	r3, r0
 8000e40:	2b00      	cmp	r3, #0
 8000e42:	d001      	beq.n	8000e48 <HAL_DFSDM_FilterMspInit+0x54>
    {
      Error_Handler();
 8000e44:	f7ff fec8 	bl	8000bd8 <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_DFSDM1_CLK_ENABLED++;
 8000e48:	4b30      	ldr	r3, [pc, #192]	@ (8000f0c <HAL_DFSDM_FilterMspInit+0x118>)
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	3301      	adds	r3, #1
 8000e4e:	4a2f      	ldr	r2, [pc, #188]	@ (8000f0c <HAL_DFSDM_FilterMspInit+0x118>)
 8000e50:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_DFSDM1_CLK_ENABLED==1){
 8000e52:	4b2e      	ldr	r3, [pc, #184]	@ (8000f0c <HAL_DFSDM_FilterMspInit+0x118>)
 8000e54:	681b      	ldr	r3, [r3, #0]
 8000e56:	2b01      	cmp	r3, #1
 8000e58:	d10b      	bne.n	8000e72 <HAL_DFSDM_FilterMspInit+0x7e>
      __HAL_RCC_DFSDM1_CLK_ENABLE();
 8000e5a:	4b2d      	ldr	r3, [pc, #180]	@ (8000f10 <HAL_DFSDM_FilterMspInit+0x11c>)
 8000e5c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000e5e:	4a2c      	ldr	r2, [pc, #176]	@ (8000f10 <HAL_DFSDM_FilterMspInit+0x11c>)
 8000e60:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000e64:	6613      	str	r3, [r2, #96]	@ 0x60
 8000e66:	4b2a      	ldr	r3, [pc, #168]	@ (8000f10 <HAL_DFSDM_FilterMspInit+0x11c>)
 8000e68:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000e6a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8000e6e:	617b      	str	r3, [r7, #20]
 8000e70:	697b      	ldr	r3, [r7, #20]
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e72:	4b27      	ldr	r3, [pc, #156]	@ (8000f10 <HAL_DFSDM_FilterMspInit+0x11c>)
 8000e74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e76:	4a26      	ldr	r2, [pc, #152]	@ (8000f10 <HAL_DFSDM_FilterMspInit+0x11c>)
 8000e78:	f043 0304 	orr.w	r3, r3, #4
 8000e7c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e7e:	4b24      	ldr	r3, [pc, #144]	@ (8000f10 <HAL_DFSDM_FilterMspInit+0x11c>)
 8000e80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e82:	f003 0304 	and.w	r3, r3, #4
 8000e86:	613b      	str	r3, [r7, #16]
 8000e88:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8000e8a:	4b21      	ldr	r3, [pc, #132]	@ (8000f10 <HAL_DFSDM_FilterMspInit+0x11c>)
 8000e8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e8e:	4a20      	ldr	r2, [pc, #128]	@ (8000f10 <HAL_DFSDM_FilterMspInit+0x11c>)
 8000e90:	f043 0310 	orr.w	r3, r3, #16
 8000e94:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e96:	4b1e      	ldr	r3, [pc, #120]	@ (8000f10 <HAL_DFSDM_FilterMspInit+0x11c>)
 8000e98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e9a:	f003 0310 	and.w	r3, r3, #16
 8000e9e:	60fb      	str	r3, [r7, #12]
 8000ea0:	68fb      	ldr	r3, [r7, #12]
    /**DFSDM1 GPIO Configuration
    PC2     ------> DFSDM1_CKOUT
    PE7     ------> DFSDM1_DATIN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000ea2:	2304      	movs	r3, #4
 8000ea4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ea8:	2302      	movs	r3, #2
 8000eaa:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eae:	2300      	movs	r3, #0
 8000eb0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eb4:	2300      	movs	r3, #0
 8000eb6:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8000eba:	2306      	movs	r3, #6
 8000ebc:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ec0:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8000ec4:	4619      	mov	r1, r3
 8000ec6:	4813      	ldr	r0, [pc, #76]	@ (8000f14 <HAL_DFSDM_FilterMspInit+0x120>)
 8000ec8:	f002 fc9a 	bl	8003800 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000ecc:	2380      	movs	r3, #128	@ 0x80
 8000ece:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ed2:	2302      	movs	r3, #2
 8000ed4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ed8:	2300      	movs	r3, #0
 8000eda:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ede:	2300      	movs	r3, #0
 8000ee0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8000ee4:	2306      	movs	r3, #6
 8000ee6:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000eea:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8000eee:	4619      	mov	r1, r3
 8000ef0:	4809      	ldr	r0, [pc, #36]	@ (8000f18 <HAL_DFSDM_FilterMspInit+0x124>)
 8000ef2:	f002 fc85 	bl	8003800 <HAL_GPIO_Init>

  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */

  DFSDM1_Init++;
 8000ef6:	4b04      	ldr	r3, [pc, #16]	@ (8000f08 <HAL_DFSDM_FilterMspInit+0x114>)
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	3301      	adds	r3, #1
 8000efc:	4a02      	ldr	r2, [pc, #8]	@ (8000f08 <HAL_DFSDM_FilterMspInit+0x114>)
 8000efe:	6013      	str	r3, [r2, #0]
  }

}
 8000f00:	bf00      	nop
 8000f02:	37c0      	adds	r7, #192	@ 0xc0
 8000f04:	46bd      	mov	sp, r7
 8000f06:	bd80      	pop	{r7, pc}
 8000f08:	20002324 	.word	0x20002324
 8000f0c:	20002320 	.word	0x20002320
 8000f10:	40021000 	.word	0x40021000
 8000f14:	48000800 	.word	0x48000800
 8000f18:	48001000 	.word	0x48001000

08000f1c <HAL_DFSDM_ChannelMspInit>:
* This function configures the hardware resources used in this example
* @param hdfsdm_channel: DFSDM_Channel handle pointer
* @retval None
*/
void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* hdfsdm_channel)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	b0b0      	sub	sp, #192	@ 0xc0
 8000f20:	af00      	add	r7, sp, #0
 8000f22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f24:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8000f28:	2200      	movs	r2, #0
 8000f2a:	601a      	str	r2, [r3, #0]
 8000f2c:	605a      	str	r2, [r3, #4]
 8000f2e:	609a      	str	r2, [r3, #8]
 8000f30:	60da      	str	r2, [r3, #12]
 8000f32:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000f34:	f107 0318 	add.w	r3, r7, #24
 8000f38:	2294      	movs	r2, #148	@ 0x94
 8000f3a:	2100      	movs	r1, #0
 8000f3c:	4618      	mov	r0, r3
 8000f3e:	f005 fe69 	bl	8006c14 <memset>
  if(DFSDM1_Init == 0)
 8000f42:	4b3b      	ldr	r3, [pc, #236]	@ (8001030 <HAL_DFSDM_ChannelMspInit+0x114>)
 8000f44:	681b      	ldr	r3, [r3, #0]
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d16e      	bne.n	8001028 <HAL_DFSDM_ChannelMspInit+0x10c>

  /* USER CODE END DFSDM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_DFSDM1;
 8000f4a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000f4e:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 8000f50:	2300      	movs	r3, #0
 8000f52:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    PeriphClkInit.Dfsdm1AudioClockSelection = RCC_DFSDM1AUDIOCLKSOURCE_SAI1;
 8000f56:	2300      	movs	r3, #0
 8000f58:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000f5c:	f107 0318 	add.w	r3, r7, #24
 8000f60:	4618      	mov	r0, r3
 8000f62:	f003 fd7b 	bl	8004a5c <HAL_RCCEx_PeriphCLKConfig>
 8000f66:	4603      	mov	r3, r0
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	d001      	beq.n	8000f70 <HAL_DFSDM_ChannelMspInit+0x54>
    {
      Error_Handler();
 8000f6c:	f7ff fe34 	bl	8000bd8 <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_DFSDM1_CLK_ENABLED++;
 8000f70:	4b30      	ldr	r3, [pc, #192]	@ (8001034 <HAL_DFSDM_ChannelMspInit+0x118>)
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	3301      	adds	r3, #1
 8000f76:	4a2f      	ldr	r2, [pc, #188]	@ (8001034 <HAL_DFSDM_ChannelMspInit+0x118>)
 8000f78:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_DFSDM1_CLK_ENABLED==1){
 8000f7a:	4b2e      	ldr	r3, [pc, #184]	@ (8001034 <HAL_DFSDM_ChannelMspInit+0x118>)
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	2b01      	cmp	r3, #1
 8000f80:	d10b      	bne.n	8000f9a <HAL_DFSDM_ChannelMspInit+0x7e>
      __HAL_RCC_DFSDM1_CLK_ENABLE();
 8000f82:	4b2d      	ldr	r3, [pc, #180]	@ (8001038 <HAL_DFSDM_ChannelMspInit+0x11c>)
 8000f84:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000f86:	4a2c      	ldr	r2, [pc, #176]	@ (8001038 <HAL_DFSDM_ChannelMspInit+0x11c>)
 8000f88:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000f8c:	6613      	str	r3, [r2, #96]	@ 0x60
 8000f8e:	4b2a      	ldr	r3, [pc, #168]	@ (8001038 <HAL_DFSDM_ChannelMspInit+0x11c>)
 8000f90:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000f92:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8000f96:	617b      	str	r3, [r7, #20]
 8000f98:	697b      	ldr	r3, [r7, #20]
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f9a:	4b27      	ldr	r3, [pc, #156]	@ (8001038 <HAL_DFSDM_ChannelMspInit+0x11c>)
 8000f9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f9e:	4a26      	ldr	r2, [pc, #152]	@ (8001038 <HAL_DFSDM_ChannelMspInit+0x11c>)
 8000fa0:	f043 0304 	orr.w	r3, r3, #4
 8000fa4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000fa6:	4b24      	ldr	r3, [pc, #144]	@ (8001038 <HAL_DFSDM_ChannelMspInit+0x11c>)
 8000fa8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000faa:	f003 0304 	and.w	r3, r3, #4
 8000fae:	613b      	str	r3, [r7, #16]
 8000fb0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8000fb2:	4b21      	ldr	r3, [pc, #132]	@ (8001038 <HAL_DFSDM_ChannelMspInit+0x11c>)
 8000fb4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fb6:	4a20      	ldr	r2, [pc, #128]	@ (8001038 <HAL_DFSDM_ChannelMspInit+0x11c>)
 8000fb8:	f043 0310 	orr.w	r3, r3, #16
 8000fbc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000fbe:	4b1e      	ldr	r3, [pc, #120]	@ (8001038 <HAL_DFSDM_ChannelMspInit+0x11c>)
 8000fc0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fc2:	f003 0310 	and.w	r3, r3, #16
 8000fc6:	60fb      	str	r3, [r7, #12]
 8000fc8:	68fb      	ldr	r3, [r7, #12]
    /**DFSDM1 GPIO Configuration
    PC2     ------> DFSDM1_CKOUT
    PE7     ------> DFSDM1_DATIN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000fca:	2304      	movs	r3, #4
 8000fcc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fd0:	2302      	movs	r3, #2
 8000fd2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fdc:	2300      	movs	r3, #0
 8000fde:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8000fe2:	2306      	movs	r3, #6
 8000fe4:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000fe8:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8000fec:	4619      	mov	r1, r3
 8000fee:	4813      	ldr	r0, [pc, #76]	@ (800103c <HAL_DFSDM_ChannelMspInit+0x120>)
 8000ff0:	f002 fc06 	bl	8003800 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000ff4:	2380      	movs	r3, #128	@ 0x80
 8000ff6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ffa:	2302      	movs	r3, #2
 8000ffc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001000:	2300      	movs	r3, #0
 8001002:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001006:	2300      	movs	r3, #0
 8001008:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 800100c:	2306      	movs	r3, #6
 800100e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001012:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001016:	4619      	mov	r1, r3
 8001018:	4809      	ldr	r0, [pc, #36]	@ (8001040 <HAL_DFSDM_ChannelMspInit+0x124>)
 800101a:	f002 fbf1 	bl	8003800 <HAL_GPIO_Init>

  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */

  DFSDM1_Init++;
 800101e:	4b04      	ldr	r3, [pc, #16]	@ (8001030 <HAL_DFSDM_ChannelMspInit+0x114>)
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	3301      	adds	r3, #1
 8001024:	4a02      	ldr	r2, [pc, #8]	@ (8001030 <HAL_DFSDM_ChannelMspInit+0x114>)
 8001026:	6013      	str	r3, [r2, #0]
  }

}
 8001028:	bf00      	nop
 800102a:	37c0      	adds	r7, #192	@ 0xc0
 800102c:	46bd      	mov	sp, r7
 800102e:	bd80      	pop	{r7, pc}
 8001030:	20002324 	.word	0x20002324
 8001034:	20002320 	.word	0x20002320
 8001038:	40021000 	.word	0x40021000
 800103c:	48000800 	.word	0x48000800
 8001040:	48001000 	.word	0x48001000

08001044 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001044:	b580      	push	{r7, lr}
 8001046:	b084      	sub	sp, #16
 8001048:	af00      	add	r7, sp, #0
 800104a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001054:	d113      	bne.n	800107e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001056:	4b0c      	ldr	r3, [pc, #48]	@ (8001088 <HAL_TIM_Base_MspInit+0x44>)
 8001058:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800105a:	4a0b      	ldr	r2, [pc, #44]	@ (8001088 <HAL_TIM_Base_MspInit+0x44>)
 800105c:	f043 0301 	orr.w	r3, r3, #1
 8001060:	6593      	str	r3, [r2, #88]	@ 0x58
 8001062:	4b09      	ldr	r3, [pc, #36]	@ (8001088 <HAL_TIM_Base_MspInit+0x44>)
 8001064:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001066:	f003 0301 	and.w	r3, r3, #1
 800106a:	60fb      	str	r3, [r7, #12]
 800106c:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800106e:	2200      	movs	r2, #0
 8001070:	2100      	movs	r1, #0
 8001072:	201c      	movs	r0, #28
 8001074:	f001 fd81 	bl	8002b7a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001078:	201c      	movs	r0, #28
 800107a:	f001 fd9a 	bl	8002bb2 <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 800107e:	bf00      	nop
 8001080:	3710      	adds	r7, #16
 8001082:	46bd      	mov	sp, r7
 8001084:	bd80      	pop	{r7, pc}
 8001086:	bf00      	nop
 8001088:	40021000 	.word	0x40021000

0800108c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	b0ae      	sub	sp, #184	@ 0xb8
 8001090:	af00      	add	r7, sp, #0
 8001092:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001094:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001098:	2200      	movs	r2, #0
 800109a:	601a      	str	r2, [r3, #0]
 800109c:	605a      	str	r2, [r3, #4]
 800109e:	609a      	str	r2, [r3, #8]
 80010a0:	60da      	str	r2, [r3, #12]
 80010a2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80010a4:	f107 0310 	add.w	r3, r7, #16
 80010a8:	2294      	movs	r2, #148	@ 0x94
 80010aa:	2100      	movs	r1, #0
 80010ac:	4618      	mov	r0, r3
 80010ae:	f005 fdb1 	bl	8006c14 <memset>
  if(huart->Instance==USART1)
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	4a21      	ldr	r2, [pc, #132]	@ (800113c <HAL_UART_MspInit+0xb0>)
 80010b8:	4293      	cmp	r3, r2
 80010ba:	d13a      	bne.n	8001132 <HAL_UART_MspInit+0xa6>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80010bc:	2301      	movs	r3, #1
 80010be:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80010c0:	2300      	movs	r3, #0
 80010c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80010c4:	f107 0310 	add.w	r3, r7, #16
 80010c8:	4618      	mov	r0, r3
 80010ca:	f003 fcc7 	bl	8004a5c <HAL_RCCEx_PeriphCLKConfig>
 80010ce:	4603      	mov	r3, r0
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d001      	beq.n	80010d8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80010d4:	f7ff fd80 	bl	8000bd8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80010d8:	4b19      	ldr	r3, [pc, #100]	@ (8001140 <HAL_UART_MspInit+0xb4>)
 80010da:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80010dc:	4a18      	ldr	r2, [pc, #96]	@ (8001140 <HAL_UART_MspInit+0xb4>)
 80010de:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80010e2:	6613      	str	r3, [r2, #96]	@ 0x60
 80010e4:	4b16      	ldr	r3, [pc, #88]	@ (8001140 <HAL_UART_MspInit+0xb4>)
 80010e6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80010e8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80010ec:	60fb      	str	r3, [r7, #12]
 80010ee:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80010f0:	4b13      	ldr	r3, [pc, #76]	@ (8001140 <HAL_UART_MspInit+0xb4>)
 80010f2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010f4:	4a12      	ldr	r2, [pc, #72]	@ (8001140 <HAL_UART_MspInit+0xb4>)
 80010f6:	f043 0302 	orr.w	r3, r3, #2
 80010fa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80010fc:	4b10      	ldr	r3, [pc, #64]	@ (8001140 <HAL_UART_MspInit+0xb4>)
 80010fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001100:	f003 0302 	and.w	r3, r3, #2
 8001104:	60bb      	str	r3, [r7, #8]
 8001106:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001108:	23c0      	movs	r3, #192	@ 0xc0
 800110a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800110e:	2302      	movs	r3, #2
 8001110:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001114:	2300      	movs	r3, #0
 8001116:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800111a:	2303      	movs	r3, #3
 800111c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001120:	2307      	movs	r3, #7
 8001122:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001126:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800112a:	4619      	mov	r1, r3
 800112c:	4805      	ldr	r0, [pc, #20]	@ (8001144 <HAL_UART_MspInit+0xb8>)
 800112e:	f002 fb67 	bl	8003800 <HAL_GPIO_Init>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 8001132:	bf00      	nop
 8001134:	37b8      	adds	r7, #184	@ 0xb8
 8001136:	46bd      	mov	sp, r7
 8001138:	bd80      	pop	{r7, pc}
 800113a:	bf00      	nop
 800113c:	40013800 	.word	0x40013800
 8001140:	40021000 	.word	0x40021000
 8001144:	48000400 	.word	0x48000400

08001148 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001148:	b480      	push	{r7}
 800114a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800114c:	bf00      	nop
 800114e:	e7fd      	b.n	800114c <NMI_Handler+0x4>

08001150 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001150:	b480      	push	{r7}
 8001152:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001154:	bf00      	nop
 8001156:	e7fd      	b.n	8001154 <HardFault_Handler+0x4>

08001158 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001158:	b480      	push	{r7}
 800115a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800115c:	bf00      	nop
 800115e:	e7fd      	b.n	800115c <MemManage_Handler+0x4>

08001160 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001160:	b480      	push	{r7}
 8001162:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001164:	bf00      	nop
 8001166:	e7fd      	b.n	8001164 <BusFault_Handler+0x4>

08001168 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001168:	b480      	push	{r7}
 800116a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800116c:	bf00      	nop
 800116e:	e7fd      	b.n	800116c <UsageFault_Handler+0x4>

08001170 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001170:	b480      	push	{r7}
 8001172:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001174:	bf00      	nop
 8001176:	46bd      	mov	sp, r7
 8001178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800117c:	4770      	bx	lr

0800117e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800117e:	b480      	push	{r7}
 8001180:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001182:	bf00      	nop
 8001184:	46bd      	mov	sp, r7
 8001186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800118a:	4770      	bx	lr

0800118c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800118c:	b480      	push	{r7}
 800118e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001190:	bf00      	nop
 8001192:	46bd      	mov	sp, r7
 8001194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001198:	4770      	bx	lr

0800119a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800119a:	b580      	push	{r7, lr}
 800119c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800119e:	f000 f8f1 	bl	8001384 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80011a2:	bf00      	nop
 80011a4:	bd80      	pop	{r7, pc}
	...

080011a8 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 80011ac:	4802      	ldr	r0, [pc, #8]	@ (80011b8 <DMA1_Channel1_IRQHandler+0x10>)
 80011ae:	f002 f9d8 	bl	8003562 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80011b2:	bf00      	nop
 80011b4:	bd80      	pop	{r7, pc}
 80011b6:	bf00      	nop
 80011b8:	20000154 	.word	0x20000154

080011bc <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80011c0:	4802      	ldr	r0, [pc, #8]	@ (80011cc <DMA1_Channel2_IRQHandler+0x10>)
 80011c2:	f002 f9ce 	bl	8003562 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 80011c6:	bf00      	nop
 80011c8:	bd80      	pop	{r7, pc}
 80011ca:	bf00      	nop
 80011cc:	200000e0 	.word	0x200000e0

080011d0 <ADC1_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC1_IRQHandler(void)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_IRQn 0 */

  /* USER CODE END ADC1_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80011d4:	4802      	ldr	r0, [pc, #8]	@ (80011e0 <ADC1_IRQHandler+0x10>)
 80011d6:	f000 fcd1 	bl	8001b7c <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_IRQn 1 */

  /* USER CODE END ADC1_IRQn 1 */
}
 80011da:	bf00      	nop
 80011dc:	bd80      	pop	{r7, pc}
 80011de:	bf00      	nop
 80011e0:	20000078 	.word	0x20000078

080011e4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80011e8:	4802      	ldr	r0, [pc, #8]	@ (80011f4 <TIM2_IRQHandler+0x10>)
 80011ea:	f004 fa0f 	bl	800560c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80011ee:	bf00      	nop
 80011f0:	bd80      	pop	{r7, pc}
 80011f2:	bf00      	nop
 80011f4:	20000240 	.word	0x20000240

080011f8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b086      	sub	sp, #24
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001200:	4a14      	ldr	r2, [pc, #80]	@ (8001254 <_sbrk+0x5c>)
 8001202:	4b15      	ldr	r3, [pc, #84]	@ (8001258 <_sbrk+0x60>)
 8001204:	1ad3      	subs	r3, r2, r3
 8001206:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001208:	697b      	ldr	r3, [r7, #20]
 800120a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800120c:	4b13      	ldr	r3, [pc, #76]	@ (800125c <_sbrk+0x64>)
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	2b00      	cmp	r3, #0
 8001212:	d102      	bne.n	800121a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001214:	4b11      	ldr	r3, [pc, #68]	@ (800125c <_sbrk+0x64>)
 8001216:	4a12      	ldr	r2, [pc, #72]	@ (8001260 <_sbrk+0x68>)
 8001218:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800121a:	4b10      	ldr	r3, [pc, #64]	@ (800125c <_sbrk+0x64>)
 800121c:	681a      	ldr	r2, [r3, #0]
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	4413      	add	r3, r2
 8001222:	693a      	ldr	r2, [r7, #16]
 8001224:	429a      	cmp	r2, r3
 8001226:	d207      	bcs.n	8001238 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001228:	f005 fcfc 	bl	8006c24 <__errno>
 800122c:	4603      	mov	r3, r0
 800122e:	220c      	movs	r2, #12
 8001230:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001232:	f04f 33ff 	mov.w	r3, #4294967295
 8001236:	e009      	b.n	800124c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001238:	4b08      	ldr	r3, [pc, #32]	@ (800125c <_sbrk+0x64>)
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800123e:	4b07      	ldr	r3, [pc, #28]	@ (800125c <_sbrk+0x64>)
 8001240:	681a      	ldr	r2, [r3, #0]
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	4413      	add	r3, r2
 8001246:	4a05      	ldr	r2, [pc, #20]	@ (800125c <_sbrk+0x64>)
 8001248:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800124a:	68fb      	ldr	r3, [r7, #12]
}
 800124c:	4618      	mov	r0, r3
 800124e:	3718      	adds	r7, #24
 8001250:	46bd      	mov	sp, r7
 8001252:	bd80      	pop	{r7, pc}
 8001254:	200a0000 	.word	0x200a0000
 8001258:	00000400 	.word	0x00000400
 800125c:	20002328 	.word	0x20002328
 8001260:	200024a0 	.word	0x200024a0

08001264 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001264:	b480      	push	{r7}
 8001266:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001268:	4b06      	ldr	r3, [pc, #24]	@ (8001284 <SystemInit+0x20>)
 800126a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800126e:	4a05      	ldr	r2, [pc, #20]	@ (8001284 <SystemInit+0x20>)
 8001270:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001274:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001278:	bf00      	nop
 800127a:	46bd      	mov	sp, r7
 800127c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001280:	4770      	bx	lr
 8001282:	bf00      	nop
 8001284:	e000ed00 	.word	0xe000ed00

08001288 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001288:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80012c0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800128c:	f7ff ffea 	bl	8001264 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001290:	480c      	ldr	r0, [pc, #48]	@ (80012c4 <LoopForever+0x6>)
  ldr r1, =_edata
 8001292:	490d      	ldr	r1, [pc, #52]	@ (80012c8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001294:	4a0d      	ldr	r2, [pc, #52]	@ (80012cc <LoopForever+0xe>)
  movs r3, #0
 8001296:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001298:	e002      	b.n	80012a0 <LoopCopyDataInit>

0800129a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800129a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800129c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800129e:	3304      	adds	r3, #4

080012a0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80012a0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80012a2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80012a4:	d3f9      	bcc.n	800129a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80012a6:	4a0a      	ldr	r2, [pc, #40]	@ (80012d0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80012a8:	4c0a      	ldr	r4, [pc, #40]	@ (80012d4 <LoopForever+0x16>)
  movs r3, #0
 80012aa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80012ac:	e001      	b.n	80012b2 <LoopFillZerobss>

080012ae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80012ae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80012b0:	3204      	adds	r2, #4

080012b2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80012b2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80012b4:	d3fb      	bcc.n	80012ae <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80012b6:	f005 fcbb 	bl	8006c30 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80012ba:	f7ff f98d 	bl	80005d8 <main>

080012be <LoopForever>:

LoopForever:
    b LoopForever
 80012be:	e7fe      	b.n	80012be <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80012c0:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 80012c4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80012c8:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 80012cc:	080075f0 	.word	0x080075f0
  ldr r2, =_sbss
 80012d0:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 80012d4:	2000249c 	.word	0x2000249c

080012d8 <AES_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80012d8:	e7fe      	b.n	80012d8 <AES_IRQHandler>

080012da <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80012da:	b580      	push	{r7, lr}
 80012dc:	b082      	sub	sp, #8
 80012de:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80012e0:	2300      	movs	r3, #0
 80012e2:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80012e4:	2003      	movs	r0, #3
 80012e6:	f001 fc3d 	bl	8002b64 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80012ea:	2000      	movs	r0, #0
 80012ec:	f000 f80e 	bl	800130c <HAL_InitTick>
 80012f0:	4603      	mov	r3, r0
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d002      	beq.n	80012fc <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80012f6:	2301      	movs	r3, #1
 80012f8:	71fb      	strb	r3, [r7, #7]
 80012fa:	e001      	b.n	8001300 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80012fc:	f7ff fc72 	bl	8000be4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001300:	79fb      	ldrb	r3, [r7, #7]
}
 8001302:	4618      	mov	r0, r3
 8001304:	3708      	adds	r7, #8
 8001306:	46bd      	mov	sp, r7
 8001308:	bd80      	pop	{r7, pc}
	...

0800130c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	b084      	sub	sp, #16
 8001310:	af00      	add	r7, sp, #0
 8001312:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001314:	2300      	movs	r3, #0
 8001316:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001318:	4b17      	ldr	r3, [pc, #92]	@ (8001378 <HAL_InitTick+0x6c>)
 800131a:	781b      	ldrb	r3, [r3, #0]
 800131c:	2b00      	cmp	r3, #0
 800131e:	d023      	beq.n	8001368 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001320:	4b16      	ldr	r3, [pc, #88]	@ (800137c <HAL_InitTick+0x70>)
 8001322:	681a      	ldr	r2, [r3, #0]
 8001324:	4b14      	ldr	r3, [pc, #80]	@ (8001378 <HAL_InitTick+0x6c>)
 8001326:	781b      	ldrb	r3, [r3, #0]
 8001328:	4619      	mov	r1, r3
 800132a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800132e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001332:	fbb2 f3f3 	udiv	r3, r2, r3
 8001336:	4618      	mov	r0, r3
 8001338:	f001 fc49 	bl	8002bce <HAL_SYSTICK_Config>
 800133c:	4603      	mov	r3, r0
 800133e:	2b00      	cmp	r3, #0
 8001340:	d10f      	bne.n	8001362 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	2b0f      	cmp	r3, #15
 8001346:	d809      	bhi.n	800135c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001348:	2200      	movs	r2, #0
 800134a:	6879      	ldr	r1, [r7, #4]
 800134c:	f04f 30ff 	mov.w	r0, #4294967295
 8001350:	f001 fc13 	bl	8002b7a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001354:	4a0a      	ldr	r2, [pc, #40]	@ (8001380 <HAL_InitTick+0x74>)
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	6013      	str	r3, [r2, #0]
 800135a:	e007      	b.n	800136c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 800135c:	2301      	movs	r3, #1
 800135e:	73fb      	strb	r3, [r7, #15]
 8001360:	e004      	b.n	800136c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001362:	2301      	movs	r3, #1
 8001364:	73fb      	strb	r3, [r7, #15]
 8001366:	e001      	b.n	800136c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001368:	2301      	movs	r3, #1
 800136a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800136c:	7bfb      	ldrb	r3, [r7, #15]
}
 800136e:	4618      	mov	r0, r3
 8001370:	3710      	adds	r7, #16
 8001372:	46bd      	mov	sp, r7
 8001374:	bd80      	pop	{r7, pc}
 8001376:	bf00      	nop
 8001378:	20000008 	.word	0x20000008
 800137c:	20000000 	.word	0x20000000
 8001380:	20000004 	.word	0x20000004

08001384 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001384:	b480      	push	{r7}
 8001386:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001388:	4b06      	ldr	r3, [pc, #24]	@ (80013a4 <HAL_IncTick+0x20>)
 800138a:	781b      	ldrb	r3, [r3, #0]
 800138c:	461a      	mov	r2, r3
 800138e:	4b06      	ldr	r3, [pc, #24]	@ (80013a8 <HAL_IncTick+0x24>)
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	4413      	add	r3, r2
 8001394:	4a04      	ldr	r2, [pc, #16]	@ (80013a8 <HAL_IncTick+0x24>)
 8001396:	6013      	str	r3, [r2, #0]
}
 8001398:	bf00      	nop
 800139a:	46bd      	mov	sp, r7
 800139c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a0:	4770      	bx	lr
 80013a2:	bf00      	nop
 80013a4:	20000008 	.word	0x20000008
 80013a8:	2000232c 	.word	0x2000232c

080013ac <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80013ac:	b480      	push	{r7}
 80013ae:	af00      	add	r7, sp, #0
  return uwTick;
 80013b0:	4b03      	ldr	r3, [pc, #12]	@ (80013c0 <HAL_GetTick+0x14>)
 80013b2:	681b      	ldr	r3, [r3, #0]
}
 80013b4:	4618      	mov	r0, r3
 80013b6:	46bd      	mov	sp, r7
 80013b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013bc:	4770      	bx	lr
 80013be:	bf00      	nop
 80013c0:	2000232c 	.word	0x2000232c

080013c4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80013c4:	b580      	push	{r7, lr}
 80013c6:	b084      	sub	sp, #16
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80013cc:	f7ff ffee 	bl	80013ac <HAL_GetTick>
 80013d0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80013d6:	68fb      	ldr	r3, [r7, #12]
 80013d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80013dc:	d005      	beq.n	80013ea <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80013de:	4b0a      	ldr	r3, [pc, #40]	@ (8001408 <HAL_Delay+0x44>)
 80013e0:	781b      	ldrb	r3, [r3, #0]
 80013e2:	461a      	mov	r2, r3
 80013e4:	68fb      	ldr	r3, [r7, #12]
 80013e6:	4413      	add	r3, r2
 80013e8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80013ea:	bf00      	nop
 80013ec:	f7ff ffde 	bl	80013ac <HAL_GetTick>
 80013f0:	4602      	mov	r2, r0
 80013f2:	68bb      	ldr	r3, [r7, #8]
 80013f4:	1ad3      	subs	r3, r2, r3
 80013f6:	68fa      	ldr	r2, [r7, #12]
 80013f8:	429a      	cmp	r2, r3
 80013fa:	d8f7      	bhi.n	80013ec <HAL_Delay+0x28>
  {
  }
}
 80013fc:	bf00      	nop
 80013fe:	bf00      	nop
 8001400:	3710      	adds	r7, #16
 8001402:	46bd      	mov	sp, r7
 8001404:	bd80      	pop	{r7, pc}
 8001406:	bf00      	nop
 8001408:	20000008 	.word	0x20000008

0800140c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800140c:	b480      	push	{r7}
 800140e:	b083      	sub	sp, #12
 8001410:	af00      	add	r7, sp, #0
 8001412:	6078      	str	r0, [r7, #4]
 8001414:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	689b      	ldr	r3, [r3, #8]
 800141a:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800141e:	683b      	ldr	r3, [r7, #0]
 8001420:	431a      	orrs	r2, r3
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	609a      	str	r2, [r3, #8]
}
 8001426:	bf00      	nop
 8001428:	370c      	adds	r7, #12
 800142a:	46bd      	mov	sp, r7
 800142c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001430:	4770      	bx	lr

08001432 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001432:	b480      	push	{r7}
 8001434:	b083      	sub	sp, #12
 8001436:	af00      	add	r7, sp, #0
 8001438:	6078      	str	r0, [r7, #4]
 800143a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	689b      	ldr	r3, [r3, #8]
 8001440:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8001444:	683b      	ldr	r3, [r7, #0]
 8001446:	431a      	orrs	r2, r3
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	609a      	str	r2, [r3, #8]
}
 800144c:	bf00      	nop
 800144e:	370c      	adds	r7, #12
 8001450:	46bd      	mov	sp, r7
 8001452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001456:	4770      	bx	lr

08001458 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001458:	b480      	push	{r7}
 800145a:	b083      	sub	sp, #12
 800145c:	af00      	add	r7, sp, #0
 800145e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	689b      	ldr	r3, [r3, #8]
 8001464:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8001468:	4618      	mov	r0, r3
 800146a:	370c      	adds	r7, #12
 800146c:	46bd      	mov	sp, r7
 800146e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001472:	4770      	bx	lr

08001474 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001474:	b480      	push	{r7}
 8001476:	b087      	sub	sp, #28
 8001478:	af00      	add	r7, sp, #0
 800147a:	60f8      	str	r0, [r7, #12]
 800147c:	60b9      	str	r1, [r7, #8]
 800147e:	607a      	str	r2, [r7, #4]
 8001480:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001482:	68fb      	ldr	r3, [r7, #12]
 8001484:	3360      	adds	r3, #96	@ 0x60
 8001486:	461a      	mov	r2, r3
 8001488:	68bb      	ldr	r3, [r7, #8]
 800148a:	009b      	lsls	r3, r3, #2
 800148c:	4413      	add	r3, r2
 800148e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001490:	697b      	ldr	r3, [r7, #20]
 8001492:	681a      	ldr	r2, [r3, #0]
 8001494:	4b08      	ldr	r3, [pc, #32]	@ (80014b8 <LL_ADC_SetOffset+0x44>)
 8001496:	4013      	ands	r3, r2
 8001498:	687a      	ldr	r2, [r7, #4]
 800149a:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 800149e:	683a      	ldr	r2, [r7, #0]
 80014a0:	430a      	orrs	r2, r1
 80014a2:	4313      	orrs	r3, r2
 80014a4:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80014a8:	697b      	ldr	r3, [r7, #20]
 80014aa:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80014ac:	bf00      	nop
 80014ae:	371c      	adds	r7, #28
 80014b0:	46bd      	mov	sp, r7
 80014b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b6:	4770      	bx	lr
 80014b8:	03fff000 	.word	0x03fff000

080014bc <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80014bc:	b480      	push	{r7}
 80014be:	b085      	sub	sp, #20
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	6078      	str	r0, [r7, #4]
 80014c4:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	3360      	adds	r3, #96	@ 0x60
 80014ca:	461a      	mov	r2, r3
 80014cc:	683b      	ldr	r3, [r7, #0]
 80014ce:	009b      	lsls	r3, r3, #2
 80014d0:	4413      	add	r3, r2
 80014d2:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80014d4:	68fb      	ldr	r3, [r7, #12]
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80014dc:	4618      	mov	r0, r3
 80014de:	3714      	adds	r7, #20
 80014e0:	46bd      	mov	sp, r7
 80014e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e6:	4770      	bx	lr

080014e8 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80014e8:	b480      	push	{r7}
 80014ea:	b087      	sub	sp, #28
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	60f8      	str	r0, [r7, #12]
 80014f0:	60b9      	str	r1, [r7, #8]
 80014f2:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80014f4:	68fb      	ldr	r3, [r7, #12]
 80014f6:	3360      	adds	r3, #96	@ 0x60
 80014f8:	461a      	mov	r2, r3
 80014fa:	68bb      	ldr	r3, [r7, #8]
 80014fc:	009b      	lsls	r3, r3, #2
 80014fe:	4413      	add	r3, r2
 8001500:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001502:	697b      	ldr	r3, [r7, #20]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	431a      	orrs	r2, r3
 800150e:	697b      	ldr	r3, [r7, #20]
 8001510:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8001512:	bf00      	nop
 8001514:	371c      	adds	r7, #28
 8001516:	46bd      	mov	sp, r7
 8001518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800151c:	4770      	bx	lr

0800151e <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 800151e:	b480      	push	{r7}
 8001520:	b083      	sub	sp, #12
 8001522:	af00      	add	r7, sp, #0
 8001524:	6078      	str	r0, [r7, #4]
 8001526:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	695b      	ldr	r3, [r3, #20]
 800152c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001530:	683b      	ldr	r3, [r7, #0]
 8001532:	431a      	orrs	r2, r3
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	615a      	str	r2, [r3, #20]
}
 8001538:	bf00      	nop
 800153a:	370c      	adds	r7, #12
 800153c:	46bd      	mov	sp, r7
 800153e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001542:	4770      	bx	lr

08001544 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8001544:	b480      	push	{r7}
 8001546:	b083      	sub	sp, #12
 8001548:	af00      	add	r7, sp, #0
 800154a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	68db      	ldr	r3, [r3, #12]
 8001550:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8001554:	2b00      	cmp	r3, #0
 8001556:	d101      	bne.n	800155c <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001558:	2301      	movs	r3, #1
 800155a:	e000      	b.n	800155e <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800155c:	2300      	movs	r3, #0
}
 800155e:	4618      	mov	r0, r3
 8001560:	370c      	adds	r7, #12
 8001562:	46bd      	mov	sp, r7
 8001564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001568:	4770      	bx	lr

0800156a <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800156a:	b480      	push	{r7}
 800156c:	b087      	sub	sp, #28
 800156e:	af00      	add	r7, sp, #0
 8001570:	60f8      	str	r0, [r7, #12]
 8001572:	60b9      	str	r1, [r7, #8]
 8001574:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8001576:	68fb      	ldr	r3, [r7, #12]
 8001578:	3330      	adds	r3, #48	@ 0x30
 800157a:	461a      	mov	r2, r3
 800157c:	68bb      	ldr	r3, [r7, #8]
 800157e:	0a1b      	lsrs	r3, r3, #8
 8001580:	009b      	lsls	r3, r3, #2
 8001582:	f003 030c 	and.w	r3, r3, #12
 8001586:	4413      	add	r3, r2
 8001588:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800158a:	697b      	ldr	r3, [r7, #20]
 800158c:	681a      	ldr	r2, [r3, #0]
 800158e:	68bb      	ldr	r3, [r7, #8]
 8001590:	f003 031f 	and.w	r3, r3, #31
 8001594:	211f      	movs	r1, #31
 8001596:	fa01 f303 	lsl.w	r3, r1, r3
 800159a:	43db      	mvns	r3, r3
 800159c:	401a      	ands	r2, r3
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	0e9b      	lsrs	r3, r3, #26
 80015a2:	f003 011f 	and.w	r1, r3, #31
 80015a6:	68bb      	ldr	r3, [r7, #8]
 80015a8:	f003 031f 	and.w	r3, r3, #31
 80015ac:	fa01 f303 	lsl.w	r3, r1, r3
 80015b0:	431a      	orrs	r2, r3
 80015b2:	697b      	ldr	r3, [r7, #20]
 80015b4:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80015b6:	bf00      	nop
 80015b8:	371c      	adds	r7, #28
 80015ba:	46bd      	mov	sp, r7
 80015bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c0:	4770      	bx	lr

080015c2 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80015c2:	b480      	push	{r7}
 80015c4:	b083      	sub	sp, #12
 80015c6:	af00      	add	r7, sp, #0
 80015c8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015ce:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d101      	bne.n	80015da <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 80015d6:	2301      	movs	r3, #1
 80015d8:	e000      	b.n	80015dc <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 80015da:	2300      	movs	r3, #0
}
 80015dc:	4618      	mov	r0, r3
 80015de:	370c      	adds	r7, #12
 80015e0:	46bd      	mov	sp, r7
 80015e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e6:	4770      	bx	lr

080015e8 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80015e8:	b480      	push	{r7}
 80015ea:	b087      	sub	sp, #28
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	60f8      	str	r0, [r7, #12]
 80015f0:	60b9      	str	r1, [r7, #8]
 80015f2:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80015f4:	68fb      	ldr	r3, [r7, #12]
 80015f6:	3314      	adds	r3, #20
 80015f8:	461a      	mov	r2, r3
 80015fa:	68bb      	ldr	r3, [r7, #8]
 80015fc:	0e5b      	lsrs	r3, r3, #25
 80015fe:	009b      	lsls	r3, r3, #2
 8001600:	f003 0304 	and.w	r3, r3, #4
 8001604:	4413      	add	r3, r2
 8001606:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001608:	697b      	ldr	r3, [r7, #20]
 800160a:	681a      	ldr	r2, [r3, #0]
 800160c:	68bb      	ldr	r3, [r7, #8]
 800160e:	0d1b      	lsrs	r3, r3, #20
 8001610:	f003 031f 	and.w	r3, r3, #31
 8001614:	2107      	movs	r1, #7
 8001616:	fa01 f303 	lsl.w	r3, r1, r3
 800161a:	43db      	mvns	r3, r3
 800161c:	401a      	ands	r2, r3
 800161e:	68bb      	ldr	r3, [r7, #8]
 8001620:	0d1b      	lsrs	r3, r3, #20
 8001622:	f003 031f 	and.w	r3, r3, #31
 8001626:	6879      	ldr	r1, [r7, #4]
 8001628:	fa01 f303 	lsl.w	r3, r1, r3
 800162c:	431a      	orrs	r2, r3
 800162e:	697b      	ldr	r3, [r7, #20]
 8001630:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001632:	bf00      	nop
 8001634:	371c      	adds	r7, #28
 8001636:	46bd      	mov	sp, r7
 8001638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800163c:	4770      	bx	lr
	...

08001640 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001640:	b480      	push	{r7}
 8001642:	b085      	sub	sp, #20
 8001644:	af00      	add	r7, sp, #0
 8001646:	60f8      	str	r0, [r7, #12]
 8001648:	60b9      	str	r1, [r7, #8]
 800164a:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 800164c:	68fb      	ldr	r3, [r7, #12]
 800164e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8001652:	68bb      	ldr	r3, [r7, #8]
 8001654:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001658:	43db      	mvns	r3, r3
 800165a:	401a      	ands	r2, r3
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	f003 0318 	and.w	r3, r3, #24
 8001662:	4908      	ldr	r1, [pc, #32]	@ (8001684 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001664:	40d9      	lsrs	r1, r3
 8001666:	68bb      	ldr	r3, [r7, #8]
 8001668:	400b      	ands	r3, r1
 800166a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800166e:	431a      	orrs	r2, r3
 8001670:	68fb      	ldr	r3, [r7, #12]
 8001672:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8001676:	bf00      	nop
 8001678:	3714      	adds	r7, #20
 800167a:	46bd      	mov	sp, r7
 800167c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001680:	4770      	bx	lr
 8001682:	bf00      	nop
 8001684:	0007ffff 	.word	0x0007ffff

08001688 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001688:	b480      	push	{r7}
 800168a:	b083      	sub	sp, #12
 800168c:	af00      	add	r7, sp, #0
 800168e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	689b      	ldr	r3, [r3, #8]
 8001694:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8001698:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800169c:	687a      	ldr	r2, [r7, #4]
 800169e:	6093      	str	r3, [r2, #8]
}
 80016a0:	bf00      	nop
 80016a2:	370c      	adds	r7, #12
 80016a4:	46bd      	mov	sp, r7
 80016a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016aa:	4770      	bx	lr

080016ac <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80016ac:	b480      	push	{r7}
 80016ae:	b083      	sub	sp, #12
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	689b      	ldr	r3, [r3, #8]
 80016b8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80016bc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80016c0:	d101      	bne.n	80016c6 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80016c2:	2301      	movs	r3, #1
 80016c4:	e000      	b.n	80016c8 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80016c6:	2300      	movs	r3, #0
}
 80016c8:	4618      	mov	r0, r3
 80016ca:	370c      	adds	r7, #12
 80016cc:	46bd      	mov	sp, r7
 80016ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d2:	4770      	bx	lr

080016d4 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80016d4:	b480      	push	{r7}
 80016d6:	b083      	sub	sp, #12
 80016d8:	af00      	add	r7, sp, #0
 80016da:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	689b      	ldr	r3, [r3, #8]
 80016e0:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 80016e4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80016e8:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80016f0:	bf00      	nop
 80016f2:	370c      	adds	r7, #12
 80016f4:	46bd      	mov	sp, r7
 80016f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016fa:	4770      	bx	lr

080016fc <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80016fc:	b480      	push	{r7}
 80016fe:	b083      	sub	sp, #12
 8001700:	af00      	add	r7, sp, #0
 8001702:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	689b      	ldr	r3, [r3, #8]
 8001708:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800170c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8001710:	d101      	bne.n	8001716 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001712:	2301      	movs	r3, #1
 8001714:	e000      	b.n	8001718 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001716:	2300      	movs	r3, #0
}
 8001718:	4618      	mov	r0, r3
 800171a:	370c      	adds	r7, #12
 800171c:	46bd      	mov	sp, r7
 800171e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001722:	4770      	bx	lr

08001724 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001724:	b480      	push	{r7}
 8001726:	b083      	sub	sp, #12
 8001728:	af00      	add	r7, sp, #0
 800172a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	689b      	ldr	r3, [r3, #8]
 8001730:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001734:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001738:	f043 0201 	orr.w	r2, r3, #1
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001740:	bf00      	nop
 8001742:	370c      	adds	r7, #12
 8001744:	46bd      	mov	sp, r7
 8001746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800174a:	4770      	bx	lr

0800174c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 800174c:	b480      	push	{r7}
 800174e:	b083      	sub	sp, #12
 8001750:	af00      	add	r7, sp, #0
 8001752:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	689b      	ldr	r3, [r3, #8]
 8001758:	f003 0301 	and.w	r3, r3, #1
 800175c:	2b01      	cmp	r3, #1
 800175e:	d101      	bne.n	8001764 <LL_ADC_IsEnabled+0x18>
 8001760:	2301      	movs	r3, #1
 8001762:	e000      	b.n	8001766 <LL_ADC_IsEnabled+0x1a>
 8001764:	2300      	movs	r3, #0
}
 8001766:	4618      	mov	r0, r3
 8001768:	370c      	adds	r7, #12
 800176a:	46bd      	mov	sp, r7
 800176c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001770:	4770      	bx	lr

08001772 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001772:	b480      	push	{r7}
 8001774:	b083      	sub	sp, #12
 8001776:	af00      	add	r7, sp, #0
 8001778:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	689b      	ldr	r3, [r3, #8]
 800177e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001782:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001786:	f043 0204 	orr.w	r2, r3, #4
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800178e:	bf00      	nop
 8001790:	370c      	adds	r7, #12
 8001792:	46bd      	mov	sp, r7
 8001794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001798:	4770      	bx	lr

0800179a <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800179a:	b480      	push	{r7}
 800179c:	b083      	sub	sp, #12
 800179e:	af00      	add	r7, sp, #0
 80017a0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	689b      	ldr	r3, [r3, #8]
 80017a6:	f003 0304 	and.w	r3, r3, #4
 80017aa:	2b04      	cmp	r3, #4
 80017ac:	d101      	bne.n	80017b2 <LL_ADC_REG_IsConversionOngoing+0x18>
 80017ae:	2301      	movs	r3, #1
 80017b0:	e000      	b.n	80017b4 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80017b2:	2300      	movs	r3, #0
}
 80017b4:	4618      	mov	r0, r3
 80017b6:	370c      	adds	r7, #12
 80017b8:	46bd      	mov	sp, r7
 80017ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017be:	4770      	bx	lr

080017c0 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80017c0:	b480      	push	{r7}
 80017c2:	b083      	sub	sp, #12
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	689b      	ldr	r3, [r3, #8]
 80017cc:	f003 0308 	and.w	r3, r3, #8
 80017d0:	2b08      	cmp	r3, #8
 80017d2:	d101      	bne.n	80017d8 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80017d4:	2301      	movs	r3, #1
 80017d6:	e000      	b.n	80017da <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80017d8:	2300      	movs	r3, #0
}
 80017da:	4618      	mov	r0, r3
 80017dc:	370c      	adds	r7, #12
 80017de:	46bd      	mov	sp, r7
 80017e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e4:	4770      	bx	lr
	...

080017e8 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b088      	sub	sp, #32
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80017f0:	2300      	movs	r3, #0
 80017f2:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80017f4:	2300      	movs	r3, #0
 80017f6:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d101      	bne.n	8001802 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80017fe:	2301      	movs	r3, #1
 8001800:	e129      	b.n	8001a56 <HAL_ADC_Init+0x26e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	691b      	ldr	r3, [r3, #16]
 8001806:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800180c:	2b00      	cmp	r3, #0
 800180e:	d109      	bne.n	8001824 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001810:	6878      	ldr	r0, [r7, #4]
 8001812:	f7ff fa0b 	bl	8000c2c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	2200      	movs	r2, #0
 800181a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	2200      	movs	r2, #0
 8001820:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	4618      	mov	r0, r3
 800182a:	f7ff ff3f 	bl	80016ac <LL_ADC_IsDeepPowerDownEnabled>
 800182e:	4603      	mov	r3, r0
 8001830:	2b00      	cmp	r3, #0
 8001832:	d004      	beq.n	800183e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	4618      	mov	r0, r3
 800183a:	f7ff ff25 	bl	8001688 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	4618      	mov	r0, r3
 8001844:	f7ff ff5a 	bl	80016fc <LL_ADC_IsInternalRegulatorEnabled>
 8001848:	4603      	mov	r3, r0
 800184a:	2b00      	cmp	r3, #0
 800184c:	d115      	bne.n	800187a <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	4618      	mov	r0, r3
 8001854:	f7ff ff3e 	bl	80016d4 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001858:	4b81      	ldr	r3, [pc, #516]	@ (8001a60 <HAL_ADC_Init+0x278>)
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	099b      	lsrs	r3, r3, #6
 800185e:	4a81      	ldr	r2, [pc, #516]	@ (8001a64 <HAL_ADC_Init+0x27c>)
 8001860:	fba2 2303 	umull	r2, r3, r2, r3
 8001864:	099b      	lsrs	r3, r3, #6
 8001866:	3301      	adds	r3, #1
 8001868:	005b      	lsls	r3, r3, #1
 800186a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800186c:	e002      	b.n	8001874 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800186e:	68fb      	ldr	r3, [r7, #12]
 8001870:	3b01      	subs	r3, #1
 8001872:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	2b00      	cmp	r3, #0
 8001878:	d1f9      	bne.n	800186e <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	4618      	mov	r0, r3
 8001880:	f7ff ff3c 	bl	80016fc <LL_ADC_IsInternalRegulatorEnabled>
 8001884:	4603      	mov	r3, r0
 8001886:	2b00      	cmp	r3, #0
 8001888:	d10d      	bne.n	80018a6 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800188e:	f043 0210 	orr.w	r2, r3, #16
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800189a:	f043 0201 	orr.w	r2, r3, #1
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80018a2:	2301      	movs	r3, #1
 80018a4:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	4618      	mov	r0, r3
 80018ac:	f7ff ff75 	bl	800179a <LL_ADC_REG_IsConversionOngoing>
 80018b0:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018b6:	f003 0310 	and.w	r3, r3, #16
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	f040 80c2 	bne.w	8001a44 <HAL_ADC_Init+0x25c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 80018c0:	697b      	ldr	r3, [r7, #20]
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	f040 80be 	bne.w	8001a44 <HAL_ADC_Init+0x25c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018cc:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80018d0:	f043 0202 	orr.w	r2, r3, #2
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	4618      	mov	r0, r3
 80018de:	f7ff ff35 	bl	800174c <LL_ADC_IsEnabled>
 80018e2:	4603      	mov	r3, r0
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d10b      	bne.n	8001900 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80018e8:	485f      	ldr	r0, [pc, #380]	@ (8001a68 <HAL_ADC_Init+0x280>)
 80018ea:	f7ff ff2f 	bl	800174c <LL_ADC_IsEnabled>
 80018ee:	4603      	mov	r3, r0
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d105      	bne.n	8001900 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	685b      	ldr	r3, [r3, #4]
 80018f8:	4619      	mov	r1, r3
 80018fa:	485c      	ldr	r0, [pc, #368]	@ (8001a6c <HAL_ADC_Init+0x284>)
 80018fc:	f7ff fd86 	bl	800140c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	7e5b      	ldrb	r3, [r3, #25]
 8001904:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800190a:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8001910:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8001916:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800191e:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001920:	4313      	orrs	r3, r2
 8001922:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	f893 3020 	ldrb.w	r3, [r3, #32]
 800192a:	2b01      	cmp	r3, #1
 800192c:	d106      	bne.n	800193c <HAL_ADC_Init+0x154>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001932:	3b01      	subs	r3, #1
 8001934:	045b      	lsls	r3, r3, #17
 8001936:	69ba      	ldr	r2, [r7, #24]
 8001938:	4313      	orrs	r3, r2
 800193a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001940:	2b00      	cmp	r3, #0
 8001942:	d009      	beq.n	8001958 <HAL_ADC_Init+0x170>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001948:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001950:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001952:	69ba      	ldr	r2, [r7, #24]
 8001954:	4313      	orrs	r3, r2
 8001956:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	68da      	ldr	r2, [r3, #12]
 800195e:	4b44      	ldr	r3, [pc, #272]	@ (8001a70 <HAL_ADC_Init+0x288>)
 8001960:	4013      	ands	r3, r2
 8001962:	687a      	ldr	r2, [r7, #4]
 8001964:	6812      	ldr	r2, [r2, #0]
 8001966:	69b9      	ldr	r1, [r7, #24]
 8001968:	430b      	orrs	r3, r1
 800196a:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	4618      	mov	r0, r3
 8001972:	f7ff ff25 	bl	80017c0 <LL_ADC_INJ_IsConversionOngoing>
 8001976:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001978:	697b      	ldr	r3, [r7, #20]
 800197a:	2b00      	cmp	r3, #0
 800197c:	d140      	bne.n	8001a00 <HAL_ADC_Init+0x218>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800197e:	693b      	ldr	r3, [r7, #16]
 8001980:	2b00      	cmp	r3, #0
 8001982:	d13d      	bne.n	8001a00 <HAL_ADC_Init+0x218>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	7e1b      	ldrb	r3, [r3, #24]
 800198c:	039b      	lsls	r3, r3, #14
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800198e:	431a      	orrs	r2, r3
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001996:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001998:	4313      	orrs	r3, r2
 800199a:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	68db      	ldr	r3, [r3, #12]
 80019a2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80019a6:	f023 0306 	bic.w	r3, r3, #6
 80019aa:	687a      	ldr	r2, [r7, #4]
 80019ac:	6812      	ldr	r2, [r2, #0]
 80019ae:	69b9      	ldr	r1, [r7, #24]
 80019b0:	430b      	orrs	r3, r1
 80019b2:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80019ba:	2b01      	cmp	r3, #1
 80019bc:	d118      	bne.n	80019f0 <HAL_ADC_Init+0x208>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	691b      	ldr	r3, [r3, #16]
 80019c4:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80019c8:	f023 0304 	bic.w	r3, r3, #4
 80019cc:	687a      	ldr	r2, [r7, #4]
 80019ce:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 80019d0:	687a      	ldr	r2, [r7, #4]
 80019d2:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80019d4:	4311      	orrs	r1, r2
 80019d6:	687a      	ldr	r2, [r7, #4]
 80019d8:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80019da:	4311      	orrs	r1, r2
 80019dc:	687a      	ldr	r2, [r7, #4]
 80019de:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80019e0:	430a      	orrs	r2, r1
 80019e2:	431a      	orrs	r2, r3
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	f042 0201 	orr.w	r2, r2, #1
 80019ec:	611a      	str	r2, [r3, #16]
 80019ee:	e007      	b.n	8001a00 <HAL_ADC_Init+0x218>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	691a      	ldr	r2, [r3, #16]
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	f022 0201 	bic.w	r2, r2, #1
 80019fe:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	691b      	ldr	r3, [r3, #16]
 8001a04:	2b01      	cmp	r3, #1
 8001a06:	d10c      	bne.n	8001a22 <HAL_ADC_Init+0x23a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a0e:	f023 010f 	bic.w	r1, r3, #15
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	69db      	ldr	r3, [r3, #28]
 8001a16:	1e5a      	subs	r2, r3, #1
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	430a      	orrs	r2, r1
 8001a1e:	631a      	str	r2, [r3, #48]	@ 0x30
 8001a20:	e007      	b.n	8001a32 <HAL_ADC_Init+0x24a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	f022 020f 	bic.w	r2, r2, #15
 8001a30:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a36:	f023 0303 	bic.w	r3, r3, #3
 8001a3a:	f043 0201 	orr.w	r2, r3, #1
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	659a      	str	r2, [r3, #88]	@ 0x58
 8001a42:	e007      	b.n	8001a54 <HAL_ADC_Init+0x26c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a48:	f043 0210 	orr.w	r2, r3, #16
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8001a50:	2301      	movs	r3, #1
 8001a52:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001a54:	7ffb      	ldrb	r3, [r7, #31]
}
 8001a56:	4618      	mov	r0, r3
 8001a58:	3720      	adds	r7, #32
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	bd80      	pop	{r7, pc}
 8001a5e:	bf00      	nop
 8001a60:	20000000 	.word	0x20000000
 8001a64:	053e2d63 	.word	0x053e2d63
 8001a68:	50040000 	.word	0x50040000
 8001a6c:	50040300 	.word	0x50040300
 8001a70:	fff0c007 	.word	0xfff0c007

08001a74 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8001a74:	b580      	push	{r7, lr}
 8001a76:	b086      	sub	sp, #24
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	60f8      	str	r0, [r7, #12]
 8001a7c:	60b9      	str	r1, [r7, #8]
 8001a7e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001a80:	68fb      	ldr	r3, [r7, #12]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	4618      	mov	r0, r3
 8001a86:	f7ff fe88 	bl	800179a <LL_ADC_REG_IsConversionOngoing>
 8001a8a:	4603      	mov	r3, r0
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d167      	bne.n	8001b60 <HAL_ADC_Start_DMA+0xec>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001a90:	68fb      	ldr	r3, [r7, #12]
 8001a92:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8001a96:	2b01      	cmp	r3, #1
 8001a98:	d101      	bne.n	8001a9e <HAL_ADC_Start_DMA+0x2a>
 8001a9a:	2302      	movs	r3, #2
 8001a9c:	e063      	b.n	8001b66 <HAL_ADC_Start_DMA+0xf2>
 8001a9e:	68fb      	ldr	r3, [r7, #12]
 8001aa0:	2201      	movs	r2, #1
 8001aa2:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8001aa6:	68f8      	ldr	r0, [r7, #12]
 8001aa8:	f000 fe40 	bl	800272c <ADC_Enable>
 8001aac:	4603      	mov	r3, r0
 8001aae:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8001ab0:	7dfb      	ldrb	r3, [r7, #23]
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d14f      	bne.n	8001b56 <HAL_ADC_Start_DMA+0xe2>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8001ab6:	68fb      	ldr	r3, [r7, #12]
 8001ab8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001aba:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001abe:	f023 0301 	bic.w	r3, r3, #1
 8001ac2:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001ac6:	68fb      	ldr	r3, [r7, #12]
 8001ac8:	659a      	str	r2, [r3, #88]	@ 0x58
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8001aca:	68fb      	ldr	r3, [r7, #12]
 8001acc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ace:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d006      	beq.n	8001ae4 <HAL_ADC_Start_DMA+0x70>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001ad6:	68fb      	ldr	r3, [r7, #12]
 8001ad8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ada:	f023 0206 	bic.w	r2, r3, #6
 8001ade:	68fb      	ldr	r3, [r7, #12]
 8001ae0:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001ae2:	e002      	b.n	8001aea <HAL_ADC_Start_DMA+0x76>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8001ae4:	68fb      	ldr	r3, [r7, #12]
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001aea:	68fb      	ldr	r3, [r7, #12]
 8001aec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001aee:	4a20      	ldr	r2, [pc, #128]	@ (8001b70 <HAL_ADC_Start_DMA+0xfc>)
 8001af0:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001af2:	68fb      	ldr	r3, [r7, #12]
 8001af4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001af6:	4a1f      	ldr	r2, [pc, #124]	@ (8001b74 <HAL_ADC_Start_DMA+0x100>)
 8001af8:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001afa:	68fb      	ldr	r3, [r7, #12]
 8001afc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001afe:	4a1e      	ldr	r2, [pc, #120]	@ (8001b78 <HAL_ADC_Start_DMA+0x104>)
 8001b00:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001b02:	68fb      	ldr	r3, [r7, #12]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	221c      	movs	r2, #28
 8001b08:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8001b0a:	68fb      	ldr	r3, [r7, #12]
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001b12:	68fb      	ldr	r3, [r7, #12]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	685a      	ldr	r2, [r3, #4]
 8001b18:	68fb      	ldr	r3, [r7, #12]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	f042 0210 	orr.w	r2, r2, #16
 8001b20:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8001b22:	68fb      	ldr	r3, [r7, #12]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	68da      	ldr	r2, [r3, #12]
 8001b28:	68fb      	ldr	r3, [r7, #12]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	f042 0201 	orr.w	r2, r2, #1
 8001b30:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001b32:	68fb      	ldr	r3, [r7, #12]
 8001b34:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 8001b36:	68fb      	ldr	r3, [r7, #12]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	3340      	adds	r3, #64	@ 0x40
 8001b3c:	4619      	mov	r1, r3
 8001b3e:	68ba      	ldr	r2, [r7, #8]
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	f001 fc93 	bl	800346c <HAL_DMA_Start_IT>
 8001b46:	4603      	mov	r3, r0
 8001b48:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8001b4a:	68fb      	ldr	r3, [r7, #12]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	4618      	mov	r0, r3
 8001b50:	f7ff fe0f 	bl	8001772 <LL_ADC_REG_StartConversion>
 8001b54:	e006      	b.n	8001b64 <HAL_ADC_Start_DMA+0xf0>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8001b56:	68fb      	ldr	r3, [r7, #12]
 8001b58:	2200      	movs	r2, #0
 8001b5a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
 8001b5e:	e001      	b.n	8001b64 <HAL_ADC_Start_DMA+0xf0>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001b60:	2302      	movs	r3, #2
 8001b62:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8001b64:	7dfb      	ldrb	r3, [r7, #23]
}
 8001b66:	4618      	mov	r0, r3
 8001b68:	3718      	adds	r7, #24
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	bd80      	pop	{r7, pc}
 8001b6e:	bf00      	nop
 8001b70:	08002839 	.word	0x08002839
 8001b74:	08002911 	.word	0x08002911
 8001b78:	0800292d 	.word	0x0800292d

08001b7c <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	b088      	sub	sp, #32
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8001b84:	2300      	movs	r3, #0
 8001b86:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_isr = hadc->Instance->ISR;
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_ier = hadc->Instance->IER;
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	685b      	ldr	r3, [r3, #4]
 8001b96:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8001b98:	69bb      	ldr	r3, [r7, #24]
 8001b9a:	f003 0302 	and.w	r3, r3, #2
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d017      	beq.n	8001bd2 <HAL_ADC_IRQHandler+0x56>
 8001ba2:	697b      	ldr	r3, [r7, #20]
 8001ba4:	f003 0302 	and.w	r3, r3, #2
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d012      	beq.n	8001bd2 <HAL_ADC_IRQHandler+0x56>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bb0:	f003 0310 	and.w	r3, r3, #16
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d105      	bne.n	8001bc4 <HAL_ADC_IRQHandler+0x48>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bbc:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	659a      	str	r2, [r3, #88]	@ 0x58

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8001bc4:	6878      	ldr	r0, [r7, #4]
 8001bc6:	f000 fef3 	bl	80029b0 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	2202      	movs	r2, #2
 8001bd0:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8001bd2:	69bb      	ldr	r3, [r7, #24]
 8001bd4:	f003 0304 	and.w	r3, r3, #4
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d004      	beq.n	8001be6 <HAL_ADC_IRQHandler+0x6a>
 8001bdc:	697b      	ldr	r3, [r7, #20]
 8001bde:	f003 0304 	and.w	r3, r3, #4
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d109      	bne.n	8001bfa <HAL_ADC_IRQHandler+0x7e>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8001be6:	69bb      	ldr	r3, [r7, #24]
 8001be8:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d05e      	beq.n	8001cae <HAL_ADC_IRQHandler+0x132>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8001bf0:	697b      	ldr	r3, [r7, #20]
 8001bf2:	f003 0308 	and.w	r3, r3, #8
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d059      	beq.n	8001cae <HAL_ADC_IRQHandler+0x132>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bfe:	f003 0310 	and.w	r3, r3, #16
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d105      	bne.n	8001c12 <HAL_ADC_IRQHandler+0x96>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c0a:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	4618      	mov	r0, r3
 8001c18:	f7ff fc94 	bl	8001544 <LL_ADC_REG_IsTriggerSourceSWStart>
 8001c1c:	4603      	mov	r3, r0
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d03e      	beq.n	8001ca0 <HAL_ADC_IRQHandler+0x124>
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
      }
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	68db      	ldr	r3, [r3, #12]
 8001c28:	613b      	str	r3, [r7, #16]
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8001c2a:	693b      	ldr	r3, [r7, #16]
 8001c2c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d135      	bne.n	8001ca0 <HAL_ADC_IRQHandler+0x124>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	f003 0308 	and.w	r3, r3, #8
 8001c3e:	2b08      	cmp	r3, #8
 8001c40:	d12e      	bne.n	8001ca0 <HAL_ADC_IRQHandler+0x124>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	4618      	mov	r0, r3
 8001c48:	f7ff fda7 	bl	800179a <LL_ADC_REG_IsConversionOngoing>
 8001c4c:	4603      	mov	r3, r0
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d11a      	bne.n	8001c88 <HAL_ADC_IRQHandler+0x10c>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	685a      	ldr	r2, [r3, #4]
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	f022 020c 	bic.w	r2, r2, #12
 8001c60:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c66:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	659a      	str	r2, [r3, #88]	@ 0x58

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c72:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d112      	bne.n	8001ca0 <HAL_ADC_IRQHandler+0x124>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c7e:	f043 0201 	orr.w	r2, r3, #1
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	659a      	str	r2, [r3, #88]	@ 0x58
 8001c86:	e00b      	b.n	8001ca0 <HAL_ADC_IRQHandler+0x124>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c8c:	f043 0210 	orr.w	r2, r3, #16
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	659a      	str	r2, [r3, #88]	@ 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c98:	f043 0201 	orr.w	r2, r3, #1
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	65da      	str	r2, [r3, #92]	@ 0x5c
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001ca0:	6878      	ldr	r0, [r7, #4]
 8001ca2:	f000 f91f 	bl	8001ee4 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	220c      	movs	r2, #12
 8001cac:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8001cae:	69bb      	ldr	r3, [r7, #24]
 8001cb0:	f003 0320 	and.w	r3, r3, #32
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d004      	beq.n	8001cc2 <HAL_ADC_IRQHandler+0x146>
 8001cb8:	697b      	ldr	r3, [r7, #20]
 8001cba:	f003 0320 	and.w	r3, r3, #32
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d109      	bne.n	8001cd6 <HAL_ADC_IRQHandler+0x15a>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8001cc2:	69bb      	ldr	r3, [r7, #24]
 8001cc4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d072      	beq.n	8001db2 <HAL_ADC_IRQHandler+0x236>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8001ccc:	697b      	ldr	r3, [r7, #20]
 8001cce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d06d      	beq.n	8001db2 <HAL_ADC_IRQHandler+0x236>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cda:	f003 0310 	and.w	r3, r3, #16
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d105      	bne.n	8001cee <HAL_ADC_IRQHandler+0x172>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ce6:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	4618      	mov	r0, r3
 8001cf4:	f7ff fc65 	bl	80015c2 <LL_ADC_INJ_IsTriggerSourceSWStart>
 8001cf8:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	4618      	mov	r0, r3
 8001d00:	f7ff fc20 	bl	8001544 <LL_ADC_REG_IsTriggerSourceSWStart>
 8001d04:	60b8      	str	r0, [r7, #8]
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
    }
#else
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	68db      	ldr	r3, [r3, #12]
 8001d0c:	613b      	str	r3, [r7, #16]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8001d0e:	68fb      	ldr	r3, [r7, #12]
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d047      	beq.n	8001da4 <HAL_ADC_IRQHandler+0x228>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8001d14:	693b      	ldr	r3, [r7, #16]
 8001d16:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d007      	beq.n	8001d2e <HAL_ADC_IRQHandler+0x1b2>
 8001d1e:	68bb      	ldr	r3, [r7, #8]
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d03f      	beq.n	8001da4 <HAL_ADC_IRQHandler+0x228>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8001d24:	693b      	ldr	r3, [r7, #16]
 8001d26:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d13a      	bne.n	8001da4 <HAL_ADC_IRQHandler+0x228>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001d38:	2b40      	cmp	r3, #64	@ 0x40
 8001d3a:	d133      	bne.n	8001da4 <HAL_ADC_IRQHandler+0x228>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8001d3c:	693b      	ldr	r3, [r7, #16]
 8001d3e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d12e      	bne.n	8001da4 <HAL_ADC_IRQHandler+0x228>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	4618      	mov	r0, r3
 8001d4c:	f7ff fd38 	bl	80017c0 <LL_ADC_INJ_IsConversionOngoing>
 8001d50:	4603      	mov	r3, r0
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d11a      	bne.n	8001d8c <HAL_ADC_IRQHandler+0x210>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	685a      	ldr	r2, [r3, #4]
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8001d64:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d6a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	659a      	str	r2, [r3, #88]	@ 0x58

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d76:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d112      	bne.n	8001da4 <HAL_ADC_IRQHandler+0x228>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d82:	f043 0201 	orr.w	r2, r3, #1
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	659a      	str	r2, [r3, #88]	@ 0x58
 8001d8a:	e00b      	b.n	8001da4 <HAL_ADC_IRQHandler+0x228>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d90:	f043 0210 	orr.w	r2, r3, #16
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	659a      	str	r2, [r3, #88]	@ 0x58

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d9c:	f043 0201 	orr.w	r2, r3, #1
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	65da      	str	r2, [r3, #92]	@ 0x5c
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8001da4:	6878      	ldr	r0, [r7, #4]
 8001da6:	f000 fddb 	bl	8002960 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	2260      	movs	r2, #96	@ 0x60
 8001db0:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8001db2:	69bb      	ldr	r3, [r7, #24]
 8001db4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d011      	beq.n	8001de0 <HAL_ADC_IRQHandler+0x264>
 8001dbc:	697b      	ldr	r3, [r7, #20]
 8001dbe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d00c      	beq.n	8001de0 <HAL_ADC_IRQHandler+0x264>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001dca:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001dd2:	6878      	ldr	r0, [r7, #4]
 8001dd4:	f000 f89a 	bl	8001f0c <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	2280      	movs	r2, #128	@ 0x80
 8001dde:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8001de0:	69bb      	ldr	r3, [r7, #24]
 8001de2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d012      	beq.n	8001e10 <HAL_ADC_IRQHandler+0x294>
 8001dea:	697b      	ldr	r3, [r7, #20]
 8001dec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d00d      	beq.n	8001e10 <HAL_ADC_IRQHandler+0x294>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001df8:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8001e00:	6878      	ldr	r0, [r7, #4]
 8001e02:	f000 fdc1 	bl	8002988 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001e0e:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8001e10:	69bb      	ldr	r3, [r7, #24]
 8001e12:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d012      	beq.n	8001e40 <HAL_ADC_IRQHandler+0x2c4>
 8001e1a:	697b      	ldr	r3, [r7, #20]
 8001e1c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d00d      	beq.n	8001e40 <HAL_ADC_IRQHandler+0x2c4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e28:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8001e30:	6878      	ldr	r0, [r7, #4]
 8001e32:	f000 fdb3 	bl	800299c <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001e3e:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8001e40:	69bb      	ldr	r3, [r7, #24]
 8001e42:	f003 0310 	and.w	r3, r3, #16
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d02a      	beq.n	8001ea0 <HAL_ADC_IRQHandler+0x324>
 8001e4a:	697b      	ldr	r3, [r7, #20]
 8001e4c:	f003 0310 	and.w	r3, r3, #16
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d025      	beq.n	8001ea0 <HAL_ADC_IRQHandler+0x324>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d102      	bne.n	8001e62 <HAL_ADC_IRQHandler+0x2e6>
    {
      overrun_error = 1UL;
 8001e5c:	2301      	movs	r3, #1
 8001e5e:	61fb      	str	r3, [r7, #28]
 8001e60:	e008      	b.n	8001e74 <HAL_ADC_IRQHandler+0x2f8>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	68db      	ldr	r3, [r3, #12]
 8001e68:	f003 0301 	and.w	r3, r3, #1
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d001      	beq.n	8001e74 <HAL_ADC_IRQHandler+0x2f8>
        {
          overrun_error = 1UL;
 8001e70:	2301      	movs	r3, #1
 8001e72:	61fb      	str	r3, [r7, #28]
        }
      }
    }

    if (overrun_error == 1UL)
 8001e74:	69fb      	ldr	r3, [r7, #28]
 8001e76:	2b01      	cmp	r3, #1
 8001e78:	d10e      	bne.n	8001e98 <HAL_ADC_IRQHandler+0x31c>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e7e:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e8a:	f043 0202 	orr.w	r2, r3, #2
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	65da      	str	r2, [r3, #92]	@ 0x5c
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8001e92:	6878      	ldr	r0, [r7, #4]
 8001e94:	f000 f844 	bl	8001f20 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	2210      	movs	r2, #16
 8001e9e:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8001ea0:	69bb      	ldr	r3, [r7, #24]
 8001ea2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d018      	beq.n	8001edc <HAL_ADC_IRQHandler+0x360>
 8001eaa:	697b      	ldr	r3, [r7, #20]
 8001eac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d013      	beq.n	8001edc <HAL_ADC_IRQHandler+0x360>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001eb8:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ec4:	f043 0208 	orr.w	r2, r3, #8
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001ed4:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8001ed6:	6878      	ldr	r0, [r7, #4]
 8001ed8:	f000 fd4c 	bl	8002974 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8001edc:	bf00      	nop
 8001ede:	3720      	adds	r7, #32
 8001ee0:	46bd      	mov	sp, r7
 8001ee2:	bd80      	pop	{r7, pc}

08001ee4 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001ee4:	b480      	push	{r7}
 8001ee6:	b083      	sub	sp, #12
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8001eec:	bf00      	nop
 8001eee:	370c      	adds	r7, #12
 8001ef0:	46bd      	mov	sp, r7
 8001ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef6:	4770      	bx	lr

08001ef8 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001ef8:	b480      	push	{r7}
 8001efa:	b083      	sub	sp, #12
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8001f00:	bf00      	nop
 8001f02:	370c      	adds	r7, #12
 8001f04:	46bd      	mov	sp, r7
 8001f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f0a:	4770      	bx	lr

08001f0c <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8001f0c:	b480      	push	{r7}
 8001f0e:	b083      	sub	sp, #12
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8001f14:	bf00      	nop
 8001f16:	370c      	adds	r7, #12
 8001f18:	46bd      	mov	sp, r7
 8001f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f1e:	4770      	bx	lr

08001f20 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001f20:	b480      	push	{r7}
 8001f22:	b083      	sub	sp, #12
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001f28:	bf00      	nop
 8001f2a:	370c      	adds	r7, #12
 8001f2c:	46bd      	mov	sp, r7
 8001f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f32:	4770      	bx	lr

08001f34 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	b0b6      	sub	sp, #216	@ 0xd8
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]
 8001f3c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001f3e:	2300      	movs	r3, #0
 8001f40:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8001f44:	2300      	movs	r3, #0
 8001f46:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8001f4e:	2b01      	cmp	r3, #1
 8001f50:	d101      	bne.n	8001f56 <HAL_ADC_ConfigChannel+0x22>
 8001f52:	2302      	movs	r3, #2
 8001f54:	e3d5      	b.n	8002702 <HAL_ADC_ConfigChannel+0x7ce>
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	2201      	movs	r2, #1
 8001f5a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	4618      	mov	r0, r3
 8001f64:	f7ff fc19 	bl	800179a <LL_ADC_REG_IsConversionOngoing>
 8001f68:	4603      	mov	r3, r0
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	f040 83ba 	bne.w	80026e4 <HAL_ADC_ConfigChannel+0x7b0>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8001f70:	683b      	ldr	r3, [r7, #0]
 8001f72:	685b      	ldr	r3, [r3, #4]
 8001f74:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8001f78:	683b      	ldr	r3, [r7, #0]
 8001f7a:	685b      	ldr	r3, [r3, #4]
 8001f7c:	2b05      	cmp	r3, #5
 8001f7e:	d824      	bhi.n	8001fca <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8001f80:	683b      	ldr	r3, [r7, #0]
 8001f82:	685b      	ldr	r3, [r3, #4]
 8001f84:	3b02      	subs	r3, #2
 8001f86:	2b03      	cmp	r3, #3
 8001f88:	d81b      	bhi.n	8001fc2 <HAL_ADC_ConfigChannel+0x8e>
 8001f8a:	a201      	add	r2, pc, #4	@ (adr r2, 8001f90 <HAL_ADC_ConfigChannel+0x5c>)
 8001f8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f90:	08001fa1 	.word	0x08001fa1
 8001f94:	08001fa9 	.word	0x08001fa9
 8001f98:	08001fb1 	.word	0x08001fb1
 8001f9c:	08001fb9 	.word	0x08001fb9
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8001fa0:	230c      	movs	r3, #12
 8001fa2:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8001fa6:	e010      	b.n	8001fca <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8001fa8:	2312      	movs	r3, #18
 8001faa:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8001fae:	e00c      	b.n	8001fca <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8001fb0:	2318      	movs	r3, #24
 8001fb2:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8001fb6:	e008      	b.n	8001fca <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8001fb8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001fbc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8001fc0:	e003      	b.n	8001fca <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 8001fc2:	2306      	movs	r3, #6
 8001fc4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8001fc8:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	6818      	ldr	r0, [r3, #0]
 8001fce:	683b      	ldr	r3, [r7, #0]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	461a      	mov	r2, r3
 8001fd4:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8001fd8:	f7ff fac7 	bl	800156a <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	4618      	mov	r0, r3
 8001fe2:	f7ff fbda 	bl	800179a <LL_ADC_REG_IsConversionOngoing>
 8001fe6:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	4618      	mov	r0, r3
 8001ff0:	f7ff fbe6 	bl	80017c0 <LL_ADC_INJ_IsConversionOngoing>
 8001ff4:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001ff8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	f040 81bf 	bne.w	8002380 <HAL_ADC_ConfigChannel+0x44c>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002002:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8002006:	2b00      	cmp	r3, #0
 8002008:	f040 81ba 	bne.w	8002380 <HAL_ADC_ConfigChannel+0x44c>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 800200c:	683b      	ldr	r3, [r7, #0]
 800200e:	689b      	ldr	r3, [r3, #8]
 8002010:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002014:	d10f      	bne.n	8002036 <HAL_ADC_ConfigChannel+0x102>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	6818      	ldr	r0, [r3, #0]
 800201a:	683b      	ldr	r3, [r7, #0]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	2200      	movs	r2, #0
 8002020:	4619      	mov	r1, r3
 8002022:	f7ff fae1 	bl	80015e8 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 800202e:	4618      	mov	r0, r3
 8002030:	f7ff fa75 	bl	800151e <LL_ADC_SetSamplingTimeCommonConfig>
 8002034:	e00e      	b.n	8002054 <HAL_ADC_ConfigChannel+0x120>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	6818      	ldr	r0, [r3, #0]
 800203a:	683b      	ldr	r3, [r7, #0]
 800203c:	6819      	ldr	r1, [r3, #0]
 800203e:	683b      	ldr	r3, [r7, #0]
 8002040:	689b      	ldr	r3, [r3, #8]
 8002042:	461a      	mov	r2, r3
 8002044:	f7ff fad0 	bl	80015e8 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	2100      	movs	r1, #0
 800204e:	4618      	mov	r0, r3
 8002050:	f7ff fa65 	bl	800151e <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8002054:	683b      	ldr	r3, [r7, #0]
 8002056:	695a      	ldr	r2, [r3, #20]
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	68db      	ldr	r3, [r3, #12]
 800205e:	08db      	lsrs	r3, r3, #3
 8002060:	f003 0303 	and.w	r3, r3, #3
 8002064:	005b      	lsls	r3, r3, #1
 8002066:	fa02 f303 	lsl.w	r3, r2, r3
 800206a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 800206e:	683b      	ldr	r3, [r7, #0]
 8002070:	691b      	ldr	r3, [r3, #16]
 8002072:	2b04      	cmp	r3, #4
 8002074:	d00a      	beq.n	800208c <HAL_ADC_ConfigChannel+0x158>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	6818      	ldr	r0, [r3, #0]
 800207a:	683b      	ldr	r3, [r7, #0]
 800207c:	6919      	ldr	r1, [r3, #16]
 800207e:	683b      	ldr	r3, [r7, #0]
 8002080:	681a      	ldr	r2, [r3, #0]
 8002082:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002086:	f7ff f9f5 	bl	8001474 <LL_ADC_SetOffset>
 800208a:	e179      	b.n	8002380 <HAL_ADC_ConfigChannel+0x44c>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	2100      	movs	r1, #0
 8002092:	4618      	mov	r0, r3
 8002094:	f7ff fa12 	bl	80014bc <LL_ADC_GetOffsetChannel>
 8002098:	4603      	mov	r3, r0
 800209a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d10a      	bne.n	80020b8 <HAL_ADC_ConfigChannel+0x184>
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	2100      	movs	r1, #0
 80020a8:	4618      	mov	r0, r3
 80020aa:	f7ff fa07 	bl	80014bc <LL_ADC_GetOffsetChannel>
 80020ae:	4603      	mov	r3, r0
 80020b0:	0e9b      	lsrs	r3, r3, #26
 80020b2:	f003 021f 	and.w	r2, r3, #31
 80020b6:	e01e      	b.n	80020f6 <HAL_ADC_ConfigChannel+0x1c2>
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	2100      	movs	r1, #0
 80020be:	4618      	mov	r0, r3
 80020c0:	f7ff f9fc 	bl	80014bc <LL_ADC_GetOffsetChannel>
 80020c4:	4603      	mov	r3, r0
 80020c6:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020ca:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80020ce:	fa93 f3a3 	rbit	r3, r3
 80020d2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80020d6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80020da:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80020de:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d101      	bne.n	80020ea <HAL_ADC_ConfigChannel+0x1b6>
  {
    return 32U;
 80020e6:	2320      	movs	r3, #32
 80020e8:	e004      	b.n	80020f4 <HAL_ADC_ConfigChannel+0x1c0>
  }
  return __builtin_clz(value);
 80020ea:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80020ee:	fab3 f383 	clz	r3, r3
 80020f2:	b2db      	uxtb	r3, r3
 80020f4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80020f6:	683b      	ldr	r3, [r7, #0]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d105      	bne.n	800210e <HAL_ADC_ConfigChannel+0x1da>
 8002102:	683b      	ldr	r3, [r7, #0]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	0e9b      	lsrs	r3, r3, #26
 8002108:	f003 031f 	and.w	r3, r3, #31
 800210c:	e018      	b.n	8002140 <HAL_ADC_ConfigChannel+0x20c>
 800210e:	683b      	ldr	r3, [r7, #0]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002116:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800211a:	fa93 f3a3 	rbit	r3, r3
 800211e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8002122:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002126:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 800212a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800212e:	2b00      	cmp	r3, #0
 8002130:	d101      	bne.n	8002136 <HAL_ADC_ConfigChannel+0x202>
    return 32U;
 8002132:	2320      	movs	r3, #32
 8002134:	e004      	b.n	8002140 <HAL_ADC_ConfigChannel+0x20c>
  return __builtin_clz(value);
 8002136:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800213a:	fab3 f383 	clz	r3, r3
 800213e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002140:	429a      	cmp	r2, r3
 8002142:	d106      	bne.n	8002152 <HAL_ADC_ConfigChannel+0x21e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	2200      	movs	r2, #0
 800214a:	2100      	movs	r1, #0
 800214c:	4618      	mov	r0, r3
 800214e:	f7ff f9cb 	bl	80014e8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	2101      	movs	r1, #1
 8002158:	4618      	mov	r0, r3
 800215a:	f7ff f9af 	bl	80014bc <LL_ADC_GetOffsetChannel>
 800215e:	4603      	mov	r3, r0
 8002160:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002164:	2b00      	cmp	r3, #0
 8002166:	d10a      	bne.n	800217e <HAL_ADC_ConfigChannel+0x24a>
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	2101      	movs	r1, #1
 800216e:	4618      	mov	r0, r3
 8002170:	f7ff f9a4 	bl	80014bc <LL_ADC_GetOffsetChannel>
 8002174:	4603      	mov	r3, r0
 8002176:	0e9b      	lsrs	r3, r3, #26
 8002178:	f003 021f 	and.w	r2, r3, #31
 800217c:	e01e      	b.n	80021bc <HAL_ADC_ConfigChannel+0x288>
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	2101      	movs	r1, #1
 8002184:	4618      	mov	r0, r3
 8002186:	f7ff f999 	bl	80014bc <LL_ADC_GetOffsetChannel>
 800218a:	4603      	mov	r3, r0
 800218c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002190:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002194:	fa93 f3a3 	rbit	r3, r3
 8002198:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 800219c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80021a0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 80021a4:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d101      	bne.n	80021b0 <HAL_ADC_ConfigChannel+0x27c>
    return 32U;
 80021ac:	2320      	movs	r3, #32
 80021ae:	e004      	b.n	80021ba <HAL_ADC_ConfigChannel+0x286>
  return __builtin_clz(value);
 80021b0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80021b4:	fab3 f383 	clz	r3, r3
 80021b8:	b2db      	uxtb	r3, r3
 80021ba:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80021bc:	683b      	ldr	r3, [r7, #0]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d105      	bne.n	80021d4 <HAL_ADC_ConfigChannel+0x2a0>
 80021c8:	683b      	ldr	r3, [r7, #0]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	0e9b      	lsrs	r3, r3, #26
 80021ce:	f003 031f 	and.w	r3, r3, #31
 80021d2:	e018      	b.n	8002206 <HAL_ADC_ConfigChannel+0x2d2>
 80021d4:	683b      	ldr	r3, [r7, #0]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021dc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80021e0:	fa93 f3a3 	rbit	r3, r3
 80021e4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 80021e8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80021ec:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 80021f0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d101      	bne.n	80021fc <HAL_ADC_ConfigChannel+0x2c8>
    return 32U;
 80021f8:	2320      	movs	r3, #32
 80021fa:	e004      	b.n	8002206 <HAL_ADC_ConfigChannel+0x2d2>
  return __builtin_clz(value);
 80021fc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002200:	fab3 f383 	clz	r3, r3
 8002204:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002206:	429a      	cmp	r2, r3
 8002208:	d106      	bne.n	8002218 <HAL_ADC_ConfigChannel+0x2e4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	2200      	movs	r2, #0
 8002210:	2101      	movs	r1, #1
 8002212:	4618      	mov	r0, r3
 8002214:	f7ff f968 	bl	80014e8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	2102      	movs	r1, #2
 800221e:	4618      	mov	r0, r3
 8002220:	f7ff f94c 	bl	80014bc <LL_ADC_GetOffsetChannel>
 8002224:	4603      	mov	r3, r0
 8002226:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800222a:	2b00      	cmp	r3, #0
 800222c:	d10a      	bne.n	8002244 <HAL_ADC_ConfigChannel+0x310>
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	2102      	movs	r1, #2
 8002234:	4618      	mov	r0, r3
 8002236:	f7ff f941 	bl	80014bc <LL_ADC_GetOffsetChannel>
 800223a:	4603      	mov	r3, r0
 800223c:	0e9b      	lsrs	r3, r3, #26
 800223e:	f003 021f 	and.w	r2, r3, #31
 8002242:	e01e      	b.n	8002282 <HAL_ADC_ConfigChannel+0x34e>
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	2102      	movs	r1, #2
 800224a:	4618      	mov	r0, r3
 800224c:	f7ff f936 	bl	80014bc <LL_ADC_GetOffsetChannel>
 8002250:	4603      	mov	r3, r0
 8002252:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002256:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800225a:	fa93 f3a3 	rbit	r3, r3
 800225e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 8002262:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002266:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 800226a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800226e:	2b00      	cmp	r3, #0
 8002270:	d101      	bne.n	8002276 <HAL_ADC_ConfigChannel+0x342>
    return 32U;
 8002272:	2320      	movs	r3, #32
 8002274:	e004      	b.n	8002280 <HAL_ADC_ConfigChannel+0x34c>
  return __builtin_clz(value);
 8002276:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800227a:	fab3 f383 	clz	r3, r3
 800227e:	b2db      	uxtb	r3, r3
 8002280:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002282:	683b      	ldr	r3, [r7, #0]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800228a:	2b00      	cmp	r3, #0
 800228c:	d105      	bne.n	800229a <HAL_ADC_ConfigChannel+0x366>
 800228e:	683b      	ldr	r3, [r7, #0]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	0e9b      	lsrs	r3, r3, #26
 8002294:	f003 031f 	and.w	r3, r3, #31
 8002298:	e014      	b.n	80022c4 <HAL_ADC_ConfigChannel+0x390>
 800229a:	683b      	ldr	r3, [r7, #0]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022a0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80022a2:	fa93 f3a3 	rbit	r3, r3
 80022a6:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 80022a8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80022aa:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 80022ae:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d101      	bne.n	80022ba <HAL_ADC_ConfigChannel+0x386>
    return 32U;
 80022b6:	2320      	movs	r3, #32
 80022b8:	e004      	b.n	80022c4 <HAL_ADC_ConfigChannel+0x390>
  return __builtin_clz(value);
 80022ba:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80022be:	fab3 f383 	clz	r3, r3
 80022c2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80022c4:	429a      	cmp	r2, r3
 80022c6:	d106      	bne.n	80022d6 <HAL_ADC_ConfigChannel+0x3a2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	2200      	movs	r2, #0
 80022ce:	2102      	movs	r1, #2
 80022d0:	4618      	mov	r0, r3
 80022d2:	f7ff f909 	bl	80014e8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	2103      	movs	r1, #3
 80022dc:	4618      	mov	r0, r3
 80022de:	f7ff f8ed 	bl	80014bc <LL_ADC_GetOffsetChannel>
 80022e2:	4603      	mov	r3, r0
 80022e4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d10a      	bne.n	8002302 <HAL_ADC_ConfigChannel+0x3ce>
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	2103      	movs	r1, #3
 80022f2:	4618      	mov	r0, r3
 80022f4:	f7ff f8e2 	bl	80014bc <LL_ADC_GetOffsetChannel>
 80022f8:	4603      	mov	r3, r0
 80022fa:	0e9b      	lsrs	r3, r3, #26
 80022fc:	f003 021f 	and.w	r2, r3, #31
 8002300:	e017      	b.n	8002332 <HAL_ADC_ConfigChannel+0x3fe>
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	2103      	movs	r1, #3
 8002308:	4618      	mov	r0, r3
 800230a:	f7ff f8d7 	bl	80014bc <LL_ADC_GetOffsetChannel>
 800230e:	4603      	mov	r3, r0
 8002310:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002312:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002314:	fa93 f3a3 	rbit	r3, r3
 8002318:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 800231a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800231c:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 800231e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002320:	2b00      	cmp	r3, #0
 8002322:	d101      	bne.n	8002328 <HAL_ADC_ConfigChannel+0x3f4>
    return 32U;
 8002324:	2320      	movs	r3, #32
 8002326:	e003      	b.n	8002330 <HAL_ADC_ConfigChannel+0x3fc>
  return __builtin_clz(value);
 8002328:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800232a:	fab3 f383 	clz	r3, r3
 800232e:	b2db      	uxtb	r3, r3
 8002330:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002332:	683b      	ldr	r3, [r7, #0]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800233a:	2b00      	cmp	r3, #0
 800233c:	d105      	bne.n	800234a <HAL_ADC_ConfigChannel+0x416>
 800233e:	683b      	ldr	r3, [r7, #0]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	0e9b      	lsrs	r3, r3, #26
 8002344:	f003 031f 	and.w	r3, r3, #31
 8002348:	e011      	b.n	800236e <HAL_ADC_ConfigChannel+0x43a>
 800234a:	683b      	ldr	r3, [r7, #0]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002350:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002352:	fa93 f3a3 	rbit	r3, r3
 8002356:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 8002358:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800235a:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 800235c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800235e:	2b00      	cmp	r3, #0
 8002360:	d101      	bne.n	8002366 <HAL_ADC_ConfigChannel+0x432>
    return 32U;
 8002362:	2320      	movs	r3, #32
 8002364:	e003      	b.n	800236e <HAL_ADC_ConfigChannel+0x43a>
  return __builtin_clz(value);
 8002366:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002368:	fab3 f383 	clz	r3, r3
 800236c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800236e:	429a      	cmp	r2, r3
 8002370:	d106      	bne.n	8002380 <HAL_ADC_ConfigChannel+0x44c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	2200      	movs	r2, #0
 8002378:	2103      	movs	r1, #3
 800237a:	4618      	mov	r0, r3
 800237c:	f7ff f8b4 	bl	80014e8 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	4618      	mov	r0, r3
 8002386:	f7ff f9e1 	bl	800174c <LL_ADC_IsEnabled>
 800238a:	4603      	mov	r3, r0
 800238c:	2b00      	cmp	r3, #0
 800238e:	f040 813f 	bne.w	8002610 <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	6818      	ldr	r0, [r3, #0]
 8002396:	683b      	ldr	r3, [r7, #0]
 8002398:	6819      	ldr	r1, [r3, #0]
 800239a:	683b      	ldr	r3, [r7, #0]
 800239c:	68db      	ldr	r3, [r3, #12]
 800239e:	461a      	mov	r2, r3
 80023a0:	f7ff f94e 	bl	8001640 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80023a4:	683b      	ldr	r3, [r7, #0]
 80023a6:	68db      	ldr	r3, [r3, #12]
 80023a8:	4a8e      	ldr	r2, [pc, #568]	@ (80025e4 <HAL_ADC_ConfigChannel+0x6b0>)
 80023aa:	4293      	cmp	r3, r2
 80023ac:	f040 8130 	bne.w	8002610 <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80023b4:	683b      	ldr	r3, [r7, #0]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d10b      	bne.n	80023d8 <HAL_ADC_ConfigChannel+0x4a4>
 80023c0:	683b      	ldr	r3, [r7, #0]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	0e9b      	lsrs	r3, r3, #26
 80023c6:	3301      	adds	r3, #1
 80023c8:	f003 031f 	and.w	r3, r3, #31
 80023cc:	2b09      	cmp	r3, #9
 80023ce:	bf94      	ite	ls
 80023d0:	2301      	movls	r3, #1
 80023d2:	2300      	movhi	r3, #0
 80023d4:	b2db      	uxtb	r3, r3
 80023d6:	e019      	b.n	800240c <HAL_ADC_ConfigChannel+0x4d8>
 80023d8:	683b      	ldr	r3, [r7, #0]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023de:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80023e0:	fa93 f3a3 	rbit	r3, r3
 80023e4:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 80023e6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80023e8:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 80023ea:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d101      	bne.n	80023f4 <HAL_ADC_ConfigChannel+0x4c0>
    return 32U;
 80023f0:	2320      	movs	r3, #32
 80023f2:	e003      	b.n	80023fc <HAL_ADC_ConfigChannel+0x4c8>
  return __builtin_clz(value);
 80023f4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80023f6:	fab3 f383 	clz	r3, r3
 80023fa:	b2db      	uxtb	r3, r3
 80023fc:	3301      	adds	r3, #1
 80023fe:	f003 031f 	and.w	r3, r3, #31
 8002402:	2b09      	cmp	r3, #9
 8002404:	bf94      	ite	ls
 8002406:	2301      	movls	r3, #1
 8002408:	2300      	movhi	r3, #0
 800240a:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800240c:	2b00      	cmp	r3, #0
 800240e:	d079      	beq.n	8002504 <HAL_ADC_ConfigChannel+0x5d0>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002410:	683b      	ldr	r3, [r7, #0]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002418:	2b00      	cmp	r3, #0
 800241a:	d107      	bne.n	800242c <HAL_ADC_ConfigChannel+0x4f8>
 800241c:	683b      	ldr	r3, [r7, #0]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	0e9b      	lsrs	r3, r3, #26
 8002422:	3301      	adds	r3, #1
 8002424:	069b      	lsls	r3, r3, #26
 8002426:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800242a:	e015      	b.n	8002458 <HAL_ADC_ConfigChannel+0x524>
 800242c:	683b      	ldr	r3, [r7, #0]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002432:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002434:	fa93 f3a3 	rbit	r3, r3
 8002438:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 800243a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800243c:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 800243e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002440:	2b00      	cmp	r3, #0
 8002442:	d101      	bne.n	8002448 <HAL_ADC_ConfigChannel+0x514>
    return 32U;
 8002444:	2320      	movs	r3, #32
 8002446:	e003      	b.n	8002450 <HAL_ADC_ConfigChannel+0x51c>
  return __builtin_clz(value);
 8002448:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800244a:	fab3 f383 	clz	r3, r3
 800244e:	b2db      	uxtb	r3, r3
 8002450:	3301      	adds	r3, #1
 8002452:	069b      	lsls	r3, r3, #26
 8002454:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002458:	683b      	ldr	r3, [r7, #0]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002460:	2b00      	cmp	r3, #0
 8002462:	d109      	bne.n	8002478 <HAL_ADC_ConfigChannel+0x544>
 8002464:	683b      	ldr	r3, [r7, #0]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	0e9b      	lsrs	r3, r3, #26
 800246a:	3301      	adds	r3, #1
 800246c:	f003 031f 	and.w	r3, r3, #31
 8002470:	2101      	movs	r1, #1
 8002472:	fa01 f303 	lsl.w	r3, r1, r3
 8002476:	e017      	b.n	80024a8 <HAL_ADC_ConfigChannel+0x574>
 8002478:	683b      	ldr	r3, [r7, #0]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800247e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002480:	fa93 f3a3 	rbit	r3, r3
 8002484:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8002486:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002488:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 800248a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800248c:	2b00      	cmp	r3, #0
 800248e:	d101      	bne.n	8002494 <HAL_ADC_ConfigChannel+0x560>
    return 32U;
 8002490:	2320      	movs	r3, #32
 8002492:	e003      	b.n	800249c <HAL_ADC_ConfigChannel+0x568>
  return __builtin_clz(value);
 8002494:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002496:	fab3 f383 	clz	r3, r3
 800249a:	b2db      	uxtb	r3, r3
 800249c:	3301      	adds	r3, #1
 800249e:	f003 031f 	and.w	r3, r3, #31
 80024a2:	2101      	movs	r1, #1
 80024a4:	fa01 f303 	lsl.w	r3, r1, r3
 80024a8:	ea42 0103 	orr.w	r1, r2, r3
 80024ac:	683b      	ldr	r3, [r7, #0]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d10a      	bne.n	80024ce <HAL_ADC_ConfigChannel+0x59a>
 80024b8:	683b      	ldr	r3, [r7, #0]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	0e9b      	lsrs	r3, r3, #26
 80024be:	3301      	adds	r3, #1
 80024c0:	f003 021f 	and.w	r2, r3, #31
 80024c4:	4613      	mov	r3, r2
 80024c6:	005b      	lsls	r3, r3, #1
 80024c8:	4413      	add	r3, r2
 80024ca:	051b      	lsls	r3, r3, #20
 80024cc:	e018      	b.n	8002500 <HAL_ADC_ConfigChannel+0x5cc>
 80024ce:	683b      	ldr	r3, [r7, #0]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80024d6:	fa93 f3a3 	rbit	r3, r3
 80024da:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 80024dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80024de:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 80024e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d101      	bne.n	80024ea <HAL_ADC_ConfigChannel+0x5b6>
    return 32U;
 80024e6:	2320      	movs	r3, #32
 80024e8:	e003      	b.n	80024f2 <HAL_ADC_ConfigChannel+0x5be>
  return __builtin_clz(value);
 80024ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80024ec:	fab3 f383 	clz	r3, r3
 80024f0:	b2db      	uxtb	r3, r3
 80024f2:	3301      	adds	r3, #1
 80024f4:	f003 021f 	and.w	r2, r3, #31
 80024f8:	4613      	mov	r3, r2
 80024fa:	005b      	lsls	r3, r3, #1
 80024fc:	4413      	add	r3, r2
 80024fe:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002500:	430b      	orrs	r3, r1
 8002502:	e080      	b.n	8002606 <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002504:	683b      	ldr	r3, [r7, #0]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800250c:	2b00      	cmp	r3, #0
 800250e:	d107      	bne.n	8002520 <HAL_ADC_ConfigChannel+0x5ec>
 8002510:	683b      	ldr	r3, [r7, #0]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	0e9b      	lsrs	r3, r3, #26
 8002516:	3301      	adds	r3, #1
 8002518:	069b      	lsls	r3, r3, #26
 800251a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800251e:	e015      	b.n	800254c <HAL_ADC_ConfigChannel+0x618>
 8002520:	683b      	ldr	r3, [r7, #0]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002526:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002528:	fa93 f3a3 	rbit	r3, r3
 800252c:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 800252e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002530:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8002532:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002534:	2b00      	cmp	r3, #0
 8002536:	d101      	bne.n	800253c <HAL_ADC_ConfigChannel+0x608>
    return 32U;
 8002538:	2320      	movs	r3, #32
 800253a:	e003      	b.n	8002544 <HAL_ADC_ConfigChannel+0x610>
  return __builtin_clz(value);
 800253c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800253e:	fab3 f383 	clz	r3, r3
 8002542:	b2db      	uxtb	r3, r3
 8002544:	3301      	adds	r3, #1
 8002546:	069b      	lsls	r3, r3, #26
 8002548:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800254c:	683b      	ldr	r3, [r7, #0]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002554:	2b00      	cmp	r3, #0
 8002556:	d109      	bne.n	800256c <HAL_ADC_ConfigChannel+0x638>
 8002558:	683b      	ldr	r3, [r7, #0]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	0e9b      	lsrs	r3, r3, #26
 800255e:	3301      	adds	r3, #1
 8002560:	f003 031f 	and.w	r3, r3, #31
 8002564:	2101      	movs	r1, #1
 8002566:	fa01 f303 	lsl.w	r3, r1, r3
 800256a:	e017      	b.n	800259c <HAL_ADC_ConfigChannel+0x668>
 800256c:	683b      	ldr	r3, [r7, #0]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002572:	69fb      	ldr	r3, [r7, #28]
 8002574:	fa93 f3a3 	rbit	r3, r3
 8002578:	61bb      	str	r3, [r7, #24]
  return result;
 800257a:	69bb      	ldr	r3, [r7, #24]
 800257c:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 800257e:	6a3b      	ldr	r3, [r7, #32]
 8002580:	2b00      	cmp	r3, #0
 8002582:	d101      	bne.n	8002588 <HAL_ADC_ConfigChannel+0x654>
    return 32U;
 8002584:	2320      	movs	r3, #32
 8002586:	e003      	b.n	8002590 <HAL_ADC_ConfigChannel+0x65c>
  return __builtin_clz(value);
 8002588:	6a3b      	ldr	r3, [r7, #32]
 800258a:	fab3 f383 	clz	r3, r3
 800258e:	b2db      	uxtb	r3, r3
 8002590:	3301      	adds	r3, #1
 8002592:	f003 031f 	and.w	r3, r3, #31
 8002596:	2101      	movs	r1, #1
 8002598:	fa01 f303 	lsl.w	r3, r1, r3
 800259c:	ea42 0103 	orr.w	r1, r2, r3
 80025a0:	683b      	ldr	r3, [r7, #0]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d10d      	bne.n	80025c8 <HAL_ADC_ConfigChannel+0x694>
 80025ac:	683b      	ldr	r3, [r7, #0]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	0e9b      	lsrs	r3, r3, #26
 80025b2:	3301      	adds	r3, #1
 80025b4:	f003 021f 	and.w	r2, r3, #31
 80025b8:	4613      	mov	r3, r2
 80025ba:	005b      	lsls	r3, r3, #1
 80025bc:	4413      	add	r3, r2
 80025be:	3b1e      	subs	r3, #30
 80025c0:	051b      	lsls	r3, r3, #20
 80025c2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80025c6:	e01d      	b.n	8002604 <HAL_ADC_ConfigChannel+0x6d0>
 80025c8:	683b      	ldr	r3, [r7, #0]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025ce:	693b      	ldr	r3, [r7, #16]
 80025d0:	fa93 f3a3 	rbit	r3, r3
 80025d4:	60fb      	str	r3, [r7, #12]
  return result;
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 80025da:	697b      	ldr	r3, [r7, #20]
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d103      	bne.n	80025e8 <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 80025e0:	2320      	movs	r3, #32
 80025e2:	e005      	b.n	80025f0 <HAL_ADC_ConfigChannel+0x6bc>
 80025e4:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 80025e8:	697b      	ldr	r3, [r7, #20]
 80025ea:	fab3 f383 	clz	r3, r3
 80025ee:	b2db      	uxtb	r3, r3
 80025f0:	3301      	adds	r3, #1
 80025f2:	f003 021f 	and.w	r2, r3, #31
 80025f6:	4613      	mov	r3, r2
 80025f8:	005b      	lsls	r3, r3, #1
 80025fa:	4413      	add	r3, r2
 80025fc:	3b1e      	subs	r3, #30
 80025fe:	051b      	lsls	r3, r3, #20
 8002600:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002604:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8002606:	683a      	ldr	r2, [r7, #0]
 8002608:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800260a:	4619      	mov	r1, r3
 800260c:	f7fe ffec 	bl	80015e8 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002610:	683b      	ldr	r3, [r7, #0]
 8002612:	681a      	ldr	r2, [r3, #0]
 8002614:	4b3d      	ldr	r3, [pc, #244]	@ (800270c <HAL_ADC_ConfigChannel+0x7d8>)
 8002616:	4013      	ands	r3, r2
 8002618:	2b00      	cmp	r3, #0
 800261a:	d06c      	beq.n	80026f6 <HAL_ADC_ConfigChannel+0x7c2>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800261c:	483c      	ldr	r0, [pc, #240]	@ (8002710 <HAL_ADC_ConfigChannel+0x7dc>)
 800261e:	f7fe ff1b 	bl	8001458 <LL_ADC_GetCommonPathInternalCh>
 8002622:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002626:	683b      	ldr	r3, [r7, #0]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	4a3a      	ldr	r2, [pc, #232]	@ (8002714 <HAL_ADC_ConfigChannel+0x7e0>)
 800262c:	4293      	cmp	r3, r2
 800262e:	d127      	bne.n	8002680 <HAL_ADC_ConfigChannel+0x74c>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002630:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002634:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002638:	2b00      	cmp	r3, #0
 800263a:	d121      	bne.n	8002680 <HAL_ADC_ConfigChannel+0x74c>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	4a35      	ldr	r2, [pc, #212]	@ (8002718 <HAL_ADC_ConfigChannel+0x7e4>)
 8002642:	4293      	cmp	r3, r2
 8002644:	d157      	bne.n	80026f6 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002646:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800264a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800264e:	4619      	mov	r1, r3
 8002650:	482f      	ldr	r0, [pc, #188]	@ (8002710 <HAL_ADC_ConfigChannel+0x7dc>)
 8002652:	f7fe feee 	bl	8001432 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002656:	4b31      	ldr	r3, [pc, #196]	@ (800271c <HAL_ADC_ConfigChannel+0x7e8>)
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	099b      	lsrs	r3, r3, #6
 800265c:	4a30      	ldr	r2, [pc, #192]	@ (8002720 <HAL_ADC_ConfigChannel+0x7ec>)
 800265e:	fba2 2303 	umull	r2, r3, r2, r3
 8002662:	099b      	lsrs	r3, r3, #6
 8002664:	1c5a      	adds	r2, r3, #1
 8002666:	4613      	mov	r3, r2
 8002668:	005b      	lsls	r3, r3, #1
 800266a:	4413      	add	r3, r2
 800266c:	009b      	lsls	r3, r3, #2
 800266e:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8002670:	e002      	b.n	8002678 <HAL_ADC_ConfigChannel+0x744>
          {
            wait_loop_index--;
 8002672:	68bb      	ldr	r3, [r7, #8]
 8002674:	3b01      	subs	r3, #1
 8002676:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8002678:	68bb      	ldr	r3, [r7, #8]
 800267a:	2b00      	cmp	r3, #0
 800267c:	d1f9      	bne.n	8002672 <HAL_ADC_ConfigChannel+0x73e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800267e:	e03a      	b.n	80026f6 <HAL_ADC_ConfigChannel+0x7c2>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8002680:	683b      	ldr	r3, [r7, #0]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	4a27      	ldr	r2, [pc, #156]	@ (8002724 <HAL_ADC_ConfigChannel+0x7f0>)
 8002686:	4293      	cmp	r3, r2
 8002688:	d113      	bne.n	80026b2 <HAL_ADC_ConfigChannel+0x77e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800268a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800268e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002692:	2b00      	cmp	r3, #0
 8002694:	d10d      	bne.n	80026b2 <HAL_ADC_ConfigChannel+0x77e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	4a1f      	ldr	r2, [pc, #124]	@ (8002718 <HAL_ADC_ConfigChannel+0x7e4>)
 800269c:	4293      	cmp	r3, r2
 800269e:	d12a      	bne.n	80026f6 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80026a0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80026a4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80026a8:	4619      	mov	r1, r3
 80026aa:	4819      	ldr	r0, [pc, #100]	@ (8002710 <HAL_ADC_ConfigChannel+0x7dc>)
 80026ac:	f7fe fec1 	bl	8001432 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80026b0:	e021      	b.n	80026f6 <HAL_ADC_ConfigChannel+0x7c2>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 80026b2:	683b      	ldr	r3, [r7, #0]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	4a1c      	ldr	r2, [pc, #112]	@ (8002728 <HAL_ADC_ConfigChannel+0x7f4>)
 80026b8:	4293      	cmp	r3, r2
 80026ba:	d11c      	bne.n	80026f6 <HAL_ADC_ConfigChannel+0x7c2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80026bc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80026c0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d116      	bne.n	80026f6 <HAL_ADC_ConfigChannel+0x7c2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	4a12      	ldr	r2, [pc, #72]	@ (8002718 <HAL_ADC_ConfigChannel+0x7e4>)
 80026ce:	4293      	cmp	r3, r2
 80026d0:	d111      	bne.n	80026f6 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80026d2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80026d6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80026da:	4619      	mov	r1, r3
 80026dc:	480c      	ldr	r0, [pc, #48]	@ (8002710 <HAL_ADC_ConfigChannel+0x7dc>)
 80026de:	f7fe fea8 	bl	8001432 <LL_ADC_SetCommonPathInternalCh>
 80026e2:	e008      	b.n	80026f6 <HAL_ADC_ConfigChannel+0x7c2>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026e8:	f043 0220 	orr.w	r2, r3, #32
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80026f0:	2301      	movs	r3, #1
 80026f2:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	2200      	movs	r2, #0
 80026fa:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 80026fe:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8002702:	4618      	mov	r0, r3
 8002704:	37d8      	adds	r7, #216	@ 0xd8
 8002706:	46bd      	mov	sp, r7
 8002708:	bd80      	pop	{r7, pc}
 800270a:	bf00      	nop
 800270c:	80080000 	.word	0x80080000
 8002710:	50040300 	.word	0x50040300
 8002714:	c7520000 	.word	0xc7520000
 8002718:	50040000 	.word	0x50040000
 800271c:	20000000 	.word	0x20000000
 8002720:	053e2d63 	.word	0x053e2d63
 8002724:	cb840000 	.word	0xcb840000
 8002728:	80000001 	.word	0x80000001

0800272c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800272c:	b580      	push	{r7, lr}
 800272e:	b084      	sub	sp, #16
 8002730:	af00      	add	r7, sp, #0
 8002732:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8002734:	2300      	movs	r3, #0
 8002736:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	4618      	mov	r0, r3
 800273e:	f7ff f805 	bl	800174c <LL_ADC_IsEnabled>
 8002742:	4603      	mov	r3, r0
 8002744:	2b00      	cmp	r3, #0
 8002746:	d169      	bne.n	800281c <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	689a      	ldr	r2, [r3, #8]
 800274e:	4b36      	ldr	r3, [pc, #216]	@ (8002828 <ADC_Enable+0xfc>)
 8002750:	4013      	ands	r3, r2
 8002752:	2b00      	cmp	r3, #0
 8002754:	d00d      	beq.n	8002772 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800275a:	f043 0210 	orr.w	r2, r3, #16
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002766:	f043 0201 	orr.w	r2, r3, #1
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 800276e:	2301      	movs	r3, #1
 8002770:	e055      	b.n	800281e <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	4618      	mov	r0, r3
 8002778:	f7fe ffd4 	bl	8001724 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800277c:	482b      	ldr	r0, [pc, #172]	@ (800282c <ADC_Enable+0x100>)
 800277e:	f7fe fe6b 	bl	8001458 <LL_ADC_GetCommonPathInternalCh>
 8002782:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8002784:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002788:	2b00      	cmp	r3, #0
 800278a:	d013      	beq.n	80027b4 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800278c:	4b28      	ldr	r3, [pc, #160]	@ (8002830 <ADC_Enable+0x104>)
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	099b      	lsrs	r3, r3, #6
 8002792:	4a28      	ldr	r2, [pc, #160]	@ (8002834 <ADC_Enable+0x108>)
 8002794:	fba2 2303 	umull	r2, r3, r2, r3
 8002798:	099b      	lsrs	r3, r3, #6
 800279a:	1c5a      	adds	r2, r3, #1
 800279c:	4613      	mov	r3, r2
 800279e:	005b      	lsls	r3, r3, #1
 80027a0:	4413      	add	r3, r2
 80027a2:	009b      	lsls	r3, r3, #2
 80027a4:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80027a6:	e002      	b.n	80027ae <ADC_Enable+0x82>
      {
        wait_loop_index--;
 80027a8:	68bb      	ldr	r3, [r7, #8]
 80027aa:	3b01      	subs	r3, #1
 80027ac:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80027ae:	68bb      	ldr	r3, [r7, #8]
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d1f9      	bne.n	80027a8 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80027b4:	f7fe fdfa 	bl	80013ac <HAL_GetTick>
 80027b8:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80027ba:	e028      	b.n	800280e <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	4618      	mov	r0, r3
 80027c2:	f7fe ffc3 	bl	800174c <LL_ADC_IsEnabled>
 80027c6:	4603      	mov	r3, r0
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d104      	bne.n	80027d6 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	4618      	mov	r0, r3
 80027d2:	f7fe ffa7 	bl	8001724 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80027d6:	f7fe fde9 	bl	80013ac <HAL_GetTick>
 80027da:	4602      	mov	r2, r0
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	1ad3      	subs	r3, r2, r3
 80027e0:	2b02      	cmp	r3, #2
 80027e2:	d914      	bls.n	800280e <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	f003 0301 	and.w	r3, r3, #1
 80027ee:	2b01      	cmp	r3, #1
 80027f0:	d00d      	beq.n	800280e <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027f6:	f043 0210 	orr.w	r2, r3, #16
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002802:	f043 0201 	orr.w	r2, r3, #1
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 800280a:	2301      	movs	r3, #1
 800280c:	e007      	b.n	800281e <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	f003 0301 	and.w	r3, r3, #1
 8002818:	2b01      	cmp	r3, #1
 800281a:	d1cf      	bne.n	80027bc <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800281c:	2300      	movs	r3, #0
}
 800281e:	4618      	mov	r0, r3
 8002820:	3710      	adds	r7, #16
 8002822:	46bd      	mov	sp, r7
 8002824:	bd80      	pop	{r7, pc}
 8002826:	bf00      	nop
 8002828:	8000003f 	.word	0x8000003f
 800282c:	50040300 	.word	0x50040300
 8002830:	20000000 	.word	0x20000000
 8002834:	053e2d63 	.word	0x053e2d63

08002838 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002838:	b580      	push	{r7, lr}
 800283a:	b084      	sub	sp, #16
 800283c:	af00      	add	r7, sp, #0
 800283e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002844:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800284a:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800284e:	2b00      	cmp	r3, #0
 8002850:	d14b      	bne.n	80028ea <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002856:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	f003 0308 	and.w	r3, r3, #8
 8002868:	2b00      	cmp	r3, #0
 800286a:	d021      	beq.n	80028b0 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	4618      	mov	r0, r3
 8002872:	f7fe fe67 	bl	8001544 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002876:	4603      	mov	r3, r0
 8002878:	2b00      	cmp	r3, #0
 800287a:	d032      	beq.n	80028e2 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	68db      	ldr	r3, [r3, #12]
 8002882:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002886:	2b00      	cmp	r3, #0
 8002888:	d12b      	bne.n	80028e2 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800288e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	659a      	str	r2, [r3, #88]	@ 0x58
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800289a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d11f      	bne.n	80028e2 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028a6:	f043 0201 	orr.w	r2, r3, #1
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	659a      	str	r2, [r3, #88]	@ 0x58
 80028ae:	e018      	b.n	80028e2 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	68db      	ldr	r3, [r3, #12]
 80028b6:	f003 0302 	and.w	r3, r3, #2
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d111      	bne.n	80028e2 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028c2:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	659a      	str	r2, [r3, #88]	@ 0x58
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028ce:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d105      	bne.n	80028e2 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028da:	f043 0201 	orr.w	r2, r3, #1
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80028e2:	68f8      	ldr	r0, [r7, #12]
 80028e4:	f7ff fafe 	bl	8001ee4 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80028e8:	e00e      	b.n	8002908 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028ee:	f003 0310 	and.w	r3, r3, #16
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d003      	beq.n	80028fe <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 80028f6:	68f8      	ldr	r0, [r7, #12]
 80028f8:	f7ff fb12 	bl	8001f20 <HAL_ADC_ErrorCallback>
}
 80028fc:	e004      	b.n	8002908 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002902:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002904:	6878      	ldr	r0, [r7, #4]
 8002906:	4798      	blx	r3
}
 8002908:	bf00      	nop
 800290a:	3710      	adds	r7, #16
 800290c:	46bd      	mov	sp, r7
 800290e:	bd80      	pop	{r7, pc}

08002910 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8002910:	b580      	push	{r7, lr}
 8002912:	b084      	sub	sp, #16
 8002914:	af00      	add	r7, sp, #0
 8002916:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800291c:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800291e:	68f8      	ldr	r0, [r7, #12]
 8002920:	f7ff faea 	bl	8001ef8 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002924:	bf00      	nop
 8002926:	3710      	adds	r7, #16
 8002928:	46bd      	mov	sp, r7
 800292a:	bd80      	pop	{r7, pc}

0800292c <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800292c:	b580      	push	{r7, lr}
 800292e:	b084      	sub	sp, #16
 8002930:	af00      	add	r7, sp, #0
 8002932:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002938:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800293e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800294a:	f043 0204 	orr.w	r2, r3, #4
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002952:	68f8      	ldr	r0, [r7, #12]
 8002954:	f7ff fae4 	bl	8001f20 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002958:	bf00      	nop
 800295a:	3710      	adds	r7, #16
 800295c:	46bd      	mov	sp, r7
 800295e:	bd80      	pop	{r7, pc}

08002960 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002960:	b480      	push	{r7}
 8002962:	b083      	sub	sp, #12
 8002964:	af00      	add	r7, sp, #0
 8002966:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8002968:	bf00      	nop
 800296a:	370c      	adds	r7, #12
 800296c:	46bd      	mov	sp, r7
 800296e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002972:	4770      	bx	lr

08002974 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8002974:	b480      	push	{r7}
 8002976:	b083      	sub	sp, #12
 8002978:	af00      	add	r7, sp, #0
 800297a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 800297c:	bf00      	nop
 800297e:	370c      	adds	r7, #12
 8002980:	46bd      	mov	sp, r7
 8002982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002986:	4770      	bx	lr

08002988 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8002988:	b480      	push	{r7}
 800298a:	b083      	sub	sp, #12
 800298c:	af00      	add	r7, sp, #0
 800298e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8002990:	bf00      	nop
 8002992:	370c      	adds	r7, #12
 8002994:	46bd      	mov	sp, r7
 8002996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800299a:	4770      	bx	lr

0800299c <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 800299c:	b480      	push	{r7}
 800299e:	b083      	sub	sp, #12
 80029a0:	af00      	add	r7, sp, #0
 80029a2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 80029a4:	bf00      	nop
 80029a6:	370c      	adds	r7, #12
 80029a8:	46bd      	mov	sp, r7
 80029aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ae:	4770      	bx	lr

080029b0 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 80029b0:	b480      	push	{r7}
 80029b2:	b083      	sub	sp, #12
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 80029b8:	bf00      	nop
 80029ba:	370c      	adds	r7, #12
 80029bc:	46bd      	mov	sp, r7
 80029be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c2:	4770      	bx	lr

080029c4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80029c4:	b480      	push	{r7}
 80029c6:	b085      	sub	sp, #20
 80029c8:	af00      	add	r7, sp, #0
 80029ca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	f003 0307 	and.w	r3, r3, #7
 80029d2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80029d4:	4b0c      	ldr	r3, [pc, #48]	@ (8002a08 <__NVIC_SetPriorityGrouping+0x44>)
 80029d6:	68db      	ldr	r3, [r3, #12]
 80029d8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80029da:	68ba      	ldr	r2, [r7, #8]
 80029dc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80029e0:	4013      	ands	r3, r2
 80029e2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80029e8:	68bb      	ldr	r3, [r7, #8]
 80029ea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80029ec:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80029f0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80029f4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80029f6:	4a04      	ldr	r2, [pc, #16]	@ (8002a08 <__NVIC_SetPriorityGrouping+0x44>)
 80029f8:	68bb      	ldr	r3, [r7, #8]
 80029fa:	60d3      	str	r3, [r2, #12]
}
 80029fc:	bf00      	nop
 80029fe:	3714      	adds	r7, #20
 8002a00:	46bd      	mov	sp, r7
 8002a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a06:	4770      	bx	lr
 8002a08:	e000ed00 	.word	0xe000ed00

08002a0c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002a0c:	b480      	push	{r7}
 8002a0e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002a10:	4b04      	ldr	r3, [pc, #16]	@ (8002a24 <__NVIC_GetPriorityGrouping+0x18>)
 8002a12:	68db      	ldr	r3, [r3, #12]
 8002a14:	0a1b      	lsrs	r3, r3, #8
 8002a16:	f003 0307 	and.w	r3, r3, #7
}
 8002a1a:	4618      	mov	r0, r3
 8002a1c:	46bd      	mov	sp, r7
 8002a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a22:	4770      	bx	lr
 8002a24:	e000ed00 	.word	0xe000ed00

08002a28 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a28:	b480      	push	{r7}
 8002a2a:	b083      	sub	sp, #12
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	4603      	mov	r3, r0
 8002a30:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	db0b      	blt.n	8002a52 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002a3a:	79fb      	ldrb	r3, [r7, #7]
 8002a3c:	f003 021f 	and.w	r2, r3, #31
 8002a40:	4907      	ldr	r1, [pc, #28]	@ (8002a60 <__NVIC_EnableIRQ+0x38>)
 8002a42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a46:	095b      	lsrs	r3, r3, #5
 8002a48:	2001      	movs	r0, #1
 8002a4a:	fa00 f202 	lsl.w	r2, r0, r2
 8002a4e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002a52:	bf00      	nop
 8002a54:	370c      	adds	r7, #12
 8002a56:	46bd      	mov	sp, r7
 8002a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a5c:	4770      	bx	lr
 8002a5e:	bf00      	nop
 8002a60:	e000e100 	.word	0xe000e100

08002a64 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002a64:	b480      	push	{r7}
 8002a66:	b083      	sub	sp, #12
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	4603      	mov	r3, r0
 8002a6c:	6039      	str	r1, [r7, #0]
 8002a6e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a70:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	db0a      	blt.n	8002a8e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a78:	683b      	ldr	r3, [r7, #0]
 8002a7a:	b2da      	uxtb	r2, r3
 8002a7c:	490c      	ldr	r1, [pc, #48]	@ (8002ab0 <__NVIC_SetPriority+0x4c>)
 8002a7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a82:	0112      	lsls	r2, r2, #4
 8002a84:	b2d2      	uxtb	r2, r2
 8002a86:	440b      	add	r3, r1
 8002a88:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002a8c:	e00a      	b.n	8002aa4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a8e:	683b      	ldr	r3, [r7, #0]
 8002a90:	b2da      	uxtb	r2, r3
 8002a92:	4908      	ldr	r1, [pc, #32]	@ (8002ab4 <__NVIC_SetPriority+0x50>)
 8002a94:	79fb      	ldrb	r3, [r7, #7]
 8002a96:	f003 030f 	and.w	r3, r3, #15
 8002a9a:	3b04      	subs	r3, #4
 8002a9c:	0112      	lsls	r2, r2, #4
 8002a9e:	b2d2      	uxtb	r2, r2
 8002aa0:	440b      	add	r3, r1
 8002aa2:	761a      	strb	r2, [r3, #24]
}
 8002aa4:	bf00      	nop
 8002aa6:	370c      	adds	r7, #12
 8002aa8:	46bd      	mov	sp, r7
 8002aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aae:	4770      	bx	lr
 8002ab0:	e000e100 	.word	0xe000e100
 8002ab4:	e000ed00 	.word	0xe000ed00

08002ab8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002ab8:	b480      	push	{r7}
 8002aba:	b089      	sub	sp, #36	@ 0x24
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	60f8      	str	r0, [r7, #12]
 8002ac0:	60b9      	str	r1, [r7, #8]
 8002ac2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	f003 0307 	and.w	r3, r3, #7
 8002aca:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002acc:	69fb      	ldr	r3, [r7, #28]
 8002ace:	f1c3 0307 	rsb	r3, r3, #7
 8002ad2:	2b04      	cmp	r3, #4
 8002ad4:	bf28      	it	cs
 8002ad6:	2304      	movcs	r3, #4
 8002ad8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002ada:	69fb      	ldr	r3, [r7, #28]
 8002adc:	3304      	adds	r3, #4
 8002ade:	2b06      	cmp	r3, #6
 8002ae0:	d902      	bls.n	8002ae8 <NVIC_EncodePriority+0x30>
 8002ae2:	69fb      	ldr	r3, [r7, #28]
 8002ae4:	3b03      	subs	r3, #3
 8002ae6:	e000      	b.n	8002aea <NVIC_EncodePriority+0x32>
 8002ae8:	2300      	movs	r3, #0
 8002aea:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002aec:	f04f 32ff 	mov.w	r2, #4294967295
 8002af0:	69bb      	ldr	r3, [r7, #24]
 8002af2:	fa02 f303 	lsl.w	r3, r2, r3
 8002af6:	43da      	mvns	r2, r3
 8002af8:	68bb      	ldr	r3, [r7, #8]
 8002afa:	401a      	ands	r2, r3
 8002afc:	697b      	ldr	r3, [r7, #20]
 8002afe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002b00:	f04f 31ff 	mov.w	r1, #4294967295
 8002b04:	697b      	ldr	r3, [r7, #20]
 8002b06:	fa01 f303 	lsl.w	r3, r1, r3
 8002b0a:	43d9      	mvns	r1, r3
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b10:	4313      	orrs	r3, r2
         );
}
 8002b12:	4618      	mov	r0, r3
 8002b14:	3724      	adds	r7, #36	@ 0x24
 8002b16:	46bd      	mov	sp, r7
 8002b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b1c:	4770      	bx	lr
	...

08002b20 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002b20:	b580      	push	{r7, lr}
 8002b22:	b082      	sub	sp, #8
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	3b01      	subs	r3, #1
 8002b2c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002b30:	d301      	bcc.n	8002b36 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002b32:	2301      	movs	r3, #1
 8002b34:	e00f      	b.n	8002b56 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002b36:	4a0a      	ldr	r2, [pc, #40]	@ (8002b60 <SysTick_Config+0x40>)
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	3b01      	subs	r3, #1
 8002b3c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002b3e:	210f      	movs	r1, #15
 8002b40:	f04f 30ff 	mov.w	r0, #4294967295
 8002b44:	f7ff ff8e 	bl	8002a64 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002b48:	4b05      	ldr	r3, [pc, #20]	@ (8002b60 <SysTick_Config+0x40>)
 8002b4a:	2200      	movs	r2, #0
 8002b4c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002b4e:	4b04      	ldr	r3, [pc, #16]	@ (8002b60 <SysTick_Config+0x40>)
 8002b50:	2207      	movs	r2, #7
 8002b52:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002b54:	2300      	movs	r3, #0
}
 8002b56:	4618      	mov	r0, r3
 8002b58:	3708      	adds	r7, #8
 8002b5a:	46bd      	mov	sp, r7
 8002b5c:	bd80      	pop	{r7, pc}
 8002b5e:	bf00      	nop
 8002b60:	e000e010 	.word	0xe000e010

08002b64 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b64:	b580      	push	{r7, lr}
 8002b66:	b082      	sub	sp, #8
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002b6c:	6878      	ldr	r0, [r7, #4]
 8002b6e:	f7ff ff29 	bl	80029c4 <__NVIC_SetPriorityGrouping>
}
 8002b72:	bf00      	nop
 8002b74:	3708      	adds	r7, #8
 8002b76:	46bd      	mov	sp, r7
 8002b78:	bd80      	pop	{r7, pc}

08002b7a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002b7a:	b580      	push	{r7, lr}
 8002b7c:	b086      	sub	sp, #24
 8002b7e:	af00      	add	r7, sp, #0
 8002b80:	4603      	mov	r3, r0
 8002b82:	60b9      	str	r1, [r7, #8]
 8002b84:	607a      	str	r2, [r7, #4]
 8002b86:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002b88:	2300      	movs	r3, #0
 8002b8a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002b8c:	f7ff ff3e 	bl	8002a0c <__NVIC_GetPriorityGrouping>
 8002b90:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002b92:	687a      	ldr	r2, [r7, #4]
 8002b94:	68b9      	ldr	r1, [r7, #8]
 8002b96:	6978      	ldr	r0, [r7, #20]
 8002b98:	f7ff ff8e 	bl	8002ab8 <NVIC_EncodePriority>
 8002b9c:	4602      	mov	r2, r0
 8002b9e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002ba2:	4611      	mov	r1, r2
 8002ba4:	4618      	mov	r0, r3
 8002ba6:	f7ff ff5d 	bl	8002a64 <__NVIC_SetPriority>
}
 8002baa:	bf00      	nop
 8002bac:	3718      	adds	r7, #24
 8002bae:	46bd      	mov	sp, r7
 8002bb0:	bd80      	pop	{r7, pc}

08002bb2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002bb2:	b580      	push	{r7, lr}
 8002bb4:	b082      	sub	sp, #8
 8002bb6:	af00      	add	r7, sp, #0
 8002bb8:	4603      	mov	r3, r0
 8002bba:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002bbc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bc0:	4618      	mov	r0, r3
 8002bc2:	f7ff ff31 	bl	8002a28 <__NVIC_EnableIRQ>
}
 8002bc6:	bf00      	nop
 8002bc8:	3708      	adds	r7, #8
 8002bca:	46bd      	mov	sp, r7
 8002bcc:	bd80      	pop	{r7, pc}

08002bce <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002bce:	b580      	push	{r7, lr}
 8002bd0:	b082      	sub	sp, #8
 8002bd2:	af00      	add	r7, sp, #0
 8002bd4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002bd6:	6878      	ldr	r0, [r7, #4]
 8002bd8:	f7ff ffa2 	bl	8002b20 <SysTick_Config>
 8002bdc:	4603      	mov	r3, r0
}
 8002bde:	4618      	mov	r0, r3
 8002be0:	3708      	adds	r7, #8
 8002be2:	46bd      	mov	sp, r7
 8002be4:	bd80      	pop	{r7, pc}

08002be6 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8002be6:	b580      	push	{r7, lr}
 8002be8:	b082      	sub	sp, #8
 8002bea:	af00      	add	r7, sp, #0
 8002bec:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d101      	bne.n	8002bf8 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8002bf4:	2301      	movs	r3, #1
 8002bf6:	e014      	b.n	8002c22 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	791b      	ldrb	r3, [r3, #4]
 8002bfc:	b2db      	uxtb	r3, r3
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d105      	bne.n	8002c0e <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	2200      	movs	r2, #0
 8002c06:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8002c08:	6878      	ldr	r0, [r7, #4]
 8002c0a:	f7fe f885 	bl	8000d18 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	2202      	movs	r2, #2
 8002c12:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	2200      	movs	r2, #0
 8002c18:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	2201      	movs	r2, #1
 8002c1e:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8002c20:	2300      	movs	r3, #0
}
 8002c22:	4618      	mov	r0, r3
 8002c24:	3708      	adds	r7, #8
 8002c26:	46bd      	mov	sp, r7
 8002c28:	bd80      	pop	{r7, pc}
	...

08002c2c <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (Whenever present)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8002c2c:	b580      	push	{r7, lr}
 8002c2e:	b088      	sub	sp, #32
 8002c30:	af00      	add	r7, sp, #0
 8002c32:	60f8      	str	r0, [r7, #12]
 8002c34:	60b9      	str	r1, [r7, #8]
 8002c36:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 8002c38:	2300      	movs	r3, #0
 8002c3a:	61bb      	str	r3, [r7, #24]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	795b      	ldrb	r3, [r3, #5]
 8002c40:	2b01      	cmp	r3, #1
 8002c42:	d101      	bne.n	8002c48 <HAL_DAC_ConfigChannel+0x1c>
 8002c44:	2302      	movs	r3, #2
 8002c46:	e137      	b.n	8002eb8 <HAL_DAC_ConfigChannel+0x28c>
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	2201      	movs	r2, #1
 8002c4c:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	2202      	movs	r2, #2
 8002c52:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8002c54:	68bb      	ldr	r3, [r7, #8]
 8002c56:	685b      	ldr	r3, [r3, #4]
 8002c58:	2b04      	cmp	r3, #4
 8002c5a:	f040 8081 	bne.w	8002d60 <HAL_DAC_ConfigChannel+0x134>
  /* Sample on old configuration */
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8002c5e:	f7fe fba5 	bl	80013ac <HAL_GetTick>
 8002c62:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d140      	bne.n	8002cec <HAL_DAC_ConfigChannel+0xc0>
    {

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8002c6a:	e018      	b.n	8002c9e <HAL_DAC_ConfigChannel+0x72>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8002c6c:	f7fe fb9e 	bl	80013ac <HAL_GetTick>
 8002c70:	4602      	mov	r2, r0
 8002c72:	69bb      	ldr	r3, [r7, #24]
 8002c74:	1ad3      	subs	r3, r2, r3
 8002c76:	2b01      	cmp	r3, #1
 8002c78:	d911      	bls.n	8002c9e <HAL_DAC_ConfigChannel+0x72>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c80:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d00a      	beq.n	8002c9e <HAL_DAC_ConfigChannel+0x72>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	691b      	ldr	r3, [r3, #16]
 8002c8c:	f043 0208 	orr.w	r2, r3, #8
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	2203      	movs	r2, #3
 8002c98:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8002c9a:	2303      	movs	r3, #3
 8002c9c:	e10c      	b.n	8002eb8 <HAL_DAC_ConfigChannel+0x28c>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002ca4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d1df      	bne.n	8002c6c <HAL_DAC_ConfigChannel+0x40>
          }
        }
      }
      HAL_Delay(1);
 8002cac:	2001      	movs	r0, #1
 8002cae:	f7fe fb89 	bl	80013c4 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	68ba      	ldr	r2, [r7, #8]
 8002cb8:	69d2      	ldr	r2, [r2, #28]
 8002cba:	641a      	str	r2, [r3, #64]	@ 0x40
 8002cbc:	e023      	b.n	8002d06 <HAL_DAC_ConfigChannel+0xda>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8002cbe:	f7fe fb75 	bl	80013ac <HAL_GetTick>
 8002cc2:	4602      	mov	r2, r0
 8002cc4:	69bb      	ldr	r3, [r7, #24]
 8002cc6:	1ad3      	subs	r3, r2, r3
 8002cc8:	2b01      	cmp	r3, #1
 8002cca:	d90f      	bls.n	8002cec <HAL_DAC_ConfigChannel+0xc0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	da0a      	bge.n	8002cec <HAL_DAC_ConfigChannel+0xc0>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	691b      	ldr	r3, [r3, #16]
 8002cda:	f043 0208 	orr.w	r2, r3, #8
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	2203      	movs	r2, #3
 8002ce6:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8002ce8:	2303      	movs	r3, #3
 8002cea:	e0e5      	b.n	8002eb8 <HAL_DAC_ConfigChannel+0x28c>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	dbe3      	blt.n	8002cbe <HAL_DAC_ConfigChannel+0x92>
          }
        }
      }
      HAL_Delay(1U);
 8002cf6:	2001      	movs	r0, #1
 8002cf8:	f7fe fb64 	bl	80013c4 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	68ba      	ldr	r2, [r7, #8]
 8002d02:	69d2      	ldr	r2, [r2, #28]
 8002d04:	645a      	str	r2, [r3, #68]	@ 0x44
    }
#endif /* STM32L451xx STM32L452xx STM32L462xx */

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	f003 0310 	and.w	r3, r3, #16
 8002d12:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8002d16:	fa01 f303 	lsl.w	r3, r1, r3
 8002d1a:	43db      	mvns	r3, r3
 8002d1c:	ea02 0103 	and.w	r1, r2, r3
 8002d20:	68bb      	ldr	r3, [r7, #8]
 8002d22:	6a1a      	ldr	r2, [r3, #32]
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	f003 0310 	and.w	r3, r3, #16
 8002d2a:	409a      	lsls	r2, r3
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	430a      	orrs	r2, r1
 8002d32:	649a      	str	r2, [r3, #72]	@ 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	f003 0310 	and.w	r3, r3, #16
 8002d40:	21ff      	movs	r1, #255	@ 0xff
 8002d42:	fa01 f303 	lsl.w	r3, r1, r3
 8002d46:	43db      	mvns	r3, r3
 8002d48:	ea02 0103 	and.w	r1, r2, r3
 8002d4c:	68bb      	ldr	r3, [r7, #8]
 8002d4e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	f003 0310 	and.w	r3, r3, #16
 8002d56:	409a      	lsls	r2, r3
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	430a      	orrs	r2, r1
 8002d5e:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8002d60:	68bb      	ldr	r3, [r7, #8]
 8002d62:	695b      	ldr	r3, [r3, #20]
 8002d64:	2b01      	cmp	r3, #1
 8002d66:	d11d      	bne.n	8002da4 <HAL_DAC_ConfigChannel+0x178>
  /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d6e:	61fb      	str	r3, [r7, #28]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	f003 0310 	and.w	r3, r3, #16
 8002d76:	221f      	movs	r2, #31
 8002d78:	fa02 f303 	lsl.w	r3, r2, r3
 8002d7c:	43db      	mvns	r3, r3
 8002d7e:	69fa      	ldr	r2, [r7, #28]
 8002d80:	4013      	ands	r3, r2
 8002d82:	61fb      	str	r3, [r7, #28]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8002d84:	68bb      	ldr	r3, [r7, #8]
 8002d86:	699b      	ldr	r3, [r3, #24]
 8002d88:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	f003 0310 	and.w	r3, r3, #16
 8002d90:	697a      	ldr	r2, [r7, #20]
 8002d92:	fa02 f303 	lsl.w	r3, r2, r3
 8002d96:	69fa      	ldr	r2, [r7, #28]
 8002d98:	4313      	orrs	r3, r2
 8002d9a:	61fb      	str	r3, [r7, #28]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	69fa      	ldr	r2, [r7, #28]
 8002da2:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002daa:	61fb      	str	r3, [r7, #28]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	f003 0310 	and.w	r3, r3, #16
 8002db2:	2207      	movs	r2, #7
 8002db4:	fa02 f303 	lsl.w	r3, r2, r3
 8002db8:	43db      	mvns	r3, r3
 8002dba:	69fa      	ldr	r2, [r7, #28]
 8002dbc:	4013      	ands	r3, r2
 8002dbe:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 8002dc0:	68bb      	ldr	r3, [r7, #8]
 8002dc2:	685a      	ldr	r2, [r3, #4]
 8002dc4:	68bb      	ldr	r3, [r7, #8]
 8002dc6:	68db      	ldr	r3, [r3, #12]
 8002dc8:	431a      	orrs	r2, r3
 8002dca:	68bb      	ldr	r3, [r7, #8]
 8002dcc:	691b      	ldr	r3, [r3, #16]
 8002dce:	4313      	orrs	r3, r2
 8002dd0:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	f003 0310 	and.w	r3, r3, #16
 8002dd8:	697a      	ldr	r2, [r7, #20]
 8002dda:	fa02 f303 	lsl.w	r3, r2, r3
 8002dde:	69fa      	ldr	r2, [r7, #28]
 8002de0:	4313      	orrs	r3, r2
 8002de2:	61fb      	str	r3, [r7, #28]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	69fa      	ldr	r2, [r7, #28]
 8002dea:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	6819      	ldr	r1, [r3, #0]
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	f003 0310 	and.w	r3, r3, #16
 8002df8:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002dfc:	fa02 f303 	lsl.w	r3, r2, r3
 8002e00:	43da      	mvns	r2, r3
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	400a      	ands	r2, r1
 8002e08:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	61fb      	str	r3, [r7, #28]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	f003 0310 	and.w	r3, r3, #16
 8002e18:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8002e1c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e20:	43db      	mvns	r3, r3
 8002e22:	69fa      	ldr	r2, [r7, #28]
 8002e24:	4013      	ands	r3, r2
 8002e26:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8002e28:	68bb      	ldr	r3, [r7, #8]
 8002e2a:	689b      	ldr	r3, [r3, #8]
 8002e2c:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	f003 0310 	and.w	r3, r3, #16
 8002e34:	697a      	ldr	r2, [r7, #20]
 8002e36:	fa02 f303 	lsl.w	r3, r2, r3
 8002e3a:	69fa      	ldr	r2, [r7, #28]
 8002e3c:	4313      	orrs	r3, r2
 8002e3e:	61fb      	str	r3, [r7, #28]
#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) || defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ == sConfig->DAC_HighFrequency)
 8002e40:	68bb      	ldr	r3, [r7, #8]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002e48:	d104      	bne.n	8002e54 <HAL_DAC_ConfigChannel+0x228>
  {
    tmpreg1 |= DAC_CR_HFSEL;
 8002e4a:	69fb      	ldr	r3, [r7, #28]
 8002e4c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002e50:	61fb      	str	r3, [r7, #28]
 8002e52:	e018      	b.n	8002e86 <HAL_DAC_ConfigChannel+0x25a>
  }
  else
  {
    if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE == sConfig->DAC_HighFrequency)
 8002e54:	68bb      	ldr	r3, [r7, #8]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d104      	bne.n	8002e66 <HAL_DAC_ConfigChannel+0x23a>
    {
      tmpreg1 &= ~(DAC_CR_HFSEL);
 8002e5c:	69fb      	ldr	r3, [r7, #28]
 8002e5e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8002e62:	61fb      	str	r3, [r7, #28]
 8002e64:	e00f      	b.n	8002e86 <HAL_DAC_ConfigChannel+0x25a>
    }
    else /* Automatic selection */
    {
      hclkfreq = HAL_RCC_GetHCLKFreq();
 8002e66:	f001 fd01 	bl	800486c <HAL_RCC_GetHCLKFreq>
 8002e6a:	6138      	str	r0, [r7, #16]
      if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8002e6c:	693b      	ldr	r3, [r7, #16]
 8002e6e:	4a14      	ldr	r2, [pc, #80]	@ (8002ec0 <HAL_DAC_ConfigChannel+0x294>)
 8002e70:	4293      	cmp	r3, r2
 8002e72:	d904      	bls.n	8002e7e <HAL_DAC_ConfigChannel+0x252>
      {
        /* High frequency enable when HCLK frequency higher than 80   */
         tmpreg1 |= DAC_CR_HFSEL;
 8002e74:	69fb      	ldr	r3, [r7, #28]
 8002e76:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002e7a:	61fb      	str	r3, [r7, #28]
 8002e7c:	e003      	b.n	8002e86 <HAL_DAC_ConfigChannel+0x25a>
      }
      else
      {
        /* High frequency disable when HCLK frequency higher than 80  */
        tmpreg1 &= ~(DAC_CR_HFSEL);
 8002e7e:	69fb      	ldr	r3, [r7, #28]
 8002e80:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8002e84:	61fb      	str	r3, [r7, #28]
  }

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx */

  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	69fa      	ldr	r2, [r7, #28]
 8002e8c:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	6819      	ldr	r1, [r3, #0]
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	f003 0310 	and.w	r3, r3, #16
 8002e9a:	22c0      	movs	r2, #192	@ 0xc0
 8002e9c:	fa02 f303 	lsl.w	r3, r2, r3
 8002ea0:	43da      	mvns	r2, r3
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	400a      	ands	r2, r1
 8002ea8:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	2201      	movs	r2, #1
 8002eae:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	2200      	movs	r2, #0
 8002eb4:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8002eb6:	2300      	movs	r3, #0
}
 8002eb8:	4618      	mov	r0, r3
 8002eba:	3720      	adds	r7, #32
 8002ebc:	46bd      	mov	sp, r7
 8002ebe:	bd80      	pop	{r7, pc}
 8002ec0:	04c4b400 	.word	0x04c4b400

08002ec4 <HAL_DFSDM_ChannelInit>:
  *         in the DFSDM_ChannelInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_ChannelInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 8002ec4:	b580      	push	{r7, lr}
 8002ec6:	b082      	sub	sp, #8
 8002ec8:	af00      	add	r7, sp, #0
 8002eca:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_channel == NULL)
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d101      	bne.n	8002ed6 <HAL_DFSDM_ChannelInit+0x12>
  {
    return HAL_ERROR;
 8002ed2:	2301      	movs	r3, #1
 8002ed4:	e0ac      	b.n	8003030 <HAL_DFSDM_ChannelInit+0x16c>
  assert_param(IS_DFSDM_CHANNEL_FILTER_OVS_RATIO(hdfsdm_channel->Init.Awd.Oversampling));
  assert_param(IS_DFSDM_CHANNEL_OFFSET(hdfsdm_channel->Init.Offset));
  assert_param(IS_DFSDM_CHANNEL_RIGHT_BIT_SHIFT(hdfsdm_channel->Init.RightBitShift));

  /* Check that channel has not been already initialized */
  if (a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	4618      	mov	r0, r3
 8002edc:	f000 f9d2 	bl	8003284 <DFSDM_GetChannelFromInstance>
 8002ee0:	4603      	mov	r3, r0
 8002ee2:	4a55      	ldr	r2, [pc, #340]	@ (8003038 <HAL_DFSDM_ChannelInit+0x174>)
 8002ee4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d001      	beq.n	8002ef0 <HAL_DFSDM_ChannelInit+0x2c>
  {
    return HAL_ERROR;
 8002eec:	2301      	movs	r3, #1
 8002eee:	e09f      	b.n	8003030 <HAL_DFSDM_ChannelInit+0x16c>
    hdfsdm_channel->MspInitCallback = HAL_DFSDM_ChannelMspInit;
  }
  hdfsdm_channel->MspInitCallback(hdfsdm_channel);
#else
  /* Call MSP init function */
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 8002ef0:	6878      	ldr	r0, [r7, #4]
 8002ef2:	f7fe f813 	bl	8000f1c <HAL_DFSDM_ChannelMspInit>
#endif

  /* Update the channel counter */
  v_dfsdm1ChannelCounter++;
 8002ef6:	4b51      	ldr	r3, [pc, #324]	@ (800303c <HAL_DFSDM_ChannelInit+0x178>)
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	3301      	adds	r3, #1
 8002efc:	4a4f      	ldr	r2, [pc, #316]	@ (800303c <HAL_DFSDM_ChannelInit+0x178>)
 8002efe:	6013      	str	r3, [r2, #0]

  /* Configure output serial clock and enable global DFSDM interface only for first channel */
  if (v_dfsdm1ChannelCounter == 1U)
 8002f00:	4b4e      	ldr	r3, [pc, #312]	@ (800303c <HAL_DFSDM_ChannelInit+0x178>)
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	2b01      	cmp	r3, #1
 8002f06:	d125      	bne.n	8002f54 <HAL_DFSDM_ChannelInit+0x90>
  {
    assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK(hdfsdm_channel->Init.OutputClock.Selection));
    /* Set the output serial clock source */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 8002f08:	4b4d      	ldr	r3, [pc, #308]	@ (8003040 <HAL_DFSDM_ChannelInit+0x17c>)
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	4a4c      	ldr	r2, [pc, #304]	@ (8003040 <HAL_DFSDM_ChannelInit+0x17c>)
 8002f0e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8002f12:	6013      	str	r3, [r2, #0]
    DFSDM1_Channel0->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 8002f14:	4b4a      	ldr	r3, [pc, #296]	@ (8003040 <HAL_DFSDM_ChannelInit+0x17c>)
 8002f16:	681a      	ldr	r2, [r3, #0]
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	689b      	ldr	r3, [r3, #8]
 8002f1c:	4948      	ldr	r1, [pc, #288]	@ (8003040 <HAL_DFSDM_ChannelInit+0x17c>)
 8002f1e:	4313      	orrs	r3, r2
 8002f20:	600b      	str	r3, [r1, #0]

    /* Reset clock divider */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 8002f22:	4b47      	ldr	r3, [pc, #284]	@ (8003040 <HAL_DFSDM_ChannelInit+0x17c>)
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	4a46      	ldr	r2, [pc, #280]	@ (8003040 <HAL_DFSDM_ChannelInit+0x17c>)
 8002f28:	f423 037f 	bic.w	r3, r3, #16711680	@ 0xff0000
 8002f2c:	6013      	str	r3, [r2, #0]
    if (hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	791b      	ldrb	r3, [r3, #4]
 8002f32:	2b01      	cmp	r3, #1
 8002f34:	d108      	bne.n	8002f48 <HAL_DFSDM_ChannelInit+0x84>
    {
      assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER(hdfsdm_channel->Init.OutputClock.Divider));
      /* Set the output clock divider */
      DFSDM1_Channel0->CHCFGR1 |= (uint32_t)((hdfsdm_channel->Init.OutputClock.Divider - 1U) <<
 8002f36:	4b42      	ldr	r3, [pc, #264]	@ (8003040 <HAL_DFSDM_ChannelInit+0x17c>)
 8002f38:	681a      	ldr	r2, [r3, #0]
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	68db      	ldr	r3, [r3, #12]
 8002f3e:	3b01      	subs	r3, #1
 8002f40:	041b      	lsls	r3, r3, #16
 8002f42:	493f      	ldr	r1, [pc, #252]	@ (8003040 <HAL_DFSDM_ChannelInit+0x17c>)
 8002f44:	4313      	orrs	r3, r2
 8002f46:	600b      	str	r3, [r1, #0]
                                             DFSDM_CHCFGR1_CKOUTDIV_Pos);
    }

    /* enable the DFSDM global interface */
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 8002f48:	4b3d      	ldr	r3, [pc, #244]	@ (8003040 <HAL_DFSDM_ChannelInit+0x17c>)
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	4a3c      	ldr	r2, [pc, #240]	@ (8003040 <HAL_DFSDM_ChannelInit+0x17c>)
 8002f4e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002f52:	6013      	str	r3, [r2, #0]
  }

  /* Set channel input parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	681a      	ldr	r2, [r3, #0]
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	f422 4271 	bic.w	r2, r2, #61696	@ 0xf100
 8002f62:	601a      	str	r2, [r3, #0]
                                         DFSDM_CHCFGR1_CHINSEL);
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	6819      	ldr	r1, [r3, #0]
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	691a      	ldr	r2, [r3, #16]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	695b      	ldr	r3, [r3, #20]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8002f72:	431a      	orrs	r2, r3
                                        hdfsdm_channel->Init.Input.Pins);
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	699b      	ldr	r3, [r3, #24]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8002f78:	431a      	orrs	r2, r3
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	430a      	orrs	r2, r1
 8002f80:	601a      	str	r2, [r3, #0]

  /* Set serial interface parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	681a      	ldr	r2, [r3, #0]
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	f022 020f 	bic.w	r2, r2, #15
 8002f90:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	6819      	ldr	r1, [r3, #0]
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	69da      	ldr	r2, [r3, #28]
                                        hdfsdm_channel->Init.SerialInterface.SpiClock);
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	6a1b      	ldr	r3, [r3, #32]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8002fa0:	431a      	orrs	r2, r3
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	430a      	orrs	r2, r1
 8002fa8:	601a      	str	r2, [r3, #0]

  /* Set analog watchdog parameters */
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	689a      	ldr	r2, [r3, #8]
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	f422 025f 	bic.w	r2, r2, #14614528	@ 0xdf0000
 8002fb8:	609a      	str	r2, [r3, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	6899      	ldr	r1, [r3, #8]
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
                                         ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fc8:	3b01      	subs	r3, #1
 8002fca:	041b      	lsls	r3, r3, #16
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8002fcc:	431a      	orrs	r2, r3
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	430a      	orrs	r2, r1
 8002fd4:	609a      	str	r2, [r3, #8]

  /* Set channel offset and right bit shift */
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	685a      	ldr	r2, [r3, #4]
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	f002 0207 	and.w	r2, r2, #7
 8002fe4:	605a      	str	r2, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	6859      	ldr	r1, [r3, #4]
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ff0:	021a      	lsls	r2, r3, #8
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ff6:	00db      	lsls	r3, r3, #3
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8002ff8:	431a      	orrs	r2, r3
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	430a      	orrs	r2, r1
 8003000:	605a      	str	r2, [r3, #4]

  /* Enable DFSDM channel */
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	681a      	ldr	r2, [r3, #0]
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003010:	601a      	str	r2, [r3, #0]

  /* Set DFSDM Channel to ready state */
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	2201      	movs	r2, #1
 8003016:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Store channel handle in DFSDM channel handle table */
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	4618      	mov	r0, r3
 8003020:	f000 f930 	bl	8003284 <DFSDM_GetChannelFromInstance>
 8003024:	4602      	mov	r2, r0
 8003026:	4904      	ldr	r1, [pc, #16]	@ (8003038 <HAL_DFSDM_ChannelInit+0x174>)
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

  return HAL_OK;
 800302e:	2300      	movs	r3, #0
}
 8003030:	4618      	mov	r0, r3
 8003032:	3708      	adds	r7, #8
 8003034:	46bd      	mov	sp, r7
 8003036:	bd80      	pop	{r7, pc}
 8003038:	20002334 	.word	0x20002334
 800303c:	20002330 	.word	0x20002330
 8003040:	40016000 	.word	0x40016000

08003044 <HAL_DFSDM_FilterInit>:
  *         in the DFSDM_FilterInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_FilterInit(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8003044:	b580      	push	{r7, lr}
 8003046:	b082      	sub	sp, #8
 8003048:	af00      	add	r7, sp, #0
 800304a:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_filter == NULL)
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	2b00      	cmp	r3, #0
 8003050:	d101      	bne.n	8003056 <HAL_DFSDM_FilterInit+0x12>
  {
    return HAL_ERROR;
 8003052:	2301      	movs	r3, #1
 8003054:	e0ca      	b.n	80031ec <HAL_DFSDM_FilterInit+0x1a8>
  assert_param(IS_DFSDM_FILTER_SINC_ORDER(hdfsdm_filter->Init.FilterParam.SincOrder));
  assert_param(IS_DFSDM_FILTER_OVS_RATIO(hdfsdm_filter->Init.FilterParam.Oversampling));
  assert_param(IS_DFSDM_FILTER_INTEGRATOR_OVS_RATIO(hdfsdm_filter->Init.FilterParam.IntOversampling));

  /* Check parameters compatibility */
  if ((hdfsdm_filter->Instance == DFSDM1_Filter0) &&
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	4a66      	ldr	r2, [pc, #408]	@ (80031f4 <HAL_DFSDM_FilterInit+0x1b0>)
 800305c:	4293      	cmp	r3, r2
 800305e:	d109      	bne.n	8003074 <HAL_DFSDM_FilterInit+0x30>
      ((hdfsdm_filter->Init.RegularParam.Trigger  == DFSDM_FILTER_SYNC_TRIGGER) ||
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	685b      	ldr	r3, [r3, #4]
  if ((hdfsdm_filter->Instance == DFSDM1_Filter0) &&
 8003064:	2b01      	cmp	r3, #1
 8003066:	d003      	beq.n	8003070 <HAL_DFSDM_FilterInit+0x2c>
       (hdfsdm_filter->Init.InjectedParam.Trigger == DFSDM_FILTER_SYNC_TRIGGER)))
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	68db      	ldr	r3, [r3, #12]
      ((hdfsdm_filter->Init.RegularParam.Trigger  == DFSDM_FILTER_SYNC_TRIGGER) ||
 800306c:	2b01      	cmp	r3, #1
 800306e:	d101      	bne.n	8003074 <HAL_DFSDM_FilterInit+0x30>
  {
    return HAL_ERROR;
 8003070:	2301      	movs	r3, #1
 8003072:	e0bb      	b.n	80031ec <HAL_DFSDM_FilterInit+0x1a8>
  }

  /* Initialize DFSDM filter variables with default values */
  hdfsdm_filter->RegularContMode     = DFSDM_CONTINUOUS_CONV_OFF;
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	2200      	movs	r2, #0
 8003078:	631a      	str	r2, [r3, #48]	@ 0x30
  hdfsdm_filter->InjectedChannelsNbr = 1;
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	2201      	movs	r2, #1
 800307e:	645a      	str	r2, [r3, #68]	@ 0x44
  hdfsdm_filter->InjConvRemaining    = 1;
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	2201      	movs	r2, #1
 8003084:	649a      	str	r2, [r3, #72]	@ 0x48
  hdfsdm_filter->ErrorCode           = DFSDM_FILTER_ERROR_NONE;
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	2200      	movs	r2, #0
 800308a:	651a      	str	r2, [r3, #80]	@ 0x50
    hdfsdm_filter->MspInitCallback = HAL_DFSDM_FilterMspInit;
  }
  hdfsdm_filter->MspInitCallback(hdfsdm_filter);
#else
  /* Call MSP init function */
  HAL_DFSDM_FilterMspInit(hdfsdm_filter);
 800308c:	6878      	ldr	r0, [r7, #4]
 800308e:	f7fd feb1 	bl	8000df4 <HAL_DFSDM_FilterMspInit>
#endif

  /* Set regular parameters */
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RSYNC);
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	681a      	ldr	r2, [r3, #0]
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	f422 2200 	bic.w	r2, r2, #524288	@ 0x80000
 80030a0:	601a      	str	r2, [r3, #0]
  if (hdfsdm_filter->Init.RegularParam.FastMode == ENABLE)
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	7a1b      	ldrb	r3, [r3, #8]
 80030a6:	2b01      	cmp	r3, #1
 80030a8:	d108      	bne.n	80030bc <HAL_DFSDM_FilterInit+0x78>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_FAST;
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	681a      	ldr	r2, [r3, #0]
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 80030b8:	601a      	str	r2, [r3, #0]
 80030ba:	e007      	b.n	80030cc <HAL_DFSDM_FilterInit+0x88>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_FAST);
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	681a      	ldr	r2, [r3, #0]
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	f022 5200 	bic.w	r2, r2, #536870912	@ 0x20000000
 80030ca:	601a      	str	r2, [r3, #0]
  }

  if (hdfsdm_filter->Init.RegularParam.DmaMode == ENABLE)
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	7a5b      	ldrb	r3, [r3, #9]
 80030d0:	2b01      	cmp	r3, #1
 80030d2:	d108      	bne.n	80030e6 <HAL_DFSDM_FilterInit+0xa2>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RDMAEN;
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	681a      	ldr	r2, [r3, #0]
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f442 1200 	orr.w	r2, r2, #2097152	@ 0x200000
 80030e2:	601a      	str	r2, [r3, #0]
 80030e4:	e007      	b.n	80030f6 <HAL_DFSDM_FilterInit+0xb2>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RDMAEN);
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	681a      	ldr	r2, [r3, #0]
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	f422 1200 	bic.w	r2, r2, #2097152	@ 0x200000
 80030f4:	601a      	str	r2, [r3, #0]
  }

  /* Set injected parameters */
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JSYNC | DFSDM_FLTCR1_JEXTEN | DFSDM_FLTCR1_JEXTSEL);
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	687a      	ldr	r2, [r7, #4]
 80030fe:	6812      	ldr	r2, [r2, #0]
 8003100:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003104:	f023 0308 	bic.w	r3, r3, #8
 8003108:	6013      	str	r3, [r2, #0]
  if (hdfsdm_filter->Init.InjectedParam.Trigger == DFSDM_FILTER_EXT_TRIGGER)
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	68db      	ldr	r3, [r3, #12]
 800310e:	2b02      	cmp	r3, #2
 8003110:	d108      	bne.n	8003124 <HAL_DFSDM_FilterInit+0xe0>
  {
    assert_param(IS_DFSDM_FILTER_EXT_TRIG(hdfsdm_filter->Init.InjectedParam.ExtTrigger));
    assert_param(IS_DFSDM_FILTER_EXT_TRIG_EDGE(hdfsdm_filter->Init.InjectedParam.ExtTriggerEdge));
    hdfsdm_filter->Instance->FLTCR1 |= (hdfsdm_filter->Init.InjectedParam.ExtTrigger);
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	6819      	ldr	r1, [r3, #0]
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	695a      	ldr	r2, [r3, #20]
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	430a      	orrs	r2, r1
 8003122:	601a      	str	r2, [r3, #0]
  }

  if (hdfsdm_filter->Init.InjectedParam.ScanMode == ENABLE)
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	7c1b      	ldrb	r3, [r3, #16]
 8003128:	2b01      	cmp	r3, #1
 800312a:	d108      	bne.n	800313e <HAL_DFSDM_FilterInit+0xfa>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JSCAN;
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	681a      	ldr	r2, [r3, #0]
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	f042 0210 	orr.w	r2, r2, #16
 800313a:	601a      	str	r2, [r3, #0]
 800313c:	e007      	b.n	800314e <HAL_DFSDM_FilterInit+0x10a>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JSCAN);
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	681a      	ldr	r2, [r3, #0]
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	f022 0210 	bic.w	r2, r2, #16
 800314c:	601a      	str	r2, [r3, #0]
  }

  if (hdfsdm_filter->Init.InjectedParam.DmaMode == ENABLE)
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	7c5b      	ldrb	r3, [r3, #17]
 8003152:	2b01      	cmp	r3, #1
 8003154:	d108      	bne.n	8003168 <HAL_DFSDM_FilterInit+0x124>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JDMAEN;
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	681a      	ldr	r2, [r3, #0]
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	f042 0220 	orr.w	r2, r2, #32
 8003164:	601a      	str	r2, [r3, #0]
 8003166:	e007      	b.n	8003178 <HAL_DFSDM_FilterInit+0x134>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JDMAEN);
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	681a      	ldr	r2, [r3, #0]
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	f022 0220 	bic.w	r2, r2, #32
 8003176:	601a      	str	r2, [r3, #0]
  }

  /* Set filter parameters */
  hdfsdm_filter->Instance->FLTFCR &= ~(DFSDM_FLTFCR_FORD | DFSDM_FLTFCR_FOSR | DFSDM_FLTFCR_IOSR);
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	695b      	ldr	r3, [r3, #20]
 800317e:	687a      	ldr	r2, [r7, #4]
 8003180:	6812      	ldr	r2, [r2, #0]
 8003182:	f023 4363 	bic.w	r3, r3, #3808428032	@ 0xe3000000
 8003186:	f003 23ff 	and.w	r3, r3, #4278255360	@ 0xff00ff00
 800318a:	6153      	str	r3, [r2, #20]
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	6959      	ldr	r1, [r3, #20]
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	69da      	ldr	r2, [r3, #28]
                                      ((hdfsdm_filter->Init.FilterParam.Oversampling - 1U) << DFSDM_FLTFCR_FOSR_Pos) |
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	6a1b      	ldr	r3, [r3, #32]
 800319a:	3b01      	subs	r3, #1
 800319c:	041b      	lsls	r3, r3, #16
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 800319e:	431a      	orrs	r2, r3
                                      (hdfsdm_filter->Init.FilterParam.IntOversampling - 1U));
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031a4:	3b01      	subs	r3, #1
                                      ((hdfsdm_filter->Init.FilterParam.Oversampling - 1U) << DFSDM_FLTFCR_FOSR_Pos) |
 80031a6:	431a      	orrs	r2, r3
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	430a      	orrs	r2, r1
 80031ae:	615a      	str	r2, [r3, #20]

  /* Store regular and injected triggers and injected scan mode*/
  hdfsdm_filter->RegularTrigger   = hdfsdm_filter->Init.RegularParam.Trigger;
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	685a      	ldr	r2, [r3, #4]
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	635a      	str	r2, [r3, #52]	@ 0x34
  hdfsdm_filter->InjectedTrigger  = hdfsdm_filter->Init.InjectedParam.Trigger;
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	68da      	ldr	r2, [r3, #12]
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	639a      	str	r2, [r3, #56]	@ 0x38
  hdfsdm_filter->ExtTriggerEdge   = hdfsdm_filter->Init.InjectedParam.ExtTriggerEdge;
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	699a      	ldr	r2, [r3, #24]
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdfsdm_filter->InjectedScanMode = hdfsdm_filter->Init.InjectedParam.ScanMode;
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	7c1a      	ldrb	r2, [r3, #16]
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Enable DFSDM filter */
  hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_DFEN;
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	681a      	ldr	r2, [r3, #0]
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	f042 0201 	orr.w	r2, r2, #1
 80031e0:	601a      	str	r2, [r3, #0]

  /* Set DFSDM filter to ready state */
  hdfsdm_filter->State = HAL_DFSDM_FILTER_STATE_READY;
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	2201      	movs	r2, #1
 80031e6:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  return HAL_OK;
 80031ea:	2300      	movs	r3, #0
}
 80031ec:	4618      	mov	r0, r3
 80031ee:	3708      	adds	r7, #8
 80031f0:	46bd      	mov	sp, r7
 80031f2:	bd80      	pop	{r7, pc}
 80031f4:	40016100 	.word	0x40016100

080031f8 <HAL_DFSDM_FilterConfigRegChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DFSDM_FilterConfigRegChannel(DFSDM_Filter_HandleTypeDef *hdfsdm_filter,
                                                   uint32_t                    Channel,
                                                   uint32_t                    ContinuousMode)
{
 80031f8:	b480      	push	{r7}
 80031fa:	b087      	sub	sp, #28
 80031fc:	af00      	add	r7, sp, #0
 80031fe:	60f8      	str	r0, [r7, #12]
 8003200:	60b9      	str	r1, [r7, #8]
 8003202:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003204:	2300      	movs	r3, #0
 8003206:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_DFSDM_FILTER_ALL_INSTANCE(hdfsdm_filter->Instance));
  assert_param(IS_DFSDM_REGULAR_CHANNEL(Channel));
  assert_param(IS_DFSDM_CONTINUOUS_MODE(ContinuousMode));

  /* Check DFSDM filter state */
  if ((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_RESET) &&
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 800320e:	2b00      	cmp	r3, #0
 8003210:	d02e      	beq.n	8003270 <HAL_DFSDM_FilterConfigRegChannel+0x78>
      (hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_ERROR))
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
  if ((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_RESET) &&
 8003218:	2bff      	cmp	r3, #255	@ 0xff
 800321a:	d029      	beq.n	8003270 <HAL_DFSDM_FilterConfigRegChannel+0x78>
  {
    /* Configure channel and continuous mode for regular conversion */
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RCH | DFSDM_FLTCR1_RCONT);
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	68fa      	ldr	r2, [r7, #12]
 8003224:	6812      	ldr	r2, [r2, #0]
 8003226:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800322a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800322e:	6013      	str	r3, [r2, #0]
    if (ContinuousMode == DFSDM_CONTINUOUS_CONV_ON)
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	2b01      	cmp	r3, #1
 8003234:	d10d      	bne.n	8003252 <HAL_DFSDM_FilterConfigRegChannel+0x5a>
    {
      hdfsdm_filter->Instance->FLTCR1 |= (uint32_t)(((Channel & DFSDM_MSB_MASK) << DFSDM_FLTCR1_MSB_RCH_OFFSET) |
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	681a      	ldr	r2, [r3, #0]
 800323c:	68bb      	ldr	r3, [r7, #8]
 800323e:	021b      	lsls	r3, r3, #8
 8003240:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8003244:	431a      	orrs	r2, r3
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 800324e:	601a      	str	r2, [r3, #0]
 8003250:	e00a      	b.n	8003268 <HAL_DFSDM_FilterConfigRegChannel+0x70>
                                                    DFSDM_FLTCR1_RCONT);
    }
    else
    {
      hdfsdm_filter->Instance->FLTCR1 |= (uint32_t)((Channel & DFSDM_MSB_MASK) << DFSDM_FLTCR1_MSB_RCH_OFFSET);
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	6819      	ldr	r1, [r3, #0]
 8003258:	68bb      	ldr	r3, [r7, #8]
 800325a:	021b      	lsls	r3, r3, #8
 800325c:	f003 427f 	and.w	r2, r3, #4278190080	@ 0xff000000
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	430a      	orrs	r2, r1
 8003266:	601a      	str	r2, [r3, #0]
    }
    /* Store continuous mode information */
    hdfsdm_filter->RegularContMode = ContinuousMode;
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	687a      	ldr	r2, [r7, #4]
 800326c:	631a      	str	r2, [r3, #48]	@ 0x30
 800326e:	e001      	b.n	8003274 <HAL_DFSDM_FilterConfigRegChannel+0x7c>
  }
  else
  {
    status = HAL_ERROR;
 8003270:	2301      	movs	r3, #1
 8003272:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return status;
 8003274:	7dfb      	ldrb	r3, [r7, #23]
}
 8003276:	4618      	mov	r0, r3
 8003278:	371c      	adds	r7, #28
 800327a:	46bd      	mov	sp, r7
 800327c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003280:	4770      	bx	lr
	...

08003284 <DFSDM_GetChannelFromInstance>:
  * @brief  This function allows to get the channel number from channel instance.
  * @param  Instance DFSDM channel instance.
  * @retval Channel number.
  */
static uint32_t DFSDM_GetChannelFromInstance(const DFSDM_Channel_TypeDef *Instance)
{
 8003284:	b480      	push	{r7}
 8003286:	b085      	sub	sp, #20
 8003288:	af00      	add	r7, sp, #0
 800328a:	6078      	str	r0, [r7, #4]
  uint32_t channel;

  /* Get channel from instance */
  if (Instance == DFSDM1_Channel0)
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	4a1c      	ldr	r2, [pc, #112]	@ (8003300 <DFSDM_GetChannelFromInstance+0x7c>)
 8003290:	4293      	cmp	r3, r2
 8003292:	d102      	bne.n	800329a <DFSDM_GetChannelFromInstance+0x16>
  {
    channel = 0;
 8003294:	2300      	movs	r3, #0
 8003296:	60fb      	str	r3, [r7, #12]
 8003298:	e02b      	b.n	80032f2 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel1)
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	4a19      	ldr	r2, [pc, #100]	@ (8003304 <DFSDM_GetChannelFromInstance+0x80>)
 800329e:	4293      	cmp	r3, r2
 80032a0:	d102      	bne.n	80032a8 <DFSDM_GetChannelFromInstance+0x24>
  {
    channel = 1;
 80032a2:	2301      	movs	r3, #1
 80032a4:	60fb      	str	r3, [r7, #12]
 80032a6:	e024      	b.n	80032f2 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel2)
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	4a17      	ldr	r2, [pc, #92]	@ (8003308 <DFSDM_GetChannelFromInstance+0x84>)
 80032ac:	4293      	cmp	r3, r2
 80032ae:	d102      	bne.n	80032b6 <DFSDM_GetChannelFromInstance+0x32>
  {
    channel = 2;
 80032b0:	2302      	movs	r3, #2
 80032b2:	60fb      	str	r3, [r7, #12]
 80032b4:	e01d      	b.n	80032f2 <DFSDM_GetChannelFromInstance+0x6e>
  }
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else if (Instance == DFSDM1_Channel4)
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	4a14      	ldr	r2, [pc, #80]	@ (800330c <DFSDM_GetChannelFromInstance+0x88>)
 80032ba:	4293      	cmp	r3, r2
 80032bc:	d102      	bne.n	80032c4 <DFSDM_GetChannelFromInstance+0x40>
  {
    channel = 4;
 80032be:	2304      	movs	r3, #4
 80032c0:	60fb      	str	r3, [r7, #12]
 80032c2:	e016      	b.n	80032f2 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel5)
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	4a12      	ldr	r2, [pc, #72]	@ (8003310 <DFSDM_GetChannelFromInstance+0x8c>)
 80032c8:	4293      	cmp	r3, r2
 80032ca:	d102      	bne.n	80032d2 <DFSDM_GetChannelFromInstance+0x4e>
  {
    channel = 5;
 80032cc:	2305      	movs	r3, #5
 80032ce:	60fb      	str	r3, [r7, #12]
 80032d0:	e00f      	b.n	80032f2 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel6)
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	4a0f      	ldr	r2, [pc, #60]	@ (8003314 <DFSDM_GetChannelFromInstance+0x90>)
 80032d6:	4293      	cmp	r3, r2
 80032d8:	d102      	bne.n	80032e0 <DFSDM_GetChannelFromInstance+0x5c>
  {
    channel = 6;
 80032da:	2306      	movs	r3, #6
 80032dc:	60fb      	str	r3, [r7, #12]
 80032de:	e008      	b.n	80032f2 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel7)
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	4a0d      	ldr	r2, [pc, #52]	@ (8003318 <DFSDM_GetChannelFromInstance+0x94>)
 80032e4:	4293      	cmp	r3, r2
 80032e6:	d102      	bne.n	80032ee <DFSDM_GetChannelFromInstance+0x6a>
  {
    channel = 7;
 80032e8:	2307      	movs	r3, #7
 80032ea:	60fb      	str	r3, [r7, #12]
 80032ec:	e001      	b.n	80032f2 <DFSDM_GetChannelFromInstance+0x6e>
  }
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  else /* DFSDM1_Channel3 */
  {
    channel = 3;
 80032ee:	2303      	movs	r3, #3
 80032f0:	60fb      	str	r3, [r7, #12]
  }

  return channel;
 80032f2:	68fb      	ldr	r3, [r7, #12]
}
 80032f4:	4618      	mov	r0, r3
 80032f6:	3714      	adds	r7, #20
 80032f8:	46bd      	mov	sp, r7
 80032fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032fe:	4770      	bx	lr
 8003300:	40016000 	.word	0x40016000
 8003304:	40016020 	.word	0x40016020
 8003308:	40016040 	.word	0x40016040
 800330c:	40016080 	.word	0x40016080
 8003310:	400160a0 	.word	0x400160a0
 8003314:	400160c0 	.word	0x400160c0
 8003318:	400160e0 	.word	0x400160e0

0800331c <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800331c:	b580      	push	{r7, lr}
 800331e:	b084      	sub	sp, #16
 8003320:	af00      	add	r7, sp, #0
 8003322:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	2b00      	cmp	r3, #0
 8003328:	d101      	bne.n	800332e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800332a:	2301      	movs	r3, #1
 800332c:	e08d      	b.n	800344a <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	461a      	mov	r2, r3
 8003334:	4b47      	ldr	r3, [pc, #284]	@ (8003454 <HAL_DMA_Init+0x138>)
 8003336:	429a      	cmp	r2, r3
 8003338:	d80f      	bhi.n	800335a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	461a      	mov	r2, r3
 8003340:	4b45      	ldr	r3, [pc, #276]	@ (8003458 <HAL_DMA_Init+0x13c>)
 8003342:	4413      	add	r3, r2
 8003344:	4a45      	ldr	r2, [pc, #276]	@ (800345c <HAL_DMA_Init+0x140>)
 8003346:	fba2 2303 	umull	r2, r3, r2, r3
 800334a:	091b      	lsrs	r3, r3, #4
 800334c:	009a      	lsls	r2, r3, #2
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	4a42      	ldr	r2, [pc, #264]	@ (8003460 <HAL_DMA_Init+0x144>)
 8003356:	641a      	str	r2, [r3, #64]	@ 0x40
 8003358:	e00e      	b.n	8003378 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	461a      	mov	r2, r3
 8003360:	4b40      	ldr	r3, [pc, #256]	@ (8003464 <HAL_DMA_Init+0x148>)
 8003362:	4413      	add	r3, r2
 8003364:	4a3d      	ldr	r2, [pc, #244]	@ (800345c <HAL_DMA_Init+0x140>)
 8003366:	fba2 2303 	umull	r2, r3, r2, r3
 800336a:	091b      	lsrs	r3, r3, #4
 800336c:	009a      	lsls	r2, r3, #2
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	4a3c      	ldr	r2, [pc, #240]	@ (8003468 <HAL_DMA_Init+0x14c>)
 8003376:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	2202      	movs	r2, #2
 800337c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800338e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003392:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800339c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	691b      	ldr	r3, [r3, #16]
 80033a2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80033a8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	699b      	ldr	r3, [r3, #24]
 80033ae:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80033b4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	6a1b      	ldr	r3, [r3, #32]
 80033ba:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80033bc:	68fa      	ldr	r2, [r7, #12]
 80033be:	4313      	orrs	r3, r2
 80033c0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	68fa      	ldr	r2, [r7, #12]
 80033c8:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80033ca:	6878      	ldr	r0, [r7, #4]
 80033cc:	f000 f9b6 	bl	800373c <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	689b      	ldr	r3, [r3, #8]
 80033d4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80033d8:	d102      	bne.n	80033e0 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	2200      	movs	r2, #0
 80033de:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	685a      	ldr	r2, [r3, #4]
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80033e8:	b2d2      	uxtb	r2, r2
 80033ea:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80033f0:	687a      	ldr	r2, [r7, #4]
 80033f2:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80033f4:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request > 0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	685b      	ldr	r3, [r3, #4]
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d010      	beq.n	8003420 <HAL_DMA_Init+0x104>
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	685b      	ldr	r3, [r3, #4]
 8003402:	2b04      	cmp	r3, #4
 8003404:	d80c      	bhi.n	8003420 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8003406:	6878      	ldr	r0, [r7, #4]
 8003408:	f000 f9d6 	bl	80037b8 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003410:	2200      	movs	r2, #0
 8003412:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003418:	687a      	ldr	r2, [r7, #4]
 800341a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800341c:	605a      	str	r2, [r3, #4]
 800341e:	e008      	b.n	8003432 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	2200      	movs	r2, #0
 8003424:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	2200      	movs	r2, #0
 800342a:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	2200      	movs	r2, #0
 8003430:	65da      	str	r2, [r3, #92]	@ 0x5c
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	2200      	movs	r2, #0
 8003436:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	2201      	movs	r2, #1
 800343c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	2200      	movs	r2, #0
 8003444:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8003448:	2300      	movs	r3, #0
}
 800344a:	4618      	mov	r0, r3
 800344c:	3710      	adds	r7, #16
 800344e:	46bd      	mov	sp, r7
 8003450:	bd80      	pop	{r7, pc}
 8003452:	bf00      	nop
 8003454:	40020407 	.word	0x40020407
 8003458:	bffdfff8 	.word	0xbffdfff8
 800345c:	cccccccd 	.word	0xcccccccd
 8003460:	40020000 	.word	0x40020000
 8003464:	bffdfbf8 	.word	0xbffdfbf8
 8003468:	40020400 	.word	0x40020400

0800346c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800346c:	b580      	push	{r7, lr}
 800346e:	b086      	sub	sp, #24
 8003470:	af00      	add	r7, sp, #0
 8003472:	60f8      	str	r0, [r7, #12]
 8003474:	60b9      	str	r1, [r7, #8]
 8003476:	607a      	str	r2, [r7, #4]
 8003478:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800347a:	2300      	movs	r3, #0
 800347c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003484:	2b01      	cmp	r3, #1
 8003486:	d101      	bne.n	800348c <HAL_DMA_Start_IT+0x20>
 8003488:	2302      	movs	r3, #2
 800348a:	e066      	b.n	800355a <HAL_DMA_Start_IT+0xee>
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	2201      	movs	r2, #1
 8003490:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800349a:	b2db      	uxtb	r3, r3
 800349c:	2b01      	cmp	r3, #1
 800349e:	d155      	bne.n	800354c <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	2202      	movs	r2, #2
 80034a4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	2200      	movs	r2, #0
 80034ac:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	681a      	ldr	r2, [r3, #0]
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	f022 0201 	bic.w	r2, r2, #1
 80034bc:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80034be:	683b      	ldr	r3, [r7, #0]
 80034c0:	687a      	ldr	r2, [r7, #4]
 80034c2:	68b9      	ldr	r1, [r7, #8]
 80034c4:	68f8      	ldr	r0, [r7, #12]
 80034c6:	f000 f8fb 	bl	80036c0 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d008      	beq.n	80034e4 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	681a      	ldr	r2, [r3, #0]
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	f042 020e 	orr.w	r2, r2, #14
 80034e0:	601a      	str	r2, [r3, #0]
 80034e2:	e00f      	b.n	8003504 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	681a      	ldr	r2, [r3, #0]
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	f022 0204 	bic.w	r2, r2, #4
 80034f2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	681a      	ldr	r2, [r3, #0]
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	f042 020a 	orr.w	r2, r2, #10
 8003502:	601a      	str	r2, [r3, #0]
    }

#ifdef DMAMUX1

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800350e:	2b00      	cmp	r3, #0
 8003510:	d007      	beq.n	8003522 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003516:	681a      	ldr	r2, [r3, #0]
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800351c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003520:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003526:	2b00      	cmp	r3, #0
 8003528:	d007      	beq.n	800353a <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800352e:	681a      	ldr	r2, [r3, #0]
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003534:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003538:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	681a      	ldr	r2, [r3, #0]
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	f042 0201 	orr.w	r2, r2, #1
 8003548:	601a      	str	r2, [r3, #0]
 800354a:	e005      	b.n	8003558 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	2200      	movs	r2, #0
 8003550:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8003554:	2302      	movs	r3, #2
 8003556:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8003558:	7dfb      	ldrb	r3, [r7, #23]
}
 800355a:	4618      	mov	r0, r3
 800355c:	3718      	adds	r7, #24
 800355e:	46bd      	mov	sp, r7
 8003560:	bd80      	pop	{r7, pc}

08003562 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003562:	b580      	push	{r7, lr}
 8003564:	b084      	sub	sp, #16
 8003566:	af00      	add	r7, sp, #0
 8003568:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800357e:	f003 031c 	and.w	r3, r3, #28
 8003582:	2204      	movs	r2, #4
 8003584:	409a      	lsls	r2, r3
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	4013      	ands	r3, r2
 800358a:	2b00      	cmp	r3, #0
 800358c:	d026      	beq.n	80035dc <HAL_DMA_IRQHandler+0x7a>
 800358e:	68bb      	ldr	r3, [r7, #8]
 8003590:	f003 0304 	and.w	r3, r3, #4
 8003594:	2b00      	cmp	r3, #0
 8003596:	d021      	beq.n	80035dc <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	f003 0320 	and.w	r3, r3, #32
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d107      	bne.n	80035b6 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	681a      	ldr	r2, [r3, #0]
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	f022 0204 	bic.w	r2, r2, #4
 80035b4:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035ba:	f003 021c 	and.w	r2, r3, #28
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035c2:	2104      	movs	r1, #4
 80035c4:	fa01 f202 	lsl.w	r2, r1, r2
 80035c8:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d071      	beq.n	80036b6 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035d6:	6878      	ldr	r0, [r7, #4]
 80035d8:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80035da:	e06c      	b.n	80036b6 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035e0:	f003 031c 	and.w	r3, r3, #28
 80035e4:	2202      	movs	r2, #2
 80035e6:	409a      	lsls	r2, r3
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	4013      	ands	r3, r2
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d02e      	beq.n	800364e <HAL_DMA_IRQHandler+0xec>
 80035f0:	68bb      	ldr	r3, [r7, #8]
 80035f2:	f003 0302 	and.w	r3, r3, #2
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d029      	beq.n	800364e <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	f003 0320 	and.w	r3, r3, #32
 8003604:	2b00      	cmp	r3, #0
 8003606:	d10b      	bne.n	8003620 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	681a      	ldr	r2, [r3, #0]
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	f022 020a 	bic.w	r2, r2, #10
 8003616:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	2201      	movs	r2, #1
 800361c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003624:	f003 021c 	and.w	r2, r3, #28
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800362c:	2102      	movs	r1, #2
 800362e:	fa01 f202 	lsl.w	r2, r1, r2
 8003632:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	2200      	movs	r2, #0
 8003638:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003640:	2b00      	cmp	r3, #0
 8003642:	d038      	beq.n	80036b6 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003648:	6878      	ldr	r0, [r7, #4]
 800364a:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800364c:	e033      	b.n	80036b6 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003652:	f003 031c 	and.w	r3, r3, #28
 8003656:	2208      	movs	r2, #8
 8003658:	409a      	lsls	r2, r3
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	4013      	ands	r3, r2
 800365e:	2b00      	cmp	r3, #0
 8003660:	d02a      	beq.n	80036b8 <HAL_DMA_IRQHandler+0x156>
 8003662:	68bb      	ldr	r3, [r7, #8]
 8003664:	f003 0308 	and.w	r3, r3, #8
 8003668:	2b00      	cmp	r3, #0
 800366a:	d025      	beq.n	80036b8 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	681a      	ldr	r2, [r3, #0]
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	f022 020e 	bic.w	r2, r2, #14
 800367a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003680:	f003 021c 	and.w	r2, r3, #28
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003688:	2101      	movs	r1, #1
 800368a:	fa01 f202 	lsl.w	r2, r1, r2
 800368e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	2201      	movs	r2, #1
 8003694:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	2201      	movs	r2, #1
 800369a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	2200      	movs	r2, #0
 80036a2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d004      	beq.n	80036b8 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80036b2:	6878      	ldr	r0, [r7, #4]
 80036b4:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80036b6:	bf00      	nop
 80036b8:	bf00      	nop
}
 80036ba:	3710      	adds	r7, #16
 80036bc:	46bd      	mov	sp, r7
 80036be:	bd80      	pop	{r7, pc}

080036c0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80036c0:	b480      	push	{r7}
 80036c2:	b085      	sub	sp, #20
 80036c4:	af00      	add	r7, sp, #0
 80036c6:	60f8      	str	r0, [r7, #12]
 80036c8:	60b9      	str	r1, [r7, #8]
 80036ca:	607a      	str	r2, [r7, #4]
 80036cc:	603b      	str	r3, [r7, #0]
#if defined(DMAMUX1)
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80036d2:	68fa      	ldr	r2, [r7, #12]
 80036d4:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80036d6:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d004      	beq.n	80036ea <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036e4:	68fa      	ldr	r2, [r7, #12]
 80036e6:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80036e8:	605a      	str	r2, [r3, #4]
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036ee:	f003 021c 	and.w	r2, r3, #28
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036f6:	2101      	movs	r1, #1
 80036f8:	fa01 f202 	lsl.w	r2, r1, r2
 80036fc:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	683a      	ldr	r2, [r7, #0]
 8003704:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	689b      	ldr	r3, [r3, #8]
 800370a:	2b10      	cmp	r3, #16
 800370c:	d108      	bne.n	8003720 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	687a      	ldr	r2, [r7, #4]
 8003714:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	68ba      	ldr	r2, [r7, #8]
 800371c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800371e:	e007      	b.n	8003730 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	68ba      	ldr	r2, [r7, #8]
 8003726:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	687a      	ldr	r2, [r7, #4]
 800372e:	60da      	str	r2, [r3, #12]
}
 8003730:	bf00      	nop
 8003732:	3714      	adds	r7, #20
 8003734:	46bd      	mov	sp, r7
 8003736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800373a:	4770      	bx	lr

0800373c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800373c:	b480      	push	{r7}
 800373e:	b085      	sub	sp, #20
 8003740:	af00      	add	r7, sp, #0
 8003742:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	461a      	mov	r2, r3
 800374a:	4b17      	ldr	r3, [pc, #92]	@ (80037a8 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800374c:	429a      	cmp	r2, r3
 800374e:	d80a      	bhi.n	8003766 <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003754:	089b      	lsrs	r3, r3, #2
 8003756:	009b      	lsls	r3, r3, #2
 8003758:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800375c:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 8003760:	687a      	ldr	r2, [r7, #4]
 8003762:	6493      	str	r3, [r2, #72]	@ 0x48
 8003764:	e007      	b.n	8003776 <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800376a:	089b      	lsrs	r3, r3, #2
 800376c:	009a      	lsls	r2, r3, #2
 800376e:	4b0f      	ldr	r3, [pc, #60]	@ (80037ac <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8003770:	4413      	add	r3, r2
 8003772:	687a      	ldr	r2, [r7, #4]
 8003774:	6493      	str	r3, [r2, #72]	@ 0x48
  }

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	b2db      	uxtb	r3, r3
 800377c:	3b08      	subs	r3, #8
 800377e:	4a0c      	ldr	r2, [pc, #48]	@ (80037b0 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8003780:	fba2 2303 	umull	r2, r3, r2, r3
 8003784:	091b      	lsrs	r3, r3, #4
 8003786:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	4a0a      	ldr	r2, [pc, #40]	@ (80037b4 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800378c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	f003 031f 	and.w	r3, r3, #31
 8003794:	2201      	movs	r2, #1
 8003796:	409a      	lsls	r2, r3
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800379c:	bf00      	nop
 800379e:	3714      	adds	r7, #20
 80037a0:	46bd      	mov	sp, r7
 80037a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a6:	4770      	bx	lr
 80037a8:	40020407 	.word	0x40020407
 80037ac:	4002081c 	.word	0x4002081c
 80037b0:	cccccccd 	.word	0xcccccccd
 80037b4:	40020880 	.word	0x40020880

080037b8 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80037b8:	b480      	push	{r7}
 80037ba:	b085      	sub	sp, #20
 80037bc:	af00      	add	r7, sp, #0
 80037be:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	685b      	ldr	r3, [r3, #4]
 80037c4:	b2db      	uxtb	r3, r3
 80037c6:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80037c8:	68fa      	ldr	r2, [r7, #12]
 80037ca:	4b0b      	ldr	r3, [pc, #44]	@ (80037f8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80037cc:	4413      	add	r3, r2
 80037ce:	009b      	lsls	r3, r3, #2
 80037d0:	461a      	mov	r2, r3
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	4a08      	ldr	r2, [pc, #32]	@ (80037fc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80037da:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	3b01      	subs	r3, #1
 80037e0:	f003 0303 	and.w	r3, r3, #3
 80037e4:	2201      	movs	r2, #1
 80037e6:	409a      	lsls	r2, r3
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 80037ec:	bf00      	nop
 80037ee:	3714      	adds	r7, #20
 80037f0:	46bd      	mov	sp, r7
 80037f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037f6:	4770      	bx	lr
 80037f8:	1000823f 	.word	0x1000823f
 80037fc:	40020940 	.word	0x40020940

08003800 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003800:	b480      	push	{r7}
 8003802:	b087      	sub	sp, #28
 8003804:	af00      	add	r7, sp, #0
 8003806:	6078      	str	r0, [r7, #4]
 8003808:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800380a:	2300      	movs	r3, #0
 800380c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800380e:	e166      	b.n	8003ade <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003810:	683b      	ldr	r3, [r7, #0]
 8003812:	681a      	ldr	r2, [r3, #0]
 8003814:	2101      	movs	r1, #1
 8003816:	697b      	ldr	r3, [r7, #20]
 8003818:	fa01 f303 	lsl.w	r3, r1, r3
 800381c:	4013      	ands	r3, r2
 800381e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	2b00      	cmp	r3, #0
 8003824:	f000 8158 	beq.w	8003ad8 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003828:	683b      	ldr	r3, [r7, #0]
 800382a:	685b      	ldr	r3, [r3, #4]
 800382c:	f003 0303 	and.w	r3, r3, #3
 8003830:	2b01      	cmp	r3, #1
 8003832:	d005      	beq.n	8003840 <HAL_GPIO_Init+0x40>
 8003834:	683b      	ldr	r3, [r7, #0]
 8003836:	685b      	ldr	r3, [r3, #4]
 8003838:	f003 0303 	and.w	r3, r3, #3
 800383c:	2b02      	cmp	r3, #2
 800383e:	d130      	bne.n	80038a2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	689b      	ldr	r3, [r3, #8]
 8003844:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003846:	697b      	ldr	r3, [r7, #20]
 8003848:	005b      	lsls	r3, r3, #1
 800384a:	2203      	movs	r2, #3
 800384c:	fa02 f303 	lsl.w	r3, r2, r3
 8003850:	43db      	mvns	r3, r3
 8003852:	693a      	ldr	r2, [r7, #16]
 8003854:	4013      	ands	r3, r2
 8003856:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003858:	683b      	ldr	r3, [r7, #0]
 800385a:	68da      	ldr	r2, [r3, #12]
 800385c:	697b      	ldr	r3, [r7, #20]
 800385e:	005b      	lsls	r3, r3, #1
 8003860:	fa02 f303 	lsl.w	r3, r2, r3
 8003864:	693a      	ldr	r2, [r7, #16]
 8003866:	4313      	orrs	r3, r2
 8003868:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	693a      	ldr	r2, [r7, #16]
 800386e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	685b      	ldr	r3, [r3, #4]
 8003874:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003876:	2201      	movs	r2, #1
 8003878:	697b      	ldr	r3, [r7, #20]
 800387a:	fa02 f303 	lsl.w	r3, r2, r3
 800387e:	43db      	mvns	r3, r3
 8003880:	693a      	ldr	r2, [r7, #16]
 8003882:	4013      	ands	r3, r2
 8003884:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003886:	683b      	ldr	r3, [r7, #0]
 8003888:	685b      	ldr	r3, [r3, #4]
 800388a:	091b      	lsrs	r3, r3, #4
 800388c:	f003 0201 	and.w	r2, r3, #1
 8003890:	697b      	ldr	r3, [r7, #20]
 8003892:	fa02 f303 	lsl.w	r3, r2, r3
 8003896:	693a      	ldr	r2, [r7, #16]
 8003898:	4313      	orrs	r3, r2
 800389a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	693a      	ldr	r2, [r7, #16]
 80038a0:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80038a2:	683b      	ldr	r3, [r7, #0]
 80038a4:	685b      	ldr	r3, [r3, #4]
 80038a6:	f003 0303 	and.w	r3, r3, #3
 80038aa:	2b03      	cmp	r3, #3
 80038ac:	d017      	beq.n	80038de <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	68db      	ldr	r3, [r3, #12]
 80038b2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80038b4:	697b      	ldr	r3, [r7, #20]
 80038b6:	005b      	lsls	r3, r3, #1
 80038b8:	2203      	movs	r2, #3
 80038ba:	fa02 f303 	lsl.w	r3, r2, r3
 80038be:	43db      	mvns	r3, r3
 80038c0:	693a      	ldr	r2, [r7, #16]
 80038c2:	4013      	ands	r3, r2
 80038c4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80038c6:	683b      	ldr	r3, [r7, #0]
 80038c8:	689a      	ldr	r2, [r3, #8]
 80038ca:	697b      	ldr	r3, [r7, #20]
 80038cc:	005b      	lsls	r3, r3, #1
 80038ce:	fa02 f303 	lsl.w	r3, r2, r3
 80038d2:	693a      	ldr	r2, [r7, #16]
 80038d4:	4313      	orrs	r3, r2
 80038d6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	693a      	ldr	r2, [r7, #16]
 80038dc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80038de:	683b      	ldr	r3, [r7, #0]
 80038e0:	685b      	ldr	r3, [r3, #4]
 80038e2:	f003 0303 	and.w	r3, r3, #3
 80038e6:	2b02      	cmp	r3, #2
 80038e8:	d123      	bne.n	8003932 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80038ea:	697b      	ldr	r3, [r7, #20]
 80038ec:	08da      	lsrs	r2, r3, #3
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	3208      	adds	r2, #8
 80038f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80038f6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80038f8:	697b      	ldr	r3, [r7, #20]
 80038fa:	f003 0307 	and.w	r3, r3, #7
 80038fe:	009b      	lsls	r3, r3, #2
 8003900:	220f      	movs	r2, #15
 8003902:	fa02 f303 	lsl.w	r3, r2, r3
 8003906:	43db      	mvns	r3, r3
 8003908:	693a      	ldr	r2, [r7, #16]
 800390a:	4013      	ands	r3, r2
 800390c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800390e:	683b      	ldr	r3, [r7, #0]
 8003910:	691a      	ldr	r2, [r3, #16]
 8003912:	697b      	ldr	r3, [r7, #20]
 8003914:	f003 0307 	and.w	r3, r3, #7
 8003918:	009b      	lsls	r3, r3, #2
 800391a:	fa02 f303 	lsl.w	r3, r2, r3
 800391e:	693a      	ldr	r2, [r7, #16]
 8003920:	4313      	orrs	r3, r2
 8003922:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003924:	697b      	ldr	r3, [r7, #20]
 8003926:	08da      	lsrs	r2, r3, #3
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	3208      	adds	r2, #8
 800392c:	6939      	ldr	r1, [r7, #16]
 800392e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003938:	697b      	ldr	r3, [r7, #20]
 800393a:	005b      	lsls	r3, r3, #1
 800393c:	2203      	movs	r2, #3
 800393e:	fa02 f303 	lsl.w	r3, r2, r3
 8003942:	43db      	mvns	r3, r3
 8003944:	693a      	ldr	r2, [r7, #16]
 8003946:	4013      	ands	r3, r2
 8003948:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800394a:	683b      	ldr	r3, [r7, #0]
 800394c:	685b      	ldr	r3, [r3, #4]
 800394e:	f003 0203 	and.w	r2, r3, #3
 8003952:	697b      	ldr	r3, [r7, #20]
 8003954:	005b      	lsls	r3, r3, #1
 8003956:	fa02 f303 	lsl.w	r3, r2, r3
 800395a:	693a      	ldr	r2, [r7, #16]
 800395c:	4313      	orrs	r3, r2
 800395e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	693a      	ldr	r2, [r7, #16]
 8003964:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003966:	683b      	ldr	r3, [r7, #0]
 8003968:	685b      	ldr	r3, [r3, #4]
 800396a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800396e:	2b00      	cmp	r3, #0
 8003970:	f000 80b2 	beq.w	8003ad8 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003974:	4b61      	ldr	r3, [pc, #388]	@ (8003afc <HAL_GPIO_Init+0x2fc>)
 8003976:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003978:	4a60      	ldr	r2, [pc, #384]	@ (8003afc <HAL_GPIO_Init+0x2fc>)
 800397a:	f043 0301 	orr.w	r3, r3, #1
 800397e:	6613      	str	r3, [r2, #96]	@ 0x60
 8003980:	4b5e      	ldr	r3, [pc, #376]	@ (8003afc <HAL_GPIO_Init+0x2fc>)
 8003982:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003984:	f003 0301 	and.w	r3, r3, #1
 8003988:	60bb      	str	r3, [r7, #8]
 800398a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800398c:	4a5c      	ldr	r2, [pc, #368]	@ (8003b00 <HAL_GPIO_Init+0x300>)
 800398e:	697b      	ldr	r3, [r7, #20]
 8003990:	089b      	lsrs	r3, r3, #2
 8003992:	3302      	adds	r3, #2
 8003994:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003998:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800399a:	697b      	ldr	r3, [r7, #20]
 800399c:	f003 0303 	and.w	r3, r3, #3
 80039a0:	009b      	lsls	r3, r3, #2
 80039a2:	220f      	movs	r2, #15
 80039a4:	fa02 f303 	lsl.w	r3, r2, r3
 80039a8:	43db      	mvns	r3, r3
 80039aa:	693a      	ldr	r2, [r7, #16]
 80039ac:	4013      	ands	r3, r2
 80039ae:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80039b6:	d02b      	beq.n	8003a10 <HAL_GPIO_Init+0x210>
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	4a52      	ldr	r2, [pc, #328]	@ (8003b04 <HAL_GPIO_Init+0x304>)
 80039bc:	4293      	cmp	r3, r2
 80039be:	d025      	beq.n	8003a0c <HAL_GPIO_Init+0x20c>
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	4a51      	ldr	r2, [pc, #324]	@ (8003b08 <HAL_GPIO_Init+0x308>)
 80039c4:	4293      	cmp	r3, r2
 80039c6:	d01f      	beq.n	8003a08 <HAL_GPIO_Init+0x208>
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	4a50      	ldr	r2, [pc, #320]	@ (8003b0c <HAL_GPIO_Init+0x30c>)
 80039cc:	4293      	cmp	r3, r2
 80039ce:	d019      	beq.n	8003a04 <HAL_GPIO_Init+0x204>
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	4a4f      	ldr	r2, [pc, #316]	@ (8003b10 <HAL_GPIO_Init+0x310>)
 80039d4:	4293      	cmp	r3, r2
 80039d6:	d013      	beq.n	8003a00 <HAL_GPIO_Init+0x200>
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	4a4e      	ldr	r2, [pc, #312]	@ (8003b14 <HAL_GPIO_Init+0x314>)
 80039dc:	4293      	cmp	r3, r2
 80039de:	d00d      	beq.n	80039fc <HAL_GPIO_Init+0x1fc>
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	4a4d      	ldr	r2, [pc, #308]	@ (8003b18 <HAL_GPIO_Init+0x318>)
 80039e4:	4293      	cmp	r3, r2
 80039e6:	d007      	beq.n	80039f8 <HAL_GPIO_Init+0x1f8>
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	4a4c      	ldr	r2, [pc, #304]	@ (8003b1c <HAL_GPIO_Init+0x31c>)
 80039ec:	4293      	cmp	r3, r2
 80039ee:	d101      	bne.n	80039f4 <HAL_GPIO_Init+0x1f4>
 80039f0:	2307      	movs	r3, #7
 80039f2:	e00e      	b.n	8003a12 <HAL_GPIO_Init+0x212>
 80039f4:	2308      	movs	r3, #8
 80039f6:	e00c      	b.n	8003a12 <HAL_GPIO_Init+0x212>
 80039f8:	2306      	movs	r3, #6
 80039fa:	e00a      	b.n	8003a12 <HAL_GPIO_Init+0x212>
 80039fc:	2305      	movs	r3, #5
 80039fe:	e008      	b.n	8003a12 <HAL_GPIO_Init+0x212>
 8003a00:	2304      	movs	r3, #4
 8003a02:	e006      	b.n	8003a12 <HAL_GPIO_Init+0x212>
 8003a04:	2303      	movs	r3, #3
 8003a06:	e004      	b.n	8003a12 <HAL_GPIO_Init+0x212>
 8003a08:	2302      	movs	r3, #2
 8003a0a:	e002      	b.n	8003a12 <HAL_GPIO_Init+0x212>
 8003a0c:	2301      	movs	r3, #1
 8003a0e:	e000      	b.n	8003a12 <HAL_GPIO_Init+0x212>
 8003a10:	2300      	movs	r3, #0
 8003a12:	697a      	ldr	r2, [r7, #20]
 8003a14:	f002 0203 	and.w	r2, r2, #3
 8003a18:	0092      	lsls	r2, r2, #2
 8003a1a:	4093      	lsls	r3, r2
 8003a1c:	693a      	ldr	r2, [r7, #16]
 8003a1e:	4313      	orrs	r3, r2
 8003a20:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003a22:	4937      	ldr	r1, [pc, #220]	@ (8003b00 <HAL_GPIO_Init+0x300>)
 8003a24:	697b      	ldr	r3, [r7, #20]
 8003a26:	089b      	lsrs	r3, r3, #2
 8003a28:	3302      	adds	r3, #2
 8003a2a:	693a      	ldr	r2, [r7, #16]
 8003a2c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003a30:	4b3b      	ldr	r3, [pc, #236]	@ (8003b20 <HAL_GPIO_Init+0x320>)
 8003a32:	689b      	ldr	r3, [r3, #8]
 8003a34:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	43db      	mvns	r3, r3
 8003a3a:	693a      	ldr	r2, [r7, #16]
 8003a3c:	4013      	ands	r3, r2
 8003a3e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003a40:	683b      	ldr	r3, [r7, #0]
 8003a42:	685b      	ldr	r3, [r3, #4]
 8003a44:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d003      	beq.n	8003a54 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8003a4c:	693a      	ldr	r2, [r7, #16]
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	4313      	orrs	r3, r2
 8003a52:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003a54:	4a32      	ldr	r2, [pc, #200]	@ (8003b20 <HAL_GPIO_Init+0x320>)
 8003a56:	693b      	ldr	r3, [r7, #16]
 8003a58:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003a5a:	4b31      	ldr	r3, [pc, #196]	@ (8003b20 <HAL_GPIO_Init+0x320>)
 8003a5c:	68db      	ldr	r3, [r3, #12]
 8003a5e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	43db      	mvns	r3, r3
 8003a64:	693a      	ldr	r2, [r7, #16]
 8003a66:	4013      	ands	r3, r2
 8003a68:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003a6a:	683b      	ldr	r3, [r7, #0]
 8003a6c:	685b      	ldr	r3, [r3, #4]
 8003a6e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d003      	beq.n	8003a7e <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8003a76:	693a      	ldr	r2, [r7, #16]
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	4313      	orrs	r3, r2
 8003a7c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003a7e:	4a28      	ldr	r2, [pc, #160]	@ (8003b20 <HAL_GPIO_Init+0x320>)
 8003a80:	693b      	ldr	r3, [r7, #16]
 8003a82:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003a84:	4b26      	ldr	r3, [pc, #152]	@ (8003b20 <HAL_GPIO_Init+0x320>)
 8003a86:	685b      	ldr	r3, [r3, #4]
 8003a88:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	43db      	mvns	r3, r3
 8003a8e:	693a      	ldr	r2, [r7, #16]
 8003a90:	4013      	ands	r3, r2
 8003a92:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003a94:	683b      	ldr	r3, [r7, #0]
 8003a96:	685b      	ldr	r3, [r3, #4]
 8003a98:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d003      	beq.n	8003aa8 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8003aa0:	693a      	ldr	r2, [r7, #16]
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	4313      	orrs	r3, r2
 8003aa6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003aa8:	4a1d      	ldr	r2, [pc, #116]	@ (8003b20 <HAL_GPIO_Init+0x320>)
 8003aaa:	693b      	ldr	r3, [r7, #16]
 8003aac:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8003aae:	4b1c      	ldr	r3, [pc, #112]	@ (8003b20 <HAL_GPIO_Init+0x320>)
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	43db      	mvns	r3, r3
 8003ab8:	693a      	ldr	r2, [r7, #16]
 8003aba:	4013      	ands	r3, r2
 8003abc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003abe:	683b      	ldr	r3, [r7, #0]
 8003ac0:	685b      	ldr	r3, [r3, #4]
 8003ac2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d003      	beq.n	8003ad2 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8003aca:	693a      	ldr	r2, [r7, #16]
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	4313      	orrs	r3, r2
 8003ad0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003ad2:	4a13      	ldr	r2, [pc, #76]	@ (8003b20 <HAL_GPIO_Init+0x320>)
 8003ad4:	693b      	ldr	r3, [r7, #16]
 8003ad6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003ad8:	697b      	ldr	r3, [r7, #20]
 8003ada:	3301      	adds	r3, #1
 8003adc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003ade:	683b      	ldr	r3, [r7, #0]
 8003ae0:	681a      	ldr	r2, [r3, #0]
 8003ae2:	697b      	ldr	r3, [r7, #20]
 8003ae4:	fa22 f303 	lsr.w	r3, r2, r3
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	f47f ae91 	bne.w	8003810 <HAL_GPIO_Init+0x10>
  }
}
 8003aee:	bf00      	nop
 8003af0:	bf00      	nop
 8003af2:	371c      	adds	r7, #28
 8003af4:	46bd      	mov	sp, r7
 8003af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003afa:	4770      	bx	lr
 8003afc:	40021000 	.word	0x40021000
 8003b00:	40010000 	.word	0x40010000
 8003b04:	48000400 	.word	0x48000400
 8003b08:	48000800 	.word	0x48000800
 8003b0c:	48000c00 	.word	0x48000c00
 8003b10:	48001000 	.word	0x48001000
 8003b14:	48001400 	.word	0x48001400
 8003b18:	48001800 	.word	0x48001800
 8003b1c:	48001c00 	.word	0x48001c00
 8003b20:	40010400 	.word	0x40010400

08003b24 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003b24:	b480      	push	{r7}
 8003b26:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003b28:	4b0d      	ldr	r3, [pc, #52]	@ (8003b60 <HAL_PWREx_GetVoltageRange+0x3c>)
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003b30:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003b34:	d102      	bne.n	8003b3c <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8003b36:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003b3a:	e00b      	b.n	8003b54 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8003b3c:	4b08      	ldr	r3, [pc, #32]	@ (8003b60 <HAL_PWREx_GetVoltageRange+0x3c>)
 8003b3e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003b42:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b46:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003b4a:	d102      	bne.n	8003b52 <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8003b4c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003b50:	e000      	b.n	8003b54 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8003b52:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8003b54:	4618      	mov	r0, r3
 8003b56:	46bd      	mov	sp, r7
 8003b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b5c:	4770      	bx	lr
 8003b5e:	bf00      	nop
 8003b60:	40007000 	.word	0x40007000

08003b64 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003b64:	b480      	push	{r7}
 8003b66:	b085      	sub	sp, #20
 8003b68:	af00      	add	r7, sp, #0
 8003b6a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d141      	bne.n	8003bf6 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003b72:	4b4b      	ldr	r3, [pc, #300]	@ (8003ca0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003b7a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003b7e:	d131      	bne.n	8003be4 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003b80:	4b47      	ldr	r3, [pc, #284]	@ (8003ca0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003b82:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003b86:	4a46      	ldr	r2, [pc, #280]	@ (8003ca0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003b88:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003b8c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003b90:	4b43      	ldr	r3, [pc, #268]	@ (8003ca0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003b98:	4a41      	ldr	r2, [pc, #260]	@ (8003ca0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003b9a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003b9e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8003ba0:	4b40      	ldr	r3, [pc, #256]	@ (8003ca4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	2232      	movs	r2, #50	@ 0x32
 8003ba6:	fb02 f303 	mul.w	r3, r2, r3
 8003baa:	4a3f      	ldr	r2, [pc, #252]	@ (8003ca8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003bac:	fba2 2303 	umull	r2, r3, r2, r3
 8003bb0:	0c9b      	lsrs	r3, r3, #18
 8003bb2:	3301      	adds	r3, #1
 8003bb4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003bb6:	e002      	b.n	8003bbe <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	3b01      	subs	r3, #1
 8003bbc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003bbe:	4b38      	ldr	r3, [pc, #224]	@ (8003ca0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003bc0:	695b      	ldr	r3, [r3, #20]
 8003bc2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003bc6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003bca:	d102      	bne.n	8003bd2 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d1f2      	bne.n	8003bb8 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003bd2:	4b33      	ldr	r3, [pc, #204]	@ (8003ca0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003bd4:	695b      	ldr	r3, [r3, #20]
 8003bd6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003bda:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003bde:	d158      	bne.n	8003c92 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003be0:	2303      	movs	r3, #3
 8003be2:	e057      	b.n	8003c94 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003be4:	4b2e      	ldr	r3, [pc, #184]	@ (8003ca0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003be6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003bea:	4a2d      	ldr	r2, [pc, #180]	@ (8003ca0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003bec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003bf0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003bf4:	e04d      	b.n	8003c92 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003bfc:	d141      	bne.n	8003c82 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003bfe:	4b28      	ldr	r3, [pc, #160]	@ (8003ca0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003c06:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003c0a:	d131      	bne.n	8003c70 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003c0c:	4b24      	ldr	r3, [pc, #144]	@ (8003ca0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c0e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003c12:	4a23      	ldr	r2, [pc, #140]	@ (8003ca0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c14:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003c18:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003c1c:	4b20      	ldr	r3, [pc, #128]	@ (8003ca0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003c24:	4a1e      	ldr	r2, [pc, #120]	@ (8003ca0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c26:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003c2a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8003c2c:	4b1d      	ldr	r3, [pc, #116]	@ (8003ca4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	2232      	movs	r2, #50	@ 0x32
 8003c32:	fb02 f303 	mul.w	r3, r2, r3
 8003c36:	4a1c      	ldr	r2, [pc, #112]	@ (8003ca8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003c38:	fba2 2303 	umull	r2, r3, r2, r3
 8003c3c:	0c9b      	lsrs	r3, r3, #18
 8003c3e:	3301      	adds	r3, #1
 8003c40:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003c42:	e002      	b.n	8003c4a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	3b01      	subs	r3, #1
 8003c48:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003c4a:	4b15      	ldr	r3, [pc, #84]	@ (8003ca0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c4c:	695b      	ldr	r3, [r3, #20]
 8003c4e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c52:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003c56:	d102      	bne.n	8003c5e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d1f2      	bne.n	8003c44 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003c5e:	4b10      	ldr	r3, [pc, #64]	@ (8003ca0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c60:	695b      	ldr	r3, [r3, #20]
 8003c62:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c66:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003c6a:	d112      	bne.n	8003c92 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003c6c:	2303      	movs	r3, #3
 8003c6e:	e011      	b.n	8003c94 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003c70:	4b0b      	ldr	r3, [pc, #44]	@ (8003ca0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c72:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003c76:	4a0a      	ldr	r2, [pc, #40]	@ (8003ca0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c78:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003c7c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003c80:	e007      	b.n	8003c92 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003c82:	4b07      	ldr	r3, [pc, #28]	@ (8003ca0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003c8a:	4a05      	ldr	r2, [pc, #20]	@ (8003ca0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c8c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003c90:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003c92:	2300      	movs	r3, #0
}
 8003c94:	4618      	mov	r0, r3
 8003c96:	3714      	adds	r7, #20
 8003c98:	46bd      	mov	sp, r7
 8003c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c9e:	4770      	bx	lr
 8003ca0:	40007000 	.word	0x40007000
 8003ca4:	20000000 	.word	0x20000000
 8003ca8:	431bde83 	.word	0x431bde83

08003cac <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003cac:	b580      	push	{r7, lr}
 8003cae:	b088      	sub	sp, #32
 8003cb0:	af00      	add	r7, sp, #0
 8003cb2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d102      	bne.n	8003cc0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003cba:	2301      	movs	r3, #1
 8003cbc:	f000 bc08 	b.w	80044d0 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003cc0:	4b96      	ldr	r3, [pc, #600]	@ (8003f1c <HAL_RCC_OscConfig+0x270>)
 8003cc2:	689b      	ldr	r3, [r3, #8]
 8003cc4:	f003 030c 	and.w	r3, r3, #12
 8003cc8:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003cca:	4b94      	ldr	r3, [pc, #592]	@ (8003f1c <HAL_RCC_OscConfig+0x270>)
 8003ccc:	68db      	ldr	r3, [r3, #12]
 8003cce:	f003 0303 	and.w	r3, r3, #3
 8003cd2:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	f003 0310 	and.w	r3, r3, #16
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	f000 80e4 	beq.w	8003eaa <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003ce2:	69bb      	ldr	r3, [r7, #24]
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d007      	beq.n	8003cf8 <HAL_RCC_OscConfig+0x4c>
 8003ce8:	69bb      	ldr	r3, [r7, #24]
 8003cea:	2b0c      	cmp	r3, #12
 8003cec:	f040 808b 	bne.w	8003e06 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003cf0:	697b      	ldr	r3, [r7, #20]
 8003cf2:	2b01      	cmp	r3, #1
 8003cf4:	f040 8087 	bne.w	8003e06 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003cf8:	4b88      	ldr	r3, [pc, #544]	@ (8003f1c <HAL_RCC_OscConfig+0x270>)
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	f003 0302 	and.w	r3, r3, #2
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d005      	beq.n	8003d10 <HAL_RCC_OscConfig+0x64>
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	699b      	ldr	r3, [r3, #24]
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d101      	bne.n	8003d10 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8003d0c:	2301      	movs	r3, #1
 8003d0e:	e3df      	b.n	80044d0 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	6a1a      	ldr	r2, [r3, #32]
 8003d14:	4b81      	ldr	r3, [pc, #516]	@ (8003f1c <HAL_RCC_OscConfig+0x270>)
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	f003 0308 	and.w	r3, r3, #8
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d004      	beq.n	8003d2a <HAL_RCC_OscConfig+0x7e>
 8003d20:	4b7e      	ldr	r3, [pc, #504]	@ (8003f1c <HAL_RCC_OscConfig+0x270>)
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003d28:	e005      	b.n	8003d36 <HAL_RCC_OscConfig+0x8a>
 8003d2a:	4b7c      	ldr	r3, [pc, #496]	@ (8003f1c <HAL_RCC_OscConfig+0x270>)
 8003d2c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003d30:	091b      	lsrs	r3, r3, #4
 8003d32:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003d36:	4293      	cmp	r3, r2
 8003d38:	d223      	bcs.n	8003d82 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	6a1b      	ldr	r3, [r3, #32]
 8003d3e:	4618      	mov	r0, r3
 8003d40:	f000 fdcc 	bl	80048dc <RCC_SetFlashLatencyFromMSIRange>
 8003d44:	4603      	mov	r3, r0
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d001      	beq.n	8003d4e <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8003d4a:	2301      	movs	r3, #1
 8003d4c:	e3c0      	b.n	80044d0 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003d4e:	4b73      	ldr	r3, [pc, #460]	@ (8003f1c <HAL_RCC_OscConfig+0x270>)
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	4a72      	ldr	r2, [pc, #456]	@ (8003f1c <HAL_RCC_OscConfig+0x270>)
 8003d54:	f043 0308 	orr.w	r3, r3, #8
 8003d58:	6013      	str	r3, [r2, #0]
 8003d5a:	4b70      	ldr	r3, [pc, #448]	@ (8003f1c <HAL_RCC_OscConfig+0x270>)
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	6a1b      	ldr	r3, [r3, #32]
 8003d66:	496d      	ldr	r1, [pc, #436]	@ (8003f1c <HAL_RCC_OscConfig+0x270>)
 8003d68:	4313      	orrs	r3, r2
 8003d6a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003d6c:	4b6b      	ldr	r3, [pc, #428]	@ (8003f1c <HAL_RCC_OscConfig+0x270>)
 8003d6e:	685b      	ldr	r3, [r3, #4]
 8003d70:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	69db      	ldr	r3, [r3, #28]
 8003d78:	021b      	lsls	r3, r3, #8
 8003d7a:	4968      	ldr	r1, [pc, #416]	@ (8003f1c <HAL_RCC_OscConfig+0x270>)
 8003d7c:	4313      	orrs	r3, r2
 8003d7e:	604b      	str	r3, [r1, #4]
 8003d80:	e025      	b.n	8003dce <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003d82:	4b66      	ldr	r3, [pc, #408]	@ (8003f1c <HAL_RCC_OscConfig+0x270>)
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	4a65      	ldr	r2, [pc, #404]	@ (8003f1c <HAL_RCC_OscConfig+0x270>)
 8003d88:	f043 0308 	orr.w	r3, r3, #8
 8003d8c:	6013      	str	r3, [r2, #0]
 8003d8e:	4b63      	ldr	r3, [pc, #396]	@ (8003f1c <HAL_RCC_OscConfig+0x270>)
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	6a1b      	ldr	r3, [r3, #32]
 8003d9a:	4960      	ldr	r1, [pc, #384]	@ (8003f1c <HAL_RCC_OscConfig+0x270>)
 8003d9c:	4313      	orrs	r3, r2
 8003d9e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003da0:	4b5e      	ldr	r3, [pc, #376]	@ (8003f1c <HAL_RCC_OscConfig+0x270>)
 8003da2:	685b      	ldr	r3, [r3, #4]
 8003da4:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	69db      	ldr	r3, [r3, #28]
 8003dac:	021b      	lsls	r3, r3, #8
 8003dae:	495b      	ldr	r1, [pc, #364]	@ (8003f1c <HAL_RCC_OscConfig+0x270>)
 8003db0:	4313      	orrs	r3, r2
 8003db2:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003db4:	69bb      	ldr	r3, [r7, #24]
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d109      	bne.n	8003dce <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	6a1b      	ldr	r3, [r3, #32]
 8003dbe:	4618      	mov	r0, r3
 8003dc0:	f000 fd8c 	bl	80048dc <RCC_SetFlashLatencyFromMSIRange>
 8003dc4:	4603      	mov	r3, r0
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d001      	beq.n	8003dce <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8003dca:	2301      	movs	r3, #1
 8003dcc:	e380      	b.n	80044d0 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003dce:	f000 fcc1 	bl	8004754 <HAL_RCC_GetSysClockFreq>
 8003dd2:	4602      	mov	r2, r0
 8003dd4:	4b51      	ldr	r3, [pc, #324]	@ (8003f1c <HAL_RCC_OscConfig+0x270>)
 8003dd6:	689b      	ldr	r3, [r3, #8]
 8003dd8:	091b      	lsrs	r3, r3, #4
 8003dda:	f003 030f 	and.w	r3, r3, #15
 8003dde:	4950      	ldr	r1, [pc, #320]	@ (8003f20 <HAL_RCC_OscConfig+0x274>)
 8003de0:	5ccb      	ldrb	r3, [r1, r3]
 8003de2:	f003 031f 	and.w	r3, r3, #31
 8003de6:	fa22 f303 	lsr.w	r3, r2, r3
 8003dea:	4a4e      	ldr	r2, [pc, #312]	@ (8003f24 <HAL_RCC_OscConfig+0x278>)
 8003dec:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003dee:	4b4e      	ldr	r3, [pc, #312]	@ (8003f28 <HAL_RCC_OscConfig+0x27c>)
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	4618      	mov	r0, r3
 8003df4:	f7fd fa8a 	bl	800130c <HAL_InitTick>
 8003df8:	4603      	mov	r3, r0
 8003dfa:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003dfc:	7bfb      	ldrb	r3, [r7, #15]
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d052      	beq.n	8003ea8 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8003e02:	7bfb      	ldrb	r3, [r7, #15]
 8003e04:	e364      	b.n	80044d0 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	699b      	ldr	r3, [r3, #24]
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d032      	beq.n	8003e74 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003e0e:	4b43      	ldr	r3, [pc, #268]	@ (8003f1c <HAL_RCC_OscConfig+0x270>)
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	4a42      	ldr	r2, [pc, #264]	@ (8003f1c <HAL_RCC_OscConfig+0x270>)
 8003e14:	f043 0301 	orr.w	r3, r3, #1
 8003e18:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003e1a:	f7fd fac7 	bl	80013ac <HAL_GetTick>
 8003e1e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003e20:	e008      	b.n	8003e34 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003e22:	f7fd fac3 	bl	80013ac <HAL_GetTick>
 8003e26:	4602      	mov	r2, r0
 8003e28:	693b      	ldr	r3, [r7, #16]
 8003e2a:	1ad3      	subs	r3, r2, r3
 8003e2c:	2b02      	cmp	r3, #2
 8003e2e:	d901      	bls.n	8003e34 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8003e30:	2303      	movs	r3, #3
 8003e32:	e34d      	b.n	80044d0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003e34:	4b39      	ldr	r3, [pc, #228]	@ (8003f1c <HAL_RCC_OscConfig+0x270>)
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	f003 0302 	and.w	r3, r3, #2
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d0f0      	beq.n	8003e22 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003e40:	4b36      	ldr	r3, [pc, #216]	@ (8003f1c <HAL_RCC_OscConfig+0x270>)
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	4a35      	ldr	r2, [pc, #212]	@ (8003f1c <HAL_RCC_OscConfig+0x270>)
 8003e46:	f043 0308 	orr.w	r3, r3, #8
 8003e4a:	6013      	str	r3, [r2, #0]
 8003e4c:	4b33      	ldr	r3, [pc, #204]	@ (8003f1c <HAL_RCC_OscConfig+0x270>)
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	6a1b      	ldr	r3, [r3, #32]
 8003e58:	4930      	ldr	r1, [pc, #192]	@ (8003f1c <HAL_RCC_OscConfig+0x270>)
 8003e5a:	4313      	orrs	r3, r2
 8003e5c:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003e5e:	4b2f      	ldr	r3, [pc, #188]	@ (8003f1c <HAL_RCC_OscConfig+0x270>)
 8003e60:	685b      	ldr	r3, [r3, #4]
 8003e62:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	69db      	ldr	r3, [r3, #28]
 8003e6a:	021b      	lsls	r3, r3, #8
 8003e6c:	492b      	ldr	r1, [pc, #172]	@ (8003f1c <HAL_RCC_OscConfig+0x270>)
 8003e6e:	4313      	orrs	r3, r2
 8003e70:	604b      	str	r3, [r1, #4]
 8003e72:	e01a      	b.n	8003eaa <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003e74:	4b29      	ldr	r3, [pc, #164]	@ (8003f1c <HAL_RCC_OscConfig+0x270>)
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	4a28      	ldr	r2, [pc, #160]	@ (8003f1c <HAL_RCC_OscConfig+0x270>)
 8003e7a:	f023 0301 	bic.w	r3, r3, #1
 8003e7e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003e80:	f7fd fa94 	bl	80013ac <HAL_GetTick>
 8003e84:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003e86:	e008      	b.n	8003e9a <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003e88:	f7fd fa90 	bl	80013ac <HAL_GetTick>
 8003e8c:	4602      	mov	r2, r0
 8003e8e:	693b      	ldr	r3, [r7, #16]
 8003e90:	1ad3      	subs	r3, r2, r3
 8003e92:	2b02      	cmp	r3, #2
 8003e94:	d901      	bls.n	8003e9a <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8003e96:	2303      	movs	r3, #3
 8003e98:	e31a      	b.n	80044d0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003e9a:	4b20      	ldr	r3, [pc, #128]	@ (8003f1c <HAL_RCC_OscConfig+0x270>)
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	f003 0302 	and.w	r3, r3, #2
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d1f0      	bne.n	8003e88 <HAL_RCC_OscConfig+0x1dc>
 8003ea6:	e000      	b.n	8003eaa <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003ea8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	f003 0301 	and.w	r3, r3, #1
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d073      	beq.n	8003f9e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003eb6:	69bb      	ldr	r3, [r7, #24]
 8003eb8:	2b08      	cmp	r3, #8
 8003eba:	d005      	beq.n	8003ec8 <HAL_RCC_OscConfig+0x21c>
 8003ebc:	69bb      	ldr	r3, [r7, #24]
 8003ebe:	2b0c      	cmp	r3, #12
 8003ec0:	d10e      	bne.n	8003ee0 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003ec2:	697b      	ldr	r3, [r7, #20]
 8003ec4:	2b03      	cmp	r3, #3
 8003ec6:	d10b      	bne.n	8003ee0 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ec8:	4b14      	ldr	r3, [pc, #80]	@ (8003f1c <HAL_RCC_OscConfig+0x270>)
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d063      	beq.n	8003f9c <HAL_RCC_OscConfig+0x2f0>
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	685b      	ldr	r3, [r3, #4]
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d15f      	bne.n	8003f9c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003edc:	2301      	movs	r3, #1
 8003ede:	e2f7      	b.n	80044d0 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	685b      	ldr	r3, [r3, #4]
 8003ee4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003ee8:	d106      	bne.n	8003ef8 <HAL_RCC_OscConfig+0x24c>
 8003eea:	4b0c      	ldr	r3, [pc, #48]	@ (8003f1c <HAL_RCC_OscConfig+0x270>)
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	4a0b      	ldr	r2, [pc, #44]	@ (8003f1c <HAL_RCC_OscConfig+0x270>)
 8003ef0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003ef4:	6013      	str	r3, [r2, #0]
 8003ef6:	e025      	b.n	8003f44 <HAL_RCC_OscConfig+0x298>
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	685b      	ldr	r3, [r3, #4]
 8003efc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003f00:	d114      	bne.n	8003f2c <HAL_RCC_OscConfig+0x280>
 8003f02:	4b06      	ldr	r3, [pc, #24]	@ (8003f1c <HAL_RCC_OscConfig+0x270>)
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	4a05      	ldr	r2, [pc, #20]	@ (8003f1c <HAL_RCC_OscConfig+0x270>)
 8003f08:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003f0c:	6013      	str	r3, [r2, #0]
 8003f0e:	4b03      	ldr	r3, [pc, #12]	@ (8003f1c <HAL_RCC_OscConfig+0x270>)
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	4a02      	ldr	r2, [pc, #8]	@ (8003f1c <HAL_RCC_OscConfig+0x270>)
 8003f14:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003f18:	6013      	str	r3, [r2, #0]
 8003f1a:	e013      	b.n	8003f44 <HAL_RCC_OscConfig+0x298>
 8003f1c:	40021000 	.word	0x40021000
 8003f20:	0800753c 	.word	0x0800753c
 8003f24:	20000000 	.word	0x20000000
 8003f28:	20000004 	.word	0x20000004
 8003f2c:	4ba0      	ldr	r3, [pc, #640]	@ (80041b0 <HAL_RCC_OscConfig+0x504>)
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	4a9f      	ldr	r2, [pc, #636]	@ (80041b0 <HAL_RCC_OscConfig+0x504>)
 8003f32:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003f36:	6013      	str	r3, [r2, #0]
 8003f38:	4b9d      	ldr	r3, [pc, #628]	@ (80041b0 <HAL_RCC_OscConfig+0x504>)
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	4a9c      	ldr	r2, [pc, #624]	@ (80041b0 <HAL_RCC_OscConfig+0x504>)
 8003f3e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003f42:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	685b      	ldr	r3, [r3, #4]
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d013      	beq.n	8003f74 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f4c:	f7fd fa2e 	bl	80013ac <HAL_GetTick>
 8003f50:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003f52:	e008      	b.n	8003f66 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003f54:	f7fd fa2a 	bl	80013ac <HAL_GetTick>
 8003f58:	4602      	mov	r2, r0
 8003f5a:	693b      	ldr	r3, [r7, #16]
 8003f5c:	1ad3      	subs	r3, r2, r3
 8003f5e:	2b64      	cmp	r3, #100	@ 0x64
 8003f60:	d901      	bls.n	8003f66 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003f62:	2303      	movs	r3, #3
 8003f64:	e2b4      	b.n	80044d0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003f66:	4b92      	ldr	r3, [pc, #584]	@ (80041b0 <HAL_RCC_OscConfig+0x504>)
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d0f0      	beq.n	8003f54 <HAL_RCC_OscConfig+0x2a8>
 8003f72:	e014      	b.n	8003f9e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f74:	f7fd fa1a 	bl	80013ac <HAL_GetTick>
 8003f78:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003f7a:	e008      	b.n	8003f8e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003f7c:	f7fd fa16 	bl	80013ac <HAL_GetTick>
 8003f80:	4602      	mov	r2, r0
 8003f82:	693b      	ldr	r3, [r7, #16]
 8003f84:	1ad3      	subs	r3, r2, r3
 8003f86:	2b64      	cmp	r3, #100	@ 0x64
 8003f88:	d901      	bls.n	8003f8e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003f8a:	2303      	movs	r3, #3
 8003f8c:	e2a0      	b.n	80044d0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003f8e:	4b88      	ldr	r3, [pc, #544]	@ (80041b0 <HAL_RCC_OscConfig+0x504>)
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d1f0      	bne.n	8003f7c <HAL_RCC_OscConfig+0x2d0>
 8003f9a:	e000      	b.n	8003f9e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f9c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	f003 0302 	and.w	r3, r3, #2
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d060      	beq.n	800406c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003faa:	69bb      	ldr	r3, [r7, #24]
 8003fac:	2b04      	cmp	r3, #4
 8003fae:	d005      	beq.n	8003fbc <HAL_RCC_OscConfig+0x310>
 8003fb0:	69bb      	ldr	r3, [r7, #24]
 8003fb2:	2b0c      	cmp	r3, #12
 8003fb4:	d119      	bne.n	8003fea <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003fb6:	697b      	ldr	r3, [r7, #20]
 8003fb8:	2b02      	cmp	r3, #2
 8003fba:	d116      	bne.n	8003fea <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003fbc:	4b7c      	ldr	r3, [pc, #496]	@ (80041b0 <HAL_RCC_OscConfig+0x504>)
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d005      	beq.n	8003fd4 <HAL_RCC_OscConfig+0x328>
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	68db      	ldr	r3, [r3, #12]
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d101      	bne.n	8003fd4 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003fd0:	2301      	movs	r3, #1
 8003fd2:	e27d      	b.n	80044d0 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003fd4:	4b76      	ldr	r3, [pc, #472]	@ (80041b0 <HAL_RCC_OscConfig+0x504>)
 8003fd6:	685b      	ldr	r3, [r3, #4]
 8003fd8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	691b      	ldr	r3, [r3, #16]
 8003fe0:	061b      	lsls	r3, r3, #24
 8003fe2:	4973      	ldr	r1, [pc, #460]	@ (80041b0 <HAL_RCC_OscConfig+0x504>)
 8003fe4:	4313      	orrs	r3, r2
 8003fe6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003fe8:	e040      	b.n	800406c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	68db      	ldr	r3, [r3, #12]
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d023      	beq.n	800403a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003ff2:	4b6f      	ldr	r3, [pc, #444]	@ (80041b0 <HAL_RCC_OscConfig+0x504>)
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	4a6e      	ldr	r2, [pc, #440]	@ (80041b0 <HAL_RCC_OscConfig+0x504>)
 8003ff8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003ffc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ffe:	f7fd f9d5 	bl	80013ac <HAL_GetTick>
 8004002:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004004:	e008      	b.n	8004018 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004006:	f7fd f9d1 	bl	80013ac <HAL_GetTick>
 800400a:	4602      	mov	r2, r0
 800400c:	693b      	ldr	r3, [r7, #16]
 800400e:	1ad3      	subs	r3, r2, r3
 8004010:	2b02      	cmp	r3, #2
 8004012:	d901      	bls.n	8004018 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8004014:	2303      	movs	r3, #3
 8004016:	e25b      	b.n	80044d0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004018:	4b65      	ldr	r3, [pc, #404]	@ (80041b0 <HAL_RCC_OscConfig+0x504>)
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004020:	2b00      	cmp	r3, #0
 8004022:	d0f0      	beq.n	8004006 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004024:	4b62      	ldr	r3, [pc, #392]	@ (80041b0 <HAL_RCC_OscConfig+0x504>)
 8004026:	685b      	ldr	r3, [r3, #4]
 8004028:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	691b      	ldr	r3, [r3, #16]
 8004030:	061b      	lsls	r3, r3, #24
 8004032:	495f      	ldr	r1, [pc, #380]	@ (80041b0 <HAL_RCC_OscConfig+0x504>)
 8004034:	4313      	orrs	r3, r2
 8004036:	604b      	str	r3, [r1, #4]
 8004038:	e018      	b.n	800406c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800403a:	4b5d      	ldr	r3, [pc, #372]	@ (80041b0 <HAL_RCC_OscConfig+0x504>)
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	4a5c      	ldr	r2, [pc, #368]	@ (80041b0 <HAL_RCC_OscConfig+0x504>)
 8004040:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004044:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004046:	f7fd f9b1 	bl	80013ac <HAL_GetTick>
 800404a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800404c:	e008      	b.n	8004060 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800404e:	f7fd f9ad 	bl	80013ac <HAL_GetTick>
 8004052:	4602      	mov	r2, r0
 8004054:	693b      	ldr	r3, [r7, #16]
 8004056:	1ad3      	subs	r3, r2, r3
 8004058:	2b02      	cmp	r3, #2
 800405a:	d901      	bls.n	8004060 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800405c:	2303      	movs	r3, #3
 800405e:	e237      	b.n	80044d0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004060:	4b53      	ldr	r3, [pc, #332]	@ (80041b0 <HAL_RCC_OscConfig+0x504>)
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004068:	2b00      	cmp	r3, #0
 800406a:	d1f0      	bne.n	800404e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	f003 0308 	and.w	r3, r3, #8
 8004074:	2b00      	cmp	r3, #0
 8004076:	d03c      	beq.n	80040f2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	695b      	ldr	r3, [r3, #20]
 800407c:	2b00      	cmp	r3, #0
 800407e:	d01c      	beq.n	80040ba <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004080:	4b4b      	ldr	r3, [pc, #300]	@ (80041b0 <HAL_RCC_OscConfig+0x504>)
 8004082:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004086:	4a4a      	ldr	r2, [pc, #296]	@ (80041b0 <HAL_RCC_OscConfig+0x504>)
 8004088:	f043 0301 	orr.w	r3, r3, #1
 800408c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004090:	f7fd f98c 	bl	80013ac <HAL_GetTick>
 8004094:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004096:	e008      	b.n	80040aa <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004098:	f7fd f988 	bl	80013ac <HAL_GetTick>
 800409c:	4602      	mov	r2, r0
 800409e:	693b      	ldr	r3, [r7, #16]
 80040a0:	1ad3      	subs	r3, r2, r3
 80040a2:	2b02      	cmp	r3, #2
 80040a4:	d901      	bls.n	80040aa <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80040a6:	2303      	movs	r3, #3
 80040a8:	e212      	b.n	80044d0 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80040aa:	4b41      	ldr	r3, [pc, #260]	@ (80041b0 <HAL_RCC_OscConfig+0x504>)
 80040ac:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80040b0:	f003 0302 	and.w	r3, r3, #2
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d0ef      	beq.n	8004098 <HAL_RCC_OscConfig+0x3ec>
 80040b8:	e01b      	b.n	80040f2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80040ba:	4b3d      	ldr	r3, [pc, #244]	@ (80041b0 <HAL_RCC_OscConfig+0x504>)
 80040bc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80040c0:	4a3b      	ldr	r2, [pc, #236]	@ (80041b0 <HAL_RCC_OscConfig+0x504>)
 80040c2:	f023 0301 	bic.w	r3, r3, #1
 80040c6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80040ca:	f7fd f96f 	bl	80013ac <HAL_GetTick>
 80040ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80040d0:	e008      	b.n	80040e4 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80040d2:	f7fd f96b 	bl	80013ac <HAL_GetTick>
 80040d6:	4602      	mov	r2, r0
 80040d8:	693b      	ldr	r3, [r7, #16]
 80040da:	1ad3      	subs	r3, r2, r3
 80040dc:	2b02      	cmp	r3, #2
 80040de:	d901      	bls.n	80040e4 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80040e0:	2303      	movs	r3, #3
 80040e2:	e1f5      	b.n	80044d0 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80040e4:	4b32      	ldr	r3, [pc, #200]	@ (80041b0 <HAL_RCC_OscConfig+0x504>)
 80040e6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80040ea:	f003 0302 	and.w	r3, r3, #2
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d1ef      	bne.n	80040d2 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	f003 0304 	and.w	r3, r3, #4
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	f000 80a6 	beq.w	800424c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004100:	2300      	movs	r3, #0
 8004102:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004104:	4b2a      	ldr	r3, [pc, #168]	@ (80041b0 <HAL_RCC_OscConfig+0x504>)
 8004106:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004108:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800410c:	2b00      	cmp	r3, #0
 800410e:	d10d      	bne.n	800412c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004110:	4b27      	ldr	r3, [pc, #156]	@ (80041b0 <HAL_RCC_OscConfig+0x504>)
 8004112:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004114:	4a26      	ldr	r2, [pc, #152]	@ (80041b0 <HAL_RCC_OscConfig+0x504>)
 8004116:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800411a:	6593      	str	r3, [r2, #88]	@ 0x58
 800411c:	4b24      	ldr	r3, [pc, #144]	@ (80041b0 <HAL_RCC_OscConfig+0x504>)
 800411e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004120:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004124:	60bb      	str	r3, [r7, #8]
 8004126:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004128:	2301      	movs	r3, #1
 800412a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800412c:	4b21      	ldr	r3, [pc, #132]	@ (80041b4 <HAL_RCC_OscConfig+0x508>)
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004134:	2b00      	cmp	r3, #0
 8004136:	d118      	bne.n	800416a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004138:	4b1e      	ldr	r3, [pc, #120]	@ (80041b4 <HAL_RCC_OscConfig+0x508>)
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	4a1d      	ldr	r2, [pc, #116]	@ (80041b4 <HAL_RCC_OscConfig+0x508>)
 800413e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004142:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004144:	f7fd f932 	bl	80013ac <HAL_GetTick>
 8004148:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800414a:	e008      	b.n	800415e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800414c:	f7fd f92e 	bl	80013ac <HAL_GetTick>
 8004150:	4602      	mov	r2, r0
 8004152:	693b      	ldr	r3, [r7, #16]
 8004154:	1ad3      	subs	r3, r2, r3
 8004156:	2b02      	cmp	r3, #2
 8004158:	d901      	bls.n	800415e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800415a:	2303      	movs	r3, #3
 800415c:	e1b8      	b.n	80044d0 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800415e:	4b15      	ldr	r3, [pc, #84]	@ (80041b4 <HAL_RCC_OscConfig+0x508>)
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004166:	2b00      	cmp	r3, #0
 8004168:	d0f0      	beq.n	800414c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	689b      	ldr	r3, [r3, #8]
 800416e:	2b01      	cmp	r3, #1
 8004170:	d108      	bne.n	8004184 <HAL_RCC_OscConfig+0x4d8>
 8004172:	4b0f      	ldr	r3, [pc, #60]	@ (80041b0 <HAL_RCC_OscConfig+0x504>)
 8004174:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004178:	4a0d      	ldr	r2, [pc, #52]	@ (80041b0 <HAL_RCC_OscConfig+0x504>)
 800417a:	f043 0301 	orr.w	r3, r3, #1
 800417e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004182:	e029      	b.n	80041d8 <HAL_RCC_OscConfig+0x52c>
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	689b      	ldr	r3, [r3, #8]
 8004188:	2b05      	cmp	r3, #5
 800418a:	d115      	bne.n	80041b8 <HAL_RCC_OscConfig+0x50c>
 800418c:	4b08      	ldr	r3, [pc, #32]	@ (80041b0 <HAL_RCC_OscConfig+0x504>)
 800418e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004192:	4a07      	ldr	r2, [pc, #28]	@ (80041b0 <HAL_RCC_OscConfig+0x504>)
 8004194:	f043 0304 	orr.w	r3, r3, #4
 8004198:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800419c:	4b04      	ldr	r3, [pc, #16]	@ (80041b0 <HAL_RCC_OscConfig+0x504>)
 800419e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80041a2:	4a03      	ldr	r2, [pc, #12]	@ (80041b0 <HAL_RCC_OscConfig+0x504>)
 80041a4:	f043 0301 	orr.w	r3, r3, #1
 80041a8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80041ac:	e014      	b.n	80041d8 <HAL_RCC_OscConfig+0x52c>
 80041ae:	bf00      	nop
 80041b0:	40021000 	.word	0x40021000
 80041b4:	40007000 	.word	0x40007000
 80041b8:	4b9d      	ldr	r3, [pc, #628]	@ (8004430 <HAL_RCC_OscConfig+0x784>)
 80041ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80041be:	4a9c      	ldr	r2, [pc, #624]	@ (8004430 <HAL_RCC_OscConfig+0x784>)
 80041c0:	f023 0301 	bic.w	r3, r3, #1
 80041c4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80041c8:	4b99      	ldr	r3, [pc, #612]	@ (8004430 <HAL_RCC_OscConfig+0x784>)
 80041ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80041ce:	4a98      	ldr	r2, [pc, #608]	@ (8004430 <HAL_RCC_OscConfig+0x784>)
 80041d0:	f023 0304 	bic.w	r3, r3, #4
 80041d4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	689b      	ldr	r3, [r3, #8]
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d016      	beq.n	800420e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80041e0:	f7fd f8e4 	bl	80013ac <HAL_GetTick>
 80041e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80041e6:	e00a      	b.n	80041fe <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80041e8:	f7fd f8e0 	bl	80013ac <HAL_GetTick>
 80041ec:	4602      	mov	r2, r0
 80041ee:	693b      	ldr	r3, [r7, #16]
 80041f0:	1ad3      	subs	r3, r2, r3
 80041f2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80041f6:	4293      	cmp	r3, r2
 80041f8:	d901      	bls.n	80041fe <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80041fa:	2303      	movs	r3, #3
 80041fc:	e168      	b.n	80044d0 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80041fe:	4b8c      	ldr	r3, [pc, #560]	@ (8004430 <HAL_RCC_OscConfig+0x784>)
 8004200:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004204:	f003 0302 	and.w	r3, r3, #2
 8004208:	2b00      	cmp	r3, #0
 800420a:	d0ed      	beq.n	80041e8 <HAL_RCC_OscConfig+0x53c>
 800420c:	e015      	b.n	800423a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800420e:	f7fd f8cd 	bl	80013ac <HAL_GetTick>
 8004212:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004214:	e00a      	b.n	800422c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004216:	f7fd f8c9 	bl	80013ac <HAL_GetTick>
 800421a:	4602      	mov	r2, r0
 800421c:	693b      	ldr	r3, [r7, #16]
 800421e:	1ad3      	subs	r3, r2, r3
 8004220:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004224:	4293      	cmp	r3, r2
 8004226:	d901      	bls.n	800422c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004228:	2303      	movs	r3, #3
 800422a:	e151      	b.n	80044d0 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800422c:	4b80      	ldr	r3, [pc, #512]	@ (8004430 <HAL_RCC_OscConfig+0x784>)
 800422e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004232:	f003 0302 	and.w	r3, r3, #2
 8004236:	2b00      	cmp	r3, #0
 8004238:	d1ed      	bne.n	8004216 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800423a:	7ffb      	ldrb	r3, [r7, #31]
 800423c:	2b01      	cmp	r3, #1
 800423e:	d105      	bne.n	800424c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004240:	4b7b      	ldr	r3, [pc, #492]	@ (8004430 <HAL_RCC_OscConfig+0x784>)
 8004242:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004244:	4a7a      	ldr	r2, [pc, #488]	@ (8004430 <HAL_RCC_OscConfig+0x784>)
 8004246:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800424a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	f003 0320 	and.w	r3, r3, #32
 8004254:	2b00      	cmp	r3, #0
 8004256:	d03c      	beq.n	80042d2 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800425c:	2b00      	cmp	r3, #0
 800425e:	d01c      	beq.n	800429a <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004260:	4b73      	ldr	r3, [pc, #460]	@ (8004430 <HAL_RCC_OscConfig+0x784>)
 8004262:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004266:	4a72      	ldr	r2, [pc, #456]	@ (8004430 <HAL_RCC_OscConfig+0x784>)
 8004268:	f043 0301 	orr.w	r3, r3, #1
 800426c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004270:	f7fd f89c 	bl	80013ac <HAL_GetTick>
 8004274:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004276:	e008      	b.n	800428a <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004278:	f7fd f898 	bl	80013ac <HAL_GetTick>
 800427c:	4602      	mov	r2, r0
 800427e:	693b      	ldr	r3, [r7, #16]
 8004280:	1ad3      	subs	r3, r2, r3
 8004282:	2b02      	cmp	r3, #2
 8004284:	d901      	bls.n	800428a <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8004286:	2303      	movs	r3, #3
 8004288:	e122      	b.n	80044d0 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800428a:	4b69      	ldr	r3, [pc, #420]	@ (8004430 <HAL_RCC_OscConfig+0x784>)
 800428c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004290:	f003 0302 	and.w	r3, r3, #2
 8004294:	2b00      	cmp	r3, #0
 8004296:	d0ef      	beq.n	8004278 <HAL_RCC_OscConfig+0x5cc>
 8004298:	e01b      	b.n	80042d2 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800429a:	4b65      	ldr	r3, [pc, #404]	@ (8004430 <HAL_RCC_OscConfig+0x784>)
 800429c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80042a0:	4a63      	ldr	r2, [pc, #396]	@ (8004430 <HAL_RCC_OscConfig+0x784>)
 80042a2:	f023 0301 	bic.w	r3, r3, #1
 80042a6:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80042aa:	f7fd f87f 	bl	80013ac <HAL_GetTick>
 80042ae:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80042b0:	e008      	b.n	80042c4 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80042b2:	f7fd f87b 	bl	80013ac <HAL_GetTick>
 80042b6:	4602      	mov	r2, r0
 80042b8:	693b      	ldr	r3, [r7, #16]
 80042ba:	1ad3      	subs	r3, r2, r3
 80042bc:	2b02      	cmp	r3, #2
 80042be:	d901      	bls.n	80042c4 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80042c0:	2303      	movs	r3, #3
 80042c2:	e105      	b.n	80044d0 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80042c4:	4b5a      	ldr	r3, [pc, #360]	@ (8004430 <HAL_RCC_OscConfig+0x784>)
 80042c6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80042ca:	f003 0302 	and.w	r3, r3, #2
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d1ef      	bne.n	80042b2 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	f000 80f9 	beq.w	80044ce <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042e0:	2b02      	cmp	r3, #2
 80042e2:	f040 80cf 	bne.w	8004484 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80042e6:	4b52      	ldr	r3, [pc, #328]	@ (8004430 <HAL_RCC_OscConfig+0x784>)
 80042e8:	68db      	ldr	r3, [r3, #12]
 80042ea:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80042ec:	697b      	ldr	r3, [r7, #20]
 80042ee:	f003 0203 	and.w	r2, r3, #3
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042f6:	429a      	cmp	r2, r3
 80042f8:	d12c      	bne.n	8004354 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80042fa:	697b      	ldr	r3, [r7, #20]
 80042fc:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004304:	3b01      	subs	r3, #1
 8004306:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004308:	429a      	cmp	r2, r3
 800430a:	d123      	bne.n	8004354 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800430c:	697b      	ldr	r3, [r7, #20]
 800430e:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004316:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004318:	429a      	cmp	r2, r3
 800431a:	d11b      	bne.n	8004354 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800431c:	697b      	ldr	r3, [r7, #20]
 800431e:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004326:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004328:	429a      	cmp	r2, r3
 800432a:	d113      	bne.n	8004354 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800432c:	697b      	ldr	r3, [r7, #20]
 800432e:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004336:	085b      	lsrs	r3, r3, #1
 8004338:	3b01      	subs	r3, #1
 800433a:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800433c:	429a      	cmp	r2, r3
 800433e:	d109      	bne.n	8004354 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004340:	697b      	ldr	r3, [r7, #20]
 8004342:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800434a:	085b      	lsrs	r3, r3, #1
 800434c:	3b01      	subs	r3, #1
 800434e:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004350:	429a      	cmp	r2, r3
 8004352:	d071      	beq.n	8004438 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004354:	69bb      	ldr	r3, [r7, #24]
 8004356:	2b0c      	cmp	r3, #12
 8004358:	d068      	beq.n	800442c <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800435a:	4b35      	ldr	r3, [pc, #212]	@ (8004430 <HAL_RCC_OscConfig+0x784>)
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004362:	2b00      	cmp	r3, #0
 8004364:	d105      	bne.n	8004372 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8004366:	4b32      	ldr	r3, [pc, #200]	@ (8004430 <HAL_RCC_OscConfig+0x784>)
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800436e:	2b00      	cmp	r3, #0
 8004370:	d001      	beq.n	8004376 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8004372:	2301      	movs	r3, #1
 8004374:	e0ac      	b.n	80044d0 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004376:	4b2e      	ldr	r3, [pc, #184]	@ (8004430 <HAL_RCC_OscConfig+0x784>)
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	4a2d      	ldr	r2, [pc, #180]	@ (8004430 <HAL_RCC_OscConfig+0x784>)
 800437c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004380:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004382:	f7fd f813 	bl	80013ac <HAL_GetTick>
 8004386:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004388:	e008      	b.n	800439c <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800438a:	f7fd f80f 	bl	80013ac <HAL_GetTick>
 800438e:	4602      	mov	r2, r0
 8004390:	693b      	ldr	r3, [r7, #16]
 8004392:	1ad3      	subs	r3, r2, r3
 8004394:	2b02      	cmp	r3, #2
 8004396:	d901      	bls.n	800439c <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8004398:	2303      	movs	r3, #3
 800439a:	e099      	b.n	80044d0 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800439c:	4b24      	ldr	r3, [pc, #144]	@ (8004430 <HAL_RCC_OscConfig+0x784>)
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d1f0      	bne.n	800438a <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80043a8:	4b21      	ldr	r3, [pc, #132]	@ (8004430 <HAL_RCC_OscConfig+0x784>)
 80043aa:	68da      	ldr	r2, [r3, #12]
 80043ac:	4b21      	ldr	r3, [pc, #132]	@ (8004434 <HAL_RCC_OscConfig+0x788>)
 80043ae:	4013      	ands	r3, r2
 80043b0:	687a      	ldr	r2, [r7, #4]
 80043b2:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80043b4:	687a      	ldr	r2, [r7, #4]
 80043b6:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80043b8:	3a01      	subs	r2, #1
 80043ba:	0112      	lsls	r2, r2, #4
 80043bc:	4311      	orrs	r1, r2
 80043be:	687a      	ldr	r2, [r7, #4]
 80043c0:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80043c2:	0212      	lsls	r2, r2, #8
 80043c4:	4311      	orrs	r1, r2
 80043c6:	687a      	ldr	r2, [r7, #4]
 80043c8:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80043ca:	0852      	lsrs	r2, r2, #1
 80043cc:	3a01      	subs	r2, #1
 80043ce:	0552      	lsls	r2, r2, #21
 80043d0:	4311      	orrs	r1, r2
 80043d2:	687a      	ldr	r2, [r7, #4]
 80043d4:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80043d6:	0852      	lsrs	r2, r2, #1
 80043d8:	3a01      	subs	r2, #1
 80043da:	0652      	lsls	r2, r2, #25
 80043dc:	4311      	orrs	r1, r2
 80043de:	687a      	ldr	r2, [r7, #4]
 80043e0:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80043e2:	06d2      	lsls	r2, r2, #27
 80043e4:	430a      	orrs	r2, r1
 80043e6:	4912      	ldr	r1, [pc, #72]	@ (8004430 <HAL_RCC_OscConfig+0x784>)
 80043e8:	4313      	orrs	r3, r2
 80043ea:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80043ec:	4b10      	ldr	r3, [pc, #64]	@ (8004430 <HAL_RCC_OscConfig+0x784>)
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	4a0f      	ldr	r2, [pc, #60]	@ (8004430 <HAL_RCC_OscConfig+0x784>)
 80043f2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80043f6:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80043f8:	4b0d      	ldr	r3, [pc, #52]	@ (8004430 <HAL_RCC_OscConfig+0x784>)
 80043fa:	68db      	ldr	r3, [r3, #12]
 80043fc:	4a0c      	ldr	r2, [pc, #48]	@ (8004430 <HAL_RCC_OscConfig+0x784>)
 80043fe:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004402:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004404:	f7fc ffd2 	bl	80013ac <HAL_GetTick>
 8004408:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800440a:	e008      	b.n	800441e <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800440c:	f7fc ffce 	bl	80013ac <HAL_GetTick>
 8004410:	4602      	mov	r2, r0
 8004412:	693b      	ldr	r3, [r7, #16]
 8004414:	1ad3      	subs	r3, r2, r3
 8004416:	2b02      	cmp	r3, #2
 8004418:	d901      	bls.n	800441e <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 800441a:	2303      	movs	r3, #3
 800441c:	e058      	b.n	80044d0 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800441e:	4b04      	ldr	r3, [pc, #16]	@ (8004430 <HAL_RCC_OscConfig+0x784>)
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004426:	2b00      	cmp	r3, #0
 8004428:	d0f0      	beq.n	800440c <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800442a:	e050      	b.n	80044ce <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800442c:	2301      	movs	r3, #1
 800442e:	e04f      	b.n	80044d0 <HAL_RCC_OscConfig+0x824>
 8004430:	40021000 	.word	0x40021000
 8004434:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004438:	4b27      	ldr	r3, [pc, #156]	@ (80044d8 <HAL_RCC_OscConfig+0x82c>)
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004440:	2b00      	cmp	r3, #0
 8004442:	d144      	bne.n	80044ce <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004444:	4b24      	ldr	r3, [pc, #144]	@ (80044d8 <HAL_RCC_OscConfig+0x82c>)
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	4a23      	ldr	r2, [pc, #140]	@ (80044d8 <HAL_RCC_OscConfig+0x82c>)
 800444a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800444e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004450:	4b21      	ldr	r3, [pc, #132]	@ (80044d8 <HAL_RCC_OscConfig+0x82c>)
 8004452:	68db      	ldr	r3, [r3, #12]
 8004454:	4a20      	ldr	r2, [pc, #128]	@ (80044d8 <HAL_RCC_OscConfig+0x82c>)
 8004456:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800445a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800445c:	f7fc ffa6 	bl	80013ac <HAL_GetTick>
 8004460:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004462:	e008      	b.n	8004476 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004464:	f7fc ffa2 	bl	80013ac <HAL_GetTick>
 8004468:	4602      	mov	r2, r0
 800446a:	693b      	ldr	r3, [r7, #16]
 800446c:	1ad3      	subs	r3, r2, r3
 800446e:	2b02      	cmp	r3, #2
 8004470:	d901      	bls.n	8004476 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8004472:	2303      	movs	r3, #3
 8004474:	e02c      	b.n	80044d0 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004476:	4b18      	ldr	r3, [pc, #96]	@ (80044d8 <HAL_RCC_OscConfig+0x82c>)
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800447e:	2b00      	cmp	r3, #0
 8004480:	d0f0      	beq.n	8004464 <HAL_RCC_OscConfig+0x7b8>
 8004482:	e024      	b.n	80044ce <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004484:	69bb      	ldr	r3, [r7, #24]
 8004486:	2b0c      	cmp	r3, #12
 8004488:	d01f      	beq.n	80044ca <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800448a:	4b13      	ldr	r3, [pc, #76]	@ (80044d8 <HAL_RCC_OscConfig+0x82c>)
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	4a12      	ldr	r2, [pc, #72]	@ (80044d8 <HAL_RCC_OscConfig+0x82c>)
 8004490:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004494:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004496:	f7fc ff89 	bl	80013ac <HAL_GetTick>
 800449a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800449c:	e008      	b.n	80044b0 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800449e:	f7fc ff85 	bl	80013ac <HAL_GetTick>
 80044a2:	4602      	mov	r2, r0
 80044a4:	693b      	ldr	r3, [r7, #16]
 80044a6:	1ad3      	subs	r3, r2, r3
 80044a8:	2b02      	cmp	r3, #2
 80044aa:	d901      	bls.n	80044b0 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 80044ac:	2303      	movs	r3, #3
 80044ae:	e00f      	b.n	80044d0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80044b0:	4b09      	ldr	r3, [pc, #36]	@ (80044d8 <HAL_RCC_OscConfig+0x82c>)
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d1f0      	bne.n	800449e <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80044bc:	4b06      	ldr	r3, [pc, #24]	@ (80044d8 <HAL_RCC_OscConfig+0x82c>)
 80044be:	68da      	ldr	r2, [r3, #12]
 80044c0:	4905      	ldr	r1, [pc, #20]	@ (80044d8 <HAL_RCC_OscConfig+0x82c>)
 80044c2:	4b06      	ldr	r3, [pc, #24]	@ (80044dc <HAL_RCC_OscConfig+0x830>)
 80044c4:	4013      	ands	r3, r2
 80044c6:	60cb      	str	r3, [r1, #12]
 80044c8:	e001      	b.n	80044ce <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80044ca:	2301      	movs	r3, #1
 80044cc:	e000      	b.n	80044d0 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 80044ce:	2300      	movs	r3, #0
}
 80044d0:	4618      	mov	r0, r3
 80044d2:	3720      	adds	r7, #32
 80044d4:	46bd      	mov	sp, r7
 80044d6:	bd80      	pop	{r7, pc}
 80044d8:	40021000 	.word	0x40021000
 80044dc:	feeefffc 	.word	0xfeeefffc

080044e0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80044e0:	b580      	push	{r7, lr}
 80044e2:	b086      	sub	sp, #24
 80044e4:	af00      	add	r7, sp, #0
 80044e6:	6078      	str	r0, [r7, #4]
 80044e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80044ea:	2300      	movs	r3, #0
 80044ec:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d101      	bne.n	80044f8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80044f4:	2301      	movs	r3, #1
 80044f6:	e11d      	b.n	8004734 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80044f8:	4b90      	ldr	r3, [pc, #576]	@ (800473c <HAL_RCC_ClockConfig+0x25c>)
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	f003 030f 	and.w	r3, r3, #15
 8004500:	683a      	ldr	r2, [r7, #0]
 8004502:	429a      	cmp	r2, r3
 8004504:	d910      	bls.n	8004528 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004506:	4b8d      	ldr	r3, [pc, #564]	@ (800473c <HAL_RCC_ClockConfig+0x25c>)
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	f023 020f 	bic.w	r2, r3, #15
 800450e:	498b      	ldr	r1, [pc, #556]	@ (800473c <HAL_RCC_ClockConfig+0x25c>)
 8004510:	683b      	ldr	r3, [r7, #0]
 8004512:	4313      	orrs	r3, r2
 8004514:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004516:	4b89      	ldr	r3, [pc, #548]	@ (800473c <HAL_RCC_ClockConfig+0x25c>)
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	f003 030f 	and.w	r3, r3, #15
 800451e:	683a      	ldr	r2, [r7, #0]
 8004520:	429a      	cmp	r2, r3
 8004522:	d001      	beq.n	8004528 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004524:	2301      	movs	r3, #1
 8004526:	e105      	b.n	8004734 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	f003 0302 	and.w	r3, r3, #2
 8004530:	2b00      	cmp	r3, #0
 8004532:	d010      	beq.n	8004556 <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	689a      	ldr	r2, [r3, #8]
 8004538:	4b81      	ldr	r3, [pc, #516]	@ (8004740 <HAL_RCC_ClockConfig+0x260>)
 800453a:	689b      	ldr	r3, [r3, #8]
 800453c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004540:	429a      	cmp	r2, r3
 8004542:	d908      	bls.n	8004556 <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004544:	4b7e      	ldr	r3, [pc, #504]	@ (8004740 <HAL_RCC_ClockConfig+0x260>)
 8004546:	689b      	ldr	r3, [r3, #8]
 8004548:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	689b      	ldr	r3, [r3, #8]
 8004550:	497b      	ldr	r1, [pc, #492]	@ (8004740 <HAL_RCC_ClockConfig+0x260>)
 8004552:	4313      	orrs	r3, r2
 8004554:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	f003 0301 	and.w	r3, r3, #1
 800455e:	2b00      	cmp	r3, #0
 8004560:	d079      	beq.n	8004656 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	685b      	ldr	r3, [r3, #4]
 8004566:	2b03      	cmp	r3, #3
 8004568:	d11e      	bne.n	80045a8 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800456a:	4b75      	ldr	r3, [pc, #468]	@ (8004740 <HAL_RCC_ClockConfig+0x260>)
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004572:	2b00      	cmp	r3, #0
 8004574:	d101      	bne.n	800457a <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8004576:	2301      	movs	r3, #1
 8004578:	e0dc      	b.n	8004734 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 800457a:	f000 fa09 	bl	8004990 <RCC_GetSysClockFreqFromPLLSource>
 800457e:	4603      	mov	r3, r0
 8004580:	4a70      	ldr	r2, [pc, #448]	@ (8004744 <HAL_RCC_ClockConfig+0x264>)
 8004582:	4293      	cmp	r3, r2
 8004584:	d946      	bls.n	8004614 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8004586:	4b6e      	ldr	r3, [pc, #440]	@ (8004740 <HAL_RCC_ClockConfig+0x260>)
 8004588:	689b      	ldr	r3, [r3, #8]
 800458a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800458e:	2b00      	cmp	r3, #0
 8004590:	d140      	bne.n	8004614 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004592:	4b6b      	ldr	r3, [pc, #428]	@ (8004740 <HAL_RCC_ClockConfig+0x260>)
 8004594:	689b      	ldr	r3, [r3, #8]
 8004596:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800459a:	4a69      	ldr	r2, [pc, #420]	@ (8004740 <HAL_RCC_ClockConfig+0x260>)
 800459c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80045a0:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80045a2:	2380      	movs	r3, #128	@ 0x80
 80045a4:	617b      	str	r3, [r7, #20]
 80045a6:	e035      	b.n	8004614 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	685b      	ldr	r3, [r3, #4]
 80045ac:	2b02      	cmp	r3, #2
 80045ae:	d107      	bne.n	80045c0 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80045b0:	4b63      	ldr	r3, [pc, #396]	@ (8004740 <HAL_RCC_ClockConfig+0x260>)
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d115      	bne.n	80045e8 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80045bc:	2301      	movs	r3, #1
 80045be:	e0b9      	b.n	8004734 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	685b      	ldr	r3, [r3, #4]
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d107      	bne.n	80045d8 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80045c8:	4b5d      	ldr	r3, [pc, #372]	@ (8004740 <HAL_RCC_ClockConfig+0x260>)
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	f003 0302 	and.w	r3, r3, #2
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d109      	bne.n	80045e8 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80045d4:	2301      	movs	r3, #1
 80045d6:	e0ad      	b.n	8004734 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80045d8:	4b59      	ldr	r3, [pc, #356]	@ (8004740 <HAL_RCC_ClockConfig+0x260>)
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d101      	bne.n	80045e8 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80045e4:	2301      	movs	r3, #1
 80045e6:	e0a5      	b.n	8004734 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 80045e8:	f000 f8b4 	bl	8004754 <HAL_RCC_GetSysClockFreq>
 80045ec:	4603      	mov	r3, r0
 80045ee:	4a55      	ldr	r2, [pc, #340]	@ (8004744 <HAL_RCC_ClockConfig+0x264>)
 80045f0:	4293      	cmp	r3, r2
 80045f2:	d90f      	bls.n	8004614 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80045f4:	4b52      	ldr	r3, [pc, #328]	@ (8004740 <HAL_RCC_ClockConfig+0x260>)
 80045f6:	689b      	ldr	r3, [r3, #8]
 80045f8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d109      	bne.n	8004614 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004600:	4b4f      	ldr	r3, [pc, #316]	@ (8004740 <HAL_RCC_ClockConfig+0x260>)
 8004602:	689b      	ldr	r3, [r3, #8]
 8004604:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004608:	4a4d      	ldr	r2, [pc, #308]	@ (8004740 <HAL_RCC_ClockConfig+0x260>)
 800460a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800460e:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004610:	2380      	movs	r3, #128	@ 0x80
 8004612:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004614:	4b4a      	ldr	r3, [pc, #296]	@ (8004740 <HAL_RCC_ClockConfig+0x260>)
 8004616:	689b      	ldr	r3, [r3, #8]
 8004618:	f023 0203 	bic.w	r2, r3, #3
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	685b      	ldr	r3, [r3, #4]
 8004620:	4947      	ldr	r1, [pc, #284]	@ (8004740 <HAL_RCC_ClockConfig+0x260>)
 8004622:	4313      	orrs	r3, r2
 8004624:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004626:	f7fc fec1 	bl	80013ac <HAL_GetTick>
 800462a:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800462c:	e00a      	b.n	8004644 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800462e:	f7fc febd 	bl	80013ac <HAL_GetTick>
 8004632:	4602      	mov	r2, r0
 8004634:	693b      	ldr	r3, [r7, #16]
 8004636:	1ad3      	subs	r3, r2, r3
 8004638:	f241 3288 	movw	r2, #5000	@ 0x1388
 800463c:	4293      	cmp	r3, r2
 800463e:	d901      	bls.n	8004644 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8004640:	2303      	movs	r3, #3
 8004642:	e077      	b.n	8004734 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004644:	4b3e      	ldr	r3, [pc, #248]	@ (8004740 <HAL_RCC_ClockConfig+0x260>)
 8004646:	689b      	ldr	r3, [r3, #8]
 8004648:	f003 020c 	and.w	r2, r3, #12
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	685b      	ldr	r3, [r3, #4]
 8004650:	009b      	lsls	r3, r3, #2
 8004652:	429a      	cmp	r2, r3
 8004654:	d1eb      	bne.n	800462e <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8004656:	697b      	ldr	r3, [r7, #20]
 8004658:	2b80      	cmp	r3, #128	@ 0x80
 800465a:	d105      	bne.n	8004668 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800465c:	4b38      	ldr	r3, [pc, #224]	@ (8004740 <HAL_RCC_ClockConfig+0x260>)
 800465e:	689b      	ldr	r3, [r3, #8]
 8004660:	4a37      	ldr	r2, [pc, #220]	@ (8004740 <HAL_RCC_ClockConfig+0x260>)
 8004662:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004666:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	f003 0302 	and.w	r3, r3, #2
 8004670:	2b00      	cmp	r3, #0
 8004672:	d010      	beq.n	8004696 <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	689a      	ldr	r2, [r3, #8]
 8004678:	4b31      	ldr	r3, [pc, #196]	@ (8004740 <HAL_RCC_ClockConfig+0x260>)
 800467a:	689b      	ldr	r3, [r3, #8]
 800467c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004680:	429a      	cmp	r2, r3
 8004682:	d208      	bcs.n	8004696 <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004684:	4b2e      	ldr	r3, [pc, #184]	@ (8004740 <HAL_RCC_ClockConfig+0x260>)
 8004686:	689b      	ldr	r3, [r3, #8]
 8004688:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	689b      	ldr	r3, [r3, #8]
 8004690:	492b      	ldr	r1, [pc, #172]	@ (8004740 <HAL_RCC_ClockConfig+0x260>)
 8004692:	4313      	orrs	r3, r2
 8004694:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004696:	4b29      	ldr	r3, [pc, #164]	@ (800473c <HAL_RCC_ClockConfig+0x25c>)
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	f003 030f 	and.w	r3, r3, #15
 800469e:	683a      	ldr	r2, [r7, #0]
 80046a0:	429a      	cmp	r2, r3
 80046a2:	d210      	bcs.n	80046c6 <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80046a4:	4b25      	ldr	r3, [pc, #148]	@ (800473c <HAL_RCC_ClockConfig+0x25c>)
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	f023 020f 	bic.w	r2, r3, #15
 80046ac:	4923      	ldr	r1, [pc, #140]	@ (800473c <HAL_RCC_ClockConfig+0x25c>)
 80046ae:	683b      	ldr	r3, [r7, #0]
 80046b0:	4313      	orrs	r3, r2
 80046b2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80046b4:	4b21      	ldr	r3, [pc, #132]	@ (800473c <HAL_RCC_ClockConfig+0x25c>)
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	f003 030f 	and.w	r3, r3, #15
 80046bc:	683a      	ldr	r2, [r7, #0]
 80046be:	429a      	cmp	r2, r3
 80046c0:	d001      	beq.n	80046c6 <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 80046c2:	2301      	movs	r3, #1
 80046c4:	e036      	b.n	8004734 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	f003 0304 	and.w	r3, r3, #4
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d008      	beq.n	80046e4 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80046d2:	4b1b      	ldr	r3, [pc, #108]	@ (8004740 <HAL_RCC_ClockConfig+0x260>)
 80046d4:	689b      	ldr	r3, [r3, #8]
 80046d6:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	68db      	ldr	r3, [r3, #12]
 80046de:	4918      	ldr	r1, [pc, #96]	@ (8004740 <HAL_RCC_ClockConfig+0x260>)
 80046e0:	4313      	orrs	r3, r2
 80046e2:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	f003 0308 	and.w	r3, r3, #8
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d009      	beq.n	8004704 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80046f0:	4b13      	ldr	r3, [pc, #76]	@ (8004740 <HAL_RCC_ClockConfig+0x260>)
 80046f2:	689b      	ldr	r3, [r3, #8]
 80046f4:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	691b      	ldr	r3, [r3, #16]
 80046fc:	00db      	lsls	r3, r3, #3
 80046fe:	4910      	ldr	r1, [pc, #64]	@ (8004740 <HAL_RCC_ClockConfig+0x260>)
 8004700:	4313      	orrs	r3, r2
 8004702:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004704:	f000 f826 	bl	8004754 <HAL_RCC_GetSysClockFreq>
 8004708:	4602      	mov	r2, r0
 800470a:	4b0d      	ldr	r3, [pc, #52]	@ (8004740 <HAL_RCC_ClockConfig+0x260>)
 800470c:	689b      	ldr	r3, [r3, #8]
 800470e:	091b      	lsrs	r3, r3, #4
 8004710:	f003 030f 	and.w	r3, r3, #15
 8004714:	490c      	ldr	r1, [pc, #48]	@ (8004748 <HAL_RCC_ClockConfig+0x268>)
 8004716:	5ccb      	ldrb	r3, [r1, r3]
 8004718:	f003 031f 	and.w	r3, r3, #31
 800471c:	fa22 f303 	lsr.w	r3, r2, r3
 8004720:	4a0a      	ldr	r2, [pc, #40]	@ (800474c <HAL_RCC_ClockConfig+0x26c>)
 8004722:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004724:	4b0a      	ldr	r3, [pc, #40]	@ (8004750 <HAL_RCC_ClockConfig+0x270>)
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	4618      	mov	r0, r3
 800472a:	f7fc fdef 	bl	800130c <HAL_InitTick>
 800472e:	4603      	mov	r3, r0
 8004730:	73fb      	strb	r3, [r7, #15]

  return status;
 8004732:	7bfb      	ldrb	r3, [r7, #15]
}
 8004734:	4618      	mov	r0, r3
 8004736:	3718      	adds	r7, #24
 8004738:	46bd      	mov	sp, r7
 800473a:	bd80      	pop	{r7, pc}
 800473c:	40022000 	.word	0x40022000
 8004740:	40021000 	.word	0x40021000
 8004744:	04c4b400 	.word	0x04c4b400
 8004748:	0800753c 	.word	0x0800753c
 800474c:	20000000 	.word	0x20000000
 8004750:	20000004 	.word	0x20000004

08004754 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004754:	b480      	push	{r7}
 8004756:	b089      	sub	sp, #36	@ 0x24
 8004758:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800475a:	2300      	movs	r3, #0
 800475c:	61fb      	str	r3, [r7, #28]
 800475e:	2300      	movs	r3, #0
 8004760:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004762:	4b3e      	ldr	r3, [pc, #248]	@ (800485c <HAL_RCC_GetSysClockFreq+0x108>)
 8004764:	689b      	ldr	r3, [r3, #8]
 8004766:	f003 030c 	and.w	r3, r3, #12
 800476a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800476c:	4b3b      	ldr	r3, [pc, #236]	@ (800485c <HAL_RCC_GetSysClockFreq+0x108>)
 800476e:	68db      	ldr	r3, [r3, #12]
 8004770:	f003 0303 	and.w	r3, r3, #3
 8004774:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004776:	693b      	ldr	r3, [r7, #16]
 8004778:	2b00      	cmp	r3, #0
 800477a:	d005      	beq.n	8004788 <HAL_RCC_GetSysClockFreq+0x34>
 800477c:	693b      	ldr	r3, [r7, #16]
 800477e:	2b0c      	cmp	r3, #12
 8004780:	d121      	bne.n	80047c6 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	2b01      	cmp	r3, #1
 8004786:	d11e      	bne.n	80047c6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004788:	4b34      	ldr	r3, [pc, #208]	@ (800485c <HAL_RCC_GetSysClockFreq+0x108>)
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	f003 0308 	and.w	r3, r3, #8
 8004790:	2b00      	cmp	r3, #0
 8004792:	d107      	bne.n	80047a4 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004794:	4b31      	ldr	r3, [pc, #196]	@ (800485c <HAL_RCC_GetSysClockFreq+0x108>)
 8004796:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800479a:	0a1b      	lsrs	r3, r3, #8
 800479c:	f003 030f 	and.w	r3, r3, #15
 80047a0:	61fb      	str	r3, [r7, #28]
 80047a2:	e005      	b.n	80047b0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80047a4:	4b2d      	ldr	r3, [pc, #180]	@ (800485c <HAL_RCC_GetSysClockFreq+0x108>)
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	091b      	lsrs	r3, r3, #4
 80047aa:	f003 030f 	and.w	r3, r3, #15
 80047ae:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80047b0:	4a2b      	ldr	r2, [pc, #172]	@ (8004860 <HAL_RCC_GetSysClockFreq+0x10c>)
 80047b2:	69fb      	ldr	r3, [r7, #28]
 80047b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80047b8:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80047ba:	693b      	ldr	r3, [r7, #16]
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d10d      	bne.n	80047dc <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80047c0:	69fb      	ldr	r3, [r7, #28]
 80047c2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80047c4:	e00a      	b.n	80047dc <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80047c6:	693b      	ldr	r3, [r7, #16]
 80047c8:	2b04      	cmp	r3, #4
 80047ca:	d102      	bne.n	80047d2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80047cc:	4b25      	ldr	r3, [pc, #148]	@ (8004864 <HAL_RCC_GetSysClockFreq+0x110>)
 80047ce:	61bb      	str	r3, [r7, #24]
 80047d0:	e004      	b.n	80047dc <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80047d2:	693b      	ldr	r3, [r7, #16]
 80047d4:	2b08      	cmp	r3, #8
 80047d6:	d101      	bne.n	80047dc <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80047d8:	4b23      	ldr	r3, [pc, #140]	@ (8004868 <HAL_RCC_GetSysClockFreq+0x114>)
 80047da:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80047dc:	693b      	ldr	r3, [r7, #16]
 80047de:	2b0c      	cmp	r3, #12
 80047e0:	d134      	bne.n	800484c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80047e2:	4b1e      	ldr	r3, [pc, #120]	@ (800485c <HAL_RCC_GetSysClockFreq+0x108>)
 80047e4:	68db      	ldr	r3, [r3, #12]
 80047e6:	f003 0303 	and.w	r3, r3, #3
 80047ea:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80047ec:	68bb      	ldr	r3, [r7, #8]
 80047ee:	2b02      	cmp	r3, #2
 80047f0:	d003      	beq.n	80047fa <HAL_RCC_GetSysClockFreq+0xa6>
 80047f2:	68bb      	ldr	r3, [r7, #8]
 80047f4:	2b03      	cmp	r3, #3
 80047f6:	d003      	beq.n	8004800 <HAL_RCC_GetSysClockFreq+0xac>
 80047f8:	e005      	b.n	8004806 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80047fa:	4b1a      	ldr	r3, [pc, #104]	@ (8004864 <HAL_RCC_GetSysClockFreq+0x110>)
 80047fc:	617b      	str	r3, [r7, #20]
      break;
 80047fe:	e005      	b.n	800480c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004800:	4b19      	ldr	r3, [pc, #100]	@ (8004868 <HAL_RCC_GetSysClockFreq+0x114>)
 8004802:	617b      	str	r3, [r7, #20]
      break;
 8004804:	e002      	b.n	800480c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004806:	69fb      	ldr	r3, [r7, #28]
 8004808:	617b      	str	r3, [r7, #20]
      break;
 800480a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800480c:	4b13      	ldr	r3, [pc, #76]	@ (800485c <HAL_RCC_GetSysClockFreq+0x108>)
 800480e:	68db      	ldr	r3, [r3, #12]
 8004810:	091b      	lsrs	r3, r3, #4
 8004812:	f003 030f 	and.w	r3, r3, #15
 8004816:	3301      	adds	r3, #1
 8004818:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800481a:	4b10      	ldr	r3, [pc, #64]	@ (800485c <HAL_RCC_GetSysClockFreq+0x108>)
 800481c:	68db      	ldr	r3, [r3, #12]
 800481e:	0a1b      	lsrs	r3, r3, #8
 8004820:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004824:	697a      	ldr	r2, [r7, #20]
 8004826:	fb03 f202 	mul.w	r2, r3, r2
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004830:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004832:	4b0a      	ldr	r3, [pc, #40]	@ (800485c <HAL_RCC_GetSysClockFreq+0x108>)
 8004834:	68db      	ldr	r3, [r3, #12]
 8004836:	0e5b      	lsrs	r3, r3, #25
 8004838:	f003 0303 	and.w	r3, r3, #3
 800483c:	3301      	adds	r3, #1
 800483e:	005b      	lsls	r3, r3, #1
 8004840:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004842:	697a      	ldr	r2, [r7, #20]
 8004844:	683b      	ldr	r3, [r7, #0]
 8004846:	fbb2 f3f3 	udiv	r3, r2, r3
 800484a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800484c:	69bb      	ldr	r3, [r7, #24]
}
 800484e:	4618      	mov	r0, r3
 8004850:	3724      	adds	r7, #36	@ 0x24
 8004852:	46bd      	mov	sp, r7
 8004854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004858:	4770      	bx	lr
 800485a:	bf00      	nop
 800485c:	40021000 	.word	0x40021000
 8004860:	08007554 	.word	0x08007554
 8004864:	00f42400 	.word	0x00f42400
 8004868:	007a1200 	.word	0x007a1200

0800486c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800486c:	b480      	push	{r7}
 800486e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004870:	4b03      	ldr	r3, [pc, #12]	@ (8004880 <HAL_RCC_GetHCLKFreq+0x14>)
 8004872:	681b      	ldr	r3, [r3, #0]
}
 8004874:	4618      	mov	r0, r3
 8004876:	46bd      	mov	sp, r7
 8004878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800487c:	4770      	bx	lr
 800487e:	bf00      	nop
 8004880:	20000000 	.word	0x20000000

08004884 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004884:	b580      	push	{r7, lr}
 8004886:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004888:	f7ff fff0 	bl	800486c <HAL_RCC_GetHCLKFreq>
 800488c:	4602      	mov	r2, r0
 800488e:	4b06      	ldr	r3, [pc, #24]	@ (80048a8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004890:	689b      	ldr	r3, [r3, #8]
 8004892:	0a1b      	lsrs	r3, r3, #8
 8004894:	f003 0307 	and.w	r3, r3, #7
 8004898:	4904      	ldr	r1, [pc, #16]	@ (80048ac <HAL_RCC_GetPCLK1Freq+0x28>)
 800489a:	5ccb      	ldrb	r3, [r1, r3]
 800489c:	f003 031f 	and.w	r3, r3, #31
 80048a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80048a4:	4618      	mov	r0, r3
 80048a6:	bd80      	pop	{r7, pc}
 80048a8:	40021000 	.word	0x40021000
 80048ac:	0800754c 	.word	0x0800754c

080048b0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80048b0:	b580      	push	{r7, lr}
 80048b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80048b4:	f7ff ffda 	bl	800486c <HAL_RCC_GetHCLKFreq>
 80048b8:	4602      	mov	r2, r0
 80048ba:	4b06      	ldr	r3, [pc, #24]	@ (80048d4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80048bc:	689b      	ldr	r3, [r3, #8]
 80048be:	0adb      	lsrs	r3, r3, #11
 80048c0:	f003 0307 	and.w	r3, r3, #7
 80048c4:	4904      	ldr	r1, [pc, #16]	@ (80048d8 <HAL_RCC_GetPCLK2Freq+0x28>)
 80048c6:	5ccb      	ldrb	r3, [r1, r3]
 80048c8:	f003 031f 	and.w	r3, r3, #31
 80048cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80048d0:	4618      	mov	r0, r3
 80048d2:	bd80      	pop	{r7, pc}
 80048d4:	40021000 	.word	0x40021000
 80048d8:	0800754c 	.word	0x0800754c

080048dc <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80048dc:	b580      	push	{r7, lr}
 80048de:	b086      	sub	sp, #24
 80048e0:	af00      	add	r7, sp, #0
 80048e2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80048e4:	2300      	movs	r3, #0
 80048e6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80048e8:	4b27      	ldr	r3, [pc, #156]	@ (8004988 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80048ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048ec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d003      	beq.n	80048fc <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80048f4:	f7ff f916 	bl	8003b24 <HAL_PWREx_GetVoltageRange>
 80048f8:	6178      	str	r0, [r7, #20]
 80048fa:	e014      	b.n	8004926 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80048fc:	4b22      	ldr	r3, [pc, #136]	@ (8004988 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80048fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004900:	4a21      	ldr	r2, [pc, #132]	@ (8004988 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004902:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004906:	6593      	str	r3, [r2, #88]	@ 0x58
 8004908:	4b1f      	ldr	r3, [pc, #124]	@ (8004988 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800490a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800490c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004910:	60fb      	str	r3, [r7, #12]
 8004912:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004914:	f7ff f906 	bl	8003b24 <HAL_PWREx_GetVoltageRange>
 8004918:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800491a:	4b1b      	ldr	r3, [pc, #108]	@ (8004988 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800491c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800491e:	4a1a      	ldr	r2, [pc, #104]	@ (8004988 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004920:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004924:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004926:	697b      	ldr	r3, [r7, #20]
 8004928:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800492c:	d10b      	bne.n	8004946 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	2b80      	cmp	r3, #128	@ 0x80
 8004932:	d913      	bls.n	800495c <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	2ba0      	cmp	r3, #160	@ 0xa0
 8004938:	d902      	bls.n	8004940 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800493a:	2302      	movs	r3, #2
 800493c:	613b      	str	r3, [r7, #16]
 800493e:	e00d      	b.n	800495c <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004940:	2301      	movs	r3, #1
 8004942:	613b      	str	r3, [r7, #16]
 8004944:	e00a      	b.n	800495c <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	2b7f      	cmp	r3, #127	@ 0x7f
 800494a:	d902      	bls.n	8004952 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 800494c:	2302      	movs	r3, #2
 800494e:	613b      	str	r3, [r7, #16]
 8004950:	e004      	b.n	800495c <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	2b70      	cmp	r3, #112	@ 0x70
 8004956:	d101      	bne.n	800495c <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004958:	2301      	movs	r3, #1
 800495a:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800495c:	4b0b      	ldr	r3, [pc, #44]	@ (800498c <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	f023 020f 	bic.w	r2, r3, #15
 8004964:	4909      	ldr	r1, [pc, #36]	@ (800498c <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8004966:	693b      	ldr	r3, [r7, #16]
 8004968:	4313      	orrs	r3, r2
 800496a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800496c:	4b07      	ldr	r3, [pc, #28]	@ (800498c <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	f003 030f 	and.w	r3, r3, #15
 8004974:	693a      	ldr	r2, [r7, #16]
 8004976:	429a      	cmp	r2, r3
 8004978:	d001      	beq.n	800497e <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 800497a:	2301      	movs	r3, #1
 800497c:	e000      	b.n	8004980 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 800497e:	2300      	movs	r3, #0
}
 8004980:	4618      	mov	r0, r3
 8004982:	3718      	adds	r7, #24
 8004984:	46bd      	mov	sp, r7
 8004986:	bd80      	pop	{r7, pc}
 8004988:	40021000 	.word	0x40021000
 800498c:	40022000 	.word	0x40022000

08004990 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8004990:	b480      	push	{r7}
 8004992:	b087      	sub	sp, #28
 8004994:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004996:	4b2d      	ldr	r3, [pc, #180]	@ (8004a4c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004998:	68db      	ldr	r3, [r3, #12]
 800499a:	f003 0303 	and.w	r3, r3, #3
 800499e:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	2b03      	cmp	r3, #3
 80049a4:	d00b      	beq.n	80049be <RCC_GetSysClockFreqFromPLLSource+0x2e>
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	2b03      	cmp	r3, #3
 80049aa:	d825      	bhi.n	80049f8 <RCC_GetSysClockFreqFromPLLSource+0x68>
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	2b01      	cmp	r3, #1
 80049b0:	d008      	beq.n	80049c4 <RCC_GetSysClockFreqFromPLLSource+0x34>
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	2b02      	cmp	r3, #2
 80049b6:	d11f      	bne.n	80049f8 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 80049b8:	4b25      	ldr	r3, [pc, #148]	@ (8004a50 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80049ba:	613b      	str	r3, [r7, #16]
    break;
 80049bc:	e01f      	b.n	80049fe <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 80049be:	4b25      	ldr	r3, [pc, #148]	@ (8004a54 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 80049c0:	613b      	str	r3, [r7, #16]
    break;
 80049c2:	e01c      	b.n	80049fe <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80049c4:	4b21      	ldr	r3, [pc, #132]	@ (8004a4c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	f003 0308 	and.w	r3, r3, #8
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d107      	bne.n	80049e0 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80049d0:	4b1e      	ldr	r3, [pc, #120]	@ (8004a4c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80049d2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80049d6:	0a1b      	lsrs	r3, r3, #8
 80049d8:	f003 030f 	and.w	r3, r3, #15
 80049dc:	617b      	str	r3, [r7, #20]
 80049de:	e005      	b.n	80049ec <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80049e0:	4b1a      	ldr	r3, [pc, #104]	@ (8004a4c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	091b      	lsrs	r3, r3, #4
 80049e6:	f003 030f 	and.w	r3, r3, #15
 80049ea:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 80049ec:	4a1a      	ldr	r2, [pc, #104]	@ (8004a58 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 80049ee:	697b      	ldr	r3, [r7, #20]
 80049f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80049f4:	613b      	str	r3, [r7, #16]
    break;
 80049f6:	e002      	b.n	80049fe <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 80049f8:	2300      	movs	r3, #0
 80049fa:	613b      	str	r3, [r7, #16]
    break;
 80049fc:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80049fe:	4b13      	ldr	r3, [pc, #76]	@ (8004a4c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004a00:	68db      	ldr	r3, [r3, #12]
 8004a02:	091b      	lsrs	r3, r3, #4
 8004a04:	f003 030f 	and.w	r3, r3, #15
 8004a08:	3301      	adds	r3, #1
 8004a0a:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004a0c:	4b0f      	ldr	r3, [pc, #60]	@ (8004a4c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004a0e:	68db      	ldr	r3, [r3, #12]
 8004a10:	0a1b      	lsrs	r3, r3, #8
 8004a12:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004a16:	693a      	ldr	r2, [r7, #16]
 8004a18:	fb03 f202 	mul.w	r2, r3, r2
 8004a1c:	68bb      	ldr	r3, [r7, #8]
 8004a1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a22:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004a24:	4b09      	ldr	r3, [pc, #36]	@ (8004a4c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004a26:	68db      	ldr	r3, [r3, #12]
 8004a28:	0e5b      	lsrs	r3, r3, #25
 8004a2a:	f003 0303 	and.w	r3, r3, #3
 8004a2e:	3301      	adds	r3, #1
 8004a30:	005b      	lsls	r3, r3, #1
 8004a32:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8004a34:	693a      	ldr	r2, [r7, #16]
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a3c:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8004a3e:	683b      	ldr	r3, [r7, #0]
}
 8004a40:	4618      	mov	r0, r3
 8004a42:	371c      	adds	r7, #28
 8004a44:	46bd      	mov	sp, r7
 8004a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a4a:	4770      	bx	lr
 8004a4c:	40021000 	.word	0x40021000
 8004a50:	00f42400 	.word	0x00f42400
 8004a54:	007a1200 	.word	0x007a1200
 8004a58:	08007554 	.word	0x08007554

08004a5c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004a5c:	b580      	push	{r7, lr}
 8004a5e:	b086      	sub	sp, #24
 8004a60:	af00      	add	r7, sp, #0
 8004a62:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004a64:	2300      	movs	r3, #0
 8004a66:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004a68:	2300      	movs	r3, #0
 8004a6a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d040      	beq.n	8004afa <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004a7c:	2b80      	cmp	r3, #128	@ 0x80
 8004a7e:	d02a      	beq.n	8004ad6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8004a80:	2b80      	cmp	r3, #128	@ 0x80
 8004a82:	d825      	bhi.n	8004ad0 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8004a84:	2b60      	cmp	r3, #96	@ 0x60
 8004a86:	d026      	beq.n	8004ad6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8004a88:	2b60      	cmp	r3, #96	@ 0x60
 8004a8a:	d821      	bhi.n	8004ad0 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8004a8c:	2b40      	cmp	r3, #64	@ 0x40
 8004a8e:	d006      	beq.n	8004a9e <HAL_RCCEx_PeriphCLKConfig+0x42>
 8004a90:	2b40      	cmp	r3, #64	@ 0x40
 8004a92:	d81d      	bhi.n	8004ad0 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d009      	beq.n	8004aac <HAL_RCCEx_PeriphCLKConfig+0x50>
 8004a98:	2b20      	cmp	r3, #32
 8004a9a:	d010      	beq.n	8004abe <HAL_RCCEx_PeriphCLKConfig+0x62>
 8004a9c:	e018      	b.n	8004ad0 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004a9e:	4b89      	ldr	r3, [pc, #548]	@ (8004cc4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004aa0:	68db      	ldr	r3, [r3, #12]
 8004aa2:	4a88      	ldr	r2, [pc, #544]	@ (8004cc4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004aa4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004aa8:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004aaa:	e015      	b.n	8004ad8 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	3304      	adds	r3, #4
 8004ab0:	2100      	movs	r1, #0
 8004ab2:	4618      	mov	r0, r3
 8004ab4:	f000 fb02 	bl	80050bc <RCCEx_PLLSAI1_Config>
 8004ab8:	4603      	mov	r3, r0
 8004aba:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004abc:	e00c      	b.n	8004ad8 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	3320      	adds	r3, #32
 8004ac2:	2100      	movs	r1, #0
 8004ac4:	4618      	mov	r0, r3
 8004ac6:	f000 fbed 	bl	80052a4 <RCCEx_PLLSAI2_Config>
 8004aca:	4603      	mov	r3, r0
 8004acc:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004ace:	e003      	b.n	8004ad8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004ad0:	2301      	movs	r3, #1
 8004ad2:	74fb      	strb	r3, [r7, #19]
      break;
 8004ad4:	e000      	b.n	8004ad8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 8004ad6:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004ad8:	7cfb      	ldrb	r3, [r7, #19]
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d10b      	bne.n	8004af6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004ade:	4b79      	ldr	r3, [pc, #484]	@ (8004cc4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004ae0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004ae4:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004aec:	4975      	ldr	r1, [pc, #468]	@ (8004cc4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004aee:	4313      	orrs	r3, r2
 8004af0:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8004af4:	e001      	b.n	8004afa <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004af6:	7cfb      	ldrb	r3, [r7, #19]
 8004af8:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d047      	beq.n	8004b96 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b0a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004b0e:	d030      	beq.n	8004b72 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8004b10:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004b14:	d82a      	bhi.n	8004b6c <HAL_RCCEx_PeriphCLKConfig+0x110>
 8004b16:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004b1a:	d02a      	beq.n	8004b72 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8004b1c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004b20:	d824      	bhi.n	8004b6c <HAL_RCCEx_PeriphCLKConfig+0x110>
 8004b22:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004b26:	d008      	beq.n	8004b3a <HAL_RCCEx_PeriphCLKConfig+0xde>
 8004b28:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004b2c:	d81e      	bhi.n	8004b6c <HAL_RCCEx_PeriphCLKConfig+0x110>
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d00a      	beq.n	8004b48 <HAL_RCCEx_PeriphCLKConfig+0xec>
 8004b32:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004b36:	d010      	beq.n	8004b5a <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8004b38:	e018      	b.n	8004b6c <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004b3a:	4b62      	ldr	r3, [pc, #392]	@ (8004cc4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004b3c:	68db      	ldr	r3, [r3, #12]
 8004b3e:	4a61      	ldr	r2, [pc, #388]	@ (8004cc4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004b40:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004b44:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004b46:	e015      	b.n	8004b74 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	3304      	adds	r3, #4
 8004b4c:	2100      	movs	r1, #0
 8004b4e:	4618      	mov	r0, r3
 8004b50:	f000 fab4 	bl	80050bc <RCCEx_PLLSAI1_Config>
 8004b54:	4603      	mov	r3, r0
 8004b56:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004b58:	e00c      	b.n	8004b74 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	3320      	adds	r3, #32
 8004b5e:	2100      	movs	r1, #0
 8004b60:	4618      	mov	r0, r3
 8004b62:	f000 fb9f 	bl	80052a4 <RCCEx_PLLSAI2_Config>
 8004b66:	4603      	mov	r3, r0
 8004b68:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004b6a:	e003      	b.n	8004b74 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004b6c:	2301      	movs	r3, #1
 8004b6e:	74fb      	strb	r3, [r7, #19]
      break;
 8004b70:	e000      	b.n	8004b74 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 8004b72:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004b74:	7cfb      	ldrb	r3, [r7, #19]
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d10b      	bne.n	8004b92 <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004b7a:	4b52      	ldr	r3, [pc, #328]	@ (8004cc4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004b7c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004b80:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b88:	494e      	ldr	r1, [pc, #312]	@ (8004cc4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004b8a:	4313      	orrs	r3, r2
 8004b8c:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8004b90:	e001      	b.n	8004b96 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b92:	7cfb      	ldrb	r3, [r7, #19]
 8004b94:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	f000 809f 	beq.w	8004ce2 <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004ba4:	2300      	movs	r3, #0
 8004ba6:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004ba8:	4b46      	ldr	r3, [pc, #280]	@ (8004cc4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004baa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004bac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d101      	bne.n	8004bb8 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8004bb4:	2301      	movs	r3, #1
 8004bb6:	e000      	b.n	8004bba <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8004bb8:	2300      	movs	r3, #0
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d00d      	beq.n	8004bda <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004bbe:	4b41      	ldr	r3, [pc, #260]	@ (8004cc4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004bc0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004bc2:	4a40      	ldr	r2, [pc, #256]	@ (8004cc4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004bc4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004bc8:	6593      	str	r3, [r2, #88]	@ 0x58
 8004bca:	4b3e      	ldr	r3, [pc, #248]	@ (8004cc4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004bcc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004bce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004bd2:	60bb      	str	r3, [r7, #8]
 8004bd4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004bd6:	2301      	movs	r3, #1
 8004bd8:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004bda:	4b3b      	ldr	r3, [pc, #236]	@ (8004cc8 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	4a3a      	ldr	r2, [pc, #232]	@ (8004cc8 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8004be0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004be4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004be6:	f7fc fbe1 	bl	80013ac <HAL_GetTick>
 8004bea:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004bec:	e009      	b.n	8004c02 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004bee:	f7fc fbdd 	bl	80013ac <HAL_GetTick>
 8004bf2:	4602      	mov	r2, r0
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	1ad3      	subs	r3, r2, r3
 8004bf8:	2b02      	cmp	r3, #2
 8004bfa:	d902      	bls.n	8004c02 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8004bfc:	2303      	movs	r3, #3
 8004bfe:	74fb      	strb	r3, [r7, #19]
        break;
 8004c00:	e005      	b.n	8004c0e <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004c02:	4b31      	ldr	r3, [pc, #196]	@ (8004cc8 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d0ef      	beq.n	8004bee <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 8004c0e:	7cfb      	ldrb	r3, [r7, #19]
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d15b      	bne.n	8004ccc <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004c14:	4b2b      	ldr	r3, [pc, #172]	@ (8004cc4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004c16:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c1a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004c1e:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004c20:	697b      	ldr	r3, [r7, #20]
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d01f      	beq.n	8004c66 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c2c:	697a      	ldr	r2, [r7, #20]
 8004c2e:	429a      	cmp	r2, r3
 8004c30:	d019      	beq.n	8004c66 <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004c32:	4b24      	ldr	r3, [pc, #144]	@ (8004cc4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004c34:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c38:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004c3c:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004c3e:	4b21      	ldr	r3, [pc, #132]	@ (8004cc4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004c40:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c44:	4a1f      	ldr	r2, [pc, #124]	@ (8004cc4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004c46:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004c4a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004c4e:	4b1d      	ldr	r3, [pc, #116]	@ (8004cc4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004c50:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c54:	4a1b      	ldr	r2, [pc, #108]	@ (8004cc4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004c56:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004c5a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004c5e:	4a19      	ldr	r2, [pc, #100]	@ (8004cc4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004c60:	697b      	ldr	r3, [r7, #20]
 8004c62:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004c66:	697b      	ldr	r3, [r7, #20]
 8004c68:	f003 0301 	and.w	r3, r3, #1
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d016      	beq.n	8004c9e <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c70:	f7fc fb9c 	bl	80013ac <HAL_GetTick>
 8004c74:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004c76:	e00b      	b.n	8004c90 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004c78:	f7fc fb98 	bl	80013ac <HAL_GetTick>
 8004c7c:	4602      	mov	r2, r0
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	1ad3      	subs	r3, r2, r3
 8004c82:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004c86:	4293      	cmp	r3, r2
 8004c88:	d902      	bls.n	8004c90 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 8004c8a:	2303      	movs	r3, #3
 8004c8c:	74fb      	strb	r3, [r7, #19]
            break;
 8004c8e:	e006      	b.n	8004c9e <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004c90:	4b0c      	ldr	r3, [pc, #48]	@ (8004cc4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004c92:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c96:	f003 0302 	and.w	r3, r3, #2
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d0ec      	beq.n	8004c78 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 8004c9e:	7cfb      	ldrb	r3, [r7, #19]
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d10c      	bne.n	8004cbe <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004ca4:	4b07      	ldr	r3, [pc, #28]	@ (8004cc4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004ca6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004caa:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004cb4:	4903      	ldr	r1, [pc, #12]	@ (8004cc4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004cb6:	4313      	orrs	r3, r2
 8004cb8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8004cbc:	e008      	b.n	8004cd0 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004cbe:	7cfb      	ldrb	r3, [r7, #19]
 8004cc0:	74bb      	strb	r3, [r7, #18]
 8004cc2:	e005      	b.n	8004cd0 <HAL_RCCEx_PeriphCLKConfig+0x274>
 8004cc4:	40021000 	.word	0x40021000
 8004cc8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ccc:	7cfb      	ldrb	r3, [r7, #19]
 8004cce:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004cd0:	7c7b      	ldrb	r3, [r7, #17]
 8004cd2:	2b01      	cmp	r3, #1
 8004cd4:	d105      	bne.n	8004ce2 <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004cd6:	4ba0      	ldr	r3, [pc, #640]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004cd8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004cda:	4a9f      	ldr	r2, [pc, #636]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004cdc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004ce0:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	f003 0301 	and.w	r3, r3, #1
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d00a      	beq.n	8004d04 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004cee:	4b9a      	ldr	r3, [pc, #616]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004cf0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004cf4:	f023 0203 	bic.w	r2, r3, #3
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004cfc:	4996      	ldr	r1, [pc, #600]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004cfe:	4313      	orrs	r3, r2
 8004d00:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	f003 0302 	and.w	r3, r3, #2
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d00a      	beq.n	8004d26 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004d10:	4b91      	ldr	r3, [pc, #580]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004d12:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d16:	f023 020c 	bic.w	r2, r3, #12
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d1e:	498e      	ldr	r1, [pc, #568]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004d20:	4313      	orrs	r3, r2
 8004d22:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	f003 0304 	and.w	r3, r3, #4
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d00a      	beq.n	8004d48 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004d32:	4b89      	ldr	r3, [pc, #548]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004d34:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d38:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d40:	4985      	ldr	r1, [pc, #532]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004d42:	4313      	orrs	r3, r2
 8004d44:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	f003 0308 	and.w	r3, r3, #8
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d00a      	beq.n	8004d6a <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004d54:	4b80      	ldr	r3, [pc, #512]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004d56:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d5a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004d62:	497d      	ldr	r1, [pc, #500]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004d64:	4313      	orrs	r3, r2
 8004d66:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	f003 0310 	and.w	r3, r3, #16
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d00a      	beq.n	8004d8c <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004d76:	4b78      	ldr	r3, [pc, #480]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004d78:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d7c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004d84:	4974      	ldr	r1, [pc, #464]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004d86:	4313      	orrs	r3, r2
 8004d88:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	f003 0320 	and.w	r3, r3, #32
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d00a      	beq.n	8004dae <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004d98:	4b6f      	ldr	r3, [pc, #444]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004d9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d9e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004da6:	496c      	ldr	r1, [pc, #432]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004da8:	4313      	orrs	r3, r2
 8004daa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d00a      	beq.n	8004dd0 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004dba:	4b67      	ldr	r3, [pc, #412]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004dbc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004dc0:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004dc8:	4963      	ldr	r1, [pc, #396]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004dca:	4313      	orrs	r3, r2
 8004dcc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d00a      	beq.n	8004df2 <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004ddc:	4b5e      	ldr	r3, [pc, #376]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004dde:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004de2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004dea:	495b      	ldr	r1, [pc, #364]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004dec:	4313      	orrs	r3, r2
 8004dee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d00a      	beq.n	8004e14 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004dfe:	4b56      	ldr	r3, [pc, #344]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004e00:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e04:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e0c:	4952      	ldr	r1, [pc, #328]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004e0e:	4313      	orrs	r3, r2
 8004e10:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d00a      	beq.n	8004e36 <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004e20:	4b4d      	ldr	r3, [pc, #308]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004e22:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e26:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e2e:	494a      	ldr	r1, [pc, #296]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004e30:	4313      	orrs	r3, r2
 8004e32:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d00a      	beq.n	8004e58 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004e42:	4b45      	ldr	r3, [pc, #276]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004e44:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e48:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004e50:	4941      	ldr	r1, [pc, #260]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004e52:	4313      	orrs	r3, r2
 8004e54:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d00a      	beq.n	8004e7a <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004e64:	4b3c      	ldr	r3, [pc, #240]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004e66:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004e6a:	f023 0203 	bic.w	r2, r3, #3
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004e72:	4939      	ldr	r1, [pc, #228]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004e74:	4313      	orrs	r3, r2
 8004e76:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d028      	beq.n	8004ed8 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004e86:	4b34      	ldr	r3, [pc, #208]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004e88:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e8c:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004e94:	4930      	ldr	r1, [pc, #192]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004e96:	4313      	orrs	r3, r2
 8004e98:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004ea0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004ea4:	d106      	bne.n	8004eb4 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004ea6:	4b2c      	ldr	r3, [pc, #176]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004ea8:	68db      	ldr	r3, [r3, #12]
 8004eaa:	4a2b      	ldr	r2, [pc, #172]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004eac:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004eb0:	60d3      	str	r3, [r2, #12]
 8004eb2:	e011      	b.n	8004ed8 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004eb8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004ebc:	d10c      	bne.n	8004ed8 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	3304      	adds	r3, #4
 8004ec2:	2101      	movs	r1, #1
 8004ec4:	4618      	mov	r0, r3
 8004ec6:	f000 f8f9 	bl	80050bc <RCCEx_PLLSAI1_Config>
 8004eca:	4603      	mov	r3, r0
 8004ecc:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004ece:	7cfb      	ldrb	r3, [r7, #19]
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d001      	beq.n	8004ed8 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8004ed4:	7cfb      	ldrb	r3, [r7, #19]
 8004ed6:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d04d      	beq.n	8004f80 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004ee8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004eec:	d108      	bne.n	8004f00 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8004eee:	4b1a      	ldr	r3, [pc, #104]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004ef0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004ef4:	4a18      	ldr	r2, [pc, #96]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004ef6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004efa:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8004efe:	e012      	b.n	8004f26 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8004f00:	4b15      	ldr	r3, [pc, #84]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004f02:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004f06:	4a14      	ldr	r2, [pc, #80]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004f08:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004f0c:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8004f10:	4b11      	ldr	r3, [pc, #68]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004f12:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f16:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004f1e:	490e      	ldr	r1, [pc, #56]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004f20:	4313      	orrs	r3, r2
 8004f22:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004f2a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004f2e:	d106      	bne.n	8004f3e <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004f30:	4b09      	ldr	r3, [pc, #36]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004f32:	68db      	ldr	r3, [r3, #12]
 8004f34:	4a08      	ldr	r2, [pc, #32]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004f36:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004f3a:	60d3      	str	r3, [r2, #12]
 8004f3c:	e020      	b.n	8004f80 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004f42:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004f46:	d109      	bne.n	8004f5c <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004f48:	4b03      	ldr	r3, [pc, #12]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004f4a:	68db      	ldr	r3, [r3, #12]
 8004f4c:	4a02      	ldr	r2, [pc, #8]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004f4e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004f52:	60d3      	str	r3, [r2, #12]
 8004f54:	e014      	b.n	8004f80 <HAL_RCCEx_PeriphCLKConfig+0x524>
 8004f56:	bf00      	nop
 8004f58:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004f60:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004f64:	d10c      	bne.n	8004f80 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	3304      	adds	r3, #4
 8004f6a:	2101      	movs	r1, #1
 8004f6c:	4618      	mov	r0, r3
 8004f6e:	f000 f8a5 	bl	80050bc <RCCEx_PLLSAI1_Config>
 8004f72:	4603      	mov	r3, r0
 8004f74:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004f76:	7cfb      	ldrb	r3, [r7, #19]
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d001      	beq.n	8004f80 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8004f7c:	7cfb      	ldrb	r3, [r7, #19]
 8004f7e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d028      	beq.n	8004fde <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004f8c:	4b4a      	ldr	r3, [pc, #296]	@ (80050b8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004f8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f92:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004f9a:	4947      	ldr	r1, [pc, #284]	@ (80050b8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004f9c:	4313      	orrs	r3, r2
 8004f9e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004fa6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004faa:	d106      	bne.n	8004fba <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004fac:	4b42      	ldr	r3, [pc, #264]	@ (80050b8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004fae:	68db      	ldr	r3, [r3, #12]
 8004fb0:	4a41      	ldr	r2, [pc, #260]	@ (80050b8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004fb2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004fb6:	60d3      	str	r3, [r2, #12]
 8004fb8:	e011      	b.n	8004fde <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004fbe:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004fc2:	d10c      	bne.n	8004fde <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	3304      	adds	r3, #4
 8004fc8:	2101      	movs	r1, #1
 8004fca:	4618      	mov	r0, r3
 8004fcc:	f000 f876 	bl	80050bc <RCCEx_PLLSAI1_Config>
 8004fd0:	4603      	mov	r3, r0
 8004fd2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004fd4:	7cfb      	ldrb	r3, [r7, #19]
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d001      	beq.n	8004fde <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 8004fda:	7cfb      	ldrb	r3, [r7, #19]
 8004fdc:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d01e      	beq.n	8005028 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004fea:	4b33      	ldr	r3, [pc, #204]	@ (80050b8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004fec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ff0:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004ffa:	492f      	ldr	r1, [pc, #188]	@ (80050b8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004ffc:	4313      	orrs	r3, r2
 8004ffe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005008:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800500c:	d10c      	bne.n	8005028 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	3304      	adds	r3, #4
 8005012:	2102      	movs	r1, #2
 8005014:	4618      	mov	r0, r3
 8005016:	f000 f851 	bl	80050bc <RCCEx_PLLSAI1_Config>
 800501a:	4603      	mov	r3, r0
 800501c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800501e:	7cfb      	ldrb	r3, [r7, #19]
 8005020:	2b00      	cmp	r3, #0
 8005022:	d001      	beq.n	8005028 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 8005024:	7cfb      	ldrb	r3, [r7, #19]
 8005026:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005030:	2b00      	cmp	r3, #0
 8005032:	d00b      	beq.n	800504c <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005034:	4b20      	ldr	r3, [pc, #128]	@ (80050b8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005036:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800503a:	f023 0204 	bic.w	r2, r3, #4
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005044:	491c      	ldr	r1, [pc, #112]	@ (80050b8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005046:	4313      	orrs	r3, r2
 8005048:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005054:	2b00      	cmp	r3, #0
 8005056:	d00b      	beq.n	8005070 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8005058:	4b17      	ldr	r3, [pc, #92]	@ (80050b8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800505a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800505e:	f023 0218 	bic.w	r2, r3, #24
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005068:	4913      	ldr	r1, [pc, #76]	@ (80050b8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800506a:	4313      	orrs	r3, r2
 800506c:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005078:	2b00      	cmp	r3, #0
 800507a:	d017      	beq.n	80050ac <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 800507c:	4b0e      	ldr	r3, [pc, #56]	@ (80050b8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800507e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005082:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800508c:	490a      	ldr	r1, [pc, #40]	@ (80050b8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800508e:	4313      	orrs	r3, r2
 8005090:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800509a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800509e:	d105      	bne.n	80050ac <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80050a0:	4b05      	ldr	r3, [pc, #20]	@ (80050b8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80050a2:	68db      	ldr	r3, [r3, #12]
 80050a4:	4a04      	ldr	r2, [pc, #16]	@ (80050b8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80050a6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80050aa:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80050ac:	7cbb      	ldrb	r3, [r7, #18]
}
 80050ae:	4618      	mov	r0, r3
 80050b0:	3718      	adds	r7, #24
 80050b2:	46bd      	mov	sp, r7
 80050b4:	bd80      	pop	{r7, pc}
 80050b6:	bf00      	nop
 80050b8:	40021000 	.word	0x40021000

080050bc <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80050bc:	b580      	push	{r7, lr}
 80050be:	b084      	sub	sp, #16
 80050c0:	af00      	add	r7, sp, #0
 80050c2:	6078      	str	r0, [r7, #4]
 80050c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80050c6:	2300      	movs	r3, #0
 80050c8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80050ca:	4b72      	ldr	r3, [pc, #456]	@ (8005294 <RCCEx_PLLSAI1_Config+0x1d8>)
 80050cc:	68db      	ldr	r3, [r3, #12]
 80050ce:	f003 0303 	and.w	r3, r3, #3
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d00e      	beq.n	80050f4 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80050d6:	4b6f      	ldr	r3, [pc, #444]	@ (8005294 <RCCEx_PLLSAI1_Config+0x1d8>)
 80050d8:	68db      	ldr	r3, [r3, #12]
 80050da:	f003 0203 	and.w	r2, r3, #3
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	429a      	cmp	r2, r3
 80050e4:	d103      	bne.n	80050ee <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
       ||
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d142      	bne.n	8005174 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 80050ee:	2301      	movs	r3, #1
 80050f0:	73fb      	strb	r3, [r7, #15]
 80050f2:	e03f      	b.n	8005174 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	2b03      	cmp	r3, #3
 80050fa:	d018      	beq.n	800512e <RCCEx_PLLSAI1_Config+0x72>
 80050fc:	2b03      	cmp	r3, #3
 80050fe:	d825      	bhi.n	800514c <RCCEx_PLLSAI1_Config+0x90>
 8005100:	2b01      	cmp	r3, #1
 8005102:	d002      	beq.n	800510a <RCCEx_PLLSAI1_Config+0x4e>
 8005104:	2b02      	cmp	r3, #2
 8005106:	d009      	beq.n	800511c <RCCEx_PLLSAI1_Config+0x60>
 8005108:	e020      	b.n	800514c <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800510a:	4b62      	ldr	r3, [pc, #392]	@ (8005294 <RCCEx_PLLSAI1_Config+0x1d8>)
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	f003 0302 	and.w	r3, r3, #2
 8005112:	2b00      	cmp	r3, #0
 8005114:	d11d      	bne.n	8005152 <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 8005116:	2301      	movs	r3, #1
 8005118:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800511a:	e01a      	b.n	8005152 <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800511c:	4b5d      	ldr	r3, [pc, #372]	@ (8005294 <RCCEx_PLLSAI1_Config+0x1d8>)
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005124:	2b00      	cmp	r3, #0
 8005126:	d116      	bne.n	8005156 <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8005128:	2301      	movs	r3, #1
 800512a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800512c:	e013      	b.n	8005156 <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800512e:	4b59      	ldr	r3, [pc, #356]	@ (8005294 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005136:	2b00      	cmp	r3, #0
 8005138:	d10f      	bne.n	800515a <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800513a:	4b56      	ldr	r3, [pc, #344]	@ (8005294 <RCCEx_PLLSAI1_Config+0x1d8>)
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005142:	2b00      	cmp	r3, #0
 8005144:	d109      	bne.n	800515a <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 8005146:	2301      	movs	r3, #1
 8005148:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800514a:	e006      	b.n	800515a <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 800514c:	2301      	movs	r3, #1
 800514e:	73fb      	strb	r3, [r7, #15]
      break;
 8005150:	e004      	b.n	800515c <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8005152:	bf00      	nop
 8005154:	e002      	b.n	800515c <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8005156:	bf00      	nop
 8005158:	e000      	b.n	800515c <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800515a:	bf00      	nop
    }

    if(status == HAL_OK)
 800515c:	7bfb      	ldrb	r3, [r7, #15]
 800515e:	2b00      	cmp	r3, #0
 8005160:	d108      	bne.n	8005174 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 8005162:	4b4c      	ldr	r3, [pc, #304]	@ (8005294 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005164:	68db      	ldr	r3, [r3, #12]
 8005166:	f023 0203 	bic.w	r2, r3, #3
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	4949      	ldr	r1, [pc, #292]	@ (8005294 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005170:	4313      	orrs	r3, r2
 8005172:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8005174:	7bfb      	ldrb	r3, [r7, #15]
 8005176:	2b00      	cmp	r3, #0
 8005178:	f040 8086 	bne.w	8005288 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800517c:	4b45      	ldr	r3, [pc, #276]	@ (8005294 <RCCEx_PLLSAI1_Config+0x1d8>)
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	4a44      	ldr	r2, [pc, #272]	@ (8005294 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005182:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005186:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005188:	f7fc f910 	bl	80013ac <HAL_GetTick>
 800518c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800518e:	e009      	b.n	80051a4 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005190:	f7fc f90c 	bl	80013ac <HAL_GetTick>
 8005194:	4602      	mov	r2, r0
 8005196:	68bb      	ldr	r3, [r7, #8]
 8005198:	1ad3      	subs	r3, r2, r3
 800519a:	2b02      	cmp	r3, #2
 800519c:	d902      	bls.n	80051a4 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 800519e:	2303      	movs	r3, #3
 80051a0:	73fb      	strb	r3, [r7, #15]
        break;
 80051a2:	e005      	b.n	80051b0 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80051a4:	4b3b      	ldr	r3, [pc, #236]	@ (8005294 <RCCEx_PLLSAI1_Config+0x1d8>)
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d1ef      	bne.n	8005190 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 80051b0:	7bfb      	ldrb	r3, [r7, #15]
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d168      	bne.n	8005288 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80051b6:	683b      	ldr	r3, [r7, #0]
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d113      	bne.n	80051e4 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80051bc:	4b35      	ldr	r3, [pc, #212]	@ (8005294 <RCCEx_PLLSAI1_Config+0x1d8>)
 80051be:	691a      	ldr	r2, [r3, #16]
 80051c0:	4b35      	ldr	r3, [pc, #212]	@ (8005298 <RCCEx_PLLSAI1_Config+0x1dc>)
 80051c2:	4013      	ands	r3, r2
 80051c4:	687a      	ldr	r2, [r7, #4]
 80051c6:	6892      	ldr	r2, [r2, #8]
 80051c8:	0211      	lsls	r1, r2, #8
 80051ca:	687a      	ldr	r2, [r7, #4]
 80051cc:	68d2      	ldr	r2, [r2, #12]
 80051ce:	06d2      	lsls	r2, r2, #27
 80051d0:	4311      	orrs	r1, r2
 80051d2:	687a      	ldr	r2, [r7, #4]
 80051d4:	6852      	ldr	r2, [r2, #4]
 80051d6:	3a01      	subs	r2, #1
 80051d8:	0112      	lsls	r2, r2, #4
 80051da:	430a      	orrs	r2, r1
 80051dc:	492d      	ldr	r1, [pc, #180]	@ (8005294 <RCCEx_PLLSAI1_Config+0x1d8>)
 80051de:	4313      	orrs	r3, r2
 80051e0:	610b      	str	r3, [r1, #16]
 80051e2:	e02d      	b.n	8005240 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80051e4:	683b      	ldr	r3, [r7, #0]
 80051e6:	2b01      	cmp	r3, #1
 80051e8:	d115      	bne.n	8005216 <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80051ea:	4b2a      	ldr	r3, [pc, #168]	@ (8005294 <RCCEx_PLLSAI1_Config+0x1d8>)
 80051ec:	691a      	ldr	r2, [r3, #16]
 80051ee:	4b2b      	ldr	r3, [pc, #172]	@ (800529c <RCCEx_PLLSAI1_Config+0x1e0>)
 80051f0:	4013      	ands	r3, r2
 80051f2:	687a      	ldr	r2, [r7, #4]
 80051f4:	6892      	ldr	r2, [r2, #8]
 80051f6:	0211      	lsls	r1, r2, #8
 80051f8:	687a      	ldr	r2, [r7, #4]
 80051fa:	6912      	ldr	r2, [r2, #16]
 80051fc:	0852      	lsrs	r2, r2, #1
 80051fe:	3a01      	subs	r2, #1
 8005200:	0552      	lsls	r2, r2, #21
 8005202:	4311      	orrs	r1, r2
 8005204:	687a      	ldr	r2, [r7, #4]
 8005206:	6852      	ldr	r2, [r2, #4]
 8005208:	3a01      	subs	r2, #1
 800520a:	0112      	lsls	r2, r2, #4
 800520c:	430a      	orrs	r2, r1
 800520e:	4921      	ldr	r1, [pc, #132]	@ (8005294 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005210:	4313      	orrs	r3, r2
 8005212:	610b      	str	r3, [r1, #16]
 8005214:	e014      	b.n	8005240 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005216:	4b1f      	ldr	r3, [pc, #124]	@ (8005294 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005218:	691a      	ldr	r2, [r3, #16]
 800521a:	4b21      	ldr	r3, [pc, #132]	@ (80052a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800521c:	4013      	ands	r3, r2
 800521e:	687a      	ldr	r2, [r7, #4]
 8005220:	6892      	ldr	r2, [r2, #8]
 8005222:	0211      	lsls	r1, r2, #8
 8005224:	687a      	ldr	r2, [r7, #4]
 8005226:	6952      	ldr	r2, [r2, #20]
 8005228:	0852      	lsrs	r2, r2, #1
 800522a:	3a01      	subs	r2, #1
 800522c:	0652      	lsls	r2, r2, #25
 800522e:	4311      	orrs	r1, r2
 8005230:	687a      	ldr	r2, [r7, #4]
 8005232:	6852      	ldr	r2, [r2, #4]
 8005234:	3a01      	subs	r2, #1
 8005236:	0112      	lsls	r2, r2, #4
 8005238:	430a      	orrs	r2, r1
 800523a:	4916      	ldr	r1, [pc, #88]	@ (8005294 <RCCEx_PLLSAI1_Config+0x1d8>)
 800523c:	4313      	orrs	r3, r2
 800523e:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8005240:	4b14      	ldr	r3, [pc, #80]	@ (8005294 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	4a13      	ldr	r2, [pc, #76]	@ (8005294 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005246:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800524a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800524c:	f7fc f8ae 	bl	80013ac <HAL_GetTick>
 8005250:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005252:	e009      	b.n	8005268 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005254:	f7fc f8aa 	bl	80013ac <HAL_GetTick>
 8005258:	4602      	mov	r2, r0
 800525a:	68bb      	ldr	r3, [r7, #8]
 800525c:	1ad3      	subs	r3, r2, r3
 800525e:	2b02      	cmp	r3, #2
 8005260:	d902      	bls.n	8005268 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8005262:	2303      	movs	r3, #3
 8005264:	73fb      	strb	r3, [r7, #15]
          break;
 8005266:	e005      	b.n	8005274 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005268:	4b0a      	ldr	r3, [pc, #40]	@ (8005294 <RCCEx_PLLSAI1_Config+0x1d8>)
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005270:	2b00      	cmp	r3, #0
 8005272:	d0ef      	beq.n	8005254 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8005274:	7bfb      	ldrb	r3, [r7, #15]
 8005276:	2b00      	cmp	r3, #0
 8005278:	d106      	bne.n	8005288 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800527a:	4b06      	ldr	r3, [pc, #24]	@ (8005294 <RCCEx_PLLSAI1_Config+0x1d8>)
 800527c:	691a      	ldr	r2, [r3, #16]
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	699b      	ldr	r3, [r3, #24]
 8005282:	4904      	ldr	r1, [pc, #16]	@ (8005294 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005284:	4313      	orrs	r3, r2
 8005286:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8005288:	7bfb      	ldrb	r3, [r7, #15]
}
 800528a:	4618      	mov	r0, r3
 800528c:	3710      	adds	r7, #16
 800528e:	46bd      	mov	sp, r7
 8005290:	bd80      	pop	{r7, pc}
 8005292:	bf00      	nop
 8005294:	40021000 	.word	0x40021000
 8005298:	07ff800f 	.word	0x07ff800f
 800529c:	ff9f800f 	.word	0xff9f800f
 80052a0:	f9ff800f 	.word	0xf9ff800f

080052a4 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80052a4:	b580      	push	{r7, lr}
 80052a6:	b084      	sub	sp, #16
 80052a8:	af00      	add	r7, sp, #0
 80052aa:	6078      	str	r0, [r7, #4]
 80052ac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80052ae:	2300      	movs	r3, #0
 80052b0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80052b2:	4b72      	ldr	r3, [pc, #456]	@ (800547c <RCCEx_PLLSAI2_Config+0x1d8>)
 80052b4:	68db      	ldr	r3, [r3, #12]
 80052b6:	f003 0303 	and.w	r3, r3, #3
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d00e      	beq.n	80052dc <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80052be:	4b6f      	ldr	r3, [pc, #444]	@ (800547c <RCCEx_PLLSAI2_Config+0x1d8>)
 80052c0:	68db      	ldr	r3, [r3, #12]
 80052c2:	f003 0203 	and.w	r2, r3, #3
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	429a      	cmp	r2, r3
 80052cc:	d103      	bne.n	80052d6 <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
       ||
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d142      	bne.n	800535c <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 80052d6:	2301      	movs	r3, #1
 80052d8:	73fb      	strb	r3, [r7, #15]
 80052da:	e03f      	b.n	800535c <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	2b03      	cmp	r3, #3
 80052e2:	d018      	beq.n	8005316 <RCCEx_PLLSAI2_Config+0x72>
 80052e4:	2b03      	cmp	r3, #3
 80052e6:	d825      	bhi.n	8005334 <RCCEx_PLLSAI2_Config+0x90>
 80052e8:	2b01      	cmp	r3, #1
 80052ea:	d002      	beq.n	80052f2 <RCCEx_PLLSAI2_Config+0x4e>
 80052ec:	2b02      	cmp	r3, #2
 80052ee:	d009      	beq.n	8005304 <RCCEx_PLLSAI2_Config+0x60>
 80052f0:	e020      	b.n	8005334 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80052f2:	4b62      	ldr	r3, [pc, #392]	@ (800547c <RCCEx_PLLSAI2_Config+0x1d8>)
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	f003 0302 	and.w	r3, r3, #2
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d11d      	bne.n	800533a <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 80052fe:	2301      	movs	r3, #1
 8005300:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005302:	e01a      	b.n	800533a <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005304:	4b5d      	ldr	r3, [pc, #372]	@ (800547c <RCCEx_PLLSAI2_Config+0x1d8>)
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800530c:	2b00      	cmp	r3, #0
 800530e:	d116      	bne.n	800533e <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 8005310:	2301      	movs	r3, #1
 8005312:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005314:	e013      	b.n	800533e <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005316:	4b59      	ldr	r3, [pc, #356]	@ (800547c <RCCEx_PLLSAI2_Config+0x1d8>)
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800531e:	2b00      	cmp	r3, #0
 8005320:	d10f      	bne.n	8005342 <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005322:	4b56      	ldr	r3, [pc, #344]	@ (800547c <RCCEx_PLLSAI2_Config+0x1d8>)
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800532a:	2b00      	cmp	r3, #0
 800532c:	d109      	bne.n	8005342 <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 800532e:	2301      	movs	r3, #1
 8005330:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005332:	e006      	b.n	8005342 <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8005334:	2301      	movs	r3, #1
 8005336:	73fb      	strb	r3, [r7, #15]
      break;
 8005338:	e004      	b.n	8005344 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800533a:	bf00      	nop
 800533c:	e002      	b.n	8005344 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800533e:	bf00      	nop
 8005340:	e000      	b.n	8005344 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8005342:	bf00      	nop
    }

    if(status == HAL_OK)
 8005344:	7bfb      	ldrb	r3, [r7, #15]
 8005346:	2b00      	cmp	r3, #0
 8005348:	d108      	bne.n	800535c <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 800534a:	4b4c      	ldr	r3, [pc, #304]	@ (800547c <RCCEx_PLLSAI2_Config+0x1d8>)
 800534c:	68db      	ldr	r3, [r3, #12]
 800534e:	f023 0203 	bic.w	r2, r3, #3
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	4949      	ldr	r1, [pc, #292]	@ (800547c <RCCEx_PLLSAI2_Config+0x1d8>)
 8005358:	4313      	orrs	r3, r2
 800535a:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 800535c:	7bfb      	ldrb	r3, [r7, #15]
 800535e:	2b00      	cmp	r3, #0
 8005360:	f040 8086 	bne.w	8005470 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8005364:	4b45      	ldr	r3, [pc, #276]	@ (800547c <RCCEx_PLLSAI2_Config+0x1d8>)
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	4a44      	ldr	r2, [pc, #272]	@ (800547c <RCCEx_PLLSAI2_Config+0x1d8>)
 800536a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800536e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005370:	f7fc f81c 	bl	80013ac <HAL_GetTick>
 8005374:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005376:	e009      	b.n	800538c <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005378:	f7fc f818 	bl	80013ac <HAL_GetTick>
 800537c:	4602      	mov	r2, r0
 800537e:	68bb      	ldr	r3, [r7, #8]
 8005380:	1ad3      	subs	r3, r2, r3
 8005382:	2b02      	cmp	r3, #2
 8005384:	d902      	bls.n	800538c <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8005386:	2303      	movs	r3, #3
 8005388:	73fb      	strb	r3, [r7, #15]
        break;
 800538a:	e005      	b.n	8005398 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800538c:	4b3b      	ldr	r3, [pc, #236]	@ (800547c <RCCEx_PLLSAI2_Config+0x1d8>)
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005394:	2b00      	cmp	r3, #0
 8005396:	d1ef      	bne.n	8005378 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8005398:	7bfb      	ldrb	r3, [r7, #15]
 800539a:	2b00      	cmp	r3, #0
 800539c:	d168      	bne.n	8005470 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800539e:	683b      	ldr	r3, [r7, #0]
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	d113      	bne.n	80053cc <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80053a4:	4b35      	ldr	r3, [pc, #212]	@ (800547c <RCCEx_PLLSAI2_Config+0x1d8>)
 80053a6:	695a      	ldr	r2, [r3, #20]
 80053a8:	4b35      	ldr	r3, [pc, #212]	@ (8005480 <RCCEx_PLLSAI2_Config+0x1dc>)
 80053aa:	4013      	ands	r3, r2
 80053ac:	687a      	ldr	r2, [r7, #4]
 80053ae:	6892      	ldr	r2, [r2, #8]
 80053b0:	0211      	lsls	r1, r2, #8
 80053b2:	687a      	ldr	r2, [r7, #4]
 80053b4:	68d2      	ldr	r2, [r2, #12]
 80053b6:	06d2      	lsls	r2, r2, #27
 80053b8:	4311      	orrs	r1, r2
 80053ba:	687a      	ldr	r2, [r7, #4]
 80053bc:	6852      	ldr	r2, [r2, #4]
 80053be:	3a01      	subs	r2, #1
 80053c0:	0112      	lsls	r2, r2, #4
 80053c2:	430a      	orrs	r2, r1
 80053c4:	492d      	ldr	r1, [pc, #180]	@ (800547c <RCCEx_PLLSAI2_Config+0x1d8>)
 80053c6:	4313      	orrs	r3, r2
 80053c8:	614b      	str	r3, [r1, #20]
 80053ca:	e02d      	b.n	8005428 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 80053cc:	683b      	ldr	r3, [r7, #0]
 80053ce:	2b01      	cmp	r3, #1
 80053d0:	d115      	bne.n	80053fe <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80053d2:	4b2a      	ldr	r3, [pc, #168]	@ (800547c <RCCEx_PLLSAI2_Config+0x1d8>)
 80053d4:	695a      	ldr	r2, [r3, #20]
 80053d6:	4b2b      	ldr	r3, [pc, #172]	@ (8005484 <RCCEx_PLLSAI2_Config+0x1e0>)
 80053d8:	4013      	ands	r3, r2
 80053da:	687a      	ldr	r2, [r7, #4]
 80053dc:	6892      	ldr	r2, [r2, #8]
 80053de:	0211      	lsls	r1, r2, #8
 80053e0:	687a      	ldr	r2, [r7, #4]
 80053e2:	6912      	ldr	r2, [r2, #16]
 80053e4:	0852      	lsrs	r2, r2, #1
 80053e6:	3a01      	subs	r2, #1
 80053e8:	0552      	lsls	r2, r2, #21
 80053ea:	4311      	orrs	r1, r2
 80053ec:	687a      	ldr	r2, [r7, #4]
 80053ee:	6852      	ldr	r2, [r2, #4]
 80053f0:	3a01      	subs	r2, #1
 80053f2:	0112      	lsls	r2, r2, #4
 80053f4:	430a      	orrs	r2, r1
 80053f6:	4921      	ldr	r1, [pc, #132]	@ (800547c <RCCEx_PLLSAI2_Config+0x1d8>)
 80053f8:	4313      	orrs	r3, r2
 80053fa:	614b      	str	r3, [r1, #20]
 80053fc:	e014      	b.n	8005428 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80053fe:	4b1f      	ldr	r3, [pc, #124]	@ (800547c <RCCEx_PLLSAI2_Config+0x1d8>)
 8005400:	695a      	ldr	r2, [r3, #20]
 8005402:	4b21      	ldr	r3, [pc, #132]	@ (8005488 <RCCEx_PLLSAI2_Config+0x1e4>)
 8005404:	4013      	ands	r3, r2
 8005406:	687a      	ldr	r2, [r7, #4]
 8005408:	6892      	ldr	r2, [r2, #8]
 800540a:	0211      	lsls	r1, r2, #8
 800540c:	687a      	ldr	r2, [r7, #4]
 800540e:	6952      	ldr	r2, [r2, #20]
 8005410:	0852      	lsrs	r2, r2, #1
 8005412:	3a01      	subs	r2, #1
 8005414:	0652      	lsls	r2, r2, #25
 8005416:	4311      	orrs	r1, r2
 8005418:	687a      	ldr	r2, [r7, #4]
 800541a:	6852      	ldr	r2, [r2, #4]
 800541c:	3a01      	subs	r2, #1
 800541e:	0112      	lsls	r2, r2, #4
 8005420:	430a      	orrs	r2, r1
 8005422:	4916      	ldr	r1, [pc, #88]	@ (800547c <RCCEx_PLLSAI2_Config+0x1d8>)
 8005424:	4313      	orrs	r3, r2
 8005426:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8005428:	4b14      	ldr	r3, [pc, #80]	@ (800547c <RCCEx_PLLSAI2_Config+0x1d8>)
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	4a13      	ldr	r2, [pc, #76]	@ (800547c <RCCEx_PLLSAI2_Config+0x1d8>)
 800542e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005432:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005434:	f7fb ffba 	bl	80013ac <HAL_GetTick>
 8005438:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800543a:	e009      	b.n	8005450 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800543c:	f7fb ffb6 	bl	80013ac <HAL_GetTick>
 8005440:	4602      	mov	r2, r0
 8005442:	68bb      	ldr	r3, [r7, #8]
 8005444:	1ad3      	subs	r3, r2, r3
 8005446:	2b02      	cmp	r3, #2
 8005448:	d902      	bls.n	8005450 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 800544a:	2303      	movs	r3, #3
 800544c:	73fb      	strb	r3, [r7, #15]
          break;
 800544e:	e005      	b.n	800545c <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005450:	4b0a      	ldr	r3, [pc, #40]	@ (800547c <RCCEx_PLLSAI2_Config+0x1d8>)
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005458:	2b00      	cmp	r3, #0
 800545a:	d0ef      	beq.n	800543c <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 800545c:	7bfb      	ldrb	r3, [r7, #15]
 800545e:	2b00      	cmp	r3, #0
 8005460:	d106      	bne.n	8005470 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8005462:	4b06      	ldr	r3, [pc, #24]	@ (800547c <RCCEx_PLLSAI2_Config+0x1d8>)
 8005464:	695a      	ldr	r2, [r3, #20]
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	699b      	ldr	r3, [r3, #24]
 800546a:	4904      	ldr	r1, [pc, #16]	@ (800547c <RCCEx_PLLSAI2_Config+0x1d8>)
 800546c:	4313      	orrs	r3, r2
 800546e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8005470:	7bfb      	ldrb	r3, [r7, #15]
}
 8005472:	4618      	mov	r0, r3
 8005474:	3710      	adds	r7, #16
 8005476:	46bd      	mov	sp, r7
 8005478:	bd80      	pop	{r7, pc}
 800547a:	bf00      	nop
 800547c:	40021000 	.word	0x40021000
 8005480:	07ff800f 	.word	0x07ff800f
 8005484:	ff9f800f 	.word	0xff9f800f
 8005488:	f9ff800f 	.word	0xf9ff800f

0800548c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800548c:	b580      	push	{r7, lr}
 800548e:	b082      	sub	sp, #8
 8005490:	af00      	add	r7, sp, #0
 8005492:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	2b00      	cmp	r3, #0
 8005498:	d101      	bne.n	800549e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800549a:	2301      	movs	r3, #1
 800549c:	e049      	b.n	8005532 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80054a4:	b2db      	uxtb	r3, r3
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d106      	bne.n	80054b8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	2200      	movs	r2, #0
 80054ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80054b2:	6878      	ldr	r0, [r7, #4]
 80054b4:	f7fb fdc6 	bl	8001044 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	2202      	movs	r2, #2
 80054bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681a      	ldr	r2, [r3, #0]
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	3304      	adds	r3, #4
 80054c8:	4619      	mov	r1, r3
 80054ca:	4610      	mov	r0, r2
 80054cc:	f000 faa0 	bl	8005a10 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	2201      	movs	r2, #1
 80054d4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	2201      	movs	r2, #1
 80054dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	2201      	movs	r2, #1
 80054e4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	2201      	movs	r2, #1
 80054ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	2201      	movs	r2, #1
 80054f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	2201      	movs	r2, #1
 80054fc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	2201      	movs	r2, #1
 8005504:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	2201      	movs	r2, #1
 800550c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	2201      	movs	r2, #1
 8005514:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	2201      	movs	r2, #1
 800551c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	2201      	movs	r2, #1
 8005524:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	2201      	movs	r2, #1
 800552c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005530:	2300      	movs	r3, #0
}
 8005532:	4618      	mov	r0, r3
 8005534:	3708      	adds	r7, #8
 8005536:	46bd      	mov	sp, r7
 8005538:	bd80      	pop	{r7, pc}
	...

0800553c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800553c:	b480      	push	{r7}
 800553e:	b085      	sub	sp, #20
 8005540:	af00      	add	r7, sp, #0
 8005542:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800554a:	b2db      	uxtb	r3, r3
 800554c:	2b01      	cmp	r3, #1
 800554e:	d001      	beq.n	8005554 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005550:	2301      	movs	r3, #1
 8005552:	e047      	b.n	80055e4 <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	2202      	movs	r2, #2
 8005558:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	4a23      	ldr	r2, [pc, #140]	@ (80055f0 <HAL_TIM_Base_Start+0xb4>)
 8005562:	4293      	cmp	r3, r2
 8005564:	d01d      	beq.n	80055a2 <HAL_TIM_Base_Start+0x66>
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800556e:	d018      	beq.n	80055a2 <HAL_TIM_Base_Start+0x66>
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	4a1f      	ldr	r2, [pc, #124]	@ (80055f4 <HAL_TIM_Base_Start+0xb8>)
 8005576:	4293      	cmp	r3, r2
 8005578:	d013      	beq.n	80055a2 <HAL_TIM_Base_Start+0x66>
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	4a1e      	ldr	r2, [pc, #120]	@ (80055f8 <HAL_TIM_Base_Start+0xbc>)
 8005580:	4293      	cmp	r3, r2
 8005582:	d00e      	beq.n	80055a2 <HAL_TIM_Base_Start+0x66>
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	4a1c      	ldr	r2, [pc, #112]	@ (80055fc <HAL_TIM_Base_Start+0xc0>)
 800558a:	4293      	cmp	r3, r2
 800558c:	d009      	beq.n	80055a2 <HAL_TIM_Base_Start+0x66>
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	4a1b      	ldr	r2, [pc, #108]	@ (8005600 <HAL_TIM_Base_Start+0xc4>)
 8005594:	4293      	cmp	r3, r2
 8005596:	d004      	beq.n	80055a2 <HAL_TIM_Base_Start+0x66>
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	4a19      	ldr	r2, [pc, #100]	@ (8005604 <HAL_TIM_Base_Start+0xc8>)
 800559e:	4293      	cmp	r3, r2
 80055a0:	d115      	bne.n	80055ce <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	689a      	ldr	r2, [r3, #8]
 80055a8:	4b17      	ldr	r3, [pc, #92]	@ (8005608 <HAL_TIM_Base_Start+0xcc>)
 80055aa:	4013      	ands	r3, r2
 80055ac:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	2b06      	cmp	r3, #6
 80055b2:	d015      	beq.n	80055e0 <HAL_TIM_Base_Start+0xa4>
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80055ba:	d011      	beq.n	80055e0 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	681a      	ldr	r2, [r3, #0]
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	f042 0201 	orr.w	r2, r2, #1
 80055ca:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80055cc:	e008      	b.n	80055e0 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	681a      	ldr	r2, [r3, #0]
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	f042 0201 	orr.w	r2, r2, #1
 80055dc:	601a      	str	r2, [r3, #0]
 80055de:	e000      	b.n	80055e2 <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80055e0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80055e2:	2300      	movs	r3, #0
}
 80055e4:	4618      	mov	r0, r3
 80055e6:	3714      	adds	r7, #20
 80055e8:	46bd      	mov	sp, r7
 80055ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ee:	4770      	bx	lr
 80055f0:	40012c00 	.word	0x40012c00
 80055f4:	40000400 	.word	0x40000400
 80055f8:	40000800 	.word	0x40000800
 80055fc:	40000c00 	.word	0x40000c00
 8005600:	40013400 	.word	0x40013400
 8005604:	40014000 	.word	0x40014000
 8005608:	00010007 	.word	0x00010007

0800560c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800560c:	b580      	push	{r7, lr}
 800560e:	b084      	sub	sp, #16
 8005610:	af00      	add	r7, sp, #0
 8005612:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	68db      	ldr	r3, [r3, #12]
 800561a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	691b      	ldr	r3, [r3, #16]
 8005622:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005624:	68bb      	ldr	r3, [r7, #8]
 8005626:	f003 0302 	and.w	r3, r3, #2
 800562a:	2b00      	cmp	r3, #0
 800562c:	d020      	beq.n	8005670 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	f003 0302 	and.w	r3, r3, #2
 8005634:	2b00      	cmp	r3, #0
 8005636:	d01b      	beq.n	8005670 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	f06f 0202 	mvn.w	r2, #2
 8005640:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	2201      	movs	r2, #1
 8005646:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	699b      	ldr	r3, [r3, #24]
 800564e:	f003 0303 	and.w	r3, r3, #3
 8005652:	2b00      	cmp	r3, #0
 8005654:	d003      	beq.n	800565e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005656:	6878      	ldr	r0, [r7, #4]
 8005658:	f000 f9bc 	bl	80059d4 <HAL_TIM_IC_CaptureCallback>
 800565c:	e005      	b.n	800566a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800565e:	6878      	ldr	r0, [r7, #4]
 8005660:	f000 f9ae 	bl	80059c0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005664:	6878      	ldr	r0, [r7, #4]
 8005666:	f000 f9bf 	bl	80059e8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	2200      	movs	r2, #0
 800566e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005670:	68bb      	ldr	r3, [r7, #8]
 8005672:	f003 0304 	and.w	r3, r3, #4
 8005676:	2b00      	cmp	r3, #0
 8005678:	d020      	beq.n	80056bc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	f003 0304 	and.w	r3, r3, #4
 8005680:	2b00      	cmp	r3, #0
 8005682:	d01b      	beq.n	80056bc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	f06f 0204 	mvn.w	r2, #4
 800568c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	2202      	movs	r2, #2
 8005692:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	699b      	ldr	r3, [r3, #24]
 800569a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d003      	beq.n	80056aa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80056a2:	6878      	ldr	r0, [r7, #4]
 80056a4:	f000 f996 	bl	80059d4 <HAL_TIM_IC_CaptureCallback>
 80056a8:	e005      	b.n	80056b6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80056aa:	6878      	ldr	r0, [r7, #4]
 80056ac:	f000 f988 	bl	80059c0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80056b0:	6878      	ldr	r0, [r7, #4]
 80056b2:	f000 f999 	bl	80059e8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	2200      	movs	r2, #0
 80056ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80056bc:	68bb      	ldr	r3, [r7, #8]
 80056be:	f003 0308 	and.w	r3, r3, #8
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d020      	beq.n	8005708 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	f003 0308 	and.w	r3, r3, #8
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d01b      	beq.n	8005708 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	f06f 0208 	mvn.w	r2, #8
 80056d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	2204      	movs	r2, #4
 80056de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	69db      	ldr	r3, [r3, #28]
 80056e6:	f003 0303 	and.w	r3, r3, #3
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d003      	beq.n	80056f6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80056ee:	6878      	ldr	r0, [r7, #4]
 80056f0:	f000 f970 	bl	80059d4 <HAL_TIM_IC_CaptureCallback>
 80056f4:	e005      	b.n	8005702 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80056f6:	6878      	ldr	r0, [r7, #4]
 80056f8:	f000 f962 	bl	80059c0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80056fc:	6878      	ldr	r0, [r7, #4]
 80056fe:	f000 f973 	bl	80059e8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	2200      	movs	r2, #0
 8005706:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005708:	68bb      	ldr	r3, [r7, #8]
 800570a:	f003 0310 	and.w	r3, r3, #16
 800570e:	2b00      	cmp	r3, #0
 8005710:	d020      	beq.n	8005754 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	f003 0310 	and.w	r3, r3, #16
 8005718:	2b00      	cmp	r3, #0
 800571a:	d01b      	beq.n	8005754 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	f06f 0210 	mvn.w	r2, #16
 8005724:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	2208      	movs	r2, #8
 800572a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	69db      	ldr	r3, [r3, #28]
 8005732:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005736:	2b00      	cmp	r3, #0
 8005738:	d003      	beq.n	8005742 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800573a:	6878      	ldr	r0, [r7, #4]
 800573c:	f000 f94a 	bl	80059d4 <HAL_TIM_IC_CaptureCallback>
 8005740:	e005      	b.n	800574e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005742:	6878      	ldr	r0, [r7, #4]
 8005744:	f000 f93c 	bl	80059c0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005748:	6878      	ldr	r0, [r7, #4]
 800574a:	f000 f94d 	bl	80059e8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	2200      	movs	r2, #0
 8005752:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005754:	68bb      	ldr	r3, [r7, #8]
 8005756:	f003 0301 	and.w	r3, r3, #1
 800575a:	2b00      	cmp	r3, #0
 800575c:	d00c      	beq.n	8005778 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	f003 0301 	and.w	r3, r3, #1
 8005764:	2b00      	cmp	r3, #0
 8005766:	d007      	beq.n	8005778 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	f06f 0201 	mvn.w	r2, #1
 8005770:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005772:	6878      	ldr	r0, [r7, #4]
 8005774:	f000 f91a 	bl	80059ac <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005778:	68bb      	ldr	r3, [r7, #8]
 800577a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800577e:	2b00      	cmp	r3, #0
 8005780:	d104      	bne.n	800578c <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8005782:	68bb      	ldr	r3, [r7, #8]
 8005784:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005788:	2b00      	cmp	r3, #0
 800578a:	d00c      	beq.n	80057a6 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005792:	2b00      	cmp	r3, #0
 8005794:	d007      	beq.n	80057a6 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800579e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80057a0:	6878      	ldr	r0, [r7, #4]
 80057a2:	f000 fb07 	bl	8005db4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80057a6:	68bb      	ldr	r3, [r7, #8]
 80057a8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d00c      	beq.n	80057ca <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d007      	beq.n	80057ca <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80057c2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80057c4:	6878      	ldr	r0, [r7, #4]
 80057c6:	f000 faff 	bl	8005dc8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80057ca:	68bb      	ldr	r3, [r7, #8]
 80057cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d00c      	beq.n	80057ee <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d007      	beq.n	80057ee <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80057e6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80057e8:	6878      	ldr	r0, [r7, #4]
 80057ea:	f000 f907 	bl	80059fc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80057ee:	68bb      	ldr	r3, [r7, #8]
 80057f0:	f003 0320 	and.w	r3, r3, #32
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d00c      	beq.n	8005812 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	f003 0320 	and.w	r3, r3, #32
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d007      	beq.n	8005812 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	f06f 0220 	mvn.w	r2, #32
 800580a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800580c:	6878      	ldr	r0, [r7, #4]
 800580e:	f000 fac7 	bl	8005da0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005812:	bf00      	nop
 8005814:	3710      	adds	r7, #16
 8005816:	46bd      	mov	sp, r7
 8005818:	bd80      	pop	{r7, pc}

0800581a <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800581a:	b580      	push	{r7, lr}
 800581c:	b084      	sub	sp, #16
 800581e:	af00      	add	r7, sp, #0
 8005820:	6078      	str	r0, [r7, #4]
 8005822:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005824:	2300      	movs	r3, #0
 8005826:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800582e:	2b01      	cmp	r3, #1
 8005830:	d101      	bne.n	8005836 <HAL_TIM_ConfigClockSource+0x1c>
 8005832:	2302      	movs	r3, #2
 8005834:	e0b6      	b.n	80059a4 <HAL_TIM_ConfigClockSource+0x18a>
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	2201      	movs	r2, #1
 800583a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	2202      	movs	r2, #2
 8005842:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	689b      	ldr	r3, [r3, #8]
 800584c:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800584e:	68bb      	ldr	r3, [r7, #8]
 8005850:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005854:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005858:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800585a:	68bb      	ldr	r3, [r7, #8]
 800585c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005860:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	68ba      	ldr	r2, [r7, #8]
 8005868:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800586a:	683b      	ldr	r3, [r7, #0]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005872:	d03e      	beq.n	80058f2 <HAL_TIM_ConfigClockSource+0xd8>
 8005874:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005878:	f200 8087 	bhi.w	800598a <HAL_TIM_ConfigClockSource+0x170>
 800587c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005880:	f000 8086 	beq.w	8005990 <HAL_TIM_ConfigClockSource+0x176>
 8005884:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005888:	d87f      	bhi.n	800598a <HAL_TIM_ConfigClockSource+0x170>
 800588a:	2b70      	cmp	r3, #112	@ 0x70
 800588c:	d01a      	beq.n	80058c4 <HAL_TIM_ConfigClockSource+0xaa>
 800588e:	2b70      	cmp	r3, #112	@ 0x70
 8005890:	d87b      	bhi.n	800598a <HAL_TIM_ConfigClockSource+0x170>
 8005892:	2b60      	cmp	r3, #96	@ 0x60
 8005894:	d050      	beq.n	8005938 <HAL_TIM_ConfigClockSource+0x11e>
 8005896:	2b60      	cmp	r3, #96	@ 0x60
 8005898:	d877      	bhi.n	800598a <HAL_TIM_ConfigClockSource+0x170>
 800589a:	2b50      	cmp	r3, #80	@ 0x50
 800589c:	d03c      	beq.n	8005918 <HAL_TIM_ConfigClockSource+0xfe>
 800589e:	2b50      	cmp	r3, #80	@ 0x50
 80058a0:	d873      	bhi.n	800598a <HAL_TIM_ConfigClockSource+0x170>
 80058a2:	2b40      	cmp	r3, #64	@ 0x40
 80058a4:	d058      	beq.n	8005958 <HAL_TIM_ConfigClockSource+0x13e>
 80058a6:	2b40      	cmp	r3, #64	@ 0x40
 80058a8:	d86f      	bhi.n	800598a <HAL_TIM_ConfigClockSource+0x170>
 80058aa:	2b30      	cmp	r3, #48	@ 0x30
 80058ac:	d064      	beq.n	8005978 <HAL_TIM_ConfigClockSource+0x15e>
 80058ae:	2b30      	cmp	r3, #48	@ 0x30
 80058b0:	d86b      	bhi.n	800598a <HAL_TIM_ConfigClockSource+0x170>
 80058b2:	2b20      	cmp	r3, #32
 80058b4:	d060      	beq.n	8005978 <HAL_TIM_ConfigClockSource+0x15e>
 80058b6:	2b20      	cmp	r3, #32
 80058b8:	d867      	bhi.n	800598a <HAL_TIM_ConfigClockSource+0x170>
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d05c      	beq.n	8005978 <HAL_TIM_ConfigClockSource+0x15e>
 80058be:	2b10      	cmp	r3, #16
 80058c0:	d05a      	beq.n	8005978 <HAL_TIM_ConfigClockSource+0x15e>
 80058c2:	e062      	b.n	800598a <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80058c8:	683b      	ldr	r3, [r7, #0]
 80058ca:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80058cc:	683b      	ldr	r3, [r7, #0]
 80058ce:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80058d0:	683b      	ldr	r3, [r7, #0]
 80058d2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80058d4:	f000 f9bc 	bl	8005c50 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	689b      	ldr	r3, [r3, #8]
 80058de:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80058e0:	68bb      	ldr	r3, [r7, #8]
 80058e2:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80058e6:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	68ba      	ldr	r2, [r7, #8]
 80058ee:	609a      	str	r2, [r3, #8]
      break;
 80058f0:	e04f      	b.n	8005992 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80058f6:	683b      	ldr	r3, [r7, #0]
 80058f8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80058fa:	683b      	ldr	r3, [r7, #0]
 80058fc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80058fe:	683b      	ldr	r3, [r7, #0]
 8005900:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005902:	f000 f9a5 	bl	8005c50 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	689a      	ldr	r2, [r3, #8]
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005914:	609a      	str	r2, [r3, #8]
      break;
 8005916:	e03c      	b.n	8005992 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800591c:	683b      	ldr	r3, [r7, #0]
 800591e:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005920:	683b      	ldr	r3, [r7, #0]
 8005922:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005924:	461a      	mov	r2, r3
 8005926:	f000 f919 	bl	8005b5c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	2150      	movs	r1, #80	@ 0x50
 8005930:	4618      	mov	r0, r3
 8005932:	f000 f972 	bl	8005c1a <TIM_ITRx_SetConfig>
      break;
 8005936:	e02c      	b.n	8005992 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800593c:	683b      	ldr	r3, [r7, #0]
 800593e:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005940:	683b      	ldr	r3, [r7, #0]
 8005942:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005944:	461a      	mov	r2, r3
 8005946:	f000 f938 	bl	8005bba <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	2160      	movs	r1, #96	@ 0x60
 8005950:	4618      	mov	r0, r3
 8005952:	f000 f962 	bl	8005c1a <TIM_ITRx_SetConfig>
      break;
 8005956:	e01c      	b.n	8005992 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800595c:	683b      	ldr	r3, [r7, #0]
 800595e:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005960:	683b      	ldr	r3, [r7, #0]
 8005962:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005964:	461a      	mov	r2, r3
 8005966:	f000 f8f9 	bl	8005b5c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	2140      	movs	r1, #64	@ 0x40
 8005970:	4618      	mov	r0, r3
 8005972:	f000 f952 	bl	8005c1a <TIM_ITRx_SetConfig>
      break;
 8005976:	e00c      	b.n	8005992 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681a      	ldr	r2, [r3, #0]
 800597c:	683b      	ldr	r3, [r7, #0]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	4619      	mov	r1, r3
 8005982:	4610      	mov	r0, r2
 8005984:	f000 f949 	bl	8005c1a <TIM_ITRx_SetConfig>
      break;
 8005988:	e003      	b.n	8005992 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 800598a:	2301      	movs	r3, #1
 800598c:	73fb      	strb	r3, [r7, #15]
      break;
 800598e:	e000      	b.n	8005992 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8005990:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	2201      	movs	r2, #1
 8005996:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	2200      	movs	r2, #0
 800599e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80059a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80059a4:	4618      	mov	r0, r3
 80059a6:	3710      	adds	r7, #16
 80059a8:	46bd      	mov	sp, r7
 80059aa:	bd80      	pop	{r7, pc}

080059ac <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80059ac:	b480      	push	{r7}
 80059ae:	b083      	sub	sp, #12
 80059b0:	af00      	add	r7, sp, #0
 80059b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80059b4:	bf00      	nop
 80059b6:	370c      	adds	r7, #12
 80059b8:	46bd      	mov	sp, r7
 80059ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059be:	4770      	bx	lr

080059c0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80059c0:	b480      	push	{r7}
 80059c2:	b083      	sub	sp, #12
 80059c4:	af00      	add	r7, sp, #0
 80059c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80059c8:	bf00      	nop
 80059ca:	370c      	adds	r7, #12
 80059cc:	46bd      	mov	sp, r7
 80059ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059d2:	4770      	bx	lr

080059d4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80059d4:	b480      	push	{r7}
 80059d6:	b083      	sub	sp, #12
 80059d8:	af00      	add	r7, sp, #0
 80059da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80059dc:	bf00      	nop
 80059de:	370c      	adds	r7, #12
 80059e0:	46bd      	mov	sp, r7
 80059e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059e6:	4770      	bx	lr

080059e8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80059e8:	b480      	push	{r7}
 80059ea:	b083      	sub	sp, #12
 80059ec:	af00      	add	r7, sp, #0
 80059ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80059f0:	bf00      	nop
 80059f2:	370c      	adds	r7, #12
 80059f4:	46bd      	mov	sp, r7
 80059f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059fa:	4770      	bx	lr

080059fc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80059fc:	b480      	push	{r7}
 80059fe:	b083      	sub	sp, #12
 8005a00:	af00      	add	r7, sp, #0
 8005a02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005a04:	bf00      	nop
 8005a06:	370c      	adds	r7, #12
 8005a08:	46bd      	mov	sp, r7
 8005a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a0e:	4770      	bx	lr

08005a10 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005a10:	b480      	push	{r7}
 8005a12:	b085      	sub	sp, #20
 8005a14:	af00      	add	r7, sp, #0
 8005a16:	6078      	str	r0, [r7, #4]
 8005a18:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	4a46      	ldr	r2, [pc, #280]	@ (8005b3c <TIM_Base_SetConfig+0x12c>)
 8005a24:	4293      	cmp	r3, r2
 8005a26:	d013      	beq.n	8005a50 <TIM_Base_SetConfig+0x40>
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005a2e:	d00f      	beq.n	8005a50 <TIM_Base_SetConfig+0x40>
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	4a43      	ldr	r2, [pc, #268]	@ (8005b40 <TIM_Base_SetConfig+0x130>)
 8005a34:	4293      	cmp	r3, r2
 8005a36:	d00b      	beq.n	8005a50 <TIM_Base_SetConfig+0x40>
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	4a42      	ldr	r2, [pc, #264]	@ (8005b44 <TIM_Base_SetConfig+0x134>)
 8005a3c:	4293      	cmp	r3, r2
 8005a3e:	d007      	beq.n	8005a50 <TIM_Base_SetConfig+0x40>
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	4a41      	ldr	r2, [pc, #260]	@ (8005b48 <TIM_Base_SetConfig+0x138>)
 8005a44:	4293      	cmp	r3, r2
 8005a46:	d003      	beq.n	8005a50 <TIM_Base_SetConfig+0x40>
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	4a40      	ldr	r2, [pc, #256]	@ (8005b4c <TIM_Base_SetConfig+0x13c>)
 8005a4c:	4293      	cmp	r3, r2
 8005a4e:	d108      	bne.n	8005a62 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005a56:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005a58:	683b      	ldr	r3, [r7, #0]
 8005a5a:	685b      	ldr	r3, [r3, #4]
 8005a5c:	68fa      	ldr	r2, [r7, #12]
 8005a5e:	4313      	orrs	r3, r2
 8005a60:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	4a35      	ldr	r2, [pc, #212]	@ (8005b3c <TIM_Base_SetConfig+0x12c>)
 8005a66:	4293      	cmp	r3, r2
 8005a68:	d01f      	beq.n	8005aaa <TIM_Base_SetConfig+0x9a>
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005a70:	d01b      	beq.n	8005aaa <TIM_Base_SetConfig+0x9a>
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	4a32      	ldr	r2, [pc, #200]	@ (8005b40 <TIM_Base_SetConfig+0x130>)
 8005a76:	4293      	cmp	r3, r2
 8005a78:	d017      	beq.n	8005aaa <TIM_Base_SetConfig+0x9a>
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	4a31      	ldr	r2, [pc, #196]	@ (8005b44 <TIM_Base_SetConfig+0x134>)
 8005a7e:	4293      	cmp	r3, r2
 8005a80:	d013      	beq.n	8005aaa <TIM_Base_SetConfig+0x9a>
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	4a30      	ldr	r2, [pc, #192]	@ (8005b48 <TIM_Base_SetConfig+0x138>)
 8005a86:	4293      	cmp	r3, r2
 8005a88:	d00f      	beq.n	8005aaa <TIM_Base_SetConfig+0x9a>
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	4a2f      	ldr	r2, [pc, #188]	@ (8005b4c <TIM_Base_SetConfig+0x13c>)
 8005a8e:	4293      	cmp	r3, r2
 8005a90:	d00b      	beq.n	8005aaa <TIM_Base_SetConfig+0x9a>
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	4a2e      	ldr	r2, [pc, #184]	@ (8005b50 <TIM_Base_SetConfig+0x140>)
 8005a96:	4293      	cmp	r3, r2
 8005a98:	d007      	beq.n	8005aaa <TIM_Base_SetConfig+0x9a>
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	4a2d      	ldr	r2, [pc, #180]	@ (8005b54 <TIM_Base_SetConfig+0x144>)
 8005a9e:	4293      	cmp	r3, r2
 8005aa0:	d003      	beq.n	8005aaa <TIM_Base_SetConfig+0x9a>
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	4a2c      	ldr	r2, [pc, #176]	@ (8005b58 <TIM_Base_SetConfig+0x148>)
 8005aa6:	4293      	cmp	r3, r2
 8005aa8:	d108      	bne.n	8005abc <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005ab0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005ab2:	683b      	ldr	r3, [r7, #0]
 8005ab4:	68db      	ldr	r3, [r3, #12]
 8005ab6:	68fa      	ldr	r2, [r7, #12]
 8005ab8:	4313      	orrs	r3, r2
 8005aba:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005ac2:	683b      	ldr	r3, [r7, #0]
 8005ac4:	695b      	ldr	r3, [r3, #20]
 8005ac6:	4313      	orrs	r3, r2
 8005ac8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	68fa      	ldr	r2, [r7, #12]
 8005ace:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005ad0:	683b      	ldr	r3, [r7, #0]
 8005ad2:	689a      	ldr	r2, [r3, #8]
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005ad8:	683b      	ldr	r3, [r7, #0]
 8005ada:	681a      	ldr	r2, [r3, #0]
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	4a16      	ldr	r2, [pc, #88]	@ (8005b3c <TIM_Base_SetConfig+0x12c>)
 8005ae4:	4293      	cmp	r3, r2
 8005ae6:	d00f      	beq.n	8005b08 <TIM_Base_SetConfig+0xf8>
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	4a18      	ldr	r2, [pc, #96]	@ (8005b4c <TIM_Base_SetConfig+0x13c>)
 8005aec:	4293      	cmp	r3, r2
 8005aee:	d00b      	beq.n	8005b08 <TIM_Base_SetConfig+0xf8>
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	4a17      	ldr	r2, [pc, #92]	@ (8005b50 <TIM_Base_SetConfig+0x140>)
 8005af4:	4293      	cmp	r3, r2
 8005af6:	d007      	beq.n	8005b08 <TIM_Base_SetConfig+0xf8>
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	4a16      	ldr	r2, [pc, #88]	@ (8005b54 <TIM_Base_SetConfig+0x144>)
 8005afc:	4293      	cmp	r3, r2
 8005afe:	d003      	beq.n	8005b08 <TIM_Base_SetConfig+0xf8>
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	4a15      	ldr	r2, [pc, #84]	@ (8005b58 <TIM_Base_SetConfig+0x148>)
 8005b04:	4293      	cmp	r3, r2
 8005b06:	d103      	bne.n	8005b10 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005b08:	683b      	ldr	r3, [r7, #0]
 8005b0a:	691a      	ldr	r2, [r3, #16]
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	2201      	movs	r2, #1
 8005b14:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	691b      	ldr	r3, [r3, #16]
 8005b1a:	f003 0301 	and.w	r3, r3, #1
 8005b1e:	2b01      	cmp	r3, #1
 8005b20:	d105      	bne.n	8005b2e <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	691b      	ldr	r3, [r3, #16]
 8005b26:	f023 0201 	bic.w	r2, r3, #1
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	611a      	str	r2, [r3, #16]
  }
}
 8005b2e:	bf00      	nop
 8005b30:	3714      	adds	r7, #20
 8005b32:	46bd      	mov	sp, r7
 8005b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b38:	4770      	bx	lr
 8005b3a:	bf00      	nop
 8005b3c:	40012c00 	.word	0x40012c00
 8005b40:	40000400 	.word	0x40000400
 8005b44:	40000800 	.word	0x40000800
 8005b48:	40000c00 	.word	0x40000c00
 8005b4c:	40013400 	.word	0x40013400
 8005b50:	40014000 	.word	0x40014000
 8005b54:	40014400 	.word	0x40014400
 8005b58:	40014800 	.word	0x40014800

08005b5c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005b5c:	b480      	push	{r7}
 8005b5e:	b087      	sub	sp, #28
 8005b60:	af00      	add	r7, sp, #0
 8005b62:	60f8      	str	r0, [r7, #12]
 8005b64:	60b9      	str	r1, [r7, #8]
 8005b66:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	6a1b      	ldr	r3, [r3, #32]
 8005b6c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	6a1b      	ldr	r3, [r3, #32]
 8005b72:	f023 0201 	bic.w	r2, r3, #1
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	699b      	ldr	r3, [r3, #24]
 8005b7e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005b80:	693b      	ldr	r3, [r7, #16]
 8005b82:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005b86:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	011b      	lsls	r3, r3, #4
 8005b8c:	693a      	ldr	r2, [r7, #16]
 8005b8e:	4313      	orrs	r3, r2
 8005b90:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005b92:	697b      	ldr	r3, [r7, #20]
 8005b94:	f023 030a 	bic.w	r3, r3, #10
 8005b98:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005b9a:	697a      	ldr	r2, [r7, #20]
 8005b9c:	68bb      	ldr	r3, [r7, #8]
 8005b9e:	4313      	orrs	r3, r2
 8005ba0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	693a      	ldr	r2, [r7, #16]
 8005ba6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	697a      	ldr	r2, [r7, #20]
 8005bac:	621a      	str	r2, [r3, #32]
}
 8005bae:	bf00      	nop
 8005bb0:	371c      	adds	r7, #28
 8005bb2:	46bd      	mov	sp, r7
 8005bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bb8:	4770      	bx	lr

08005bba <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005bba:	b480      	push	{r7}
 8005bbc:	b087      	sub	sp, #28
 8005bbe:	af00      	add	r7, sp, #0
 8005bc0:	60f8      	str	r0, [r7, #12]
 8005bc2:	60b9      	str	r1, [r7, #8]
 8005bc4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	6a1b      	ldr	r3, [r3, #32]
 8005bca:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	6a1b      	ldr	r3, [r3, #32]
 8005bd0:	f023 0210 	bic.w	r2, r3, #16
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	699b      	ldr	r3, [r3, #24]
 8005bdc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005bde:	693b      	ldr	r3, [r7, #16]
 8005be0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005be4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	031b      	lsls	r3, r3, #12
 8005bea:	693a      	ldr	r2, [r7, #16]
 8005bec:	4313      	orrs	r3, r2
 8005bee:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005bf0:	697b      	ldr	r3, [r7, #20]
 8005bf2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005bf6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005bf8:	68bb      	ldr	r3, [r7, #8]
 8005bfa:	011b      	lsls	r3, r3, #4
 8005bfc:	697a      	ldr	r2, [r7, #20]
 8005bfe:	4313      	orrs	r3, r2
 8005c00:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	693a      	ldr	r2, [r7, #16]
 8005c06:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	697a      	ldr	r2, [r7, #20]
 8005c0c:	621a      	str	r2, [r3, #32]
}
 8005c0e:	bf00      	nop
 8005c10:	371c      	adds	r7, #28
 8005c12:	46bd      	mov	sp, r7
 8005c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c18:	4770      	bx	lr

08005c1a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005c1a:	b480      	push	{r7}
 8005c1c:	b085      	sub	sp, #20
 8005c1e:	af00      	add	r7, sp, #0
 8005c20:	6078      	str	r0, [r7, #4]
 8005c22:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	689b      	ldr	r3, [r3, #8]
 8005c28:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005c30:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005c32:	683a      	ldr	r2, [r7, #0]
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	4313      	orrs	r3, r2
 8005c38:	f043 0307 	orr.w	r3, r3, #7
 8005c3c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	68fa      	ldr	r2, [r7, #12]
 8005c42:	609a      	str	r2, [r3, #8]
}
 8005c44:	bf00      	nop
 8005c46:	3714      	adds	r7, #20
 8005c48:	46bd      	mov	sp, r7
 8005c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c4e:	4770      	bx	lr

08005c50 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005c50:	b480      	push	{r7}
 8005c52:	b087      	sub	sp, #28
 8005c54:	af00      	add	r7, sp, #0
 8005c56:	60f8      	str	r0, [r7, #12]
 8005c58:	60b9      	str	r1, [r7, #8]
 8005c5a:	607a      	str	r2, [r7, #4]
 8005c5c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	689b      	ldr	r3, [r3, #8]
 8005c62:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005c64:	697b      	ldr	r3, [r7, #20]
 8005c66:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005c6a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005c6c:	683b      	ldr	r3, [r7, #0]
 8005c6e:	021a      	lsls	r2, r3, #8
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	431a      	orrs	r2, r3
 8005c74:	68bb      	ldr	r3, [r7, #8]
 8005c76:	4313      	orrs	r3, r2
 8005c78:	697a      	ldr	r2, [r7, #20]
 8005c7a:	4313      	orrs	r3, r2
 8005c7c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	697a      	ldr	r2, [r7, #20]
 8005c82:	609a      	str	r2, [r3, #8]
}
 8005c84:	bf00      	nop
 8005c86:	371c      	adds	r7, #28
 8005c88:	46bd      	mov	sp, r7
 8005c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c8e:	4770      	bx	lr

08005c90 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005c90:	b480      	push	{r7}
 8005c92:	b085      	sub	sp, #20
 8005c94:	af00      	add	r7, sp, #0
 8005c96:	6078      	str	r0, [r7, #4]
 8005c98:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005ca0:	2b01      	cmp	r3, #1
 8005ca2:	d101      	bne.n	8005ca8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005ca4:	2302      	movs	r3, #2
 8005ca6:	e068      	b.n	8005d7a <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	2201      	movs	r2, #1
 8005cac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	2202      	movs	r2, #2
 8005cb4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	685b      	ldr	r3, [r3, #4]
 8005cbe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	689b      	ldr	r3, [r3, #8]
 8005cc6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	4a2e      	ldr	r2, [pc, #184]	@ (8005d88 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8005cce:	4293      	cmp	r3, r2
 8005cd0:	d004      	beq.n	8005cdc <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	4a2d      	ldr	r2, [pc, #180]	@ (8005d8c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005cd8:	4293      	cmp	r3, r2
 8005cda:	d108      	bne.n	8005cee <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8005ce2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005ce4:	683b      	ldr	r3, [r7, #0]
 8005ce6:	685b      	ldr	r3, [r3, #4]
 8005ce8:	68fa      	ldr	r2, [r7, #12]
 8005cea:	4313      	orrs	r3, r2
 8005cec:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005cf4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005cf6:	683b      	ldr	r3, [r7, #0]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	68fa      	ldr	r2, [r7, #12]
 8005cfc:	4313      	orrs	r3, r2
 8005cfe:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	68fa      	ldr	r2, [r7, #12]
 8005d06:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	4a1e      	ldr	r2, [pc, #120]	@ (8005d88 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8005d0e:	4293      	cmp	r3, r2
 8005d10:	d01d      	beq.n	8005d4e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005d1a:	d018      	beq.n	8005d4e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	4a1b      	ldr	r2, [pc, #108]	@ (8005d90 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005d22:	4293      	cmp	r3, r2
 8005d24:	d013      	beq.n	8005d4e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	4a1a      	ldr	r2, [pc, #104]	@ (8005d94 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005d2c:	4293      	cmp	r3, r2
 8005d2e:	d00e      	beq.n	8005d4e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	4a18      	ldr	r2, [pc, #96]	@ (8005d98 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8005d36:	4293      	cmp	r3, r2
 8005d38:	d009      	beq.n	8005d4e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	4a13      	ldr	r2, [pc, #76]	@ (8005d8c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005d40:	4293      	cmp	r3, r2
 8005d42:	d004      	beq.n	8005d4e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	4a14      	ldr	r2, [pc, #80]	@ (8005d9c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8005d4a:	4293      	cmp	r3, r2
 8005d4c:	d10c      	bne.n	8005d68 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005d4e:	68bb      	ldr	r3, [r7, #8]
 8005d50:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005d54:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005d56:	683b      	ldr	r3, [r7, #0]
 8005d58:	689b      	ldr	r3, [r3, #8]
 8005d5a:	68ba      	ldr	r2, [r7, #8]
 8005d5c:	4313      	orrs	r3, r2
 8005d5e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	68ba      	ldr	r2, [r7, #8]
 8005d66:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	2201      	movs	r2, #1
 8005d6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	2200      	movs	r2, #0
 8005d74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005d78:	2300      	movs	r3, #0
}
 8005d7a:	4618      	mov	r0, r3
 8005d7c:	3714      	adds	r7, #20
 8005d7e:	46bd      	mov	sp, r7
 8005d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d84:	4770      	bx	lr
 8005d86:	bf00      	nop
 8005d88:	40012c00 	.word	0x40012c00
 8005d8c:	40013400 	.word	0x40013400
 8005d90:	40000400 	.word	0x40000400
 8005d94:	40000800 	.word	0x40000800
 8005d98:	40000c00 	.word	0x40000c00
 8005d9c:	40014000 	.word	0x40014000

08005da0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005da0:	b480      	push	{r7}
 8005da2:	b083      	sub	sp, #12
 8005da4:	af00      	add	r7, sp, #0
 8005da6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005da8:	bf00      	nop
 8005daa:	370c      	adds	r7, #12
 8005dac:	46bd      	mov	sp, r7
 8005dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005db2:	4770      	bx	lr

08005db4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005db4:	b480      	push	{r7}
 8005db6:	b083      	sub	sp, #12
 8005db8:	af00      	add	r7, sp, #0
 8005dba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005dbc:	bf00      	nop
 8005dbe:	370c      	adds	r7, #12
 8005dc0:	46bd      	mov	sp, r7
 8005dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dc6:	4770      	bx	lr

08005dc8 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005dc8:	b480      	push	{r7}
 8005dca:	b083      	sub	sp, #12
 8005dcc:	af00      	add	r7, sp, #0
 8005dce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005dd0:	bf00      	nop
 8005dd2:	370c      	adds	r7, #12
 8005dd4:	46bd      	mov	sp, r7
 8005dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dda:	4770      	bx	lr

08005ddc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005ddc:	b580      	push	{r7, lr}
 8005dde:	b082      	sub	sp, #8
 8005de0:	af00      	add	r7, sp, #0
 8005de2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d101      	bne.n	8005dee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005dea:	2301      	movs	r3, #1
 8005dec:	e042      	b.n	8005e74 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d106      	bne.n	8005e06 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	2200      	movs	r2, #0
 8005dfc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005e00:	6878      	ldr	r0, [r7, #4]
 8005e02:	f7fb f943 	bl	800108c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	2224      	movs	r2, #36	@ 0x24
 8005e0a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	681a      	ldr	r2, [r3, #0]
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	f022 0201 	bic.w	r2, r2, #1
 8005e1c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d002      	beq.n	8005e2c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8005e26:	6878      	ldr	r0, [r7, #4]
 8005e28:	f000 fbb2 	bl	8006590 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005e2c:	6878      	ldr	r0, [r7, #4]
 8005e2e:	f000 f8b3 	bl	8005f98 <UART_SetConfig>
 8005e32:	4603      	mov	r3, r0
 8005e34:	2b01      	cmp	r3, #1
 8005e36:	d101      	bne.n	8005e3c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8005e38:	2301      	movs	r3, #1
 8005e3a:	e01b      	b.n	8005e74 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	685a      	ldr	r2, [r3, #4]
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005e4a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	689a      	ldr	r2, [r3, #8]
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005e5a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	681a      	ldr	r2, [r3, #0]
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	f042 0201 	orr.w	r2, r2, #1
 8005e6a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005e6c:	6878      	ldr	r0, [r7, #4]
 8005e6e:	f000 fc31 	bl	80066d4 <UART_CheckIdleState>
 8005e72:	4603      	mov	r3, r0
}
 8005e74:	4618      	mov	r0, r3
 8005e76:	3708      	adds	r7, #8
 8005e78:	46bd      	mov	sp, r7
 8005e7a:	bd80      	pop	{r7, pc}

08005e7c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005e7c:	b580      	push	{r7, lr}
 8005e7e:	b08a      	sub	sp, #40	@ 0x28
 8005e80:	af02      	add	r7, sp, #8
 8005e82:	60f8      	str	r0, [r7, #12]
 8005e84:	60b9      	str	r1, [r7, #8]
 8005e86:	603b      	str	r3, [r7, #0]
 8005e88:	4613      	mov	r3, r2
 8005e8a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e92:	2b20      	cmp	r3, #32
 8005e94:	d17b      	bne.n	8005f8e <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8005e96:	68bb      	ldr	r3, [r7, #8]
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	d002      	beq.n	8005ea2 <HAL_UART_Transmit+0x26>
 8005e9c:	88fb      	ldrh	r3, [r7, #6]
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d101      	bne.n	8005ea6 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8005ea2:	2301      	movs	r3, #1
 8005ea4:	e074      	b.n	8005f90 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	2200      	movs	r2, #0
 8005eaa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	2221      	movs	r2, #33	@ 0x21
 8005eb2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005eb6:	f7fb fa79 	bl	80013ac <HAL_GetTick>
 8005eba:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	88fa      	ldrh	r2, [r7, #6]
 8005ec0:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	88fa      	ldrh	r2, [r7, #6]
 8005ec8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	689b      	ldr	r3, [r3, #8]
 8005ed0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005ed4:	d108      	bne.n	8005ee8 <HAL_UART_Transmit+0x6c>
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	691b      	ldr	r3, [r3, #16]
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d104      	bne.n	8005ee8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005ede:	2300      	movs	r3, #0
 8005ee0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005ee2:	68bb      	ldr	r3, [r7, #8]
 8005ee4:	61bb      	str	r3, [r7, #24]
 8005ee6:	e003      	b.n	8005ef0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005ee8:	68bb      	ldr	r3, [r7, #8]
 8005eea:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005eec:	2300      	movs	r3, #0
 8005eee:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005ef0:	e030      	b.n	8005f54 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005ef2:	683b      	ldr	r3, [r7, #0]
 8005ef4:	9300      	str	r3, [sp, #0]
 8005ef6:	697b      	ldr	r3, [r7, #20]
 8005ef8:	2200      	movs	r2, #0
 8005efa:	2180      	movs	r1, #128	@ 0x80
 8005efc:	68f8      	ldr	r0, [r7, #12]
 8005efe:	f000 fc93 	bl	8006828 <UART_WaitOnFlagUntilTimeout>
 8005f02:	4603      	mov	r3, r0
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	d005      	beq.n	8005f14 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	2220      	movs	r2, #32
 8005f0c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8005f10:	2303      	movs	r3, #3
 8005f12:	e03d      	b.n	8005f90 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8005f14:	69fb      	ldr	r3, [r7, #28]
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d10b      	bne.n	8005f32 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005f1a:	69bb      	ldr	r3, [r7, #24]
 8005f1c:	881a      	ldrh	r2, [r3, #0]
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005f26:	b292      	uxth	r2, r2
 8005f28:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8005f2a:	69bb      	ldr	r3, [r7, #24]
 8005f2c:	3302      	adds	r3, #2
 8005f2e:	61bb      	str	r3, [r7, #24]
 8005f30:	e007      	b.n	8005f42 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005f32:	69fb      	ldr	r3, [r7, #28]
 8005f34:	781a      	ldrb	r2, [r3, #0]
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005f3c:	69fb      	ldr	r3, [r7, #28]
 8005f3e:	3301      	adds	r3, #1
 8005f40:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005f48:	b29b      	uxth	r3, r3
 8005f4a:	3b01      	subs	r3, #1
 8005f4c:	b29a      	uxth	r2, r3
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005f5a:	b29b      	uxth	r3, r3
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d1c8      	bne.n	8005ef2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005f60:	683b      	ldr	r3, [r7, #0]
 8005f62:	9300      	str	r3, [sp, #0]
 8005f64:	697b      	ldr	r3, [r7, #20]
 8005f66:	2200      	movs	r2, #0
 8005f68:	2140      	movs	r1, #64	@ 0x40
 8005f6a:	68f8      	ldr	r0, [r7, #12]
 8005f6c:	f000 fc5c 	bl	8006828 <UART_WaitOnFlagUntilTimeout>
 8005f70:	4603      	mov	r3, r0
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d005      	beq.n	8005f82 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	2220      	movs	r2, #32
 8005f7a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8005f7e:	2303      	movs	r3, #3
 8005f80:	e006      	b.n	8005f90 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	2220      	movs	r2, #32
 8005f86:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8005f8a:	2300      	movs	r3, #0
 8005f8c:	e000      	b.n	8005f90 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8005f8e:	2302      	movs	r3, #2
  }
}
 8005f90:	4618      	mov	r0, r3
 8005f92:	3720      	adds	r7, #32
 8005f94:	46bd      	mov	sp, r7
 8005f96:	bd80      	pop	{r7, pc}

08005f98 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005f98:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005f9c:	b08c      	sub	sp, #48	@ 0x30
 8005f9e:	af00      	add	r7, sp, #0
 8005fa0:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005fa2:	2300      	movs	r3, #0
 8005fa4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005fa8:	697b      	ldr	r3, [r7, #20]
 8005faa:	689a      	ldr	r2, [r3, #8]
 8005fac:	697b      	ldr	r3, [r7, #20]
 8005fae:	691b      	ldr	r3, [r3, #16]
 8005fb0:	431a      	orrs	r2, r3
 8005fb2:	697b      	ldr	r3, [r7, #20]
 8005fb4:	695b      	ldr	r3, [r3, #20]
 8005fb6:	431a      	orrs	r2, r3
 8005fb8:	697b      	ldr	r3, [r7, #20]
 8005fba:	69db      	ldr	r3, [r3, #28]
 8005fbc:	4313      	orrs	r3, r2
 8005fbe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005fc0:	697b      	ldr	r3, [r7, #20]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	681a      	ldr	r2, [r3, #0]
 8005fc6:	4baa      	ldr	r3, [pc, #680]	@ (8006270 <UART_SetConfig+0x2d8>)
 8005fc8:	4013      	ands	r3, r2
 8005fca:	697a      	ldr	r2, [r7, #20]
 8005fcc:	6812      	ldr	r2, [r2, #0]
 8005fce:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005fd0:	430b      	orrs	r3, r1
 8005fd2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005fd4:	697b      	ldr	r3, [r7, #20]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	685b      	ldr	r3, [r3, #4]
 8005fda:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005fde:	697b      	ldr	r3, [r7, #20]
 8005fe0:	68da      	ldr	r2, [r3, #12]
 8005fe2:	697b      	ldr	r3, [r7, #20]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	430a      	orrs	r2, r1
 8005fe8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005fea:	697b      	ldr	r3, [r7, #20]
 8005fec:	699b      	ldr	r3, [r3, #24]
 8005fee:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005ff0:	697b      	ldr	r3, [r7, #20]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	4a9f      	ldr	r2, [pc, #636]	@ (8006274 <UART_SetConfig+0x2dc>)
 8005ff6:	4293      	cmp	r3, r2
 8005ff8:	d004      	beq.n	8006004 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005ffa:	697b      	ldr	r3, [r7, #20]
 8005ffc:	6a1b      	ldr	r3, [r3, #32]
 8005ffe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006000:	4313      	orrs	r3, r2
 8006002:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006004:	697b      	ldr	r3, [r7, #20]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	689b      	ldr	r3, [r3, #8]
 800600a:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800600e:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8006012:	697a      	ldr	r2, [r7, #20]
 8006014:	6812      	ldr	r2, [r2, #0]
 8006016:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006018:	430b      	orrs	r3, r1
 800601a:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800601c:	697b      	ldr	r3, [r7, #20]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006022:	f023 010f 	bic.w	r1, r3, #15
 8006026:	697b      	ldr	r3, [r7, #20]
 8006028:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800602a:	697b      	ldr	r3, [r7, #20]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	430a      	orrs	r2, r1
 8006030:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006032:	697b      	ldr	r3, [r7, #20]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	4a90      	ldr	r2, [pc, #576]	@ (8006278 <UART_SetConfig+0x2e0>)
 8006038:	4293      	cmp	r3, r2
 800603a:	d125      	bne.n	8006088 <UART_SetConfig+0xf0>
 800603c:	4b8f      	ldr	r3, [pc, #572]	@ (800627c <UART_SetConfig+0x2e4>)
 800603e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006042:	f003 0303 	and.w	r3, r3, #3
 8006046:	2b03      	cmp	r3, #3
 8006048:	d81a      	bhi.n	8006080 <UART_SetConfig+0xe8>
 800604a:	a201      	add	r2, pc, #4	@ (adr r2, 8006050 <UART_SetConfig+0xb8>)
 800604c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006050:	08006061 	.word	0x08006061
 8006054:	08006071 	.word	0x08006071
 8006058:	08006069 	.word	0x08006069
 800605c:	08006079 	.word	0x08006079
 8006060:	2301      	movs	r3, #1
 8006062:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006066:	e116      	b.n	8006296 <UART_SetConfig+0x2fe>
 8006068:	2302      	movs	r3, #2
 800606a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800606e:	e112      	b.n	8006296 <UART_SetConfig+0x2fe>
 8006070:	2304      	movs	r3, #4
 8006072:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006076:	e10e      	b.n	8006296 <UART_SetConfig+0x2fe>
 8006078:	2308      	movs	r3, #8
 800607a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800607e:	e10a      	b.n	8006296 <UART_SetConfig+0x2fe>
 8006080:	2310      	movs	r3, #16
 8006082:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006086:	e106      	b.n	8006296 <UART_SetConfig+0x2fe>
 8006088:	697b      	ldr	r3, [r7, #20]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	4a7c      	ldr	r2, [pc, #496]	@ (8006280 <UART_SetConfig+0x2e8>)
 800608e:	4293      	cmp	r3, r2
 8006090:	d138      	bne.n	8006104 <UART_SetConfig+0x16c>
 8006092:	4b7a      	ldr	r3, [pc, #488]	@ (800627c <UART_SetConfig+0x2e4>)
 8006094:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006098:	f003 030c 	and.w	r3, r3, #12
 800609c:	2b0c      	cmp	r3, #12
 800609e:	d82d      	bhi.n	80060fc <UART_SetConfig+0x164>
 80060a0:	a201      	add	r2, pc, #4	@ (adr r2, 80060a8 <UART_SetConfig+0x110>)
 80060a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060a6:	bf00      	nop
 80060a8:	080060dd 	.word	0x080060dd
 80060ac:	080060fd 	.word	0x080060fd
 80060b0:	080060fd 	.word	0x080060fd
 80060b4:	080060fd 	.word	0x080060fd
 80060b8:	080060ed 	.word	0x080060ed
 80060bc:	080060fd 	.word	0x080060fd
 80060c0:	080060fd 	.word	0x080060fd
 80060c4:	080060fd 	.word	0x080060fd
 80060c8:	080060e5 	.word	0x080060e5
 80060cc:	080060fd 	.word	0x080060fd
 80060d0:	080060fd 	.word	0x080060fd
 80060d4:	080060fd 	.word	0x080060fd
 80060d8:	080060f5 	.word	0x080060f5
 80060dc:	2300      	movs	r3, #0
 80060de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80060e2:	e0d8      	b.n	8006296 <UART_SetConfig+0x2fe>
 80060e4:	2302      	movs	r3, #2
 80060e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80060ea:	e0d4      	b.n	8006296 <UART_SetConfig+0x2fe>
 80060ec:	2304      	movs	r3, #4
 80060ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80060f2:	e0d0      	b.n	8006296 <UART_SetConfig+0x2fe>
 80060f4:	2308      	movs	r3, #8
 80060f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80060fa:	e0cc      	b.n	8006296 <UART_SetConfig+0x2fe>
 80060fc:	2310      	movs	r3, #16
 80060fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006102:	e0c8      	b.n	8006296 <UART_SetConfig+0x2fe>
 8006104:	697b      	ldr	r3, [r7, #20]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	4a5e      	ldr	r2, [pc, #376]	@ (8006284 <UART_SetConfig+0x2ec>)
 800610a:	4293      	cmp	r3, r2
 800610c:	d125      	bne.n	800615a <UART_SetConfig+0x1c2>
 800610e:	4b5b      	ldr	r3, [pc, #364]	@ (800627c <UART_SetConfig+0x2e4>)
 8006110:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006114:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006118:	2b30      	cmp	r3, #48	@ 0x30
 800611a:	d016      	beq.n	800614a <UART_SetConfig+0x1b2>
 800611c:	2b30      	cmp	r3, #48	@ 0x30
 800611e:	d818      	bhi.n	8006152 <UART_SetConfig+0x1ba>
 8006120:	2b20      	cmp	r3, #32
 8006122:	d00a      	beq.n	800613a <UART_SetConfig+0x1a2>
 8006124:	2b20      	cmp	r3, #32
 8006126:	d814      	bhi.n	8006152 <UART_SetConfig+0x1ba>
 8006128:	2b00      	cmp	r3, #0
 800612a:	d002      	beq.n	8006132 <UART_SetConfig+0x19a>
 800612c:	2b10      	cmp	r3, #16
 800612e:	d008      	beq.n	8006142 <UART_SetConfig+0x1aa>
 8006130:	e00f      	b.n	8006152 <UART_SetConfig+0x1ba>
 8006132:	2300      	movs	r3, #0
 8006134:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006138:	e0ad      	b.n	8006296 <UART_SetConfig+0x2fe>
 800613a:	2302      	movs	r3, #2
 800613c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006140:	e0a9      	b.n	8006296 <UART_SetConfig+0x2fe>
 8006142:	2304      	movs	r3, #4
 8006144:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006148:	e0a5      	b.n	8006296 <UART_SetConfig+0x2fe>
 800614a:	2308      	movs	r3, #8
 800614c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006150:	e0a1      	b.n	8006296 <UART_SetConfig+0x2fe>
 8006152:	2310      	movs	r3, #16
 8006154:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006158:	e09d      	b.n	8006296 <UART_SetConfig+0x2fe>
 800615a:	697b      	ldr	r3, [r7, #20]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	4a4a      	ldr	r2, [pc, #296]	@ (8006288 <UART_SetConfig+0x2f0>)
 8006160:	4293      	cmp	r3, r2
 8006162:	d125      	bne.n	80061b0 <UART_SetConfig+0x218>
 8006164:	4b45      	ldr	r3, [pc, #276]	@ (800627c <UART_SetConfig+0x2e4>)
 8006166:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800616a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800616e:	2bc0      	cmp	r3, #192	@ 0xc0
 8006170:	d016      	beq.n	80061a0 <UART_SetConfig+0x208>
 8006172:	2bc0      	cmp	r3, #192	@ 0xc0
 8006174:	d818      	bhi.n	80061a8 <UART_SetConfig+0x210>
 8006176:	2b80      	cmp	r3, #128	@ 0x80
 8006178:	d00a      	beq.n	8006190 <UART_SetConfig+0x1f8>
 800617a:	2b80      	cmp	r3, #128	@ 0x80
 800617c:	d814      	bhi.n	80061a8 <UART_SetConfig+0x210>
 800617e:	2b00      	cmp	r3, #0
 8006180:	d002      	beq.n	8006188 <UART_SetConfig+0x1f0>
 8006182:	2b40      	cmp	r3, #64	@ 0x40
 8006184:	d008      	beq.n	8006198 <UART_SetConfig+0x200>
 8006186:	e00f      	b.n	80061a8 <UART_SetConfig+0x210>
 8006188:	2300      	movs	r3, #0
 800618a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800618e:	e082      	b.n	8006296 <UART_SetConfig+0x2fe>
 8006190:	2302      	movs	r3, #2
 8006192:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006196:	e07e      	b.n	8006296 <UART_SetConfig+0x2fe>
 8006198:	2304      	movs	r3, #4
 800619a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800619e:	e07a      	b.n	8006296 <UART_SetConfig+0x2fe>
 80061a0:	2308      	movs	r3, #8
 80061a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80061a6:	e076      	b.n	8006296 <UART_SetConfig+0x2fe>
 80061a8:	2310      	movs	r3, #16
 80061aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80061ae:	e072      	b.n	8006296 <UART_SetConfig+0x2fe>
 80061b0:	697b      	ldr	r3, [r7, #20]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	4a35      	ldr	r2, [pc, #212]	@ (800628c <UART_SetConfig+0x2f4>)
 80061b6:	4293      	cmp	r3, r2
 80061b8:	d12a      	bne.n	8006210 <UART_SetConfig+0x278>
 80061ba:	4b30      	ldr	r3, [pc, #192]	@ (800627c <UART_SetConfig+0x2e4>)
 80061bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80061c0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80061c4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80061c8:	d01a      	beq.n	8006200 <UART_SetConfig+0x268>
 80061ca:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80061ce:	d81b      	bhi.n	8006208 <UART_SetConfig+0x270>
 80061d0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80061d4:	d00c      	beq.n	80061f0 <UART_SetConfig+0x258>
 80061d6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80061da:	d815      	bhi.n	8006208 <UART_SetConfig+0x270>
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d003      	beq.n	80061e8 <UART_SetConfig+0x250>
 80061e0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80061e4:	d008      	beq.n	80061f8 <UART_SetConfig+0x260>
 80061e6:	e00f      	b.n	8006208 <UART_SetConfig+0x270>
 80061e8:	2300      	movs	r3, #0
 80061ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80061ee:	e052      	b.n	8006296 <UART_SetConfig+0x2fe>
 80061f0:	2302      	movs	r3, #2
 80061f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80061f6:	e04e      	b.n	8006296 <UART_SetConfig+0x2fe>
 80061f8:	2304      	movs	r3, #4
 80061fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80061fe:	e04a      	b.n	8006296 <UART_SetConfig+0x2fe>
 8006200:	2308      	movs	r3, #8
 8006202:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006206:	e046      	b.n	8006296 <UART_SetConfig+0x2fe>
 8006208:	2310      	movs	r3, #16
 800620a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800620e:	e042      	b.n	8006296 <UART_SetConfig+0x2fe>
 8006210:	697b      	ldr	r3, [r7, #20]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	4a17      	ldr	r2, [pc, #92]	@ (8006274 <UART_SetConfig+0x2dc>)
 8006216:	4293      	cmp	r3, r2
 8006218:	d13a      	bne.n	8006290 <UART_SetConfig+0x2f8>
 800621a:	4b18      	ldr	r3, [pc, #96]	@ (800627c <UART_SetConfig+0x2e4>)
 800621c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006220:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006224:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006228:	d01a      	beq.n	8006260 <UART_SetConfig+0x2c8>
 800622a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800622e:	d81b      	bhi.n	8006268 <UART_SetConfig+0x2d0>
 8006230:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006234:	d00c      	beq.n	8006250 <UART_SetConfig+0x2b8>
 8006236:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800623a:	d815      	bhi.n	8006268 <UART_SetConfig+0x2d0>
 800623c:	2b00      	cmp	r3, #0
 800623e:	d003      	beq.n	8006248 <UART_SetConfig+0x2b0>
 8006240:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006244:	d008      	beq.n	8006258 <UART_SetConfig+0x2c0>
 8006246:	e00f      	b.n	8006268 <UART_SetConfig+0x2d0>
 8006248:	2300      	movs	r3, #0
 800624a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800624e:	e022      	b.n	8006296 <UART_SetConfig+0x2fe>
 8006250:	2302      	movs	r3, #2
 8006252:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006256:	e01e      	b.n	8006296 <UART_SetConfig+0x2fe>
 8006258:	2304      	movs	r3, #4
 800625a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800625e:	e01a      	b.n	8006296 <UART_SetConfig+0x2fe>
 8006260:	2308      	movs	r3, #8
 8006262:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006266:	e016      	b.n	8006296 <UART_SetConfig+0x2fe>
 8006268:	2310      	movs	r3, #16
 800626a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800626e:	e012      	b.n	8006296 <UART_SetConfig+0x2fe>
 8006270:	cfff69f3 	.word	0xcfff69f3
 8006274:	40008000 	.word	0x40008000
 8006278:	40013800 	.word	0x40013800
 800627c:	40021000 	.word	0x40021000
 8006280:	40004400 	.word	0x40004400
 8006284:	40004800 	.word	0x40004800
 8006288:	40004c00 	.word	0x40004c00
 800628c:	40005000 	.word	0x40005000
 8006290:	2310      	movs	r3, #16
 8006292:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006296:	697b      	ldr	r3, [r7, #20]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	4aae      	ldr	r2, [pc, #696]	@ (8006554 <UART_SetConfig+0x5bc>)
 800629c:	4293      	cmp	r3, r2
 800629e:	f040 8097 	bne.w	80063d0 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80062a2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80062a6:	2b08      	cmp	r3, #8
 80062a8:	d823      	bhi.n	80062f2 <UART_SetConfig+0x35a>
 80062aa:	a201      	add	r2, pc, #4	@ (adr r2, 80062b0 <UART_SetConfig+0x318>)
 80062ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062b0:	080062d5 	.word	0x080062d5
 80062b4:	080062f3 	.word	0x080062f3
 80062b8:	080062dd 	.word	0x080062dd
 80062bc:	080062f3 	.word	0x080062f3
 80062c0:	080062e3 	.word	0x080062e3
 80062c4:	080062f3 	.word	0x080062f3
 80062c8:	080062f3 	.word	0x080062f3
 80062cc:	080062f3 	.word	0x080062f3
 80062d0:	080062eb 	.word	0x080062eb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80062d4:	f7fe fad6 	bl	8004884 <HAL_RCC_GetPCLK1Freq>
 80062d8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80062da:	e010      	b.n	80062fe <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80062dc:	4b9e      	ldr	r3, [pc, #632]	@ (8006558 <UART_SetConfig+0x5c0>)
 80062de:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80062e0:	e00d      	b.n	80062fe <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80062e2:	f7fe fa37 	bl	8004754 <HAL_RCC_GetSysClockFreq>
 80062e6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80062e8:	e009      	b.n	80062fe <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80062ea:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80062ee:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80062f0:	e005      	b.n	80062fe <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 80062f2:	2300      	movs	r3, #0
 80062f4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80062f6:	2301      	movs	r3, #1
 80062f8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80062fc:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80062fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006300:	2b00      	cmp	r3, #0
 8006302:	f000 8130 	beq.w	8006566 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006306:	697b      	ldr	r3, [r7, #20]
 8006308:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800630a:	4a94      	ldr	r2, [pc, #592]	@ (800655c <UART_SetConfig+0x5c4>)
 800630c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006310:	461a      	mov	r2, r3
 8006312:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006314:	fbb3 f3f2 	udiv	r3, r3, r2
 8006318:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800631a:	697b      	ldr	r3, [r7, #20]
 800631c:	685a      	ldr	r2, [r3, #4]
 800631e:	4613      	mov	r3, r2
 8006320:	005b      	lsls	r3, r3, #1
 8006322:	4413      	add	r3, r2
 8006324:	69ba      	ldr	r2, [r7, #24]
 8006326:	429a      	cmp	r2, r3
 8006328:	d305      	bcc.n	8006336 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800632a:	697b      	ldr	r3, [r7, #20]
 800632c:	685b      	ldr	r3, [r3, #4]
 800632e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006330:	69ba      	ldr	r2, [r7, #24]
 8006332:	429a      	cmp	r2, r3
 8006334:	d903      	bls.n	800633e <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8006336:	2301      	movs	r3, #1
 8006338:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800633c:	e113      	b.n	8006566 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800633e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006340:	2200      	movs	r2, #0
 8006342:	60bb      	str	r3, [r7, #8]
 8006344:	60fa      	str	r2, [r7, #12]
 8006346:	697b      	ldr	r3, [r7, #20]
 8006348:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800634a:	4a84      	ldr	r2, [pc, #528]	@ (800655c <UART_SetConfig+0x5c4>)
 800634c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006350:	b29b      	uxth	r3, r3
 8006352:	2200      	movs	r2, #0
 8006354:	603b      	str	r3, [r7, #0]
 8006356:	607a      	str	r2, [r7, #4]
 8006358:	e9d7 2300 	ldrd	r2, r3, [r7]
 800635c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006360:	f7f9 ffa6 	bl	80002b0 <__aeabi_uldivmod>
 8006364:	4602      	mov	r2, r0
 8006366:	460b      	mov	r3, r1
 8006368:	4610      	mov	r0, r2
 800636a:	4619      	mov	r1, r3
 800636c:	f04f 0200 	mov.w	r2, #0
 8006370:	f04f 0300 	mov.w	r3, #0
 8006374:	020b      	lsls	r3, r1, #8
 8006376:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800637a:	0202      	lsls	r2, r0, #8
 800637c:	6979      	ldr	r1, [r7, #20]
 800637e:	6849      	ldr	r1, [r1, #4]
 8006380:	0849      	lsrs	r1, r1, #1
 8006382:	2000      	movs	r0, #0
 8006384:	460c      	mov	r4, r1
 8006386:	4605      	mov	r5, r0
 8006388:	eb12 0804 	adds.w	r8, r2, r4
 800638c:	eb43 0905 	adc.w	r9, r3, r5
 8006390:	697b      	ldr	r3, [r7, #20]
 8006392:	685b      	ldr	r3, [r3, #4]
 8006394:	2200      	movs	r2, #0
 8006396:	469a      	mov	sl, r3
 8006398:	4693      	mov	fp, r2
 800639a:	4652      	mov	r2, sl
 800639c:	465b      	mov	r3, fp
 800639e:	4640      	mov	r0, r8
 80063a0:	4649      	mov	r1, r9
 80063a2:	f7f9 ff85 	bl	80002b0 <__aeabi_uldivmod>
 80063a6:	4602      	mov	r2, r0
 80063a8:	460b      	mov	r3, r1
 80063aa:	4613      	mov	r3, r2
 80063ac:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80063ae:	6a3b      	ldr	r3, [r7, #32]
 80063b0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80063b4:	d308      	bcc.n	80063c8 <UART_SetConfig+0x430>
 80063b6:	6a3b      	ldr	r3, [r7, #32]
 80063b8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80063bc:	d204      	bcs.n	80063c8 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 80063be:	697b      	ldr	r3, [r7, #20]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	6a3a      	ldr	r2, [r7, #32]
 80063c4:	60da      	str	r2, [r3, #12]
 80063c6:	e0ce      	b.n	8006566 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 80063c8:	2301      	movs	r3, #1
 80063ca:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80063ce:	e0ca      	b.n	8006566 <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80063d0:	697b      	ldr	r3, [r7, #20]
 80063d2:	69db      	ldr	r3, [r3, #28]
 80063d4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80063d8:	d166      	bne.n	80064a8 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 80063da:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80063de:	2b08      	cmp	r3, #8
 80063e0:	d827      	bhi.n	8006432 <UART_SetConfig+0x49a>
 80063e2:	a201      	add	r2, pc, #4	@ (adr r2, 80063e8 <UART_SetConfig+0x450>)
 80063e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80063e8:	0800640d 	.word	0x0800640d
 80063ec:	08006415 	.word	0x08006415
 80063f0:	0800641d 	.word	0x0800641d
 80063f4:	08006433 	.word	0x08006433
 80063f8:	08006423 	.word	0x08006423
 80063fc:	08006433 	.word	0x08006433
 8006400:	08006433 	.word	0x08006433
 8006404:	08006433 	.word	0x08006433
 8006408:	0800642b 	.word	0x0800642b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800640c:	f7fe fa3a 	bl	8004884 <HAL_RCC_GetPCLK1Freq>
 8006410:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006412:	e014      	b.n	800643e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006414:	f7fe fa4c 	bl	80048b0 <HAL_RCC_GetPCLK2Freq>
 8006418:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800641a:	e010      	b.n	800643e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800641c:	4b4e      	ldr	r3, [pc, #312]	@ (8006558 <UART_SetConfig+0x5c0>)
 800641e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006420:	e00d      	b.n	800643e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006422:	f7fe f997 	bl	8004754 <HAL_RCC_GetSysClockFreq>
 8006426:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006428:	e009      	b.n	800643e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800642a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800642e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006430:	e005      	b.n	800643e <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8006432:	2300      	movs	r3, #0
 8006434:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006436:	2301      	movs	r3, #1
 8006438:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800643c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800643e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006440:	2b00      	cmp	r3, #0
 8006442:	f000 8090 	beq.w	8006566 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006446:	697b      	ldr	r3, [r7, #20]
 8006448:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800644a:	4a44      	ldr	r2, [pc, #272]	@ (800655c <UART_SetConfig+0x5c4>)
 800644c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006450:	461a      	mov	r2, r3
 8006452:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006454:	fbb3 f3f2 	udiv	r3, r3, r2
 8006458:	005a      	lsls	r2, r3, #1
 800645a:	697b      	ldr	r3, [r7, #20]
 800645c:	685b      	ldr	r3, [r3, #4]
 800645e:	085b      	lsrs	r3, r3, #1
 8006460:	441a      	add	r2, r3
 8006462:	697b      	ldr	r3, [r7, #20]
 8006464:	685b      	ldr	r3, [r3, #4]
 8006466:	fbb2 f3f3 	udiv	r3, r2, r3
 800646a:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800646c:	6a3b      	ldr	r3, [r7, #32]
 800646e:	2b0f      	cmp	r3, #15
 8006470:	d916      	bls.n	80064a0 <UART_SetConfig+0x508>
 8006472:	6a3b      	ldr	r3, [r7, #32]
 8006474:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006478:	d212      	bcs.n	80064a0 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800647a:	6a3b      	ldr	r3, [r7, #32]
 800647c:	b29b      	uxth	r3, r3
 800647e:	f023 030f 	bic.w	r3, r3, #15
 8006482:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006484:	6a3b      	ldr	r3, [r7, #32]
 8006486:	085b      	lsrs	r3, r3, #1
 8006488:	b29b      	uxth	r3, r3
 800648a:	f003 0307 	and.w	r3, r3, #7
 800648e:	b29a      	uxth	r2, r3
 8006490:	8bfb      	ldrh	r3, [r7, #30]
 8006492:	4313      	orrs	r3, r2
 8006494:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8006496:	697b      	ldr	r3, [r7, #20]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	8bfa      	ldrh	r2, [r7, #30]
 800649c:	60da      	str	r2, [r3, #12]
 800649e:	e062      	b.n	8006566 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 80064a0:	2301      	movs	r3, #1
 80064a2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80064a6:	e05e      	b.n	8006566 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 80064a8:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80064ac:	2b08      	cmp	r3, #8
 80064ae:	d828      	bhi.n	8006502 <UART_SetConfig+0x56a>
 80064b0:	a201      	add	r2, pc, #4	@ (adr r2, 80064b8 <UART_SetConfig+0x520>)
 80064b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064b6:	bf00      	nop
 80064b8:	080064dd 	.word	0x080064dd
 80064bc:	080064e5 	.word	0x080064e5
 80064c0:	080064ed 	.word	0x080064ed
 80064c4:	08006503 	.word	0x08006503
 80064c8:	080064f3 	.word	0x080064f3
 80064cc:	08006503 	.word	0x08006503
 80064d0:	08006503 	.word	0x08006503
 80064d4:	08006503 	.word	0x08006503
 80064d8:	080064fb 	.word	0x080064fb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80064dc:	f7fe f9d2 	bl	8004884 <HAL_RCC_GetPCLK1Freq>
 80064e0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80064e2:	e014      	b.n	800650e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80064e4:	f7fe f9e4 	bl	80048b0 <HAL_RCC_GetPCLK2Freq>
 80064e8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80064ea:	e010      	b.n	800650e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80064ec:	4b1a      	ldr	r3, [pc, #104]	@ (8006558 <UART_SetConfig+0x5c0>)
 80064ee:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80064f0:	e00d      	b.n	800650e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80064f2:	f7fe f92f 	bl	8004754 <HAL_RCC_GetSysClockFreq>
 80064f6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80064f8:	e009      	b.n	800650e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80064fa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80064fe:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006500:	e005      	b.n	800650e <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8006502:	2300      	movs	r3, #0
 8006504:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006506:	2301      	movs	r3, #1
 8006508:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800650c:	bf00      	nop
    }

    if (pclk != 0U)
 800650e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006510:	2b00      	cmp	r3, #0
 8006512:	d028      	beq.n	8006566 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006514:	697b      	ldr	r3, [r7, #20]
 8006516:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006518:	4a10      	ldr	r2, [pc, #64]	@ (800655c <UART_SetConfig+0x5c4>)
 800651a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800651e:	461a      	mov	r2, r3
 8006520:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006522:	fbb3 f2f2 	udiv	r2, r3, r2
 8006526:	697b      	ldr	r3, [r7, #20]
 8006528:	685b      	ldr	r3, [r3, #4]
 800652a:	085b      	lsrs	r3, r3, #1
 800652c:	441a      	add	r2, r3
 800652e:	697b      	ldr	r3, [r7, #20]
 8006530:	685b      	ldr	r3, [r3, #4]
 8006532:	fbb2 f3f3 	udiv	r3, r2, r3
 8006536:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006538:	6a3b      	ldr	r3, [r7, #32]
 800653a:	2b0f      	cmp	r3, #15
 800653c:	d910      	bls.n	8006560 <UART_SetConfig+0x5c8>
 800653e:	6a3b      	ldr	r3, [r7, #32]
 8006540:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006544:	d20c      	bcs.n	8006560 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006546:	6a3b      	ldr	r3, [r7, #32]
 8006548:	b29a      	uxth	r2, r3
 800654a:	697b      	ldr	r3, [r7, #20]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	60da      	str	r2, [r3, #12]
 8006550:	e009      	b.n	8006566 <UART_SetConfig+0x5ce>
 8006552:	bf00      	nop
 8006554:	40008000 	.word	0x40008000
 8006558:	00f42400 	.word	0x00f42400
 800655c:	08007584 	.word	0x08007584
      }
      else
      {
        ret = HAL_ERROR;
 8006560:	2301      	movs	r3, #1
 8006562:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8006566:	697b      	ldr	r3, [r7, #20]
 8006568:	2201      	movs	r2, #1
 800656a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800656e:	697b      	ldr	r3, [r7, #20]
 8006570:	2201      	movs	r2, #1
 8006572:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006576:	697b      	ldr	r3, [r7, #20]
 8006578:	2200      	movs	r2, #0
 800657a:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800657c:	697b      	ldr	r3, [r7, #20]
 800657e:	2200      	movs	r2, #0
 8006580:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8006582:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8006586:	4618      	mov	r0, r3
 8006588:	3730      	adds	r7, #48	@ 0x30
 800658a:	46bd      	mov	sp, r7
 800658c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08006590 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006590:	b480      	push	{r7}
 8006592:	b083      	sub	sp, #12
 8006594:	af00      	add	r7, sp, #0
 8006596:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800659c:	f003 0308 	and.w	r3, r3, #8
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	d00a      	beq.n	80065ba <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	685b      	ldr	r3, [r3, #4]
 80065aa:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	430a      	orrs	r2, r1
 80065b8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80065be:	f003 0301 	and.w	r3, r3, #1
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d00a      	beq.n	80065dc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	685b      	ldr	r3, [r3, #4]
 80065cc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	430a      	orrs	r2, r1
 80065da:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80065e0:	f003 0302 	and.w	r3, r3, #2
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	d00a      	beq.n	80065fe <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	685b      	ldr	r3, [r3, #4]
 80065ee:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	430a      	orrs	r2, r1
 80065fc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006602:	f003 0304 	and.w	r3, r3, #4
 8006606:	2b00      	cmp	r3, #0
 8006608:	d00a      	beq.n	8006620 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	685b      	ldr	r3, [r3, #4]
 8006610:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	430a      	orrs	r2, r1
 800661e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006624:	f003 0310 	and.w	r3, r3, #16
 8006628:	2b00      	cmp	r3, #0
 800662a:	d00a      	beq.n	8006642 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	689b      	ldr	r3, [r3, #8]
 8006632:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	430a      	orrs	r2, r1
 8006640:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006646:	f003 0320 	and.w	r3, r3, #32
 800664a:	2b00      	cmp	r3, #0
 800664c:	d00a      	beq.n	8006664 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	689b      	ldr	r3, [r3, #8]
 8006654:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	430a      	orrs	r2, r1
 8006662:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006668:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800666c:	2b00      	cmp	r3, #0
 800666e:	d01a      	beq.n	80066a6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	685b      	ldr	r3, [r3, #4]
 8006676:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	430a      	orrs	r2, r1
 8006684:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800668a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800668e:	d10a      	bne.n	80066a6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	685b      	ldr	r3, [r3, #4]
 8006696:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	430a      	orrs	r2, r1
 80066a4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d00a      	beq.n	80066c8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	685b      	ldr	r3, [r3, #4]
 80066b8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	430a      	orrs	r2, r1
 80066c6:	605a      	str	r2, [r3, #4]
  }
}
 80066c8:	bf00      	nop
 80066ca:	370c      	adds	r7, #12
 80066cc:	46bd      	mov	sp, r7
 80066ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066d2:	4770      	bx	lr

080066d4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80066d4:	b580      	push	{r7, lr}
 80066d6:	b098      	sub	sp, #96	@ 0x60
 80066d8:	af02      	add	r7, sp, #8
 80066da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	2200      	movs	r2, #0
 80066e0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80066e4:	f7fa fe62 	bl	80013ac <HAL_GetTick>
 80066e8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	f003 0308 	and.w	r3, r3, #8
 80066f4:	2b08      	cmp	r3, #8
 80066f6:	d12f      	bne.n	8006758 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80066f8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80066fc:	9300      	str	r3, [sp, #0]
 80066fe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006700:	2200      	movs	r2, #0
 8006702:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8006706:	6878      	ldr	r0, [r7, #4]
 8006708:	f000 f88e 	bl	8006828 <UART_WaitOnFlagUntilTimeout>
 800670c:	4603      	mov	r3, r0
 800670e:	2b00      	cmp	r3, #0
 8006710:	d022      	beq.n	8006758 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006718:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800671a:	e853 3f00 	ldrex	r3, [r3]
 800671e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006720:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006722:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006726:	653b      	str	r3, [r7, #80]	@ 0x50
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	461a      	mov	r2, r3
 800672e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006730:	647b      	str	r3, [r7, #68]	@ 0x44
 8006732:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006734:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006736:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006738:	e841 2300 	strex	r3, r2, [r1]
 800673c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800673e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006740:	2b00      	cmp	r3, #0
 8006742:	d1e6      	bne.n	8006712 <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	2220      	movs	r2, #32
 8006748:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	2200      	movs	r2, #0
 8006750:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006754:	2303      	movs	r3, #3
 8006756:	e063      	b.n	8006820 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	f003 0304 	and.w	r3, r3, #4
 8006762:	2b04      	cmp	r3, #4
 8006764:	d149      	bne.n	80067fa <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006766:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800676a:	9300      	str	r3, [sp, #0]
 800676c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800676e:	2200      	movs	r2, #0
 8006770:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006774:	6878      	ldr	r0, [r7, #4]
 8006776:	f000 f857 	bl	8006828 <UART_WaitOnFlagUntilTimeout>
 800677a:	4603      	mov	r3, r0
 800677c:	2b00      	cmp	r3, #0
 800677e:	d03c      	beq.n	80067fa <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006786:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006788:	e853 3f00 	ldrex	r3, [r3]
 800678c:	623b      	str	r3, [r7, #32]
   return(result);
 800678e:	6a3b      	ldr	r3, [r7, #32]
 8006790:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006794:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	461a      	mov	r2, r3
 800679c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800679e:	633b      	str	r3, [r7, #48]	@ 0x30
 80067a0:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067a2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80067a4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80067a6:	e841 2300 	strex	r3, r2, [r1]
 80067aa:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80067ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	d1e6      	bne.n	8006780 <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	3308      	adds	r3, #8
 80067b8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067ba:	693b      	ldr	r3, [r7, #16]
 80067bc:	e853 3f00 	ldrex	r3, [r3]
 80067c0:	60fb      	str	r3, [r7, #12]
   return(result);
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	f023 0301 	bic.w	r3, r3, #1
 80067c8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	3308      	adds	r3, #8
 80067d0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80067d2:	61fa      	str	r2, [r7, #28]
 80067d4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067d6:	69b9      	ldr	r1, [r7, #24]
 80067d8:	69fa      	ldr	r2, [r7, #28]
 80067da:	e841 2300 	strex	r3, r2, [r1]
 80067de:	617b      	str	r3, [r7, #20]
   return(result);
 80067e0:	697b      	ldr	r3, [r7, #20]
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d1e5      	bne.n	80067b2 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	2220      	movs	r2, #32
 80067ea:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	2200      	movs	r2, #0
 80067f2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80067f6:	2303      	movs	r3, #3
 80067f8:	e012      	b.n	8006820 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	2220      	movs	r2, #32
 80067fe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	2220      	movs	r2, #32
 8006806:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	2200      	movs	r2, #0
 800680e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	2200      	movs	r2, #0
 8006814:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	2200      	movs	r2, #0
 800681a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800681e:	2300      	movs	r3, #0
}
 8006820:	4618      	mov	r0, r3
 8006822:	3758      	adds	r7, #88	@ 0x58
 8006824:	46bd      	mov	sp, r7
 8006826:	bd80      	pop	{r7, pc}

08006828 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006828:	b580      	push	{r7, lr}
 800682a:	b084      	sub	sp, #16
 800682c:	af00      	add	r7, sp, #0
 800682e:	60f8      	str	r0, [r7, #12]
 8006830:	60b9      	str	r1, [r7, #8]
 8006832:	603b      	str	r3, [r7, #0]
 8006834:	4613      	mov	r3, r2
 8006836:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006838:	e04f      	b.n	80068da <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800683a:	69bb      	ldr	r3, [r7, #24]
 800683c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006840:	d04b      	beq.n	80068da <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006842:	f7fa fdb3 	bl	80013ac <HAL_GetTick>
 8006846:	4602      	mov	r2, r0
 8006848:	683b      	ldr	r3, [r7, #0]
 800684a:	1ad3      	subs	r3, r2, r3
 800684c:	69ba      	ldr	r2, [r7, #24]
 800684e:	429a      	cmp	r2, r3
 8006850:	d302      	bcc.n	8006858 <UART_WaitOnFlagUntilTimeout+0x30>
 8006852:	69bb      	ldr	r3, [r7, #24]
 8006854:	2b00      	cmp	r3, #0
 8006856:	d101      	bne.n	800685c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006858:	2303      	movs	r3, #3
 800685a:	e04e      	b.n	80068fa <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	f003 0304 	and.w	r3, r3, #4
 8006866:	2b00      	cmp	r3, #0
 8006868:	d037      	beq.n	80068da <UART_WaitOnFlagUntilTimeout+0xb2>
 800686a:	68bb      	ldr	r3, [r7, #8]
 800686c:	2b80      	cmp	r3, #128	@ 0x80
 800686e:	d034      	beq.n	80068da <UART_WaitOnFlagUntilTimeout+0xb2>
 8006870:	68bb      	ldr	r3, [r7, #8]
 8006872:	2b40      	cmp	r3, #64	@ 0x40
 8006874:	d031      	beq.n	80068da <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	69db      	ldr	r3, [r3, #28]
 800687c:	f003 0308 	and.w	r3, r3, #8
 8006880:	2b08      	cmp	r3, #8
 8006882:	d110      	bne.n	80068a6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	2208      	movs	r2, #8
 800688a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800688c:	68f8      	ldr	r0, [r7, #12]
 800688e:	f000 f838 	bl	8006902 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	2208      	movs	r2, #8
 8006896:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	2200      	movs	r2, #0
 800689e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80068a2:	2301      	movs	r3, #1
 80068a4:	e029      	b.n	80068fa <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	69db      	ldr	r3, [r3, #28]
 80068ac:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80068b0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80068b4:	d111      	bne.n	80068da <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80068be:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80068c0:	68f8      	ldr	r0, [r7, #12]
 80068c2:	f000 f81e 	bl	8006902 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	2220      	movs	r2, #32
 80068ca:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	2200      	movs	r2, #0
 80068d2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80068d6:	2303      	movs	r3, #3
 80068d8:	e00f      	b.n	80068fa <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	69da      	ldr	r2, [r3, #28]
 80068e0:	68bb      	ldr	r3, [r7, #8]
 80068e2:	4013      	ands	r3, r2
 80068e4:	68ba      	ldr	r2, [r7, #8]
 80068e6:	429a      	cmp	r2, r3
 80068e8:	bf0c      	ite	eq
 80068ea:	2301      	moveq	r3, #1
 80068ec:	2300      	movne	r3, #0
 80068ee:	b2db      	uxtb	r3, r3
 80068f0:	461a      	mov	r2, r3
 80068f2:	79fb      	ldrb	r3, [r7, #7]
 80068f4:	429a      	cmp	r2, r3
 80068f6:	d0a0      	beq.n	800683a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80068f8:	2300      	movs	r3, #0
}
 80068fa:	4618      	mov	r0, r3
 80068fc:	3710      	adds	r7, #16
 80068fe:	46bd      	mov	sp, r7
 8006900:	bd80      	pop	{r7, pc}

08006902 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006902:	b480      	push	{r7}
 8006904:	b095      	sub	sp, #84	@ 0x54
 8006906:	af00      	add	r7, sp, #0
 8006908:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006910:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006912:	e853 3f00 	ldrex	r3, [r3]
 8006916:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006918:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800691a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800691e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	461a      	mov	r2, r3
 8006926:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006928:	643b      	str	r3, [r7, #64]	@ 0x40
 800692a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800692c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800692e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006930:	e841 2300 	strex	r3, r2, [r1]
 8006934:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006936:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006938:	2b00      	cmp	r3, #0
 800693a:	d1e6      	bne.n	800690a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	3308      	adds	r3, #8
 8006942:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006944:	6a3b      	ldr	r3, [r7, #32]
 8006946:	e853 3f00 	ldrex	r3, [r3]
 800694a:	61fb      	str	r3, [r7, #28]
   return(result);
 800694c:	69fb      	ldr	r3, [r7, #28]
 800694e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006952:	f023 0301 	bic.w	r3, r3, #1
 8006956:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	3308      	adds	r3, #8
 800695e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006960:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006962:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006964:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006966:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006968:	e841 2300 	strex	r3, r2, [r1]
 800696c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800696e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006970:	2b00      	cmp	r3, #0
 8006972:	d1e3      	bne.n	800693c <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006978:	2b01      	cmp	r3, #1
 800697a:	d118      	bne.n	80069ae <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	e853 3f00 	ldrex	r3, [r3]
 8006988:	60bb      	str	r3, [r7, #8]
   return(result);
 800698a:	68bb      	ldr	r3, [r7, #8]
 800698c:	f023 0310 	bic.w	r3, r3, #16
 8006990:	647b      	str	r3, [r7, #68]	@ 0x44
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	461a      	mov	r2, r3
 8006998:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800699a:	61bb      	str	r3, [r7, #24]
 800699c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800699e:	6979      	ldr	r1, [r7, #20]
 80069a0:	69ba      	ldr	r2, [r7, #24]
 80069a2:	e841 2300 	strex	r3, r2, [r1]
 80069a6:	613b      	str	r3, [r7, #16]
   return(result);
 80069a8:	693b      	ldr	r3, [r7, #16]
 80069aa:	2b00      	cmp	r3, #0
 80069ac:	d1e6      	bne.n	800697c <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	2220      	movs	r2, #32
 80069b2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	2200      	movs	r2, #0
 80069ba:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	2200      	movs	r2, #0
 80069c0:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80069c2:	bf00      	nop
 80069c4:	3754      	adds	r7, #84	@ 0x54
 80069c6:	46bd      	mov	sp, r7
 80069c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069cc:	4770      	bx	lr

080069ce <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80069ce:	b480      	push	{r7}
 80069d0:	b085      	sub	sp, #20
 80069d2:	af00      	add	r7, sp, #0
 80069d4:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80069dc:	2b01      	cmp	r3, #1
 80069de:	d101      	bne.n	80069e4 <HAL_UARTEx_DisableFifoMode+0x16>
 80069e0:	2302      	movs	r3, #2
 80069e2:	e027      	b.n	8006a34 <HAL_UARTEx_DisableFifoMode+0x66>
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	2201      	movs	r2, #1
 80069e8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	2224      	movs	r2, #36	@ 0x24
 80069f0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	681a      	ldr	r2, [r3, #0]
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	f022 0201 	bic.w	r2, r2, #1
 8006a0a:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8006a12:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	2200      	movs	r2, #0
 8006a18:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	68fa      	ldr	r2, [r7, #12]
 8006a20:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	2220      	movs	r2, #32
 8006a26:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	2200      	movs	r2, #0
 8006a2e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006a32:	2300      	movs	r3, #0
}
 8006a34:	4618      	mov	r0, r3
 8006a36:	3714      	adds	r7, #20
 8006a38:	46bd      	mov	sp, r7
 8006a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a3e:	4770      	bx	lr

08006a40 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006a40:	b580      	push	{r7, lr}
 8006a42:	b084      	sub	sp, #16
 8006a44:	af00      	add	r7, sp, #0
 8006a46:	6078      	str	r0, [r7, #4]
 8006a48:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006a50:	2b01      	cmp	r3, #1
 8006a52:	d101      	bne.n	8006a58 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8006a54:	2302      	movs	r3, #2
 8006a56:	e02d      	b.n	8006ab4 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	2201      	movs	r2, #1
 8006a5c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	2224      	movs	r2, #36	@ 0x24
 8006a64:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	681a      	ldr	r2, [r3, #0]
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	f022 0201 	bic.w	r2, r2, #1
 8006a7e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	689b      	ldr	r3, [r3, #8]
 8006a86:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	683a      	ldr	r2, [r7, #0]
 8006a90:	430a      	orrs	r2, r1
 8006a92:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006a94:	6878      	ldr	r0, [r7, #4]
 8006a96:	f000 f84f 	bl	8006b38 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	68fa      	ldr	r2, [r7, #12]
 8006aa0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	2220      	movs	r2, #32
 8006aa6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	2200      	movs	r2, #0
 8006aae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006ab2:	2300      	movs	r3, #0
}
 8006ab4:	4618      	mov	r0, r3
 8006ab6:	3710      	adds	r7, #16
 8006ab8:	46bd      	mov	sp, r7
 8006aba:	bd80      	pop	{r7, pc}

08006abc <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006abc:	b580      	push	{r7, lr}
 8006abe:	b084      	sub	sp, #16
 8006ac0:	af00      	add	r7, sp, #0
 8006ac2:	6078      	str	r0, [r7, #4]
 8006ac4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006acc:	2b01      	cmp	r3, #1
 8006ace:	d101      	bne.n	8006ad4 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8006ad0:	2302      	movs	r3, #2
 8006ad2:	e02d      	b.n	8006b30 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	2201      	movs	r2, #1
 8006ad8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	2224      	movs	r2, #36	@ 0x24
 8006ae0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	681a      	ldr	r2, [r3, #0]
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	f022 0201 	bic.w	r2, r2, #1
 8006afa:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	689b      	ldr	r3, [r3, #8]
 8006b02:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	683a      	ldr	r2, [r7, #0]
 8006b0c:	430a      	orrs	r2, r1
 8006b0e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006b10:	6878      	ldr	r0, [r7, #4]
 8006b12:	f000 f811 	bl	8006b38 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	68fa      	ldr	r2, [r7, #12]
 8006b1c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	2220      	movs	r2, #32
 8006b22:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	2200      	movs	r2, #0
 8006b2a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006b2e:	2300      	movs	r3, #0
}
 8006b30:	4618      	mov	r0, r3
 8006b32:	3710      	adds	r7, #16
 8006b34:	46bd      	mov	sp, r7
 8006b36:	bd80      	pop	{r7, pc}

08006b38 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006b38:	b480      	push	{r7}
 8006b3a:	b085      	sub	sp, #20
 8006b3c:	af00      	add	r7, sp, #0
 8006b3e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d108      	bne.n	8006b5a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	2201      	movs	r2, #1
 8006b4c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	2201      	movs	r2, #1
 8006b54:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006b58:	e031      	b.n	8006bbe <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8006b5a:	2308      	movs	r3, #8
 8006b5c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8006b5e:	2308      	movs	r3, #8
 8006b60:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	689b      	ldr	r3, [r3, #8]
 8006b68:	0e5b      	lsrs	r3, r3, #25
 8006b6a:	b2db      	uxtb	r3, r3
 8006b6c:	f003 0307 	and.w	r3, r3, #7
 8006b70:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	689b      	ldr	r3, [r3, #8]
 8006b78:	0f5b      	lsrs	r3, r3, #29
 8006b7a:	b2db      	uxtb	r3, r3
 8006b7c:	f003 0307 	and.w	r3, r3, #7
 8006b80:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006b82:	7bbb      	ldrb	r3, [r7, #14]
 8006b84:	7b3a      	ldrb	r2, [r7, #12]
 8006b86:	4911      	ldr	r1, [pc, #68]	@ (8006bcc <UARTEx_SetNbDataToProcess+0x94>)
 8006b88:	5c8a      	ldrb	r2, [r1, r2]
 8006b8a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8006b8e:	7b3a      	ldrb	r2, [r7, #12]
 8006b90:	490f      	ldr	r1, [pc, #60]	@ (8006bd0 <UARTEx_SetNbDataToProcess+0x98>)
 8006b92:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006b94:	fb93 f3f2 	sdiv	r3, r3, r2
 8006b98:	b29a      	uxth	r2, r3
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006ba0:	7bfb      	ldrb	r3, [r7, #15]
 8006ba2:	7b7a      	ldrb	r2, [r7, #13]
 8006ba4:	4909      	ldr	r1, [pc, #36]	@ (8006bcc <UARTEx_SetNbDataToProcess+0x94>)
 8006ba6:	5c8a      	ldrb	r2, [r1, r2]
 8006ba8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8006bac:	7b7a      	ldrb	r2, [r7, #13]
 8006bae:	4908      	ldr	r1, [pc, #32]	@ (8006bd0 <UARTEx_SetNbDataToProcess+0x98>)
 8006bb0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006bb2:	fb93 f3f2 	sdiv	r3, r3, r2
 8006bb6:	b29a      	uxth	r2, r3
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8006bbe:	bf00      	nop
 8006bc0:	3714      	adds	r7, #20
 8006bc2:	46bd      	mov	sp, r7
 8006bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bc8:	4770      	bx	lr
 8006bca:	bf00      	nop
 8006bcc:	0800759c 	.word	0x0800759c
 8006bd0:	080075a4 	.word	0x080075a4

08006bd4 <siprintf>:
 8006bd4:	b40e      	push	{r1, r2, r3}
 8006bd6:	b500      	push	{lr}
 8006bd8:	b09c      	sub	sp, #112	@ 0x70
 8006bda:	ab1d      	add	r3, sp, #116	@ 0x74
 8006bdc:	9002      	str	r0, [sp, #8]
 8006bde:	9006      	str	r0, [sp, #24]
 8006be0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006be4:	4809      	ldr	r0, [pc, #36]	@ (8006c0c <siprintf+0x38>)
 8006be6:	9107      	str	r1, [sp, #28]
 8006be8:	9104      	str	r1, [sp, #16]
 8006bea:	4909      	ldr	r1, [pc, #36]	@ (8006c10 <siprintf+0x3c>)
 8006bec:	f853 2b04 	ldr.w	r2, [r3], #4
 8006bf0:	9105      	str	r1, [sp, #20]
 8006bf2:	6800      	ldr	r0, [r0, #0]
 8006bf4:	9301      	str	r3, [sp, #4]
 8006bf6:	a902      	add	r1, sp, #8
 8006bf8:	f000 f994 	bl	8006f24 <_svfiprintf_r>
 8006bfc:	9b02      	ldr	r3, [sp, #8]
 8006bfe:	2200      	movs	r2, #0
 8006c00:	701a      	strb	r2, [r3, #0]
 8006c02:	b01c      	add	sp, #112	@ 0x70
 8006c04:	f85d eb04 	ldr.w	lr, [sp], #4
 8006c08:	b003      	add	sp, #12
 8006c0a:	4770      	bx	lr
 8006c0c:	2000000c 	.word	0x2000000c
 8006c10:	ffff0208 	.word	0xffff0208

08006c14 <memset>:
 8006c14:	4402      	add	r2, r0
 8006c16:	4603      	mov	r3, r0
 8006c18:	4293      	cmp	r3, r2
 8006c1a:	d100      	bne.n	8006c1e <memset+0xa>
 8006c1c:	4770      	bx	lr
 8006c1e:	f803 1b01 	strb.w	r1, [r3], #1
 8006c22:	e7f9      	b.n	8006c18 <memset+0x4>

08006c24 <__errno>:
 8006c24:	4b01      	ldr	r3, [pc, #4]	@ (8006c2c <__errno+0x8>)
 8006c26:	6818      	ldr	r0, [r3, #0]
 8006c28:	4770      	bx	lr
 8006c2a:	bf00      	nop
 8006c2c:	2000000c 	.word	0x2000000c

08006c30 <__libc_init_array>:
 8006c30:	b570      	push	{r4, r5, r6, lr}
 8006c32:	4d0d      	ldr	r5, [pc, #52]	@ (8006c68 <__libc_init_array+0x38>)
 8006c34:	4c0d      	ldr	r4, [pc, #52]	@ (8006c6c <__libc_init_array+0x3c>)
 8006c36:	1b64      	subs	r4, r4, r5
 8006c38:	10a4      	asrs	r4, r4, #2
 8006c3a:	2600      	movs	r6, #0
 8006c3c:	42a6      	cmp	r6, r4
 8006c3e:	d109      	bne.n	8006c54 <__libc_init_array+0x24>
 8006c40:	4d0b      	ldr	r5, [pc, #44]	@ (8006c70 <__libc_init_array+0x40>)
 8006c42:	4c0c      	ldr	r4, [pc, #48]	@ (8006c74 <__libc_init_array+0x44>)
 8006c44:	f000 fc66 	bl	8007514 <_init>
 8006c48:	1b64      	subs	r4, r4, r5
 8006c4a:	10a4      	asrs	r4, r4, #2
 8006c4c:	2600      	movs	r6, #0
 8006c4e:	42a6      	cmp	r6, r4
 8006c50:	d105      	bne.n	8006c5e <__libc_init_array+0x2e>
 8006c52:	bd70      	pop	{r4, r5, r6, pc}
 8006c54:	f855 3b04 	ldr.w	r3, [r5], #4
 8006c58:	4798      	blx	r3
 8006c5a:	3601      	adds	r6, #1
 8006c5c:	e7ee      	b.n	8006c3c <__libc_init_array+0xc>
 8006c5e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006c62:	4798      	blx	r3
 8006c64:	3601      	adds	r6, #1
 8006c66:	e7f2      	b.n	8006c4e <__libc_init_array+0x1e>
 8006c68:	080075e8 	.word	0x080075e8
 8006c6c:	080075e8 	.word	0x080075e8
 8006c70:	080075e8 	.word	0x080075e8
 8006c74:	080075ec 	.word	0x080075ec

08006c78 <__retarget_lock_acquire_recursive>:
 8006c78:	4770      	bx	lr

08006c7a <__retarget_lock_release_recursive>:
 8006c7a:	4770      	bx	lr

08006c7c <_free_r>:
 8006c7c:	b538      	push	{r3, r4, r5, lr}
 8006c7e:	4605      	mov	r5, r0
 8006c80:	2900      	cmp	r1, #0
 8006c82:	d041      	beq.n	8006d08 <_free_r+0x8c>
 8006c84:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006c88:	1f0c      	subs	r4, r1, #4
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	bfb8      	it	lt
 8006c8e:	18e4      	addlt	r4, r4, r3
 8006c90:	f000 f8e0 	bl	8006e54 <__malloc_lock>
 8006c94:	4a1d      	ldr	r2, [pc, #116]	@ (8006d0c <_free_r+0x90>)
 8006c96:	6813      	ldr	r3, [r2, #0]
 8006c98:	b933      	cbnz	r3, 8006ca8 <_free_r+0x2c>
 8006c9a:	6063      	str	r3, [r4, #4]
 8006c9c:	6014      	str	r4, [r2, #0]
 8006c9e:	4628      	mov	r0, r5
 8006ca0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006ca4:	f000 b8dc 	b.w	8006e60 <__malloc_unlock>
 8006ca8:	42a3      	cmp	r3, r4
 8006caa:	d908      	bls.n	8006cbe <_free_r+0x42>
 8006cac:	6820      	ldr	r0, [r4, #0]
 8006cae:	1821      	adds	r1, r4, r0
 8006cb0:	428b      	cmp	r3, r1
 8006cb2:	bf01      	itttt	eq
 8006cb4:	6819      	ldreq	r1, [r3, #0]
 8006cb6:	685b      	ldreq	r3, [r3, #4]
 8006cb8:	1809      	addeq	r1, r1, r0
 8006cba:	6021      	streq	r1, [r4, #0]
 8006cbc:	e7ed      	b.n	8006c9a <_free_r+0x1e>
 8006cbe:	461a      	mov	r2, r3
 8006cc0:	685b      	ldr	r3, [r3, #4]
 8006cc2:	b10b      	cbz	r3, 8006cc8 <_free_r+0x4c>
 8006cc4:	42a3      	cmp	r3, r4
 8006cc6:	d9fa      	bls.n	8006cbe <_free_r+0x42>
 8006cc8:	6811      	ldr	r1, [r2, #0]
 8006cca:	1850      	adds	r0, r2, r1
 8006ccc:	42a0      	cmp	r0, r4
 8006cce:	d10b      	bne.n	8006ce8 <_free_r+0x6c>
 8006cd0:	6820      	ldr	r0, [r4, #0]
 8006cd2:	4401      	add	r1, r0
 8006cd4:	1850      	adds	r0, r2, r1
 8006cd6:	4283      	cmp	r3, r0
 8006cd8:	6011      	str	r1, [r2, #0]
 8006cda:	d1e0      	bne.n	8006c9e <_free_r+0x22>
 8006cdc:	6818      	ldr	r0, [r3, #0]
 8006cde:	685b      	ldr	r3, [r3, #4]
 8006ce0:	6053      	str	r3, [r2, #4]
 8006ce2:	4408      	add	r0, r1
 8006ce4:	6010      	str	r0, [r2, #0]
 8006ce6:	e7da      	b.n	8006c9e <_free_r+0x22>
 8006ce8:	d902      	bls.n	8006cf0 <_free_r+0x74>
 8006cea:	230c      	movs	r3, #12
 8006cec:	602b      	str	r3, [r5, #0]
 8006cee:	e7d6      	b.n	8006c9e <_free_r+0x22>
 8006cf0:	6820      	ldr	r0, [r4, #0]
 8006cf2:	1821      	adds	r1, r4, r0
 8006cf4:	428b      	cmp	r3, r1
 8006cf6:	bf04      	itt	eq
 8006cf8:	6819      	ldreq	r1, [r3, #0]
 8006cfa:	685b      	ldreq	r3, [r3, #4]
 8006cfc:	6063      	str	r3, [r4, #4]
 8006cfe:	bf04      	itt	eq
 8006d00:	1809      	addeq	r1, r1, r0
 8006d02:	6021      	streq	r1, [r4, #0]
 8006d04:	6054      	str	r4, [r2, #4]
 8006d06:	e7ca      	b.n	8006c9e <_free_r+0x22>
 8006d08:	bd38      	pop	{r3, r4, r5, pc}
 8006d0a:	bf00      	nop
 8006d0c:	20002498 	.word	0x20002498

08006d10 <sbrk_aligned>:
 8006d10:	b570      	push	{r4, r5, r6, lr}
 8006d12:	4e0f      	ldr	r6, [pc, #60]	@ (8006d50 <sbrk_aligned+0x40>)
 8006d14:	460c      	mov	r4, r1
 8006d16:	6831      	ldr	r1, [r6, #0]
 8006d18:	4605      	mov	r5, r0
 8006d1a:	b911      	cbnz	r1, 8006d22 <sbrk_aligned+0x12>
 8006d1c:	f000 fba6 	bl	800746c <_sbrk_r>
 8006d20:	6030      	str	r0, [r6, #0]
 8006d22:	4621      	mov	r1, r4
 8006d24:	4628      	mov	r0, r5
 8006d26:	f000 fba1 	bl	800746c <_sbrk_r>
 8006d2a:	1c43      	adds	r3, r0, #1
 8006d2c:	d103      	bne.n	8006d36 <sbrk_aligned+0x26>
 8006d2e:	f04f 34ff 	mov.w	r4, #4294967295
 8006d32:	4620      	mov	r0, r4
 8006d34:	bd70      	pop	{r4, r5, r6, pc}
 8006d36:	1cc4      	adds	r4, r0, #3
 8006d38:	f024 0403 	bic.w	r4, r4, #3
 8006d3c:	42a0      	cmp	r0, r4
 8006d3e:	d0f8      	beq.n	8006d32 <sbrk_aligned+0x22>
 8006d40:	1a21      	subs	r1, r4, r0
 8006d42:	4628      	mov	r0, r5
 8006d44:	f000 fb92 	bl	800746c <_sbrk_r>
 8006d48:	3001      	adds	r0, #1
 8006d4a:	d1f2      	bne.n	8006d32 <sbrk_aligned+0x22>
 8006d4c:	e7ef      	b.n	8006d2e <sbrk_aligned+0x1e>
 8006d4e:	bf00      	nop
 8006d50:	20002494 	.word	0x20002494

08006d54 <_malloc_r>:
 8006d54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006d58:	1ccd      	adds	r5, r1, #3
 8006d5a:	f025 0503 	bic.w	r5, r5, #3
 8006d5e:	3508      	adds	r5, #8
 8006d60:	2d0c      	cmp	r5, #12
 8006d62:	bf38      	it	cc
 8006d64:	250c      	movcc	r5, #12
 8006d66:	2d00      	cmp	r5, #0
 8006d68:	4606      	mov	r6, r0
 8006d6a:	db01      	blt.n	8006d70 <_malloc_r+0x1c>
 8006d6c:	42a9      	cmp	r1, r5
 8006d6e:	d904      	bls.n	8006d7a <_malloc_r+0x26>
 8006d70:	230c      	movs	r3, #12
 8006d72:	6033      	str	r3, [r6, #0]
 8006d74:	2000      	movs	r0, #0
 8006d76:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006d7a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006e50 <_malloc_r+0xfc>
 8006d7e:	f000 f869 	bl	8006e54 <__malloc_lock>
 8006d82:	f8d8 3000 	ldr.w	r3, [r8]
 8006d86:	461c      	mov	r4, r3
 8006d88:	bb44      	cbnz	r4, 8006ddc <_malloc_r+0x88>
 8006d8a:	4629      	mov	r1, r5
 8006d8c:	4630      	mov	r0, r6
 8006d8e:	f7ff ffbf 	bl	8006d10 <sbrk_aligned>
 8006d92:	1c43      	adds	r3, r0, #1
 8006d94:	4604      	mov	r4, r0
 8006d96:	d158      	bne.n	8006e4a <_malloc_r+0xf6>
 8006d98:	f8d8 4000 	ldr.w	r4, [r8]
 8006d9c:	4627      	mov	r7, r4
 8006d9e:	2f00      	cmp	r7, #0
 8006da0:	d143      	bne.n	8006e2a <_malloc_r+0xd6>
 8006da2:	2c00      	cmp	r4, #0
 8006da4:	d04b      	beq.n	8006e3e <_malloc_r+0xea>
 8006da6:	6823      	ldr	r3, [r4, #0]
 8006da8:	4639      	mov	r1, r7
 8006daa:	4630      	mov	r0, r6
 8006dac:	eb04 0903 	add.w	r9, r4, r3
 8006db0:	f000 fb5c 	bl	800746c <_sbrk_r>
 8006db4:	4581      	cmp	r9, r0
 8006db6:	d142      	bne.n	8006e3e <_malloc_r+0xea>
 8006db8:	6821      	ldr	r1, [r4, #0]
 8006dba:	1a6d      	subs	r5, r5, r1
 8006dbc:	4629      	mov	r1, r5
 8006dbe:	4630      	mov	r0, r6
 8006dc0:	f7ff ffa6 	bl	8006d10 <sbrk_aligned>
 8006dc4:	3001      	adds	r0, #1
 8006dc6:	d03a      	beq.n	8006e3e <_malloc_r+0xea>
 8006dc8:	6823      	ldr	r3, [r4, #0]
 8006dca:	442b      	add	r3, r5
 8006dcc:	6023      	str	r3, [r4, #0]
 8006dce:	f8d8 3000 	ldr.w	r3, [r8]
 8006dd2:	685a      	ldr	r2, [r3, #4]
 8006dd4:	bb62      	cbnz	r2, 8006e30 <_malloc_r+0xdc>
 8006dd6:	f8c8 7000 	str.w	r7, [r8]
 8006dda:	e00f      	b.n	8006dfc <_malloc_r+0xa8>
 8006ddc:	6822      	ldr	r2, [r4, #0]
 8006dde:	1b52      	subs	r2, r2, r5
 8006de0:	d420      	bmi.n	8006e24 <_malloc_r+0xd0>
 8006de2:	2a0b      	cmp	r2, #11
 8006de4:	d917      	bls.n	8006e16 <_malloc_r+0xc2>
 8006de6:	1961      	adds	r1, r4, r5
 8006de8:	42a3      	cmp	r3, r4
 8006dea:	6025      	str	r5, [r4, #0]
 8006dec:	bf18      	it	ne
 8006dee:	6059      	strne	r1, [r3, #4]
 8006df0:	6863      	ldr	r3, [r4, #4]
 8006df2:	bf08      	it	eq
 8006df4:	f8c8 1000 	streq.w	r1, [r8]
 8006df8:	5162      	str	r2, [r4, r5]
 8006dfa:	604b      	str	r3, [r1, #4]
 8006dfc:	4630      	mov	r0, r6
 8006dfe:	f000 f82f 	bl	8006e60 <__malloc_unlock>
 8006e02:	f104 000b 	add.w	r0, r4, #11
 8006e06:	1d23      	adds	r3, r4, #4
 8006e08:	f020 0007 	bic.w	r0, r0, #7
 8006e0c:	1ac2      	subs	r2, r0, r3
 8006e0e:	bf1c      	itt	ne
 8006e10:	1a1b      	subne	r3, r3, r0
 8006e12:	50a3      	strne	r3, [r4, r2]
 8006e14:	e7af      	b.n	8006d76 <_malloc_r+0x22>
 8006e16:	6862      	ldr	r2, [r4, #4]
 8006e18:	42a3      	cmp	r3, r4
 8006e1a:	bf0c      	ite	eq
 8006e1c:	f8c8 2000 	streq.w	r2, [r8]
 8006e20:	605a      	strne	r2, [r3, #4]
 8006e22:	e7eb      	b.n	8006dfc <_malloc_r+0xa8>
 8006e24:	4623      	mov	r3, r4
 8006e26:	6864      	ldr	r4, [r4, #4]
 8006e28:	e7ae      	b.n	8006d88 <_malloc_r+0x34>
 8006e2a:	463c      	mov	r4, r7
 8006e2c:	687f      	ldr	r7, [r7, #4]
 8006e2e:	e7b6      	b.n	8006d9e <_malloc_r+0x4a>
 8006e30:	461a      	mov	r2, r3
 8006e32:	685b      	ldr	r3, [r3, #4]
 8006e34:	42a3      	cmp	r3, r4
 8006e36:	d1fb      	bne.n	8006e30 <_malloc_r+0xdc>
 8006e38:	2300      	movs	r3, #0
 8006e3a:	6053      	str	r3, [r2, #4]
 8006e3c:	e7de      	b.n	8006dfc <_malloc_r+0xa8>
 8006e3e:	230c      	movs	r3, #12
 8006e40:	6033      	str	r3, [r6, #0]
 8006e42:	4630      	mov	r0, r6
 8006e44:	f000 f80c 	bl	8006e60 <__malloc_unlock>
 8006e48:	e794      	b.n	8006d74 <_malloc_r+0x20>
 8006e4a:	6005      	str	r5, [r0, #0]
 8006e4c:	e7d6      	b.n	8006dfc <_malloc_r+0xa8>
 8006e4e:	bf00      	nop
 8006e50:	20002498 	.word	0x20002498

08006e54 <__malloc_lock>:
 8006e54:	4801      	ldr	r0, [pc, #4]	@ (8006e5c <__malloc_lock+0x8>)
 8006e56:	f7ff bf0f 	b.w	8006c78 <__retarget_lock_acquire_recursive>
 8006e5a:	bf00      	nop
 8006e5c:	20002490 	.word	0x20002490

08006e60 <__malloc_unlock>:
 8006e60:	4801      	ldr	r0, [pc, #4]	@ (8006e68 <__malloc_unlock+0x8>)
 8006e62:	f7ff bf0a 	b.w	8006c7a <__retarget_lock_release_recursive>
 8006e66:	bf00      	nop
 8006e68:	20002490 	.word	0x20002490

08006e6c <__ssputs_r>:
 8006e6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006e70:	688e      	ldr	r6, [r1, #8]
 8006e72:	461f      	mov	r7, r3
 8006e74:	42be      	cmp	r6, r7
 8006e76:	680b      	ldr	r3, [r1, #0]
 8006e78:	4682      	mov	sl, r0
 8006e7a:	460c      	mov	r4, r1
 8006e7c:	4690      	mov	r8, r2
 8006e7e:	d82d      	bhi.n	8006edc <__ssputs_r+0x70>
 8006e80:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006e84:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006e88:	d026      	beq.n	8006ed8 <__ssputs_r+0x6c>
 8006e8a:	6965      	ldr	r5, [r4, #20]
 8006e8c:	6909      	ldr	r1, [r1, #16]
 8006e8e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006e92:	eba3 0901 	sub.w	r9, r3, r1
 8006e96:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006e9a:	1c7b      	adds	r3, r7, #1
 8006e9c:	444b      	add	r3, r9
 8006e9e:	106d      	asrs	r5, r5, #1
 8006ea0:	429d      	cmp	r5, r3
 8006ea2:	bf38      	it	cc
 8006ea4:	461d      	movcc	r5, r3
 8006ea6:	0553      	lsls	r3, r2, #21
 8006ea8:	d527      	bpl.n	8006efa <__ssputs_r+0x8e>
 8006eaa:	4629      	mov	r1, r5
 8006eac:	f7ff ff52 	bl	8006d54 <_malloc_r>
 8006eb0:	4606      	mov	r6, r0
 8006eb2:	b360      	cbz	r0, 8006f0e <__ssputs_r+0xa2>
 8006eb4:	6921      	ldr	r1, [r4, #16]
 8006eb6:	464a      	mov	r2, r9
 8006eb8:	f000 fae8 	bl	800748c <memcpy>
 8006ebc:	89a3      	ldrh	r3, [r4, #12]
 8006ebe:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8006ec2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006ec6:	81a3      	strh	r3, [r4, #12]
 8006ec8:	6126      	str	r6, [r4, #16]
 8006eca:	6165      	str	r5, [r4, #20]
 8006ecc:	444e      	add	r6, r9
 8006ece:	eba5 0509 	sub.w	r5, r5, r9
 8006ed2:	6026      	str	r6, [r4, #0]
 8006ed4:	60a5      	str	r5, [r4, #8]
 8006ed6:	463e      	mov	r6, r7
 8006ed8:	42be      	cmp	r6, r7
 8006eda:	d900      	bls.n	8006ede <__ssputs_r+0x72>
 8006edc:	463e      	mov	r6, r7
 8006ede:	6820      	ldr	r0, [r4, #0]
 8006ee0:	4632      	mov	r2, r6
 8006ee2:	4641      	mov	r1, r8
 8006ee4:	f000 faa8 	bl	8007438 <memmove>
 8006ee8:	68a3      	ldr	r3, [r4, #8]
 8006eea:	1b9b      	subs	r3, r3, r6
 8006eec:	60a3      	str	r3, [r4, #8]
 8006eee:	6823      	ldr	r3, [r4, #0]
 8006ef0:	4433      	add	r3, r6
 8006ef2:	6023      	str	r3, [r4, #0]
 8006ef4:	2000      	movs	r0, #0
 8006ef6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006efa:	462a      	mov	r2, r5
 8006efc:	f000 fad4 	bl	80074a8 <_realloc_r>
 8006f00:	4606      	mov	r6, r0
 8006f02:	2800      	cmp	r0, #0
 8006f04:	d1e0      	bne.n	8006ec8 <__ssputs_r+0x5c>
 8006f06:	6921      	ldr	r1, [r4, #16]
 8006f08:	4650      	mov	r0, sl
 8006f0a:	f7ff feb7 	bl	8006c7c <_free_r>
 8006f0e:	230c      	movs	r3, #12
 8006f10:	f8ca 3000 	str.w	r3, [sl]
 8006f14:	89a3      	ldrh	r3, [r4, #12]
 8006f16:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006f1a:	81a3      	strh	r3, [r4, #12]
 8006f1c:	f04f 30ff 	mov.w	r0, #4294967295
 8006f20:	e7e9      	b.n	8006ef6 <__ssputs_r+0x8a>
	...

08006f24 <_svfiprintf_r>:
 8006f24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f28:	4698      	mov	r8, r3
 8006f2a:	898b      	ldrh	r3, [r1, #12]
 8006f2c:	061b      	lsls	r3, r3, #24
 8006f2e:	b09d      	sub	sp, #116	@ 0x74
 8006f30:	4607      	mov	r7, r0
 8006f32:	460d      	mov	r5, r1
 8006f34:	4614      	mov	r4, r2
 8006f36:	d510      	bpl.n	8006f5a <_svfiprintf_r+0x36>
 8006f38:	690b      	ldr	r3, [r1, #16]
 8006f3a:	b973      	cbnz	r3, 8006f5a <_svfiprintf_r+0x36>
 8006f3c:	2140      	movs	r1, #64	@ 0x40
 8006f3e:	f7ff ff09 	bl	8006d54 <_malloc_r>
 8006f42:	6028      	str	r0, [r5, #0]
 8006f44:	6128      	str	r0, [r5, #16]
 8006f46:	b930      	cbnz	r0, 8006f56 <_svfiprintf_r+0x32>
 8006f48:	230c      	movs	r3, #12
 8006f4a:	603b      	str	r3, [r7, #0]
 8006f4c:	f04f 30ff 	mov.w	r0, #4294967295
 8006f50:	b01d      	add	sp, #116	@ 0x74
 8006f52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f56:	2340      	movs	r3, #64	@ 0x40
 8006f58:	616b      	str	r3, [r5, #20]
 8006f5a:	2300      	movs	r3, #0
 8006f5c:	9309      	str	r3, [sp, #36]	@ 0x24
 8006f5e:	2320      	movs	r3, #32
 8006f60:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006f64:	f8cd 800c 	str.w	r8, [sp, #12]
 8006f68:	2330      	movs	r3, #48	@ 0x30
 8006f6a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8007108 <_svfiprintf_r+0x1e4>
 8006f6e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006f72:	f04f 0901 	mov.w	r9, #1
 8006f76:	4623      	mov	r3, r4
 8006f78:	469a      	mov	sl, r3
 8006f7a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006f7e:	b10a      	cbz	r2, 8006f84 <_svfiprintf_r+0x60>
 8006f80:	2a25      	cmp	r2, #37	@ 0x25
 8006f82:	d1f9      	bne.n	8006f78 <_svfiprintf_r+0x54>
 8006f84:	ebba 0b04 	subs.w	fp, sl, r4
 8006f88:	d00b      	beq.n	8006fa2 <_svfiprintf_r+0x7e>
 8006f8a:	465b      	mov	r3, fp
 8006f8c:	4622      	mov	r2, r4
 8006f8e:	4629      	mov	r1, r5
 8006f90:	4638      	mov	r0, r7
 8006f92:	f7ff ff6b 	bl	8006e6c <__ssputs_r>
 8006f96:	3001      	adds	r0, #1
 8006f98:	f000 80a7 	beq.w	80070ea <_svfiprintf_r+0x1c6>
 8006f9c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006f9e:	445a      	add	r2, fp
 8006fa0:	9209      	str	r2, [sp, #36]	@ 0x24
 8006fa2:	f89a 3000 	ldrb.w	r3, [sl]
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	f000 809f 	beq.w	80070ea <_svfiprintf_r+0x1c6>
 8006fac:	2300      	movs	r3, #0
 8006fae:	f04f 32ff 	mov.w	r2, #4294967295
 8006fb2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006fb6:	f10a 0a01 	add.w	sl, sl, #1
 8006fba:	9304      	str	r3, [sp, #16]
 8006fbc:	9307      	str	r3, [sp, #28]
 8006fbe:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006fc2:	931a      	str	r3, [sp, #104]	@ 0x68
 8006fc4:	4654      	mov	r4, sl
 8006fc6:	2205      	movs	r2, #5
 8006fc8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006fcc:	484e      	ldr	r0, [pc, #312]	@ (8007108 <_svfiprintf_r+0x1e4>)
 8006fce:	f7f9 f91f 	bl	8000210 <memchr>
 8006fd2:	9a04      	ldr	r2, [sp, #16]
 8006fd4:	b9d8      	cbnz	r0, 800700e <_svfiprintf_r+0xea>
 8006fd6:	06d0      	lsls	r0, r2, #27
 8006fd8:	bf44      	itt	mi
 8006fda:	2320      	movmi	r3, #32
 8006fdc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006fe0:	0711      	lsls	r1, r2, #28
 8006fe2:	bf44      	itt	mi
 8006fe4:	232b      	movmi	r3, #43	@ 0x2b
 8006fe6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006fea:	f89a 3000 	ldrb.w	r3, [sl]
 8006fee:	2b2a      	cmp	r3, #42	@ 0x2a
 8006ff0:	d015      	beq.n	800701e <_svfiprintf_r+0xfa>
 8006ff2:	9a07      	ldr	r2, [sp, #28]
 8006ff4:	4654      	mov	r4, sl
 8006ff6:	2000      	movs	r0, #0
 8006ff8:	f04f 0c0a 	mov.w	ip, #10
 8006ffc:	4621      	mov	r1, r4
 8006ffe:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007002:	3b30      	subs	r3, #48	@ 0x30
 8007004:	2b09      	cmp	r3, #9
 8007006:	d94b      	bls.n	80070a0 <_svfiprintf_r+0x17c>
 8007008:	b1b0      	cbz	r0, 8007038 <_svfiprintf_r+0x114>
 800700a:	9207      	str	r2, [sp, #28]
 800700c:	e014      	b.n	8007038 <_svfiprintf_r+0x114>
 800700e:	eba0 0308 	sub.w	r3, r0, r8
 8007012:	fa09 f303 	lsl.w	r3, r9, r3
 8007016:	4313      	orrs	r3, r2
 8007018:	9304      	str	r3, [sp, #16]
 800701a:	46a2      	mov	sl, r4
 800701c:	e7d2      	b.n	8006fc4 <_svfiprintf_r+0xa0>
 800701e:	9b03      	ldr	r3, [sp, #12]
 8007020:	1d19      	adds	r1, r3, #4
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	9103      	str	r1, [sp, #12]
 8007026:	2b00      	cmp	r3, #0
 8007028:	bfbb      	ittet	lt
 800702a:	425b      	neglt	r3, r3
 800702c:	f042 0202 	orrlt.w	r2, r2, #2
 8007030:	9307      	strge	r3, [sp, #28]
 8007032:	9307      	strlt	r3, [sp, #28]
 8007034:	bfb8      	it	lt
 8007036:	9204      	strlt	r2, [sp, #16]
 8007038:	7823      	ldrb	r3, [r4, #0]
 800703a:	2b2e      	cmp	r3, #46	@ 0x2e
 800703c:	d10a      	bne.n	8007054 <_svfiprintf_r+0x130>
 800703e:	7863      	ldrb	r3, [r4, #1]
 8007040:	2b2a      	cmp	r3, #42	@ 0x2a
 8007042:	d132      	bne.n	80070aa <_svfiprintf_r+0x186>
 8007044:	9b03      	ldr	r3, [sp, #12]
 8007046:	1d1a      	adds	r2, r3, #4
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	9203      	str	r2, [sp, #12]
 800704c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007050:	3402      	adds	r4, #2
 8007052:	9305      	str	r3, [sp, #20]
 8007054:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8007118 <_svfiprintf_r+0x1f4>
 8007058:	7821      	ldrb	r1, [r4, #0]
 800705a:	2203      	movs	r2, #3
 800705c:	4650      	mov	r0, sl
 800705e:	f7f9 f8d7 	bl	8000210 <memchr>
 8007062:	b138      	cbz	r0, 8007074 <_svfiprintf_r+0x150>
 8007064:	9b04      	ldr	r3, [sp, #16]
 8007066:	eba0 000a 	sub.w	r0, r0, sl
 800706a:	2240      	movs	r2, #64	@ 0x40
 800706c:	4082      	lsls	r2, r0
 800706e:	4313      	orrs	r3, r2
 8007070:	3401      	adds	r4, #1
 8007072:	9304      	str	r3, [sp, #16]
 8007074:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007078:	4824      	ldr	r0, [pc, #144]	@ (800710c <_svfiprintf_r+0x1e8>)
 800707a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800707e:	2206      	movs	r2, #6
 8007080:	f7f9 f8c6 	bl	8000210 <memchr>
 8007084:	2800      	cmp	r0, #0
 8007086:	d036      	beq.n	80070f6 <_svfiprintf_r+0x1d2>
 8007088:	4b21      	ldr	r3, [pc, #132]	@ (8007110 <_svfiprintf_r+0x1ec>)
 800708a:	bb1b      	cbnz	r3, 80070d4 <_svfiprintf_r+0x1b0>
 800708c:	9b03      	ldr	r3, [sp, #12]
 800708e:	3307      	adds	r3, #7
 8007090:	f023 0307 	bic.w	r3, r3, #7
 8007094:	3308      	adds	r3, #8
 8007096:	9303      	str	r3, [sp, #12]
 8007098:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800709a:	4433      	add	r3, r6
 800709c:	9309      	str	r3, [sp, #36]	@ 0x24
 800709e:	e76a      	b.n	8006f76 <_svfiprintf_r+0x52>
 80070a0:	fb0c 3202 	mla	r2, ip, r2, r3
 80070a4:	460c      	mov	r4, r1
 80070a6:	2001      	movs	r0, #1
 80070a8:	e7a8      	b.n	8006ffc <_svfiprintf_r+0xd8>
 80070aa:	2300      	movs	r3, #0
 80070ac:	3401      	adds	r4, #1
 80070ae:	9305      	str	r3, [sp, #20]
 80070b0:	4619      	mov	r1, r3
 80070b2:	f04f 0c0a 	mov.w	ip, #10
 80070b6:	4620      	mov	r0, r4
 80070b8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80070bc:	3a30      	subs	r2, #48	@ 0x30
 80070be:	2a09      	cmp	r2, #9
 80070c0:	d903      	bls.n	80070ca <_svfiprintf_r+0x1a6>
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	d0c6      	beq.n	8007054 <_svfiprintf_r+0x130>
 80070c6:	9105      	str	r1, [sp, #20]
 80070c8:	e7c4      	b.n	8007054 <_svfiprintf_r+0x130>
 80070ca:	fb0c 2101 	mla	r1, ip, r1, r2
 80070ce:	4604      	mov	r4, r0
 80070d0:	2301      	movs	r3, #1
 80070d2:	e7f0      	b.n	80070b6 <_svfiprintf_r+0x192>
 80070d4:	ab03      	add	r3, sp, #12
 80070d6:	9300      	str	r3, [sp, #0]
 80070d8:	462a      	mov	r2, r5
 80070da:	4b0e      	ldr	r3, [pc, #56]	@ (8007114 <_svfiprintf_r+0x1f0>)
 80070dc:	a904      	add	r1, sp, #16
 80070de:	4638      	mov	r0, r7
 80070e0:	f3af 8000 	nop.w
 80070e4:	1c42      	adds	r2, r0, #1
 80070e6:	4606      	mov	r6, r0
 80070e8:	d1d6      	bne.n	8007098 <_svfiprintf_r+0x174>
 80070ea:	89ab      	ldrh	r3, [r5, #12]
 80070ec:	065b      	lsls	r3, r3, #25
 80070ee:	f53f af2d 	bmi.w	8006f4c <_svfiprintf_r+0x28>
 80070f2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80070f4:	e72c      	b.n	8006f50 <_svfiprintf_r+0x2c>
 80070f6:	ab03      	add	r3, sp, #12
 80070f8:	9300      	str	r3, [sp, #0]
 80070fa:	462a      	mov	r2, r5
 80070fc:	4b05      	ldr	r3, [pc, #20]	@ (8007114 <_svfiprintf_r+0x1f0>)
 80070fe:	a904      	add	r1, sp, #16
 8007100:	4638      	mov	r0, r7
 8007102:	f000 f879 	bl	80071f8 <_printf_i>
 8007106:	e7ed      	b.n	80070e4 <_svfiprintf_r+0x1c0>
 8007108:	080075ac 	.word	0x080075ac
 800710c:	080075b6 	.word	0x080075b6
 8007110:	00000000 	.word	0x00000000
 8007114:	08006e6d 	.word	0x08006e6d
 8007118:	080075b2 	.word	0x080075b2

0800711c <_printf_common>:
 800711c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007120:	4616      	mov	r6, r2
 8007122:	4698      	mov	r8, r3
 8007124:	688a      	ldr	r2, [r1, #8]
 8007126:	690b      	ldr	r3, [r1, #16]
 8007128:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800712c:	4293      	cmp	r3, r2
 800712e:	bfb8      	it	lt
 8007130:	4613      	movlt	r3, r2
 8007132:	6033      	str	r3, [r6, #0]
 8007134:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007138:	4607      	mov	r7, r0
 800713a:	460c      	mov	r4, r1
 800713c:	b10a      	cbz	r2, 8007142 <_printf_common+0x26>
 800713e:	3301      	adds	r3, #1
 8007140:	6033      	str	r3, [r6, #0]
 8007142:	6823      	ldr	r3, [r4, #0]
 8007144:	0699      	lsls	r1, r3, #26
 8007146:	bf42      	ittt	mi
 8007148:	6833      	ldrmi	r3, [r6, #0]
 800714a:	3302      	addmi	r3, #2
 800714c:	6033      	strmi	r3, [r6, #0]
 800714e:	6825      	ldr	r5, [r4, #0]
 8007150:	f015 0506 	ands.w	r5, r5, #6
 8007154:	d106      	bne.n	8007164 <_printf_common+0x48>
 8007156:	f104 0a19 	add.w	sl, r4, #25
 800715a:	68e3      	ldr	r3, [r4, #12]
 800715c:	6832      	ldr	r2, [r6, #0]
 800715e:	1a9b      	subs	r3, r3, r2
 8007160:	42ab      	cmp	r3, r5
 8007162:	dc26      	bgt.n	80071b2 <_printf_common+0x96>
 8007164:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007168:	6822      	ldr	r2, [r4, #0]
 800716a:	3b00      	subs	r3, #0
 800716c:	bf18      	it	ne
 800716e:	2301      	movne	r3, #1
 8007170:	0692      	lsls	r2, r2, #26
 8007172:	d42b      	bmi.n	80071cc <_printf_common+0xb0>
 8007174:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007178:	4641      	mov	r1, r8
 800717a:	4638      	mov	r0, r7
 800717c:	47c8      	blx	r9
 800717e:	3001      	adds	r0, #1
 8007180:	d01e      	beq.n	80071c0 <_printf_common+0xa4>
 8007182:	6823      	ldr	r3, [r4, #0]
 8007184:	6922      	ldr	r2, [r4, #16]
 8007186:	f003 0306 	and.w	r3, r3, #6
 800718a:	2b04      	cmp	r3, #4
 800718c:	bf02      	ittt	eq
 800718e:	68e5      	ldreq	r5, [r4, #12]
 8007190:	6833      	ldreq	r3, [r6, #0]
 8007192:	1aed      	subeq	r5, r5, r3
 8007194:	68a3      	ldr	r3, [r4, #8]
 8007196:	bf0c      	ite	eq
 8007198:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800719c:	2500      	movne	r5, #0
 800719e:	4293      	cmp	r3, r2
 80071a0:	bfc4      	itt	gt
 80071a2:	1a9b      	subgt	r3, r3, r2
 80071a4:	18ed      	addgt	r5, r5, r3
 80071a6:	2600      	movs	r6, #0
 80071a8:	341a      	adds	r4, #26
 80071aa:	42b5      	cmp	r5, r6
 80071ac:	d11a      	bne.n	80071e4 <_printf_common+0xc8>
 80071ae:	2000      	movs	r0, #0
 80071b0:	e008      	b.n	80071c4 <_printf_common+0xa8>
 80071b2:	2301      	movs	r3, #1
 80071b4:	4652      	mov	r2, sl
 80071b6:	4641      	mov	r1, r8
 80071b8:	4638      	mov	r0, r7
 80071ba:	47c8      	blx	r9
 80071bc:	3001      	adds	r0, #1
 80071be:	d103      	bne.n	80071c8 <_printf_common+0xac>
 80071c0:	f04f 30ff 	mov.w	r0, #4294967295
 80071c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80071c8:	3501      	adds	r5, #1
 80071ca:	e7c6      	b.n	800715a <_printf_common+0x3e>
 80071cc:	18e1      	adds	r1, r4, r3
 80071ce:	1c5a      	adds	r2, r3, #1
 80071d0:	2030      	movs	r0, #48	@ 0x30
 80071d2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80071d6:	4422      	add	r2, r4
 80071d8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80071dc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80071e0:	3302      	adds	r3, #2
 80071e2:	e7c7      	b.n	8007174 <_printf_common+0x58>
 80071e4:	2301      	movs	r3, #1
 80071e6:	4622      	mov	r2, r4
 80071e8:	4641      	mov	r1, r8
 80071ea:	4638      	mov	r0, r7
 80071ec:	47c8      	blx	r9
 80071ee:	3001      	adds	r0, #1
 80071f0:	d0e6      	beq.n	80071c0 <_printf_common+0xa4>
 80071f2:	3601      	adds	r6, #1
 80071f4:	e7d9      	b.n	80071aa <_printf_common+0x8e>
	...

080071f8 <_printf_i>:
 80071f8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80071fc:	7e0f      	ldrb	r7, [r1, #24]
 80071fe:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007200:	2f78      	cmp	r7, #120	@ 0x78
 8007202:	4691      	mov	r9, r2
 8007204:	4680      	mov	r8, r0
 8007206:	460c      	mov	r4, r1
 8007208:	469a      	mov	sl, r3
 800720a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800720e:	d807      	bhi.n	8007220 <_printf_i+0x28>
 8007210:	2f62      	cmp	r7, #98	@ 0x62
 8007212:	d80a      	bhi.n	800722a <_printf_i+0x32>
 8007214:	2f00      	cmp	r7, #0
 8007216:	f000 80d2 	beq.w	80073be <_printf_i+0x1c6>
 800721a:	2f58      	cmp	r7, #88	@ 0x58
 800721c:	f000 80b9 	beq.w	8007392 <_printf_i+0x19a>
 8007220:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007224:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007228:	e03a      	b.n	80072a0 <_printf_i+0xa8>
 800722a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800722e:	2b15      	cmp	r3, #21
 8007230:	d8f6      	bhi.n	8007220 <_printf_i+0x28>
 8007232:	a101      	add	r1, pc, #4	@ (adr r1, 8007238 <_printf_i+0x40>)
 8007234:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007238:	08007291 	.word	0x08007291
 800723c:	080072a5 	.word	0x080072a5
 8007240:	08007221 	.word	0x08007221
 8007244:	08007221 	.word	0x08007221
 8007248:	08007221 	.word	0x08007221
 800724c:	08007221 	.word	0x08007221
 8007250:	080072a5 	.word	0x080072a5
 8007254:	08007221 	.word	0x08007221
 8007258:	08007221 	.word	0x08007221
 800725c:	08007221 	.word	0x08007221
 8007260:	08007221 	.word	0x08007221
 8007264:	080073a5 	.word	0x080073a5
 8007268:	080072cf 	.word	0x080072cf
 800726c:	0800735f 	.word	0x0800735f
 8007270:	08007221 	.word	0x08007221
 8007274:	08007221 	.word	0x08007221
 8007278:	080073c7 	.word	0x080073c7
 800727c:	08007221 	.word	0x08007221
 8007280:	080072cf 	.word	0x080072cf
 8007284:	08007221 	.word	0x08007221
 8007288:	08007221 	.word	0x08007221
 800728c:	08007367 	.word	0x08007367
 8007290:	6833      	ldr	r3, [r6, #0]
 8007292:	1d1a      	adds	r2, r3, #4
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	6032      	str	r2, [r6, #0]
 8007298:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800729c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80072a0:	2301      	movs	r3, #1
 80072a2:	e09d      	b.n	80073e0 <_printf_i+0x1e8>
 80072a4:	6833      	ldr	r3, [r6, #0]
 80072a6:	6820      	ldr	r0, [r4, #0]
 80072a8:	1d19      	adds	r1, r3, #4
 80072aa:	6031      	str	r1, [r6, #0]
 80072ac:	0606      	lsls	r6, r0, #24
 80072ae:	d501      	bpl.n	80072b4 <_printf_i+0xbc>
 80072b0:	681d      	ldr	r5, [r3, #0]
 80072b2:	e003      	b.n	80072bc <_printf_i+0xc4>
 80072b4:	0645      	lsls	r5, r0, #25
 80072b6:	d5fb      	bpl.n	80072b0 <_printf_i+0xb8>
 80072b8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80072bc:	2d00      	cmp	r5, #0
 80072be:	da03      	bge.n	80072c8 <_printf_i+0xd0>
 80072c0:	232d      	movs	r3, #45	@ 0x2d
 80072c2:	426d      	negs	r5, r5
 80072c4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80072c8:	4859      	ldr	r0, [pc, #356]	@ (8007430 <_printf_i+0x238>)
 80072ca:	230a      	movs	r3, #10
 80072cc:	e011      	b.n	80072f2 <_printf_i+0xfa>
 80072ce:	6821      	ldr	r1, [r4, #0]
 80072d0:	6833      	ldr	r3, [r6, #0]
 80072d2:	0608      	lsls	r0, r1, #24
 80072d4:	f853 5b04 	ldr.w	r5, [r3], #4
 80072d8:	d402      	bmi.n	80072e0 <_printf_i+0xe8>
 80072da:	0649      	lsls	r1, r1, #25
 80072dc:	bf48      	it	mi
 80072de:	b2ad      	uxthmi	r5, r5
 80072e0:	2f6f      	cmp	r7, #111	@ 0x6f
 80072e2:	4853      	ldr	r0, [pc, #332]	@ (8007430 <_printf_i+0x238>)
 80072e4:	6033      	str	r3, [r6, #0]
 80072e6:	bf14      	ite	ne
 80072e8:	230a      	movne	r3, #10
 80072ea:	2308      	moveq	r3, #8
 80072ec:	2100      	movs	r1, #0
 80072ee:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80072f2:	6866      	ldr	r6, [r4, #4]
 80072f4:	60a6      	str	r6, [r4, #8]
 80072f6:	2e00      	cmp	r6, #0
 80072f8:	bfa2      	ittt	ge
 80072fa:	6821      	ldrge	r1, [r4, #0]
 80072fc:	f021 0104 	bicge.w	r1, r1, #4
 8007300:	6021      	strge	r1, [r4, #0]
 8007302:	b90d      	cbnz	r5, 8007308 <_printf_i+0x110>
 8007304:	2e00      	cmp	r6, #0
 8007306:	d04b      	beq.n	80073a0 <_printf_i+0x1a8>
 8007308:	4616      	mov	r6, r2
 800730a:	fbb5 f1f3 	udiv	r1, r5, r3
 800730e:	fb03 5711 	mls	r7, r3, r1, r5
 8007312:	5dc7      	ldrb	r7, [r0, r7]
 8007314:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007318:	462f      	mov	r7, r5
 800731a:	42bb      	cmp	r3, r7
 800731c:	460d      	mov	r5, r1
 800731e:	d9f4      	bls.n	800730a <_printf_i+0x112>
 8007320:	2b08      	cmp	r3, #8
 8007322:	d10b      	bne.n	800733c <_printf_i+0x144>
 8007324:	6823      	ldr	r3, [r4, #0]
 8007326:	07df      	lsls	r7, r3, #31
 8007328:	d508      	bpl.n	800733c <_printf_i+0x144>
 800732a:	6923      	ldr	r3, [r4, #16]
 800732c:	6861      	ldr	r1, [r4, #4]
 800732e:	4299      	cmp	r1, r3
 8007330:	bfde      	ittt	le
 8007332:	2330      	movle	r3, #48	@ 0x30
 8007334:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007338:	f106 36ff 	addle.w	r6, r6, #4294967295
 800733c:	1b92      	subs	r2, r2, r6
 800733e:	6122      	str	r2, [r4, #16]
 8007340:	f8cd a000 	str.w	sl, [sp]
 8007344:	464b      	mov	r3, r9
 8007346:	aa03      	add	r2, sp, #12
 8007348:	4621      	mov	r1, r4
 800734a:	4640      	mov	r0, r8
 800734c:	f7ff fee6 	bl	800711c <_printf_common>
 8007350:	3001      	adds	r0, #1
 8007352:	d14a      	bne.n	80073ea <_printf_i+0x1f2>
 8007354:	f04f 30ff 	mov.w	r0, #4294967295
 8007358:	b004      	add	sp, #16
 800735a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800735e:	6823      	ldr	r3, [r4, #0]
 8007360:	f043 0320 	orr.w	r3, r3, #32
 8007364:	6023      	str	r3, [r4, #0]
 8007366:	4833      	ldr	r0, [pc, #204]	@ (8007434 <_printf_i+0x23c>)
 8007368:	2778      	movs	r7, #120	@ 0x78
 800736a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800736e:	6823      	ldr	r3, [r4, #0]
 8007370:	6831      	ldr	r1, [r6, #0]
 8007372:	061f      	lsls	r7, r3, #24
 8007374:	f851 5b04 	ldr.w	r5, [r1], #4
 8007378:	d402      	bmi.n	8007380 <_printf_i+0x188>
 800737a:	065f      	lsls	r7, r3, #25
 800737c:	bf48      	it	mi
 800737e:	b2ad      	uxthmi	r5, r5
 8007380:	6031      	str	r1, [r6, #0]
 8007382:	07d9      	lsls	r1, r3, #31
 8007384:	bf44      	itt	mi
 8007386:	f043 0320 	orrmi.w	r3, r3, #32
 800738a:	6023      	strmi	r3, [r4, #0]
 800738c:	b11d      	cbz	r5, 8007396 <_printf_i+0x19e>
 800738e:	2310      	movs	r3, #16
 8007390:	e7ac      	b.n	80072ec <_printf_i+0xf4>
 8007392:	4827      	ldr	r0, [pc, #156]	@ (8007430 <_printf_i+0x238>)
 8007394:	e7e9      	b.n	800736a <_printf_i+0x172>
 8007396:	6823      	ldr	r3, [r4, #0]
 8007398:	f023 0320 	bic.w	r3, r3, #32
 800739c:	6023      	str	r3, [r4, #0]
 800739e:	e7f6      	b.n	800738e <_printf_i+0x196>
 80073a0:	4616      	mov	r6, r2
 80073a2:	e7bd      	b.n	8007320 <_printf_i+0x128>
 80073a4:	6833      	ldr	r3, [r6, #0]
 80073a6:	6825      	ldr	r5, [r4, #0]
 80073a8:	6961      	ldr	r1, [r4, #20]
 80073aa:	1d18      	adds	r0, r3, #4
 80073ac:	6030      	str	r0, [r6, #0]
 80073ae:	062e      	lsls	r6, r5, #24
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	d501      	bpl.n	80073b8 <_printf_i+0x1c0>
 80073b4:	6019      	str	r1, [r3, #0]
 80073b6:	e002      	b.n	80073be <_printf_i+0x1c6>
 80073b8:	0668      	lsls	r0, r5, #25
 80073ba:	d5fb      	bpl.n	80073b4 <_printf_i+0x1bc>
 80073bc:	8019      	strh	r1, [r3, #0]
 80073be:	2300      	movs	r3, #0
 80073c0:	6123      	str	r3, [r4, #16]
 80073c2:	4616      	mov	r6, r2
 80073c4:	e7bc      	b.n	8007340 <_printf_i+0x148>
 80073c6:	6833      	ldr	r3, [r6, #0]
 80073c8:	1d1a      	adds	r2, r3, #4
 80073ca:	6032      	str	r2, [r6, #0]
 80073cc:	681e      	ldr	r6, [r3, #0]
 80073ce:	6862      	ldr	r2, [r4, #4]
 80073d0:	2100      	movs	r1, #0
 80073d2:	4630      	mov	r0, r6
 80073d4:	f7f8 ff1c 	bl	8000210 <memchr>
 80073d8:	b108      	cbz	r0, 80073de <_printf_i+0x1e6>
 80073da:	1b80      	subs	r0, r0, r6
 80073dc:	6060      	str	r0, [r4, #4]
 80073de:	6863      	ldr	r3, [r4, #4]
 80073e0:	6123      	str	r3, [r4, #16]
 80073e2:	2300      	movs	r3, #0
 80073e4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80073e8:	e7aa      	b.n	8007340 <_printf_i+0x148>
 80073ea:	6923      	ldr	r3, [r4, #16]
 80073ec:	4632      	mov	r2, r6
 80073ee:	4649      	mov	r1, r9
 80073f0:	4640      	mov	r0, r8
 80073f2:	47d0      	blx	sl
 80073f4:	3001      	adds	r0, #1
 80073f6:	d0ad      	beq.n	8007354 <_printf_i+0x15c>
 80073f8:	6823      	ldr	r3, [r4, #0]
 80073fa:	079b      	lsls	r3, r3, #30
 80073fc:	d413      	bmi.n	8007426 <_printf_i+0x22e>
 80073fe:	68e0      	ldr	r0, [r4, #12]
 8007400:	9b03      	ldr	r3, [sp, #12]
 8007402:	4298      	cmp	r0, r3
 8007404:	bfb8      	it	lt
 8007406:	4618      	movlt	r0, r3
 8007408:	e7a6      	b.n	8007358 <_printf_i+0x160>
 800740a:	2301      	movs	r3, #1
 800740c:	4632      	mov	r2, r6
 800740e:	4649      	mov	r1, r9
 8007410:	4640      	mov	r0, r8
 8007412:	47d0      	blx	sl
 8007414:	3001      	adds	r0, #1
 8007416:	d09d      	beq.n	8007354 <_printf_i+0x15c>
 8007418:	3501      	adds	r5, #1
 800741a:	68e3      	ldr	r3, [r4, #12]
 800741c:	9903      	ldr	r1, [sp, #12]
 800741e:	1a5b      	subs	r3, r3, r1
 8007420:	42ab      	cmp	r3, r5
 8007422:	dcf2      	bgt.n	800740a <_printf_i+0x212>
 8007424:	e7eb      	b.n	80073fe <_printf_i+0x206>
 8007426:	2500      	movs	r5, #0
 8007428:	f104 0619 	add.w	r6, r4, #25
 800742c:	e7f5      	b.n	800741a <_printf_i+0x222>
 800742e:	bf00      	nop
 8007430:	080075bd 	.word	0x080075bd
 8007434:	080075ce 	.word	0x080075ce

08007438 <memmove>:
 8007438:	4288      	cmp	r0, r1
 800743a:	b510      	push	{r4, lr}
 800743c:	eb01 0402 	add.w	r4, r1, r2
 8007440:	d902      	bls.n	8007448 <memmove+0x10>
 8007442:	4284      	cmp	r4, r0
 8007444:	4623      	mov	r3, r4
 8007446:	d807      	bhi.n	8007458 <memmove+0x20>
 8007448:	1e43      	subs	r3, r0, #1
 800744a:	42a1      	cmp	r1, r4
 800744c:	d008      	beq.n	8007460 <memmove+0x28>
 800744e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007452:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007456:	e7f8      	b.n	800744a <memmove+0x12>
 8007458:	4402      	add	r2, r0
 800745a:	4601      	mov	r1, r0
 800745c:	428a      	cmp	r2, r1
 800745e:	d100      	bne.n	8007462 <memmove+0x2a>
 8007460:	bd10      	pop	{r4, pc}
 8007462:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007466:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800746a:	e7f7      	b.n	800745c <memmove+0x24>

0800746c <_sbrk_r>:
 800746c:	b538      	push	{r3, r4, r5, lr}
 800746e:	4d06      	ldr	r5, [pc, #24]	@ (8007488 <_sbrk_r+0x1c>)
 8007470:	2300      	movs	r3, #0
 8007472:	4604      	mov	r4, r0
 8007474:	4608      	mov	r0, r1
 8007476:	602b      	str	r3, [r5, #0]
 8007478:	f7f9 febe 	bl	80011f8 <_sbrk>
 800747c:	1c43      	adds	r3, r0, #1
 800747e:	d102      	bne.n	8007486 <_sbrk_r+0x1a>
 8007480:	682b      	ldr	r3, [r5, #0]
 8007482:	b103      	cbz	r3, 8007486 <_sbrk_r+0x1a>
 8007484:	6023      	str	r3, [r4, #0]
 8007486:	bd38      	pop	{r3, r4, r5, pc}
 8007488:	2000248c 	.word	0x2000248c

0800748c <memcpy>:
 800748c:	440a      	add	r2, r1
 800748e:	4291      	cmp	r1, r2
 8007490:	f100 33ff 	add.w	r3, r0, #4294967295
 8007494:	d100      	bne.n	8007498 <memcpy+0xc>
 8007496:	4770      	bx	lr
 8007498:	b510      	push	{r4, lr}
 800749a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800749e:	f803 4f01 	strb.w	r4, [r3, #1]!
 80074a2:	4291      	cmp	r1, r2
 80074a4:	d1f9      	bne.n	800749a <memcpy+0xe>
 80074a6:	bd10      	pop	{r4, pc}

080074a8 <_realloc_r>:
 80074a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80074ac:	4680      	mov	r8, r0
 80074ae:	4615      	mov	r5, r2
 80074b0:	460c      	mov	r4, r1
 80074b2:	b921      	cbnz	r1, 80074be <_realloc_r+0x16>
 80074b4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80074b8:	4611      	mov	r1, r2
 80074ba:	f7ff bc4b 	b.w	8006d54 <_malloc_r>
 80074be:	b92a      	cbnz	r2, 80074cc <_realloc_r+0x24>
 80074c0:	f7ff fbdc 	bl	8006c7c <_free_r>
 80074c4:	2400      	movs	r4, #0
 80074c6:	4620      	mov	r0, r4
 80074c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80074cc:	f000 f81a 	bl	8007504 <_malloc_usable_size_r>
 80074d0:	4285      	cmp	r5, r0
 80074d2:	4606      	mov	r6, r0
 80074d4:	d802      	bhi.n	80074dc <_realloc_r+0x34>
 80074d6:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80074da:	d8f4      	bhi.n	80074c6 <_realloc_r+0x1e>
 80074dc:	4629      	mov	r1, r5
 80074de:	4640      	mov	r0, r8
 80074e0:	f7ff fc38 	bl	8006d54 <_malloc_r>
 80074e4:	4607      	mov	r7, r0
 80074e6:	2800      	cmp	r0, #0
 80074e8:	d0ec      	beq.n	80074c4 <_realloc_r+0x1c>
 80074ea:	42b5      	cmp	r5, r6
 80074ec:	462a      	mov	r2, r5
 80074ee:	4621      	mov	r1, r4
 80074f0:	bf28      	it	cs
 80074f2:	4632      	movcs	r2, r6
 80074f4:	f7ff ffca 	bl	800748c <memcpy>
 80074f8:	4621      	mov	r1, r4
 80074fa:	4640      	mov	r0, r8
 80074fc:	f7ff fbbe 	bl	8006c7c <_free_r>
 8007500:	463c      	mov	r4, r7
 8007502:	e7e0      	b.n	80074c6 <_realloc_r+0x1e>

08007504 <_malloc_usable_size_r>:
 8007504:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007508:	1f18      	subs	r0, r3, #4
 800750a:	2b00      	cmp	r3, #0
 800750c:	bfbc      	itt	lt
 800750e:	580b      	ldrlt	r3, [r1, r0]
 8007510:	18c0      	addlt	r0, r0, r3
 8007512:	4770      	bx	lr

08007514 <_init>:
 8007514:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007516:	bf00      	nop
 8007518:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800751a:	bc08      	pop	{r3}
 800751c:	469e      	mov	lr, r3
 800751e:	4770      	bx	lr

08007520 <_fini>:
 8007520:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007522:	bf00      	nop
 8007524:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007526:	bc08      	pop	{r3}
 8007528:	469e      	mov	lr, r3
 800752a:	4770      	bx	lr
