; --------------------------------------------------
;   Copyright (c) 2003, Tom Hunter (see license.txt)
; --------------------------------------------------
;
; VHDL simulation setup
;
[vhdl]
model=6600
deadstart=deadstart.vhdl
equipment=equipment.vhdl
clock=3
memory=1000000
pps=12
channels=20
consoleport=9907

[equipment.vhdl]
; estOrd=type,unitNo,channel
;DD6603,0,0,00
;DD6603,0,0,01
;CR405,0,0,12
;LP1612,0,0,13
;CO6612,0,0,10
MT607,0,0,05,vhdl.tap

[deadstart.vhdl]
1402    ; LDN    PLEN 
7310
0016    ; OAM    PROG,10
7510    ; DCN    10 
7710    ; 
7001    ; FNC    7001,10
6410    ; 
0007    ; AJM    *,10 
7410    ; ACN    10 
1407    ; NEXT     LDN    LEN
7310    ; 
0020    ; OAM    TEXT,10
0374    ; UJN    NEXT 
 
0000    ; PROG    DATA  0
0300    ; UJN    *
 
6040    ; TEXT     DATA   6040,7500
7500    ; 
1005    ; DATA   H*HELLO VHDL*
1414    ; 
1755    ; 
2610    ; 
0414    ; 
