[2021-09-09 10:07:53,339]mapper_test.py:79:[INFO]: run case "mux_cl_comb"
[2021-09-09 10:07:53,339]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 10:07:53,577]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig; ".

Peak memory: 14659584 bytes

[2021-09-09 10:07:53,578]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 10:07:53,706]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      21.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       24.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        5     83.33 %
TOTAL        =        6    100.00 %
Level =    3.  COs =    1.   100.0 %
Peak memory: 34258944 bytes

[2021-09-09 10:07:53,709]mapper_test.py:156:[INFO]: area: 6 level: 3
[2021-09-09 10:07:53,709]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 10:07:53,736]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig
	current map manager:
		current min nodes:33
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
	Report mapping result:
		klut_size()     :20
		klut.num_gates():7
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.ifpga.v
Peak memory: 6094848 bytes

[2021-09-09 10:07:53,736]mapper_test.py:220:[INFO]: area: 7 level: 3
[2021-09-09 12:10:37,798]mapper_test.py:79:[INFO]: run case "mux_cl_comb"
[2021-09-09 12:10:37,798]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 12:10:38,048]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig; ".

Peak memory: 14680064 bytes

[2021-09-09 12:10:38,049]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 12:10:38,198]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      21.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       24.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        5     83.33 %
TOTAL        =        6    100.00 %
Level =    3.  COs =    1.   100.0 %
Peak memory: 34832384 bytes

[2021-09-09 12:10:38,199]mapper_test.py:156:[INFO]: area: 6 level: 3
[2021-09-09 12:10:38,200]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 12:10:40,076]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig
	current map manager:
		current min nodes:33
		current min depth:6
	current map manager:
		current min nodes:33
		current min depth:6
	current map manager:
		current min nodes:33
		current min depth:6
	current map manager:
		current min nodes:33
		current min depth:6
	current map manager:
		current min nodes:33
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
	Report mapping result:
		klut_size()     :20
		klut.num_gates():7
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.ifpga.v
Peak memory: 12902400 bytes

[2021-09-09 12:10:40,076]mapper_test.py:220:[INFO]: area: 7 level: 3
[2021-09-09 13:40:11,687]mapper_test.py:79:[INFO]: run case "mux_cl_comb"
[2021-09-09 13:40:11,687]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:40:11,924]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig; ".

Peak memory: 14651392 bytes

[2021-09-09 13:40:11,924]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:40:12,084]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      21.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       24.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        5     83.33 %
TOTAL        =        6    100.00 %
Level =    3.  COs =    1.   100.0 %
Peak memory: 34471936 bytes

[2021-09-09 13:40:12,085]mapper_test.py:156:[INFO]: area: 6 level: 3
[2021-09-09 13:40:12,085]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:40:13,857]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig
	current map manager:
		current min nodes:33
		current min depth:6
	current map manager:
		current min nodes:33
		current min depth:6
	current map manager:
		current min nodes:33
		current min depth:6
	current map manager:
		current min nodes:33
		current min depth:6
	current map manager:
		current min nodes:33
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
	Report mapping result:
		klut_size()     :20
		klut.num_gates():7
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.ifpga.v
Peak memory: 12890112 bytes

[2021-09-09 13:40:13,857]mapper_test.py:220:[INFO]: area: 7 level: 3
[2021-09-09 15:11:15,827]mapper_test.py:79:[INFO]: run case "mux_cl_comb"
[2021-09-09 15:11:15,827]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:11:15,827]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:11:15,959]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      21.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       24.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        5     83.33 %
TOTAL        =        6    100.00 %
Level =    3.  COs =    1.   100.0 %
Peak memory: 34426880 bytes

[2021-09-09 15:11:15,960]mapper_test.py:156:[INFO]: area: 6 level: 3
[2021-09-09 15:11:15,960]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:11:17,890]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig
	current map manager:
		current min nodes:33
		current min depth:6
	current map manager:
		current min nodes:33
		current min depth:6
	current map manager:
		current min nodes:33
		current min depth:6
	current map manager:
		current min nodes:33
		current min depth:6
	current map manager:
		current min nodes:33
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
	Report mapping result:
		klut_size()     :20
		klut.num_gates():7
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.ifpga.v
Peak memory: 12869632 bytes

[2021-09-09 15:11:17,890]mapper_test.py:220:[INFO]: area: 7 level: 3
[2021-09-09 15:40:20,084]mapper_test.py:79:[INFO]: run case "mux_cl_comb"
[2021-09-09 15:40:20,084]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:40:20,084]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:40:20,236]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      21.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       24.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        5     83.33 %
TOTAL        =        6    100.00 %
Level =    3.  COs =    1.   100.0 %
Peak memory: 34725888 bytes

[2021-09-09 15:40:20,237]mapper_test.py:156:[INFO]: area: 6 level: 3
[2021-09-09 15:40:20,237]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:40:22,175]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig
	current map manager:
		current min nodes:33
		current min depth:6
	current map manager:
		current min nodes:33
		current min depth:6
	current map manager:
		current min nodes:33
		current min depth:6
	current map manager:
		current min nodes:33
		current min depth:6
	current map manager:
		current min nodes:33
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
	Report mapping result:
		klut_size()     :20
		klut.num_gates():7
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.ifpga.v
Peak memory: 12894208 bytes

[2021-09-09 15:40:22,176]mapper_test.py:220:[INFO]: area: 7 level: 3
[2021-09-09 16:18:23,540]mapper_test.py:79:[INFO]: run case "mux_cl_comb"
[2021-09-09 16:18:23,541]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:18:23,541]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:18:23,672]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      21.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       24.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        5     83.33 %
TOTAL        =        6    100.00 %
Level =    3.  COs =    1.   100.0 %
Peak memory: 34328576 bytes

[2021-09-09 16:18:23,673]mapper_test.py:156:[INFO]: area: 6 level: 3
[2021-09-09 16:18:23,673]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:18:25,615]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig
	current map manager:
		current min nodes:33
		current min depth:6
	current map manager:
		current min nodes:33
		current min depth:6
	current map manager:
		current min nodes:33
		current min depth:6
	current map manager:
		current min nodes:33
		current min depth:6
	current map manager:
		current min nodes:33
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
	Report mapping result:
		klut_size()     :20
		klut.num_gates():7
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.ifpga.v
Peak memory: 12877824 bytes

[2021-09-09 16:18:25,616]mapper_test.py:220:[INFO]: area: 7 level: 3
[2021-09-09 16:53:09,534]mapper_test.py:79:[INFO]: run case "mux_cl_comb"
[2021-09-09 16:53:09,535]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:53:09,536]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:53:09,671]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      21.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       24.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        5     83.33 %
TOTAL        =        6    100.00 %
Level =    3.  COs =    1.   100.0 %
Peak memory: 34373632 bytes

[2021-09-09 16:53:09,672]mapper_test.py:156:[INFO]: area: 6 level: 3
[2021-09-09 16:53:09,672]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:53:11,601]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig
	current map manager:
		current min nodes:33
		current min depth:6
	current map manager:
		current min nodes:33
		current min depth:6
	current map manager:
		current min nodes:33
		current min depth:6
	current map manager:
		current min nodes:33
		current min depth:6
	current map manager:
		current min nodes:33
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
	Report mapping result:
		klut_size()     :20
		klut.num_gates():7
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.ifpga.v
Peak memory: 12840960 bytes

[2021-09-09 16:53:11,602]mapper_test.py:220:[INFO]: area: 7 level: 3
[2021-09-09 17:29:28,263]mapper_test.py:79:[INFO]: run case "mux_cl_comb"
[2021-09-09 17:29:28,263]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:29:28,263]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:29:28,396]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      21.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       24.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        5     83.33 %
TOTAL        =        6    100.00 %
Level =    3.  COs =    1.   100.0 %
Peak memory: 34775040 bytes

[2021-09-09 17:29:28,397]mapper_test.py:156:[INFO]: area: 6 level: 3
[2021-09-09 17:29:28,397]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:29:30,399]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig
	current map manager:
		current min nodes:33
		current min depth:6
	current map manager:
		current min nodes:33
		current min depth:6
	current map manager:
		current min nodes:33
		current min depth:6
	current map manager:
		current min nodes:33
		current min depth:6
	current map manager:
		current min nodes:33
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
	Report mapping result:
		klut_size()     :20
		klut.num_gates():7
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.ifpga.v
Peak memory: 12779520 bytes

[2021-09-09 17:29:30,400]mapper_test.py:220:[INFO]: area: 7 level: 3
[2021-09-13 23:33:43,088]mapper_test.py:79:[INFO]: run case "mux_cl_comb"
[2021-09-13 23:33:43,089]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:33:43,089]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:33:43,239]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      21.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       24.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        5     83.33 %
TOTAL        =        6    100.00 %
Level =    3.  COs =    1.   100.0 %
Peak memory: 34254848 bytes

[2021-09-13 23:33:43,240]mapper_test.py:156:[INFO]: area: 6 level: 3
[2021-09-13 23:33:43,240]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:33:44,922]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig
	current map manager:
		current min nodes:33
		current min depth:6
	current map manager:
		current min nodes:33
		current min depth:6
	current map manager:
		current min nodes:33
		current min depth:6
	current map manager:
		current min nodes:33
		current min depth:6
	current map manager:
		current min nodes:33
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
	Report mapping result:
		klut_size()     :20
		klut.num_gates():7
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.ifpga.v
Peak memory: 11157504 bytes

[2021-09-13 23:33:44,923]mapper_test.py:220:[INFO]: area: 7 level: 3
[2021-09-13 23:43:02,149]mapper_test.py:79:[INFO]: run case "mux_cl_comb"
[2021-09-13 23:43:02,149]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:43:02,150]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:43:02,316]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      21.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       24.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        5     83.33 %
TOTAL        =        6    100.00 %
Level =    3.  COs =    1.   100.0 %
Peak memory: 34041856 bytes

[2021-09-13 23:43:02,317]mapper_test.py:156:[INFO]: area: 6 level: 3
[2021-09-13 23:43:02,317]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:43:02,344]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig
	current map manager:
		current min nodes:33
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
	Report mapping result:
		klut_size()     :20
		klut.num_gates():7
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.ifpga.v
Peak memory: 6037504 bytes

[2021-09-13 23:43:02,345]mapper_test.py:220:[INFO]: area: 7 level: 3
[2021-09-14 09:03:46,467]mapper_test.py:79:[INFO]: run case "mux_cl_comb"
[2021-09-14 09:03:46,467]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:03:46,467]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:03:46,629]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      21.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       24.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        5     83.33 %
TOTAL        =        6    100.00 %
Level =    3.  COs =    1.   100.0 %
Peak memory: 34123776 bytes

[2021-09-14 09:03:46,630]mapper_test.py:156:[INFO]: area: 6 level: 3
[2021-09-14 09:03:46,630]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:03:48,364]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig
	current map manager:
		current min nodes:33
		current min depth:6
	current map manager:
		current min nodes:33
		current min depth:6
	current map manager:
		current min nodes:33
		current min depth:6
	current map manager:
		current min nodes:33
		current min depth:6
	current map manager:
		current min nodes:33
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
	Report mapping result:
		klut_size()     :20
		klut.num_gates():7
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.ifpga.v
Peak memory: 12853248 bytes

[2021-09-14 09:03:48,365]mapper_test.py:220:[INFO]: area: 7 level: 3
[2021-09-14 09:22:00,020]mapper_test.py:79:[INFO]: run case "mux_cl_comb"
[2021-09-14 09:22:00,021]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:22:00,021]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:22:00,192]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      21.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       24.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        5     83.33 %
TOTAL        =        6    100.00 %
Level =    3.  COs =    1.   100.0 %
Peak memory: 34091008 bytes

[2021-09-14 09:22:00,193]mapper_test.py:156:[INFO]: area: 6 level: 3
[2021-09-14 09:22:00,194]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:22:00,217]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig
	current map manager:
		current min nodes:33
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
	Report mapping result:
		klut_size()     :20
		klut.num_gates():7
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.ifpga.v
Peak memory: 6205440 bytes

[2021-09-14 09:22:00,218]mapper_test.py:220:[INFO]: area: 7 level: 3
[2021-09-15 15:36:43,243]mapper_test.py:79:[INFO]: run case "mux_cl_comb"
[2021-09-15 15:36:43,243]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:36:43,243]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:36:43,352]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      21.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       24.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        5     83.33 %
TOTAL        =        6    100.00 %
Level =    3.  COs =    1.   100.0 %
Peak memory: 34189312 bytes

[2021-09-15 15:36:43,353]mapper_test.py:156:[INFO]: area: 6 level: 3
[2021-09-15 15:36:43,353]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:36:44,946]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig
	current map manager:
		current min nodes:33
		current min depth:6
	current map manager:
		current min nodes:33
		current min depth:6
	current map manager:
		current min nodes:33
		current min depth:6
	current map manager:
		current min nodes:33
		current min depth:6
	current map manager:
		current min nodes:33
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
	Report mapping result:
		klut_size()     :20
		klut.num_gates():7
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.ifpga.v
Peak memory: 14184448 bytes

[2021-09-15 15:36:44,947]mapper_test.py:220:[INFO]: area: 7 level: 3
[2021-09-15 15:55:16,785]mapper_test.py:79:[INFO]: run case "mux_cl_comb"
[2021-09-15 15:55:16,785]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:55:16,786]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:55:16,950]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      21.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       24.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        5     83.33 %
TOTAL        =        6    100.00 %
Level =    3.  COs =    1.   100.0 %
Peak memory: 33894400 bytes

[2021-09-15 15:55:16,951]mapper_test.py:156:[INFO]: area: 6 level: 3
[2021-09-15 15:55:16,952]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:55:16,982]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig
	current map manager:
		current min nodes:33
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
	Report mapping result:
		klut_size()     :20
		klut.num_gates():7
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.ifpga.v
Peak memory: 6021120 bytes

[2021-09-15 15:55:16,983]mapper_test.py:220:[INFO]: area: 7 level: 3
[2021-09-18 14:07:09,191]mapper_test.py:79:[INFO]: run case "mux_cl_comb"
[2021-09-18 14:07:09,192]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 14:07:09,192]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 14:07:09,302]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      21.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       24.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        5     83.33 %
TOTAL        =        6    100.00 %
Level =    3.  COs =    1.   100.0 %
Peak memory: 34287616 bytes

[2021-09-18 14:07:09,303]mapper_test.py:156:[INFO]: area: 6 level: 3
[2021-09-18 14:07:09,303]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 14:07:10,877]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig
	current map manager:
		current min nodes:33
		current min depth:6
	current map manager:
		current min nodes:33
		current min depth:6
	current map manager:
		current min nodes:33
		current min depth:6
	current map manager:
		current min nodes:33
		current min depth:6
	current map manager:
		current min nodes:33
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
	Report mapping result:
		klut_size()     :20
		klut.num_gates():7
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.ifpga.v
Peak memory: 12382208 bytes

[2021-09-18 14:07:10,878]mapper_test.py:220:[INFO]: area: 7 level: 3
[2021-09-18 16:31:41,046]mapper_test.py:79:[INFO]: run case "mux_cl_comb"
[2021-09-18 16:31:41,046]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:31:41,047]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:31:41,158]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      21.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       24.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        5     83.33 %
TOTAL        =        6    100.00 %
Level =    3.  COs =    1.   100.0 %
Peak memory: 34119680 bytes

[2021-09-18 16:31:41,159]mapper_test.py:156:[INFO]: area: 6 level: 3
[2021-09-18 16:31:41,160]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:31:42,770]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig
	current map manager:
		current min nodes:33
		current min depth:6
	current map manager:
		current min nodes:33
		current min depth:6
	current map manager:
		current min nodes:33
		current min depth:6
	current map manager:
		current min nodes:33
		current min depth:6
	current map manager:
		current min nodes:33
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
	Report mapping result:
		klut_size()     :20
		klut.num_gates():7
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.ifpga.v
Peak memory: 12132352 bytes

[2021-09-18 16:31:42,770]mapper_test.py:220:[INFO]: area: 7 level: 3
[2021-09-22 09:00:45,228]mapper_test.py:79:[INFO]: run case "mux_cl_comb"
[2021-09-22 09:00:45,229]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 09:00:45,229]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 09:00:45,396]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      21.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       24.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        5     83.33 %
TOTAL        =        6    100.00 %
Level =    3.  COs =    1.   100.0 %
Peak memory: 33910784 bytes

[2021-09-22 09:00:45,397]mapper_test.py:156:[INFO]: area: 6 level: 3
[2021-09-22 09:00:45,397]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 09:00:46,192]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig
	current map manager:
		current min nodes:33
		current min depth:6
	current map manager:
		current min nodes:33
		current min depth:6
	current map manager:
		current min nodes:33
		current min depth:6
	Report mapping result:
		klut_size()     :20
		klut.num_gates():7
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.ifpga.v
Peak memory: 11051008 bytes

[2021-09-22 09:00:46,192]mapper_test.py:220:[INFO]: area: 7 level: 3
[2021-09-22 11:30:20,602]mapper_test.py:79:[INFO]: run case "mux_cl_comb"
[2021-09-22 11:30:20,603]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:30:20,603]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:30:20,712]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      21.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       24.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        5     83.33 %
TOTAL        =        6    100.00 %
Level =    3.  COs =    1.   100.0 %
Peak memory: 33894400 bytes

[2021-09-22 11:30:20,713]mapper_test.py:156:[INFO]: area: 6 level: 3
[2021-09-22 11:30:20,713]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:30:22,333]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig
	current map manager:
		current min nodes:33
		current min depth:6
	current map manager:
		current min nodes:33
		current min depth:6
	current map manager:
		current min nodes:33
		current min depth:6
	current map manager:
		current min nodes:33
		current min depth:6
	current map manager:
		current min nodes:33
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
	Report mapping result:
		klut_size()     :20
		klut.num_gates():7
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.ifpga.v
Peak memory: 12128256 bytes

[2021-09-22 11:30:22,334]mapper_test.py:220:[INFO]: area: 7 level: 3
[2021-09-23 16:49:36,868]mapper_test.py:79:[INFO]: run case "mux_cl_comb"
[2021-09-23 16:49:36,868]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:49:36,869]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:49:37,005]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      21.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       24.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        5     83.33 %
TOTAL        =        6    100.00 %
Level =    3.  COs =    1.   100.0 %
Peak memory: 34086912 bytes

[2021-09-23 16:49:37,006]mapper_test.py:156:[INFO]: area: 6 level: 3
[2021-09-23 16:49:37,006]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:49:38,568]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig
	current map manager:
		current min nodes:33
		current min depth:6
balancing!
	current map manager:
		current min nodes:33
		current min depth:6
rewriting!
	current map manager:
		current min nodes:33
		current min depth:6
balancing!
	current map manager:
		current min nodes:33
		current min depth:6
rewriting!
	current map manager:
		current min nodes:33
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
	Report mapping result:
		klut_size()     :20
		klut.num_gates():7
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.ifpga.v
Peak memory: 12075008 bytes

[2021-09-23 16:49:38,569]mapper_test.py:220:[INFO]: area: 7 level: 3
[2021-09-23 17:12:26,016]mapper_test.py:79:[INFO]: run case "mux_cl_comb"
[2021-09-23 17:12:26,017]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:12:26,017]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:12:26,127]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      21.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       24.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        5     83.33 %
TOTAL        =        6    100.00 %
Level =    3.  COs =    1.   100.0 %
Peak memory: 34074624 bytes

[2021-09-23 17:12:26,128]mapper_test.py:156:[INFO]: area: 6 level: 3
[2021-09-23 17:12:26,128]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:12:27,734]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig
	current map manager:
		current min nodes:33
		current min depth:6
balancing!
	current map manager:
		current min nodes:33
		current min depth:6
rewriting!
	current map manager:
		current min nodes:33
		current min depth:6
balancing!
	current map manager:
		current min nodes:33
		current min depth:6
rewriting!
	current map manager:
		current min nodes:33
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
	Report mapping result:
		klut_size()     :20
		klut.num_gates():7
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.ifpga.v
Peak memory: 12271616 bytes

[2021-09-23 17:12:27,735]mapper_test.py:220:[INFO]: area: 7 level: 3
[2021-09-23 18:14:07,911]mapper_test.py:79:[INFO]: run case "mux_cl_comb"
[2021-09-23 18:14:07,912]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:14:07,912]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:14:08,066]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      21.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       24.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        5     83.33 %
TOTAL        =        6    100.00 %
Level =    3.  COs =    1.   100.0 %
Peak memory: 33927168 bytes

[2021-09-23 18:14:08,067]mapper_test.py:156:[INFO]: area: 6 level: 3
[2021-09-23 18:14:08,067]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:14:09,618]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig
	current map manager:
		current min nodes:33
		current min depth:6
balancing!
	current map manager:
		current min nodes:33
		current min depth:6
rewriting!
	current map manager:
		current min nodes:33
		current min depth:6
balancing!
	current map manager:
		current min nodes:33
		current min depth:6
rewriting!
	current map manager:
		current min nodes:33
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
	Report mapping result:
		klut_size()     :20
		klut.num_gates():7
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.ifpga.v
Peak memory: 12083200 bytes

[2021-09-23 18:14:09,619]mapper_test.py:220:[INFO]: area: 7 level: 3
[2021-09-27 16:41:13,721]mapper_test.py:79:[INFO]: run case "mux_cl_comb"
[2021-09-27 16:41:13,722]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:41:13,722]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:41:13,888]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      21.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       24.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        5     83.33 %
TOTAL        =        6    100.00 %
Level =    3.  COs =    1.   100.0 %
Peak memory: 34189312 bytes

[2021-09-27 16:41:13,889]mapper_test.py:156:[INFO]: area: 6 level: 3
[2021-09-27 16:41:13,889]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:41:15,473]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig
	current map manager:
		current min nodes:33
		current min depth:6
balancing!
	current map manager:
		current min nodes:33
		current min depth:6
rewriting!
	current map manager:
		current min nodes:33
		current min depth:6
balancing!
	current map manager:
		current min nodes:33
		current min depth:6
rewriting!
	current map manager:
		current min nodes:33
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
	Report mapping result:
		klut_size()     :20
		klut.num_gates():7
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.ifpga.v
Peak memory: 12103680 bytes

[2021-09-27 16:41:15,474]mapper_test.py:220:[INFO]: area: 7 level: 3
[2021-09-27 17:47:56,838]mapper_test.py:79:[INFO]: run case "mux_cl_comb"
[2021-09-27 17:47:56,838]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:47:56,838]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:47:56,953]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      21.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       24.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        5     83.33 %
TOTAL        =        6    100.00 %
Level =    3.  COs =    1.   100.0 %
Peak memory: 33955840 bytes

[2021-09-27 17:47:56,954]mapper_test.py:156:[INFO]: area: 6 level: 3
[2021-09-27 17:47:56,955]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:47:58,515]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig
	current map manager:
		current min nodes:33
		current min depth:6
balancing!
	current map manager:
		current min nodes:33
		current min depth:6
rewriting!
	current map manager:
		current min nodes:33
		current min depth:6
balancing!
	current map manager:
		current min nodes:33
		current min depth:6
rewriting!
	current map manager:
		current min nodes:33
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
	Report mapping result:
		klut_size()     :20
		klut.num_gates():7
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.ifpga.v
Peak memory: 12218368 bytes

[2021-09-27 17:47:58,516]mapper_test.py:220:[INFO]: area: 7 level: 3
[2021-09-28 02:14:10,320]mapper_test.py:79:[INFO]: run case "mux_cl_comb"
[2021-09-28 02:14:10,320]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:14:10,320]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:14:10,436]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      21.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       24.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        5     83.33 %
TOTAL        =        6    100.00 %
Level =    3.  COs =    1.   100.0 %
Peak memory: 34045952 bytes

[2021-09-28 02:14:10,437]mapper_test.py:156:[INFO]: area: 6 level: 3
[2021-09-28 02:14:10,438]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:14:12,017]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig
	current map manager:
		current min nodes:33
		current min depth:6
	current map manager:
		current min nodes:33
		current min depth:6
	current map manager:
		current min nodes:33
		current min depth:6
	current map manager:
		current min nodes:33
		current min depth:6
	current map manager:
		current min nodes:33
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
	Report mapping result:
		klut_size()     :20
		klut.num_gates():7
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.ifpga.v
Peak memory: 12316672 bytes

[2021-09-28 02:14:12,018]mapper_test.py:220:[INFO]: area: 7 level: 3
[2021-09-28 16:53:27,844]mapper_test.py:79:[INFO]: run case "mux_cl_comb"
[2021-09-28 16:53:27,844]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:53:27,844]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:53:27,954]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      21.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       24.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        5     83.33 %
TOTAL        =        6    100.00 %
Level =    3.  COs =    1.   100.0 %
Peak memory: 34295808 bytes

[2021-09-28 16:53:27,955]mapper_test.py:156:[INFO]: area: 6 level: 3
[2021-09-28 16:53:27,955]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:53:29,521]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig
	current map manager:
		current min nodes:33
		current min depth:6
	current map manager:
		current min nodes:33
		current min depth:6
	current map manager:
		current min nodes:33
		current min depth:6
	current map manager:
		current min nodes:33
		current min depth:6
	current map manager:
		current min nodes:33
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
	Report mapping result:
		klut_size()     :20
		klut.num_gates():7
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.ifpga.v
Peak memory: 12079104 bytes

[2021-09-28 16:53:29,522]mapper_test.py:220:[INFO]: area: 7 level: 3
[2021-09-28 17:32:31,008]mapper_test.py:79:[INFO]: run case "mux_cl_comb"
[2021-09-28 17:32:31,008]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:32:31,009]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:32:31,145]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      21.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       24.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        5     83.33 %
TOTAL        =        6    100.00 %
Level =    3.  COs =    1.   100.0 %
Peak memory: 33918976 bytes

[2021-09-28 17:32:31,146]mapper_test.py:156:[INFO]: area: 6 level: 3
[2021-09-28 17:32:31,146]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:32:32,744]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig
	current map manager:
		current min nodes:33
		current min depth:6
	current map manager:
		current min nodes:33
		current min depth:6
	current map manager:
		current min nodes:33
		current min depth:6
	current map manager:
		current min nodes:33
		current min depth:6
	current map manager:
		current min nodes:33
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
	Report mapping result:
		klut_size()     :20
		klut.num_gates():7
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.ifpga.v
Peak memory: 12222464 bytes

[2021-09-28 17:32:32,744]mapper_test.py:220:[INFO]: area: 7 level: 3
[2021-10-09 10:43:43,186]mapper_test.py:79:[INFO]: run case "mux_cl_comb"
[2021-10-09 10:43:43,187]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:43:43,187]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:43:43,297]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      21.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       24.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        5     83.33 %
TOTAL        =        6    100.00 %
Level =    3.  COs =    1.   100.0 %
Peak memory: 34222080 bytes

[2021-10-09 10:43:43,298]mapper_test.py:160:[INFO]: area: 6 level: 3
[2021-10-09 10:43:43,298]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:43:43,321]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig
	current map manager:
		current min nodes:33
		current min depth:6
	current map manager:
		current min nodes:33
		current min depth:6
	current map manager:
		current min nodes:33
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
	Report mapping result:
		klut_size()     :20
		klut.num_gates():7
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.ifpga.v
Peak memory: 6459392 bytes

[2021-10-09 10:43:43,322]mapper_test.py:224:[INFO]: area: 7 level: 3
[2021-10-09 11:26:14,807]mapper_test.py:79:[INFO]: run case "mux_cl_comb"
[2021-10-09 11:26:14,807]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:26:14,808]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:26:14,917]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      21.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       24.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        5     83.33 %
TOTAL        =        6    100.00 %
Level =    3.  COs =    1.   100.0 %
Peak memory: 34164736 bytes

[2021-10-09 11:26:14,918]mapper_test.py:160:[INFO]: area: 6 level: 3
[2021-10-09 11:26:14,918]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:26:14,940]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig
	current map manager:
		current min nodes:33
		current min depth:6
	current map manager:
		current min nodes:33
		current min depth:6
	current map manager:
		current min nodes:33
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
	Report mapping result:
		klut_size()     :20
		klut.num_gates():7
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.ifpga.v
Peak memory: 6529024 bytes

[2021-10-09 11:26:14,941]mapper_test.py:224:[INFO]: area: 7 level: 3
[2021-10-09 16:34:28,227]mapper_test.py:79:[INFO]: run case "mux_cl_comb"
[2021-10-09 16:34:28,227]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:34:28,227]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:34:28,393]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      21.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       24.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        5     83.33 %
TOTAL        =        6    100.00 %
Level =    3.  COs =    1.   100.0 %
Peak memory: 34242560 bytes

[2021-10-09 16:34:28,394]mapper_test.py:160:[INFO]: area: 6 level: 3
[2021-10-09 16:34:28,394]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:34:29,217]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig
	current map manager:
		current min nodes:33
		current min depth:6
	current map manager:
		current min nodes:33
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
	Report mapping result:
		klut_size()     :20
		klut.num_gates():7
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.ifpga.v
Peak memory: 10850304 bytes

[2021-10-09 16:34:29,217]mapper_test.py:224:[INFO]: area: 7 level: 3
[2021-10-09 16:51:31,388]mapper_test.py:79:[INFO]: run case "mux_cl_comb"
[2021-10-09 16:51:31,388]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:51:31,388]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:51:31,507]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      21.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       24.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        5     83.33 %
TOTAL        =        6    100.00 %
Level =    3.  COs =    1.   100.0 %
Peak memory: 33959936 bytes

[2021-10-09 16:51:31,508]mapper_test.py:160:[INFO]: area: 6 level: 3
[2021-10-09 16:51:31,508]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:51:32,342]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig
	current map manager:
		current min nodes:33
		current min depth:6
	current map manager:
		current min nodes:33
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
	Report mapping result:
		klut_size()     :20
		klut.num_gates():7
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.ifpga.v
Peak memory: 10944512 bytes

[2021-10-09 16:51:32,343]mapper_test.py:224:[INFO]: area: 7 level: 3
[2021-10-12 11:04:00,396]mapper_test.py:79:[INFO]: run case "mux_cl_comb"
[2021-10-12 11:04:00,396]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:04:00,397]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:04:00,515]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      21.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       24.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        5     83.33 %
TOTAL        =        6    100.00 %
Level =    3.  COs =    1.   100.0 %
Peak memory: 33894400 bytes

[2021-10-12 11:04:00,516]mapper_test.py:160:[INFO]: area: 6 level: 3
[2021-10-12 11:04:00,516]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:04:02,187]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig
	current map manager:
		current min nodes:33
		current min depth:6
	current map manager:
		current min nodes:33
		current min depth:6
	current map manager:
		current min nodes:33
		current min depth:6
	current map manager:
		current min nodes:33
		current min depth:6
	current map manager:
		current min nodes:33
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
	Report mapping result:
		klut_size()     :20
		klut.num_gates():7
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.ifpga.v
Peak memory: 10944512 bytes

[2021-10-12 11:04:02,187]mapper_test.py:224:[INFO]: area: 7 level: 3
[2021-10-12 11:20:34,863]mapper_test.py:79:[INFO]: run case "mux_cl_comb"
[2021-10-12 11:20:34,864]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:20:34,864]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:20:34,986]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      21.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       24.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        5     83.33 %
TOTAL        =        6    100.00 %
Level =    3.  COs =    1.   100.0 %
Peak memory: 34242560 bytes

[2021-10-12 11:20:34,987]mapper_test.py:160:[INFO]: area: 6 level: 3
[2021-10-12 11:20:34,987]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:20:35,009]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig
	current map manager:
		current min nodes:33
		current min depth:6
	current map manager:
		current min nodes:33
		current min depth:6
	current map manager:
		current min nodes:33
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
	Report mapping result:
		klut_size()     :20
		klut.num_gates():7
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.ifpga.v
Peak memory: 6156288 bytes

[2021-10-12 11:20:35,010]mapper_test.py:224:[INFO]: area: 7 level: 3
[2021-10-12 13:39:29,919]mapper_test.py:79:[INFO]: run case "mux_cl_comb"
[2021-10-12 13:39:29,919]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:39:29,920]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:39:30,034]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      21.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       24.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        5     83.33 %
TOTAL        =        6    100.00 %
Level =    3.  COs =    1.   100.0 %
Peak memory: 34017280 bytes

[2021-10-12 13:39:30,035]mapper_test.py:160:[INFO]: area: 6 level: 3
[2021-10-12 13:39:30,036]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:39:31,707]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig
	current map manager:
		current min nodes:33
		current min depth:6
	current map manager:
		current min nodes:33
		current min depth:6
	current map manager:
		current min nodes:33
		current min depth:6
	current map manager:
		current min nodes:33
		current min depth:6
	current map manager:
		current min nodes:33
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
	Report mapping result:
		klut_size()     :20
		klut.num_gates():7
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.ifpga.v
Peak memory: 10887168 bytes

[2021-10-12 13:39:31,707]mapper_test.py:224:[INFO]: area: 7 level: 3
[2021-10-12 15:10:07,596]mapper_test.py:79:[INFO]: run case "mux_cl_comb"
[2021-10-12 15:10:07,596]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:10:07,597]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:10:07,735]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      21.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       24.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        5     83.33 %
TOTAL        =        6    100.00 %
Level =    3.  COs =    1.   100.0 %
Peak memory: 34115584 bytes

[2021-10-12 15:10:07,736]mapper_test.py:160:[INFO]: area: 6 level: 3
[2021-10-12 15:10:07,736]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:10:09,367]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig
	current map manager:
		current min nodes:33
		current min depth:6
	current map manager:
		current min nodes:33
		current min depth:6
	current map manager:
		current min nodes:33
		current min depth:6
	current map manager:
		current min nodes:33
		current min depth:6
	current map manager:
		current min nodes:33
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
	Report mapping result:
		klut_size()     :20
		klut.num_gates():7
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.ifpga.v
Peak memory: 10928128 bytes

[2021-10-12 15:10:09,368]mapper_test.py:224:[INFO]: area: 7 level: 3
[2021-10-12 18:55:10,090]mapper_test.py:79:[INFO]: run case "mux_cl_comb"
[2021-10-12 18:55:10,090]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:55:10,090]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:55:10,205]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      21.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       24.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        5     83.33 %
TOTAL        =        6    100.00 %
Level =    3.  COs =    1.   100.0 %
Peak memory: 34185216 bytes

[2021-10-12 18:55:10,205]mapper_test.py:160:[INFO]: area: 6 level: 3
[2021-10-12 18:55:10,206]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:55:11,883]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig
	current map manager:
		current min nodes:33
		current min depth:6
	current map manager:
		current min nodes:33
		current min depth:6
	current map manager:
		current min nodes:33
		current min depth:6
	current map manager:
		current min nodes:33
		current min depth:6
	current map manager:
		current min nodes:33
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
	Report mapping result:
		klut_size()     :20
		klut.num_gates():7
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.ifpga.v
Peak memory: 10690560 bytes

[2021-10-12 18:55:11,883]mapper_test.py:224:[INFO]: area: 7 level: 3
[2021-10-18 11:48:41,192]mapper_test.py:79:[INFO]: run case "mux_cl_comb"
[2021-10-18 11:48:41,192]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:48:41,193]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:48:41,313]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      21.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       24.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        5     83.33 %
TOTAL        =        6    100.00 %
Level =    3.  COs =    1.   100.0 %
Peak memory: 34074624 bytes

[2021-10-18 11:48:41,314]mapper_test.py:160:[INFO]: area: 6 level: 3
[2021-10-18 11:48:41,314]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:48:42,956]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig
	current map manager:
		current min nodes:33
		current min depth:6
	current map manager:
		current min nodes:33
		current min depth:6
	current map manager:
		current min nodes:33
		current min depth:6
	current map manager:
		current min nodes:33
		current min depth:6
	current map manager:
		current min nodes:33
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
	Report mapping result:
		klut_size()     :20
		klut.num_gates():7
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.ifpga.v
Peak memory: 10784768 bytes

[2021-10-18 11:48:42,957]mapper_test.py:224:[INFO]: area: 7 level: 3
[2021-10-18 12:04:45,249]mapper_test.py:79:[INFO]: run case "mux_cl_comb"
[2021-10-18 12:04:45,249]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:04:45,249]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:04:45,367]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      21.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       24.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        5     83.33 %
TOTAL        =        6    100.00 %
Level =    3.  COs =    1.   100.0 %
Peak memory: 34177024 bytes

[2021-10-18 12:04:45,368]mapper_test.py:160:[INFO]: area: 6 level: 3
[2021-10-18 12:04:45,368]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:04:45,386]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig
	current map manager:
		current min nodes:33
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
	Report mapping result:
		klut_size()     :20
		klut.num_gates():7
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.ifpga.v
Peak memory: 5951488 bytes

[2021-10-18 12:04:45,387]mapper_test.py:224:[INFO]: area: 7 level: 3
[2021-10-19 14:12:41,019]mapper_test.py:79:[INFO]: run case "mux_cl_comb"
[2021-10-19 14:12:41,020]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:12:41,020]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:12:41,134]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      21.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       24.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        5     83.33 %
TOTAL        =        6    100.00 %
Level =    3.  COs =    1.   100.0 %
Peak memory: 34074624 bytes

[2021-10-19 14:12:41,135]mapper_test.py:160:[INFO]: area: 6 level: 3
[2021-10-19 14:12:41,136]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:12:41,159]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig
	current map manager:
		current min nodes:33
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
	Report mapping result:
		klut_size()     :20
		klut.num_gates():7
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.ifpga.v
Peak memory: 5820416 bytes

[2021-10-19 14:12:41,160]mapper_test.py:224:[INFO]: area: 7 level: 3
[2021-10-22 13:35:41,048]mapper_test.py:79:[INFO]: run case "mux_cl_comb"
[2021-10-22 13:35:41,048]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:35:41,048]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:35:41,159]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      21.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       24.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        5     83.33 %
TOTAL        =        6    100.00 %
Level =    3.  COs =    1.   100.0 %
Peak memory: 34074624 bytes

[2021-10-22 13:35:41,160]mapper_test.py:160:[INFO]: area: 6 level: 3
[2021-10-22 13:35:41,160]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:35:41,204]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig
	current map manager:
		current min nodes:33
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
	Report mapping result:
		klut_size()     :20
		klut.num_gates():7
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.ifpga.v
Peak memory: 8912896 bytes

[2021-10-22 13:35:41,206]mapper_test.py:224:[INFO]: area: 7 level: 3
[2021-10-22 13:56:33,923]mapper_test.py:79:[INFO]: run case "mux_cl_comb"
[2021-10-22 13:56:33,923]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:56:33,923]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:56:34,088]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      21.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       24.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        5     83.33 %
TOTAL        =        6    100.00 %
Level =    3.  COs =    1.   100.0 %
Peak memory: 33964032 bytes

[2021-10-22 13:56:34,089]mapper_test.py:160:[INFO]: area: 6 level: 3
[2021-10-22 13:56:34,089]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:56:34,138]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig
	current map manager:
		current min nodes:33
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
	Report mapping result:
		klut_size()     :20
		klut.num_gates():7
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.ifpga.v
Peak memory: 8847360 bytes

[2021-10-22 13:56:34,139]mapper_test.py:224:[INFO]: area: 7 level: 3
[2021-10-22 14:03:02,236]mapper_test.py:79:[INFO]: run case "mux_cl_comb"
[2021-10-22 14:03:02,236]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:03:02,236]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:03:02,357]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      21.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       24.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        5     83.33 %
TOTAL        =        6    100.00 %
Level =    3.  COs =    1.   100.0 %
Peak memory: 34017280 bytes

[2021-10-22 14:03:02,357]mapper_test.py:160:[INFO]: area: 6 level: 3
[2021-10-22 14:03:02,358]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:03:02,374]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig
	current map manager:
		current min nodes:33
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
	Report mapping result:
		klut_size()     :20
		klut.num_gates():7
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.ifpga.v
Peak memory: 6090752 bytes

[2021-10-22 14:03:02,375]mapper_test.py:224:[INFO]: area: 7 level: 3
[2021-10-22 14:06:23,376]mapper_test.py:79:[INFO]: run case "mux_cl_comb"
[2021-10-22 14:06:23,377]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:06:23,377]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:06:23,493]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      21.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       24.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        5     83.33 %
TOTAL        =        6    100.00 %
Level =    3.  COs =    1.   100.0 %
Peak memory: 33796096 bytes

[2021-10-22 14:06:23,494]mapper_test.py:160:[INFO]: area: 6 level: 3
[2021-10-22 14:06:23,494]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:06:23,520]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig
	current map manager:
		current min nodes:33
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
	Report mapping result:
		klut_size()     :20
		klut.num_gates():7
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.ifpga.v
Peak memory: 6082560 bytes

[2021-10-22 14:06:23,521]mapper_test.py:224:[INFO]: area: 7 level: 3
[2021-10-23 13:38:02,410]mapper_test.py:79:[INFO]: run case "mux_cl_comb"
[2021-10-23 13:38:02,410]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:38:02,411]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:38:02,582]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      21.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       24.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        5     83.33 %
TOTAL        =        6    100.00 %
Level =    3.  COs =    1.   100.0 %
Peak memory: 34091008 bytes

[2021-10-23 13:38:02,583]mapper_test.py:160:[INFO]: area: 6 level: 3
[2021-10-23 13:38:02,583]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:38:04,223]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig
	current map manager:
		current min nodes:33
		current min depth:6
	current map manager:
		current min nodes:33
		current min depth:6
	current map manager:
		current min nodes:33
		current min depth:6
	current map manager:
		current min nodes:33
		current min depth:6
	current map manager:
		current min nodes:33
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
	Report mapping result:
		klut_size()     :20
		klut.num_gates():7
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.ifpga.v
Peak memory: 10932224 bytes

[2021-10-23 13:38:04,223]mapper_test.py:224:[INFO]: area: 7 level: 3
[2021-10-24 17:49:45,225]mapper_test.py:79:[INFO]: run case "mux_cl_comb"
[2021-10-24 17:49:45,226]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:49:45,226]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:49:45,342]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      21.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       24.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        5     83.33 %
TOTAL        =        6    100.00 %
Level =    3.  COs =    1.   100.0 %
Peak memory: 34127872 bytes

[2021-10-24 17:49:45,343]mapper_test.py:160:[INFO]: area: 6 level: 3
[2021-10-24 17:49:45,343]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:49:47,025]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig
	current map manager:
		current min nodes:33
		current min depth:6
	current map manager:
		current min nodes:33
		current min depth:6
	current map manager:
		current min nodes:33
		current min depth:6
	current map manager:
		current min nodes:33
		current min depth:6
	current map manager:
		current min nodes:33
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
	Report mapping result:
		klut_size()     :20
		klut.num_gates():7
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.ifpga.v
Peak memory: 10981376 bytes

[2021-10-24 17:49:47,025]mapper_test.py:224:[INFO]: area: 7 level: 3
[2021-10-24 18:10:10,907]mapper_test.py:79:[INFO]: run case "mux_cl_comb"
[2021-10-24 18:10:10,907]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:10:10,908]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:10:11,029]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      21.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       24.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        5     83.33 %
TOTAL        =        6    100.00 %
Level =    3.  COs =    1.   100.0 %
Peak memory: 33968128 bytes

[2021-10-24 18:10:11,030]mapper_test.py:160:[INFO]: area: 6 level: 3
[2021-10-24 18:10:11,030]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:10:12,649]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig
	current map manager:
		current min nodes:33
		current min depth:6
	current map manager:
		current min nodes:33
		current min depth:6
	current map manager:
		current min nodes:33
		current min depth:6
	current map manager:
		current min nodes:33
		current min depth:6
	current map manager:
		current min nodes:33
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
	Report mapping result:
		klut_size()     :20
		klut.num_gates():7
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.ifpga.v
Peak memory: 10928128 bytes

[2021-10-24 18:10:12,650]mapper_test.py:224:[INFO]: area: 7 level: 3
[2021-10-26 10:26:17,578]mapper_test.py:79:[INFO]: run case "mux_cl_comb"
[2021-10-26 10:26:17,578]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:26:17,579]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:26:17,698]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      21.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       24.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        5     83.33 %
TOTAL        =        6    100.00 %
Level =    3.  COs =    1.   100.0 %
Peak memory: 34172928 bytes

[2021-10-26 10:26:17,699]mapper_test.py:160:[INFO]: area: 6 level: 3
[2021-10-26 10:26:17,699]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:26:17,727]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig
	current map manager:
		current min nodes:33
		current min depth:6
	Report mapping result:
		klut_size()     :21
		klut.num_gates():8
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :4
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.ifpga.v
Peak memory: 6000640 bytes

[2021-10-26 10:26:17,727]mapper_test.py:224:[INFO]: area: 8 level: 3
[2021-10-26 11:08:12,028]mapper_test.py:79:[INFO]: run case "mux_cl_comb"
[2021-10-26 11:08:12,029]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:08:12,029]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:08:12,143]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      21.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       24.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        5     83.33 %
TOTAL        =        6    100.00 %
Level =    3.  COs =    1.   100.0 %
Peak memory: 33853440 bytes

[2021-10-26 11:08:12,144]mapper_test.py:160:[INFO]: area: 6 level: 3
[2021-10-26 11:08:12,144]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:08:13,775]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig
	Report mapping result:
		klut_size()     :21
		klut.num_gates():8
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :4
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.ifpga.v
Peak memory: 10993664 bytes

[2021-10-26 11:08:13,775]mapper_test.py:224:[INFO]: area: 8 level: 3
[2021-10-26 11:28:44,000]mapper_test.py:79:[INFO]: run case "mux_cl_comb"
[2021-10-26 11:28:44,001]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:28:44,001]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:28:44,113]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      21.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       24.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        5     83.33 %
TOTAL        =        6    100.00 %
Level =    3.  COs =    1.   100.0 %
Peak memory: 33824768 bytes

[2021-10-26 11:28:44,114]mapper_test.py:160:[INFO]: area: 6 level: 3
[2021-10-26 11:28:44,114]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:28:45,771]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig
	Report mapping result:
		klut_size()     :21
		klut.num_gates():8
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :4
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.ifpga.v
Peak memory: 10719232 bytes

[2021-10-26 11:28:45,772]mapper_test.py:224:[INFO]: area: 8 level: 3
[2021-10-26 12:26:47,064]mapper_test.py:79:[INFO]: run case "mux_cl_comb"
[2021-10-26 12:26:47,064]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:26:47,064]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:26:47,178]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      21.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       24.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        5     83.33 %
TOTAL        =        6    100.00 %
Level =    3.  COs =    1.   100.0 %
Peak memory: 34082816 bytes

[2021-10-26 12:26:47,179]mapper_test.py:160:[INFO]: area: 6 level: 3
[2021-10-26 12:26:47,179]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:26:48,861]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig
	Report mapping result:
		klut_size()     :20
		klut.num_gates():7
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :4
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.ifpga.v
Peak memory: 10633216 bytes

[2021-10-26 12:26:48,861]mapper_test.py:224:[INFO]: area: 7 level: 3
[2021-10-26 14:13:42,977]mapper_test.py:79:[INFO]: run case "mux_cl_comb"
[2021-10-26 14:13:42,978]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:13:42,978]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:13:43,093]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      21.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       24.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        5     83.33 %
TOTAL        =        6    100.00 %
Level =    3.  COs =    1.   100.0 %
Peak memory: 34177024 bytes

[2021-10-26 14:13:43,094]mapper_test.py:160:[INFO]: area: 6 level: 3
[2021-10-26 14:13:43,094]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:13:43,110]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig
	Report mapping result:
		klut_size()     :21
		klut.num_gates():8
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :4
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.ifpga.v
Peak memory: 5861376 bytes

[2021-10-26 14:13:43,110]mapper_test.py:224:[INFO]: area: 8 level: 3
[2021-10-29 16:10:48,101]mapper_test.py:79:[INFO]: run case "mux_cl_comb"
[2021-10-29 16:10:48,101]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:10:48,101]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:10:48,222]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      21.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       24.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        5     83.33 %
TOTAL        =        6    100.00 %
Level =    3.  COs =    1.   100.0 %
Peak memory: 34062336 bytes

[2021-10-29 16:10:48,223]mapper_test.py:160:[INFO]: area: 6 level: 3
[2021-10-29 16:10:48,223]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:10:48,251]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig
	Report mapping result:
		klut_size()     :25
		klut.num_gates():12
		max delay       :3
		max area        :12
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :5
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.ifpga.v
Peak memory: 5898240 bytes

[2021-10-29 16:10:48,251]mapper_test.py:224:[INFO]: area: 12 level: 3
[2021-11-03 09:52:51,570]mapper_test.py:79:[INFO]: run case "mux_cl_comb"
[2021-11-03 09:52:51,570]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:52:51,570]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:52:51,683]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      21.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       24.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        5     83.33 %
TOTAL        =        6    100.00 %
Level =    3.  COs =    1.   100.0 %
Peak memory: 34455552 bytes

[2021-11-03 09:52:51,684]mapper_test.py:160:[INFO]: area: 6 level: 3
[2021-11-03 09:52:51,684]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:52:51,702]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig
	Report mapping result:
		klut_size()     :25
		klut.num_gates():12
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :5
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig_output.v
	Peak memory: 5742592 bytes

[2021-11-03 09:52:51,703]mapper_test.py:226:[INFO]: area: 12 level: 3
[2021-11-03 10:05:03,181]mapper_test.py:79:[INFO]: run case "mux_cl_comb"
[2021-11-03 10:05:03,182]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:05:03,182]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:05:03,294]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      21.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       24.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        5     83.33 %
TOTAL        =        6    100.00 %
Level =    3.  COs =    1.   100.0 %
Peak memory: 34258944 bytes

[2021-11-03 10:05:03,295]mapper_test.py:160:[INFO]: area: 6 level: 3
[2021-11-03 10:05:03,296]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:05:03,320]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig
	Report mapping result:
		klut_size()     :25
		klut.num_gates():12
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :4
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig_output.v
	Peak memory: 5750784 bytes

[2021-11-03 10:05:03,321]mapper_test.py:226:[INFO]: area: 12 level: 3
[2021-11-03 13:45:03,217]mapper_test.py:79:[INFO]: run case "mux_cl_comb"
[2021-11-03 13:45:03,217]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:45:03,218]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:45:03,331]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      21.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       24.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        5     83.33 %
TOTAL        =        6    100.00 %
Level =    3.  COs =    1.   100.0 %
Peak memory: 33947648 bytes

[2021-11-03 13:45:03,332]mapper_test.py:160:[INFO]: area: 6 level: 3
[2021-11-03 13:45:03,332]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:45:03,350]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig
	Report mapping result:
		klut_size()     :25
		klut.num_gates():12
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :4
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig_output.v
	Peak memory: 5599232 bytes

[2021-11-03 13:45:03,350]mapper_test.py:226:[INFO]: area: 12 level: 3
[2021-11-03 13:51:18,501]mapper_test.py:79:[INFO]: run case "mux_cl_comb"
[2021-11-03 13:51:18,502]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:51:18,502]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:51:18,615]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      21.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       24.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        5     83.33 %
TOTAL        =        6    100.00 %
Level =    3.  COs =    1.   100.0 %
Peak memory: 34070528 bytes

[2021-11-03 13:51:18,616]mapper_test.py:160:[INFO]: area: 6 level: 3
[2021-11-03 13:51:18,616]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:51:18,634]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig
	Report mapping result:
		klut_size()     :25
		klut.num_gates():12
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :4
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig_output.v
	Peak memory: 5697536 bytes

[2021-11-03 13:51:18,635]mapper_test.py:226:[INFO]: area: 12 level: 3
[2021-11-04 15:58:17,593]mapper_test.py:79:[INFO]: run case "mux_cl_comb"
[2021-11-04 15:58:17,594]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:58:17,594]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:58:17,752]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      21.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       24.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        5     83.33 %
TOTAL        =        6    100.00 %
Level =    3.  COs =    1.   100.0 %
Peak memory: 34172928 bytes

[2021-11-04 15:58:17,753]mapper_test.py:160:[INFO]: area: 6 level: 3
[2021-11-04 15:58:17,753]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:58:17,778]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig
	Report mapping result:
		klut_size()     :20
		klut.num_gates():7
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :4
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig_output.v
	Peak memory: 5705728 bytes

[2021-11-04 15:58:17,779]mapper_test.py:226:[INFO]: area: 7 level: 3
[2021-11-16 12:28:54,869]mapper_test.py:79:[INFO]: run case "mux_cl_comb"
[2021-11-16 12:28:54,869]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:28:54,870]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:28:54,987]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      21.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       24.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        5     83.33 %
TOTAL        =        6    100.00 %
Level =    3.  COs =    1.   100.0 %
Peak memory: 34000896 bytes

[2021-11-16 12:28:54,988]mapper_test.py:160:[INFO]: area: 6 level: 3
[2021-11-16 12:28:54,989]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:28:55,004]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig
Mapping time: 0.000415 secs
	Report mapping result:
		klut_size()     :20
		klut.num_gates():7
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :4
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.ifpga.v
	Peak memory: 5976064 bytes

[2021-11-16 12:28:55,005]mapper_test.py:228:[INFO]: area: 7 level: 3
[2021-11-16 14:17:52,525]mapper_test.py:79:[INFO]: run case "mux_cl_comb"
[2021-11-16 14:17:52,526]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:17:52,526]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:17:52,646]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      21.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       24.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        5     83.33 %
TOTAL        =        6    100.00 %
Level =    3.  COs =    1.   100.0 %
Peak memory: 34426880 bytes

[2021-11-16 14:17:52,647]mapper_test.py:160:[INFO]: area: 6 level: 3
[2021-11-16 14:17:52,647]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:17:52,664]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig
Mapping time: 0.000442 secs
	Report mapping result:
		klut_size()     :20
		klut.num_gates():7
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :4
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.ifpga.v
	Peak memory: 5877760 bytes

[2021-11-16 14:17:52,665]mapper_test.py:228:[INFO]: area: 7 level: 3
[2021-11-16 14:24:14,292]mapper_test.py:79:[INFO]: run case "mux_cl_comb"
[2021-11-16 14:24:14,292]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:24:14,292]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:24:14,406]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      21.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       24.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        5     83.33 %
TOTAL        =        6    100.00 %
Level =    3.  COs =    1.   100.0 %
Peak memory: 33751040 bytes

[2021-11-16 14:24:14,407]mapper_test.py:160:[INFO]: area: 6 level: 3
[2021-11-16 14:24:14,407]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:24:14,434]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig
Mapping time: 0.000526 secs
	Report mapping result:
		klut_size()     :20
		klut.num_gates():7
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :4
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.ifpga.v
	Peak memory: 5881856 bytes

[2021-11-16 14:24:14,435]mapper_test.py:228:[INFO]: area: 7 level: 3
[2021-11-17 16:36:51,753]mapper_test.py:79:[INFO]: run case "mux_cl_comb"
[2021-11-17 16:36:51,754]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:36:51,754]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:36:51,870]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      21.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       24.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        5     83.33 %
TOTAL        =        6    100.00 %
Level =    3.  COs =    1.   100.0 %
Peak memory: 34054144 bytes

[2021-11-17 16:36:51,871]mapper_test.py:160:[INFO]: area: 6 level: 3
[2021-11-17 16:36:51,871]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:36:51,898]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig
Mapping time: 0.000559 secs
	Report mapping result:
		klut_size()     :20
		klut.num_gates():7
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :4
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.ifpga.v
	Peak memory: 5931008 bytes

[2021-11-17 16:36:51,899]mapper_test.py:228:[INFO]: area: 7 level: 3
[2021-11-18 10:19:31,598]mapper_test.py:79:[INFO]: run case "mux_cl_comb"
[2021-11-18 10:19:31,598]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:19:31,599]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:19:31,717]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      21.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       24.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        5     83.33 %
TOTAL        =        6    100.00 %
Level =    3.  COs =    1.   100.0 %
Peak memory: 33947648 bytes

[2021-11-18 10:19:31,718]mapper_test.py:160:[INFO]: area: 6 level: 3
[2021-11-18 10:19:31,719]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:19:31,734]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig
Mapping time: 0.001262 secs
	Report mapping result:
		klut_size()     :20
		klut.num_gates():7
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :4
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.ifpga.v
	Peak memory: 5652480 bytes

[2021-11-18 10:19:31,735]mapper_test.py:228:[INFO]: area: 7 level: 3
[2021-11-23 16:12:22,175]mapper_test.py:79:[INFO]: run case "mux_cl_comb"
[2021-11-23 16:12:22,176]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:12:22,176]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:12:22,340]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      21.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       24.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        5     83.33 %
TOTAL        =        6    100.00 %
Level =    3.  COs =    1.   100.0 %
Peak memory: 34050048 bytes

[2021-11-23 16:12:22,341]mapper_test.py:160:[INFO]: area: 6 level: 3
[2021-11-23 16:12:22,341]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:12:22,364]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig
Mapping time: 0.000965 secs
	Report mapping result:
		klut_size()     :19
		klut.num_gates():6
		max delay       :3
		max area        :6
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :5
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.ifpga.v
	Peak memory: 5709824 bytes

[2021-11-23 16:12:22,365]mapper_test.py:228:[INFO]: area: 6 level: 3
[2021-11-23 16:43:20,932]mapper_test.py:79:[INFO]: run case "mux_cl_comb"
[2021-11-23 16:43:20,932]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:43:20,932]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:43:21,051]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      21.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       24.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        5     83.33 %
TOTAL        =        6    100.00 %
Level =    3.  COs =    1.   100.0 %
Peak memory: 34099200 bytes

[2021-11-23 16:43:21,052]mapper_test.py:160:[INFO]: area: 6 level: 3
[2021-11-23 16:43:21,053]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:43:21,077]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig
Mapping time: 0.001018 secs
	Report mapping result:
		klut_size()     :19
		klut.num_gates():6
		max delay       :3
		max area        :6
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :5
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.ifpga.v
	Peak memory: 5648384 bytes

[2021-11-23 16:43:21,078]mapper_test.py:228:[INFO]: area: 6 level: 3
[2021-11-24 11:39:27,162]mapper_test.py:79:[INFO]: run case "mux_cl_comb"
[2021-11-24 11:39:27,163]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:39:27,163]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:39:27,277]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      21.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       24.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        5     83.33 %
TOTAL        =        6    100.00 %
Level =    3.  COs =    1.   100.0 %
Peak memory: 34193408 bytes

[2021-11-24 11:39:27,278]mapper_test.py:160:[INFO]: area: 6 level: 3
[2021-11-24 11:39:27,278]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:39:27,299]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig
Mapping time: 2.3e-05 secs
	Report mapping result:
		klut_size()     :20
		klut.num_gates():7
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :4
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.ifpga.v
	Peak memory: 5890048 bytes

[2021-11-24 11:39:27,300]mapper_test.py:228:[INFO]: area: 7 level: 3
[2021-11-24 12:02:40,936]mapper_test.py:79:[INFO]: run case "mux_cl_comb"
[2021-11-24 12:02:40,937]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:02:40,937]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:02:41,056]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      21.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       24.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        5     83.33 %
TOTAL        =        6    100.00 %
Level =    3.  COs =    1.   100.0 %
Peak memory: 34045952 bytes

[2021-11-24 12:02:41,057]mapper_test.py:160:[INFO]: area: 6 level: 3
[2021-11-24 12:02:41,058]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:02:41,072]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig
Mapping time: 2.7e-05 secs
	Report mapping result:
		klut_size()     :20
		klut.num_gates():7
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :4
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.ifpga.v
	Peak memory: 5955584 bytes

[2021-11-24 12:02:41,072]mapper_test.py:228:[INFO]: area: 7 level: 3
[2021-11-24 12:06:31,446]mapper_test.py:79:[INFO]: run case "mux_cl_comb"
[2021-11-24 12:06:31,446]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:06:31,446]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:06:31,564]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      21.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       24.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        5     83.33 %
TOTAL        =        6    100.00 %
Level =    3.  COs =    1.   100.0 %
Peak memory: 34086912 bytes

[2021-11-24 12:06:31,565]mapper_test.py:160:[INFO]: area: 6 level: 3
[2021-11-24 12:06:31,565]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:06:31,591]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig
Mapping time: 0.000562 secs
	Report mapping result:
		klut_size()     :20
		klut.num_gates():7
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :4
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.ifpga.v
	Peak memory: 5787648 bytes

[2021-11-24 12:06:31,592]mapper_test.py:228:[INFO]: area: 7 level: 3
[2021-11-24 12:12:03,789]mapper_test.py:79:[INFO]: run case "mux_cl_comb"
[2021-11-24 12:12:03,789]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:12:03,790]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:12:03,910]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      21.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       24.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        5     83.33 %
TOTAL        =        6    100.00 %
Level =    3.  COs =    1.   100.0 %
Peak memory: 34213888 bytes

[2021-11-24 12:12:03,911]mapper_test.py:160:[INFO]: area: 6 level: 3
[2021-11-24 12:12:03,911]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:12:03,936]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig
[i] total time =  0.00 secs
Mapping time: 0.00016 secs
	Report mapping result:
		klut_size()     :19
		klut.num_gates():6
		max delay       :3
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :5
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.ifpga.v
	Peak memory: 5283840 bytes

[2021-11-24 12:12:03,936]mapper_test.py:228:[INFO]: area: 6 level: 3
[2021-11-24 12:58:29,533]mapper_test.py:79:[INFO]: run case "mux_cl_comb"
[2021-11-24 12:58:29,533]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:58:29,533]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:58:29,647]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      21.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       24.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        5     83.33 %
TOTAL        =        6    100.00 %
Level =    3.  COs =    1.   100.0 %
Peak memory: 34054144 bytes

[2021-11-24 12:58:29,648]mapper_test.py:160:[INFO]: area: 6 level: 3
[2021-11-24 12:58:29,648]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:58:29,665]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig
Mapping time: 0.000591 secs
	Report mapping result:
		klut_size()     :20
		klut.num_gates():7
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :4
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.ifpga.v
	Peak memory: 5894144 bytes

[2021-11-24 12:58:29,666]mapper_test.py:228:[INFO]: area: 7 level: 3
[2021-11-24 13:15:11,758]mapper_test.py:79:[INFO]: run case "mux_cl_comb"
[2021-11-24 13:15:11,758]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:15:11,758]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:15:11,873]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      21.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       24.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        5     83.33 %
TOTAL        =        6    100.00 %
Level =    3.  COs =    1.   100.0 %
Peak memory: 33964032 bytes

[2021-11-24 13:15:11,874]mapper_test.py:160:[INFO]: area: 6 level: 3
[2021-11-24 13:15:11,874]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:15:13,504]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig
Mapping time: 0.000357 secs
	Report mapping result:
		klut_size()     :20
		klut.num_gates():7
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :4
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.ifpga.v
	Peak memory: 10637312 bytes

[2021-11-24 13:15:13,505]mapper_test.py:228:[INFO]: area: 7 level: 3
[2021-11-24 13:37:52,864]mapper_test.py:79:[INFO]: run case "mux_cl_comb"
[2021-11-24 13:37:52,864]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:37:52,864]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:37:52,984]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      21.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       24.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       72.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       22.  Cut =       63.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        5     83.33 %
TOTAL        =        6    100.00 %
Level =    3.  COs =    1.   100.0 %
Peak memory: 34054144 bytes

[2021-11-24 13:37:52,985]mapper_test.py:160:[INFO]: area: 6 level: 3
[2021-11-24 13:37:52,985]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:37:54,650]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig
Mapping time: 3e-05 secs
	Report mapping result:
		klut_size()     :20
		klut.num_gates():7
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :4
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.ifpga.v
	Peak memory: 10563584 bytes

[2021-11-24 13:37:54,650]mapper_test.py:228:[INFO]: area: 7 level: 3
