simSeconds 0.056531853993
simTicks 56531832695.020996
finalTick 399849121807953.44
simFreq 999998000000.0
hostSeconds 228.17939832000002
hostTickRate 252535610.33447003
hostMemory 52586153.72058
simInsts 109999798.89730398
simOps 119117073.14318003
hostInstRate 493151.00123
hostOpRate 533872.9430469999
system.clk_domain.clock 999.9980000000002
system.cpu_clk_domain.clock 499.9990000000001
system.cpu_voltage_domain.voltage 0.9999980000000002
system.l2.demandHits::switch_cpus.inst 62108.616005
system.l2.demandHits::switch_cpus.data 466217.004865
system.l2.demandHits::total 528325.6208700001
system.l2.overallHits::switch_cpus.inst 62108.616005
system.l2.overallHits::switch_cpus.data 466217.004865
system.l2.overallHits::total 528325.6208700001
system.l2.demandMisses::cpu.inst 3.2423719999999996
system.l2.demandMisses::cpu.data 3.8544929999999993
system.l2.demandMisses::switch_cpus.inst 319.533971
system.l2.demandMisses::switch_cpus.data 50315.851479
system.l2.demandMisses::total 50635.375990000015
system.l2.overallMisses::cpu.inst 3.2423719999999996
system.l2.overallMisses::cpu.data 3.8544929999999993
system.l2.overallMisses::switch_cpus.inst 319.533971
system.l2.overallMisses::switch_cpus.data 50315.851479
system.l2.overallMisses::total 50635.375990000015
system.l2.demandMissLatency::switch_cpus.inst 27041339.454000004
system.l2.demandMissLatency::switch_cpus.data 4578736241.354
system.l2.demandMissLatency::total 4605776788.962999
system.l2.overallMissLatency::switch_cpus.inst 27041339.454000004
system.l2.overallMissLatency::switch_cpus.data 4578736241.354
system.l2.overallMissLatency::total 4605776788.962999
system.l2.demandAccesses::cpu.inst 3.2423719999999996
system.l2.demandAccesses::cpu.data 3.8544929999999993
system.l2.demandAccesses::switch_cpus.inst 62428.14997600001
system.l2.demandAccesses::switch_cpus.data 516532.8563440001
system.l2.demandAccesses::total 578960.99686
system.l2.overallAccesses::cpu.inst 3.2423719999999996
system.l2.overallAccesses::cpu.data 3.8544929999999993
system.l2.overallAccesses::switch_cpus.inst 62428.14997600001
system.l2.overallAccesses::switch_cpus.data 516532.8563440001
system.l2.overallAccesses::total 578960.99686
system.l2.demandMissRate::cpu.inst 0.9999980000000002
system.l2.demandMissRate::cpu.data 0.9999980000000002
system.l2.demandMissRate::switch_cpus.inst 0.006861006137000001
system.l2.demandMissRate::switch_cpus.data 0.07626657763499999
system.l2.demandMissRate::total 0.07116374755900001
system.l2.overallMissRate::cpu.inst 0.9999980000000002
system.l2.overallMissRate::cpu.data 0.9999980000000002
system.l2.overallMissRate::switch_cpus.inst 0.006861006137000001
system.l2.overallMissRate::switch_cpus.data 0.07626657763499999
system.l2.overallMissRate::total 0.07116374755900001
system.l2.demandAvgMissLatency::switch_cpus.inst 83448.64895132619
system.l2.demandAvgMissLatency::switch_cpus.data 83281.44396350876
system.l2.demandAvgMissLatency::total 83283.60351377695
system.l2.overallAvgMissLatency::switch_cpus.inst 83448.64895132619
system.l2.overallAvgMissLatency::switch_cpus.data 83281.44396350876
system.l2.overallAvgMissLatency::total 83283.60351377695
system.l2.blockedCycles::no_mshrs 0.0
system.l2.blockedCycles::no_targets 0.0
system.l2.blockedCauses::no_mshrs 0.0
system.l2.blockedCauses::no_targets 0.0
system.l2.avgBlocked::no_mshrs 0.0
system.l2.avgBlocked::no_targets 0.0
system.l2.demandMshrMisses::switch_cpus.inst 319.533971
system.l2.demandMshrMisses::switch_cpus.data 50315.851479
system.l2.demandMshrMisses::total 50635.375990000015
system.l2.overallMshrMisses::switch_cpus.inst 319.533971
system.l2.overallMshrMisses::switch_cpus.data 50315.851479
system.l2.overallMshrMisses::total 50635.375990000015
system.l2.demandMshrMissLatency::switch_cpus.inst 23845999.744
system.l2.demandMshrMissLatency::switch_cpus.data 4075577726.5639997
system.l2.demandMshrMissLatency::total 4099423029.063
system.l2.overallMshrMissLatency::switch_cpus.inst 23845999.744
system.l2.overallMshrMissLatency::switch_cpus.data 4075577726.5639997
system.l2.overallMshrMissLatency::total 4099423029.063
system.l2.demandMshrMissRate::switch_cpus.inst 0.006861006137000001
system.l2.demandMshrMissRate::switch_cpus.data 0.07626657763499999
system.l2.demandMshrMissRate::total 0.07116374755900001
system.l2.overallMshrMissRate::switch_cpus.inst 0.006861006137000001
system.l2.overallMshrMissRate::switch_cpus.data 0.07626657763499999
system.l2.overallMshrMissRate::total 0.07116374755900001
system.l2.demandAvgMshrMissLatency::switch_cpus.inst 73448.6689513262
system.l2.demandAvgMshrMissLatency::switch_cpus.data 73281.46396350875
system.l2.demandAvgMshrMissLatency::total 73283.62351377694
system.l2.overallAvgMshrMissLatency::switch_cpus.inst 73448.6689513262
system.l2.overallAvgMshrMissLatency::switch_cpus.data 73281.46396350875
system.l2.overallAvgMshrMissLatency::total 73283.62351377694
system.l2.replacements 37865.085081
system.l2.ReadCleanReq.hits::switch_cpus.inst 62108.616005
system.l2.ReadCleanReq.hits::total 62108.616005
system.l2.ReadCleanReq.misses::cpu.inst 3.2423719999999996
system.l2.ReadCleanReq.misses::switch_cpus.inst 319.533971
system.l2.ReadCleanReq.misses::total 319.534831
system.l2.ReadCleanReq.missLatency::switch_cpus.inst 27041339.454000004
system.l2.ReadCleanReq.missLatency::total 27041339.454000004
system.l2.ReadCleanReq.accesses::cpu.inst 3.2423719999999996
system.l2.ReadCleanReq.accesses::switch_cpus.inst 62428.14997600001
system.l2.ReadCleanReq.accesses::total 62428.15083600001
system.l2.ReadCleanReq.missRate::cpu.inst 0.9999980000000002
system.l2.ReadCleanReq.missRate::switch_cpus.inst 0.006861006137000001
system.l2.ReadCleanReq.missRate::total 0.006861006137000001
system.l2.ReadCleanReq.avgMissLatency::switch_cpus.inst 83448.64895132619
system.l2.ReadCleanReq.avgMissLatency::total 83445.64953844735
system.l2.ReadCleanReq.mshrMisses::switch_cpus.inst 319.533971
system.l2.ReadCleanReq.mshrMisses::total 319.533971
system.l2.ReadCleanReq.mshrMissLatency::switch_cpus.inst 23845999.744
system.l2.ReadCleanReq.mshrMissLatency::total 23845999.744
system.l2.ReadCleanReq.mshrMissRate::switch_cpus.inst 0.006861006137000001
system.l2.ReadCleanReq.mshrMissRate::total 0.006825172947000002
system.l2.ReadCleanReq.avgMshrMissLatency::switch_cpus.inst 73448.6689513262
system.l2.ReadCleanReq.avgMshrMissLatency::total 73448.6689513262
system.l2.ReadExReq.hits::switch_cpus.data 65842.627998
system.l2.ReadExReq.hits::total 65842.627998
system.l2.ReadExReq.misses::switch_cpus.data 23952.254622000004
system.l2.ReadExReq.misses::total 23952.254622000004
system.l2.ReadExReq.missLatency::switch_cpus.data 2178896270.4355
system.l2.ReadExReq.missLatency::total 2178896270.4355
system.l2.ReadExReq.accesses::switch_cpus.data 89794.88262
system.l2.ReadExReq.accesses::total 89794.88262
system.l2.ReadExReq.missRate::switch_cpus.data 0.170308646726
system.l2.ReadExReq.missRate::total 0.170308646726
system.l2.ReadExReq.avgMissLatency::switch_cpus.data 79164.29131742772
system.l2.ReadExReq.avgMissLatency::total 79164.29131742772
system.l2.ReadExReq.mshrMisses::switch_cpus.data 23952.254622000004
system.l2.ReadExReq.mshrMisses::total 23952.254622000004
system.l2.ReadExReq.mshrMissLatency::switch_cpus.data 1939373724.2154999
system.l2.ReadExReq.mshrMissLatency::total 1939373724.2154999
system.l2.ReadExReq.mshrMissRate::switch_cpus.data 0.170308646726
system.l2.ReadExReq.mshrMissRate::total 0.170308646726
system.l2.ReadExReq.avgMshrMissLatency::switch_cpus.data 69164.31131742772
system.l2.ReadExReq.avgMshrMissLatency::total 69164.31131742772
system.l2.ReadSharedReq.hits::switch_cpus.data 400374.376867
system.l2.ReadSharedReq.hits::total 400374.376867
system.l2.ReadSharedReq.misses::cpu.data 3.3919300000000003
system.l2.ReadSharedReq.misses::switch_cpus.data 26363.638137000005
system.l2.ReadSharedReq.misses::total 26363.639427000006
system.l2.ReadSharedReq.missLatency::switch_cpus.data 2399843350.0734997
system.l2.ReadSharedReq.missLatency::total 2399843350.0734997
system.l2.ReadSharedReq.accesses::cpu.data 3.3919300000000003
system.l2.ReadSharedReq.accesses::switch_cpus.data 426737.973724
system.l2.ReadSharedReq.accesses::total 426737.973724
system.l2.ReadSharedReq.missRate::cpu.data 0.9999980000000002
system.l2.ReadSharedReq.missRate::switch_cpus.data 0.052076027956000005
system.l2.ReadSharedReq.missRate::total 0.052078177526000004
system.l2.ReadSharedReq.avgMissLatency::switch_cpus.data 84844.6604538524
system.l2.ReadSharedReq.avgMissLatency::total 84843.59380139037
system.l2.ReadSharedReq.mshrMisses::switch_cpus.data 26363.638137000005
system.l2.ReadSharedReq.mshrMisses::total 26363.638137000005
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus.data 2136206968.7035003
system.l2.ReadSharedReq.mshrMissLatency::total 2136206968.7035003
system.l2.ReadSharedReq.mshrMissRate::switch_cpus.data 0.052076027956000005
system.l2.ReadSharedReq.mshrMissRate::total 0.05206777453600001
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus.data 74844.6804538524
system.l2.ReadSharedReq.avgMshrMissLatency::total 74844.6804538524
system.l2.WritebackClean.hits::writebacks 62341.768342
system.l2.WritebackClean.hits::total 62341.768342
system.l2.WritebackClean.accesses::writebacks 62341.768342
system.l2.WritebackClean.accesses::total 62341.768342
system.l2.WritebackDirty.hits::writebacks 290812.0520699999
system.l2.WritebackDirty.hits::total 290812.0520699999
system.l2.WritebackDirty.accesses::writebacks 290812.0520699999
system.l2.WritebackDirty.accesses::total 290812.0520699999
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 56531832695.020996
system.l2.tags.tagsInUse 11093.245723119402
system.l2.tags.totalRefs 1262030.0831910002
system.l2.tags.sampledRefs 54133.69111499999
system.l2.tags.avgRefs 118.183218060378
system.l2.tags.warmupTick 0.0
system.l2.tags.occupancies::cpu.inst 2.634090372699
system.l2.tags.occupancies::cpu.data 3.3139351084409996
system.l2.tags.occupancies::switch_cpus.inst 444.20318995848305
system.l2.tags.occupancies::switch_cpus.data 10550.586591785179
system.l2.tags.avgOccs::cpu.inst 8.0551772e-05
system.l2.tags.avgOccs::cpu.data 0.00010122783499999998
system.l2.tags.avgOccs::switch_cpus.inst 0.013555997456999999
system.l2.tags.avgOccs::switch_cpus.data 0.32197836795800006
system.l2.tags.avgOccs::total 0.33853916480100005
system.l2.tags.occupanciesTaskId::1024 16189.603649
system.l2.tags.ageTaskId_1024::1 22.11345
system.l2.tags.ageTaskId_1024::2 353.442891
system.l2.tags.ageTaskId_1024::3 2052.780662
system.l2.tags.ratioOccsTaskId::1024 0.4940674465190001
system.l2.tags.tagAccesses 9316811.051094001
system.l2.tags.dataAccesses 9316811.051094001
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 56531832695.020996
system.mem_ctrls.avgPriority_switch_cpus.inst::samples 319.533971
system.mem_ctrls.avgPriority_switch_cpus.data::samples 50280.517711
system.mem_ctrls.priorityMinLatency 1.8755875e-08
system.mem_ctrls.priorityMaxLatency 0.0139595346958455
system.mem_ctrls.numReadWriteTurnArounds 1159.296969
system.mem_ctrls.numWriteReadTurnArounds 1159.296969
system.mem_ctrls.numStayReadState 127365.555217
system.mem_ctrls.numStayWriteState 17514.015559999996
system.mem_ctrls.readReqs 50635.375990000015
system.mem_ctrls.writeReqs 18648.355178
system.mem_ctrls.readBursts 50635.375990000015
system.mem_ctrls.writeBursts 18648.355178
system.mem_ctrls.servicedByWrQ 35.333768
system.mem_ctrls.mergedWrBursts 0.239549
system.mem_ctrls.neitherReadNorWriteReqs 0.0
system.mem_ctrls.avgRdQLen 1.0281601800000002
system.mem_ctrls.avgWrQLen 6.93417045
system.mem_ctrls.numRdRetry 0.0
system.mem_ctrls.numWrRetry 0.0
system.mem_ctrls.readPktSize::0 0.0
system.mem_ctrls.readPktSize::1 0.0
system.mem_ctrls.readPktSize::2 0.0
system.mem_ctrls.readPktSize::3 0.0
system.mem_ctrls.readPktSize::4 0.0
system.mem_ctrls.readPktSize::5 0.0
system.mem_ctrls.readPktSize::6 50635.375990000015
system.mem_ctrls.writePktSize::0 0.0
system.mem_ctrls.writePktSize::1 0.0
system.mem_ctrls.writePktSize::2 0.0
system.mem_ctrls.writePktSize::3 0.0
system.mem_ctrls.writePktSize::4 0.0
system.mem_ctrls.writePktSize::5 0.0
system.mem_ctrls.writePktSize::6 18648.355178
system.mem_ctrls.rdQLenPdf::0 25282.116211999997
system.mem_ctrls.rdQLenPdf::1 20002.709029999998
system.mem_ctrls.rdQLenPdf::2 5141.802658
system.mem_ctrls.rdQLenPdf::3 170.471958
system.mem_ctrls.rdQLenPdf::4 2.8494819999999996
system.mem_ctrls.rdQLenPdf::5 0.092882
system.mem_ctrls.rdQLenPdf::6 0.0
system.mem_ctrls.rdQLenPdf::7 0.0
system.mem_ctrls.rdQLenPdf::8 0.0
system.mem_ctrls.rdQLenPdf::9 0.0
system.mem_ctrls.rdQLenPdf::10 0.0
system.mem_ctrls.rdQLenPdf::11 0.0
system.mem_ctrls.rdQLenPdf::12 0.0
system.mem_ctrls.rdQLenPdf::13 0.0
system.mem_ctrls.rdQLenPdf::14 0.0
system.mem_ctrls.rdQLenPdf::15 0.0
system.mem_ctrls.rdQLenPdf::16 0.0
system.mem_ctrls.rdQLenPdf::17 0.0
system.mem_ctrls.rdQLenPdf::18 0.0
system.mem_ctrls.rdQLenPdf::19 0.0
system.mem_ctrls.rdQLenPdf::20 0.0
system.mem_ctrls.rdQLenPdf::21 0.0
system.mem_ctrls.rdQLenPdf::22 0.0
system.mem_ctrls.rdQLenPdf::23 0.0
system.mem_ctrls.rdQLenPdf::24 0.0
system.mem_ctrls.rdQLenPdf::25 0.0
system.mem_ctrls.rdQLenPdf::26 0.0
system.mem_ctrls.rdQLenPdf::27 0.0
system.mem_ctrls.rdQLenPdf::28 0.0
system.mem_ctrls.rdQLenPdf::29 0.0
system.mem_ctrls.rdQLenPdf::30 0.0
system.mem_ctrls.rdQLenPdf::31 0.0
system.mem_ctrls.wrQLenPdf::0 0.678386
system.mem_ctrls.wrQLenPdf::1 0.57321
system.mem_ctrls.wrQLenPdf::2 0.492377
system.mem_ctrls.wrQLenPdf::3 0.447934
system.mem_ctrls.wrQLenPdf::4 0.447934
system.mem_ctrls.wrQLenPdf::5 0.447934
system.mem_ctrls.wrQLenPdf::6 0.447934
system.mem_ctrls.wrQLenPdf::7 0.447934
system.mem_ctrls.wrQLenPdf::8 0.447934
system.mem_ctrls.wrQLenPdf::9 0.447934
system.mem_ctrls.wrQLenPdf::10 0.447934
system.mem_ctrls.wrQLenPdf::11 0.447934
system.mem_ctrls.wrQLenPdf::12 0.447934
system.mem_ctrls.wrQLenPdf::13 0.447934
system.mem_ctrls.wrQLenPdf::14 0.447934
system.mem_ctrls.wrQLenPdf::15 36.011993
system.mem_ctrls.wrQLenPdf::16 38.858787
system.mem_ctrls.wrQLenPdf::17 481.71049899999997
system.mem_ctrls.wrQLenPdf::18 981.4829030000001
system.mem_ctrls.wrQLenPdf::19 1173.0638430000001
system.mem_ctrls.wrQLenPdf::20 1182.2666400000003
system.mem_ctrls.wrQLenPdf::21 1192.937418
system.mem_ctrls.wrQLenPdf::22 1208.1099080000001
system.mem_ctrls.wrQLenPdf::23 1211.892315
system.mem_ctrls.wrQLenPdf::24 1209.392542
system.mem_ctrls.wrQLenPdf::25 1239.85907
system.mem_ctrls.wrQLenPdf::26 1254.3165029999998
system.mem_ctrls.wrQLenPdf::27 1218.0109029999999
system.mem_ctrls.wrQLenPdf::28 1232.887184
system.mem_ctrls.wrQLenPdf::29 1244.950241
system.mem_ctrls.wrQLenPdf::30 1222.8709239999998
system.mem_ctrls.wrQLenPdf::31 1296.7069329999997
system.mem_ctrls.wrQLenPdf::32 1206.80096
system.mem_ctrls.wrQLenPdf::33 7.220316
system.mem_ctrls.wrQLenPdf::34 1.41396
system.mem_ctrls.wrQLenPdf::35 0.232606
system.mem_ctrls.wrQLenPdf::36 0.0
system.mem_ctrls.wrQLenPdf::37 0.0
system.mem_ctrls.wrQLenPdf::38 0.0
system.mem_ctrls.wrQLenPdf::39 0.0
system.mem_ctrls.wrQLenPdf::40 0.0
system.mem_ctrls.wrQLenPdf::41 0.0
system.mem_ctrls.wrQLenPdf::42 0.0
system.mem_ctrls.wrQLenPdf::43 0.0
system.mem_ctrls.wrQLenPdf::44 0.0
system.mem_ctrls.wrQLenPdf::45 0.0
system.mem_ctrls.wrQLenPdf::46 0.0
system.mem_ctrls.wrQLenPdf::47 0.0
system.mem_ctrls.wrQLenPdf::48 0.0
system.mem_ctrls.wrQLenPdf::49 0.0
system.mem_ctrls.wrQLenPdf::50 0.0
system.mem_ctrls.wrQLenPdf::51 0.0
system.mem_ctrls.wrQLenPdf::52 0.0
system.mem_ctrls.wrQLenPdf::53 0.0
system.mem_ctrls.wrQLenPdf::54 0.0
system.mem_ctrls.wrQLenPdf::55 0.0
system.mem_ctrls.wrQLenPdf::56 0.0
system.mem_ctrls.wrQLenPdf::57 0.0
system.mem_ctrls.wrQLenPdf::58 0.0
system.mem_ctrls.wrQLenPdf::59 0.0
system.mem_ctrls.wrQLenPdf::60 0.0
system.mem_ctrls.wrQLenPdf::61 0.0
system.mem_ctrls.wrQLenPdf::62 0.0
system.mem_ctrls.wrQLenPdf::63 0.0
system.mem_ctrls.bytesReadWrQ 2261.361152
system.mem_ctrls.bytesReadSys 3240664.063360001
system.mem_ctrls.bytesWrittenSys 1193494.731392
system.mem_ctrls.avgRdBWSys 50279799.06925612
system.mem_ctrls.avgWrBWSys 17792372.01344661
system.mem_ctrls.totGap 56487882331.43102
system.mem_ctrls.avgGap 11958234.517297769
system.mem_ctrls.requestorReadBytes::switch_cpus.inst 20450.174144
system.mem_ctrls.requestorReadBytes::switch_cpus.data 3217953.133504
system.mem_ctrls.requestorReadRate::switch_cpus.inst 340891.49543171277
system.mem_ctrls.requestorReadRate::switch_cpus.data 49899500.58294893
system.mem_ctrls.requestorReadAccesses::switch_cpus.inst 319.533971
system.mem_ctrls.requestorReadAccesses::switch_cpus.data 50315.851479
system.mem_ctrls.requestorReadTotalLat::switch_cpus.inst 10679747.84675
system.mem_ctrls.requestorReadTotalLat::switch_cpus.data 2005225307.8637502
system.mem_ctrls.requestorReadAvgLat::switch_cpus.inst 32310.874015370006
system.mem_ctrls.requestorReadAvgLat::switch_cpus.data 32180.866238289997
system.mem_ctrls.dram.bytesRead::cpu.inst 207.51180799999997
system.mem_ctrls.dram.bytesRead::cpu.data 246.68755199999995
system.mem_ctrls.dram.bytesRead::switch_cpus.inst 20450.174144
system.mem_ctrls.dram.bytesRead::switch_cpus.data 3220214.494656
system.mem_ctrls.dram.bytesRead::total 3240664.063360001
system.mem_ctrls.dram.bytesInstRead::cpu.inst 207.51180799999997
system.mem_ctrls.dram.bytesInstRead::switch_cpus.inst 20450.174144
system.mem_ctrls.dram.bytesInstRead::total 20450.229184
system.mem_ctrls.dram.numReads::cpu.inst 3.2423719999999996
system.mem_ctrls.dram.numReads::cpu.data 3.8544929999999993
system.mem_ctrls.dram.numReads::switch_cpus.inst 319.533971
system.mem_ctrls.dram.numReads::switch_cpus.data 50315.851479
system.mem_ctrls.dram.numReads::total 50635.375990000015
system.mem_ctrls.dram.bwRead::cpu.inst 36737.190902
system.mem_ctrls.dram.bwRead::cpu.data 43627.022483999994
system.mem_ctrls.dram.bwRead::switch_cpus.inst 340891.57037199993
system.mem_ctrls.dram.bwRead::switch_cpus.data 49939054.571186006
system.mem_ctrls.dram.bwRead::total 50279799.093817
system.mem_ctrls.dram.bwInstRead::cpu.inst 36737.190902
system.mem_ctrls.dram.bwInstRead::switch_cpus.inst 340891.57037199993
system.mem_ctrls.dram.bwInstRead::total 340904.93520199996
system.mem_ctrls.dram.bwTotal::cpu.inst 36737.190902
system.mem_ctrls.dram.bwTotal::cpu.data 43627.022483999994
system.mem_ctrls.dram.bwTotal::switch_cpus.inst 340891.57037199993
system.mem_ctrls.dram.bwTotal::switch_cpus.data 49939054.571186006
system.mem_ctrls.dram.bwTotal::total 68072171.05899301
system.mem_ctrls.dram.readBursts 50600.042222
system.mem_ctrls.dram.writeBursts 18637.392621
system.mem_ctrls.dram.perBankRdBursts::0 3163.8847159999996
system.mem_ctrls.dram.perBankRdBursts::1 3410.3847249999994
system.mem_ctrls.dram.perBankRdBursts::2 3093.790211
system.mem_ctrls.dram.perBankRdBursts::3 3068.560511
system.mem_ctrls.dram.perBankRdBursts::4 3213.9092719999994
system.mem_ctrls.dram.perBankRdBursts::5 3159.0852409999998
system.mem_ctrls.dram.perBankRdBursts::6 3202.7467939999997
system.mem_ctrls.dram.perBankRdBursts::7 3196.478757
system.mem_ctrls.dram.perBankRdBursts::8 3214.2963109999996
system.mem_ctrls.dram.perBankRdBursts::9 3059.247125
system.mem_ctrls.dram.perBankRdBursts::10 3039.583826
system.mem_ctrls.dram.perBankRdBursts::11 3319.2381409999994
system.mem_ctrls.dram.perBankRdBursts::12 3110.644307
system.mem_ctrls.dram.perBankRdBursts::13 3072.5978079999995
system.mem_ctrls.dram.perBankRdBursts::14 3196.0801340000007
system.mem_ctrls.dram.perBankRdBursts::15 3079.5143429999994
system.mem_ctrls.dram.perBankWrBursts::0 1175.557278
system.mem_ctrls.dram.perBankWrBursts::1 1290.697897
system.mem_ctrls.dram.perBankWrBursts::2 1125.572823
system.mem_ctrls.dram.perBankWrBursts::3 1088.3405520000001
system.mem_ctrls.dram.perBankWrBursts::4 1219.06577
system.mem_ctrls.dram.perBankWrBursts::5 1213.930982
system.mem_ctrls.dram.perBankWrBursts::6 1207.3106249999998
system.mem_ctrls.dram.perBankWrBursts::7 1243.613458
system.mem_ctrls.dram.perBankWrBursts::8 1226.218061
system.mem_ctrls.dram.perBankWrBursts::9 1050.707575
system.mem_ctrls.dram.perBankWrBursts::10 1105.021309
system.mem_ctrls.dram.perBankWrBursts::11 1184.5260349999999
system.mem_ctrls.dram.perBankWrBursts::12 1122.991217
system.mem_ctrls.dram.perBankWrBursts::13 1076.570009
system.mem_ctrls.dram.perBankWrBursts::14 1167.849469
system.mem_ctrls.dram.perBankWrBursts::15 1139.419561
system.mem_ctrls.dram.totQLat 1067153954.7705001
system.mem_ctrls.dram.totBusLat 253000211.11
system.mem_ctrls.dram.totMemAccLat 2015904746.433
system.mem_ctrls.dram.avgQLat 13449.79113381
system.mem_ctrls.dram.avgBusLat 4999.99
system.mem_ctrls.dram.avgMemAccLat 32199.75363381
system.mem_ctrls.dram.readRowHits 38162.250575
system.mem_ctrls.dram.writeRowHits 15135.125578000001
system.mem_ctrls.dram.readRowHitRate 60.52500919999999
system.mem_ctrls.dram.writeRowHitRate 32.574227379999996
system.mem_ctrls.dram.bytesPerActivate::samples 15940.417552999997
system.mem_ctrls.dram.bytesPerActivate::mean 207.25898743632402
system.mem_ctrls.dram.bytesPerActivate::gmean 116.91474253179298
system.mem_ctrls.dram.bytesPerActivate::stdev 269.94830286119094
system.mem_ctrls.dram.bytesPerActivate::0-127 8150.954739000002
system.mem_ctrls.dram.bytesPerActivate::128-255 2649.4634620000006
system.mem_ctrls.dram.bytesPerActivate::256-383 890.6646709999999
system.mem_ctrls.dram.bytesPerActivate::384-511 702.1303350000001
system.mem_ctrls.dram.bytesPerActivate::512-639 680.1642019999997
system.mem_ctrls.dram.bytesPerActivate::640-767 536.8353180000001
system.mem_ctrls.dram.bytesPerActivate::768-895 411.85639899999995
system.mem_ctrls.dram.bytesPerActivate::896-1023 373.670167
system.mem_ctrls.dram.bytesPerActivate::1024-1151 1542.77551
system.mem_ctrls.dram.bytesPerActivate::total 15940.417552999997
system.mem_ctrls.dram.dramBytesRead 3238402.702208
system.mem_ctrls.dram.dramBytesWritten 1192793.127744
system.mem_ctrls.dram.avgRdBW 50.24024508684099
system.mem_ctrls.dram.avgWrBW 17.780340525288
system.mem_ctrls.dram.peakBW 12799.974400000003
system.mem_ctrls.dram.busUtil 0.53116628
system.mem_ctrls.dram.busUtilRead 0.39233076
system.mem_ctrls.dram.busUtilWrite 0.13883552
system.mem_ctrls.dram.pageHitRate 60.84858343999999
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 56531832695.020996
system.mem_ctrls.dram.rank0.actEnergy 58472776.81559999
system.mem_ctrls.dram.rank0.preEnergy 31079929.583175
system.mem_ctrls.dram.rank0.readEnergy 182133119.22078001
system.mem_ctrls.dram.rank0.writeEnergy 49924546.58969999
system.mem_ctrls.dram.rank0.refreshEnergy 4462640900.381042
system.mem_ctrls.dram.rank0.actBackEnergy 2972207912.7865796
system.mem_ctrls.dram.rank0.preBackEnergy 19205310377.613605
system.mem_ctrls.dram.rank0.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank0.totalEnergy 26961769562.99048
system.mem_ctrls.dram.rank0.averagePower 475.915720935959
system.mem_ctrls.dram.rank0.totalIdleTime 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 49877365470.01975
system.mem_ctrls.dram.rank0.pwrStateTime::REF 1887754827.5602505
system.mem_ctrls.dram.rank0.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 4766712397.440999
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.dram.rank1.actEnergy 55339242.231000006
system.mem_ctrls.dram.rank1.preEnergy 29413955.030460004
system.mem_ctrls.dram.rank1.readEnergy 179151182.24429998
system.mem_ctrls.dram.rank1.writeEnergy 47362642.89192
system.mem_ctrls.dram.rank1.refreshEnergy 4462640900.381042
system.mem_ctrls.dram.rank1.actBackEnergy 2770271976.6531
system.mem_ctrls.dram.rank1.preBackEnergy 19375361692.25232
system.mem_ctrls.dram.rank1.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank1.totalEnergy 26919541591.684143
system.mem_ctrls.dram.rank1.averagePower 475.19629029225604
system.mem_ctrls.dram.rank1.totalIdleTime 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 50320676420.2965
system.mem_ctrls.dram.rank1.pwrStateTime::REF 1887754827.5602505
system.mem_ctrls.dram.rank1.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 4323401447.16425
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 56531832695.020996
system.membus.transDist::ReadResp 26683.174258000003
system.membus.transDist::CleanEvict 19009.201984
system.membus.transDist::ReadExReq 23952.254622000004
system.membus.transDist::ReadExResp 23952.254622000004
system.membus.transDist::ReadSharedReq 26683.174258000003
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port 139045.640357
system.membus.pktCount::total 139045.640357
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port 4434158.794751999
system.membus.pktSize::total 4434158.794751999
system.membus.snoops 0.0
system.membus.snoopTraffic 0.0
system.membus.snoopFanout::samples 50752.740583
system.membus.snoopFanout::mean 0.0
system.membus.snoopFanout::stdev 0.0
system.membus.snoopFanout::underflows 0.0
system.membus.snoopFanout::0 50752.740583
system.membus.snoopFanout::1 0.0
system.membus.snoopFanout::overflows 0.0
system.membus.snoopFanout::min_value 0.0
system.membus.snoopFanout::max_value 0.0
system.membus.snoopFanout::total 50752.740583
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 56531832695.020996
system.membus.reqLayer0.occupancy 175591772.19300002
system.membus.reqLayer0.utilization 0.0
system.membus.respLayer1.occupancy 267647894.4625
system.membus.respLayer1.utilization 0.0015614000000000001
system.membus.snoop_filter.totRequests 88410.264367
system.membus.snoop_filter.hitSingleRequests 37657.523784000005
system.membus.snoop_filter.hitMultiRequests 0.0
system.membus.snoop_filter.totSnoops 0.0
system.membus.snoop_filter.hitSingleSnoops 0.0
system.membus.snoop_filter.hitMultiSnoops 0.0
system.switch_cpus.numCycles 113063675.80149001
system.switch_cpus.cpi 1.130601876616
system.switch_cpus.ipc 0.888135913844
system.switch_cpus.numWorkItemsStarted 0.0
system.switch_cpus.numWorkItemsCompleted 0.0
system.switch_cpus.instsAdded 121417487.60917503
system.switch_cpus.nonSpecInstsAdded 241.230079
system.switch_cpus.instsIssued 117206125.04812498
system.switch_cpus.squashedInstsIssued 204.29740099999998
system.switch_cpus.squashedInstsExamined 13107164.596097002
system.switch_cpus.squashedOperandsExamined 11580686.869353998
system.switch_cpus.squashedNonSpecRemoved 202.762783
system.switch_cpus.numIssuedDist::samples 112833179.369502
system.switch_cpus.numIssuedDist::mean 1.042658221667
system.switch_cpus.numIssuedDist::stdev 1.1237926282300001
system.switch_cpus.numIssuedDist::underflows 0.0
system.switch_cpus.numIssuedDist::0 47496304.072856
system.switch_cpus.numIssuedDist::1 31259473.097595003
system.switch_cpus.numIssuedDist::2 19111418.270946003
system.switch_cpus.numIssuedDist::3 12834621.597281002
system.switch_cpus.numIssuedDist::4 1718353.7755919998
system.switch_cpus.numIssuedDist::5 266247.856416
system.switch_cpus.numIssuedDist::6 68734.655107
system.switch_cpus.numIssuedDist::7 21320.047967
system.switch_cpus.numIssuedDist::8 56705.995742
system.switch_cpus.numIssuedDist::overflows 0.0
system.switch_cpus.numIssuedDist::min_value 0.0
system.switch_cpus.numIssuedDist::max_value 7.999554000000002
system.switch_cpus.numIssuedDist::total 112833179.369502
system.switch_cpus.statFuBusy::No_OpClass 0.0
system.switch_cpus.statFuBusy::IntAlu 0.0
system.switch_cpus.statFuBusy::IntMult 117756.98528400001
system.switch_cpus.statFuBusy::IntDiv 150042.353841
system.switch_cpus.statFuBusy::FloatAdd 0.0
system.switch_cpus.statFuBusy::FloatCmp 0.0
system.switch_cpus.statFuBusy::FloatCvt 0.0
system.switch_cpus.statFuBusy::FloatMult 0.0
system.switch_cpus.statFuBusy::FloatMultAcc 0.0
system.switch_cpus.statFuBusy::FloatDiv 0.0
system.switch_cpus.statFuBusy::FloatMisc 0.0
system.switch_cpus.statFuBusy::FloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdAdd 0.0
system.switch_cpus.statFuBusy::SimdAddAcc 0.0
system.switch_cpus.statFuBusy::SimdAlu 0.0
system.switch_cpus.statFuBusy::SimdCmp 0.0
system.switch_cpus.statFuBusy::SimdCvt 0.0
system.switch_cpus.statFuBusy::SimdMisc 0.0
system.switch_cpus.statFuBusy::SimdMult 0.0
system.switch_cpus.statFuBusy::SimdMultAcc 0.0
system.switch_cpus.statFuBusy::SimdMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdShift 0.0
system.switch_cpus.statFuBusy::SimdShiftAcc 0.0
system.switch_cpus.statFuBusy::SimdDiv 0.0
system.switch_cpus.statFuBusy::SimdSqrt 0.0
system.switch_cpus.statFuBusy::SimdFloatAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatAlu 0.0
system.switch_cpus.statFuBusy::SimdFloatCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatCvt 0.0
system.switch_cpus.statFuBusy::SimdFloatDiv 0.0
system.switch_cpus.statFuBusy::SimdFloatMisc 0.0
system.switch_cpus.statFuBusy::SimdFloatMult 0.0
system.switch_cpus.statFuBusy::SimdFloatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdReduceAlu 0.0
system.switch_cpus.statFuBusy::SimdReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdAes 0.0
system.switch_cpus.statFuBusy::SimdAesMix 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash2 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma3 0.0
system.switch_cpus.statFuBusy::SimdPredAlu 0.0
system.switch_cpus.statFuBusy::Matrix 0.0
system.switch_cpus.statFuBusy::MatrixMov 0.0
system.switch_cpus.statFuBusy::MatrixOP 0.0
system.switch_cpus.statFuBusy::MemRead 161.71731700000004
system.switch_cpus.statFuBusy::MemWrite 405.61316199999993
system.switch_cpus.statFuBusy::FloatMemRead 0.0
system.switch_cpus.statFuBusy::FloatMemWrite 0.0
system.switch_cpus.statFuBusy::IprAccess 0.0
system.switch_cpus.statFuBusy::InstPrefetch 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statFuBusy::SimdStridedLoad 0.0
system.switch_cpus.statFuBusy::SimdStridedStore 0.0
system.switch_cpus.statFuBusy::SimdIndexedLoad 0.0
system.switch_cpus.statFuBusy::SimdIndexedStore 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterLoad 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statFuBusy::SimdExt 0.0
system.switch_cpus.statFuBusy::SimdFloatExt 0.0
system.switch_cpus.statFuBusy::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::No_OpClass 51.89268199999999
system.switch_cpus.statIssuedInstType_0::IntAlu 71466379.267279
system.switch_cpus.statIssuedInstType_0::IntMult 1208010.3767990002
system.switch_cpus.statIssuedInstType_0::IntDiv 351272.62470800005
system.switch_cpus.statIssuedInstType_0::FloatAdd 50924.60786400001
system.switch_cpus.statIssuedInstType_0::FloatCmp 9813.491908999998
system.switch_cpus.statIssuedInstType_0::FloatCvt 52996.780658
system.switch_cpus.statIssuedInstType_0::FloatMult 0.00688
system.switch_cpus.statIssuedInstType_0::FloatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::FloatDiv 372.890837
system.switch_cpus.statIssuedInstType_0::FloatMisc 302479.309602
system.switch_cpus.statIssuedInstType_0::FloatSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdAdd 17691.161663000003
system.switch_cpus.statIssuedInstType_0::SimdAddAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdAlu 1262005.3473460001
system.switch_cpus.statIssuedInstType_0::SimdCmp 1215.200955
system.switch_cpus.statIssuedInstType_0::SimdCvt 52226.30618299999
system.switch_cpus.statIssuedInstType_0::SimdMisc 359858.898449
system.switch_cpus.statIssuedInstType_0::SimdMult 0.0
system.switch_cpus.statIssuedInstType_0::SimdMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdShift 955363.9137239999
system.switch_cpus.statIssuedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdDiv 0.0
system.switch_cpus.statIssuedInstType_0::SimdSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatDiv 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMult 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdAes 0.0
system.switch_cpus.statIssuedInstType_0::SimdAesMix 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.statIssuedInstType_0::SimdPredAlu 0.0
system.switch_cpus.statIssuedInstType_0::Matrix 0.0
system.switch_cpus.statIssuedInstType_0::MatrixMov 0.0
system.switch_cpus.statIssuedInstType_0::MatrixOP 0.0
system.switch_cpus.statIssuedInstType_0::MemRead 30528283.248017997
system.switch_cpus.statIssuedInstType_0::MemWrite 10587179.722569002
system.switch_cpus.statIssuedInstType_0::FloatMemRead 0.0
system.switch_cpus.statIssuedInstType_0::FloatMemWrite 0.0
system.switch_cpus.statIssuedInstType_0::IprAccess 0.0
system.switch_cpus.statIssuedInstType_0::InstPrefetch 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::total 117206125.04812498
system.switch_cpus.issueRate 1.0405428606679998
system.switch_cpus.fuBusy 268366.669604
system.switch_cpus.fuBusyRate 0.00228777424
system.switch_cpus.intInstQueueReads 334857173.89265496
system.switch_cpus.intInstQueueWrites 128077824.493533
system.switch_cpus.intInstQueueWakeupAccesses 107736863.498402
system.switch_cpus.fpInstQueueReads 0.0
system.switch_cpus.fpInstQueueWrites 0.0
system.switch_cpus.fpInstQueueWakeupAccesses 0.0
system.switch_cpus.vecInstQueueReads 12656827.088170998
system.switch_cpus.vecInstQueueWrites 6447068.941818001
system.switch_cpus.vecInstQueueWakeupAccesses 6301481.364998999
system.switch_cpus.intAluAccesses 111145879.55229601
system.switch_cpus.fpAluAccesses 0.0
system.switch_cpus.vecAluAccesses 6328560.272751002
system.switch_cpus.numSquashedInsts 1716512.674563
system.switch_cpus.numSwp 0.0
system.switch_cpus.timesIdled 43551.21502999999
system.switch_cpus.idleCycles 230497.437758
system.switch_cpus.MemDepUnit__0.insertedLoads 31242383.589287996
system.switch_cpus.MemDepUnit__0.insertedStores 10931439.980713
system.switch_cpus.MemDepUnit__0.conflictingLoads 1114406.213694
system.switch_cpus.MemDepUnit__0.conflictingStores 399.113953
system.switch_cpus.MemDepUnit__0.MDPLookups 4199677.072660001
system.switch_cpus.MemDepUnit__0.bypassedMDPLookups 27042706.516628005
system.switch_cpus.MemDepUnit__0.LFSTReads 0.0
system.switch_cpus.MemDepUnit__0.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__0.PHASTMispredictions 310120.50412500004
system.switch_cpus.MemDepUnit__0.PHASTCorrectPredictions 742306.564779
system.switch_cpus.MemDepUnit__0.readsPath1 0.0
system.switch_cpus.MemDepUnit__0.readsPath2 0.0
system.switch_cpus.MemDepUnit__0.readsPath3 0.0
system.switch_cpus.MemDepUnit__0.readsPath4 0.0
system.switch_cpus.MemDepUnit__0.readsPath5 0.0
system.switch_cpus.MemDepUnit__0.readsPath6 0.0
system.switch_cpus.MemDepUnit__0.readsPath7 0.0
system.switch_cpus.MemDepUnit__0.readsPath8 0.0
system.switch_cpus.MemDepUnit__0.writesPath1 0.0
system.switch_cpus.MemDepUnit__0.writesPath2 0.0
system.switch_cpus.MemDepUnit__0.writesPath3 0.0
system.switch_cpus.MemDepUnit__0.writesPath4 0.0
system.switch_cpus.MemDepUnit__0.writesPath5 0.0
system.switch_cpus.MemDepUnit__0.writesPath6 0.0
system.switch_cpus.MemDepUnit__0.writesPath7 0.0
system.switch_cpus.MemDepUnit__0.writesPath8 0.0
system.switch_cpus.MemDepUnit__1.insertedLoads 0.0
system.switch_cpus.MemDepUnit__1.insertedStores 0.0
system.switch_cpus.MemDepUnit__1.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__1.conflictingStores 0.0
system.switch_cpus.MemDepUnit__1.MDPLookups 0.0
system.switch_cpus.MemDepUnit__1.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__1.LFSTReads 0.0
system.switch_cpus.MemDepUnit__1.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__1.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__1.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__1.readsPath1 0.0
system.switch_cpus.MemDepUnit__1.readsPath2 0.0
system.switch_cpus.MemDepUnit__1.readsPath3 0.0
system.switch_cpus.MemDepUnit__1.readsPath4 0.0
system.switch_cpus.MemDepUnit__1.readsPath5 0.0
system.switch_cpus.MemDepUnit__1.readsPath6 0.0
system.switch_cpus.MemDepUnit__1.readsPath7 0.0
system.switch_cpus.MemDepUnit__1.readsPath8 0.0
system.switch_cpus.MemDepUnit__1.writesPath1 0.0
system.switch_cpus.MemDepUnit__1.writesPath2 0.0
system.switch_cpus.MemDepUnit__1.writesPath3 0.0
system.switch_cpus.MemDepUnit__1.writesPath4 0.0
system.switch_cpus.MemDepUnit__1.writesPath5 0.0
system.switch_cpus.MemDepUnit__1.writesPath6 0.0
system.switch_cpus.MemDepUnit__1.writesPath7 0.0
system.switch_cpus.MemDepUnit__1.writesPath8 0.0
system.switch_cpus.MemDepUnit__2.insertedLoads 0.0
system.switch_cpus.MemDepUnit__2.insertedStores 0.0
system.switch_cpus.MemDepUnit__2.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__2.conflictingStores 0.0
system.switch_cpus.MemDepUnit__2.MDPLookups 0.0
system.switch_cpus.MemDepUnit__2.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__2.LFSTReads 0.0
system.switch_cpus.MemDepUnit__2.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__2.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__2.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__2.readsPath1 0.0
system.switch_cpus.MemDepUnit__2.readsPath2 0.0
system.switch_cpus.MemDepUnit__2.readsPath3 0.0
system.switch_cpus.MemDepUnit__2.readsPath4 0.0
system.switch_cpus.MemDepUnit__2.readsPath5 0.0
system.switch_cpus.MemDepUnit__2.readsPath6 0.0
system.switch_cpus.MemDepUnit__2.readsPath7 0.0
system.switch_cpus.MemDepUnit__2.readsPath8 0.0
system.switch_cpus.MemDepUnit__2.writesPath1 0.0
system.switch_cpus.MemDepUnit__2.writesPath2 0.0
system.switch_cpus.MemDepUnit__2.writesPath3 0.0
system.switch_cpus.MemDepUnit__2.writesPath4 0.0
system.switch_cpus.MemDepUnit__2.writesPath5 0.0
system.switch_cpus.MemDepUnit__2.writesPath6 0.0
system.switch_cpus.MemDepUnit__2.writesPath7 0.0
system.switch_cpus.MemDepUnit__2.writesPath8 0.0
system.switch_cpus.MemDepUnit__3.insertedLoads 0.0
system.switch_cpus.MemDepUnit__3.insertedStores 0.0
system.switch_cpus.MemDepUnit__3.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__3.conflictingStores 0.0
system.switch_cpus.MemDepUnit__3.MDPLookups 0.0
system.switch_cpus.MemDepUnit__3.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__3.LFSTReads 0.0
system.switch_cpus.MemDepUnit__3.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__3.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__3.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__3.readsPath1 0.0
system.switch_cpus.MemDepUnit__3.readsPath2 0.0
system.switch_cpus.MemDepUnit__3.readsPath3 0.0
system.switch_cpus.MemDepUnit__3.readsPath4 0.0
system.switch_cpus.MemDepUnit__3.readsPath5 0.0
system.switch_cpus.MemDepUnit__3.readsPath6 0.0
system.switch_cpus.MemDepUnit__3.readsPath7 0.0
system.switch_cpus.MemDepUnit__3.readsPath8 0.0
system.switch_cpus.MemDepUnit__3.writesPath1 0.0
system.switch_cpus.MemDepUnit__3.writesPath2 0.0
system.switch_cpus.MemDepUnit__3.writesPath3 0.0
system.switch_cpus.MemDepUnit__3.writesPath4 0.0
system.switch_cpus.MemDepUnit__3.writesPath5 0.0
system.switch_cpus.MemDepUnit__3.writesPath6 0.0
system.switch_cpus.MemDepUnit__3.writesPath7 0.0
system.switch_cpus.MemDepUnit__3.writesPath8 0.0
system.switch_cpus.branchPred.lookups_0::NoBranch 0.0
system.switch_cpus.branchPred.lookups_0::Return 967469.85944
system.switch_cpus.branchPred.lookups_0::CallDirect 922791.2795699998
system.switch_cpus.branchPred.lookups_0::CallIndirect 6.412194
system.switch_cpus.branchPred.lookups_0::DirectCond 14337725.615318002
system.switch_cpus.branchPred.lookups_0::DirectUncond 1535809.4782010003
system.switch_cpus.branchPred.lookups_0::IndirectCond 0.0
system.switch_cpus.branchPred.lookups_0::IndirectUncond 3607.720433
system.switch_cpus.branchPred.lookups_0::total 17767410.365156002
system.switch_cpus.branchPred.squashes_0::NoBranch 0.0
system.switch_cpus.branchPred.squashes_0::Return 255929.027592
system.switch_cpus.branchPred.squashes_0::CallDirect 211255.035622
system.switch_cpus.branchPred.squashes_0::CallIndirect 0.8302620000000001
system.switch_cpus.branchPred.squashes_0::DirectCond 3391604.952326
system.switch_cpus.branchPred.squashes_0::DirectUncond 264057.51036200003
system.switch_cpus.branchPred.squashes_0::IndirectCond 0.0
system.switch_cpus.branchPred.squashes_0::IndirectUncond 665.123109
system.switch_cpus.branchPred.squashes_0::total 4123512.4792729993
system.switch_cpus.branchPred.corrected_0::NoBranch 0.0
system.switch_cpus.branchPred.corrected_0::Return 218.439934
system.switch_cpus.branchPred.corrected_0::CallDirect 8696.126675000001
system.switch_cpus.branchPred.corrected_0::CallIndirect 1.4596749999999998
system.switch_cpus.branchPred.corrected_0::DirectCond 1995886.3407690001
system.switch_cpus.branchPred.corrected_0::DirectUncond 18877.902631
system.switch_cpus.branchPred.corrected_0::IndirectCond 0.0
system.switch_cpus.branchPred.corrected_0::IndirectUncond 21.413047
system.switch_cpus.branchPred.corrected_0::total 2023701.6827309998
system.switch_cpus.branchPred.earlyResteers_0::NoBranch 0.0
system.switch_cpus.branchPred.earlyResteers_0::Return 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallDirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallIndirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::total 0.0
system.switch_cpus.branchPred.committed_0::NoBranch 0.0
system.switch_cpus.branchPred.committed_0::Return 711540.7686559998
system.switch_cpus.branchPred.committed_0::CallDirect 711536.1409239998
system.switch_cpus.branchPred.committed_0::CallIndirect 5.581932
system.switch_cpus.branchPred.committed_0::DirectCond 10946121.040663
system.switch_cpus.branchPred.committed_0::DirectUncond 1271752.015724
system.switch_cpus.branchPred.committed_0::IndirectCond 0.0
system.switch_cpus.branchPred.committed_0::IndirectUncond 2942.5973239999994
system.switch_cpus.branchPred.committed_0::total 13643898.145223
system.switch_cpus.branchPred.mispredicted_0::NoBranch 0.0
system.switch_cpus.branchPred.mispredicted_0::Return 192.413535
system.switch_cpus.branchPred.mispredicted_0::CallDirect 7557.965128999999
system.switch_cpus.branchPred.mispredicted_0::CallIndirect 1.4596749999999998
system.switch_cpus.branchPred.mispredicted_0::DirectCond 1942888.782156
system.switch_cpus.branchPred.mispredicted_0::DirectUncond 13656.136384999998
system.switch_cpus.branchPred.mispredicted_0::IndirectCond 0.0
system.switch_cpus.branchPred.mispredicted_0::IndirectUncond 20.130095
system.switch_cpus.branchPred.mispredicted_0::total 1964316.886975
system.switch_cpus.branchPred.targetProvider_0::NoTarget 7973190.577538999
system.switch_cpus.branchPred.targetProvider_0::BTB 8823745.723814
system.switch_cpus.branchPred.targetProvider_0::RAS 967469.8438259999
system.switch_cpus.branchPred.targetProvider_0::Indirect 3004.219977
system.switch_cpus.branchPred.targetProvider_0::total 17767410.365156002
system.switch_cpus.branchPred.targetWrong_0::NoBranch 934661.644315
system.switch_cpus.branchPred.targetWrong_0::Return 1088820.8490099998
system.switch_cpus.branchPred.targetWrong_0::CallDirect 218.42432
system.switch_cpus.branchPred.targetWrong_0::CallIndirect 0.7650859999999999
system.switch_cpus.branchPred.targetWrong_0::DirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::DirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::total 2023701.6827309998
system.switch_cpus.branchPred.condPredicted 14337725.615318002
system.switch_cpus.branchPred.condPredictedTaken 6563684.652530999
system.switch_cpus.branchPred.condIncorrect 2023701.6827309998
system.switch_cpus.branchPred.predTakenBTBMiss 52998.588413
system.switch_cpus.branchPred.NotTakenMispredicted 934880.833721
system.switch_cpus.branchPred.TakenMispredicted 1088820.8490099998
system.switch_cpus.branchPred.BTBLookups 17767410.365156002
system.switch_cpus.branchPred.BTBUpdates 934639.5210650001
system.switch_cpus.branchPred.BTBHits 14632337.514921004
system.switch_cpus.branchPred.BTBHitRatio 0.823756568526
system.switch_cpus.branchPred.BTBMispredicted 68967.38566300001
system.switch_cpus.branchPred.indirectLookups 3614.1326270000004
system.switch_cpus.branchPred.indirectHits 3004.219977
system.switch_cpus.branchPred.indirectMisses 609.91265
system.switch_cpus.branchPred.indirectMispredicted 0.0
system.switch_cpus.branchPred.btb.lookups::NoBranch 0.0
system.switch_cpus.branchPred.btb.lookups::Return 967469.85944
system.switch_cpus.branchPred.btb.lookups::CallDirect 922791.2795699998
system.switch_cpus.branchPred.btb.lookups::CallIndirect 6.412194
system.switch_cpus.branchPred.btb.lookups::DirectCond 14337725.615318002
system.switch_cpus.branchPred.btb.lookups::DirectUncond 1535809.4782010003
system.switch_cpus.branchPred.btb.lookups::IndirectCond 0.0
system.switch_cpus.branchPred.btb.lookups::IndirectUncond 3607.720433
system.switch_cpus.branchPred.btb.lookups::total 17767410.365156002
system.switch_cpus.branchPred.btb.misses::NoBranch 0.0
system.switch_cpus.branchPred.btb.misses::Return 967469.85944
system.switch_cpus.branchPred.btb.misses::CallDirect 9414.069515000001
system.switch_cpus.branchPred.btb.misses::CallIndirect 6.412194
system.switch_cpus.branchPred.btb.misses::DirectCond 2086758.7889539998
system.switch_cpus.branchPred.btb.misses::DirectUncond 67815.99969899999
system.switch_cpus.branchPred.btb.misses::IndirectCond 0.0
system.switch_cpus.branchPred.btb.misses::IndirectUncond 3607.720433
system.switch_cpus.branchPred.btb.misses::total 3135072.850235
system.switch_cpus.branchPred.btb.updates::NoBranch 0.0
system.switch_cpus.branchPred.btb.updates::Return 0.0
system.switch_cpus.branchPred.btb.updates::CallDirect 8696.126675000001
system.switch_cpus.branchPred.btb.updates::CallIndirect 0.0
system.switch_cpus.branchPred.btb.updates::DirectCond 907065.491759
system.switch_cpus.branchPred.btb.updates::DirectUncond 18877.902631
system.switch_cpus.branchPred.btb.updates::IndirectCond 0.0
system.switch_cpus.branchPred.btb.updates::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.updates::total 934639.5210650001
system.switch_cpus.branchPred.btb.mispredict::NoBranch 0.0
system.switch_cpus.branchPred.btb.mispredict::Return 0.0
system.switch_cpus.branchPred.btb.mispredict::CallDirect 8696.126675000001
system.switch_cpus.branchPred.btb.mispredict::CallIndirect 0.0
system.switch_cpus.branchPred.btb.mispredict::DirectCond 907065.491759
system.switch_cpus.branchPred.btb.mispredict::DirectUncond 18877.902631
system.switch_cpus.branchPred.btb.mispredict::IndirectCond 0.0
system.switch_cpus.branchPred.btb.mispredict::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.mispredict::total 934639.5210650001
system.switch_cpus.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 56531832695.020996
system.switch_cpus.branchPred.indirectBranchPred.lookups 3614.1326270000004
system.switch_cpus.branchPred.indirectBranchPred.hits 3004.219977
system.switch_cpus.branchPred.indirectBranchPred.misses 609.91265
system.switch_cpus.branchPred.indirectBranchPred.targetRecords 22.872722000000003
system.switch_cpus.branchPred.indirectBranchPred.indirectRecords 3637.0053489999996
system.switch_cpus.branchPred.indirectBranchPred.speculativeOverflows 0.0
system.switch_cpus.branchPred.ras.pushes 1178726.719356
system.switch_cpus.branchPred.ras.pops 1178725.725324
system.switch_cpus.branchPred.ras.squashes 467184.8934759999
system.switch_cpus.branchPred.ras.used 711540.7686559998
system.switch_cpus.branchPred.ras.correct 711348.3551209999
system.switch_cpus.branchPred.ras.incorrect 192.413535
system.switch_cpus.commit.commitSquashedInsts 13107353.346735999
system.switch_cpus.commit.branchMispredicts 1996133.177661
system.switch_cpus.commit.numCommittedDist::samples 107702755.54300101
system.switch_cpus.commit.numCommittedDist::mean 1.0097589963440001
system.switch_cpus.commit.numCommittedDist::stdev 1.1226326039120003
system.switch_cpus.commit.numCommittedDist::underflows 0.0
system.switch_cpus.commit.numCommittedDist::0 49469976.03513799
system.switch_cpus.commit.numCommittedDist::1 26373015.621727996
system.switch_cpus.commit.numCommittedDist::2 13638775.958625998
system.switch_cpus.commit.numCommittedDist::3 18220987.927509002
system.switch_cpus.commit.numCommittedDist::overflows 0.0
system.switch_cpus.commit.numCommittedDist::min_value 0.0
system.switch_cpus.commit.numCommittedDist::max_value 2.9999940000000005
system.switch_cpus.commit.numCommittedDist::total 107702755.54300101
system.switch_cpus.commit.amos 0.0
system.switch_cpus.commit.membars 18.847307999999998
system.switch_cpus.commit.functionCalls 711541.722856
system.switch_cpus.commit.committedInstType_0::No_OpClass 36.854834999999994
system.switch_cpus.commit.committedInstType_0::IntAlu 66136563.34098299
system.switch_cpus.commit.committedInstType_0::IntMult 1190528.216948
system.switch_cpus.commit.committedInstType_0::IntDiv 350829.463971
system.switch_cpus.commit.committedInstType_0::FloatAdd 50918.84919000001
system.switch_cpus.commit.committedInstType_0::FloatCmp 6363.158636
system.switch_cpus.commit.committedInstType_0::FloatCvt 51298.936821
system.switch_cpus.commit.committedInstType_0::FloatMult 0.00688
system.switch_cpus.commit.committedInstType_0::FloatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::FloatDiv 372.890837
system.switch_cpus.commit.committedInstType_0::FloatMisc 302302.301697
system.switch_cpus.commit.committedInstType_0::FloatSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdAdd 13268.284448999999
system.switch_cpus.commit.committedInstType_0::SimdAddAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdAlu 1260853.6552970002
system.switch_cpus.commit.committedInstType_0::SimdCmp 1155.5857839999999
system.switch_cpus.commit.committedInstType_0::SimdCvt 52222.38226599999
system.switch_cpus.commit.committedInstType_0::SimdMisc 345770.52375
system.switch_cpus.commit.committedInstType_0::SimdMult 0.0
system.switch_cpus.commit.committedInstType_0::SimdMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdShift 953892.1145109999
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdDiv 0.0
system.switch_cpus.commit.committedInstType_0::SimdSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMult 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdAes 0.0
system.switch_cpus.commit.committedInstType_0::SimdAesMix 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.commit.committedInstType_0::SimdPredAlu 0.0
system.switch_cpus.commit.committedInstType_0::Matrix 0.0
system.switch_cpus.commit.committedInstType_0::MatrixMov 0.0
system.switch_cpus.commit.committedInstType_0::MatrixOP 0.0
system.switch_cpus.commit.committedInstType_0::MemRead 27369485.162957996
system.switch_cpus.commit.committedInstType_0::MemWrite 10227669.591694
system.switch_cpus.commit.committedInstType_0::FloatMemRead 0.0
system.switch_cpus.commit.committedInstType_0::FloatMemWrite 0.0
system.switch_cpus.commit.committedInstType_0::IprAccess 0.0
system.switch_cpus.commit.committedInstType_0::InstPrefetch 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdConfig 0.0
system.switch_cpus.commit.committedInstType_0::total 108313531.321507
system.switch_cpus.commit.commitEligibleSamples 18220987.927509002
system.switch_cpus.commit.memOrderViolationEvents 0.0
system.switch_cpus.commit.PNDLoadViolations 1253.5327860000002
system.switch_cpus.commitStats0.numInsts 100002765.57417099
system.switch_cpus.commitStats0.numOps 108313531.321507
system.switch_cpus.commitStats0.numInstsNotNOP 99999800.259466
system.switch_cpus.commitStats0.numOpsNotNOP 108310566.00680201
system.switch_cpus.commitStats0.cpi 1.130601876616
system.switch_cpus.commitStats0.ipc 0.888135913844
system.switch_cpus.commitStats0.numMemRefs 37597154.754652
system.switch_cpus.commitStats0.numFpInsts 0.0
system.switch_cpus.commitStats0.numIntInsts 95324829.567118
system.switch_cpus.commitStats0.numLoadInsts 27369485.162957996
system.switch_cpus.commitStats0.numRMWLoadInsts 0.0
system.switch_cpus.commitStats0.numRMWALoadInsts 0.0
system.switch_cpus.commitStats0.numStoreInsts 10227650.435314
system.switch_cpus.commitStats0.numRMWStoreInsts 0.0
system.switch_cpus.commitStats0.numRMWAStoreInsts 0.0
system.switch_cpus.commitStats0.numVecInsts 6263907.025637999
system.switch_cpus.commitStats0.committedInstType::No_OpClass 36.854834999999994
system.switch_cpus.commitStats0.committedInstType::IntAlu 66136563.34098299
system.switch_cpus.commitStats0.committedInstType::IntMult 1190528.216948
system.switch_cpus.commitStats0.committedInstType::IntDiv 350829.463971
system.switch_cpus.commitStats0.committedInstType::FloatAdd 50918.84919000001
system.switch_cpus.commitStats0.committedInstType::FloatCmp 6363.158636
system.switch_cpus.commitStats0.committedInstType::FloatCvt 51298.936821
system.switch_cpus.commitStats0.committedInstType::FloatMult 0.00688
system.switch_cpus.commitStats0.committedInstType::FloatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::FloatDiv 372.890837
system.switch_cpus.commitStats0.committedInstType::FloatMisc 302302.301697
system.switch_cpus.commitStats0.committedInstType::FloatSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAdd 13268.284448999999
system.switch_cpus.commitStats0.committedInstType::SimdAddAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAlu 1260853.6552970002
system.switch_cpus.commitStats0.committedInstType::SimdCmp 1155.5857839999999
system.switch_cpus.commitStats0.committedInstType::SimdCvt 52222.38226599999
system.switch_cpus.commitStats0.committedInstType::SimdMisc 345770.52375
system.switch_cpus.commitStats0.committedInstType::SimdMult 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShift 953892.1145109999
system.switch_cpus.commitStats0.committedInstType::SimdShiftAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdDiv 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCvt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatDiv 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMisc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMult 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAes 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAesMix 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma3 0.0
system.switch_cpus.commitStats0.committedInstType::SimdPredAlu 0.0
system.switch_cpus.commitStats0.committedInstType::Matrix 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixMov 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixOP 0.0
system.switch_cpus.commitStats0.committedInstType::MemRead 27369485.162957996
system.switch_cpus.commitStats0.committedInstType::MemWrite 10227669.591694
system.switch_cpus.commitStats0.committedInstType::FloatMemRead 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMemWrite 0.0
system.switch_cpus.commitStats0.committedInstType::IprAccess 0.0
system.switch_cpus.commitStats0.committedInstType::InstPrefetch 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdConfig 0.0
system.switch_cpus.commitStats0.committedInstType::total 108313531.321507
system.switch_cpus.commitStats0.committedControl::IsControl 13643898.284822
system.switch_cpus.commitStats0.committedControl::IsDirectControl 12929409.33691
system.switch_cpus.commitStats0.committedControl::IsIndirectControl 714488.9479120001
system.switch_cpus.commitStats0.committedControl::IsCondControl 10946121.135450002
system.switch_cpus.commitStats0.committedControl::IsUncondControl 2697777.1493719993
system.switch_cpus.commitStats0.committedControl::IsCall 711541.722856
system.switch_cpus.commitStats0.committedControl::IsReturn 711540.7686559998
system.switch_cpus.decode.idleCycles 39410172.553731
system.switch_cpus.decode.blockedCycles 9815327.089385003
system.switch_cpus.decode.runCycles 60210066.680277996
system.switch_cpus.decode.unblockCycles 1400176.233898
system.switch_cpus.decode.squashCycles 1997436.8122100004
system.switch_cpus.decode.branchResolved 8722067.606629001
system.switch_cpus.decode.branchMispred 28526.169052999998
system.switch_cpus.decode.decodedInsts 128808250.098095
system.switch_cpus.decode.squashedInsts 16850.367746000004
system.switch_cpus.executeStats0.numInsts 115489612.921631
system.switch_cpus.executeStats0.numNop 2973.458193
system.switch_cpus.executeStats0.numBranches 14537550.680185001
system.switch_cpus.executeStats0.numLoadInsts 29991722.678501
system.switch_cpus.executeStats0.numStoreInsts 10496463.545249
system.switch_cpus.executeStats0.instRate 1.0253052128880003
system.switch_cpus.executeStats0.numCCRegReads 37378652.398353
system.switch_cpus.executeStats0.numCCRegWrites 38041598.872848004
system.switch_cpus.executeStats0.numFpRegWrites 0.0
system.switch_cpus.executeStats0.numIntRegReads 141887944.82321697
system.switch_cpus.executeStats0.numIntRegWrites 75931820.128724
system.switch_cpus.executeStats0.numMemRefs 40488186.223749995
system.switch_cpus.executeStats0.numMiscRegReads 20860266.575593997
system.switch_cpus.executeStats0.numMiscRegWrites 161194.926083
system.switch_cpus.executeStats0.numVecAluAccesses 0.0
system.switch_cpus.executeStats0.numVecPredRegReads 482.5539
system.switch_cpus.executeStats0.numVecPredRegWrites 186.136529
system.switch_cpus.executeStats0.numVecRegReads 6846462.433047
system.switch_cpus.executeStats0.numVecRegWrites 4491816.966091
system.switch_cpus.executeStats0.numDiscardedOps 0.0
system.switch_cpus.fetch.predictedBranches 9794219.787617
system.switch_cpus.fetch.cycles 69021755.64458999
system.switch_cpus.fetch.squashCycles 4050021.683032
system.switch_cpus.fetch.cacheLines 39486556.257988006
system.switch_cpus.fetch.icacheSquashes 753836.5064819999
system.switch_cpus.fetch.nisnDist::samples 112833179.369502
system.switch_cpus.fetch.nisnDist::mean 1.1709460028029999
system.switch_cpus.fetch.nisnDist::stdev 1.244168882735
system.switch_cpus.fetch.nisnDist::underflows 0.0
system.switch_cpus.fetch.nisnDist::0 48942737.740397
system.switch_cpus.fetch.nisnDist::1 26877275.863995004
system.switch_cpus.fetch.nisnDist::2 6285098.521431999
system.switch_cpus.fetch.nisnDist::3 30728067.243678
system.switch_cpus.fetch.nisnDist::overflows 0.0
system.switch_cpus.fetch.nisnDist::min_value 0.0
system.switch_cpus.fetch.nisnDist::max_value 2.9999940000000005
system.switch_cpus.fetch.nisnDist::total 112833179.369502
system.switch_cpus.fetchStats0.numInsts 121901103.62264898
system.switch_cpus.fetchStats0.numOps 0.0
system.switch_cpus.fetchStats0.fetchRate 1.082534571918
system.switch_cpus.fetchStats0.numBranches 17767410.365156002
system.switch_cpus.fetchStats0.branchRate 0.157722165509
system.switch_cpus.fetchStats0.icacheStallCycles 41786301.989310995
system.switch_cpus.fetchStats0.numFetchSuspends 0.0
system.switch_cpus.iew.idleCycles 0.0
system.switch_cpus.iew.squashCycles 1997436.8122100004
system.switch_cpus.iew.blockCycles 4364320.462363999
system.switch_cpus.iew.unblockCycles 1586109.104722
system.switch_cpus.iew.dispatchedInsts 121420702.29744698
system.switch_cpus.iew.dispSquashedInsts 367757.403212
system.switch_cpus.iew.dispLoadInsts 31242383.589287996
system.switch_cpus.iew.dispStoreInsts 10931439.980713
system.switch_cpus.iew.dispNonSpecInsts 241.230079
system.switch_cpus.iew.iqFullEvents 15388.646284
system.switch_cpus.iew.lsqFullEvents 1493777.4068699998
system.switch_cpus.iew.predictedTakenIncorrect 1114353.903836
system.switch_cpus.iew.predictedNotTakenIncorrect 952633.1203360001
system.switch_cpus.iew.branchMispredicts 2066987.0241719997
system.switch_cpus.iew.instsToCommit 114511686.30057798
system.switch_cpus.iew.writebackCount 114038344.86340101
system.switch_cpus.iew.producerInst 51760323.970074005
system.switch_cpus.iew.consumerInst 81121232.57377101
system.switch_cpus.iew.wbRate 1.012423926071
system.switch_cpus.iew.wbFanout 0.6382843164230001
system.switch_cpus.lsq0.forwLoads 333397.111743
system.switch_cpus.lsq0.squashedLoads 3872898.7824299997
system.switch_cpus.lsq0.ignoredResponses 173.981957
system.switch_cpus.lsq0.memOrderViolation 1824.5308559999999
system.switch_cpus.lsq0.squashedStores 703771.5026149999
system.switch_cpus.lsq0.rescheduledLoads 10005.063315000001
system.switch_cpus.lsq0.blockedByCache 2964.0933520000003
system.switch_cpus.lsq0.loadToUse::samples 27369484.703038003
system.switch_cpus.lsq0.loadToUse::mean 4.351605557362
system.switch_cpus.lsq0.loadToUse::stdev 8.415052586723002
system.switch_cpus.lsq0.loadToUse::0-9 26436368.64033499
system.switch_cpus.lsq0.loadToUse::10-19 60860.753369
system.switch_cpus.lsq0.loadToUse::20-29 757865.475199
system.switch_cpus.lsq0.loadToUse::30-39 34124.457835
system.switch_cpus.lsq0.loadToUse::40-49 2235.279162
system.switch_cpus.lsq0.loadToUse::50-59 1960.8774899999999
system.switch_cpus.lsq0.loadToUse::60-69 1527.109675
system.switch_cpus.lsq0.loadToUse::70-79 1529.49226
system.switch_cpus.lsq0.loadToUse::80-89 1602.220002
system.switch_cpus.lsq0.loadToUse::90-99 6054.750467
system.switch_cpus.lsq0.loadToUse::100-109 1479.965887
system.switch_cpus.lsq0.loadToUse::110-119 1453.4661650000003
system.switch_cpus.lsq0.loadToUse::120-129 1970.9144419999996
system.switch_cpus.lsq0.loadToUse::130-139 2063.744918
system.switch_cpus.lsq0.loadToUse::140-149 34128.064102
system.switch_cpus.lsq0.loadToUse::150-159 3420.174660000001
system.switch_cpus.lsq0.loadToUse::160-169 1086.615659
system.switch_cpus.lsq0.loadToUse::170-179 5061.785241999999
system.switch_cpus.lsq0.loadToUse::180-189 632.3262389999999
system.switch_cpus.lsq0.loadToUse::190-199 1531.6192110000004
system.switch_cpus.lsq0.loadToUse::200-209 2821.049166
system.switch_cpus.lsq0.loadToUse::210-219 305.781047
system.switch_cpus.lsq0.loadToUse::220-229 59.214366000000005
system.switch_cpus.lsq0.loadToUse::230-239 53.59839600000001
system.switch_cpus.lsq0.loadToUse::240-249 65.02702
system.switch_cpus.lsq0.loadToUse::250-259 83.22381200000001
system.switch_cpus.lsq0.loadToUse::270-279 566.0882220000001
system.switch_cpus.lsq0.loadToUse::290-299 447.545942
system.switch_cpus.lsq0.loadToUse::overflows 4714.382949000001
system.switch_cpus.lsq0.loadToUse::min_value 1.000428
system.switch_cpus.lsq0.loadToUse::max_value 913.3433539999999
system.switch_cpus.lsq0.loadToUse::total 27369484.703038003
system.switch_cpus.mmu.alignFaults 0.0
system.switch_cpus.mmu.prefetchFaults 0.0
system.switch_cpus.mmu.domainFaults 0.0
system.switch_cpus.mmu.permsFaults 0.0
system.switch_cpus.mmu.dtb.readHits 0.0
system.switch_cpus.mmu.dtb.readMisses 0.0
system.switch_cpus.mmu.dtb.writeHits 0.0
system.switch_cpus.mmu.dtb.writeMisses 0.0
system.switch_cpus.mmu.dtb.inserts 0.0
system.switch_cpus.mmu.dtb.flushTlb 0.077268
system.switch_cpus.mmu.dtb.flushedEntries 0.0
system.switch_cpus.mmu.dtb.readAccesses 0.0
system.switch_cpus.mmu.dtb.writeAccesses 0.0
system.switch_cpus.mmu.dtb.hits 0.0
system.switch_cpus.mmu.dtb.misses 0.0
system.switch_cpus.mmu.dtb.accesses 0.0
system.switch_cpus.mmu.dtb_walker.walks 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 56531832695.020996
system.switch_cpus.mmu.itb.instHits 0.0
system.switch_cpus.mmu.itb.instMisses 0.0
system.switch_cpus.mmu.itb.inserts 0.0
system.switch_cpus.mmu.itb.flushTlb 0.077268
system.switch_cpus.mmu.itb.flushedEntries 0.0
system.switch_cpus.mmu.itb.instAccesses 0.0
system.switch_cpus.mmu.itb.hits 0.0
system.switch_cpus.mmu.itb.misses 0.0
system.switch_cpus.mmu.itb.accesses 0.0
system.switch_cpus.mmu.itb_walker.walks 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 56531832695.020996
system.switch_cpus.mmu.l2_shared.instHits 0.0
system.switch_cpus.mmu.l2_shared.instMisses 0.0
system.switch_cpus.mmu.l2_shared.inserts 0.0
system.switch_cpus.mmu.l2_shared.flushTlb 0.077268
system.switch_cpus.mmu.l2_shared.flushedEntries 0.0
system.switch_cpus.mmu.l2_shared.instAccesses 0.0
system.switch_cpus.mmu.l2_shared.hits 0.0
system.switch_cpus.mmu.l2_shared.misses 0.0
system.switch_cpus.mmu.l2_shared.accesses 0.0
system.switch_cpus.mmu.stage2_dtb.readHits 0.0
system.switch_cpus.mmu.stage2_dtb.readMisses 0.0
system.switch_cpus.mmu.stage2_dtb.writeHits 0.0
system.switch_cpus.mmu.stage2_dtb.writeMisses 0.0
system.switch_cpus.mmu.stage2_dtb.inserts 0.0
system.switch_cpus.mmu.stage2_dtb.flushTlb 0.077268
system.switch_cpus.mmu.stage2_dtb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_dtb.readAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.writeAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.hits 0.0
system.switch_cpus.mmu.stage2_dtb.misses 0.0
system.switch_cpus.mmu.stage2_dtb.accesses 0.0
system.switch_cpus.mmu.stage2_dtb_walker.walks 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 56531832695.020996
system.switch_cpus.mmu.stage2_itb.instHits 0.0
system.switch_cpus.mmu.stage2_itb.instMisses 0.0
system.switch_cpus.mmu.stage2_itb.inserts 0.0
system.switch_cpus.mmu.stage2_itb.flushTlb 0.077268
system.switch_cpus.mmu.stage2_itb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_itb.instAccesses 0.0
system.switch_cpus.mmu.stage2_itb.hits 0.0
system.switch_cpus.mmu.stage2_itb.misses 0.0
system.switch_cpus.mmu.stage2_itb.accesses 0.0
system.switch_cpus.mmu.stage2_itb_walker.walks 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 56531832695.020996
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 56531832695.020996
system.switch_cpus.rename.squashCycles 1997436.8122100004
system.switch_cpus.rename.idleCycles 40872678.054733
system.switch_cpus.rename.blockCycles 6321442.847693
system.switch_cpus.rename.serializeStallCycles 243273.887775
system.switch_cpus.rename.runCycles 60055651.001402
system.switch_cpus.rename.unblockCycles 3342696.7656890005
system.switch_cpus.rename.renamedInsts 126162294.310564
system.switch_cpus.rename.ROBFullEvents 75085.42875799998
system.switch_cpus.rename.IQFullEvents 176504.62972400003
system.switch_cpus.rename.LQFullEvents 21966.683586
system.switch_cpus.rename.SQFullEvents 2857200.936983
system.switch_cpus.rename.fullRegistersEvents 25152.772610999997
system.switch_cpus.rename.renamedOperands 144975177.53238398
system.switch_cpus.rename.lookups 228038747.56050605
system.switch_cpus.rename.intLookups 154219658.527265
system.switch_cpus.rename.vecLookups 6886027.007455999
system.switch_cpus.rename.vecPredLookups 379.30663799999996
system.switch_cpus.rename.committedMaps 122907911.54740298
system.switch_cpus.rename.undoneMaps 22067266.380181
system.switch_cpus.rename.serializing 9834.722213000001
system.switch_cpus.rename.tempSerializing 0.9518650000000001
system.switch_cpus.rename.skidInsts 1149094.5222250002
system.switch_cpus.rob.reads 210902200.265935
system.switch_cpus.rob.writes 247984127.66628104
system.switch_cpus.rob.squashedLoads 3950316.321117001
system.switch_cpus.rob.squashedRMWLoads 0.0
system.switch_cpus.rob.squashedRMWALoads 0.0
system.switch_cpus.rob.squashedStores 727621.2231570001
system.switch_cpus.rob.squashedRMWStores 0.0
system.switch_cpus.rob.squashedRMWAStores 0.0
system.switch_cpus.thread_0.numInsts 99999800.259466
system.switch_cpus.thread_0.numOps 108310566.00680201
system.switch_cpus.thread_0.numMemRefs 0.0
system.tol2bus.transDist::ReadResp 489166.25377699995
system.tol2bus.transDist::WritebackDirty 309460.4072479999
system.tol2bus.transDist::WritebackClean 62341.768342
system.tol2bus.transDist::CleanEvict 245132.62436100002
system.tol2bus.transDist::ReadExReq 89794.88262
system.tol2bus.transDist::ReadExResp 89794.88262
system.tol2bus.transDist::ReadCleanReq 62428.163437
system.tol2bus.transDist::ReadSharedReq 426737.973724
system.tol2bus.pktCount::total 1737384.607285
system.tol2bus.pktSize::total 59655356.42931199
system.tol2bus.snoops 37865.097682
system.tol2bus.snoopTraffic 1193495.537856
system.tol2bus.snoopFanout::samples 617022.474121
system.tol2bus.snoopFanout::mean 0.000263658421
system.tol2bus.snoopFanout::stdev 0.011123856325999998
system.tol2bus.snoopFanout::underflows 0.0
system.tol2bus.snoopFanout::0 616814.8876220001
system.tol2bus.snoopFanout::1 207.58649900000003
system.tol2bus.snoopFanout::2 0.0
system.tol2bus.snoopFanout::overflows 0.0
system.tol2bus.snoopFanout::min_value 0.0
system.tol2bus.snoopFanout::max_value 0.9995680000000002
system.tol2bus.snoopFanout::total 617022.474121
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 56531832695.020996
system.tol2bus.reqLayer0.occupancy 932267372.367
system.tol2bus.reqLayer0.utilization 0.0
system.tol2bus.respLayer0.occupancy 93730921.273264
system.tol2bus.respLayer0.utilization 0.0
system.tol2bus.respLayer1.occupancy 774897918.1056919
system.tol2bus.respLayer1.utilization 0.0
system.tol2bus.snoop_filter.totRequests 1158227.1039100003
system.tol2bus.snoop_filter.hitSingleRequests 579069.71487
system.tol2bus.snoop_filter.hitMultiRequests 0.025202
system.tol2bus.snoop_filter.totSnoops 207.56129700000002
system.tol2bus.snoop_filter.hitSingleSnoops 207.56129700000002
system.tol2bus.snoop_filter.hitMultiSnoops 0.0
system.voltage_domain.voltage 0.9999980000000002
system.workload.inst.arm 0.0
system.workload.inst.quiesce 0.0
system.l2.writebacks::writebacks 18648.355178
system.l2.writebacks::total 18648.355178
system.l2.tags.occupancies::writebacks 92.507915706934
system.l2.tags.avgOccs::writebacks 0.0028230336720000008
system.l2.tags.ageTaskId_1024::4 13762.013568000002
system.mem_ctrls.avgPriority_writebacks::samples 18648.115629
system.mem_ctrls.requestorWriteAccesses::writebacks 18648.355178
system.mem_ctrls.requestorWriteAvgLat::writebacks 454873805.51865375
system.mem_ctrls.dram.bytesWritten::writebacks 1193494.731392
system.mem_ctrls.dram.bytesWritten::total 1193494.731392
system.mem_ctrls.dram.numWrites::writebacks 18648.355178
system.mem_ctrls.dram.numWrites::total 18648.355178
system.mem_ctrls.dram.bwWrite::writebacks 17792372.068446
system.mem_ctrls.dram.bwWrite::total 17792372.068446
system.mem_ctrls.dram.bwTotal::writebacks 17792372.068446
system.membus.transDist::WritebackDirty 18648.355178
system.switch_cpus.lsq0.loadToUse::280-289 3342.814212999999
system.l2.ReadExReq.misses::cpu.data 0.462563
system.l2.ReadExReq.accesses::cpu.data 0.462563
system.l2.ReadExReq.missRate::cpu.data 0.334521
system.switch_cpus.fetch.miscStallCycles 19.316415
system.switch_cpus.fetch.icacheWaitRetryStallCycles 3.315513
system.switch_cpus.lsq0.loadToUse::260-269 83.46282799999999
system.l2.InvalidateReq.hits::switch_cpus.data 79.002385
system.l2.InvalidateReq.hits::total 79.002385
system.l2.InvalidateReq.accesses::switch_cpus.data 196.36697800000002
system.l2.InvalidateReq.accesses::total 196.36697800000002
system.tol2bus.transDist::InvalidateReq 196.36697800000002
system.tol2bus.transDist::InvalidateResp 196.36697800000002
system.l2.tags.ageTaskId_1024::0 1.224241
system.l2.InvalidateReq.misses::switch_cpus.data 117.36459300000001
system.l2.InvalidateReq.misses::total 117.36459300000001
system.l2.InvalidateReq.missRate::switch_cpus.data 0.315278589328
system.l2.InvalidateReq.missRate::total 0.315278589328
system.l2.InvalidateReq.mshrMisses::switch_cpus.data 117.36459300000001
system.l2.InvalidateReq.mshrMisses::total 117.36459300000001
system.l2.InvalidateReq.mshrMissLatency::switch_cpus.data 2246154.207
system.l2.InvalidateReq.mshrMissLatency::total 2246154.207
system.l2.InvalidateReq.mshrMissRate::switch_cpus.data 0.315278589328
system.l2.InvalidateReq.mshrMissRate::total 0.315278589328
system.l2.InvalidateReq.avgMshrMissLatency::switch_cpus.data 8559.597824024206
system.l2.InvalidateReq.avgMshrMissLatency::total 8559.597824024206
system.mem_ctrls.rdPerTurnAround::samples 1159.296969
system.mem_ctrls.rdPerTurnAround::mean 618.0883683488009
system.mem_ctrls.rdPerTurnAround::gmean 157.25669680757
system.mem_ctrls.rdPerTurnAround::stdev 1162.227624167767
system.mem_ctrls.rdPerTurnAround::0-1023 1136.734485
system.mem_ctrls.rdPerTurnAround::1024-2047 0.38160799999999995
system.mem_ctrls.rdPerTurnAround::20480-21503 0.04721
system.mem_ctrls.rdPerTurnAround::total 1159.296969
system.mem_ctrls.wrPerTurnAround::samples 1159.296969
system.mem_ctrls.wrPerTurnAround::mean 7.3837702441549995
system.mem_ctrls.wrPerTurnAround::gmean 7.380334208753
system.mem_ctrls.wrPerTurnAround::stdev 0.20311264247299998
system.mem_ctrls.wrPerTurnAround::16 1117.438838
system.mem_ctrls.wrPerTurnAround::17 3.237305
system.mem_ctrls.wrPerTurnAround::18 32.921798
system.mem_ctrls.wrPerTurnAround::19 4.365112
system.mem_ctrls.wrPerTurnAround::20 0.999639
system.mem_ctrls.wrPerTurnAround::21 0.221662
system.mem_ctrls.wrPerTurnAround::23 0.015614
system.mem_ctrls.wrPerTurnAround::25 0.015614
system.mem_ctrls.wrPerTurnAround::28 0.015614
system.mem_ctrls.wrPerTurnAround::total 1159.296969
system.mem_ctrls.requestorWriteBytes::writebacks 1192793.127744
system.mem_ctrls.requestorWriteRate::writebacks 17780340.5530884
system.mem_ctrls.requestorWriteTotalLat::writebacks 327172146113.89105
system.membus.transDist::InvalidateReq 117.36459300000001
system.switch_cpus.commit.commitNonSpecStalls 38.467296
system.mem_ctrls.rdPerTurnAround::19456-20479 0.065773
system.mem_ctrls.wrPerTurnAround::30 0.065773
system.mem_ctrls.rdPerTurnAround::21504-22527 0.077268
system.mem_ctrls.dram.bytesPerActivate::64-71 2.12248
system.mem_ctrls.rdPerTurnAround::0-511 21.250033
system.mem_ctrls.rdPerTurnAround::512-1023 0.28319300000000003
system.mem_ctrls.rdPerTurnAround::13312-13823 0.03719
system.mem_ctrls.rdPerTurnAround::1536-2047 0.066572
system.mem_ctrls.rdPerTurnAround::2048-2559 0.015429
system.mem_ctrls.rdPerTurnAround::5120-5631 0.015429
system.mem_ctrls.rdPerTurnAround::11264-11775 0.015429
system.switch_cpus.fetch.pendingTrapStallCycles 93.915129
system.l2.UpgradeReq.hits::switch_cpus.data 0.012601
system.l2.UpgradeReq.hits::total 0.012601
system.l2.UpgradeReq.accesses::switch_cpus.data 0.012601
system.l2.UpgradeReq.accesses::total 0.012601
system.mem_ctrls.rdPerTurnAround::22528-23551 0.012601
system.tol2bus.transDist::UpgradeReq 0.012601
system.tol2bus.transDist::UpgradeResp 0.012601
system.mem_ctrls.rdPerTurnAround::1024-1535 0.102286
system.mem_ctrls.rdPerTurnAround::15360-15871 0.051143
system.mem_ctrls.rdPerTurnAround::23552-24575 0.103024
system.mem_ctrls.rdPerTurnAround::17408-18431 0.038296
CPI 1.130639016359309

Per-Address PND Load Violations:
