{"vcs1":{"timestamp_begin":1679886494.795404243, "rt":0.32, "ut":0.11, "st":0.10}}
{"vcselab":{"timestamp_begin":1679886495.144883414, "rt":0.28, "ut":0.17, "st":0.04}}
{"link":{"timestamp_begin":1679886495.446399592, "rt":0.27, "ut":0.10, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1679886494.564513873}
{"VCS_COMP_START_TIME": 1679886494.564513873}
{"VCS_COMP_END_TIME": 1679886495.758649087}
{"VCS_USER_OPTIONS": "-sverilog -nc library.sv library_tests.sv"}
{"vcs1": {"peak_mem": 336180}}
{"stitch_vcselab": {"peak_mem": 222552}}
