ARM GAS  D:\Dev\msys64\tmp\ccxcsRib.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"memp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.rodata.do_memp_malloc_pool.str1.4,"aMS",%progbits,1
  18              		.align	2
  19              	.LC0:
  20 0000 4D696464 		.ascii	"Middlewares/Third_Party/LwIP/src/core/memp.c\000"
  20      6C657761 
  20      7265732F 
  20      54686972 
  20      645F5061 
  21 002d 000000   		.align	2
  22              	.LC1:
  23 0030 6D656D70 		.ascii	"memp_malloc: memp properly aligned\000"
  23      5F6D616C 
  23      6C6F633A 
  23      206D656D 
  23      70207072 
  24 0053 00       		.align	2
  25              	.LC2:
  26 0054 41737365 		.ascii	"Assertion \"%s\" failed at line %d in %s\012\000"
  26      7274696F 
  26      6E202225 
  26      73222066 
  26      61696C65 
  27              		.section	.text.do_memp_malloc_pool,"ax",%progbits
  28              		.align	1
  29              		.arch armv7e-m
  30              		.syntax unified
  31              		.thumb
  32              		.thumb_func
  33              		.fpu fpv5-sp-d16
  35              	do_memp_malloc_pool:
  36              	.LVL0:
  37              	.LFB32:
  38              		.file 1 "Middlewares/Third_Party/LwIP/src/core/memp.c"
   1:Middlewares/Third_Party/LwIP/src/core/memp.c **** /**
   2:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * @file
   3:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * Dynamic pool memory manager
   4:Middlewares/Third_Party/LwIP/src/core/memp.c ****  *
   5:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * lwIP has dedicated pools for many structures (netconn, protocol control blocks,
   6:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * packet buffers, ...). All these pools are managed here.
   7:Middlewares/Third_Party/LwIP/src/core/memp.c ****  *
   8:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * @defgroup mempool Memory pools
ARM GAS  D:\Dev\msys64\tmp\ccxcsRib.s 			page 2


   9:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * @ingroup infrastructure
  10:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * Custom memory pools
  11:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
  12:Middlewares/Third_Party/LwIP/src/core/memp.c ****  */
  13:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
  14:Middlewares/Third_Party/LwIP/src/core/memp.c **** /*
  15:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * Copyright (c) 2001-2004 Swedish Institute of Computer Science.
  16:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * All rights reserved.
  17:Middlewares/Third_Party/LwIP/src/core/memp.c ****  *
  18:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * Redistribution and use in source and binary forms, with or without modification,
  19:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * are permitted provided that the following conditions are met:
  20:Middlewares/Third_Party/LwIP/src/core/memp.c ****  *
  21:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * 1. Redistributions of source code must retain the above copyright notice,
  22:Middlewares/Third_Party/LwIP/src/core/memp.c ****  *    this list of conditions and the following disclaimer.
  23:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * 2. Redistributions in binary form must reproduce the above copyright notice,
  24:Middlewares/Third_Party/LwIP/src/core/memp.c ****  *    this list of conditions and the following disclaimer in the documentation
  25:Middlewares/Third_Party/LwIP/src/core/memp.c ****  *    and/or other materials provided with the distribution.
  26:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * 3. The name of the author may not be used to endorse or promote products
  27:Middlewares/Third_Party/LwIP/src/core/memp.c ****  *    derived from this software without specific prior written permission.
  28:Middlewares/Third_Party/LwIP/src/core/memp.c ****  *
  29:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR IMPLIED
  30:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  31:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT
  32:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
  33:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT
  34:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  35:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  36:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING
  37:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
  38:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * OF SUCH DAMAGE.
  39:Middlewares/Third_Party/LwIP/src/core/memp.c ****  *
  40:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * This file is part of the lwIP TCP/IP stack.
  41:Middlewares/Third_Party/LwIP/src/core/memp.c ****  *
  42:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * Author: Adam Dunkels <adam@sics.se>
  43:Middlewares/Third_Party/LwIP/src/core/memp.c ****  *
  44:Middlewares/Third_Party/LwIP/src/core/memp.c ****  */
  45:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
  46:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/opt.h"
  47:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
  48:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/memp.h"
  49:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/sys.h"
  50:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/stats.h"
  51:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
  52:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include <string.h>
  53:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
  54:Middlewares/Third_Party/LwIP/src/core/memp.c **** /* Make sure we include everything we need for size calculation required by memp_std.h */
  55:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/pbuf.h"
  56:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/raw.h"
  57:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/udp.h"
  58:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/tcp.h"
  59:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/priv/tcp_priv.h"
  60:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/altcp.h"
  61:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/ip4_frag.h"
  62:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/netbuf.h"
  63:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/api.h"
  64:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/priv/tcpip_priv.h"
  65:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/priv/api_msg.h"
ARM GAS  D:\Dev\msys64\tmp\ccxcsRib.s 			page 3


  66:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/priv/sockets_priv.h"
  67:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/etharp.h"
  68:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/igmp.h"
  69:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/timeouts.h"
  70:Middlewares/Third_Party/LwIP/src/core/memp.c **** /* needed by default MEMP_NUM_SYS_TIMEOUT */
  71:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "netif/ppp/ppp_opts.h"
  72:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/netdb.h"
  73:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/dns.h"
  74:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/priv/nd6_priv.h"
  75:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/ip6_frag.h"
  76:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/mld6.h"
  77:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
  78:Middlewares/Third_Party/LwIP/src/core/memp.c **** #define LWIP_MEMPOOL(name,num,size,desc) LWIP_MEMPOOL_DECLARE(name,num,size,desc)
  79:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/priv/memp_std.h"
  80:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
  81:Middlewares/Third_Party/LwIP/src/core/memp.c **** const struct memp_desc *const memp_pools[MEMP_MAX] = {
  82:Middlewares/Third_Party/LwIP/src/core/memp.c **** #define LWIP_MEMPOOL(name,num,size,desc) &memp_ ## name,
  83:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/priv/memp_std.h"
  84:Middlewares/Third_Party/LwIP/src/core/memp.c **** };
  85:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
  86:Middlewares/Third_Party/LwIP/src/core/memp.c **** #ifdef LWIP_HOOK_FILENAME
  87:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include LWIP_HOOK_FILENAME
  88:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif
  89:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
  90:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_MEM_MALLOC && MEMP_OVERFLOW_CHECK >= 2
  91:Middlewares/Third_Party/LwIP/src/core/memp.c **** #undef MEMP_OVERFLOW_CHECK
  92:Middlewares/Third_Party/LwIP/src/core/memp.c **** /* MEMP_OVERFLOW_CHECK >= 2 does not work with MEMP_MEM_MALLOC, use 1 instead */
  93:Middlewares/Third_Party/LwIP/src/core/memp.c **** #define MEMP_OVERFLOW_CHECK 1
  94:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif
  95:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
  96:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_SANITY_CHECK && !MEMP_MEM_MALLOC
  97:Middlewares/Third_Party/LwIP/src/core/memp.c **** /**
  98:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * Check that memp-lists don't form a circle, using "Floyd's cycle-finding algorithm".
  99:Middlewares/Third_Party/LwIP/src/core/memp.c ****  */
 100:Middlewares/Third_Party/LwIP/src/core/memp.c **** static int
 101:Middlewares/Third_Party/LwIP/src/core/memp.c **** memp_sanity(const struct memp_desc *desc)
 102:Middlewares/Third_Party/LwIP/src/core/memp.c **** {
 103:Middlewares/Third_Party/LwIP/src/core/memp.c ****   struct memp *t, *h;
 104:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 105:Middlewares/Third_Party/LwIP/src/core/memp.c ****   t = *desc->tab;
 106:Middlewares/Third_Party/LwIP/src/core/memp.c ****   if (t != NULL) {
 107:Middlewares/Third_Party/LwIP/src/core/memp.c ****     for (h = t->next; (t != NULL) && (h != NULL); t = t->next,
 108:Middlewares/Third_Party/LwIP/src/core/memp.c ****          h = ((h->next != NULL) ? h->next->next : NULL)) {
 109:Middlewares/Third_Party/LwIP/src/core/memp.c ****       if (t == h) {
 110:Middlewares/Third_Party/LwIP/src/core/memp.c ****         return 0;
 111:Middlewares/Third_Party/LwIP/src/core/memp.c ****       }
 112:Middlewares/Third_Party/LwIP/src/core/memp.c ****     }
 113:Middlewares/Third_Party/LwIP/src/core/memp.c ****   }
 114:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 115:Middlewares/Third_Party/LwIP/src/core/memp.c ****   return 1;
 116:Middlewares/Third_Party/LwIP/src/core/memp.c **** }
 117:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* MEMP_SANITY_CHECK && !MEMP_MEM_MALLOC */
 118:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 119:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_OVERFLOW_CHECK
 120:Middlewares/Third_Party/LwIP/src/core/memp.c **** /**
 121:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * Check if a memp element was victim of an overflow or underflow
 122:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * (e.g. the restricted area after/before it has been altered)
ARM GAS  D:\Dev\msys64\tmp\ccxcsRib.s 			page 4


 123:Middlewares/Third_Party/LwIP/src/core/memp.c ****  *
 124:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * @param p the memp element to check
 125:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * @param desc the pool p comes from
 126:Middlewares/Third_Party/LwIP/src/core/memp.c ****  */
 127:Middlewares/Third_Party/LwIP/src/core/memp.c **** static void
 128:Middlewares/Third_Party/LwIP/src/core/memp.c **** memp_overflow_check_element(struct memp *p, const struct memp_desc *desc)
 129:Middlewares/Third_Party/LwIP/src/core/memp.c **** {
 130:Middlewares/Third_Party/LwIP/src/core/memp.c ****   mem_overflow_check_raw((u8_t *)p + MEMP_SIZE, desc->size, "pool ", desc->desc);
 131:Middlewares/Third_Party/LwIP/src/core/memp.c **** }
 132:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 133:Middlewares/Third_Party/LwIP/src/core/memp.c **** /**
 134:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * Initialize the restricted area of on memp element.
 135:Middlewares/Third_Party/LwIP/src/core/memp.c ****  */
 136:Middlewares/Third_Party/LwIP/src/core/memp.c **** static void
 137:Middlewares/Third_Party/LwIP/src/core/memp.c **** memp_overflow_init_element(struct memp *p, const struct memp_desc *desc)
 138:Middlewares/Third_Party/LwIP/src/core/memp.c **** {
 139:Middlewares/Third_Party/LwIP/src/core/memp.c ****   mem_overflow_init_raw((u8_t *)p + MEMP_SIZE, desc->size);
 140:Middlewares/Third_Party/LwIP/src/core/memp.c **** }
 141:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 142:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_OVERFLOW_CHECK >= 2
 143:Middlewares/Third_Party/LwIP/src/core/memp.c **** /**
 144:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * Do an overflow check for all elements in every pool.
 145:Middlewares/Third_Party/LwIP/src/core/memp.c ****  *
 146:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * @see memp_overflow_check_element for a description of the check
 147:Middlewares/Third_Party/LwIP/src/core/memp.c ****  */
 148:Middlewares/Third_Party/LwIP/src/core/memp.c **** static void
 149:Middlewares/Third_Party/LwIP/src/core/memp.c **** memp_overflow_check_all(void)
 150:Middlewares/Third_Party/LwIP/src/core/memp.c **** {
 151:Middlewares/Third_Party/LwIP/src/core/memp.c ****   u16_t i, j;
 152:Middlewares/Third_Party/LwIP/src/core/memp.c ****   struct memp *p;
 153:Middlewares/Third_Party/LwIP/src/core/memp.c ****   SYS_ARCH_DECL_PROTECT(old_level);
 154:Middlewares/Third_Party/LwIP/src/core/memp.c ****   SYS_ARCH_PROTECT(old_level);
 155:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 156:Middlewares/Third_Party/LwIP/src/core/memp.c ****   for (i = 0; i < MEMP_MAX; ++i) {
 157:Middlewares/Third_Party/LwIP/src/core/memp.c ****     p = (struct memp *)LWIP_MEM_ALIGN(memp_pools[i]->base);
 158:Middlewares/Third_Party/LwIP/src/core/memp.c ****     for (j = 0; j < memp_pools[i]->num; ++j) {
 159:Middlewares/Third_Party/LwIP/src/core/memp.c ****       memp_overflow_check_element(p, memp_pools[i]);
 160:Middlewares/Third_Party/LwIP/src/core/memp.c ****       p = LWIP_ALIGNMENT_CAST(struct memp *, ((u8_t *)p + MEMP_SIZE + memp_pools[i]->size + MEM_SAN
 161:Middlewares/Third_Party/LwIP/src/core/memp.c ****     }
 162:Middlewares/Third_Party/LwIP/src/core/memp.c ****   }
 163:Middlewares/Third_Party/LwIP/src/core/memp.c ****   SYS_ARCH_UNPROTECT(old_level);
 164:Middlewares/Third_Party/LwIP/src/core/memp.c **** }
 165:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* MEMP_OVERFLOW_CHECK >= 2 */
 166:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* MEMP_OVERFLOW_CHECK */
 167:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 168:Middlewares/Third_Party/LwIP/src/core/memp.c **** /**
 169:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * Initialize custom memory pool.
 170:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * Related functions: memp_malloc_pool, memp_free_pool
 171:Middlewares/Third_Party/LwIP/src/core/memp.c ****  *
 172:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * @param desc pool to initialize
 173:Middlewares/Third_Party/LwIP/src/core/memp.c ****  */
 174:Middlewares/Third_Party/LwIP/src/core/memp.c **** void
 175:Middlewares/Third_Party/LwIP/src/core/memp.c **** memp_init_pool(const struct memp_desc *desc)
 176:Middlewares/Third_Party/LwIP/src/core/memp.c **** {
 177:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_MEM_MALLOC
 178:Middlewares/Third_Party/LwIP/src/core/memp.c ****   LWIP_UNUSED_ARG(desc);
 179:Middlewares/Third_Party/LwIP/src/core/memp.c **** #else
ARM GAS  D:\Dev\msys64\tmp\ccxcsRib.s 			page 5


 180:Middlewares/Third_Party/LwIP/src/core/memp.c ****   int i;
 181:Middlewares/Third_Party/LwIP/src/core/memp.c ****   struct memp *memp;
 182:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 183:Middlewares/Third_Party/LwIP/src/core/memp.c ****   *desc->tab = NULL;
 184:Middlewares/Third_Party/LwIP/src/core/memp.c ****   memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 185:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_MEM_INIT
 186:Middlewares/Third_Party/LwIP/src/core/memp.c ****   /* force memset on pool memory */
 187:Middlewares/Third_Party/LwIP/src/core/memp.c ****   memset(memp, 0, (size_t)desc->num * (MEMP_SIZE + desc->size
 188:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_OVERFLOW_CHECK
 189:Middlewares/Third_Party/LwIP/src/core/memp.c ****                                        + MEM_SANITY_REGION_AFTER_ALIGNED
 190:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif
 191:Middlewares/Third_Party/LwIP/src/core/memp.c ****                                       ));
 192:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif
 193:Middlewares/Third_Party/LwIP/src/core/memp.c ****   /* create a linked list of memp elements */
 194:Middlewares/Third_Party/LwIP/src/core/memp.c ****   for (i = 0; i < desc->num; ++i) {
 195:Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp->next = *desc->tab;
 196:Middlewares/Third_Party/LwIP/src/core/memp.c ****     *desc->tab = memp;
 197:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_OVERFLOW_CHECK
 198:Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp_overflow_init_element(memp, desc);
 199:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* MEMP_OVERFLOW_CHECK */
 200:Middlewares/Third_Party/LwIP/src/core/memp.c ****     /* cast through void* to get rid of alignment warnings */
 201:Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 202:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_OVERFLOW_CHECK
 203:Middlewares/Third_Party/LwIP/src/core/memp.c ****                                    + MEM_SANITY_REGION_AFTER_ALIGNED
 204:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif
 205:Middlewares/Third_Party/LwIP/src/core/memp.c ****                                   );
 206:Middlewares/Third_Party/LwIP/src/core/memp.c ****   }
 207:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_STATS
 208:Middlewares/Third_Party/LwIP/src/core/memp.c ****   desc->stats->avail = desc->num;
 209:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* MEMP_STATS */
 210:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* !MEMP_MEM_MALLOC */
 211:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 212:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
 213:Middlewares/Third_Party/LwIP/src/core/memp.c ****   desc->stats->name  = desc->desc;
 214:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
 215:Middlewares/Third_Party/LwIP/src/core/memp.c **** }
 216:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 217:Middlewares/Third_Party/LwIP/src/core/memp.c **** /**
 218:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * Initializes lwIP built-in pools.
 219:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * Related functions: memp_malloc, memp_free
 220:Middlewares/Third_Party/LwIP/src/core/memp.c ****  *
 221:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * Carves out memp_memory into linked lists for each pool-type.
 222:Middlewares/Third_Party/LwIP/src/core/memp.c ****  */
 223:Middlewares/Third_Party/LwIP/src/core/memp.c **** void
 224:Middlewares/Third_Party/LwIP/src/core/memp.c **** memp_init(void)
 225:Middlewares/Third_Party/LwIP/src/core/memp.c **** {
 226:Middlewares/Third_Party/LwIP/src/core/memp.c ****   u16_t i;
 227:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 228:Middlewares/Third_Party/LwIP/src/core/memp.c ****   /* for every pool: */
 229:Middlewares/Third_Party/LwIP/src/core/memp.c ****   for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 230:Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp_init_pool(memp_pools[i]);
 231:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 232:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if LWIP_STATS && MEMP_STATS
 233:Middlewares/Third_Party/LwIP/src/core/memp.c ****     lwip_stats.memp[i] = memp_pools[i]->stats;
 234:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif
 235:Middlewares/Third_Party/LwIP/src/core/memp.c ****   }
 236:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
ARM GAS  D:\Dev\msys64\tmp\ccxcsRib.s 			page 6


 237:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_OVERFLOW_CHECK >= 2
 238:Middlewares/Third_Party/LwIP/src/core/memp.c ****   /* check everything a first time to see if it worked */
 239:Middlewares/Third_Party/LwIP/src/core/memp.c ****   memp_overflow_check_all();
 240:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* MEMP_OVERFLOW_CHECK >= 2 */
 241:Middlewares/Third_Party/LwIP/src/core/memp.c **** }
 242:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 243:Middlewares/Third_Party/LwIP/src/core/memp.c **** static void *
 244:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if !MEMP_OVERFLOW_CHECK
 245:Middlewares/Third_Party/LwIP/src/core/memp.c **** do_memp_malloc_pool(const struct memp_desc *desc)
 246:Middlewares/Third_Party/LwIP/src/core/memp.c **** #else
 247:Middlewares/Third_Party/LwIP/src/core/memp.c **** do_memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
 248:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif
 249:Middlewares/Third_Party/LwIP/src/core/memp.c **** {
  39              		.loc 1 249 1 view -0
  40              		.cfi_startproc
  41              		@ args = 0, pretend = 0, frame = 0
  42              		@ frame_needed = 0, uses_anonymous_args = 0
  43              		.loc 1 249 1 is_stmt 0 view .LVU1
  44 0000 38B5     		push	{r3, r4, r5, lr}
  45              	.LCFI0:
  46              		.cfi_def_cfa_offset 16
  47              		.cfi_offset 3, -16
  48              		.cfi_offset 4, -12
  49              		.cfi_offset 5, -8
  50              		.cfi_offset 14, -4
  51 0002 0446     		mov	r4, r0
 250:Middlewares/Third_Party/LwIP/src/core/memp.c ****   struct memp *memp;
  52              		.loc 1 250 3 is_stmt 1 view .LVU2
 251:Middlewares/Third_Party/LwIP/src/core/memp.c ****   SYS_ARCH_DECL_PROTECT(old_level);
  53              		.loc 1 251 3 view .LVU3
 252:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 253:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_MEM_MALLOC
 254:Middlewares/Third_Party/LwIP/src/core/memp.c ****   memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
 255:Middlewares/Third_Party/LwIP/src/core/memp.c ****   SYS_ARCH_PROTECT(old_level);
 256:Middlewares/Third_Party/LwIP/src/core/memp.c **** #else /* MEMP_MEM_MALLOC */
 257:Middlewares/Third_Party/LwIP/src/core/memp.c ****   SYS_ARCH_PROTECT(old_level);
  54              		.loc 1 257 3 view .LVU4
  55 0004 FFF7FEFF 		bl	sys_arch_protect
  56              	.LVL1:
  57              		.loc 1 257 3 is_stmt 0 view .LVU5
  58 0008 0546     		mov	r5, r0
  59              	.LVL2:
 258:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 259:Middlewares/Third_Party/LwIP/src/core/memp.c ****   memp = *desc->tab;
  60              		.loc 1 259 3 is_stmt 1 view .LVU6
  61              		.loc 1 259 15 is_stmt 0 view .LVU7
  62 000a A368     		ldr	r3, [r4, #8]
  63              		.loc 1 259 8 view .LVU8
  64 000c 1C68     		ldr	r4, [r3]
  65              	.LVL3:
 260:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* MEMP_MEM_MALLOC */
 261:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 262:Middlewares/Third_Party/LwIP/src/core/memp.c ****   if (memp != NULL) {
  66              		.loc 1 262 3 is_stmt 1 view .LVU9
  67              		.loc 1 262 6 is_stmt 0 view .LVU10
  68 000e 8CB1     		cbz	r4, .L2
 263:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if !MEMP_MEM_MALLOC
ARM GAS  D:\Dev\msys64\tmp\ccxcsRib.s 			page 7


 264:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_OVERFLOW_CHECK == 1
 265:Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp_overflow_check_element(memp, desc);
 266:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* MEMP_OVERFLOW_CHECK */
 267:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 268:Middlewares/Third_Party/LwIP/src/core/memp.c ****     *desc->tab = memp->next;
  69              		.loc 1 268 5 is_stmt 1 view .LVU11
  70              		.loc 1 268 22 is_stmt 0 view .LVU12
  71 0010 2268     		ldr	r2, [r4]
  72              		.loc 1 268 16 view .LVU13
  73 0012 1A60     		str	r2, [r3]
 269:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_OVERFLOW_CHECK
 270:Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp->next = NULL;
 271:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* MEMP_OVERFLOW_CHECK */
 272:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* !MEMP_MEM_MALLOC */
 273:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_OVERFLOW_CHECK
 274:Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp->file = file;
 275:Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp->line = line;
 276:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_MEM_MALLOC
 277:Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp_overflow_init_element(memp, desc);
 278:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* MEMP_MEM_MALLOC */
 279:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* MEMP_OVERFLOW_CHECK */
 280:Middlewares/Third_Party/LwIP/src/core/memp.c ****     LWIP_ASSERT("memp_malloc: memp properly aligned",
  74              		.loc 1 280 5 is_stmt 1 view .LVU14
  75              		.loc 1 280 5 view .LVU15
  76 0014 14F0030F 		tst	r4, #3
  77 0018 04D1     		bne	.L6
  78              	.LVL4:
  79              	.L3:
  80              		.loc 1 280 5 discriminator 3 view .LVU16
  81              		.loc 1 280 5 discriminator 3 view .LVU17
 281:Middlewares/Third_Party/LwIP/src/core/memp.c ****                 ((mem_ptr_t)memp % MEM_ALIGNMENT) == 0);
 282:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_STATS
 283:Middlewares/Third_Party/LwIP/src/core/memp.c ****     desc->stats->used++;
 284:Middlewares/Third_Party/LwIP/src/core/memp.c ****     if (desc->stats->used > desc->stats->max) {
 285:Middlewares/Third_Party/LwIP/src/core/memp.c ****       desc->stats->max = desc->stats->used;
 286:Middlewares/Third_Party/LwIP/src/core/memp.c ****     }
 287:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif
 288:Middlewares/Third_Party/LwIP/src/core/memp.c ****     SYS_ARCH_UNPROTECT(old_level);
  82              		.loc 1 288 5 discriminator 3 view .LVU18
  83 001a 2846     		mov	r0, r5
  84 001c FFF7FEFF 		bl	sys_arch_unprotect
  85              	.LVL5:
 289:Middlewares/Third_Party/LwIP/src/core/memp.c ****     /* cast through u8_t* to get rid of alignment warnings */
 290:Middlewares/Third_Party/LwIP/src/core/memp.c ****     return ((u8_t *)memp + MEMP_SIZE);
  86              		.loc 1 290 5 discriminator 3 view .LVU19
  87              	.L1:
 291:Middlewares/Third_Party/LwIP/src/core/memp.c ****   } else {
 292:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_STATS
 293:Middlewares/Third_Party/LwIP/src/core/memp.c ****     desc->stats->err++;
 294:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif
 295:Middlewares/Third_Party/LwIP/src/core/memp.c ****     SYS_ARCH_UNPROTECT(old_level);
 296:Middlewares/Third_Party/LwIP/src/core/memp.c ****     LWIP_DEBUGF(MEMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("memp_malloc: out of memory in pool %s\n", de
 297:Middlewares/Third_Party/LwIP/src/core/memp.c ****   }
 298:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 299:Middlewares/Third_Party/LwIP/src/core/memp.c ****   return NULL;
 300:Middlewares/Third_Party/LwIP/src/core/memp.c **** }
  88              		.loc 1 300 1 is_stmt 0 view .LVU20
ARM GAS  D:\Dev\msys64\tmp\ccxcsRib.s 			page 8


  89 0020 2046     		mov	r0, r4
  90 0022 38BD     		pop	{r3, r4, r5, pc}
  91              	.LVL6:
  92              	.L6:
 280:Middlewares/Third_Party/LwIP/src/core/memp.c ****                 ((mem_ptr_t)memp % MEM_ALIGNMENT) == 0);
  93              		.loc 1 280 5 is_stmt 1 discriminator 1 view .LVU21
 280:Middlewares/Third_Party/LwIP/src/core/memp.c ****                 ((mem_ptr_t)memp % MEM_ALIGNMENT) == 0);
  94              		.loc 1 280 5 discriminator 1 view .LVU22
  95 0024 054B     		ldr	r3, .L7
  96 0026 4FF48C72 		mov	r2, #280
  97 002a 0549     		ldr	r1, .L7+4
  98 002c 0548     		ldr	r0, .L7+8
  99              	.LVL7:
 280:Middlewares/Third_Party/LwIP/src/core/memp.c ****                 ((mem_ptr_t)memp % MEM_ALIGNMENT) == 0);
 100              		.loc 1 280 5 is_stmt 0 discriminator 1 view .LVU23
 101 002e FFF7FEFF 		bl	printf
 102              	.LVL8:
 103 0032 F2E7     		b	.L3
 104              	.LVL9:
 105              	.L2:
 295:Middlewares/Third_Party/LwIP/src/core/memp.c ****     LWIP_DEBUGF(MEMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("memp_malloc: out of memory in pool %s\n", de
 106              		.loc 1 295 5 is_stmt 1 view .LVU24
 107 0034 FFF7FEFF 		bl	sys_arch_unprotect
 108              	.LVL10:
 296:Middlewares/Third_Party/LwIP/src/core/memp.c ****   }
 109              		.loc 1 296 110 view .LVU25
 299:Middlewares/Third_Party/LwIP/src/core/memp.c **** }
 110              		.loc 1 299 3 view .LVU26
 299:Middlewares/Third_Party/LwIP/src/core/memp.c **** }
 111              		.loc 1 299 10 is_stmt 0 view .LVU27
 112 0038 F2E7     		b	.L1
 113              	.L8:
 114 003a 00BF     		.align	2
 115              	.L7:
 116 003c 00000000 		.word	.LC0
 117 0040 30000000 		.word	.LC1
 118 0044 54000000 		.word	.LC2
 119              		.cfi_endproc
 120              	.LFE32:
 122              		.section	.rodata.do_memp_free_pool.str1.4,"aMS",%progbits,1
 123              		.align	2
 124              	.LC3:
 125 0000 6D656D70 		.ascii	"memp_free: mem properly aligned\000"
 125      5F667265 
 125      653A206D 
 125      656D2070 
 125      726F7065 
 126              		.section	.text.do_memp_free_pool,"ax",%progbits
 127              		.align	1
 128              		.syntax unified
 129              		.thumb
 130              		.thumb_func
 131              		.fpu fpv5-sp-d16
 133              	do_memp_free_pool:
 134              	.LVL11:
 135              	.LFB35:
 301:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
ARM GAS  D:\Dev\msys64\tmp\ccxcsRib.s 			page 9


 302:Middlewares/Third_Party/LwIP/src/core/memp.c **** /**
 303:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * Get an element from a custom pool.
 304:Middlewares/Third_Party/LwIP/src/core/memp.c ****  *
 305:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * @param desc the pool to get an element from
 306:Middlewares/Third_Party/LwIP/src/core/memp.c ****  *
 307:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * @return a pointer to the allocated memory or a NULL pointer on error
 308:Middlewares/Third_Party/LwIP/src/core/memp.c ****  */
 309:Middlewares/Third_Party/LwIP/src/core/memp.c **** void *
 310:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if !MEMP_OVERFLOW_CHECK
 311:Middlewares/Third_Party/LwIP/src/core/memp.c **** memp_malloc_pool(const struct memp_desc *desc)
 312:Middlewares/Third_Party/LwIP/src/core/memp.c **** #else
 313:Middlewares/Third_Party/LwIP/src/core/memp.c **** memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
 314:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif
 315:Middlewares/Third_Party/LwIP/src/core/memp.c **** {
 316:Middlewares/Third_Party/LwIP/src/core/memp.c ****   LWIP_ASSERT("invalid pool desc", desc != NULL);
 317:Middlewares/Third_Party/LwIP/src/core/memp.c ****   if (desc == NULL) {
 318:Middlewares/Third_Party/LwIP/src/core/memp.c ****     return NULL;
 319:Middlewares/Third_Party/LwIP/src/core/memp.c ****   }
 320:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 321:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if !MEMP_OVERFLOW_CHECK
 322:Middlewares/Third_Party/LwIP/src/core/memp.c ****   return do_memp_malloc_pool(desc);
 323:Middlewares/Third_Party/LwIP/src/core/memp.c **** #else
 324:Middlewares/Third_Party/LwIP/src/core/memp.c ****   return do_memp_malloc_pool_fn(desc, file, line);
 325:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif
 326:Middlewares/Third_Party/LwIP/src/core/memp.c **** }
 327:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 328:Middlewares/Third_Party/LwIP/src/core/memp.c **** /**
 329:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * Get an element from a specific pool.
 330:Middlewares/Third_Party/LwIP/src/core/memp.c ****  *
 331:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * @param type the pool to get an element from
 332:Middlewares/Third_Party/LwIP/src/core/memp.c ****  *
 333:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * @return a pointer to the allocated memory or a NULL pointer on error
 334:Middlewares/Third_Party/LwIP/src/core/memp.c ****  */
 335:Middlewares/Third_Party/LwIP/src/core/memp.c **** void *
 336:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if !MEMP_OVERFLOW_CHECK
 337:Middlewares/Third_Party/LwIP/src/core/memp.c **** memp_malloc(memp_t type)
 338:Middlewares/Third_Party/LwIP/src/core/memp.c **** #else
 339:Middlewares/Third_Party/LwIP/src/core/memp.c **** memp_malloc_fn(memp_t type, const char *file, const int line)
 340:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif
 341:Middlewares/Third_Party/LwIP/src/core/memp.c **** {
 342:Middlewares/Third_Party/LwIP/src/core/memp.c ****   void *memp;
 343:Middlewares/Third_Party/LwIP/src/core/memp.c ****   LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 344:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 345:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_OVERFLOW_CHECK >= 2
 346:Middlewares/Third_Party/LwIP/src/core/memp.c ****   memp_overflow_check_all();
 347:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* MEMP_OVERFLOW_CHECK >= 2 */
 348:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 349:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if !MEMP_OVERFLOW_CHECK
 350:Middlewares/Third_Party/LwIP/src/core/memp.c ****   memp = do_memp_malloc_pool(memp_pools[type]);
 351:Middlewares/Third_Party/LwIP/src/core/memp.c **** #else
 352:Middlewares/Third_Party/LwIP/src/core/memp.c ****   memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
 353:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif
 354:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 355:Middlewares/Third_Party/LwIP/src/core/memp.c ****   return memp;
 356:Middlewares/Third_Party/LwIP/src/core/memp.c **** }
 357:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 358:Middlewares/Third_Party/LwIP/src/core/memp.c **** static void
ARM GAS  D:\Dev\msys64\tmp\ccxcsRib.s 			page 10


 359:Middlewares/Third_Party/LwIP/src/core/memp.c **** do_memp_free_pool(const struct memp_desc *desc, void *mem)
 360:Middlewares/Third_Party/LwIP/src/core/memp.c **** {
 136              		.loc 1 360 1 is_stmt 1 view -0
 137              		.cfi_startproc
 138              		@ args = 0, pretend = 0, frame = 0
 139              		@ frame_needed = 0, uses_anonymous_args = 0
 140              		.loc 1 360 1 is_stmt 0 view .LVU29
 141 0000 38B5     		push	{r3, r4, r5, lr}
 142              	.LCFI1:
 143              		.cfi_def_cfa_offset 16
 144              		.cfi_offset 3, -16
 145              		.cfi_offset 4, -12
 146              		.cfi_offset 5, -8
 147              		.cfi_offset 14, -4
 148 0002 0546     		mov	r5, r0
 149 0004 0C46     		mov	r4, r1
 361:Middlewares/Third_Party/LwIP/src/core/memp.c ****   struct memp *memp;
 150              		.loc 1 361 3 is_stmt 1 view .LVU30
 362:Middlewares/Third_Party/LwIP/src/core/memp.c ****   SYS_ARCH_DECL_PROTECT(old_level);
 151              		.loc 1 362 3 view .LVU31
 363:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 364:Middlewares/Third_Party/LwIP/src/core/memp.c ****   LWIP_ASSERT("memp_free: mem properly aligned",
 152              		.loc 1 364 3 view .LVU32
 153              		.loc 1 364 3 view .LVU33
 154 0006 11F0030F 		tst	r1, #3
 155 000a 09D1     		bne	.L12
 156              	.LVL12:
 157              	.L10:
 158              		.loc 1 364 3 discriminator 3 view .LVU34
 159              		.loc 1 364 3 discriminator 3 view .LVU35
 365:Middlewares/Third_Party/LwIP/src/core/memp.c ****               ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);
 366:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 367:Middlewares/Third_Party/LwIP/src/core/memp.c ****   /* cast through void* to get rid of alignment warnings */
 368:Middlewares/Third_Party/LwIP/src/core/memp.c ****   memp = (struct memp *)(void *)((u8_t *)mem - MEMP_SIZE);
 160              		.loc 1 368 3 discriminator 3 view .LVU36
 369:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 370:Middlewares/Third_Party/LwIP/src/core/memp.c ****   SYS_ARCH_PROTECT(old_level);
 161              		.loc 1 370 3 discriminator 3 view .LVU37
 162 000c FFF7FEFF 		bl	sys_arch_protect
 163              	.LVL13:
 371:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 372:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_OVERFLOW_CHECK == 1
 373:Middlewares/Third_Party/LwIP/src/core/memp.c ****   memp_overflow_check_element(memp, desc);
 374:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* MEMP_OVERFLOW_CHECK */
 375:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 376:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_STATS
 377:Middlewares/Third_Party/LwIP/src/core/memp.c ****   desc->stats->used--;
 378:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif
 379:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 380:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_MEM_MALLOC
 381:Middlewares/Third_Party/LwIP/src/core/memp.c ****   LWIP_UNUSED_ARG(desc);
 382:Middlewares/Third_Party/LwIP/src/core/memp.c ****   SYS_ARCH_UNPROTECT(old_level);
 383:Middlewares/Third_Party/LwIP/src/core/memp.c ****   mem_free(memp);
 384:Middlewares/Third_Party/LwIP/src/core/memp.c **** #else /* MEMP_MEM_MALLOC */
 385:Middlewares/Third_Party/LwIP/src/core/memp.c ****   memp->next = *desc->tab;
 164              		.loc 1 385 3 discriminator 3 view .LVU38
 165              		.loc 1 385 21 is_stmt 0 discriminator 3 view .LVU39
ARM GAS  D:\Dev\msys64\tmp\ccxcsRib.s 			page 11


 166 0010 AB68     		ldr	r3, [r5, #8]
 167              		.loc 1 385 16 discriminator 3 view .LVU40
 168 0012 1B68     		ldr	r3, [r3]
 169              		.loc 1 385 14 discriminator 3 view .LVU41
 170 0014 2360     		str	r3, [r4]
 386:Middlewares/Third_Party/LwIP/src/core/memp.c ****   *desc->tab = memp;
 171              		.loc 1 386 3 is_stmt 1 discriminator 3 view .LVU42
 172              		.loc 1 386 8 is_stmt 0 discriminator 3 view .LVU43
 173 0016 AB68     		ldr	r3, [r5, #8]
 174              		.loc 1 386 14 discriminator 3 view .LVU44
 175 0018 1C60     		str	r4, [r3]
 387:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 388:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_SANITY_CHECK
 389:Middlewares/Third_Party/LwIP/src/core/memp.c ****   LWIP_ASSERT("memp sanity", memp_sanity(desc));
 390:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* MEMP_SANITY_CHECK */
 391:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 392:Middlewares/Third_Party/LwIP/src/core/memp.c ****   SYS_ARCH_UNPROTECT(old_level);
 176              		.loc 1 392 3 is_stmt 1 discriminator 3 view .LVU45
 177 001a FFF7FEFF 		bl	sys_arch_unprotect
 178              	.LVL14:
 393:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* !MEMP_MEM_MALLOC */
 394:Middlewares/Third_Party/LwIP/src/core/memp.c **** }
 179              		.loc 1 394 1 is_stmt 0 discriminator 3 view .LVU46
 180 001e 38BD     		pop	{r3, r4, r5, pc}
 181              	.LVL15:
 182              	.L12:
 364:Middlewares/Third_Party/LwIP/src/core/memp.c ****               ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);
 183              		.loc 1 364 3 is_stmt 1 discriminator 1 view .LVU47
 364:Middlewares/Third_Party/LwIP/src/core/memp.c ****               ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);
 184              		.loc 1 364 3 discriminator 1 view .LVU48
 185 0020 034B     		ldr	r3, .L13
 186 0022 4FF4B672 		mov	r2, #364
 187 0026 0349     		ldr	r1, .L13+4
 188              	.LVL16:
 364:Middlewares/Third_Party/LwIP/src/core/memp.c ****               ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);
 189              		.loc 1 364 3 is_stmt 0 discriminator 1 view .LVU49
 190 0028 0348     		ldr	r0, .L13+8
 191              	.LVL17:
 364:Middlewares/Third_Party/LwIP/src/core/memp.c ****               ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);
 192              		.loc 1 364 3 discriminator 1 view .LVU50
 193 002a FFF7FEFF 		bl	printf
 194              	.LVL18:
 195 002e EDE7     		b	.L10
 196              	.L14:
 197              		.align	2
 198              	.L13:
 199 0030 00000000 		.word	.LC0
 200 0034 00000000 		.word	.LC3
 201 0038 54000000 		.word	.LC2
 202              		.cfi_endproc
 203              	.LFE35:
 205              		.section	.text.memp_init_pool,"ax",%progbits
 206              		.align	1
 207              		.global	memp_init_pool
 208              		.syntax unified
 209              		.thumb
 210              		.thumb_func
ARM GAS  D:\Dev\msys64\tmp\ccxcsRib.s 			page 12


 211              		.fpu fpv5-sp-d16
 213              	memp_init_pool:
 214              	.LVL19:
 215              	.LFB30:
 176:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_MEM_MALLOC
 216              		.loc 1 176 1 is_stmt 1 view -0
 217              		.cfi_startproc
 218              		@ args = 0, pretend = 0, frame = 0
 219              		@ frame_needed = 0, uses_anonymous_args = 0
 220              		@ link register save eliminated.
 180:Middlewares/Third_Party/LwIP/src/core/memp.c ****   struct memp *memp;
 221              		.loc 1 180 3 view .LVU52
 181:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 222              		.loc 1 181 3 view .LVU53
 183:Middlewares/Third_Party/LwIP/src/core/memp.c ****   memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 223              		.loc 1 183 3 view .LVU54
 183:Middlewares/Third_Party/LwIP/src/core/memp.c ****   memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 224              		.loc 1 183 8 is_stmt 0 view .LVU55
 225 0000 8368     		ldr	r3, [r0, #8]
 183:Middlewares/Third_Party/LwIP/src/core/memp.c ****   memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 226              		.loc 1 183 14 view .LVU56
 227 0002 0022     		movs	r2, #0
 228 0004 1A60     		str	r2, [r3]
 184:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_MEM_INIT
 229              		.loc 1 184 3 is_stmt 1 view .LVU57
 184:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_MEM_INIT
 230              		.loc 1 184 25 is_stmt 0 view .LVU58
 231 0006 4368     		ldr	r3, [r0, #4]
 232 0008 0333     		adds	r3, r3, #3
 233 000a 23F00303 		bic	r3, r3, #3
 234              	.LVL20:
 194:Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp->next = *desc->tab;
 235              		.loc 1 194 3 is_stmt 1 view .LVU59
 236              	.L16:
 194:Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp->next = *desc->tab;
 237              		.loc 1 194 15 discriminator 1 view .LVU60
 194:Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp->next = *desc->tab;
 238              		.loc 1 194 23 is_stmt 0 discriminator 1 view .LVU61
 239 000e 4188     		ldrh	r1, [r0, #2]
 194:Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp->next = *desc->tab;
 240              		.loc 1 194 3 discriminator 1 view .LVU62
 241 0010 9142     		cmp	r1, r2
 242 0012 08DD     		ble	.L18
 195:Middlewares/Third_Party/LwIP/src/core/memp.c ****     *desc->tab = memp;
 243              		.loc 1 195 5 is_stmt 1 discriminator 3 view .LVU63
 195:Middlewares/Third_Party/LwIP/src/core/memp.c ****     *desc->tab = memp;
 244              		.loc 1 195 23 is_stmt 0 discriminator 3 view .LVU64
 245 0014 8168     		ldr	r1, [r0, #8]
 195:Middlewares/Third_Party/LwIP/src/core/memp.c ****     *desc->tab = memp;
 246              		.loc 1 195 18 discriminator 3 view .LVU65
 247 0016 0968     		ldr	r1, [r1]
 195:Middlewares/Third_Party/LwIP/src/core/memp.c ****     *desc->tab = memp;
 248              		.loc 1 195 16 discriminator 3 view .LVU66
 249 0018 1960     		str	r1, [r3]
 196:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_OVERFLOW_CHECK
 250              		.loc 1 196 5 is_stmt 1 discriminator 3 view .LVU67
 196:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_OVERFLOW_CHECK
ARM GAS  D:\Dev\msys64\tmp\ccxcsRib.s 			page 13


 251              		.loc 1 196 10 is_stmt 0 discriminator 3 view .LVU68
 252 001a 8168     		ldr	r1, [r0, #8]
 196:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_OVERFLOW_CHECK
 253              		.loc 1 196 16 discriminator 3 view .LVU69
 254 001c 0B60     		str	r3, [r1]
 201:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_OVERFLOW_CHECK
 255              		.loc 1 201 5 is_stmt 1 discriminator 3 view .LVU70
 201:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_OVERFLOW_CHECK
 256              		.loc 1 201 67 is_stmt 0 discriminator 3 view .LVU71
 257 001e 0188     		ldrh	r1, [r0]
 201:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_OVERFLOW_CHECK
 258              		.loc 1 201 10 discriminator 3 view .LVU72
 259 0020 0B44     		add	r3, r3, r1
 260              	.LVL21:
 194:Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp->next = *desc->tab;
 261              		.loc 1 194 30 is_stmt 1 discriminator 3 view .LVU73
 262 0022 0132     		adds	r2, r2, #1
 263              	.LVL22:
 194:Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp->next = *desc->tab;
 264              		.loc 1 194 30 is_stmt 0 discriminator 3 view .LVU74
 265 0024 F3E7     		b	.L16
 266              	.L18:
 215:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 267              		.loc 1 215 1 view .LVU75
 268 0026 7047     		bx	lr
 269              		.cfi_endproc
 270              	.LFE30:
 272              		.section	.text.memp_init,"ax",%progbits
 273              		.align	1
 274              		.global	memp_init
 275              		.syntax unified
 276              		.thumb
 277              		.thumb_func
 278              		.fpu fpv5-sp-d16
 280              	memp_init:
 281              	.LFB31:
 225:Middlewares/Third_Party/LwIP/src/core/memp.c ****   u16_t i;
 282              		.loc 1 225 1 is_stmt 1 view -0
 283              		.cfi_startproc
 284              		@ args = 0, pretend = 0, frame = 0
 285              		@ frame_needed = 0, uses_anonymous_args = 0
 286 0000 10B5     		push	{r4, lr}
 287              	.LCFI2:
 288              		.cfi_def_cfa_offset 8
 289              		.cfi_offset 4, -8
 290              		.cfi_offset 14, -4
 226:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 291              		.loc 1 226 3 view .LVU77
 229:Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp_init_pool(memp_pools[i]);
 292              		.loc 1 229 3 view .LVU78
 293              	.LVL23:
 229:Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp_init_pool(memp_pools[i]);
 294              		.loc 1 229 10 is_stmt 0 view .LVU79
 295 0002 0024     		movs	r4, #0
 229:Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp_init_pool(memp_pools[i]);
 296              		.loc 1 229 3 view .LVU80
 297 0004 06E0     		b	.L20
ARM GAS  D:\Dev\msys64\tmp\ccxcsRib.s 			page 14


 298              	.LVL24:
 299              	.L21:
 230:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 300              		.loc 1 230 5 is_stmt 1 discriminator 3 view .LVU81
 301 0006 054B     		ldr	r3, .L23
 302 0008 53F82400 		ldr	r0, [r3, r4, lsl #2]
 303 000c FFF7FEFF 		bl	memp_init_pool
 304              	.LVL25:
 229:Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp_init_pool(memp_pools[i]);
 305              		.loc 1 229 47 discriminator 3 view .LVU82
 229:Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp_init_pool(memp_pools[i]);
 306              		.loc 1 229 48 is_stmt 0 discriminator 3 view .LVU83
 307 0010 0134     		adds	r4, r4, #1
 308              	.LVL26:
 229:Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp_init_pool(memp_pools[i]);
 309              		.loc 1 229 48 discriminator 3 view .LVU84
 310 0012 A4B2     		uxth	r4, r4
 311              	.LVL27:
 312              	.L20:
 229:Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp_init_pool(memp_pools[i]);
 313              		.loc 1 229 15 is_stmt 1 discriminator 1 view .LVU85
 229:Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp_init_pool(memp_pools[i]);
 314              		.loc 1 229 3 is_stmt 0 discriminator 1 view .LVU86
 315 0014 0C2C     		cmp	r4, #12
 316 0016 F6D9     		bls	.L21
 241:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 317              		.loc 1 241 1 view .LVU87
 318 0018 10BD     		pop	{r4, pc}
 319              	.LVL28:
 320              	.L24:
 241:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 321              		.loc 1 241 1 view .LVU88
 322 001a 00BF     		.align	2
 323              	.L23:
 324 001c 00000000 		.word	.LANCHOR0
 325              		.cfi_endproc
 326              	.LFE31:
 328              		.section	.rodata.memp_malloc_pool.str1.4,"aMS",%progbits,1
 329              		.align	2
 330              	.LC4:
 331 0000 696E7661 		.ascii	"invalid pool desc\000"
 331      6C696420 
 331      706F6F6C 
 331      20646573 
 331      6300
 332              		.section	.text.memp_malloc_pool,"ax",%progbits
 333              		.align	1
 334              		.global	memp_malloc_pool
 335              		.syntax unified
 336              		.thumb
 337              		.thumb_func
 338              		.fpu fpv5-sp-d16
 340              	memp_malloc_pool:
 341              	.LVL29:
 342              	.LFB33:
 315:Middlewares/Third_Party/LwIP/src/core/memp.c ****   LWIP_ASSERT("invalid pool desc", desc != NULL);
 343              		.loc 1 315 1 is_stmt 1 view -0
ARM GAS  D:\Dev\msys64\tmp\ccxcsRib.s 			page 15


 344              		.cfi_startproc
 345              		@ args = 0, pretend = 0, frame = 0
 346              		@ frame_needed = 0, uses_anonymous_args = 0
 315:Middlewares/Third_Party/LwIP/src/core/memp.c ****   LWIP_ASSERT("invalid pool desc", desc != NULL);
 347              		.loc 1 315 1 is_stmt 0 view .LVU90
 348 0000 10B5     		push	{r4, lr}
 349              	.LCFI3:
 350              		.cfi_def_cfa_offset 8
 351              		.cfi_offset 4, -8
 352              		.cfi_offset 14, -4
 316:Middlewares/Third_Party/LwIP/src/core/memp.c ****   if (desc == NULL) {
 353              		.loc 1 316 3 is_stmt 1 view .LVU91
 316:Middlewares/Third_Party/LwIP/src/core/memp.c ****   if (desc == NULL) {
 354              		.loc 1 316 3 view .LVU92
 355 0002 0446     		mov	r4, r0
 356 0004 20B1     		cbz	r0, .L30
 357              	.LVL30:
 358              	.L26:
 316:Middlewares/Third_Party/LwIP/src/core/memp.c ****   if (desc == NULL) {
 359              		.loc 1 316 3 discriminator 3 view .LVU93
 316:Middlewares/Third_Party/LwIP/src/core/memp.c ****   if (desc == NULL) {
 360              		.loc 1 316 3 discriminator 3 view .LVU94
 317:Middlewares/Third_Party/LwIP/src/core/memp.c ****     return NULL;
 361              		.loc 1 317 3 discriminator 3 view .LVU95
 317:Middlewares/Third_Party/LwIP/src/core/memp.c ****     return NULL;
 362              		.loc 1 317 6 is_stmt 0 discriminator 3 view .LVU96
 363 0006 5CB1     		cbz	r4, .L28
 322:Middlewares/Third_Party/LwIP/src/core/memp.c **** #else
 364              		.loc 1 322 3 is_stmt 1 view .LVU97
 322:Middlewares/Third_Party/LwIP/src/core/memp.c **** #else
 365              		.loc 1 322 10 is_stmt 0 view .LVU98
 366 0008 2046     		mov	r0, r4
 367 000a FFF7FEFF 		bl	do_memp_malloc_pool
 368              	.LVL31:
 369              	.L25:
 326:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 370              		.loc 1 326 1 view .LVU99
 371 000e 10BD     		pop	{r4, pc}
 372              	.LVL32:
 373              	.L30:
 316:Middlewares/Third_Party/LwIP/src/core/memp.c ****   if (desc == NULL) {
 374              		.loc 1 316 3 is_stmt 1 discriminator 1 view .LVU100
 316:Middlewares/Third_Party/LwIP/src/core/memp.c ****   if (desc == NULL) {
 375              		.loc 1 316 3 discriminator 1 view .LVU101
 376 0010 044B     		ldr	r3, .L31
 377 0012 4FF49E72 		mov	r2, #316
 378 0016 0449     		ldr	r1, .L31+4
 379 0018 0448     		ldr	r0, .L31+8
 380              	.LVL33:
 316:Middlewares/Third_Party/LwIP/src/core/memp.c ****   if (desc == NULL) {
 381              		.loc 1 316 3 is_stmt 0 discriminator 1 view .LVU102
 382 001a FFF7FEFF 		bl	printf
 383              	.LVL34:
 384 001e F2E7     		b	.L26
 385              	.L28:
 318:Middlewares/Third_Party/LwIP/src/core/memp.c ****   }
 386              		.loc 1 318 12 view .LVU103
ARM GAS  D:\Dev\msys64\tmp\ccxcsRib.s 			page 16


 387 0020 2046     		mov	r0, r4
 388 0022 F4E7     		b	.L25
 389              	.L32:
 390              		.align	2
 391              	.L31:
 392 0024 00000000 		.word	.LC0
 393 0028 00000000 		.word	.LC4
 394 002c 54000000 		.word	.LC2
 395              		.cfi_endproc
 396              	.LFE33:
 398              		.section	.rodata.memp_malloc.str1.4,"aMS",%progbits,1
 399              		.align	2
 400              	.LC5:
 401 0000 6D656D70 		.ascii	"memp_malloc: type < MEMP_MAX\000"
 401      5F6D616C 
 401      6C6F633A 
 401      20747970 
 401      65203C20 
 402              		.section	.text.memp_malloc,"ax",%progbits
 403              		.align	1
 404              		.global	memp_malloc
 405              		.syntax unified
 406              		.thumb
 407              		.thumb_func
 408              		.fpu fpv5-sp-d16
 410              	memp_malloc:
 411              	.LVL35:
 412              	.LFB34:
 341:Middlewares/Third_Party/LwIP/src/core/memp.c ****   void *memp;
 413              		.loc 1 341 1 is_stmt 1 view -0
 414              		.cfi_startproc
 415              		@ args = 0, pretend = 0, frame = 0
 416              		@ frame_needed = 0, uses_anonymous_args = 0
 341:Middlewares/Third_Party/LwIP/src/core/memp.c ****   void *memp;
 417              		.loc 1 341 1 is_stmt 0 view .LVU105
 418 0000 08B5     		push	{r3, lr}
 419              	.LCFI4:
 420              		.cfi_def_cfa_offset 8
 421              		.cfi_offset 3, -8
 422              		.cfi_offset 14, -4
 342:Middlewares/Third_Party/LwIP/src/core/memp.c ****   LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 423              		.loc 1 342 3 is_stmt 1 view .LVU106
 343:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 424              		.loc 1 343 3 view .LVU107
 343:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 425              		.loc 1 343 3 view .LVU108
 426 0002 0C28     		cmp	r0, #12
 427 0004 05D8     		bhi	.L37
 343:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 428              		.loc 1 343 3 discriminator 2 view .LVU109
 343:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 429              		.loc 1 343 3 discriminator 2 view .LVU110
 350:Middlewares/Third_Party/LwIP/src/core/memp.c **** #else
 430              		.loc 1 350 3 discriminator 2 view .LVU111
 350:Middlewares/Third_Party/LwIP/src/core/memp.c **** #else
 431              		.loc 1 350 10 is_stmt 0 discriminator 2 view .LVU112
 432 0006 074B     		ldr	r3, .L38
ARM GAS  D:\Dev\msys64\tmp\ccxcsRib.s 			page 17


 433 0008 53F82000 		ldr	r0, [r3, r0, lsl #2]
 434              	.LVL36:
 350:Middlewares/Third_Party/LwIP/src/core/memp.c **** #else
 435              		.loc 1 350 10 discriminator 2 view .LVU113
 436 000c FFF7FEFF 		bl	do_memp_malloc_pool
 437              	.LVL37:
 355:Middlewares/Third_Party/LwIP/src/core/memp.c **** }
 438              		.loc 1 355 3 is_stmt 1 discriminator 2 view .LVU114
 439              	.L33:
 356:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 440              		.loc 1 356 1 is_stmt 0 view .LVU115
 441 0010 08BD     		pop	{r3, pc}
 442              	.LVL38:
 443              	.L37:
 343:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 444              		.loc 1 343 3 is_stmt 1 discriminator 1 view .LVU116
 343:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 445              		.loc 1 343 3 discriminator 1 view .LVU117
 446 0012 054B     		ldr	r3, .L38+4
 447 0014 40F25712 		movw	r2, #343
 448 0018 0449     		ldr	r1, .L38+8
 449 001a 0548     		ldr	r0, .L38+12
 450              	.LVL39:
 343:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 451              		.loc 1 343 3 is_stmt 0 discriminator 1 view .LVU118
 452 001c FFF7FEFF 		bl	printf
 453              	.LVL40:
 343:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 454              		.loc 1 343 3 is_stmt 1 discriminator 1 view .LVU119
 343:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 455              		.loc 1 343 3 discriminator 1 view .LVU120
 456 0020 0020     		movs	r0, #0
 457 0022 F5E7     		b	.L33
 458              	.L39:
 459              		.align	2
 460              	.L38:
 461 0024 00000000 		.word	.LANCHOR0
 462 0028 00000000 		.word	.LC0
 463 002c 00000000 		.word	.LC5
 464 0030 54000000 		.word	.LC2
 465              		.cfi_endproc
 466              	.LFE34:
 468              		.section	.text.memp_free_pool,"ax",%progbits
 469              		.align	1
 470              		.global	memp_free_pool
 471              		.syntax unified
 472              		.thumb
 473              		.thumb_func
 474              		.fpu fpv5-sp-d16
 476              	memp_free_pool:
 477              	.LVL41:
 478              	.LFB36:
 395:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 396:Middlewares/Third_Party/LwIP/src/core/memp.c **** /**
 397:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * Put a custom pool element back into its pool.
 398:Middlewares/Third_Party/LwIP/src/core/memp.c ****  *
 399:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * @param desc the pool where to put mem
ARM GAS  D:\Dev\msys64\tmp\ccxcsRib.s 			page 18


 400:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * @param mem the memp element to free
 401:Middlewares/Third_Party/LwIP/src/core/memp.c ****  */
 402:Middlewares/Third_Party/LwIP/src/core/memp.c **** void
 403:Middlewares/Third_Party/LwIP/src/core/memp.c **** memp_free_pool(const struct memp_desc *desc, void *mem)
 404:Middlewares/Third_Party/LwIP/src/core/memp.c **** {
 479              		.loc 1 404 1 view -0
 480              		.cfi_startproc
 481              		@ args = 0, pretend = 0, frame = 0
 482              		@ frame_needed = 0, uses_anonymous_args = 0
 483              		.loc 1 404 1 is_stmt 0 view .LVU122
 484 0000 38B5     		push	{r3, r4, r5, lr}
 485              	.LCFI5:
 486              		.cfi_def_cfa_offset 16
 487              		.cfi_offset 3, -16
 488              		.cfi_offset 4, -12
 489              		.cfi_offset 5, -8
 490              		.cfi_offset 14, -4
 491 0002 0C46     		mov	r4, r1
 405:Middlewares/Third_Party/LwIP/src/core/memp.c ****   LWIP_ASSERT("invalid pool desc", desc != NULL);
 492              		.loc 1 405 3 is_stmt 1 view .LVU123
 493              		.loc 1 405 3 view .LVU124
 494 0004 0546     		mov	r5, r0
 495 0006 38B1     		cbz	r0, .L44
 496              	.LVL42:
 497              	.L41:
 498              		.loc 1 405 3 discriminator 3 view .LVU125
 499              		.loc 1 405 3 discriminator 3 view .LVU126
 406:Middlewares/Third_Party/LwIP/src/core/memp.c ****   if ((desc == NULL) || (mem == NULL)) {
 500              		.loc 1 406 3 discriminator 3 view .LVU127
 501              		.loc 1 406 30 is_stmt 0 discriminator 3 view .LVU128
 502 0008 B4FA84F3 		clz	r3, r4
 503 000c 5B09     		lsrs	r3, r3, #5
 504              		.loc 1 406 22 discriminator 3 view .LVU129
 505 000e 002D     		cmp	r5, #0
 506 0010 08BF     		it	eq
 507 0012 0123     		moveq	r3, #1
 508              		.loc 1 406 6 discriminator 3 view .LVU130
 509 0014 43B1     		cbz	r3, .L45
 510              	.L40:
 407:Middlewares/Third_Party/LwIP/src/core/memp.c ****     return;
 408:Middlewares/Third_Party/LwIP/src/core/memp.c ****   }
 409:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 410:Middlewares/Third_Party/LwIP/src/core/memp.c ****   do_memp_free_pool(desc, mem);
 411:Middlewares/Third_Party/LwIP/src/core/memp.c **** }
 511              		.loc 1 411 1 view .LVU131
 512 0016 38BD     		pop	{r3, r4, r5, pc}
 513              	.LVL43:
 514              	.L44:
 405:Middlewares/Third_Party/LwIP/src/core/memp.c ****   if ((desc == NULL) || (mem == NULL)) {
 515              		.loc 1 405 3 is_stmt 1 discriminator 1 view .LVU132
 405:Middlewares/Third_Party/LwIP/src/core/memp.c ****   if ((desc == NULL) || (mem == NULL)) {
 516              		.loc 1 405 3 discriminator 1 view .LVU133
 517 0018 064B     		ldr	r3, .L46
 518 001a 40F29512 		movw	r2, #405
 519 001e 0649     		ldr	r1, .L46+4
 520              	.LVL44:
 405:Middlewares/Third_Party/LwIP/src/core/memp.c ****   if ((desc == NULL) || (mem == NULL)) {
ARM GAS  D:\Dev\msys64\tmp\ccxcsRib.s 			page 19


 521              		.loc 1 405 3 is_stmt 0 discriminator 1 view .LVU134
 522 0020 0648     		ldr	r0, .L46+8
 523              	.LVL45:
 405:Middlewares/Third_Party/LwIP/src/core/memp.c ****   if ((desc == NULL) || (mem == NULL)) {
 524              		.loc 1 405 3 discriminator 1 view .LVU135
 525 0022 FFF7FEFF 		bl	printf
 526              	.LVL46:
 527 0026 EFE7     		b	.L41
 528              	.L45:
 410:Middlewares/Third_Party/LwIP/src/core/memp.c **** }
 529              		.loc 1 410 3 is_stmt 1 view .LVU136
 530 0028 2146     		mov	r1, r4
 531 002a 2846     		mov	r0, r5
 532 002c FFF7FEFF 		bl	do_memp_free_pool
 533              	.LVL47:
 534 0030 F1E7     		b	.L40
 535              	.L47:
 536 0032 00BF     		.align	2
 537              	.L46:
 538 0034 00000000 		.word	.LC0
 539 0038 00000000 		.word	.LC4
 540 003c 54000000 		.word	.LC2
 541              		.cfi_endproc
 542              	.LFE36:
 544              		.section	.rodata.memp_free.str1.4,"aMS",%progbits,1
 545              		.align	2
 546              	.LC6:
 547 0000 6D656D70 		.ascii	"memp_free: type < MEMP_MAX\000"
 547      5F667265 
 547      653A2074 
 547      79706520 
 547      3C204D45 
 548              		.section	.text.memp_free,"ax",%progbits
 549              		.align	1
 550              		.global	memp_free
 551              		.syntax unified
 552              		.thumb
 553              		.thumb_func
 554              		.fpu fpv5-sp-d16
 556              	memp_free:
 557              	.LVL48:
 558              	.LFB37:
 412:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 413:Middlewares/Third_Party/LwIP/src/core/memp.c **** /**
 414:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * Put an element back into its pool.
 415:Middlewares/Third_Party/LwIP/src/core/memp.c ****  *
 416:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * @param type the pool where to put mem
 417:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * @param mem the memp element to free
 418:Middlewares/Third_Party/LwIP/src/core/memp.c ****  */
 419:Middlewares/Third_Party/LwIP/src/core/memp.c **** void
 420:Middlewares/Third_Party/LwIP/src/core/memp.c **** memp_free(memp_t type, void *mem)
 421:Middlewares/Third_Party/LwIP/src/core/memp.c **** {
 559              		.loc 1 421 1 view -0
 560              		.cfi_startproc
 561              		@ args = 0, pretend = 0, frame = 0
 562              		@ frame_needed = 0, uses_anonymous_args = 0
 563              		.loc 1 421 1 is_stmt 0 view .LVU138
ARM GAS  D:\Dev\msys64\tmp\ccxcsRib.s 			page 20


 564 0000 08B5     		push	{r3, lr}
 565              	.LCFI6:
 566              		.cfi_def_cfa_offset 8
 567              		.cfi_offset 3, -8
 568              		.cfi_offset 14, -4
 422:Middlewares/Third_Party/LwIP/src/core/memp.c **** #ifdef LWIP_HOOK_MEMP_AVAILABLE
 423:Middlewares/Third_Party/LwIP/src/core/memp.c ****   struct memp *old_first;
 424:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif
 425:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 426:Middlewares/Third_Party/LwIP/src/core/memp.c ****   LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 569              		.loc 1 426 3 is_stmt 1 view .LVU139
 570              		.loc 1 426 3 view .LVU140
 571 0002 0C28     		cmp	r0, #12
 572 0004 06D8     		bhi	.L52
 573              		.loc 1 426 3 discriminator 2 view .LVU141
 574              		.loc 1 426 3 discriminator 2 view .LVU142
 427:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 428:Middlewares/Third_Party/LwIP/src/core/memp.c ****   if (mem == NULL) {
 575              		.loc 1 428 3 discriminator 2 view .LVU143
 576              		.loc 1 428 6 is_stmt 0 discriminator 2 view .LVU144
 577 0006 21B1     		cbz	r1, .L48
 429:Middlewares/Third_Party/LwIP/src/core/memp.c ****     return;
 430:Middlewares/Third_Party/LwIP/src/core/memp.c ****   }
 431:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 432:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_OVERFLOW_CHECK >= 2
 433:Middlewares/Third_Party/LwIP/src/core/memp.c ****   memp_overflow_check_all();
 434:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* MEMP_OVERFLOW_CHECK >= 2 */
 435:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 436:Middlewares/Third_Party/LwIP/src/core/memp.c **** #ifdef LWIP_HOOK_MEMP_AVAILABLE
 437:Middlewares/Third_Party/LwIP/src/core/memp.c ****   old_first = *memp_pools[type]->tab;
 438:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif
 439:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 440:Middlewares/Third_Party/LwIP/src/core/memp.c ****   do_memp_free_pool(memp_pools[type], mem);
 578              		.loc 1 440 3 is_stmt 1 view .LVU145
 579 0008 064B     		ldr	r3, .L53
 580 000a 53F82000 		ldr	r0, [r3, r0, lsl #2]
 581              	.LVL49:
 582              		.loc 1 440 3 is_stmt 0 view .LVU146
 583 000e FFF7FEFF 		bl	do_memp_free_pool
 584              	.LVL50:
 585              	.L48:
 441:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 442:Middlewares/Third_Party/LwIP/src/core/memp.c **** #ifdef LWIP_HOOK_MEMP_AVAILABLE
 443:Middlewares/Third_Party/LwIP/src/core/memp.c ****   if (old_first == NULL) {
 444:Middlewares/Third_Party/LwIP/src/core/memp.c ****     LWIP_HOOK_MEMP_AVAILABLE(type);
 445:Middlewares/Third_Party/LwIP/src/core/memp.c ****   }
 446:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif
 447:Middlewares/Third_Party/LwIP/src/core/memp.c **** }
 586              		.loc 1 447 1 view .LVU147
 587 0012 08BD     		pop	{r3, pc}
 588              	.LVL51:
 589              	.L52:
 426:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 590              		.loc 1 426 3 is_stmt 1 discriminator 1 view .LVU148
 426:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 591              		.loc 1 426 3 discriminator 1 view .LVU149
 592 0014 044B     		ldr	r3, .L53+4
ARM GAS  D:\Dev\msys64\tmp\ccxcsRib.s 			page 21


 593 0016 4FF4D572 		mov	r2, #426
 594 001a 0449     		ldr	r1, .L53+8
 595              	.LVL52:
 426:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 596              		.loc 1 426 3 is_stmt 0 discriminator 1 view .LVU150
 597 001c 0448     		ldr	r0, .L53+12
 598              	.LVL53:
 426:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 599              		.loc 1 426 3 discriminator 1 view .LVU151
 600 001e FFF7FEFF 		bl	printf
 601              	.LVL54:
 426:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 602              		.loc 1 426 3 is_stmt 1 discriminator 1 view .LVU152
 426:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 603              		.loc 1 426 3 discriminator 1 view .LVU153
 604 0022 F6E7     		b	.L48
 605              	.L54:
 606              		.align	2
 607              	.L53:
 608 0024 00000000 		.word	.LANCHOR0
 609 0028 00000000 		.word	.LC0
 610 002c 00000000 		.word	.LC6
 611 0030 54000000 		.word	.LC2
 612              		.cfi_endproc
 613              	.LFE37:
 615              		.global	memp_pools
 616              		.global	memp_PBUF_POOL
 617              		.comm	memp_memory_PBUF_POOL_base,12323,4
 618              		.global	memp_PBUF
 619              		.comm	memp_memory_PBUF_base,163,4
 620              		.global	memp_SYS_TIMEOUT
 621              		.comm	memp_memory_SYS_TIMEOUT_base,163,4
 622              		.global	memp_TCPIP_MSG_INPKT
 623              		.comm	memp_memory_TCPIP_MSG_INPKT_base,131,4
 624              		.global	memp_TCPIP_MSG_API
 625              		.comm	memp_memory_TCPIP_MSG_API_base,131,4
 626              		.global	memp_NETCONN
 627              		.comm	memp_memory_NETCONN_base,147,4
 628              		.global	memp_NETBUF
 629              		.comm	memp_memory_NETBUF_base,35,4
 630              		.global	memp_FRAG_PBUF
 631              		.comm	memp_memory_FRAG_PBUF_base,363,4
 632              		.global	memp_REASSDATA
 633              		.comm	memp_memory_REASSDATA_base,163,4
 634              		.global	memp_TCP_SEG
 635              		.comm	memp_memory_TCP_SEG_base,131,4
 636              		.global	memp_TCP_PCB_LISTEN
 637              		.comm	memp_memory_TCP_PCB_LISTEN_base,143,4
 638              		.global	memp_TCP_PCB
 639              		.comm	memp_memory_TCP_PCB_base,1523,4
 640              		.global	memp_UDP_PCB
 641              		.comm	memp_memory_UDP_PCB_base,195,4
 642              		.section	.bss.memp_tab_FRAG_PBUF,"aw",%nobits
 643              		.align	2
 646              	memp_tab_FRAG_PBUF:
 647 0000 00000000 		.space	4
 648              		.section	.bss.memp_tab_NETBUF,"aw",%nobits
ARM GAS  D:\Dev\msys64\tmp\ccxcsRib.s 			page 22


 649              		.align	2
 652              	memp_tab_NETBUF:
 653 0000 00000000 		.space	4
 654              		.section	.bss.memp_tab_NETCONN,"aw",%nobits
 655              		.align	2
 658              	memp_tab_NETCONN:
 659 0000 00000000 		.space	4
 660              		.section	.bss.memp_tab_PBUF,"aw",%nobits
 661              		.align	2
 664              	memp_tab_PBUF:
 665 0000 00000000 		.space	4
 666              		.section	.bss.memp_tab_PBUF_POOL,"aw",%nobits
 667              		.align	2
 670              	memp_tab_PBUF_POOL:
 671 0000 00000000 		.space	4
 672              		.section	.bss.memp_tab_REASSDATA,"aw",%nobits
 673              		.align	2
 676              	memp_tab_REASSDATA:
 677 0000 00000000 		.space	4
 678              		.section	.bss.memp_tab_SYS_TIMEOUT,"aw",%nobits
 679              		.align	2
 682              	memp_tab_SYS_TIMEOUT:
 683 0000 00000000 		.space	4
 684              		.section	.bss.memp_tab_TCPIP_MSG_API,"aw",%nobits
 685              		.align	2
 688              	memp_tab_TCPIP_MSG_API:
 689 0000 00000000 		.space	4
 690              		.section	.bss.memp_tab_TCPIP_MSG_INPKT,"aw",%nobits
 691              		.align	2
 694              	memp_tab_TCPIP_MSG_INPKT:
 695 0000 00000000 		.space	4
 696              		.section	.bss.memp_tab_TCP_PCB,"aw",%nobits
 697              		.align	2
 700              	memp_tab_TCP_PCB:
 701 0000 00000000 		.space	4
 702              		.section	.bss.memp_tab_TCP_PCB_LISTEN,"aw",%nobits
 703              		.align	2
 706              	memp_tab_TCP_PCB_LISTEN:
 707 0000 00000000 		.space	4
 708              		.section	.bss.memp_tab_TCP_SEG,"aw",%nobits
 709              		.align	2
 712              	memp_tab_TCP_SEG:
 713 0000 00000000 		.space	4
 714              		.section	.bss.memp_tab_UDP_PCB,"aw",%nobits
 715              		.align	2
 718              	memp_tab_UDP_PCB:
 719 0000 00000000 		.space	4
 720              		.section	.rodata.memp_FRAG_PBUF,"a"
 721              		.align	2
 724              	memp_FRAG_PBUF:
 725 0000 1800     		.short	24
 726 0002 0F00     		.short	15
 727 0004 00000000 		.word	memp_memory_FRAG_PBUF_base
 728 0008 00000000 		.word	memp_tab_FRAG_PBUF
 729              		.section	.rodata.memp_NETBUF,"a"
 730              		.align	2
 733              	memp_NETBUF:
ARM GAS  D:\Dev\msys64\tmp\ccxcsRib.s 			page 23


 734 0000 1000     		.short	16
 735 0002 0200     		.short	2
 736 0004 00000000 		.word	memp_memory_NETBUF_base
 737 0008 00000000 		.word	memp_tab_NETBUF
 738              		.section	.rodata.memp_NETCONN,"a"
 739              		.align	2
 742              	memp_NETCONN:
 743 0000 2400     		.short	36
 744 0002 0400     		.short	4
 745 0004 00000000 		.word	memp_memory_NETCONN_base
 746 0008 00000000 		.word	memp_tab_NETCONN
 747              		.section	.rodata.memp_PBUF,"a"
 748              		.align	2
 751              	memp_PBUF:
 752 0000 1000     		.short	16
 753 0002 0A00     		.short	10
 754 0004 00000000 		.word	memp_memory_PBUF_base
 755 0008 00000000 		.word	memp_tab_PBUF
 756              		.section	.rodata.memp_PBUF_POOL,"a"
 757              		.align	2
 760              	memp_PBUF_POOL:
 761 0000 0406     		.short	1540
 762 0002 0800     		.short	8
 763 0004 00000000 		.word	memp_memory_PBUF_POOL_base
 764 0008 00000000 		.word	memp_tab_PBUF_POOL
 765              		.section	.rodata.memp_REASSDATA,"a"
 766              		.align	2
 769              	memp_REASSDATA:
 770 0000 2000     		.short	32
 771 0002 0500     		.short	5
 772 0004 00000000 		.word	memp_memory_REASSDATA_base
 773 0008 00000000 		.word	memp_tab_REASSDATA
 774              		.section	.rodata.memp_SYS_TIMEOUT,"a"
 775              		.align	2
 778              	memp_SYS_TIMEOUT:
 779 0000 1000     		.short	16
 780 0002 0A00     		.short	10
 781 0004 00000000 		.word	memp_memory_SYS_TIMEOUT_base
 782 0008 00000000 		.word	memp_tab_SYS_TIMEOUT
 783              		.section	.rodata.memp_TCPIP_MSG_API,"a"
 784              		.align	2
 787              	memp_TCPIP_MSG_API:
 788 0000 1000     		.short	16
 789 0002 0800     		.short	8
 790 0004 00000000 		.word	memp_memory_TCPIP_MSG_API_base
 791 0008 00000000 		.word	memp_tab_TCPIP_MSG_API
 792              		.section	.rodata.memp_TCPIP_MSG_INPKT,"a"
 793              		.align	2
 796              	memp_TCPIP_MSG_INPKT:
 797 0000 1000     		.short	16
 798 0002 0800     		.short	8
 799 0004 00000000 		.word	memp_memory_TCPIP_MSG_INPKT_base
 800 0008 00000000 		.word	memp_tab_TCPIP_MSG_INPKT
 801              		.section	.rodata.memp_TCP_PCB,"a"
 802              		.align	2
 805              	memp_TCP_PCB:
 806 0000 9800     		.short	152
ARM GAS  D:\Dev\msys64\tmp\ccxcsRib.s 			page 24


 807 0002 0A00     		.short	10
 808 0004 00000000 		.word	memp_memory_TCP_PCB_base
 809 0008 00000000 		.word	memp_tab_TCP_PCB
 810              		.section	.rodata.memp_TCP_PCB_LISTEN,"a"
 811              		.align	2
 814              	memp_TCP_PCB_LISTEN:
 815 0000 1C00     		.short	28
 816 0002 0500     		.short	5
 817 0004 00000000 		.word	memp_memory_TCP_PCB_LISTEN_base
 818 0008 00000000 		.word	memp_tab_TCP_PCB_LISTEN
 819              		.section	.rodata.memp_TCP_SEG,"a"
 820              		.align	2
 823              	memp_TCP_SEG:
 824 0000 1000     		.short	16
 825 0002 0800     		.short	8
 826 0004 00000000 		.word	memp_memory_TCP_SEG_base
 827 0008 00000000 		.word	memp_tab_TCP_SEG
 828              		.section	.rodata.memp_UDP_PCB,"a"
 829              		.align	2
 832              	memp_UDP_PCB:
 833 0000 2000     		.short	32
 834 0002 0600     		.short	6
 835 0004 00000000 		.word	memp_memory_UDP_PCB_base
 836 0008 00000000 		.word	memp_tab_UDP_PCB
 837              		.section	.rodata.memp_pools,"a"
 838              		.align	2
 839              		.set	.LANCHOR0,. + 0
 842              	memp_pools:
 843 0000 00000000 		.word	memp_UDP_PCB
 844 0004 00000000 		.word	memp_TCP_PCB
 845 0008 00000000 		.word	memp_TCP_PCB_LISTEN
 846 000c 00000000 		.word	memp_TCP_SEG
 847 0010 00000000 		.word	memp_REASSDATA
 848 0014 00000000 		.word	memp_FRAG_PBUF
 849 0018 00000000 		.word	memp_NETBUF
 850 001c 00000000 		.word	memp_NETCONN
 851 0020 00000000 		.word	memp_TCPIP_MSG_API
 852 0024 00000000 		.word	memp_TCPIP_MSG_INPKT
 853 0028 00000000 		.word	memp_SYS_TIMEOUT
 854 002c 00000000 		.word	memp_PBUF
 855 0030 00000000 		.word	memp_PBUF_POOL
 856              		.text
 857              	.Letext0:
 858              		.file 2 "d:\\dev\\gcc-arm-none-eabi\\9_2019_q4-major\\arm-none-eabi\\include\\machine\\_default_ty
 859              		.file 3 "d:\\dev\\gcc-arm-none-eabi\\9_2019_q4-major\\arm-none-eabi\\include\\sys\\lock.h"
 860              		.file 4 "d:\\dev\\gcc-arm-none-eabi\\9_2019_q4-major\\arm-none-eabi\\include\\sys\\_types.h"
 861              		.file 5 "d:\\dev\\gcc-arm-none-eabi\\9_2019_q4-major\\lib\\gcc\\arm-none-eabi\\9.2.1\\include\\std
 862              		.file 6 "d:\\dev\\gcc-arm-none-eabi\\9_2019_q4-major\\arm-none-eabi\\include\\sys\\reent.h"
 863              		.file 7 "d:\\dev\\gcc-arm-none-eabi\\9_2019_q4-major\\arm-none-eabi\\include\\stdlib.h"
 864              		.file 8 "d:\\dev\\gcc-arm-none-eabi\\9_2019_q4-major\\arm-none-eabi\\include\\sys\\_stdint.h"
 865              		.file 9 "Middlewares/Third_Party/LwIP/system/arch/cc.h"
 866              		.file 10 "d:\\dev\\gcc-arm-none-eabi\\9_2019_q4-major\\arm-none-eabi\\include\\time.h"
 867              		.file 11 "Middlewares/Third_Party/LwIP/src/include/lwip/arch.h"
 868              		.file 12 "d:\\dev\\gcc-arm-none-eabi\\9_2019_q4-major\\arm-none-eabi\\include\\ctype.h"
 869              		.file 13 "Middlewares/Third_Party/LwIP/src/include/lwip/memp.h"
 870              		.file 14 "Middlewares/Third_Party/LwIP/src/include/lwip/priv/memp_priv.h"
 871              		.file 15 "Middlewares/Third_Party/LwIP/src/include/lwip/err.h"
ARM GAS  D:\Dev\msys64\tmp\ccxcsRib.s 			page 25


 872              		.file 16 "Core/Inc/FreeRTOSConfig.h"
 873              		.file 17 "Middlewares/Third_Party/FreeRTOS/Source/include/queue.h"
 874              		.file 18 "Middlewares/Third_Party/FreeRTOS/Source/include/semphr.h"
 875              		.file 19 "Middlewares/Third_Party/FreeRTOS/Source/CMSIS_RTOS/cmsis_os.h"
 876              		.file 20 "Middlewares/Third_Party/LwIP/system/arch/sys_arch.h"
 877              		.file 21 "Middlewares/Third_Party/LwIP/src/include/lwip/pbuf.h"
 878              		.file 22 "Middlewares/Third_Party/LwIP/src/include/lwip/ip4_addr.h"
 879              		.file 23 "Middlewares/Third_Party/LwIP/src/include/lwip/ip_addr.h"
 880              		.file 24 "Middlewares/Third_Party/LwIP/src/include/lwip/netif.h"
 881              		.file 25 "Middlewares/Third_Party/LwIP/src/include/lwip/prot/ip4.h"
 882              		.file 26 "Middlewares/Third_Party/LwIP/src/include/lwip/ip.h"
 883              		.file 27 "Middlewares/Third_Party/LwIP/src/include/lwip/udp.h"
 884              		.file 28 "Middlewares/Third_Party/LwIP/src/include/lwip/tcpbase.h"
 885              		.file 29 "Middlewares/Third_Party/LwIP/src/include/lwip/tcp.h"
 886              		.file 30 "Middlewares/Third_Party/LwIP/src/include/lwip/priv/tcp_priv.h"
 887              		.file 31 "Middlewares/Third_Party/LwIP/src/include/lwip/prot/tcp.h"
 888              		.file 32 "Middlewares/Third_Party/LwIP/src/include/lwip/timeouts.h"
 889              		.file 33 "Middlewares/Third_Party/LwIP/src/include/lwip/tcpip.h"
 890              		.file 34 "Middlewares/Third_Party/LwIP/src/include/lwip/priv/memp_std.h"
 891              		.file 35 "d:\\dev\\gcc-arm-none-eabi\\9_2019_q4-major\\arm-none-eabi\\include\\stdio.h"
 892              		.file 36 "Middlewares/Third_Party/LwIP/src/include/lwip/sys.h"
ARM GAS  D:\Dev\msys64\tmp\ccxcsRib.s 			page 26


DEFINED SYMBOLS
                            *ABS*:00000000 memp.c
D:\Dev\msys64\tmp\ccxcsRib.s:18     .rodata.do_memp_malloc_pool.str1.4:00000000 $d
D:\Dev\msys64\tmp\ccxcsRib.s:28     .text.do_memp_malloc_pool:00000000 $t
D:\Dev\msys64\tmp\ccxcsRib.s:35     .text.do_memp_malloc_pool:00000000 do_memp_malloc_pool
D:\Dev\msys64\tmp\ccxcsRib.s:116    .text.do_memp_malloc_pool:0000003c $d
D:\Dev\msys64\tmp\ccxcsRib.s:123    .rodata.do_memp_free_pool.str1.4:00000000 $d
D:\Dev\msys64\tmp\ccxcsRib.s:127    .text.do_memp_free_pool:00000000 $t
D:\Dev\msys64\tmp\ccxcsRib.s:133    .text.do_memp_free_pool:00000000 do_memp_free_pool
D:\Dev\msys64\tmp\ccxcsRib.s:199    .text.do_memp_free_pool:00000030 $d
D:\Dev\msys64\tmp\ccxcsRib.s:206    .text.memp_init_pool:00000000 $t
D:\Dev\msys64\tmp\ccxcsRib.s:213    .text.memp_init_pool:00000000 memp_init_pool
D:\Dev\msys64\tmp\ccxcsRib.s:273    .text.memp_init:00000000 $t
D:\Dev\msys64\tmp\ccxcsRib.s:280    .text.memp_init:00000000 memp_init
D:\Dev\msys64\tmp\ccxcsRib.s:324    .text.memp_init:0000001c $d
D:\Dev\msys64\tmp\ccxcsRib.s:329    .rodata.memp_malloc_pool.str1.4:00000000 $d
D:\Dev\msys64\tmp\ccxcsRib.s:333    .text.memp_malloc_pool:00000000 $t
D:\Dev\msys64\tmp\ccxcsRib.s:340    .text.memp_malloc_pool:00000000 memp_malloc_pool
D:\Dev\msys64\tmp\ccxcsRib.s:392    .text.memp_malloc_pool:00000024 $d
D:\Dev\msys64\tmp\ccxcsRib.s:399    .rodata.memp_malloc.str1.4:00000000 $d
D:\Dev\msys64\tmp\ccxcsRib.s:403    .text.memp_malloc:00000000 $t
D:\Dev\msys64\tmp\ccxcsRib.s:410    .text.memp_malloc:00000000 memp_malloc
D:\Dev\msys64\tmp\ccxcsRib.s:461    .text.memp_malloc:00000024 $d
D:\Dev\msys64\tmp\ccxcsRib.s:469    .text.memp_free_pool:00000000 $t
D:\Dev\msys64\tmp\ccxcsRib.s:476    .text.memp_free_pool:00000000 memp_free_pool
D:\Dev\msys64\tmp\ccxcsRib.s:538    .text.memp_free_pool:00000034 $d
D:\Dev\msys64\tmp\ccxcsRib.s:545    .rodata.memp_free.str1.4:00000000 $d
D:\Dev\msys64\tmp\ccxcsRib.s:549    .text.memp_free:00000000 $t
D:\Dev\msys64\tmp\ccxcsRib.s:556    .text.memp_free:00000000 memp_free
D:\Dev\msys64\tmp\ccxcsRib.s:608    .text.memp_free:00000024 $d
D:\Dev\msys64\tmp\ccxcsRib.s:842    .rodata.memp_pools:00000000 memp_pools
D:\Dev\msys64\tmp\ccxcsRib.s:760    .rodata.memp_PBUF_POOL:00000000 memp_PBUF_POOL
                            *COM*:00003023 memp_memory_PBUF_POOL_base
D:\Dev\msys64\tmp\ccxcsRib.s:751    .rodata.memp_PBUF:00000000 memp_PBUF
                            *COM*:000000a3 memp_memory_PBUF_base
D:\Dev\msys64\tmp\ccxcsRib.s:778    .rodata.memp_SYS_TIMEOUT:00000000 memp_SYS_TIMEOUT
                            *COM*:000000a3 memp_memory_SYS_TIMEOUT_base
D:\Dev\msys64\tmp\ccxcsRib.s:796    .rodata.memp_TCPIP_MSG_INPKT:00000000 memp_TCPIP_MSG_INPKT
                            *COM*:00000083 memp_memory_TCPIP_MSG_INPKT_base
D:\Dev\msys64\tmp\ccxcsRib.s:787    .rodata.memp_TCPIP_MSG_API:00000000 memp_TCPIP_MSG_API
                            *COM*:00000083 memp_memory_TCPIP_MSG_API_base
D:\Dev\msys64\tmp\ccxcsRib.s:742    .rodata.memp_NETCONN:00000000 memp_NETCONN
                            *COM*:00000093 memp_memory_NETCONN_base
D:\Dev\msys64\tmp\ccxcsRib.s:733    .rodata.memp_NETBUF:00000000 memp_NETBUF
                            *COM*:00000023 memp_memory_NETBUF_base
D:\Dev\msys64\tmp\ccxcsRib.s:724    .rodata.memp_FRAG_PBUF:00000000 memp_FRAG_PBUF
                            *COM*:0000016b memp_memory_FRAG_PBUF_base
D:\Dev\msys64\tmp\ccxcsRib.s:769    .rodata.memp_REASSDATA:00000000 memp_REASSDATA
                            *COM*:000000a3 memp_memory_REASSDATA_base
D:\Dev\msys64\tmp\ccxcsRib.s:823    .rodata.memp_TCP_SEG:00000000 memp_TCP_SEG
                            *COM*:00000083 memp_memory_TCP_SEG_base
D:\Dev\msys64\tmp\ccxcsRib.s:814    .rodata.memp_TCP_PCB_LISTEN:00000000 memp_TCP_PCB_LISTEN
                            *COM*:0000008f memp_memory_TCP_PCB_LISTEN_base
D:\Dev\msys64\tmp\ccxcsRib.s:805    .rodata.memp_TCP_PCB:00000000 memp_TCP_PCB
                            *COM*:000005f3 memp_memory_TCP_PCB_base
D:\Dev\msys64\tmp\ccxcsRib.s:832    .rodata.memp_UDP_PCB:00000000 memp_UDP_PCB
                            *COM*:000000c3 memp_memory_UDP_PCB_base
ARM GAS  D:\Dev\msys64\tmp\ccxcsRib.s 			page 27


D:\Dev\msys64\tmp\ccxcsRib.s:643    .bss.memp_tab_FRAG_PBUF:00000000 $d
D:\Dev\msys64\tmp\ccxcsRib.s:646    .bss.memp_tab_FRAG_PBUF:00000000 memp_tab_FRAG_PBUF
D:\Dev\msys64\tmp\ccxcsRib.s:649    .bss.memp_tab_NETBUF:00000000 $d
D:\Dev\msys64\tmp\ccxcsRib.s:652    .bss.memp_tab_NETBUF:00000000 memp_tab_NETBUF
D:\Dev\msys64\tmp\ccxcsRib.s:655    .bss.memp_tab_NETCONN:00000000 $d
D:\Dev\msys64\tmp\ccxcsRib.s:658    .bss.memp_tab_NETCONN:00000000 memp_tab_NETCONN
D:\Dev\msys64\tmp\ccxcsRib.s:661    .bss.memp_tab_PBUF:00000000 $d
D:\Dev\msys64\tmp\ccxcsRib.s:664    .bss.memp_tab_PBUF:00000000 memp_tab_PBUF
D:\Dev\msys64\tmp\ccxcsRib.s:667    .bss.memp_tab_PBUF_POOL:00000000 $d
D:\Dev\msys64\tmp\ccxcsRib.s:670    .bss.memp_tab_PBUF_POOL:00000000 memp_tab_PBUF_POOL
D:\Dev\msys64\tmp\ccxcsRib.s:673    .bss.memp_tab_REASSDATA:00000000 $d
D:\Dev\msys64\tmp\ccxcsRib.s:676    .bss.memp_tab_REASSDATA:00000000 memp_tab_REASSDATA
D:\Dev\msys64\tmp\ccxcsRib.s:679    .bss.memp_tab_SYS_TIMEOUT:00000000 $d
D:\Dev\msys64\tmp\ccxcsRib.s:682    .bss.memp_tab_SYS_TIMEOUT:00000000 memp_tab_SYS_TIMEOUT
D:\Dev\msys64\tmp\ccxcsRib.s:685    .bss.memp_tab_TCPIP_MSG_API:00000000 $d
D:\Dev\msys64\tmp\ccxcsRib.s:688    .bss.memp_tab_TCPIP_MSG_API:00000000 memp_tab_TCPIP_MSG_API
D:\Dev\msys64\tmp\ccxcsRib.s:691    .bss.memp_tab_TCPIP_MSG_INPKT:00000000 $d
D:\Dev\msys64\tmp\ccxcsRib.s:694    .bss.memp_tab_TCPIP_MSG_INPKT:00000000 memp_tab_TCPIP_MSG_INPKT
D:\Dev\msys64\tmp\ccxcsRib.s:697    .bss.memp_tab_TCP_PCB:00000000 $d
D:\Dev\msys64\tmp\ccxcsRib.s:700    .bss.memp_tab_TCP_PCB:00000000 memp_tab_TCP_PCB
D:\Dev\msys64\tmp\ccxcsRib.s:703    .bss.memp_tab_TCP_PCB_LISTEN:00000000 $d
D:\Dev\msys64\tmp\ccxcsRib.s:706    .bss.memp_tab_TCP_PCB_LISTEN:00000000 memp_tab_TCP_PCB_LISTEN
D:\Dev\msys64\tmp\ccxcsRib.s:709    .bss.memp_tab_TCP_SEG:00000000 $d
D:\Dev\msys64\tmp\ccxcsRib.s:712    .bss.memp_tab_TCP_SEG:00000000 memp_tab_TCP_SEG
D:\Dev\msys64\tmp\ccxcsRib.s:715    .bss.memp_tab_UDP_PCB:00000000 $d
D:\Dev\msys64\tmp\ccxcsRib.s:718    .bss.memp_tab_UDP_PCB:00000000 memp_tab_UDP_PCB
D:\Dev\msys64\tmp\ccxcsRib.s:721    .rodata.memp_FRAG_PBUF:00000000 $d
D:\Dev\msys64\tmp\ccxcsRib.s:730    .rodata.memp_NETBUF:00000000 $d
D:\Dev\msys64\tmp\ccxcsRib.s:739    .rodata.memp_NETCONN:00000000 $d
D:\Dev\msys64\tmp\ccxcsRib.s:748    .rodata.memp_PBUF:00000000 $d
D:\Dev\msys64\tmp\ccxcsRib.s:757    .rodata.memp_PBUF_POOL:00000000 $d
D:\Dev\msys64\tmp\ccxcsRib.s:766    .rodata.memp_REASSDATA:00000000 $d
D:\Dev\msys64\tmp\ccxcsRib.s:775    .rodata.memp_SYS_TIMEOUT:00000000 $d
D:\Dev\msys64\tmp\ccxcsRib.s:784    .rodata.memp_TCPIP_MSG_API:00000000 $d
D:\Dev\msys64\tmp\ccxcsRib.s:793    .rodata.memp_TCPIP_MSG_INPKT:00000000 $d
D:\Dev\msys64\tmp\ccxcsRib.s:802    .rodata.memp_TCP_PCB:00000000 $d
D:\Dev\msys64\tmp\ccxcsRib.s:811    .rodata.memp_TCP_PCB_LISTEN:00000000 $d
D:\Dev\msys64\tmp\ccxcsRib.s:820    .rodata.memp_TCP_SEG:00000000 $d
D:\Dev\msys64\tmp\ccxcsRib.s:829    .rodata.memp_UDP_PCB:00000000 $d
D:\Dev\msys64\tmp\ccxcsRib.s:838    .rodata.memp_pools:00000000 $d

UNDEFINED SYMBOLS
sys_arch_protect
sys_arch_unprotect
printf
