/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [5:0] _01_;
  wire [13:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [12:0] celloutsig_0_11z;
  wire [5:0] celloutsig_0_12z;
  reg [11:0] celloutsig_0_13z;
  wire [4:0] celloutsig_0_14z;
  wire [4:0] celloutsig_0_15z;
  wire [7:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [4:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_35z;
  wire celloutsig_0_37z;
  wire [7:0] celloutsig_0_39z;
  wire [4:0] celloutsig_0_3z;
  wire [7:0] celloutsig_0_40z;
  wire celloutsig_0_42z;
  wire [29:0] celloutsig_0_43z;
  wire [2:0] celloutsig_0_44z;
  wire [11:0] celloutsig_0_45z;
  wire [20:0] celloutsig_0_4z;
  wire [3:0] celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [13:0] celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire [9:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_15z;
  wire [17:0] celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [7:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [7:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_27z = celloutsig_0_20z ? celloutsig_0_13z[4] : celloutsig_0_14z[2];
  assign celloutsig_0_35z = !(celloutsig_0_21z ? celloutsig_0_12z[2] : celloutsig_0_29z);
  assign celloutsig_0_20z = !(celloutsig_0_5z[0] ? celloutsig_0_16z[5] : celloutsig_0_18z);
  assign celloutsig_0_29z = !(celloutsig_0_24z ? celloutsig_0_10z : celloutsig_0_10z);
  assign celloutsig_1_1z = ~((celloutsig_1_0z[2] | in_data[147]) & celloutsig_1_0z[2]);
  assign celloutsig_1_8z = ~((celloutsig_1_1z | celloutsig_1_5z) & celloutsig_1_4z[2]);
  assign celloutsig_0_31z = ~((celloutsig_0_8z | celloutsig_0_9z[8]) & _00_);
  assign celloutsig_1_11z = celloutsig_1_0z[1] | celloutsig_1_9z;
  assign celloutsig_0_17z = celloutsig_0_16z[4] | celloutsig_0_2z;
  assign celloutsig_0_19z = celloutsig_0_15z[4] | celloutsig_0_4z[9];
  assign celloutsig_0_2z = ~(celloutsig_0_0z[12] ^ _00_);
  assign celloutsig_0_40z = celloutsig_0_4z[15:8] + in_data[58:51];
  reg [4:0] _14_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _14_ <= 5'h00;
    else _14_ <= celloutsig_0_16z[4:0];
  assign out_data[4:0] = _14_;
  reg [5:0] _15_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _15_ <= 6'h00;
    else _15_ <= in_data[28:23];
  assign { _01_[5], _00_, _01_[3:0] } = _15_;
  assign celloutsig_0_0z = in_data[72:59] & in_data[71:58];
  assign celloutsig_1_18z = { celloutsig_1_10z[7:0], celloutsig_1_15z, celloutsig_1_3z, celloutsig_1_4z } & { celloutsig_1_0z[2:1], celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_12z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_19z = celloutsig_1_18z[10:5] & { celloutsig_1_18z[8:6], celloutsig_1_12z, celloutsig_1_6z, celloutsig_1_3z };
  assign celloutsig_0_11z = { in_data[91:89], celloutsig_0_10z, celloutsig_0_6z, _01_[5], _00_, _01_[3:0] } & celloutsig_0_0z[13:1];
  assign celloutsig_0_12z = { _00_, _01_[3:0], celloutsig_0_2z } & { celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_5z };
  assign celloutsig_1_9z = { celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_1z } == { celloutsig_1_7z[4:1], celloutsig_1_4z };
  assign celloutsig_0_10z = in_data[74:71] > celloutsig_0_4z[6:3];
  assign celloutsig_0_18z = in_data[70:64] > celloutsig_0_11z[11:5];
  assign celloutsig_1_2z = in_data[176] & ~(in_data[179]);
  assign celloutsig_1_5z = in_data[131] & ~(celloutsig_1_4z[4]);
  assign celloutsig_1_6z = celloutsig_1_4z[2] & ~(celloutsig_1_2z);
  assign celloutsig_0_44z = { celloutsig_0_14z[1], celloutsig_0_31z, celloutsig_0_37z } % { 1'h1, celloutsig_0_40z[6], celloutsig_0_17z };
  assign celloutsig_0_5z = _01_[3:0] % { 1'h1, _01_[3:2], celloutsig_0_2z };
  assign celloutsig_0_15z = { celloutsig_0_11z[12:9], celloutsig_0_7z } % { 1'h1, celloutsig_0_5z[2:0], in_data[0] };
  assign celloutsig_0_23z = { celloutsig_0_11z[8:5], celloutsig_0_2z } % { 1'h1, celloutsig_0_14z[3:0] };
  assign celloutsig_1_10z = - { celloutsig_1_7z[2:0], celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_8z };
  assign celloutsig_0_16z = - { celloutsig_0_11z[1], celloutsig_0_12z, celloutsig_0_10z };
  assign celloutsig_0_7z = celloutsig_0_4z[2:0] !== { celloutsig_0_5z[2:1], celloutsig_0_2z };
  assign celloutsig_1_7z = { in_data[167:162], celloutsig_1_6z, celloutsig_1_3z } | celloutsig_1_4z;
  assign celloutsig_0_37z = & { celloutsig_0_35z, celloutsig_0_16z[5:2], celloutsig_0_3z };
  assign celloutsig_0_42z = | { celloutsig_0_40z[7:1], celloutsig_0_39z, celloutsig_0_19z, celloutsig_0_8z, celloutsig_0_5z };
  assign celloutsig_0_21z = | in_data[64:45];
  assign celloutsig_1_3z = ~^ { in_data[134:123], celloutsig_1_2z };
  assign celloutsig_1_15z = ~^ { celloutsig_1_5z, celloutsig_1_12z, celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_12z, celloutsig_1_1z };
  assign celloutsig_0_8z = ~^ { in_data[27:9], celloutsig_0_5z };
  assign celloutsig_0_39z = { celloutsig_0_4z[11:6], celloutsig_0_7z, celloutsig_0_27z } >> { celloutsig_0_11z[11], celloutsig_0_12z, celloutsig_0_2z };
  assign celloutsig_0_45z = { celloutsig_0_43z[18:17], celloutsig_0_21z, celloutsig_0_44z, celloutsig_0_12z } >> celloutsig_0_4z[12:1];
  assign celloutsig_0_3z = celloutsig_0_0z[7:3] << celloutsig_0_0z[9:5];
  assign celloutsig_0_43z = { celloutsig_0_12z[3:2], celloutsig_0_4z, celloutsig_0_35z, celloutsig_0_21z, celloutsig_0_42z, celloutsig_0_18z, celloutsig_0_6z } << { _01_[5], _00_, _01_[3:0], celloutsig_0_9z, celloutsig_0_23z, celloutsig_0_14z };
  assign celloutsig_0_4z = { in_data[43:34], _01_[5], _00_, _01_[3:0], celloutsig_0_3z } << { celloutsig_0_0z[11:3], _01_[5], _00_, _01_[3:0], celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_1_4z = { in_data[165:160], celloutsig_1_1z, celloutsig_1_1z } >>> in_data[131:124];
  assign celloutsig_1_0z = in_data[120:118] - in_data[172:170];
  assign celloutsig_0_6z = { _00_, _01_[3:2] } - { in_data[34], celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_9z = { in_data[47:40], _01_[5], _00_, _01_[3:0] } - { in_data[62], _01_[5], _00_, _01_[3:0], celloutsig_0_5z, celloutsig_0_6z };
  assign celloutsig_0_14z = celloutsig_0_11z[12:8] - celloutsig_0_9z[4:0];
  assign celloutsig_1_12z = ~((in_data[125] & celloutsig_1_11z) | celloutsig_1_2z);
  assign celloutsig_0_24z = ~((in_data[44] & celloutsig_0_23z[2]) | in_data[94]);
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_13z = 12'h000;
    else if (!clkin_data[32]) celloutsig_0_13z = celloutsig_0_11z[11:0];
  assign _01_[4] = _00_;
  assign { out_data[145:128], out_data[101:96], out_data[43:32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_45z };
endmodule
