
==============================================================================
XRT Build Version: 2.11.634 (2021.1)
       Build Date: 2021-06-08 22:08:45
          Hash ID: 5ad5998d67080f00bca5bf15b3838cf35e0a7b26
==============================================================================
xclbin Information
------------------
   Generated by:           v++ (2021.1) on 2021-06-09-14:19:56
   Version:                2.11.634
   Kernels:                ydma
   Signature:              
   Content:                SW Emulation Binary
   UUID (xclbin):          5813e034-4ab4-2625-40ad-2a4c87c87ae1
   Sections:               BITSTREAM, MEM_TOPOLOGY, IP_LAYOUT, CONNECTIVITY, 
                           BUILD_METADATA, EMBEDDED_METADATA, DEBUG_DATA, 
                           GROUP_CONNECTIVITY, GROUP_TOPOLOGY
==============================================================================
Hardware Platform (Shell) Information
-------------------------------------
   Vendor:                 xilinx
   Board:                  zcu102
   Name:                   dynamic
   Version:                1.0
   Generated Version:      Vivado 2021.1 (SW Build: 3247384)
   Created:                Thu May  5 17:20:21 2022
   FPGA Device:            xczu9eg
   Board Vendor:           xilinx.com
   Board Name:             xilinx.com:zcu102:3.4
   Board Part:             xilinx.com:zcu102:part0:3.4
   Platform VBNV:          <not defined>
   Static UUID:            00000000-0000-0000-0000-000000000000
   Feature ROM TimeStamp:  0

Clocks
------
   No clock frequency data available.

Memory Configuration
--------------------
   Name:         HP0
   Index:        0
   Type:         MEM_DDR4
   Base Address: 0x0
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HP1
   Index:        1
   Type:         MEM_DDR4
   Base Address: 0x1
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HP2
   Index:        2
   Type:         MEM_DDR4
   Base Address: 0x2
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HP3
   Index:        3
   Type:         MEM_DDR4
   Base Address: 0x3
   Address Size: 0x100000000000
   Bank Used:    Yes
==============================================================================
Kernel: ydma

Definition
----------
   Signature: ydma (void* input1, void* input2, void* output1, void* output2, unsigned int config_size, unsigned int input_size, unsigned int output_size)

Ports
-----
   Port:          M_AXI_AXIMM1
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    64 bits
   Port Type:     addressable

   Port:          M_AXI_AXIMM2
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x1000
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        ydma_1
   Base Address: 0x0

   Argument:          input1
   Register Offset:   0x10
   Port:              M_AXI_AXIMM1
   Memory:            HP0 (MEM_DDR4)

   Argument:          input2
   Register Offset:   0x1C
   Port:              M_AXI_AXIMM2
   Memory:            HP0 (MEM_DDR4)

   Argument:          output1
   Register Offset:   0x28
   Port:              M_AXI_AXIMM1
   Memory:            HP0 (MEM_DDR4)

   Argument:          output2
   Register Offset:   0x34
   Port:              M_AXI_AXIMM2
   Memory:            HP0 (MEM_DDR4)

   Argument:          config_size
   Register Offset:   0x40
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          input_size
   Register Offset:   0x48
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          output_size
   Register Offset:   0x50
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>
==============================================================================
Generated By
------------
   Command:       v++
   Version:       2021.1 - 2021-06-09-14:19:56 (SW BUILD: 3246112)
   Command Line:  v++ --config ../cfg/zcu102_dfx.cfg --debug --input_files ./ydma.xo --link --optimize 0 --output ydma.xclbin --platform xilinx_zcu102_base_dfx_202110_1 --profile.data all:all:all --report_level 0 --save-temps --target sw_emu 
   Options:       --config ../cfg/zcu102_dfx.cfg
                  --debug
                  --input_files ./ydma.xo
                  --link
                  --optimize 0
                  --output ydma.xclbin
                  --platform xilinx_zcu102_base_dfx_202110_1
                  --profile.data all:all:all
                  --report_level 0
                  --save-temps
                  --target sw_emu 
==============================================================================
User Added Key Value Pairs
--------------------------
   <empty>
==============================================================================
