FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"READ_CNTRL_REG_BIT";
2"CNTRL_REG_CHK";
3"RESET_CLK";
4"EXT_TRIG<4>";
5"EXT_TRIG<7>";
6"EXT_TRIG<6>";
7"EXT_TRIG<5>";
8"EXT_TRIG<0>";
9"EXT_TRIG<3>";
10"EXT_TRIG<2>";
11"EXT_TRIG<1>";
12"VCC\G";
13"MTCA_MIMIC_TRIG2";
14"GPIO5";
15"JTAG_TDI";
16"CARRIER_SRST#";
17"FPGA_DONE";
18"JX1_SE_1";
19"LE<2>";
20"JTAG_TMS";
21"CLK100_IN";
22"SMELLIE_PRE_DELAY";
23"JX2_GUIDE_PIN1";
24"JX2_GUIDE_PIN2";
25"V3P3\G";
26"VCC\G";
27"GPIO0";
28"I2C_SCL";
29"GPIO2";
30"GPIO4";
31"JX1_GUIDE_PIN1";
32"MTCA_MIMIC_TRIG1";
33"GPIO3";
34"GPIO1";
35"V3P3\G";
36"SCALER<4>";
37"VCC\G";
38"CNTRL_RDY";
39"I2C_SDA";
40"CLOCKS_DATA_RDY";
41"BCKP_CLK_IN_USE";
42"SCALER<6>";
43"SCALER<5>";
44"GENERIC_PULSE";
45"MTCA_MIMIC_DATA_RDY";
46"LE<1>";
47"LE<0>";
48"CAEN_DATA_RDY";
49"DATA";
50"CLK";
51"SMELLIE_PULSE";
52"SMELLIE_DELAY";
53"TELLIE_PRE_DELAY";
54"TELLIE_DELAY";
55"SPKR";
56"GENERIC_DELAY_OUT";
57"TELLIE_PULSE";
58"TUBII_RT_OUT";
59"JX1_GUIDE_PIN2";
60"SYNC";
61"GENERIC_DELAY_IN";
62"SYNC24";
63"VCC\G";
64"V3P3\G";
65"GT";
66"GND\G";
67"EXT_TRIG<14>";
68"EXT_TRIG<13>";
69"EXT_TRIG<15>";
70"EXT_TRIG<12>";
71"V3P3\G";
72"EXT_TRIG<8>";
73"EXT_TRIG<9>";
74"EXT_TRIG<11>";
75"EXT_TRIG<10>";
76"GND\G";
%"FCI_61083-101400LF"
"1","(-1700,2500)","0","misc","I1";
;
$LOCATION"U5"
CDS_LOCATION"U5"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-125,1450,125,-1300"
CDS_LIB"misc";
"102"
$PN"102"31;
"100"
$PN"100"0;
"96"
$PN"96"76;
"98"
$PN"98"0;
"94"
$PN"94"0;
"92"
$PN"92"0;
"90"
$PN"90"0;
"86"
$PN"86"76;
"88"
$PN"88"0;
"84"
$PN"84"41;
"82"
$PN"82"21;
"80"
$PN"80"35;
"76"
$PN"76"0;
"78"
$PN"78"35;
"74"
$PN"74"42;
"72"
$PN"72"76;
"70"
$PN"70"43;
"66"
$PN"66"76;
"68"
$PN"68"36;
"64"
$PN"64"58;
"62"
$PN"62"52;
"60"
$PN"60"37;
"58"
$PN"58"37;
"56"
$PN"56"54;
"52"
$PN"52"76;
"50"
$PN"50"57;
"54"
$PN"54"51;
"48"
$PN"48"40;
"46"
$PN"46"76;
"42"
$PN"42"55;
"40"
$PN"40"76;
"44"
$PN"44"56;
"38"
$PN"38"44;
"36"
$PN"36"50;
"34"
$PN"34"76;
"32"
$PN"32"49;
"30"
$PN"30"45;
"28"
$PN"28"76;
"26"
$PN"26"48;
"24"
$PN"24"47;
"22"
$PN"22"76;
"20"
$PN"20"46;
"18"
$PN"18"19;
"16"
$PN"16"76;
"14"
$PN"14"0;
"12"
$PN"12"0;
"10"
$PN"10"18;
"8"
$PN"8"17;
"6"
$PN"6"16;
"4"
$PN"4"15;
"2"
$PN"2"20;
"101"
$PN"101"59;
"99"
$PN"99"0;
"95"
$PN"95"76;
"97"
$PN"97"0;
"93"
$PN"93"0;
"91"
$PN"91"0;
"89"
$PN"89"0;
"85"
$PN"85"76;
"87"
$PN"87"0;
"83"
$PN"83"69;
"81"
$PN"81"70;
"79"
$PN"79"71;
"75"
$PN"75"68;
"77"
$PN"77"76;
"73"
$PN"73"67;
"71"
$PN"71"76;
"69"
$PN"69"74;
"65"
$PN"65"76;
"67"
$PN"67"72;
"63"
$PN"63"73;
"61"
$PN"61"75;
"59"
$PN"59"63;
"57"
$PN"57"63;
"55"
$PN"55"0;
"51"
$PN"51"76;
"49"
$PN"49"0;
"53"
$PN"53"0;
"47"
$PN"47"0;
"45"
$PN"45"76;
"41"
$PN"41"0;
"39"
$PN"39"76;
"43"
$PN"43"0;
"37"
$PN"37"0;
"35"
$PN"35"0;
"33"
$PN"33"76;
"31"
$PN"31"61;
"29"
$PN"29"65;
"27"
$PN"27"76;
"25"
$PN"25"60;
"23"
$PN"23"62;
"21"
$PN"21"76;
"19"
$PN"19"53;
"15"
$PN"15"76;
"17"
$PN"17"22;
"13"
$PN"13"0;
"9"
$PN"9"0;
"11"
$PN"11"0;
"5"
$PN"5"0;
"7"
$PN"7"0;
"3"
$PN"3"0;
"1"
$PN"1"0;
%"OUTPORT"
"1","(-2800,3000)","2","standard","I10";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"50;
%"OUTPORT"
"1","(-2800,2950)","2","standard","I11";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"44;
%"OUTPORT"
"1","(-2800,2850)","2","standard","I12";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"55;
%"OUTPORT"
"1","(-2800,2800)","2","standard","I13";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"56;
%"OUTPORT"
"1","(-2800,2700)","2","standard","I14";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"40;
%"OUTPORT"
"1","(-2800,2650)","2","standard","I15";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"57;
%"OUTPORT"
"1","(-2800,2550)","2","standard","I16";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"51;
%"OUTPORT"
"1","(-2800,2500)","2","standard","I17";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"54;
%"OUTPORT"
"1","(-2800,2350)","2","standard","I18";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"52;
%"OUTPORT"
"1","(-2800,2300)","2","standard","I19";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"58;
%"OUTPORT"
"1","(-2800,2200)","2","standard","I20";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"36;
%"OUTPORT"
"1","(-2800,2150)","2","standard","I21";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"43;
%"OUTPORT"
"1","(-2800,2050)","2","standard","I22";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"42;
%"FCI_61083-101400LF"
"1","(1800,2525)","0","misc","I23";
;
$LOCATION"U65"
CDS_LOCATION"U65"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-125,1450,125,-1300";
"102"
$PN"102"23;
"100"
$PN"100"0;
"96"
$PN"96"66;
"98"
$PN"98"0;
"94"
$PN"94"0;
"92"
$PN"92"0;
"90"
$PN"90"0;
"86"
$PN"86"66;
"88"
$PN"88"0;
"84"
$PN"84"11;
"82"
$PN"82"10;
"80"
$PN"80"64;
"76"
$PN"76"9;
"78"
$PN"78"64;
"74"
$PN"74"8;
"72"
$PN"72"66;
"70"
$PN"70"7;
"66"
$PN"66"66;
"68"
$PN"68"6;
"64"
$PN"64"5;
"62"
$PN"62"4;
"60"
$PN"60"12;
"58"
$PN"58"12;
"56"
$PN"56"0;
"52"
$PN"52"66;
"50"
$PN"50"0;
"54"
$PN"54"0;
"48"
$PN"48"0;
"46"
$PN"46"66;
"42"
$PN"42"0;
"40"
$PN"40"66;
"44"
$PN"44"0;
"38"
$PN"38"0;
"36"
$PN"36"0;
"34"
$PN"34"66;
"32"
$PN"32"13;
"30"
$PN"30"32;
"28"
$PN"28"66;
"26"
$PN"26"3;
"24"
$PN"24"2;
"22"
$PN"22"66;
"20"
$PN"20"1;
"18"
$PN"18"38;
"16"
$PN"16"66;
"14"
$PN"14"0;
"12"
$PN"12"0;
"10"
$PN"10"0;
"8"
$PN"8"14;
"6"
$PN"6"33;
"4"
$PN"4"34;
"2"
$PN"2"39;
"101"
$PN"101"24;
"99"
$PN"99"0;
"95"
$PN"95"66;
"97"
$PN"97"0;
"93"
$PN"93"0;
"91"
$PN"91"0;
"89"
$PN"89"0;
"85"
$PN"85"66;
"87"
$PN"87"0;
"83"
$PN"83"0;
"81"
$PN"81"0;
"79"
$PN"79"25;
"75"
$PN"75"0;
"77"
$PN"77"66;
"73"
$PN"73"0;
"71"
$PN"71"66;
"69"
$PN"69"0;
"65"
$PN"65"66;
"67"
$PN"67"0;
"63"
$PN"63"0;
"61"
$PN"61"0;
"59"
$PN"59"26;
"57"
$PN"57"26;
"55"
$PN"55"0;
"51"
$PN"51"66;
"49"
$PN"49"0;
"53"
$PN"53"0;
"47"
$PN"47"0;
"45"
$PN"45"66;
"41"
$PN"41"0;
"39"
$PN"39"66;
"43"
$PN"43"0;
"37"
$PN"37"0;
"35"
$PN"35"0;
"33"
$PN"33"66;
"31"
$PN"31"0;
"29"
$PN"29"0;
"27"
$PN"27"66;
"25"
$PN"25"0;
"23"
$PN"23"0;
"21"
$PN"21"66;
"19"
$PN"19"0;
"15"
$PN"15"66;
"17"
$PN"17"0;
"13"
$PN"13"0;
"9"
$PN"9"0;
"11"
$PN"11"0;
"5"
$PN"5"29;
"7"
$PN"7"30;
"3"
$PN"3"27;
"1"
$PN"1"28;
%"INPORT"
"1","(-2800,1850)","0","standard","I24";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"21;
%"INPORT"
"1","(-2800,1800)","0","standard","I25";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"41;
%"INPORT"
"1","(-650,3450)","2","standard","I26";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"22;
%"INPORT"
"1","(-650,3400)","2","standard","I27";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"53;
%"INPORT"
"1","(-650,3300)","2","standard","I28";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"62;
%"INPORT"
"1","(-650,3250)","2","standard","I29";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"60;
%"INPORT"
"1","(-650,3150)","2","standard","I30";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"65;
%"INPORT"
"1","(-650,3100)","2","standard","I31";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"61;
%"OUTPORT"
"1","(-2800,3450)","2","standard","I4";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"19;
%"INPORT"
"1","(-650,2350)","2","standard","I40";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"75;
%"INPORT"
"1","(-650,2300)","2","standard","I41";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"73;
%"INPORT"
"1","(-650,2200)","2","standard","I42";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"72;
%"INPORT"
"1","(-650,2150)","2","standard","I43";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"74;
%"INPORT"
"1","(-650,2050)","2","standard","I44";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"67;
%"INPORT"
"1","(-650,2000)","2","standard","I45";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"68;
%"INPORT"
"1","(-650,1850)","2","standard","I46";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"70;
%"INPORT"
"1","(-650,1800)","2","standard","I47";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"69;
%"OUTPORT"
"1","(700,3475)","2","standard","I48";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"38;
%"OUTPORT"
"1","(700,3425)","2","standard","I49";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"1;
%"OUTPORT"
"1","(-2800,3400)","2","standard","I5";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"46;
%"INPORT"
"1","(700,3325)","0","standard","I50";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"2;
%"OUTPORT"
"1","(700,3275)","2","standard","I51";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"3;
%"INPORT"
"1","(700,3175)","0","standard","I52";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"32;
%"INPORT"
"1","(700,3125)","0","standard","I53";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"13;
%"INPORT"
"1","(700,2375)","0","standard","I54";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"4;
%"INPORT"
"1","(700,2325)","0","standard","I55";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"5;
%"INPORT"
"1","(700,2225)","0","standard","I56";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"6;
%"INPORT"
"1","(700,2175)","0","standard","I57";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"7;
%"INPORT"
"1","(700,2075)","0","standard","I58";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"8;
%"INPORT"
"1","(700,2025)","0","standard","I59";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"9;
%"OUTPORT"
"1","(-2800,3300)","2","standard","I6";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"47;
%"INPORT"
"1","(700,1875)","0","standard","I60";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"10;
%"INPORT"
"1","(700,1825)","0","standard","I61";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"11;
%"OUTPORT"
"1","(-2800,3250)","2","standard","I7";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"48;
%"OUTPORT"
"1","(-2800,3150)","2","standard","I8";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"45;
%"OUTPORT"
"1","(-2800,3100)","2","standard","I9";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"49;
END.
