# SIMULATION OF CMOS INVERTER USING CADENCE VIRTUOSO

## AIM: 
   To Simulate and Synthesis Inverter using CADENCE 
## APPARATUS REQUIRED: 
   CADENCE VIRTUOSO 
## PROCEDURE: 
STEP:1 Cadence Virtuoso open procedere<br>
STEP:2 Open MobaXterm<br>
STEP:3 Click on Session (Top left Cornet)<br>
STEP:4 Choose SSH<br>
STEP:5 In Remote Host enter then on Password "student@cadence.saveetha.in" <br>
STEP:6 Type xdg-open .<br>
STEP:7 Create a new folder<br>
STEP:8 Right click on folder window open<br>
STEP:9 Terminal Command window will be opened<br>
STEP:10 In Command window type the following.<br>
      ->pwd<br>
      ->tcsh<br>
      -> Source / Cadence / Install /cshrc<br>
      ->Welcome to Cadence tools suite"<br>
      ->Virtuoso<br>
STEP:11 Analog design window will be opened<br>
STEP:12 Analog design using Virtuoso<br>
STEP:13 In Virtuoso <br>
STEP:14 File New library library nanae"<br>
STEP:15 Choose Attach to an existing technology library<br>
STEP:16 Choose the folder where you. need to work<br>
        ->gpdk045 Apply<br>
STEP:17 File cell veew choose library Type coll name<br>
STEP:18 Schematic windere will be opened<br>
## INVERTER
![WhatsApp Image 2024-05-05 at 11 03 01 PM (1)](https://github.com/Sricharumathy/VLSI-LAB-EXP-6/assets/159044760/ada8a816-eeeb-4a7c-a170-00a44adfff79)
![WhatsApp Image 2024-05-05 at 11 03 01 PM](https://github.com/Sricharumathy/VLSI-LAB-EXP-6/assets/159044760/cb562e23-d165-40d8-9f01-a5ced71df7b8)
## OUTPUT
![WhatsApp Image 2024-05-05 at 11 03 01 PM (2)](https://github.com/Sricharumathy/VLSI-LAB-EXP-6/assets/159044760/94659468-32bc-4e04-97c7-e62901079e98)
## NAND
![WhatsApp Image 2024-05-05 at 11 03 08 PM](https://github.com/Sricharumathy/VLSI-LAB-EXP-6/assets/159044760/3ce118d9-70f4-4b86-a9ee-2959df2f50e2)
![WhatsApp Image 2024-05-13 at 9 16 34 AM](https://github.com/Sricharumathy/VLSI-LAB-EXP-6/assets/159044760/35c276ea-ab90-4918-b30c-238c59a27c43)

## OUTPUT
![WhatsApp Image 2024-05-05 at 11 03 09 PM (1)](https://github.com/Sricharumathy/VLSI-LAB-EXP-6/assets/159044760/1838d18b-94d7-4360-b526-58ab923cd972)
## NOR
![WhatsApp Image 2024-05-05 at 11 03 09 PM](https://github.com/Sricharumathy/VLSI-LAB-EXP-6/assets/159044760/40beeb9a-9e72-4b57-b564-af754951e2e9)
## OUTPUT
![WhatsApp Image 2024-05-05 at 11 03 09 PM (2)](https://github.com/Sricharumathy/VLSI-LAB-EXP-6/assets/159044760/3caac581-7b26-4528-b8ca-174761ccfe31)
## RESULT
The Simulate and Synthesis Inverter using CADENCE is successfully verified.




