INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/project4/project4.srcs/sources_1/imports/[Lab04]_Verilog_files/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/project4/project4.srcs/sources_1/imports/[Lab04]_Verilog_files/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-1195] overwriting previous definition of module ALU [C:/Users/ECE/Desktop/project4/project4.srcs/sources_1/imports/[Lab04]_Verilog_files/ALU.v:54]
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-311] analyzing module MUX16_4_1
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-311] analyzing module DATAPATH
INFO: [VRFC 10-311] analyzing module CONTROL_UNIT
WARNING: [VRFC 10-1315] redeclaration of ansi port aluop is not allowed [C:/Users/ECE/Desktop/project4/project4.srcs/sources_1/imports/[Lab04]_Verilog_files/cpu.v:282]
INFO: [VRFC 10-311] analyzing module MUX2_2_1
INFO: [VRFC 10-311] analyzing module MUX16_2_1
INFO: [VRFC 10-311] analyzing module SIGN_EXTEND8_16
INFO: [VRFC 10-311] analyzing module ADD16
INFO: [VRFC 10-311] analyzing module SHIFTLEFT2_16
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/project4/project4.srcs/sim_1/imports/[Lab04]_Verilog_files/cpu_evaluation_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/project4/project4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
