P5 Printout for CS 3410
----------------------------------
Trace  		trace.2t.long.txt
Instruction Limit 	none
 *** Cache Configuration *** 
capacity   		65536 B
block_size 		 1024 B
associativity 		4-way
n_set 			16
n_cache_line 	64
tag: 18, index: 4, offset: 10
Coherence Protocol: 	msi
lru_on_invalidate_f: 	false
Processing trace...
2 2
Processed 500000 lines.
    *** Results for Core 0 ***
0.n_cpu_accesses 	250001
0.n_loads 		192500
0.n_stores 		57501
0.n_hits 		235006
0.n_misses 		14995
0.hit_rate 		94.00
0.miss_rate 		6.00
0.n_upgrade_miss 	1556
0.n_bus_snoops 	14910
0.n_snoop_hits 	2093
0.n_writebacks 	1819
Memory Traffic:
0.B_written_bus_to_cache 	15354880
0.B_written_cache_to_bus_wb 	1862656
0.B_written_cache_to_bus_wt 	0
0.B_total_traffic_wb 	17217536
0.B_total_traffic_wt 	0
    *** Results for Core 1 ***
1.n_cpu_accesses 	249999
1.n_loads 		166714
1.n_stores 		83285
1.n_hits 		235089
1.n_misses 		14910
1.hit_rate 		94.04
1.miss_rate 		5.96
1.n_upgrade_miss 	2081
1.n_bus_snoops 	14995
1.n_snoop_hits 	2090
1.n_writebacks 	1946
Memory Traffic:
1.B_written_bus_to_cache 	15267840
1.B_written_cache_to_bus_wb 	1992704
1.B_written_cache_to_bus_wt 	0
1.B_total_traffic_wb 	17260544
1.B_total_traffic_wt 	0
