// Seed: 349560396
module module_0 (
    output wire id_0,
    input tri1 id_1,
    input tri0 id_2,
    output tri id_3,
    output tri id_4,
    input wire id_5,
    input uwire id_6,
    output wor id_7,
    output wand id_8,
    output wire id_9,
    output tri id_10,
    output tri0 id_11,
    output tri id_12,
    input uwire id_13,
    input tri1 id_14,
    output supply1 id_15,
    output tri0 id_16,
    input wor id_17,
    output wor id_18,
    output tri id_19,
    output uwire id_20,
    input tri0 id_21,
    output wor id_22,
    input tri1 id_23,
    output supply1 id_24,
    output uwire id_25,
    input wor id_26,
    input wor id_27,
    input wand id_28,
    input supply1 id_29,
    output wor id_30,
    output supply1 id_31
);
  assign id_20 = id_17;
  wire id_33;
  assign id_20 = id_17;
  assign module_1.type_29 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    input wire id_1,
    output wor id_2,
    output supply0 id_3,
    output wire id_4,
    output tri1 id_5,
    output wor id_6,
    output supply0 id_7,
    input tri1 id_8
    , id_20,
    input wand id_9,
    input supply1 id_10,
    input tri1 id_11
    , id_21,
    output wor id_12,
    output supply1 id_13,
    input tri0 id_14,
    output supply0 id_15,
    input supply0 id_16,
    output supply1 id_17,
    input tri id_18
);
  module_0 modCall_1 (
      id_21,
      id_1,
      id_14,
      id_5,
      id_3,
      id_18,
      id_14,
      id_12,
      id_0,
      id_20,
      id_12,
      id_12,
      id_13,
      id_20,
      id_10,
      id_20,
      id_12,
      id_1,
      id_4,
      id_15,
      id_3,
      id_14,
      id_21,
      id_14,
      id_4,
      id_5,
      id_9,
      id_1,
      id_8,
      id_11,
      id_12,
      id_2
  );
  assign id_20 = id_16;
  wire id_22;
  nor primCall (id_2, id_8, id_20, id_21, id_9, id_11, id_16, id_14, id_1, id_18, id_10);
endmodule
