#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu May 12 14:59:00 2022
# Process ID: 5256
# Current directory: D:/GitHub/VBTech/VBTech/FIFO_13
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6620 D:\GitHub\VBTech\VBTech\FIFO_13\FIFO_13.xpr
# Log file: D:/GitHub/VBTech/VBTech/FIFO_13/vivado.log
# Journal file: D:/GitHub/VBTech/VBTech/FIFO_13\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:29 ; elapsed = 00:00:13 . Memory (MB): peak = 930.355 ; gain = 292.809
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/status_signal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module status_signal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.sim/sim_1/behav/xsim'
"xelab -wto 8d064fcd872c4d1ea598ab0417734bc4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8d064fcd872c4d1ea598ab0417734bc4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 13 differs from formal bit length 8 for port 'WR_PTR' [D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/fifo.v:16]
WARNING: [VRFC 10-3091] actual bit length 13 differs from formal bit length 8 for port 'WR_PTR' [D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/fifo.v:17]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/fifo.v" Line 1. Module fifo doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/status_signal.v" Line 1. Module status_signal doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/ram.v" Line 1. Module ram doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.status_signal
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu May 12 15:03:34 2022. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu May 12 15:03:34 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 950.113 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
----------------------------------------------
------------------   -----------------------
----------- SIMULATION RESULT ----------------
--------------       -------------------
----------------     ---------------------
----------------------------------------------
TIME =                    0, Read = 0, Write = 0, In = 00
TIME =                    6, Read = 0, Write = 1, In = 24
TIME =                    9, Read = 0, Write = 1, In = 81
TIME =                   16, Read = 0, Write = 1, In = 09
TIME =                   20, Read = 0, Write = 1, In = 63
TIME =                   23, Read = 0, Write = 1, In = 0d
TIME =                   30, Read = 0, Write = 1, In = 8d
TIME =                   34, Read = 0, Write = 1, In = 65
TIME =                   37, Read = 0, Write = 1, In = 12
TIME =                   44, Read = 0, Write = 1, In = 01
TIME =                   47, Read = 0, Write = 1, In = 0d
TIME =                   52, Read = 0, Write = 1, In = 76
TIME =                   54, Read = 0, Write = 1, In = 3d
TIME =                   61, Read = 0, Write = 1, In = ed
TIME =                   62, Read = 0, Write = 1, In = 8c
TIME =                   68, Read = 0, Write = 1, In = f9
TIME =                   72, Read = 1, Write = 0, In = f9
TIME =                  121, Read = 0, Write = 0, In = f9
TIME =                  131, Read = 0, Write = 1, In = c6
TIME =                  134, Read = 0, Write = 1, In = c5
TIME =                  135, Read = 0, Write = 1, In = aa
TIME =                  138, Read = 0, Write = 1, In = e5
TIME =                  145, Read = 0, Write = 1, In = 77
TIME =                  151, Read = 0, Write = 1, In = 12
TIME =                  156, Read = 0, Write = 1, In = 8f
TIME =                  163, Read = 1, Write = 0, In = 8f
TIME =                  204, Read = 0, Write = 0, In = 8f
TIME =                  208, Read = 0, Write = 1, In = 8f
TIME =                  210, Read = 0, Write = 0, In = 8f
TIME =                  213, Read = 0, Write = 0, In = f2
TIME =                  214, Read = 0, Write = 1, In = f2
TIME =                  217, Read = 0, Write = 0, In = f2
TIME =                  222, Read = 0, Write = 0, In = ce
TIME =                  225, Read = 0, Write = 1, In = ce
TIME =                  228, Read = 0, Write = 0, In = ce
TIME =                  232, Read = 0, Write = 0, In = e8
TIME =                  236, Read = 0, Write = 1, In = e8
TIME =                  241, Read = 0, Write = 0, In = e8
TIME =                  243, Read = 0, Write = 0, In = c5
TIME =                  246, Read = 0, Write = 1, In = c5
TIME =                  249, Read = 0, Write = 0, In = c5
TIME =                  256, Read = 0, Write = 0, In = 5c
TIME =                  259, Read = 0, Write = 1, In = 5c
TIME =                  263, Read = 0, Write = 0, In = 5c
TIME =                  270, Read = 0, Write = 0, In = bd
TIME =                  273, Read = 0, Write = 1, In = bd
TIME =                  277, Read = 0, Write = 0, In = bd
TIME =                  283, Read = 0, Write = 0, In = 2d
TIME =                  284, Read = 0, Write = 1, In = 2d
TIME =                  285, Read = 0, Write = 0, In = 2d
TIME =                  292, Read = 0, Write = 0, In = 65
TIME =                  295, Read = 0, Write = 1, In = 65
TIME =                  299, Read = 0, Write = 0, In = 65
TIME =                  306, Read = 0, Write = 0, In = 63
TIME =                  309, Read = 0, Write = 1, In = 63
TIME =                  311, Read = 0, Write = 0, In = 63
TIME =                  316, Read = 0, Write = 0, In = 0a
TIME =                  318, Read = 0, Write = 1, In = 0a
TIME =                  319, Read = 0, Write = 0, In = 0a
TIME =                  323, Read = 0, Write = 0, In = 80
TIME =                  326, Read = 0, Write = 1, In = 80
TIME =                  330, Read = 0, Write = 0, In = 80
TIME =                  337, Read = 0, Write = 0, In = 20
TIME =                  341, Read = 0, Write = 1, In = 20
TIME =                  343, Read = 0, Write = 0, In = 20
TIME =                  346, Read = 0, Write = 0, In = aa
TIME =                  347, Read = 0, Write = 1, In = aa
TIME =                  350, Read = 0, Write = 0, In = aa
TIME =                  358, Read = 0, Write = 0, In = 9d
TIME =                  361, Read = 0, Write = 1, In = 9d
TIME =                  362, Read = 0, Write = 0, In = 9d
TIME =                  368, Read = 0, Write = 0, In = 96
TIME =                  376, Read = 1, Write = 0, In = 96
TIME =                  381, Read = 0, Write = 0, In = 96
TIME =                  386, Read = 1, Write = 0, In = 96
TIME =                  390, Read = 0, Write = 0, In = 96
TIME =                  397, Read = 1, Write = 0, In = 96
TIME =                  400, Read = 0, Write = 0, In = 96
TIME =                  406, Read = 1, Write = 0, In = 96
TIME =                  409, Read = 0, Write = 0, In = 96
TIME =                  414, Read = 1, Write = 0, In = 96
TIME =                  416, Read = 0, Write = 0, In = 96
TIME =                  421, Read = 1, Write = 0, In = 96
TIME =                  425, Read = 0, Write = 0, In = 96
TIME =                  430, Read = 1, Write = 0, In = 96
TIME =                  432, Read = 0, Write = 0, In = 96
TIME =                  435, Read = 1, Write = 0, In = 96
TIME =                  438, Read = 0, Write = 0, In = 96
TIME =                  441, Read = 1, Write = 0, In = 96
TIME =                  445, Read = 0, Write = 0, In = 96
TIME =                  451, Read = 1, Write = 0, In = 96
TIME =                  453, Read = 0, Write = 0, In = 96
TIME =                  458, Read = 1, Write = 0, In = 96
TIME =                  459, Read = 0, Write = 0, In = 96
TIME =                  465, Read = 1, Write = 0, In = 96
TIME =                  467, Read = 0, Write = 0, In = 96
TIME =                  473, Read = 1, Write = 0, In = 96
TIME =                  477, Read = 0, Write = 0, In = 96
TIME =                  480, Read = 1, Write = 0, In = 96
TIME =                  483, Read = 0, Write = 0, In = 96
TIME =                  490, Read = 1, Write = 0, In = 96
TIME =                  491, Read = 0, Write = 0, In = 96
-------------- THE SIMUALTION FINISHED ------------
$finish called at time : 5 ns : File "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sim_1/new/testbench.v" Line 145
xsim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 972.684 ; gain = 22.570
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 972.684 ; gain = 22.570
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1001.480 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.sim/sim_1/behav/xsim'
"xelab -wto 8d064fcd872c4d1ea598ab0417734bc4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8d064fcd872c4d1ea598ab0417734bc4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 13 differs from formal bit length 8 for port 'WR_PTR' [D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/fifo.v:16]
WARNING: [VRFC 10-3091] actual bit length 13 differs from formal bit length 8 for port 'WR_PTR' [D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/fifo.v:17]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
----------------------------------------------
------------------   -----------------------
----------- SIMULATION RESULT ----------------
--------------       -------------------
----------------     ---------------------
----------------------------------------------
TIME =                    0, Read = 0, Write = 0, In = 00
TIME =                    6, Read = 0, Write = 1, In = 24
TIME =                    9, Read = 0, Write = 1, In = 81
TIME =                   16, Read = 0, Write = 1, In = 09
TIME =                   20, Read = 0, Write = 1, In = 63
TIME =                   23, Read = 0, Write = 1, In = 0d
TIME =                   30, Read = 0, Write = 1, In = 8d
TIME =                   34, Read = 0, Write = 1, In = 65
TIME =                   37, Read = 0, Write = 1, In = 12
TIME =                   44, Read = 0, Write = 1, In = 01
TIME =                   47, Read = 0, Write = 1, In = 0d
TIME =                   52, Read = 0, Write = 1, In = 76
TIME =                   54, Read = 0, Write = 1, In = 3d
TIME =                   61, Read = 0, Write = 1, In = ed
TIME =                   62, Read = 0, Write = 1, In = 8c
TIME =                   68, Read = 0, Write = 1, In = f9
TIME =                   72, Read = 1, Write = 0, In = f9
TIME =                  121, Read = 0, Write = 0, In = f9
TIME =                  131, Read = 0, Write = 1, In = c6
TIME =                  134, Read = 0, Write = 1, In = c5
TIME =                  135, Read = 0, Write = 1, In = aa
TIME =                  138, Read = 0, Write = 1, In = e5
TIME =                  145, Read = 0, Write = 1, In = 77
TIME =                  151, Read = 0, Write = 1, In = 12
TIME =                  156, Read = 0, Write = 1, In = 8f
TIME =                  163, Read = 1, Write = 0, In = 8f
TIME =                  204, Read = 0, Write = 0, In = 8f
TIME =                  208, Read = 0, Write = 1, In = 8f
TIME =                  210, Read = 0, Write = 0, In = 8f
TIME =                  213, Read = 0, Write = 0, In = f2
TIME =                  214, Read = 0, Write = 1, In = f2
TIME =                  217, Read = 0, Write = 0, In = f2
TIME =                  222, Read = 0, Write = 0, In = ce
TIME =                  225, Read = 0, Write = 1, In = ce
TIME =                  228, Read = 0, Write = 0, In = ce
TIME =                  232, Read = 0, Write = 0, In = e8
TIME =                  236, Read = 0, Write = 1, In = e8
TIME =                  241, Read = 0, Write = 0, In = e8
TIME =                  243, Read = 0, Write = 0, In = c5
TIME =                  246, Read = 0, Write = 1, In = c5
TIME =                  249, Read = 0, Write = 0, In = c5
TIME =                  256, Read = 0, Write = 0, In = 5c
TIME =                  259, Read = 0, Write = 1, In = 5c
TIME =                  263, Read = 0, Write = 0, In = 5c
TIME =                  270, Read = 0, Write = 0, In = bd
TIME =                  273, Read = 0, Write = 1, In = bd
TIME =                  277, Read = 0, Write = 0, In = bd
TIME =                  283, Read = 0, Write = 0, In = 2d
TIME =                  284, Read = 0, Write = 1, In = 2d
TIME =                  285, Read = 0, Write = 0, In = 2d
TIME =                  292, Read = 0, Write = 0, In = 65
TIME =                  295, Read = 0, Write = 1, In = 65
TIME =                  299, Read = 0, Write = 0, In = 65
TIME =                  306, Read = 0, Write = 0, In = 63
TIME =                  309, Read = 0, Write = 1, In = 63
TIME =                  311, Read = 0, Write = 0, In = 63
TIME =                  316, Read = 0, Write = 0, In = 0a
TIME =                  318, Read = 0, Write = 1, In = 0a
TIME =                  319, Read = 0, Write = 0, In = 0a
TIME =                  323, Read = 0, Write = 0, In = 80
TIME =                  326, Read = 0, Write = 1, In = 80
TIME =                  330, Read = 0, Write = 0, In = 80
TIME =                  337, Read = 0, Write = 0, In = 20
TIME =                  341, Read = 0, Write = 1, In = 20
TIME =                  343, Read = 0, Write = 0, In = 20
TIME =                  346, Read = 0, Write = 0, In = aa
TIME =                  347, Read = 0, Write = 1, In = aa
TIME =                  350, Read = 0, Write = 0, In = aa
TIME =                  358, Read = 0, Write = 0, In = 9d
TIME =                  361, Read = 0, Write = 1, In = 9d
TIME =                  362, Read = 0, Write = 0, In = 9d
TIME =                  368, Read = 0, Write = 0, In = 96
TIME =                  376, Read = 1, Write = 0, In = 96
TIME =                  381, Read = 0, Write = 0, In = 96
TIME =                  386, Read = 1, Write = 0, In = 96
TIME =                  390, Read = 0, Write = 0, In = 96
TIME =                  397, Read = 1, Write = 0, In = 96
TIME =                  400, Read = 0, Write = 0, In = 96
TIME =                  406, Read = 1, Write = 0, In = 96
TIME =                  409, Read = 0, Write = 0, In = 96
TIME =                  414, Read = 1, Write = 0, In = 96
TIME =                  416, Read = 0, Write = 0, In = 96
TIME =                  421, Read = 1, Write = 0, In = 96
TIME =                  425, Read = 0, Write = 0, In = 96
TIME =                  430, Read = 1, Write = 0, In = 96
TIME =                  432, Read = 0, Write = 0, In = 96
TIME =                  435, Read = 1, Write = 0, In = 96
TIME =                  438, Read = 0, Write = 0, In = 96
TIME =                  441, Read = 1, Write = 0, In = 96
TIME =                  445, Read = 0, Write = 0, In = 96
TIME =                  451, Read = 1, Write = 0, In = 96
TIME =                  453, Read = 0, Write = 0, In = 96
TIME =                  458, Read = 1, Write = 0, In = 96
TIME =                  459, Read = 0, Write = 0, In = 96
TIME =                  465, Read = 1, Write = 0, In = 96
TIME =                  467, Read = 0, Write = 0, In = 96
TIME =                  473, Read = 1, Write = 0, In = 96
TIME =                  477, Read = 0, Write = 0, In = 96
TIME =                  480, Read = 1, Write = 0, In = 96
TIME =                  483, Read = 0, Write = 0, In = 96
TIME =                  490, Read = 1, Write = 0, In = 96
TIME =                  491, Read = 0, Write = 0, In = 96
-------------- THE SIMUALTION FINISHED ------------
$finish called at time : 5 ns : File "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sim_1/new/testbench.v" Line 145
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1001.480 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/status_signal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module status_signal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.sim/sim_1/behav/xsim'
"xelab -wto 8d064fcd872c4d1ea598ab0417734bc4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8d064fcd872c4d1ea598ab0417734bc4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 13 differs from formal bit length 8 for port 'WR_PTR' [D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/fifo.v:16]
WARNING: [VRFC 10-3091] actual bit length 13 differs from formal bit length 8 for port 'WR_PTR' [D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/fifo.v:17]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/fifo.v" Line 1. Module fifo doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/status_signal.v" Line 1. Module status_signal doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/ram.v" Line 1. Module ram doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.status_signal
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
----------------------------------------------
------------------   -----------------------
----------- SIMULATION RESULT ----------------
--------------       -------------------
----------------     ---------------------
----------------------------------------------
TIME =                    0, Read = 0, Write = 0, In = 00
TIME =                    6, Read = 0, Write = 1, In = 24
TIME =                    9, Read = 0, Write = 1, In = 81
TIME =                   16, Read = 0, Write = 1, In = 09
TIME =                   20, Read = 0, Write = 1, In = 63
TIME =                   23, Read = 0, Write = 1, In = 0d
TIME =                   30, Read = 0, Write = 1, In = 8d
TIME =                   34, Read = 0, Write = 1, In = 65
TIME =                   37, Read = 0, Write = 1, In = 12
TIME =                   44, Read = 0, Write = 1, In = 01
TIME =                   47, Read = 0, Write = 1, In = 0d
TIME =                   52, Read = 0, Write = 1, In = 76
TIME =                   54, Read = 0, Write = 1, In = 3d
TIME =                   61, Read = 0, Write = 1, In = ed
TIME =                   62, Read = 0, Write = 1, In = 8c
TIME =                   68, Read = 0, Write = 1, In = f9
TIME =                   72, Read = 1, Write = 0, In = f9
TIME =                  121, Read = 0, Write = 0, In = f9
TIME =                  131, Read = 0, Write = 1, In = c6
TIME =                  132, Read = 0, Write = 1, In = c5
TIME =                  135, Read = 0, Write = 1, In = aa
TIME =                  142, Read = 0, Write = 1, In = e5
TIME =                  148, Read = 0, Write = 1, In = 77
TIME =                  154, Read = 0, Write = 1, In = 12
TIME =                  159, Read = 0, Write = 1, In = 8f
TIME =                  167, Read = 1, Write = 0, In = 8f
TIME =                  207, Read = 0, Write = 0, In = 8f
TIME =                  208, Read = 0, Write = 1, In = 8f
TIME =                  210, Read = 0, Write = 0, In = 8f
TIME =                  213, Read = 0, Write = 0, In = f2
TIME =                  215, Read = 0, Write = 1, In = f2
TIME =                  218, Read = 0, Write = 0, In = f2
TIME =                  224, Read = 0, Write = 0, In = ce
TIME =                  227, Read = 0, Write = 1, In = ce
TIME =                  229, Read = 0, Write = 0, In = ce
TIME =                  235, Read = 0, Write = 0, In = e8
TIME =                  239, Read = 0, Write = 1, In = e8
TIME =                  241, Read = 0, Write = 0, In = e8
TIME =                  245, Read = 0, Write = 0, In = c5
TIME =                  248, Read = 0, Write = 1, In = c5
TIME =                  252, Read = 0, Write = 0, In = c5
TIME =                  257, Read = 0, Write = 0, In = 5c
TIME =                  262, Read = 0, Write = 1, In = 5c
TIME =                  266, Read = 0, Write = 0, In = 5c
TIME =                  271, Read = 0, Write = 0, In = bd
TIME =                  276, Read = 0, Write = 1, In = bd
TIME =                  277, Read = 0, Write = 0, In = bd
TIME =                  283, Read = 0, Write = 0, In = 2d
TIME =                  284, Read = 0, Write = 1, In = 2d
TIME =                  287, Read = 0, Write = 0, In = 2d
TIME =                  294, Read = 0, Write = 0, In = 65
TIME =                  298, Read = 0, Write = 1, In = 65
TIME =                  302, Read = 0, Write = 0, In = 65
TIME =                  308, Read = 0, Write = 0, In = 63
TIME =                  309, Read = 0, Write = 1, In = 63
TIME =                  312, Read = 0, Write = 0, In = 63
TIME =                  316, Read = 0, Write = 0, In = 0a
TIME =                  318, Read = 0, Write = 1, In = 0a
TIME =                  320, Read = 0, Write = 0, In = 0a
TIME =                  325, Read = 0, Write = 0, In = 80
TIME =                  329, Read = 0, Write = 1, In = 80
TIME =                  333, Read = 0, Write = 0, In = 80
TIME =                  340, Read = 0, Write = 0, In = 20
TIME =                  341, Read = 0, Write = 1, In = 20
TIME =                  343, Read = 0, Write = 0, In = 20
TIME =                  346, Read = 0, Write = 0, In = aa
TIME =                  348, Read = 0, Write = 1, In = aa
TIME =                  353, Read = 0, Write = 0, In = aa
TIME =                  360, Read = 0, Write = 0, In = 9d
TIME =                  361, Read = 0, Write = 1, In = 9d
TIME =                  364, Read = 0, Write = 0, In = 9d
TIME =                  369, Read = 0, Write = 0, In = 96
TIME =                  381, Read = 1, Write = 0, In = 96
TIME =                  384, Read = 0, Write = 0, In = 96
TIME =                  391, Read = 1, Write = 0, In = 96
TIME =                  395, Read = 0, Write = 0, In = 96
TIME =                  400, Read = 1, Write = 0, In = 96
TIME =                  402, Read = 0, Write = 0, In = 96
TIME =                  409, Read = 1, Write = 0, In = 96
TIME =                  413, Read = 0, Write = 0, In = 96
TIME =                  416, Read = 1, Write = 0, In = 96
TIME =                  420, Read = 0, Write = 0, In = 96
TIME =                  426, Read = 1, Write = 0, In = 96
TIME =                  427, Read = 0, Write = 0, In = 96
TIME =                  433, Read = 1, Write = 0, In = 96
TIME =                  434, Read = 0, Write = 0, In = 96
TIME =                  438, Read = 1, Write = 0, In = 96
TIME =                  440, Read = 0, Write = 0, In = 96
TIME =                  445, Read = 1, Write = 0, In = 96
TIME =                  448, Read = 0, Write = 0, In = 96
TIME =                  454, Read = 1, Write = 0, In = 96
TIME =                  455, Read = 0, Write = 0, In = 96
TIME =                  459, Read = 1, Write = 0, In = 96
TIME =                  463, Read = 0, Write = 0, In = 96
TIME =                  468, Read = 1, Write = 0, In = 96
TIME =                  472, Read = 0, Write = 0, In = 96
TIME =                  477, Read = 1, Write = 0, In = 96
TIME =                  479, Read = 0, Write = 0, In = 96
TIME =                  483, Read = 1, Write = 0, In = 96
TIME =                  486, Read = 0, Write = 0, In = 96
TIME =                  491, Read = 1, Write = 0, In = 96
TIME =                  494, Read = 0, Write = 0, In = 96
-------------- THE SIMUALTION FINISHED ------------
$finish called at time : 5 ns : File "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sim_1/new/testbench.v" Line 145
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1001.480 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/status_signal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module status_signal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.sim/sim_1/behav/xsim'
"xelab -wto 8d064fcd872c4d1ea598ab0417734bc4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8d064fcd872c4d1ea598ab0417734bc4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 13 differs from formal bit length 8 for port 'WR_PTR' [D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/fifo.v:16]
WARNING: [VRFC 10-3091] actual bit length 13 differs from formal bit length 8 for port 'WR_PTR' [D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/fifo.v:17]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/fifo.v" Line 1. Module fifo doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/status_signal.v" Line 1. Module status_signal doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/ram.v" Line 1. Module ram doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.status_signal
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
----------------------------------------------
------------------   -----------------------
----------- SIMULATION RESULT ----------------
--------------       -------------------
----------------     ---------------------
----------------------------------------------
TIME =                    0, Read = 0, Write = 0, In = 00
TIME =                    6, Read = 0, Write = 1, In = 24
TIME =                    9, Read = 0, Write = 1, In = 81
TIME =                   16, Read = 0, Write = 1, In = 09
TIME =                   20, Read = 0, Write = 1, In = 63
TIME =                   23, Read = 0, Write = 1, In = 0d
TIME =                   30, Read = 0, Write = 1, In = 8d
TIME =                   34, Read = 0, Write = 1, In = 65
TIME =                   37, Read = 0, Write = 1, In = 12
TIME =                   44, Read = 0, Write = 1, In = 01
TIME =                   47, Read = 0, Write = 1, In = 0d
TIME =                   52, Read = 0, Write = 1, In = 76
TIME =                   54, Read = 0, Write = 1, In = 3d
TIME =                   61, Read = 0, Write = 1, In = ed
TIME =                   62, Read = 0, Write = 1, In = 8c
TIME =                   68, Read = 0, Write = 1, In = f9
TIME =                   72, Read = 1, Write = 0, In = f9
TIME =                  121, Read = 0, Write = 0, In = f9
TIME =                  131, Read = 0, Write = 1, In = c6
TIME =                  132, Read = 0, Write = 1, In = c5
TIME =                  135, Read = 0, Write = 1, In = aa
TIME =                  142, Read = 0, Write = 1, In = e5
TIME =                  148, Read = 0, Write = 1, In = 77
TIME =                  154, Read = 0, Write = 1, In = 12
TIME =                  159, Read = 0, Write = 1, In = 8f
TIME =                  167, Read = 1, Write = 0, In = 8f
TIME =                  207, Read = 0, Write = 0, In = 8f
TIME =                  208, Read = 0, Write = 1, In = 8f
TIME =                  210, Read = 0, Write = 0, In = 8f
TIME =                  213, Read = 0, Write = 0, In = f2
TIME =                  215, Read = 0, Write = 1, In = f2
TIME =                  218, Read = 0, Write = 0, In = f2
TIME =                  224, Read = 0, Write = 0, In = ce
TIME =                  227, Read = 0, Write = 1, In = ce
TIME =                  229, Read = 0, Write = 0, In = ce
TIME =                  235, Read = 0, Write = 0, In = e8
TIME =                  239, Read = 0, Write = 1, In = e8
TIME =                  241, Read = 0, Write = 0, In = e8
TIME =                  245, Read = 0, Write = 0, In = c5
TIME =                  248, Read = 0, Write = 1, In = c5
TIME =                  252, Read = 0, Write = 0, In = c5
TIME =                  257, Read = 0, Write = 0, In = 5c
TIME =                  262, Read = 0, Write = 1, In = 5c
TIME =                  266, Read = 0, Write = 0, In = 5c
TIME =                  271, Read = 0, Write = 0, In = bd
TIME =                  276, Read = 0, Write = 1, In = bd
TIME =                  277, Read = 0, Write = 0, In = bd
TIME =                  283, Read = 0, Write = 0, In = 2d
TIME =                  284, Read = 0, Write = 1, In = 2d
TIME =                  287, Read = 0, Write = 0, In = 2d
TIME =                  294, Read = 0, Write = 0, In = 65
TIME =                  298, Read = 0, Write = 1, In = 65
TIME =                  302, Read = 0, Write = 0, In = 65
TIME =                  308, Read = 0, Write = 0, In = 63
TIME =                  309, Read = 0, Write = 1, In = 63
TIME =                  312, Read = 0, Write = 0, In = 63
TIME =                  316, Read = 0, Write = 0, In = 0a
TIME =                  318, Read = 0, Write = 1, In = 0a
TIME =                  320, Read = 0, Write = 0, In = 0a
TIME =                  325, Read = 0, Write = 0, In = 80
TIME =                  329, Read = 0, Write = 1, In = 80
TIME =                  333, Read = 0, Write = 0, In = 80
TIME =                  340, Read = 0, Write = 0, In = 20
TIME =                  341, Read = 0, Write = 1, In = 20
TIME =                  343, Read = 0, Write = 0, In = 20
TIME =                  346, Read = 0, Write = 0, In = aa
TIME =                  348, Read = 0, Write = 1, In = aa
TIME =                  353, Read = 0, Write = 0, In = aa
TIME =                  360, Read = 0, Write = 0, In = 9d
TIME =                  361, Read = 0, Write = 1, In = 9d
TIME =                  364, Read = 0, Write = 0, In = 9d
TIME =                  369, Read = 0, Write = 0, In = 96
TIME =                  381, Read = 1, Write = 0, In = 96
TIME =                  384, Read = 0, Write = 0, In = 96
TIME =                  391, Read = 1, Write = 0, In = 96
TIME =                  395, Read = 0, Write = 0, In = 96
TIME =                  400, Read = 1, Write = 0, In = 96
TIME =                  402, Read = 0, Write = 0, In = 96
TIME =                  409, Read = 1, Write = 0, In = 96
TIME =                  413, Read = 0, Write = 0, In = 96
TIME =                  416, Read = 1, Write = 0, In = 96
TIME =                  420, Read = 0, Write = 0, In = 96
TIME =                  426, Read = 1, Write = 0, In = 96
TIME =                  427, Read = 0, Write = 0, In = 96
TIME =                  433, Read = 1, Write = 0, In = 96
TIME =                  434, Read = 0, Write = 0, In = 96
TIME =                  438, Read = 1, Write = 0, In = 96
TIME =                  440, Read = 0, Write = 0, In = 96
TIME =                  445, Read = 1, Write = 0, In = 96
TIME =                  448, Read = 0, Write = 0, In = 96
TIME =                  454, Read = 1, Write = 0, In = 96
TIME =                  455, Read = 0, Write = 0, In = 96
TIME =                  459, Read = 1, Write = 0, In = 96
TIME =                  463, Read = 0, Write = 0, In = 96
TIME =                  468, Read = 1, Write = 0, In = 96
TIME =                  472, Read = 0, Write = 0, In = 96
TIME =                  477, Read = 1, Write = 0, In = 96
TIME =                  479, Read = 0, Write = 0, In = 96
TIME =                  483, Read = 1, Write = 0, In = 96
TIME =                  486, Read = 0, Write = 0, In = 96
TIME =                  491, Read = 1, Write = 0, In = 96
TIME =                  494, Read = 0, Write = 0, In = 96
-------------- THE SIMUALTION FINISHED ------------
$finish called at time : 5 ns : File "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sim_1/new/testbench.v" Line 145
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1001.641 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/status_signal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module status_signal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.sim/sim_1/behav/xsim'
"xelab -wto 8d064fcd872c4d1ea598ab0417734bc4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8d064fcd872c4d1ea598ab0417734bc4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 13 differs from formal bit length 8 for port 'WR_PTR' [D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/fifo.v:16]
WARNING: [VRFC 10-3091] actual bit length 13 differs from formal bit length 8 for port 'WR_PTR' [D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/fifo.v:17]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/fifo.v" Line 1. Module fifo doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/status_signal.v" Line 1. Module status_signal doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/ram.v" Line 1. Module ram doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.status_signal
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
----------------------------------------------
------------------   -----------------------
----------- SIMULATION RESULT ----------------
--------------       -------------------
----------------     ---------------------
----------------------------------------------
TIME =                    0, Read = 0, Write = 0, In = 00
TIME =                    6, Read = 0, Write = 1, In = 24
TIME =                    9, Read = 0, Write = 1, In = 81
TIME =                   16, Read = 0, Write = 1, In = 09
TIME =                   20, Read = 0, Write = 1, In = 63
TIME =                   23, Read = 0, Write = 1, In = 0d
TIME =                   30, Read = 0, Write = 1, In = 8d
TIME =                   34, Read = 0, Write = 1, In = 65
TIME =                   37, Read = 0, Write = 1, In = 12
TIME =                   44, Read = 0, Write = 1, In = 01
TIME =                   47, Read = 0, Write = 1, In = 0d
TIME =                   52, Read = 0, Write = 1, In = 76
TIME =                   54, Read = 0, Write = 1, In = 3d
TIME =                   61, Read = 0, Write = 1, In = ed
TIME =                   62, Read = 0, Write = 1, In = 8c
TIME =                   68, Read = 0, Write = 1, In = f9
TIME =                   72, Read = 1, Write = 0, In = f9
TIME =                  121, Read = 0, Write = 0, In = f9
TIME =                  131, Read = 0, Write = 1, In = c6
TIME =                  132, Read = 0, Write = 1, In = c5
TIME =                  135, Read = 0, Write = 1, In = aa
TIME =                  142, Read = 0, Write = 1, In = e5
TIME =                  148, Read = 0, Write = 1, In = 77
TIME =                  154, Read = 0, Write = 1, In = 12
TIME =                  159, Read = 0, Write = 1, In = 8f
TIME =                  167, Read = 1, Write = 0, In = 8f
TIME =                  207, Read = 0, Write = 0, In = 8f
TIME =                  208, Read = 0, Write = 1, In = 8f
TIME =                  210, Read = 0, Write = 0, In = 8f
TIME =                  213, Read = 0, Write = 0, In = f2
TIME =                  214, Read = 0, Write = 1, In = f2
TIME =                  217, Read = 0, Write = 0, In = f2
TIME =                  222, Read = 0, Write = 0, In = ce
TIME =                  225, Read = 0, Write = 1, In = ce
TIME =                  228, Read = 0, Write = 0, In = ce
TIME =                  232, Read = 0, Write = 0, In = e8
TIME =                  236, Read = 0, Write = 1, In = e8
TIME =                  241, Read = 0, Write = 0, In = e8
TIME =                  243, Read = 0, Write = 0, In = c5
TIME =                  246, Read = 0, Write = 1, In = c5
TIME =                  249, Read = 0, Write = 0, In = c5
TIME =                  256, Read = 0, Write = 0, In = 5c
TIME =                  259, Read = 0, Write = 1, In = 5c
TIME =                  263, Read = 0, Write = 0, In = 5c
TIME =                  270, Read = 0, Write = 0, In = bd
TIME =                  273, Read = 0, Write = 1, In = bd
TIME =                  277, Read = 0, Write = 0, In = bd
TIME =                  283, Read = 0, Write = 0, In = 2d
TIME =                  284, Read = 0, Write = 1, In = 2d
TIME =                  285, Read = 0, Write = 0, In = 2d
TIME =                  292, Read = 0, Write = 0, In = 65
TIME =                  295, Read = 0, Write = 1, In = 65
TIME =                  299, Read = 0, Write = 0, In = 65
TIME =                  306, Read = 0, Write = 0, In = 63
TIME =                  309, Read = 0, Write = 1, In = 63
TIME =                  311, Read = 0, Write = 0, In = 63
TIME =                  316, Read = 0, Write = 0, In = 0a
TIME =                  318, Read = 0, Write = 1, In = 0a
TIME =                  319, Read = 0, Write = 0, In = 0a
TIME =                  323, Read = 0, Write = 0, In = 80
TIME =                  326, Read = 0, Write = 1, In = 80
TIME =                  330, Read = 0, Write = 0, In = 80
TIME =                  337, Read = 0, Write = 0, In = 20
TIME =                  341, Read = 0, Write = 1, In = 20
TIME =                  343, Read = 0, Write = 0, In = 20
TIME =                  346, Read = 0, Write = 0, In = aa
TIME =                  347, Read = 0, Write = 1, In = aa
TIME =                  350, Read = 0, Write = 0, In = aa
TIME =                  358, Read = 0, Write = 0, In = 9d
TIME =                  361, Read = 0, Write = 1, In = 9d
TIME =                  362, Read = 0, Write = 0, In = 9d
TIME =                  368, Read = 0, Write = 0, In = 96
TIME =                  377, Read = 1, Write = 0, In = 96
TIME =                  381, Read = 0, Write = 0, In = 96
TIME =                  386, Read = 1, Write = 0, In = 96
TIME =                  391, Read = 0, Write = 0, In = 96
TIME =                  398, Read = 1, Write = 0, In = 96
TIME =                  400, Read = 0, Write = 0, In = 96
TIME =                  406, Read = 1, Write = 0, In = 96
TIME =                  409, Read = 0, Write = 0, In = 96
TIME =                  414, Read = 1, Write = 0, In = 96
TIME =                  416, Read = 0, Write = 0, In = 96
TIME =                  421, Read = 1, Write = 0, In = 96
TIME =                  426, Read = 0, Write = 0, In = 96
TIME =                  430, Read = 1, Write = 0, In = 96
TIME =                  433, Read = 0, Write = 0, In = 96
TIME =                  435, Read = 1, Write = 0, In = 96
TIME =                  438, Read = 0, Write = 0, In = 96
TIME =                  441, Read = 1, Write = 0, In = 96
TIME =                  445, Read = 0, Write = 0, In = 96
TIME =                  451, Read = 1, Write = 0, In = 96
TIME =                  454, Read = 0, Write = 0, In = 96
TIME =                  458, Read = 1, Write = 0, In = 96
TIME =                  459, Read = 0, Write = 0, In = 96
TIME =                  465, Read = 1, Write = 0, In = 96
TIME =                  468, Read = 0, Write = 0, In = 96
TIME =                  473, Read = 1, Write = 0, In = 96
TIME =                  477, Read = 0, Write = 0, In = 96
TIME =                  480, Read = 1, Write = 0, In = 96
TIME =                  483, Read = 0, Write = 0, In = 96
TIME =                  490, Read = 1, Write = 0, In = 96
TIME =                  491, Read = 0, Write = 0, In = 96
-------------- THE SIMUALTION FINISHED ------------
$finish called at time : 5 ns : File "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sim_1/new/testbench.v" Line 145
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1003.160 ; gain = 1.039
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/status_signal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module status_signal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.sim/sim_1/behav/xsim'
"xelab -wto 8d064fcd872c4d1ea598ab0417734bc4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8d064fcd872c4d1ea598ab0417734bc4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 13 differs from formal bit length 8 for port 'WR_PTR' [D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/fifo.v:16]
WARNING: [VRFC 10-3091] actual bit length 13 differs from formal bit length 8 for port 'WR_PTR' [D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/fifo.v:17]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/fifo.v" Line 1. Module fifo doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/status_signal.v" Line 1. Module status_signal doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/ram.v" Line 1. Module ram doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.status_signal
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
----------------------------------------------
------------------   -----------------------
----------- SIMULATION RESULT ----------------
--------------       -------------------
----------------     ---------------------
----------------------------------------------
TIME =                    0, Read = 0, Write = 0, In = 00
TIME =                    6, Read = 0, Write = 1, In = 24
TIME =                    9, Read = 0, Write = 1, In = 81
TIME =                   16, Read = 0, Write = 1, In = 09
TIME =                   20, Read = 0, Write = 1, In = 63
TIME =                   23, Read = 0, Write = 1, In = 0d
TIME =                   30, Read = 0, Write = 1, In = 8d
TIME =                   34, Read = 0, Write = 1, In = 65
TIME =                   37, Read = 0, Write = 1, In = 12
TIME =                   44, Read = 0, Write = 1, In = 01
TIME =                   47, Read = 0, Write = 1, In = 0d
TIME =                   52, Read = 0, Write = 1, In = 76
TIME =                   54, Read = 0, Write = 1, In = 3d
TIME =                   61, Read = 0, Write = 1, In = ed
TIME =                   62, Read = 0, Write = 1, In = 8c
TIME =                   68, Read = 0, Write = 1, In = f9
TIME =                   72, Read = 1, Write = 0, In = f9
TIME =                  121, Read = 0, Write = 0, In = f9
TIME =                  131, Read = 0, Write = 1, In = c6
TIME =                  132, Read = 0, Write = 1, In = c5
TIME =                  135, Read = 0, Write = 1, In = aa
TIME =                  142, Read = 0, Write = 1, In = e5
TIME =                  148, Read = 0, Write = 1, In = 77
TIME =                  154, Read = 0, Write = 1, In = 12
TIME =                  159, Read = 0, Write = 1, In = 8f
TIME =                  167, Read = 1, Write = 0, In = 8f
TIME =                  207, Read = 0, Write = 0, In = 8f
TIME =                  208, Read = 0, Write = 1, In = 8f
TIME =                  210, Read = 0, Write = 0, In = 8f
TIME =                  213, Read = 0, Write = 0, In = f2
TIME =                  215, Read = 0, Write = 1, In = f2
TIME =                  218, Read = 0, Write = 0, In = f2
TIME =                  224, Read = 0, Write = 0, In = ce
TIME =                  227, Read = 0, Write = 1, In = ce
TIME =                  229, Read = 0, Write = 0, In = ce
TIME =                  235, Read = 0, Write = 0, In = e8
TIME =                  239, Read = 0, Write = 1, In = e8
TIME =                  241, Read = 0, Write = 0, In = e8
TIME =                  245, Read = 0, Write = 0, In = c5
TIME =                  248, Read = 0, Write = 1, In = c5
TIME =                  252, Read = 0, Write = 0, In = c5
TIME =                  257, Read = 0, Write = 0, In = 5c
TIME =                  262, Read = 0, Write = 1, In = 5c
TIME =                  266, Read = 0, Write = 0, In = 5c
TIME =                  271, Read = 0, Write = 0, In = bd
TIME =                  276, Read = 0, Write = 1, In = bd
TIME =                  277, Read = 0, Write = 0, In = bd
TIME =                  283, Read = 0, Write = 0, In = 2d
TIME =                  284, Read = 0, Write = 1, In = 2d
TIME =                  287, Read = 0, Write = 0, In = 2d
TIME =                  294, Read = 0, Write = 0, In = 65
TIME =                  298, Read = 0, Write = 1, In = 65
TIME =                  302, Read = 0, Write = 0, In = 65
TIME =                  308, Read = 0, Write = 0, In = 63
TIME =                  309, Read = 0, Write = 1, In = 63
TIME =                  312, Read = 0, Write = 0, In = 63
TIME =                  316, Read = 0, Write = 0, In = 0a
TIME =                  318, Read = 0, Write = 1, In = 0a
TIME =                  320, Read = 0, Write = 0, In = 0a
TIME =                  325, Read = 0, Write = 0, In = 80
TIME =                  329, Read = 0, Write = 1, In = 80
TIME =                  333, Read = 0, Write = 0, In = 80
TIME =                  340, Read = 0, Write = 0, In = 20
TIME =                  341, Read = 0, Write = 1, In = 20
TIME =                  343, Read = 0, Write = 0, In = 20
TIME =                  346, Read = 0, Write = 0, In = aa
TIME =                  348, Read = 0, Write = 1, In = aa
TIME =                  353, Read = 0, Write = 0, In = aa
TIME =                  360, Read = 0, Write = 0, In = 9d
TIME =                  361, Read = 0, Write = 1, In = 9d
TIME =                  364, Read = 0, Write = 0, In = 9d
TIME =                  369, Read = 0, Write = 0, In = 96
TIME =                  381, Read = 1, Write = 0, In = 96
TIME =                  384, Read = 0, Write = 0, In = 96
TIME =                  391, Read = 1, Write = 0, In = 96
TIME =                  395, Read = 0, Write = 0, In = 96
TIME =                  400, Read = 1, Write = 0, In = 96
TIME =                  402, Read = 0, Write = 0, In = 96
TIME =                  409, Read = 1, Write = 0, In = 96
TIME =                  413, Read = 0, Write = 0, In = 96
TIME =                  416, Read = 1, Write = 0, In = 96
TIME =                  420, Read = 0, Write = 0, In = 96
TIME =                  426, Read = 1, Write = 0, In = 96
TIME =                  427, Read = 0, Write = 0, In = 96
TIME =                  433, Read = 1, Write = 0, In = 96
TIME =                  434, Read = 0, Write = 0, In = 96
TIME =                  438, Read = 1, Write = 0, In = 96
TIME =                  440, Read = 0, Write = 0, In = 96
TIME =                  445, Read = 1, Write = 0, In = 96
TIME =                  448, Read = 0, Write = 0, In = 96
TIME =                  454, Read = 1, Write = 0, In = 96
TIME =                  455, Read = 0, Write = 0, In = 96
TIME =                  459, Read = 1, Write = 0, In = 96
TIME =                  463, Read = 0, Write = 0, In = 96
TIME =                  468, Read = 1, Write = 0, In = 96
TIME =                  472, Read = 0, Write = 0, In = 96
TIME =                  477, Read = 1, Write = 0, In = 96
TIME =                  479, Read = 0, Write = 0, In = 96
TIME =                  483, Read = 1, Write = 0, In = 96
TIME =                  486, Read = 0, Write = 0, In = 96
TIME =                  491, Read = 1, Write = 0, In = 96
TIME =                  494, Read = 0, Write = 0, In = 96
-------------- THE SIMUALTION FINISHED ------------
$finish called at time : 5 ns : File "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sim_1/new/testbench.v" Line 145
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1004.828 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs impl_1 -jobs 4
[Thu May 12 15:23:59 2022] Launched synth_1...
Run output will be captured here: D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.runs/synth_1/runme.log
[Thu May 12 15:23:59 2022] Launched impl_1...
Run output will be captured here: D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.runs/impl_1/runme.log
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xcku5p-ffvb676-2-e
Top: fifo
INFO: [Device 21-403] Loading part xcku5p-ffvb676-2-e
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2286.656 ; gain = 97.285
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fifo' [D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/fifo.v:1]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_DEPTH bound to: 13 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'status_signal' [D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/status_signal.v:1]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_DEPTH bound to: 13 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/status_signal.v:22]
INFO: [Synth 8-6155] done synthesizing module 'status_signal' (1#1) [D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/status_signal.v:1]
WARNING: [Synth 8-689] width (13) of port connection 'WR_PTR' does not match port width (8) of module 'status_signal' [D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/fifo.v:16]
WARNING: [Synth 8-689] width (13) of port connection 'RD_PTR' does not match port width (8) of module 'status_signal' [D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/fifo.v:16]
INFO: [Synth 8-6157] synthesizing module 'ram' [D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/ram.v:1]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_DEPTH bound to: 13 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ram' (2#1) [D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/ram.v:1]
WARNING: [Synth 8-689] width (13) of port connection 'WR_PTR' does not match port width (8) of module 'ram' [D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/fifo.v:17]
WARNING: [Synth 8-689] width (13) of port connection 'RD_PTR' does not match port width (8) of module 'ram' [D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/fifo.v:17]
INFO: [Synth 8-6155] done synthesizing module 'fifo' (3#1) [D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/fifo.v:1]
WARNING: [Synth 8-3331] design ram has unconnected port WR_PTR[7]
WARNING: [Synth 8-3331] design ram has unconnected port WR_PTR[6]
WARNING: [Synth 8-3331] design ram has unconnected port WR_PTR[5]
WARNING: [Synth 8-3331] design ram has unconnected port WR_PTR[4]
WARNING: [Synth 8-3331] design ram has unconnected port RD_PTR[7]
WARNING: [Synth 8-3331] design ram has unconnected port RD_PTR[6]
WARNING: [Synth 8-3331] design ram has unconnected port RD_PTR[5]
WARNING: [Synth 8-3331] design ram has unconnected port RD_PTR[4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2329.438 ; gain = 140.066
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2342.973 ; gain = 153.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2342.973 ; gain = 153.602
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2342.973 ; gain = 0.000
8 Infos, 12 Warnings, 0 Critical Warnings and 1 Errors encountered.
synth_design failed
The application has run out of memory
