$date
	Thu Nov  4 10:49:12 2021
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module fa_tb $end
$var wire 1 ! t_sum $end
$var wire 1 " t_cout $end
$var reg 1 # t_a $end
$var reg 1 $ t_b $end
$var reg 1 % t_cin $end
$scope module fa1 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % cin $end
$var wire 1 & sum1 $end
$var wire 1 ! sum $end
$var wire 1 " cout $end
$var wire 1 ' carry2 $end
$var wire 1 ( carry1 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#2000
1!
1%
#4000
1&
0%
1$
#6000
1"
0!
1'
1%
#8000
0"
1!
0'
0%
0$
1#
#10000
1"
0!
1'
1%
#12000
0'
0&
1(
0%
1$
#14000
1!
1%
#16000
