// Seed: 189204288
module module_0 (
    input tri0 id_0,
    output supply1 id_1,
    output supply0 id_2,
    input supply1 id_3
);
  always @(negedge id_0) id_2 = 1;
  always_latch @(posedge {id_3{1}} & id_3) $display(id_0);
  tri0 id_5 = 1;
endmodule
module module_1 (
    input wor id_0,
    output uwire id_1,
    input uwire id_2,
    input tri id_3,
    input wand id_4,
    input wire id_5,
    input wor id_6
    , id_22,
    input uwire id_7,
    inout uwire id_8,
    output wor id_9,
    output uwire id_10,
    output supply0 id_11,
    input tri id_12,
    input tri id_13,
    input supply1 id_14,
    input wire id_15,
    input wire id_16,
    input supply0 id_17,
    output supply1 id_18,
    input wand id_19,
    input supply1 id_20
);
  wire id_23;
  wire id_24;
  supply0 id_25, id_26, id_27, id_28, id_29, id_30, id_31, id_32, id_33, id_34, id_35, id_36;
  supply1 id_37 = id_17 - id_27;
  assign id_31 = id_28;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_18,
      id_16
  );
  assign modCall_1.type_0 = 0;
endmodule
