module SIPO_reg(Din, clk, clr, Do);
input Din, clk, clr;
output [3:0] Do;
wire Q1, Q2, Q3, Q4;

D_FF D1(Din, clk, clr, Q1);
D_FF D2(Q1, clk, clr, Q2);
D_FF D3(Q2, clk, clr, Q3);
D_FF D4(Q3, clk, clr, Q4);

assign Do[0] = Q1;
assign Do[1] = Q2;
assign Do[2] = Q3;
assign Do[3] = Q4;

endmodule


module D_FF(D, clk, clr, Q);
input D, clk, clr;
output reg Q;

always @ (posedge clk)
begin
if(clr)
Q = 1'b0;
else
Q = D;
end
endmodule
