#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5606183c2310 .scope module, "risc16" "risc16" 2 4;
 .timescale -9 -12;
P_0x5606183c4030 .param/l "MEM_START" 0 2 63, C4<0000000000011111>;
P_0x5606183c4070 .param/l "PROG_LEN" 0 2 64, +C4<00000000000000000000000000000100>;
P_0x5606183c40b0 .param/l "PROG_START" 0 2 62, C4<0000000000001111>;
L_0x56061839ca80 .functor BUFZ 1, v0x5606183f2410_0, C4<0>, C4<0>, C4<0>;
L_0x56061839c870 .functor BUFZ 16, v0x5606183f1480_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5606183a64a0 .functor BUFZ 1, v0x5606183f2850_0, C4<0>, C4<0>, C4<0>;
L_0x5606183a65d0 .functor BUFZ 16, v0x5606183f2570_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5606183f2ac0 .functor BUFZ 1, v0x5606183f1720_0, C4<0>, C4<0>, C4<0>;
L_0x5606183f2b60 .functor BUFZ 1, v0x5606183f18d0_0, C4<0>, C4<0>, C4<0>;
L_0x5606183f2c60 .functor BUFZ 16, v0x5606183f22b0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5606183f32c0 .functor NOT 1, v0x5606183f1720_0, C4<0>, C4<0>, C4<0>;
v0x5606183f13a0_0 .net "addr", 15 0, L_0x56061839c870;  1 drivers
v0x5606183f1480_0 .var "addr_reg", 15 0;
v0x5606183f1540_0 .net "alu_op_code", 2 0, v0x5606183ee670_0;  1 drivers
v0x5606183f1660_0 .net "cpu_clk", 0 0, L_0x5606183f2ac0;  1 drivers
v0x5606183f1720_0 .var "cpu_clk_reg", 0 0;
v0x5606183f1830_0 .net "cpu_rst", 0 0, L_0x5606183f2b60;  1 drivers
v0x5606183f18d0_0 .var "cpu_rst_reg", 0 0;
v0x5606183f1970_0 .net "gpr_read_addr_1", 2 0, v0x5606183ee810_0;  1 drivers
v0x5606183f1a80_0 .net "gpr_read_addr_2", 2 0, v0x5606183eec90_0;  1 drivers
v0x5606183f1b40_0 .net "gpr_read_data_1", 15 0, L_0x5606183f2f30;  1 drivers
v0x5606183f1c50_0 .net "gpr_read_data_2", 15 0, L_0x5606183f3200;  1 drivers
v0x5606183f1d60_0 .net "gpr_write_data", 15 0, v0x5606183ee1e0_0;  1 drivers
v0x5606183f1e70_0 .net "gpr_write_dest", 2 0, v0x5606183ee750_0;  1 drivers
L_0x7f05df070018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
RS_0x7f05df0b91f8 .resolv tri, v0x5606183ee900_0, L_0x7f05df070018;
v0x5606183f1f80_0 .net8 "gpr_write_en", 0 0, RS_0x7f05df0b91f8;  2 drivers
v0x5606183f2070_0 .var/i "i", 31 0;
v0x5606183f2150_0 .net "imm", 9 0, v0x5606183ee9c0_0;  1 drivers
v0x5606183f2210_0 .net "ir", 15 0, L_0x5606183f2c60;  1 drivers
v0x5606183f22b0_0 .var "ir_reg", 15 0;
v0x5606183f2370_0 .net "mem_clk", 0 0, L_0x56061839ca80;  1 drivers
v0x5606183f2410_0 .var "mem_clk_reg", 0 0;
v0x5606183f24b0_0 .net "mem_in", 15 0, L_0x5606183a65d0;  1 drivers
v0x5606183f2570_0 .var "mem_in_reg", 15 0;
v0x5606183f2630_0 .net "mem_out", 15 0, L_0x5606183a66e0;  1 drivers
v0x5606183f26f0_0 .var "pc", 15 0;
v0x5606183f27b0_0 .net "rw", 0 0, L_0x5606183a64a0;  1 drivers
v0x5606183f2850_0 .var "rw_reg", 0 0;
E_0x5606183afa10 .event posedge, v0x5606183f1660_0;
S_0x5606183c1fc0 .scope task, "clk_cpu" "clk_cpu" 2 100, 2 100 0, S_0x5606183c2310;
 .timescale -9 -12;
TD_risc16.clk_cpu ;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5606183f1720_0, 0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5606183f1720_0, 0;
    %end;
S_0x5606183c1c70 .scope task, "clk_mem" "clk_mem" 2 31, 2 31 0, S_0x5606183c2310;
 .timescale -9 -12;
TD_risc16.clk_mem ;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5606183f2410_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5606183f2410_0, 0, 1;
    %end;
S_0x5606183cf4e0 .scope module, "cpu_alu" "alu" 2 154, 3 1 0, S_0x5606183c2310;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 3 "alu_op_code"
    .port_info 3 /OUTPUT 16 "result"
v0x5606183c8f90_0 .net "a", 15 0, L_0x5606183f2f30;  alias, 1 drivers
v0x5606183ee040_0 .net "alu_op_code", 2 0, v0x5606183ee670_0;  alias, 1 drivers
v0x5606183ee120_0 .net "b", 15 0, L_0x5606183f3200;  alias, 1 drivers
v0x5606183ee1e0_0 .var "result", 15 0;
E_0x5606183b0210 .event edge, v0x5606183ee040_0, v0x5606183c8f90_0, v0x5606183ee120_0;
S_0x5606183ee340 .scope module, "cpu_ctrl" "ctrl" 2 143, 4 1 0, S_0x5606183c2310;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ir"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /OUTPUT 3 "dest_reg"
    .port_info 3 /OUTPUT 3 "first_operand"
    .port_info 4 /OUTPUT 3 "second_operand"
    .port_info 5 /OUTPUT 3 "alu_op_code"
    .port_info 6 /OUTPUT 1 "gpr_write_en"
    .port_info 7 /OUTPUT 10 "imm"
v0x5606183ee670_0 .var "alu_op_code", 2 0;
v0x5606183ee750_0 .var "dest_reg", 2 0;
v0x5606183ee810_0 .var "first_operand", 2 0;
v0x5606183ee900_0 .var "gpr_write_en", 0 0;
v0x5606183ee9c0_0 .var "imm", 9 0;
v0x5606183eeaf0_0 .net "ir", 15 0, L_0x5606183f2c60;  alias, 1 drivers
v0x5606183eebd0_0 .net "rst", 0 0, L_0x5606183f2b60;  alias, 1 drivers
v0x5606183eec90_0 .var "second_operand", 2 0;
E_0x5606183afe30 .event edge, v0x5606183eebd0_0, v0x5606183eeaf0_0;
S_0x5606183eeec0 .scope module, "cpu_gpr" "gpr" 2 129, 5 2 0, S_0x5606183c2310;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "write_en"
    .port_info 2 /INPUT 3 "write_dest"
    .port_info 3 /INPUT 16 "write_data"
    .port_info 4 /INPUT 3 "read_addr_1"
    .port_info 5 /OUTPUT 16 "read_data_1"
    .port_info 6 /INPUT 3 "read_addr_2"
    .port_info 7 /OUTPUT 16 "read_data_2"
L_0x5606183f2f30 .functor BUFZ 16, L_0x5606183f2d20, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5606183f3200 .functor BUFZ 16, L_0x5606183f2ff0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5606183ef1f0_0 .net *"_s0", 15 0, L_0x5606183f2d20;  1 drivers
v0x5606183ef2f0_0 .net *"_s10", 4 0, L_0x5606183f3090;  1 drivers
L_0x7f05df0700a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5606183ef3d0_0 .net *"_s13", 1 0, L_0x7f05df0700a8;  1 drivers
v0x5606183ef490_0 .net *"_s2", 4 0, L_0x5606183f2df0;  1 drivers
L_0x7f05df070060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5606183ef570_0 .net *"_s5", 1 0, L_0x7f05df070060;  1 drivers
v0x5606183ef6a0_0 .net *"_s8", 15 0, L_0x5606183f2ff0;  1 drivers
v0x5606183ef780_0 .net "clk", 0 0, L_0x5606183f32c0;  1 drivers
v0x5606183ef840_0 .var/i "i", 31 0;
v0x5606183ef920 .array "r", 0 7, 15 0;
v0x5606183ef9e0_0 .net "read_addr_1", 2 0, v0x5606183ee810_0;  alias, 1 drivers
v0x5606183efaa0_0 .net "read_addr_2", 2 0, v0x5606183eec90_0;  alias, 1 drivers
v0x5606183efb40_0 .net "read_data_1", 15 0, L_0x5606183f2f30;  alias, 1 drivers
v0x5606183efc10_0 .net "read_data_2", 15 0, L_0x5606183f3200;  alias, 1 drivers
v0x5606183efce0_0 .net "write_data", 15 0, v0x5606183ee1e0_0;  alias, 1 drivers
v0x5606183efdb0_0 .net "write_dest", 2 0, v0x5606183ee750_0;  alias, 1 drivers
v0x5606183efe80_0 .net8 "write_en", 0 0, RS_0x7f05df0b91f8;  alias, 2 drivers
E_0x5606183b0630 .event posedge, v0x5606183ef780_0;
L_0x5606183f2d20 .array/port v0x5606183ef920, L_0x5606183f2df0;
L_0x5606183f2df0 .concat [ 3 2 0 0], v0x5606183ee810_0, L_0x7f05df070060;
L_0x5606183f2ff0 .array/port v0x5606183ef920, L_0x5606183f3090;
L_0x5606183f3090 .concat [ 3 2 0 0], v0x5606183eec90_0, L_0x7f05df0700a8;
S_0x5606183f0010 .scope module, "mem" "ram" 2 22, 6 1 0, S_0x5606183c2310;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 16 "addr"
    .port_info 2 /INPUT 1 "rw"
    .port_info 3 /OUTPUT 16 "mem_out"
    .port_info 4 /INPUT 16 "mem_in"
P_0x5606183f0190 .param/l "MEM_SIZE" 0 6 9, +C4<00000000000000000000000011111111>;
P_0x5606183f01d0 .param/l "READ" 0 6 10, +C4<00000000000000000000000000000000>;
P_0x5606183f0210 .param/l "WRITE" 0 6 10, +C4<00000000000000000000000000000001>;
L_0x5606183a66e0 .functor BUFZ 16, v0x5606183f0ae0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5606183f0560_0 .net "addr", 15 0, L_0x56061839c870;  alias, 1 drivers
v0x5606183f0660_0 .net "clk", 0 0, L_0x56061839ca80;  alias, 1 drivers
v0x5606183f0720_0 .var/i "i", 31 0;
v0x5606183f0810 .array "mem", 0 255, 15 0;
v0x5606183f08d0_0 .net "mem_in", 15 0, L_0x5606183a65d0;  alias, 1 drivers
v0x5606183f0a00_0 .net "mem_out", 15 0, L_0x5606183a66e0;  alias, 1 drivers
v0x5606183f0ae0_0 .var "mem_out_reg", 15 0;
v0x5606183f0bc0_0 .net "rw", 0 0, L_0x5606183a64a0;  alias, 1 drivers
E_0x5606183cec10 .event posedge, v0x5606183f0660_0;
S_0x5606183f0d20 .scope task, "read_mem" "read_mem" 2 53, 2 53 0, S_0x5606183c2310;
 .timescale -9 -12;
v0x5606183f0ef0_0 .var "mem_addr", 15 0;
TD_risc16.read_mem ;
    %load/vec4 v0x5606183f0ef0_0;
    %assign/vec4 v0x5606183f1480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5606183f2850_0, 0;
    %fork TD_risc16.clk_mem, S_0x5606183c1c70;
    %join;
    %end;
S_0x5606183f0ff0 .scope task, "write_mem" "write_mem" 2 41, 2 41 0, S_0x5606183c2310;
 .timescale -9 -12;
v0x5606183f11c0_0 .var "data", 15 0;
v0x5606183f12c0_0 .var "mem_addr", 15 0;
TD_risc16.write_mem ;
    %load/vec4 v0x5606183f12c0_0;
    %assign/vec4 v0x5606183f1480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5606183f2850_0, 0;
    %load/vec4 v0x5606183f11c0_0;
    %assign/vec4 v0x5606183f2570_0, 0;
    %fork TD_risc16.clk_mem, S_0x5606183c1c70;
    %join;
    %end;
    .scope S_0x5606183f0010;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5606183f0720_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x5606183f0720_0;
    %cmpi/s 255, 0, 32;
    %jmp/0xz T_4.1, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x5606183f0720_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5606183f0810, 0, 4;
    %load/vec4 v0x5606183f0720_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5606183f0720_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x5606183f0010;
T_5 ;
    %wait E_0x5606183cec10;
    %load/vec4 v0x5606183f0bc0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x5606183f0560_0;
    %pad/u 32;
    %cmpi/u 255, 0, 32;
    %jmp/0xz  T_5.2, 5;
    %ix/getv 4, v0x5606183f0560_0;
    %load/vec4a v0x5606183f0810, 4;
    %assign/vec4 v0x5606183f0ae0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5606183f0ae0_0, 0;
T_5.3 ;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5606183f08d0_0;
    %ix/getv 3, v0x5606183f0560_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5606183f0810, 0, 4;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5606183eeec0;
T_6 ;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x5606183ef840_0, 0, 32;
T_6.0 ;
    %load/vec4 v0x5606183ef840_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_6.1, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x5606183ef840_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5606183ef920, 0, 4;
    %load/vec4 v0x5606183ef840_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5606183ef840_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5606183ef920, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5606183ef920, 0, 4;
    %pushi/vec4 3, 0, 16;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5606183ef920, 0, 4;
    %pushi/vec4 3, 0, 16;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5606183ef920, 0, 4;
    %end;
    .thread T_6;
    .scope S_0x5606183eeec0;
T_7 ;
    %wait E_0x5606183b0630;
    %load/vec4 v0x5606183efe80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x5606183efce0_0;
    %load/vec4 v0x5606183efdb0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5606183ef920, 0, 4;
    %vpi_call 5 34 "$display", "r1 = %d | r2 = %d | r3 = %d", &A<v0x5606183ef920, 1>, &A<v0x5606183ef920, 2>, &A<v0x5606183ef920, 3> {0 0 0};
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5606183ee340;
T_8 ;
    %wait E_0x5606183afe30;
    %load/vec4 v0x5606183eebd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5606183eeaf0_0;
    %parti/s 3, 13, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %jmp T_8.11;
T_8.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5606183ee900_0, 0, 1;
    %load/vec4 v0x5606183eeaf0_0;
    %parti/s 3, 10, 5;
    %store/vec4 v0x5606183ee750_0, 0, 3;
    %load/vec4 v0x5606183eeaf0_0;
    %parti/s 3, 7, 4;
    %store/vec4 v0x5606183ee810_0, 0, 3;
    %load/vec4 v0x5606183eeaf0_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0x5606183eec90_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5606183ee670_0, 0, 3;
    %jmp T_8.11;
T_8.3 ;
    %jmp T_8.11;
T_8.4 ;
    %jmp T_8.11;
T_8.5 ;
    %jmp T_8.11;
T_8.6 ;
    %jmp T_8.11;
T_8.7 ;
    %load/vec4 v0x5606183eeaf0_0;
    %parti/s 3, 10, 5;
    %store/vec4 v0x5606183ee810_0, 0, 3;
    %load/vec4 v0x5606183eeaf0_0;
    %parti/s 3, 7, 4;
    %store/vec4 v0x5606183eec90_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x5606183eeaf0_0;
    %parti/s 7, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5606183ee9c0_0, 0, 10;
    %jmp T_8.11;
T_8.8 ;
    %jmp T_8.11;
T_8.9 ;
    %jmp T_8.11;
T_8.11 ;
    %pop/vec4 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5606183cf4e0;
T_9 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5606183ee1e0_0, 0;
    %end;
    .thread T_9;
    .scope S_0x5606183cf4e0;
T_10 ;
    %wait E_0x5606183b0210;
    %load/vec4 v0x5606183ee040_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5606183ee1e0_0, 0, 16;
    %jmp T_10.7;
T_10.0 ;
    %load/vec4 v0x5606183c8f90_0;
    %load/vec4 v0x5606183ee120_0;
    %add;
    %store/vec4 v0x5606183ee1e0_0, 0, 16;
    %jmp T_10.7;
T_10.1 ;
    %load/vec4 v0x5606183c8f90_0;
    %load/vec4 v0x5606183ee120_0;
    %sub;
    %store/vec4 v0x5606183ee1e0_0, 0, 16;
    %jmp T_10.7;
T_10.2 ;
    %load/vec4 v0x5606183c8f90_0;
    %load/vec4 v0x5606183ee120_0;
    %mul;
    %store/vec4 v0x5606183ee1e0_0, 0, 16;
    %jmp T_10.7;
T_10.3 ;
    %load/vec4 v0x5606183c8f90_0;
    %load/vec4 v0x5606183ee120_0;
    %and;
    %inv;
    %store/vec4 v0x5606183ee1e0_0, 0, 16;
    %jmp T_10.7;
T_10.4 ;
    %load/vec4 v0x5606183c8f90_0;
    %load/vec4 v0x5606183ee120_0;
    %and;
    %store/vec4 v0x5606183ee1e0_0, 0, 16;
    %jmp T_10.7;
T_10.5 ;
    %load/vec4 v0x5606183c8f90_0;
    %load/vec4 v0x5606183ee120_0;
    %or;
    %store/vec4 v0x5606183ee1e0_0, 0, 16;
    %jmp T_10.7;
T_10.7 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x5606183c2310;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5606183f2410_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0x5606183c2310;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5606183f1720_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0x5606183c2310;
T_13 ;
    %delay 100000, 0;
    %pushi/vec4 31, 0, 16;
    %store/vec4 v0x5606183f12c0_0, 0, 16;
    %pushi/vec4 10, 0, 16;
    %store/vec4 v0x5606183f11c0_0, 0, 16;
    %fork TD_risc16.write_mem, S_0x5606183f0ff0;
    %join;
    %pushi/vec4 32, 0, 16;
    %store/vec4 v0x5606183f12c0_0, 0, 16;
    %pushi/vec4 5, 0, 16;
    %store/vec4 v0x5606183f11c0_0, 0, 16;
    %fork TD_risc16.write_mem, S_0x5606183f0ff0;
    %join;
    %pushi/vec4 15, 0, 16;
    %store/vec4 v0x5606183f12c0_0, 0, 16;
    %pushi/vec4 1283, 0, 16;
    %store/vec4 v0x5606183f11c0_0, 0, 16;
    %fork TD_risc16.write_mem, S_0x5606183f0ff0;
    %join;
    %pushi/vec4 16, 0, 16;
    %store/vec4 v0x5606183f12c0_0, 0, 16;
    %pushi/vec4 3202, 0, 16;
    %store/vec4 v0x5606183f11c0_0, 0, 16;
    %fork TD_risc16.write_mem, S_0x5606183f0ff0;
    %join;
    %pushi/vec4 17, 0, 16;
    %store/vec4 v0x5606183f12c0_0, 0, 16;
    %pushi/vec4 2435, 0, 16;
    %store/vec4 v0x5606183f11c0_0, 0, 16;
    %fork TD_risc16.write_mem, S_0x5606183f0ff0;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5606183f2070_0, 0, 32;
T_13.0 ;
    %load/vec4 v0x5606183f2070_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_13.1, 5;
    %fork TD_risc16.clk_cpu, S_0x5606183c1fc0;
    %join;
    %vpi_call 2 93 "$display", "READ addr 1 / 2 = %d / %d | write data = %d", v0x5606183f1970_0, v0x5606183f1a80_0, v0x5606183f1d60_0 {0 0 0};
    %load/vec4 v0x5606183f2070_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5606183f2070_0, 0, 32;
    %jmp T_13.0;
T_13.1 ;
    %vpi_call 2 96 "$finish" {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x5606183c2310;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5606183f18d0_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_0x5606183c2310;
T_15 ;
    %pushi/vec4 15, 0, 16;
    %store/vec4 v0x5606183f26f0_0, 0, 16;
    %end;
    .thread T_15;
    .scope S_0x5606183c2310;
T_16 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5606183f22b0_0, 0, 16;
    %end;
    .thread T_16;
    .scope S_0x5606183c2310;
T_17 ;
    %wait E_0x5606183afa10;
    %load/vec4 v0x5606183f26f0_0;
    %store/vec4 v0x5606183f0ef0_0, 0, 16;
    %fork TD_risc16.read_mem, S_0x5606183f0d20;
    %join;
    %load/vec4 v0x5606183f2630_0;
    %assign/vec4 v0x5606183f22b0_0, 0;
    %load/vec4 v0x5606183f26f0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x5606183f26f0_0, 0;
    %jmp T_17;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "risc16.v";
    "alu.v";
    "ctrl.v";
    "gpr.v";
    "ram.v";
