{
  "totalCount" : 5619,
  "totalCountFiltered" : 5619,
  "duration" : 553,
  "indexDuration" : 391,
  "requestDuration" : 471,
  "searchUid" : "2fda7b0d-dbe7-4d76-a497-23c0a029def8",
  "pipeline" : "Docs_Hub",
  "apiVersion" : 2,
  "index" : "armlimitedproductionubhpo2y4-w180tn4p-Indexer-4-via4wusdmd6a3gpj46cg6zsfme",
  "indexRegion" : "us-east-1",
  "indexToken" : "YXJtbGltaXRlZHByb2R1Y3Rpb251YmhwbzJ5NC13MTgwdG40cC1JbmRleGVyLTQtdmlhNHd1c2RtZDZhM2dwajQ2Y2c2enNmbWU=",
  "refinedKeywords" : [ ],
  "triggers" : [ ],
  "termsToHighlight" : { },
  "phrasesToHighlight" : { },
  "queryCorrections" : [ ],
  "groupByResults" : [ ],
  "facets" : [ ],
  "suggestedFacets" : [ ],
  "categoryFacets" : [ ],
  "results" : [ {
    "title" : "What are the constraints and requirements for memory integration of CoreSight SoC-400 ETB RAM?",
    "uri" : "https://developer.arm.com/documentation/ka004847/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004847/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004847/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004847/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 100,
    "percentScore" : 22.501759,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "What are the constraints and requirements for memory integration of CoreSight SoC-400 ETB RAM? ",
      "document_number" : "ka004847",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4753736",
      "sysurihash" : "qK9YqS2NU8NXwcCP",
      "urihash" : "qK9YqS2NU8NXwcCP",
      "sysuri" : "https://developer.arm.com/documentation/ka004847/1-0/en",
      "systransactionid" : 864322,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1631843815000,
      "topparentid" : 4753736,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1631843861000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a" ],
      "documenttype" : "html",
      "sysindexeddate" : 1649151738000,
      "permanentid" : "e9e05efe6c2c4daa996d9363bd129ffe2f7334a23e36da6f9813875a9e25",
      "syslanguage" : [ "English" ],
      "itemid" : "6143f615674a052ae36ca830",
      "transactionid" : 864322,
      "title" : "What are the constraints and requirements for memory integration of CoreSight SoC-400 ETB RAM? ",
      "products" : [ "TM100", "TM100-GRP", "TM150", "ZA980", "ZA981", "ZB811", "ZB812" ],
      "date" : 1649151738000,
      "confidentiality" : "Confidential",
      "document_id" : "ka004847:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649151738514640853,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004847/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649151530630,
      "syssize" : 63,
      "sysdate" : 1649151738000,
      "haslayout" : "1",
      "topparent" : "4753736",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4753736,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649151738000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004847/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004847/1-0/?lang=en",
      "modified" : 1631843861000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649151738514640853,
      "uri" : "https://developer.arm.com/documentation/ka004847/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "What are the constraints and requirements for memory integration of CoreSight SoC-400 ETB RAM?",
    "Uri" : "https://developer.arm.com/documentation/ka004847/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004847/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004847/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004847/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "Coresight Serial Wire Debug (TM091) Errata Notice",
    "uri" : "https://developer.arm.com/documentation/prdc007868/a/en/pdf/Serial_Wire_Debug_Errata_List.pdf",
    "printableUri" : "https://developer.arm.com/documentation/prdc007868/a/en/pdf/Serial_Wire_Debug_Errata_List.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5ed63d44ca06a95ce53f926b",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/prdc007868/a/en/pdf/Serial_Wire_Debug_Errata_List.pdf",
    "excerpt" : "A concise explanation of your comments ... All rights reserved. Page 3 of 13 ... Date of Issue: 01-Aug-2006 ... Contents ... INTRODUCTION ... ERRATA SUMMARY TABLE ... ERRATA - CATEGORY 1",
    "firstSentences" : "Date of Issue: 01-Aug-2006 ... ARM Errata Notice Serial Wire Debug (TM091) Document Revision 1.0 ARM CoreSight TM Serial Wire Debug (TM091) Errata Notice This document contains all errata known at the ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 100,
    "percentScore" : 22.501759,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Coresight Serial Wire Debug (TM091) Errata Notice",
      "uri" : "https://developer.arm.com/documentation/prdc007868/a/en",
      "printableUri" : "https://developer.arm.com/documentation/prdc007868/a/en",
      "clickUri" : "https://developer.arm.com/documentation/prdc007868/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/prdc007868/a/en",
      "excerpt" : "Coresight Serial Wire Debug (TM091) Errata Notice This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Coresight Serial Wire Debug (TM091) Errata Notice This document is only available in a PDF version. Click Download to view. Coresight Serial Wire Debug (TM091) Errata Notice Serial Wire Debug",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Coresight Serial Wire Debug (TM091) Errata Notice ",
        "document_number" : "prdc007868",
        "document_version" : "a",
        "content_type" : "Product Errata Notice",
        "systopparent" : "3687279",
        "sysurihash" : "4aqNcJjmyy9LCla5",
        "urihash" : "4aqNcJjmyy9LCla5",
        "sysuri" : "https://developer.arm.com/documentation/prdc007868/a/en",
        "systransactionid" : 864321,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1168390861000,
        "topparentid" : 3687279,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1591098692000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5eec6f90e24a5e02d07b2670", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec74c8e24a5e02d07b278c|5eec74c8e24a5e02d07b278d|5eec6f90e24a5e02d07b2670", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5eec6f90e24a5e02d07b2670" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649151719000,
        "permanentid" : "691980697a0270b6bdf9281b6b0f916d49c7bb3c819571246407e8928908",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed63d44ca06a95ce53f9269",
        "transactionid" : 864321,
        "title" : "Coresight Serial Wire Debug (TM091) Errata Notice ",
        "products" : [ "Serial Wire Debug" ],
        "date" : 1649151719000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "prdc007868:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151719147853075,
        "navigationhierarchiescontenttype" : "Product Errata Notice",
        "size" : 191,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/prdc007868/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151297696,
        "syssize" : 191,
        "sysdate" : 1649151719000,
        "haslayout" : "1",
        "topparent" : "3687279",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3687279,
        "content_description" : "This document contains all errata known at the date of issue in supported releases up to and including r0p0 of Coresight Serial Wire debug.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Serial Wire Debug", "Architectures|System Architecture|System Components|CoreSight|Serial Wire Debug", "CoreSight Debug and Trace|CoreSight Architecture|Serial Wire Debug" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Serial Wire Debug", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture", "Architectures|System Architecture", "Architectures|System Architecture|System Components", "Architectures|System Architecture|System Components|CoreSight", "Architectures|System Architecture|System Components|CoreSight|Serial Wire Debug" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151719000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/prdc007868/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/prdc007868/a/?lang=en",
        "modified" : 1644249599000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151719147853075,
        "uri" : "https://developer.arm.com/documentation/prdc007868/a/en",
        "syscollection" : "default"
      },
      "Title" : "Coresight Serial Wire Debug (TM091) Errata Notice",
      "Uri" : "https://developer.arm.com/documentation/prdc007868/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/prdc007868/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/prdc007868/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/prdc007868/a/en",
      "Excerpt" : "Coresight Serial Wire Debug (TM091) Errata Notice This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Coresight Serial Wire Debug (TM091) Errata Notice This document is only available in a PDF version. Click Download to view. Coresight Serial Wire Debug (TM091) Errata Notice Serial Wire Debug"
    },
    "childResults" : [ {
      "title" : "Coresight Serial Wire Debug (TM091) Errata Notice",
      "uri" : "https://developer.arm.com/documentation/prdc007868/a/en",
      "printableUri" : "https://developer.arm.com/documentation/prdc007868/a/en",
      "clickUri" : "https://developer.arm.com/documentation/prdc007868/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/prdc007868/a/en",
      "excerpt" : "Coresight Serial Wire Debug (TM091) Errata Notice This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Coresight Serial Wire Debug (TM091) Errata Notice This document is only available in a PDF version. Click Download to view. Coresight Serial Wire Debug (TM091) Errata Notice Serial Wire Debug",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 100,
      "percentScore" : 22.501759,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Coresight Serial Wire Debug (TM091) Errata Notice ",
        "document_number" : "prdc007868",
        "document_version" : "a",
        "content_type" : "Product Errata Notice",
        "systopparent" : "3687279",
        "sysurihash" : "4aqNcJjmyy9LCla5",
        "urihash" : "4aqNcJjmyy9LCla5",
        "sysuri" : "https://developer.arm.com/documentation/prdc007868/a/en",
        "systransactionid" : 864321,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1168390861000,
        "topparentid" : 3687279,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1591098692000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5eec6f90e24a5e02d07b2670", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec74c8e24a5e02d07b278c|5eec74c8e24a5e02d07b278d|5eec6f90e24a5e02d07b2670", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5eec6f90e24a5e02d07b2670" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649151719000,
        "permanentid" : "691980697a0270b6bdf9281b6b0f916d49c7bb3c819571246407e8928908",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed63d44ca06a95ce53f9269",
        "transactionid" : 864321,
        "title" : "Coresight Serial Wire Debug (TM091) Errata Notice ",
        "products" : [ "Serial Wire Debug" ],
        "date" : 1649151719000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "prdc007868:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151719147853075,
        "navigationhierarchiescontenttype" : "Product Errata Notice",
        "size" : 191,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/prdc007868/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151297696,
        "syssize" : 191,
        "sysdate" : 1649151719000,
        "haslayout" : "1",
        "topparent" : "3687279",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3687279,
        "content_description" : "This document contains all errata known at the date of issue in supported releases up to and including r0p0 of Coresight Serial Wire debug.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Serial Wire Debug", "Architectures|System Architecture|System Components|CoreSight|Serial Wire Debug", "CoreSight Debug and Trace|CoreSight Architecture|Serial Wire Debug" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Serial Wire Debug", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture", "Architectures|System Architecture", "Architectures|System Architecture|System Components", "Architectures|System Architecture|System Components|CoreSight", "Architectures|System Architecture|System Components|CoreSight|Serial Wire Debug" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151719000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/prdc007868/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/prdc007868/a/?lang=en",
        "modified" : 1644249599000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151719147853075,
        "uri" : "https://developer.arm.com/documentation/prdc007868/a/en",
        "syscollection" : "default"
      },
      "Title" : "Coresight Serial Wire Debug (TM091) Errata Notice",
      "Uri" : "https://developer.arm.com/documentation/prdc007868/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/prdc007868/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/prdc007868/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/prdc007868/a/en",
      "Excerpt" : "Coresight Serial Wire Debug (TM091) Errata Notice This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Coresight Serial Wire Debug (TM091) Errata Notice This document is only available in a PDF version. Click Download to view. Coresight Serial Wire Debug (TM091) Errata Notice Serial Wire Debug"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Coresight Serial Wire Debug (TM091) Errata Notice ",
      "document_number" : "prdc007868",
      "document_version" : "a",
      "content_type" : "Product Errata Notice",
      "systopparent" : "3687279",
      "sysurihash" : "Hv0hAaUy5MqñlQL1",
      "urihash" : "Hv0hAaUy5MqñlQL1",
      "sysuri" : "https://developer.arm.com/documentation/prdc007868/a/en/pdf/Serial_Wire_Debug_Errata_List.pdf",
      "systransactionid" : 864321,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1168390861000,
      "topparentid" : 3687279,
      "numberofpages" : 13,
      "sysconcepts" : "majority of applications ; levels of severity ; errata ; comments ; ARM ; Identification Register ; reads r0p0 ; Serial Wire ; specified features ; General suggestion ; concise explanation ; supplier giving ; warranties implied ; continuous developments ; copyright holder ; material form",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5eec6f90e24a5e02d07b2670", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec74c8e24a5e02d07b278c|5eec74c8e24a5e02d07b278d|5eec6f90e24a5e02d07b2670", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5eec6f90e24a5e02d07b2670" ],
      "attachmentparentid" : 3687279,
      "parentitem" : "5ed63d44ca06a95ce53f9269",
      "concepts" : "majority of applications ; levels of severity ; errata ; comments ; ARM ; Identification Register ; reads r0p0 ; Serial Wire ; specified features ; General suggestion ; concise explanation ; supplier giving ; warranties implied ; continuous developments ; copyright holder ; material form",
      "documenttype" : "pdf",
      "isattachment" : "3687279",
      "sysindexeddate" : 1649151725000,
      "permanentid" : "3c5c098e008172718ba9973de6939f16ff8864261fc46f52af22e88aa691",
      "syslanguage" : [ "English" ],
      "itemid" : "5ed63d44ca06a95ce53f926b",
      "transactionid" : 864321,
      "title" : "Coresight Serial Wire Debug (TM091) Errata Notice ",
      "date" : 1649151725000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "prdc007868:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649151725320966615,
      "sysisattachment" : "3687279",
      "navigationhierarchiescontenttype" : "Product Errata Notice",
      "sysattachmentparentid" : 3687279,
      "size" : 27650,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5ed63d44ca06a95ce53f926b",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649151299163,
      "syssize" : 27650,
      "sysdate" : 1649151725000,
      "topparent" : "3687279",
      "label_version" : "r0p0",
      "systopparentid" : 3687279,
      "content_description" : "This document contains all errata known at the date of issue in supported releases up to and including r0p0 of Coresight Serial Wire debug.",
      "wordcount" : 293,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Serial Wire Debug", "Architectures|System Architecture|System Components|CoreSight|Serial Wire Debug", "CoreSight Debug and Trace|CoreSight Architecture|Serial Wire Debug" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Serial Wire Debug", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture", "Architectures|System Architecture", "Architectures|System Architecture|System Components", "Architectures|System Architecture|System Components|CoreSight", "Architectures|System Architecture|System Components|CoreSight|Serial Wire Debug" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649151725000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5ed63d44ca06a95ce53f926b",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649151725320966615,
      "uri" : "https://developer.arm.com/documentation/prdc007868/a/en/pdf/Serial_Wire_Debug_Errata_List.pdf",
      "syscollection" : "default"
    },
    "Title" : "Coresight Serial Wire Debug (TM091) Errata Notice",
    "Uri" : "https://developer.arm.com/documentation/prdc007868/a/en/pdf/Serial_Wire_Debug_Errata_List.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/prdc007868/a/en/pdf/Serial_Wire_Debug_Errata_List.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5ed63d44ca06a95ce53f926b",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/prdc007868/a/en/pdf/Serial_Wire_Debug_Errata_List.pdf",
    "Excerpt" : "A concise explanation of your comments ... All rights reserved. Page 3 of 13 ... Date of Issue: 01-Aug-2006 ... Contents ... INTRODUCTION ... ERRATA SUMMARY TABLE ... ERRATA - CATEGORY 1",
    "FirstSentences" : "Date of Issue: 01-Aug-2006 ... ARM Errata Notice Serial Wire Debug (TM091) Document Revision 1.0 ARM CoreSight TM Serial Wire Debug (TM091) Errata Notice This document contains all errata known at the ..."
  }, {
    "title" : "Isn't the clock of the NPU ACE-Lite memory port the same as the NPU CLK?",
    "uri" : "https://developer.arm.com/documentation/ka004736/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004736/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004736/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004736/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 100,
    "percentScore" : 22.501759,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Isn't the clock of the NPU ACE-Lite memory port the same as the NPU CLK? ",
      "document_number" : "ka004736",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4765876",
      "sysurihash" : "W1ðoZICh1ve1DñBo",
      "urihash" : "W1ðoZICh1ve1DñBo",
      "sysuri" : "https://developer.arm.com/documentation/ka004736/1-0/en",
      "systransactionid" : 864319,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1633349406000,
      "topparentid" : 4765876,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1633349476000,
      "navigationhierarchies" : [ "5eec6e84e24a5e02d07b25b0|5fbba0808e527a03a85ed216|5fbba0838e527a03a85ed217", "60368534d6f3ea0b00e84794|5fbba0838e527a03a85ed217", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0808e527a03a85ed216|5fbba0838e527a03a85ed217" ],
      "documenttype" : "html",
      "sysindexeddate" : 1649151589000,
      "permanentid" : "3bba51f68d1431a6c97a913bec7a53f7074acfea29c3081f5750b984ee3b",
      "syslanguage" : [ "English" ],
      "itemid" : "615aef64c571584118cbba07",
      "transactionid" : 864319,
      "title" : "Isn't the clock of the NPU ACE-Lite memory port the same as the NPU CLK? ",
      "products" : [ "Ethos-N78", "ML007" ],
      "date" : 1649151589000,
      "confidentiality" : "Confidential",
      "document_id" : "ka004736:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649151589951628690,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004736/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649151407781,
      "syssize" : 63,
      "sysdate" : 1649151589000,
      "haslayout" : "1",
      "topparent" : "4765876",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4765876,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Machine Learning|Ethos-N|Ethos-N78", "Ethos NPUs|Ethos-N78", "IP Products|Processors|Machine Learning|Ethos-N|Ethos-N78" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Ethos-N", "IP Products|Processors|Machine Learning|Ethos-N|Ethos-N78", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649151589000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004736/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004736/1-0/?lang=en",
      "modified" : 1633349476000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649151589951628690,
      "uri" : "https://developer.arm.com/documentation/ka004736/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Isn't the clock of the NPU ACE-Lite memory port the same as the NPU CLK?",
    "Uri" : "https://developer.arm.com/documentation/ka004736/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004736/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004736/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004736/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "Can the Ethos-N78 ACE-Lite data bus width be configured to 256-bits?",
    "uri" : "https://developer.arm.com/documentation/ka002199/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka002199/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka002199/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka002199/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 100,
    "percentScore" : 22.501759,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Can the Ethos-N78 ACE-Lite data bus width be configured to 256-bits? ",
      "document_number" : "ka002199",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4587026",
      "sysurihash" : "SEZUMV9l2iZW0Kñ5",
      "urihash" : "SEZUMV9l2iZW0Kñ5",
      "sysuri" : "https://developer.arm.com/documentation/ka002199/1-0/en",
      "systransactionid" : 864226,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1614784380000,
      "topparentid" : 4587026,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1614784445000,
      "navigationhierarchies" : [ "5eec6e84e24a5e02d07b25b0|5fbba0808e527a03a85ed216|5fbba0838e527a03a85ed217", "60368534d6f3ea0b00e84794|5fbba0838e527a03a85ed217", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0808e527a03a85ed216|5fbba0838e527a03a85ed217" ],
      "documenttype" : "html",
      "sysindexeddate" : 1649147079000,
      "permanentid" : "4b1b8263bae366ceeafc1f50a67879d8c1bf0c2134cda0cd0a37ef5c121e",
      "syslanguage" : [ "English" ],
      "itemid" : "603fa7bdee937942ba3004c0",
      "transactionid" : 864226,
      "title" : "Can the Ethos-N78 ACE-Lite data bus width be configured to 256-bits? ",
      "products" : [ "ML007" ],
      "date" : 1649147079000,
      "confidentiality" : "Confidential",
      "document_id" : "ka002199:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649147079620435867,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka002199/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649146885658,
      "syssize" : 63,
      "sysdate" : 1649147079000,
      "haslayout" : "1",
      "topparent" : "4587026",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4587026,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Machine Learning|Ethos-N|Ethos-N78", "Ethos NPUs|Ethos-N78", "IP Products|Processors|Machine Learning|Ethos-N|Ethos-N78" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Ethos-N", "IP Products|Processors|Machine Learning|Ethos-N|Ethos-N78", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
      "document_revision" : "4",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649147079000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka002199/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka002199/1-0/?lang=en",
      "modified" : 1614784445000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649147079620435867,
      "uri" : "https://developer.arm.com/documentation/ka002199/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Can the Ethos-N78 ACE-Lite data bus width be configured to 256-bits?",
    "Uri" : "https://developer.arm.com/documentation/ka002199/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka002199/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka002199/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka002199/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "Can you give me an example of power down and power up?",
    "uri" : "https://developer.arm.com/documentation/ka004763/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004763/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004763/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004763/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 100,
    "percentScore" : 22.501759,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Can you give me an example of power down and power up? ",
      "document_number" : "ka004763",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4800570",
      "sysurihash" : "vLrbTyKbKubm3PfC",
      "urihash" : "vLrbTyKbKubm3PfC",
      "sysuri" : "https://developer.arm.com/documentation/ka004763/1-0/en",
      "systransactionid" : 861297,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1634829657000,
      "topparentid" : 4800570,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1634829664000,
      "navigationhierarchies" : [ "5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fae4ae0cd74e712c44971f8", "60368534d6f3ea0b00e84794|5fae4ae0cd74e712c44971f8", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fae4ae0cd74e712c44971f8", "5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fbba0898e527a03a85ed21b", "60368534d6f3ea0b00e84794|5fbba0898e527a03a85ed21b", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fbba0898e527a03a85ed21b" ],
      "documenttype" : "html",
      "sysindexeddate" : 1648719406000,
      "permanentid" : "18298e8f9beeafc76b2864ea4f02a89f5bc40686e87f3ac5d92fb69f158e",
      "syslanguage" : [ "English" ],
      "itemid" : "61718560ac265639eac5ace7",
      "transactionid" : 861297,
      "title" : "Can you give me an example of power down and power up? ",
      "products" : [ "Ethos-U55", "Ethos-U65", "ML004", "ML006" ],
      "date" : 1648719404000,
      "confidentiality" : "Confidential",
      "document_id" : "ka004763:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648719404754465750,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004763/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648719403738,
      "syssize" : 63,
      "sysdate" : 1648719404000,
      "haslayout" : "1",
      "topparent" : "4800570",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4800570,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Machine Learning|Ethos-U|Ethos-U55", "Ethos NPUs|Ethos-U55", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U55", "Machine Learning|Ethos-U|Ethos-U65", "Ethos NPUs|Ethos-U65", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U65" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Ethos-U", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U55", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U65", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
      "document_revision" : "2",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648719406000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004763/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004763/1-0/?lang=en",
      "modified" : 1634829664000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648719404754465750,
      "uri" : "https://developer.arm.com/documentation/ka004763/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Can you give me an example of power down and power up?",
    "Uri" : "https://developer.arm.com/documentation/ka004763/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004763/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004763/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004763/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "ARM 180nm Ultra Low Power Platform Targeting ARM Cortex-M Series Processors and optimized for the TSMC CE018FG (180nm ULL) Process",
    "uri" : "https://developer.arm.com/documentation/pfl0307/a/en/pdf/PIPD_Platform_TSMC_180ULL_BR_NC.pdf",
    "printableUri" : "https://developer.arm.com/documentation/pfl0307/a/en/pdf/PIPD_Platform_TSMC_180ULL_BR_NC.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5ed4b64fca06a95ce53f9153",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/pfl0307/a/en/pdf/PIPD_Platform_TSMC_180ULL_BR_NC.pdf",
    "excerpt" : "These low power memories support multiple power management modes such as active ... designs. ... mode, users can shutdown the periphery, powering only the core, to retain data and ... 0.7",
    "firstSentences" : "ARM®180nm Ultra Low Power Platform Targeting ARM Cortex™-M Series Processors and optimized for the TSMC CE018FG (180nm ULL) Process The ARM® Ultra Low Power Platform enables best-in-class, energy ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 100,
    "percentScore" : 22.501759,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM 180nm Ultra Low Power Platform Targeting ARM Cortex-M Series Processors and optimized for the TSMC CE018FG (180nm ULL) Process",
      "uri" : "https://developer.arm.com/documentation/pfl0307/a/en",
      "printableUri" : "https://developer.arm.com/documentation/pfl0307/a/en",
      "clickUri" : "https://developer.arm.com/documentation/pfl0307/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/pfl0307/a/en",
      "excerpt" : "ARM 180nm Ultra Low Power Platform Targeting ARM Cortex-M Series Processors and optimized for the TSMC CE018FG (180nm ULL) Process This document is only available ... Click Download to view.",
      "firstSentences" : "ARM 180nm Ultra Low Power Platform Targeting ARM Cortex-M Series Processors and optimized for the TSMC CE018FG (180nm ULL) Process This document is only available in a PDF version. Click Download ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM 180nm Ultra Low Power Platform Targeting ARM Cortex-M Series Processors and optimized for the TSMC CE018FG (180nm ULL) Process ",
        "document_number" : "pfl0307",
        "document_version" : "a",
        "content_type" : "White Paper",
        "systopparent" : "3687017",
        "sysurihash" : "dXH80zs8wPSñwñWc",
        "urihash" : "dXH80zs8wPSñwñWc",
        "sysuri" : "https://developer.arm.com/documentation/pfl0307/a/en",
        "systransactionid" : 864222,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1253754061000,
        "topparentid" : 3687017,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1590998607000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73c9e24a5e02d07b275c" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649146863000,
        "permanentid" : "ef85713e23466427eebbd48e9410dab145f47ef0e7d571f8487ccce7f062",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed4b64fca06a95ce53f914f",
        "transactionid" : 864222,
        "title" : "ARM 180nm Ultra Low Power Platform Targeting ARM Cortex-M Series Processors and optimized for the TSMC CE018FG (180nm ULL) Process ",
        "products" : [ "Platform design" ],
        "date" : 1649146863000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "pfl0307:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146863104053455,
        "navigationhierarchiescontenttype" : "White Paper",
        "size" : 351,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/pfl0307/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146592627,
        "syssize" : 351,
        "sysdate" : 1649146863000,
        "haslayout" : "1",
        "topparent" : "3687017",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3687017,
        "content_description" : "The ARM Ultra Low Power Platform enables best-in-class, energy efficient 32-bit MCU processor implementations.",
        "wordcount" : 33,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Platform Design" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Platform Design" ],
        "document_revision" : "-1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146863000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/pfl0307/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/pfl0307/a/?lang=en",
        "modified" : 1642686536000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146863104053455,
        "uri" : "https://developer.arm.com/documentation/pfl0307/a/en",
        "syscollection" : "default"
      },
      "Title" : "ARM 180nm Ultra Low Power Platform Targeting ARM Cortex-M Series Processors and optimized for the TSMC CE018FG (180nm ULL) Process",
      "Uri" : "https://developer.arm.com/documentation/pfl0307/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/pfl0307/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/pfl0307/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/pfl0307/a/en",
      "Excerpt" : "ARM 180nm Ultra Low Power Platform Targeting ARM Cortex-M Series Processors and optimized for the TSMC CE018FG (180nm ULL) Process This document is only available ... Click Download to view.",
      "FirstSentences" : "ARM 180nm Ultra Low Power Platform Targeting ARM Cortex-M Series Processors and optimized for the TSMC CE018FG (180nm ULL) Process This document is only available in a PDF version. Click Download ..."
    },
    "childResults" : [ {
      "title" : "ARM 180nm Ultra Low Power Platform Targeting ARM Cortex-M Series Processors and optimized for the TSMC CE018FG (180nm ULL) Process",
      "uri" : "https://developer.arm.com/documentation/pfl0307/a/en",
      "printableUri" : "https://developer.arm.com/documentation/pfl0307/a/en",
      "clickUri" : "https://developer.arm.com/documentation/pfl0307/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/pfl0307/a/en",
      "excerpt" : "ARM 180nm Ultra Low Power Platform Targeting ARM Cortex-M Series Processors and optimized for the TSMC CE018FG (180nm ULL) Process This document is only available ... Click Download to view.",
      "firstSentences" : "ARM 180nm Ultra Low Power Platform Targeting ARM Cortex-M Series Processors and optimized for the TSMC CE018FG (180nm ULL) Process This document is only available in a PDF version. Click Download ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 100,
      "percentScore" : 22.501759,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM 180nm Ultra Low Power Platform Targeting ARM Cortex-M Series Processors and optimized for the TSMC CE018FG (180nm ULL) Process ",
        "document_number" : "pfl0307",
        "document_version" : "a",
        "content_type" : "White Paper",
        "systopparent" : "3687017",
        "sysurihash" : "dXH80zs8wPSñwñWc",
        "urihash" : "dXH80zs8wPSñwñWc",
        "sysuri" : "https://developer.arm.com/documentation/pfl0307/a/en",
        "systransactionid" : 864222,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1253754061000,
        "topparentid" : 3687017,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1590998607000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73c9e24a5e02d07b275c" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649146863000,
        "permanentid" : "ef85713e23466427eebbd48e9410dab145f47ef0e7d571f8487ccce7f062",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed4b64fca06a95ce53f914f",
        "transactionid" : 864222,
        "title" : "ARM 180nm Ultra Low Power Platform Targeting ARM Cortex-M Series Processors and optimized for the TSMC CE018FG (180nm ULL) Process ",
        "products" : [ "Platform design" ],
        "date" : 1649146863000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "pfl0307:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146863104053455,
        "navigationhierarchiescontenttype" : "White Paper",
        "size" : 351,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/pfl0307/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146592627,
        "syssize" : 351,
        "sysdate" : 1649146863000,
        "haslayout" : "1",
        "topparent" : "3687017",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3687017,
        "content_description" : "The ARM Ultra Low Power Platform enables best-in-class, energy efficient 32-bit MCU processor implementations.",
        "wordcount" : 33,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Platform Design" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Platform Design" ],
        "document_revision" : "-1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146863000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/pfl0307/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/pfl0307/a/?lang=en",
        "modified" : 1642686536000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146863104053455,
        "uri" : "https://developer.arm.com/documentation/pfl0307/a/en",
        "syscollection" : "default"
      },
      "Title" : "ARM 180nm Ultra Low Power Platform Targeting ARM Cortex-M Series Processors and optimized for the TSMC CE018FG (180nm ULL) Process",
      "Uri" : "https://developer.arm.com/documentation/pfl0307/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/pfl0307/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/pfl0307/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/pfl0307/a/en",
      "Excerpt" : "ARM 180nm Ultra Low Power Platform Targeting ARM Cortex-M Series Processors and optimized for the TSMC CE018FG (180nm ULL) Process This document is only available ... Click Download to view.",
      "FirstSentences" : "ARM 180nm Ultra Low Power Platform Targeting ARM Cortex-M Series Processors and optimized for the TSMC CE018FG (180nm ULL) Process This document is only available in a PDF version. Click Download ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "ARM 180nm Ultra Low Power Platform Targeting ARM Cortex-M Series Processors and optimized for the TSMC CE018FG (180nm ULL) Process ",
      "document_number" : "pfl0307",
      "document_version" : "a",
      "content_type" : "White Paper",
      "systopparent" : "3687017",
      "sysurihash" : "jFE42xADbwxSðESX",
      "urihash" : "jFE42xADbwxSðESX",
      "sysuri" : "https://developer.arm.com/documentation/pfl0307/a/en/pdf/PIPD_Platform_TSMC_180ULL_BR_NC.pdf",
      "systransactionid" : 864222,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1253754061000,
      "topparentid" : 3687017,
      "numberofpages" : 4,
      "sysconcepts" : "low power ; leakage ; applications ; ULL ; ARM ; High Density ; battery life ; documentation ; libraries ; supporting ; implementations ; optimization",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73c9e24a5e02d07b275c" ],
      "attachmentparentid" : 3687017,
      "parentitem" : "5ed4b64fca06a95ce53f914f",
      "concepts" : "low power ; leakage ; applications ; ULL ; ARM ; High Density ; battery life ; documentation ; libraries ; supporting ; implementations ; optimization",
      "documenttype" : "pdf",
      "isattachment" : "3687017",
      "sysindexeddate" : 1649146864000,
      "permanentid" : "8b107f539d5cd8c3721ad073c075d9511fe4afaeea90501c9e512769ef87",
      "syslanguage" : [ "English" ],
      "itemid" : "5ed4b64fca06a95ce53f9153",
      "transactionid" : 864222,
      "title" : "ARM 180nm Ultra Low Power Platform Targeting ARM Cortex-M Series Processors and optimized for the TSMC CE018FG (180nm ULL) Process ",
      "date" : 1649146864000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "pfl0307:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649146864328464352,
      "sysisattachment" : "3687017",
      "navigationhierarchiescontenttype" : "White Paper",
      "sysattachmentparentid" : 3687017,
      "size" : 551750,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5ed4b64fca06a95ce53f9153",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649146593974,
      "syssize" : 551750,
      "sysdate" : 1649146864000,
      "topparent" : "3687017",
      "label_version" : "1.0",
      "systopparentid" : 3687017,
      "content_description" : "The ARM Ultra Low Power Platform enables best-in-class, energy efficient 32-bit MCU processor implementations.",
      "wordcount" : 660,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|Platform Design" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Platform Design" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649146864000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5ed4b64fca06a95ce53f9153",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649146864328464352,
      "uri" : "https://developer.arm.com/documentation/pfl0307/a/en/pdf/PIPD_Platform_TSMC_180ULL_BR_NC.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM 180nm Ultra Low Power Platform Targeting ARM Cortex-M Series Processors and optimized for the TSMC CE018FG (180nm ULL) Process",
    "Uri" : "https://developer.arm.com/documentation/pfl0307/a/en/pdf/PIPD_Platform_TSMC_180ULL_BR_NC.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/pfl0307/a/en/pdf/PIPD_Platform_TSMC_180ULL_BR_NC.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5ed4b64fca06a95ce53f9153",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/pfl0307/a/en/pdf/PIPD_Platform_TSMC_180ULL_BR_NC.pdf",
    "Excerpt" : "These low power memories support multiple power management modes such as active ... designs. ... mode, users can shutdown the periphery, powering only the core, to retain data and ... 0.7",
    "FirstSentences" : "ARM®180nm Ultra Low Power Platform Targeting ARM Cortex™-M Series Processors and optimized for the TSMC CE018FG (180nm ULL) Process The ARM® Ultra Low Power Platform enables best-in-class, energy ..."
  }, {
    "title" : "Is the 8-bit AxLENS fully used?",
    "uri" : "https://developer.arm.com/documentation/ka004748/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004748/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004748/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004748/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 100,
    "percentScore" : 22.501759,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Is the 8-bit AxLENS fully used? ",
      "document_number" : "ka004748",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4796778",
      "sysurihash" : "rQ2YsUñ2CMp0XIrW",
      "urihash" : "rQ2YsUñ2CMp0XIrW",
      "sysuri" : "https://developer.arm.com/documentation/ka004748/1-0/en",
      "systransactionid" : 864221,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1634554341000,
      "topparentid" : 4796778,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1634554385000,
      "navigationhierarchies" : [ "5eec6e84e24a5e02d07b25b0|5fbba0808e527a03a85ed216|5fbba0838e527a03a85ed217", "60368534d6f3ea0b00e84794|5fbba0838e527a03a85ed217", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0808e527a03a85ed216|5fbba0838e527a03a85ed217" ],
      "documenttype" : "html",
      "sysindexeddate" : 1649146848000,
      "permanentid" : "d547a8e890fc2863b8444f468138e8c92f233f5fdc6f3b936df5a973330e",
      "syslanguage" : [ "English" ],
      "itemid" : "616d5211e4f35d248467e084",
      "transactionid" : 864221,
      "title" : "Is the 8-bit AxLENS fully used? ",
      "products" : [ "Ethos-N78", "ML007" ],
      "date" : 1649146848000,
      "confidentiality" : "Confidential",
      "document_id" : "ka004748:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649146848556641670,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004748/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649146497142,
      "syssize" : 63,
      "sysdate" : 1649146848000,
      "haslayout" : "1",
      "topparent" : "4796778",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4796778,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Machine Learning|Ethos-N|Ethos-N78", "Ethos NPUs|Ethos-N78", "IP Products|Processors|Machine Learning|Ethos-N|Ethos-N78" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Ethos-N", "IP Products|Processors|Machine Learning|Ethos-N|Ethos-N78", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649146848000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004748/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004748/1-0/?lang=en",
      "modified" : 1634554385000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649146848556641670,
      "uri" : "https://developer.arm.com/documentation/ka004748/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Is the 8-bit AxLENS fully used?",
    "Uri" : "https://developer.arm.com/documentation/ka004748/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004748/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004748/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004748/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "Are these warnings expected when compiling the Ethos-U55/Ethos-U65?",
    "uri" : "https://developer.arm.com/documentation/ka004704/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004704/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004704/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004704/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 100,
    "percentScore" : 22.501759,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Are these warnings expected when compiling the Ethos-U55/Ethos-U65? ",
      "document_number" : "ka004704",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4696391",
      "sysurihash" : "30e1lHOIñu9CpQnN",
      "urihash" : "30e1lHOIñu9CpQnN",
      "sysuri" : "https://developer.arm.com/documentation/ka004704/1-0/en",
      "systransactionid" : 864221,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1631708331000,
      "topparentid" : 4696391,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1631708379000,
      "navigationhierarchies" : [ "5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fae4ae0cd74e712c44971f8", "60368534d6f3ea0b00e84794|5fae4ae0cd74e712c44971f8", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fae4ae0cd74e712c44971f8", "5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fbba0898e527a03a85ed21b", "60368534d6f3ea0b00e84794|5fbba0898e527a03a85ed21b", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fbba0898e527a03a85ed21b" ],
      "documenttype" : "html",
      "sysindexeddate" : 1649146845000,
      "permanentid" : "eeab9b29d5ec0c2b1607d695017cfbfed785e266b8b7edfbad9b9933a32f",
      "syslanguage" : [ "English" ],
      "itemid" : "6141e4dbd5c3af0155494fc7",
      "transactionid" : 864221,
      "title" : "Are these warnings expected when compiling the Ethos-U55/Ethos-U65? ",
      "products" : [ "Ethos-U55", "Ethos-U65", "ML004", "ML006" ],
      "date" : 1649146845000,
      "confidentiality" : "Confidential",
      "document_id" : "ka004704:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649146845083290867,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004704/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649146603217,
      "syssize" : 63,
      "sysdate" : 1649146845000,
      "haslayout" : "1",
      "topparent" : "4696391",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4696391,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Machine Learning|Ethos-U|Ethos-U55", "Ethos NPUs|Ethos-U55", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U55", "Machine Learning|Ethos-U|Ethos-U65", "Ethos NPUs|Ethos-U65", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U65" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Ethos-U", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U55", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U65", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
      "document_revision" : "3",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649146845000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004704/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004704/1-0/?lang=en",
      "modified" : 1631708379000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649146845083290867,
      "uri" : "https://developer.arm.com/documentation/ka004704/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Are these warnings expected when compiling the Ethos-U55/Ethos-U65?",
    "Uri" : "https://developer.arm.com/documentation/ka004704/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004704/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004704/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004704/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "CoreSight SoC-600 discovery test errors out before discovering all components",
    "uri" : "https://developer.arm.com/documentation/ka001066/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka001066/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka001066/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka001066/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 100,
    "percentScore" : 22.501759,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "CoreSight SoC-600 discovery test errors out before discovering all components ",
      "document_number" : "ka001066",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "3701218",
      "sysurihash" : "qin328KUbQvzRT3V",
      "urihash" : "qin328KUbQvzRT3V",
      "sysuri" : "https://developer.arm.com/documentation/ka001066/1-0/en",
      "systransactionid" : 864221,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1589977593000,
      "topparentid" : 3701218,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1589977610000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a" ],
      "documenttype" : "html",
      "sysindexeddate" : 1649146811000,
      "permanentid" : "4a8b27d6e6bea6893076d82339a8fe8a1849d001f6111fba021f8fb13efd",
      "syslanguage" : [ "English" ],
      "itemid" : "5ec5220a9c42c40e855ae0e7",
      "transactionid" : 864221,
      "title" : "CoreSight SoC-600 discovery test errors out before discovering all components ",
      "products" : [ "TM200-GRP", "TM200" ],
      "date" : 1649146811000,
      "confidentiality" : "Confidential",
      "document_id" : "ka001066:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649146811631133743,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka001066/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649146456106,
      "syssize" : 63,
      "sysdate" : 1649146811000,
      "haslayout" : "1",
      "topparent" : "3701218",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3701218,
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649146811000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka001066/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka001066/1-0/?lang=en",
      "modified" : 1589977610000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649146811631133743,
      "uri" : "https://developer.arm.com/documentation/ka001066/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "CoreSight SoC-600 discovery test errors out before discovering all components",
    "Uri" : "https://developer.arm.com/documentation/ka001066/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka001066/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka001066/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka001066/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "When nRESET signal is asserted, is the clock inside the NPU gated?",
    "uri" : "https://developer.arm.com/documentation/ka004743/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004743/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004743/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004743/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 100,
    "percentScore" : 22.501759,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "When nRESET signal is asserted, is the clock inside the NPU gated? ",
      "document_number" : "ka004743",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4791084",
      "sysurihash" : "gñLRROriYgHNQtv5",
      "urihash" : "gñLRROriYgHNQtv5",
      "sysuri" : "https://developer.arm.com/documentation/ka004743/1-0/en",
      "systransactionid" : 864304,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1633776097000,
      "topparentid" : 4791084,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1633776129000,
      "navigationhierarchies" : [ "5eec6e84e24a5e02d07b25b0|5fbba0808e527a03a85ed216|5eec6e84e24a5e02d07b25b6", "60368534d6f3ea0b00e84794|5eec6e84e24a5e02d07b25b6", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0808e527a03a85ed216|5eec6e84e24a5e02d07b25b6", "5eec6e84e24a5e02d07b25b0|5fbba0808e527a03a85ed216|5eec6e84e24a5e02d07b25b4", "60368534d6f3ea0b00e84794|5eec6e84e24a5e02d07b25b4", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0808e527a03a85ed216|5eec6e84e24a5e02d07b25b4", "5eec6e84e24a5e02d07b25b0|5fbba0808e527a03a85ed216|5eec6e84e24a5e02d07b25b2", "60368534d6f3ea0b00e84794|5eec6e84e24a5e02d07b25b2", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0808e527a03a85ed216|5eec6e84e24a5e02d07b25b2", "5eec6e84e24a5e02d07b25b0|5fbba0808e527a03a85ed216|5fbba0838e527a03a85ed217", "60368534d6f3ea0b00e84794|5fbba0838e527a03a85ed217", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0808e527a03a85ed216|5fbba0838e527a03a85ed217", "5eec6e84e24a5e02d07b25b0|5fbba0808e527a03a85ed216|5fbba084cd74e712c449720e" ],
      "documenttype" : "html",
      "sysindexeddate" : 1649150905000,
      "permanentid" : "8c6eeb68371a8b356fa92f9c420113afbac5556d59a2918e391c1da0cc37",
      "syslanguage" : [ "English" ],
      "itemid" : "61617201e4f35d248467bc20",
      "transactionid" : 864304,
      "title" : "When nRESET signal is asserted, is the clock inside the NPU gated? ",
      "products" : [ "Ethos-N37", "Ethos-N57", "Ethos-N77", "Ethos-N78", "ML001", "ML001-PRU", "ML001-TRM", "ML002", "ML002-PRU", "ML002-TRM", "ML003", "ML003-PRU", "ML003-TRM", "ML007", "ML008" ],
      "date" : 1649150905000,
      "confidentiality" : "Confidential",
      "document_id" : "ka004743:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649150905838760576,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004743/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649150782088,
      "syssize" : 63,
      "sysdate" : 1649150905000,
      "haslayout" : "1",
      "topparent" : "4791084",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4791084,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Machine Learning|Ethos-N|Ethos-N37", "Ethos NPUs|Ethos-N37", "IP Products|Processors|Machine Learning|Ethos-N|Ethos-N37", "Machine Learning|Ethos-N|Ethos-N57", "Ethos NPUs|Ethos-N57", "IP Products|Processors|Machine Learning|Ethos-N|Ethos-N57", "Machine Learning|Ethos-N|Ethos-N77", "Ethos NPUs|Ethos-N77", "IP Products|Processors|Machine Learning|Ethos-N|Ethos-N77", "Machine Learning|Ethos-N|Ethos-N78", "Ethos NPUs|Ethos-N78", "IP Products|Processors|Machine Learning|Ethos-N|Ethos-N78", "Machine Learning|Ethos-N|Ethos-N NPU Static Performance Analyzer" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Ethos-N", "IP Products|Processors|Machine Learning|Ethos-N|Ethos-N77", "IP Products|Processors|Machine Learning|Ethos-N|Ethos-N57", "IP Products|Processors|Machine Learning|Ethos-N|Ethos-N37", "IP Products|Processors|Machine Learning|Ethos-N|Ethos-N78", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649150905000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004743/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004743/1-0/?lang=en",
      "modified" : 1633776129000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649150905838760576,
      "uri" : "https://developer.arm.com/documentation/ka004743/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "When nRESET signal is asserted, is the clock inside the NPU gated?",
    "Uri" : "https://developer.arm.com/documentation/ka004743/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004743/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004743/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004743/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "Interrupt controller register descriptions",
    "uri" : "https://developer.arm.com/documentation/ddi0047/d/en/amba-interrupt-controller-data-sheet/interrupt-controller-register-descriptions",
    "printableUri" : "https://developer.arm.com/documentation/ddi0047/d/en/amba-interrupt-controller-data-sheet/interrupt-controller-register-descriptions",
    "clickUri" : "https://developer.arm.com/documentation/ddi0047/d/amba-interrupt-controller-data-sheet/interrupt-controller-register-descriptions?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0047/d/en/amba-interrupt-controller-data-sheet/interrupt-controller-register-descriptions",
    "excerpt" : "When writing to this register, each data bit that is HIGH causes the corresponding bit in the enable ... Bit 0 of this register is not used. Interrupt controller register descriptions AMBA",
    "firstSentences" : "Interrupt controller register descriptions The following registers are provided for both FIQ and IRQ interrupt controllers: Enable Read-only. The enable register is used to mask the interrupt ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 100,
    "percentScore" : 22.501759,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "AMBA Interrupt Controller Data Sheet",
      "uri" : "https://developer.arm.com/documentation/ddi0047/d/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0047/d/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0047/d/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0047/d/en",
      "excerpt" : "AMBA Interrupt Controller Data Sheet Copyright 1995-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "AMBA Interrupt Controller Data Sheet Copyright 1995-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "AMBA Interrupt Controller Data Sheet ",
        "document_number" : "ddi0047",
        "document_version" : "d",
        "content_type" : "Datasheet",
        "systopparent" : "4876933",
        "sysurihash" : "ck5epQsqqkdPXfO6",
        "urihash" : "ck5epQsqqkdPXfO6",
        "sysuri" : "https://developer.arm.com/documentation/ddi0047/d/en",
        "systransactionid" : 864218,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176365960000,
        "topparentid" : 4876933,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586370284000,
        "sysconcepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "concepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146697000,
        "permanentid" : "364c86702e19ef2cdcd58e29aaa3332e7cd0c399254ec58ec63142a0475f",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e16ec88295d1e18d35255",
        "transactionid" : 864218,
        "title" : "AMBA Interrupt Controller Data Sheet ",
        "products" : [ "AMBA" ],
        "date" : 1649146697000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0047:d:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146697521097805,
        "navigationhierarchiescontenttype" : "Datasheet",
        "size" : 1760,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0047/d/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146357164,
        "syssize" : 1760,
        "sysdate" : 1649146697000,
        "haslayout" : "1",
        "topparent" : "4876933",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4876933,
        "content_description" : "Datasheet providing key information for the AMBA Interrupt Controller.",
        "wordcount" : 136,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146697000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0047/d/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0047/d/?lang=en",
        "modified" : 1638963661000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146697521097805,
        "uri" : "https://developer.arm.com/documentation/ddi0047/d/en",
        "syscollection" : "default"
      },
      "Title" : "AMBA Interrupt Controller Data Sheet",
      "Uri" : "https://developer.arm.com/documentation/ddi0047/d/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0047/d/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0047/d/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0047/d/en",
      "Excerpt" : "AMBA Interrupt Controller Data Sheet Copyright 1995-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "AMBA Interrupt Controller Data Sheet Copyright 1995-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "Interrupt controller memory map",
      "uri" : "https://developer.arm.com/documentation/ddi0047/d/en/amba-interrupt-controller-data-sheet/interrupt-controller-memory-map",
      "printableUri" : "https://developer.arm.com/documentation/ddi0047/d/en/amba-interrupt-controller-data-sheet/interrupt-controller-memory-map",
      "clickUri" : "https://developer.arm.com/documentation/ddi0047/d/amba-interrupt-controller-data-sheet/interrupt-controller-memory-map?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0047/d/en/amba-interrupt-controller-data-sheet/interrupt-controller-memory-map",
      "excerpt" : "Interrupt controller memory map The base address of the interrupt controller is not fixed and may be ... However, the offset of any particular register from the base address is fixed.",
      "firstSentences" : "Interrupt controller memory map The base address of the interrupt controller is not fixed and may be different for any particular system implementation. However, the offset of any particular ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 100,
      "percentScore" : 22.501759,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "AMBA Interrupt Controller Data Sheet",
        "uri" : "https://developer.arm.com/documentation/ddi0047/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0047/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0047/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0047/d/en",
        "excerpt" : "AMBA Interrupt Controller Data Sheet Copyright 1995-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "AMBA Interrupt Controller Data Sheet Copyright 1995-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "AMBA Interrupt Controller Data Sheet ",
          "document_number" : "ddi0047",
          "document_version" : "d",
          "content_type" : "Datasheet",
          "systopparent" : "4876933",
          "sysurihash" : "ck5epQsqqkdPXfO6",
          "urihash" : "ck5epQsqqkdPXfO6",
          "sysuri" : "https://developer.arm.com/documentation/ddi0047/d/en",
          "systransactionid" : 864218,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176365960000,
          "topparentid" : 4876933,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586370284000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
          "concepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146697000,
          "permanentid" : "364c86702e19ef2cdcd58e29aaa3332e7cd0c399254ec58ec63142a0475f",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e16ec88295d1e18d35255",
          "transactionid" : 864218,
          "title" : "AMBA Interrupt Controller Data Sheet ",
          "products" : [ "AMBA" ],
          "date" : 1649146697000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0047:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146697521097805,
          "navigationhierarchiescontenttype" : "Datasheet",
          "size" : 1760,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0047/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146357164,
          "syssize" : 1760,
          "sysdate" : 1649146697000,
          "haslayout" : "1",
          "topparent" : "4876933",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4876933,
          "content_description" : "Datasheet providing key information for the AMBA Interrupt Controller.",
          "wordcount" : 136,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146697000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0047/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0047/d/?lang=en",
          "modified" : 1638963661000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146697521097805,
          "uri" : "https://developer.arm.com/documentation/ddi0047/d/en",
          "syscollection" : "default"
        },
        "Title" : "AMBA Interrupt Controller Data Sheet",
        "Uri" : "https://developer.arm.com/documentation/ddi0047/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0047/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0047/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0047/d/en",
        "Excerpt" : "AMBA Interrupt Controller Data Sheet Copyright 1995-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "AMBA Interrupt Controller Data Sheet Copyright 1995-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Interrupt controller memory map ",
        "document_number" : "ddi0047",
        "document_version" : "d",
        "content_type" : "Datasheet",
        "systopparent" : "4876933",
        "sysurihash" : "BOFI2gVOAr1zFqOV",
        "urihash" : "BOFI2gVOAr1zFqOV",
        "sysuri" : "https://developer.arm.com/documentation/ddi0047/d/en/amba-interrupt-controller-data-sheet/interrupt-controller-memory-map",
        "systransactionid" : 864218,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176365960000,
        "topparentid" : 4876933,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586370284000,
        "sysconcepts" : "base address ; controller ; memory ; APB peripheral ; system implementation ; register ; offset ; shows",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "attachmentparentid" : 4876933,
        "parentitem" : "5e8e16ec88295d1e18d35255",
        "concepts" : "base address ; controller ; memory ; APB peripheral ; system implementation ; register ; offset ; shows",
        "documenttype" : "html",
        "isattachment" : "4876933",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146718000,
        "permanentid" : "88ce7106479f18d817f7106536b6fcb1698e5eb46b7a5db86dd0159be5c2",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e16ec88295d1e18d3525c",
        "transactionid" : 864218,
        "title" : "Interrupt controller memory map ",
        "products" : [ "AMBA" ],
        "date" : 1649146718000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0047:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146718880190911,
        "sysisattachment" : "4876933",
        "navigationhierarchiescontenttype" : "Datasheet",
        "sysattachmentparentid" : 4876933,
        "size" : 883,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0047/d/amba-interrupt-controller-data-sheet/interrupt-controller-memory-map?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146357164,
        "syssize" : 883,
        "sysdate" : 1649146718000,
        "haslayout" : "1",
        "topparent" : "4876933",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4876933,
        "content_description" : "Datasheet providing key information for the AMBA Interrupt Controller.",
        "wordcount" : 66,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146718000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0047/d/amba-interrupt-controller-data-sheet/interrupt-controller-memory-map?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0047/d/amba-interrupt-controller-data-sheet/interrupt-controller-memory-map?lang=en",
        "modified" : 1638963661000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146718880190911,
        "uri" : "https://developer.arm.com/documentation/ddi0047/d/en/amba-interrupt-controller-data-sheet/interrupt-controller-memory-map",
        "syscollection" : "default"
      },
      "Title" : "Interrupt controller memory map",
      "Uri" : "https://developer.arm.com/documentation/ddi0047/d/en/amba-interrupt-controller-data-sheet/interrupt-controller-memory-map",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0047/d/en/amba-interrupt-controller-data-sheet/interrupt-controller-memory-map",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0047/d/amba-interrupt-controller-data-sheet/interrupt-controller-memory-map?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0047/d/en/amba-interrupt-controller-data-sheet/interrupt-controller-memory-map",
      "Excerpt" : "Interrupt controller memory map The base address of the interrupt controller is not fixed and may be ... However, the offset of any particular register from the base address is fixed.",
      "FirstSentences" : "Interrupt controller memory map The base address of the interrupt controller is not fixed and may be different for any particular system implementation. However, the offset of any particular ..."
    }, {
      "title" : "Hardware interface and signal description",
      "uri" : "https://developer.arm.com/documentation/ddi0047/d/en/amba-interrupt-controller-data-sheet/hardware-interface-and-signal-description",
      "printableUri" : "https://developer.arm.com/documentation/ddi0047/d/en/amba-interrupt-controller-data-sheet/hardware-interface-and-signal-description",
      "clickUri" : "https://developer.arm.com/documentation/ddi0047/d/amba-interrupt-controller-data-sheet/hardware-interface-and-signal-description?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0047/d/en/amba-interrupt-controller-data-sheet/hardware-interface-and-signal-description",
      "excerpt" : "PSEL In APB Bridge When HIGH, this signal indicates that this module has beenselected by ... Figure 1.2. Interrupt control module APB write cycle Hardware interface and signal description ...",
      "firstSentences" : "Hardware interface and signal description The Interrupt Controller module is connected to the APB bus. Table 1.1 shows the APB signals. Name Type Source\\/destination Description BCLK In - System ( ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 100,
      "percentScore" : 22.501759,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "AMBA Interrupt Controller Data Sheet",
        "uri" : "https://developer.arm.com/documentation/ddi0047/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0047/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0047/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0047/d/en",
        "excerpt" : "AMBA Interrupt Controller Data Sheet Copyright 1995-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "AMBA Interrupt Controller Data Sheet Copyright 1995-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "AMBA Interrupt Controller Data Sheet ",
          "document_number" : "ddi0047",
          "document_version" : "d",
          "content_type" : "Datasheet",
          "systopparent" : "4876933",
          "sysurihash" : "ck5epQsqqkdPXfO6",
          "urihash" : "ck5epQsqqkdPXfO6",
          "sysuri" : "https://developer.arm.com/documentation/ddi0047/d/en",
          "systransactionid" : 864218,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176365960000,
          "topparentid" : 4876933,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586370284000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
          "concepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146697000,
          "permanentid" : "364c86702e19ef2cdcd58e29aaa3332e7cd0c399254ec58ec63142a0475f",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e16ec88295d1e18d35255",
          "transactionid" : 864218,
          "title" : "AMBA Interrupt Controller Data Sheet ",
          "products" : [ "AMBA" ],
          "date" : 1649146697000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0047:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146697521097805,
          "navigationhierarchiescontenttype" : "Datasheet",
          "size" : 1760,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0047/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146357164,
          "syssize" : 1760,
          "sysdate" : 1649146697000,
          "haslayout" : "1",
          "topparent" : "4876933",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4876933,
          "content_description" : "Datasheet providing key information for the AMBA Interrupt Controller.",
          "wordcount" : 136,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146697000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0047/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0047/d/?lang=en",
          "modified" : 1638963661000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146697521097805,
          "uri" : "https://developer.arm.com/documentation/ddi0047/d/en",
          "syscollection" : "default"
        },
        "Title" : "AMBA Interrupt Controller Data Sheet",
        "Uri" : "https://developer.arm.com/documentation/ddi0047/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0047/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0047/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0047/d/en",
        "Excerpt" : "AMBA Interrupt Controller Data Sheet Copyright 1995-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "AMBA Interrupt Controller Data Sheet Copyright 1995-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Hardware interface and signal description ",
        "document_number" : "ddi0047",
        "document_version" : "d",
        "content_type" : "Datasheet",
        "systopparent" : "4876933",
        "sysurihash" : "tV2PFpZUE2ZW1WeK",
        "urihash" : "tV2PFpZUE2ZW1WeK",
        "sysuri" : "https://developer.arm.com/documentation/ddi0047/d/en/amba-interrupt-controller-data-sheet/hardware-interface-and-signal-description",
        "systransactionid" : 864217,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176365960000,
        "topparentid" : 4876933,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586370284000,
        "sysconcepts" : "address bus ; peripherals ; APB ; accesses ; falling edge ; goes LOW ; IRQ ; IRQESource0 ; software triggered ; active HIGHsignals ; distinct phases ; Hardware interface ; Controllermodule ; remainvalid",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "attachmentparentid" : 4876933,
        "parentitem" : "5e8e16ec88295d1e18d35255",
        "concepts" : "address bus ; peripherals ; APB ; accesses ; falling edge ; goes LOW ; IRQ ; IRQESource0 ; software triggered ; active HIGHsignals ; distinct phases ; Hardware interface ; Controllermodule ; remainvalid",
        "documenttype" : "html",
        "isattachment" : "4876933",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146621000,
        "permanentid" : "1600dd157d1a2e3bfaba52b583f4b61cdb0318033fabeda40a29c869aa59",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e16ec88295d1e18d35259",
        "transactionid" : 864217,
        "title" : "Hardware interface and signal description ",
        "products" : [ "AMBA" ],
        "date" : 1649146621000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0047:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146621223702274,
        "sysisattachment" : "4876933",
        "navigationhierarchiescontenttype" : "Datasheet",
        "sysattachmentparentid" : 4876933,
        "size" : 2310,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0047/d/amba-interrupt-controller-data-sheet/hardware-interface-and-signal-description?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146357164,
        "syssize" : 2310,
        "sysdate" : 1649146621000,
        "haslayout" : "1",
        "topparent" : "4876933",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4876933,
        "content_description" : "Datasheet providing key information for the AMBA Interrupt Controller.",
        "wordcount" : 147,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146621000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0047/d/amba-interrupt-controller-data-sheet/hardware-interface-and-signal-description?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0047/d/amba-interrupt-controller-data-sheet/hardware-interface-and-signal-description?lang=en",
        "modified" : 1638963661000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146621223702274,
        "uri" : "https://developer.arm.com/documentation/ddi0047/d/en/amba-interrupt-controller-data-sheet/hardware-interface-and-signal-description",
        "syscollection" : "default"
      },
      "Title" : "Hardware interface and signal description",
      "Uri" : "https://developer.arm.com/documentation/ddi0047/d/en/amba-interrupt-controller-data-sheet/hardware-interface-and-signal-description",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0047/d/en/amba-interrupt-controller-data-sheet/hardware-interface-and-signal-description",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0047/d/amba-interrupt-controller-data-sheet/hardware-interface-and-signal-description?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0047/d/en/amba-interrupt-controller-data-sheet/hardware-interface-and-signal-description",
      "Excerpt" : "PSEL In APB Bridge When HIGH, this signal indicates that this module has beenselected by ... Figure 1.2. Interrupt control module APB write cycle Hardware interface and signal description ...",
      "FirstSentences" : "Hardware interface and signal description The Interrupt Controller module is connected to the APB bus. Table 1.1 shows the APB signals. Name Type Source\\/destination Description BCLK In - System ( ..."
    }, {
      "title" : "Interrupt controller",
      "uri" : "https://developer.arm.com/documentation/ddi0047/d/en/amba-interrupt-controller-data-sheet/interrupt-controller",
      "printableUri" : "https://developer.arm.com/documentation/ddi0047/d/en/amba-interrupt-controller-data-sheet/interrupt-controller",
      "clickUri" : "https://developer.arm.com/documentation/ddi0047/d/amba-interrupt-controller-data-sheet/interrupt-controller?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0047/d/en/amba-interrupt-controller-data-sheet/interrupt-controller",
      "excerpt" : "This can be extended up to 32 sources by altering the IRQSize constant and increasing the ... All interrupt source inputs must be active HIGH and level sensitive. ... Interrupt controller AMBA",
      "firstSentences" : "Interrupt controller The interrupt controller provides a simple software interface to the interrupt system. Certain interrupt bits are defined for the basic functionality required in any system, ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 100,
      "percentScore" : 22.501759,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "AMBA Interrupt Controller Data Sheet",
        "uri" : "https://developer.arm.com/documentation/ddi0047/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0047/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0047/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0047/d/en",
        "excerpt" : "AMBA Interrupt Controller Data Sheet Copyright 1995-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "AMBA Interrupt Controller Data Sheet Copyright 1995-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "AMBA Interrupt Controller Data Sheet ",
          "document_number" : "ddi0047",
          "document_version" : "d",
          "content_type" : "Datasheet",
          "systopparent" : "4876933",
          "sysurihash" : "ck5epQsqqkdPXfO6",
          "urihash" : "ck5epQsqqkdPXfO6",
          "sysuri" : "https://developer.arm.com/documentation/ddi0047/d/en",
          "systransactionid" : 864218,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176365960000,
          "topparentid" : 4876933,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586370284000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
          "concepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146697000,
          "permanentid" : "364c86702e19ef2cdcd58e29aaa3332e7cd0c399254ec58ec63142a0475f",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e16ec88295d1e18d35255",
          "transactionid" : 864218,
          "title" : "AMBA Interrupt Controller Data Sheet ",
          "products" : [ "AMBA" ],
          "date" : 1649146697000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0047:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146697521097805,
          "navigationhierarchiescontenttype" : "Datasheet",
          "size" : 1760,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0047/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146357164,
          "syssize" : 1760,
          "sysdate" : 1649146697000,
          "haslayout" : "1",
          "topparent" : "4876933",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4876933,
          "content_description" : "Datasheet providing key information for the AMBA Interrupt Controller.",
          "wordcount" : 136,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146697000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0047/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0047/d/?lang=en",
          "modified" : 1638963661000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146697521097805,
          "uri" : "https://developer.arm.com/documentation/ddi0047/d/en",
          "syscollection" : "default"
        },
        "Title" : "AMBA Interrupt Controller Data Sheet",
        "Uri" : "https://developer.arm.com/documentation/ddi0047/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0047/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0047/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0047/d/en",
        "Excerpt" : "AMBA Interrupt Controller Data Sheet Copyright 1995-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "AMBA Interrupt Controller Data Sheet Copyright 1995-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Interrupt controller ",
        "document_number" : "ddi0047",
        "document_version" : "d",
        "content_type" : "Datasheet",
        "systopparent" : "4876933",
        "sysurihash" : "RybeK9GRðKhgvð9X",
        "urihash" : "RybeK9GRðKhgvð9X",
        "sysuri" : "https://developer.arm.com/documentation/ddi0047/d/en/amba-interrupt-controller-data-sheet/interrupt-controller",
        "systransactionid" : 864217,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176365960000,
        "topparentid" : 4876933,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586370284000,
        "sysconcepts" : "controllers ; FIQ ; IRQ ; ARM system ; request ; latency ; functionality ; sensitivity ; priority scheme ; active HIGH ; communications channel ; IRQSize constant ; standard configuration ; maximum efficiency ; service routine ; counter-timers",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "attachmentparentid" : 4876933,
        "parentitem" : "5e8e16ec88295d1e18d35255",
        "concepts" : "controllers ; FIQ ; IRQ ; ARM system ; request ; latency ; functionality ; sensitivity ; priority scheme ; active HIGH ; communications channel ; IRQSize constant ; standard configuration ; maximum efficiency ; service routine ; counter-timers",
        "documenttype" : "html",
        "isattachment" : "4876933",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146625000,
        "permanentid" : "21aa256605f9ed17c4fa0971351be7cdf30625b13ac11a782e1a0a4e3c87",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e16ec88295d1e18d3525a",
        "transactionid" : 864217,
        "title" : "Interrupt controller ",
        "products" : [ "AMBA" ],
        "date" : 1649146625000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0047:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146625762929244,
        "sysisattachment" : "4876933",
        "navigationhierarchiescontenttype" : "Datasheet",
        "sysattachmentparentid" : 4876933,
        "size" : 2175,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0047/d/amba-interrupt-controller-data-sheet/interrupt-controller?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146357164,
        "syssize" : 2175,
        "sysdate" : 1649146625000,
        "haslayout" : "1",
        "topparent" : "4876933",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4876933,
        "content_description" : "Datasheet providing key information for the AMBA Interrupt Controller.",
        "wordcount" : 147,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146625000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0047/d/amba-interrupt-controller-data-sheet/interrupt-controller?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0047/d/amba-interrupt-controller-data-sheet/interrupt-controller?lang=en",
        "modified" : 1638963661000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146625762929244,
        "uri" : "https://developer.arm.com/documentation/ddi0047/d/en/amba-interrupt-controller-data-sheet/interrupt-controller",
        "syscollection" : "default"
      },
      "Title" : "Interrupt controller",
      "Uri" : "https://developer.arm.com/documentation/ddi0047/d/en/amba-interrupt-controller-data-sheet/interrupt-controller",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0047/d/en/amba-interrupt-controller-data-sheet/interrupt-controller",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0047/d/amba-interrupt-controller-data-sheet/interrupt-controller?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0047/d/en/amba-interrupt-controller-data-sheet/interrupt-controller",
      "Excerpt" : "This can be extended up to 32 sources by altering the IRQSize constant and increasing the ... All interrupt source inputs must be active HIGH and level sensitive. ... Interrupt controller AMBA",
      "FirstSentences" : "Interrupt controller The interrupt controller provides a simple software interface to the interrupt system. Certain interrupt bits are defined for the basic functionality required in any system, ..."
    } ],
    "totalNumberOfChildResults" : 11,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Interrupt controller register descriptions ",
      "document_number" : "ddi0047",
      "document_version" : "d",
      "content_type" : "Datasheet",
      "systopparent" : "4876933",
      "sysurihash" : "gXFixKY6myb6CxbZ",
      "urihash" : "gXFixKY6myb6CxbZ",
      "sysuri" : "https://developer.arm.com/documentation/ddi0047/d/en/amba-interrupt-controller-data-sheet/interrupt-controller-register-descriptions",
      "systransactionid" : 864219,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1176365960000,
      "topparentid" : 4876933,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586370284000,
      "sysconcepts" : "registers ; controllers ; IRQ ; masking ; request ; Raw ; Write-only ; reset",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
      "attachmentparentid" : 4876933,
      "parentitem" : "5e8e16ec88295d1e18d35255",
      "concepts" : "registers ; controllers ; IRQ ; masking ; request ; Raw ; Write-only ; reset",
      "documenttype" : "html",
      "isattachment" : "4876933",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649146721000,
      "permanentid" : "4cd8e9665b7476223846ded99b07202284152a46f6e281f06272e50d84ce",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e16ec88295d1e18d3525d",
      "transactionid" : 864219,
      "title" : "Interrupt controller register descriptions ",
      "products" : [ "AMBA" ],
      "date" : 1649146720000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0047:d:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649146720175290904,
      "sysisattachment" : "4876933",
      "navigationhierarchiescontenttype" : "Datasheet",
      "sysattachmentparentid" : 4876933,
      "size" : 2256,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0047/d/amba-interrupt-controller-data-sheet/interrupt-controller-register-descriptions?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649146357164,
      "syssize" : 2256,
      "sysdate" : 1649146720000,
      "haslayout" : "1",
      "topparent" : "4876933",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4876933,
      "content_description" : "Datasheet providing key information for the AMBA Interrupt Controller.",
      "wordcount" : 102,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
      "document_revision" : "d",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649146721000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0047/d/amba-interrupt-controller-data-sheet/interrupt-controller-register-descriptions?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0047/d/amba-interrupt-controller-data-sheet/interrupt-controller-register-descriptions?lang=en",
      "modified" : 1638963661000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649146720175290904,
      "uri" : "https://developer.arm.com/documentation/ddi0047/d/en/amba-interrupt-controller-data-sheet/interrupt-controller-register-descriptions",
      "syscollection" : "default"
    },
    "Title" : "Interrupt controller register descriptions",
    "Uri" : "https://developer.arm.com/documentation/ddi0047/d/en/amba-interrupt-controller-data-sheet/interrupt-controller-register-descriptions",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0047/d/en/amba-interrupt-controller-data-sheet/interrupt-controller-register-descriptions",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0047/d/amba-interrupt-controller-data-sheet/interrupt-controller-register-descriptions?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0047/d/en/amba-interrupt-controller-data-sheet/interrupt-controller-register-descriptions",
    "Excerpt" : "When writing to this register, each data bit that is HIGH causes the corresponding bit in the enable ... Bit 0 of this register is not used. Interrupt controller register descriptions AMBA",
    "FirstSentences" : "Interrupt controller register descriptions The following registers are provided for both FIQ and IRQ interrupt controllers: Enable Read-only. The enable register is used to mask the interrupt ..."
  }, {
    "title" : "Core Type Revision Identification Application Note 99",
    "uri" : "https://developer.arm.com/documentation/dai0099/c/en",
    "printableUri" : "https://developer.arm.com/documentation/dai0099/c/en",
    "clickUri" : "https://developer.arm.com/documentation/dai0099/c/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/dai0099/c/en",
    "excerpt" : "Core Type Revision Identification Application Note 99 This document is only available in ... Click Download to view. Core Type Revision Identification Application Note 99 CPU Architecture",
    "firstSentences" : "Core Type Revision Identification Application Note 99 This document is only available in a PDF version. Click Download to view. Core Type Revision Identification Application Note 99 CPU Architecture",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 100,
    "percentScore" : 22.501759,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Core Type Revision Identification Application Note 99",
      "uri" : "https://developer.arm.com/documentation/dai0099/c/en/pdf/DAI0099C_core_type_rev_id.pdf",
      "printableUri" : "https://developer.arm.com/documentation/dai0099/c/en/pdf/DAI0099C_core_type_rev_id.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5ed1094dca06a95ce53f8a9d",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dai0099/c/en/pdf/DAI0099C_core_type_rev_id.pdf",
      "excerpt" : "ARM web address http://www.arm.com ... ii ... Copyright © 2002, 2003. ARM Limited. All rights reserved. ... Table of Contents ... Application Note 99 ... ARM DAI 0099C ... 1 ... 2",
      "firstSentences" : "Application Note 99 Core Type & Revision Identification Document number: ARM DAI 0099C Issued: November 2003 Copyright ARM Limited 2002, 2003 Copyright © 2002, 2003. ARM Limited. All rights reserved.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 100,
      "percentScore" : 22.501759,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Core Type Revision Identification Application Note 99",
        "uri" : "https://developer.arm.com/documentation/dai0099/c/en",
        "printableUri" : "https://developer.arm.com/documentation/dai0099/c/en",
        "clickUri" : "https://developer.arm.com/documentation/dai0099/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dai0099/c/en",
        "excerpt" : "Core Type Revision Identification Application Note 99 This document is only available in ... Click Download to view. Core Type Revision Identification Application Note 99 CPU Architecture",
        "firstSentences" : "Core Type Revision Identification Application Note 99 This document is only available in a PDF version. Click Download to view. Core Type Revision Identification Application Note 99 CPU Architecture",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Core Type Revision Identification Application Note 99 ",
          "document_number" : "dai0099",
          "document_version" : "c",
          "content_type" : "appNote",
          "systopparent" : "5022676",
          "sysurihash" : "riT3MtyHYR6Qfxlñ",
          "urihash" : "riT3MtyHYR6Qfxlñ",
          "sysuri" : "https://developer.arm.com/documentation/dai0099/c/en",
          "systransactionid" : 861216,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 0.0,
          "published" : 1168390861000,
          "topparentid" : 5022676,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1590757709000,
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753" ],
          "documenttype" : "html",
          "contentformat" : "PDFOnly",
          "sysindexeddate" : 1648715495000,
          "permanentid" : "d1f079710869547d12071f32e633ab59528be291feb3375995351741e45b",
          "syslanguage" : [ "English" ],
          "itemid" : "5ed1094dca06a95ce53f8a94",
          "transactionid" : 861216,
          "title" : "Core Type Revision Identification Application Note 99 ",
          "products" : [ "CPU Architecture" ],
          "date" : 1648715495000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dai0099:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715495609777910,
          "navigationhierarchiescontenttype" : "Application Note",
          "size" : 198,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dai0099/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715492300,
          "syssize" : 198,
          "sysdate" : 1648715495000,
          "haslayout" : "1",
          "topparent" : "5022676",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5022676,
          "content_description" : "This application note, together with the appropriate Technical Reference Manual (TRM), describes CP15 Register 0, core TAP ID settings, and ways of implementing separate SoC identification numbers. ",
          "wordcount" : 22,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715495000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dai0099/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dai0099/c/?lang=en",
          "modified" : 1638377080000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715495609777910,
          "uri" : "https://developer.arm.com/documentation/dai0099/c/en",
          "syscollection" : "default"
        },
        "Title" : "Core Type Revision Identification Application Note 99",
        "Uri" : "https://developer.arm.com/documentation/dai0099/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dai0099/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/dai0099/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dai0099/c/en",
        "Excerpt" : "Core Type Revision Identification Application Note 99 This document is only available in ... Click Download to view. Core Type Revision Identification Application Note 99 CPU Architecture",
        "FirstSentences" : "Core Type Revision Identification Application Note 99 This document is only available in a PDF version. Click Download to view. Core Type Revision Identification Application Note 99 CPU Architecture"
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Core Type Revision Identification Application Note 99 ",
        "document_number" : "dai0099",
        "document_version" : "c",
        "content_type" : "appNote",
        "systopparent" : "5022676",
        "sysauthor" : "jrhodes",
        "sysurihash" : "BbC1MelMRNeH7Iji",
        "urihash" : "BbC1MelMRNeH7Iji",
        "sysuri" : "https://developer.arm.com/documentation/dai0099/c/en/pdf/DAI0099C_core_type_rev_id.pdf",
        "systransactionid" : 861216,
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1168390861000,
        "topparentid" : 5022676,
        "numberofpages" : 11,
        "sysconcepts" : "ARM cores ; CP15 ; registers ; documentation ; implementations ; JTAG ; TAPID ; ARM7TDMI ; allocation ; coprocessor ; capability ; partners ; Multi-ICE ; TAP controller ; scan ; ASIC designer",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753" ],
        "attachmentparentid" : 5022676,
        "parentitem" : "5ed1094dca06a95ce53f8a94",
        "concepts" : "ARM cores ; CP15 ; registers ; documentation ; implementations ; JTAG ; TAPID ; ARM7TDMI ; allocation ; coprocessor ; capability ; partners ; Multi-ICE ; TAP controller ; scan ; ASIC designer",
        "documenttype" : "pdf",
        "isattachment" : "5022676",
        "sysindexeddate" : 1648715496000,
        "permanentid" : "2ecf7539f117dd8de4756fff2314e57a4c9fbb91bf76543de0b4b7917bf1",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed1094dca06a95ce53f8a9d",
        "transactionid" : 861216,
        "title" : "Core Type Revision Identification Application Note 99 ",
        "date" : 1648715496000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dai0099:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715496153404277,
        "sysisattachment" : "5022676",
        "navigationhierarchiescontenttype" : "Application Note",
        "sysattachmentparentid" : 5022676,
        "size" : 200563,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5ed1094dca06a95ce53f8a9d",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715493313,
        "syssize" : 200563,
        "sysdate" : 1648715496000,
        "topparent" : "5022676",
        "author" : "jrhodes",
        "label_version" : "1.0",
        "systopparentid" : 5022676,
        "content_description" : "This application note, together with the appropriate Technical Reference Manual (TRM), describes CP15 Register 0, core TAP ID settings, and ways of implementing separate SoC identification numbers. ",
        "wordcount" : 638,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715496000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5ed1094dca06a95ce53f8a9d",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715496153404277,
        "uri" : "https://developer.arm.com/documentation/dai0099/c/en/pdf/DAI0099C_core_type_rev_id.pdf",
        "syscollection" : "default"
      },
      "Title" : "Core Type Revision Identification Application Note 99",
      "Uri" : "https://developer.arm.com/documentation/dai0099/c/en/pdf/DAI0099C_core_type_rev_id.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/dai0099/c/en/pdf/DAI0099C_core_type_rev_id.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5ed1094dca06a95ce53f8a9d",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dai0099/c/en/pdf/DAI0099C_core_type_rev_id.pdf",
      "Excerpt" : "ARM web address http://www.arm.com ... ii ... Copyright © 2002, 2003. ARM Limited. All rights reserved. ... Table of Contents ... Application Note 99 ... ARM DAI 0099C ... 1 ... 2",
      "FirstSentences" : "Application Note 99 Core Type & Revision Identification Document number: ARM DAI 0099C Issued: November 2003 Copyright ARM Limited 2002, 2003 Copyright © 2002, 2003. ARM Limited. All rights reserved."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Core Type Revision Identification Application Note 99 ",
      "document_number" : "dai0099",
      "document_version" : "c",
      "content_type" : "appNote",
      "systopparent" : "5022676",
      "sysurihash" : "riT3MtyHYR6Qfxlñ",
      "urihash" : "riT3MtyHYR6Qfxlñ",
      "sysuri" : "https://developer.arm.com/documentation/dai0099/c/en",
      "systransactionid" : 861216,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.0,
      "published" : 1168390861000,
      "topparentid" : 5022676,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1590757709000,
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753" ],
      "documenttype" : "html",
      "contentformat" : "PDFOnly",
      "sysindexeddate" : 1648715495000,
      "permanentid" : "d1f079710869547d12071f32e633ab59528be291feb3375995351741e45b",
      "syslanguage" : [ "English" ],
      "itemid" : "5ed1094dca06a95ce53f8a94",
      "transactionid" : 861216,
      "title" : "Core Type Revision Identification Application Note 99 ",
      "products" : [ "CPU Architecture" ],
      "date" : 1648715495000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "dai0099:c:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715495609777910,
      "navigationhierarchiescontenttype" : "Application Note",
      "size" : 198,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/dai0099/c/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715492300,
      "syssize" : 198,
      "sysdate" : 1648715495000,
      "haslayout" : "1",
      "topparent" : "5022676",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5022676,
      "content_description" : "This application note, together with the appropriate Technical Reference Manual (TRM), describes CP15 Register 0, core TAP ID settings, and ways of implementing separate SoC identification numbers. ",
      "wordcount" : 22,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture" ],
      "document_revision" : "c",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715495000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/dai0099/c/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/dai0099/c/?lang=en",
      "modified" : 1638377080000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715495609777910,
      "uri" : "https://developer.arm.com/documentation/dai0099/c/en",
      "syscollection" : "default"
    },
    "Title" : "Core Type Revision Identification Application Note 99",
    "Uri" : "https://developer.arm.com/documentation/dai0099/c/en",
    "PrintableUri" : "https://developer.arm.com/documentation/dai0099/c/en",
    "ClickUri" : "https://developer.arm.com/documentation/dai0099/c/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/dai0099/c/en",
    "Excerpt" : "Core Type Revision Identification Application Note 99 This document is only available in ... Click Download to view. Core Type Revision Identification Application Note 99 CPU Architecture",
    "FirstSentences" : "Core Type Revision Identification Application Note 99 This document is only available in a PDF version. Click Download to view. Core Type Revision Identification Application Note 99 CPU Architecture"
  }, {
    "title" : "AXI-AHB Bridges (BP137) Errata Notice",
    "uri" : "https://developer.arm.com/documentation/ebp137/a/en",
    "printableUri" : "https://developer.arm.com/documentation/ebp137/a/en",
    "clickUri" : "https://developer.arm.com/documentation/ebp137/a/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ebp137/a/en",
    "excerpt" : "AXI-AHB Bridges (BP137) Errata Notice This document is only available in a PDF version. Click Download to view.",
    "firstSentences" : "AXI-AHB Bridges (BP137) Errata Notice This document is only available in a PDF version. Click Download to view. AXI-AHB Bridges (BP137) Errata Notice AXI",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 100,
    "percentScore" : 22.501759,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "AXI-AHB Bridges (BP137) Errata Notice",
      "uri" : "https://developer.arm.com/documentation/ebp137/a/en/pdf/BP137-DC-11001-r0p1-00rel0_Errata.pdf",
      "printableUri" : "https://developer.arm.com/documentation/ebp137/a/en/pdf/BP137-DC-11001-r0p1-00rel0_Errata.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5ed12388ca06a95ce53f9097",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ebp137/a/en/pdf/BP137-DC-11001-r0p1-00rel0_Errata.pdf",
      "excerpt" : "The document title ... A concise explanation of your comments ... BP137-DC-11001 ... Non Confidential ... © Copyright ARM Limited 2005. All rights reserved. Page 3 of 16 ... 347897:",
      "firstSentences" : "Date of Issue: 05 Oct 2005 ARM Errata Notice AXI-AHB Bridges (BP137) Document Revision 2.0 ARM Infrastructure PrimeCell AXI-AHB Bridges (BP137) Errata Notice This document contains all errata ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 100,
      "percentScore" : 22.501759,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "AXI-AHB Bridges (BP137) Errata Notice",
        "uri" : "https://developer.arm.com/documentation/ebp137/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ebp137/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ebp137/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ebp137/a/en",
        "excerpt" : "AXI-AHB Bridges (BP137) Errata Notice This document is only available in a PDF version. Click Download to view.",
        "firstSentences" : "AXI-AHB Bridges (BP137) Errata Notice This document is only available in a PDF version. Click Download to view. AXI-AHB Bridges (BP137) Errata Notice AXI",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "AXI-AHB Bridges (BP137) Errata Notice ",
          "document_number" : "ebp137",
          "document_version" : "a",
          "content_type" : "Product Errata Notice",
          "systopparent" : "4947977",
          "sysurihash" : "aiBFBW9lFTbAu4J3",
          "urihash" : "aiBFBW9lFTbAu4J3",
          "sysuri" : "https://developer.arm.com/documentation/ebp137/a/en",
          "systransactionid" : 864209,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 0.0,
          "published" : 1168390861000,
          "topparentid" : 4947977,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1590764424000,
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|61fbee4864f5eb34d83f5be5" ],
          "documenttype" : "html",
          "contentformat" : "PDFOnly",
          "sysindexeddate" : 1649146181000,
          "permanentid" : "3c24551c7dbfba8de3ce8e7f72d2b4981e70427fe1d68781171b0d680719",
          "syslanguage" : [ "English" ],
          "itemid" : "5ed12388ca06a95ce53f9095",
          "transactionid" : 864209,
          "title" : "AXI-AHB Bridges (BP137) Errata Notice ",
          "products" : [ "AXI" ],
          "date" : 1649146181000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ebp137:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146181254135447,
          "navigationhierarchiescontenttype" : "Product Errata Notice",
          "size" : 153,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ebp137/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649145852658,
          "syssize" : 153,
          "sysdate" : 1649146181000,
          "haslayout" : "1",
          "topparent" : "4947977",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4947977,
          "content_description" : "This document contains all errata known at the date of issue in releases up to and including revision r0p1 of AXIToAHB.",
          "wordcount" : 19,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AXI" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AXI" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146181000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ebp137/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ebp137/a/?lang=en",
          "modified" : 1642435967000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146181254135447,
          "uri" : "https://developer.arm.com/documentation/ebp137/a/en",
          "syscollection" : "default"
        },
        "Title" : "AXI-AHB Bridges (BP137) Errata Notice",
        "Uri" : "https://developer.arm.com/documentation/ebp137/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ebp137/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ebp137/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ebp137/a/en",
        "Excerpt" : "AXI-AHB Bridges (BP137) Errata Notice This document is only available in a PDF version. Click Download to view.",
        "FirstSentences" : "AXI-AHB Bridges (BP137) Errata Notice This document is only available in a PDF version. Click Download to view. AXI-AHB Bridges (BP137) Errata Notice AXI"
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "AXI-AHB Bridges (BP137) Errata Notice ",
        "document_number" : "ebp137",
        "document_version" : "a",
        "content_type" : "Product Errata Notice",
        "systopparent" : "4947977",
        "sysurihash" : "B5pñTkCt4QðCkL4B",
        "urihash" : "B5pñTkCt4QðCkL4B",
        "sysuri" : "https://developer.arm.com/documentation/ebp137/a/en/pdf/BP137-DC-11001-r0p1-00rel0_Errata.pdf",
        "systransactionid" : 864209,
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1168390861000,
        "topparentid" : 4947977,
        "numberofpages" : 16,
        "sysconcepts" : "AHB ; Design Manual ; HTRANS output ; bursts ; AXI ; transactions ; transfers ; timing path ; master port ; TrustZone security ; majority of applications ; implications ; workaround ; AxiToAhbLiteMOVL",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|61fbee4864f5eb34d83f5be5" ],
        "attachmentparentid" : 4947977,
        "parentitem" : "5ed12388ca06a95ce53f9095",
        "concepts" : "AHB ; Design Manual ; HTRANS output ; bursts ; AXI ; transactions ; transfers ; timing path ; master port ; TrustZone security ; majority of applications ; implications ; workaround ; AxiToAhbLiteMOVL",
        "documenttype" : "pdf",
        "isattachment" : "4947977",
        "sysindexeddate" : 1649146184000,
        "permanentid" : "16856bb7579472c254daba689bb34a89c831997ceeb7d8be81e18c4c34e5",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed12388ca06a95ce53f9097",
        "transactionid" : 864209,
        "title" : "AXI-AHB Bridges (BP137) Errata Notice ",
        "date" : 1649146184000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ebp137:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146184948282406,
        "sysisattachment" : "4947977",
        "navigationhierarchiescontenttype" : "Product Errata Notice",
        "sysattachmentparentid" : 4947977,
        "size" : 51531,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5ed12388ca06a95ce53f9097",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145853570,
        "syssize" : 51531,
        "sysdate" : 1649146184000,
        "topparent" : "4947977",
        "label_version" : "r0p1",
        "systopparentid" : 4947977,
        "content_description" : "This document contains all errata known at the date of issue in releases up to and including revision r0p1 of AXIToAHB.",
        "wordcount" : 569,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AXI" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AXI" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146184000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5ed12388ca06a95ce53f9097",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146184948282406,
        "uri" : "https://developer.arm.com/documentation/ebp137/a/en/pdf/BP137-DC-11001-r0p1-00rel0_Errata.pdf",
        "syscollection" : "default"
      },
      "Title" : "AXI-AHB Bridges (BP137) Errata Notice",
      "Uri" : "https://developer.arm.com/documentation/ebp137/a/en/pdf/BP137-DC-11001-r0p1-00rel0_Errata.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/ebp137/a/en/pdf/BP137-DC-11001-r0p1-00rel0_Errata.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5ed12388ca06a95ce53f9097",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ebp137/a/en/pdf/BP137-DC-11001-r0p1-00rel0_Errata.pdf",
      "Excerpt" : "The document title ... A concise explanation of your comments ... BP137-DC-11001 ... Non Confidential ... © Copyright ARM Limited 2005. All rights reserved. Page 3 of 16 ... 347897:",
      "FirstSentences" : "Date of Issue: 05 Oct 2005 ARM Errata Notice AXI-AHB Bridges (BP137) Document Revision 2.0 ARM Infrastructure PrimeCell AXI-AHB Bridges (BP137) Errata Notice This document contains all errata ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "AXI-AHB Bridges (BP137) Errata Notice ",
      "document_number" : "ebp137",
      "document_version" : "a",
      "content_type" : "Product Errata Notice",
      "systopparent" : "4947977",
      "sysurihash" : "aiBFBW9lFTbAu4J3",
      "urihash" : "aiBFBW9lFTbAu4J3",
      "sysuri" : "https://developer.arm.com/documentation/ebp137/a/en",
      "systransactionid" : 864209,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.0,
      "published" : 1168390861000,
      "topparentid" : 4947977,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1590764424000,
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|61fbee4864f5eb34d83f5be5" ],
      "documenttype" : "html",
      "contentformat" : "PDFOnly",
      "sysindexeddate" : 1649146181000,
      "permanentid" : "3c24551c7dbfba8de3ce8e7f72d2b4981e70427fe1d68781171b0d680719",
      "syslanguage" : [ "English" ],
      "itemid" : "5ed12388ca06a95ce53f9095",
      "transactionid" : 864209,
      "title" : "AXI-AHB Bridges (BP137) Errata Notice ",
      "products" : [ "AXI" ],
      "date" : 1649146181000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ebp137:a:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649146181254135447,
      "navigationhierarchiescontenttype" : "Product Errata Notice",
      "size" : 153,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ebp137/a/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649145852658,
      "syssize" : 153,
      "sysdate" : 1649146181000,
      "haslayout" : "1",
      "topparent" : "4947977",
      "label_version" : "r0p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4947977,
      "content_description" : "This document contains all errata known at the date of issue in releases up to and including revision r0p1 of AXIToAHB.",
      "wordcount" : 19,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AXI" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AXI" ],
      "document_revision" : "a",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649146181000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ebp137/a/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ebp137/a/?lang=en",
      "modified" : 1642435967000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649146181254135447,
      "uri" : "https://developer.arm.com/documentation/ebp137/a/en",
      "syscollection" : "default"
    },
    "Title" : "AXI-AHB Bridges (BP137) Errata Notice",
    "Uri" : "https://developer.arm.com/documentation/ebp137/a/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ebp137/a/en",
    "ClickUri" : "https://developer.arm.com/documentation/ebp137/a/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ebp137/a/en",
    "Excerpt" : "AXI-AHB Bridges (BP137) Errata Notice This document is only available in a PDF version. Click Download to view.",
    "FirstSentences" : "AXI-AHB Bridges (BP137) Errata Notice This document is only available in a PDF version. Click Download to view. AXI-AHB Bridges (BP137) Errata Notice AXI"
  }, {
    "title" : "What AXI response value should be given to a non-secure access to a secure address location?",
    "uri" : "https://developer.arm.com/documentation/ka001351/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka001351/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka001351/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka001351/1-0/en",
    "excerpt" : "KBA Article ID: KA001351 Applies To: AMBA Documentation Set Confidentiality: Customer non-confidential ... If the slave is performing the security check, then a non-secure access to a secure ...",
    "firstSentences" : "KBA Article ID: KA001351 Applies To: AMBA Documentation Set Confidentiality: Customer non-confidential Answer In the interconnect, if a non-secure transaction address is decoded as being destined ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 100,
    "percentScore" : 22.501759,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "What AXI response value should be given to a non-secure access to a secure address location? ",
      "document_number" : "ka001351",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "3849110",
      "sysurihash" : "LVvo82iYEpfXñe6K",
      "urihash" : "LVvo82iYEpfXñe6K",
      "sysuri" : "https://developer.arm.com/documentation/ka001351/1-0/en",
      "systransactionid" : 861216,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1597410096000,
      "topparentid" : 3849110,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1597410183000,
      "sysconcepts" : "non-secure access ; security ; response ; slave ; bus error ; Customer non-confidential ; Set Confidentiality ; Article ID",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2769", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5eec73ece24a5e02d07b2769", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2769", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5fa2b1a98e527a03a85ed0be", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fa2b1a98e527a03a85ed0be", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e18e527a03a85ed237", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e2cd74e712c4497230", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e38e527a03a85ed238", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e4cd74e712c4497231", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5fbba0e4cd74e712c4497231", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fbba0e68e527a03a85ed239", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fbba0e7cd74e712c4497232", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fbba0e88e527a03a85ed23a", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0eacd74e712c4497233", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0eb8e527a03a85ed23b", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0ec8e527a03a85ed23c", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0edcd74e712c4497234" ],
      "concepts" : "non-secure access ; security ; response ; slave ; bus error ; Customer non-confidential ; Set Confidentiality ; Article ID",
      "documenttype" : "html",
      "sysindexeddate" : 1648715493000,
      "permanentid" : "0b8a61731fd1e5104d1ff8b505add4865ef4f2d1e6103a08eced72f44b07",
      "syslanguage" : [ "English" ],
      "itemid" : "5f368b8760a93e65927c7956",
      "transactionid" : 861216,
      "title" : "What AXI response value should be given to a non-secure access to a secure address location? ",
      "products" : [ "AR500" ],
      "date" : 1648715493000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka001351:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715493249201999,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 665,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka001351/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715471688,
      "syssize" : 665,
      "sysdate" : 1648715493000,
      "haslayout" : "1",
      "topparent" : "3849110",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3849110,
      "wordcount" : 64,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA", "Architectures|System Architecture|AMBA|AMBA 2", "Architecture|AMBA Specifications|AMBA 2", "System IP|AMBA|AMBA 2", "Architecture|AMBA Specifications|AXI4-Stream", "System IP|AMBA|AMBA 4|AXI4-Stream", "System IP|AMBA|AMBA 5|AXI 5", "System IP|AMBA|AMBA 5|AHB 5", "System IP|AMBA|AMBA 5|ACE 5", "System IP|AMBA|AMBA 5|CHI", "Architectures|System Architecture|AMBA|CHI", "System IP|AMBA|AMBA 4|AXI 4", "System IP|AMBA|AMBA 4|ACE 4", "System IP|AMBA|AMBA 4|APB 4", "System IP|AMBA|AMBA 3|AXI 3", "System IP|AMBA|AMBA 3|ATB", "System IP|AMBA|AMBA 3|AHB-Lite", "System IP|AMBA|AMBA 3|APB 3" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 5", "Architectures|System Architecture|AMBA|AMBA 4", "Architectures|System Architecture|AMBA|AMBA 3", "Architectures|System Architecture|AMBA|AMBA 2", "Architectures|System Architecture|AMBA|CHI" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715493000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka001351/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka001351/1-0/?lang=en",
      "modified" : 1597410183000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715493249201999,
      "uri" : "https://developer.arm.com/documentation/ka001351/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "What AXI response value should be given to a non-secure access to a secure address location?",
    "Uri" : "https://developer.arm.com/documentation/ka001351/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka001351/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka001351/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka001351/1-0/en",
    "Excerpt" : "KBA Article ID: KA001351 Applies To: AMBA Documentation Set Confidentiality: Customer non-confidential ... If the slave is performing the security check, then a non-secure access to a secure ...",
    "FirstSentences" : "KBA Article ID: KA001351 Applies To: AMBA Documentation Set Confidentiality: Customer non-confidential Answer In the interconnect, if a non-secure transaction address is decoded as being destined ..."
  }, {
    "title" : "ATB Upsizer (TM924) Errata Notice",
    "uri" : "https://developer.arm.com/documentation/genc008157/0000/en",
    "printableUri" : "https://developer.arm.com/documentation/genc008157/0000/en",
    "clickUri" : "https://developer.arm.com/documentation/genc008157/0000/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/genc008157/0000/en",
    "excerpt" : "ATB Upsizer (TM924) Errata Notice This document is only available in a PDF version. Click Download to view. ATB Upsizer (TM924) Errata Notice AMBA",
    "firstSentences" : "ATB Upsizer (TM924) Errata Notice This document is only available in a PDF version. Click Download to view. ATB Upsizer (TM924) Errata Notice AMBA",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 100,
    "percentScore" : 22.501759,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "ATB Upsizer (TM924) Errata Notice",
      "uri" : "https://developer.arm.com/documentation/genc008157/0000/en/pdf/CoreSight_ATB_Upsizer_Errata.pdf",
      "printableUri" : "https://developer.arm.com/documentation/genc008157/0000/en/pdf/CoreSight_ATB_Upsizer_Errata.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5ed0fe27ca06a95ce53f84ea",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/genc008157/0000/en/pdf/CoreSight_ATB_Upsizer_Errata.pdf",
      "excerpt" : "Page 3 of 10 Date of Issue: 04-Jun-2007 ... ERRATA- CATEGORY 1 ... ERRATA- DOCUMENTATION There are no Errata in this Category ... GENC-008157 v1.0 ... ARM Errata Notice Non Confidential ... 9",
      "firstSentences" : "Date of Issue: 04-Jun-2007 ... ARM Errata Notice ATB Upsizer (TM924) Document Revision 1.0 ARM CoreSight TM ATB Upsizer (TM924) Errata Notice This document contains all errata known at the date of ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 100,
      "percentScore" : 22.501759,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ATB Upsizer (TM924) Errata Notice",
        "uri" : "https://developer.arm.com/documentation/genc008157/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/genc008157/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/genc008157/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/genc008157/0000/en",
        "excerpt" : "ATB Upsizer (TM924) Errata Notice This document is only available in a PDF version. Click Download to view. ATB Upsizer (TM924) Errata Notice AMBA",
        "firstSentences" : "ATB Upsizer (TM924) Errata Notice This document is only available in a PDF version. Click Download to view. ATB Upsizer (TM924) Errata Notice AMBA",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ATB Upsizer (TM924) Errata Notice ",
          "document_number" : "genc008157",
          "document_version" : "0000",
          "content_type" : "Product Errata Notice",
          "systopparent" : "3686865",
          "sysurihash" : "xug5tReiQOKvODz7",
          "urihash" : "xug5tReiQOKvODz7",
          "sysuri" : "https://developer.arm.com/documentation/genc008157/0000/en",
          "systransactionid" : 863778,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 0.25,
          "published" : 1168390861000,
          "topparentid" : 3686865,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1590754855000,
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
          "documenttype" : "html",
          "contentformat" : "PDFOnly",
          "sysindexeddate" : 1649085594000,
          "permanentid" : "f259eb710b3d7559f32c92232bff9a076bab10c8f1bc385e653b10b41f57",
          "syslanguage" : [ "English" ],
          "itemid" : "5ed0fe27ca06a95ce53f84e8",
          "transactionid" : 863778,
          "title" : "ATB Upsizer (TM924) Errata Notice ",
          "products" : [ "AMBA" ],
          "date" : 1649085594000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "genc008157:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085594254616212,
          "navigationhierarchiescontenttype" : "Product Errata Notice",
          "size" : 146,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/genc008157/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649085432461,
          "syssize" : 146,
          "sysdate" : 1649085594000,
          "haslayout" : "1",
          "topparent" : "3686865",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3686865,
          "content_description" : "This document contains all errata known at the date of issue in supported releases up to and including r0p0 of CoreSight ATB Upsizer.",
          "wordcount" : 19,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085594000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/genc008157/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/genc008157/0000/?lang=en",
          "modified" : 1642581571000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085594254616212,
          "uri" : "https://developer.arm.com/documentation/genc008157/0000/en",
          "syscollection" : "default"
        },
        "Title" : "ATB Upsizer (TM924) Errata Notice",
        "Uri" : "https://developer.arm.com/documentation/genc008157/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/genc008157/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/genc008157/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/genc008157/0000/en",
        "Excerpt" : "ATB Upsizer (TM924) Errata Notice This document is only available in a PDF version. Click Download to view. ATB Upsizer (TM924) Errata Notice AMBA",
        "FirstSentences" : "ATB Upsizer (TM924) Errata Notice This document is only available in a PDF version. Click Download to view. ATB Upsizer (TM924) Errata Notice AMBA"
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ATB Upsizer (TM924) Errata Notice ",
        "document_number" : "genc008157",
        "document_version" : "0000",
        "content_type" : "Product Errata Notice",
        "systopparent" : "3686865",
        "sysauthor" : "leehew01",
        "sysurihash" : "OuJð35uo6LFsð9BQ",
        "urihash" : "OuJð35uo6LFsð9BQ",
        "sysuri" : "https://developer.arm.com/documentation/genc008157/0000/en/pdf/CoreSight_ATB_Upsizer_Errata.pdf",
        "systransactionid" : 863778,
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1168390861000,
        "topparentid" : 3686865,
        "numberofpages" : 10,
        "sysconcepts" : "majority of applications ; levels of severity ; comments ; ARM ; errata ; specified features ; General suggestion ; concise explanation ; supplier giving ; warranties implied ; continuous developments ; copyright holder ; material form ; proprietary notice",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "attachmentparentid" : 3686865,
        "parentitem" : "5ed0fe27ca06a95ce53f84e8",
        "concepts" : "majority of applications ; levels of severity ; comments ; ARM ; errata ; specified features ; General suggestion ; concise explanation ; supplier giving ; warranties implied ; continuous developments ; copyright holder ; material form ; proprietary notice",
        "documenttype" : "pdf",
        "isattachment" : "3686865",
        "sysindexeddate" : 1649085592000,
        "permanentid" : "35767977c25f696631babf13ab8b32126cc761b9e8faf576b0ab685fb601",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed0fe27ca06a95ce53f84ea",
        "transactionid" : 863778,
        "title" : "ATB Upsizer (TM924) Errata Notice ",
        "date" : 1649085592000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "genc008157:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085592178376009,
        "sysisattachment" : "3686865",
        "navigationhierarchiescontenttype" : "Product Errata Notice",
        "sysattachmentparentid" : 3686865,
        "size" : 47202,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5ed0fe27ca06a95ce53f84ea",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085433606,
        "syssize" : 47202,
        "sysdate" : 1649085592000,
        "topparent" : "3686865",
        "author" : "leehew01",
        "label_version" : "r0p0",
        "systopparentid" : 3686865,
        "content_description" : "This document contains all errata known at the date of issue in supported releases up to and including r0p0 of CoreSight ATB Upsizer.",
        "wordcount" : 235,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085592000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5ed0fe27ca06a95ce53f84ea",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085592178376009,
        "uri" : "https://developer.arm.com/documentation/genc008157/0000/en/pdf/CoreSight_ATB_Upsizer_Errata.pdf",
        "syscollection" : "default"
      },
      "Title" : "ATB Upsizer (TM924) Errata Notice",
      "Uri" : "https://developer.arm.com/documentation/genc008157/0000/en/pdf/CoreSight_ATB_Upsizer_Errata.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/genc008157/0000/en/pdf/CoreSight_ATB_Upsizer_Errata.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5ed0fe27ca06a95ce53f84ea",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/genc008157/0000/en/pdf/CoreSight_ATB_Upsizer_Errata.pdf",
      "Excerpt" : "Page 3 of 10 Date of Issue: 04-Jun-2007 ... ERRATA- CATEGORY 1 ... ERRATA- DOCUMENTATION There are no Errata in this Category ... GENC-008157 v1.0 ... ARM Errata Notice Non Confidential ... 9",
      "FirstSentences" : "Date of Issue: 04-Jun-2007 ... ARM Errata Notice ATB Upsizer (TM924) Document Revision 1.0 ARM CoreSight TM ATB Upsizer (TM924) Errata Notice This document contains all errata known at the date of ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "ATB Upsizer (TM924) Errata Notice ",
      "document_number" : "genc008157",
      "document_version" : "0000",
      "content_type" : "Product Errata Notice",
      "systopparent" : "3686865",
      "sysurihash" : "xug5tReiQOKvODz7",
      "urihash" : "xug5tReiQOKvODz7",
      "sysuri" : "https://developer.arm.com/documentation/genc008157/0000/en",
      "systransactionid" : 863778,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1168390861000,
      "topparentid" : 3686865,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1590754855000,
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
      "documenttype" : "html",
      "contentformat" : "PDFOnly",
      "sysindexeddate" : 1649085594000,
      "permanentid" : "f259eb710b3d7559f32c92232bff9a076bab10c8f1bc385e653b10b41f57",
      "syslanguage" : [ "English" ],
      "itemid" : "5ed0fe27ca06a95ce53f84e8",
      "transactionid" : 863778,
      "title" : "ATB Upsizer (TM924) Errata Notice ",
      "products" : [ "AMBA" ],
      "date" : 1649085594000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "genc008157:0000:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649085594254616212,
      "navigationhierarchiescontenttype" : "Product Errata Notice",
      "size" : 146,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/genc008157/0000/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649085432461,
      "syssize" : 146,
      "sysdate" : 1649085594000,
      "haslayout" : "1",
      "topparent" : "3686865",
      "label_version" : "r0p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3686865,
      "content_description" : "This document contains all errata known at the date of issue in supported releases up to and including r0p0 of CoreSight ATB Upsizer.",
      "wordcount" : 19,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
      "document_revision" : "a",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649085594000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/genc008157/0000/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/genc008157/0000/?lang=en",
      "modified" : 1642581571000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649085594254616212,
      "uri" : "https://developer.arm.com/documentation/genc008157/0000/en",
      "syscollection" : "default"
    },
    "Title" : "ATB Upsizer (TM924) Errata Notice",
    "Uri" : "https://developer.arm.com/documentation/genc008157/0000/en",
    "PrintableUri" : "https://developer.arm.com/documentation/genc008157/0000/en",
    "ClickUri" : "https://developer.arm.com/documentation/genc008157/0000/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/genc008157/0000/en",
    "Excerpt" : "ATB Upsizer (TM924) Errata Notice This document is only available in a PDF version. Click Download to view. ATB Upsizer (TM924) Errata Notice AMBA",
    "FirstSentences" : "ATB Upsizer (TM924) Errata Notice This document is only available in a PDF version. Click Download to view. ATB Upsizer (TM924) Errata Notice AMBA"
  }, {
    "title" : "PrimeCell Infrastructure AMBA 3 AXI TrustZone Memory Adapter (BP141) Revision: r0p0 Technical Overview",
    "uri" : "https://developer.arm.com/documentation/dto0017/a/en/pdf/DTO0017_primecell_infrastructure_amba3_systems_ip_axi_tz_memory_adapter_bp141_to.pdf",
    "printableUri" : "https://developer.arm.com/documentation/dto0017/a/en/pdf/DTO0017_primecell_infrastructure_amba3_systems_ip_axi_tz_memory_adapter_bp141_to.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5f02efa1dbdee951c1cd61e7",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/dto0017/a/en/pdf/DTO0017_primecell_infrastructure_amba3_systems_ip_axi_tz_memory_adapter_bp141_to.pdf",
    "excerpt" : "All rights reserved. ... Product status ... The information in this document is for an final product, that is a developed product ... Web address ... ARM DTO 0017A ... http://www.arm.com ... 2",
    "firstSentences" : "PrimeCell Infrastructure AMBA 3 AXI TrustZone Memory Adapter (BP141) Revision: r0p0 Technical Overview ARM DTO 0017A This technical overview describes the functionality of the PrimeCell ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 100,
    "percentScore" : 22.501759,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "PrimeCell Infrastructure AMBA 3 AXI TrustZone Memory Adapter (BP141) Revision: r0p0 Technical Overview",
      "uri" : "https://developer.arm.com/documentation/dto0017/a/en",
      "printableUri" : "https://developer.arm.com/documentation/dto0017/a/en",
      "clickUri" : "https://developer.arm.com/documentation/dto0017/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dto0017/a/en",
      "excerpt" : "PrimeCell Infrastructure AMBA 3 AXI TrustZone Memory Adapter (BP141) Revision: r0p0 Technical Overview This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "PrimeCell Infrastructure AMBA 3 AXI TrustZone Memory Adapter (BP141) Revision: r0p0 Technical Overview This document is only available in a PDF version. Click Download to view. PrimeCell ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "PrimeCell Infrastructure AMBA 3 AXI TrustZone Memory Adapter (BP141) Revision: r0p0 Technical Overview ",
        "document_number" : "dto0017",
        "document_version" : "a",
        "content_type" : "Technical Overview",
        "systopparent" : "5023768",
        "sysurihash" : "6wðjyBEmFeOEgrbY",
        "urihash" : "6wðjyBEmFeOEgrbY",
        "sysuri" : "https://developer.arm.com/documentation/dto0017/a/en",
        "systransactionid" : 863778,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1594027746000,
        "topparentid" : 5023768,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594027937000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5eec73ece24a5e02d07b2767", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649085581000,
        "permanentid" : "80d2ae6c6f72b051d903c9e71875bc60c65165ddf680893d43f9007cbf00",
        "syslanguage" : [ "English" ],
        "itemid" : "5f02efa1dbdee951c1cd61e5",
        "transactionid" : 863778,
        "title" : "PrimeCell Infrastructure AMBA 3 AXI TrustZone Memory Adapter (BP141) Revision: r0p0 Technical Overview ",
        "products" : [ "AMBA 3" ],
        "date" : 1649085579000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dto0017:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085579976462241,
        "navigationhierarchiescontenttype" : "Technical Overview",
        "size" : 286,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dto0017/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085545340,
        "syssize" : 286,
        "sysdate" : 1649085579000,
        "haslayout" : "1",
        "topparent" : "5023768",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5023768,
        "content_description" : "This Technical Overview describes the functionality of the PrimeCell Infrastructure AMBA 3 AXI TrustZone Memory Adapter (TZMA).",
        "wordcount" : 26,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AMBA 3", "Architecture|AMBA Specifications|AMBA 3", "System IP|AMBA|AMBA 3" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 3" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085581000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dto0017/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dto0017/a/?lang=en",
        "modified" : 1640097302000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085579976462241,
        "uri" : "https://developer.arm.com/documentation/dto0017/a/en",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell Infrastructure AMBA 3 AXI TrustZone Memory Adapter (BP141) Revision: r0p0 Technical Overview",
      "Uri" : "https://developer.arm.com/documentation/dto0017/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dto0017/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/dto0017/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dto0017/a/en",
      "Excerpt" : "PrimeCell Infrastructure AMBA 3 AXI TrustZone Memory Adapter (BP141) Revision: r0p0 Technical Overview This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "PrimeCell Infrastructure AMBA 3 AXI TrustZone Memory Adapter (BP141) Revision: r0p0 Technical Overview This document is only available in a PDF version. Click Download to view. PrimeCell ..."
    },
    "childResults" : [ {
      "title" : "PrimeCell Infrastructure AMBA 3 AXI TrustZone Memory Adapter (BP141) Revision: r0p0 Technical Overview",
      "uri" : "https://developer.arm.com/documentation/dto0017/a/en",
      "printableUri" : "https://developer.arm.com/documentation/dto0017/a/en",
      "clickUri" : "https://developer.arm.com/documentation/dto0017/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dto0017/a/en",
      "excerpt" : "PrimeCell Infrastructure AMBA 3 AXI TrustZone Memory Adapter (BP141) Revision: r0p0 Technical Overview This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "PrimeCell Infrastructure AMBA 3 AXI TrustZone Memory Adapter (BP141) Revision: r0p0 Technical Overview This document is only available in a PDF version. Click Download to view. PrimeCell ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 100,
      "percentScore" : 22.501759,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "PrimeCell Infrastructure AMBA 3 AXI TrustZone Memory Adapter (BP141) Revision: r0p0 Technical Overview ",
        "document_number" : "dto0017",
        "document_version" : "a",
        "content_type" : "Technical Overview",
        "systopparent" : "5023768",
        "sysurihash" : "6wðjyBEmFeOEgrbY",
        "urihash" : "6wðjyBEmFeOEgrbY",
        "sysuri" : "https://developer.arm.com/documentation/dto0017/a/en",
        "systransactionid" : 863778,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1594027746000,
        "topparentid" : 5023768,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594027937000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5eec73ece24a5e02d07b2767", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649085581000,
        "permanentid" : "80d2ae6c6f72b051d903c9e71875bc60c65165ddf680893d43f9007cbf00",
        "syslanguage" : [ "English" ],
        "itemid" : "5f02efa1dbdee951c1cd61e5",
        "transactionid" : 863778,
        "title" : "PrimeCell Infrastructure AMBA 3 AXI TrustZone Memory Adapter (BP141) Revision: r0p0 Technical Overview ",
        "products" : [ "AMBA 3" ],
        "date" : 1649085579000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dto0017:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085579976462241,
        "navigationhierarchiescontenttype" : "Technical Overview",
        "size" : 286,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dto0017/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085545340,
        "syssize" : 286,
        "sysdate" : 1649085579000,
        "haslayout" : "1",
        "topparent" : "5023768",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5023768,
        "content_description" : "This Technical Overview describes the functionality of the PrimeCell Infrastructure AMBA 3 AXI TrustZone Memory Adapter (TZMA).",
        "wordcount" : 26,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AMBA 3", "Architecture|AMBA Specifications|AMBA 3", "System IP|AMBA|AMBA 3" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 3" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085581000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dto0017/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dto0017/a/?lang=en",
        "modified" : 1640097302000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085579976462241,
        "uri" : "https://developer.arm.com/documentation/dto0017/a/en",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell Infrastructure AMBA 3 AXI TrustZone Memory Adapter (BP141) Revision: r0p0 Technical Overview",
      "Uri" : "https://developer.arm.com/documentation/dto0017/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dto0017/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/dto0017/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dto0017/a/en",
      "Excerpt" : "PrimeCell Infrastructure AMBA 3 AXI TrustZone Memory Adapter (BP141) Revision: r0p0 Technical Overview This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "PrimeCell Infrastructure AMBA 3 AXI TrustZone Memory Adapter (BP141) Revision: r0p0 Technical Overview This document is only available in a PDF version. Click Download to view. PrimeCell ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "PrimeCell Infrastructure AMBA 3 AXI TrustZone Memory Adapter (BP141) Revision: r0p0 Technical Overview ",
      "document_number" : "dto0017",
      "document_version" : "a",
      "content_type" : "Technical Overview",
      "systopparent" : "5023768",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "bRKuHñCDVDBVbrWW",
      "urihash" : "bRKuHñCDVDBVbrWW",
      "sysuri" : "https://developer.arm.com/documentation/dto0017/a/en/pdf/DTO0017_primecell_infrastructure_amba3_systems_ip_axi_tz_memory_adapter_bp141_to.pdf",
      "systransactionid" : 863778,
      "copyright" : "Copyright © 2006 ARM Limited. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1594027746000,
      "topparentid" : 5023768,
      "numberofpages" : 12,
      "sysconcepts" : "signals ; ARM Limited ; transactions ; configuration inputs ; master interface ; addressed memory ; AXI ; TZMA ; gate counts ; clock cycle ; active read ; functional block ; DECERR response ; secure region ; SoC design ; non-secure",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5eec73ece24a5e02d07b2767", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767" ],
      "attachmentparentid" : 5023768,
      "parentitem" : "5f02efa1dbdee951c1cd61e5",
      "concepts" : "signals ; ARM Limited ; transactions ; configuration inputs ; master interface ; addressed memory ; AXI ; TZMA ; gate counts ; clock cycle ; active read ; functional block ; DECERR response ; secure region ; SoC design ; non-secure",
      "documenttype" : "pdf",
      "isattachment" : "5023768",
      "sysindexeddate" : 1649085582000,
      "permanentid" : "c9b8b6249dd7c1198a5bc68c24239df116c0925012178072a78271e7b835",
      "syslanguage" : [ "English" ],
      "itemid" : "5f02efa1dbdee951c1cd61e7",
      "transactionid" : 863778,
      "title" : "PrimeCell Infrastructure AMBA 3 AXI TrustZone Memory Adapter (BP141) Revision: r0p0 Technical Overview ",
      "date" : 1649085582000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "dto0017:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649085582378410924,
      "sysisattachment" : "5023768",
      "navigationhierarchiescontenttype" : "Technical Overview",
      "sysattachmentparentid" : 5023768,
      "size" : 112861,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5f02efa1dbdee951c1cd61e7",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649085546385,
      "syssize" : 112861,
      "sysdate" : 1649085582000,
      "topparent" : "5023768",
      "author" : "ARM Limited",
      "label_version" : "r0p0",
      "systopparentid" : 5023768,
      "content_description" : "This Technical Overview describes the functionality of the PrimeCell Infrastructure AMBA 3 AXI TrustZone Memory Adapter (TZMA).",
      "wordcount" : 537,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AMBA 3", "Architecture|AMBA Specifications|AMBA 3", "System IP|AMBA|AMBA 3" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 3" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649085582000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5f02efa1dbdee951c1cd61e7",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649085582378410924,
      "uri" : "https://developer.arm.com/documentation/dto0017/a/en/pdf/DTO0017_primecell_infrastructure_amba3_systems_ip_axi_tz_memory_adapter_bp141_to.pdf",
      "syscollection" : "default"
    },
    "Title" : "PrimeCell Infrastructure AMBA 3 AXI TrustZone Memory Adapter (BP141) Revision: r0p0 Technical Overview",
    "Uri" : "https://developer.arm.com/documentation/dto0017/a/en/pdf/DTO0017_primecell_infrastructure_amba3_systems_ip_axi_tz_memory_adapter_bp141_to.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/dto0017/a/en/pdf/DTO0017_primecell_infrastructure_amba3_systems_ip_axi_tz_memory_adapter_bp141_to.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5f02efa1dbdee951c1cd61e7",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/dto0017/a/en/pdf/DTO0017_primecell_infrastructure_amba3_systems_ip_axi_tz_memory_adapter_bp141_to.pdf",
    "Excerpt" : "All rights reserved. ... Product status ... The information in this document is for an final product, that is a developed product ... Web address ... ARM DTO 0017A ... http://www.arm.com ... 2",
    "FirstSentences" : "PrimeCell Infrastructure AMBA 3 AXI TrustZone Memory Adapter (BP141) Revision: r0p0 Technical Overview ARM DTO 0017A This technical overview describes the functionality of the PrimeCell ..."
  }, {
    "title" : "Functionality",
    "uri" : "https://developer.arm.com/documentation/ddi0083/a/en/amba-ieee1284-parallel-port-interface-data-sheet/functional-description/functionality",
    "printableUri" : "https://developer.arm.com/documentation/ddi0083/a/en/amba-ieee1284-parallel-port-interface-data-sheet/functional-description/functionality",
    "clickUri" : "https://developer.arm.com/documentation/ddi0083/a/amba-ieee1284-parallel-port-interface-data-sheet/functional-description/functionality?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0083/a/en/amba-ieee1284-parallel-port-interface-data-sheet/functional-description/functionality",
    "excerpt" : "Functionality Figure 1.1 shows a block diagram of the IEEE Interface. ... IEEE interface block diagram The negotiation Monitor State Machine monitors IEEE Bus signal ... Functionality AMBA",
    "firstSentences" : "Functionality Figure 1.1 shows a block diagram of the IEEE Interface. Figure 1.1. IEEE interface block diagram The negotiation Monitor State Machine monitors IEEE Bus signal events, either ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 100,
    "percentScore" : 22.501759,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "AMBA IEEE1284 Parallel Port Interface Data Sheet",
      "uri" : "https://developer.arm.com/documentation/ddi0083/a/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0083/a/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0083/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0083/a/en",
      "excerpt" : "AMBA IEEE1284 Parallel Port Interface Data Sheet Copyright 1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "AMBA IEEE1284 Parallel Port Interface Data Sheet Copyright 1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "AMBA IEEE1284 Parallel Port Interface Data Sheet ",
        "document_number" : "ddi0083",
        "document_version" : "a",
        "content_type" : "Datasheet",
        "systopparent" : "4876992",
        "sysurihash" : "3zR0pHKvOkjctNð7",
        "urihash" : "3zR0pHKvOkjctNð7",
        "sysuri" : "https://developer.arm.com/documentation/ddi0083/a/en",
        "systransactionid" : 863754,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1199375468000,
        "topparentid" : 4876992,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586371459000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084394000,
        "permanentid" : "d36827f8caf17887af4a24f2f6dcc19cd6a644b1ca706ef01538fe8052af",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1b83fd977155116a4388",
        "transactionid" : 863754,
        "title" : "AMBA IEEE1284 Parallel Port Interface Data Sheet ",
        "products" : [ "AMBA" ],
        "date" : 1649084394000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0083:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084394226665752,
        "navigationhierarchiescontenttype" : "Datasheet",
        "size" : 1805,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0083/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084290330,
        "syssize" : 1805,
        "sysdate" : 1649084394000,
        "haslayout" : "1",
        "topparent" : "4876992",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4876992,
        "content_description" : "Datasheet providing key information for the AMBA IEEE1284 Parallel Port Interface.",
        "wordcount" : 136,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084394000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0083/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0083/a/?lang=en",
        "modified" : 1638964298000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084394226665752,
        "uri" : "https://developer.arm.com/documentation/ddi0083/a/en",
        "syscollection" : "default"
      },
      "Title" : "AMBA IEEE1284 Parallel Port Interface Data Sheet",
      "Uri" : "https://developer.arm.com/documentation/ddi0083/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0083/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0083/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0083/a/en",
      "Excerpt" : "AMBA IEEE1284 Parallel Port Interface Data Sheet Copyright 1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "AMBA IEEE1284 Parallel Port Interface Data Sheet Copyright 1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "FIFO transfers",
      "uri" : "https://developer.arm.com/documentation/ddi0083/a/en/amba-ieee1284-parallel-port-interface-data-sheet/functional-description/fifo-transfers",
      "printableUri" : "https://developer.arm.com/documentation/ddi0083/a/en/amba-ieee1284-parallel-port-interface-data-sheet/functional-description/fifo-transfers",
      "clickUri" : "https://developer.arm.com/documentation/ddi0083/a/amba-ieee1284-parallel-port-interface-data-sheet/functional-description/fifo-transfers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0083/a/en/amba-ieee1284-parallel-port-interface-data-sheet/functional-description/fifo-transfers",
      "excerpt" : "FIFO transfers Data access through FIFO is supported in all the data transfer modes supported by the ... The FIFO interface block provides FIFO access in both forward and reverse directions.",
      "firstSentences" : "FIFO transfers Data access through FIFO is supported in all the data transfer modes supported by the IEEE1284 Interface. The FIFO interface block provides FIFO access in both forward and reverse ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 100,
      "percentScore" : 22.501759,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "AMBA IEEE1284 Parallel Port Interface Data Sheet",
        "uri" : "https://developer.arm.com/documentation/ddi0083/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0083/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0083/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0083/a/en",
        "excerpt" : "AMBA IEEE1284 Parallel Port Interface Data Sheet Copyright 1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "AMBA IEEE1284 Parallel Port Interface Data Sheet Copyright 1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "AMBA IEEE1284 Parallel Port Interface Data Sheet ",
          "document_number" : "ddi0083",
          "document_version" : "a",
          "content_type" : "Datasheet",
          "systopparent" : "4876992",
          "sysurihash" : "3zR0pHKvOkjctNð7",
          "urihash" : "3zR0pHKvOkjctNð7",
          "sysuri" : "https://developer.arm.com/documentation/ddi0083/a/en",
          "systransactionid" : 863754,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1199375468000,
          "topparentid" : 4876992,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586371459000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084394000,
          "permanentid" : "d36827f8caf17887af4a24f2f6dcc19cd6a644b1ca706ef01538fe8052af",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1b83fd977155116a4388",
          "transactionid" : 863754,
          "title" : "AMBA IEEE1284 Parallel Port Interface Data Sheet ",
          "products" : [ "AMBA" ],
          "date" : 1649084394000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0083:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084394226665752,
          "navigationhierarchiescontenttype" : "Datasheet",
          "size" : 1805,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0083/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084290330,
          "syssize" : 1805,
          "sysdate" : 1649084394000,
          "haslayout" : "1",
          "topparent" : "4876992",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4876992,
          "content_description" : "Datasheet providing key information for the AMBA IEEE1284 Parallel Port Interface.",
          "wordcount" : 136,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084394000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0083/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0083/a/?lang=en",
          "modified" : 1638964298000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084394226665752,
          "uri" : "https://developer.arm.com/documentation/ddi0083/a/en",
          "syscollection" : "default"
        },
        "Title" : "AMBA IEEE1284 Parallel Port Interface Data Sheet",
        "Uri" : "https://developer.arm.com/documentation/ddi0083/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0083/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0083/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0083/a/en",
        "Excerpt" : "AMBA IEEE1284 Parallel Port Interface Data Sheet Copyright 1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "AMBA IEEE1284 Parallel Port Interface Data Sheet Copyright 1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "FIFO transfers ",
        "document_number" : "ddi0083",
        "document_version" : "a",
        "content_type" : "Datasheet",
        "systopparent" : "4876992",
        "sysurihash" : "rbHfQoO03ftHKT4j",
        "urihash" : "rbHfQoO03ftHKT4j",
        "sysuri" : "https://developer.arm.com/documentation/ddi0083/a/en/amba-ieee1284-parallel-port-interface-data-sheet/functional-description/fifo-transfers",
        "systransactionid" : 861290,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1199375468000,
        "topparentid" : 4876992,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586371459000,
        "sysconcepts" : "FIFO ; reverse directions ; IEEE1284 interface ; Requests ; fill ; transfers ; CPU",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "attachmentparentid" : 4876992,
        "parentitem" : "5e8e1b83fd977155116a4388",
        "concepts" : "FIFO ; reverse directions ; IEEE1284 interface ; Requests ; fill ; transfers ; CPU",
        "documenttype" : "html",
        "isattachment" : "4876992",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719110000,
        "permanentid" : "a261f81019b4840569443db367be6ade74a9d5792500863816275f3bd287",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1b83fd977155116a4398",
        "transactionid" : 861290,
        "title" : "FIFO transfers ",
        "products" : [ "AMBA" ],
        "date" : 1648719110000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0083:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719110375470332,
        "sysisattachment" : "4876992",
        "navigationhierarchiescontenttype" : "Datasheet",
        "sysattachmentparentid" : 4876992,
        "size" : 874,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0083/a/amba-ieee1284-parallel-port-interface-data-sheet/functional-description/fifo-transfers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719092943,
        "syssize" : 874,
        "sysdate" : 1648719110000,
        "haslayout" : "1",
        "topparent" : "4876992",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4876992,
        "content_description" : "Datasheet providing key information for the AMBA IEEE1284 Parallel Port Interface.",
        "wordcount" : 71,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719110000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0083/a/amba-ieee1284-parallel-port-interface-data-sheet/functional-description/fifo-transfers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0083/a/amba-ieee1284-parallel-port-interface-data-sheet/functional-description/fifo-transfers?lang=en",
        "modified" : 1638964298000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719110375470332,
        "uri" : "https://developer.arm.com/documentation/ddi0083/a/en/amba-ieee1284-parallel-port-interface-data-sheet/functional-description/fifo-transfers",
        "syscollection" : "default"
      },
      "Title" : "FIFO transfers",
      "Uri" : "https://developer.arm.com/documentation/ddi0083/a/en/amba-ieee1284-parallel-port-interface-data-sheet/functional-description/fifo-transfers",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0083/a/en/amba-ieee1284-parallel-port-interface-data-sheet/functional-description/fifo-transfers",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0083/a/amba-ieee1284-parallel-port-interface-data-sheet/functional-description/fifo-transfers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0083/a/en/amba-ieee1284-parallel-port-interface-data-sheet/functional-description/fifo-transfers",
      "Excerpt" : "FIFO transfers Data access through FIFO is supported in all the data transfer modes supported by the ... The FIFO interface block provides FIFO access in both forward and reverse directions.",
      "FirstSentences" : "FIFO transfers Data access through FIFO is supported in all the data transfer modes supported by the IEEE1284 Interface. The FIFO interface block provides FIFO access in both forward and reverse ..."
    }, {
      "title" : "IntStatus Register",
      "uri" : "https://developer.arm.com/documentation/ddi0083/a/en/amba-ieee1284-parallel-port-interface-data-sheet/programmer-s-model/intstatus-register",
      "printableUri" : "https://developer.arm.com/documentation/ddi0083/a/en/amba-ieee1284-parallel-port-interface-data-sheet/programmer-s-model/intstatus-register",
      "clickUri" : "https://developer.arm.com/documentation/ddi0083/a/amba-ieee1284-parallel-port-interface-data-sheet/programmer-s-model/intstatus-register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0083/a/en/amba-ieee1284-parallel-port-interface-data-sheet/programmer-s-model/intstatus-register",
      "excerpt" : "IntStatus Register This is a 9-bit register containing the status of all inputs and ... Figure 1.7. IntStatus Register bit coding Bits Name Function 31:9 - Reserved 8 IntReqDat Active HIGH ...",
      "firstSentences" : "IntStatus Register This is a 9-bit register containing the status of all inputs and outputs of the IEEE1284 port at the time of reading the register. Figure 1.7. IntStatus Register bit coding Bits ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 100,
      "percentScore" : 22.501759,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "AMBA IEEE1284 Parallel Port Interface Data Sheet",
        "uri" : "https://developer.arm.com/documentation/ddi0083/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0083/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0083/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0083/a/en",
        "excerpt" : "AMBA IEEE1284 Parallel Port Interface Data Sheet Copyright 1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "AMBA IEEE1284 Parallel Port Interface Data Sheet Copyright 1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "AMBA IEEE1284 Parallel Port Interface Data Sheet ",
          "document_number" : "ddi0083",
          "document_version" : "a",
          "content_type" : "Datasheet",
          "systopparent" : "4876992",
          "sysurihash" : "3zR0pHKvOkjctNð7",
          "urihash" : "3zR0pHKvOkjctNð7",
          "sysuri" : "https://developer.arm.com/documentation/ddi0083/a/en",
          "systransactionid" : 863754,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1199375468000,
          "topparentid" : 4876992,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586371459000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084394000,
          "permanentid" : "d36827f8caf17887af4a24f2f6dcc19cd6a644b1ca706ef01538fe8052af",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1b83fd977155116a4388",
          "transactionid" : 863754,
          "title" : "AMBA IEEE1284 Parallel Port Interface Data Sheet ",
          "products" : [ "AMBA" ],
          "date" : 1649084394000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0083:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084394226665752,
          "navigationhierarchiescontenttype" : "Datasheet",
          "size" : 1805,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0083/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084290330,
          "syssize" : 1805,
          "sysdate" : 1649084394000,
          "haslayout" : "1",
          "topparent" : "4876992",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4876992,
          "content_description" : "Datasheet providing key information for the AMBA IEEE1284 Parallel Port Interface.",
          "wordcount" : 136,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084394000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0083/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0083/a/?lang=en",
          "modified" : 1638964298000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084394226665752,
          "uri" : "https://developer.arm.com/documentation/ddi0083/a/en",
          "syscollection" : "default"
        },
        "Title" : "AMBA IEEE1284 Parallel Port Interface Data Sheet",
        "Uri" : "https://developer.arm.com/documentation/ddi0083/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0083/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0083/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0083/a/en",
        "Excerpt" : "AMBA IEEE1284 Parallel Port Interface Data Sheet Copyright 1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "AMBA IEEE1284 Parallel Port Interface Data Sheet Copyright 1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "IntStatus Register ",
        "document_number" : "ddi0083",
        "document_version" : "a",
        "content_type" : "Datasheet",
        "systopparent" : "4876992",
        "sysurihash" : "3pDðiCmbeCIRAsFg",
        "urihash" : "3pDðiCmbeCIRAsFg",
        "sysuri" : "https://developer.arm.com/documentation/ddi0083/a/en/amba-ieee1284-parallel-port-interface-data-sheet/programmer-s-model/intstatus-register",
        "systransactionid" : 861290,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1199375468000,
        "topparentid" : 4876992,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586371459000,
        "sysconcepts" : "HIGH signal ; register ; FIFOs ; IntStatus ; reverse ; host-driven handshake ; changing state ; EPP mode ; IEEE1284 port",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "attachmentparentid" : 4876992,
        "parentitem" : "5e8e1b83fd977155116a4388",
        "concepts" : "HIGH signal ; register ; FIFOs ; IntStatus ; reverse ; host-driven handshake ; changing state ; EPP mode ; IEEE1284 port",
        "documenttype" : "html",
        "isattachment" : "4876992",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719109000,
        "permanentid" : "5e021f84d273c3b3534367b01b6d9b8c27eaba07410c6ba8ef70c50ae9fb",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1b83fd977155116a439f",
        "transactionid" : 861290,
        "title" : "IntStatus Register ",
        "products" : [ "AMBA" ],
        "date" : 1648719109000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0083:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719109764672482,
        "sysisattachment" : "4876992",
        "navigationhierarchiescontenttype" : "Datasheet",
        "sysattachmentparentid" : 4876992,
        "size" : 1181,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0083/a/amba-ieee1284-parallel-port-interface-data-sheet/programmer-s-model/intstatus-register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719092923,
        "syssize" : 1181,
        "sysdate" : 1648719109000,
        "haslayout" : "1",
        "topparent" : "4876992",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4876992,
        "content_description" : "Datasheet providing key information for the AMBA IEEE1284 Parallel Port Interface.",
        "wordcount" : 90,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719109000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0083/a/amba-ieee1284-parallel-port-interface-data-sheet/programmer-s-model/intstatus-register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0083/a/amba-ieee1284-parallel-port-interface-data-sheet/programmer-s-model/intstatus-register?lang=en",
        "modified" : 1638964298000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719109764672482,
        "uri" : "https://developer.arm.com/documentation/ddi0083/a/en/amba-ieee1284-parallel-port-interface-data-sheet/programmer-s-model/intstatus-register",
        "syscollection" : "default"
      },
      "Title" : "IntStatus Register",
      "Uri" : "https://developer.arm.com/documentation/ddi0083/a/en/amba-ieee1284-parallel-port-interface-data-sheet/programmer-s-model/intstatus-register",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0083/a/en/amba-ieee1284-parallel-port-interface-data-sheet/programmer-s-model/intstatus-register",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0083/a/amba-ieee1284-parallel-port-interface-data-sheet/programmer-s-model/intstatus-register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0083/a/en/amba-ieee1284-parallel-port-interface-data-sheet/programmer-s-model/intstatus-register",
      "Excerpt" : "IntStatus Register This is a 9-bit register containing the status of all inputs and ... Figure 1.7. IntStatus Register bit coding Bits Name Function 31:9 - Reserved 8 IntReqDat Active HIGH ...",
      "FirstSentences" : "IntStatus Register This is a 9-bit register containing the status of all inputs and outputs of the IEEE1284 port at the time of reading the register. Figure 1.7. IntStatus Register bit coding Bits ..."
    }, {
      "title" : "Data Register",
      "uri" : "https://developer.arm.com/documentation/ddi0083/a/en/amba-ieee1284-parallel-port-interface-data-sheet/programmer-s-model/data-register",
      "printableUri" : "https://developer.arm.com/documentation/ddi0083/a/en/amba-ieee1284-parallel-port-interface-data-sheet/programmer-s-model/data-register",
      "clickUri" : "https://developer.arm.com/documentation/ddi0083/a/amba-ieee1284-parallel-port-interface-data-sheet/programmer-s-model/data-register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0083/a/en/amba-ieee1284-parallel-port-interface-data-sheet/programmer-s-model/data-register",
      "excerpt" : "Data Register This is a 32-bit register containing data relating to forward FIFO ... Figure 1.4. Data Register bit coding Bits Name Function 31 C Byte Count: 0 - only byte 1 valid 1 - ...",
      "firstSentences" : "Data Register This is a 32-bit register containing data relating to forward FIFO transfers used for AMBA access. Figure 1.4. Data Register bit coding Bits Name Function 31 C Byte Count: 0 - only ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 100,
      "percentScore" : 22.501759,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "AMBA IEEE1284 Parallel Port Interface Data Sheet",
        "uri" : "https://developer.arm.com/documentation/ddi0083/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0083/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0083/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0083/a/en",
        "excerpt" : "AMBA IEEE1284 Parallel Port Interface Data Sheet Copyright 1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "AMBA IEEE1284 Parallel Port Interface Data Sheet Copyright 1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "AMBA IEEE1284 Parallel Port Interface Data Sheet ",
          "document_number" : "ddi0083",
          "document_version" : "a",
          "content_type" : "Datasheet",
          "systopparent" : "4876992",
          "sysurihash" : "3zR0pHKvOkjctNð7",
          "urihash" : "3zR0pHKvOkjctNð7",
          "sysuri" : "https://developer.arm.com/documentation/ddi0083/a/en",
          "systransactionid" : 863754,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1199375468000,
          "topparentid" : 4876992,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586371459000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084394000,
          "permanentid" : "d36827f8caf17887af4a24f2f6dcc19cd6a644b1ca706ef01538fe8052af",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1b83fd977155116a4388",
          "transactionid" : 863754,
          "title" : "AMBA IEEE1284 Parallel Port Interface Data Sheet ",
          "products" : [ "AMBA" ],
          "date" : 1649084394000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0083:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084394226665752,
          "navigationhierarchiescontenttype" : "Datasheet",
          "size" : 1805,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0083/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084290330,
          "syssize" : 1805,
          "sysdate" : 1649084394000,
          "haslayout" : "1",
          "topparent" : "4876992",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4876992,
          "content_description" : "Datasheet providing key information for the AMBA IEEE1284 Parallel Port Interface.",
          "wordcount" : 136,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084394000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0083/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0083/a/?lang=en",
          "modified" : 1638964298000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084394226665752,
          "uri" : "https://developer.arm.com/documentation/ddi0083/a/en",
          "syscollection" : "default"
        },
        "Title" : "AMBA IEEE1284 Parallel Port Interface Data Sheet",
        "Uri" : "https://developer.arm.com/documentation/ddi0083/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0083/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0083/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0083/a/en",
        "Excerpt" : "AMBA IEEE1284 Parallel Port Interface Data Sheet Copyright 1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "AMBA IEEE1284 Parallel Port Interface Data Sheet Copyright 1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Data Register ",
        "document_number" : "ddi0083",
        "document_version" : "a",
        "content_type" : "Datasheet",
        "systopparent" : "4876992",
        "sysurihash" : "ctUñAEð9COlvJvFK",
        "urihash" : "ctUñAEð9COlvJvFK",
        "sysuri" : "https://developer.arm.com/documentation/ddi0083/a/en/amba-ieee1284-parallel-port-interface-data-sheet/programmer-s-model/data-register",
        "systransactionid" : 861290,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1199375468000,
        "topparentid" : 4876992,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586371459000,
        "sysconcepts" : "register ; AMBA access ; FIFO transfers ; Count ; coding",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "attachmentparentid" : 4876992,
        "parentitem" : "5e8e1b83fd977155116a4388",
        "concepts" : "register ; AMBA access ; FIFO transfers ; Count ; coding",
        "documenttype" : "html",
        "isattachment" : "4876992",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719109000,
        "permanentid" : "8fe38c1b1d3c0525d3c1dee789e9fac7dfa06f5fa97ebfae3b107ae45cc8",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1b83fd977155116a439c",
        "transactionid" : 861290,
        "title" : "Data Register ",
        "products" : [ "AMBA" ],
        "date" : 1648719109000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0083:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719109689259852,
        "sysisattachment" : "4876992",
        "navigationhierarchiescontenttype" : "Datasheet",
        "sysattachmentparentid" : 4876992,
        "size" : 318,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0083/a/amba-ieee1284-parallel-port-interface-data-sheet/programmer-s-model/data-register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719092923,
        "syssize" : 318,
        "sysdate" : 1648719109000,
        "haslayout" : "1",
        "topparent" : "4876992",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4876992,
        "content_description" : "Datasheet providing key information for the AMBA IEEE1284 Parallel Port Interface.",
        "wordcount" : 42,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719109000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0083/a/amba-ieee1284-parallel-port-interface-data-sheet/programmer-s-model/data-register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0083/a/amba-ieee1284-parallel-port-interface-data-sheet/programmer-s-model/data-register?lang=en",
        "modified" : 1638964298000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719109689259852,
        "uri" : "https://developer.arm.com/documentation/ddi0083/a/en/amba-ieee1284-parallel-port-interface-data-sheet/programmer-s-model/data-register",
        "syscollection" : "default"
      },
      "Title" : "Data Register",
      "Uri" : "https://developer.arm.com/documentation/ddi0083/a/en/amba-ieee1284-parallel-port-interface-data-sheet/programmer-s-model/data-register",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0083/a/en/amba-ieee1284-parallel-port-interface-data-sheet/programmer-s-model/data-register",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0083/a/amba-ieee1284-parallel-port-interface-data-sheet/programmer-s-model/data-register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0083/a/en/amba-ieee1284-parallel-port-interface-data-sheet/programmer-s-model/data-register",
      "Excerpt" : "Data Register This is a 32-bit register containing data relating to forward FIFO ... Figure 1.4. Data Register bit coding Bits Name Function 31 C Byte Count: 0 - only byte 1 valid 1 - ...",
      "FirstSentences" : "Data Register This is a 32-bit register containing data relating to forward FIFO transfers used for AMBA access. Figure 1.4. Data Register bit coding Bits Name Function 31 C Byte Count: 0 - only ..."
    } ],
    "totalNumberOfChildResults" : 35,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Functionality ",
      "document_number" : "ddi0083",
      "document_version" : "a",
      "content_type" : "Datasheet",
      "systopparent" : "4876992",
      "sysurihash" : "gQPGd5W5GQLLr6z2",
      "urihash" : "gQPGd5W5GQLLr6z2",
      "sysuri" : "https://developer.arm.com/documentation/ddi0083/a/en/amba-ieee1284-parallel-port-interface-data-sheet/functional-description/functionality",
      "systransactionid" : 861290,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1199375468000,
      "topparentid" : 4876992,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586371459000,
      "sysconcepts" : "data transfer ; IEEE modes ; Monitor State Machine ; AMBA bus ; block diagram ; responses ; Requests ; handshake ; time-out transactions ; safety mechanism ; multi-purpose timer ; Functionality",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
      "attachmentparentid" : 4876992,
      "parentitem" : "5e8e1b83fd977155116a4388",
      "concepts" : "data transfer ; IEEE modes ; Monitor State Machine ; AMBA bus ; block diagram ; responses ; Requests ; handshake ; time-out transactions ; safety mechanism ; multi-purpose timer ; Functionality",
      "documenttype" : "html",
      "isattachment" : "4876992",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648719110000,
      "permanentid" : "b50b3ac0fcaba9e132d3d9896e885107f6979151d4f9d15047dcc2e6a084",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e1b83fd977155116a4395",
      "transactionid" : 861290,
      "title" : "Functionality ",
      "products" : [ "AMBA" ],
      "date" : 1648719110000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0083:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648719110591036075,
      "sysisattachment" : "4876992",
      "navigationhierarchiescontenttype" : "Datasheet",
      "sysattachmentparentid" : 4876992,
      "size" : 1316,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0083/a/amba-ieee1284-parallel-port-interface-data-sheet/functional-description/functionality?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648719092943,
      "syssize" : 1316,
      "sysdate" : 1648719110000,
      "haslayout" : "1",
      "topparent" : "4876992",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4876992,
      "content_description" : "Datasheet providing key information for the AMBA IEEE1284 Parallel Port Interface.",
      "wordcount" : 109,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
      "document_revision" : "a",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648719110000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0083/a/amba-ieee1284-parallel-port-interface-data-sheet/functional-description/functionality?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0083/a/amba-ieee1284-parallel-port-interface-data-sheet/functional-description/functionality?lang=en",
      "modified" : 1638964298000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648719110591036075,
      "uri" : "https://developer.arm.com/documentation/ddi0083/a/en/amba-ieee1284-parallel-port-interface-data-sheet/functional-description/functionality",
      "syscollection" : "default"
    },
    "Title" : "Functionality",
    "Uri" : "https://developer.arm.com/documentation/ddi0083/a/en/amba-ieee1284-parallel-port-interface-data-sheet/functional-description/functionality",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0083/a/en/amba-ieee1284-parallel-port-interface-data-sheet/functional-description/functionality",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0083/a/amba-ieee1284-parallel-port-interface-data-sheet/functional-description/functionality?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0083/a/en/amba-ieee1284-parallel-port-interface-data-sheet/functional-description/functionality",
    "Excerpt" : "Functionality Figure 1.1 shows a block diagram of the IEEE Interface. ... IEEE interface block diagram The negotiation Monitor State Machine monitors IEEE Bus signal ... Functionality AMBA",
    "FirstSentences" : "Functionality Figure 1.1 shows a block diagram of the IEEE Interface. Figure 1.1. IEEE interface block diagram The negotiation Monitor State Machine monitors IEEE Bus signal events, either ..."
  }, {
    "title" : "How many bits at least are used for MMUSSID?",
    "uri" : "https://developer.arm.com/documentation/ka004753/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004753/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004753/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004753/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 100,
    "percentScore" : 22.501759,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : " How many bits at least are used for MMUSSID? ",
      "document_number" : "ka004753",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4796918",
      "sysurihash" : "NAfFU2is9LUIBðu1",
      "urihash" : "NAfFU2is9LUIBðu1",
      "sysuri" : "https://developer.arm.com/documentation/ka004753/1-0/en",
      "systransactionid" : 864299,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1634569384000,
      "topparentid" : 4796918,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1634569448000,
      "navigationhierarchies" : [ "5eec6e84e24a5e02d07b25b0|5fbba0808e527a03a85ed216|5fbba0838e527a03a85ed217", "60368534d6f3ea0b00e84794|5fbba0838e527a03a85ed217", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0808e527a03a85ed216|5fbba0838e527a03a85ed217" ],
      "documenttype" : "html",
      "sysindexeddate" : 1649150679000,
      "permanentid" : "89bb369a4e7abcaa378c8315f1978cf57e8f9245ac998a29fbc5f7c09a3e",
      "syslanguage" : [ "English" ],
      "itemid" : "616d8ce8e4f35d248467e09e",
      "transactionid" : 864299,
      "title" : " How many bits at least are used for MMUSSID? ",
      "products" : [ "Ethos-N78", "ML007" ],
      "date" : 1649150679000,
      "confidentiality" : "Confidential",
      "document_id" : "ka004753:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649150679079636398,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004753/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649150514979,
      "syssize" : 63,
      "sysdate" : 1649150679000,
      "haslayout" : "1",
      "topparent" : "4796918",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4796918,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Machine Learning|Ethos-N|Ethos-N78", "Ethos NPUs|Ethos-N78", "IP Products|Processors|Machine Learning|Ethos-N|Ethos-N78" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Ethos-N", "IP Products|Processors|Machine Learning|Ethos-N|Ethos-N78", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649150679000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004753/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004753/1-0/?lang=en",
      "modified" : 1634569448000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649150679079636398,
      "uri" : "https://developer.arm.com/documentation/ka004753/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "How many bits at least are used for MMUSSID?",
    "Uri" : "https://developer.arm.com/documentation/ka004753/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004753/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004753/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004753/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "What can cause a STICKYERR in a CoreSight Debug Access Port (DAP)?",
    "uri" : "https://developer.arm.com/documentation/ka001280/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka001280/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka001280/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka001280/1-0/en",
    "excerpt" : "KBA Article ID: KA001280 Applies To: (NTBSS) CoreSight DAP Lite Confidentiality: Customer non-confidential ... To investigate unexpected assertion of STICKYERR, consider the following: If the ...",
    "firstSentences" : "KBA Article ID: KA001280 Applies To: (NTBSS) CoreSight DAP Lite Confidentiality: Customer non-confidential Answer STICKYERR (as defined in the ARM Debug Interface v5 Architecture Specification) ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 100,
    "percentScore" : 22.501759,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "What can cause a STICKYERR in a CoreSight Debug Access Port (DAP)? ",
      "document_number" : "ka001280",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "3801624",
      "sysurihash" : "ññgJ7nVUygJZRoYð",
      "urihash" : "ññgJ7nVUygJZRoYð",
      "sysuri" : "https://developer.arm.com/documentation/ka001280/1-0/en",
      "systransactionid" : 863772,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1594981273000,
      "topparentid" : 3801624,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1594981294000,
      "sysconcepts" : "check ; DAP ; clocks ; signals ; SoC ; documentation ; APs ; power ; Integration Kit ; minimum duration ; timed correctly ; own unique ; illegally removed ; handshake protocol ; basic hook-up ; power-down",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f69e24a5e02d07b2655", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f69e24a5e02d07b2655", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a" ],
      "concepts" : "check ; DAP ; clocks ; signals ; SoC ; documentation ; APs ; power ; Integration Kit ; minimum duration ; timed correctly ; own unique ; illegally removed ; handshake protocol ; basic hook-up ; power-down",
      "documenttype" : "html",
      "sysindexeddate" : 1649085276000,
      "permanentid" : "a8c989755cd62d01c79faa7b5f51b93a311b9cce4473f3504df9b0fcb410",
      "syslanguage" : [ "English" ],
      "itemid" : "5f117bae0daa596235e83c94",
      "transactionid" : 863772,
      "title" : "What can cause a STICKYERR in a CoreSight Debug Access Port (DAP)? ",
      "products" : [ "TM940" ],
      "date" : 1649085276000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka001280:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649085276139506142,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 2221,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka001280/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649085035069,
      "syssize" : 2221,
      "sysdate" : 1649085276000,
      "haslayout" : "1",
      "topparent" : "3801624",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3801624,
      "wordcount" : 186,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight DAP-Lite", "CoreSight Debug and Trace|CoreSight Components|CoreSight DAP-Lite", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight DAP-Lite", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649085276000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka001280/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka001280/1-0/?lang=en",
      "modified" : 1594981294000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649085276139506142,
      "uri" : "https://developer.arm.com/documentation/ka001280/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "What can cause a STICKYERR in a CoreSight Debug Access Port (DAP)?",
    "Uri" : "https://developer.arm.com/documentation/ka001280/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka001280/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka001280/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka001280/1-0/en",
    "Excerpt" : "KBA Article ID: KA001280 Applies To: (NTBSS) CoreSight DAP Lite Confidentiality: Customer non-confidential ... To investigate unexpected assertion of STICKYERR, consider the following: If the ...",
    "FirstSentences" : "KBA Article ID: KA001280 Applies To: (NTBSS) CoreSight DAP Lite Confidentiality: Customer non-confidential Answer STICKYERR (as defined in the ARM Debug Interface v5 Architecture Specification) ..."
  }, {
    "title" : "PrimeCell Infrastructure AMBA 3 AXI Upwards-synchronizing Bridge (BP134) Errata Notice",
    "uri" : "https://developer.arm.com/documentation/genc006218/a/en/pdf/BP134-DC-11001_SyncUpAxi_r0p0rel0_errata.pdf",
    "printableUri" : "https://developer.arm.com/documentation/genc006218/a/en/pdf/BP134-DC-11001_SyncUpAxi_r0p0rel0_errata.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5f280fec3951795e690a80cc",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/genc006218/a/en/pdf/BP134-DC-11001_SyncUpAxi_r0p0rel0_errata.pdf",
    "excerpt" : "General suggestion for additions and improvements are also welcome. ... Contents ... INTRODUCTION ... ERRATA SUMMARY TABLE ... ERRATA - CATEGORY 1 ... There are no Errata in this Category",
    "firstSentences" : "Date of Issue: 27-Jun-2005 AMBA 3 AXI™ AMBA 3 AXI™ ARM Errata Notice Upwards-synchronizing Bridge (BP134) Document Revision 1.0 PrimeCell® Infrastructure Upwards-synchronizing Bridge (BP134)",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 100,
    "percentScore" : 22.501759,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "PrimeCell Infrastructure AMBA 3 AXI Upwards-synchronizing Bridge (BP134) Errata Notice",
      "uri" : "https://developer.arm.com/documentation/genc006218/a/en",
      "printableUri" : "https://developer.arm.com/documentation/genc006218/a/en",
      "clickUri" : "https://developer.arm.com/documentation/genc006218/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/genc006218/a/en",
      "excerpt" : "PrimeCell Infrastructure AMBA 3 AXI Upwards-synchronizing Bridge (BP134) Errata Notice This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "PrimeCell Infrastructure AMBA 3 AXI Upwards-synchronizing Bridge (BP134) Errata Notice This document is only available in a PDF version. Click Download to view. PrimeCell Infrastructure AMBA 3 AXI ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "PrimeCell Infrastructure AMBA 3 AXI Upwards-synchronizing Bridge (BP134) Errata Notice ",
        "document_number" : "genc006218",
        "document_version" : "a",
        "content_type" : "Product Errata Notice",
        "systopparent" : "3838855",
        "sysurihash" : "pILUnnvCðZwYlAA8",
        "urihash" : "pILUnnvCðZwYlAA8",
        "sysuri" : "https://developer.arm.com/documentation/genc006218/a/en",
        "systransactionid" : 863772,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1595466061000,
        "topparentid" : 3838855,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596461036000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|61fbee4864f5eb34d83f5be5" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649085266000,
        "permanentid" : "fb959f6ddd09d099af06fdff29d7df92f8f4e03bb5b7dfbf5d937d4efa40",
        "syslanguage" : [ "English" ],
        "itemid" : "5f280fec3951795e690a80ca",
        "transactionid" : 863772,
        "title" : "PrimeCell Infrastructure AMBA 3 AXI Upwards-synchronizing Bridge (BP134) Errata Notice ",
        "products" : [ "AXI" ],
        "date" : 1649085266000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "genc006218:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085266433875076,
        "navigationhierarchiescontenttype" : "Product Errata Notice",
        "size" : 251,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/genc006218/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085181523,
        "syssize" : 251,
        "sysdate" : 1649085266000,
        "haslayout" : "1",
        "topparent" : "3838855",
        "label_version" : "a",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3838855,
        "content_description" : "This document contains all errata known at the date of issue in releases up to and including revision r0p0 of BP134.",
        "wordcount" : 24,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AXI" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AXI" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085266000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/genc006218/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/genc006218/a/?lang=en",
        "modified" : 1642580234000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085266433875076,
        "uri" : "https://developer.arm.com/documentation/genc006218/a/en",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell Infrastructure AMBA 3 AXI Upwards-synchronizing Bridge (BP134) Errata Notice",
      "Uri" : "https://developer.arm.com/documentation/genc006218/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/genc006218/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/genc006218/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/genc006218/a/en",
      "Excerpt" : "PrimeCell Infrastructure AMBA 3 AXI Upwards-synchronizing Bridge (BP134) Errata Notice This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "PrimeCell Infrastructure AMBA 3 AXI Upwards-synchronizing Bridge (BP134) Errata Notice This document is only available in a PDF version. Click Download to view. PrimeCell Infrastructure AMBA 3 AXI ..."
    },
    "childResults" : [ {
      "title" : "PrimeCell Infrastructure AMBA 3 AXI Upwards-synchronizing Bridge (BP134) Errata Notice",
      "uri" : "https://developer.arm.com/documentation/genc006218/a/en",
      "printableUri" : "https://developer.arm.com/documentation/genc006218/a/en",
      "clickUri" : "https://developer.arm.com/documentation/genc006218/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/genc006218/a/en",
      "excerpt" : "PrimeCell Infrastructure AMBA 3 AXI Upwards-synchronizing Bridge (BP134) Errata Notice This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "PrimeCell Infrastructure AMBA 3 AXI Upwards-synchronizing Bridge (BP134) Errata Notice This document is only available in a PDF version. Click Download to view. PrimeCell Infrastructure AMBA 3 AXI ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 100,
      "percentScore" : 22.501759,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "PrimeCell Infrastructure AMBA 3 AXI Upwards-synchronizing Bridge (BP134) Errata Notice ",
        "document_number" : "genc006218",
        "document_version" : "a",
        "content_type" : "Product Errata Notice",
        "systopparent" : "3838855",
        "sysurihash" : "pILUnnvCðZwYlAA8",
        "urihash" : "pILUnnvCðZwYlAA8",
        "sysuri" : "https://developer.arm.com/documentation/genc006218/a/en",
        "systransactionid" : 863772,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1595466061000,
        "topparentid" : 3838855,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596461036000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|61fbee4864f5eb34d83f5be5" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649085266000,
        "permanentid" : "fb959f6ddd09d099af06fdff29d7df92f8f4e03bb5b7dfbf5d937d4efa40",
        "syslanguage" : [ "English" ],
        "itemid" : "5f280fec3951795e690a80ca",
        "transactionid" : 863772,
        "title" : "PrimeCell Infrastructure AMBA 3 AXI Upwards-synchronizing Bridge (BP134) Errata Notice ",
        "products" : [ "AXI" ],
        "date" : 1649085266000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "genc006218:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085266433875076,
        "navigationhierarchiescontenttype" : "Product Errata Notice",
        "size" : 251,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/genc006218/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085181523,
        "syssize" : 251,
        "sysdate" : 1649085266000,
        "haslayout" : "1",
        "topparent" : "3838855",
        "label_version" : "a",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3838855,
        "content_description" : "This document contains all errata known at the date of issue in releases up to and including revision r0p0 of BP134.",
        "wordcount" : 24,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AXI" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AXI" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085266000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/genc006218/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/genc006218/a/?lang=en",
        "modified" : 1642580234000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085266433875076,
        "uri" : "https://developer.arm.com/documentation/genc006218/a/en",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell Infrastructure AMBA 3 AXI Upwards-synchronizing Bridge (BP134) Errata Notice",
      "Uri" : "https://developer.arm.com/documentation/genc006218/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/genc006218/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/genc006218/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/genc006218/a/en",
      "Excerpt" : "PrimeCell Infrastructure AMBA 3 AXI Upwards-synchronizing Bridge (BP134) Errata Notice This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "PrimeCell Infrastructure AMBA 3 AXI Upwards-synchronizing Bridge (BP134) Errata Notice This document is only available in a PDF version. Click Download to view. PrimeCell Infrastructure AMBA 3 AXI ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "PrimeCell Infrastructure AMBA 3 AXI Upwards-synchronizing Bridge (BP134) Errata Notice ",
      "document_number" : "genc006218",
      "document_version" : "a",
      "content_type" : "Product Errata Notice",
      "systopparent" : "3838855",
      "sysauthor" : "ARM",
      "sysurihash" : "JR6curSxV0svE6Mñ",
      "urihash" : "JR6curSxV0svE6Mñ",
      "sysuri" : "https://developer.arm.com/documentation/genc006218/a/en/pdf/BP134-DC-11001_SyncUpAxi_r0p0rel0_errata.pdf",
      "keywords" : "AMBA AXI SyncUpAxi Errata",
      "systransactionid" : 863772,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1595466061000,
      "topparentid" : 3838855,
      "numberofpages" : 12,
      "sysconcepts" : "majority of applications ; levels of severity ; errata ; comments ; limitations ; ARM ; specified features ; General suggestion ; concise explanation ; supplier giving ; warranties implied ; continuous developments ; copyright holder ; material form ; implications of the erratum",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|61fbee4864f5eb34d83f5be5" ],
      "attachmentparentid" : 3838855,
      "parentitem" : "5f280fec3951795e690a80ca",
      "concepts" : "majority of applications ; levels of severity ; errata ; comments ; limitations ; ARM ; specified features ; General suggestion ; concise explanation ; supplier giving ; warranties implied ; continuous developments ; copyright holder ; material form ; implications of the erratum",
      "documenttype" : "pdf",
      "isattachment" : "3838855",
      "sysindexeddate" : 1649085269000,
      "permanentid" : "6755e5eab7ed63c74ba5ab6d4dce3ee54889ad523e367216c8db38728818",
      "syslanguage" : [ "English" ],
      "itemid" : "5f280fec3951795e690a80cc",
      "transactionid" : 863772,
      "title" : "PrimeCell Infrastructure AMBA 3 AXI Upwards-synchronizing Bridge (BP134) Errata Notice ",
      "date" : 1649085269000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "genc006218:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649085269548063846,
      "sysisattachment" : "3838855",
      "navigationhierarchiescontenttype" : "Product Errata Notice",
      "sysattachmentparentid" : 3838855,
      "size" : 67644,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5f280fec3951795e690a80cc",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649085182924,
      "syssize" : 67644,
      "sysdate" : 1649085269000,
      "topparent" : "3838855",
      "author" : "ARM",
      "label_version" : "a",
      "systopparentid" : 3838855,
      "content_description" : "This document contains all errata known at the date of issue in releases up to and including revision r0p0 of BP134.",
      "wordcount" : 253,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AXI" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AXI" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649085269000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5f280fec3951795e690a80cc",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649085269548063846,
      "uri" : "https://developer.arm.com/documentation/genc006218/a/en/pdf/BP134-DC-11001_SyncUpAxi_r0p0rel0_errata.pdf",
      "syscollection" : "default"
    },
    "Title" : "PrimeCell Infrastructure AMBA 3 AXI Upwards-synchronizing Bridge (BP134) Errata Notice",
    "Uri" : "https://developer.arm.com/documentation/genc006218/a/en/pdf/BP134-DC-11001_SyncUpAxi_r0p0rel0_errata.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/genc006218/a/en/pdf/BP134-DC-11001_SyncUpAxi_r0p0rel0_errata.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5f280fec3951795e690a80cc",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/genc006218/a/en/pdf/BP134-DC-11001_SyncUpAxi_r0p0rel0_errata.pdf",
    "Excerpt" : "General suggestion for additions and improvements are also welcome. ... Contents ... INTRODUCTION ... ERRATA SUMMARY TABLE ... ERRATA - CATEGORY 1 ... There are no Errata in this Category",
    "FirstSentences" : "Date of Issue: 27-Jun-2005 AMBA 3 AXI™ AMBA 3 AXI™ ARM Errata Notice Upwards-synchronizing Bridge (BP134) Document Revision 1.0 PrimeCell® Infrastructure Upwards-synchronizing Bridge (BP134)"
  }, {
    "title" : "ARM Verification Library XVC Manager (BP054) Errata Notice",
    "uri" : "https://developer.arm.com/documentation/genc006078/a/en/pdf/BP054-GENC-006078-1.0_xvc_manager_errata.pdf",
    "printableUri" : "https://developer.arm.com/documentation/genc006078/a/en/pdf/BP054-GENC-006078-1.0_xvc_manager_errata.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5f281b8d3951795e690a80fc",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/genc006078/a/en/pdf/BP054-GENC-006078-1.0_xvc_manager_errata.pdf",
    "excerpt" : "General suggestion for additions and improvements are also welcome. ... ARM Verification Library – XVC Manager (BP054) Document Revision 1.0 ... ARM Errata Notice ... INTRODUCTION",
    "firstSentences" : "Date of Issue: 20-May-2005 ARM Verification Library – XVC Manager (BP054) Document Revision 1.0 ARM Errata Notice ARM Verification Library XVC Manager (BP054) Errata Notice This document contains ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 100,
    "percentScore" : 22.501759,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM Verification Library XVC Manager (BP054) Errata Notice",
      "uri" : "https://developer.arm.com/documentation/genc006078/a/en",
      "printableUri" : "https://developer.arm.com/documentation/genc006078/a/en",
      "clickUri" : "https://developer.arm.com/documentation/genc006078/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/genc006078/a/en",
      "excerpt" : "ARM Verification Library XVC Manager (BP054) Errata Notice This document is only ... Click Download to view. ARM Verification Library XVC Manager (BP054) Errata Notice Software Standards",
      "firstSentences" : "ARM Verification Library XVC Manager (BP054) Errata Notice This document is only available in a PDF version. Click Download to view. ARM Verification Library XVC Manager (BP054) Errata Notice ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM Verification Library XVC Manager (BP054) Errata Notice ",
        "document_number" : "genc006078",
        "document_version" : "a",
        "content_type" : "Product Errata Notice",
        "systopparent" : "3838863",
        "sysurihash" : "NcIsA1wgoqLrrsli",
        "urihash" : "NcIsA1wgoqLrrsli",
        "sysuri" : "https://developer.arm.com/documentation/genc006078/a/en",
        "systransactionid" : 863771,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1595466061000,
        "topparentid" : 3838863,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596464013000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649085248000,
        "permanentid" : "00adcc80b28e7ab48adf7b4b856267895ba5c855e5470f93542841c7f1aa",
        "syslanguage" : [ "English" ],
        "itemid" : "5f281b8d3951795e690a80fa",
        "transactionid" : 863771,
        "title" : "ARM Verification Library XVC Manager (BP054) Errata Notice ",
        "products" : [ "Software Standards" ],
        "date" : 1649085248000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "genc006078:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085248855687915,
        "navigationhierarchiescontenttype" : "Product Errata Notice",
        "size" : 210,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/genc006078/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085161417,
        "syssize" : 210,
        "sysdate" : 1649085248000,
        "haslayout" : "1",
        "topparent" : "3838863",
        "label_version" : "a",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3838863,
        "content_description" : "This document contains all errata known at the date of issue in releases up to and including revision r0p1 of the XVC Manager (BP054)",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085248000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/genc006078/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/genc006078/a/?lang=en",
        "modified" : 1642580206000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085248855687915,
        "uri" : "https://developer.arm.com/documentation/genc006078/a/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Verification Library XVC Manager (BP054) Errata Notice",
      "Uri" : "https://developer.arm.com/documentation/genc006078/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/genc006078/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/genc006078/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/genc006078/a/en",
      "Excerpt" : "ARM Verification Library XVC Manager (BP054) Errata Notice This document is only ... Click Download to view. ARM Verification Library XVC Manager (BP054) Errata Notice Software Standards",
      "FirstSentences" : "ARM Verification Library XVC Manager (BP054) Errata Notice This document is only available in a PDF version. Click Download to view. ARM Verification Library XVC Manager (BP054) Errata Notice ..."
    },
    "childResults" : [ {
      "title" : "ARM Verification Library XVC Manager (BP054) Errata Notice",
      "uri" : "https://developer.arm.com/documentation/genc006078/a/en",
      "printableUri" : "https://developer.arm.com/documentation/genc006078/a/en",
      "clickUri" : "https://developer.arm.com/documentation/genc006078/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/genc006078/a/en",
      "excerpt" : "ARM Verification Library XVC Manager (BP054) Errata Notice This document is only ... Click Download to view. ARM Verification Library XVC Manager (BP054) Errata Notice Software Standards",
      "firstSentences" : "ARM Verification Library XVC Manager (BP054) Errata Notice This document is only available in a PDF version. Click Download to view. ARM Verification Library XVC Manager (BP054) Errata Notice ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 100,
      "percentScore" : 22.501759,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM Verification Library XVC Manager (BP054) Errata Notice ",
        "document_number" : "genc006078",
        "document_version" : "a",
        "content_type" : "Product Errata Notice",
        "systopparent" : "3838863",
        "sysurihash" : "NcIsA1wgoqLrrsli",
        "urihash" : "NcIsA1wgoqLrrsli",
        "sysuri" : "https://developer.arm.com/documentation/genc006078/a/en",
        "systransactionid" : 863771,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1595466061000,
        "topparentid" : 3838863,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596464013000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649085248000,
        "permanentid" : "00adcc80b28e7ab48adf7b4b856267895ba5c855e5470f93542841c7f1aa",
        "syslanguage" : [ "English" ],
        "itemid" : "5f281b8d3951795e690a80fa",
        "transactionid" : 863771,
        "title" : "ARM Verification Library XVC Manager (BP054) Errata Notice ",
        "products" : [ "Software Standards" ],
        "date" : 1649085248000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "genc006078:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085248855687915,
        "navigationhierarchiescontenttype" : "Product Errata Notice",
        "size" : 210,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/genc006078/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085161417,
        "syssize" : 210,
        "sysdate" : 1649085248000,
        "haslayout" : "1",
        "topparent" : "3838863",
        "label_version" : "a",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3838863,
        "content_description" : "This document contains all errata known at the date of issue in releases up to and including revision r0p1 of the XVC Manager (BP054)",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085248000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/genc006078/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/genc006078/a/?lang=en",
        "modified" : 1642580206000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085248855687915,
        "uri" : "https://developer.arm.com/documentation/genc006078/a/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Verification Library XVC Manager (BP054) Errata Notice",
      "Uri" : "https://developer.arm.com/documentation/genc006078/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/genc006078/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/genc006078/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/genc006078/a/en",
      "Excerpt" : "ARM Verification Library XVC Manager (BP054) Errata Notice This document is only ... Click Download to view. ARM Verification Library XVC Manager (BP054) Errata Notice Software Standards",
      "FirstSentences" : "ARM Verification Library XVC Manager (BP054) Errata Notice This document is only available in a PDF version. Click Download to view. ARM Verification Library XVC Manager (BP054) Errata Notice ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "ARM Verification Library XVC Manager (BP054) Errata Notice ",
      "document_number" : "genc006078",
      "document_version" : "a",
      "content_type" : "Product Errata Notice",
      "systopparent" : "3838863",
      "sysauthor" : ".",
      "sysurihash" : "tg5W2mC5SJEV6ðNn",
      "urihash" : "tg5W2mC5SJEV6ðNn",
      "sysuri" : "https://developer.arm.com/documentation/genc006078/a/en/pdf/BP054-GENC-006078-1.0_xvc_manager_errata.pdf",
      "systransactionid" : 863771,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1595466061000,
      "topparentid" : 3838863,
      "numberofpages" : 12,
      "sysconcepts" : "majority of applications ; levels of severity ; ARM ; errata ; comments ; confidentiality ; specified features ; General suggestion ; concise explanation ; supplier giving ; warranties implied ; continuous developments ; copyright holder ; material form ; proprietary notice",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772" ],
      "attachmentparentid" : 3838863,
      "parentitem" : "5f281b8d3951795e690a80fa",
      "concepts" : "majority of applications ; levels of severity ; ARM ; errata ; comments ; confidentiality ; specified features ; General suggestion ; concise explanation ; supplier giving ; warranties implied ; continuous developments ; copyright holder ; material form ; proprietary notice",
      "documenttype" : "pdf",
      "isattachment" : "3838863",
      "sysindexeddate" : 1649085250000,
      "permanentid" : "938fd0960579e4d4e5c92a90a7c6fb3cb20e0de595820368de1dfd2658da",
      "syslanguage" : [ "English" ],
      "itemid" : "5f281b8d3951795e690a80fc",
      "transactionid" : 863771,
      "title" : "ARM Verification Library XVC Manager (BP054) Errata Notice ",
      "date" : 1649085250000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "genc006078:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649085250613289317,
      "sysisattachment" : "3838863",
      "navigationhierarchiescontenttype" : "Product Errata Notice",
      "sysattachmentparentid" : 3838863,
      "size" : 343667,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5f281b8d3951795e690a80fc",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649085162602,
      "syssize" : 343667,
      "sysdate" : 1649085250000,
      "topparent" : "3838863",
      "author" : ".",
      "label_version" : "a",
      "systopparentid" : 3838863,
      "content_description" : "This document contains all errata known at the date of issue in releases up to and including revision r0p1 of the XVC Manager (BP054)",
      "wordcount" : 249,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649085250000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5f281b8d3951795e690a80fc",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649085250613289317,
      "uri" : "https://developer.arm.com/documentation/genc006078/a/en/pdf/BP054-GENC-006078-1.0_xvc_manager_errata.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM Verification Library XVC Manager (BP054) Errata Notice",
    "Uri" : "https://developer.arm.com/documentation/genc006078/a/en/pdf/BP054-GENC-006078-1.0_xvc_manager_errata.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/genc006078/a/en/pdf/BP054-GENC-006078-1.0_xvc_manager_errata.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5f281b8d3951795e690a80fc",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/genc006078/a/en/pdf/BP054-GENC-006078-1.0_xvc_manager_errata.pdf",
    "Excerpt" : "General suggestion for additions and improvements are also welcome. ... ARM Verification Library – XVC Manager (BP054) Document Revision 1.0 ... ARM Errata Notice ... INTRODUCTION",
    "FirstSentences" : "Date of Issue: 20-May-2005 ARM Verification Library – XVC Manager (BP054) Document Revision 1.0 ARM Errata Notice ARM Verification Library XVC Manager (BP054) Errata Notice This document contains ..."
  }, {
    "title" : "ATB Async Bridge (TM923) Errata Notice",
    "uri" : "https://developer.arm.com/documentation/genc008156/0000/en/pdf/CoreSight_ATB_Async_Bridge_Errata.pdf",
    "printableUri" : "https://developer.arm.com/documentation/genc008156/0000/en/pdf/CoreSight_ATB_Async_Bridge_Errata.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5ed0fd0aca06a95ce53f8443",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/genc008156/0000/en/pdf/CoreSight_ATB_Async_Bridge_Errata.pdf",
    "excerpt" : "Page 3 of 10 Date of Issue: 04-Jun-2007 ... ERRATA- CATEGORY 1 ... ERRATA- DOCUMENTATION There are no Errata in this Category ... GENC-008156 v1.0 ... ARM Errata Notice Non Confidential ... 9",
    "firstSentences" : "Date of Issue: 04-Jun-2007 ... ARM Errata Notice ATB Async Bridge (TM923) Document Revision 1.0 ARM CoreSight TM ATB Async Bridge (TM923) Errata Notice This document contains all errata known at the ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 100,
    "percentScore" : 22.501759,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ATB Async Bridge (TM923) Errata Notice",
      "uri" : "https://developer.arm.com/documentation/genc008156/0000/en",
      "printableUri" : "https://developer.arm.com/documentation/genc008156/0000/en",
      "clickUri" : "https://developer.arm.com/documentation/genc008156/0000/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/genc008156/0000/en",
      "excerpt" : "ATB Async Bridge (TM923) Errata Notice This document is only available in a PDF version. Click Download to view. ATB Async Bridge (TM923) Errata Notice AMBA",
      "firstSentences" : "ATB Async Bridge (TM923) Errata Notice This document is only available in a PDF version. Click Download to view. ATB Async Bridge (TM923) Errata Notice AMBA",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ATB Async Bridge (TM923) Errata Notice ",
        "document_number" : "genc008156",
        "document_version" : "0000",
        "content_type" : "Product Errata Notice",
        "systopparent" : "3686863",
        "sysurihash" : "wAZwLcanop2jBgKW",
        "urihash" : "wAZwLcanop2jBgKW",
        "sysuri" : "https://developer.arm.com/documentation/genc008156/0000/en",
        "systransactionid" : 863771,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1168390861000,
        "topparentid" : 3686863,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1590754570000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649085222000,
        "permanentid" : "cfd6c3dccaa0ca9b720922809f8862b392f63c1d8fee3a3ee6e9bf22b2e2",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed0fd0aca06a95ce53f8441",
        "transactionid" : 863771,
        "title" : "ATB Async Bridge (TM923) Errata Notice ",
        "products" : [ "AMBA" ],
        "date" : 1649085222000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "genc008156:0000:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085222094320436,
        "navigationhierarchiescontenttype" : "Product Errata Notice",
        "size" : 156,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/genc008156/0000/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085157947,
        "syssize" : 156,
        "sysdate" : 1649085222000,
        "haslayout" : "1",
        "topparent" : "3686863",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3686863,
        "content_description" : "This document contains all errata known at the date of issue in supported releases up to and including r0p0 of CoreSight ATB Asynch Bridge.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085222000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/genc008156/0000/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/genc008156/0000/?lang=en",
        "modified" : 1642581517000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085222094320436,
        "uri" : "https://developer.arm.com/documentation/genc008156/0000/en",
        "syscollection" : "default"
      },
      "Title" : "ATB Async Bridge (TM923) Errata Notice",
      "Uri" : "https://developer.arm.com/documentation/genc008156/0000/en",
      "PrintableUri" : "https://developer.arm.com/documentation/genc008156/0000/en",
      "ClickUri" : "https://developer.arm.com/documentation/genc008156/0000/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/genc008156/0000/en",
      "Excerpt" : "ATB Async Bridge (TM923) Errata Notice This document is only available in a PDF version. Click Download to view. ATB Async Bridge (TM923) Errata Notice AMBA",
      "FirstSentences" : "ATB Async Bridge (TM923) Errata Notice This document is only available in a PDF version. Click Download to view. ATB Async Bridge (TM923) Errata Notice AMBA"
    },
    "childResults" : [ {
      "title" : "ATB Async Bridge (TM923) Errata Notice",
      "uri" : "https://developer.arm.com/documentation/genc008156/0000/en",
      "printableUri" : "https://developer.arm.com/documentation/genc008156/0000/en",
      "clickUri" : "https://developer.arm.com/documentation/genc008156/0000/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/genc008156/0000/en",
      "excerpt" : "ATB Async Bridge (TM923) Errata Notice This document is only available in a PDF version. Click Download to view. ATB Async Bridge (TM923) Errata Notice AMBA",
      "firstSentences" : "ATB Async Bridge (TM923) Errata Notice This document is only available in a PDF version. Click Download to view. ATB Async Bridge (TM923) Errata Notice AMBA",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 100,
      "percentScore" : 22.501759,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ATB Async Bridge (TM923) Errata Notice ",
        "document_number" : "genc008156",
        "document_version" : "0000",
        "content_type" : "Product Errata Notice",
        "systopparent" : "3686863",
        "sysurihash" : "wAZwLcanop2jBgKW",
        "urihash" : "wAZwLcanop2jBgKW",
        "sysuri" : "https://developer.arm.com/documentation/genc008156/0000/en",
        "systransactionid" : 863771,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1168390861000,
        "topparentid" : 3686863,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1590754570000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649085222000,
        "permanentid" : "cfd6c3dccaa0ca9b720922809f8862b392f63c1d8fee3a3ee6e9bf22b2e2",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed0fd0aca06a95ce53f8441",
        "transactionid" : 863771,
        "title" : "ATB Async Bridge (TM923) Errata Notice ",
        "products" : [ "AMBA" ],
        "date" : 1649085222000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "genc008156:0000:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085222094320436,
        "navigationhierarchiescontenttype" : "Product Errata Notice",
        "size" : 156,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/genc008156/0000/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085157947,
        "syssize" : 156,
        "sysdate" : 1649085222000,
        "haslayout" : "1",
        "topparent" : "3686863",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3686863,
        "content_description" : "This document contains all errata known at the date of issue in supported releases up to and including r0p0 of CoreSight ATB Asynch Bridge.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085222000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/genc008156/0000/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/genc008156/0000/?lang=en",
        "modified" : 1642581517000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085222094320436,
        "uri" : "https://developer.arm.com/documentation/genc008156/0000/en",
        "syscollection" : "default"
      },
      "Title" : "ATB Async Bridge (TM923) Errata Notice",
      "Uri" : "https://developer.arm.com/documentation/genc008156/0000/en",
      "PrintableUri" : "https://developer.arm.com/documentation/genc008156/0000/en",
      "ClickUri" : "https://developer.arm.com/documentation/genc008156/0000/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/genc008156/0000/en",
      "Excerpt" : "ATB Async Bridge (TM923) Errata Notice This document is only available in a PDF version. Click Download to view. ATB Async Bridge (TM923) Errata Notice AMBA",
      "FirstSentences" : "ATB Async Bridge (TM923) Errata Notice This document is only available in a PDF version. Click Download to view. ATB Async Bridge (TM923) Errata Notice AMBA"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "ATB Async Bridge (TM923) Errata Notice ",
      "document_number" : "genc008156",
      "document_version" : "0000",
      "content_type" : "Product Errata Notice",
      "systopparent" : "3686863",
      "sysauthor" : "leehew01",
      "sysurihash" : "yzXbkyYRTlmH7qbW",
      "urihash" : "yzXbkyYRTlmH7qbW",
      "sysuri" : "https://developer.arm.com/documentation/genc008156/0000/en/pdf/CoreSight_ATB_Async_Bridge_Errata.pdf",
      "systransactionid" : 863771,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1168390861000,
      "topparentid" : 3686863,
      "numberofpages" : 10,
      "sysconcepts" : "majority of applications ; levels of severity ; comments ; limitations ; ARM ; errata ; specified features ; General suggestion ; concise explanation ; supplier giving ; warranties implied ; continuous developments ; copyright holder ; material form ; proprietary notice ; implications of the erratum",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
      "attachmentparentid" : 3686863,
      "parentitem" : "5ed0fd0aca06a95ce53f8441",
      "concepts" : "majority of applications ; levels of severity ; comments ; limitations ; ARM ; errata ; specified features ; General suggestion ; concise explanation ; supplier giving ; warranties implied ; continuous developments ; copyright holder ; material form ; proprietary notice ; implications of the erratum",
      "documenttype" : "pdf",
      "isattachment" : "3686863",
      "sysindexeddate" : 1649085223000,
      "permanentid" : "6ee70824326fef4795ffdb1ba21adcf1b9cb19353b93e803a60fa4edc224",
      "syslanguage" : [ "English" ],
      "itemid" : "5ed0fd0aca06a95ce53f8443",
      "transactionid" : 863771,
      "title" : "ATB Async Bridge (TM923) Errata Notice ",
      "date" : 1649085223000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "genc008156:0000:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649085223877484485,
      "sysisattachment" : "3686863",
      "navigationhierarchiescontenttype" : "Product Errata Notice",
      "sysattachmentparentid" : 3686863,
      "size" : 47218,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5ed0fd0aca06a95ce53f8443",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649085159122,
      "syssize" : 47218,
      "sysdate" : 1649085223000,
      "topparent" : "3686863",
      "author" : "leehew01",
      "label_version" : "r0p0",
      "systopparentid" : 3686863,
      "content_description" : "This document contains all errata known at the date of issue in supported releases up to and including r0p0 of CoreSight ATB Asynch Bridge.",
      "wordcount" : 238,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649085223000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5ed0fd0aca06a95ce53f8443",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649085223877484485,
      "uri" : "https://developer.arm.com/documentation/genc008156/0000/en/pdf/CoreSight_ATB_Async_Bridge_Errata.pdf",
      "syscollection" : "default"
    },
    "Title" : "ATB Async Bridge (TM923) Errata Notice",
    "Uri" : "https://developer.arm.com/documentation/genc008156/0000/en/pdf/CoreSight_ATB_Async_Bridge_Errata.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/genc008156/0000/en/pdf/CoreSight_ATB_Async_Bridge_Errata.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5ed0fd0aca06a95ce53f8443",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/genc008156/0000/en/pdf/CoreSight_ATB_Async_Bridge_Errata.pdf",
    "Excerpt" : "Page 3 of 10 Date of Issue: 04-Jun-2007 ... ERRATA- CATEGORY 1 ... ERRATA- DOCUMENTATION There are no Errata in this Category ... GENC-008156 v1.0 ... ARM Errata Notice Non Confidential ... 9",
    "FirstSentences" : "Date of Issue: 04-Jun-2007 ... ARM Errata Notice ATB Async Bridge (TM923) Document Revision 1.0 ARM CoreSight TM ATB Async Bridge (TM923) Errata Notice This document contains all errata known at the ..."
  }, {
    "title" : "What is the purpose of the CoreSight SoC cross-trigger interface and cross trigger matrix capability?",
    "uri" : "https://developer.arm.com/documentation/ka004600/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004600/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004600/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004600/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 100,
    "percentScore" : 22.501759,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "What is the purpose of the CoreSight SoC cross-trigger interface and cross trigger matrix capability? ",
      "document_number" : "ka004600",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4528550",
      "sysurihash" : "m5ramjJcOyLñ3H3Z",
      "urihash" : "m5ramjJcOyLñ3H3Z",
      "sysuri" : "https://developer.arm.com/documentation/ka004600/1-0/en",
      "systransactionid" : 861211,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1615298901000,
      "topparentid" : 4528550,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1615298949000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5f96bda5cd74e712c44971e0" ],
      "documenttype" : "html",
      "sysindexeddate" : 1648715215000,
      "permanentid" : "138457fe8fb82cb26082946ba3968c65da8941698f6536596300fbbe0d50",
      "syslanguage" : [ "English" ],
      "itemid" : "60478185ee937942ba3018c7",
      "transactionid" : 861211,
      "title" : "What is the purpose of the CoreSight SoC cross-trigger interface and cross trigger matrix capability? ",
      "products" : [ "TM100", "TM100-GRP", "TM150", "TM200", "TM200-GRP", "TM250", "TM250-PRU", "TM250-TRM", "ZA980", "ZA981", "ZB725", "ZB726", "ZB811", "ZB812" ],
      "date" : 1648715215000,
      "confidentiality" : "Confidential",
      "document_id" : "ka004600:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715215516217771,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004600/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715200704,
      "syssize" : 63,
      "sysdate" : 1648715215000,
      "haslayout" : "1",
      "topparent" : "4528550",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4528550,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "Architectures|CPU Architecture|Debug Visibility and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
      "document_revision" : "2",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715215000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004600/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004600/1-0/?lang=en",
      "modified" : 1615298949000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715215516217771,
      "uri" : "https://developer.arm.com/documentation/ka004600/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "What is the purpose of the CoreSight SoC cross-trigger interface and cross trigger matrix capability?",
    "Uri" : "https://developer.arm.com/documentation/ka004600/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004600/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004600/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004600/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "How can I enable the R82 MPU",
    "uri" : "https://developer.arm.com/documentation/ka004871/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004871/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004871/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004871/1-0/en",
    "excerpt" : "The MAIR_EL2 register can be programmed in the same way. ... \\/\\/ Update Attr0\\nldr x1, =0x04 ... \\/\\/ Ensure subsequent instructions execute wrt new MPU settings EL2: mrs x1, SCTLR_EL2 \\/\\/ ...",
    "firstSentences" : "Article ID: KA004871 Applies To: Armv8-R, Cortex-R, Cortex-R4, Cortex-R5, Cortex-R52, Cortex-R52+, Cortex-R7, Cortex-R8, Cortex-R82 Confidentiality: Customer Non-confidential Summary What are the ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 100,
    "percentScore" : 22.501759,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "How can I enable the R82 MPU ",
      "document_number" : "ka004871",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4818383",
      "sysurihash" : "8tGvqT0E6I8lZnlK",
      "urihash" : "8tGvqT0E6I8lZnlK",
      "sysuri" : "https://developer.arm.com/documentation/ka004871/1-0/en",
      "systransactionid" : 861211,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1636362196000,
      "topparentid" : 4818383,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1636362266000,
      "sysconcepts" : "access permission ; MPU ; memory ; x1 ; EL ; shareability ; registers ; settings ; start address ; exception ; therefor care ; inaccessible automatically ; first whilst ; subsequent instructions ; cacheability",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e66e24a5e02d07b258f", "5eec6e60e24a5e02d07b2586|5eec6e66e24a5e02d07b258f", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d", "5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2756", "5fbba155cd74e712c4497258|5fbba1588e527a03a85ed262", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2756|5fbba1588e527a03a85ed262", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e60e24a5e02d07b2587", "5eec6e60e24a5e02d07b2586|5eec6e60e24a5e02d07b2587", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|60b9f562237e4e09d0d3cd1f", "5eec6e60e24a5e02d07b2586|60b9f562237e4e09d0d3cd1f", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b2589", "5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b2589", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13", "5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b258b", "5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b258b" ],
      "concepts" : "access permission ; MPU ; memory ; x1 ; EL ; shareability ; registers ; settings ; start address ; exception ; therefor care ; inaccessible automatically ; first whilst ; subsequent instructions ; cacheability",
      "documenttype" : "html",
      "sysindexeddate" : 1648715208000,
      "permanentid" : "a2c61c4af45ee9409571d6367b2ecee62fce45cd9b14ce8f1a109915e66b",
      "syslanguage" : [ "English" ],
      "itemid" : "6188e81af45f0b1fbf3a7b48",
      "transactionid" : 861211,
      "title" : "How can I enable the R82 MPU ",
      "products" : [ "AT430", "AT440", "AT480", "AT481", "AT570", "AT571", "AT571-PRU", "AT571-TRM", "AT575", "AT575-GRP", "AT577", "AT577-GRP", "Armv8-R", "Cortex-R5", "Cortex-R52", "Cortex-R52+", "Cortex-R8", "Cortex-R82", "HM001", "HM002", "HM003", "MP014", "MP015", "MP040", "MP040-GRP", "MP041", "MP042", "MP043", "MP043-PRU", "MP043-TRM", "MP047", "MP047-GRP", "MP088", "MP088-GRP", "ZA323", "ZA324", "ZA558", "ZA559", "ZA561", "ZA612", "ZA618", "ZA648", "ZA649", "ZA662", "ZA663", "ZA790", "ZA791", "ZA792", "ZA793", "ZA794", "ZA795", "ZA808", "ZA944", "ZA945", "ZA946", "ZA947", "ZA948", "ZA964", "ZA965", "ZA966", "ZA967", "ZB149", "ZB476", "ZB477", "ZB478", "ZB479", "ZB480", "ZB492", "ZB493", "ZB504", "ZB746", "ZB747", "ZB893" ],
      "date" : 1648715208000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka004871:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715208453039451,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 4748,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004871/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715191530,
      "syssize" : 4748,
      "sysdate" : 1648715208000,
      "haslayout" : "1",
      "topparent" : "4818383",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4818383,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 253,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R4", "Cortex-R|Cortex-R4", "IP Products|Processors|Cortex-R|Cortex-R5", "Cortex-R|Cortex-R5", "Architectures|CPU Architecture|R-Profile", "Processor Architectures|Armv8-R", "Architectures|CPU Architecture|R-Profile|Armv8-R", "IP Products|Processors|Cortex-R|Cortex-R52", "Cortex-R|Cortex-R52", "IP Products|Processors|Cortex-R|Cortex-R52+", "Cortex-R|Cortex-R52+", "IP Products|Processors|Cortex-R|Cortex-R8", "Cortex-R|Cortex-R8", "IP Products|Processors|Cortex-R|Cortex-R82", "Cortex-R|Cortex-R82", "IP Products|Processors|Cortex-R|Cortex-R7", "Cortex-R|Cortex-R7" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R52", "IP Products|Processors|Cortex-R|Cortex-R8", "IP Products|Processors|Cortex-R|Cortex-R7", "IP Products|Processors|Cortex-R|Cortex-R5", "IP Products|Processors|Cortex-R|Cortex-R4", "IP Products|Processors|Cortex-R|Cortex-R82", "IP Products|Processors|Cortex-R|Cortex-R52+", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|R-Profile", "Architectures|CPU Architecture|R-Profile|Armv8-R" ],
      "document_revision" : "2",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715208000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004871/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004871/1-0/?lang=en",
      "modified" : 1636362266000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715208453039451,
      "uri" : "https://developer.arm.com/documentation/ka004871/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "How can I enable the R82 MPU",
    "Uri" : "https://developer.arm.com/documentation/ka004871/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004871/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004871/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004871/1-0/en",
    "Excerpt" : "The MAIR_EL2 register can be programmed in the same way. ... \\/\\/ Update Attr0\\nldr x1, =0x04 ... \\/\\/ Ensure subsequent instructions execute wrt new MPU settings EL2: mrs x1, SCTLR_EL2 \\/\\/ ...",
    "FirstSentences" : "Article ID: KA004871 Applies To: Armv8-R, Cortex-R, Cortex-R4, Cortex-R5, Cortex-R52, Cortex-R52+, Cortex-R7, Cortex-R8, Cortex-R82 Confidentiality: Customer Non-confidential Summary What are the ..."
  }, {
    "title" : "CoreSight SoC verification suite execution problem: Unexpected branch due to stack overflow",
    "uri" : "https://developer.arm.com/documentation/ka001064/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka001064/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka001064/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka001064/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 100,
    "percentScore" : 22.501759,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "CoreSight SoC verification suite execution problem: Unexpected branch due to stack overflow ",
      "document_number" : "ka001064",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "3701219",
      "sysurihash" : "Qñ6a4bEohQE9WdXf",
      "urihash" : "Qñ6a4bEohQE9WdXf",
      "sysuri" : "https://developer.arm.com/documentation/ka001064/1-0/en",
      "systransactionid" : 864297,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1589977606000,
      "topparentid" : 3701219,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1589977613000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f" ],
      "documenttype" : "html",
      "sysindexeddate" : 1649150618000,
      "permanentid" : "3250f2be4a7f6e096a1cd603a47b5519b9ac476dabb8101e0704441fb337",
      "syslanguage" : [ "English" ],
      "itemid" : "5ec5220d9c42c40e855ae0ec",
      "transactionid" : 864297,
      "title" : "CoreSight SoC verification suite execution problem: Unexpected branch due to stack overflow ",
      "products" : [ "TM100-GRP", "TM100", "TM200-GRP", "TM200" ],
      "date" : 1649150618000,
      "confidentiality" : "Confidential",
      "document_id" : "ka001064:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649150618343181164,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka001064/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649150571650,
      "syssize" : 63,
      "sysdate" : 1649150618000,
      "haslayout" : "1",
      "topparent" : "3701219",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3701219,
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "Architectures|CPU Architecture|Debug Visibility and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649150618000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka001064/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka001064/1-0/?lang=en",
      "modified" : 1589977613000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649150618343181164,
      "uri" : "https://developer.arm.com/documentation/ka001064/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "CoreSight SoC verification suite execution problem: Unexpected branch due to stack overflow",
    "Uri" : "https://developer.arm.com/documentation/ka001064/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka001064/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka001064/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka001064/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "Does compression provide a significant power and area overhead in Ethos-N78 ?",
    "uri" : "https://developer.arm.com/documentation/ka004801/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004801/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004801/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004801/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 100,
    "percentScore" : 22.501759,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Does compression provide a significant power and area overhead in Ethos-N78 ? ",
      "document_number" : "ka004801",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4706266",
      "sysurihash" : "gkURoIoAMyuVJU0E",
      "urihash" : "gkURoIoAMyuVJU0E",
      "sysuri" : "https://developer.arm.com/documentation/ka004801/1-0/en",
      "systransactionid" : 861211,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1627384740000,
      "topparentid" : 4706266,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1627384861000,
      "navigationhierarchies" : [ "5eec6e84e24a5e02d07b25b0|5fbba0808e527a03a85ed216|5fbba0838e527a03a85ed217", "60368534d6f3ea0b00e84794|5fbba0838e527a03a85ed217", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0808e527a03a85ed216|5fbba0838e527a03a85ed217" ],
      "documenttype" : "html",
      "sysindexeddate" : 1648715187000,
      "permanentid" : "cf1968bc06beba768951ccde29b2cd3e30991b00f0e8286d9d3ef0ac285c",
      "syslanguage" : [ "English" ],
      "itemid" : "60ffec1d9ebe3a7dbd3a7994",
      "transactionid" : 861211,
      "title" : "Does compression provide a significant power and area overhead in Ethos-N78 ? ",
      "products" : [ "Ethos-N78", "ML007" ],
      "date" : 1648715187000,
      "confidentiality" : "Confidential",
      "document_id" : "ka004801:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715187977391040,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004801/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715165140,
      "syssize" : 63,
      "sysdate" : 1648715187000,
      "haslayout" : "1",
      "topparent" : "4706266",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4706266,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Machine Learning|Ethos-N|Ethos-N78", "Ethos NPUs|Ethos-N78", "IP Products|Processors|Machine Learning|Ethos-N|Ethos-N78" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Ethos-N", "IP Products|Processors|Machine Learning|Ethos-N|Ethos-N78", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715187000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004801/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004801/1-0/?lang=en",
      "modified" : 1627384861000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715187977391040,
      "uri" : "https://developer.arm.com/documentation/ka004801/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Does compression provide a significant power and area overhead in Ethos-N78 ?",
    "Uri" : "https://developer.arm.com/documentation/ka004801/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004801/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004801/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004801/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "AXI to ARM11 AHB-Lite bridge",
    "uri" : "https://developer.arm.com/documentation/dto0010/c/en/axi-to-ahb-bridges/about-the-axi-to-ahb-bridges/axi-to-arm11-ahb-lite-bridge",
    "printableUri" : "https://developer.arm.com/documentation/dto0010/c/en/axi-to-ahb-bridges/about-the-axi-to-ahb-bridges/axi-to-arm11-ahb-lite-bridge",
    "clickUri" : "https://developer.arm.com/documentation/dto0010/c/axi-to-ahb-bridges/about-the-axi-to-ahb-bridges/axi-to-arm11-ahb-lite-bridge?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/dto0010/c/en/axi-to-ahb-bridges/about-the-axi-to-ahb-bridges/axi-to-arm11-ahb-lite-bridge",
    "excerpt" : "AXI to ARM11 AHB-Lite bridge The AXI to ARM11 AHB-Lite bridge implements an AXI slave port and an ARM11 ... The Systems IP ARM11 AMBA AHB Extensions Specification defines the ARM11 extensions ...",
    "firstSentences" : "AXI to ARM11 AHB-Lite bridge The AXI to ARM11 AHB-Lite bridge implements an AXI slave port and an ARM11 AHB-Lite master port to enable, for example, an ARM11 AHB-Lite system to be connected to an ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 100,
    "percentScore" : 22.501759,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "PrimeCell Infrastructure AMBA 3 AXI to AMBA 2 AHB Bridges (BP137) Technical Overview",
      "uri" : "https://developer.arm.com/documentation/dto0010/c/en",
      "printableUri" : "https://developer.arm.com/documentation/dto0010/c/en",
      "clickUri" : "https://developer.arm.com/documentation/dto0010/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dto0010/c/en",
      "excerpt" : "ARM Limited shall not be liable for any loss or damage arising from the use of any information in this ... PrimeCell Infrastructure AMBA 3 AXI to AMBA 2 AHB Bridges (BP137) Technical Overview ...",
      "firstSentences" : "PrimeCell Infrastructure AMBA 3 AXI to AMBA 2 AHB Bridges (BP137) Technical Overview Copyright 2004-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "PrimeCell Infrastructure AMBA 3 AXI to AMBA 2 AHB Bridges (BP137) Technical Overview ",
        "document_number" : "dto0010",
        "document_version" : "c",
        "content_type" : "Technical Overview",
        "systopparent" : "4993997",
        "sysurihash" : "jQMTz9xlyifHyWS1",
        "urihash" : "jQMTz9xlyifHyWS1",
        "sysuri" : "https://developer.arm.com/documentation/dto0010/c/en",
        "systransactionid" : 863762,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1191258314000,
        "topparentid" : 4993997,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586787333000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5eec73ece24a5e02d07b2767", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084703000,
        "permanentid" : "c223fd53385c86453023c4e0e2b27712e339d67073a3f9611575f9bfc083",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9474058259fe2368e2bc8b",
        "transactionid" : 863762,
        "title" : "PrimeCell Infrastructure AMBA 3 AXI to AMBA 2 AHB Bridges (BP137) Technical Overview ",
        "products" : [ "AMBA 3" ],
        "date" : 1649084703000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dto0010:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084703018297588,
        "navigationhierarchiescontenttype" : "Technical Overview",
        "size" : 1982,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dto0010/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084661525,
        "syssize" : 1982,
        "sysdate" : 1649084703000,
        "haslayout" : "1",
        "topparent" : "4993997",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4993997,
        "content_description" : "This Technical Overview describes the AXI to AHB bridges.",
        "wordcount" : 152,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AMBA 3", "Architecture|AMBA Specifications|AMBA 3", "System IP|AMBA|AMBA 3" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 3" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084703000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dto0010/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dto0010/c/?lang=en",
        "modified" : 1640097023000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084703018297588,
        "uri" : "https://developer.arm.com/documentation/dto0010/c/en",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell Infrastructure AMBA 3 AXI to AMBA 2 AHB Bridges (BP137) Technical Overview",
      "Uri" : "https://developer.arm.com/documentation/dto0010/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dto0010/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/dto0010/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dto0010/c/en",
      "Excerpt" : "ARM Limited shall not be liable for any loss or damage arising from the use of any information in this ... PrimeCell Infrastructure AMBA 3 AXI to AMBA 2 AHB Bridges (BP137) Technical Overview ...",
      "FirstSentences" : "PrimeCell Infrastructure AMBA 3 AXI to AMBA 2 AHB Bridges (BP137) Technical Overview Copyright 2004-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ..."
    },
    "childResults" : [ {
      "title" : "Gate count",
      "uri" : "https://developer.arm.com/documentation/dto0010/c/en/axi-to-ahb-bridges/physical-data/gate-count",
      "printableUri" : "https://developer.arm.com/documentation/dto0010/c/en/axi-to-ahb-bridges/physical-data/gate-count",
      "clickUri" : "https://developer.arm.com/documentation/dto0010/c/axi-to-ahb-bridges/physical-data/gate-count?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dto0010/c/en/axi-to-ahb-bridges/physical-data/gate-count",
      "excerpt" : "Gate count Table 1.2 lists the estimated gate count in the library that AC ... Bridge NAND2X1 equivalents 32-bit data width 62-bit data width AXI to ARM11 AHB-Lite 3700 ... Gate count AMBA 3",
      "firstSentences" : "Gate count Table 1.2 lists the estimated gate count in the library that AC characteristics specifies. Bridge NAND2X1 equivalents 32-bit data width 62-bit data width AXI to ARM11 AHB-Lite 3700 4800 ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 100,
      "percentScore" : 22.501759,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Infrastructure AMBA 3 AXI to AMBA 2 AHB Bridges (BP137) Technical Overview",
        "uri" : "https://developer.arm.com/documentation/dto0010/c/en",
        "printableUri" : "https://developer.arm.com/documentation/dto0010/c/en",
        "clickUri" : "https://developer.arm.com/documentation/dto0010/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dto0010/c/en",
        "excerpt" : "ARM Limited shall not be liable for any loss or damage arising from the use of any information in this ... PrimeCell Infrastructure AMBA 3 AXI to AMBA 2 AHB Bridges (BP137) Technical Overview ...",
        "firstSentences" : "PrimeCell Infrastructure AMBA 3 AXI to AMBA 2 AHB Bridges (BP137) Technical Overview Copyright 2004-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "PrimeCell Infrastructure AMBA 3 AXI to AMBA 2 AHB Bridges (BP137) Technical Overview ",
          "document_number" : "dto0010",
          "document_version" : "c",
          "content_type" : "Technical Overview",
          "systopparent" : "4993997",
          "sysurihash" : "jQMTz9xlyifHyWS1",
          "urihash" : "jQMTz9xlyifHyWS1",
          "sysuri" : "https://developer.arm.com/documentation/dto0010/c/en",
          "systransactionid" : 863762,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1191258314000,
          "topparentid" : 4993997,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586787333000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5eec73ece24a5e02d07b2767", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084703000,
          "permanentid" : "c223fd53385c86453023c4e0e2b27712e339d67073a3f9611575f9bfc083",
          "syslanguage" : [ "English" ],
          "itemid" : "5e9474058259fe2368e2bc8b",
          "transactionid" : 863762,
          "title" : "PrimeCell Infrastructure AMBA 3 AXI to AMBA 2 AHB Bridges (BP137) Technical Overview ",
          "products" : [ "AMBA 3" ],
          "date" : 1649084703000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dto0010:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084703018297588,
          "navigationhierarchiescontenttype" : "Technical Overview",
          "size" : 1982,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dto0010/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084661525,
          "syssize" : 1982,
          "sysdate" : 1649084703000,
          "haslayout" : "1",
          "topparent" : "4993997",
          "label_version" : "r2p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4993997,
          "content_description" : "This Technical Overview describes the AXI to AHB bridges.",
          "wordcount" : 152,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AMBA 3", "Architecture|AMBA Specifications|AMBA 3", "System IP|AMBA|AMBA 3" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 3" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084703000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dto0010/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dto0010/c/?lang=en",
          "modified" : 1640097023000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084703018297588,
          "uri" : "https://developer.arm.com/documentation/dto0010/c/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Infrastructure AMBA 3 AXI to AMBA 2 AHB Bridges (BP137) Technical Overview",
        "Uri" : "https://developer.arm.com/documentation/dto0010/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dto0010/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/dto0010/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dto0010/c/en",
        "Excerpt" : "ARM Limited shall not be liable for any loss or damage arising from the use of any information in this ... PrimeCell Infrastructure AMBA 3 AXI to AMBA 2 AHB Bridges (BP137) Technical Overview ...",
        "FirstSentences" : "PrimeCell Infrastructure AMBA 3 AXI to AMBA 2 AHB Bridges (BP137) Technical Overview Copyright 2004-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Gate count ",
        "document_number" : "dto0010",
        "document_version" : "c",
        "content_type" : "Technical Overview",
        "systopparent" : "4993997",
        "sysurihash" : "VsIoIðsDnM4TT94E",
        "urihash" : "VsIoIðsDnM4TT94E",
        "sysuri" : "https://developer.arm.com/documentation/dto0010/c/en/axi-to-ahb-bridges/physical-data/gate-count",
        "systransactionid" : 863761,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1191258314000,
        "topparentid" : 4993997,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586787333000,
        "sysconcepts" : "gate count ; AHB-Lite ; AXI ; scan logic ; OVL assertions ; NAND2X1 equivalents ; AC characteristics ; ID",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5eec73ece24a5e02d07b2767", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767" ],
        "attachmentparentid" : 4993997,
        "parentitem" : "5e9474058259fe2368e2bc8b",
        "concepts" : "gate count ; AHB-Lite ; AXI ; scan logic ; OVL assertions ; NAND2X1 equivalents ; AC characteristics ; ID",
        "documenttype" : "html",
        "isattachment" : "4993997",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084672000,
        "permanentid" : "1358ca09cf37863825fcea428ceb05742c4d84772e66ff7dff03648a0bb4",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9474058259fe2368e2bc97",
        "transactionid" : 863761,
        "title" : "Gate count ",
        "products" : [ "AMBA 3" ],
        "date" : 1649084672000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dto0010:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084672789055819,
        "sysisattachment" : "4993997",
        "navigationhierarchiescontenttype" : "Technical Overview",
        "sysattachmentparentid" : 4993997,
        "size" : 446,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dto0010/c/axi-to-ahb-bridges/physical-data/gate-count?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084661525,
        "syssize" : 446,
        "sysdate" : 1649084672000,
        "haslayout" : "1",
        "topparent" : "4993997",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4993997,
        "content_description" : "This Technical Overview describes the AXI to AHB bridges.",
        "wordcount" : 56,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AMBA 3", "Architecture|AMBA Specifications|AMBA 3", "System IP|AMBA|AMBA 3" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 3" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084672000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dto0010/c/axi-to-ahb-bridges/physical-data/gate-count?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dto0010/c/axi-to-ahb-bridges/physical-data/gate-count?lang=en",
        "modified" : 1640097023000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084672789055819,
        "uri" : "https://developer.arm.com/documentation/dto0010/c/en/axi-to-ahb-bridges/physical-data/gate-count",
        "syscollection" : "default"
      },
      "Title" : "Gate count",
      "Uri" : "https://developer.arm.com/documentation/dto0010/c/en/axi-to-ahb-bridges/physical-data/gate-count",
      "PrintableUri" : "https://developer.arm.com/documentation/dto0010/c/en/axi-to-ahb-bridges/physical-data/gate-count",
      "ClickUri" : "https://developer.arm.com/documentation/dto0010/c/axi-to-ahb-bridges/physical-data/gate-count?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dto0010/c/en/axi-to-ahb-bridges/physical-data/gate-count",
      "Excerpt" : "Gate count Table 1.2 lists the estimated gate count in the library that AC ... Bridge NAND2X1 equivalents 32-bit data width 62-bit data width AXI to ARM11 AHB-Lite 3700 ... Gate count AMBA 3",
      "FirstSentences" : "Gate count Table 1.2 lists the estimated gate count in the library that AC characteristics specifies. Bridge NAND2X1 equivalents 32-bit data width 62-bit data width AXI to ARM11 AHB-Lite 3700 4800 ..."
    }, {
      "title" : "Signal descriptions",
      "uri" : "https://developer.arm.com/documentation/dto0010/c/en/axi-to-ahb-bridges/signal-descriptions",
      "printableUri" : "https://developer.arm.com/documentation/dto0010/c/en/axi-to-ahb-bridges/signal-descriptions",
      "clickUri" : "https://developer.arm.com/documentation/dto0010/c/axi-to-ahb-bridges/signal-descriptions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dto0010/c/en/axi-to-ahb-bridges/signal-descriptions",
      "excerpt" : "Signal descriptions The following sections describe the signals that the bridges use: AXI to ARM11 AHB_ ... Note The upper value of some bus widths is provided as a name to indicate that the ...",
      "firstSentences" : "Signal descriptions The following sections describe the signals that the bridges use: AXI to ARM11 AHB_Lite bridge AXI to ARM11 AHB_Lite master bridge AXI to ARM11 AHB_Lite master bridge with OVL ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 100,
      "percentScore" : 22.501759,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Infrastructure AMBA 3 AXI to AMBA 2 AHB Bridges (BP137) Technical Overview",
        "uri" : "https://developer.arm.com/documentation/dto0010/c/en",
        "printableUri" : "https://developer.arm.com/documentation/dto0010/c/en",
        "clickUri" : "https://developer.arm.com/documentation/dto0010/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dto0010/c/en",
        "excerpt" : "ARM Limited shall not be liable for any loss or damage arising from the use of any information in this ... PrimeCell Infrastructure AMBA 3 AXI to AMBA 2 AHB Bridges (BP137) Technical Overview ...",
        "firstSentences" : "PrimeCell Infrastructure AMBA 3 AXI to AMBA 2 AHB Bridges (BP137) Technical Overview Copyright 2004-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "PrimeCell Infrastructure AMBA 3 AXI to AMBA 2 AHB Bridges (BP137) Technical Overview ",
          "document_number" : "dto0010",
          "document_version" : "c",
          "content_type" : "Technical Overview",
          "systopparent" : "4993997",
          "sysurihash" : "jQMTz9xlyifHyWS1",
          "urihash" : "jQMTz9xlyifHyWS1",
          "sysuri" : "https://developer.arm.com/documentation/dto0010/c/en",
          "systransactionid" : 863762,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1191258314000,
          "topparentid" : 4993997,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586787333000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5eec73ece24a5e02d07b2767", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084703000,
          "permanentid" : "c223fd53385c86453023c4e0e2b27712e339d67073a3f9611575f9bfc083",
          "syslanguage" : [ "English" ],
          "itemid" : "5e9474058259fe2368e2bc8b",
          "transactionid" : 863762,
          "title" : "PrimeCell Infrastructure AMBA 3 AXI to AMBA 2 AHB Bridges (BP137) Technical Overview ",
          "products" : [ "AMBA 3" ],
          "date" : 1649084703000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dto0010:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084703018297588,
          "navigationhierarchiescontenttype" : "Technical Overview",
          "size" : 1982,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dto0010/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084661525,
          "syssize" : 1982,
          "sysdate" : 1649084703000,
          "haslayout" : "1",
          "topparent" : "4993997",
          "label_version" : "r2p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4993997,
          "content_description" : "This Technical Overview describes the AXI to AHB bridges.",
          "wordcount" : 152,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AMBA 3", "Architecture|AMBA Specifications|AMBA 3", "System IP|AMBA|AMBA 3" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 3" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084703000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dto0010/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dto0010/c/?lang=en",
          "modified" : 1640097023000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084703018297588,
          "uri" : "https://developer.arm.com/documentation/dto0010/c/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Infrastructure AMBA 3 AXI to AMBA 2 AHB Bridges (BP137) Technical Overview",
        "Uri" : "https://developer.arm.com/documentation/dto0010/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dto0010/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/dto0010/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dto0010/c/en",
        "Excerpt" : "ARM Limited shall not be liable for any loss or damage arising from the use of any information in this ... PrimeCell Infrastructure AMBA 3 AXI to AMBA 2 AHB Bridges (BP137) Technical Overview ...",
        "FirstSentences" : "PrimeCell Infrastructure AMBA 3 AXI to AMBA 2 AHB Bridges (BP137) Technical Overview Copyright 2004-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Signal descriptions ",
        "document_number" : "dto0010",
        "document_version" : "c",
        "content_type" : "Technical Overview",
        "systopparent" : "4993997",
        "sysurihash" : "qlsQr99UYyvAvFij",
        "urihash" : "qlsQr99UYyvAvFij",
        "sysuri" : "https://developer.arm.com/documentation/dto0010/c/en/axi-to-ahb-bridges/signal-descriptions",
        "systransactionid" : 863761,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1191258314000,
        "topparentid" : 4993997,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586787333000,
        "sysconcepts" : "ARM11 AHB ; Lite master ; bridge AXI ; signals ; bus ; user-defined generics ; upper",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5eec73ece24a5e02d07b2767", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767" ],
        "attachmentparentid" : 4993997,
        "parentitem" : "5e9474058259fe2368e2bc8b",
        "concepts" : "ARM11 AHB ; Lite master ; bridge AXI ; signals ; bus ; user-defined generics ; upper",
        "documenttype" : "html",
        "isattachment" : "4993997",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084672000,
        "permanentid" : "40337d45878de79ddba86eccff7d96e37507c168e4b5cb01cadf31518a9a",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9474058259fe2368e2bc98",
        "transactionid" : 863761,
        "title" : "Signal descriptions ",
        "products" : [ "AMBA 3" ],
        "date" : 1649084672000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dto0010:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084672732975510,
        "sysisattachment" : "4993997",
        "navigationhierarchiescontenttype" : "Technical Overview",
        "sysattachmentparentid" : 4993997,
        "size" : 536,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dto0010/c/axi-to-ahb-bridges/signal-descriptions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084661525,
        "syssize" : 536,
        "sysdate" : 1649084672000,
        "haslayout" : "1",
        "topparent" : "4993997",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4993997,
        "content_description" : "This Technical Overview describes the AXI to AHB bridges.",
        "wordcount" : 54,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AMBA 3", "Architecture|AMBA Specifications|AMBA 3", "System IP|AMBA|AMBA 3" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 3" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084672000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dto0010/c/axi-to-ahb-bridges/signal-descriptions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dto0010/c/axi-to-ahb-bridges/signal-descriptions?lang=en",
        "modified" : 1640097023000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084672732975510,
        "uri" : "https://developer.arm.com/documentation/dto0010/c/en/axi-to-ahb-bridges/signal-descriptions",
        "syscollection" : "default"
      },
      "Title" : "Signal descriptions",
      "Uri" : "https://developer.arm.com/documentation/dto0010/c/en/axi-to-ahb-bridges/signal-descriptions",
      "PrintableUri" : "https://developer.arm.com/documentation/dto0010/c/en/axi-to-ahb-bridges/signal-descriptions",
      "ClickUri" : "https://developer.arm.com/documentation/dto0010/c/axi-to-ahb-bridges/signal-descriptions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dto0010/c/en/axi-to-ahb-bridges/signal-descriptions",
      "Excerpt" : "Signal descriptions The following sections describe the signals that the bridges use: AXI to ARM11 AHB_ ... Note The upper value of some bus widths is provided as a name to indicate that the ...",
      "FirstSentences" : "Signal descriptions The following sections describe the signals that the bridges use: AXI to ARM11 AHB_Lite bridge AXI to ARM11 AHB_Lite master bridge AXI to ARM11 AHB_Lite master bridge with OVL ..."
    }, {
      "title" : "AC characteristics",
      "uri" : "https://developer.arm.com/documentation/dto0010/c/en/axi-to-ahb-bridges/physical-data/ac-characteristics",
      "printableUri" : "https://developer.arm.com/documentation/dto0010/c/en/axi-to-ahb-bridges/physical-data/ac-characteristics",
      "clickUri" : "https://developer.arm.com/documentation/dto0010/c/axi-to-ahb-bridges/physical-data/ac-characteristics?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dto0010/c/en/axi-to-ahb-bridges/physical-data/ac-characteristics",
      "excerpt" : "AC characteristics Timing closure might be difficult to obtain in a complex system because the AXI to AHB ... The easiest way to rectify this is to use an AXI register slice or buffer on any ...",
      "firstSentences" : "AC characteristics Timing closure might be difficult to obtain in a complex system because the AXI to AHB gasket contains combinatorial paths. The easiest way to rectify this is to use an AXI ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 100,
      "percentScore" : 22.501759,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Infrastructure AMBA 3 AXI to AMBA 2 AHB Bridges (BP137) Technical Overview",
        "uri" : "https://developer.arm.com/documentation/dto0010/c/en",
        "printableUri" : "https://developer.arm.com/documentation/dto0010/c/en",
        "clickUri" : "https://developer.arm.com/documentation/dto0010/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dto0010/c/en",
        "excerpt" : "ARM Limited shall not be liable for any loss or damage arising from the use of any information in this ... PrimeCell Infrastructure AMBA 3 AXI to AMBA 2 AHB Bridges (BP137) Technical Overview ...",
        "firstSentences" : "PrimeCell Infrastructure AMBA 3 AXI to AMBA 2 AHB Bridges (BP137) Technical Overview Copyright 2004-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "PrimeCell Infrastructure AMBA 3 AXI to AMBA 2 AHB Bridges (BP137) Technical Overview ",
          "document_number" : "dto0010",
          "document_version" : "c",
          "content_type" : "Technical Overview",
          "systopparent" : "4993997",
          "sysurihash" : "jQMTz9xlyifHyWS1",
          "urihash" : "jQMTz9xlyifHyWS1",
          "sysuri" : "https://developer.arm.com/documentation/dto0010/c/en",
          "systransactionid" : 863762,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1191258314000,
          "topparentid" : 4993997,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586787333000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5eec73ece24a5e02d07b2767", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084703000,
          "permanentid" : "c223fd53385c86453023c4e0e2b27712e339d67073a3f9611575f9bfc083",
          "syslanguage" : [ "English" ],
          "itemid" : "5e9474058259fe2368e2bc8b",
          "transactionid" : 863762,
          "title" : "PrimeCell Infrastructure AMBA 3 AXI to AMBA 2 AHB Bridges (BP137) Technical Overview ",
          "products" : [ "AMBA 3" ],
          "date" : 1649084703000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dto0010:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084703018297588,
          "navigationhierarchiescontenttype" : "Technical Overview",
          "size" : 1982,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dto0010/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084661525,
          "syssize" : 1982,
          "sysdate" : 1649084703000,
          "haslayout" : "1",
          "topparent" : "4993997",
          "label_version" : "r2p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4993997,
          "content_description" : "This Technical Overview describes the AXI to AHB bridges.",
          "wordcount" : 152,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AMBA 3", "Architecture|AMBA Specifications|AMBA 3", "System IP|AMBA|AMBA 3" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 3" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084703000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dto0010/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dto0010/c/?lang=en",
          "modified" : 1640097023000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084703018297588,
          "uri" : "https://developer.arm.com/documentation/dto0010/c/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Infrastructure AMBA 3 AXI to AMBA 2 AHB Bridges (BP137) Technical Overview",
        "Uri" : "https://developer.arm.com/documentation/dto0010/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dto0010/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/dto0010/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dto0010/c/en",
        "Excerpt" : "ARM Limited shall not be liable for any loss or damage arising from the use of any information in this ... PrimeCell Infrastructure AMBA 3 AXI to AMBA 2 AHB Bridges (BP137) Technical Overview ...",
        "FirstSentences" : "PrimeCell Infrastructure AMBA 3 AXI to AMBA 2 AHB Bridges (BP137) Technical Overview Copyright 2004-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "AC characteristics ",
        "document_number" : "dto0010",
        "document_version" : "c",
        "content_type" : "Technical Overview",
        "systopparent" : "4993997",
        "sysurihash" : "DkKotrHsEp36y1mw",
        "urihash" : "DkKotrHsEp36y1mw",
        "sysuri" : "https://developer.arm.com/documentation/dto0010/c/en/axi-to-ahb-bridges/physical-data/ac-characteristics",
        "systransactionid" : 863761,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1191258314000,
        "topparentid" : 4993997,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586787333000,
        "sysconcepts" : "clock cycle ; AXI ; timing ; AHB ; Lite slave ; OVL assertions ; Artisan SAGE ; Design Compiler ; latency penalty ; register slice ; complex system ; controller ; interfacing",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5eec73ece24a5e02d07b2767", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767" ],
        "attachmentparentid" : 4993997,
        "parentitem" : "5e9474058259fe2368e2bc8b",
        "concepts" : "clock cycle ; AXI ; timing ; AHB ; Lite slave ; OVL assertions ; Artisan SAGE ; Design Compiler ; latency penalty ; register slice ; complex system ; controller ; interfacing",
        "documenttype" : "html",
        "isattachment" : "4993997",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084672000,
        "permanentid" : "78342c0ebdd4a3a448d563789cad2b0d571bac86f2c0659d72d1c6265bf7",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9474058259fe2368e2bc96",
        "transactionid" : 863761,
        "title" : "AC characteristics ",
        "products" : [ "AMBA 3" ],
        "date" : 1649084672000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dto0010:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084672652729110,
        "sysisattachment" : "4993997",
        "navigationhierarchiescontenttype" : "Technical Overview",
        "sysattachmentparentid" : 4993997,
        "size" : 2142,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dto0010/c/axi-to-ahb-bridges/physical-data/ac-characteristics?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084661525,
        "syssize" : 2142,
        "sysdate" : 1649084672000,
        "haslayout" : "1",
        "topparent" : "4993997",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4993997,
        "content_description" : "This Technical Overview describes the AXI to AHB bridges.",
        "wordcount" : 129,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AMBA 3", "Architecture|AMBA Specifications|AMBA 3", "System IP|AMBA|AMBA 3" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 3" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084672000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dto0010/c/axi-to-ahb-bridges/physical-data/ac-characteristics?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dto0010/c/axi-to-ahb-bridges/physical-data/ac-characteristics?lang=en",
        "modified" : 1640097023000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084672652729110,
        "uri" : "https://developer.arm.com/documentation/dto0010/c/en/axi-to-ahb-bridges/physical-data/ac-characteristics",
        "syscollection" : "default"
      },
      "Title" : "AC characteristics",
      "Uri" : "https://developer.arm.com/documentation/dto0010/c/en/axi-to-ahb-bridges/physical-data/ac-characteristics",
      "PrintableUri" : "https://developer.arm.com/documentation/dto0010/c/en/axi-to-ahb-bridges/physical-data/ac-characteristics",
      "ClickUri" : "https://developer.arm.com/documentation/dto0010/c/axi-to-ahb-bridges/physical-data/ac-characteristics?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dto0010/c/en/axi-to-ahb-bridges/physical-data/ac-characteristics",
      "Excerpt" : "AC characteristics Timing closure might be difficult to obtain in a complex system because the AXI to AHB ... The easiest way to rectify this is to use an AXI register slice or buffer on any ...",
      "FirstSentences" : "AC characteristics Timing closure might be difficult to obtain in a complex system because the AXI to AHB gasket contains combinatorial paths. The easiest way to rectify this is to use an AXI ..."
    } ],
    "totalNumberOfChildResults" : 18,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "AXI to ARM11 AHB-Lite bridge ",
      "document_number" : "dto0010",
      "document_version" : "c",
      "content_type" : "Technical Overview",
      "systopparent" : "4993997",
      "sysurihash" : "M4vmxñOHaJñCL9w2",
      "urihash" : "M4vmxñOHaJñCL9w2",
      "sysuri" : "https://developer.arm.com/documentation/dto0010/c/en/axi-to-ahb-bridges/about-the-axi-to-ahb-bridges/axi-to-arm11-ahb-lite-bridge",
      "systransactionid" : 863761,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1191258314000,
      "topparentid" : 4993997,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586787333000,
      "sysconcepts" : "ARM11 AHB-Lite ; AXI ; master ; slave port",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5eec73ece24a5e02d07b2767", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767" ],
      "attachmentparentid" : 4993997,
      "parentitem" : "5e9474058259fe2368e2bc8b",
      "concepts" : "ARM11 AHB-Lite ; AXI ; master ; slave port",
      "documenttype" : "html",
      "isattachment" : "4993997",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649084672000,
      "permanentid" : "38006a7ba341ad1ac2af6f6c44736f7c16a5f9fc5862150ce7d92b94dbe4",
      "syslanguage" : [ "English" ],
      "itemid" : "5e9474058259fe2368e2bc8f",
      "transactionid" : 863761,
      "title" : "AXI to ARM11 AHB-Lite bridge ",
      "products" : [ "AMBA 3" ],
      "date" : 1649084672000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "dto0010:c:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649084672933872105,
      "sysisattachment" : "4993997",
      "navigationhierarchiescontenttype" : "Technical Overview",
      "sysattachmentparentid" : 4993997,
      "size" : 433,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/dto0010/c/axi-to-ahb-bridges/about-the-axi-to-ahb-bridges/axi-to-arm11-ahb-lite-bridge?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649084661525,
      "syssize" : 433,
      "sysdate" : 1649084672000,
      "haslayout" : "1",
      "topparent" : "4993997",
      "label_version" : "r2p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4993997,
      "content_description" : "This Technical Overview describes the AXI to AHB bridges.",
      "wordcount" : 35,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AMBA 3", "Architecture|AMBA Specifications|AMBA 3", "System IP|AMBA|AMBA 3" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 3" ],
      "document_revision" : "c",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649084672000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/dto0010/c/axi-to-ahb-bridges/about-the-axi-to-ahb-bridges/axi-to-arm11-ahb-lite-bridge?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/dto0010/c/axi-to-ahb-bridges/about-the-axi-to-ahb-bridges/axi-to-arm11-ahb-lite-bridge?lang=en",
      "modified" : 1640097023000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649084672933872105,
      "uri" : "https://developer.arm.com/documentation/dto0010/c/en/axi-to-ahb-bridges/about-the-axi-to-ahb-bridges/axi-to-arm11-ahb-lite-bridge",
      "syscollection" : "default"
    },
    "Title" : "AXI to ARM11 AHB-Lite bridge",
    "Uri" : "https://developer.arm.com/documentation/dto0010/c/en/axi-to-ahb-bridges/about-the-axi-to-ahb-bridges/axi-to-arm11-ahb-lite-bridge",
    "PrintableUri" : "https://developer.arm.com/documentation/dto0010/c/en/axi-to-ahb-bridges/about-the-axi-to-ahb-bridges/axi-to-arm11-ahb-lite-bridge",
    "ClickUri" : "https://developer.arm.com/documentation/dto0010/c/axi-to-ahb-bridges/about-the-axi-to-ahb-bridges/axi-to-arm11-ahb-lite-bridge?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/dto0010/c/en/axi-to-ahb-bridges/about-the-axi-to-ahb-bridges/axi-to-arm11-ahb-lite-bridge",
    "Excerpt" : "AXI to ARM11 AHB-Lite bridge The AXI to ARM11 AHB-Lite bridge implements an AXI slave port and an ARM11 ... The Systems IP ARM11 AMBA AHB Extensions Specification defines the ARM11 extensions ...",
    "FirstSentences" : "AXI to ARM11 AHB-Lite bridge The AXI to ARM11 AHB-Lite bridge implements an AXI slave port and an ARM11 AHB-Lite master port to enable, for example, an ARM11 AHB-Lite system to be connected to an ..."
  }, {
    "title" : "How to allocate memory from Application in TFLu framework",
    "uri" : "https://developer.arm.com/documentation/ka004702/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004702/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004702/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004702/1-0/en",
    "excerpt" : "Article ID: KA004702 Applies To: Ethos-U55, Ethos-U65 Confidentiality: Customer Non-confidential Summary ... It can also be combined with AI accelerators like Arm Ethos U55\\/U65 (microNPUs).",
    "firstSentences" : "Article ID: KA004702 Applies To: Ethos-U55, Ethos-U65 Confidentiality: Customer Non-confidential Summary TensorFlow Lite Micro is designed to run machine learning models on Microcontrollers. It ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 100,
    "percentScore" : 22.501759,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "How to allocate memory from Application in TFLu framework ",
      "document_number" : "ka004702",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4949019",
      "sysurihash" : "dJ0Bm1ð0lzðpNR6J",
      "urihash" : "dJ0Bm1ð0lzðpNR6J",
      "sysuri" : "https://developer.arm.com/documentation/ka004702/1-0/en",
      "systransactionid" : 863681,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1625486210000,
      "topparentid" : 4949019,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1625486238000,
      "sysconcepts" : "tensors ; memory ; weights ; TFLu ; applications ; arena ; interpreter ; vela ; variables created ; determined dynamic ; previously hit ; limited storage ; microcontroller ; activations ; preallocate",
      "navigationhierarchies" : [ "5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fae4ae0cd74e712c44971f8", "60368534d6f3ea0b00e84794|5fae4ae0cd74e712c44971f8", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fae4ae0cd74e712c44971f8", "5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fbba0898e527a03a85ed21b", "60368534d6f3ea0b00e84794|5fbba0898e527a03a85ed21b", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fbba0898e527a03a85ed21b" ],
      "concepts" : "tensors ; memory ; weights ; TFLu ; applications ; arena ; interpreter ; vela ; variables created ; determined dynamic ; previously hit ; limited storage ; microcontroller ; activations ; preallocate",
      "documenttype" : "html",
      "sysindexeddate" : 1649080859000,
      "permanentid" : "df126514fd6e7f4c3ee73d83b55e2733c68b006e349e500c31f8e90fed4e",
      "syslanguage" : [ "English" ],
      "itemid" : "60e2f39e0320e92fa40b82fb",
      "transactionid" : 863681,
      "title" : "How to allocate memory from Application in TFLu framework ",
      "products" : [ "Ethos-U55", "Ethos-U65", "ML004", "ML006" ],
      "date" : 1649080859000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka004702:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649080859447889706,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 2232,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004702/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649080692042,
      "syssize" : 2232,
      "sysdate" : 1649080859000,
      "haslayout" : "1",
      "topparent" : "4949019",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4949019,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 167,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Machine Learning|Ethos-U|Ethos-U55", "Ethos NPUs|Ethos-U55", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U55", "Machine Learning|Ethos-U|Ethos-U65", "Ethos NPUs|Ethos-U65", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U65" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Ethos-U", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U55", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U65", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
      "document_revision" : "3",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649080859000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004702/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004702/1-0/?lang=en",
      "modified" : 1625486238000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649080859447889706,
      "uri" : "https://developer.arm.com/documentation/ka004702/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "How to allocate memory from Application in TFLu framework",
    "Uri" : "https://developer.arm.com/documentation/ka004702/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004702/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004702/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004702/1-0/en",
    "Excerpt" : "Article ID: KA004702 Applies To: Ethos-U55, Ethos-U65 Confidentiality: Customer Non-confidential Summary ... It can also be combined with AI accelerators like Arm Ethos U55\\/U65 (microNPUs).",
    "FirstSentences" : "Article ID: KA004702 Applies To: Ethos-U55, Ethos-U65 Confidentiality: Customer Non-confidential Summary TensorFlow Lite Micro is designed to run machine learning models on Microcontrollers. It ..."
  }, {
    "title" : "The ARM processor business model",
    "uri" : "https://developer.arm.com/documentation/dht0001/a/en/architectures--processors--and-devices/the-arm-processor-business-model",
    "printableUri" : "https://developer.arm.com/documentation/dht0001/a/en/architectures--processors--and-devices/the-arm-processor-business-model",
    "clickUri" : "https://developer.arm.com/documentation/dht0001/a/architectures--processors--and-devices/the-arm-processor-business-model?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/dht0001/a/en/architectures--processors--and-devices/the-arm-processor-business-model",
    "excerpt" : "The ARM processor business model ARM does not manufacture processor hardware. Instead, ARM creates microprocessor designs that are licensed to our customers, who integrate them into System ...",
    "firstSentences" : "The ARM processor business model ARM does not manufacture processor hardware. Instead, ARM creates microprocessor designs that are licensed to our customers, who integrate them into System-on-Chip ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 100,
    "percentScore" : 22.501759,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Architectures, Processors, and Devices Development Article",
      "uri" : "https://developer.arm.com/documentation/dht0001/a/en",
      "printableUri" : "https://developer.arm.com/documentation/dht0001/a/en",
      "clickUri" : "https://developer.arm.com/documentation/dht0001/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dht0001/a/en",
      "excerpt" : "Architectures, Processors, and Devices Development Article Copyright 2009 ARM Limited. All rights reserved. ... Confidentiality Status This document is Non-Confidential.",
      "firstSentences" : "Architectures, Processors, and Devices Development Article Copyright 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Architectures, Processors, and Devices Development Article ",
        "document_number" : "dht0001",
        "document_version" : "a",
        "content_type" : "Glossary",
        "systopparent" : "4992959",
        "sysurihash" : "tVwm65VkMLariArM",
        "urihash" : "tVwm65VkMLariArM",
        "sysuri" : "https://developer.arm.com/documentation/dht0001/a/en",
        "systransactionid" : 863761,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1242930776000,
        "topparentid" : 4992959,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586761936000,
        "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753" ],
        "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084667000,
        "permanentid" : "9547d575dc656d4f781d02462ed1b1c8d779b8bc8ba761e999772a0c397e",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9410d08259fe2368e2ba33",
        "transactionid" : 863761,
        "title" : "Architectures, Processors, and Devices Development Article ",
        "products" : [ "CPU architecture" ],
        "date" : 1649084667000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dht0001:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084667807151802,
        "navigationhierarchiescontenttype" : "Glossary",
        "size" : 1882,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dht0001/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084620877,
        "syssize" : 1882,
        "sysdate" : 1649084667000,
        "haslayout" : "1",
        "topparent" : "4992959",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4992959,
        "content_description" : "This article introduces and explains the terms architecture, processor, and device as they apply to ARM-based systems.",
        "wordcount" : 141,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084667000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dht0001/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dht0001/a/?lang=en",
        "modified" : 1640083515000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084667807151802,
        "uri" : "https://developer.arm.com/documentation/dht0001/a/en",
        "syscollection" : "default"
      },
      "Title" : "Architectures, Processors, and Devices Development Article",
      "Uri" : "https://developer.arm.com/documentation/dht0001/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dht0001/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/dht0001/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dht0001/a/en",
      "Excerpt" : "Architectures, Processors, and Devices Development Article Copyright 2009 ARM Limited. All rights reserved. ... Confidentiality Status This document is Non-Confidential.",
      "FirstSentences" : "Architectures, Processors, and Devices Development Article Copyright 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
    },
    "childResults" : [ {
      "title" : "Architectures, Processors, and Devices Development Article",
      "uri" : "https://developer.arm.com/documentation/dht0001/a/en/pdf/DHT0001A_architecture_processors_and_devices.pdf",
      "printableUri" : "https://developer.arm.com/documentation/dht0001/a/en/pdf/DHT0001A_architecture_processors_and_devices.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5e9410d08259fe2368e2ba41",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dht0001/a/en/pdf/DHT0001A_architecture_processors_and_devices.pdf",
      "excerpt" : "Chapter 1 ... ARM DHT 0001A ... Unrestricted Access ... Architectures, Processors, and Devices ... 1.2 ... 1.3 ... 1.4 ... 1.5 ... The ARM processor business model ... 1-2 Architecture ... iv",
      "firstSentences" : "Architectures, Processors, and Devices Development Article Copyright © 2009 ARM Limited. All rights reserved. ARM DHT 0001A ii Architectures, Processors, and Devices Development Article Copyright ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 100,
      "percentScore" : 22.501759,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Architectures, Processors, and Devices Development Article",
        "uri" : "https://developer.arm.com/documentation/dht0001/a/en",
        "printableUri" : "https://developer.arm.com/documentation/dht0001/a/en",
        "clickUri" : "https://developer.arm.com/documentation/dht0001/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dht0001/a/en",
        "excerpt" : "Architectures, Processors, and Devices Development Article Copyright 2009 ARM Limited. All rights reserved. ... Confidentiality Status This document is Non-Confidential.",
        "firstSentences" : "Architectures, Processors, and Devices Development Article Copyright 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Architectures, Processors, and Devices Development Article ",
          "document_number" : "dht0001",
          "document_version" : "a",
          "content_type" : "Glossary",
          "systopparent" : "4992959",
          "sysurihash" : "tVwm65VkMLariArM",
          "urihash" : "tVwm65VkMLariArM",
          "sysuri" : "https://developer.arm.com/documentation/dht0001/a/en",
          "systransactionid" : 863761,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1242930776000,
          "topparentid" : 4992959,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586761936000,
          "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753" ],
          "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084667000,
          "permanentid" : "9547d575dc656d4f781d02462ed1b1c8d779b8bc8ba761e999772a0c397e",
          "syslanguage" : [ "English" ],
          "itemid" : "5e9410d08259fe2368e2ba33",
          "transactionid" : 863761,
          "title" : "Architectures, Processors, and Devices Development Article ",
          "products" : [ "CPU architecture" ],
          "date" : 1649084667000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dht0001:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084667807151802,
          "navigationhierarchiescontenttype" : "Glossary",
          "size" : 1882,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dht0001/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084620877,
          "syssize" : 1882,
          "sysdate" : 1649084667000,
          "haslayout" : "1",
          "topparent" : "4992959",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4992959,
          "content_description" : "This article introduces and explains the terms architecture, processor, and device as they apply to ARM-based systems.",
          "wordcount" : 141,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084667000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dht0001/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dht0001/a/?lang=en",
          "modified" : 1640083515000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084667807151802,
          "uri" : "https://developer.arm.com/documentation/dht0001/a/en",
          "syscollection" : "default"
        },
        "Title" : "Architectures, Processors, and Devices Development Article",
        "Uri" : "https://developer.arm.com/documentation/dht0001/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dht0001/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/dht0001/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dht0001/a/en",
        "Excerpt" : "Architectures, Processors, and Devices Development Article Copyright 2009 ARM Limited. All rights reserved. ... Confidentiality Status This document is Non-Confidential.",
        "FirstSentences" : "Architectures, Processors, and Devices Development Article Copyright 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Architectures, Processors, and Devices Development Article ",
        "document_number" : "dht0001",
        "document_version" : "a",
        "content_type" : "Glossary",
        "systopparent" : "4992959",
        "sysauthor" : "ARM Limited",
        "sysurihash" : "mEhcy9oEvNzLhb6C",
        "urihash" : "mEhcy9oEvNzLhb6C",
        "sysuri" : "https://developer.arm.com/documentation/dht0001/a/en/pdf/DHT0001A_architecture_processors_and_devices.pdf",
        "keywords" : "ARM, architecture, processor, device, SoC, profiles, Cortex, documentation, manual, TRM, ARMv6, ARMv7.",
        "systransactionid" : 863761,
        "copyright" : "Copyright ©€2009 ARM Limited. All rights reserved.",
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1242930776000,
        "topparentid" : 4992959,
        "numberofpages" : 12,
        "sysconcepts" : "arm ; documentation ; Thumb instruction ; implementations ; profiles ; behaviors ; cache sizes ; Reference Manual ; programmers model ; extensions ; functionality ; infocenter",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753" ],
        "attachmentparentid" : 4992959,
        "parentitem" : "5e9410d08259fe2368e2ba33",
        "concepts" : "arm ; documentation ; Thumb instruction ; implementations ; profiles ; behaviors ; cache sizes ; Reference Manual ; programmers model ; extensions ; functionality ; infocenter",
        "documenttype" : "pdf",
        "isattachment" : "4992959",
        "sysindexeddate" : 1649084668000,
        "permanentid" : "a0485ed95aed392e1abcb21eab0333869ab4e8304913bef4939a378b4a17",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9410d08259fe2368e2ba41",
        "transactionid" : 863761,
        "title" : "Architectures, Processors, and Devices Development Article ",
        "subject" : "Architectures, Processors, and Devices describes these concepts, how they interact and how this affects documentation available to developers.",
        "date" : 1649084668000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dht0001:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084668090140632,
        "sysisattachment" : "4992959",
        "navigationhierarchiescontenttype" : "Glossary",
        "sysattachmentparentid" : 4992959,
        "size" : 94311,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5e9410d08259fe2368e2ba41",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084621838,
        "syssubject" : "Architectures, Processors, and Devices describes these concepts, how they interact and how this affects documentation available to developers.",
        "syssize" : 94311,
        "sysdate" : 1649084668000,
        "topparent" : "4992959",
        "author" : "ARM Limited",
        "label_version" : "1.0",
        "systopparentid" : 4992959,
        "content_description" : "This article introduces and explains the terms architecture, processor, and device as they apply to ARM-based systems.",
        "wordcount" : 534,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084668000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5e9410d08259fe2368e2ba41",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084668090140632,
        "uri" : "https://developer.arm.com/documentation/dht0001/a/en/pdf/DHT0001A_architecture_processors_and_devices.pdf",
        "syscollection" : "default"
      },
      "Title" : "Architectures, Processors, and Devices Development Article",
      "Uri" : "https://developer.arm.com/documentation/dht0001/a/en/pdf/DHT0001A_architecture_processors_and_devices.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/dht0001/a/en/pdf/DHT0001A_architecture_processors_and_devices.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5e9410d08259fe2368e2ba41",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dht0001/a/en/pdf/DHT0001A_architecture_processors_and_devices.pdf",
      "Excerpt" : "Chapter 1 ... ARM DHT 0001A ... Unrestricted Access ... Architectures, Processors, and Devices ... 1.2 ... 1.3 ... 1.4 ... 1.5 ... The ARM processor business model ... 1-2 Architecture ... iv",
      "FirstSentences" : "Architectures, Processors, and Devices Development Article Copyright © 2009 ARM Limited. All rights reserved. ARM DHT 0001A ii Architectures, Processors, and Devices Development Article Copyright ..."
    }, {
      "title" : "Putting it all together",
      "uri" : "https://developer.arm.com/documentation/dht0001/a/en/architectures--processors--and-devices/putting-it-all-together",
      "printableUri" : "https://developer.arm.com/documentation/dht0001/a/en/architectures--processors--and-devices/putting-it-all-together",
      "clickUri" : "https://developer.arm.com/documentation/dht0001/a/architectures--processors--and-devices/putting-it-all-together?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dht0001/a/en/architectures--processors--and-devices/putting-it-all-together",
      "excerpt" : "Putting it all together When you design or develop your system, there might be three or more different ... Depending on the nature of your question, you might have to combine two or more of ...",
      "firstSentences" : "Putting it all together When you design or develop your system, there might be three or more different sources of information that together describe the behavior of your ARM target. Depending on ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 100,
      "percentScore" : 22.501759,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Architectures, Processors, and Devices Development Article",
        "uri" : "https://developer.arm.com/documentation/dht0001/a/en",
        "printableUri" : "https://developer.arm.com/documentation/dht0001/a/en",
        "clickUri" : "https://developer.arm.com/documentation/dht0001/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dht0001/a/en",
        "excerpt" : "Architectures, Processors, and Devices Development Article Copyright 2009 ARM Limited. All rights reserved. ... Confidentiality Status This document is Non-Confidential.",
        "firstSentences" : "Architectures, Processors, and Devices Development Article Copyright 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Architectures, Processors, and Devices Development Article ",
          "document_number" : "dht0001",
          "document_version" : "a",
          "content_type" : "Glossary",
          "systopparent" : "4992959",
          "sysurihash" : "tVwm65VkMLariArM",
          "urihash" : "tVwm65VkMLariArM",
          "sysuri" : "https://developer.arm.com/documentation/dht0001/a/en",
          "systransactionid" : 863761,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1242930776000,
          "topparentid" : 4992959,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586761936000,
          "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753" ],
          "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084667000,
          "permanentid" : "9547d575dc656d4f781d02462ed1b1c8d779b8bc8ba761e999772a0c397e",
          "syslanguage" : [ "English" ],
          "itemid" : "5e9410d08259fe2368e2ba33",
          "transactionid" : 863761,
          "title" : "Architectures, Processors, and Devices Development Article ",
          "products" : [ "CPU architecture" ],
          "date" : 1649084667000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dht0001:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084667807151802,
          "navigationhierarchiescontenttype" : "Glossary",
          "size" : 1882,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dht0001/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084620877,
          "syssize" : 1882,
          "sysdate" : 1649084667000,
          "haslayout" : "1",
          "topparent" : "4992959",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4992959,
          "content_description" : "This article introduces and explains the terms architecture, processor, and device as they apply to ARM-based systems.",
          "wordcount" : 141,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084667000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dht0001/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dht0001/a/?lang=en",
          "modified" : 1640083515000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084667807151802,
          "uri" : "https://developer.arm.com/documentation/dht0001/a/en",
          "syscollection" : "default"
        },
        "Title" : "Architectures, Processors, and Devices Development Article",
        "Uri" : "https://developer.arm.com/documentation/dht0001/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dht0001/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/dht0001/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dht0001/a/en",
        "Excerpt" : "Architectures, Processors, and Devices Development Article Copyright 2009 ARM Limited. All rights reserved. ... Confidentiality Status This document is Non-Confidential.",
        "FirstSentences" : "Architectures, Processors, and Devices Development Article Copyright 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Putting it all together ",
        "document_number" : "dht0001",
        "document_version" : "a",
        "content_type" : "Glossary",
        "systopparent" : "4992959",
        "sysurihash" : "ECgJ57QRñVWñzLbw",
        "urihash" : "ECgJ57QRñVWñzLbw",
        "sysuri" : "https://developer.arm.com/documentation/dht0001/a/en/architectures--processors--and-devices/putting-it-all-together",
        "systransactionid" : 863761,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1242930776000,
        "topparentid" : 4992959,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586761936000,
        "sysconcepts" : "target ; memory ; ARM ; ARM-based design ; cache controllers ; corruption problem ; insight ; Hopefully ; documentation ; architecture",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753" ],
        "attachmentparentid" : 4992959,
        "parentitem" : "5e9410d08259fe2368e2ba33",
        "concepts" : "target ; memory ; ARM ; ARM-based design ; cache controllers ; corruption problem ; insight ; Hopefully ; documentation ; architecture",
        "documenttype" : "html",
        "isattachment" : "4992959",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084667000,
        "permanentid" : "1dd498173472746ce5f2f2ffc5a5bd7774a1d63a1ed4bcbcc230ace8392b",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9410d08259fe2368e2ba3d",
        "transactionid" : 863761,
        "title" : "Putting it all together ",
        "products" : [ "CPU architecture" ],
        "date" : 1649084667000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dht0001:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084667958762441,
        "sysisattachment" : "4992959",
        "navigationhierarchiescontenttype" : "Glossary",
        "sysattachmentparentid" : 4992959,
        "size" : 810,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dht0001/a/architectures--processors--and-devices/putting-it-all-together?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084620877,
        "syssize" : 810,
        "sysdate" : 1649084667000,
        "haslayout" : "1",
        "topparent" : "4992959",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4992959,
        "content_description" : "This article introduces and explains the terms architecture, processor, and device as they apply to ARM-based systems.",
        "wordcount" : 77,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084667000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dht0001/a/architectures--processors--and-devices/putting-it-all-together?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dht0001/a/architectures--processors--and-devices/putting-it-all-together?lang=en",
        "modified" : 1640083515000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084667958762441,
        "uri" : "https://developer.arm.com/documentation/dht0001/a/en/architectures--processors--and-devices/putting-it-all-together",
        "syscollection" : "default"
      },
      "Title" : "Putting it all together",
      "Uri" : "https://developer.arm.com/documentation/dht0001/a/en/architectures--processors--and-devices/putting-it-all-together",
      "PrintableUri" : "https://developer.arm.com/documentation/dht0001/a/en/architectures--processors--and-devices/putting-it-all-together",
      "ClickUri" : "https://developer.arm.com/documentation/dht0001/a/architectures--processors--and-devices/putting-it-all-together?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dht0001/a/en/architectures--processors--and-devices/putting-it-all-together",
      "Excerpt" : "Putting it all together When you design or develop your system, there might be three or more different ... Depending on the nature of your question, you might have to combine two or more of ...",
      "FirstSentences" : "Putting it all together When you design or develop your system, there might be three or more different sources of information that together describe the behavior of your ARM target. Depending on ..."
    }, {
      "title" : "Architectures, Processors, and Devices Development Article",
      "uri" : "https://developer.arm.com/documentation/dht0001/a/en",
      "printableUri" : "https://developer.arm.com/documentation/dht0001/a/en",
      "clickUri" : "https://developer.arm.com/documentation/dht0001/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dht0001/a/en",
      "excerpt" : "Architectures, Processors, and Devices Development Article Copyright 2009 ARM Limited. All rights reserved. ... Confidentiality Status This document is Non-Confidential.",
      "firstSentences" : "Architectures, Processors, and Devices Development Article Copyright 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 100,
      "percentScore" : 22.501759,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Architectures, Processors, and Devices Development Article ",
        "document_number" : "dht0001",
        "document_version" : "a",
        "content_type" : "Glossary",
        "systopparent" : "4992959",
        "sysurihash" : "tVwm65VkMLariArM",
        "urihash" : "tVwm65VkMLariArM",
        "sysuri" : "https://developer.arm.com/documentation/dht0001/a/en",
        "systransactionid" : 863761,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1242930776000,
        "topparentid" : 4992959,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586761936000,
        "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753" ],
        "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084667000,
        "permanentid" : "9547d575dc656d4f781d02462ed1b1c8d779b8bc8ba761e999772a0c397e",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9410d08259fe2368e2ba33",
        "transactionid" : 863761,
        "title" : "Architectures, Processors, and Devices Development Article ",
        "products" : [ "CPU architecture" ],
        "date" : 1649084667000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dht0001:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084667807151802,
        "navigationhierarchiescontenttype" : "Glossary",
        "size" : 1882,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dht0001/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084620877,
        "syssize" : 1882,
        "sysdate" : 1649084667000,
        "haslayout" : "1",
        "topparent" : "4992959",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4992959,
        "content_description" : "This article introduces and explains the terms architecture, processor, and device as they apply to ARM-based systems.",
        "wordcount" : 141,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084667000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dht0001/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dht0001/a/?lang=en",
        "modified" : 1640083515000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084667807151802,
        "uri" : "https://developer.arm.com/documentation/dht0001/a/en",
        "syscollection" : "default"
      },
      "Title" : "Architectures, Processors, and Devices Development Article",
      "Uri" : "https://developer.arm.com/documentation/dht0001/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dht0001/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/dht0001/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dht0001/a/en",
      "Excerpt" : "Architectures, Processors, and Devices Development Article Copyright 2009 ARM Limited. All rights reserved. ... Confidentiality Status This document is Non-Confidential.",
      "FirstSentences" : "Architectures, Processors, and Devices Development Article Copyright 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
    } ],
    "totalNumberOfChildResults" : 8,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "The ARM processor business model ",
      "document_number" : "dht0001",
      "document_version" : "a",
      "content_type" : "Glossary",
      "systopparent" : "4992959",
      "sysurihash" : "edmmLIT3kTOseini",
      "urihash" : "edmmLIT3kTOseini",
      "sysuri" : "https://developer.arm.com/documentation/dht0001/a/en/architectures--processors--and-devices/the-arm-processor-business-model",
      "systransactionid" : 863761,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1242930776000,
      "topparentid" : 4992959,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586761936000,
      "sysconcepts" : "architecture ; ARM ; programmers model ; designs ; implementations ; common ; SoC ; reference manual ; documentation ; interoperability ; System-on-Chip",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753" ],
      "attachmentparentid" : 4992959,
      "parentitem" : "5e9410d08259fe2368e2ba33",
      "concepts" : "architecture ; ARM ; programmers model ; designs ; implementations ; common ; SoC ; reference manual ; documentation ; interoperability ; System-on-Chip",
      "documenttype" : "html",
      "isattachment" : "4992959",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649084669000,
      "permanentid" : "34a0dcc9ce44c55928838d81731b21198b4f2476cab2432f4e3fb2af9ad4",
      "syslanguage" : [ "English" ],
      "itemid" : "5e9410d08259fe2368e2ba36",
      "transactionid" : 863761,
      "title" : "The ARM processor business model ",
      "products" : [ "CPU architecture" ],
      "date" : 1649084669000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "dht0001:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649084669563677194,
      "sysisattachment" : "4992959",
      "navigationhierarchiescontenttype" : "Glossary",
      "sysattachmentparentid" : 4992959,
      "size" : 1393,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/dht0001/a/architectures--processors--and-devices/the-arm-processor-business-model?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649084620877,
      "syssize" : 1393,
      "sysdate" : 1649084669000,
      "haslayout" : "1",
      "topparent" : "4992959",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4992959,
      "content_description" : "This article introduces and explains the terms architecture, processor, and device as they apply to ARM-based systems.",
      "wordcount" : 104,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture" ],
      "document_revision" : "a",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649084669000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/dht0001/a/architectures--processors--and-devices/the-arm-processor-business-model?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/dht0001/a/architectures--processors--and-devices/the-arm-processor-business-model?lang=en",
      "modified" : 1640083515000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649084669563677194,
      "uri" : "https://developer.arm.com/documentation/dht0001/a/en/architectures--processors--and-devices/the-arm-processor-business-model",
      "syscollection" : "default"
    },
    "Title" : "The ARM processor business model",
    "Uri" : "https://developer.arm.com/documentation/dht0001/a/en/architectures--processors--and-devices/the-arm-processor-business-model",
    "PrintableUri" : "https://developer.arm.com/documentation/dht0001/a/en/architectures--processors--and-devices/the-arm-processor-business-model",
    "ClickUri" : "https://developer.arm.com/documentation/dht0001/a/architectures--processors--and-devices/the-arm-processor-business-model?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/dht0001/a/en/architectures--processors--and-devices/the-arm-processor-business-model",
    "Excerpt" : "The ARM processor business model ARM does not manufacture processor hardware. Instead, ARM creates microprocessor designs that are licensed to our customers, who integrate them into System ...",
    "FirstSentences" : "The ARM processor business model ARM does not manufacture processor hardware. Instead, ARM creates microprocessor designs that are licensed to our customers, who integrate them into System-on-Chip ..."
  }, {
    "title" : "When an interconnect adds bits to the ID field does it add high-order bits or low-order bits?",
    "uri" : "https://developer.arm.com/documentation/ka001888/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka001888/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka001888/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka001888/1-0/en",
    "excerpt" : "KBA Article ID: KA001888 Applies To: AMBA Documentation Set Confidentiality: Customer non-confidential ... A common choice will be to add low-order bits and shift the ID bits from the master ...",
    "firstSentences" : "KBA Article ID: KA001888 Applies To: AMBA Documentation Set Confidentiality: Customer non-confidential Answer The protocol allows an interconnect to add ID bits to either end of the ID field. A ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 100,
    "percentScore" : 22.501759,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "When an interconnect adds bits to the ID field does it add high-order bits or low-order bits? ",
      "document_number" : "ka001888",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4235083",
      "sysurihash" : "650H6wLñ6NSAWkaN",
      "urihash" : "650H6wLñ6NSAWkaN",
      "sysuri" : "https://developer.arm.com/documentation/ka001888/1-0/en",
      "systransactionid" : 863761,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1602173014000,
      "topparentid" : 4235083,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1602173039000,
      "sysconcepts" : "ID field ; low-order ; common choice ; high-order ; master",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2769", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5eec73ece24a5e02d07b2769", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2769", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5fa2b1a98e527a03a85ed0be", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fa2b1a98e527a03a85ed0be", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e18e527a03a85ed237", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e2cd74e712c4497230", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e38e527a03a85ed238", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e4cd74e712c4497231", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5fbba0e4cd74e712c4497231", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fbba0e68e527a03a85ed239", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fbba0e7cd74e712c4497232", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fbba0e88e527a03a85ed23a", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0eacd74e712c4497233", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0eb8e527a03a85ed23b", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0ec8e527a03a85ed23c", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0edcd74e712c4497234" ],
      "concepts" : "ID field ; low-order ; common choice ; high-order ; master",
      "documenttype" : "html",
      "sysindexeddate" : 1649084668000,
      "permanentid" : "5aae3b9273d7bad8e284901bd64296648baff06deb204005e786fe8783b9",
      "syslanguage" : [ "English" ],
      "itemid" : "5f7f386fbcda971b145681cd",
      "transactionid" : 863761,
      "title" : "When an interconnect adds bits to the ID field does it add high-order bits or low-order bits? ",
      "products" : [ "AR500" ],
      "date" : 1649084668000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka001888:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649084668024619635,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 476,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka001888/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649084437163,
      "syssize" : 476,
      "sysdate" : 1649084668000,
      "haslayout" : "1",
      "topparent" : "4235083",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4235083,
      "wordcount" : 49,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA", "Architectures|System Architecture|AMBA|AMBA 2", "Architecture|AMBA Specifications|AMBA 2", "System IP|AMBA|AMBA 2", "Architecture|AMBA Specifications|AXI4-Stream", "System IP|AMBA|AMBA 4|AXI4-Stream", "System IP|AMBA|AMBA 5|AXI 5", "System IP|AMBA|AMBA 5|AHB 5", "System IP|AMBA|AMBA 5|ACE 5", "System IP|AMBA|AMBA 5|CHI", "Architectures|System Architecture|AMBA|CHI", "System IP|AMBA|AMBA 4|AXI 4", "System IP|AMBA|AMBA 4|ACE 4", "System IP|AMBA|AMBA 4|APB 4", "System IP|AMBA|AMBA 3|AXI 3", "System IP|AMBA|AMBA 3|ATB", "System IP|AMBA|AMBA 3|AHB-Lite", "System IP|AMBA|AMBA 3|APB 3" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 5", "Architectures|System Architecture|AMBA|AMBA 4", "Architectures|System Architecture|AMBA|AMBA 3", "Architectures|System Architecture|AMBA|AMBA 2", "Architectures|System Architecture|AMBA|CHI" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649084668000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka001888/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka001888/1-0/?lang=en",
      "modified" : 1602173039000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649084668024619635,
      "uri" : "https://developer.arm.com/documentation/ka001888/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "When an interconnect adds bits to the ID field does it add high-order bits or low-order bits?",
    "Uri" : "https://developer.arm.com/documentation/ka001888/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka001888/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka001888/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka001888/1-0/en",
    "Excerpt" : "KBA Article ID: KA001888 Applies To: AMBA Documentation Set Confidentiality: Customer non-confidential ... A common choice will be to add low-order bits and shift the ID bits from the master ...",
    "FirstSentences" : "KBA Article ID: KA001888 Applies To: AMBA Documentation Set Confidentiality: Customer non-confidential Answer The protocol allows an interconnect to add ID bits to either end of the ID field. A ..."
  }, {
    "title" : "When running TANH and LOGISTIC operators on the Ethos-U NPU, is the output bit-exact when compared to TensorFlow Lite reference kernel implementation?",
    "uri" : "https://developer.arm.com/documentation/ka002159/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka002159/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka002159/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka002159/1-0/en",
    "excerpt" : "Article ID: KA002159 Applies To: Ethos-U, Ethos-U Functional Model, Ethos-U55, Ethos-U65 ... However, because of implementation changes in the kernel in version 2.3, it is not bit- ... KBA",
    "firstSentences" : "Article ID: KA002159 Applies To: Ethos-U, Ethos-U Functional Model, Ethos-U55, Ethos-U65 Confidentiality: Customer Non-confidential Answer The 16-bit versions of the TANH and LOGISTIC operators ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 100,
    "percentScore" : 22.501759,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "When running TANH and LOGISTIC operators on the Ethos-U NPU, is the output bit-exact when compared to TensorFlow Lite reference kernel implementation? ",
      "document_number" : "ka002159",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4355495",
      "sysurihash" : "Nj8lwtzGpn3dr8sX",
      "urihash" : "Nj8lwtzGpn3dr8sX",
      "sysuri" : "https://developer.arm.com/documentation/ka002159/1-0/en",
      "systransactionid" : 861207,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1632385187000,
      "topparentid" : 4355495,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1632385274000,
      "sysconcepts" : "pull ; kernel ; tensorflow ; output bit-exact ; Ethos-U NPU ; LOGISTIC operators ; running TANH ; github",
      "navigationhierarchies" : [ "5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fae4ae0cd74e712c44971f8", "60368534d6f3ea0b00e84794|5fae4ae0cd74e712c44971f8", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fae4ae0cd74e712c44971f8", "5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fbba0898e527a03a85ed21b", "60368534d6f3ea0b00e84794|5fbba0898e527a03a85ed21b", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fbba0898e527a03a85ed21b", "5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fbba087cd74e712c449720f" ],
      "concepts" : "pull ; kernel ; tensorflow ; output bit-exact ; Ethos-U NPU ; LOGISTIC operators ; running TANH ; github",
      "documenttype" : "html",
      "sysindexeddate" : 1648715026000,
      "permanentid" : "c24988c3734a3eef83a75c84839f9535bf25ac78042541dbcb8d065d4df3",
      "syslanguage" : [ "English" ],
      "itemid" : "614c38fad5c3af0155495115",
      "transactionid" : 861207,
      "title" : "When running TANH and LOGISTIC operators on the Ethos-U NPU, is the output bit-exact when compared to TensorFlow Lite reference kernel implementation? ",
      "products" : [ "Ethos-U55", "Ethos-U65", "ML004", "ML005", "ML006" ],
      "date" : 1648715026000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka002159:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715026301363758,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 729,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka002159/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715022692,
      "syssize" : 729,
      "sysdate" : 1648715026000,
      "haslayout" : "1",
      "topparent" : "4355495",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4355495,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 71,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Machine Learning|Ethos-U|Ethos-U55", "Ethos NPUs|Ethos-U55", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U55", "Machine Learning|Ethos-U|Ethos-U65", "Ethos NPUs|Ethos-U65", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U65", "Machine Learning|Ethos-U|Ethos-U Functional Model" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Ethos-U", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U55", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U65", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
      "document_revision" : "6",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715026000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka002159/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka002159/1-0/?lang=en",
      "modified" : 1632385274000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715026301363758,
      "uri" : "https://developer.arm.com/documentation/ka002159/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "When running TANH and LOGISTIC operators on the Ethos-U NPU, is the output bit-exact when compared to TensorFlow Lite reference kernel implementation?",
    "Uri" : "https://developer.arm.com/documentation/ka002159/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka002159/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka002159/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka002159/1-0/en",
    "Excerpt" : "Article ID: KA002159 Applies To: Ethos-U, Ethos-U Functional Model, Ethos-U55, Ethos-U65 ... However, because of implementation changes in the kernel in version 2.3, it is not bit- ... KBA",
    "FirstSentences" : "Article ID: KA002159 Applies To: Ethos-U, Ethos-U Functional Model, Ethos-U55, Ethos-U65 Confidentiality: Customer Non-confidential Answer The 16-bit versions of the TANH and LOGISTIC operators ..."
  }, {
    "title" : "Overview",
    "uri" : "https://developer.arm.com/documentation/ddi0068/c/en/amba-arm710a-interface-data-sheet/overview",
    "printableUri" : "https://developer.arm.com/documentation/ddi0068/c/en/amba-arm710a-interface-data-sheet/overview",
    "clickUri" : "https://developer.arm.com/documentation/ddi0068/c/amba-arm710a-interface-data-sheet/overview?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0068/c/en/amba-arm710a-interface-data-sheet/overview",
    "excerpt" : "Overview This module interfaces between the ARM710a and the ASB, allowing the ARM710a to become an ASB bus master, or to be selected ... There are no user-programmable registers in this block.",
    "firstSentences" : "Overview This module interfaces between the ARM710a and the ASB, allowing the ARM710a to become an ASB bus master, or to be selected as a slave for test purposes. There are no user-programmable ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 100,
    "percentScore" : 22.501759,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "AMBA ARM710a Interface Data Sheet",
      "uri" : "https://developer.arm.com/documentation/ddi0068/c/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0068/c/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0068/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0068/c/en",
      "excerpt" : "AMBA ARM710a Interface Data Sheet Copyright 1996-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
      "firstSentences" : "AMBA ARM710a Interface Data Sheet Copyright 1996-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "AMBA ARM710a Interface Data Sheet ",
        "document_number" : "ddi0068",
        "document_version" : "c",
        "content_type" : "Datasheet",
        "systopparent" : "4876980",
        "sysurihash" : "kVliFceYwHKw6I4U",
        "urihash" : "kVliFceYwHKw6I4U",
        "sysuri" : "https://developer.arm.com/documentation/ddi0068/c/en",
        "systransactionid" : 863678,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176365911000,
        "topparentid" : 4876980,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586371215000,
        "sysconcepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "concepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649080661000,
        "permanentid" : "1219a0b5880ffe453698baf06cf8cc0a25f943ea75d2324932e64719af32",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1a8f88295d1e18d35bfa",
        "transactionid" : 863678,
        "title" : "AMBA ARM710a Interface Data Sheet ",
        "products" : [ "AMBA" ],
        "date" : 1649080661000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0068:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649080661682713414,
        "navigationhierarchiescontenttype" : "Datasheet",
        "size" : 1732,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0068/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080552841,
        "syssize" : 1732,
        "sysdate" : 1649080661000,
        "haslayout" : "1",
        "topparent" : "4876980",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4876980,
        "content_description" : "Datasheet providing key information for the AMBA ARM710a Interface.",
        "wordcount" : 133,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080661000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0068/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0068/c/?lang=en",
        "modified" : 1638963824000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080661682713414,
        "uri" : "https://developer.arm.com/documentation/ddi0068/c/en",
        "syscollection" : "default"
      },
      "Title" : "AMBA ARM710a Interface Data Sheet",
      "Uri" : "https://developer.arm.com/documentation/ddi0068/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0068/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0068/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0068/c/en",
      "Excerpt" : "AMBA ARM710a Interface Data Sheet Copyright 1996-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
      "FirstSentences" : "AMBA ARM710a Interface Data Sheet Copyright 1996-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "Hardware interface and signal description",
      "uri" : "https://developer.arm.com/documentation/ddi0068/c/en/amba-arm710a-interface-data-sheet/hardware-interface-and-signal-description",
      "printableUri" : "https://developer.arm.com/documentation/ddi0068/c/en/amba-arm710a-interface-data-sheet/hardware-interface-and-signal-description",
      "clickUri" : "https://developer.arm.com/documentation/ddi0068/c/amba-arm710a-interface-data-sheet/hardware-interface-and-signal-description?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0068/c/en/amba-arm710a-interface-data-sheet/hardware-interface-and-signal-description",
      "excerpt" : "This signal is also used in combination with the BLAST signal to indicate a bus ... They are driven by the bus master and become valid during the BCLK HIGH phase before the transfer to which ...",
      "firstSentences" : "Hardware interface and signal description Table 1.1 shows the top level connections to this block. These are the AMBA ASB signals, and are described further in the AMBA Specification (ARM IHI 0001).",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 100,
      "percentScore" : 22.501759,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "AMBA ARM710a Interface Data Sheet",
        "uri" : "https://developer.arm.com/documentation/ddi0068/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0068/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0068/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0068/c/en",
        "excerpt" : "AMBA ARM710a Interface Data Sheet Copyright 1996-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "firstSentences" : "AMBA ARM710a Interface Data Sheet Copyright 1996-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "AMBA ARM710a Interface Data Sheet ",
          "document_number" : "ddi0068",
          "document_version" : "c",
          "content_type" : "Datasheet",
          "systopparent" : "4876980",
          "sysurihash" : "kVliFceYwHKw6I4U",
          "urihash" : "kVliFceYwHKw6I4U",
          "sysuri" : "https://developer.arm.com/documentation/ddi0068/c/en",
          "systransactionid" : 863678,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176365911000,
          "topparentid" : 4876980,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586371215000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
          "concepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649080661000,
          "permanentid" : "1219a0b5880ffe453698baf06cf8cc0a25f943ea75d2324932e64719af32",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1a8f88295d1e18d35bfa",
          "transactionid" : 863678,
          "title" : "AMBA ARM710a Interface Data Sheet ",
          "products" : [ "AMBA" ],
          "date" : 1649080661000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0068:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649080661682713414,
          "navigationhierarchiescontenttype" : "Datasheet",
          "size" : 1732,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0068/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649080552841,
          "syssize" : 1732,
          "sysdate" : 1649080661000,
          "haslayout" : "1",
          "topparent" : "4876980",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4876980,
          "content_description" : "Datasheet providing key information for the AMBA ARM710a Interface.",
          "wordcount" : 133,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649080661000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0068/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0068/c/?lang=en",
          "modified" : 1638963824000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649080661682713414,
          "uri" : "https://developer.arm.com/documentation/ddi0068/c/en",
          "syscollection" : "default"
        },
        "Title" : "AMBA ARM710a Interface Data Sheet",
        "Uri" : "https://developer.arm.com/documentation/ddi0068/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0068/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0068/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0068/c/en",
        "Excerpt" : "AMBA ARM710a Interface Data Sheet Copyright 1996-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "FirstSentences" : "AMBA ARM710a Interface Data Sheet Copyright 1996-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Hardware interface and signal description ",
        "document_number" : "ddi0068",
        "document_version" : "c",
        "content_type" : "Datasheet",
        "systopparent" : "4876980",
        "sysurihash" : "Uac2rn30mcwðEwte",
        "urihash" : "Uac2rn30mcwðEwte",
        "sysuri" : "https://developer.arm.com/documentation/ddi0068/c/en/amba-arm710a-interface-data-sheet/hardware-interface-and-signal-description",
        "systransactionid" : 863678,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176365911000,
        "topparentid" : 4876980,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586371215000,
        "sysconcepts" : "HIGH phase ; bus master ; signals ; arbiter ; BWAIT ; AGNT ; shows ; system decoder ; transfers ; rising edge ; accesses ; controller ; burst sequence ; indicating",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "attachmentparentid" : 4876980,
        "parentitem" : "5e8e1a8f88295d1e18d35bfa",
        "concepts" : "HIGH phase ; bus master ; signals ; arbiter ; BWAIT ; AGNT ; shows ; system decoder ; transfers ; rising edge ; accesses ; controller ; burst sequence ; indicating",
        "documenttype" : "html",
        "isattachment" : "4876980",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649080655000,
        "permanentid" : "9d771dee23d813b99aaab8a55407fba82d5c71c1f74f88acc9c3c11a754f",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1a8f88295d1e18d35bfe",
        "transactionid" : 863678,
        "title" : "Hardware interface and signal description ",
        "products" : [ "AMBA" ],
        "date" : 1649080655000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0068:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649080655310008143,
        "sysisattachment" : "4876980",
        "navigationhierarchiescontenttype" : "Datasheet",
        "sysattachmentparentid" : 4876980,
        "size" : 6384,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0068/c/amba-arm710a-interface-data-sheet/hardware-interface-and-signal-description?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080552841,
        "syssize" : 6384,
        "sysdate" : 1649080655000,
        "haslayout" : "1",
        "topparent" : "4876980",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4876980,
        "content_description" : "Datasheet providing key information for the AMBA ARM710a Interface.",
        "wordcount" : 235,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080655000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0068/c/amba-arm710a-interface-data-sheet/hardware-interface-and-signal-description?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0068/c/amba-arm710a-interface-data-sheet/hardware-interface-and-signal-description?lang=en",
        "modified" : 1638963824000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080655310008143,
        "uri" : "https://developer.arm.com/documentation/ddi0068/c/en/amba-arm710a-interface-data-sheet/hardware-interface-and-signal-description",
        "syscollection" : "default"
      },
      "Title" : "Hardware interface and signal description",
      "Uri" : "https://developer.arm.com/documentation/ddi0068/c/en/amba-arm710a-interface-data-sheet/hardware-interface-and-signal-description",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0068/c/en/amba-arm710a-interface-data-sheet/hardware-interface-and-signal-description",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0068/c/amba-arm710a-interface-data-sheet/hardware-interface-and-signal-description?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0068/c/en/amba-arm710a-interface-data-sheet/hardware-interface-and-signal-description",
      "Excerpt" : "This signal is also used in combination with the BLAST signal to indicate a bus ... They are driven by the bus master and become valid during the BCLK HIGH phase before the transfer to which ...",
      "FirstSentences" : "Hardware interface and signal description Table 1.1 shows the top level connections to this block. These are the AMBA ASB signals, and are described further in the AMBA Specification (ARM IHI 0001)."
    }, {
      "title" : "Function and operation block",
      "uri" : "https://developer.arm.com/documentation/ddi0068/c/en/amba-arm710a-interface-data-sheet/function-and-operation-block",
      "printableUri" : "https://developer.arm.com/documentation/ddi0068/c/en/amba-arm710a-interface-data-sheet/function-and-operation-block",
      "clickUri" : "https://developer.arm.com/documentation/ddi0068/c/amba-arm710a-interface-data-sheet/function-and-operation-block?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0068/c/en/amba-arm710a-interface-data-sheet/function-and-operation-block",
      "excerpt" : "Function and operation block This block contains two separate state machines, one to control the block when ... This block forces AREQ HIGH, so is continually requesting the bus\\u2014in normal ...",
      "firstSentences" : "Function and operation block This block contains two separate state machines, one to control the block when operating as a master, and one to control the read\\/write sequencing when it is ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 100,
      "percentScore" : 22.501759,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "AMBA ARM710a Interface Data Sheet",
        "uri" : "https://developer.arm.com/documentation/ddi0068/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0068/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0068/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0068/c/en",
        "excerpt" : "AMBA ARM710a Interface Data Sheet Copyright 1996-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "firstSentences" : "AMBA ARM710a Interface Data Sheet Copyright 1996-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "AMBA ARM710a Interface Data Sheet ",
          "document_number" : "ddi0068",
          "document_version" : "c",
          "content_type" : "Datasheet",
          "systopparent" : "4876980",
          "sysurihash" : "kVliFceYwHKw6I4U",
          "urihash" : "kVliFceYwHKw6I4U",
          "sysuri" : "https://developer.arm.com/documentation/ddi0068/c/en",
          "systransactionid" : 863678,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176365911000,
          "topparentid" : 4876980,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586371215000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
          "concepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649080661000,
          "permanentid" : "1219a0b5880ffe453698baf06cf8cc0a25f943ea75d2324932e64719af32",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1a8f88295d1e18d35bfa",
          "transactionid" : 863678,
          "title" : "AMBA ARM710a Interface Data Sheet ",
          "products" : [ "AMBA" ],
          "date" : 1649080661000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0068:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649080661682713414,
          "navigationhierarchiescontenttype" : "Datasheet",
          "size" : 1732,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0068/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649080552841,
          "syssize" : 1732,
          "sysdate" : 1649080661000,
          "haslayout" : "1",
          "topparent" : "4876980",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4876980,
          "content_description" : "Datasheet providing key information for the AMBA ARM710a Interface.",
          "wordcount" : 133,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649080661000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0068/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0068/c/?lang=en",
          "modified" : 1638963824000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649080661682713414,
          "uri" : "https://developer.arm.com/documentation/ddi0068/c/en",
          "syscollection" : "default"
        },
        "Title" : "AMBA ARM710a Interface Data Sheet",
        "Uri" : "https://developer.arm.com/documentation/ddi0068/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0068/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0068/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0068/c/en",
        "Excerpt" : "AMBA ARM710a Interface Data Sheet Copyright 1996-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "FirstSentences" : "AMBA ARM710a Interface Data Sheet Copyright 1996-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Function and operation block ",
        "document_number" : "ddi0068",
        "document_version" : "c",
        "content_type" : "Datasheet",
        "systopparent" : "4876980",
        "sysurihash" : "HXRYkvxaJmju19eE",
        "urihash" : "HXRYkvxaJmju19eE",
        "sysuri" : "https://developer.arm.com/documentation/ddi0068/c/en/amba-arm710a-interface-data-sheet/function-and-operation-block",
        "systransactionid" : 863678,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176365911000,
        "topparentid" : 4876980,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586371215000,
        "sysconcepts" : "bus ; decoder ; slave ; sequencing ; master ; memory ; memory-mapped register ; DSELARM signal ; interface controller",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "attachmentparentid" : 4876980,
        "parentitem" : "5e8e1a8f88295d1e18d35bfa",
        "concepts" : "bus ; decoder ; slave ; sequencing ; master ; memory ; memory-mapped register ; DSELARM signal ; interface controller",
        "documenttype" : "html",
        "isattachment" : "4876980",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649080656000,
        "permanentid" : "2416278364939bb52c4db0e81049c7e2d928836e210fb3c2b3c469dead7d",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1a8f88295d1e18d35bff",
        "transactionid" : 863678,
        "title" : "Function and operation block ",
        "products" : [ "AMBA" ],
        "date" : 1649080656000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0068:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649080656230368581,
        "sysisattachment" : "4876980",
        "navigationhierarchiescontenttype" : "Datasheet",
        "sysattachmentparentid" : 4876980,
        "size" : 1072,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0068/c/amba-arm710a-interface-data-sheet/function-and-operation-block?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080552841,
        "syssize" : 1072,
        "sysdate" : 1649080656000,
        "haslayout" : "1",
        "topparent" : "4876980",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4876980,
        "content_description" : "Datasheet providing key information for the AMBA ARM710a Interface.",
        "wordcount" : 91,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080656000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0068/c/amba-arm710a-interface-data-sheet/function-and-operation-block?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0068/c/amba-arm710a-interface-data-sheet/function-and-operation-block?lang=en",
        "modified" : 1638963824000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080656230368581,
        "uri" : "https://developer.arm.com/documentation/ddi0068/c/en/amba-arm710a-interface-data-sheet/function-and-operation-block",
        "syscollection" : "default"
      },
      "Title" : "Function and operation block",
      "Uri" : "https://developer.arm.com/documentation/ddi0068/c/en/amba-arm710a-interface-data-sheet/function-and-operation-block",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0068/c/en/amba-arm710a-interface-data-sheet/function-and-operation-block",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0068/c/amba-arm710a-interface-data-sheet/function-and-operation-block?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0068/c/en/amba-arm710a-interface-data-sheet/function-and-operation-block",
      "Excerpt" : "Function and operation block This block contains two separate state machines, one to control the block when ... This block forces AREQ HIGH, so is continually requesting the bus\\u2014in normal ...",
      "FirstSentences" : "Function and operation block This block contains two separate state machines, one to control the block when operating as a master, and one to control the read\\/write sequencing when it is ..."
    }, {
      "title" : "Master operation",
      "uri" : "https://developer.arm.com/documentation/ddi0068/c/en/amba-arm710a-interface-data-sheet/function-and-operation-block/master-operation",
      "printableUri" : "https://developer.arm.com/documentation/ddi0068/c/en/amba-arm710a-interface-data-sheet/function-and-operation-block/master-operation",
      "clickUri" : "https://developer.arm.com/documentation/ddi0068/c/amba-arm710a-interface-data-sheet/function-and-operation-block/master-operation?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0068/c/en/amba-arm710a-interface-data-sheet/function-and-operation-block/master-operation",
      "excerpt" : "nIRQ Not interrupt request In ARMNIRQ. This is the output from the interrupt controller. ... Internally nWAIT stops the ARM710a clock, so no power is consumed while it is waiting.",
      "firstSentences" : "Master operation This is the normal mode of operation for this block. The ARM710a is configured in fastbus mode. MCLK is used as the clock input. Table 1.2 shows how the ARM710a signals are ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 100,
      "percentScore" : 22.501759,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "AMBA ARM710a Interface Data Sheet",
        "uri" : "https://developer.arm.com/documentation/ddi0068/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0068/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0068/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0068/c/en",
        "excerpt" : "AMBA ARM710a Interface Data Sheet Copyright 1996-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "firstSentences" : "AMBA ARM710a Interface Data Sheet Copyright 1996-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "AMBA ARM710a Interface Data Sheet ",
          "document_number" : "ddi0068",
          "document_version" : "c",
          "content_type" : "Datasheet",
          "systopparent" : "4876980",
          "sysurihash" : "kVliFceYwHKw6I4U",
          "urihash" : "kVliFceYwHKw6I4U",
          "sysuri" : "https://developer.arm.com/documentation/ddi0068/c/en",
          "systransactionid" : 863678,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176365911000,
          "topparentid" : 4876980,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586371215000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
          "concepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649080661000,
          "permanentid" : "1219a0b5880ffe453698baf06cf8cc0a25f943ea75d2324932e64719af32",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1a8f88295d1e18d35bfa",
          "transactionid" : 863678,
          "title" : "AMBA ARM710a Interface Data Sheet ",
          "products" : [ "AMBA" ],
          "date" : 1649080661000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0068:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649080661682713414,
          "navigationhierarchiescontenttype" : "Datasheet",
          "size" : 1732,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0068/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649080552841,
          "syssize" : 1732,
          "sysdate" : 1649080661000,
          "haslayout" : "1",
          "topparent" : "4876980",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4876980,
          "content_description" : "Datasheet providing key information for the AMBA ARM710a Interface.",
          "wordcount" : 133,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649080661000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0068/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0068/c/?lang=en",
          "modified" : 1638963824000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649080661682713414,
          "uri" : "https://developer.arm.com/documentation/ddi0068/c/en",
          "syscollection" : "default"
        },
        "Title" : "AMBA ARM710a Interface Data Sheet",
        "Uri" : "https://developer.arm.com/documentation/ddi0068/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0068/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0068/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0068/c/en",
        "Excerpt" : "AMBA ARM710a Interface Data Sheet Copyright 1996-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "FirstSentences" : "AMBA ARM710a Interface Data Sheet Copyright 1996-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Master operation ",
        "document_number" : "ddi0068",
        "document_version" : "c",
        "content_type" : "Datasheet",
        "systopparent" : "4876980",
        "sysurihash" : "uNn88GrCHuQNHvuv",
        "urihash" : "uNn88GrCHuQNHvuv",
        "sysuri" : "https://developer.arm.com/documentation/ddi0068/c/en/amba-arm710a-interface-data-sheet/function-and-operation-block/master-operation",
        "systransactionid" : 863678,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176365911000,
        "topparentid" : 4876980,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586371215000,
        "sysconcepts" : "fastbus mode ; ARM710a ; latch ; clock ; state machine ; core ; waiting ; nWAIT ; controller ; SEQ Sequential ; ALE Address ; advancing ; interruptrequest",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "attachmentparentid" : 4876980,
        "parentitem" : "5e8e1a8f88295d1e18d35bfa",
        "concepts" : "fastbus mode ; ARM710a ; latch ; clock ; state machine ; core ; waiting ; nWAIT ; controller ; SEQ Sequential ; ALE Address ; advancing ; interruptrequest",
        "documenttype" : "html",
        "isattachment" : "4876980",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649080657000,
        "permanentid" : "4acd65062cd54e5075349f8c18eee06352e6bab55a3f347162784f1e0640",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1a8f88295d1e18d35c00",
        "transactionid" : 863678,
        "title" : "Master operation ",
        "products" : [ "AMBA" ],
        "date" : 1649080657000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0068:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649080657045014619,
        "sysisattachment" : "4876980",
        "navigationhierarchiescontenttype" : "Datasheet",
        "sysattachmentparentid" : 4876980,
        "size" : 2072,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0068/c/amba-arm710a-interface-data-sheet/function-and-operation-block/master-operation?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080552841,
        "syssize" : 2072,
        "sysdate" : 1649080657000,
        "haslayout" : "1",
        "topparent" : "4876980",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4876980,
        "content_description" : "Datasheet providing key information for the AMBA ARM710a Interface.",
        "wordcount" : 161,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080657000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0068/c/amba-arm710a-interface-data-sheet/function-and-operation-block/master-operation?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0068/c/amba-arm710a-interface-data-sheet/function-and-operation-block/master-operation?lang=en",
        "modified" : 1638963824000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080657045014619,
        "uri" : "https://developer.arm.com/documentation/ddi0068/c/en/amba-arm710a-interface-data-sheet/function-and-operation-block/master-operation",
        "syscollection" : "default"
      },
      "Title" : "Master operation",
      "Uri" : "https://developer.arm.com/documentation/ddi0068/c/en/amba-arm710a-interface-data-sheet/function-and-operation-block/master-operation",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0068/c/en/amba-arm710a-interface-data-sheet/function-and-operation-block/master-operation",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0068/c/amba-arm710a-interface-data-sheet/function-and-operation-block/master-operation?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0068/c/en/amba-arm710a-interface-data-sheet/function-and-operation-block/master-operation",
      "Excerpt" : "nIRQ Not interrupt request In ARMNIRQ. This is the output from the interrupt controller. ... Internally nWAIT stops the ARM710a clock, so no power is consumed while it is waiting.",
      "FirstSentences" : "Master operation This is the normal mode of operation for this block. The ARM710a is configured in fastbus mode. MCLK is used as the clock input. Table 1.2 shows how the ARM710a signals are ..."
    } ],
    "totalNumberOfChildResults" : 9,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Overview ",
      "document_number" : "ddi0068",
      "document_version" : "c",
      "content_type" : "Datasheet",
      "systopparent" : "4876980",
      "sysurihash" : "Dt4TUCv1añY3VSfg",
      "urihash" : "Dt4TUCv1añY3VSfg",
      "sysuri" : "https://developer.arm.com/documentation/ddi0068/c/en/amba-arm710a-interface-data-sheet/overview",
      "systransactionid" : 863678,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1176365911000,
      "topparentid" : 4876980,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586371215000,
      "sysconcepts" : "ARM710a ; master ; ASB ; test purposes ; module interfaces ; slave ; shows",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
      "attachmentparentid" : 4876980,
      "parentitem" : "5e8e1a8f88295d1e18d35bfa",
      "concepts" : "ARM710a ; master ; ASB ; test purposes ; module interfaces ; slave ; shows",
      "documenttype" : "html",
      "isattachment" : "4876980",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649080648000,
      "permanentid" : "35967c502475e1ac4096a368cc3e8aeb21c23e6212728f5bf4ab16ff069b",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e1a8f88295d1e18d35bfd",
      "transactionid" : 863678,
      "title" : "Overview ",
      "products" : [ "AMBA" ],
      "date" : 1649080648000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0068:c:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649080648787518245,
      "sysisattachment" : "4876980",
      "navigationhierarchiescontenttype" : "Datasheet",
      "sysattachmentparentid" : 4876980,
      "size" : 350,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0068/c/amba-arm710a-interface-data-sheet/overview?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649080552841,
      "syssize" : 350,
      "sysdate" : 1649080648000,
      "haslayout" : "1",
      "topparent" : "4876980",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4876980,
      "content_description" : "Datasheet providing key information for the AMBA ARM710a Interface.",
      "wordcount" : 38,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
      "document_revision" : "c",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649080648000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0068/c/amba-arm710a-interface-data-sheet/overview?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0068/c/amba-arm710a-interface-data-sheet/overview?lang=en",
      "modified" : 1638963824000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649080648787518245,
      "uri" : "https://developer.arm.com/documentation/ddi0068/c/en/amba-arm710a-interface-data-sheet/overview",
      "syscollection" : "default"
    },
    "Title" : "Overview",
    "Uri" : "https://developer.arm.com/documentation/ddi0068/c/en/amba-arm710a-interface-data-sheet/overview",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0068/c/en/amba-arm710a-interface-data-sheet/overview",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0068/c/amba-arm710a-interface-data-sheet/overview?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0068/c/en/amba-arm710a-interface-data-sheet/overview",
    "Excerpt" : "Overview This module interfaces between the ARM710a and the ASB, allowing the ARM710a to become an ASB bus master, or to be selected ... There are no user-programmable registers in this block.",
    "FirstSentences" : "Overview This module interfaces between the ARM710a and the ASB, allowing the ARM710a to become an ASB bus master, or to be selected as a slave for test purposes. There are no user-programmable ..."
  }, {
    "title" : "ELA-600 testcode decompression script not working with more recent Python versions",
    "uri" : "https://developer.arm.com/documentation/ka004650/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004650/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004650/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004650/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 100,
    "percentScore" : 22.501759,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "ELA-600 testcode decompression script not working with more recent Python versions ",
      "document_number" : "ka004650",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4830224",
      "sysurihash" : "UtI6h7hgk8nPbfNq",
      "urihash" : "UtI6h7hgk8nPbfNq",
      "sysuri" : "https://developer.arm.com/documentation/ka004650/1-0/en",
      "systransactionid" : 861205,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1619093128000,
      "topparentid" : 4830224,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1619093224000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b2659", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b2659", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a" ],
      "documenttype" : "html",
      "sysindexeddate" : 1648714874000,
      "permanentid" : "eab18a59af3c0a10436f44e3b7b3011857103ad6832f3ef34c52bb75c387",
      "syslanguage" : [ "English" ],
      "itemid" : "608166e85e70d934bc69f14d",
      "transactionid" : 861205,
      "title" : "ELA-600 testcode decompression script not working with more recent Python versions ",
      "products" : [ "TM310", "TM310-GRP", "TM310-PRU", "TM310-TRM" ],
      "date" : 1648714874000,
      "confidentiality" : "Confidential",
      "document_id" : "ka004650:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648714874442318703,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004650/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648714850248,
      "syssize" : 63,
      "sysdate" : 1648714874000,
      "haslayout" : "1",
      "topparent" : "4830224",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4830224,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-600 Embedded Logic Analyzer", "CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-600 Embedded Logic Analyzer", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-600 Embedded Logic Analyzer", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648714874000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004650/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004650/1-0/?lang=en",
      "modified" : 1619093224000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648714874442318703,
      "uri" : "https://developer.arm.com/documentation/ka004650/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "ELA-600 testcode decompression script not working with more recent Python versions",
    "Uri" : "https://developer.arm.com/documentation/ka004650/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004650/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004650/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004650/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "What are the debugging features available for Ethos-N78?",
    "uri" : "https://developer.arm.com/documentation/ka004724/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004724/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004724/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004724/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 100,
    "percentScore" : 22.501759,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "What are the debugging features available for Ethos-N78?  ",
      "document_number" : "ka004724",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4753712",
      "sysurihash" : "bN1UrrDRQhkfNNr0",
      "urihash" : "bN1UrrDRQhkfNNr0",
      "sysuri" : "https://developer.arm.com/documentation/ka004724/1-0/en",
      "systransactionid" : 861205,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1631787301000,
      "topparentid" : 4753712,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1631787381000,
      "navigationhierarchies" : [ "5eec6e84e24a5e02d07b25b0|5fbba0808e527a03a85ed216|5fbba0838e527a03a85ed217", "60368534d6f3ea0b00e84794|5fbba0838e527a03a85ed217", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0808e527a03a85ed216|5fbba0838e527a03a85ed217" ],
      "documenttype" : "html",
      "sysindexeddate" : 1648714873000,
      "permanentid" : "93cde152acd2ef9beb3a3f471f36adcfe51d32990ff7bc0f0a4dc9e15221",
      "syslanguage" : [ "English" ],
      "itemid" : "61431975674a052ae36ca82a",
      "transactionid" : 861205,
      "title" : "What are the debugging features available for Ethos-N78?  ",
      "products" : [ "Ethos-N78", "ML007" ],
      "date" : 1648714872000,
      "confidentiality" : "Confidential",
      "document_id" : "ka004724:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648714872995135776,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004724/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648714847090,
      "syssize" : 63,
      "sysdate" : 1648714872000,
      "haslayout" : "1",
      "topparent" : "4753712",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4753712,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Machine Learning|Ethos-N|Ethos-N78", "Ethos NPUs|Ethos-N78", "IP Products|Processors|Machine Learning|Ethos-N|Ethos-N78" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Ethos-N", "IP Products|Processors|Machine Learning|Ethos-N|Ethos-N78", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648714873000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004724/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004724/1-0/?lang=en",
      "modified" : 1631787381000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648714872995135776,
      "uri" : "https://developer.arm.com/documentation/ka004724/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "What are the debugging features available for Ethos-N78?",
    "Uri" : "https://developer.arm.com/documentation/ka004724/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004724/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004724/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004724/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "What is the difference between AHB SPLIT and RETRY responses ?",
    "uri" : "https://developer.arm.com/documentation/ka001349/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka001349/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka001349/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka001349/1-0/en",
    "excerpt" : "KBA Article ID: KA001349 Applies To: AMBA Documentation Set Confidentiality: Customer non-confidential ... These responses allow a data phase transfer to appear completed to avoid stalling the ...",
    "firstSentences" : "KBA Article ID: KA001349 Applies To: AMBA Documentation Set Confidentiality: Customer non-confidential Answer SPLIT and RETRY responses are used by AMBA 2 AHB slaves which require a large number ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 100,
    "percentScore" : 22.501759,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "What is the difference between AHB SPLIT and RETRY responses ? ",
      "document_number" : "ka001349",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4228689",
      "sysurihash" : "A8tnPsm63q0e4gzR",
      "urihash" : "A8tnPsm63q0e4gzR",
      "sysuri" : "https://developer.arm.com/documentation/ka001349/1-0/en",
      "systransactionid" : 863677,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1602058899000,
      "topparentid" : 4228689,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1602058950000,
      "sysconcepts" : "RETRY responses ; masters ; AHB Arbiter ; AMBA ; priority ; bus ; slaves ; maximum efficiency ; non-confidential Answer ; Documentation Set Confidentiality",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2769", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5eec73ece24a5e02d07b2769", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2769", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5fa2b1a98e527a03a85ed0be", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fa2b1a98e527a03a85ed0be", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e18e527a03a85ed237", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e2cd74e712c4497230", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e38e527a03a85ed238", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e4cd74e712c4497231", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5fbba0e4cd74e712c4497231", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fbba0e68e527a03a85ed239", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fbba0e7cd74e712c4497232", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fbba0e88e527a03a85ed23a", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0eacd74e712c4497233", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0eb8e527a03a85ed23b", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0ec8e527a03a85ed23c", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0edcd74e712c4497234" ],
      "concepts" : "RETRY responses ; masters ; AHB Arbiter ; AMBA ; priority ; bus ; slaves ; maximum efficiency ; non-confidential Answer ; Documentation Set Confidentiality",
      "documenttype" : "html",
      "sysindexeddate" : 1649080624000,
      "permanentid" : "04a470e72cac5968dcc93c851e6dbfa5c2bea7efbae9362e3a7a15d3dc73",
      "syslanguage" : [ "English" ],
      "itemid" : "5f7d7ac6d3be967f7be46d6a",
      "transactionid" : 863677,
      "title" : "What is the difference between AHB SPLIT and RETRY responses ? ",
      "products" : [ "AR500" ],
      "date" : 1649080624000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka001349:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649080624624034252,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 1312,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka001349/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649080509053,
      "syssize" : 1312,
      "sysdate" : 1649080624000,
      "haslayout" : "1",
      "topparent" : "4228689",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4228689,
      "wordcount" : 115,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA", "Architectures|System Architecture|AMBA|AMBA 2", "Architecture|AMBA Specifications|AMBA 2", "System IP|AMBA|AMBA 2", "Architecture|AMBA Specifications|AXI4-Stream", "System IP|AMBA|AMBA 4|AXI4-Stream", "System IP|AMBA|AMBA 5|AXI 5", "System IP|AMBA|AMBA 5|AHB 5", "System IP|AMBA|AMBA 5|ACE 5", "System IP|AMBA|AMBA 5|CHI", "Architectures|System Architecture|AMBA|CHI", "System IP|AMBA|AMBA 4|AXI 4", "System IP|AMBA|AMBA 4|ACE 4", "System IP|AMBA|AMBA 4|APB 4", "System IP|AMBA|AMBA 3|AXI 3", "System IP|AMBA|AMBA 3|ATB", "System IP|AMBA|AMBA 3|AHB-Lite", "System IP|AMBA|AMBA 3|APB 3" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 5", "Architectures|System Architecture|AMBA|AMBA 4", "Architectures|System Architecture|AMBA|AMBA 3", "Architectures|System Architecture|AMBA|AMBA 2", "Architectures|System Architecture|AMBA|CHI" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649080624000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka001349/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka001349/1-0/?lang=en",
      "modified" : 1602058950000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649080624624034252,
      "uri" : "https://developer.arm.com/documentation/ka001349/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "What is the difference between AHB SPLIT and RETRY responses ?",
    "Uri" : "https://developer.arm.com/documentation/ka001349/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka001349/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka001349/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka001349/1-0/en",
    "Excerpt" : "KBA Article ID: KA001349 Applies To: AMBA Documentation Set Confidentiality: Customer non-confidential ... These responses allow a data phase transfer to appear completed to avoid stalling the ...",
    "FirstSentences" : "KBA Article ID: KA001349 Applies To: AMBA Documentation Set Confidentiality: Customer non-confidential Answer SPLIT and RETRY responses are used by AMBA 2 AHB slaves which require a large number ..."
  }, {
    "title" : "Difference between Memory Arena and Tensor Arena",
    "uri" : "https://developer.arm.com/documentation/ka004688/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004688/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004688/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004688/1-0/en",
    "excerpt" : "Article ID: KA004688 Applies To: Ethos-U55, Ethos-U65 Confidentiality: Customer Non-confidential ... If the user needs an application to work on TFLu framework running inference on Ethos-U55 ...",
    "firstSentences" : "Article ID: KA004688 Applies To: Ethos-U55, Ethos-U65 Confidentiality: Customer Non-confidential Summary: TensorFlow Lite micro for Microcontrollers requires users to supply a memory arena when an ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 100,
    "percentScore" : 22.501759,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Difference between Memory Arena and Tensor Arena ",
      "document_number" : "ka004688",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4667195",
      "sysurihash" : "P61n7BTxOiXDK52U",
      "urihash" : "P61n7BTxOiXDK52U",
      "sysuri" : "https://developer.arm.com/documentation/ka004688/1-0/en",
      "systransactionid" : 861204,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1625486265000,
      "topparentid" : 4667195,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1625486326000,
      "sysconcepts" : "Tensor Arena ; Arm ; Ethos ; inferences ; framework ; micro ; TFLu ; Total SRAM ; interpreter ; Slew Data ; Embedded Compiler ; reporter ; resolver ; Preallocate ; userspace",
      "navigationhierarchies" : [ "5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fae4ae0cd74e712c44971f8", "60368534d6f3ea0b00e84794|5fae4ae0cd74e712c44971f8", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fae4ae0cd74e712c44971f8", "5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fbba0898e527a03a85ed21b", "60368534d6f3ea0b00e84794|5fbba0898e527a03a85ed21b", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fbba0898e527a03a85ed21b" ],
      "concepts" : "Tensor Arena ; Arm ; Ethos ; inferences ; framework ; micro ; TFLu ; Total SRAM ; interpreter ; Slew Data ; Embedded Compiler ; reporter ; resolver ; Preallocate ; userspace",
      "documenttype" : "html",
      "sysindexeddate" : 1648714807000,
      "permanentid" : "d66c5298bc7d0c0dc525b1f73d0cc2abbcaeb91a04da88c41d231119f20f",
      "syslanguage" : [ "English" ],
      "itemid" : "60e2f3f60320e92fa40b8301",
      "transactionid" : 861204,
      "title" : "Difference between Memory Arena and Tensor Arena ",
      "products" : [ "Ethos-U55", "Ethos-U65", "ML004", "ML006" ],
      "date" : 1648714807000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka004688:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648714807099748271,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 2146,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004688/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648714806117,
      "syssize" : 2146,
      "sysdate" : 1648714807000,
      "haslayout" : "1",
      "topparent" : "4667195",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4667195,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 160,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Machine Learning|Ethos-U|Ethos-U55", "Ethos NPUs|Ethos-U55", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U55", "Machine Learning|Ethos-U|Ethos-U65", "Ethos NPUs|Ethos-U65", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U65" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Ethos-U", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U55", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U65", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
      "document_revision" : "2",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648714807000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004688/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004688/1-0/?lang=en",
      "modified" : 1625486326000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648714807099748271,
      "uri" : "https://developer.arm.com/documentation/ka004688/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Difference between Memory Arena and Tensor Arena",
    "Uri" : "https://developer.arm.com/documentation/ka004688/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004688/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004688/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004688/1-0/en",
    "Excerpt" : "Article ID: KA004688 Applies To: Ethos-U55, Ethos-U65 Confidentiality: Customer Non-confidential ... If the user needs an application to work on TFLu framework running inference on Ethos-U55 ...",
    "FirstSentences" : "Article ID: KA004688 Applies To: Ethos-U55, Ethos-U65 Confidentiality: Customer Non-confidential Summary: TensorFlow Lite micro for Microcontrollers requires users to supply a memory arena when an ..."
  }, {
    "title" : "Signal descriptions",
    "uri" : "https://developer.arm.com/documentation/dto0023/b/en/signal-descriptions",
    "printableUri" : "https://developer.arm.com/documentation/dto0023/b/en/signal-descriptions",
    "clickUri" : "https://developer.arm.com/documentation/dto0023/b/signal-descriptions?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/dto0023/b/en/signal-descriptions",
    "excerpt" : "Signal descriptions Table 5 lists the non-standard AXI and scan signals. Name Type Description ACLKM Input Master interface clock ACLKS Input Slave interface clock ARESETMn Input Master ...",
    "firstSentences" : "Signal descriptions Table 5 lists the non-standard AXI and scan signals. Name Type Description ACLKM Input Master interface clock ACLKS Input Slave interface clock ARESETMn Input Master interface ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 100,
    "percentScore" : 22.501759,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "PrimeCell Infrastructure AMBA 3 AXI Asynchronous Bridge (BP132) Revision: r0p1 Technical Overview",
      "uri" : "https://developer.arm.com/documentation/dto0023/b/en",
      "printableUri" : "https://developer.arm.com/documentation/dto0023/b/en",
      "clickUri" : "https://developer.arm.com/documentation/dto0023/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dto0023/b/en",
      "excerpt" : "This technical overview describes the functionality of the AXI asynchronous bridge in the following sections: ... PrimeCell Infrastructure AMBA 3 AXI Asynchronous Bridge (BP132) Revision: r0p1 ...",
      "firstSentences" : "This technical overview describes the functionality of the AXI asynchronous bridge in the following sections: Preliminary material About the AXI asynchronous bridge Functional description Physical ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "PrimeCell Infrastructure AMBA 3 AXI Asynchronous Bridge (BP132) Revision: r0p1 Technical Overview ",
        "document_number" : "dto0023",
        "document_version" : "b",
        "content_type" : "Technical Overview",
        "systopparent" : "4993649",
        "sysurihash" : "awCnQ0MkObvQqqgX",
        "urihash" : "awCnQ0MkObvQqqgX",
        "sysuri" : "https://developer.arm.com/documentation/dto0023/b/en",
        "systransactionid" : 861204,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1184671670000,
        "topparentid" : 4993649,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586847903000,
        "sysconcepts" : "AXI asynchronous ; functionality ; data Signal ; Preliminary material ; technical overview",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5eec73ece24a5e02d07b2767", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767" ],
        "concepts" : "AXI asynchronous ; functionality ; data Signal ; Preliminary material ; technical overview",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714792000,
        "permanentid" : "ac49ed98792eadc16a768e1ea92214fe3ddd47f658918630b50f6aa69338",
        "syslanguage" : [ "English" ],
        "itemid" : "5e95609f8259fe2368e2bd0c",
        "transactionid" : 861204,
        "title" : "PrimeCell Infrastructure AMBA 3 AXI Asynchronous Bridge (BP132) Revision: r0p1 Technical Overview ",
        "products" : [ "AMBA 3" ],
        "date" : 1648714792000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dto0023:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714792070942138,
        "navigationhierarchiescontenttype" : "Technical Overview",
        "size" : 327,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dto0023/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714788647,
        "syssize" : 327,
        "sysdate" : 1648714792000,
        "haslayout" : "1",
        "topparent" : "4993649",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4993649,
        "content_description" : "This Technical Overview describes the functionality of the AXI asynchronous bridge.",
        "wordcount" : 29,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AMBA 3", "Architecture|AMBA Specifications|AMBA 3", "System IP|AMBA|AMBA 3" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 3" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714792000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dto0023/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dto0023/b/?lang=en",
        "modified" : 1640097370000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714792070942138,
        "uri" : "https://developer.arm.com/documentation/dto0023/b/en",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell Infrastructure AMBA 3 AXI Asynchronous Bridge (BP132) Revision: r0p1 Technical Overview",
      "Uri" : "https://developer.arm.com/documentation/dto0023/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dto0023/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/dto0023/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dto0023/b/en",
      "Excerpt" : "This technical overview describes the functionality of the AXI asynchronous bridge in the following sections: ... PrimeCell Infrastructure AMBA 3 AXI Asynchronous Bridge (BP132) Revision: r0p1 ...",
      "FirstSentences" : "This technical overview describes the functionality of the AXI asynchronous bridge in the following sections: Preliminary material About the AXI asynchronous bridge Functional description Physical ..."
    },
    "childResults" : [ {
      "title" : "Interface attributes",
      "uri" : "https://developer.arm.com/documentation/dto0023/b/en/functional-description/interface-attributes",
      "printableUri" : "https://developer.arm.com/documentation/dto0023/b/en/functional-description/interface-attributes",
      "clickUri" : "https://developer.arm.com/documentation/dto0023/b/functional-description/interface-attributes?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dto0023/b/en/functional-description/interface-attributes",
      "excerpt" : "Interface attributes The following tables list the master and slave interface attributes for the bridge ... Attribute Description Value Combined issuing capability The maximum number of active ...",
      "firstSentences" : "Interface attributes The following tables list the master and slave interface attributes for the bridge: Table 2 Table 3. Attribute Description Value Combined issuing capability The maximum number ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 100,
      "percentScore" : 22.501759,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Infrastructure AMBA 3 AXI Asynchronous Bridge (BP132) Revision: r0p1 Technical Overview",
        "uri" : "https://developer.arm.com/documentation/dto0023/b/en",
        "printableUri" : "https://developer.arm.com/documentation/dto0023/b/en",
        "clickUri" : "https://developer.arm.com/documentation/dto0023/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dto0023/b/en",
        "excerpt" : "This technical overview describes the functionality of the AXI asynchronous bridge in the following sections: ... PrimeCell Infrastructure AMBA 3 AXI Asynchronous Bridge (BP132) Revision: r0p1 ...",
        "firstSentences" : "This technical overview describes the functionality of the AXI asynchronous bridge in the following sections: Preliminary material About the AXI asynchronous bridge Functional description Physical ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "PrimeCell Infrastructure AMBA 3 AXI Asynchronous Bridge (BP132) Revision: r0p1 Technical Overview ",
          "document_number" : "dto0023",
          "document_version" : "b",
          "content_type" : "Technical Overview",
          "systopparent" : "4993649",
          "sysurihash" : "awCnQ0MkObvQqqgX",
          "urihash" : "awCnQ0MkObvQqqgX",
          "sysuri" : "https://developer.arm.com/documentation/dto0023/b/en",
          "systransactionid" : 861204,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1184671670000,
          "topparentid" : 4993649,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586847903000,
          "sysconcepts" : "AXI asynchronous ; functionality ; data Signal ; Preliminary material ; technical overview",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5eec73ece24a5e02d07b2767", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767" ],
          "concepts" : "AXI asynchronous ; functionality ; data Signal ; Preliminary material ; technical overview",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648714792000,
          "permanentid" : "ac49ed98792eadc16a768e1ea92214fe3ddd47f658918630b50f6aa69338",
          "syslanguage" : [ "English" ],
          "itemid" : "5e95609f8259fe2368e2bd0c",
          "transactionid" : 861204,
          "title" : "PrimeCell Infrastructure AMBA 3 AXI Asynchronous Bridge (BP132) Revision: r0p1 Technical Overview ",
          "products" : [ "AMBA 3" ],
          "date" : 1648714792000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dto0023:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648714792070942138,
          "navigationhierarchiescontenttype" : "Technical Overview",
          "size" : 327,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dto0023/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648714788647,
          "syssize" : 327,
          "sysdate" : 1648714792000,
          "haslayout" : "1",
          "topparent" : "4993649",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4993649,
          "content_description" : "This Technical Overview describes the functionality of the AXI asynchronous bridge.",
          "wordcount" : 29,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AMBA 3", "Architecture|AMBA Specifications|AMBA 3", "System IP|AMBA|AMBA 3" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 3" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648714792000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dto0023/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dto0023/b/?lang=en",
          "modified" : 1640097370000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648714792070942138,
          "uri" : "https://developer.arm.com/documentation/dto0023/b/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Infrastructure AMBA 3 AXI Asynchronous Bridge (BP132) Revision: r0p1 Technical Overview",
        "Uri" : "https://developer.arm.com/documentation/dto0023/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dto0023/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/dto0023/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dto0023/b/en",
        "Excerpt" : "This technical overview describes the functionality of the AXI asynchronous bridge in the following sections: ... PrimeCell Infrastructure AMBA 3 AXI Asynchronous Bridge (BP132) Revision: r0p1 ...",
        "FirstSentences" : "This technical overview describes the functionality of the AXI asynchronous bridge in the following sections: Preliminary material About the AXI asynchronous bridge Functional description Physical ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Interface attributes ",
        "document_number" : "dto0023",
        "document_version" : "b",
        "content_type" : "Technical Overview",
        "systopparent" : "4993649",
        "sysurihash" : "ES5ðSIoQZ0XyNIWr",
        "urihash" : "ES5ðSIoQZ0XyNIWr",
        "sysuri" : "https://developer.arm.com/documentation/dto0023/b/en/functional-description/interface-attributes",
        "systransactionid" : 861204,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1184671670000,
        "topparentid" : 4993649,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586847903000,
        "sysconcepts" : "read transactions ; issuing capability ; slave ; master ; interface ; ARID ; bridge ; Slave-dependent Combined ; address storage",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5eec73ece24a5e02d07b2767", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767" ],
        "attachmentparentid" : 4993649,
        "parentitem" : "5e95609f8259fe2368e2bd0c",
        "concepts" : "read transactions ; issuing capability ; slave ; master ; interface ; ARID ; bridge ; Slave-dependent Combined ; address storage",
        "documenttype" : "html",
        "isattachment" : "4993649",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714802000,
        "permanentid" : "f0193f4048cdf19596a7c48bf6d265c33d927e2ba96c5d62c747de06fcd6",
        "syslanguage" : [ "English" ],
        "itemid" : "5e95609f8259fe2368e2bd17",
        "transactionid" : 861204,
        "title" : "Interface attributes ",
        "products" : [ "AMBA 3" ],
        "date" : 1648714802000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dto0023:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714802143155488,
        "sysisattachment" : "4993649",
        "navigationhierarchiescontenttype" : "Technical Overview",
        "sysattachmentparentid" : 4993649,
        "size" : 1958,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dto0023/b/functional-description/interface-attributes?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714788647,
        "syssize" : 1958,
        "sysdate" : 1648714802000,
        "haslayout" : "1",
        "topparent" : "4993649",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4993649,
        "content_description" : "This Technical Overview describes the functionality of the AXI asynchronous bridge.",
        "wordcount" : 77,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AMBA 3", "Architecture|AMBA Specifications|AMBA 3", "System IP|AMBA|AMBA 3" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 3" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714802000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dto0023/b/functional-description/interface-attributes?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dto0023/b/functional-description/interface-attributes?lang=en",
        "modified" : 1640097370000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714802143155488,
        "uri" : "https://developer.arm.com/documentation/dto0023/b/en/functional-description/interface-attributes",
        "syscollection" : "default"
      },
      "Title" : "Interface attributes",
      "Uri" : "https://developer.arm.com/documentation/dto0023/b/en/functional-description/interface-attributes",
      "PrintableUri" : "https://developer.arm.com/documentation/dto0023/b/en/functional-description/interface-attributes",
      "ClickUri" : "https://developer.arm.com/documentation/dto0023/b/functional-description/interface-attributes?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dto0023/b/en/functional-description/interface-attributes",
      "Excerpt" : "Interface attributes The following tables list the master and slave interface attributes for the bridge ... Attribute Description Value Combined issuing capability The maximum number of active ...",
      "FirstSentences" : "Interface attributes The following tables list the master and slave interface attributes for the bridge: Table 2 Table 3. Attribute Description Value Combined issuing capability The maximum number ..."
    }, {
      "title" : "Web address",
      "uri" : "https://developer.arm.com/documentation/dto0023/b/en/preliminary-material/web-address",
      "printableUri" : "https://developer.arm.com/documentation/dto0023/b/en/preliminary-material/web-address",
      "clickUri" : "https://developer.arm.com/documentation/dto0023/b/preliminary-material/web-address?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dto0023/b/en/preliminary-material/web-address",
      "excerpt" : "Web address http:\\/\\/www.arm.com Web address AMBA 3",
      "firstSentences" : "Web address http:\\/\\/www.arm.com Web address AMBA 3",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 100,
      "percentScore" : 22.501759,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Infrastructure AMBA 3 AXI Asynchronous Bridge (BP132) Revision: r0p1 Technical Overview",
        "uri" : "https://developer.arm.com/documentation/dto0023/b/en",
        "printableUri" : "https://developer.arm.com/documentation/dto0023/b/en",
        "clickUri" : "https://developer.arm.com/documentation/dto0023/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dto0023/b/en",
        "excerpt" : "This technical overview describes the functionality of the AXI asynchronous bridge in the following sections: ... PrimeCell Infrastructure AMBA 3 AXI Asynchronous Bridge (BP132) Revision: r0p1 ...",
        "firstSentences" : "This technical overview describes the functionality of the AXI asynchronous bridge in the following sections: Preliminary material About the AXI asynchronous bridge Functional description Physical ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "PrimeCell Infrastructure AMBA 3 AXI Asynchronous Bridge (BP132) Revision: r0p1 Technical Overview ",
          "document_number" : "dto0023",
          "document_version" : "b",
          "content_type" : "Technical Overview",
          "systopparent" : "4993649",
          "sysurihash" : "awCnQ0MkObvQqqgX",
          "urihash" : "awCnQ0MkObvQqqgX",
          "sysuri" : "https://developer.arm.com/documentation/dto0023/b/en",
          "systransactionid" : 861204,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1184671670000,
          "topparentid" : 4993649,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586847903000,
          "sysconcepts" : "AXI asynchronous ; functionality ; data Signal ; Preliminary material ; technical overview",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5eec73ece24a5e02d07b2767", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767" ],
          "concepts" : "AXI asynchronous ; functionality ; data Signal ; Preliminary material ; technical overview",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648714792000,
          "permanentid" : "ac49ed98792eadc16a768e1ea92214fe3ddd47f658918630b50f6aa69338",
          "syslanguage" : [ "English" ],
          "itemid" : "5e95609f8259fe2368e2bd0c",
          "transactionid" : 861204,
          "title" : "PrimeCell Infrastructure AMBA 3 AXI Asynchronous Bridge (BP132) Revision: r0p1 Technical Overview ",
          "products" : [ "AMBA 3" ],
          "date" : 1648714792000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dto0023:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648714792070942138,
          "navigationhierarchiescontenttype" : "Technical Overview",
          "size" : 327,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dto0023/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648714788647,
          "syssize" : 327,
          "sysdate" : 1648714792000,
          "haslayout" : "1",
          "topparent" : "4993649",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4993649,
          "content_description" : "This Technical Overview describes the functionality of the AXI asynchronous bridge.",
          "wordcount" : 29,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AMBA 3", "Architecture|AMBA Specifications|AMBA 3", "System IP|AMBA|AMBA 3" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 3" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648714792000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dto0023/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dto0023/b/?lang=en",
          "modified" : 1640097370000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648714792070942138,
          "uri" : "https://developer.arm.com/documentation/dto0023/b/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Infrastructure AMBA 3 AXI Asynchronous Bridge (BP132) Revision: r0p1 Technical Overview",
        "Uri" : "https://developer.arm.com/documentation/dto0023/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dto0023/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/dto0023/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dto0023/b/en",
        "Excerpt" : "This technical overview describes the functionality of the AXI asynchronous bridge in the following sections: ... PrimeCell Infrastructure AMBA 3 AXI Asynchronous Bridge (BP132) Revision: r0p1 ...",
        "FirstSentences" : "This technical overview describes the functionality of the AXI asynchronous bridge in the following sections: Preliminary material About the AXI asynchronous bridge Functional description Physical ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Web address ",
        "document_number" : "dto0023",
        "document_version" : "b",
        "content_type" : "Technical Overview",
        "systopparent" : "4993649",
        "sysurihash" : "t3sM4sxCkIlA8iMC",
        "urihash" : "t3sM4sxCkIlA8iMC",
        "sysuri" : "https://developer.arm.com/documentation/dto0023/b/en/preliminary-material/web-address",
        "systransactionid" : 861204,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.5,
        "published" : 1184671670000,
        "topparentid" : 4993649,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586847903000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5eec73ece24a5e02d07b2767", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767" ],
        "attachmentparentid" : 4993649,
        "parentitem" : "5e95609f8259fe2368e2bd0c",
        "documenttype" : "html",
        "isattachment" : "4993649",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714802000,
        "permanentid" : "12c7325e53e0198ba20d585be04690594e1c1332c061c7f3e15de0a6fa24",
        "syslanguage" : [ "English" ],
        "itemid" : "5e95609f8259fe2368e2bd13",
        "transactionid" : 861204,
        "title" : "Web address ",
        "products" : [ "AMBA 3" ],
        "date" : 1648714802000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dto0023:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714802048181174,
        "sysisattachment" : "4993649",
        "navigationhierarchiescontenttype" : "Technical Overview",
        "sysattachmentparentid" : 4993649,
        "size" : 51,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dto0023/b/preliminary-material/web-address?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714788647,
        "syssize" : 51,
        "sysdate" : 1648714802000,
        "haslayout" : "1",
        "topparent" : "4993649",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4993649,
        "content_description" : "This Technical Overview describes the functionality of the AXI asynchronous bridge.",
        "wordcount" : 8,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AMBA 3", "Architecture|AMBA Specifications|AMBA 3", "System IP|AMBA|AMBA 3" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 3" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714802000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dto0023/b/preliminary-material/web-address?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dto0023/b/preliminary-material/web-address?lang=en",
        "modified" : 1640097370000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714802048181174,
        "uri" : "https://developer.arm.com/documentation/dto0023/b/en/preliminary-material/web-address",
        "syscollection" : "default"
      },
      "Title" : "Web address",
      "Uri" : "https://developer.arm.com/documentation/dto0023/b/en/preliminary-material/web-address",
      "PrintableUri" : "https://developer.arm.com/documentation/dto0023/b/en/preliminary-material/web-address",
      "ClickUri" : "https://developer.arm.com/documentation/dto0023/b/preliminary-material/web-address?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dto0023/b/en/preliminary-material/web-address",
      "Excerpt" : "Web address http:\\/\\/www.arm.com Web address AMBA 3",
      "FirstSentences" : "Web address http:\\/\\/www.arm.com Web address AMBA 3"
    }, {
      "title" : "Confidentiality status",
      "uri" : "https://developer.arm.com/documentation/dto0023/b/en/preliminary-material/confidentiality-status",
      "printableUri" : "https://developer.arm.com/documentation/dto0023/b/en/preliminary-material/confidentiality-status",
      "clickUri" : "https://developer.arm.com/documentation/dto0023/b/preliminary-material/confidentiality-status?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dto0023/b/en/preliminary-material/confidentiality-status",
      "excerpt" : "Confidentiality status This document is Non-Confidential. This document can only be distributed in accordance with the terms set out in your license ... Confidentiality status AMBA 3",
      "firstSentences" : "Confidentiality status This document is Non-Confidential. This document can only be distributed in accordance with the terms set out in your license agreement. Confidentiality status AMBA 3",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 100,
      "percentScore" : 22.501759,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Infrastructure AMBA 3 AXI Asynchronous Bridge (BP132) Revision: r0p1 Technical Overview",
        "uri" : "https://developer.arm.com/documentation/dto0023/b/en",
        "printableUri" : "https://developer.arm.com/documentation/dto0023/b/en",
        "clickUri" : "https://developer.arm.com/documentation/dto0023/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dto0023/b/en",
        "excerpt" : "This technical overview describes the functionality of the AXI asynchronous bridge in the following sections: ... PrimeCell Infrastructure AMBA 3 AXI Asynchronous Bridge (BP132) Revision: r0p1 ...",
        "firstSentences" : "This technical overview describes the functionality of the AXI asynchronous bridge in the following sections: Preliminary material About the AXI asynchronous bridge Functional description Physical ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "PrimeCell Infrastructure AMBA 3 AXI Asynchronous Bridge (BP132) Revision: r0p1 Technical Overview ",
          "document_number" : "dto0023",
          "document_version" : "b",
          "content_type" : "Technical Overview",
          "systopparent" : "4993649",
          "sysurihash" : "awCnQ0MkObvQqqgX",
          "urihash" : "awCnQ0MkObvQqqgX",
          "sysuri" : "https://developer.arm.com/documentation/dto0023/b/en",
          "systransactionid" : 861204,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1184671670000,
          "topparentid" : 4993649,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586847903000,
          "sysconcepts" : "AXI asynchronous ; functionality ; data Signal ; Preliminary material ; technical overview",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5eec73ece24a5e02d07b2767", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767" ],
          "concepts" : "AXI asynchronous ; functionality ; data Signal ; Preliminary material ; technical overview",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648714792000,
          "permanentid" : "ac49ed98792eadc16a768e1ea92214fe3ddd47f658918630b50f6aa69338",
          "syslanguage" : [ "English" ],
          "itemid" : "5e95609f8259fe2368e2bd0c",
          "transactionid" : 861204,
          "title" : "PrimeCell Infrastructure AMBA 3 AXI Asynchronous Bridge (BP132) Revision: r0p1 Technical Overview ",
          "products" : [ "AMBA 3" ],
          "date" : 1648714792000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dto0023:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648714792070942138,
          "navigationhierarchiescontenttype" : "Technical Overview",
          "size" : 327,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dto0023/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648714788647,
          "syssize" : 327,
          "sysdate" : 1648714792000,
          "haslayout" : "1",
          "topparent" : "4993649",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4993649,
          "content_description" : "This Technical Overview describes the functionality of the AXI asynchronous bridge.",
          "wordcount" : 29,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AMBA 3", "Architecture|AMBA Specifications|AMBA 3", "System IP|AMBA|AMBA 3" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 3" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648714792000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dto0023/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dto0023/b/?lang=en",
          "modified" : 1640097370000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648714792070942138,
          "uri" : "https://developer.arm.com/documentation/dto0023/b/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Infrastructure AMBA 3 AXI Asynchronous Bridge (BP132) Revision: r0p1 Technical Overview",
        "Uri" : "https://developer.arm.com/documentation/dto0023/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dto0023/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/dto0023/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dto0023/b/en",
        "Excerpt" : "This technical overview describes the functionality of the AXI asynchronous bridge in the following sections: ... PrimeCell Infrastructure AMBA 3 AXI Asynchronous Bridge (BP132) Revision: r0p1 ...",
        "FirstSentences" : "This technical overview describes the functionality of the AXI asynchronous bridge in the following sections: Preliminary material About the AXI asynchronous bridge Functional description Physical ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Confidentiality status ",
        "document_number" : "dto0023",
        "document_version" : "b",
        "content_type" : "Technical Overview",
        "systopparent" : "4993649",
        "sysurihash" : "kQOWFkLQc3Zfbiow",
        "urihash" : "kQOWFkLQc3Zfbiow",
        "sysuri" : "https://developer.arm.com/documentation/dto0023/b/en/preliminary-material/confidentiality-status",
        "systransactionid" : 861204,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1184671670000,
        "topparentid" : 4993649,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586847903000,
        "sysconcepts" : "agreement ; accordance",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5eec73ece24a5e02d07b2767", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767" ],
        "attachmentparentid" : 4993649,
        "parentitem" : "5e95609f8259fe2368e2bd0c",
        "concepts" : "agreement ; accordance",
        "documenttype" : "html",
        "isattachment" : "4993649",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714795000,
        "permanentid" : "75fa4fa3d25da5a65a07dc8ff44227ef253277882dc7ffb3cf8b593e8eea",
        "syslanguage" : [ "English" ],
        "itemid" : "5e95609f8259fe2368e2bd11",
        "transactionid" : 861204,
        "title" : "Confidentiality status ",
        "products" : [ "AMBA 3" ],
        "date" : 1648714795000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dto0023:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714795455756833,
        "sysisattachment" : "4993649",
        "navigationhierarchiescontenttype" : "Technical Overview",
        "sysattachmentparentid" : 4993649,
        "size" : 189,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dto0023/b/preliminary-material/confidentiality-status?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714788647,
        "syssize" : 189,
        "sysdate" : 1648714795000,
        "haslayout" : "1",
        "topparent" : "4993649",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4993649,
        "content_description" : "This Technical Overview describes the functionality of the AXI asynchronous bridge.",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AMBA 3", "Architecture|AMBA Specifications|AMBA 3", "System IP|AMBA|AMBA 3" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 3" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714795000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dto0023/b/preliminary-material/confidentiality-status?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dto0023/b/preliminary-material/confidentiality-status?lang=en",
        "modified" : 1640097370000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714795455756833,
        "uri" : "https://developer.arm.com/documentation/dto0023/b/en/preliminary-material/confidentiality-status",
        "syscollection" : "default"
      },
      "Title" : "Confidentiality status",
      "Uri" : "https://developer.arm.com/documentation/dto0023/b/en/preliminary-material/confidentiality-status",
      "PrintableUri" : "https://developer.arm.com/documentation/dto0023/b/en/preliminary-material/confidentiality-status",
      "ClickUri" : "https://developer.arm.com/documentation/dto0023/b/preliminary-material/confidentiality-status?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dto0023/b/en/preliminary-material/confidentiality-status",
      "Excerpt" : "Confidentiality status This document is Non-Confidential. This document can only be distributed in accordance with the terms set out in your license ... Confidentiality status AMBA 3",
      "FirstSentences" : "Confidentiality status This document is Non-Confidential. This document can only be distributed in accordance with the terms set out in your license agreement. Confidentiality status AMBA 3"
    } ],
    "totalNumberOfChildResults" : 16,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Signal descriptions ",
      "document_number" : "dto0023",
      "document_version" : "b",
      "content_type" : "Technical Overview",
      "systopparent" : "4993649",
      "sysurihash" : "lrstñTufBUs8rð6t",
      "urihash" : "lrstñTufBUs8rð6t",
      "sysuri" : "https://developer.arm.com/documentation/dto0023/b/en/signal-descriptions",
      "systransactionid" : 861204,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1184671670000,
      "topparentid" : 4993649,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586847903000,
      "sysconcepts" : "slave interface ; signals ; channel ; AXI ; bypass mode ; read data ; bridge ; Protocol Specification ; request SCANENABLE",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5eec73ece24a5e02d07b2767", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767" ],
      "attachmentparentid" : 4993649,
      "parentitem" : "5e95609f8259fe2368e2bd0c",
      "concepts" : "slave interface ; signals ; channel ; AXI ; bypass mode ; read data ; bridge ; Protocol Specification ; request SCANENABLE",
      "documenttype" : "html",
      "isattachment" : "4993649",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648714802000,
      "permanentid" : "7e01478ee06ac1c6b82b66d163cea4f8c2a1d9335597eb04380011971d7e",
      "syslanguage" : [ "English" ],
      "itemid" : "5e9560a08259fe2368e2bd1b",
      "transactionid" : 861204,
      "title" : "Signal descriptions ",
      "products" : [ "AMBA 3" ],
      "date" : 1648714802000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "dto0023:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648714802181333940,
      "sysisattachment" : "4993649",
      "navigationhierarchiescontenttype" : "Technical Overview",
      "sysattachmentparentid" : 4993649,
      "size" : 2118,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/dto0023/b/signal-descriptions?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648714788647,
      "syssize" : 2118,
      "sysdate" : 1648714802000,
      "haslayout" : "1",
      "topparent" : "4993649",
      "label_version" : "r0p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4993649,
      "content_description" : "This Technical Overview describes the functionality of the AXI asynchronous bridge.",
      "wordcount" : 95,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AMBA 3", "Architecture|AMBA Specifications|AMBA 3", "System IP|AMBA|AMBA 3" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 3" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648714802000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/dto0023/b/signal-descriptions?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/dto0023/b/signal-descriptions?lang=en",
      "modified" : 1640097370000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648714802181333940,
      "uri" : "https://developer.arm.com/documentation/dto0023/b/en/signal-descriptions",
      "syscollection" : "default"
    },
    "Title" : "Signal descriptions",
    "Uri" : "https://developer.arm.com/documentation/dto0023/b/en/signal-descriptions",
    "PrintableUri" : "https://developer.arm.com/documentation/dto0023/b/en/signal-descriptions",
    "ClickUri" : "https://developer.arm.com/documentation/dto0023/b/signal-descriptions?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/dto0023/b/en/signal-descriptions",
    "Excerpt" : "Signal descriptions Table 5 lists the non-standard AXI and scan signals. Name Type Description ACLKM Input Master interface clock ACLKS Input Slave interface clock ARESETMn Input Master ...",
    "FirstSentences" : "Signal descriptions Table 5 lists the non-standard AXI and scan signals. Name Type Description ACLKM Input Master interface clock ACLKS Input Slave interface clock ARESETMn Input Master interface ..."
  }, {
    "title" : "PrimeCell Infrastructure AMBA 3 AXI Downsizer (BP131) Revision: r0p0 Technical Overview",
    "uri" : "https://developer.arm.com/documentation/dto0018/a/en/pdf/DTO0018_primecell_infrastructure_amba3_axi_downsizer_r0p0_to.pdf",
    "printableUri" : "https://developer.arm.com/documentation/dto0018/a/en/pdf/DTO0018_primecell_infrastructure_amba3_axi_downsizer_r0p0_to.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e955e1e8259fe2368e2bcba",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/dto0018/a/en/pdf/DTO0018_primecell_infrastructure_amba3_axi_downsizer_r0p0_to.pdf",
    "excerpt" : "All rights reserved. ... ARM DTO 0018A ... http://www.arm.com ... Copyright © 2005 ARM Limited. ... 3 Technical Overview PrimeCell® Infrastructure AMBA™ 3 AXI Downsizer (BP131) Revision: ... 2",
    "firstSentences" : "PrimeCell Infrastructure AMBA 3 AXI Downsizer (BP131) Revision: r0p0 Technical Overview ARM DTO 0018A This Technical Overview describes the functionality of the AXI downsizer in the following ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 100,
    "percentScore" : 22.501759,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "PrimeCell Infrastructure AMBA 3 AXI Downsizer (BP131) Revision: r0p0 Technical Overview",
      "uri" : "https://developer.arm.com/documentation/dto0018/a/en",
      "printableUri" : "https://developer.arm.com/documentation/dto0018/a/en",
      "clickUri" : "https://developer.arm.com/documentation/dto0018/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dto0018/a/en",
      "excerpt" : "This Technical Overview describes the functionality of the AXI downsizer in the following sections: ... PrimeCell Infrastructure AMBA 3 AXI Downsizer (BP131) Revision: r0p0 Technical Overview ...",
      "firstSentences" : "This Technical Overview describes the functionality of the AXI downsizer in the following sections: Preliminary material About the AXI downsizer Functional description Physical data Signal ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "PrimeCell Infrastructure AMBA 3 AXI Downsizer (BP131) Revision: r0p0 Technical Overview ",
        "document_number" : "dto0018",
        "document_version" : "a",
        "content_type" : "Technical Overview",
        "systopparent" : "4993860",
        "sysurihash" : "3qBHjZybaAHOpFðJ",
        "urihash" : "3qBHjZybaAHOpFðJ",
        "sysuri" : "https://developer.arm.com/documentation/dto0018/a/en",
        "systransactionid" : 861203,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1184671715000,
        "topparentid" : 4993860,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586847261000,
        "sysconcepts" : "AXI downsizer ; functionality ; data Signal ; Preliminary material ; Technical Overview",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5eec73ece24a5e02d07b2767", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767" ],
        "concepts" : "AXI downsizer ; functionality ; data Signal ; Preliminary material ; Technical Overview",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714780000,
        "permanentid" : "7e2ead7e0d5ff448ba11936424be165abebcebd62cb2d1d0f15ee38f5bb8",
        "syslanguage" : [ "English" ],
        "itemid" : "5e955e1d8259fe2368e2bca7",
        "transactionid" : 861203,
        "title" : "PrimeCell Infrastructure AMBA 3 AXI Downsizer (BP131) Revision: r0p0 Technical Overview ",
        "products" : [ "AMBA 3" ],
        "date" : 1648714777000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dto0018:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714777659829980,
        "navigationhierarchiescontenttype" : "Technical Overview",
        "size" : 297,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dto0018/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714775899,
        "syssize" : 297,
        "sysdate" : 1648714777000,
        "haslayout" : "1",
        "topparent" : "4993860",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4993860,
        "content_description" : "This Technical Overview describes the functionality of the AXI downsizer.",
        "wordcount" : 28,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AMBA 3", "Architecture|AMBA Specifications|AMBA 3", "System IP|AMBA|AMBA 3" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 3" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714780000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dto0018/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dto0018/a/?lang=en",
        "modified" : 1640097316000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714777659829980,
        "uri" : "https://developer.arm.com/documentation/dto0018/a/en",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell Infrastructure AMBA 3 AXI Downsizer (BP131) Revision: r0p0 Technical Overview",
      "Uri" : "https://developer.arm.com/documentation/dto0018/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dto0018/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/dto0018/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dto0018/a/en",
      "Excerpt" : "This Technical Overview describes the functionality of the AXI downsizer in the following sections: ... PrimeCell Infrastructure AMBA 3 AXI Downsizer (BP131) Revision: r0p0 Technical Overview ...",
      "FirstSentences" : "This Technical Overview describes the functionality of the AXI downsizer in the following sections: Preliminary material About the AXI downsizer Functional description Physical data Signal ..."
    },
    "childResults" : [ {
      "title" : "About the AXI downsizer",
      "uri" : "https://developer.arm.com/documentation/dto0018/a/en/about-the-axi-downsizer",
      "printableUri" : "https://developer.arm.com/documentation/dto0018/a/en/about-the-axi-downsizer",
      "clickUri" : "https://developer.arm.com/documentation/dto0018/a/about-the-axi-downsizer?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dto0018/a/en/about-the-axi-downsizer",
      "excerpt" : "About the AXI downsizer DownsizerAxi is an AXI infrastructure component that enables you to connect a ... It converts 64-bit AXI transactions into appropriate 32-bit transactions, and handles ...",
      "firstSentences" : "About the AXI downsizer DownsizerAxi is an AXI infrastructure component that enables you to connect a 64-bit AXI bus to a 32-bit AXI bus. It converts 64-bit AXI transactions into appropriate 32- ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 100,
      "percentScore" : 22.501759,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Infrastructure AMBA 3 AXI Downsizer (BP131) Revision: r0p0 Technical Overview",
        "uri" : "https://developer.arm.com/documentation/dto0018/a/en",
        "printableUri" : "https://developer.arm.com/documentation/dto0018/a/en",
        "clickUri" : "https://developer.arm.com/documentation/dto0018/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dto0018/a/en",
        "excerpt" : "This Technical Overview describes the functionality of the AXI downsizer in the following sections: ... PrimeCell Infrastructure AMBA 3 AXI Downsizer (BP131) Revision: r0p0 Technical Overview ...",
        "firstSentences" : "This Technical Overview describes the functionality of the AXI downsizer in the following sections: Preliminary material About the AXI downsizer Functional description Physical data Signal ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "PrimeCell Infrastructure AMBA 3 AXI Downsizer (BP131) Revision: r0p0 Technical Overview ",
          "document_number" : "dto0018",
          "document_version" : "a",
          "content_type" : "Technical Overview",
          "systopparent" : "4993860",
          "sysurihash" : "3qBHjZybaAHOpFðJ",
          "urihash" : "3qBHjZybaAHOpFðJ",
          "sysuri" : "https://developer.arm.com/documentation/dto0018/a/en",
          "systransactionid" : 861203,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1184671715000,
          "topparentid" : 4993860,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586847261000,
          "sysconcepts" : "AXI downsizer ; functionality ; data Signal ; Preliminary material ; Technical Overview",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5eec73ece24a5e02d07b2767", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767" ],
          "concepts" : "AXI downsizer ; functionality ; data Signal ; Preliminary material ; Technical Overview",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648714780000,
          "permanentid" : "7e2ead7e0d5ff448ba11936424be165abebcebd62cb2d1d0f15ee38f5bb8",
          "syslanguage" : [ "English" ],
          "itemid" : "5e955e1d8259fe2368e2bca7",
          "transactionid" : 861203,
          "title" : "PrimeCell Infrastructure AMBA 3 AXI Downsizer (BP131) Revision: r0p0 Technical Overview ",
          "products" : [ "AMBA 3" ],
          "date" : 1648714777000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dto0018:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648714777659829980,
          "navigationhierarchiescontenttype" : "Technical Overview",
          "size" : 297,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dto0018/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648714775899,
          "syssize" : 297,
          "sysdate" : 1648714777000,
          "haslayout" : "1",
          "topparent" : "4993860",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4993860,
          "content_description" : "This Technical Overview describes the functionality of the AXI downsizer.",
          "wordcount" : 28,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AMBA 3", "Architecture|AMBA Specifications|AMBA 3", "System IP|AMBA|AMBA 3" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 3" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648714780000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dto0018/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dto0018/a/?lang=en",
          "modified" : 1640097316000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648714777659829980,
          "uri" : "https://developer.arm.com/documentation/dto0018/a/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Infrastructure AMBA 3 AXI Downsizer (BP131) Revision: r0p0 Technical Overview",
        "Uri" : "https://developer.arm.com/documentation/dto0018/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dto0018/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/dto0018/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dto0018/a/en",
        "Excerpt" : "This Technical Overview describes the functionality of the AXI downsizer in the following sections: ... PrimeCell Infrastructure AMBA 3 AXI Downsizer (BP131) Revision: r0p0 Technical Overview ...",
        "FirstSentences" : "This Technical Overview describes the functionality of the AXI downsizer in the following sections: Preliminary material About the AXI downsizer Functional description Physical data Signal ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "About the AXI downsizer ",
        "document_number" : "dto0018",
        "document_version" : "a",
        "content_type" : "Technical Overview",
        "systopparent" : "4993860",
        "sysurihash" : "9ñW6seQrñptTA7Zv",
        "urihash" : "9ñW6seQrñptTA7Zv",
        "sysuri" : "https://developer.arm.com/documentation/dto0018/a/en/about-the-axi-downsizer",
        "systransactionid" : 861203,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1184671715000,
        "topparentid" : 4993860,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586847261000,
        "sysconcepts" : "transactions ; data transfers ; AXI ; port ; multiplexing ; DownsizerAxi ; FIXED burst ; word aligned ; clock cycles ; single outstanding ; exclusive accesses ; locked sequences ; AxLEN copied ; infrastructure component",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5eec73ece24a5e02d07b2767", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767" ],
        "attachmentparentid" : 4993860,
        "parentitem" : "5e955e1d8259fe2368e2bca7",
        "concepts" : "transactions ; data transfers ; AXI ; port ; multiplexing ; DownsizerAxi ; FIXED burst ; word aligned ; clock cycles ; single outstanding ; exclusive accesses ; locked sequences ; AxLEN copied ; infrastructure component",
        "documenttype" : "html",
        "isattachment" : "4993860",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714780000,
        "permanentid" : "365418b819bbb4b4354487d87b12c7dd151b631c41c049108b514f80c59a",
        "syslanguage" : [ "English" ],
        "itemid" : "5e955e1d8259fe2368e2bcaf",
        "transactionid" : 861203,
        "title" : "About the AXI downsizer ",
        "products" : [ "AMBA 3" ],
        "date" : 1648714777000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dto0018:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714777719903913,
        "sysisattachment" : "4993860",
        "navigationhierarchiescontenttype" : "Technical Overview",
        "sysattachmentparentid" : 4993860,
        "size" : 2259,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dto0018/a/about-the-axi-downsizer?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714775899,
        "syssize" : 2259,
        "sysdate" : 1648714777000,
        "haslayout" : "1",
        "topparent" : "4993860",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4993860,
        "content_description" : "This Technical Overview describes the functionality of the AXI downsizer.",
        "wordcount" : 158,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AMBA 3", "Architecture|AMBA Specifications|AMBA 3", "System IP|AMBA|AMBA 3" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 3" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714780000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dto0018/a/about-the-axi-downsizer?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dto0018/a/about-the-axi-downsizer?lang=en",
        "modified" : 1640097316000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714777719903913,
        "uri" : "https://developer.arm.com/documentation/dto0018/a/en/about-the-axi-downsizer",
        "syscollection" : "default"
      },
      "Title" : "About the AXI downsizer",
      "Uri" : "https://developer.arm.com/documentation/dto0018/a/en/about-the-axi-downsizer",
      "PrintableUri" : "https://developer.arm.com/documentation/dto0018/a/en/about-the-axi-downsizer",
      "ClickUri" : "https://developer.arm.com/documentation/dto0018/a/about-the-axi-downsizer?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dto0018/a/en/about-the-axi-downsizer",
      "Excerpt" : "About the AXI downsizer DownsizerAxi is an AXI infrastructure component that enables you to connect a ... It converts 64-bit AXI transactions into appropriate 32-bit transactions, and handles ...",
      "FirstSentences" : "About the AXI downsizer DownsizerAxi is an AXI infrastructure component that enables you to connect a 64-bit AXI bus to a 32-bit AXI bus. It converts 64-bit AXI transactions into appropriate 32- ..."
    }, {
      "title" : "Pass-through mode",
      "uri" : "https://developer.arm.com/documentation/dto0018/a/en/functional-description/pass-through-mode",
      "printableUri" : "https://developer.arm.com/documentation/dto0018/a/en/functional-description/pass-through-mode",
      "clickUri" : "https://developer.arm.com/documentation/dto0018/a/functional-description/pass-through-mode?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dto0018/a/en/functional-description/pass-through-mode",
      "excerpt" : "Pass-through mode When the size of an incoming transaction is 32 bits or less, DownsizerAxi operates in ... In pass-through mode, the first data transfer of the transaction can take place two ...",
      "firstSentences" : "Pass-through mode When the size of an incoming transaction is 32 bits or less, DownsizerAxi operates in pass-through mode. In pass-through mode, the first data transfer of the transaction can take ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 100,
      "percentScore" : 22.501759,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Infrastructure AMBA 3 AXI Downsizer (BP131) Revision: r0p0 Technical Overview",
        "uri" : "https://developer.arm.com/documentation/dto0018/a/en",
        "printableUri" : "https://developer.arm.com/documentation/dto0018/a/en",
        "clickUri" : "https://developer.arm.com/documentation/dto0018/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dto0018/a/en",
        "excerpt" : "This Technical Overview describes the functionality of the AXI downsizer in the following sections: ... PrimeCell Infrastructure AMBA 3 AXI Downsizer (BP131) Revision: r0p0 Technical Overview ...",
        "firstSentences" : "This Technical Overview describes the functionality of the AXI downsizer in the following sections: Preliminary material About the AXI downsizer Functional description Physical data Signal ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "PrimeCell Infrastructure AMBA 3 AXI Downsizer (BP131) Revision: r0p0 Technical Overview ",
          "document_number" : "dto0018",
          "document_version" : "a",
          "content_type" : "Technical Overview",
          "systopparent" : "4993860",
          "sysurihash" : "3qBHjZybaAHOpFðJ",
          "urihash" : "3qBHjZybaAHOpFðJ",
          "sysuri" : "https://developer.arm.com/documentation/dto0018/a/en",
          "systransactionid" : 861203,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1184671715000,
          "topparentid" : 4993860,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586847261000,
          "sysconcepts" : "AXI downsizer ; functionality ; data Signal ; Preliminary material ; Technical Overview",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5eec73ece24a5e02d07b2767", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767" ],
          "concepts" : "AXI downsizer ; functionality ; data Signal ; Preliminary material ; Technical Overview",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648714780000,
          "permanentid" : "7e2ead7e0d5ff448ba11936424be165abebcebd62cb2d1d0f15ee38f5bb8",
          "syslanguage" : [ "English" ],
          "itemid" : "5e955e1d8259fe2368e2bca7",
          "transactionid" : 861203,
          "title" : "PrimeCell Infrastructure AMBA 3 AXI Downsizer (BP131) Revision: r0p0 Technical Overview ",
          "products" : [ "AMBA 3" ],
          "date" : 1648714777000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dto0018:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648714777659829980,
          "navigationhierarchiescontenttype" : "Technical Overview",
          "size" : 297,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dto0018/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648714775899,
          "syssize" : 297,
          "sysdate" : 1648714777000,
          "haslayout" : "1",
          "topparent" : "4993860",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4993860,
          "content_description" : "This Technical Overview describes the functionality of the AXI downsizer.",
          "wordcount" : 28,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AMBA 3", "Architecture|AMBA Specifications|AMBA 3", "System IP|AMBA|AMBA 3" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 3" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648714780000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dto0018/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dto0018/a/?lang=en",
          "modified" : 1640097316000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648714777659829980,
          "uri" : "https://developer.arm.com/documentation/dto0018/a/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Infrastructure AMBA 3 AXI Downsizer (BP131) Revision: r0p0 Technical Overview",
        "Uri" : "https://developer.arm.com/documentation/dto0018/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dto0018/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/dto0018/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dto0018/a/en",
        "Excerpt" : "This Technical Overview describes the functionality of the AXI downsizer in the following sections: ... PrimeCell Infrastructure AMBA 3 AXI Downsizer (BP131) Revision: r0p0 Technical Overview ...",
        "FirstSentences" : "This Technical Overview describes the functionality of the AXI downsizer in the following sections: Preliminary material About the AXI downsizer Functional description Physical data Signal ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Pass-through mode ",
        "document_number" : "dto0018",
        "document_version" : "a",
        "content_type" : "Technical Overview",
        "systopparent" : "4993860",
        "sysurihash" : "RMðTHHZð5nXdPuðj",
        "urihash" : "RMðTHHZð5nXdPuðj",
        "sysuri" : "https://developer.arm.com/documentation/dto0018/a/en/functional-description/pass-through-mode",
        "systransactionid" : 861203,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1184671715000,
        "topparentid" : 4993860,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586847261000,
        "sysconcepts" : "data transfer ; pass-through mode ; clock cycles ; transaction ; combinatorial logic ; progress ; AxVALIDS ; DownsizerAxi",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5eec73ece24a5e02d07b2767", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767" ],
        "attachmentparentid" : 4993860,
        "parentitem" : "5e955e1d8259fe2368e2bca7",
        "concepts" : "data transfer ; pass-through mode ; clock cycles ; transaction ; combinatorial logic ; progress ; AxVALIDS ; DownsizerAxi",
        "documenttype" : "html",
        "isattachment" : "4993860",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714780000,
        "permanentid" : "1645e817a520f64e60c5211dcbd7dc65276e0d5ce845ca3130e2e27260a2",
        "syslanguage" : [ "English" ],
        "itemid" : "5e955e1d8259fe2368e2bcb1",
        "transactionid" : 861203,
        "title" : "Pass-through mode ",
        "products" : [ "AMBA 3" ],
        "date" : 1648714777000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dto0018:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714777690801747,
        "sysisattachment" : "4993860",
        "navigationhierarchiescontenttype" : "Technical Overview",
        "sysattachmentparentid" : 4993860,
        "size" : 445,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dto0018/a/functional-description/pass-through-mode?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714775899,
        "syssize" : 445,
        "sysdate" : 1648714777000,
        "haslayout" : "1",
        "topparent" : "4993860",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4993860,
        "content_description" : "This Technical Overview describes the functionality of the AXI downsizer.",
        "wordcount" : 48,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AMBA 3", "Architecture|AMBA Specifications|AMBA 3", "System IP|AMBA|AMBA 3" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 3" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714780000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dto0018/a/functional-description/pass-through-mode?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dto0018/a/functional-description/pass-through-mode?lang=en",
        "modified" : 1640097316000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714777690801747,
        "uri" : "https://developer.arm.com/documentation/dto0018/a/en/functional-description/pass-through-mode",
        "syscollection" : "default"
      },
      "Title" : "Pass-through mode",
      "Uri" : "https://developer.arm.com/documentation/dto0018/a/en/functional-description/pass-through-mode",
      "PrintableUri" : "https://developer.arm.com/documentation/dto0018/a/en/functional-description/pass-through-mode",
      "ClickUri" : "https://developer.arm.com/documentation/dto0018/a/functional-description/pass-through-mode?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dto0018/a/en/functional-description/pass-through-mode",
      "Excerpt" : "Pass-through mode When the size of an incoming transaction is 32 bits or less, DownsizerAxi operates in ... In pass-through mode, the first data transfer of the transaction can take place two ...",
      "FirstSentences" : "Pass-through mode When the size of an incoming transaction is 32 bits or less, DownsizerAxi operates in pass-through mode. In pass-through mode, the first data transfer of the transaction can take ..."
    }, {
      "title" : "Functional description",
      "uri" : "https://developer.arm.com/documentation/dto0018/a/en/functional-description",
      "printableUri" : "https://developer.arm.com/documentation/dto0018/a/en/functional-description",
      "clickUri" : "https://developer.arm.com/documentation/dto0018/a/functional-description?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dto0018/a/en/functional-description",
      "excerpt" : "Functional description DownsizerAxi is an AXI infrastructure component that enables you to connect a ... It converts 64-bit AXI transactions into appropriate 32-bit transactions, and handles ...",
      "firstSentences" : "Functional description DownsizerAxi is an AXI infrastructure component that enables you to connect a 64-bit AXI bus to a 32-bit AXI bus. It converts 64-bit AXI transactions into appropriate 32-bit ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 100,
      "percentScore" : 22.501759,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Infrastructure AMBA 3 AXI Downsizer (BP131) Revision: r0p0 Technical Overview",
        "uri" : "https://developer.arm.com/documentation/dto0018/a/en",
        "printableUri" : "https://developer.arm.com/documentation/dto0018/a/en",
        "clickUri" : "https://developer.arm.com/documentation/dto0018/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dto0018/a/en",
        "excerpt" : "This Technical Overview describes the functionality of the AXI downsizer in the following sections: ... PrimeCell Infrastructure AMBA 3 AXI Downsizer (BP131) Revision: r0p0 Technical Overview ...",
        "firstSentences" : "This Technical Overview describes the functionality of the AXI downsizer in the following sections: Preliminary material About the AXI downsizer Functional description Physical data Signal ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "PrimeCell Infrastructure AMBA 3 AXI Downsizer (BP131) Revision: r0p0 Technical Overview ",
          "document_number" : "dto0018",
          "document_version" : "a",
          "content_type" : "Technical Overview",
          "systopparent" : "4993860",
          "sysurihash" : "3qBHjZybaAHOpFðJ",
          "urihash" : "3qBHjZybaAHOpFðJ",
          "sysuri" : "https://developer.arm.com/documentation/dto0018/a/en",
          "systransactionid" : 861203,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1184671715000,
          "topparentid" : 4993860,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586847261000,
          "sysconcepts" : "AXI downsizer ; functionality ; data Signal ; Preliminary material ; Technical Overview",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5eec73ece24a5e02d07b2767", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767" ],
          "concepts" : "AXI downsizer ; functionality ; data Signal ; Preliminary material ; Technical Overview",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648714780000,
          "permanentid" : "7e2ead7e0d5ff448ba11936424be165abebcebd62cb2d1d0f15ee38f5bb8",
          "syslanguage" : [ "English" ],
          "itemid" : "5e955e1d8259fe2368e2bca7",
          "transactionid" : 861203,
          "title" : "PrimeCell Infrastructure AMBA 3 AXI Downsizer (BP131) Revision: r0p0 Technical Overview ",
          "products" : [ "AMBA 3" ],
          "date" : 1648714777000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dto0018:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648714777659829980,
          "navigationhierarchiescontenttype" : "Technical Overview",
          "size" : 297,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dto0018/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648714775899,
          "syssize" : 297,
          "sysdate" : 1648714777000,
          "haslayout" : "1",
          "topparent" : "4993860",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4993860,
          "content_description" : "This Technical Overview describes the functionality of the AXI downsizer.",
          "wordcount" : 28,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AMBA 3", "Architecture|AMBA Specifications|AMBA 3", "System IP|AMBA|AMBA 3" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 3" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648714780000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dto0018/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dto0018/a/?lang=en",
          "modified" : 1640097316000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648714777659829980,
          "uri" : "https://developer.arm.com/documentation/dto0018/a/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Infrastructure AMBA 3 AXI Downsizer (BP131) Revision: r0p0 Technical Overview",
        "Uri" : "https://developer.arm.com/documentation/dto0018/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dto0018/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/dto0018/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dto0018/a/en",
        "Excerpt" : "This Technical Overview describes the functionality of the AXI downsizer in the following sections: ... PrimeCell Infrastructure AMBA 3 AXI Downsizer (BP131) Revision: r0p0 Technical Overview ...",
        "FirstSentences" : "This Technical Overview describes the functionality of the AXI downsizer in the following sections: Preliminary material About the AXI downsizer Functional description Physical data Signal ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Functional description ",
        "document_number" : "dto0018",
        "document_version" : "a",
        "content_type" : "Technical Overview",
        "systopparent" : "4993860",
        "sysurihash" : "PKZñuQZUWpcqxu8u",
        "urihash" : "PKZñuQZUWpcqxu8u",
        "sysuri" : "https://developer.arm.com/documentation/dto0018/a/en/functional-description",
        "systransactionid" : 861203,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1184671715000,
        "topparentid" : 4993860,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586847261000,
        "sysconcepts" : "AXI ; transactions ; channels ; DownsizerAxi ; infrastructure component ; Functional",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5eec73ece24a5e02d07b2767", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767" ],
        "attachmentparentid" : 4993860,
        "parentitem" : "5e955e1d8259fe2368e2bca7",
        "concepts" : "AXI ; transactions ; channels ; DownsizerAxi ; infrastructure component ; Functional",
        "documenttype" : "html",
        "isattachment" : "4993860",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714780000,
        "permanentid" : "6e83147868a68e082679116888c29e7b935c1a1d0e6a6d2c2228dac52c89",
        "syslanguage" : [ "English" ],
        "itemid" : "5e955e1d8259fe2368e2bcb0",
        "transactionid" : 861203,
        "title" : "Functional description ",
        "products" : [ "AMBA 3" ],
        "date" : 1648714777000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dto0018:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714777682235271,
        "sysisattachment" : "4993860",
        "navigationhierarchiescontenttype" : "Technical Overview",
        "sysattachmentparentid" : 4993860,
        "size" : 466,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dto0018/a/functional-description?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714775899,
        "syssize" : 466,
        "sysdate" : 1648714777000,
        "haslayout" : "1",
        "topparent" : "4993860",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4993860,
        "content_description" : "This Technical Overview describes the functionality of the AXI downsizer.",
        "wordcount" : 46,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AMBA 3", "Architecture|AMBA Specifications|AMBA 3", "System IP|AMBA|AMBA 3" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 3" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714780000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dto0018/a/functional-description?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dto0018/a/functional-description?lang=en",
        "modified" : 1640097316000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714777682235271,
        "uri" : "https://developer.arm.com/documentation/dto0018/a/en/functional-description",
        "syscollection" : "default"
      },
      "Title" : "Functional description",
      "Uri" : "https://developer.arm.com/documentation/dto0018/a/en/functional-description",
      "PrintableUri" : "https://developer.arm.com/documentation/dto0018/a/en/functional-description",
      "ClickUri" : "https://developer.arm.com/documentation/dto0018/a/functional-description?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dto0018/a/en/functional-description",
      "Excerpt" : "Functional description DownsizerAxi is an AXI infrastructure component that enables you to connect a ... It converts 64-bit AXI transactions into appropriate 32-bit transactions, and handles ...",
      "FirstSentences" : "Functional description DownsizerAxi is an AXI infrastructure component that enables you to connect a 64-bit AXI bus to a 32-bit AXI bus. It converts 64-bit AXI transactions into appropriate 32-bit ..."
    } ],
    "totalNumberOfChildResults" : 18,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "PrimeCell Infrastructure AMBA 3 AXI Downsizer (BP131) Revision: r0p0 Technical Overview ",
      "document_number" : "dto0018",
      "document_version" : "a",
      "content_type" : "Technical Overview",
      "systopparent" : "4993860",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "cnKvbcA5zc1mHmtc",
      "urihash" : "cnKvbcA5zc1mHmtc",
      "sysuri" : "https://developer.arm.com/documentation/dto0018/a/en/pdf/DTO0018_primecell_infrastructure_amba3_axi_downsizer_r0p0_to.pdf",
      "systransactionid" : 861203,
      "copyright" : "Copyright © 2005 ARM Limited. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1184671715000,
      "topparentid" : 4993860,
      "numberofpages" : 10,
      "sysconcepts" : "signals ; data transfers ; clock cycles ; master port ; transactions ; AXI downsizer ; ARM Limited ; ID capability ; FIXED burst ; DownsizerAxi ; word aligned ; infrastructure component",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5eec73ece24a5e02d07b2767", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767" ],
      "attachmentparentid" : 4993860,
      "parentitem" : "5e955e1d8259fe2368e2bca7",
      "concepts" : "signals ; data transfers ; clock cycles ; master port ; transactions ; AXI downsizer ; ARM Limited ; ID capability ; FIXED burst ; DownsizerAxi ; word aligned ; infrastructure component",
      "documenttype" : "pdf",
      "isattachment" : "4993860",
      "sysindexeddate" : 1648714780000,
      "permanentid" : "19fa2ca28b58ce7d02430bf6811a1024171bc30dfa4e9dd987886f9532b9",
      "syslanguage" : [ "English" ],
      "itemid" : "5e955e1e8259fe2368e2bcba",
      "transactionid" : 861203,
      "title" : "PrimeCell Infrastructure AMBA 3 AXI Downsizer (BP131) Revision: r0p0 Technical Overview ",
      "date" : 1648714778000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "dto0018:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648714778031683605,
      "sysisattachment" : "4993860",
      "navigationhierarchiescontenttype" : "Technical Overview",
      "sysattachmentparentid" : 4993860,
      "size" : 96090,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e955e1e8259fe2368e2bcba",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648714777468,
      "syssize" : 96090,
      "sysdate" : 1648714778000,
      "topparent" : "4993860",
      "author" : "ARM Limited",
      "label_version" : "r0p0",
      "systopparentid" : 4993860,
      "content_description" : "This Technical Overview describes the functionality of the AXI downsizer.",
      "wordcount" : 418,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AMBA 3", "Architecture|AMBA Specifications|AMBA 3", "System IP|AMBA|AMBA 3" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 3" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648714780000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e955e1e8259fe2368e2bcba",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648714778031683605,
      "uri" : "https://developer.arm.com/documentation/dto0018/a/en/pdf/DTO0018_primecell_infrastructure_amba3_axi_downsizer_r0p0_to.pdf",
      "syscollection" : "default"
    },
    "Title" : "PrimeCell Infrastructure AMBA 3 AXI Downsizer (BP131) Revision: r0p0 Technical Overview",
    "Uri" : "https://developer.arm.com/documentation/dto0018/a/en/pdf/DTO0018_primecell_infrastructure_amba3_axi_downsizer_r0p0_to.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/dto0018/a/en/pdf/DTO0018_primecell_infrastructure_amba3_axi_downsizer_r0p0_to.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e955e1e8259fe2368e2bcba",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/dto0018/a/en/pdf/DTO0018_primecell_infrastructure_amba3_axi_downsizer_r0p0_to.pdf",
    "Excerpt" : "All rights reserved. ... ARM DTO 0018A ... http://www.arm.com ... Copyright © 2005 ARM Limited. ... 3 Technical Overview PrimeCell® Infrastructure AMBA™ 3 AXI Downsizer (BP131) Revision: ... 2",
    "FirstSentences" : "PrimeCell Infrastructure AMBA 3 AXI Downsizer (BP131) Revision: r0p0 Technical Overview ARM DTO 0018A This Technical Overview describes the functionality of the AXI downsizer in the following ..."
  }, {
    "title" : "What is the use case for hardware translation table updates (HTTU) of the access flag or dirty state by an SMMU?",
    "uri" : "https://developer.arm.com/documentation/ka001877/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka001877/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka001877/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka001877/1-0/en",
    "excerpt" : "This means that an attempted access to such a page will result in an access flag fault. ... What is the use case for hardware translation table updates (HTTU) of the access flag ... SMMU; HTTU",
    "firstSentences" : "KBA Article ID: KA001877 Applies To: ARMv8 Architecture Confidentiality: Customer non-confidential Answer The access flag and dirty state are typically associated with the concept of dynamic ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 100,
    "percentScore" : 22.501759,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "What is the use case for hardware translation table updates (HTTU) of the access flag or dirty state by an SMMU? ",
      "document_number" : "ka001877",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4235068",
      "sysurihash" : "dxjEvi5oKcvJyOg8",
      "urihash" : "dxjEvi5oKcvJyOg8",
      "sysuri" : "https://developer.arm.com/documentation/ka001877/1-0/en",
      "systransactionid" : 861202,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1602171213000,
      "topparentid" : 4235068,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1602171252000,
      "sysconcepts" : "access flag ; dirty state ; DRAM ; storage ; meaning ; descriptors ; translation ; hardware ; incoming transaction ; taking numerous ; high overhead ; common scenario ; limited amount ; dynamic paging ; Customer non-confidential ; Architecture Confidentiality",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a|5eec6f7ce24a5e02d07b2667", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5eec6f90e24a5e02d07b266e", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba118cd74e712c4497244", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba118cd74e712c4497244", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba11acd74e712c4497245" ],
      "concepts" : "access flag ; dirty state ; DRAM ; storage ; meaning ; descriptors ; translation ; hardware ; incoming transaction ; taking numerous ; high overhead ; common scenario ; limited amount ; dynamic paging ; Customer non-confidential ; Architecture Confidentiality",
      "documenttype" : "html",
      "sysindexeddate" : 1648714728000,
      "permanentid" : "85f2b5d06473aeea5af91c6e343d5370d950059cbd8419d4677ae244d040",
      "syslanguage" : [ "English" ],
      "itemid" : "5f7f3174d3be967f7be46e38",
      "transactionid" : 861202,
      "title" : "What is the use case for hardware translation table updates (HTTU) of the access flag or dirty state by an SMMU? ",
      "products" : [ "AR100" ],
      "date" : 1648714727000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka001877:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648714727865012981,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 2295,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka001877/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648714721872,
      "syssize" : 2295,
      "sysdate" : 1648714727000,
      "haslayout" : "1",
      "topparent" : "4235068",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4235068,
      "wordcount" : 158,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture", "CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|High Speed Serial Trace Port (HSSTP)", "CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v6", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v6", "CoreSight Debug and Trace|CoreSight Architecture|High Speed Serial Trace Port (HSSTP)" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|High Speed Serial Trace Port (HSSTP)", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v6", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648714728000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka001877/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka001877/1-0/?lang=en",
      "modified" : 1602171252000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648714727865012981,
      "uri" : "https://developer.arm.com/documentation/ka001877/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "What is the use case for hardware translation table updates (HTTU) of the access flag or dirty state by an SMMU?",
    "Uri" : "https://developer.arm.com/documentation/ka001877/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka001877/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka001877/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka001877/1-0/en",
    "Excerpt" : "This means that an attempted access to such a page will result in an access flag fault. ... What is the use case for hardware translation table updates (HTTU) of the access flag ... SMMU; HTTU",
    "FirstSentences" : "KBA Article ID: KA001877 Applies To: ARMv8 Architecture Confidentiality: Customer non-confidential Answer The access flag and dirty state are typically associated with the concept of dynamic ..."
  }, {
    "title" : "Do you recommend the integration of Ethos-N78 with Arm CoreLink MMU-500?",
    "uri" : "https://developer.arm.com/documentation/ka004740/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004740/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004740/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004740/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 100,
    "percentScore" : 22.501759,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Do you recommend the integration of Ethos-N78 with Arm CoreLink MMU-500? ",
      "document_number" : "ka004740",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4949015",
      "sysurihash" : "rK2ZWðO5Tñ7vx1Lp",
      "urihash" : "rK2ZWðO5Tñ7vx1Lp",
      "sysuri" : "https://developer.arm.com/documentation/ka004740/1-0/en",
      "systransactionid" : 861288,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1631708325000,
      "topparentid" : 4949015,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1631708377000,
      "navigationhierarchies" : [ "5eec6e84e24a5e02d07b25b0|5fbba0808e527a03a85ed216|5fbba0838e527a03a85ed217", "60368534d6f3ea0b00e84794|5fbba0838e527a03a85ed217", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0808e527a03a85ed216|5fbba0838e527a03a85ed217" ],
      "documenttype" : "html",
      "sysindexeddate" : 1648718989000,
      "permanentid" : "fefc23cdf22b791f14cbd554eca61da0857869f8d4645719905d14dda55f",
      "syslanguage" : [ "English" ],
      "itemid" : "6141e4d9d5c3af0155494fc4",
      "transactionid" : 861288,
      "title" : "Do you recommend the integration of Ethos-N78 with Arm CoreLink MMU-500? ",
      "products" : [ "Ethos-N78", "ML007" ],
      "date" : 1648718989000,
      "confidentiality" : "Confidential",
      "document_id" : "ka004740:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648718989251835007,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004740/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648718959778,
      "syssize" : 63,
      "sysdate" : 1648718989000,
      "haslayout" : "1",
      "topparent" : "4949015",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4949015,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Machine Learning|Ethos-N|Ethos-N78", "Ethos NPUs|Ethos-N78", "IP Products|Processors|Machine Learning|Ethos-N|Ethos-N78" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Ethos-N", "IP Products|Processors|Machine Learning|Ethos-N|Ethos-N78", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
      "document_revision" : "3",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648718989000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004740/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004740/1-0/?lang=en",
      "modified" : 1631708377000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648718989251835007,
      "uri" : "https://developer.arm.com/documentation/ka004740/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Do you recommend the integration of Ethos-N78 with Arm CoreLink MMU-500?",
    "Uri" : "https://developer.arm.com/documentation/ka004740/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004740/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004740/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004740/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "Arm Embedded Trace Macrocell CoreSight ETM-R7 Software Developers Errata Notice",
    "uri" : "https://developer.arm.com/documentation/101872/0002/en/pdf/coresight_etm_r7_software_developers_errata_notice_v2.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101872/0002/en/pdf/coresight_etm_r7_software_developers_errata_notice_v2.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5fa29fddb209f547eebd361c",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101872/0002/en/pdf/coresight_etm_r7_software_developers_errata_notice_v2.pdf",
    "excerpt" : "PJDOC-466751330-11420 v2 Released ... CoreSight ETM-R7 Software Developers Errata Notice ... the document title ... General suggestions for additions and improvements are also welcome. ... 9",
    "firstSentences" : "Arm® Embedded Trace Macrocell CoreSight® ETM-R7 PJDOC-466751330-11420 v2 Released Product Revision r0 Software Developers Errata Notice Copyright © 2013-2019 Arm. All rights reserved. Non ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 100,
    "percentScore" : 22.501759,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Embedded Trace Macrocell CoreSight ETM-R7 Software Developers Errata Notice",
      "uri" : "https://developer.arm.com/documentation/101872/0002/en",
      "printableUri" : "https://developer.arm.com/documentation/101872/0002/en",
      "clickUri" : "https://developer.arm.com/documentation/101872/0002/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101872/0002/en",
      "excerpt" : "Arm Embedded Trace Macrocell CoreSight ETM-R7 Software Developers Errata Notice This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm Embedded Trace Macrocell CoreSight ETM-R7 Software Developers Errata Notice This document is only available in a PDF version. Click Download to view. Arm Embedded Trace Macrocell CoreSight ETM ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Embedded Trace Macrocell CoreSight ETM-R7 Software Developers Errata Notice ",
        "document_number" : "101872",
        "document_version" : "0002",
        "content_type" : "sden",
        "systopparent" : "3805251",
        "sysurihash" : "QHPKK1iIP80ðyvxy",
        "urihash" : "QHPKK1iIP80ðyvxy",
        "sysuri" : "https://developer.arm.com/documentation/101872/0002/en",
        "systransactionid" : 861201,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1595490174000,
        "topparentid" : 3805251,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1604493277000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a" ],
        "documenttype" : "html",
        "sysindexeddate" : 1648714691000,
        "permanentid" : "df434672cfbaca3cd119ccc926ff306fe9ac5c3ce7fa362915940fc0fc10",
        "syslanguage" : [ "English" ],
        "itemid" : "5fa29fddb209f547eebd3619",
        "transactionid" : 861201,
        "title" : "Arm Embedded Trace Macrocell CoreSight ETM-R7 Software Developers Errata Notice ",
        "products" : [ "Debug Visibility and Trace" ],
        "date" : 1648714691000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101872:0002:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714691330641888,
        "navigationhierarchiescontenttype" : "Software Developer Errata Notice",
        "size" : 260,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101872/0002/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714689965,
        "syssize" : 260,
        "sysdate" : 1648714691000,
        "haslayout" : "1",
        "topparent" : "3805251",
        "label_version" : "2.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3805251,
        "content_description" : "This document describes errata categorized by level of severity for the CoreSight ETM-R7. ",
        "wordcount" : 27,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|Debug Visibility and Trace" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714691000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101872/0002/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101872/0002/?lang=en",
        "modified" : 1645008195000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714691330641888,
        "uri" : "https://developer.arm.com/documentation/101872/0002/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Embedded Trace Macrocell CoreSight ETM-R7 Software Developers Errata Notice",
      "Uri" : "https://developer.arm.com/documentation/101872/0002/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101872/0002/en",
      "ClickUri" : "https://developer.arm.com/documentation/101872/0002/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101872/0002/en",
      "Excerpt" : "Arm Embedded Trace Macrocell CoreSight ETM-R7 Software Developers Errata Notice This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm Embedded Trace Macrocell CoreSight ETM-R7 Software Developers Errata Notice This document is only available in a PDF version. Click Download to view. Arm Embedded Trace Macrocell CoreSight ETM ..."
    },
    "childResults" : [ {
      "title" : "Arm Embedded Trace Macrocell CoreSight ETM-R7 Software Developers Errata Notice",
      "uri" : "https://developer.arm.com/documentation/101872/0002/en",
      "printableUri" : "https://developer.arm.com/documentation/101872/0002/en",
      "clickUri" : "https://developer.arm.com/documentation/101872/0002/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101872/0002/en",
      "excerpt" : "Arm Embedded Trace Macrocell CoreSight ETM-R7 Software Developers Errata Notice This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm Embedded Trace Macrocell CoreSight ETM-R7 Software Developers Errata Notice This document is only available in a PDF version. Click Download to view. Arm Embedded Trace Macrocell CoreSight ETM ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 100,
      "percentScore" : 22.501759,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Embedded Trace Macrocell CoreSight ETM-R7 Software Developers Errata Notice ",
        "document_number" : "101872",
        "document_version" : "0002",
        "content_type" : "sden",
        "systopparent" : "3805251",
        "sysurihash" : "QHPKK1iIP80ðyvxy",
        "urihash" : "QHPKK1iIP80ðyvxy",
        "sysuri" : "https://developer.arm.com/documentation/101872/0002/en",
        "systransactionid" : 861201,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1595490174000,
        "topparentid" : 3805251,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1604493277000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a" ],
        "documenttype" : "html",
        "sysindexeddate" : 1648714691000,
        "permanentid" : "df434672cfbaca3cd119ccc926ff306fe9ac5c3ce7fa362915940fc0fc10",
        "syslanguage" : [ "English" ],
        "itemid" : "5fa29fddb209f547eebd3619",
        "transactionid" : 861201,
        "title" : "Arm Embedded Trace Macrocell CoreSight ETM-R7 Software Developers Errata Notice ",
        "products" : [ "Debug Visibility and Trace" ],
        "date" : 1648714691000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101872:0002:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714691330641888,
        "navigationhierarchiescontenttype" : "Software Developer Errata Notice",
        "size" : 260,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101872/0002/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714689965,
        "syssize" : 260,
        "sysdate" : 1648714691000,
        "haslayout" : "1",
        "topparent" : "3805251",
        "label_version" : "2.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3805251,
        "content_description" : "This document describes errata categorized by level of severity for the CoreSight ETM-R7. ",
        "wordcount" : 27,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|Debug Visibility and Trace" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714691000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101872/0002/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101872/0002/?lang=en",
        "modified" : 1645008195000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714691330641888,
        "uri" : "https://developer.arm.com/documentation/101872/0002/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Embedded Trace Macrocell CoreSight ETM-R7 Software Developers Errata Notice",
      "Uri" : "https://developer.arm.com/documentation/101872/0002/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101872/0002/en",
      "ClickUri" : "https://developer.arm.com/documentation/101872/0002/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101872/0002/en",
      "Excerpt" : "Arm Embedded Trace Macrocell CoreSight ETM-R7 Software Developers Errata Notice This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm Embedded Trace Macrocell CoreSight ETM-R7 Software Developers Errata Notice This document is only available in a PDF version. Click Download to view. Arm Embedded Trace Macrocell CoreSight ETM ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm Embedded Trace Macrocell CoreSight ETM-R7 Software Developers Errata Notice ",
      "document_number" : "101872",
      "document_version" : "0002",
      "content_type" : "sden",
      "systopparent" : "3805251",
      "sysauthor" : "jalphey",
      "sysurihash" : "ObTQCZ2FUH4eZSQP",
      "urihash" : "ObTQCZ2FUH4eZSQP",
      "sysuri" : "https://developer.arm.com/documentation/101872/0002/en/pdf/coresight_etm_r7_software_developers_errata_notice_v2.pdf",
      "systransactionid" : 861201,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1595490174000,
      "topparentid" : 3805251,
      "numberofpages" : 28,
      "sysconcepts" : "ETM ; trace stream ; P0 element ; errata ; patents ; implementations ; Context ID ; instruction trace ; critical error ; memory-mapped access ; applications ; periodic synchronization ; self-reload operation ; written agreement ; levels of severity ; Address Comparators",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a" ],
      "attachmentparentid" : 3805251,
      "parentitem" : "5fa29fddb209f547eebd3619",
      "concepts" : "ETM ; trace stream ; P0 element ; errata ; patents ; implementations ; Context ID ; instruction trace ; critical error ; memory-mapped access ; applications ; periodic synchronization ; self-reload operation ; written agreement ; levels of severity ; Address Comparators",
      "documenttype" : "pdf",
      "isattachment" : "3805251",
      "sysindexeddate" : 1648714691000,
      "permanentid" : "09118865a7c51622fabe5ed88add1d152989650a66043b83d627111c8eb3",
      "syslanguage" : [ "English" ],
      "itemid" : "5fa29fddb209f547eebd361c",
      "transactionid" : 861201,
      "title" : "Arm Embedded Trace Macrocell CoreSight ETM-R7 Software Developers Errata Notice ",
      "date" : 1648714691000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101872:0002:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648714691696207170,
      "sysisattachment" : "3805251",
      "navigationhierarchiescontenttype" : "Software Developer Errata Notice",
      "sysattachmentparentid" : 3805251,
      "size" : 287880,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5fa29fddb209f547eebd361c",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648714691124,
      "syssize" : 287880,
      "sysdate" : 1648714691000,
      "topparent" : "3805251",
      "author" : "jalphey",
      "label_version" : "2.0",
      "systopparentid" : 3805251,
      "content_description" : "This document describes errata categorized by level of severity for the CoreSight ETM-R7. ",
      "wordcount" : 977,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|Debug Visibility and Trace" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648714691000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5fa29fddb209f547eebd361c",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648714691696207170,
      "uri" : "https://developer.arm.com/documentation/101872/0002/en/pdf/coresight_etm_r7_software_developers_errata_notice_v2.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Embedded Trace Macrocell CoreSight ETM-R7 Software Developers Errata Notice",
    "Uri" : "https://developer.arm.com/documentation/101872/0002/en/pdf/coresight_etm_r7_software_developers_errata_notice_v2.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101872/0002/en/pdf/coresight_etm_r7_software_developers_errata_notice_v2.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5fa29fddb209f547eebd361c",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101872/0002/en/pdf/coresight_etm_r7_software_developers_errata_notice_v2.pdf",
    "Excerpt" : "PJDOC-466751330-11420 v2 Released ... CoreSight ETM-R7 Software Developers Errata Notice ... the document title ... General suggestions for additions and improvements are also welcome. ... 9",
    "FirstSentences" : "Arm® Embedded Trace Macrocell CoreSight® ETM-R7 PJDOC-466751330-11420 v2 Released Product Revision r0 Software Developers Errata Notice Copyright © 2013-2019 Arm. All rights reserved. Non ..."
  }, {
    "title" : "CoreSight SoC-400 test restarts executing code from an incorrect address",
    "uri" : "https://developer.arm.com/documentation/ka001139/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka001139/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka001139/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka001139/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 100,
    "percentScore" : 22.501759,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "CoreSight SoC-400 test restarts executing code from an incorrect address ",
      "document_number" : "ka001139",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "3690990",
      "sysurihash" : "pCXQ04RAM6rucAcJ",
      "urihash" : "pCXQ04RAM6rucAcJ",
      "sysuri" : "https://developer.arm.com/documentation/ka001139/1-0/en",
      "systransactionid" : 864296,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1591355991000,
      "topparentid" : 3690990,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1591356032000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a" ],
      "documenttype" : "html",
      "sysindexeddate" : 1649150537000,
      "permanentid" : "c400860a40b9801eaf8e63de3568c1460f69bc40ec726e660829a6d530e2",
      "syslanguage" : [ "English" ],
      "itemid" : "5eda2a80ca06a95ce53fba45",
      "transactionid" : 864296,
      "title" : "CoreSight SoC-400 test restarts executing code from an incorrect address ",
      "products" : [ "TM100-GRP", "TM100" ],
      "date" : 1649150537000,
      "confidentiality" : "Confidential",
      "document_id" : "ka001139:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649150537206101049,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka001139/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649150313960,
      "syssize" : 63,
      "sysdate" : 1649150537000,
      "haslayout" : "1",
      "topparent" : "3690990",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3690990,
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649150537000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka001139/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka001139/1-0/?lang=en",
      "modified" : 1591356032000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649150537206101049,
      "uri" : "https://developer.arm.com/documentation/ka001139/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "CoreSight SoC-400 test restarts executing code from an incorrect address",
    "Uri" : "https://developer.arm.com/documentation/ka001139/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka001139/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka001139/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka001139/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "ARM PrimeCell Generic Interrupt Controller (PL390) Errata Notice",
    "uri" : "https://developer.arm.com/documentation/genc008719/a/en",
    "printableUri" : "https://developer.arm.com/documentation/genc008719/a/en",
    "clickUri" : "https://developer.arm.com/documentation/genc008719/a/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/genc008719/a/en",
    "excerpt" : "ARM PrimeCell Generic Interrupt Controller (PL390) Errata Notice This document is only available in a PDF version. Click Download to view.",
    "firstSentences" : "ARM PrimeCell Generic Interrupt Controller (PL390) Errata Notice This document is only available in a PDF version. Click Download to view. ARM PrimeCell Generic Interrupt Controller (PL390) Errata ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 100,
    "percentScore" : 22.501759,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "ARM PrimeCell Generic Interrupt Controller (PL390) Errata Notice",
      "uri" : "https://developer.arm.com/documentation/genc008719/a/en/pdf/PR258_GENC_008719_Errata.pdf",
      "printableUri" : "https://developer.arm.com/documentation/genc008719/a/en/pdf/PR258_GENC_008719_Errata.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5ed10573ca06a95ce53f88cf",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/genc008719/a/en/pdf/PR258_GENC_008719_Errata.pdf",
      "excerpt" : "Page 3 of 12 Date of Issue: 27-Mar-2008 ... INTRODUCTION ... ERRATA - DOCUMENTATION There are no Errata in this Category ... ERRATA – DRIVER SOFTWARE There are no Errata in this Category ... 9",
      "firstSentences" : "Date of Issue: 27-Mar-2008 ... ARM Errata Notice Generic Interrupt Controller (PL390) Document Revision 1.0 ARM PrimeCell Generic Interrupt Controller (PL390) Errata Notice This document contains all ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 100,
      "percentScore" : 22.501759,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM PrimeCell Generic Interrupt Controller (PL390) Errata Notice",
        "uri" : "https://developer.arm.com/documentation/genc008719/a/en",
        "printableUri" : "https://developer.arm.com/documentation/genc008719/a/en",
        "clickUri" : "https://developer.arm.com/documentation/genc008719/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/genc008719/a/en",
        "excerpt" : "ARM PrimeCell Generic Interrupt Controller (PL390) Errata Notice This document is only available in a PDF version. Click Download to view.",
        "firstSentences" : "ARM PrimeCell Generic Interrupt Controller (PL390) Errata Notice This document is only available in a PDF version. Click Download to view. ARM PrimeCell Generic Interrupt Controller (PL390) Errata ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM PrimeCell Generic Interrupt Controller (PL390) Errata Notice ",
          "document_number" : "genc008719",
          "document_version" : "a",
          "content_type" : "Product Errata Notice",
          "systopparent" : "5022663",
          "sysurihash" : "aoCg141cNnWðBsZK",
          "urihash" : "aoCg141cNnWðBsZK",
          "sysuri" : "https://developer.arm.com/documentation/genc008719/a/en",
          "systransactionid" : 867736,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 0.75,
          "published" : 1232499661000,
          "topparentid" : 5022663,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1590756723000,
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec74c8e24a5e02d07b278c|5eec74c8e24a5e02d07b278e" ],
          "documenttype" : "html",
          "contentformat" : "PDFOnly",
          "sysindexeddate" : 1649679170000,
          "permanentid" : "d49039303d5367acc11e62f373d5d9e48e2c8f4734542980ecab6da2b726",
          "syslanguage" : [ "English" ],
          "itemid" : "5ed10573ca06a95ce53f88cd",
          "transactionid" : 867736,
          "title" : "ARM PrimeCell Generic Interrupt Controller (PL390) Errata Notice ",
          "products" : [ "Generic Interrupt Controller" ],
          "date" : 1649679170000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "genc008719:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649679170320103344,
          "navigationhierarchiescontenttype" : "Product Errata Notice",
          "size" : 232,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/genc008719/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649679131987,
          "syssize" : 232,
          "sysdate" : 1649679170000,
          "haslayout" : "1",
          "topparent" : "5022663",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5022663,
          "content_description" : "This document contains all errata known at the date of issue in releases up to and including revision r0p0 of Generic Interrupt Controller",
          "wordcount" : 21,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|System Components|Generic Interrupt Controller" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|System Components", "Architectures|System Architecture|System Components|Generic Interrupt Controller" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649679170000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/genc008719/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/genc008719/a/?lang=en",
          "modified" : 1645022180000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649679170320103344,
          "uri" : "https://developer.arm.com/documentation/genc008719/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM PrimeCell Generic Interrupt Controller (PL390) Errata Notice",
        "Uri" : "https://developer.arm.com/documentation/genc008719/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/genc008719/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/genc008719/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/genc008719/a/en",
        "Excerpt" : "ARM PrimeCell Generic Interrupt Controller (PL390) Errata Notice This document is only available in a PDF version. Click Download to view.",
        "FirstSentences" : "ARM PrimeCell Generic Interrupt Controller (PL390) Errata Notice This document is only available in a PDF version. Click Download to view. ARM PrimeCell Generic Interrupt Controller (PL390) Errata ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM PrimeCell Generic Interrupt Controller (PL390) Errata Notice ",
        "document_number" : "genc008719",
        "document_version" : "a",
        "content_type" : "Product Errata Notice",
        "systopparent" : "5022663",
        "sysauthor" : "stuken01",
        "sysurihash" : "ñL8t7rvHhAmVhLFC",
        "urihash" : "ñL8t7rvHhAmVhLFC",
        "sysuri" : "https://developer.arm.com/documentation/genc008719/a/en/pdf/PR258_GENC_008719_Errata.pdf",
        "systransactionid" : 867736,
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1232499661000,
        "topparentid" : 5022663,
        "numberofpages" : 12,
        "sysconcepts" : "majority of applications ; levels of severity ; errata ; comments ; limitations ; ARM ; specified features ; General suggestion ; concise explanation ; supplier giving ; warranties implied ; continuous developments ; copyright holder ; material form ; implications of the erratum",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec74c8e24a5e02d07b278c|5eec74c8e24a5e02d07b278e" ],
        "attachmentparentid" : 5022663,
        "parentitem" : "5ed10573ca06a95ce53f88cd",
        "concepts" : "majority of applications ; levels of severity ; errata ; comments ; limitations ; ARM ; specified features ; General suggestion ; concise explanation ; supplier giving ; warranties implied ; continuous developments ; copyright holder ; material form ; implications of the erratum",
        "documenttype" : "pdf",
        "isattachment" : "5022663",
        "sysindexeddate" : 1649679152000,
        "permanentid" : "72518b8952dd82ffc9dba057aa1a68c05e7a5b14803d031deb063edce9df",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed10573ca06a95ce53f88cf",
        "transactionid" : 867736,
        "title" : "ARM PrimeCell Generic Interrupt Controller (PL390) Errata Notice ",
        "date" : 1649679152000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "genc008719:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649679152719508107,
        "sysisattachment" : "5022663",
        "navigationhierarchiescontenttype" : "Product Errata Notice",
        "sysattachmentparentid" : 5022663,
        "size" : 56693,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5ed10573ca06a95ce53f88cf",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649679132878,
        "syssize" : 56693,
        "sysdate" : 1649679152000,
        "topparent" : "5022663",
        "author" : "stuken01",
        "label_version" : "r0p0",
        "systopparentid" : 5022663,
        "content_description" : "This document contains all errata known at the date of issue in releases up to and including revision r0p0 of Generic Interrupt Controller",
        "wordcount" : 253,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|System Components|Generic Interrupt Controller" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|System Components", "Architectures|System Architecture|System Components|Generic Interrupt Controller" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649679152000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5ed10573ca06a95ce53f88cf",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649679152719508107,
        "uri" : "https://developer.arm.com/documentation/genc008719/a/en/pdf/PR258_GENC_008719_Errata.pdf",
        "syscollection" : "default"
      },
      "Title" : "ARM PrimeCell Generic Interrupt Controller (PL390) Errata Notice",
      "Uri" : "https://developer.arm.com/documentation/genc008719/a/en/pdf/PR258_GENC_008719_Errata.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/genc008719/a/en/pdf/PR258_GENC_008719_Errata.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5ed10573ca06a95ce53f88cf",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/genc008719/a/en/pdf/PR258_GENC_008719_Errata.pdf",
      "Excerpt" : "Page 3 of 12 Date of Issue: 27-Mar-2008 ... INTRODUCTION ... ERRATA - DOCUMENTATION There are no Errata in this Category ... ERRATA – DRIVER SOFTWARE There are no Errata in this Category ... 9",
      "FirstSentences" : "Date of Issue: 27-Mar-2008 ... ARM Errata Notice Generic Interrupt Controller (PL390) Document Revision 1.0 ARM PrimeCell Generic Interrupt Controller (PL390) Errata Notice This document contains all ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "ARM PrimeCell Generic Interrupt Controller (PL390) Errata Notice ",
      "document_number" : "genc008719",
      "document_version" : "a",
      "content_type" : "Product Errata Notice",
      "systopparent" : "5022663",
      "sysurihash" : "aoCg141cNnWðBsZK",
      "urihash" : "aoCg141cNnWðBsZK",
      "sysuri" : "https://developer.arm.com/documentation/genc008719/a/en",
      "systransactionid" : 867736,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1232499661000,
      "topparentid" : 5022663,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1590756723000,
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec74c8e24a5e02d07b278c|5eec74c8e24a5e02d07b278e" ],
      "documenttype" : "html",
      "contentformat" : "PDFOnly",
      "sysindexeddate" : 1649679170000,
      "permanentid" : "d49039303d5367acc11e62f373d5d9e48e2c8f4734542980ecab6da2b726",
      "syslanguage" : [ "English" ],
      "itemid" : "5ed10573ca06a95ce53f88cd",
      "transactionid" : 867736,
      "title" : "ARM PrimeCell Generic Interrupt Controller (PL390) Errata Notice ",
      "products" : [ "Generic Interrupt Controller" ],
      "date" : 1649679170000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "genc008719:a:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649679170320103344,
      "navigationhierarchiescontenttype" : "Product Errata Notice",
      "size" : 232,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/genc008719/a/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649679131987,
      "syssize" : 232,
      "sysdate" : 1649679170000,
      "haslayout" : "1",
      "topparent" : "5022663",
      "label_version" : "r0p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5022663,
      "content_description" : "This document contains all errata known at the date of issue in releases up to and including revision r0p0 of Generic Interrupt Controller",
      "wordcount" : 21,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|System Components|Generic Interrupt Controller" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|System Components", "Architectures|System Architecture|System Components|Generic Interrupt Controller" ],
      "document_revision" : "a",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649679170000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/genc008719/a/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/genc008719/a/?lang=en",
      "modified" : 1645022180000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649679170320103344,
      "uri" : "https://developer.arm.com/documentation/genc008719/a/en",
      "syscollection" : "default"
    },
    "Title" : "ARM PrimeCell Generic Interrupt Controller (PL390) Errata Notice",
    "Uri" : "https://developer.arm.com/documentation/genc008719/a/en",
    "PrintableUri" : "https://developer.arm.com/documentation/genc008719/a/en",
    "ClickUri" : "https://developer.arm.com/documentation/genc008719/a/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/genc008719/a/en",
    "Excerpt" : "ARM PrimeCell Generic Interrupt Controller (PL390) Errata Notice This document is only available in a PDF version. Click Download to view.",
    "FirstSentences" : "ARM PrimeCell Generic Interrupt Controller (PL390) Errata Notice This document is only available in a PDF version. Click Download to view. ARM PrimeCell Generic Interrupt Controller (PL390) Errata ..."
  }, {
    "title" : "ARM PrimeCell Vectored Interrupt Controller (PL190)",
    "uri" : "https://developer.arm.com/documentation/genc003039b/b/en/pdf/pl190_errata_v3_0.pdf",
    "printableUri" : "https://developer.arm.com/documentation/genc003039b/b/en/pdf/pl190_errata_v3_0.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5ece4e5756a54774bd17a122",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/genc003039b/b/en/pdf/pl190_errata_v3_0.pdf",
    "excerpt" : "The page number(s) to which your comments refer ... PL190-GENC-003039 v3.0 ... All rights reserved. Page 3 of 14 ... Date of Issue: 31-Oct-2008 ... Contents ... INTRODUCTION ... 5 ... 7",
    "firstSentences" : "Date of Issue: 31-Oct-2008 ARM Errata Notice Vectored Interrupt Controller (PL190) Document Revision 3.0 ARM PrimeCell Vectored Interrupt Controller (PL190) Errata Notice This document contains ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 100,
    "percentScore" : 22.501759,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM PrimeCell Vectored Interrupt Controller (PL190)",
      "uri" : "https://developer.arm.com/documentation/genc003039b/b/en",
      "printableUri" : "https://developer.arm.com/documentation/genc003039b/b/en",
      "clickUri" : "https://developer.arm.com/documentation/genc003039b/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/genc003039b/b/en",
      "excerpt" : "ARM PrimeCell Vectored Interrupt Controller (PL190) This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "ARM PrimeCell Vectored Interrupt Controller (PL190) This document is only available in a PDF version. Click Download to view. ARM PrimeCell Vectored Interrupt Controller (PL190) Generic Interrupt ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM PrimeCell Vectored Interrupt Controller (PL190) ",
        "document_number" : "genc003039b",
        "document_version" : "b",
        "content_type" : "Product Errata Notice",
        "systopparent" : "3686588",
        "sysurihash" : "XvGKkZcxV7i8iQBv",
        "urihash" : "XvGKkZcxV7i8iQBv",
        "sysuri" : "https://developer.arm.com/documentation/genc003039b/b/en",
        "systransactionid" : 867736,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1232499661000,
        "topparentid" : 3686588,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1590578775000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec74c8e24a5e02d07b278c|5eec74c8e24a5e02d07b278e" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649679165000,
        "permanentid" : "a529cfab46c5de6688effc238d321dfacb3c3feaa635668ad25f471921be",
        "syslanguage" : [ "English" ],
        "itemid" : "5ece4e5756a54774bd17a120",
        "transactionid" : 867736,
        "title" : "ARM PrimeCell Vectored Interrupt Controller (PL190) ",
        "products" : [ "Generic Interrupt Controller" ],
        "date" : 1649679165000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "genc003039b:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649679165696086367,
        "navigationhierarchiescontenttype" : "Product Errata Notice",
        "size" : 206,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/genc003039b/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649679120571,
        "syssize" : 206,
        "sysdate" : 1649679165000,
        "haslayout" : "1",
        "topparent" : "3686588",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3686588,
        "content_description" : "This document contains all errata known at the date of issue in releases up to and including revision r2p0 of PL190 VIC.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|System Components|Generic Interrupt Controller" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|System Components", "Architectures|System Architecture|System Components|Generic Interrupt Controller" ],
        "document_revision" : "3.0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649679165000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/genc003039b/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/genc003039b/b/?lang=en",
        "modified" : 1642582676000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649679165696086367,
        "uri" : "https://developer.arm.com/documentation/genc003039b/b/en",
        "syscollection" : "default"
      },
      "Title" : "ARM PrimeCell Vectored Interrupt Controller (PL190)",
      "Uri" : "https://developer.arm.com/documentation/genc003039b/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/genc003039b/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/genc003039b/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/genc003039b/b/en",
      "Excerpt" : "ARM PrimeCell Vectored Interrupt Controller (PL190) This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "ARM PrimeCell Vectored Interrupt Controller (PL190) This document is only available in a PDF version. Click Download to view. ARM PrimeCell Vectored Interrupt Controller (PL190) Generic Interrupt ..."
    },
    "childResults" : [ {
      "title" : "ARM PrimeCell Vectored Interrupt Controller (PL190)",
      "uri" : "https://developer.arm.com/documentation/genc003039b/b/en",
      "printableUri" : "https://developer.arm.com/documentation/genc003039b/b/en",
      "clickUri" : "https://developer.arm.com/documentation/genc003039b/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/genc003039b/b/en",
      "excerpt" : "ARM PrimeCell Vectored Interrupt Controller (PL190) This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "ARM PrimeCell Vectored Interrupt Controller (PL190) This document is only available in a PDF version. Click Download to view. ARM PrimeCell Vectored Interrupt Controller (PL190) Generic Interrupt ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 100,
      "percentScore" : 22.501759,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM PrimeCell Vectored Interrupt Controller (PL190) ",
        "document_number" : "genc003039b",
        "document_version" : "b",
        "content_type" : "Product Errata Notice",
        "systopparent" : "3686588",
        "sysurihash" : "XvGKkZcxV7i8iQBv",
        "urihash" : "XvGKkZcxV7i8iQBv",
        "sysuri" : "https://developer.arm.com/documentation/genc003039b/b/en",
        "systransactionid" : 867736,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1232499661000,
        "topparentid" : 3686588,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1590578775000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec74c8e24a5e02d07b278c|5eec74c8e24a5e02d07b278e" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649679165000,
        "permanentid" : "a529cfab46c5de6688effc238d321dfacb3c3feaa635668ad25f471921be",
        "syslanguage" : [ "English" ],
        "itemid" : "5ece4e5756a54774bd17a120",
        "transactionid" : 867736,
        "title" : "ARM PrimeCell Vectored Interrupt Controller (PL190) ",
        "products" : [ "Generic Interrupt Controller" ],
        "date" : 1649679165000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "genc003039b:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649679165696086367,
        "navigationhierarchiescontenttype" : "Product Errata Notice",
        "size" : 206,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/genc003039b/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649679120571,
        "syssize" : 206,
        "sysdate" : 1649679165000,
        "haslayout" : "1",
        "topparent" : "3686588",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3686588,
        "content_description" : "This document contains all errata known at the date of issue in releases up to and including revision r2p0 of PL190 VIC.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|System Components|Generic Interrupt Controller" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|System Components", "Architectures|System Architecture|System Components|Generic Interrupt Controller" ],
        "document_revision" : "3.0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649679165000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/genc003039b/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/genc003039b/b/?lang=en",
        "modified" : 1642582676000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649679165696086367,
        "uri" : "https://developer.arm.com/documentation/genc003039b/b/en",
        "syscollection" : "default"
      },
      "Title" : "ARM PrimeCell Vectored Interrupt Controller (PL190)",
      "Uri" : "https://developer.arm.com/documentation/genc003039b/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/genc003039b/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/genc003039b/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/genc003039b/b/en",
      "Excerpt" : "ARM PrimeCell Vectored Interrupt Controller (PL190) This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "ARM PrimeCell Vectored Interrupt Controller (PL190) This document is only available in a PDF version. Click Download to view. ARM PrimeCell Vectored Interrupt Controller (PL190) Generic Interrupt ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "ARM PrimeCell Vectored Interrupt Controller (PL190) ",
      "document_number" : "genc003039b",
      "document_version" : "b",
      "content_type" : "Product Errata Notice",
      "systopparent" : "3686588",
      "sysauthor" : " ",
      "sysurihash" : "FOC5jfWhdOu1ñDI4",
      "urihash" : "FOC5jfWhdOu1ñDI4",
      "sysuri" : "https://developer.arm.com/documentation/genc003039b/b/en/pdf/pl190_errata_v3_0.pdf",
      "systransactionid" : 867736,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1232499661000,
      "topparentid" : 3686588,
      "numberofpages" : 14,
      "sysconcepts" : "daisy chained ; VAR register ; hardware priority ; service routine ; daisy-chaining ; controllers ; processor core ; stacking preamble ; majority of applications ; levels of severity ; implication ; workaround ; requesting ; instruction ; VICVectAddr ; confidentiality",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec74c8e24a5e02d07b278c|5eec74c8e24a5e02d07b278e" ],
      "syscompany" : "ARM",
      "attachmentparentid" : 3686588,
      "parentitem" : "5ece4e5756a54774bd17a120",
      "concepts" : "daisy chained ; VAR register ; hardware priority ; service routine ; daisy-chaining ; controllers ; processor core ; stacking preamble ; majority of applications ; levels of severity ; implication ; workaround ; requesting ; instruction ; VICVectAddr ; confidentiality",
      "documenttype" : "pdf",
      "isattachment" : "3686588",
      "sysindexeddate" : 1649679165000,
      "permanentid" : "00e743b1f8fa27b064f4e87e63b1bf148491426e9bce371ace4c9aeefc55",
      "syslanguage" : [ "English" ],
      "itemid" : "5ece4e5756a54774bd17a122",
      "transactionid" : 867736,
      "title" : "ARM PrimeCell Vectored Interrupt Controller (PL190) ",
      "date" : 1649679165000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "genc003039b:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649679165979154099,
      "sysisattachment" : "3686588",
      "navigationhierarchiescontenttype" : "Product Errata Notice",
      "company" : "ARM",
      "sysattachmentparentid" : 3686588,
      "size" : 77883,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5ece4e5756a54774bd17a122",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649679121661,
      "syssize" : 77883,
      "sysdate" : 1649679165000,
      "topparent" : "3686588",
      "author" : " ",
      "label_version" : "r2p0",
      "systopparentid" : 3686588,
      "content_description" : "This document contains all errata known at the date of issue in releases up to and including revision r2p0 of PL190 VIC.",
      "wordcount" : 446,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|System Components|Generic Interrupt Controller" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|System Components", "Architectures|System Architecture|System Components|Generic Interrupt Controller" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649679165000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5ece4e5756a54774bd17a122",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649679165979154099,
      "uri" : "https://developer.arm.com/documentation/genc003039b/b/en/pdf/pl190_errata_v3_0.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM PrimeCell Vectored Interrupt Controller (PL190)",
    "Uri" : "https://developer.arm.com/documentation/genc003039b/b/en/pdf/pl190_errata_v3_0.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/genc003039b/b/en/pdf/pl190_errata_v3_0.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5ece4e5756a54774bd17a122",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/genc003039b/b/en/pdf/pl190_errata_v3_0.pdf",
    "Excerpt" : "The page number(s) to which your comments refer ... PL190-GENC-003039 v3.0 ... All rights reserved. Page 3 of 14 ... Date of Issue: 31-Oct-2008 ... Contents ... INTRODUCTION ... 5 ... 7",
    "FirstSentences" : "Date of Issue: 31-Oct-2008 ARM Errata Notice Vectored Interrupt Controller (PL190) Document Revision 3.0 ARM PrimeCell Vectored Interrupt Controller (PL190) Errata Notice This document contains ..."
  }, {
    "title" : "AN472 - Integrating GICv2 Interrupt Controllers with ARM Cortex-A5x/Cortex-A72 Application Note 472",
    "uri" : "https://developer.arm.com/documentation/dai0472/a/en/pdf/DAI0472A_gicv2_cortexa5x_a72_integration.pdf",
    "printableUri" : "https://developer.arm.com/documentation/dai0472/a/en/pdf/DAI0472A_gicv2_cortexa5x_a72_integration.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5ed10f45ca06a95ce53f8da0",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/dai0472/a/en/pdf/DAI0472A_gicv2_cortexa5x_a72_integration.pdf",
    "excerpt" : "OF SUCH DAMAGES. ... This document may be translated into other languages for convenience, and you agree ... All rights reserved. ARM Limited. Company 02557590 registered in England.",
    "firstSentences" : "DAI 0472A AN472 Application Note AN472 Integrating GICv2 Interrupt Controllers with ARM® Cortex®-A5x and Cortex®-A72 processors Copyright  2015 ARM. All rights reserved. Non-Confidential Non- ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 100,
    "percentScore" : 22.501759,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "AN472 - Integrating GICv2 Interrupt Controllers with ARM Cortex-A5x/Cortex-A72 Application Note 472",
      "uri" : "https://developer.arm.com/documentation/dai0472/a/en",
      "printableUri" : "https://developer.arm.com/documentation/dai0472/a/en",
      "clickUri" : "https://developer.arm.com/documentation/dai0472/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dai0472/a/en",
      "excerpt" : "AN472 - Integrating GICv2 Interrupt Controllers with ARM Cortex-A5x\\/Cortex-A72 Application Note 472 This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "AN472 - Integrating GICv2 Interrupt Controllers with ARM Cortex-A5x\\/Cortex-A72 Application Note 472 This document is only available in a PDF version. Click Download to view. AN472 - Integrating ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "AN472 - Integrating GICv2 Interrupt Controllers with ARM Cortex-A5x/Cortex-A72 Application Note 472 ",
        "document_number" : "dai0472",
        "document_version" : "a",
        "content_type" : "appNote",
        "systopparent" : "5022729",
        "sysurihash" : "YmtfafXvBlcTYMñV",
        "urihash" : "YmtfafXvBlcTYMñV",
        "sysuri" : "https://developer.arm.com/documentation/dai0472/a/en",
        "systransactionid" : 867736,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1426208461000,
        "topparentid" : 5022729,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1590759237000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec74c8e24a5e02d07b278c|5eec74c8e24a5e02d07b278e", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b256a", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b256a", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649679164000,
        "permanentid" : "62b4eb19a654cd084b550bd85f133cd607a704f10d0b9e4bc57963dee41a",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed10f45ca06a95ce53f8d9e",
        "transactionid" : 867736,
        "title" : "AN472 - Integrating GICv2 Interrupt Controllers with ARM Cortex-A5x/Cortex-A72 Application Note 472 ",
        "products" : [ "Generic Interrupt Controller", "Cortex-A53", "Cortex-A55", "Cortex-A57", "Cortex-A72" ],
        "date" : 1649679164000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dai0472:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649679164082265375,
        "navigationhierarchiescontenttype" : "Application Note",
        "size" : 343,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dai0472/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649679135395,
        "syssize" : 343,
        "sysdate" : 1649679164000,
        "haslayout" : "1",
        "topparent" : "5022729",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5022729,
        "content_description" : "This Application Note is intended for system designers who want to integrate GICv2 Interrupt Controllers with ARM Cortex-A5x or Cortex-A72 processors.",
        "wordcount" : 31,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|System Components|Generic Interrupt Controller", "IP Products|Processors|Cortex-A|Cortex-A53", "Cortex-A|Cortex-A53", "IP Products|Processors|Cortex-A|Cortex-A55", "Cortex-A|Cortex-A55", "IP Products|Processors|Cortex-A|Cortex-A57", "Cortex-A|Cortex-A57", "IP Products|Processors|Cortex-A|Cortex-A72", "Cortex-A|Cortex-A72" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A72", "IP Products|Processors|Cortex-A|Cortex-A57", "IP Products|Processors|Cortex-A|Cortex-A55", "IP Products|Processors|Cortex-A|Cortex-A53", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|System Components", "Architectures|System Architecture|System Components|Generic Interrupt Controller" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649679164000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dai0472/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dai0472/a/?lang=en",
        "modified" : 1638894715000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649679164082265375,
        "uri" : "https://developer.arm.com/documentation/dai0472/a/en",
        "syscollection" : "default"
      },
      "Title" : "AN472 - Integrating GICv2 Interrupt Controllers with ARM Cortex-A5x/Cortex-A72 Application Note 472",
      "Uri" : "https://developer.arm.com/documentation/dai0472/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dai0472/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/dai0472/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dai0472/a/en",
      "Excerpt" : "AN472 - Integrating GICv2 Interrupt Controllers with ARM Cortex-A5x\\/Cortex-A72 Application Note 472 This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "AN472 - Integrating GICv2 Interrupt Controllers with ARM Cortex-A5x\\/Cortex-A72 Application Note 472 This document is only available in a PDF version. Click Download to view. AN472 - Integrating ..."
    },
    "childResults" : [ {
      "title" : "AN472 - Integrating GICv2 Interrupt Controllers with ARM Cortex-A5x/Cortex-A72 Application Note 472",
      "uri" : "https://developer.arm.com/documentation/dai0472/a/en",
      "printableUri" : "https://developer.arm.com/documentation/dai0472/a/en",
      "clickUri" : "https://developer.arm.com/documentation/dai0472/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dai0472/a/en",
      "excerpt" : "AN472 - Integrating GICv2 Interrupt Controllers with ARM Cortex-A5x\\/Cortex-A72 Application Note 472 This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "AN472 - Integrating GICv2 Interrupt Controllers with ARM Cortex-A5x\\/Cortex-A72 Application Note 472 This document is only available in a PDF version. Click Download to view. AN472 - Integrating ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 100,
      "percentScore" : 22.501759,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "AN472 - Integrating GICv2 Interrupt Controllers with ARM Cortex-A5x/Cortex-A72 Application Note 472 ",
        "document_number" : "dai0472",
        "document_version" : "a",
        "content_type" : "appNote",
        "systopparent" : "5022729",
        "sysurihash" : "YmtfafXvBlcTYMñV",
        "urihash" : "YmtfafXvBlcTYMñV",
        "sysuri" : "https://developer.arm.com/documentation/dai0472/a/en",
        "systransactionid" : 867736,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1426208461000,
        "topparentid" : 5022729,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1590759237000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec74c8e24a5e02d07b278c|5eec74c8e24a5e02d07b278e", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b256a", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b256a", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649679164000,
        "permanentid" : "62b4eb19a654cd084b550bd85f133cd607a704f10d0b9e4bc57963dee41a",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed10f45ca06a95ce53f8d9e",
        "transactionid" : 867736,
        "title" : "AN472 - Integrating GICv2 Interrupt Controllers with ARM Cortex-A5x/Cortex-A72 Application Note 472 ",
        "products" : [ "Generic Interrupt Controller", "Cortex-A53", "Cortex-A55", "Cortex-A57", "Cortex-A72" ],
        "date" : 1649679164000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dai0472:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649679164082265375,
        "navigationhierarchiescontenttype" : "Application Note",
        "size" : 343,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dai0472/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649679135395,
        "syssize" : 343,
        "sysdate" : 1649679164000,
        "haslayout" : "1",
        "topparent" : "5022729",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5022729,
        "content_description" : "This Application Note is intended for system designers who want to integrate GICv2 Interrupt Controllers with ARM Cortex-A5x or Cortex-A72 processors.",
        "wordcount" : 31,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|System Components|Generic Interrupt Controller", "IP Products|Processors|Cortex-A|Cortex-A53", "Cortex-A|Cortex-A53", "IP Products|Processors|Cortex-A|Cortex-A55", "Cortex-A|Cortex-A55", "IP Products|Processors|Cortex-A|Cortex-A57", "Cortex-A|Cortex-A57", "IP Products|Processors|Cortex-A|Cortex-A72", "Cortex-A|Cortex-A72" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A72", "IP Products|Processors|Cortex-A|Cortex-A57", "IP Products|Processors|Cortex-A|Cortex-A55", "IP Products|Processors|Cortex-A|Cortex-A53", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|System Components", "Architectures|System Architecture|System Components|Generic Interrupt Controller" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649679164000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dai0472/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dai0472/a/?lang=en",
        "modified" : 1638894715000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649679164082265375,
        "uri" : "https://developer.arm.com/documentation/dai0472/a/en",
        "syscollection" : "default"
      },
      "Title" : "AN472 - Integrating GICv2 Interrupt Controllers with ARM Cortex-A5x/Cortex-A72 Application Note 472",
      "Uri" : "https://developer.arm.com/documentation/dai0472/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dai0472/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/dai0472/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dai0472/a/en",
      "Excerpt" : "AN472 - Integrating GICv2 Interrupt Controllers with ARM Cortex-A5x\\/Cortex-A72 Application Note 472 This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "AN472 - Integrating GICv2 Interrupt Controllers with ARM Cortex-A5x\\/Cortex-A72 Application Note 472 This document is only available in a PDF version. Click Download to view. AN472 - Integrating ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "AN472 - Integrating GICv2 Interrupt Controllers with ARM Cortex-A5x/Cortex-A72 Application Note 472 ",
      "document_number" : "dai0472",
      "document_version" : "a",
      "content_type" : "appNote",
      "systopparent" : "5022729",
      "sysauthor" : "Alison Twomey",
      "sysurihash" : "oTCISEmmmDEQ91L3",
      "urihash" : "oTCISEmmmDEQ91L3",
      "sysuri" : "https://developer.arm.com/documentation/dai0472/a/en/pdf/DAI0472A_gicv2_cortexa5x_a72_integration.pdf",
      "systransactionid" : 867736,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1426208461000,
      "topparentid" : 5022729,
      "numberofpages" : 19,
      "sysconcepts" : "CPU interfaces ; distributor components ; A72 processors ; Architecture Specification ; typographical conventions ; arm ; cores ; exceptions ; functionality ; written agreement ; party patents ; controllers ; provisions ; explanation ; GIC ; wakeup events",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec74c8e24a5e02d07b278c|5eec74c8e24a5e02d07b278e", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b256a", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b256a", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564" ],
      "attachmentparentid" : 5022729,
      "parentitem" : "5ed10f45ca06a95ce53f8d9e",
      "concepts" : "CPU interfaces ; distributor components ; A72 processors ; Architecture Specification ; typographical conventions ; arm ; cores ; exceptions ; functionality ; written agreement ; party patents ; controllers ; provisions ; explanation ; GIC ; wakeup events",
      "documenttype" : "pdf",
      "isattachment" : "5022729",
      "sysindexeddate" : 1649679164000,
      "permanentid" : "4ddf5ab5c196f949fa62b3aec4a9bbfb33c568c39e1581d823664cbb0597",
      "syslanguage" : [ "English" ],
      "itemid" : "5ed10f45ca06a95ce53f8da0",
      "transactionid" : 867736,
      "title" : "AN472 - Integrating GICv2 Interrupt Controllers with ARM Cortex-A5x/Cortex-A72 Application Note 472 ",
      "subject" : "DAI0472",
      "date" : 1649679164000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "dai0472:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649679164593351763,
      "sysisattachment" : "5022729",
      "navigationhierarchiescontenttype" : "Application Note",
      "sysattachmentparentid" : 5022729,
      "size" : 438544,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5ed10f45ca06a95ce53f8da0",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649679136801,
      "syssubject" : "DAI0472",
      "syssize" : 438544,
      "sysdate" : 1649679164000,
      "topparent" : "5022729",
      "author" : "Alison Twomey",
      "label_version" : "1.0",
      "systopparentid" : 5022729,
      "content_description" : "This Application Note is intended for system designers who want to integrate GICv2 Interrupt Controllers with ARM Cortex-A5x or Cortex-A72 processors.",
      "wordcount" : 909,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|System Components|Generic Interrupt Controller", "IP Products|Processors|Cortex-A|Cortex-A53", "Cortex-A|Cortex-A53", "IP Products|Processors|Cortex-A|Cortex-A55", "Cortex-A|Cortex-A55", "IP Products|Processors|Cortex-A|Cortex-A57", "Cortex-A|Cortex-A57", "IP Products|Processors|Cortex-A|Cortex-A72", "Cortex-A|Cortex-A72" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A72", "IP Products|Processors|Cortex-A|Cortex-A57", "IP Products|Processors|Cortex-A|Cortex-A55", "IP Products|Processors|Cortex-A|Cortex-A53", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|System Components", "Architectures|System Architecture|System Components|Generic Interrupt Controller" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649679164000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5ed10f45ca06a95ce53f8da0",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649679164593351763,
      "uri" : "https://developer.arm.com/documentation/dai0472/a/en/pdf/DAI0472A_gicv2_cortexa5x_a72_integration.pdf",
      "syscollection" : "default"
    },
    "Title" : "AN472 - Integrating GICv2 Interrupt Controllers with ARM Cortex-A5x/Cortex-A72 Application Note 472",
    "Uri" : "https://developer.arm.com/documentation/dai0472/a/en/pdf/DAI0472A_gicv2_cortexa5x_a72_integration.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/dai0472/a/en/pdf/DAI0472A_gicv2_cortexa5x_a72_integration.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5ed10f45ca06a95ce53f8da0",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/dai0472/a/en/pdf/DAI0472A_gicv2_cortexa5x_a72_integration.pdf",
    "Excerpt" : "OF SUCH DAMAGES. ... This document may be translated into other languages for convenience, and you agree ... All rights reserved. ARM Limited. Company 02557590 registered in England.",
    "FirstSentences" : "DAI 0472A AN472 Application Note AN472 Integrating GICv2 Interrupt Controllers with ARM® Cortex®-A5x and Cortex®-A72 processors Copyright  2015 ARM. All rights reserved. Non-Confidential Non- ..."
  }, {
    "title" : "Programming with TICTalk commands",
    "uri" : "https://developer.arm.com/documentation/ddi0046/c/en/amba-test-interface-driver/the-tictalk-command-language/programming-with-tictalk-commands",
    "printableUri" : "https://developer.arm.com/documentation/ddi0046/c/en/amba-test-interface-driver/the-tictalk-command-language/programming-with-tictalk-commands",
    "clickUri" : "https://developer.arm.com/documentation/ddi0046/c/amba-test-interface-driver/the-tictalk-command-language/programming-with-tictalk-commands?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0046/c/en/amba-test-interface-driver/the-tictalk-command-language/programming-with-tictalk-commands",
    "excerpt" : "Programming with TICTalk commands These are all the possible combinations when using the TICTalk ... If the value to be written is always the same, the command sequence could also be A-W-L, ...",
    "firstSentences" : "Programming with TICTalk commands These are all the possible combinations when using the TICTalk commands: Single Writes: The command sequence will be: A-W A-W A-W, etc. Single Reads: The command ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 100,
    "percentScore" : 22.501759,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "AMBA Test Interface Driver Data Sheet",
      "uri" : "https://developer.arm.com/documentation/ddi0046/c/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0046/c/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0046/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0046/c/en",
      "excerpt" : "AMBA Test Interface Driver Data Sheet Copyright 1996,1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "AMBA Test Interface Driver Data Sheet Copyright 1996,1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "AMBA Test Interface Driver Data Sheet ",
        "document_number" : "ddi0046",
        "document_version" : "c",
        "content_type" : "Datasheet",
        "systopparent" : "4876920",
        "sysurihash" : "ð44utDg8oHsCXW8B",
        "urihash" : "ð44utDg8oHsCXW8B",
        "sysuri" : "https://developer.arm.com/documentation/ddi0046/c/en",
        "systransactionid" : 864202,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1185272923000,
        "topparentid" : 4876920,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586370121000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649145863000,
        "permanentid" : "332fe4468783dc530186ec147d83b9253265bb1abf8125afa341ccf447fb",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1649fd977155116a3b1b",
        "transactionid" : 864202,
        "title" : "AMBA Test Interface Driver Data Sheet ",
        "products" : [ "AMBA" ],
        "date" : 1649145863000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0046:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649145863317502412,
        "navigationhierarchiescontenttype" : "Datasheet",
        "size" : 1870,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0046/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145611042,
        "syssize" : 1870,
        "sysdate" : 1649145863000,
        "haslayout" : "1",
        "topparent" : "4876920",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4876920,
        "content_description" : "Datasheet providing key information for the AMBA Test Interface Driver.",
        "wordcount" : 146,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649145863000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0046/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0046/c/?lang=en",
        "modified" : 1638963633000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649145863317502412,
        "uri" : "https://developer.arm.com/documentation/ddi0046/c/en",
        "syscollection" : "default"
      },
      "Title" : "AMBA Test Interface Driver Data Sheet",
      "Uri" : "https://developer.arm.com/documentation/ddi0046/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0046/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0046/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0046/c/en",
      "Excerpt" : "AMBA Test Interface Driver Data Sheet Copyright 1996,1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "AMBA Test Interface Driver Data Sheet Copyright 1996,1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "Generating a Test Input File (TIF format)",
      "uri" : "https://developer.arm.com/documentation/ddi0046/c/en/amba-test-interface-driver/the-tictalk-command-language/generating-a-test-input-file--tif-format-",
      "printableUri" : "https://developer.arm.com/documentation/ddi0046/c/en/amba-test-interface-driver/the-tictalk-command-language/generating-a-test-input-file--tif-format-",
      "clickUri" : "https://developer.arm.com/documentation/ddi0046/c/amba-test-interface-driver/the-tictalk-command-language/generating-a-test-input-file--tif-format-?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0046/c/en/amba-test-interface-driver/the-tictalk-command-language/generating-a-test-input-file--tif-format-",
      "excerpt" : "Generating a Test Input File (TIF format) To generate a TIF (TIC Interface Format) file, the TICTalk program ... the TICBOX model exists. Generating a Test Input File (TIF format) AMBA",
      "firstSentences" : "Generating a Test Input File (TIF format) To generate a TIF (TIC Interface Format) file, the TICTalk program should be C compiled (using gcc for example) in the following manner: \\r\\ngcc -ansi ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 100,
      "percentScore" : 22.501759,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "AMBA Test Interface Driver Data Sheet",
        "uri" : "https://developer.arm.com/documentation/ddi0046/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0046/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0046/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0046/c/en",
        "excerpt" : "AMBA Test Interface Driver Data Sheet Copyright 1996,1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "AMBA Test Interface Driver Data Sheet Copyright 1996,1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "AMBA Test Interface Driver Data Sheet ",
          "document_number" : "ddi0046",
          "document_version" : "c",
          "content_type" : "Datasheet",
          "systopparent" : "4876920",
          "sysurihash" : "ð44utDg8oHsCXW8B",
          "urihash" : "ð44utDg8oHsCXW8B",
          "sysuri" : "https://developer.arm.com/documentation/ddi0046/c/en",
          "systransactionid" : 864202,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1185272923000,
          "topparentid" : 4876920,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586370121000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649145863000,
          "permanentid" : "332fe4468783dc530186ec147d83b9253265bb1abf8125afa341ccf447fb",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1649fd977155116a3b1b",
          "transactionid" : 864202,
          "title" : "AMBA Test Interface Driver Data Sheet ",
          "products" : [ "AMBA" ],
          "date" : 1649145863000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0046:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649145863317502412,
          "navigationhierarchiescontenttype" : "Datasheet",
          "size" : 1870,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0046/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649145611042,
          "syssize" : 1870,
          "sysdate" : 1649145863000,
          "haslayout" : "1",
          "topparent" : "4876920",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4876920,
          "content_description" : "Datasheet providing key information for the AMBA Test Interface Driver.",
          "wordcount" : 146,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649145863000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0046/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0046/c/?lang=en",
          "modified" : 1638963633000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649145863317502412,
          "uri" : "https://developer.arm.com/documentation/ddi0046/c/en",
          "syscollection" : "default"
        },
        "Title" : "AMBA Test Interface Driver Data Sheet",
        "Uri" : "https://developer.arm.com/documentation/ddi0046/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0046/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0046/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0046/c/en",
        "Excerpt" : "AMBA Test Interface Driver Data Sheet Copyright 1996,1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "AMBA Test Interface Driver Data Sheet Copyright 1996,1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Generating a Test Input File (TIF format) ",
        "document_number" : "ddi0046",
        "document_version" : "c",
        "content_type" : "Datasheet",
        "systopparent" : "4876920",
        "sysurihash" : "eFð2ñBxIp4AdVhDl",
        "urihash" : "eFð2ñBxIp4AdVhDl",
        "sysuri" : "https://developer.arm.com/documentation/ddi0046/c/en/amba-test-interface-driver/the-tictalk-command-language/generating-a-test-input-file--tif-format-",
        "systransactionid" : 864199,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1185272923000,
        "topparentid" : 4876920,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586370121000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "attachmentparentid" : 4876920,
        "parentitem" : "5e8e1649fd977155116a3b1b",
        "documenttype" : "html",
        "isattachment" : "4876920",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649145766000,
        "permanentid" : "583657064eee88650992ee980b56d658b55a95529cd71b44826859742da9",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1649fd977155116a3b26",
        "transactionid" : 864199,
        "title" : "Generating a Test Input File (TIF format) ",
        "products" : [ "AMBA" ],
        "date" : 1649145766000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0046:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649145766084763955,
        "sysisattachment" : "4876920",
        "navigationhierarchiescontenttype" : "Datasheet",
        "sysattachmentparentid" : 4876920,
        "size" : 577,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0046/c/amba-test-interface-driver/the-tictalk-command-language/generating-a-test-input-file--tif-format-?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145611042,
        "syssize" : 577,
        "sysdate" : 1649145766000,
        "haslayout" : "1",
        "topparent" : "4876920",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4876920,
        "content_description" : "Datasheet providing key information for the AMBA Test Interface Driver.",
        "wordcount" : 61,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649145766000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0046/c/amba-test-interface-driver/the-tictalk-command-language/generating-a-test-input-file--tif-format-?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0046/c/amba-test-interface-driver/the-tictalk-command-language/generating-a-test-input-file--tif-format-?lang=en",
        "modified" : 1638963633000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649145766084763955,
        "uri" : "https://developer.arm.com/documentation/ddi0046/c/en/amba-test-interface-driver/the-tictalk-command-language/generating-a-test-input-file--tif-format-",
        "syscollection" : "default"
      },
      "Title" : "Generating a Test Input File (TIF format)",
      "Uri" : "https://developer.arm.com/documentation/ddi0046/c/en/amba-test-interface-driver/the-tictalk-command-language/generating-a-test-input-file--tif-format-",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0046/c/en/amba-test-interface-driver/the-tictalk-command-language/generating-a-test-input-file--tif-format-",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0046/c/amba-test-interface-driver/the-tictalk-command-language/generating-a-test-input-file--tif-format-?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0046/c/en/amba-test-interface-driver/the-tictalk-command-language/generating-a-test-input-file--tif-format-",
      "Excerpt" : "Generating a Test Input File (TIF format) To generate a TIF (TIC Interface Format) file, the TICTalk program ... the TICBOX model exists. Generating a Test Input File (TIF format) AMBA",
      "FirstSentences" : "Generating a Test Input File (TIF format) To generate a TIF (TIC Interface Format) file, the TICTalk program should be C compiled (using gcc for example) in the following manner: \\r\\ngcc -ansi ..."
    }, {
      "title" : "TICTalk commands",
      "uri" : "https://developer.arm.com/documentation/ddi0046/c/en/amba-test-interface-driver/the-tictalk-command-language/tictalk-commands",
      "printableUri" : "https://developer.arm.com/documentation/ddi0046/c/en/amba-test-interface-driver/the-tictalk-command-language/tictalk-commands",
      "clickUri" : "https://developer.arm.com/documentation/ddi0046/c/amba-test-interface-driver/the-tictalk-command-language/tictalk-commands?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0046/c/en/amba-test-interface-driver/the-tictalk-command-language/tictalk-commands",
      "excerpt" : "To signal a burst sequence of reads, the Burst Read Vector command should be used instead. ... Otherwise the function performed is the same. ... TICTalk commands AMBA",
      "firstSentences" : "TICTalk commands A(int32 address_vector) \\u2014 Write Address Vector This command is used to address a new location in the system. It will always be followed by either a Write Test Vector or a ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 100,
      "percentScore" : 22.501759,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "AMBA Test Interface Driver Data Sheet",
        "uri" : "https://developer.arm.com/documentation/ddi0046/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0046/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0046/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0046/c/en",
        "excerpt" : "AMBA Test Interface Driver Data Sheet Copyright 1996,1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "AMBA Test Interface Driver Data Sheet Copyright 1996,1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "AMBA Test Interface Driver Data Sheet ",
          "document_number" : "ddi0046",
          "document_version" : "c",
          "content_type" : "Datasheet",
          "systopparent" : "4876920",
          "sysurihash" : "ð44utDg8oHsCXW8B",
          "urihash" : "ð44utDg8oHsCXW8B",
          "sysuri" : "https://developer.arm.com/documentation/ddi0046/c/en",
          "systransactionid" : 864202,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1185272923000,
          "topparentid" : 4876920,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586370121000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649145863000,
          "permanentid" : "332fe4468783dc530186ec147d83b9253265bb1abf8125afa341ccf447fb",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1649fd977155116a3b1b",
          "transactionid" : 864202,
          "title" : "AMBA Test Interface Driver Data Sheet ",
          "products" : [ "AMBA" ],
          "date" : 1649145863000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0046:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649145863317502412,
          "navigationhierarchiescontenttype" : "Datasheet",
          "size" : 1870,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0046/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649145611042,
          "syssize" : 1870,
          "sysdate" : 1649145863000,
          "haslayout" : "1",
          "topparent" : "4876920",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4876920,
          "content_description" : "Datasheet providing key information for the AMBA Test Interface Driver.",
          "wordcount" : 146,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649145863000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0046/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0046/c/?lang=en",
          "modified" : 1638963633000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649145863317502412,
          "uri" : "https://developer.arm.com/documentation/ddi0046/c/en",
          "syscollection" : "default"
        },
        "Title" : "AMBA Test Interface Driver Data Sheet",
        "Uri" : "https://developer.arm.com/documentation/ddi0046/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0046/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0046/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0046/c/en",
        "Excerpt" : "AMBA Test Interface Driver Data Sheet Copyright 1996,1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "AMBA Test Interface Driver Data Sheet Copyright 1996,1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "TICTalk commands ",
        "document_number" : "ddi0046",
        "document_version" : "c",
        "content_type" : "Datasheet",
        "systopparent" : "4876920",
        "sysurihash" : "URFhVIUO1qðe3RSG",
        "urihash" : "URFhVIUO1qðe3RSG",
        "sysuri" : "https://developer.arm.com/documentation/ddi0046/c/en/amba-test-interface-driver/the-tictalk-command-language/tictalk-commands",
        "systransactionid" : 864199,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1185272923000,
        "topparentid" : 4876920,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586370121000,
        "sysconcepts" : "Test Vector ; command ; u2014 ; int32 ; mask ; simulation comments ; function performed ; bus direction ; broadcast",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "attachmentparentid" : 4876920,
        "parentitem" : "5e8e1649fd977155116a3b1b",
        "concepts" : "Test Vector ; command ; u2014 ; int32 ; mask ; simulation comments ; function performed ; bus direction ; broadcast",
        "documenttype" : "html",
        "isattachment" : "4876920",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649145762000,
        "permanentid" : "749f5bcf8d8ade113b813fd1f44760c3ea7fa05d849f71a5134a3997c6a1",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1649fd977155116a3b22",
        "transactionid" : 864199,
        "title" : "TICTalk commands ",
        "products" : [ "AMBA" ],
        "date" : 1649145762000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0046:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649145762384659553,
        "sysisattachment" : "4876920",
        "navigationhierarchiescontenttype" : "Datasheet",
        "sysattachmentparentid" : 4876920,
        "size" : 1933,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0046/c/amba-test-interface-driver/the-tictalk-command-language/tictalk-commands?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145611042,
        "syssize" : 1933,
        "sysdate" : 1649145762000,
        "haslayout" : "1",
        "topparent" : "4876920",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4876920,
        "content_description" : "Datasheet providing key information for the AMBA Test Interface Driver.",
        "wordcount" : 116,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649145762000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0046/c/amba-test-interface-driver/the-tictalk-command-language/tictalk-commands?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0046/c/amba-test-interface-driver/the-tictalk-command-language/tictalk-commands?lang=en",
        "modified" : 1638963633000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649145762384659553,
        "uri" : "https://developer.arm.com/documentation/ddi0046/c/en/amba-test-interface-driver/the-tictalk-command-language/tictalk-commands",
        "syscollection" : "default"
      },
      "Title" : "TICTalk commands",
      "Uri" : "https://developer.arm.com/documentation/ddi0046/c/en/amba-test-interface-driver/the-tictalk-command-language/tictalk-commands",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0046/c/en/amba-test-interface-driver/the-tictalk-command-language/tictalk-commands",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0046/c/amba-test-interface-driver/the-tictalk-command-language/tictalk-commands?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0046/c/en/amba-test-interface-driver/the-tictalk-command-language/tictalk-commands",
      "Excerpt" : "To signal a burst sequence of reads, the Burst Read Vector command should be used instead. ... Otherwise the function performed is the same. ... TICTalk commands AMBA",
      "FirstSentences" : "TICTalk commands A(int32 address_vector) \\u2014 Write Address Vector This command is used to address a new location in the system. It will always be followed by either a Write Test Vector or a ..."
    }, {
      "title" : "TICBOX Usage",
      "uri" : "https://developer.arm.com/documentation/ddi0046/c/en/amba-test-interface-driver/ticbox-usage",
      "printableUri" : "https://developer.arm.com/documentation/ddi0046/c/en/amba-test-interface-driver/ticbox-usage",
      "clickUri" : "https://developer.arm.com/documentation/ddi0046/c/amba-test-interface-driver/ticbox-usage?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0046/c/en/amba-test-interface-driver/ticbox-usage",
      "excerpt" : "# Time: 3403 ns Iteration: 0 Instance:\\/u_ticbox\\r\\n \\r\\n ... # ** Note: ; Addressing location 8000061c\\r\\n \\r\\n ... # Time: 3703 ns Iteration: 0 Instance:\\/u_ticbox\\r\\n \\r\\n ... \\r\\n \\r\\n",
      "firstSentences" : "TICBOX Usage The TICBOX model comunicates with the rest of the system through the following connections: Signal Name Type Function TCLK In This is the sytem clock BCLK in test mode. All the test ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 100,
      "percentScore" : 22.501759,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "AMBA Test Interface Driver Data Sheet",
        "uri" : "https://developer.arm.com/documentation/ddi0046/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0046/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0046/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0046/c/en",
        "excerpt" : "AMBA Test Interface Driver Data Sheet Copyright 1996,1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "AMBA Test Interface Driver Data Sheet Copyright 1996,1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "AMBA Test Interface Driver Data Sheet ",
          "document_number" : "ddi0046",
          "document_version" : "c",
          "content_type" : "Datasheet",
          "systopparent" : "4876920",
          "sysurihash" : "ð44utDg8oHsCXW8B",
          "urihash" : "ð44utDg8oHsCXW8B",
          "sysuri" : "https://developer.arm.com/documentation/ddi0046/c/en",
          "systransactionid" : 864202,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1185272923000,
          "topparentid" : 4876920,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586370121000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649145863000,
          "permanentid" : "332fe4468783dc530186ec147d83b9253265bb1abf8125afa341ccf447fb",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1649fd977155116a3b1b",
          "transactionid" : 864202,
          "title" : "AMBA Test Interface Driver Data Sheet ",
          "products" : [ "AMBA" ],
          "date" : 1649145863000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0046:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649145863317502412,
          "navigationhierarchiescontenttype" : "Datasheet",
          "size" : 1870,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0046/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649145611042,
          "syssize" : 1870,
          "sysdate" : 1649145863000,
          "haslayout" : "1",
          "topparent" : "4876920",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4876920,
          "content_description" : "Datasheet providing key information for the AMBA Test Interface Driver.",
          "wordcount" : 146,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649145863000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0046/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0046/c/?lang=en",
          "modified" : 1638963633000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649145863317502412,
          "uri" : "https://developer.arm.com/documentation/ddi0046/c/en",
          "syscollection" : "default"
        },
        "Title" : "AMBA Test Interface Driver Data Sheet",
        "Uri" : "https://developer.arm.com/documentation/ddi0046/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0046/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0046/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0046/c/en",
        "Excerpt" : "AMBA Test Interface Driver Data Sheet Copyright 1996,1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "AMBA Test Interface Driver Data Sheet Copyright 1996,1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "TICBOX Usage ",
        "document_number" : "ddi0046",
        "document_version" : "c",
        "content_type" : "Datasheet",
        "systopparent" : "4876920",
        "sysurihash" : "bCKKAohKMDqso6mm",
        "urihash" : "bCKKAohKMDqso6mm",
        "sysuri" : "https://developer.arm.com/documentation/ddi0046/c/en/amba-test-interface-driver/ticbox-usage",
        "systransactionid" : 864199,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1185272923000,
        "topparentid" : 4876920,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586370121000,
        "sysconcepts" : "test interface ; falling edge ; ticbox ; vector mode ; AMBA system ; TREQB ; TREQA ; Type Function ; mastership ; simulation ; TIF format ; Input File ; LOW phase ; futher information ; Command Language ; broadcast",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "attachmentparentid" : 4876920,
        "parentitem" : "5e8e1649fd977155116a3b1b",
        "concepts" : "test interface ; falling edge ; ticbox ; vector mode ; AMBA system ; TREQB ; TREQA ; Type Function ; mastership ; simulation ; TIF format ; Input File ; LOW phase ; futher information ; Command Language ; broadcast",
        "documenttype" : "html",
        "isattachment" : "4876920",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649145762000,
        "permanentid" : "f961708853f3d1260bd778182202e4e2b5139221e397819f1035e0686f4a",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1649fd977155116a3b20",
        "transactionid" : 864199,
        "title" : "TICBOX Usage ",
        "products" : [ "AMBA" ],
        "date" : 1649145762000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0046:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649145762264303601,
        "sysisattachment" : "4876920",
        "navigationhierarchiescontenttype" : "Datasheet",
        "sysattachmentparentid" : 4876920,
        "size" : 4907,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0046/c/amba-test-interface-driver/ticbox-usage?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145611042,
        "syssize" : 4907,
        "sysdate" : 1649145762000,
        "haslayout" : "1",
        "topparent" : "4876920",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4876920,
        "content_description" : "Datasheet providing key information for the AMBA Test Interface Driver.",
        "wordcount" : 234,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649145762000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0046/c/amba-test-interface-driver/ticbox-usage?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0046/c/amba-test-interface-driver/ticbox-usage?lang=en",
        "modified" : 1638963633000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649145762264303601,
        "uri" : "https://developer.arm.com/documentation/ddi0046/c/en/amba-test-interface-driver/ticbox-usage",
        "syscollection" : "default"
      },
      "Title" : "TICBOX Usage",
      "Uri" : "https://developer.arm.com/documentation/ddi0046/c/en/amba-test-interface-driver/ticbox-usage",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0046/c/en/amba-test-interface-driver/ticbox-usage",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0046/c/amba-test-interface-driver/ticbox-usage?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0046/c/en/amba-test-interface-driver/ticbox-usage",
      "Excerpt" : "# Time: 3403 ns Iteration: 0 Instance:\\/u_ticbox\\r\\n \\r\\n ... # ** Note: ; Addressing location 8000061c\\r\\n \\r\\n ... # Time: 3703 ns Iteration: 0 Instance:\\/u_ticbox\\r\\n \\r\\n ... \\r\\n \\r\\n",
      "FirstSentences" : "TICBOX Usage The TICBOX model comunicates with the rest of the system through the following connections: Signal Name Type Function TCLK In This is the sytem clock BCLK in test mode. All the test ..."
    } ],
    "totalNumberOfChildResults" : 11,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Programming with TICTalk commands ",
      "document_number" : "ddi0046",
      "document_version" : "c",
      "content_type" : "Datasheet",
      "systopparent" : "4876920",
      "sysurihash" : "EBRndbYJrMqBYiTt",
      "urihash" : "EBRndbYJrMqBYiTt",
      "sysuri" : "https://developer.arm.com/documentation/ddi0046/c/en/amba-test-interface-driver/the-tictalk-command-language/programming-with-tictalk-commands",
      "systransactionid" : 864199,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1185272923000,
      "topparentid" : 4876920,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586370121000,
      "sysconcepts" : "command ; sequence ; reads ; burst",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
      "attachmentparentid" : 4876920,
      "parentitem" : "5e8e1649fd977155116a3b1b",
      "concepts" : "command ; sequence ; reads ; burst",
      "documenttype" : "html",
      "isattachment" : "4876920",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649145767000,
      "permanentid" : "74bcdce8e4bedaf9aba00c3e28c5d2ab26c06f4669a6ff03eec43f5d625e",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e1649fd977155116a3b24",
      "transactionid" : 864199,
      "title" : "Programming with TICTalk commands ",
      "products" : [ "AMBA" ],
      "date" : 1649145767000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0046:c:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649145767243016719,
      "sysisattachment" : "4876920",
      "navigationhierarchiescontenttype" : "Datasheet",
      "sysattachmentparentid" : 4876920,
      "size" : 1233,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0046/c/amba-test-interface-driver/the-tictalk-command-language/programming-with-tictalk-commands?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649145611042,
      "syssize" : 1233,
      "sysdate" : 1649145767000,
      "haslayout" : "1",
      "topparent" : "4876920",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4876920,
      "content_description" : "Datasheet providing key information for the AMBA Test Interface Driver.",
      "wordcount" : 73,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
      "document_revision" : "c",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649145767000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0046/c/amba-test-interface-driver/the-tictalk-command-language/programming-with-tictalk-commands?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0046/c/amba-test-interface-driver/the-tictalk-command-language/programming-with-tictalk-commands?lang=en",
      "modified" : 1638963633000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649145767243016719,
      "uri" : "https://developer.arm.com/documentation/ddi0046/c/en/amba-test-interface-driver/the-tictalk-command-language/programming-with-tictalk-commands",
      "syscollection" : "default"
    },
    "Title" : "Programming with TICTalk commands",
    "Uri" : "https://developer.arm.com/documentation/ddi0046/c/en/amba-test-interface-driver/the-tictalk-command-language/programming-with-tictalk-commands",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0046/c/en/amba-test-interface-driver/the-tictalk-command-language/programming-with-tictalk-commands",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0046/c/amba-test-interface-driver/the-tictalk-command-language/programming-with-tictalk-commands?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0046/c/en/amba-test-interface-driver/the-tictalk-command-language/programming-with-tictalk-commands",
    "Excerpt" : "Programming with TICTalk commands These are all the possible combinations when using the TICTalk ... If the value to be written is always the same, the command sequence could also be A-W-L, ...",
    "FirstSentences" : "Programming with TICTalk commands These are all the possible combinations when using the TICTalk commands: Single Writes: The command sequence will be: A-W A-W A-W, etc. Single Reads: The command ..."
  }, {
    "title" : "Programmers Model for Big-Endian ARM Application Note 04",
    "uri" : "https://developer.arm.com/documentation/dai0004/c/en/pdf/DAI0004C_bigend_arm_appsnote.pdf",
    "printableUri" : "https://developer.arm.com/documentation/dai0004/c/en/pdf/DAI0004C_bigend_arm_appsnote.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5ed10f45ca06a95ce53f8d94",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/dai0004/c/en/pdf/DAI0004C_bigend_arm_appsnote.pdf",
    "excerpt" : "",
    "firstSentences" : null,
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;IsCopyProtected;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 100,
    "percentScore" : 22.501759,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Programmers Model for Big-Endian ARM Application Note 04",
      "uri" : "https://developer.arm.com/documentation/dai0004/c/en",
      "printableUri" : "https://developer.arm.com/documentation/dai0004/c/en",
      "clickUri" : "https://developer.arm.com/documentation/dai0004/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dai0004/c/en",
      "excerpt" : "Programmer\\u00E2\\u20AC\\u2122s Model for Big-Endian ARM Application Note 04 This ... Click Download to view. Programmers Model for Big-Endian ARM Application Note 04 CPU Architecture",
      "firstSentences" : "Programmer\\u00E2\\u20AC\\u2122s Model for Big-Endian ARM Application Note 04 This document is only available in a PDF version. Click Download to view. Programmers Model for Big-Endian ARM ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Programmers Model for Big-Endian ARM Application Note 04 ",
        "document_number" : "dai0004",
        "document_version" : "c",
        "content_type" : "appNote",
        "systopparent" : "4629231",
        "sysurihash" : "EZ858hvQdUplHfA8",
        "urihash" : "EZ858hvQdUplHfA8",
        "sysuri" : "https://developer.arm.com/documentation/dai0004/c/en",
        "systransactionid" : 861281,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1167613261000,
        "topparentid" : 4629231,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1590759236000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1648718610000,
        "permanentid" : "3a9ca1716589785bb7e147492fdaed167061f24cb8299e6438ecffffcb2d",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed10f44ca06a95ce53f8d88",
        "transactionid" : 861281,
        "title" : "Programmers Model for Big-Endian ARM Application Note 04 ",
        "products" : [ "CPU Architecture" ],
        "date" : 1648718610000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dai0004:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718610938122193,
        "navigationhierarchiescontenttype" : "Application Note",
        "size" : 222,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dai0004/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718593049,
        "syssize" : 222,
        "sysdate" : 1648718610000,
        "haslayout" : "1",
        "topparent" : "4629231",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4629231,
        "content_description" : "This document describes the behavior of a big-endian ARM processor.",
        "wordcount" : 28,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718610000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dai0004/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dai0004/c/?lang=en",
        "modified" : 1638269113000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718610938122193,
        "uri" : "https://developer.arm.com/documentation/dai0004/c/en",
        "syscollection" : "default"
      },
      "Title" : "Programmers Model for Big-Endian ARM Application Note 04",
      "Uri" : "https://developer.arm.com/documentation/dai0004/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dai0004/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/dai0004/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dai0004/c/en",
      "Excerpt" : "Programmer\\u00E2\\u20AC\\u2122s Model for Big-Endian ARM Application Note 04 This ... Click Download to view. Programmers Model for Big-Endian ARM Application Note 04 CPU Architecture",
      "FirstSentences" : "Programmer\\u00E2\\u20AC\\u2122s Model for Big-Endian ARM Application Note 04 This document is only available in a PDF version. Click Download to view. Programmers Model for Big-Endian ARM ..."
    },
    "childResults" : [ {
      "title" : "Programmers Model for Big-Endian ARM Application Note 04",
      "uri" : "https://developer.arm.com/documentation/dai0004/c/en",
      "printableUri" : "https://developer.arm.com/documentation/dai0004/c/en",
      "clickUri" : "https://developer.arm.com/documentation/dai0004/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dai0004/c/en",
      "excerpt" : "Programmer\\u00E2\\u20AC\\u2122s Model for Big-Endian ARM Application Note 04 This ... Click Download to view. Programmers Model for Big-Endian ARM Application Note 04 CPU Architecture",
      "firstSentences" : "Programmer\\u00E2\\u20AC\\u2122s Model for Big-Endian ARM Application Note 04 This document is only available in a PDF version. Click Download to view. Programmers Model for Big-Endian ARM ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 100,
      "percentScore" : 22.501759,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Programmers Model for Big-Endian ARM Application Note 04 ",
        "document_number" : "dai0004",
        "document_version" : "c",
        "content_type" : "appNote",
        "systopparent" : "4629231",
        "sysurihash" : "EZ858hvQdUplHfA8",
        "urihash" : "EZ858hvQdUplHfA8",
        "sysuri" : "https://developer.arm.com/documentation/dai0004/c/en",
        "systransactionid" : 861281,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1167613261000,
        "topparentid" : 4629231,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1590759236000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1648718610000,
        "permanentid" : "3a9ca1716589785bb7e147492fdaed167061f24cb8299e6438ecffffcb2d",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed10f44ca06a95ce53f8d88",
        "transactionid" : 861281,
        "title" : "Programmers Model for Big-Endian ARM Application Note 04 ",
        "products" : [ "CPU Architecture" ],
        "date" : 1648718610000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dai0004:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718610938122193,
        "navigationhierarchiescontenttype" : "Application Note",
        "size" : 222,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dai0004/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718593049,
        "syssize" : 222,
        "sysdate" : 1648718610000,
        "haslayout" : "1",
        "topparent" : "4629231",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4629231,
        "content_description" : "This document describes the behavior of a big-endian ARM processor.",
        "wordcount" : 28,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718610000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dai0004/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dai0004/c/?lang=en",
        "modified" : 1638269113000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718610938122193,
        "uri" : "https://developer.arm.com/documentation/dai0004/c/en",
        "syscollection" : "default"
      },
      "Title" : "Programmers Model for Big-Endian ARM Application Note 04",
      "Uri" : "https://developer.arm.com/documentation/dai0004/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dai0004/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/dai0004/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dai0004/c/en",
      "Excerpt" : "Programmer\\u00E2\\u20AC\\u2122s Model for Big-Endian ARM Application Note 04 This ... Click Download to view. Programmers Model for Big-Endian ARM Application Note 04 CPU Architecture",
      "FirstSentences" : "Programmer\\u00E2\\u20AC\\u2122s Model for Big-Endian ARM Application Note 04 This document is only available in a PDF version. Click Download to view. Programmers Model for Big-Endian ARM ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Programmers Model for Big-Endian ARM Application Note 04 ",
      "document_number" : "dai0004",
      "document_version" : "c",
      "content_type" : "appNote",
      "systopparent" : "4629231",
      "sysurihash" : "j0vðiax60sQtWywk",
      "urihash" : "j0vðiax60sQtWywk",
      "sysuri" : "https://developer.arm.com/documentation/dai0004/c/en/pdf/DAI0004C_bigend_arm_appsnote.pdf",
      "systransactionid" : 861281,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1167613261000,
      "topparentid" : 4629231,
      "numberofpages" : 8,
      "sysconcepts" : "word aligned ; register ; memory ; instructions ; store ; bottom ; ARM ; swap ; architecture ; warranties ; big-endian mode ; ARM6 onwards ; subsystem ; omission",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753" ],
      "attachmentparentid" : 4629231,
      "parentitem" : "5ed10f44ca06a95ce53f8d88",
      "concepts" : "word aligned ; register ; memory ; instructions ; store ; bottom ; ARM ; swap ; architecture ; warranties ; big-endian mode ; ARM6 onwards ; subsystem ; omission",
      "documenttype" : "pdf",
      "isattachment" : "4629231",
      "sysindexeddate" : 1648718611000,
      "permanentid" : "4724dfd1718c2b5e0d0e1490fbe6324b86da1ac6d72965744089346f2cf2",
      "syslanguage" : [ "English" ],
      "itemid" : "5ed10f45ca06a95ce53f8d94",
      "transactionid" : 861281,
      "title" : "Programmers Model for Big-Endian ARM Application Note 04 ",
      "date" : 1648718611000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "dai0004:c:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648718611507433593,
      "sysisattachment" : "4629231",
      "navigationhierarchiescontenttype" : "Application Note",
      "sysattachmentparentid" : 4629231,
      "size" : 422635,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5ed10f45ca06a95ce53f8d94",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648718594057,
      "syssize" : 422635,
      "sysdate" : 1648718611000,
      "topparent" : "4629231",
      "label_version" : "1.0",
      "systopparentid" : 4629231,
      "content_description" : "This document describes the behavior of a big-endian ARM processor.",
      "wordcount" : 382,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648718611000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5ed10f45ca06a95ce53f8d94",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648718611507433593,
      "uri" : "https://developer.arm.com/documentation/dai0004/c/en/pdf/DAI0004C_bigend_arm_appsnote.pdf",
      "syscollection" : "default"
    },
    "Title" : "Programmers Model for Big-Endian ARM Application Note 04",
    "Uri" : "https://developer.arm.com/documentation/dai0004/c/en/pdf/DAI0004C_bigend_arm_appsnote.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/dai0004/c/en/pdf/DAI0004C_bigend_arm_appsnote.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5ed10f45ca06a95ce53f8d94",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/dai0004/c/en/pdf/DAI0004C_bigend_arm_appsnote.pdf",
    "Excerpt" : "",
    "FirstSentences" : null
  }, {
    "title" : "What is CTIINTISR[1:0]?",
    "uri" : "https://developer.arm.com/documentation/ka001151/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka001151/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka001151/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka001151/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 100,
    "percentScore" : 22.501759,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "What is CTIINTISR[1:0]? ",
      "document_number" : "ka001151",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "3691784",
      "sysurihash" : "qorn8dW5U3tZSebx",
      "urihash" : "qorn8dW5U3tZSebx",
      "sysuri" : "https://developer.arm.com/documentation/ka001151/1-0/en",
      "systransactionid" : 864197,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1591697520000,
      "topparentid" : 3691784,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1591697643000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259c", "5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259a", "5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259a" ],
      "documenttype" : "html",
      "sysindexeddate" : 1649145661000,
      "permanentid" : "db595eb95d48d6f76e46e0d153359a3a917de3a06a8ea2761842c49c8c40",
      "syslanguage" : [ "English" ],
      "itemid" : "5edf60ebca06a95ce53fc783",
      "transactionid" : 864197,
      "title" : "What is CTIINTISR[1:0]? ",
      "products" : [ "TM112", "TM100-GRP", "TM100", "AT420", "AT425-GRP", "AT425", "AT520", "AT521", "AT521-GRP" ],
      "date" : 1649145661000,
      "confidentiality" : "Confidential",
      "document_id" : "ka001151:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649145661505592853,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka001151/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649145553045,
      "syssize" : 63,
      "sysdate" : 1649145661000,
      "haslayout" : "1",
      "topparent" : "3691784",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3691784,
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "Architectures|CPU Architecture|Debug Visibility and Trace", "IP Products|Processors|Cortex-M|Cortex-M3", "Cortex-M|Cortex-M3", "IP Products|Processors|Cortex-M|Cortex-M4", "Cortex-M|Cortex-M4" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M4", "IP Products|Processors|Cortex-M|Cortex-M3", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
      "document_revision" : "1.1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649145661000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka001151/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka001151/1-0/?lang=en",
      "modified" : 1591697643000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649145661505592853,
      "uri" : "https://developer.arm.com/documentation/ka001151/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "What is CTIINTISR[1:0]?",
    "Uri" : "https://developer.arm.com/documentation/ka001151/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka001151/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka001151/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka001151/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "If BRESP indicates an error, does that mean that none of the transaction's data was written to memory?",
    "uri" : "https://developer.arm.com/documentation/ka001893/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka001893/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka001893/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka001893/1-0/en",
    "excerpt" : "KBA Article ID: KA001893 Applies To: AMBA Documentation Set Confidentiality: Customer non-confidential ... If an error is received and the software is going to attempt to recover the situation ...",
    "firstSentences" : "KBA Article ID: KA001893 Applies To: AMBA Documentation Set Confidentiality: Customer non-confidential Answer The data behaviour with an error response is not specified and will be slave specific.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 100,
    "percentScore" : 22.501759,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "If BRESP indicates an error, does that mean that none of the transaction's data was written to memory? ",
      "document_number" : "ka001893",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4235084",
      "sysurihash" : "JVlwxOkKmñPdooeb",
      "urihash" : "JVlwxOkKmñPdooeb",
      "sysuri" : "https://developer.arm.com/documentation/ka001893/1-0/en",
      "systransactionid" : 861280,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1602173114000,
      "topparentid" : 4235084,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1602173138000,
      "sysconcepts" : "memory ; burst succeeded ; Customer non-confidential ; Set Confidentiality ; Article ID ; transaction ; mean ; BRESP",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2769", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5eec73ece24a5e02d07b2769", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2769", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5fa2b1a98e527a03a85ed0be", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fa2b1a98e527a03a85ed0be", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e18e527a03a85ed237", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e2cd74e712c4497230", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e38e527a03a85ed238", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e4cd74e712c4497231", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5fbba0e4cd74e712c4497231", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fbba0e68e527a03a85ed239", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fbba0e7cd74e712c4497232", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fbba0e88e527a03a85ed23a", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0eacd74e712c4497233", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0eb8e527a03a85ed23b", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0ec8e527a03a85ed23c", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0edcd74e712c4497234" ],
      "concepts" : "memory ; burst succeeded ; Customer non-confidential ; Set Confidentiality ; Article ID ; transaction ; mean ; BRESP",
      "documenttype" : "html",
      "sysindexeddate" : 1648718542000,
      "permanentid" : "6991a231be2fb0a6e088861bf24473383d79d7e040511429011f8020095b",
      "syslanguage" : [ "English" ],
      "itemid" : "5f7f38d2bcda971b145681d6",
      "transactionid" : 861280,
      "title" : "If BRESP indicates an error, does that mean that none of the transaction's data was written to memory? ",
      "products" : [ "AR500" ],
      "date" : 1648718535000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka001893:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648718535075259847,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 755,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka001893/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648718518079,
      "syssize" : 755,
      "sysdate" : 1648718535000,
      "haslayout" : "1",
      "topparent" : "4235084",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4235084,
      "wordcount" : 82,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA", "Architectures|System Architecture|AMBA|AMBA 2", "Architecture|AMBA Specifications|AMBA 2", "System IP|AMBA|AMBA 2", "Architecture|AMBA Specifications|AXI4-Stream", "System IP|AMBA|AMBA 4|AXI4-Stream", "System IP|AMBA|AMBA 5|AXI 5", "System IP|AMBA|AMBA 5|AHB 5", "System IP|AMBA|AMBA 5|ACE 5", "System IP|AMBA|AMBA 5|CHI", "Architectures|System Architecture|AMBA|CHI", "System IP|AMBA|AMBA 4|AXI 4", "System IP|AMBA|AMBA 4|ACE 4", "System IP|AMBA|AMBA 4|APB 4", "System IP|AMBA|AMBA 3|AXI 3", "System IP|AMBA|AMBA 3|ATB", "System IP|AMBA|AMBA 3|AHB-Lite", "System IP|AMBA|AMBA 3|APB 3" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 5", "Architectures|System Architecture|AMBA|AMBA 4", "Architectures|System Architecture|AMBA|AMBA 3", "Architectures|System Architecture|AMBA|AMBA 2", "Architectures|System Architecture|AMBA|CHI" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648718542000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka001893/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka001893/1-0/?lang=en",
      "modified" : 1602173138000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648718535075259847,
      "uri" : "https://developer.arm.com/documentation/ka001893/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "If BRESP indicates an error, does that mean that none of the transaction's data was written to memory?",
    "Uri" : "https://developer.arm.com/documentation/ka001893/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka001893/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka001893/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka001893/1-0/en",
    "Excerpt" : "KBA Article ID: KA001893 Applies To: AMBA Documentation Set Confidentiality: Customer non-confidential ... If an error is received and the software is going to attempt to recover the situation ...",
    "FirstSentences" : "KBA Article ID: KA001893 Applies To: AMBA Documentation Set Confidentiality: Customer non-confidential Answer The data behaviour with an error response is not specified and will be slave specific."
  }, {
    "title" : "Confidentiality status",
    "uri" : "https://developer.arm.com/documentation/dto0021/a/en/preliminary-material/confidentiality-status",
    "printableUri" : "https://developer.arm.com/documentation/dto0021/a/en/preliminary-material/confidentiality-status",
    "clickUri" : "https://developer.arm.com/documentation/dto0021/a/preliminary-material/confidentiality-status?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/dto0021/a/en/preliminary-material/confidentiality-status",
    "excerpt" : "Confidentiality status This document is Non-Confidential. This document can only be distributed in accordance with the terms set out in your license ... Confidentiality status AMBA 3",
    "firstSentences" : "Confidentiality status This document is Non-Confidential. This document can only be distributed in accordance with the terms set out in your license agreement. Confidentiality status AMBA 3",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 100,
    "percentScore" : 22.501759,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "PrimeCell Infrastructure AMBA 3 AXI Upwards-synchronizing Bridge (BP134) Revision: r0p0 Technical Overview",
      "uri" : "https://developer.arm.com/documentation/dto0021/a/en",
      "printableUri" : "https://developer.arm.com/documentation/dto0021/a/en",
      "clickUri" : "https://developer.arm.com/documentation/dto0021/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dto0021/a/en",
      "excerpt" : "This Technical Overview describes the functionality of the AXI upwards-synchronizing bridge in the ... PrimeCell Infrastructure AMBA 3 AXI Upwards-synchronizing Bridge (BP134) Revision: r0p0 ...",
      "firstSentences" : "This Technical Overview describes the functionality of the AXI upwards-synchronizing bridge in the following sections: Preliminary material About the AXI upwards-synchronizing bridge Functional ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "PrimeCell Infrastructure AMBA 3 AXI Upwards-synchronizing Bridge (BP134) Revision: r0p0 Technical Overview ",
        "document_number" : "dto0021",
        "document_version" : "a",
        "content_type" : "Technical Overview",
        "systopparent" : "4993932",
        "sysurihash" : "b4v3snigIWtT95A6",
        "urihash" : "b4v3snigIWtT95A6",
        "sysuri" : "https://developer.arm.com/documentation/dto0021/a/en",
        "systransactionid" : 864281,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1184671693000,
        "topparentid" : 4993932,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586847363000,
        "sysconcepts" : "AXI upwards-synchronizing ; functionality ; data Signal ; Preliminary material ; Technical Overview",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5eec73ece24a5e02d07b2767", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767" ],
        "concepts" : "AXI upwards-synchronizing ; functionality ; data Signal ; Preliminary material ; Technical Overview",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149866000,
        "permanentid" : "eba26cbe048b55e9c89b97bd023f8920c591817185619d61420f91c02140",
        "syslanguage" : [ "English" ],
        "itemid" : "5e955e838259fe2368e2bcbc",
        "transactionid" : 864281,
        "title" : "PrimeCell Infrastructure AMBA 3 AXI Upwards-synchronizing Bridge (BP134) Revision: r0p0 Technical Overview ",
        "products" : [ "AMBA 3" ],
        "date" : 1649149866000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dto0021:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149866163672197,
        "navigationhierarchiescontenttype" : "Technical Overview",
        "size" : 354,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dto0021/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149763251,
        "syssize" : 354,
        "sysdate" : 1649149866000,
        "haslayout" : "1",
        "topparent" : "4993932",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4993932,
        "content_description" : "This Technical Overview describes the functionality of the AXI upwards-synchronizing bridge.",
        "wordcount" : 30,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AMBA 3", "Architecture|AMBA Specifications|AMBA 3", "System IP|AMBA|AMBA 3" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 3" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149866000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dto0021/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dto0021/a/?lang=en",
        "modified" : 1640097344000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149866163672197,
        "uri" : "https://developer.arm.com/documentation/dto0021/a/en",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell Infrastructure AMBA 3 AXI Upwards-synchronizing Bridge (BP134) Revision: r0p0 Technical Overview",
      "Uri" : "https://developer.arm.com/documentation/dto0021/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dto0021/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/dto0021/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dto0021/a/en",
      "Excerpt" : "This Technical Overview describes the functionality of the AXI upwards-synchronizing bridge in the ... PrimeCell Infrastructure AMBA 3 AXI Upwards-synchronizing Bridge (BP134) Revision: r0p0 ...",
      "FirstSentences" : "This Technical Overview describes the functionality of the AXI upwards-synchronizing bridge in the following sections: Preliminary material About the AXI upwards-synchronizing bridge Functional ..."
    },
    "childResults" : [ {
      "title" : "Product status",
      "uri" : "https://developer.arm.com/documentation/dto0021/a/en/preliminary-material/product-status",
      "printableUri" : "https://developer.arm.com/documentation/dto0021/a/en/preliminary-material/product-status",
      "clickUri" : "https://developer.arm.com/documentation/dto0021/a/preliminary-material/product-status?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dto0021/a/en/preliminary-material/product-status",
      "excerpt" : "Product status The information in this document is final, that is for a developed product. Product status AMBA 3",
      "firstSentences" : "Product status The information in this document is final, that is for a developed product. Product status AMBA 3",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 100,
      "percentScore" : 22.501759,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Infrastructure AMBA 3 AXI Upwards-synchronizing Bridge (BP134) Revision: r0p0 Technical Overview",
        "uri" : "https://developer.arm.com/documentation/dto0021/a/en",
        "printableUri" : "https://developer.arm.com/documentation/dto0021/a/en",
        "clickUri" : "https://developer.arm.com/documentation/dto0021/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dto0021/a/en",
        "excerpt" : "This Technical Overview describes the functionality of the AXI upwards-synchronizing bridge in the ... PrimeCell Infrastructure AMBA 3 AXI Upwards-synchronizing Bridge (BP134) Revision: r0p0 ...",
        "firstSentences" : "This Technical Overview describes the functionality of the AXI upwards-synchronizing bridge in the following sections: Preliminary material About the AXI upwards-synchronizing bridge Functional ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "PrimeCell Infrastructure AMBA 3 AXI Upwards-synchronizing Bridge (BP134) Revision: r0p0 Technical Overview ",
          "document_number" : "dto0021",
          "document_version" : "a",
          "content_type" : "Technical Overview",
          "systopparent" : "4993932",
          "sysurihash" : "b4v3snigIWtT95A6",
          "urihash" : "b4v3snigIWtT95A6",
          "sysuri" : "https://developer.arm.com/documentation/dto0021/a/en",
          "systransactionid" : 864281,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1184671693000,
          "topparentid" : 4993932,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586847363000,
          "sysconcepts" : "AXI upwards-synchronizing ; functionality ; data Signal ; Preliminary material ; Technical Overview",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5eec73ece24a5e02d07b2767", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767" ],
          "concepts" : "AXI upwards-synchronizing ; functionality ; data Signal ; Preliminary material ; Technical Overview",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149866000,
          "permanentid" : "eba26cbe048b55e9c89b97bd023f8920c591817185619d61420f91c02140",
          "syslanguage" : [ "English" ],
          "itemid" : "5e955e838259fe2368e2bcbc",
          "transactionid" : 864281,
          "title" : "PrimeCell Infrastructure AMBA 3 AXI Upwards-synchronizing Bridge (BP134) Revision: r0p0 Technical Overview ",
          "products" : [ "AMBA 3" ],
          "date" : 1649149866000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dto0021:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149866163672197,
          "navigationhierarchiescontenttype" : "Technical Overview",
          "size" : 354,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dto0021/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149763251,
          "syssize" : 354,
          "sysdate" : 1649149866000,
          "haslayout" : "1",
          "topparent" : "4993932",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4993932,
          "content_description" : "This Technical Overview describes the functionality of the AXI upwards-synchronizing bridge.",
          "wordcount" : 30,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AMBA 3", "Architecture|AMBA Specifications|AMBA 3", "System IP|AMBA|AMBA 3" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 3" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149866000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dto0021/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dto0021/a/?lang=en",
          "modified" : 1640097344000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149866163672197,
          "uri" : "https://developer.arm.com/documentation/dto0021/a/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Infrastructure AMBA 3 AXI Upwards-synchronizing Bridge (BP134) Revision: r0p0 Technical Overview",
        "Uri" : "https://developer.arm.com/documentation/dto0021/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dto0021/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/dto0021/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dto0021/a/en",
        "Excerpt" : "This Technical Overview describes the functionality of the AXI upwards-synchronizing bridge in the ... PrimeCell Infrastructure AMBA 3 AXI Upwards-synchronizing Bridge (BP134) Revision: r0p0 ...",
        "FirstSentences" : "This Technical Overview describes the functionality of the AXI upwards-synchronizing bridge in the following sections: Preliminary material About the AXI upwards-synchronizing bridge Functional ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Product status ",
        "document_number" : "dto0021",
        "document_version" : "a",
        "content_type" : "Technical Overview",
        "systopparent" : "4993932",
        "sysurihash" : "dpBtp53zmCQAguQ9",
        "urihash" : "dpBtp53zmCQAguQ9",
        "sysuri" : "https://developer.arm.com/documentation/dto0021/a/en/preliminary-material/product-status",
        "systransactionid" : 864285,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1184671693000,
        "topparentid" : 4993932,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586847363000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5eec73ece24a5e02d07b2767", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767" ],
        "attachmentparentid" : 4993932,
        "parentitem" : "5e955e838259fe2368e2bcbc",
        "documenttype" : "html",
        "isattachment" : "4993932",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649150045000,
        "permanentid" : "cf38003cb5d7cd40608f4909d83e8f74b57caa3075bf1a4da03b0a64c3b1",
        "syslanguage" : [ "English" ],
        "itemid" : "5e955e838259fe2368e2bcc2",
        "transactionid" : 864285,
        "title" : "Product status ",
        "products" : [ "AMBA 3" ],
        "date" : 1649150045000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dto0021:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150045441490913,
        "sysisattachment" : "4993932",
        "navigationhierarchiescontenttype" : "Technical Overview",
        "sysattachmentparentid" : 4993932,
        "size" : 112,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dto0021/a/preliminary-material/product-status?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149763251,
        "syssize" : 112,
        "sysdate" : 1649150045000,
        "haslayout" : "1",
        "topparent" : "4993932",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4993932,
        "content_description" : "This Technical Overview describes the functionality of the AXI upwards-synchronizing bridge.",
        "wordcount" : 15,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AMBA 3", "Architecture|AMBA Specifications|AMBA 3", "System IP|AMBA|AMBA 3" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 3" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150045000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dto0021/a/preliminary-material/product-status?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dto0021/a/preliminary-material/product-status?lang=en",
        "modified" : 1640097344000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150045441490913,
        "uri" : "https://developer.arm.com/documentation/dto0021/a/en/preliminary-material/product-status",
        "syscollection" : "default"
      },
      "Title" : "Product status",
      "Uri" : "https://developer.arm.com/documentation/dto0021/a/en/preliminary-material/product-status",
      "PrintableUri" : "https://developer.arm.com/documentation/dto0021/a/en/preliminary-material/product-status",
      "ClickUri" : "https://developer.arm.com/documentation/dto0021/a/preliminary-material/product-status?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dto0021/a/en/preliminary-material/product-status",
      "Excerpt" : "Product status The information in this document is final, that is for a developed product. Product status AMBA 3",
      "FirstSentences" : "Product status The information in this document is final, that is for a developed product. Product status AMBA 3"
    }, {
      "title" : "Functional description",
      "uri" : "https://developer.arm.com/documentation/dto0021/a/en/functional-description",
      "printableUri" : "https://developer.arm.com/documentation/dto0021/a/en/functional-description",
      "clickUri" : "https://developer.arm.com/documentation/dto0021/a/functional-description?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dto0021/a/en/functional-description",
      "excerpt" : "A zero latency buffer synchronizes the channel payload signals. ... See the AMBA AXI Protocol Specification for more information. Functional description AMBA 3",
      "firstSentences" : "Functional description Figure 2 shows a block diagram of the major internal component blocks. Figure 2. AXI upwards-synchronizing bridge components The major internal component blocks are: ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 100,
      "percentScore" : 22.501759,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Infrastructure AMBA 3 AXI Upwards-synchronizing Bridge (BP134) Revision: r0p0 Technical Overview",
        "uri" : "https://developer.arm.com/documentation/dto0021/a/en",
        "printableUri" : "https://developer.arm.com/documentation/dto0021/a/en",
        "clickUri" : "https://developer.arm.com/documentation/dto0021/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dto0021/a/en",
        "excerpt" : "This Technical Overview describes the functionality of the AXI upwards-synchronizing bridge in the ... PrimeCell Infrastructure AMBA 3 AXI Upwards-synchronizing Bridge (BP134) Revision: r0p0 ...",
        "firstSentences" : "This Technical Overview describes the functionality of the AXI upwards-synchronizing bridge in the following sections: Preliminary material About the AXI upwards-synchronizing bridge Functional ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "PrimeCell Infrastructure AMBA 3 AXI Upwards-synchronizing Bridge (BP134) Revision: r0p0 Technical Overview ",
          "document_number" : "dto0021",
          "document_version" : "a",
          "content_type" : "Technical Overview",
          "systopparent" : "4993932",
          "sysurihash" : "b4v3snigIWtT95A6",
          "urihash" : "b4v3snigIWtT95A6",
          "sysuri" : "https://developer.arm.com/documentation/dto0021/a/en",
          "systransactionid" : 864281,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1184671693000,
          "topparentid" : 4993932,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586847363000,
          "sysconcepts" : "AXI upwards-synchronizing ; functionality ; data Signal ; Preliminary material ; Technical Overview",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5eec73ece24a5e02d07b2767", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767" ],
          "concepts" : "AXI upwards-synchronizing ; functionality ; data Signal ; Preliminary material ; Technical Overview",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149866000,
          "permanentid" : "eba26cbe048b55e9c89b97bd023f8920c591817185619d61420f91c02140",
          "syslanguage" : [ "English" ],
          "itemid" : "5e955e838259fe2368e2bcbc",
          "transactionid" : 864281,
          "title" : "PrimeCell Infrastructure AMBA 3 AXI Upwards-synchronizing Bridge (BP134) Revision: r0p0 Technical Overview ",
          "products" : [ "AMBA 3" ],
          "date" : 1649149866000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dto0021:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149866163672197,
          "navigationhierarchiescontenttype" : "Technical Overview",
          "size" : 354,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dto0021/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149763251,
          "syssize" : 354,
          "sysdate" : 1649149866000,
          "haslayout" : "1",
          "topparent" : "4993932",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4993932,
          "content_description" : "This Technical Overview describes the functionality of the AXI upwards-synchronizing bridge.",
          "wordcount" : 30,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AMBA 3", "Architecture|AMBA Specifications|AMBA 3", "System IP|AMBA|AMBA 3" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 3" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149866000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dto0021/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dto0021/a/?lang=en",
          "modified" : 1640097344000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149866163672197,
          "uri" : "https://developer.arm.com/documentation/dto0021/a/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Infrastructure AMBA 3 AXI Upwards-synchronizing Bridge (BP134) Revision: r0p0 Technical Overview",
        "Uri" : "https://developer.arm.com/documentation/dto0021/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dto0021/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/dto0021/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dto0021/a/en",
        "Excerpt" : "This Technical Overview describes the functionality of the AXI upwards-synchronizing bridge in the ... PrimeCell Infrastructure AMBA 3 AXI Upwards-synchronizing Bridge (BP134) Revision: r0p0 ...",
        "FirstSentences" : "This Technical Overview describes the functionality of the AXI upwards-synchronizing bridge in the following sections: Preliminary material About the AXI upwards-synchronizing bridge Functional ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Functional description ",
        "document_number" : "dto0021",
        "document_version" : "a",
        "content_type" : "Technical Overview",
        "systopparent" : "4993932",
        "sysurihash" : "ULwO2M5klGlwz0ot",
        "urihash" : "ULwO2M5klGlwz0ot",
        "sysuri" : "https://developer.arm.com/documentation/dto0021/a/en/functional-description",
        "systransactionid" : 864282,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1184671693000,
        "topparentid" : 4993932,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586847363000,
        "sysconcepts" : "clock domains ; rising edges ; synchronously related ; transfer source ; signal handshakes ; AXI upwards-synchronizing ; major internal ; shows ; SyncDnAxiHshkU ; low-power mode-aware ; power-down mode ; control method ; latency buffer ; SyncUpAxiChanU",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5eec73ece24a5e02d07b2767", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767" ],
        "attachmentparentid" : 4993932,
        "parentitem" : "5e955e838259fe2368e2bcbc",
        "concepts" : "clock domains ; rising edges ; synchronously related ; transfer source ; signal handshakes ; AXI upwards-synchronizing ; major internal ; shows ; SyncDnAxiHshkU ; low-power mode-aware ; power-down mode ; control method ; latency buffer ; SyncUpAxiChanU",
        "documenttype" : "html",
        "isattachment" : "4993932",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149940000,
        "permanentid" : "e655b6b3cd1312c5adfa19dd1a4988d42461072cb54f0081113051a0d940",
        "syslanguage" : [ "English" ],
        "itemid" : "5e955e838259fe2368e2bcc5",
        "transactionid" : 864282,
        "title" : "Functional description ",
        "products" : [ "AMBA 3" ],
        "date" : 1649149940000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dto0021:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149940326066234,
        "sysisattachment" : "4993932",
        "navigationhierarchiescontenttype" : "Technical Overview",
        "sysattachmentparentid" : 4993932,
        "size" : 1980,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dto0021/a/functional-description?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149763251,
        "syssize" : 1980,
        "sysdate" : 1649149940000,
        "haslayout" : "1",
        "topparent" : "4993932",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4993932,
        "content_description" : "This Technical Overview describes the functionality of the AXI upwards-synchronizing bridge.",
        "wordcount" : 127,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AMBA 3", "Architecture|AMBA Specifications|AMBA 3", "System IP|AMBA|AMBA 3" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 3" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149940000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dto0021/a/functional-description?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dto0021/a/functional-description?lang=en",
        "modified" : 1640097344000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149940326066234,
        "uri" : "https://developer.arm.com/documentation/dto0021/a/en/functional-description",
        "syscollection" : "default"
      },
      "Title" : "Functional description",
      "Uri" : "https://developer.arm.com/documentation/dto0021/a/en/functional-description",
      "PrintableUri" : "https://developer.arm.com/documentation/dto0021/a/en/functional-description",
      "ClickUri" : "https://developer.arm.com/documentation/dto0021/a/functional-description?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dto0021/a/en/functional-description",
      "Excerpt" : "A zero latency buffer synchronizes the channel payload signals. ... See the AMBA AXI Protocol Specification for more information. Functional description AMBA 3",
      "FirstSentences" : "Functional description Figure 2 shows a block diagram of the major internal component blocks. Figure 2. AXI upwards-synchronizing bridge components The major internal component blocks are: ..."
    }, {
      "title" : "PrimeCell Infrastructure AMBA 3 AXI Upwards-synchronizing Bridge (BP134) Revision: r0p0 Technical Overview",
      "uri" : "https://developer.arm.com/documentation/dto0021/a/en/pdf/DTO0021_primecell_infrastructure_amba3_axi_upwards_synchronizing_bridge_to.pdf",
      "printableUri" : "https://developer.arm.com/documentation/dto0021/a/en/pdf/DTO0021_primecell_infrastructure_amba3_axi_upwards_synchronizing_bridge_to.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5e955e838259fe2368e2bccc",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dto0021/a/en/pdf/DTO0021_primecell_infrastructure_amba3_axi_upwards_synchronizing_bridge_to.pdf",
      "excerpt" : "1.5 ... This document can only be distributed in accordance with the terms set out in your ... All rights reserved. ARM DTO 0021A ... 2 ... About the AXI upwards-synchronizing bridge ... 4",
      "firstSentences" : "PrimeCell Infrastructure AMBA 3 AXI Upwards-synchronizing Bridge (BP134) Revision: r0p0 Technical Overview ARM DTO 0021A This Technical Overview describes the functionality of the AXI upwards- ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 100,
      "percentScore" : 22.501759,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Infrastructure AMBA 3 AXI Upwards-synchronizing Bridge (BP134) Revision: r0p0 Technical Overview",
        "uri" : "https://developer.arm.com/documentation/dto0021/a/en",
        "printableUri" : "https://developer.arm.com/documentation/dto0021/a/en",
        "clickUri" : "https://developer.arm.com/documentation/dto0021/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dto0021/a/en",
        "excerpt" : "This Technical Overview describes the functionality of the AXI upwards-synchronizing bridge in the ... PrimeCell Infrastructure AMBA 3 AXI Upwards-synchronizing Bridge (BP134) Revision: r0p0 ...",
        "firstSentences" : "This Technical Overview describes the functionality of the AXI upwards-synchronizing bridge in the following sections: Preliminary material About the AXI upwards-synchronizing bridge Functional ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "PrimeCell Infrastructure AMBA 3 AXI Upwards-synchronizing Bridge (BP134) Revision: r0p0 Technical Overview ",
          "document_number" : "dto0021",
          "document_version" : "a",
          "content_type" : "Technical Overview",
          "systopparent" : "4993932",
          "sysurihash" : "b4v3snigIWtT95A6",
          "urihash" : "b4v3snigIWtT95A6",
          "sysuri" : "https://developer.arm.com/documentation/dto0021/a/en",
          "systransactionid" : 864281,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1184671693000,
          "topparentid" : 4993932,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586847363000,
          "sysconcepts" : "AXI upwards-synchronizing ; functionality ; data Signal ; Preliminary material ; Technical Overview",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5eec73ece24a5e02d07b2767", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767" ],
          "concepts" : "AXI upwards-synchronizing ; functionality ; data Signal ; Preliminary material ; Technical Overview",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149866000,
          "permanentid" : "eba26cbe048b55e9c89b97bd023f8920c591817185619d61420f91c02140",
          "syslanguage" : [ "English" ],
          "itemid" : "5e955e838259fe2368e2bcbc",
          "transactionid" : 864281,
          "title" : "PrimeCell Infrastructure AMBA 3 AXI Upwards-synchronizing Bridge (BP134) Revision: r0p0 Technical Overview ",
          "products" : [ "AMBA 3" ],
          "date" : 1649149866000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dto0021:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149866163672197,
          "navigationhierarchiescontenttype" : "Technical Overview",
          "size" : 354,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dto0021/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149763251,
          "syssize" : 354,
          "sysdate" : 1649149866000,
          "haslayout" : "1",
          "topparent" : "4993932",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4993932,
          "content_description" : "This Technical Overview describes the functionality of the AXI upwards-synchronizing bridge.",
          "wordcount" : 30,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AMBA 3", "Architecture|AMBA Specifications|AMBA 3", "System IP|AMBA|AMBA 3" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 3" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149866000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dto0021/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dto0021/a/?lang=en",
          "modified" : 1640097344000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149866163672197,
          "uri" : "https://developer.arm.com/documentation/dto0021/a/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Infrastructure AMBA 3 AXI Upwards-synchronizing Bridge (BP134) Revision: r0p0 Technical Overview",
        "Uri" : "https://developer.arm.com/documentation/dto0021/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dto0021/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/dto0021/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dto0021/a/en",
        "Excerpt" : "This Technical Overview describes the functionality of the AXI upwards-synchronizing bridge in the ... PrimeCell Infrastructure AMBA 3 AXI Upwards-synchronizing Bridge (BP134) Revision: r0p0 ...",
        "FirstSentences" : "This Technical Overview describes the functionality of the AXI upwards-synchronizing bridge in the following sections: Preliminary material About the AXI upwards-synchronizing bridge Functional ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "PrimeCell Infrastructure AMBA 3 AXI Upwards-synchronizing Bridge (BP134) Revision: r0p0 Technical Overview ",
        "document_number" : "dto0021",
        "document_version" : "a",
        "content_type" : "Technical Overview",
        "systopparent" : "4993932",
        "sysauthor" : "ARM Limited",
        "sysurihash" : "1bgXq2L8QJKb52te",
        "urihash" : "1bgXq2L8QJKb52te",
        "sysuri" : "https://developer.arm.com/documentation/dto0021/a/en/pdf/DTO0021_primecell_infrastructure_amba3_axi_upwards_synchronizing_bridge_to.pdf",
        "systransactionid" : 864282,
        "copyright" : "Copyright © 2005 ARM Limited. All rights reserved.",
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1184671693000,
        "topparentid" : 4993932,
        "numberofpages" : 12,
        "sysconcepts" : "upwards-synchronizing bridge ; signaling ; functionality ; clock domains ; low-power interface ; channels ; slave ; transactions ; gate count ; synchronously related ; ARM Limited",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5eec73ece24a5e02d07b2767", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767" ],
        "attachmentparentid" : 4993932,
        "parentitem" : "5e955e838259fe2368e2bcbc",
        "concepts" : "upwards-synchronizing bridge ; signaling ; functionality ; clock domains ; low-power interface ; channels ; slave ; transactions ; gate count ; synchronously related ; ARM Limited",
        "documenttype" : "pdf",
        "isattachment" : "4993932",
        "sysindexeddate" : 1649149939000,
        "permanentid" : "e93edc8c8f6daf6930dce67cb1a44f9c7cd6a8f6f2c0547dce6d2da356a1",
        "syslanguage" : [ "English" ],
        "itemid" : "5e955e838259fe2368e2bccc",
        "transactionid" : 864282,
        "title" : "PrimeCell Infrastructure AMBA 3 AXI Upwards-synchronizing Bridge (BP134) Revision: r0p0 Technical Overview ",
        "date" : 1649149939000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dto0021:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149939701971183,
        "sysisattachment" : "4993932",
        "navigationhierarchiescontenttype" : "Technical Overview",
        "sysattachmentparentid" : 4993932,
        "size" : 115885,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5e955e838259fe2368e2bccc",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149764891,
        "syssize" : 115885,
        "sysdate" : 1649149939000,
        "topparent" : "4993932",
        "author" : "ARM Limited",
        "label_version" : "r0p0",
        "systopparentid" : 4993932,
        "content_description" : "This Technical Overview describes the functionality of the AXI upwards-synchronizing bridge.",
        "wordcount" : 433,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AMBA 3", "Architecture|AMBA Specifications|AMBA 3", "System IP|AMBA|AMBA 3" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 3" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149939000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5e955e838259fe2368e2bccc",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149939701971183,
        "uri" : "https://developer.arm.com/documentation/dto0021/a/en/pdf/DTO0021_primecell_infrastructure_amba3_axi_upwards_synchronizing_bridge_to.pdf",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell Infrastructure AMBA 3 AXI Upwards-synchronizing Bridge (BP134) Revision: r0p0 Technical Overview",
      "Uri" : "https://developer.arm.com/documentation/dto0021/a/en/pdf/DTO0021_primecell_infrastructure_amba3_axi_upwards_synchronizing_bridge_to.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/dto0021/a/en/pdf/DTO0021_primecell_infrastructure_amba3_axi_upwards_synchronizing_bridge_to.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5e955e838259fe2368e2bccc",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dto0021/a/en/pdf/DTO0021_primecell_infrastructure_amba3_axi_upwards_synchronizing_bridge_to.pdf",
      "Excerpt" : "1.5 ... This document can only be distributed in accordance with the terms set out in your ... All rights reserved. ARM DTO 0021A ... 2 ... About the AXI upwards-synchronizing bridge ... 4",
      "FirstSentences" : "PrimeCell Infrastructure AMBA 3 AXI Upwards-synchronizing Bridge (BP134) Revision: r0p0 Technical Overview ARM DTO 0021A This Technical Overview describes the functionality of the AXI upwards- ..."
    } ],
    "totalNumberOfChildResults" : 15,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Confidentiality status ",
      "document_number" : "dto0021",
      "document_version" : "a",
      "content_type" : "Technical Overview",
      "systopparent" : "4993932",
      "sysurihash" : "FdjMeVeNJz0VU0oj",
      "urihash" : "FdjMeVeNJz0VU0oj",
      "sysuri" : "https://developer.arm.com/documentation/dto0021/a/en/preliminary-material/confidentiality-status",
      "systransactionid" : 864285,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1184671693000,
      "topparentid" : 4993932,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586847363000,
      "sysconcepts" : "agreement ; accordance",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5eec73ece24a5e02d07b2767", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767" ],
      "attachmentparentid" : 4993932,
      "parentitem" : "5e955e838259fe2368e2bcbc",
      "concepts" : "agreement ; accordance",
      "documenttype" : "html",
      "isattachment" : "4993932",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649150045000,
      "permanentid" : "3f338061b718d3147bdf2626a78de1997dbfec5436970856ff4107eb9bea",
      "syslanguage" : [ "English" ],
      "itemid" : "5e955e838259fe2368e2bcc1",
      "transactionid" : 864285,
      "title" : "Confidentiality status ",
      "products" : [ "AMBA 3" ],
      "date" : 1649150045000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "dto0021:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649150045513075693,
      "sysisattachment" : "4993932",
      "navigationhierarchiescontenttype" : "Technical Overview",
      "sysattachmentparentid" : 4993932,
      "size" : 189,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/dto0021/a/preliminary-material/confidentiality-status?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649149763251,
      "syssize" : 189,
      "sysdate" : 1649150045000,
      "haslayout" : "1",
      "topparent" : "4993932",
      "label_version" : "r0p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4993932,
      "content_description" : "This Technical Overview describes the functionality of the AXI upwards-synchronizing bridge.",
      "wordcount" : 23,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AMBA 3", "Architecture|AMBA Specifications|AMBA 3", "System IP|AMBA|AMBA 3" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 3" ],
      "document_revision" : "a",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649150045000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/dto0021/a/preliminary-material/confidentiality-status?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/dto0021/a/preliminary-material/confidentiality-status?lang=en",
      "modified" : 1640097344000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649150045513075693,
      "uri" : "https://developer.arm.com/documentation/dto0021/a/en/preliminary-material/confidentiality-status",
      "syscollection" : "default"
    },
    "Title" : "Confidentiality status",
    "Uri" : "https://developer.arm.com/documentation/dto0021/a/en/preliminary-material/confidentiality-status",
    "PrintableUri" : "https://developer.arm.com/documentation/dto0021/a/en/preliminary-material/confidentiality-status",
    "ClickUri" : "https://developer.arm.com/documentation/dto0021/a/preliminary-material/confidentiality-status?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/dto0021/a/en/preliminary-material/confidentiality-status",
    "Excerpt" : "Confidentiality status This document is Non-Confidential. This document can only be distributed in accordance with the terms set out in your license ... Confidentiality status AMBA 3",
    "FirstSentences" : "Confidentiality status This document is Non-Confidential. This document can only be distributed in accordance with the terms set out in your license agreement. Confidentiality status AMBA 3"
  } ]
}