[INF:CM0023] Creating log file ../../build/tests/LogicTypedef/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

[WRN:PA0205] dut.sv:1: No timescale set for "test".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1: Compile module "work@test".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1: Top level module "work@test".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

UHDM HTML COVERAGE REPORT: ../../build/tests/LogicTypedef/slpp_unit//surelog.uhdm.chk.html
====== UHDM =======
design: (work@test)
|vpiName:work@test
|uhdmallModules:
\_module: work@test (work@test) dut.sv:1: , endln:11:9, parent:work@test
  |vpiDefName:work@test
  |vpiFullName:work@test
  |vpiNet:
  \_logic_net: (work@test.logn), line:3:17, parent:work@test
    |vpiName:logn
    |vpiFullName:work@test.logn
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@test.regn), line:6:17, parent:work@test
    |vpiName:regn
    |vpiFullName:work@test.regn
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@test.bitn), line:9:17, parent:work@test
    |vpiName:bitn
    |vpiFullName:work@test.bitn
  |vpiTypedef:
  \_bit_typespec: (bit_two_bits), line:8:12
    |vpiName:bit_two_bits
    |vpiRange:
    \_range: , line:8:17
      |vpiLeftRange:
      \_constant: , line:8:17, endln:8:18
        |vpiConstType:9
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
      |vpiRightRange:
      \_constant: , line:8:19, endln:8:20
        |vpiConstType:9
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
  |vpiTypedef:
  \_logic_typespec: (log_two_bits), line:2:12
    |vpiName:log_two_bits
    |vpiRange:
    \_range: , line:2:19
      |vpiLeftRange:
      \_constant: , line:2:19, endln:2:20
        |vpiConstType:9
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
      |vpiRightRange:
      \_constant: , line:2:21, endln:2:22
        |vpiConstType:9
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
  |vpiTypedef:
  \_logic_typespec: (reg_two_bits), line:5:12
    |vpiName:reg_two_bits
    |vpiRange:
    \_range: , line:5:17
      |vpiLeftRange:
      \_constant: , line:5:17, endln:5:18
        |vpiConstType:9
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
      |vpiRightRange:
      \_constant: , line:5:19, endln:5:20
        |vpiConstType:9
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
|uhdmtopModules:
\_module: work@test (work@test) dut.sv:1: , endln:11:9
  |vpiDefName:work@test
  |vpiName:work@test
  |vpiNet:
  \_logic_net: (work@test.logn), line:3:17, parent:work@test
    |vpiName:logn
    |vpiFullName:work@test.logn
    |vpiNetType:36
    |vpiTypespec:
    \_logic_typespec: (log_two_bits), line:2:12
      |vpiName:log_two_bits
      |vpiRange:
      \_range: , line:2:19
        |vpiLeftRange:
        \_constant: , line:2:19, endln:2:20
          |vpiConstType:9
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
        |vpiRightRange:
        \_constant: , line:2:21, endln:2:22
          |vpiConstType:9
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
  |vpiNet:
  \_logic_net: (work@test.regn), line:6:17, parent:work@test
    |vpiName:regn
    |vpiFullName:work@test.regn
    |vpiNetType:48
    |vpiTypespec:
    \_logic_typespec: (reg_two_bits), line:5:12
      |vpiName:reg_two_bits
      |vpiRange:
      \_range: , line:5:17
        |vpiLeftRange:
        \_constant: , line:5:17, endln:5:18
          |vpiConstType:9
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
        |vpiRightRange:
        \_constant: , line:5:19, endln:5:20
          |vpiConstType:9
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
  |vpiVariables:
  \_bit_var: (work@test.bitn), line:9:17, parent:work@test
    |vpiName:bitn
    |vpiFullName:work@test.bitn
    |vpiAutomatic:1
    |vpiVisibility:1
    |vpiTypespec:
    \_bit_typespec: (bit_two_bits), line:8:12
      |vpiName:bit_two_bits
      |vpiRange:
      \_range: , line:8:17, parent:bit_two_bits
        |vpiLeftRange:
        \_constant: , line:8:17, endln:8:18
          |vpiConstType:9
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
        |vpiRightRange:
        \_constant: , line:8:19, endln:8:20
          |vpiConstType:9
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
  |vpiTypedef:
  \_bit_typespec: (bit_two_bits), line:8:12, parent:work@test
    |vpiName:bit_two_bits
    |vpiRange:
    \_range: , line:8:17, parent:bit_two_bits
      |vpiLeftRange:
      \_constant: , line:8:17, endln:8:18
        |vpiConstType:9
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
      |vpiRightRange:
      \_constant: , line:8:19, endln:8:20
        |vpiConstType:9
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
  |vpiTypedef:
  \_logic_typespec: (log_two_bits), line:2:12, parent:work@test
    |vpiName:log_two_bits
    |vpiRange:
    \_range: , line:2:19, parent:log_two_bits
      |vpiLeftRange:
      \_constant: , line:2:19, endln:2:20
        |vpiConstType:9
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
      |vpiRightRange:
      \_constant: , line:2:21, endln:2:22
        |vpiConstType:9
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
  |vpiTypedef:
  \_logic_typespec: (reg_two_bits), line:5:12, parent:work@test
    |vpiName:reg_two_bits
    |vpiRange:
    \_range: , line:5:17, parent:reg_two_bits
      |vpiLeftRange:
      \_constant: , line:5:17, endln:5:18
        |vpiConstType:9
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
      |vpiRightRange:
      \_constant: , line:5:19, endln:5:20
        |vpiConstType:9
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5

