

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Mon Apr 27 13:46:02 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        proj
* Solution:       sol
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     3.691|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  2020202|  2020202|  2020202|  2020202|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  2020200|  2020200|     20202|          -|          -|   100|    no    |
        | + Loop 1.1      |    20200|    20200|       202|          -|          -|   100|    no    |
        |  ++ Loop 1.1.1  |      200|      200|         2|          -|          -|   100|    no    |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      1|        -|        -|    -|
|Expression           |        -|      -|        0|       69|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       89|    -|
|Register             |        -|      -|       71|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      1|       71|      158|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +---------------------------------------+------------------------------------+--------------+
    |                Instance               |               Module               |  Expression  |
    +---------------------------------------+------------------------------------+--------------+
    |fir_mac_muladd_16s_16s_16ns_16_1_1_U1  |fir_mac_muladd_16s_16s_16ns_16_1_1  | i0 * i1 + i2 |
    +---------------------------------------+------------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |add_ln15_fu_167_p2   |     +    |      0|  0|   8|           8|           8|
    |i_fu_129_p2          |     +    |      0|  0|   7|           7|           1|
    |j_fu_145_p2          |     +    |      0|  0|   7|           7|           1|
    |k_fu_161_p2          |     +    |      0|  0|   7|           7|           1|
    |sub_ln15_fu_177_p2   |     -    |      0|  0|   7|           6|           7|
    |icmp_ln10_fu_123_p2  |   icmp   |      0|  0|  11|           7|           6|
    |icmp_ln12_fu_139_p2  |   icmp   |      0|  0|  11|           7|           6|
    |icmp_ln14_fu_155_p2  |   icmp   |      0|  0|  11|           7|           6|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  69|          56|          36|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  38|          7|    1|          7|
    |data_out_address0  |  15|          3|    8|         24|
    |fir_0_reg_100      |   9|          2|   16|         32|
    |i_0_reg_77         |   9|          2|    7|         14|
    |j_0_reg_88         |   9|          2|    7|         14|
    |k_0_reg_112        |   9|          2|    7|         14|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  89|         18|   46|        105|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |ap_CS_fsm          |   6|   0|    6|          0|
    |fir_0_reg_100      |  16|   0|   16|          0|
    |i_0_reg_77         |   7|   0|    7|          0|
    |i_reg_214          |   7|   0|    7|          0|
    |j_0_reg_88         |   7|   0|    7|          0|
    |j_reg_227          |   7|   0|    7|          0|
    |k_0_reg_112        |   7|   0|    7|          0|
    |k_reg_235          |   7|   0|    7|          0|
    |zext_ln12_reg_219  |   7|   0|    8|          1|
    +-------------------+----+----+-----+-----------+
    |Total              |  71|   0|   72|          1|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_start           |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_done            | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_idle            | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_ready           | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_return          | out |   32| ap_ctrl_hs |      fir     | return value |
|coef_address0      | out |    7|  ap_memory |     coef     |     array    |
|coef_ce0           | out |    1|  ap_memory |     coef     |     array    |
|coef_q0            |  in |   16|  ap_memory |     coef     |     array    |
|data_in_address0   | out |    8|  ap_memory |    data_in   |     array    |
|data_in_ce0        | out |    1|  ap_memory |    data_in   |     array    |
|data_in_q0         |  in |   16|  ap_memory |    data_in   |     array    |
|data_out_address0  | out |    8|  ap_memory |   data_out   |     array    |
|data_out_ce0       | out |    1|  ap_memory |   data_out   |     array    |
|data_out_we0       | out |    1|  ap_memory |   data_out   |     array    |
|data_out_d0        | out |   32|  ap_memory |   data_out   |     array    |
|data_out_q0        |  in |   32|  ap_memory |   data_out   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

