Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (lin64) Build 4126759 Thu Feb  8 23:52:05 MST 2024
| Date         : Fri Aug  2 22:24:27 2024
| Host         : PLLima running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Neander_timing_summary_routed.rpt -pb Neander_timing_summary_routed.pb -rpx Neander_timing_summary_routed.rpx -warn_on_violation
| Design       : Neander
| Device       : xa7a12t-cpg238
| Speed File   : -2I  PRODUCTION 1.16 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     57          
TIMING-20  Warning           Non-clocked latch               15          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (133)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (181)
5. checking no_input_delay (9)
6. checking no_output_delay (42)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (133)
--------------------------
 There are 47 register/latch pins with no clock driven by root clock pin: CLK (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: basys/counter_reg[10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: datapath/ri_out_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: datapath/ri_out_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: datapath/ri_out_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: datapath/ri_out_reg[7]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: fsm/actual_s_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: fsm/actual_s_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: fsm/actual_s_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: fsm/actual_s_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (181)
--------------------------------------------------
 There are 181 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (42)
--------------------------------
 There are 42 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  223          inf        0.000                      0                  223           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           223 Endpoints
Min Delay           223 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            MEM_OUT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.794ns  (logic 3.068ns (52.960%)  route 2.725ns (47.040%))
  Logic Levels:           2  (OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y10         RAMB18E1                     0.000     0.000 r  datapath/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
    RAMB18_X0Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.734     0.734 r  datapath/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=6, routed)           2.725     3.459    MEM_OUT_OBUF[0]
    V16                  OBUF (Prop_obuf_I_O)         2.334     5.794 r  MEM_OUT_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.794    MEM_OUT[0]
    V16                                                               r  MEM_OUT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            MEM_OUT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.663ns  (logic 3.078ns (54.351%)  route 2.585ns (45.649%))
  Logic Levels:           2  (OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y10         RAMB18E1                     0.000     0.000 r  datapath/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
    RAMB18_X0Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      0.734     0.734 r  datapath/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[2]
                         net (fo=7, routed)           2.585     3.319    MEM_OUT_OBUF[2]
    W17                  OBUF (Prop_obuf_I_O)         2.344     5.663 r  MEM_OUT_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.663    MEM_OUT[2]
    W17                                                               r  MEM_OUT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            MEM_OUT[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.642ns  (logic 3.072ns (54.453%)  route 2.570ns (45.547%))
  Logic Levels:           2  (OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y10         RAMB18E1                     0.000     0.000 r  datapath/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
    RAMB18_X0Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      0.734     0.734 r  datapath/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[8]
                         net (fo=7, routed)           2.570     3.304    MEM_OUT_OBUF[4]
    U17                  OBUF (Prop_obuf_I_O)         2.338     5.642 r  MEM_OUT_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.642    MEM_OUT[4]
    U17                                                               r  MEM_OUT[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            MEM_OUT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.629ns  (logic 3.080ns (54.716%)  route 2.549ns (45.284%))
  Logic Levels:           2  (OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y10         RAMB18E1                     0.000     0.000 r  datapath/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
    RAMB18_X0Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.734     0.734 r  datapath/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[1]
                         net (fo=6, routed)           2.549     3.283    MEM_OUT_OBUF[1]
    W18                  OBUF (Prop_obuf_I_O)         2.346     5.629 r  MEM_OUT_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.629    MEM_OUT[1]
    W18                                                               r  MEM_OUT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            MEM_OUT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.623ns  (logic 3.062ns (54.463%)  route 2.561ns (45.537%))
  Logic Levels:           2  (OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y10         RAMB18E1                     0.000     0.000 r  datapath/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
    RAMB18_X0Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      0.734     0.734 r  datapath/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[3]
                         net (fo=7, routed)           2.561     3.295    MEM_OUT_OBUF[3]
    U18                  OBUF (Prop_obuf_I_O)         2.328     5.623 r  MEM_OUT_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.623    MEM_OUT[3]
    U18                                                               r  MEM_OUT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            MEM_OUT[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.569ns  (logic 3.068ns (55.086%)  route 2.501ns (44.914%))
  Logic Levels:           2  (OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y10         RAMB18E1                     0.000     0.000 r  datapath/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
    RAMB18_X0Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      0.734     0.734 r  datapath/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[9]
                         net (fo=7, routed)           2.501     3.235    MEM_OUT_OBUF[5]
    T18                  OBUF (Prop_obuf_I_O)         2.334     5.569 r  MEM_OUT_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.569    MEM_OUT[5]
    T18                                                               r  MEM_OUT[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys/led_read_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG_LEDS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.474ns  (logic 3.038ns (55.494%)  route 2.436ns (44.506%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE                         0.000     0.000 r  basys/led_read_reg[0]/C
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.433     0.433 r  basys/led_read_reg[0]/Q
                         net (fo=7, routed)           0.823     1.256    basys/led_read[0]
    SLICE_X0Y32          LUT4 (Prop_lut4_I1_O)        0.115     1.371 r  basys/SEG_LEDS_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.614     2.984    SEG_LEDS_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         2.490     5.474 r  SEG_LEDS_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.474    SEG_LEDS[0]
    N19                                                               r  SEG_LEDS[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            MEM_OUT[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.415ns  (logic 3.069ns (56.677%)  route 2.346ns (43.323%))
  Logic Levels:           2  (OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y10         RAMB18E1                     0.000     0.000 r  datapath/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
    RAMB18_X0Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      0.734     0.734 r  datapath/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[11]
                         net (fo=7, routed)           2.346     3.080    MEM_OUT_OBUF[7]
    R17                  OBUF (Prop_obuf_I_O)         2.335     5.415 r  MEM_OUT_OBUF[7]_inst/O
                         net (fo=0)                   0.000     5.415    MEM_OUT[7]
    R17                                                               r  MEM_OUT[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys/led_read_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG_LEDS[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.371ns  (logic 3.070ns (57.156%)  route 2.301ns (42.844%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE                         0.000     0.000 r  basys/led_read_reg[0]/C
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.433     0.433 r  basys/led_read_reg[0]/Q
                         net (fo=7, routed)           0.772     1.205    basys/led_read[0]
    SLICE_X0Y32          LUT4 (Prop_lut4_I2_O)        0.126     1.331 r  basys/SEG_LEDS_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.530     2.860    SEG_LEDS_OBUF[3]
    L18                  OBUF (Prop_obuf_I_O)         2.511     5.371 r  SEG_LEDS_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.371    SEG_LEDS[3]
    L18                                                               r  SEG_LEDS[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys/led_read_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG_LEDS[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.272ns  (logic 2.914ns (55.269%)  route 2.358ns (44.731%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE                         0.000     0.000 r  basys/led_read_reg[0]/C
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.433     0.433 r  basys/led_read_reg[0]/Q
                         net (fo=7, routed)           0.823     1.256    basys/led_read[0]
    SLICE_X0Y32          LUT4 (Prop_lut4_I2_O)        0.105     1.361 r  basys/SEG_LEDS_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.536     2.896    SEG_LEDS_OBUF[1]
    L17                  OBUF (Prop_obuf_I_O)         2.376     5.272 r  SEG_LEDS_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.272    SEG_LEDS[1]
    L17                                                               r  SEG_LEDS[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fsm/LOAD_RI_reg/G
                            (positive level-sensitive latch)
  Destination:            datapath/ri_out_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.293ns  (logic 0.178ns (60.806%)  route 0.115ns (39.194%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          LDCE                         0.000     0.000 r  fsm/LOAD_RI_reg/G
    SLICE_X2Y27          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  fsm/LOAD_RI_reg/Q
                         net (fo=4, routed)           0.115     0.293    datapath/ri_out_reg[7]_2[0]
    SLICE_X2Y25          FDCE                                         r  datapath/ri_out_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/LOAD_RI_reg/G
                            (positive level-sensitive latch)
  Destination:            datapath/ri_out_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.293ns  (logic 0.178ns (60.806%)  route 0.115ns (39.194%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          LDCE                         0.000     0.000 r  fsm/LOAD_RI_reg/G
    SLICE_X2Y27          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  fsm/LOAD_RI_reg/Q
                         net (fo=4, routed)           0.115     0.293    datapath/ri_out_reg[7]_2[0]
    SLICE_X2Y25          FDCE                                         r  datapath/ri_out_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/LOAD_RI_reg/G
                            (positive level-sensitive latch)
  Destination:            datapath/ri_out_reg[6]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.293ns  (logic 0.178ns (60.806%)  route 0.115ns (39.194%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          LDCE                         0.000     0.000 r  fsm/LOAD_RI_reg/G
    SLICE_X2Y27          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  fsm/LOAD_RI_reg/Q
                         net (fo=4, routed)           0.115     0.293    datapath/ri_out_reg[7]_2[0]
    SLICE_X2Y25          FDCE                                         r  datapath/ri_out_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/LOAD_RI_reg/G
                            (positive level-sensitive latch)
  Destination:            datapath/ri_out_reg[7]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.293ns  (logic 0.178ns (60.806%)  route 0.115ns (39.194%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          LDCE                         0.000     0.000 r  fsm/LOAD_RI_reg/G
    SLICE_X2Y27          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  fsm/LOAD_RI_reg/Q
                         net (fo=4, routed)           0.115     0.293    datapath/ri_out_reg[7]_2[0]
    SLICE_X2Y25          FDCE                                         r  datapath/ri_out_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/LOAD_AC_reg/G
                            (positive level-sensitive latch)
  Destination:            datapath/ac_out_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.178ns (59.861%)  route 0.119ns (40.139%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          LDCE                         0.000     0.000 r  fsm/LOAD_AC_reg/G
    SLICE_X2Y26          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  fsm/LOAD_AC_reg/Q
                         net (fo=10, routed)          0.119     0.297    datapath/E[0]
    SLICE_X3Y25          FDCE                                         r  datapath/ac_out_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/LOAD_AC_reg/G
                            (positive level-sensitive latch)
  Destination:            datapath/ac_out_reg[7]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.178ns (59.861%)  route 0.119ns (40.139%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          LDCE                         0.000     0.000 r  fsm/LOAD_AC_reg/G
    SLICE_X2Y26          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  fsm/LOAD_AC_reg/Q
                         net (fo=10, routed)          0.119     0.297    datapath/E[0]
    SLICE_X3Y25          FDCE                                         r  datapath/ac_out_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/LOAD_AC_reg/G
                            (positive level-sensitive latch)
  Destination:            datapath/z_out_reg/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.178ns (59.861%)  route 0.119ns (40.139%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          LDCE                         0.000     0.000 r  fsm/LOAD_AC_reg/G
    SLICE_X2Y26          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  fsm/LOAD_AC_reg/Q
                         net (fo=10, routed)          0.119     0.297    datapath/E[0]
    SLICE_X3Y25          FDCE                                         r  datapath/z_out_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/LOAD_AC_reg/G
                            (positive level-sensitive latch)
  Destination:            datapath/z_out_reg_lopt_replica/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.178ns (59.861%)  route 0.119ns (40.139%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          LDCE                         0.000     0.000 r  fsm/LOAD_AC_reg/G
    SLICE_X2Y26          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  fsm/LOAD_AC_reg/Q
                         net (fo=10, routed)          0.119     0.297    datapath/E[0]
    SLICE_X3Y25          FDCE                                         r  datapath/z_out_reg_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys/counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            basys/counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.186ns (58.082%)  route 0.134ns (41.917%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDCE                         0.000     0.000 r  basys/counter_reg[0]/C
    SLICE_X1Y46          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  basys/counter_reg[0]/Q
                         net (fo=7, routed)           0.134     0.275    basys/counter_reg_n_0_[0]
    SLICE_X0Y46          LUT2 (Prop_lut2_I0_O)        0.045     0.320 r  basys/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.320    basys/plusOp[1]
    SLICE_X0Y46          FDCE                                         r  basys/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys/counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            basys/counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.189ns (58.472%)  route 0.134ns (41.528%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDCE                         0.000     0.000 r  basys/counter_reg[0]/C
    SLICE_X1Y46          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  basys/counter_reg[0]/Q
                         net (fo=7, routed)           0.134     0.275    basys/counter_reg_n_0_[0]
    SLICE_X0Y46          LUT3 (Prop_lut3_I1_O)        0.048     0.323 r  basys/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.323    basys/plusOp[2]
    SLICE_X0Y46          FDCE                                         r  basys/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------





