# dld

Repo for digital logic design

[![Stable](https://img.shields.io/badge/stability-stable-brightgreen.svg?style=flat-square)](https://github.com/sabertazimi/hust-lab)
[![MIT](https://img.shields.io/badge/license-mit-brightgreen.svg?style=flat-square)](https://raw.githubusercontent.com/sabertazimi/hust-lab/master/LICENSE)

## Author

-   [![sabertazimi](https://img.shields.io/badge/author-sabertazimi-green.svg?style=flat-square)](https://github.com/sabertazimi)
-   [![uncertainmove](https://img.shields.io/badge/author-uncertainmove-green.svg?style=flat-square)](https://github.com/uncertainmove)

## Directories

*   samples: former written useful verilog codes
*   materials: isntructions for design
*   **report: bug report and test screen shots**

## License

MIT License Copyright (c) 2016

## Contact

-   [![GitHub](https://img.shields.io/badge/github-sabertazimi-000000.svg?style=flat-square)](https://github.com/sabertazimi)
-   [![GitHub](https://img.shields.io/badge/github-uncertainmove-000000.svg?style=flat-square)](https://github.com/uncertainmove)
-   [![Twitter](https://img.shields.io/badge/contact-twitter-blue.svg?style=flat-square)](https://twitter.com/sabertazimi)

