C:\Users\Michele\Documents\TesinaASE\VHDL\Davide\DCM_7_segmenti\display_top_level.ngc 1515928800
OK
