// Seed: 1020192449
module module_0 (
    output logic id_0,
    input id_1,
    input logic id_2,
    input logic id_3,
    input id_4
);
  assign id_0 = 1'd0;
endmodule
