=====
SETUP
25.323
14.002
39.326
clk_ibuf
0.000
2.088
scr/pixelCounter_4_s1
2.332
2.790
text/n2180_s18
4.292
5.324
text/n2180_s10
5.820
6.919
text/n2180_s7
7.739
8.541
text/chosenChar_0_s39
8.966
10.065
text/chosenChar_4_s2
10.087
11.119
text/chosenChar_2_s2
11.130
12.229
text/fontBuffer_fontBuffer_0_0_s
14.002
=====
SETUP
26.176
13.150
39.326
clk_ibuf
0.000
2.088
scr/pixelCounter_4_s1
2.332
2.790
text/n2180_s18
4.292
5.324
text/n2180_s10
5.820
6.919
text/n2180_s7
7.739
8.561
text/chosenChar_0_s4
9.382
10.008
text/n2179_s4
10.829
11.861
text/fontBuffer_fontBuffer_0_0_s
13.150
=====
SETUP
26.342
12.983
39.326
clk_ibuf
0.000
2.088
scr/pixelCounter_9_s1
2.332
2.790
text/chosenChar_4_s9
4.269
5.368
text/chosenChar_4_s6
6.173
6.995
text/chosenChar_4_s3
7.331
7.957
text/chosenChar_0_s3
8.771
9.870
text/chosenChar_1_s2
10.708
11.530
text/fontBuffer_fontBuffer_0_0_s
12.983
=====
SETUP
26.392
12.934
39.326
clk_ibuf
0.000
2.088
scr/pixelCounter_9_s1
2.332
2.790
text/chosenChar_4_s9
4.269
5.368
text/chosenChar_4_s6
6.173
6.995
text/chosenChar_4_s3
7.331
7.957
text/chosenChar_0_s3
8.771
9.870
text/chosenChar_3_s2
10.696
11.795
text/fontBuffer_fontBuffer_0_0_s
12.934
=====
SETUP
26.392
12.934
39.326
clk_ibuf
0.000
2.088
scr/pixelCounter_9_s1
2.332
2.790
text/chosenChar_4_s9
4.269
5.368
text/chosenChar_4_s6
6.173
6.995
text/chosenChar_4_s3
7.331
7.957
text/chosenChar_0_s3
8.771
9.870
text/chosenChar_0_s2
10.696
11.795
text/fontBuffer_fontBuffer_0_0_s
12.934
=====
SETUP
26.428
12.898
39.326
clk_ibuf
0.000
2.088
scr/pixelCounter_4_s1
2.332
2.790
text/n2180_s18
4.292
5.324
text/n2180_s10
5.820
6.919
text/n2180_s7
7.739
8.541
text/chosenChar_0_s39
8.966
10.065
text/chosenChar_4_s2
10.087
11.119
text/fontBuffer_fontBuffer_0_0_s
12.898
=====
SETUP
27.177
12.148
39.326
clk_ibuf
0.000
2.088
scr/pixelCounter_4_s1
2.332
2.790
scr/n343_s12
4.130
5.162
text/n2180_s22
5.179
6.278
text/n2180_s8
7.093
8.125
text/n2180_s23
9.276
10.375
text/fontBuffer_fontBuffer_0_0_s
12.148
=====
SETUP
27.378
11.947
39.326
clk_ibuf
0.000
2.088
scr/txCounter_2_s0
2.332
2.790
scr/n274_s6
3.210
4.242
scr/n274_s3
5.063
6.095
scr/n274_s2
6.585
7.611
scr/state_1_s5
8.032
8.854
scr/state_1_s4
9.989
10.791
scr/state_2_s1
11.947
=====
SETUP
27.378
11.947
39.326
clk_ibuf
0.000
2.088
scr/txCounter_2_s0
2.332
2.790
scr/n274_s6
3.210
4.242
scr/n274_s3
5.063
6.095
scr/n274_s2
6.585
7.611
scr/state_1_s5
8.032
8.854
scr/state_1_s4
9.989
10.791
scr/state_0_s1
11.947
=====
SETUP
27.746
11.580
39.326
clk_ibuf
0.000
2.088
scr/txCounter_2_s0
2.332
2.790
scr/n274_s6
3.210
4.242
scr/n274_s3
5.063
6.095
scr/n274_s2
6.585
7.611
scr/state_1_s5
8.032
8.854
scr/state_1_s4
9.989
10.791
scr/state_1_s1
11.580
=====
SETUP
29.053
10.272
39.326
clk_ibuf
0.000
2.088
scr/i2c_inst/clockDivider_1_s1
2.332
2.790
scr/i2c_inst/n311_s13
3.216
4.248
scr/i2c_inst/n308_s13
4.259
5.081
scr/i2c_inst/n18_s3
5.907
6.532
scr/i2c_inst/n18_s1
6.951
8.050
scr/i2c_inst/n18_s0
8.056
9.117
scr/i2c_inst/state_2_s2
10.273
=====
SETUP
29.488
9.838
39.326
clk_ibuf
0.000
2.088
scr/txCounter_2_s0
2.332
2.790
scr/n274_s6
3.210
4.242
scr/n274_s3
5.063
6.095
scr/n274_s2
6.585
7.611
scr/n274_s10
8.032
8.657
scr/txCounter_19_s0
9.838
=====
SETUP
29.488
9.838
39.326
clk_ibuf
0.000
2.088
scr/txCounter_2_s0
2.332
2.790
scr/n274_s6
3.210
4.242
scr/n274_s3
5.063
6.095
scr/n274_s2
6.585
7.611
scr/n274_s10
8.032
8.657
scr/txCounter_20_s0
9.838
=====
SETUP
29.488
9.838
39.326
clk_ibuf
0.000
2.088
scr/txCounter_2_s0
2.332
2.790
scr/n274_s6
3.210
4.242
scr/n274_s3
5.063
6.095
scr/n274_s2
6.585
7.611
scr/n274_s10
8.032
8.657
scr/txCounter_21_s0
9.838
=====
SETUP
29.488
9.838
39.326
clk_ibuf
0.000
2.088
scr/txCounter_2_s0
2.332
2.790
scr/n274_s6
3.210
4.242
scr/n274_s3
5.063
6.095
scr/n274_s2
6.585
7.611
scr/n274_s10
8.032
8.657
scr/txCounter_22_s0
9.838
=====
SETUP
29.488
9.838
39.326
clk_ibuf
0.000
2.088
scr/txCounter_2_s0
2.332
2.790
scr/n274_s6
3.210
4.242
scr/n274_s3
5.063
6.095
scr/n274_s2
6.585
7.611
scr/n274_s10
8.032
8.657
scr/txCounter_23_s0
9.838
=====
SETUP
29.488
9.838
39.326
clk_ibuf
0.000
2.088
scr/txCounter_2_s0
2.332
2.790
scr/n274_s6
3.210
4.242
scr/n274_s3
5.063
6.095
scr/n274_s2
6.585
7.611
scr/n274_s10
8.032
8.657
scr/txCounter_24_s0
9.838
=====
SETUP
29.821
9.148
38.969
clk_ibuf
0.000
2.088
scr/commandIndex_7_s0
2.332
2.790
scr/n135_s3
3.216
4.315
scr/n112_s12
5.455
6.516
scr/n112_s10
6.944
8.043
scr/n112_s9
8.049
9.148
scr/data_7_s1
9.148
=====
SETUP
29.846
9.123
38.969
clk_ibuf
0.000
2.088
scr/commandIndex_7_s0
2.332
2.790
scr/n135_s3
3.216
4.315
scr/n112_s12
5.455
6.554
scr/n127_s10
7.054
8.086
scr/n127_s9
8.091
9.123
scr/data_2_s1
9.123
=====
SETUP
29.864
9.461
39.326
clk_ibuf
0.000
2.088
scr/txCounter_2_s0
2.332
2.790
scr/n274_s6
3.210
4.242
scr/n274_s3
5.063
6.095
scr/n274_s2
6.585
7.611
scr/n274_s10
8.032
8.657
scr/txCounter_13_s0
9.461
=====
SETUP
29.864
9.461
39.326
clk_ibuf
0.000
2.088
scr/txCounter_2_s0
2.332
2.790
scr/n274_s6
3.210
4.242
scr/n274_s3
5.063
6.095
scr/n274_s2
6.585
7.611
scr/n274_s10
8.032
8.657
scr/txCounter_14_s0
9.461
=====
SETUP
29.864
9.461
39.326
clk_ibuf
0.000
2.088
scr/txCounter_2_s0
2.332
2.790
scr/n274_s6
3.210
4.242
scr/n274_s3
5.063
6.095
scr/n274_s2
6.585
7.611
scr/n274_s10
8.032
8.657
scr/txCounter_15_s0
9.461
=====
SETUP
29.864
9.461
39.326
clk_ibuf
0.000
2.088
scr/txCounter_2_s0
2.332
2.790
scr/n274_s6
3.210
4.242
scr/n274_s3
5.063
6.095
scr/n274_s2
6.585
7.611
scr/n274_s10
8.032
8.657
scr/txCounter_16_s0
9.461
=====
SETUP
29.864
9.461
39.326
clk_ibuf
0.000
2.088
scr/txCounter_2_s0
2.332
2.790
scr/n274_s6
3.210
4.242
scr/n274_s3
5.063
6.095
scr/n274_s2
6.585
7.611
scr/n274_s10
8.032
8.657
scr/txCounter_17_s0
9.461
=====
SETUP
29.864
9.461
39.326
clk_ibuf
0.000
2.088
scr/txCounter_2_s0
2.332
2.790
scr/n274_s6
3.210
4.242
scr/n274_s3
5.063
6.095
scr/n274_s2
6.585
7.611
scr/n274_s10
8.032
8.657
scr/txCounter_18_s0
9.461
=====
HOLD
0.708
2.284
1.577
clk_ibuf
0.000
1.392
scr/i2c_api_inst/next_state_2_s2
1.577
1.910
scr/i2c_api_inst/n80_s2
1.912
2.284
scr/i2c_api_inst/next_state_2_s2
2.284
=====
HOLD
0.708
2.284
1.577
clk_ibuf
0.000
1.392
scr/next_state_1_s3
1.577
1.910
scr/n360_s13
1.912
2.284
scr/next_state_1_s3
2.284
=====
HOLD
0.708
2.284
1.577
clk_ibuf
0.000
1.392
scr/txCounter_0_s1
1.577
1.910
scr/n273_s3
1.912
2.284
scr/txCounter_0_s1
2.284
=====
HOLD
0.708
2.284
1.577
clk_ibuf
0.000
1.392
text/charMemory[63]_0_s1
1.577
1.910
text/n2271_s2
1.912
2.284
text/charMemory[63]_0_s1
2.284
=====
HOLD
0.708
2.284
1.577
clk_ibuf
0.000
1.392
text/counter_0_s0
1.577
1.910
text/n2237_s2
1.912
2.284
text/counter_0_s0
2.284
=====
HOLD
0.708
3.380
2.672
txCounter_1_s2
2.672
3.005
n664_s9
3.008
3.380
txCounter_1_s2
3.380
=====
HOLD
0.708
3.380
2.672
txCounter_7_s2
2.672
3.005
n652_s9
3.008
3.380
txCounter_7_s2
3.380
=====
HOLD
0.708
3.380
2.672
txCounter_9_s2
2.672
3.005
n648_s9
3.008
3.380
txCounter_9_s2
3.380
=====
HOLD
0.709
2.285
1.577
clk_ibuf
0.000
1.392
scr/i2c_inst/isSending_s4
1.577
1.910
scr/i2c_inst/n306_s14
1.913
2.285
scr/i2c_inst/isSending_s4
2.285
=====
HOLD
0.709
2.285
1.577
clk_ibuf
0.000
1.392
scr/i2c_inst/clockDivider_4_s1
1.577
1.910
scr/i2c_inst/n309_s15
1.913
2.285
scr/i2c_inst/clockDivider_4_s1
2.285
=====
HOLD
0.709
2.285
1.577
clk_ibuf
0.000
1.392
scr/pixelCounter_0_s1
1.577
1.910
scr/n350_s10
1.913
2.285
scr/pixelCounter_0_s1
2.285
=====
HOLD
0.709
2.285
1.577
clk_ibuf
0.000
1.392
scr/pixelCounter_2_s1
1.577
1.910
scr/n348_s10
1.913
2.285
scr/pixelCounter_2_s1
2.285
=====
HOLD
0.709
2.285
1.577
clk_ibuf
0.000
1.392
scr/pixelCounter_7_s1
1.577
1.910
scr/n343_s10
1.913
2.285
scr/pixelCounter_7_s1
2.285
=====
HOLD
0.709
2.285
1.577
clk_ibuf
0.000
1.392
scr/commandIndex_7_s0
1.577
1.910
scr/n46_s1
1.913
2.285
scr/commandIndex_7_s0
2.285
=====
HOLD
0.709
3.381
2.672
txCounter_0_s3
2.672
3.005
n666_s12
3.009
3.381
txCounter_0_s3
3.381
=====
HOLD
0.709
3.381
2.672
txCounter_2_s2
2.672
3.005
n662_s9
3.009
3.381
txCounter_2_s2
3.381
=====
HOLD
0.709
3.381
2.672
txCounter_19_s2
2.672
3.005
n628_s9
3.009
3.381
txCounter_19_s2
3.381
=====
HOLD
0.709
3.381
2.672
txCounter_20_s2
2.672
3.005
n626_s9
3.009
3.381
txCounter_20_s2
3.381
=====
HOLD
0.710
3.382
2.672
txCounter_13_s2
2.672
3.005
n640_s9
3.010
3.382
txCounter_13_s2
3.382
=====
HOLD
0.710
3.382
2.672
txCounter_17_s2
2.672
3.005
n632_s9
3.010
3.382
txCounter_17_s2
3.382
=====
HOLD
0.710
2.287
1.577
clk_ibuf
0.000
1.392
scr/i2c_inst/bitToSend_0_s1
1.577
1.910
scr/i2c_inst/n110_s5
1.915
2.287
scr/i2c_inst/bitToSend_0_s1
2.287
=====
HOLD
0.710
2.287
1.577
clk_ibuf
0.000
1.392
scr/i2c_inst/bitToSend_1_s1
1.577
1.910
scr/i2c_inst/n109_s3
1.915
2.287
scr/i2c_inst/bitToSend_1_s1
2.287
=====
HOLD
0.710
2.287
1.577
clk_ibuf
0.000
1.392
scr/i2c_inst/clockDivider_2_s1
1.577
1.910
scr/i2c_inst/n311_s14
1.915
2.287
scr/i2c_inst/clockDivider_2_s1
2.287
=====
HOLD
0.710
2.287
1.577
clk_ibuf
0.000
1.392
scr/commandIndex_4_s2
1.577
1.910
scr/n49_s2
1.915
2.287
scr/commandIndex_4_s2
2.287
=====
HOLD
0.710
2.287
1.577
clk_ibuf
0.000
1.392
scr/commandIndex_6_s0
1.577
1.910
scr/n47_s1
1.915
2.287
scr/commandIndex_6_s0
2.287
