{"timestamp": "2025-08-04T12:09:29.525047", "file_path": "designs\\simple_8bit_adder.v", "filename": "simple_8bit_adder.v", "category": "designs", "description": "由enhanced_real_verilog_agent创建的verilog文件", "size_bytes": 583}
{"timestamp": "2025-08-04T12:09:33.429608", "file_path": "designs\\simple_8bit_adder_v1.v", "filename": "simple_8bit_adder_v1.v", "category": "designs", "description": "由enhanced_real_verilog_agent创建的verilog文件", "size_bytes": 583}
{"timestamp": "2025-08-04T12:09:42.780605", "file_path": "designs\\design_module.v", "filename": "design_module.v", "category": "designs", "description": "由enhanced_real_code_review_agent创建的verilog文件", "size_bytes": 308}
{"timestamp": "2025-08-04T12:09:44.450936", "file_path": "designs\\design_module_v1.v", "filename": "design_module_v1.v", "category": "designs", "description": "由enhanced_real_code_review_agent创建的verilog文件", "size_bytes": 266}
{"timestamp": "2025-08-04T12:09:58.888474", "file_path": "designs\\design_module_v2.v", "filename": "design_module_v2.v", "category": "designs", "description": "由enhanced_real_code_review_agent创建的verilog文件", "size_bytes": 266}
{"timestamp": "2025-08-04T12:09:58.892433", "file_path": "testbenches\\testbench_design_module.v", "filename": "testbench_design_module.v", "category": "testbenches", "description": "由enhanced_real_code_review_agent创建的testbench文件", "size_bytes": 5521}
{"timestamp": "2025-08-04T12:10:00.832703", "file_path": "designs\\design_module_v3.v", "filename": "design_module_v3.v", "category": "designs", "description": "由enhanced_real_code_review_agent创建的verilog文件", "size_bytes": 266}
{"timestamp": "2025-08-04T12:10:10.457492", "file_path": "designs\\design_module_v4.v", "filename": "design_module_v4.v", "category": "designs", "description": "由enhanced_real_code_review_agent创建的verilog文件", "size_bytes": 266}
{"timestamp": "2025-08-04T12:10:10.468999", "file_path": "testbenches\\testbench_design_module_v1.v", "filename": "testbench_design_module_v1.v", "category": "testbenches", "description": "由enhanced_real_code_review_agent创建的testbench文件", "size_bytes": 885}
{"timestamp": "2025-08-04T12:10:23.028155", "file_path": "designs\\simple_adder.v", "filename": "simple_adder.v", "category": "designs", "description": "由enhanced_real_code_review_agent创建的verilog文件", "size_bytes": 95}
{"timestamp": "2025-08-04T12:10:23.034779", "file_path": "testbenches\\testbench_simple_adder.v", "filename": "testbench_simple_adder.v", "category": "testbenches", "description": "由enhanced_real_code_review_agent创建的testbench文件", "size_bytes": 2822}
{"timestamp": "2025-08-04T12:10:24.155051", "file_path": "designs\\simple_adder_v1.v", "filename": "simple_adder_v1.v", "category": "designs", "description": "由enhanced_real_code_review_agent创建的verilog文件", "size_bytes": 95}
{"timestamp": "2025-08-04T12:10:50.275346", "file_path": "designs\\simple_8bit_adder_v2.v", "filename": "simple_8bit_adder_v2.v", "category": "designs", "description": "由enhanced_real_code_review_agent创建的verilog文件", "size_bytes": 152}
{"timestamp": "2025-08-04T12:10:50.281193", "file_path": "testbenches\\testbench_simple_8bit_adder.v", "filename": "testbench_simple_8bit_adder.v", "category": "testbenches", "description": "由enhanced_real_code_review_agent创建的testbench文件", "size_bytes": 7673}
{"timestamp": "2025-08-04T12:10:52.532574", "file_path": "designs\\simple_8bit_adder_v3.v", "filename": "simple_8bit_adder_v3.v", "category": "designs", "description": "由enhanced_real_code_review_agent创建的verilog文件", "size_bytes": 227}
{"timestamp": "2025-08-04T12:11:05.061843", "file_path": "designs\\design_module_v5.v", "filename": "design_module_v5.v", "category": "designs", "description": "由enhanced_real_code_review_agent创建的verilog文件", "size_bytes": 266}
{"timestamp": "2025-08-04T12:11:22.108647", "file_path": "designs\\design_module_v6.v", "filename": "design_module_v6.v", "category": "designs", "description": "由enhanced_real_code_review_agent创建的verilog文件", "size_bytes": 266}
{"timestamp": "2025-08-04T12:11:22.116210", "file_path": "testbenches\\testbench_design_module_v2.v", "filename": "testbench_design_module_v2.v", "category": "testbenches", "description": "由enhanced_real_code_review_agent创建的testbench文件", "size_bytes": 6201}
{"timestamp": "2025-08-04T12:11:23.760942", "file_path": "designs\\design_module_v7.v", "filename": "design_module_v7.v", "category": "designs", "description": "由enhanced_real_code_review_agent创建的verilog文件", "size_bytes": 266}
{"timestamp": "2025-08-04T12:11:25.304886", "file_path": "designs\\design_module_v8.v", "filename": "design_module_v8.v", "category": "designs", "description": "由enhanced_real_code_review_agent创建的verilog文件", "size_bytes": 266}
{"timestamp": "2025-08-04T12:11:26.874129", "file_path": "designs\\design_module_v9.v", "filename": "design_module_v9.v", "category": "designs", "description": "由enhanced_real_code_review_agent创建的verilog文件", "size_bytes": 266}
{"timestamp": "2025-08-04T12:11:39.936164", "file_path": "designs\\simple_adder_v2.v", "filename": "simple_adder_v2.v", "category": "designs", "description": "由enhanced_real_code_review_agent创建的verilog文件", "size_bytes": 95}
{"timestamp": "2025-08-04T12:11:39.942642", "file_path": "testbenches\\testbench_simple_adder_v1.v", "filename": "testbench_simple_adder_v1.v", "category": "testbenches", "description": "由enhanced_real_code_review_agent创建的testbench文件", "size_bytes": 3853}
{"timestamp": "2025-08-04T12:11:54.511189", "file_path": "designs\\simple_adder_v3.v", "filename": "simple_adder_v3.v", "category": "designs", "description": "由enhanced_real_code_review_agent创建的verilog文件", "size_bytes": 95}
{"timestamp": "2025-08-04T12:11:54.516200", "file_path": "testbenches\\testbench_simple_adder_v2.v", "filename": "testbench_simple_adder_v2.v", "category": "testbenches", "description": "由enhanced_real_code_review_agent创建的testbench文件", "size_bytes": 3648}
{"timestamp": "2025-08-04T12:11:55.705909", "file_path": "designs\\simple_adder_v4.v", "filename": "simple_adder_v4.v", "category": "designs", "description": "由enhanced_real_code_review_agent创建的verilog文件", "size_bytes": 95}
