#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Thu Apr 27 11:36:46 2017
# Process ID: 2136
# Current directory: C:/Users/zengh/Documents/xup/zedboard-axi-dma/Vivado/zedboard_axi_dma
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3232 C:\Users\zengh\Documents\xup\zedboard-axi-dma\Vivado\zedboard_axi_dma\zedboard_axi_dma.xpr
# Log file: C:/Users/zengh/Documents/xup/zedboard-axi-dma/Vivado/zedboard_axi_dma/vivado.log
# Journal file: C:/Users/zengh/Documents/xup/zedboard-axi-dma/Vivado/zedboard_axi_dma\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/zengh/Documents/xup/zedboard-axi-dma/Vivado/zedboard_axi_dma/zedboard_axi_dma.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 829.723 ; gain = 165.359
open_bd_design {C:/Users/zengh/Documents/xup/zedboard-axi-dma/Vivado/zedboard_axi_dma/zedboard_axi_dma.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Adding component instance block -- xilinx.com:ip:axis_data_fifo:1.1 - axis_data_fifo_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <C:/Users/zengh/Documents/xup/zedboard-axi-dma/Vivado/zedboard_axi_dma/zedboard_axi_dma.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 940.402 ; gain = 91.559
validate_bd_design -force
validate_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 950.949 ; gain = 0.000
save_bd_design
Wrote  : <C:/Users/zengh/Documents/xup/zedboard-axi-dma/Vivado/zedboard_axi_dma/zedboard_axi_dma.srcs/sources_1/bd/design_1/design_1.bd> 
launch_runs impl_1 -to_step write_bitstream
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(2) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/zengh/Documents/xup/zedboard-axi-dma/Vivado/zedboard_axi_dma/zedboard_axi_dma.srcs/sources_1/bd/design_1/hdl/design_1.vhd
VHDL Output written to : C:/Users/zengh/Documents/xup/zedboard-axi-dma/Vivado/zedboard_axi_dma/zedboard_axi_dma.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_us_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_us_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_us_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_us_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_us_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s02_couplers/auto_us .
Exporting to file C:/Users/zengh/Documents/xup/zedboard-axi-dma/Vivado/zedboard_axi_dma/zedboard_axi_dma.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/zengh/Documents/xup/zedboard-axi-dma/Vivado/zedboard_axi_dma/zedboard_axi_dma.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/zengh/Documents/xup/zedboard-axi-dma/Vivado/zedboard_axi_dma/zedboard_axi_dma.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
[Thu Apr 27 11:45:48 2017] Launched synth_1...
Run output will be captured here: C:/Users/zengh/Documents/xup/zedboard-axi-dma/Vivado/zedboard_axi_dma/zedboard_axi_dma.runs/synth_1/runme.log
[Thu Apr 27 11:45:48 2017] Launched impl_1...
Run output will be captured here: C:/Users/zengh/Documents/xup/zedboard-axi-dma/Vivado/zedboard_axi_dma/zedboard_axi_dma.runs/impl_1/runme.log
close_project
open_project C:/Users/zengh/Documents/xup/xillinux/blockdesign/vivado/xillydemo.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/zengh/Documents/xup/xillinux/vivado-essentials/vivado-ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/zengh/Documents/xup/xillinux/blockdesign/xillybus_block'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1120.598 ; gain = 49.031
open_bd_design {C:/Users/zengh/Documents/xup/xillinux/blockdesign/vivado_system/vivado_system.bd}
Adding component instance block -- xillybus:xillybus:xillybus_lite:1.0 - xillybus_lite_0
Adding component instance block -- xillybus:xillybus:xillyvga:1.0 - xillyvga_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xillybus.com:user:xillybus_bundled:1.0 - xillybus_bundled_0
Adding component instance block -- xilinx.com:ip:clk_wiz:5.2 - stream_clk_gen
Successfully read diagram <vivado_system> from BD file <C:/Users/zengh/Documents/xup/xillinux/blockdesign/vivado_system/vivado_system.bd>
open_bd_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 1159.234 ; gain = 36.984
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr 27 11:58:21 2017...
