{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 05 20:45:09 2019 " "Info: Processing started: Sun May 05 20:45:09 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off FSM_frame -c FSM_frame --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off FSM_frame -c FSM_frame --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "iclk " "Info: Assuming node \"iclk\" is an undefined clock" {  } { { "FSM_frame.v" "" { Text "C:/altera/91sp2/quartus/MICRAN/FSM_frame/FSM_frame.v" 2 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "iclk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "iclk register count\[8\] register rcurst.stDATA 297.27 MHz 3.364 ns Internal " "Info: Clock \"iclk\" has Internal fmax of 297.27 MHz between source register \"count\[8\]\" and destination register \"rcurst.stDATA\" (period= 3.364 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.182 ns + Longest register register " "Info: + Longest register to register delay is 3.182 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count\[8\] 1 REG LCFF_X5_Y7_N17 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X5_Y7_N17; Fanout = 3; REG Node = 'count\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[8] } "NODE_NAME" } } { "FSM_frame.v" "" { Text "C:/altera/91sp2/quartus/MICRAN/FSM_frame/FSM_frame.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.514 ns) + CELL(0.357 ns) 0.871 ns LessThan2~0 2 COMB LCCOMB_X6_Y7_N20 6 " "Info: 2: + IC(0.514 ns) + CELL(0.357 ns) = 0.871 ns; Loc. = LCCOMB_X6_Y7_N20; Fanout = 6; COMB Node = 'LessThan2~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.871 ns" { count[8] LessThan2~0 } "NODE_NAME" } } { "FSM_frame.v" "" { Text "C:/altera/91sp2/quartus/MICRAN/FSM_frame/FSM_frame.v" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.503 ns) + CELL(0.053 ns) 1.427 ns count\[10\]~2 3 COMB LCCOMB_X3_Y7_N24 2 " "Info: 3: + IC(0.503 ns) + CELL(0.053 ns) = 1.427 ns; Loc. = LCCOMB_X3_Y7_N24; Fanout = 2; COMB Node = 'count\[10\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.556 ns" { LessThan2~0 count[10]~2 } "NODE_NAME" } } { "FSM_frame.v" "" { Text "C:/altera/91sp2/quartus/MICRAN/FSM_frame/FSM_frame.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.518 ns) + CELL(0.272 ns) 2.217 ns Selector0~5 4 COMB LCCOMB_X6_Y7_N2 8 " "Info: 4: + IC(0.518 ns) + CELL(0.272 ns) = 2.217 ns; Loc. = LCCOMB_X6_Y7_N2; Fanout = 8; COMB Node = 'Selector0~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.790 ns" { count[10]~2 Selector0~5 } "NODE_NAME" } } { "FSM_frame.v" "" { Text "C:/altera/91sp2/quartus/MICRAN/FSM_frame/FSM_frame.v" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.219 ns) + CELL(0.746 ns) 3.182 ns rcurst.stDATA 5 REG LCFF_X6_Y7_N5 35 " "Info: 5: + IC(0.219 ns) + CELL(0.746 ns) = 3.182 ns; Loc. = LCFF_X6_Y7_N5; Fanout = 35; REG Node = 'rcurst.stDATA'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.965 ns" { Selector0~5 rcurst.stDATA } "NODE_NAME" } } { "FSM_frame.v" "" { Text "C:/altera/91sp2/quartus/MICRAN/FSM_frame/FSM_frame.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.428 ns ( 44.88 % ) " "Info: Total cell delay = 1.428 ns ( 44.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.754 ns ( 55.12 % ) " "Info: Total interconnect delay = 1.754 ns ( 55.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.182 ns" { count[8] LessThan2~0 count[10]~2 Selector0~5 rcurst.stDATA } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.182 ns" { count[8] {} LessThan2~0 {} count[10]~2 {} Selector0~5 {} rcurst.stDATA {} } { 0.000ns 0.514ns 0.503ns 0.518ns 0.219ns } { 0.000ns 0.357ns 0.053ns 0.272ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.002 ns - Smallest " "Info: - Smallest clock skew is 0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iclk destination 2.470 ns + Shortest register " "Info: + Shortest clock path from clock \"iclk\" to destination register is 2.470 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns iclk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'iclk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iclk } "NODE_NAME" } } { "FSM_frame.v" "" { Text "C:/altera/91sp2/quartus/MICRAN/FSM_frame/FSM_frame.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns iclk~clkctrl 2 COMB CLKCTRL_G3 49 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 49; COMB Node = 'iclk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { iclk iclk~clkctrl } "NODE_NAME" } } { "FSM_frame.v" "" { Text "C:/altera/91sp2/quartus/MICRAN/FSM_frame/FSM_frame.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.655 ns) + CELL(0.618 ns) 2.470 ns rcurst.stDATA 3 REG LCFF_X6_Y7_N5 35 " "Info: 3: + IC(0.655 ns) + CELL(0.618 ns) = 2.470 ns; Loc. = LCFF_X6_Y7_N5; Fanout = 35; REG Node = 'rcurst.stDATA'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.273 ns" { iclk~clkctrl rcurst.stDATA } "NODE_NAME" } } { "FSM_frame.v" "" { Text "C:/altera/91sp2/quartus/MICRAN/FSM_frame/FSM_frame.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.60 % ) " "Info: Total cell delay = 1.472 ns ( 59.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.998 ns ( 40.40 % ) " "Info: Total interconnect delay = 0.998 ns ( 40.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { iclk iclk~clkctrl rcurst.stDATA } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.470 ns" { iclk {} iclk~combout {} iclk~clkctrl {} rcurst.stDATA {} } { 0.000ns 0.000ns 0.343ns 0.655ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iclk source 2.468 ns - Longest register " "Info: - Longest clock path from clock \"iclk\" to source register is 2.468 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns iclk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'iclk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iclk } "NODE_NAME" } } { "FSM_frame.v" "" { Text "C:/altera/91sp2/quartus/MICRAN/FSM_frame/FSM_frame.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns iclk~clkctrl 2 COMB CLKCTRL_G3 49 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 49; COMB Node = 'iclk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { iclk iclk~clkctrl } "NODE_NAME" } } { "FSM_frame.v" "" { Text "C:/altera/91sp2/quartus/MICRAN/FSM_frame/FSM_frame.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.653 ns) + CELL(0.618 ns) 2.468 ns count\[8\] 3 REG LCFF_X5_Y7_N17 3 " "Info: 3: + IC(0.653 ns) + CELL(0.618 ns) = 2.468 ns; Loc. = LCFF_X5_Y7_N17; Fanout = 3; REG Node = 'count\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.271 ns" { iclk~clkctrl count[8] } "NODE_NAME" } } { "FSM_frame.v" "" { Text "C:/altera/91sp2/quartus/MICRAN/FSM_frame/FSM_frame.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.64 % ) " "Info: Total cell delay = 1.472 ns ( 59.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.996 ns ( 40.36 % ) " "Info: Total interconnect delay = 0.996 ns ( 40.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.468 ns" { iclk iclk~clkctrl count[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.468 ns" { iclk {} iclk~combout {} iclk~clkctrl {} count[8] {} } { 0.000ns 0.000ns 0.343ns 0.653ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { iclk iclk~clkctrl rcurst.stDATA } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.470 ns" { iclk {} iclk~combout {} iclk~clkctrl {} rcurst.stDATA {} } { 0.000ns 0.000ns 0.343ns 0.655ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.468 ns" { iclk iclk~clkctrl count[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.468 ns" { iclk {} iclk~combout {} iclk~clkctrl {} count[8] {} } { 0.000ns 0.000ns 0.343ns 0.653ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "FSM_frame.v" "" { Text "C:/altera/91sp2/quartus/MICRAN/FSM_frame/FSM_frame.v" 116 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "FSM_frame.v" "" { Text "C:/altera/91sp2/quartus/MICRAN/FSM_frame/FSM_frame.v" 8 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.182 ns" { count[8] LessThan2~0 count[10]~2 Selector0~5 rcurst.stDATA } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.182 ns" { count[8] {} LessThan2~0 {} count[10]~2 {} Selector0~5 {} rcurst.stDATA {} } { 0.000ns 0.514ns 0.503ns 0.518ns 0.219ns } { 0.000ns 0.357ns 0.053ns 0.272ns 0.746ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { iclk iclk~clkctrl rcurst.stDATA } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.470 ns" { iclk {} iclk~combout {} iclk~clkctrl {} rcurst.stDATA {} } { 0.000ns 0.000ns 0.343ns 0.655ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.468 ns" { iclk iclk~clkctrl count[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.468 ns" { iclk {} iclk~combout {} iclk~clkctrl {} count[8] {} } { 0.000ns 0.000ns 0.343ns 0.653ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "rcurst.stDATA ienable iclk 4.522 ns register " "Info: tsu for register \"rcurst.stDATA\" (data pin = \"ienable\", clock pin = \"iclk\") is 4.522 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.902 ns + Longest pin register " "Info: + Longest pin to register delay is 6.902 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns ienable 1 PIN PIN_U18 1 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_U18; Fanout = 1; PIN Node = 'ienable'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ienable } "NODE_NAME" } } { "FSM_frame.v" "" { Text "C:/altera/91sp2/quartus/MICRAN/FSM_frame/FSM_frame.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.980 ns) + CELL(0.357 ns) 5.147 ns count\[10\]~2 2 COMB LCCOMB_X3_Y7_N24 2 " "Info: 2: + IC(3.980 ns) + CELL(0.357 ns) = 5.147 ns; Loc. = LCCOMB_X3_Y7_N24; Fanout = 2; COMB Node = 'count\[10\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.337 ns" { ienable count[10]~2 } "NODE_NAME" } } { "FSM_frame.v" "" { Text "C:/altera/91sp2/quartus/MICRAN/FSM_frame/FSM_frame.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.518 ns) + CELL(0.272 ns) 5.937 ns Selector0~5 3 COMB LCCOMB_X6_Y7_N2 8 " "Info: 3: + IC(0.518 ns) + CELL(0.272 ns) = 5.937 ns; Loc. = LCCOMB_X6_Y7_N2; Fanout = 8; COMB Node = 'Selector0~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.790 ns" { count[10]~2 Selector0~5 } "NODE_NAME" } } { "FSM_frame.v" "" { Text "C:/altera/91sp2/quartus/MICRAN/FSM_frame/FSM_frame.v" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.219 ns) + CELL(0.746 ns) 6.902 ns rcurst.stDATA 4 REG LCFF_X6_Y7_N5 35 " "Info: 4: + IC(0.219 ns) + CELL(0.746 ns) = 6.902 ns; Loc. = LCFF_X6_Y7_N5; Fanout = 35; REG Node = 'rcurst.stDATA'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.965 ns" { Selector0~5 rcurst.stDATA } "NODE_NAME" } } { "FSM_frame.v" "" { Text "C:/altera/91sp2/quartus/MICRAN/FSM_frame/FSM_frame.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.185 ns ( 31.66 % ) " "Info: Total cell delay = 2.185 ns ( 31.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.717 ns ( 68.34 % ) " "Info: Total interconnect delay = 4.717 ns ( 68.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.902 ns" { ienable count[10]~2 Selector0~5 rcurst.stDATA } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.902 ns" { ienable {} ienable~combout {} count[10]~2 {} Selector0~5 {} rcurst.stDATA {} } { 0.000ns 0.000ns 3.980ns 0.518ns 0.219ns } { 0.000ns 0.810ns 0.357ns 0.272ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "FSM_frame.v" "" { Text "C:/altera/91sp2/quartus/MICRAN/FSM_frame/FSM_frame.v" 8 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iclk destination 2.470 ns - Shortest register " "Info: - Shortest clock path from clock \"iclk\" to destination register is 2.470 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns iclk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'iclk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iclk } "NODE_NAME" } } { "FSM_frame.v" "" { Text "C:/altera/91sp2/quartus/MICRAN/FSM_frame/FSM_frame.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns iclk~clkctrl 2 COMB CLKCTRL_G3 49 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 49; COMB Node = 'iclk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { iclk iclk~clkctrl } "NODE_NAME" } } { "FSM_frame.v" "" { Text "C:/altera/91sp2/quartus/MICRAN/FSM_frame/FSM_frame.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.655 ns) + CELL(0.618 ns) 2.470 ns rcurst.stDATA 3 REG LCFF_X6_Y7_N5 35 " "Info: 3: + IC(0.655 ns) + CELL(0.618 ns) = 2.470 ns; Loc. = LCFF_X6_Y7_N5; Fanout = 35; REG Node = 'rcurst.stDATA'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.273 ns" { iclk~clkctrl rcurst.stDATA } "NODE_NAME" } } { "FSM_frame.v" "" { Text "C:/altera/91sp2/quartus/MICRAN/FSM_frame/FSM_frame.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.60 % ) " "Info: Total cell delay = 1.472 ns ( 59.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.998 ns ( 40.40 % ) " "Info: Total interconnect delay = 0.998 ns ( 40.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { iclk iclk~clkctrl rcurst.stDATA } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.470 ns" { iclk {} iclk~combout {} iclk~clkctrl {} rcurst.stDATA {} } { 0.000ns 0.000ns 0.343ns 0.655ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.902 ns" { ienable count[10]~2 Selector0~5 rcurst.stDATA } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.902 ns" { ienable {} ienable~combout {} count[10]~2 {} Selector0~5 {} rcurst.stDATA {} } { 0.000ns 0.000ns 3.980ns 0.518ns 0.219ns } { 0.000ns 0.810ns 0.357ns 0.272ns 0.746ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { iclk iclk~clkctrl rcurst.stDATA } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.470 ns" { iclk {} iclk~combout {} iclk~clkctrl {} rcurst.stDATA {} } { 0.000ns 0.000ns 0.343ns 0.655ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "iclk odata_byte\[6\] odata_byte\[6\]~reg0 7.158 ns register " "Info: tco from clock \"iclk\" to destination pin \"odata_byte\[6\]\" through register \"odata_byte\[6\]~reg0\" is 7.158 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iclk source 2.462 ns + Longest register " "Info: + Longest clock path from clock \"iclk\" to source register is 2.462 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns iclk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'iclk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iclk } "NODE_NAME" } } { "FSM_frame.v" "" { Text "C:/altera/91sp2/quartus/MICRAN/FSM_frame/FSM_frame.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns iclk~clkctrl 2 COMB CLKCTRL_G3 49 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 49; COMB Node = 'iclk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { iclk iclk~clkctrl } "NODE_NAME" } } { "FSM_frame.v" "" { Text "C:/altera/91sp2/quartus/MICRAN/FSM_frame/FSM_frame.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.647 ns) + CELL(0.618 ns) 2.462 ns odata_byte\[6\]~reg0 3 REG LCFF_X3_Y7_N5 1 " "Info: 3: + IC(0.647 ns) + CELL(0.618 ns) = 2.462 ns; Loc. = LCFF_X3_Y7_N5; Fanout = 1; REG Node = 'odata_byte\[6\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.265 ns" { iclk~clkctrl odata_byte[6]~reg0 } "NODE_NAME" } } { "FSM_frame.v" "" { Text "C:/altera/91sp2/quartus/MICRAN/FSM_frame/FSM_frame.v" 116 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.79 % ) " "Info: Total cell delay = 1.472 ns ( 59.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.990 ns ( 40.21 % ) " "Info: Total interconnect delay = 0.990 ns ( 40.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.462 ns" { iclk iclk~clkctrl odata_byte[6]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.462 ns" { iclk {} iclk~combout {} iclk~clkctrl {} odata_byte[6]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.647ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "FSM_frame.v" "" { Text "C:/altera/91sp2/quartus/MICRAN/FSM_frame/FSM_frame.v" 116 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.602 ns + Longest register pin " "Info: + Longest register to pin delay is 4.602 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns odata_byte\[6\]~reg0 1 REG LCFF_X3_Y7_N5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y7_N5; Fanout = 1; REG Node = 'odata_byte\[6\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { odata_byte[6]~reg0 } "NODE_NAME" } } { "FSM_frame.v" "" { Text "C:/altera/91sp2/quartus/MICRAN/FSM_frame/FSM_frame.v" 116 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.478 ns) + CELL(2.124 ns) 4.602 ns odata_byte\[6\] 2 PIN PIN_R6 0 " "Info: 2: + IC(2.478 ns) + CELL(2.124 ns) = 4.602 ns; Loc. = PIN_R6; Fanout = 0; PIN Node = 'odata_byte\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.602 ns" { odata_byte[6]~reg0 odata_byte[6] } "NODE_NAME" } } { "FSM_frame.v" "" { Text "C:/altera/91sp2/quartus/MICRAN/FSM_frame/FSM_frame.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.124 ns ( 46.15 % ) " "Info: Total cell delay = 2.124 ns ( 46.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.478 ns ( 53.85 % ) " "Info: Total interconnect delay = 2.478 ns ( 53.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.602 ns" { odata_byte[6]~reg0 odata_byte[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.602 ns" { odata_byte[6]~reg0 {} odata_byte[6] {} } { 0.000ns 2.478ns } { 0.000ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.462 ns" { iclk iclk~clkctrl odata_byte[6]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.462 ns" { iclk {} iclk~combout {} iclk~clkctrl {} odata_byte[6]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.647ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.602 ns" { odata_byte[6]~reg0 odata_byte[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.602 ns" { odata_byte[6]~reg0 {} odata_byte[6] {} } { 0.000ns 2.478ns } { 0.000ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "odata_byte\[1\]~reg0 ishift_reg\[25\] iclk -2.038 ns register " "Info: th for register \"odata_byte\[1\]~reg0\" (data pin = \"ishift_reg\[25\]\", clock pin = \"iclk\") is -2.038 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iclk destination 2.462 ns + Longest register " "Info: + Longest clock path from clock \"iclk\" to destination register is 2.462 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns iclk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'iclk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iclk } "NODE_NAME" } } { "FSM_frame.v" "" { Text "C:/altera/91sp2/quartus/MICRAN/FSM_frame/FSM_frame.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns iclk~clkctrl 2 COMB CLKCTRL_G3 49 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 49; COMB Node = 'iclk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { iclk iclk~clkctrl } "NODE_NAME" } } { "FSM_frame.v" "" { Text "C:/altera/91sp2/quartus/MICRAN/FSM_frame/FSM_frame.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.647 ns) + CELL(0.618 ns) 2.462 ns odata_byte\[1\]~reg0 3 REG LCFF_X3_Y7_N29 1 " "Info: 3: + IC(0.647 ns) + CELL(0.618 ns) = 2.462 ns; Loc. = LCFF_X3_Y7_N29; Fanout = 1; REG Node = 'odata_byte\[1\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.265 ns" { iclk~clkctrl odata_byte[1]~reg0 } "NODE_NAME" } } { "FSM_frame.v" "" { Text "C:/altera/91sp2/quartus/MICRAN/FSM_frame/FSM_frame.v" 116 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.79 % ) " "Info: Total cell delay = 1.472 ns ( 59.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.990 ns ( 40.21 % ) " "Info: Total interconnect delay = 0.990 ns ( 40.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.462 ns" { iclk iclk~clkctrl odata_byte[1]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.462 ns" { iclk {} iclk~combout {} iclk~clkctrl {} odata_byte[1]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.647ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "FSM_frame.v" "" { Text "C:/altera/91sp2/quartus/MICRAN/FSM_frame/FSM_frame.v" 116 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.649 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.649 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns ishift_reg\[25\] 1 PIN PIN_T22 1 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_T22; Fanout = 1; PIN Node = 'ishift_reg\[25\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ishift_reg[25] } "NODE_NAME" } } { "FSM_frame.v" "" { Text "C:/altera/91sp2/quartus/MICRAN/FSM_frame/FSM_frame.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.611 ns) + CELL(0.053 ns) 4.494 ns odata_byte\[1\]~reg0feeder 2 COMB LCCOMB_X3_Y7_N28 1 " "Info: 2: + IC(3.611 ns) + CELL(0.053 ns) = 4.494 ns; Loc. = LCCOMB_X3_Y7_N28; Fanout = 1; COMB Node = 'odata_byte\[1\]~reg0feeder'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.664 ns" { ishift_reg[25] odata_byte[1]~reg0feeder } "NODE_NAME" } } { "FSM_frame.v" "" { Text "C:/altera/91sp2/quartus/MICRAN/FSM_frame/FSM_frame.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 4.649 ns odata_byte\[1\]~reg0 3 REG LCFF_X3_Y7_N29 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 4.649 ns; Loc. = LCFF_X3_Y7_N29; Fanout = 1; REG Node = 'odata_byte\[1\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { odata_byte[1]~reg0feeder odata_byte[1]~reg0 } "NODE_NAME" } } { "FSM_frame.v" "" { Text "C:/altera/91sp2/quartus/MICRAN/FSM_frame/FSM_frame.v" 116 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.038 ns ( 22.33 % ) " "Info: Total cell delay = 1.038 ns ( 22.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.611 ns ( 77.67 % ) " "Info: Total interconnect delay = 3.611 ns ( 77.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.649 ns" { ishift_reg[25] odata_byte[1]~reg0feeder odata_byte[1]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.649 ns" { ishift_reg[25] {} ishift_reg[25]~combout {} odata_byte[1]~reg0feeder {} odata_byte[1]~reg0 {} } { 0.000ns 0.000ns 3.611ns 0.000ns } { 0.000ns 0.830ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.462 ns" { iclk iclk~clkctrl odata_byte[1]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.462 ns" { iclk {} iclk~combout {} iclk~clkctrl {} odata_byte[1]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.647ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.649 ns" { ishift_reg[25] odata_byte[1]~reg0feeder odata_byte[1]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.649 ns" { ishift_reg[25] {} ishift_reg[25]~combout {} odata_byte[1]~reg0feeder {} odata_byte[1]~reg0 {} } { 0.000ns 0.000ns 3.611ns 0.000ns } { 0.000ns 0.830ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "213 " "Info: Peak virtual memory: 213 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 05 20:45:09 2019 " "Info: Processing ended: Sun May 05 20:45:09 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
