#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1163-g71c36d12)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x561a46e444a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x561a46f14870 .scope module, "data_ram" "data_ram" 3 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x7ff51a1f8018 .functor BUFZ 1, C4<z>; HiZ drive
v0x561a46f155f0_0 .net "clk", 0 0, o0x7ff51a1f8018;  0 drivers
o0x7ff51a1f8048 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x561a46f1a8b0_0 .net "data_address", 31 0, o0x7ff51a1f8048;  0 drivers
o0x7ff51a1f8078 .functor BUFZ 1, C4<z>; HiZ drive
v0x561a46f1abe0_0 .net "data_read", 0 0, o0x7ff51a1f8078;  0 drivers
v0x561a46f1b940_0 .var "data_readdata", 31 0;
o0x7ff51a1f80d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x561a46f1e2a0_0 .net "data_write", 0 0, o0x7ff51a1f80d8;  0 drivers
o0x7ff51a1f8108 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x561a46f1efc0_0 .net "data_writedata", 31 0, o0x7ff51a1f8108;  0 drivers
S_0x561a46eef030 .scope module, "div_tb" "div_tb" 4 1;
 .timescale 0 0;
v0x561a46f43a50_0 .net "active", 0 0, L_0x561a46f5dfb0;  1 drivers
v0x561a46f43b10_0 .var "clk", 0 0;
v0x561a46f43bb0_0 .var "clk_enable", 0 0;
v0x561a46f43ca0_0 .net "data_address", 31 0, L_0x561a46f5bb80;  1 drivers
v0x561a46f43d40_0 .net "data_read", 0 0, L_0x561a46f59700;  1 drivers
v0x561a46f43e30_0 .var "data_readdata", 31 0;
v0x561a46f43f00_0 .net "data_write", 0 0, L_0x561a46f59520;  1 drivers
v0x561a46f43fd0_0 .net "data_writedata", 31 0, L_0x561a46f5b870;  1 drivers
v0x561a46f440a0_0 .net "instr_address", 31 0, L_0x561a46f5cee0;  1 drivers
v0x561a46f44200_0 .var "instr_readdata", 31 0;
v0x561a46f442a0_0 .net "register_v0", 31 0, L_0x561a46f5b800;  1 drivers
v0x561a46f44390_0 .var "reset", 0 0;
S_0x561a46f01cf0 .scope begin, "$unm_blk_3" "$unm_blk_3" 4 36, 4 36 0, S_0x561a46eef030;
 .timescale 0 0;
v0x561a46f35700_0 .var "expected_q", 31 0;
v0x561a46f35800_0 .var "expected_r", 31 0;
v0x561a46f358e0_0 .var "funct", 5 0;
v0x561a46f359a0_0 .var "i", 4 0;
v0x561a46f35a80_0 .var "imm", 15 0;
v0x561a46f35bb0_0 .var "imm_instr", 31 0;
v0x561a46f35c90_0 .var "opcode", 5 0;
v0x561a46f35d70_0 .var "r_instr", 31 0;
v0x561a46f35e50_0 .var "rd", 4 0;
v0x561a46f35f30_0 .var "rs", 4 0;
v0x561a46f36010_0 .var "rt", 4 0;
v0x561a46f360f0_0 .var "shamt", 4 0;
v0x561a46f361d0_0 .var "test", 31 0;
E_0x561a46e8e2b0 .event posedge, v0x561a46f38100_0;
S_0x561a46f02120 .scope module, "dut" "mips_cpu_harvard" 4 137, 5 1 0, S_0x561a46eef030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x561a46f154d0 .functor OR 1, L_0x561a46f54f00, L_0x561a46f55180, C4<0>, C4<0>;
L_0x561a46f1aac0 .functor BUFZ 1, L_0x561a46f54960, C4<0>, C4<0>, C4<0>;
L_0x561a46f1b820 .functor BUFZ 1, L_0x561a46f54b00, C4<0>, C4<0>, C4<0>;
L_0x561a46f1e100 .functor BUFZ 1, L_0x561a46f54b00, C4<0>, C4<0>, C4<0>;
L_0x561a46f556c0 .functor AND 1, L_0x561a46f54960, L_0x561a46f559c0, C4<1>, C4<1>;
L_0x561a46f1eea0 .functor OR 1, L_0x561a46f556c0, L_0x561a46f555a0, C4<0>, C4<0>;
L_0x561a46ebf3f0 .functor OR 1, L_0x561a46f1eea0, L_0x561a46f557d0, C4<0>, C4<0>;
L_0x561a46f55c60 .functor OR 1, L_0x561a46ebf3f0, L_0x561a46f572c0, C4<0>, C4<0>;
L_0x561a46f55d70 .functor OR 1, L_0x561a46f55c60, L_0x561a46f56a20, C4<0>, C4<0>;
L_0x561a46f55e30 .functor BUFZ 1, L_0x561a46f54c20, C4<0>, C4<0>, C4<0>;
L_0x561a46f56910 .functor AND 1, L_0x561a46f56380, L_0x561a46f566e0, C4<1>, C4<1>;
L_0x561a46f56a20 .functor OR 1, L_0x561a46f56080, L_0x561a46f56910, C4<0>, C4<0>;
L_0x561a46f572c0 .functor AND 1, L_0x561a46f56df0, L_0x561a46f570a0, C4<1>, C4<1>;
L_0x561a46f57a70 .functor OR 1, L_0x561a46f57510, L_0x561a46f57830, C4<0>, C4<0>;
L_0x561a46f56b80 .functor OR 1, L_0x561a46f57fe0, L_0x561a46f582e0, C4<0>, C4<0>;
L_0x561a46f581c0 .functor AND 1, L_0x561a46f57cf0, L_0x561a46f56b80, C4<1>, C4<1>;
L_0x561a46f58ae0 .functor OR 1, L_0x561a46f58770, L_0x561a46f589f0, C4<0>, C4<0>;
L_0x561a46f58de0 .functor OR 1, L_0x561a46f58ae0, L_0x561a46f58bf0, C4<0>, C4<0>;
L_0x561a46f58f90 .functor AND 1, L_0x561a46f54960, L_0x561a46f58de0, C4<1>, C4<1>;
L_0x561a46f59140 .functor AND 1, L_0x561a46f54960, L_0x561a46f59050, C4<1>, C4<1>;
L_0x561a46f59460 .functor AND 1, L_0x561a46f54960, L_0x561a46f58ef0, C4<1>, C4<1>;
L_0x561a46f59700 .functor BUFZ 1, L_0x561a46f1b820, C4<0>, C4<0>, C4<0>;
L_0x561a46f5a390 .functor AND 1, L_0x561a46f5dfb0, L_0x561a46f55d70, C4<1>, C4<1>;
L_0x561a46f5a4a0 .functor OR 1, L_0x561a46f56a20, L_0x561a46f572c0, C4<0>, C4<0>;
L_0x561a46f5b870 .functor BUFZ 32, L_0x561a46f5b6f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x561a46f5b930 .functor BUFZ 32, L_0x561a46f5a680, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x561a46f5ba80 .functor BUFZ 32, L_0x561a46f5b6f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x561a46f5bb80 .functor BUFZ 32, v0x561a46f37190_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x561a46f5cb80 .functor AND 1, v0x561a46f43bb0_0, L_0x561a46f58f90, C4<1>, C4<1>;
L_0x561a46f5cbf0 .functor AND 1, L_0x561a46f5cb80, v0x561a46f40be0_0, C4<1>, C4<1>;
L_0x561a46f5cee0 .functor BUFZ 32, v0x561a46f381c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x561a46f5dfb0 .functor BUFZ 1, v0x561a46f40be0_0, C4<0>, C4<0>, C4<0>;
L_0x561a46f5e130 .functor AND 1, v0x561a46f43bb0_0, v0x561a46f40be0_0, C4<1>, C4<1>;
v0x561a46f3aee0_0 .net *"_ivl_100", 31 0, L_0x561a46f56bf0;  1 drivers
L_0x7ff51a1af498 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561a46f3afe0_0 .net *"_ivl_103", 25 0, L_0x7ff51a1af498;  1 drivers
L_0x7ff51a1af4e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561a46f3b0c0_0 .net/2u *"_ivl_104", 31 0, L_0x7ff51a1af4e0;  1 drivers
v0x561a46f3b180_0 .net *"_ivl_106", 0 0, L_0x561a46f56df0;  1 drivers
v0x561a46f3b240_0 .net *"_ivl_109", 5 0, L_0x561a46f57000;  1 drivers
L_0x7ff51a1af528 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x561a46f3b320_0 .net/2u *"_ivl_110", 5 0, L_0x7ff51a1af528;  1 drivers
v0x561a46f3b400_0 .net *"_ivl_112", 0 0, L_0x561a46f570a0;  1 drivers
v0x561a46f3b4c0_0 .net *"_ivl_116", 31 0, L_0x561a46f57420;  1 drivers
L_0x7ff51a1af570 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561a46f3b5a0_0 .net *"_ivl_119", 25 0, L_0x7ff51a1af570;  1 drivers
L_0x7ff51a1af0a8 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x561a46f3b680_0 .net/2u *"_ivl_12", 5 0, L_0x7ff51a1af0a8;  1 drivers
L_0x7ff51a1af5b8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x561a46f3b760_0 .net/2u *"_ivl_120", 31 0, L_0x7ff51a1af5b8;  1 drivers
v0x561a46f3b840_0 .net *"_ivl_122", 0 0, L_0x561a46f57510;  1 drivers
v0x561a46f3b900_0 .net *"_ivl_124", 31 0, L_0x561a46f57740;  1 drivers
L_0x7ff51a1af600 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561a46f3b9e0_0 .net *"_ivl_127", 25 0, L_0x7ff51a1af600;  1 drivers
L_0x7ff51a1af648 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x561a46f3bac0_0 .net/2u *"_ivl_128", 31 0, L_0x7ff51a1af648;  1 drivers
v0x561a46f3bba0_0 .net *"_ivl_130", 0 0, L_0x561a46f57830;  1 drivers
v0x561a46f3bc60_0 .net *"_ivl_134", 31 0, L_0x561a46f57c00;  1 drivers
L_0x7ff51a1af690 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561a46f3be50_0 .net *"_ivl_137", 25 0, L_0x7ff51a1af690;  1 drivers
L_0x7ff51a1af6d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561a46f3bf30_0 .net/2u *"_ivl_138", 31 0, L_0x7ff51a1af6d8;  1 drivers
v0x561a46f3c010_0 .net *"_ivl_140", 0 0, L_0x561a46f57cf0;  1 drivers
v0x561a46f3c0d0_0 .net *"_ivl_143", 5 0, L_0x561a46f57f40;  1 drivers
L_0x7ff51a1af720 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x561a46f3c1b0_0 .net/2u *"_ivl_144", 5 0, L_0x7ff51a1af720;  1 drivers
v0x561a46f3c290_0 .net *"_ivl_146", 0 0, L_0x561a46f57fe0;  1 drivers
v0x561a46f3c350_0 .net *"_ivl_149", 5 0, L_0x561a46f58240;  1 drivers
L_0x7ff51a1af768 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x561a46f3c430_0 .net/2u *"_ivl_150", 5 0, L_0x7ff51a1af768;  1 drivers
v0x561a46f3c510_0 .net *"_ivl_152", 0 0, L_0x561a46f582e0;  1 drivers
v0x561a46f3c5d0_0 .net *"_ivl_155", 0 0, L_0x561a46f56b80;  1 drivers
v0x561a46f3c690_0 .net *"_ivl_159", 1 0, L_0x561a46f58680;  1 drivers
L_0x7ff51a1af0f0 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x561a46f3c770_0 .net/2u *"_ivl_16", 5 0, L_0x7ff51a1af0f0;  1 drivers
L_0x7ff51a1af7b0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x561a46f3c850_0 .net/2u *"_ivl_160", 1 0, L_0x7ff51a1af7b0;  1 drivers
v0x561a46f3c930_0 .net *"_ivl_162", 0 0, L_0x561a46f58770;  1 drivers
L_0x7ff51a1af7f8 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x561a46f3c9f0_0 .net/2u *"_ivl_164", 5 0, L_0x7ff51a1af7f8;  1 drivers
v0x561a46f3cad0_0 .net *"_ivl_166", 0 0, L_0x561a46f589f0;  1 drivers
v0x561a46f3cb90_0 .net *"_ivl_169", 0 0, L_0x561a46f58ae0;  1 drivers
L_0x7ff51a1af840 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x561a46f3cc50_0 .net/2u *"_ivl_170", 5 0, L_0x7ff51a1af840;  1 drivers
v0x561a46f3cd30_0 .net *"_ivl_172", 0 0, L_0x561a46f58bf0;  1 drivers
v0x561a46f3cdf0_0 .net *"_ivl_175", 0 0, L_0x561a46f58de0;  1 drivers
L_0x7ff51a1af888 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x561a46f3ceb0_0 .net/2u *"_ivl_178", 5 0, L_0x7ff51a1af888;  1 drivers
v0x561a46f3cf90_0 .net *"_ivl_180", 0 0, L_0x561a46f59050;  1 drivers
L_0x7ff51a1af8d0 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x561a46f3d050_0 .net/2u *"_ivl_184", 5 0, L_0x7ff51a1af8d0;  1 drivers
v0x561a46f3d130_0 .net *"_ivl_186", 0 0, L_0x561a46f58ef0;  1 drivers
L_0x7ff51a1af918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561a46f3d1f0_0 .net/2u *"_ivl_190", 0 0, L_0x7ff51a1af918;  1 drivers
v0x561a46f3d2d0_0 .net *"_ivl_20", 31 0, L_0x561a46f54dc0;  1 drivers
L_0x7ff51a1af960 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x561a46f3d3b0_0 .net/2u *"_ivl_200", 4 0, L_0x7ff51a1af960;  1 drivers
v0x561a46f3d490_0 .net *"_ivl_203", 4 0, L_0x561a46f59c20;  1 drivers
v0x561a46f3d570_0 .net *"_ivl_205", 4 0, L_0x561a46f59e40;  1 drivers
v0x561a46f3d650_0 .net *"_ivl_206", 4 0, L_0x561a46f59ee0;  1 drivers
v0x561a46f3d730_0 .net *"_ivl_213", 0 0, L_0x561a46f5a4a0;  1 drivers
L_0x7ff51a1af9a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x561a46f3d7f0_0 .net/2u *"_ivl_214", 31 0, L_0x7ff51a1af9a8;  1 drivers
v0x561a46f3d8d0_0 .net *"_ivl_216", 31 0, L_0x561a46f5a5e0;  1 drivers
v0x561a46f3d9b0_0 .net *"_ivl_218", 31 0, L_0x561a46f5a890;  1 drivers
v0x561a46f3da90_0 .net *"_ivl_220", 31 0, L_0x561a46f5aa20;  1 drivers
v0x561a46f3db70_0 .net *"_ivl_222", 31 0, L_0x561a46f5ad60;  1 drivers
L_0x7ff51a1af138 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561a46f3dc50_0 .net *"_ivl_23", 25 0, L_0x7ff51a1af138;  1 drivers
v0x561a46f3dd30_0 .net *"_ivl_235", 0 0, L_0x561a46f5cb80;  1 drivers
L_0x7ff51a1afac8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x561a46f3ddf0_0 .net/2u *"_ivl_238", 31 0, L_0x7ff51a1afac8;  1 drivers
L_0x7ff51a1af180 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x561a46f3ded0_0 .net/2u *"_ivl_24", 31 0, L_0x7ff51a1af180;  1 drivers
v0x561a46f3dfb0_0 .net *"_ivl_243", 15 0, L_0x561a46f5d040;  1 drivers
v0x561a46f3e090_0 .net *"_ivl_244", 17 0, L_0x561a46f5d2b0;  1 drivers
L_0x7ff51a1afb10 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561a46f3e170_0 .net *"_ivl_247", 1 0, L_0x7ff51a1afb10;  1 drivers
v0x561a46f3e250_0 .net *"_ivl_250", 15 0, L_0x561a46f5d3f0;  1 drivers
L_0x7ff51a1afb58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561a46f3e330_0 .net *"_ivl_252", 1 0, L_0x7ff51a1afb58;  1 drivers
v0x561a46f3e410_0 .net *"_ivl_255", 0 0, L_0x561a46f5d800;  1 drivers
L_0x7ff51a1afba0 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x561a46f3e4f0_0 .net/2u *"_ivl_256", 13 0, L_0x7ff51a1afba0;  1 drivers
L_0x7ff51a1afbe8 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x561a46f3e5d0_0 .net/2u *"_ivl_258", 13 0, L_0x7ff51a1afbe8;  1 drivers
v0x561a46f3eac0_0 .net *"_ivl_26", 0 0, L_0x561a46f54f00;  1 drivers
v0x561a46f3eb80_0 .net *"_ivl_260", 13 0, L_0x561a46f5dae0;  1 drivers
v0x561a46f3ec60_0 .net *"_ivl_28", 31 0, L_0x561a46f55090;  1 drivers
L_0x7ff51a1af1c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561a46f3ed40_0 .net *"_ivl_31", 25 0, L_0x7ff51a1af1c8;  1 drivers
L_0x7ff51a1af210 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x561a46f3ee20_0 .net/2u *"_ivl_32", 31 0, L_0x7ff51a1af210;  1 drivers
v0x561a46f3ef00_0 .net *"_ivl_34", 0 0, L_0x561a46f55180;  1 drivers
v0x561a46f3efc0_0 .net *"_ivl_4", 31 0, L_0x561a46f44800;  1 drivers
v0x561a46f3f0a0_0 .net *"_ivl_45", 2 0, L_0x561a46f55470;  1 drivers
L_0x7ff51a1af258 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x561a46f3f180_0 .net/2u *"_ivl_46", 2 0, L_0x7ff51a1af258;  1 drivers
v0x561a46f3f260_0 .net *"_ivl_51", 2 0, L_0x561a46f55730;  1 drivers
L_0x7ff51a1af2a0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x561a46f3f340_0 .net/2u *"_ivl_52", 2 0, L_0x7ff51a1af2a0;  1 drivers
v0x561a46f3f420_0 .net *"_ivl_57", 0 0, L_0x561a46f559c0;  1 drivers
v0x561a46f3f4e0_0 .net *"_ivl_59", 0 0, L_0x561a46f556c0;  1 drivers
v0x561a46f3f5a0_0 .net *"_ivl_61", 0 0, L_0x561a46f1eea0;  1 drivers
v0x561a46f3f660_0 .net *"_ivl_63", 0 0, L_0x561a46ebf3f0;  1 drivers
v0x561a46f3f720_0 .net *"_ivl_65", 0 0, L_0x561a46f55c60;  1 drivers
L_0x7ff51a1af018 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561a46f3f7e0_0 .net *"_ivl_7", 25 0, L_0x7ff51a1af018;  1 drivers
v0x561a46f3f8c0_0 .net *"_ivl_70", 31 0, L_0x561a46f55f50;  1 drivers
L_0x7ff51a1af2e8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561a46f3f9a0_0 .net *"_ivl_73", 25 0, L_0x7ff51a1af2e8;  1 drivers
L_0x7ff51a1af330 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x561a46f3fa80_0 .net/2u *"_ivl_74", 31 0, L_0x7ff51a1af330;  1 drivers
v0x561a46f3fb60_0 .net *"_ivl_76", 0 0, L_0x561a46f56080;  1 drivers
v0x561a46f3fc20_0 .net *"_ivl_78", 31 0, L_0x561a46f561f0;  1 drivers
L_0x7ff51a1af060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561a46f3fd00_0 .net/2u *"_ivl_8", 31 0, L_0x7ff51a1af060;  1 drivers
L_0x7ff51a1af378 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561a46f3fde0_0 .net *"_ivl_81", 25 0, L_0x7ff51a1af378;  1 drivers
L_0x7ff51a1af3c0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x561a46f3fec0_0 .net/2u *"_ivl_82", 31 0, L_0x7ff51a1af3c0;  1 drivers
v0x561a46f3ffa0_0 .net *"_ivl_84", 0 0, L_0x561a46f56380;  1 drivers
v0x561a46f40060_0 .net *"_ivl_87", 0 0, L_0x561a46f564f0;  1 drivers
v0x561a46f40140_0 .net *"_ivl_88", 31 0, L_0x561a46f56290;  1 drivers
L_0x7ff51a1af408 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561a46f40220_0 .net *"_ivl_91", 30 0, L_0x7ff51a1af408;  1 drivers
L_0x7ff51a1af450 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x561a46f40300_0 .net/2u *"_ivl_92", 31 0, L_0x7ff51a1af450;  1 drivers
v0x561a46f403e0_0 .net *"_ivl_94", 0 0, L_0x561a46f566e0;  1 drivers
v0x561a46f404a0_0 .net *"_ivl_97", 0 0, L_0x561a46f56910;  1 drivers
v0x561a46f40560_0 .net "active", 0 0, L_0x561a46f5dfb0;  alias, 1 drivers
v0x561a46f40620_0 .net "alu_op1", 31 0, L_0x561a46f5b930;  1 drivers
v0x561a46f406e0_0 .net "alu_op2", 31 0, L_0x561a46f5ba80;  1 drivers
v0x561a46f407a0_0 .net "alui_instr", 0 0, L_0x561a46f555a0;  1 drivers
v0x561a46f40860_0 .net "b_flag", 0 0, v0x561a46f36cc0_0;  1 drivers
v0x561a46f40900_0 .net "b_imm", 17 0, L_0x561a46f5d6c0;  1 drivers
v0x561a46f409c0_0 .net "b_offset", 31 0, L_0x561a46f5dc70;  1 drivers
v0x561a46f40aa0_0 .net "clk", 0 0, v0x561a46f43b10_0;  1 drivers
v0x561a46f40b40_0 .net "clk_enable", 0 0, v0x561a46f43bb0_0;  1 drivers
v0x561a46f40be0_0 .var "cpu_active", 0 0;
v0x561a46f40c80_0 .net "curr_addr", 31 0, v0x561a46f381c0_0;  1 drivers
v0x561a46f40d70_0 .net "curr_addr_p4", 31 0, L_0x561a46f5ce40;  1 drivers
v0x561a46f40e30_0 .net "data_address", 31 0, L_0x561a46f5bb80;  alias, 1 drivers
v0x561a46f40f10_0 .net "data_read", 0 0, L_0x561a46f59700;  alias, 1 drivers
v0x561a46f40fd0_0 .net "data_readdata", 31 0, v0x561a46f43e30_0;  1 drivers
v0x561a46f410b0_0 .net "data_write", 0 0, L_0x561a46f59520;  alias, 1 drivers
v0x561a46f41170_0 .net "data_writedata", 31 0, L_0x561a46f5b870;  alias, 1 drivers
v0x561a46f41250_0 .net "funct_code", 5 0, L_0x561a46f446d0;  1 drivers
v0x561a46f41330_0 .net "hi_out", 31 0, v0x561a46f38880_0;  1 drivers
v0x561a46f41420_0 .net "hl_reg_enable", 0 0, L_0x561a46f5cbf0;  1 drivers
v0x561a46f414c0_0 .net "instr_address", 31 0, L_0x561a46f5cee0;  alias, 1 drivers
v0x561a46f41580_0 .net "instr_opcode", 5 0, L_0x561a46f44630;  1 drivers
v0x561a46f41660_0 .net "instr_readdata", 31 0, v0x561a46f44200_0;  1 drivers
v0x561a46f41720_0 .net "j_imm", 0 0, L_0x561a46f57a70;  1 drivers
v0x561a46f417c0_0 .net "j_reg", 0 0, L_0x561a46f581c0;  1 drivers
v0x561a46f41880_0 .net "l_type", 0 0, L_0x561a46f557d0;  1 drivers
v0x561a46f41940_0 .net "link_const", 0 0, L_0x561a46f56a20;  1 drivers
v0x561a46f41a00_0 .net "link_reg", 0 0, L_0x561a46f572c0;  1 drivers
v0x561a46f41ac0_0 .net "lo_out", 31 0, v0x561a46f390d0_0;  1 drivers
v0x561a46f41bb0_0 .net "lw", 0 0, L_0x561a46f54b00;  1 drivers
v0x561a46f41c50_0 .net "mem_read", 0 0, L_0x561a46f1b820;  1 drivers
v0x561a46f41d10_0 .net "mem_to_reg", 0 0, L_0x561a46f1e100;  1 drivers
v0x561a46f425e0_0 .net "mem_write", 0 0, L_0x561a46f55e30;  1 drivers
v0x561a46f426a0_0 .net "memaddroffset", 31 0, v0x561a46f37190_0;  1 drivers
v0x561a46f42790_0 .net "mfhi", 0 0, L_0x561a46f59140;  1 drivers
v0x561a46f42830_0 .net "mflo", 0 0, L_0x561a46f59460;  1 drivers
v0x561a46f428f0_0 .net "movefrom", 0 0, L_0x561a46f154d0;  1 drivers
v0x561a46f429b0_0 .net "muldiv", 0 0, L_0x561a46f58f90;  1 drivers
v0x561a46f42a70_0 .var "next_instr_addr", 31 0;
v0x561a46f42b60_0 .net "pc_enable", 0 0, L_0x561a46f5e130;  1 drivers
v0x561a46f42c30_0 .net "r_format", 0 0, L_0x561a46f54960;  1 drivers
v0x561a46f42cd0_0 .net "reg_a_read_data", 31 0, L_0x561a46f5a680;  1 drivers
v0x561a46f42da0_0 .net "reg_a_read_index", 4 0, L_0x561a46f598d0;  1 drivers
v0x561a46f42e70_0 .net "reg_b_read_data", 31 0, L_0x561a46f5b6f0;  1 drivers
v0x561a46f42f40_0 .net "reg_b_read_index", 4 0, L_0x561a46f59b30;  1 drivers
v0x561a46f43010_0 .net "reg_dst", 0 0, L_0x561a46f1aac0;  1 drivers
v0x561a46f430b0_0 .net "reg_write", 0 0, L_0x561a46f55d70;  1 drivers
v0x561a46f43170_0 .net "reg_write_data", 31 0, L_0x561a46f5aef0;  1 drivers
v0x561a46f43260_0 .net "reg_write_enable", 0 0, L_0x561a46f5a390;  1 drivers
v0x561a46f43330_0 .net "reg_write_index", 4 0, L_0x561a46f5a200;  1 drivers
v0x561a46f43400_0 .net "register_v0", 31 0, L_0x561a46f5b800;  alias, 1 drivers
v0x561a46f434d0_0 .net "reset", 0 0, v0x561a46f44390_0;  1 drivers
v0x561a46f43600_0 .net "result", 31 0, v0x561a46f375f0_0;  1 drivers
v0x561a46f436d0_0 .net "result_hi", 31 0, v0x561a46f36ef0_0;  1 drivers
v0x561a46f43770_0 .net "result_lo", 31 0, v0x561a46f370b0_0;  1 drivers
v0x561a46f43810_0 .net "sw", 0 0, L_0x561a46f54c20;  1 drivers
E_0x561a46e8fd70/0 .event anyedge, v0x561a46f36cc0_0, v0x561a46f40d70_0, v0x561a46f409c0_0, v0x561a46f41720_0;
E_0x561a46e8fd70/1 .event anyedge, v0x561a46f36fd0_0, v0x561a46f417c0_0, v0x561a46f39ec0_0;
E_0x561a46e8fd70 .event/or E_0x561a46e8fd70/0, E_0x561a46e8fd70/1;
L_0x561a46f44630 .part v0x561a46f44200_0, 26, 6;
L_0x561a46f446d0 .part v0x561a46f44200_0, 0, 6;
L_0x561a46f44800 .concat [ 6 26 0 0], L_0x561a46f44630, L_0x7ff51a1af018;
L_0x561a46f54960 .cmp/eq 32, L_0x561a46f44800, L_0x7ff51a1af060;
L_0x561a46f54b00 .cmp/eq 6, L_0x561a46f44630, L_0x7ff51a1af0a8;
L_0x561a46f54c20 .cmp/eq 6, L_0x561a46f44630, L_0x7ff51a1af0f0;
L_0x561a46f54dc0 .concat [ 6 26 0 0], L_0x561a46f44630, L_0x7ff51a1af138;
L_0x561a46f54f00 .cmp/eq 32, L_0x561a46f54dc0, L_0x7ff51a1af180;
L_0x561a46f55090 .concat [ 6 26 0 0], L_0x561a46f44630, L_0x7ff51a1af1c8;
L_0x561a46f55180 .cmp/eq 32, L_0x561a46f55090, L_0x7ff51a1af210;
L_0x561a46f55470 .part L_0x561a46f44630, 3, 3;
L_0x561a46f555a0 .cmp/eq 3, L_0x561a46f55470, L_0x7ff51a1af258;
L_0x561a46f55730 .part L_0x561a46f44630, 3, 3;
L_0x561a46f557d0 .cmp/eq 3, L_0x561a46f55730, L_0x7ff51a1af2a0;
L_0x561a46f559c0 .reduce/nor L_0x561a46f58f90;
L_0x561a46f55f50 .concat [ 6 26 0 0], L_0x561a46f44630, L_0x7ff51a1af2e8;
L_0x561a46f56080 .cmp/eq 32, L_0x561a46f55f50, L_0x7ff51a1af330;
L_0x561a46f561f0 .concat [ 6 26 0 0], L_0x561a46f44630, L_0x7ff51a1af378;
L_0x561a46f56380 .cmp/eq 32, L_0x561a46f561f0, L_0x7ff51a1af3c0;
L_0x561a46f564f0 .part v0x561a46f44200_0, 20, 1;
L_0x561a46f56290 .concat [ 1 31 0 0], L_0x561a46f564f0, L_0x7ff51a1af408;
L_0x561a46f566e0 .cmp/eq 32, L_0x561a46f56290, L_0x7ff51a1af450;
L_0x561a46f56bf0 .concat [ 6 26 0 0], L_0x561a46f44630, L_0x7ff51a1af498;
L_0x561a46f56df0 .cmp/eq 32, L_0x561a46f56bf0, L_0x7ff51a1af4e0;
L_0x561a46f57000 .part v0x561a46f44200_0, 0, 6;
L_0x561a46f570a0 .cmp/eq 6, L_0x561a46f57000, L_0x7ff51a1af528;
L_0x561a46f57420 .concat [ 6 26 0 0], L_0x561a46f44630, L_0x7ff51a1af570;
L_0x561a46f57510 .cmp/eq 32, L_0x561a46f57420, L_0x7ff51a1af5b8;
L_0x561a46f57740 .concat [ 6 26 0 0], L_0x561a46f44630, L_0x7ff51a1af600;
L_0x561a46f57830 .cmp/eq 32, L_0x561a46f57740, L_0x7ff51a1af648;
L_0x561a46f57c00 .concat [ 6 26 0 0], L_0x561a46f44630, L_0x7ff51a1af690;
L_0x561a46f57cf0 .cmp/eq 32, L_0x561a46f57c00, L_0x7ff51a1af6d8;
L_0x561a46f57f40 .part v0x561a46f44200_0, 0, 6;
L_0x561a46f57fe0 .cmp/eq 6, L_0x561a46f57f40, L_0x7ff51a1af720;
L_0x561a46f58240 .part v0x561a46f44200_0, 0, 6;
L_0x561a46f582e0 .cmp/eq 6, L_0x561a46f58240, L_0x7ff51a1af768;
L_0x561a46f58680 .part L_0x561a46f446d0, 3, 2;
L_0x561a46f58770 .cmp/eq 2, L_0x561a46f58680, L_0x7ff51a1af7b0;
L_0x561a46f589f0 .cmp/eq 6, L_0x561a46f446d0, L_0x7ff51a1af7f8;
L_0x561a46f58bf0 .cmp/eq 6, L_0x561a46f446d0, L_0x7ff51a1af840;
L_0x561a46f59050 .cmp/eq 6, L_0x561a46f446d0, L_0x7ff51a1af888;
L_0x561a46f58ef0 .cmp/eq 6, L_0x561a46f446d0, L_0x7ff51a1af8d0;
L_0x561a46f59520 .functor MUXZ 1, L_0x7ff51a1af918, L_0x561a46f55e30, L_0x561a46f5dfb0, C4<>;
L_0x561a46f598d0 .part v0x561a46f44200_0, 21, 5;
L_0x561a46f59b30 .part v0x561a46f44200_0, 16, 5;
L_0x561a46f59c20 .part v0x561a46f44200_0, 11, 5;
L_0x561a46f59e40 .part v0x561a46f44200_0, 16, 5;
L_0x561a46f59ee0 .functor MUXZ 5, L_0x561a46f59e40, L_0x561a46f59c20, L_0x561a46f1aac0, C4<>;
L_0x561a46f5a200 .functor MUXZ 5, L_0x561a46f59ee0, L_0x7ff51a1af960, L_0x561a46f56a20, C4<>;
L_0x561a46f5a5e0 .arith/sum 32, L_0x561a46f5ce40, L_0x7ff51a1af9a8;
L_0x561a46f5a890 .functor MUXZ 32, v0x561a46f375f0_0, v0x561a46f43e30_0, L_0x561a46f1e100, C4<>;
L_0x561a46f5aa20 .functor MUXZ 32, L_0x561a46f5a890, v0x561a46f390d0_0, L_0x561a46f59460, C4<>;
L_0x561a46f5ad60 .functor MUXZ 32, L_0x561a46f5aa20, v0x561a46f38880_0, L_0x561a46f59140, C4<>;
L_0x561a46f5aef0 .functor MUXZ 32, L_0x561a46f5ad60, L_0x561a46f5a5e0, L_0x561a46f5a4a0, C4<>;
L_0x561a46f5ce40 .arith/sum 32, v0x561a46f381c0_0, L_0x7ff51a1afac8;
L_0x561a46f5d040 .part v0x561a46f44200_0, 0, 16;
L_0x561a46f5d2b0 .concat [ 16 2 0 0], L_0x561a46f5d040, L_0x7ff51a1afb10;
L_0x561a46f5d3f0 .part L_0x561a46f5d2b0, 0, 16;
L_0x561a46f5d6c0 .concat [ 2 16 0 0], L_0x7ff51a1afb58, L_0x561a46f5d3f0;
L_0x561a46f5d800 .part L_0x561a46f5d6c0, 17, 1;
L_0x561a46f5dae0 .functor MUXZ 14, L_0x7ff51a1afbe8, L_0x7ff51a1afba0, L_0x561a46f5d800, C4<>;
L_0x561a46f5dc70 .concat [ 18 14 0 0], L_0x561a46f5d6c0, L_0x561a46f5dae0;
S_0x561a46f144a0 .scope module, "cpu_alu" "alu" 5 158, 6 1 0, S_0x561a46f02120;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x561a46f36650_0 .net *"_ivl_10", 15 0, L_0x561a46f5c540;  1 drivers
L_0x7ff51a1afa80 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561a46f36750_0 .net/2u *"_ivl_14", 15 0, L_0x7ff51a1afa80;  1 drivers
v0x561a46f36830_0 .net *"_ivl_17", 15 0, L_0x561a46f5c7b0;  1 drivers
v0x561a46f368f0_0 .net *"_ivl_5", 0 0, L_0x561a46f5be20;  1 drivers
v0x561a46f369d0_0 .net *"_ivl_6", 15 0, L_0x561a46f5bec0;  1 drivers
v0x561a46f36b00_0 .net *"_ivl_9", 15 0, L_0x561a46f5c290;  1 drivers
v0x561a46f36be0_0 .net "addr_rt", 4 0, L_0x561a46f5cae0;  1 drivers
v0x561a46f36cc0_0 .var "b_flag", 0 0;
v0x561a46f36d80_0 .net "funct", 5 0, L_0x561a46f5bd80;  1 drivers
v0x561a46f36ef0_0 .var "hi", 31 0;
v0x561a46f36fd0_0 .net "instructionword", 31 0, v0x561a46f44200_0;  alias, 1 drivers
v0x561a46f370b0_0 .var "lo", 31 0;
v0x561a46f37190_0 .var "memaddroffset", 31 0;
v0x561a46f37270_0 .var "multresult", 63 0;
v0x561a46f37350_0 .net "op1", 31 0, L_0x561a46f5b930;  alias, 1 drivers
v0x561a46f37430_0 .net "op2", 31 0, L_0x561a46f5ba80;  alias, 1 drivers
v0x561a46f37510_0 .net "opcode", 5 0, L_0x561a46f5bce0;  1 drivers
v0x561a46f375f0_0 .var "result", 31 0;
v0x561a46f376d0_0 .net "shamt", 4 0, L_0x561a46f5c9e0;  1 drivers
v0x561a46f377b0_0 .net/s "sign_op1", 31 0, L_0x561a46f5b930;  alias, 1 drivers
v0x561a46f37870_0 .net/s "sign_op2", 31 0, L_0x561a46f5ba80;  alias, 1 drivers
v0x561a46f37910_0 .net "simmediatedata", 31 0, L_0x561a46f5c620;  1 drivers
v0x561a46f379d0_0 .net "simmediatedatas", 31 0, L_0x561a46f5c620;  alias, 1 drivers
v0x561a46f37a90_0 .net "uimmediatedata", 31 0, L_0x561a46f5c8a0;  1 drivers
v0x561a46f37b50_0 .net "unsign_op1", 31 0, L_0x561a46f5b930;  alias, 1 drivers
v0x561a46f37c10_0 .net "unsign_op2", 31 0, L_0x561a46f5ba80;  alias, 1 drivers
v0x561a46f37d20_0 .var "unsigned_result", 31 0;
E_0x561a46e667b0/0 .event anyedge, v0x561a46f37510_0, v0x561a46f36d80_0, v0x561a46f37430_0, v0x561a46f376d0_0;
E_0x561a46e667b0/1 .event anyedge, v0x561a46f37350_0, v0x561a46f37270_0, v0x561a46f36be0_0, v0x561a46f37910_0;
E_0x561a46e667b0/2 .event anyedge, v0x561a46f37a90_0, v0x561a46f37d20_0;
E_0x561a46e667b0 .event/or E_0x561a46e667b0/0, E_0x561a46e667b0/1, E_0x561a46e667b0/2;
L_0x561a46f5bce0 .part v0x561a46f44200_0, 26, 6;
L_0x561a46f5bd80 .part v0x561a46f44200_0, 0, 6;
L_0x561a46f5be20 .part v0x561a46f44200_0, 15, 1;
LS_0x561a46f5bec0_0_0 .concat [ 1 1 1 1], L_0x561a46f5be20, L_0x561a46f5be20, L_0x561a46f5be20, L_0x561a46f5be20;
LS_0x561a46f5bec0_0_4 .concat [ 1 1 1 1], L_0x561a46f5be20, L_0x561a46f5be20, L_0x561a46f5be20, L_0x561a46f5be20;
LS_0x561a46f5bec0_0_8 .concat [ 1 1 1 1], L_0x561a46f5be20, L_0x561a46f5be20, L_0x561a46f5be20, L_0x561a46f5be20;
LS_0x561a46f5bec0_0_12 .concat [ 1 1 1 1], L_0x561a46f5be20, L_0x561a46f5be20, L_0x561a46f5be20, L_0x561a46f5be20;
L_0x561a46f5bec0 .concat [ 4 4 4 4], LS_0x561a46f5bec0_0_0, LS_0x561a46f5bec0_0_4, LS_0x561a46f5bec0_0_8, LS_0x561a46f5bec0_0_12;
L_0x561a46f5c290 .part v0x561a46f44200_0, 0, 16;
L_0x561a46f5c540 .concat [ 16 0 0 0], L_0x561a46f5c290;
L_0x561a46f5c620 .concat [ 16 16 0 0], L_0x561a46f5c540, L_0x561a46f5bec0;
L_0x561a46f5c7b0 .part v0x561a46f44200_0, 0, 16;
L_0x561a46f5c8a0 .concat [ 16 16 0 0], L_0x561a46f5c7b0, L_0x7ff51a1afa80;
L_0x561a46f5c9e0 .part v0x561a46f44200_0, 6, 5;
L_0x561a46f5cae0 .part v0x561a46f44200_0, 16, 5;
S_0x561a46f37f50 .scope module, "cpu_pc" "pc" 5 235, 7 1 0, S_0x561a46f02120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
v0x561a46f38100_0 .net "clk", 0 0, v0x561a46f43b10_0;  alias, 1 drivers
v0x561a46f381c0_0 .var "curr_addr", 31 0;
v0x561a46f382a0_0 .net "enable", 0 0, L_0x561a46f5e130;  alias, 1 drivers
v0x561a46f38340_0 .net "next_addr", 31 0, v0x561a46f42a70_0;  1 drivers
v0x561a46f38420_0 .net "reset", 0 0, v0x561a46f44390_0;  alias, 1 drivers
S_0x561a46f385d0 .scope module, "hi" "hl_reg" 5 185, 8 1 0, S_0x561a46f02120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x561a46f387b0_0 .net "clk", 0 0, v0x561a46f43b10_0;  alias, 1 drivers
v0x561a46f38880_0 .var "data", 31 0;
v0x561a46f38940_0 .net "data_in", 31 0, v0x561a46f36ef0_0;  alias, 1 drivers
v0x561a46f38a40_0 .net "data_out", 31 0, v0x561a46f38880_0;  alias, 1 drivers
v0x561a46f38b00_0 .net "enable", 0 0, L_0x561a46f5cbf0;  alias, 1 drivers
v0x561a46f38c10_0 .net "reset", 0 0, v0x561a46f44390_0;  alias, 1 drivers
S_0x561a46f38d60 .scope module, "lo" "hl_reg" 5 177, 8 1 0, S_0x561a46f02120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x561a46f38fc0_0 .net "clk", 0 0, v0x561a46f43b10_0;  alias, 1 drivers
v0x561a46f390d0_0 .var "data", 31 0;
v0x561a46f391b0_0 .net "data_in", 31 0, v0x561a46f370b0_0;  alias, 1 drivers
v0x561a46f39280_0 .net "data_out", 31 0, v0x561a46f390d0_0;  alias, 1 drivers
v0x561a46f39340_0 .net "enable", 0 0, L_0x561a46f5cbf0;  alias, 1 drivers
v0x561a46f39430_0 .net "reset", 0 0, v0x561a46f44390_0;  alias, 1 drivers
S_0x561a46f395a0 .scope module, "register" "regfile" 5 124, 9 1 0, S_0x561a46f02120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x561a46f5a680 .functor BUFZ 32, L_0x561a46f5b290, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x561a46f5b6f0 .functor BUFZ 32, L_0x561a46f5b510, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x561a46f3a320_2 .array/port v0x561a46f3a320, 2;
L_0x561a46f5b800 .functor BUFZ 32, v0x561a46f3a320_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x561a46f397d0_0 .net *"_ivl_0", 31 0, L_0x561a46f5b290;  1 drivers
v0x561a46f398d0_0 .net *"_ivl_10", 6 0, L_0x561a46f5b5b0;  1 drivers
L_0x7ff51a1afa38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561a46f399b0_0 .net *"_ivl_13", 1 0, L_0x7ff51a1afa38;  1 drivers
v0x561a46f39a70_0 .net *"_ivl_2", 6 0, L_0x561a46f5b330;  1 drivers
L_0x7ff51a1af9f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561a46f39b50_0 .net *"_ivl_5", 1 0, L_0x7ff51a1af9f0;  1 drivers
v0x561a46f39c80_0 .net *"_ivl_8", 31 0, L_0x561a46f5b510;  1 drivers
v0x561a46f39d60_0 .net "r_clk", 0 0, v0x561a46f43b10_0;  alias, 1 drivers
v0x561a46f39e00_0 .net "r_clk_enable", 0 0, v0x561a46f43bb0_0;  alias, 1 drivers
v0x561a46f39ec0_0 .net "read_data1", 31 0, L_0x561a46f5a680;  alias, 1 drivers
v0x561a46f39fa0_0 .net "read_data2", 31 0, L_0x561a46f5b6f0;  alias, 1 drivers
v0x561a46f3a080_0 .net "read_reg1", 4 0, L_0x561a46f598d0;  alias, 1 drivers
v0x561a46f3a160_0 .net "read_reg2", 4 0, L_0x561a46f59b30;  alias, 1 drivers
v0x561a46f3a240_0 .net "register_v0", 31 0, L_0x561a46f5b800;  alias, 1 drivers
v0x561a46f3a320 .array "registers", 0 31, 31 0;
v0x561a46f3a8f0_0 .net "reset", 0 0, v0x561a46f44390_0;  alias, 1 drivers
v0x561a46f3a990_0 .net "write_control", 0 0, L_0x561a46f5a390;  alias, 1 drivers
v0x561a46f3aa50_0 .net "write_data", 31 0, L_0x561a46f5aef0;  alias, 1 drivers
v0x561a46f3ac40_0 .net "write_reg", 4 0, L_0x561a46f5a200;  alias, 1 drivers
L_0x561a46f5b290 .array/port v0x561a46f3a320, L_0x561a46f5b330;
L_0x561a46f5b330 .concat [ 5 2 0 0], L_0x561a46f598d0, L_0x7ff51a1af9f0;
L_0x561a46f5b510 .array/port v0x561a46f3a320, L_0x561a46f5b5b0;
L_0x561a46f5b5b0 .concat [ 5 2 0 0], L_0x561a46f59b30, L_0x7ff51a1afa38;
S_0x561a46f01920 .scope module, "instruction_ram" "instruction_ram" 10 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
o0x7ff51a1fb438 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x561a46f44430_0 .net "instr_address", 31 0, o0x7ff51a1fb438;  0 drivers
v0x561a46f444f0_0 .var "instr_readdata", 31 0;
    .scope S_0x561a46f395a0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561a46f3a320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561a46f3a320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561a46f3a320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561a46f3a320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561a46f3a320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561a46f3a320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561a46f3a320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561a46f3a320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561a46f3a320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561a46f3a320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561a46f3a320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561a46f3a320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561a46f3a320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561a46f3a320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561a46f3a320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561a46f3a320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561a46f3a320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561a46f3a320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561a46f3a320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561a46f3a320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561a46f3a320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561a46f3a320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561a46f3a320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561a46f3a320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561a46f3a320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561a46f3a320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561a46f3a320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561a46f3a320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561a46f3a320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561a46f3a320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561a46f3a320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561a46f3a320, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x561a46f395a0;
T_1 ;
    %wait E_0x561a46e8e2b0;
    %load/vec4 v0x561a46f3a8f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561a46f3a320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561a46f3a320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561a46f3a320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561a46f3a320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561a46f3a320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561a46f3a320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561a46f3a320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561a46f3a320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561a46f3a320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561a46f3a320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561a46f3a320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561a46f3a320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561a46f3a320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561a46f3a320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561a46f3a320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561a46f3a320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561a46f3a320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561a46f3a320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561a46f3a320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561a46f3a320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561a46f3a320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561a46f3a320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561a46f3a320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561a46f3a320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561a46f3a320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561a46f3a320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561a46f3a320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561a46f3a320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561a46f3a320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561a46f3a320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561a46f3a320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561a46f3a320, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x561a46f39e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x561a46f3a990_0;
    %load/vec4 v0x561a46f3ac40_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x561a46f3aa50_0;
    %load/vec4 v0x561a46f3ac40_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561a46f3a320, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x561a46f144a0;
T_2 ;
    %wait E_0x561a46e667b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561a46f36cc0_0, 0, 1;
    %load/vec4 v0x561a46f37510_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %jmp T_2.22;
T_2.0 ;
    %load/vec4 v0x561a46f36d80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.43, 6;
    %jmp T_2.44;
T_2.23 ;
    %load/vec4 v0x561a46f37870_0;
    %ix/getv 4, v0x561a46f376d0_0;
    %shiftl 4;
    %store/vec4 v0x561a46f37d20_0, 0, 32;
    %jmp T_2.44;
T_2.24 ;
    %load/vec4 v0x561a46f37870_0;
    %ix/getv 4, v0x561a46f376d0_0;
    %shiftr 4;
    %store/vec4 v0x561a46f37d20_0, 0, 32;
    %jmp T_2.44;
T_2.25 ;
    %load/vec4 v0x561a46f37870_0;
    %ix/getv 4, v0x561a46f376d0_0;
    %shiftr/s 4;
    %store/vec4 v0x561a46f37d20_0, 0, 32;
    %jmp T_2.44;
T_2.26 ;
    %load/vec4 v0x561a46f37870_0;
    %load/vec4 v0x561a46f37b50_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x561a46f37d20_0, 0, 32;
    %jmp T_2.44;
T_2.27 ;
    %load/vec4 v0x561a46f37870_0;
    %load/vec4 v0x561a46f37b50_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x561a46f37d20_0, 0, 32;
    %jmp T_2.44;
T_2.28 ;
    %load/vec4 v0x561a46f37870_0;
    %load/vec4 v0x561a46f37b50_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x561a46f37d20_0, 0, 32;
    %jmp T_2.44;
T_2.29 ;
    %load/vec4 v0x561a46f377b0_0;
    %pad/s 64;
    %load/vec4 v0x561a46f37870_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x561a46f37270_0, 0, 64;
    %load/vec4 v0x561a46f37270_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x561a46f36ef0_0, 0, 32;
    %load/vec4 v0x561a46f37270_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x561a46f370b0_0, 0, 32;
    %jmp T_2.44;
T_2.30 ;
    %load/vec4 v0x561a46f37b50_0;
    %pad/u 64;
    %load/vec4 v0x561a46f37c10_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x561a46f37270_0, 0, 64;
    %load/vec4 v0x561a46f37270_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x561a46f36ef0_0, 0, 32;
    %load/vec4 v0x561a46f37270_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x561a46f370b0_0, 0, 32;
    %jmp T_2.44;
T_2.31 ;
    %load/vec4 v0x561a46f377b0_0;
    %load/vec4 v0x561a46f37870_0;
    %mod/s;
    %store/vec4 v0x561a46f36ef0_0, 0, 32;
    %load/vec4 v0x561a46f377b0_0;
    %load/vec4 v0x561a46f37870_0;
    %div/s;
    %store/vec4 v0x561a46f370b0_0, 0, 32;
    %jmp T_2.44;
T_2.32 ;
    %load/vec4 v0x561a46f37b50_0;
    %load/vec4 v0x561a46f37c10_0;
    %mod;
    %store/vec4 v0x561a46f36ef0_0, 0, 32;
    %load/vec4 v0x561a46f37b50_0;
    %load/vec4 v0x561a46f37c10_0;
    %div;
    %store/vec4 v0x561a46f370b0_0, 0, 32;
    %jmp T_2.44;
T_2.33 ;
    %load/vec4 v0x561a46f37350_0;
    %store/vec4 v0x561a46f36ef0_0, 0, 32;
    %jmp T_2.44;
T_2.34 ;
    %load/vec4 v0x561a46f37350_0;
    %store/vec4 v0x561a46f370b0_0, 0, 32;
    %jmp T_2.44;
T_2.35 ;
    %load/vec4 v0x561a46f377b0_0;
    %load/vec4 v0x561a46f37870_0;
    %add;
    %store/vec4 v0x561a46f37d20_0, 0, 32;
    %jmp T_2.44;
T_2.36 ;
    %load/vec4 v0x561a46f37b50_0;
    %load/vec4 v0x561a46f37c10_0;
    %add;
    %store/vec4 v0x561a46f37d20_0, 0, 32;
    %jmp T_2.44;
T_2.37 ;
    %load/vec4 v0x561a46f37b50_0;
    %load/vec4 v0x561a46f37c10_0;
    %sub;
    %store/vec4 v0x561a46f37d20_0, 0, 32;
    %jmp T_2.44;
T_2.38 ;
    %load/vec4 v0x561a46f37b50_0;
    %load/vec4 v0x561a46f37c10_0;
    %and;
    %store/vec4 v0x561a46f37d20_0, 0, 32;
    %jmp T_2.44;
T_2.39 ;
    %load/vec4 v0x561a46f37b50_0;
    %load/vec4 v0x561a46f37c10_0;
    %or;
    %store/vec4 v0x561a46f37d20_0, 0, 32;
    %jmp T_2.44;
T_2.40 ;
    %load/vec4 v0x561a46f37b50_0;
    %load/vec4 v0x561a46f37c10_0;
    %xor;
    %store/vec4 v0x561a46f37d20_0, 0, 32;
    %jmp T_2.44;
T_2.41 ;
    %load/vec4 v0x561a46f37b50_0;
    %load/vec4 v0x561a46f37c10_0;
    %or;
    %inv;
    %store/vec4 v0x561a46f37d20_0, 0, 32;
    %jmp T_2.44;
T_2.42 ;
    %load/vec4 v0x561a46f377b0_0;
    %load/vec4 v0x561a46f37870_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.46, 8;
T_2.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.46, 8;
 ; End of false expr.
    %blend;
T_2.46;
    %store/vec4 v0x561a46f37d20_0, 0, 32;
    %jmp T_2.44;
T_2.43 ;
    %load/vec4 v0x561a46f37b50_0;
    %load/vec4 v0x561a46f37c10_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.48, 8;
T_2.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.48, 8;
 ; End of false expr.
    %blend;
T_2.48;
    %store/vec4 v0x561a46f37d20_0, 0, 32;
    %jmp T_2.44;
T_2.44 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.1 ;
    %load/vec4 v0x561a46f36be0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_2.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_2.52, 6;
    %jmp T_2.53;
T_2.49 ;
    %load/vec4 v0x561a46f377b0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561a46f36cc0_0, 0, 1;
    %jmp T_2.55;
T_2.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561a46f36cc0_0, 0, 1;
T_2.55 ;
    %jmp T_2.53;
T_2.50 ;
    %load/vec4 v0x561a46f377b0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561a46f36cc0_0, 0, 1;
    %jmp T_2.57;
T_2.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561a46f36cc0_0, 0, 1;
T_2.57 ;
    %jmp T_2.53;
T_2.51 ;
    %load/vec4 v0x561a46f377b0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561a46f36cc0_0, 0, 1;
    %jmp T_2.59;
T_2.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561a46f36cc0_0, 0, 1;
T_2.59 ;
    %jmp T_2.53;
T_2.52 ;
    %load/vec4 v0x561a46f377b0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561a46f36cc0_0, 0, 1;
    %jmp T_2.61;
T_2.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561a46f36cc0_0, 0, 1;
T_2.61 ;
    %jmp T_2.53;
T_2.53 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.2 ;
    %load/vec4 v0x561a46f377b0_0;
    %load/vec4 v0x561a46f37870_0;
    %cmp/e;
    %jmp/0xz  T_2.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561a46f36cc0_0, 0, 1;
    %jmp T_2.63;
T_2.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561a46f36cc0_0, 0, 1;
T_2.63 ;
    %jmp T_2.22;
T_2.3 ;
    %load/vec4 v0x561a46f377b0_0;
    %load/vec4 v0x561a46f37430_0;
    %cmp/ne;
    %jmp/0xz  T_2.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561a46f36cc0_0, 0, 1;
    %jmp T_2.65;
T_2.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561a46f36cc0_0, 0, 1;
T_2.65 ;
    %jmp T_2.22;
T_2.4 ;
    %load/vec4 v0x561a46f377b0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561a46f36cc0_0, 0, 1;
    %jmp T_2.67;
T_2.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561a46f36cc0_0, 0, 1;
T_2.67 ;
    %jmp T_2.22;
T_2.5 ;
    %load/vec4 v0x561a46f377b0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561a46f36cc0_0, 0, 1;
    %jmp T_2.69;
T_2.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561a46f36cc0_0, 0, 1;
T_2.69 ;
    %jmp T_2.22;
T_2.6 ;
    %load/vec4 v0x561a46f377b0_0;
    %load/vec4 v0x561a46f37910_0;
    %add;
    %store/vec4 v0x561a46f37d20_0, 0, 32;
    %jmp T_2.22;
T_2.7 ;
    %load/vec4 v0x561a46f37b50_0;
    %load/vec4 v0x561a46f37910_0;
    %add;
    %store/vec4 v0x561a46f37d20_0, 0, 32;
    %jmp T_2.22;
T_2.8 ;
    %load/vec4 v0x561a46f377b0_0;
    %load/vec4 v0x561a46f37910_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.71, 8;
T_2.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.71, 8;
 ; End of false expr.
    %blend;
T_2.71;
    %store/vec4 v0x561a46f37d20_0, 0, 32;
    %jmp T_2.22;
T_2.9 ;
    %load/vec4 v0x561a46f37b50_0;
    %load/vec4 v0x561a46f379d0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.73, 8;
T_2.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.73, 8;
 ; End of false expr.
    %blend;
T_2.73;
    %store/vec4 v0x561a46f37d20_0, 0, 32;
    %jmp T_2.22;
T_2.10 ;
    %load/vec4 v0x561a46f37b50_0;
    %load/vec4 v0x561a46f37a90_0;
    %and;
    %store/vec4 v0x561a46f37d20_0, 0, 32;
    %jmp T_2.22;
T_2.11 ;
    %load/vec4 v0x561a46f37b50_0;
    %load/vec4 v0x561a46f37a90_0;
    %or;
    %store/vec4 v0x561a46f37d20_0, 0, 32;
    %jmp T_2.22;
T_2.12 ;
    %load/vec4 v0x561a46f37b50_0;
    %load/vec4 v0x561a46f37a90_0;
    %xor;
    %store/vec4 v0x561a46f37d20_0, 0, 32;
    %jmp T_2.22;
T_2.13 ;
    %load/vec4 v0x561a46f37a90_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x561a46f37d20_0, 0, 32;
    %jmp T_2.22;
T_2.14 ;
    %load/vec4 v0x561a46f377b0_0;
    %load/vec4 v0x561a46f37910_0;
    %add;
    %store/vec4 v0x561a46f37190_0, 0, 32;
    %jmp T_2.22;
T_2.15 ;
    %load/vec4 v0x561a46f377b0_0;
    %load/vec4 v0x561a46f37910_0;
    %add;
    %store/vec4 v0x561a46f37190_0, 0, 32;
    %jmp T_2.22;
T_2.16 ;
    %load/vec4 v0x561a46f377b0_0;
    %load/vec4 v0x561a46f37910_0;
    %add;
    %store/vec4 v0x561a46f37190_0, 0, 32;
    %jmp T_2.22;
T_2.17 ;
    %load/vec4 v0x561a46f377b0_0;
    %load/vec4 v0x561a46f37910_0;
    %add;
    %store/vec4 v0x561a46f37190_0, 0, 32;
    %jmp T_2.22;
T_2.18 ;
    %load/vec4 v0x561a46f377b0_0;
    %load/vec4 v0x561a46f37910_0;
    %add;
    %store/vec4 v0x561a46f37190_0, 0, 32;
    %jmp T_2.22;
T_2.19 ;
    %load/vec4 v0x561a46f377b0_0;
    %load/vec4 v0x561a46f37910_0;
    %add;
    %store/vec4 v0x561a46f37190_0, 0, 32;
    %jmp T_2.22;
T_2.20 ;
    %load/vec4 v0x561a46f377b0_0;
    %load/vec4 v0x561a46f37910_0;
    %add;
    %store/vec4 v0x561a46f37190_0, 0, 32;
    %jmp T_2.22;
T_2.21 ;
    %load/vec4 v0x561a46f377b0_0;
    %load/vec4 v0x561a46f37910_0;
    %add;
    %store/vec4 v0x561a46f37190_0, 0, 32;
    %jmp T_2.22;
T_2.22 ;
    %pop/vec4 1;
    %load/vec4 v0x561a46f37d20_0;
    %store/vec4 v0x561a46f375f0_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x561a46f38d60;
T_3 ;
    %wait E_0x561a46e8e2b0;
    %load/vec4 v0x561a46f39430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561a46f390d0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x561a46f39340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x561a46f391b0_0;
    %assign/vec4 v0x561a46f390d0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x561a46f385d0;
T_4 ;
    %wait E_0x561a46e8e2b0;
    %load/vec4 v0x561a46f38c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561a46f38880_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x561a46f38b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x561a46f38940_0;
    %assign/vec4 v0x561a46f38880_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x561a46f37f50;
T_5 ;
    %wait E_0x561a46e8e2b0;
    %load/vec4 v0x561a46f38420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x561a46f381c0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x561a46f382a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x561a46f38340_0;
    %assign/vec4 v0x561a46f381c0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x561a46f02120;
T_6 ;
    %wait E_0x561a46e8e2b0;
    %vpi_call/w 5 115 "$display", "reset=%h", v0x561a46f434d0_0 {0 0 0};
    %vpi_call/w 5 116 "$display", "i_word=%b, active=%h, reg_write=%h", v0x561a46f41660_0, v0x561a46f40560_0, v0x561a46f430b0_0 {0 0 0};
    %vpi_call/w 5 117 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x561a46f42da0_0, v0x561a46f42f40_0 {0 0 0};
    %vpi_call/w 5 118 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x561a46f42cd0_0, v0x561a46f42e70_0 {0 0 0};
    %vpi_call/w 5 119 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d", v0x561a46f43170_0, v0x561a46f43600_0, v0x561a46f43330_0 {0 0 0};
    %vpi_call/w 5 120 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x561a46f429b0_0, v0x561a46f43770_0, v0x561a46f436d0_0, v0x561a46f41ac0_0, v0x561a46f41330_0 {0 0 0};
    %vpi_call/w 5 121 "$display", "pc=%h", v0x561a46f40c80_0 {0 0 0};
    %jmp T_6;
    .thread T_6;
    .scope S_0x561a46f02120;
T_7 ;
    %wait E_0x561a46e8fd70;
    %load/vec4 v0x561a46f40860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x561a46f40d70_0;
    %load/vec4 v0x561a46f409c0_0;
    %add;
    %store/vec4 v0x561a46f42a70_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x561a46f41720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x561a46f40d70_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x561a46f41660_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x561a46f42a70_0, 0, 32;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x561a46f417c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x561a46f42cd0_0;
    %store/vec4 v0x561a46f42a70_0, 0, 32;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x561a46f40d70_0;
    %store/vec4 v0x561a46f42a70_0, 0, 32;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x561a46f02120;
T_8 ;
    %wait E_0x561a46e8e2b0;
    %load/vec4 v0x561a46f434d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561a46f40be0_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x561a46f40c80_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x561a46f40be0_0, 0, 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x561a46eef030;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561a46f43b10_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x561a46f43b10_0;
    %inv;
    %store/vec4 v0x561a46f43b10_0, 0, 1;
    %delay 4, 0;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %end;
    .thread T_9;
    .scope S_0x561a46eef030;
T_10 ;
    %fork t_1, S_0x561a46f01cf0;
    %jmp t_0;
    .scope S_0x561a46f01cf0;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561a46f44390_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561a46f43bb0_0, 0, 1;
    %wait E_0x561a46e8e2b0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561a46f44390_0, 0, 1;
    %wait E_0x561a46e8e2b0;
    %delay 2, 0;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x561a46f359a0_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x561a46f43e30_0, 0, 32;
    %pushi/vec4 29, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x561a46f35c90_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x561a46f35f30_0, 0, 5;
    %load/vec4 v0x561a46f359a0_0;
    %store/vec4 v0x561a46f36010_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x561a46f35a80_0, 0, 16;
    %load/vec4 v0x561a46f35c90_0;
    %load/vec4 v0x561a46f35f30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561a46f36010_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561a46f35a80_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x561a46f35bb0_0, 0, 32;
    %load/vec4 v0x561a46f35bb0_0;
    %store/vec4 v0x561a46f44200_0, 0, 32;
    %wait E_0x561a46e8e2b0;
    %delay 2, 0;
    %load/vec4 v0x561a46f43f00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %jmp T_10.3;
T_10.2 ;
    %vpi_call/w 4 79 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_10.3 ;
    %load/vec4 v0x561a46f43d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %jmp T_10.5;
T_10.4 ;
    %vpi_call/w 4 80 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_10.5 ;
    %load/vec4 v0x561a46f43e30_0;
    %addi 3703181876, 0, 32;
    %store/vec4 v0x561a46f43e30_0, 0, 32;
    %load/vec4 v0x561a46f359a0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x561a46f359a0_0, 0, 5;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x561a46f359a0_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x561a46f361d0_0, 0, 32;
    %pushi/vec4 28, 0, 32;
T_10.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.7, 5;
    %jmp/1 T_10.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x561a46f35c90_0, 0, 6;
    %pushi/vec4 27, 0, 6;
    %store/vec4 v0x561a46f358e0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x561a46f360f0_0, 0, 5;
    %load/vec4 v0x561a46f359a0_0;
    %store/vec4 v0x561a46f35f30_0, 0, 5;
    %load/vec4 v0x561a46f359a0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x561a46f36010_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x561a46f35e50_0, 0, 5;
    %load/vec4 v0x561a46f35c90_0;
    %load/vec4 v0x561a46f35f30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561a46f36010_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561a46f35e50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561a46f360f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561a46f358e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x561a46f35d70_0, 0, 32;
    %load/vec4 v0x561a46f35d70_0;
    %store/vec4 v0x561a46f44200_0, 0, 32;
    %load/vec4 v0x561a46f361d0_0;
    %load/vec4 v0x561a46f361d0_0;
    %addi 3703181876, 0, 32;
    %div;
    %store/vec4 v0x561a46f35700_0, 0, 32;
    %load/vec4 v0x561a46f361d0_0;
    %load/vec4 v0x561a46f361d0_0;
    %addi 3703181876, 0, 32;
    %mod;
    %store/vec4 v0x561a46f35800_0, 0, 32;
    %wait E_0x561a46e8e2b0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x561a46f35c90_0, 0, 6;
    %pushi/vec4 18, 0, 6;
    %store/vec4 v0x561a46f358e0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x561a46f360f0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x561a46f35f30_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x561a46f36010_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x561a46f35e50_0, 0, 5;
    %load/vec4 v0x561a46f35c90_0;
    %load/vec4 v0x561a46f35f30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561a46f36010_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561a46f35e50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561a46f360f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561a46f358e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x561a46f35d70_0, 0, 32;
    %load/vec4 v0x561a46f35d70_0;
    %store/vec4 v0x561a46f44200_0, 0, 32;
    %wait E_0x561a46e8e2b0;
    %delay 2, 0;
    %load/vec4 v0x561a46f442a0_0;
    %load/vec4 v0x561a46f35700_0;
    %cmp/e;
    %jmp/0xz  T_10.8, 4;
    %jmp T_10.9;
T_10.8 ;
    %vpi_call/w 4 116 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x561a46f35700_0, v0x561a46f442a0_0 {0 0 0};
T_10.9 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x561a46f35c90_0, 0, 6;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v0x561a46f358e0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x561a46f360f0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x561a46f35f30_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x561a46f36010_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x561a46f35e50_0, 0, 5;
    %load/vec4 v0x561a46f35c90_0;
    %load/vec4 v0x561a46f35f30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561a46f36010_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561a46f35e50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561a46f360f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561a46f358e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x561a46f35d70_0, 0, 32;
    %load/vec4 v0x561a46f35d70_0;
    %store/vec4 v0x561a46f44200_0, 0, 32;
    %wait E_0x561a46e8e2b0;
    %delay 2, 0;
    %load/vec4 v0x561a46f442a0_0;
    %load/vec4 v0x561a46f35800_0;
    %cmp/e;
    %jmp/0xz  T_10.10, 4;
    %jmp T_10.11;
T_10.10 ;
    %vpi_call/w 4 130 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x561a46f35800_0, v0x561a46f442a0_0 {0 0 0};
T_10.11 ;
    %load/vec4 v0x561a46f361d0_0;
    %addi 3703181876, 0, 32;
    %store/vec4 v0x561a46f361d0_0, 0, 32;
    %load/vec4 v0x561a46f359a0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x561a46f359a0_0, 0, 5;
    %jmp T_10.6;
T_10.7 ;
    %pop/vec4 1;
    %end;
    .scope S_0x561a46eef030;
t_0 %join;
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/data_ram.v";
    "test/tb/divu_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/instruction_ram.v";
