0.6
2018.3
Dec  6 2018
23:39:36
/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1522801934,verilog,,,,glbl,,,,,,,,
/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sim_1/new/testbench.v,1561991757,verilog,,,,testbench,,,../../../../project_1.srcs/sources_1/new,,,,,
/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/ALUOUt_Div_Choose.v,1562055295,verilog,,/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/M_E_databack.v,/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/defines.vh,ALUOut_Div_Choose,,,../../../../project_1.srcs/sources_1/new,,,,,
/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/M_E_databack.v,1557412854,verilog,,/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/PC_ALU.v,/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/defines.vh,M_E_databack,,,../../../../project_1.srcs/sources_1/new,,,,,
/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/PC_ALU.v,1562037045,verilog,,/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/SrcAE_SrcBE_ALU.v,/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/defines.vh,PC_ALU,,,../../../../project_1.srcs/sources_1/new,,,,,
/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/SrcAE_SrcBE_ALU.v,1562055782,verilog,,/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/accessMem_writeback.v,,SrcAE_SrcBE_ALU,,,../../../../project_1.srcs/sources_1/new,,,,,
/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/accessMem_writeback.v,1557408256,verilog,,/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/access_mem.v,/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/defines.vh,accessMem_writeback,,,../../../../project_1.srcs/sources_1/new,,,,,
/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/access_mem.v,1562044904,verilog,,/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/control_unit.v,/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/defines.vh,access_mem,,,../../../../project_1.srcs/sources_1/new,,,,,
/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/control_unit.v,1562057310,verilog,,/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/data_ram.v,/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/defines.vh,control_unit,,,../../../../project_1.srcs/sources_1/new,,,,,
/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/data_ram.v,1558879300,verilog,,/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/decode.v,/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/defines.vh,data_ram,,,../../../../project_1.srcs/sources_1/new,,,,,
/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/decode.v,1562037237,verilog,,/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/decode_exe.v,/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/defines.vh,decode,,,../../../../project_1.srcs/sources_1/new,,,,,
/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/decode_exe.v,1562060317,verilog,,/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/div.v,/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/defines.vh,decode_exe,,,../../../../project_1.srcs/sources_1/new,,,,,
/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/defines.vh,1562063424,verilog,,,,defines,,,,,,,,
/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/div.v,1562055496,verilog,,/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/exe_accessMem.v,,div,,,../../../../project_1.srcs/sources_1/new,,,,,
/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/exe_accessMem.v,1562055763,verilog,,/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/getEqualD.v,/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/defines.vh,exe_accessMem,,,../../../../project_1.srcs/sources_1/new,,,,,
/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/getEqualD.v,1562037854,verilog,,/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/getRdD.v,/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/defines.vh,getEqualD,,,../../../../project_1.srcs/sources_1/new,,,,,
/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/getRdD.v,1562037647,verilog,,/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/get_J_PCBranchD.v,/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/defines.vh,getRdD,,,../../../../project_1.srcs/sources_1/new,,,,,
/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/get_J_PCBranchD.v,1557412188,verilog,,/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/get_PCBranchD.v,/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/defines.vh,get_J_PCBranchD,,,../../../../project_1.srcs/sources_1/new,,,,,
/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/get_PCBranchD.v,1556106794,verilog,,/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/get_PCBranchD_final.v,/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/defines.vh,get_PCBranchD,,,../../../../project_1.srcs/sources_1/new,,,,,
/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/get_PCBranchD_final.v,1557412284,verilog,,/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/get_PCPLus8.v,/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/defines.vh,get_PCBranchD_final,,,../../../../project_1.srcs/sources_1/new,,,,,
/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/get_PCPLus8.v,1557412324,verilog,,/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/get_PCSrcD.v,/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/defines.vh,get_PCPLus8,,,../../../../project_1.srcs/sources_1/new,,,,,
/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/get_PCSrcD.v,1562037992,verilog,,/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/get_ResultW.v,/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/defines.vh,get_PCSrcD,,,../../../../project_1.srcs/sources_1/new,,,,,
/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/get_ResultW.v,1562044330,verilog,,/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/get_ResultW_withHilo.v,/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/defines.vh,get_ResultW,,,../../../../project_1.srcs/sources_1/new,,,,,
/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/get_ResultW_withHilo.v,1562044399,verilog,,/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/get_ResultW_withHilo_withPC.v,/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/defines.vh,get_ResultW_withHilo,,,../../../../project_1.srcs/sources_1/new,,,,,
/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/get_ResultW_withHilo_withPC.v,1562044454,verilog,,/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/get_ShiftSrc.v,/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/defines.vh,get_ResultW_withHilo_withPC,,,../../../../project_1.srcs/sources_1/new,,,,,
/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/get_ShiftSrc.v,1562038874,verilog,,/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/get_SrcAE.v,/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/defines.vh,get_ShiftSrc,,,../../../../project_1.srcs/sources_1/new,,,,,
/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/get_SrcAE.v,1562038729,verilog,,/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/get_SrcBE.v,/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/defines.vh,get_SrcAE,,,../../../../project_1.srcs/sources_1/new,,,,,
/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/get_SrcBE.v,1562038778,verilog,,/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/get_WriteDataE.v,/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/defines.vh,get_SrcBE,,,../../../../project_1.srcs/sources_1/new,,,,,
/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/get_WriteDataE.v,1562038985,verilog,,/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/get_WriteRegE.v,,get_WriteDataE,,,../../../../project_1.srcs/sources_1/new,,,,,
/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/get_WriteRegE.v,1562038616,verilog,,/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/get_instr.v,/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/defines.vh,get_WriteRegE,,,../../../../project_1.srcs/sources_1/new,,,,,
/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/get_instr.v,1562037062,verilog,,/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/get_pc.v,/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/defines.vh,get_instr,,,../../../../project_1.srcs/sources_1/new,,,,,
/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/get_pc.v,1561992077,verilog,,/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/hazard_unit.v,/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/defines.vh,get_pc,,,../../../../project_1.srcs/sources_1/new,,,,,
/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/hazard_unit.v,1562044883,verilog,,/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/hilo.v,/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/defines.vh,hazard_unit,,,../../../../project_1.srcs/sources_1/new,,,,,
/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/hilo.v,1562044254,verilog,,/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/instr_decode.v,/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/defines.vh,hilo,,,../../../../project_1.srcs/sources_1/new,,,,,
/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/instr_decode.v,1557412760,verilog,,/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/mips.v,,instr_decode,,,../../../../project_1.srcs/sources_1/new,,,,,
/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/mips.v,1562056056,verilog,,/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/mips_sopc.v,/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/defines.vh,mips,,,../../../../project_1.srcs/sources_1/new,,,,,
/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/mips_sopc.v,1558879652,verilog,,/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/regfile.v,/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/defines.vh,mips_sopc,,,../../../../project_1.srcs/sources_1/new,,,,,
/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/mul.v,1557412852,verilog,,/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/mul_div_choose.v,/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/defines.vh,mul,,,../../../../project_1.srcs/sources_1/new,,,,,
/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/mul_div_choose.v,1557412848,verilog,,/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/regfile.v,/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/defines.vh,mul_div_choose,,,../../../../project_1.srcs/sources_1/new,,,,,
/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/regfile.v,1561988144,verilog,,/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/shift_unit.v,/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/defines.vh,regfile,,,../../../../project_1.srcs/sources_1/new,,,,,
/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/shift_unit.v,1557413006,verilog,,/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/sig_extend.v,/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/defines.vh,shift_unit,,,../../../../project_1.srcs/sources_1/new,,,,,
/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/sig_extend.v,1562045942,verilog,,/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sim_1/new/testbench.v,/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/defines.vh,sig_extend,,,../../../../project_1.srcs/sources_1/new,,,,,
