# mean2verilog
Create Verilog adder tree followed by divider to calculate 1 mean per clock cycle
