// Seed: 604456037
module module_0 (
    input tri id_0,
    input tri1 id_1,
    output tri id_2,
    input supply1 id_3,
    output uwire id_4,
    output tri1 id_5,
    output wor id_6,
    output supply1 id_7,
    output tri0 id_8,
    input wand id_9,
    input tri id_10,
    input tri id_11,
    input wire id_12,
    input wor id_13,
    output wor id_14,
    input tri1 id_15,
    output wire id_16,
    input wand id_17,
    output uwire id_18,
    output tri id_19,
    output uwire id_20,
    input supply0 id_21,
    input tri id_22,
    input tri id_23,
    output tri0 id_24,
    input wor id_25
);
  assign id_18 = id_1;
  assign module_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd19,
    parameter id_4 = 32'd93
) (
    output tri0 id_0,
    input uwire _id_1,
    input wire id_2
    , id_6,
    output supply0 id_3
    , id_7,
    input tri1 _id_4
);
  wire id_8;
  assign id_6[id_1] = 1;
  assign #(-1) id_6[1] = 1;
  logic [-1 : (  id_4  )] id_9;
  ;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_0,
      id_2,
      id_3,
      id_0,
      id_0,
      id_0,
      id_3,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_3,
      id_2,
      id_3,
      id_2,
      id_3,
      id_0,
      id_3,
      id_2,
      id_2,
      id_2,
      id_3,
      id_2
  );
endmodule
