\doxysection{stm32l4xx\+\_\+hal\+\_\+dma.\+h}
\hypertarget{stm32l4xx__hal__dma_8h_source}{}\label{stm32l4xx__hal__dma_8h_source}\index{Drivers/STM32L4xx\_HAL\_Driver/Inc/stm32l4xx\_hal\_dma.h@{Drivers/STM32L4xx\_HAL\_Driver/Inc/stm32l4xx\_hal\_dma.h}}
\mbox{\hyperlink{stm32l4xx__hal__dma_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{00001\ }
\DoxyCodeLine{00019\ \textcolor{comment}{/*\ Define\ to\ prevent\ recursive\ inclusion\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00020\ \textcolor{preprocessor}{\#ifndef\ STM32L4xx\_HAL\_DMA\_H}}
\DoxyCodeLine{00021\ \textcolor{preprocessor}{\#define\ STM32L4xx\_HAL\_DMA\_H}}
\DoxyCodeLine{00022\ }
\DoxyCodeLine{00023\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{00024\ \textcolor{keyword}{extern}\ \textcolor{stringliteral}{"{}C"{}}\ \{}
\DoxyCodeLine{00025\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00026\ }
\DoxyCodeLine{00027\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00028\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32l4xx__hal__def_8h}{stm32l4xx\_hal\_def.h}}"{}}}
\DoxyCodeLine{00029\ }
\DoxyCodeLine{00038\ \textcolor{comment}{/*\ Exported\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00046\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00047\ \{}
\DoxyCodeLine{00048\ \ \ uint32\_t\ \mbox{\hyperlink{struct_d_m_a___init_type_def_a74997b2fac5607fafbb958d4311b9017}{Request}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00051\ \ \ uint32\_t\ \mbox{\hyperlink{struct_d_m_a___init_type_def_a0145b5d0e074fa8e2e185ecf2c4a15ca}{Direction}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00055\ \ \ uint32\_t\ \mbox{\hyperlink{struct_d_m_a___init_type_def_a46811eb656170cb5c542054d1a41db3a}{PeriphInc}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00058\ \ \ uint32\_t\ \mbox{\hyperlink{struct_d_m_a___init_type_def_a49b187ba5ab8ba4354e02837e8b99414}{MemInc}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00061\ \ \ uint32\_t\ \mbox{\hyperlink{struct_d_m_a___init_type_def_a10a4a549953efa20c235dcbb381b6f0b}{PeriphDataAlignment}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00064\ \ \ uint32\_t\ \mbox{\hyperlink{struct_d_m_a___init_type_def_a7784efedc4a61325fa7364fcace10136}{MemDataAlignment}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00067\ \ \ uint32\_t\ \mbox{\hyperlink{struct_d_m_a___init_type_def_adbbca090b53d32ac93cc7359b7994db2}{Mode}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00072\ \ \ uint32\_t\ \mbox{\hyperlink{struct_d_m_a___init_type_def_af110cc02c840207930e3c0e5de5d7dc4}{Priority}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00074\ \}\ \mbox{\hyperlink{struct_d_m_a___init_type_def}{DMA\_InitTypeDef}};}
\DoxyCodeLine{00075\ }
\DoxyCodeLine{00079\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{enum}}
\DoxyCodeLine{00080\ \{}
\DoxyCodeLine{00081\ \ \ \mbox{\hyperlink{group___d_m_a___exported___types_gga9c012af359987a240826f29073bbe463a9e7be73da32b8c837cde0318e0d5eed2}{HAL\_DMA\_STATE\_RESET}}\ \ \ \ \ \ \ \ \ \ \ \ \ =\ 0x00U,\ \ }
\DoxyCodeLine{00082\ \ \ \mbox{\hyperlink{group___d_m_a___exported___types_gga9c012af359987a240826f29073bbe463ad497944e6e72bc3ca904694b1098105a}{HAL\_DMA\_STATE\_READY}}\ \ \ \ \ \ \ \ \ \ \ \ \ =\ 0x01U,\ \ }
\DoxyCodeLine{00083\ \ \ \mbox{\hyperlink{group___d_m_a___exported___types_gga9c012af359987a240826f29073bbe463af7a0a2ca8de4e5be9e85b6a9073476ef}{HAL\_DMA\_STATE\_BUSY}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 0x02U,\ \ }
\DoxyCodeLine{00084\ \ \ \mbox{\hyperlink{group___d_m_a___exported___types_gga9c012af359987a240826f29073bbe463acf3a5443bf4dc71018512a255e2076eb}{HAL\_DMA\_STATE\_TIMEOUT}}\ \ \ \ \ \ \ \ \ \ \ =\ 0x03U,\ \ }
\DoxyCodeLine{00085\ \}\ \mbox{\hyperlink{group___d_m_a___exported___types_ga9c012af359987a240826f29073bbe463}{HAL\_DMA\_StateTypeDef}};}
\DoxyCodeLine{00086\ }
\DoxyCodeLine{00090\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{enum}}
\DoxyCodeLine{00091\ \{}
\DoxyCodeLine{00092\ \ \ \mbox{\hyperlink{group___d_m_a___exported___types_ggaee3245eea8fa938edeb35a6c9596fd86a5314147c8ba21548763bf89446b78468}{HAL\_DMA\_FULL\_TRANSFER}}\ \ \ \ \ \ =\ 0x00U,\ \ \ \ }
\DoxyCodeLine{00093\ \ \ \mbox{\hyperlink{group___d_m_a___exported___types_ggaee3245eea8fa938edeb35a6c9596fd86ad0ba8bc74a2ae6dcdc3e316e8be0d5d8}{HAL\_DMA\_HALF\_TRANSFER}}\ \ \ \ \ \ =\ 0x01U\ \ \ \ \ }
\DoxyCodeLine{00094\ \}\ \mbox{\hyperlink{group___d_m_a___exported___types_gaee3245eea8fa938edeb35a6c9596fd86}{HAL\_DMA\_LevelCompleteTypeDef}};}
\DoxyCodeLine{00095\ }
\DoxyCodeLine{00096\ }
\DoxyCodeLine{00100\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{enum}}
\DoxyCodeLine{00101\ \{}
\DoxyCodeLine{00102\ \ \ \mbox{\hyperlink{group___d_m_a___exported___types_ggafbe8b2bd9ce2128de6cdc08ccde7e8ada7d4463d9db2e6d15282128b44ae08e12}{HAL\_DMA\_XFER\_CPLT\_CB\_ID}}\ \ \ \ \ \ \ \ \ \ =\ 0x00U,\ \ \ \ }
\DoxyCodeLine{00103\ \ \ \mbox{\hyperlink{group___d_m_a___exported___types_ggafbe8b2bd9ce2128de6cdc08ccde7e8ada4b1606f39a4eec41d958bc878719f046}{HAL\_DMA\_XFER\_HALFCPLT\_CB\_ID}}\ \ \ \ \ \ =\ 0x01U,\ \ \ \ }
\DoxyCodeLine{00104\ \ \ \mbox{\hyperlink{group___d_m_a___exported___types_ggafbe8b2bd9ce2128de6cdc08ccde7e8ada3e76bc89154e0b50333cc551bf0337a6}{HAL\_DMA\_XFER\_ERROR\_CB\_ID}}\ \ \ \ \ \ \ \ \ =\ 0x02U,\ \ \ \ }
\DoxyCodeLine{00105\ \ \ \mbox{\hyperlink{group___d_m_a___exported___types_ggafbe8b2bd9ce2128de6cdc08ccde7e8ada3059a9412e0624699e9123ba2bccdf3e}{HAL\_DMA\_XFER\_ABORT\_CB\_ID}}\ \ \ \ \ \ \ \ \ =\ 0x03U,\ \ \ \ }
\DoxyCodeLine{00106\ \ \ \mbox{\hyperlink{group___d_m_a___exported___types_ggafbe8b2bd9ce2128de6cdc08ccde7e8adac9935fd906719942d6b09cfd55e837f0}{HAL\_DMA\_XFER\_ALL\_CB\_ID}}\ \ \ \ \ \ \ \ \ \ \ =\ 0x04U\ \ \ \ \ }
\DoxyCodeLine{00107\ \}\ \mbox{\hyperlink{group___d_m_a___exported___types_gafbe8b2bd9ce2128de6cdc08ccde7e8ad}{HAL\_DMA\_CallbackIDTypeDef}};}
\DoxyCodeLine{00108\ }
\DoxyCodeLine{00112\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct\ }\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{\_\_DMA\_HandleTypeDef}}}
\DoxyCodeLine{00113\ \{}
\DoxyCodeLine{00114\ \ \ \mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\_Channel\_TypeDef}}\ \ \ \ *\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a9368ced5769abb92a56886ff879a7f5e}{Instance}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00116\ \ \ \mbox{\hyperlink{struct_d_m_a___init_type_def}{DMA\_InitTypeDef}}\ \ \ \ \ \ \ \mbox{\hyperlink{struct_____d_m_a___handle_type_def_a3792cb34cedb0e2ab204e41b53ef75ad}{Init}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00118\ \ \ \mbox{\hyperlink{stm32l4xx__hal__def_8h_ab367482e943333a1299294eadaad284b}{HAL\_LockTypeDef}}\ \ \ \ \ \ \ \mbox{\hyperlink{struct_____d_m_a___handle_type_def_a005e867f695aa4b85aca665af7345b51}{Lock}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00120\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ \mbox{\hyperlink{group___d_m_a___exported___types_ga9c012af359987a240826f29073bbe463}{HAL\_DMA\_StateTypeDef}}\ \ \mbox{\hyperlink{struct_____d_m_a___handle_type_def_a9759b676141bec799cdab94c3e08e6e4}{State}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00122\ \ \ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ *\mbox{\hyperlink{struct_____d_m_a___handle_type_def_af42684decd26b1c5d49a529fcf99be30}{Parent}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00124\ \ \ void\ (*\ \mbox{\hyperlink{struct_____d_m_a___handle_type_def_a4d3306134cfab7bde2b4912ae652b24b}{XferCpltCallback}})(\textcolor{keyword}{struct\ }\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{\_\_DMA\_HandleTypeDef}}\ *hdma);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00126\ \ \ void\ (*\ \mbox{\hyperlink{struct_____d_m_a___handle_type_def_ab18b84e2f0ff70605946b5d37688427e}{XferHalfCpltCallback}})(\textcolor{keyword}{struct\ }\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{\_\_DMA\_HandleTypeDef}}\ *hdma);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00128\ \ \ void\ (*\ \mbox{\hyperlink{struct_____d_m_a___handle_type_def_a940b278bd8b7f975770b547e28b5c87f}{XferErrorCallback}})(\textcolor{keyword}{struct\ }\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{\_\_DMA\_HandleTypeDef}}\ *hdma);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00130\ \ \ void\ (*\ \mbox{\hyperlink{struct_____d_m_a___handle_type_def_a2bd9fe30ccc5365f0d8b6341a1f59559}{XferAbortCallback}})(\textcolor{keyword}{struct\ }\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{\_\_DMA\_HandleTypeDef}}\ *hdma);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00132\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{struct_____d_m_a___handle_type_def_a67a2a8b907bc9b5c0af87f9de2bffc29}{ErrorCode}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00134\ \ \ \mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ \ \ \ \ \ \ \ \ \ \ *\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a782724cfffb6bcdaa37360a93c3e8926}{DmaBaseAddress}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00136\ \ \ uint32\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{struct_____d_m_a___handle_type_def_a6bc83cac62e984f201c0e1b2eca70d57}{ChannelIndex}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00138\ \textcolor{preprocessor}{\#if\ defined(DMAMUX1)}}
\DoxyCodeLine{00139\ \ \ DMAMUX\_Channel\_TypeDef\ \ \ \ \ \ \ \ \ \ \ *DMAmuxChannel;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00141\ \ \ DMAMUX\_ChannelStatus\_TypeDef\ \ \ \ \ *DMAmuxChannelStatus;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00143\ \ \ uint32\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAmuxChannelStatusMask;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00145\ \ \ DMAMUX\_RequestGen\_TypeDef\ \ \ \ \ \ \ \ *DMAmuxRequestGen;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00147\ \ \ DMAMUX\_RequestGenStatus\_TypeDef\ \ *DMAmuxRequestGenStatus;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00149\ \ \ uint32\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAmuxRequestGenStatusMask;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00151\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DMAMUX1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00152\ }
\DoxyCodeLine{00153\ \}\ \mbox{\hyperlink{group___d_m_a___exported___types_ga41b754a906b86bce54dc79938970138b}{DMA\_HandleTypeDef}};}
\DoxyCodeLine{00158\ \textcolor{comment}{/*\ Exported\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00159\ }
\DoxyCodeLine{00167\ \textcolor{preprocessor}{\#define\ HAL\_DMA\_ERROR\_NONE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ }}
\DoxyCodeLine{00168\ \textcolor{preprocessor}{\#define\ HAL\_DMA\_ERROR\_TE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000001U\ \ \ \ }}
\DoxyCodeLine{00169\ \textcolor{preprocessor}{\#define\ HAL\_DMA\_ERROR\_NO\_XFER\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000004U\ \ \ \ }}
\DoxyCodeLine{00170\ \textcolor{preprocessor}{\#define\ HAL\_DMA\_ERROR\_TIMEOUT\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000020U\ \ \ \ }}
\DoxyCodeLine{00171\ \textcolor{preprocessor}{\#define\ HAL\_DMA\_ERROR\_NOT\_SUPPORTED\ \ \ \ \ \ \ \ 0x00000100U\ \ \ \ }}
\DoxyCodeLine{00172\ \textcolor{preprocessor}{\#define\ HAL\_DMA\_ERROR\_SYNC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000200U\ \ \ \ }}
\DoxyCodeLine{00173\ \textcolor{preprocessor}{\#define\ HAL\_DMA\_ERROR\_REQGEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000400U\ \ \ \ }}
\DoxyCodeLine{00182\ \textcolor{preprocessor}{\#if\ !defined\ (DMAMUX1)}}
\DoxyCodeLine{00183\ }
\DoxyCodeLine{00184\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0U}}
\DoxyCodeLine{00185\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 1U}}
\DoxyCodeLine{00186\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 2U}}
\DoxyCodeLine{00187\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 3U}}
\DoxyCodeLine{00188\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 4U}}
\DoxyCodeLine{00189\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 5U}}
\DoxyCodeLine{00190\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 6U}}
\DoxyCodeLine{00191\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 7U}}
\DoxyCodeLine{00192\ }
\DoxyCodeLine{00193\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00194\ }
\DoxyCodeLine{00195\ \textcolor{preprocessor}{\#if\ defined(DMAMUX1)}}
\DoxyCodeLine{00196\ }
\DoxyCodeLine{00197\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_MEM2MEM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0U\ \ }}
\DoxyCodeLine{00199\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_GENERATOR0\ \ \ \ \ \ \ \ \ \ \ \ \ \ 1U\ \ }}
\DoxyCodeLine{00200\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_GENERATOR1\ \ \ \ \ \ \ \ \ \ \ \ \ \ 2U\ \ }}
\DoxyCodeLine{00201\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_GENERATOR2\ \ \ \ \ \ \ \ \ \ \ \ \ \ 3U\ \ }}
\DoxyCodeLine{00202\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_GENERATOR3\ \ \ \ \ \ \ \ \ \ \ \ \ \ 4U\ \ }}
\DoxyCodeLine{00204\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_ADC1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 5U\ \ }}
\DoxyCodeLine{00206\ \textcolor{preprocessor}{\#if\ defined\ (STM32L4P5xx)\ ||\ defined\ (STM32L4Q5xx)}}
\DoxyCodeLine{00207\ }
\DoxyCodeLine{00208\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_ADC2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 6U\ \ }}
\DoxyCodeLine{00210\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_DAC1\_CH1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 7U\ \ }}
\DoxyCodeLine{00211\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_DAC1\_CH2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 8U\ \ }}
\DoxyCodeLine{00213\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_TIM6\_UP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 9U\ \ }}
\DoxyCodeLine{00214\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_TIM7\_UP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 10U\ \ }}
\DoxyCodeLine{00216\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_SPI1\_RX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 11U\ \ }}
\DoxyCodeLine{00217\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_SPI1\_TX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 12U\ \ }}
\DoxyCodeLine{00218\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_SPI2\_RX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 13U\ \ }}
\DoxyCodeLine{00219\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_SPI2\_TX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 14U\ \ }}
\DoxyCodeLine{00220\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_SPI3\_RX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 15U\ \ }}
\DoxyCodeLine{00221\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_SPI3\_TX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 16U\ \ }}
\DoxyCodeLine{00223\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_I2C1\_RX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 17U\ \ }}
\DoxyCodeLine{00224\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_I2C1\_TX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 18U\ \ }}
\DoxyCodeLine{00225\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_I2C2\_RX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 19U\ \ }}
\DoxyCodeLine{00226\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_I2C2\_TX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 20U\ \ }}
\DoxyCodeLine{00227\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_I2C3\_RX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 21U\ \ }}
\DoxyCodeLine{00228\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_I2C3\_TX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 22U\ \ }}
\DoxyCodeLine{00229\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_I2C4\_RX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 23U\ \ }}
\DoxyCodeLine{00230\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_I2C4\_TX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 24U\ \ }}
\DoxyCodeLine{00232\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_USART1\_RX\ \ \ \ \ \ \ \ \ \ \ \ \ \ 25U\ \ }}
\DoxyCodeLine{00233\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_USART1\_TX\ \ \ \ \ \ \ \ \ \ \ \ \ \ 26U\ \ }}
\DoxyCodeLine{00234\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_USART2\_RX\ \ \ \ \ \ \ \ \ \ \ \ \ \ 27U\ \ }}
\DoxyCodeLine{00235\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_USART2\_TX\ \ \ \ \ \ \ \ \ \ \ \ \ \ 28U\ \ }}
\DoxyCodeLine{00236\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_USART3\_RX\ \ \ \ \ \ \ \ \ \ \ \ \ \ 29U\ \ }}
\DoxyCodeLine{00237\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_USART3\_TX\ \ \ \ \ \ \ \ \ \ \ \ \ \ 30U\ \ }}
\DoxyCodeLine{00239\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_UART4\_RX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 31U\ \ }}
\DoxyCodeLine{00240\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_UART4\_TX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 32U\ \ }}
\DoxyCodeLine{00241\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_UART5\_RX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 33U\ \ }}
\DoxyCodeLine{00242\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_UART5\_TX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 34U\ \ }}
\DoxyCodeLine{00244\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_LPUART1\_RX\ \ \ \ \ \ \ \ \ \ \ \ \ 35U\ \ }}
\DoxyCodeLine{00245\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_LPUART1\_TX\ \ \ \ \ \ \ \ \ \ \ \ \ 36U\ \ }}
\DoxyCodeLine{00247\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_SAI1\_A\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 37U\ \ }}
\DoxyCodeLine{00248\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_SAI1\_B\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 38U\ \ }}
\DoxyCodeLine{00249\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_SAI2\_A\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 39U\ \ }}
\DoxyCodeLine{00250\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_SAI2\_B\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 40U\ \ }}
\DoxyCodeLine{00252\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_OCTOSPI1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 41U\ \ }}
\DoxyCodeLine{00253\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_OCTOSPI2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 42U\ \ }}
\DoxyCodeLine{00255\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_TIM1\_CH1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 43U\ \ }}
\DoxyCodeLine{00256\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_TIM1\_CH2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 44U\ \ }}
\DoxyCodeLine{00257\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_TIM1\_CH3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 45U\ \ }}
\DoxyCodeLine{00258\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_TIM1\_CH4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 46U\ \ }}
\DoxyCodeLine{00259\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_TIM1\_UP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 47U\ \ }}
\DoxyCodeLine{00260\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_TIM1\_TRIG\ \ \ \ \ \ \ \ \ \ \ \ \ \ 48U\ \ }}
\DoxyCodeLine{00261\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_TIM1\_COM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 49U\ \ }}
\DoxyCodeLine{00263\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_TIM8\_CH1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 50U\ \ }}
\DoxyCodeLine{00264\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_TIM8\_CH2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 51U\ \ }}
\DoxyCodeLine{00265\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_TIM8\_CH3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 52U\ \ }}
\DoxyCodeLine{00266\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_TIM8\_CH4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 53U\ \ }}
\DoxyCodeLine{00267\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_TIM8\_UP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 54U\ \ }}
\DoxyCodeLine{00268\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_TIM8\_TRIG\ \ \ \ \ \ \ \ \ \ \ \ \ \ 55U\ \ }}
\DoxyCodeLine{00269\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_TIM8\_COM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 56U\ \ }}
\DoxyCodeLine{00271\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_TIM2\_CH1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 57U\ \ }}
\DoxyCodeLine{00272\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_TIM2\_CH2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 58U\ \ }}
\DoxyCodeLine{00273\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_TIM2\_CH3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 59U\ \ }}
\DoxyCodeLine{00274\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_TIM2\_CH4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 60U\ \ }}
\DoxyCodeLine{00275\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_TIM2\_UP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 61U\ \ }}
\DoxyCodeLine{00277\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_TIM3\_CH1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 62U\ \ }}
\DoxyCodeLine{00278\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_TIM3\_CH2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 63U\ \ }}
\DoxyCodeLine{00279\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_TIM3\_CH3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 64U\ \ }}
\DoxyCodeLine{00280\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_TIM3\_CH4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 65U\ \ }}
\DoxyCodeLine{00281\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_TIM3\_UP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 66U\ \ }}
\DoxyCodeLine{00282\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_TIM3\_TRIG\ \ \ \ \ \ \ \ \ \ \ \ \ \ 67U\ \ }}
\DoxyCodeLine{00284\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_TIM4\_CH1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 68U\ \ }}
\DoxyCodeLine{00285\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_TIM4\_CH2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 69U\ \ }}
\DoxyCodeLine{00286\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_TIM4\_CH3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 70U\ \ }}
\DoxyCodeLine{00287\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_TIM4\_CH4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 71U\ \ }}
\DoxyCodeLine{00288\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_TIM4\_UP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 72U\ \ }}
\DoxyCodeLine{00290\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_TIM5\_CH1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 73U\ \ }}
\DoxyCodeLine{00291\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_TIM5\_CH2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 74U\ \ }}
\DoxyCodeLine{00292\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_TIM5\_CH3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 75U\ \ }}
\DoxyCodeLine{00293\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_TIM5\_CH4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 76U\ \ }}
\DoxyCodeLine{00294\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_TIM5\_UP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 77U\ \ }}
\DoxyCodeLine{00295\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_TIM5\_TRIG\ \ \ \ \ \ \ \ \ \ \ \ \ \ 78U\ \ }}
\DoxyCodeLine{00297\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_TIM15\_CH1\ \ \ \ \ \ \ \ \ \ \ \ \ \ 79U\ \ }}
\DoxyCodeLine{00298\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_TIM15\_UP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 80U\ \ }}
\DoxyCodeLine{00299\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_TIM15\_TRIG\ \ \ \ \ \ \ \ \ \ \ \ \ 81U\ \ }}
\DoxyCodeLine{00300\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_TIM15\_COM\ \ \ \ \ \ \ \ \ \ \ \ \ \ 82U\ \ }}
\DoxyCodeLine{00302\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_TIM16\_CH1\ \ \ \ \ \ \ \ \ \ \ \ \ \ 83U\ \ }}
\DoxyCodeLine{00303\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_TIM16\_UP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 84U\ \ }}
\DoxyCodeLine{00304\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_TIM17\_CH1\ \ \ \ \ \ \ \ \ \ \ \ \ \ 85U\ \ }}
\DoxyCodeLine{00305\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_TIM17\_UP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 86U\ \ }}
\DoxyCodeLine{00307\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_DFSDM1\_FLT0\ \ \ \ \ \ \ \ \ \ \ \ 87U\ \ }}
\DoxyCodeLine{00308\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_DFSDM1\_FLT1\ \ \ \ \ \ \ \ \ \ \ \ 88U\ \ }}
\DoxyCodeLine{00310\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_DCMI\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 91U\ \ }}
\DoxyCodeLine{00311\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_DCMI\_PSSI\ \ \ \ \ \ \ \ \ \ \ \ \ \ 91U\ \ }}
\DoxyCodeLine{00313\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_AES\_IN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 92U\ \ }}
\DoxyCodeLine{00314\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_AES\_OUT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 93U\ \ }}
\DoxyCodeLine{00316\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_HASH\_IN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 94U\ \ }}
\DoxyCodeLine{00318\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00319\ }
\DoxyCodeLine{00320\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_DAC1\_CH1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 6U\ \ }}
\DoxyCodeLine{00321\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_DAC1\_CH2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 7U\ \ }}
\DoxyCodeLine{00323\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_TIM6\_UP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 8U\ \ }}
\DoxyCodeLine{00324\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_TIM7\_UP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 9U\ \ }}
\DoxyCodeLine{00326\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_SPI1\_RX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 10U\ \ }}
\DoxyCodeLine{00327\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_SPI1\_TX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 11U\ \ }}
\DoxyCodeLine{00328\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_SPI2\_RX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 12U\ \ }}
\DoxyCodeLine{00329\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_SPI2\_TX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 13U\ \ }}
\DoxyCodeLine{00330\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_SPI3\_RX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 14U\ \ }}
\DoxyCodeLine{00331\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_SPI3\_TX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 15U\ \ }}
\DoxyCodeLine{00333\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_I2C1\_RX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 16U\ \ }}
\DoxyCodeLine{00334\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_I2C1\_TX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 17U\ \ }}
\DoxyCodeLine{00335\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_I2C2\_RX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 18U\ \ }}
\DoxyCodeLine{00336\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_I2C2\_TX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 19U\ \ }}
\DoxyCodeLine{00337\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_I2C3\_RX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 20U\ \ }}
\DoxyCodeLine{00338\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_I2C3\_TX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 21U\ \ }}
\DoxyCodeLine{00339\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_I2C4\_RX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 22U\ \ }}
\DoxyCodeLine{00340\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_I2C4\_TX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 23U\ \ }}
\DoxyCodeLine{00342\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_USART1\_RX\ \ \ \ \ \ \ \ \ \ \ \ \ \ 24U\ \ }}
\DoxyCodeLine{00343\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_USART1\_TX\ \ \ \ \ \ \ \ \ \ \ \ \ \ 25U\ \ }}
\DoxyCodeLine{00344\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_USART2\_RX\ \ \ \ \ \ \ \ \ \ \ \ \ \ 26U\ \ }}
\DoxyCodeLine{00345\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_USART2\_TX\ \ \ \ \ \ \ \ \ \ \ \ \ \ 27U\ \ }}
\DoxyCodeLine{00346\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_USART3\_RX\ \ \ \ \ \ \ \ \ \ \ \ \ \ 28U\ \ }}
\DoxyCodeLine{00347\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_USART3\_TX\ \ \ \ \ \ \ \ \ \ \ \ \ \ 29U\ \ }}
\DoxyCodeLine{00349\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_UART4\_RX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 30U\ \ }}
\DoxyCodeLine{00350\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_UART4\_TX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 31U\ \ }}
\DoxyCodeLine{00351\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_UART5\_RX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 32U\ \ }}
\DoxyCodeLine{00352\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_UART5\_TX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 33U\ \ }}
\DoxyCodeLine{00354\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_LPUART1\_RX\ \ \ \ \ \ \ \ \ \ \ \ \ 34U\ \ }}
\DoxyCodeLine{00355\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_LPUART1\_TX\ \ \ \ \ \ \ \ \ \ \ \ \ 35U\ \ }}
\DoxyCodeLine{00357\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_SAI1\_A\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 36U\ \ }}
\DoxyCodeLine{00358\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_SAI1\_B\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 37U\ \ }}
\DoxyCodeLine{00359\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_SAI2\_A\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 38U\ \ }}
\DoxyCodeLine{00360\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_SAI2\_B\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 39U\ \ }}
\DoxyCodeLine{00362\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_OCTOSPI1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 40U\ \ }}
\DoxyCodeLine{00363\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_OCTOSPI2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 41U\ \ }}
\DoxyCodeLine{00365\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_TIM1\_CH1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 42U\ \ }}
\DoxyCodeLine{00366\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_TIM1\_CH2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 43U\ \ }}
\DoxyCodeLine{00367\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_TIM1\_CH3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 44U\ \ }}
\DoxyCodeLine{00368\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_TIM1\_CH4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 45U\ \ }}
\DoxyCodeLine{00369\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_TIM1\_UP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 46U\ \ }}
\DoxyCodeLine{00370\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_TIM1\_TRIG\ \ \ \ \ \ \ \ \ \ \ \ \ \ 47U\ \ }}
\DoxyCodeLine{00371\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_TIM1\_COM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 48U\ \ }}
\DoxyCodeLine{00373\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_TIM8\_CH1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 49U\ \ }}
\DoxyCodeLine{00374\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_TIM8\_CH2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 50U\ \ }}
\DoxyCodeLine{00375\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_TIM8\_CH3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 51U\ \ }}
\DoxyCodeLine{00376\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_TIM8\_CH4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 52U\ \ }}
\DoxyCodeLine{00377\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_TIM8\_UP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 53U\ \ }}
\DoxyCodeLine{00378\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_TIM8\_TRIG\ \ \ \ \ \ \ \ \ \ \ \ \ \ 54U\ \ }}
\DoxyCodeLine{00379\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_TIM8\_COM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 55U\ \ }}
\DoxyCodeLine{00381\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_TIM2\_CH1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 56U\ \ }}
\DoxyCodeLine{00382\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_TIM2\_CH2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 57U\ \ }}
\DoxyCodeLine{00383\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_TIM2\_CH3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 58U\ \ }}
\DoxyCodeLine{00384\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_TIM2\_CH4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 59U\ \ }}
\DoxyCodeLine{00385\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_TIM2\_UP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 60U\ \ }}
\DoxyCodeLine{00387\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_TIM3\_CH1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 61U\ \ }}
\DoxyCodeLine{00388\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_TIM3\_CH2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 62U\ \ }}
\DoxyCodeLine{00389\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_TIM3\_CH3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 63U\ \ }}
\DoxyCodeLine{00390\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_TIM3\_CH4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 64U\ \ }}
\DoxyCodeLine{00391\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_TIM3\_UP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 65U\ \ }}
\DoxyCodeLine{00392\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_TIM3\_TRIG\ \ \ \ \ \ \ \ \ \ \ \ \ \ 66U\ \ }}
\DoxyCodeLine{00394\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_TIM4\_CH1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 67U\ \ }}
\DoxyCodeLine{00395\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_TIM4\_CH2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 68U\ \ }}
\DoxyCodeLine{00396\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_TIM4\_CH3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 69U\ \ }}
\DoxyCodeLine{00397\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_TIM4\_CH4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 70U\ \ }}
\DoxyCodeLine{00398\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_TIM4\_UP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 71U\ \ }}
\DoxyCodeLine{00400\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_TIM5\_CH1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 72U\ \ }}
\DoxyCodeLine{00401\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_TIM5\_CH2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 73U\ \ }}
\DoxyCodeLine{00402\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_TIM5\_CH3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 74U\ \ }}
\DoxyCodeLine{00403\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_TIM5\_CH4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 75U\ \ }}
\DoxyCodeLine{00404\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_TIM5\_UP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 76U\ \ }}
\DoxyCodeLine{00405\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_TIM5\_TRIG\ \ \ \ \ \ \ \ \ \ \ \ \ \ 77U\ \ }}
\DoxyCodeLine{00407\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_TIM15\_CH1\ \ \ \ \ \ \ \ \ \ \ \ \ \ 78U\ \ }}
\DoxyCodeLine{00408\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_TIM15\_UP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 79U\ \ }}
\DoxyCodeLine{00409\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_TIM15\_TRIG\ \ \ \ \ \ \ \ \ \ \ \ \ 80U\ \ }}
\DoxyCodeLine{00410\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_TIM15\_COM\ \ \ \ \ \ \ \ \ \ \ \ \ \ 81U\ \ }}
\DoxyCodeLine{00412\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_TIM16\_CH1\ \ \ \ \ \ \ \ \ \ \ \ \ \ 82U\ \ }}
\DoxyCodeLine{00413\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_TIM16\_UP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 83U\ \ }}
\DoxyCodeLine{00414\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_TIM17\_CH1\ \ \ \ \ \ \ \ \ \ \ \ \ \ 84U\ \ }}
\DoxyCodeLine{00415\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_TIM17\_UP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 85U\ \ }}
\DoxyCodeLine{00417\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_DFSDM1\_FLT0\ \ \ \ \ \ \ \ \ \ \ \ 86U\ \ }}
\DoxyCodeLine{00418\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_DFSDM1\_FLT1\ \ \ \ \ \ \ \ \ \ \ \ 87U\ \ }}
\DoxyCodeLine{00419\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_DFSDM1\_FLT2\ \ \ \ \ \ \ \ \ \ \ \ 88U\ \ }}
\DoxyCodeLine{00420\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_DFSDM1\_FLT3\ \ \ \ \ \ \ \ \ \ \ \ 89U\ \ }}
\DoxyCodeLine{00422\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_DCMI\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 90U\ \ }}
\DoxyCodeLine{00424\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_AES\_IN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 91U\ \ }}
\DoxyCodeLine{00425\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_AES\_OUT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 92U\ \ }}
\DoxyCodeLine{00427\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_HASH\_IN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 93U\ \ }}
\DoxyCodeLine{00428\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32L4P5xx\ ||\ STM32L4Q5xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00429\ }
\DoxyCodeLine{00430\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DMAMUX1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00431\ }
\DoxyCodeLine{00439\ \textcolor{preprocessor}{\#define\ DMA\_PERIPH\_TO\_MEMORY\ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00440\ \textcolor{preprocessor}{\#define\ DMA\_MEMORY\_TO\_PERIPH\ \ \ \ \ \ \ \ \ DMA\_CCR\_DIR\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00441\ \textcolor{preprocessor}{\#define\ DMA\_MEMORY\_TO\_MEMORY\ \ \ \ \ \ \ \ \ DMA\_CCR\_MEM2MEM\ \ \ \ }}
\DoxyCodeLine{00449\ \textcolor{preprocessor}{\#define\ DMA\_PINC\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_CCR\_PINC\ \ }}
\DoxyCodeLine{00450\ \textcolor{preprocessor}{\#define\ DMA\_PINC\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ }}
\DoxyCodeLine{00458\ \textcolor{preprocessor}{\#define\ DMA\_MINC\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_CCR\_MINC\ \ \ }}
\DoxyCodeLine{00459\ \textcolor{preprocessor}{\#define\ DMA\_MINC\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ }}
\DoxyCodeLine{00467\ \textcolor{preprocessor}{\#define\ DMA\_PDATAALIGN\_BYTE\ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ }}
\DoxyCodeLine{00468\ \textcolor{preprocessor}{\#define\ DMA\_PDATAALIGN\_HALFWORD\ \ \ \ \ \ DMA\_CCR\_PSIZE\_0\ \ \ }}
\DoxyCodeLine{00469\ \textcolor{preprocessor}{\#define\ DMA\_PDATAALIGN\_WORD\ \ \ \ \ \ \ \ \ \ DMA\_CCR\_PSIZE\_1\ \ \ }}
\DoxyCodeLine{00477\ \textcolor{preprocessor}{\#define\ DMA\_MDATAALIGN\_BYTE\ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ }}
\DoxyCodeLine{00478\ \textcolor{preprocessor}{\#define\ DMA\_MDATAALIGN\_HALFWORD\ \ \ \ \ \ DMA\_CCR\_MSIZE\_0\ \ \ }}
\DoxyCodeLine{00479\ \textcolor{preprocessor}{\#define\ DMA\_MDATAALIGN\_WORD\ \ \ \ \ \ \ \ \ \ DMA\_CCR\_MSIZE\_1\ \ \ }}
\DoxyCodeLine{00487\ \textcolor{preprocessor}{\#define\ DMA\_NORMAL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ }}
\DoxyCodeLine{00488\ \textcolor{preprocessor}{\#define\ DMA\_CIRCULAR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_CCR\_CIRC\ \ \ \ }}
\DoxyCodeLine{00496\ \textcolor{preprocessor}{\#define\ DMA\_PRIORITY\_LOW\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ }}
\DoxyCodeLine{00497\ \textcolor{preprocessor}{\#define\ DMA\_PRIORITY\_MEDIUM\ \ \ \ \ \ \ \ \ \ DMA\_CCR\_PL\_0\ \ \ \ }}
\DoxyCodeLine{00498\ \textcolor{preprocessor}{\#define\ DMA\_PRIORITY\_HIGH\ \ \ \ \ \ \ \ \ \ \ \ DMA\_CCR\_PL\_1\ \ \ \ }}
\DoxyCodeLine{00499\ \textcolor{preprocessor}{\#define\ DMA\_PRIORITY\_VERY\_HIGH\ \ \ \ \ \ \ DMA\_CCR\_PL\ \ \ \ \ \ }}
\DoxyCodeLine{00508\ \textcolor{preprocessor}{\#define\ DMA\_IT\_TC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_CCR\_TCIE}}
\DoxyCodeLine{00509\ \textcolor{preprocessor}{\#define\ DMA\_IT\_HT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_CCR\_HTIE}}
\DoxyCodeLine{00510\ \textcolor{preprocessor}{\#define\ DMA\_IT\_TE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_CCR\_TEIE}}
\DoxyCodeLine{00518\ \textcolor{preprocessor}{\#define\ DMA\_FLAG\_GL1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_ISR\_GIF1}}
\DoxyCodeLine{00519\ \textcolor{preprocessor}{\#define\ DMA\_FLAG\_TC1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_ISR\_TCIF1}}
\DoxyCodeLine{00520\ \textcolor{preprocessor}{\#define\ DMA\_FLAG\_HT1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_ISR\_HTIF1}}
\DoxyCodeLine{00521\ \textcolor{preprocessor}{\#define\ DMA\_FLAG\_TE1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_ISR\_TEIF1}}
\DoxyCodeLine{00522\ \textcolor{preprocessor}{\#define\ DMA\_FLAG\_GL2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_ISR\_GIF2}}
\DoxyCodeLine{00523\ \textcolor{preprocessor}{\#define\ DMA\_FLAG\_TC2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_ISR\_TCIF2}}
\DoxyCodeLine{00524\ \textcolor{preprocessor}{\#define\ DMA\_FLAG\_HT2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_ISR\_HTIF2}}
\DoxyCodeLine{00525\ \textcolor{preprocessor}{\#define\ DMA\_FLAG\_TE2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_ISR\_TEIF2}}
\DoxyCodeLine{00526\ \textcolor{preprocessor}{\#define\ DMA\_FLAG\_GL3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_ISR\_GIF3}}
\DoxyCodeLine{00527\ \textcolor{preprocessor}{\#define\ DMA\_FLAG\_TC3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_ISR\_TCIF3}}
\DoxyCodeLine{00528\ \textcolor{preprocessor}{\#define\ DMA\_FLAG\_HT3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_ISR\_HTIF3}}
\DoxyCodeLine{00529\ \textcolor{preprocessor}{\#define\ DMA\_FLAG\_TE3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_ISR\_TEIF3}}
\DoxyCodeLine{00530\ \textcolor{preprocessor}{\#define\ DMA\_FLAG\_GL4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_ISR\_GIF4}}
\DoxyCodeLine{00531\ \textcolor{preprocessor}{\#define\ DMA\_FLAG\_TC4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_ISR\_TCIF4}}
\DoxyCodeLine{00532\ \textcolor{preprocessor}{\#define\ DMA\_FLAG\_HT4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_ISR\_HTIF4}}
\DoxyCodeLine{00533\ \textcolor{preprocessor}{\#define\ DMA\_FLAG\_TE4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_ISR\_TEIF4}}
\DoxyCodeLine{00534\ \textcolor{preprocessor}{\#define\ DMA\_FLAG\_GL5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_ISR\_GIF5}}
\DoxyCodeLine{00535\ \textcolor{preprocessor}{\#define\ DMA\_FLAG\_TC5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_ISR\_TCIF5}}
\DoxyCodeLine{00536\ \textcolor{preprocessor}{\#define\ DMA\_FLAG\_HT5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_ISR\_HTIF5}}
\DoxyCodeLine{00537\ \textcolor{preprocessor}{\#define\ DMA\_FLAG\_TE5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_ISR\_TEIF5}}
\DoxyCodeLine{00538\ \textcolor{preprocessor}{\#define\ DMA\_FLAG\_GL6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_ISR\_GIF6}}
\DoxyCodeLine{00539\ \textcolor{preprocessor}{\#define\ DMA\_FLAG\_TC6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_ISR\_TCIF6}}
\DoxyCodeLine{00540\ \textcolor{preprocessor}{\#define\ DMA\_FLAG\_HT6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_ISR\_HTIF6}}
\DoxyCodeLine{00541\ \textcolor{preprocessor}{\#define\ DMA\_FLAG\_TE6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_ISR\_TEIF6}}
\DoxyCodeLine{00542\ \textcolor{preprocessor}{\#define\ DMA\_FLAG\_GL7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_ISR\_GIF7}}
\DoxyCodeLine{00543\ \textcolor{preprocessor}{\#define\ DMA\_FLAG\_TC7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_ISR\_TCIF7}}
\DoxyCodeLine{00544\ \textcolor{preprocessor}{\#define\ DMA\_FLAG\_HT7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_ISR\_HTIF7}}
\DoxyCodeLine{00545\ \textcolor{preprocessor}{\#define\ DMA\_FLAG\_TE7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_ISR\_TEIF7}}
\DoxyCodeLine{00554\ \textcolor{comment}{/*\ Exported\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00563\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DMA\_RESET\_HANDLE\_STATE(\_\_HANDLE\_\_)\ ((\_\_HANDLE\_\_)-\/>State\ =\ HAL\_DMA\_STATE\_RESET)}}
\DoxyCodeLine{00564\ }
\DoxyCodeLine{00570\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DMA\_ENABLE(\_\_HANDLE\_\_)\ \ \ \ \ \ \ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCR\ |=\ \ DMA\_CCR\_EN)}}
\DoxyCodeLine{00571\ }
\DoxyCodeLine{00577\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DMA\_DISABLE(\_\_HANDLE\_\_)\ \ \ \ \ \ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCR\ \&=\ \ \string~DMA\_CCR\_EN)}}
\DoxyCodeLine{00578\ }
\DoxyCodeLine{00579\ }
\DoxyCodeLine{00580\ \textcolor{comment}{/*\ Interrupt\ \&\ Flag\ management\ */}}
\DoxyCodeLine{00581\ }
\DoxyCodeLine{00588\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DMA\_GET\_TC\_FLAG\_INDEX(\_\_HANDLE\_\_)\ \(\backslash\)}}
\DoxyCodeLine{00589\ \textcolor{preprocessor}{(((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA1\_Channel1))?\ DMA\_FLAG\_TC1\ :\(\backslash\)}}
\DoxyCodeLine{00590\ \textcolor{preprocessor}{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA2\_Channel1))?\ DMA\_FLAG\_TC1\ :\(\backslash\)}}
\DoxyCodeLine{00591\ \textcolor{preprocessor}{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA1\_Channel2))?\ DMA\_FLAG\_TC2\ :\(\backslash\)}}
\DoxyCodeLine{00592\ \textcolor{preprocessor}{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA2\_Channel2))?\ DMA\_FLAG\_TC2\ :\(\backslash\)}}
\DoxyCodeLine{00593\ \textcolor{preprocessor}{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA1\_Channel3))?\ DMA\_FLAG\_TC3\ :\(\backslash\)}}
\DoxyCodeLine{00594\ \textcolor{preprocessor}{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA2\_Channel3))?\ DMA\_FLAG\_TC3\ :\(\backslash\)}}
\DoxyCodeLine{00595\ \textcolor{preprocessor}{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA1\_Channel4))?\ DMA\_FLAG\_TC4\ :\(\backslash\)}}
\DoxyCodeLine{00596\ \textcolor{preprocessor}{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA2\_Channel4))?\ DMA\_FLAG\_TC4\ :\(\backslash\)}}
\DoxyCodeLine{00597\ \textcolor{preprocessor}{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA1\_Channel5))?\ DMA\_FLAG\_TC5\ :\(\backslash\)}}
\DoxyCodeLine{00598\ \textcolor{preprocessor}{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA2\_Channel5))?\ DMA\_FLAG\_TC5\ :\(\backslash\)}}
\DoxyCodeLine{00599\ \textcolor{preprocessor}{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA1\_Channel6))?\ DMA\_FLAG\_TC6\ :\(\backslash\)}}
\DoxyCodeLine{00600\ \textcolor{preprocessor}{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA2\_Channel6))?\ DMA\_FLAG\_TC6\ :\(\backslash\)}}
\DoxyCodeLine{00601\ \textcolor{preprocessor}{\ \ \ DMA\_FLAG\_TC7)}}
\DoxyCodeLine{00602\ }
\DoxyCodeLine{00608\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DMA\_GET\_HT\_FLAG\_INDEX(\_\_HANDLE\_\_)\(\backslash\)}}
\DoxyCodeLine{00609\ \textcolor{preprocessor}{(((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA1\_Channel1))?\ DMA\_FLAG\_HT1\ :\(\backslash\)}}
\DoxyCodeLine{00610\ \textcolor{preprocessor}{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA2\_Channel1))?\ DMA\_FLAG\_HT1\ :\(\backslash\)}}
\DoxyCodeLine{00611\ \textcolor{preprocessor}{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA1\_Channel2))?\ DMA\_FLAG\_HT2\ :\(\backslash\)}}
\DoxyCodeLine{00612\ \textcolor{preprocessor}{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA2\_Channel2))?\ DMA\_FLAG\_HT2\ :\(\backslash\)}}
\DoxyCodeLine{00613\ \textcolor{preprocessor}{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA1\_Channel3))?\ DMA\_FLAG\_HT3\ :\(\backslash\)}}
\DoxyCodeLine{00614\ \textcolor{preprocessor}{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA2\_Channel3))?\ DMA\_FLAG\_HT3\ :\(\backslash\)}}
\DoxyCodeLine{00615\ \textcolor{preprocessor}{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA1\_Channel4))?\ DMA\_FLAG\_HT4\ :\(\backslash\)}}
\DoxyCodeLine{00616\ \textcolor{preprocessor}{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA2\_Channel4))?\ DMA\_FLAG\_HT4\ :\(\backslash\)}}
\DoxyCodeLine{00617\ \textcolor{preprocessor}{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA1\_Channel5))?\ DMA\_FLAG\_HT5\ :\(\backslash\)}}
\DoxyCodeLine{00618\ \textcolor{preprocessor}{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA2\_Channel5))?\ DMA\_FLAG\_HT5\ :\(\backslash\)}}
\DoxyCodeLine{00619\ \textcolor{preprocessor}{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA1\_Channel6))?\ DMA\_FLAG\_HT6\ :\(\backslash\)}}
\DoxyCodeLine{00620\ \textcolor{preprocessor}{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA2\_Channel6))?\ DMA\_FLAG\_HT6\ :\(\backslash\)}}
\DoxyCodeLine{00621\ \textcolor{preprocessor}{\ \ \ DMA\_FLAG\_HT7)}}
\DoxyCodeLine{00622\ }
\DoxyCodeLine{00628\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DMA\_GET\_TE\_FLAG\_INDEX(\_\_HANDLE\_\_)\(\backslash\)}}
\DoxyCodeLine{00629\ \textcolor{preprocessor}{(((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA1\_Channel1))?\ DMA\_FLAG\_TE1\ :\(\backslash\)}}
\DoxyCodeLine{00630\ \textcolor{preprocessor}{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA2\_Channel1))?\ DMA\_FLAG\_TE1\ :\(\backslash\)}}
\DoxyCodeLine{00631\ \textcolor{preprocessor}{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA1\_Channel2))?\ DMA\_FLAG\_TE2\ :\(\backslash\)}}
\DoxyCodeLine{00632\ \textcolor{preprocessor}{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA2\_Channel2))?\ DMA\_FLAG\_TE2\ :\(\backslash\)}}
\DoxyCodeLine{00633\ \textcolor{preprocessor}{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA1\_Channel3))?\ DMA\_FLAG\_TE3\ :\(\backslash\)}}
\DoxyCodeLine{00634\ \textcolor{preprocessor}{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA2\_Channel3))?\ DMA\_FLAG\_TE3\ :\(\backslash\)}}
\DoxyCodeLine{00635\ \textcolor{preprocessor}{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA1\_Channel4))?\ DMA\_FLAG\_TE4\ :\(\backslash\)}}
\DoxyCodeLine{00636\ \textcolor{preprocessor}{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA2\_Channel4))?\ DMA\_FLAG\_TE4\ :\(\backslash\)}}
\DoxyCodeLine{00637\ \textcolor{preprocessor}{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA1\_Channel5))?\ DMA\_FLAG\_TE5\ :\(\backslash\)}}
\DoxyCodeLine{00638\ \textcolor{preprocessor}{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA2\_Channel5))?\ DMA\_FLAG\_TE5\ :\(\backslash\)}}
\DoxyCodeLine{00639\ \textcolor{preprocessor}{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA1\_Channel6))?\ DMA\_FLAG\_TE6\ :\(\backslash\)}}
\DoxyCodeLine{00640\ \textcolor{preprocessor}{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA2\_Channel6))?\ DMA\_FLAG\_TE6\ :\(\backslash\)}}
\DoxyCodeLine{00641\ \textcolor{preprocessor}{\ \ \ DMA\_FLAG\_TE7)}}
\DoxyCodeLine{00642\ }
\DoxyCodeLine{00648\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DMA\_GET\_GI\_FLAG\_INDEX(\_\_HANDLE\_\_)\(\backslash\)}}
\DoxyCodeLine{00649\ \textcolor{preprocessor}{(((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA1\_Channel1))?\ DMA\_ISR\_GIF1\ :\(\backslash\)}}
\DoxyCodeLine{00650\ \textcolor{preprocessor}{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA2\_Channel1))?\ DMA\_ISR\_GIF1\ :\(\backslash\)}}
\DoxyCodeLine{00651\ \textcolor{preprocessor}{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA1\_Channel2))?\ DMA\_ISR\_GIF2\ :\(\backslash\)}}
\DoxyCodeLine{00652\ \textcolor{preprocessor}{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA2\_Channel2))?\ DMA\_ISR\_GIF2\ :\(\backslash\)}}
\DoxyCodeLine{00653\ \textcolor{preprocessor}{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA1\_Channel3))?\ DMA\_ISR\_GIF3\ :\(\backslash\)}}
\DoxyCodeLine{00654\ \textcolor{preprocessor}{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA2\_Channel3))?\ DMA\_ISR\_GIF3\ :\(\backslash\)}}
\DoxyCodeLine{00655\ \textcolor{preprocessor}{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA1\_Channel4))?\ DMA\_ISR\_GIF4\ :\(\backslash\)}}
\DoxyCodeLine{00656\ \textcolor{preprocessor}{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA2\_Channel4))?\ DMA\_ISR\_GIF4\ :\(\backslash\)}}
\DoxyCodeLine{00657\ \textcolor{preprocessor}{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA1\_Channel5))?\ DMA\_ISR\_GIF5\ :\(\backslash\)}}
\DoxyCodeLine{00658\ \textcolor{preprocessor}{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA2\_Channel5))?\ DMA\_ISR\_GIF5\ :\(\backslash\)}}
\DoxyCodeLine{00659\ \textcolor{preprocessor}{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA1\_Channel6))?\ DMA\_ISR\_GIF6\ :\(\backslash\)}}
\DoxyCodeLine{00660\ \textcolor{preprocessor}{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)DMA2\_Channel6))?\ DMA\_ISR\_GIF6\ :\(\backslash\)}}
\DoxyCodeLine{00661\ \textcolor{preprocessor}{\ \ \ DMA\_ISR\_GIF7)}}
\DoxyCodeLine{00662\ }
\DoxyCodeLine{00675\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DMA\_GET\_FLAG(\_\_HANDLE\_\_,\ \_\_FLAG\_\_)\ (((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ >\ ((uint32\_t)DMA1\_Channel7))?\ \(\backslash\)}}
\DoxyCodeLine{00676\ \textcolor{preprocessor}{\ (DMA2-\/>ISR\ \&\ (\_\_FLAG\_\_))\ :\ (DMA1-\/>ISR\ \&\ (\_\_FLAG\_\_)))}}
\DoxyCodeLine{00677\ }
\DoxyCodeLine{00690\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DMA\_CLEAR\_FLAG(\_\_HANDLE\_\_,\ \_\_FLAG\_\_)\ (((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ >\ ((uint32\_t)DMA1\_Channel7))?\ \(\backslash\)}}
\DoxyCodeLine{00691\ \textcolor{preprocessor}{\ (DMA2-\/>IFCR\ =\ (\_\_FLAG\_\_))\ :\ (DMA1-\/>IFCR\ =\ (\_\_FLAG\_\_)))}}
\DoxyCodeLine{00692\ }
\DoxyCodeLine{00703\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DMA\_ENABLE\_IT(\_\_HANDLE\_\_,\ \_\_INTERRUPT\_\_)\ \ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCR\ |=\ (\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{00704\ }
\DoxyCodeLine{00715\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DMA\_DISABLE\_IT(\_\_HANDLE\_\_,\ \_\_INTERRUPT\_\_)\ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCR\ \&=\ \string~(\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{00716\ }
\DoxyCodeLine{00727\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DMA\_GET\_IT\_SOURCE(\_\_HANDLE\_\_,\ \_\_INTERRUPT\_\_)\ \ (((\_\_HANDLE\_\_)-\/>Instance-\/>CCR\ \&\ (\_\_INTERRUPT\_\_)))}}
\DoxyCodeLine{00728\ }
\DoxyCodeLine{00734\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DMA\_GET\_COUNTER(\_\_HANDLE\_\_)\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CNDTR)}}
\DoxyCodeLine{00735\ }
\DoxyCodeLine{00740\ \textcolor{preprocessor}{\#if\ defined(DMAMUX1)}}
\DoxyCodeLine{00741\ \textcolor{comment}{/*\ Include\ DMA\ HAL\ Extension\ module\ */}}
\DoxyCodeLine{00742\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32l4xx__hal__dma__ex_8h}{stm32l4xx\_hal\_dma\_ex.h}}"{}}}
\DoxyCodeLine{00743\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DMAMUX1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00744\ }
\DoxyCodeLine{00745\ \textcolor{comment}{/*\ Exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00746\ }
\DoxyCodeLine{00754\ \textcolor{comment}{/*\ Initialization\ and\ de-\/initialization\ functions\ *****************************/}}
\DoxyCodeLine{00755\ \mbox{\hyperlink{stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_DMA\_Init(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}}\ *hdma);}
\DoxyCodeLine{00756\ \mbox{\hyperlink{stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_DMA\_DeInit(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}}\ *hdma);}
\DoxyCodeLine{00764\ \textcolor{comment}{/*\ IO\ operation\ functions\ *****************************************************/}}
\DoxyCodeLine{00765\ \mbox{\hyperlink{stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_DMA\_Start(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}}\ *hdma,\ uint32\_t\ SrcAddress,\ uint32\_t\ DstAddress,\ uint32\_t\ DataLength);}
\DoxyCodeLine{00766\ \mbox{\hyperlink{stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_DMA\_Start\_IT(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}}\ *hdma,\ uint32\_t\ SrcAddress,\ uint32\_t\ DstAddress,\ uint32\_t\ DataLength);}
\DoxyCodeLine{00767\ \mbox{\hyperlink{stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_DMA\_Abort(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}}\ *hdma);}
\DoxyCodeLine{00768\ \mbox{\hyperlink{stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_DMA\_Abort\_IT(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}}\ *hdma);}
\DoxyCodeLine{00769\ \mbox{\hyperlink{stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_DMA\_PollForTransfer(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}}\ *hdma,\ \mbox{\hyperlink{group___d_m_a___exported___types_gaee3245eea8fa938edeb35a6c9596fd86}{HAL\_DMA\_LevelCompleteTypeDef}}\ CompleteLevel,\ uint32\_t\ Timeout);}
\DoxyCodeLine{00770\ \textcolor{keywordtype}{void}\ HAL\_DMA\_IRQHandler(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}}\ *hdma);}
\DoxyCodeLine{00771\ \mbox{\hyperlink{stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_DMA\_RegisterCallback(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}}\ *hdma,\ \mbox{\hyperlink{group___d_m_a___exported___types_gafbe8b2bd9ce2128de6cdc08ccde7e8ad}{HAL\_DMA\_CallbackIDTypeDef}}\ CallbackID,\ \textcolor{keywordtype}{void}\ (*\ pCallback)(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}}\ *\_hdma));}
\DoxyCodeLine{00772\ \mbox{\hyperlink{stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_DMA\_UnRegisterCallback(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}}\ *hdma,\ \mbox{\hyperlink{group___d_m_a___exported___types_gafbe8b2bd9ce2128de6cdc08ccde7e8ad}{HAL\_DMA\_CallbackIDTypeDef}}\ CallbackID);}
\DoxyCodeLine{00773\ }
\DoxyCodeLine{00781\ \textcolor{comment}{/*\ Peripheral\ State\ and\ Error\ functions\ ***************************************/}}
\DoxyCodeLine{00782\ \mbox{\hyperlink{group___d_m_a___exported___types_ga9c012af359987a240826f29073bbe463}{HAL\_DMA\_StateTypeDef}}\ HAL\_DMA\_GetState(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}}\ *hdma);}
\DoxyCodeLine{00783\ uint32\_t\ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_DMA\_GetError(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}}\ *hdma);}
\DoxyCodeLine{00792\ \textcolor{comment}{/*\ Private\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00797\ \textcolor{preprocessor}{\#define\ IS\_DMA\_DIRECTION(DIRECTION)\ (((DIRECTION)\ ==\ DMA\_PERIPH\_TO\_MEMORY\ )\ ||\ \(\backslash\)}}
\DoxyCodeLine{00798\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((DIRECTION)\ ==\ DMA\_MEMORY\_TO\_PERIPH)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00799\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((DIRECTION)\ ==\ DMA\_MEMORY\_TO\_MEMORY))}}
\DoxyCodeLine{00800\ }
\DoxyCodeLine{00801\ \textcolor{preprocessor}{\#define\ IS\_DMA\_BUFFER\_SIZE(SIZE)\ (((SIZE)\ >=\ 0x1U)\ \&\&\ ((SIZE)\ <\ 0x10000U))}}
\DoxyCodeLine{00802\ }
\DoxyCodeLine{00803\ \textcolor{preprocessor}{\#define\ IS\_DMA\_PERIPHERAL\_INC\_STATE(STATE)\ (((STATE)\ ==\ DMA\_PINC\_ENABLE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00804\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((STATE)\ ==\ DMA\_PINC\_DISABLE))}}
\DoxyCodeLine{00805\ }
\DoxyCodeLine{00806\ \textcolor{preprocessor}{\#define\ IS\_DMA\_MEMORY\_INC\_STATE(STATE)\ (((STATE)\ ==\ DMA\_MINC\_ENABLE)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00807\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((STATE)\ ==\ DMA\_MINC\_DISABLE))}}
\DoxyCodeLine{00808\ }
\DoxyCodeLine{00809\ \textcolor{preprocessor}{\#if\ !defined\ (DMAMUX1)}}
\DoxyCodeLine{00810\ }
\DoxyCodeLine{00811\ \textcolor{preprocessor}{\#define\ IS\_DMA\_ALL\_REQUEST(REQUEST)\ (((REQUEST)\ ==\ DMA\_REQUEST\_0)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00812\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ DMA\_REQUEST\_1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00813\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ DMA\_REQUEST\_2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00814\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ DMA\_REQUEST\_3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00815\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ DMA\_REQUEST\_4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00816\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ DMA\_REQUEST\_5)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00817\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ DMA\_REQUEST\_6)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00818\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REQUEST)\ ==\ DMA\_REQUEST\_7))}}
\DoxyCodeLine{00819\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00820\ }
\DoxyCodeLine{00821\ \textcolor{preprocessor}{\#if\ defined(DMAMUX1)}}
\DoxyCodeLine{00822\ }
\DoxyCodeLine{00823\ \textcolor{preprocessor}{\#define\ IS\_DMA\_ALL\_REQUEST(REQUEST)((REQUEST)\ <=\ DMA\_REQUEST\_HASH\_IN)}}
\DoxyCodeLine{00824\ }
\DoxyCodeLine{00825\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DMAMUX1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00826\ }
\DoxyCodeLine{00827\ \textcolor{preprocessor}{\#define\ IS\_DMA\_PERIPHERAL\_DATA\_SIZE(SIZE)\ (((SIZE)\ ==\ DMA\_PDATAALIGN\_BYTE)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00828\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SIZE)\ ==\ DMA\_PDATAALIGN\_HALFWORD)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00829\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SIZE)\ ==\ DMA\_PDATAALIGN\_WORD))}}
\DoxyCodeLine{00830\ }
\DoxyCodeLine{00831\ \textcolor{preprocessor}{\#define\ IS\_DMA\_MEMORY\_DATA\_SIZE(SIZE)\ (((SIZE)\ ==\ DMA\_MDATAALIGN\_BYTE)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00832\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SIZE)\ ==\ DMA\_MDATAALIGN\_HALFWORD)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00833\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SIZE)\ ==\ DMA\_MDATAALIGN\_WORD\ ))}}
\DoxyCodeLine{00834\ }
\DoxyCodeLine{00835\ \textcolor{preprocessor}{\#define\ IS\_DMA\_MODE(MODE)\ (((MODE)\ ==\ DMA\_NORMAL\ )\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00836\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((MODE)\ ==\ DMA\_CIRCULAR))}}
\DoxyCodeLine{00837\ }
\DoxyCodeLine{00838\ \textcolor{preprocessor}{\#define\ IS\_DMA\_PRIORITY(PRIORITY)\ (((PRIORITY)\ ==\ DMA\_PRIORITY\_LOW\ )\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00839\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PRIORITY)\ ==\ DMA\_PRIORITY\_MEDIUM)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00840\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PRIORITY)\ ==\ DMA\_PRIORITY\_HIGH)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00841\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PRIORITY)\ ==\ DMA\_PRIORITY\_VERY\_HIGH))}}
\DoxyCodeLine{00842\ }
\DoxyCodeLine{00847\ \textcolor{comment}{/*\ Private\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00848\ }
\DoxyCodeLine{00857\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{00858\ \}}
\DoxyCodeLine{00859\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00860\ }
\DoxyCodeLine{00861\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32L4xx\_HAL\_DMA\_H\ */}\textcolor{preprocessor}{}}

\end{DoxyCode}
