Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/heman/Downloads/XILINX/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_example_top glbl -Oenable_linking_all_libraries -prj example.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_20 -L floating_point_v7_1_14 --lib ieee_proposed=./ieee_proposed -s example -debug wave 
Multi-threading is on. Using 14 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VITISplay/using_axi_master/vitis1/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VITISplay/using_axi_master/vitis1/solution1/sim/verilog/AESL_axi_master_a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_a
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VITISplay/using_axi_master/vitis1/solution1/sim/verilog/AESL_axi_master_b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_b
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VITISplay/using_axi_master/vitis1/solution1/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VITISplay/using_axi_master/vitis1/solution1/sim/verilog/example.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_example_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VITISplay/using_axi_master/vitis1/solution1/sim/verilog/example.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VITISplay/using_axi_master/vitis1/solution1/sim/verilog/example_a_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_a_m_axi
INFO: [VRFC 10-311] analyzing module example_a_m_axi_load
INFO: [VRFC 10-311] analyzing module example_a_m_axi_store
INFO: [VRFC 10-311] analyzing module example_a_m_axi_flushManager
INFO: [VRFC 10-311] analyzing module example_a_m_axi_read
INFO: [VRFC 10-311] analyzing module example_a_m_axi_write
INFO: [VRFC 10-311] analyzing module example_a_m_axi_throttle
INFO: [VRFC 10-311] analyzing module example_a_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module example_a_m_axi_fifo
INFO: [VRFC 10-311] analyzing module example_a_m_axi_srl
INFO: [VRFC 10-311] analyzing module example_a_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VITISplay/using_axi_master/vitis1/solution1/sim/verilog/example_buffa_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_buffa_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VITISplay/using_axi_master/vitis1/solution1/sim/verilog/example_b_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_b_m_axi
INFO: [VRFC 10-311] analyzing module example_b_m_axi_load
INFO: [VRFC 10-311] analyzing module example_b_m_axi_store
INFO: [VRFC 10-311] analyzing module example_b_m_axi_flushManager
INFO: [VRFC 10-311] analyzing module example_b_m_axi_read
INFO: [VRFC 10-311] analyzing module example_b_m_axi_write
INFO: [VRFC 10-311] analyzing module example_b_m_axi_throttle
INFO: [VRFC 10-311] analyzing module example_b_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module example_b_m_axi_fifo
INFO: [VRFC 10-311] analyzing module example_b_m_axi_srl
INFO: [VRFC 10-311] analyzing module example_b_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VITISplay/using_axi_master/vitis1/solution1/sim/verilog/example_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VITISplay/using_axi_master/vitis1/solution1/sim/verilog/example_example_Pipeline_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_example_Pipeline_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VITISplay/using_axi_master/vitis1/solution1/sim/verilog/example_example_Pipeline_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_example_Pipeline_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VITISplay/using_axi_master/vitis1/solution1/sim/verilog/example_example_Pipeline_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_example_Pipeline_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VITISplay/using_axi_master/vitis1/solution1/sim/verilog/example_example_Pipeline_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_example_Pipeline_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VITISplay/using_axi_master/vitis1/solution1/sim/verilog/example_example_Pipeline_VITIS_LOOP_57_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_example_Pipeline_VITIS_LOOP_57_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VITISplay/using_axi_master/vitis1/solution1/sim/verilog/example_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VITISplay/using_axi_master/vitis1/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.example_buffa_RAM_AUTO_1R1W
Compiling module xil_defaultlib.example_flow_control_loop_pipe_s...
Compiling module xil_defaultlib.example_example_Pipeline_1
Compiling module xil_defaultlib.example_example_Pipeline_2
Compiling module xil_defaultlib.example_example_Pipeline_VITIS_L...
Compiling module xil_defaultlib.example_example_Pipeline_4
Compiling module xil_defaultlib.example_example_Pipeline_5
Compiling module xil_defaultlib.example_control_s_axi
Compiling module xil_defaultlib.example_a_m_axi_srl(DATA_WIDTH=9...
Compiling module xil_defaultlib.example_a_m_axi_fifo(DATA_WIDTH=...
Compiling module xil_defaultlib.example_a_m_axi_mem(MEM_STYLE="b...
Compiling module xil_defaultlib.example_a_m_axi_fifo(MEM_STYLE="...
Compiling module xil_defaultlib.example_a_m_axi_srl(DATA_WIDTH=1...
Compiling module xil_defaultlib.example_a_m_axi_fifo(DATA_WIDTH=...
Compiling module xil_defaultlib.example_a_m_axi_srl(DATA_WIDTH=1...
Compiling module xil_defaultlib.example_a_m_axi_fifo(DATA_WIDTH=...
Compiling module xil_defaultlib.example_a_m_axi_store(NUM_WRITE_...
Compiling module xil_defaultlib.example_a_m_axi_mem(MEM_STYLE="b...
Compiling module xil_defaultlib.example_a_m_axi_fifo(MEM_STYLE="...
Compiling module xil_defaultlib.example_a_m_axi_load(NUM_READ_OU...
Compiling module xil_defaultlib.example_a_m_axi_reg_slice(DATA_W...
Compiling module xil_defaultlib.example_a_m_axi_srl(DATA_WIDTH=8...
Compiling module xil_defaultlib.example_a_m_axi_fifo(DATA_WIDTH=...
Compiling module xil_defaultlib.example_a_m_axi_reg_slice(DATA_W...
Compiling module xil_defaultlib.example_a_m_axi_srl(DATA_WIDTH=7...
Compiling module xil_defaultlib.example_a_m_axi_fifo(DATA_WIDTH=...
Compiling module xil_defaultlib.example_a_m_axi_srl(DATA_WIDTH=3...
Compiling module xil_defaultlib.example_a_m_axi_fifo(DATA_WIDTH=...
Compiling module xil_defaultlib.example_a_m_axi_throttle(CONSERV...
Compiling module xil_defaultlib.example_a_m_axi_reg_slice(DATA_W...
Compiling module xil_defaultlib.example_a_m_axi_write(CONSERVATI...
Compiling module xil_defaultlib.example_a_m_axi_reg_slice(DATA_W...
Compiling module xil_defaultlib.example_a_m_axi_read(C_USER_VALU...
Compiling module xil_defaultlib.example_a_m_axi(CONSERVATIVE=1,N...
Compiling module xil_defaultlib.example_b_m_axi_srl(DATA_WIDTH=9...
Compiling module xil_defaultlib.example_b_m_axi_fifo(DATA_WIDTH=...
Compiling module xil_defaultlib.example_b_m_axi_mem(MEM_STYLE="b...
Compiling module xil_defaultlib.example_b_m_axi_fifo(MEM_STYLE="...
Compiling module xil_defaultlib.example_b_m_axi_srl(DATA_WIDTH=1...
Compiling module xil_defaultlib.example_b_m_axi_fifo(DATA_WIDTH=...
Compiling module xil_defaultlib.example_b_m_axi_srl(DATA_WIDTH=1...
Compiling module xil_defaultlib.example_b_m_axi_fifo(DATA_WIDTH=...
Compiling module xil_defaultlib.example_b_m_axi_store(NUM_WRITE_...
Compiling module xil_defaultlib.example_b_m_axi_mem(MEM_STYLE="b...
Compiling module xil_defaultlib.example_b_m_axi_fifo(MEM_STYLE="...
Compiling module xil_defaultlib.example_b_m_axi_load(NUM_READ_OU...
Compiling module xil_defaultlib.example_b_m_axi_reg_slice(DATA_W...
Compiling module xil_defaultlib.example_b_m_axi_srl(DATA_WIDTH=8...
Compiling module xil_defaultlib.example_b_m_axi_fifo(DATA_WIDTH=...
Compiling module xil_defaultlib.example_b_m_axi_reg_slice(DATA_W...
Compiling module xil_defaultlib.example_b_m_axi_srl(DATA_WIDTH=7...
Compiling module xil_defaultlib.example_b_m_axi_fifo(DATA_WIDTH=...
Compiling module xil_defaultlib.example_b_m_axi_srl(DATA_WIDTH=3...
Compiling module xil_defaultlib.example_b_m_axi_fifo(DATA_WIDTH=...
Compiling module xil_defaultlib.example_b_m_axi_throttle(CONSERV...
Compiling module xil_defaultlib.example_b_m_axi_reg_slice(DATA_W...
Compiling module xil_defaultlib.example_b_m_axi_write(CONSERVATI...
Compiling module xil_defaultlib.example_b_m_axi_reg_slice(DATA_W...
Compiling module xil_defaultlib.example_b_m_axi_read(C_USER_VALU...
Compiling module xil_defaultlib.example_b_m_axi(CONSERVATIVE=1,N...
Compiling module xil_defaultlib.example
Compiling module xil_defaultlib.AESL_axi_master_a
Compiling module xil_defaultlib.AESL_axi_master_b
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_example_top
Compiling module work.glbl
Built simulation snapshot example
