Analysis & Elaboration report for adc_converter_qip
Fri Feb 19 09:48:45 2021
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration IP Cores Summary
  5. Source assignments for anain2_converter:u0|anain2_converter_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer
  6. Source assignments for anain2_converter:u0|anain2_converter_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer
  7. Source assignments for anain2_converter:u0|anain2_converter_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram
  8. Parameter Settings for User Entity Instance: pll10:pll10MHz|altpll:altpll_component
  9. Parameter Settings for User Entity Instance: anain2_converter:u0|anain2_converter_modular_adc_0:modular_adc_0
 10. Parameter Settings for User Entity Instance: anain2_converter:u0|anain2_converter_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal
 11. Parameter Settings for User Entity Instance: anain2_converter:u0|anain2_converter_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm
 12. Parameter Settings for User Entity Instance: anain2_converter:u0|anain2_converter_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer
 13. Parameter Settings for User Entity Instance: anain2_converter:u0|anain2_converter_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer
 14. Parameter Settings for User Entity Instance: anain2_converter:u0|anain2_converter_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component
 15. Parameter Settings for User Entity Instance: anain2_converter:u0|anain2_converter_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst
 16. Parameter Settings for User Entity Instance: anain2_converter:u0|anain2_converter_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder
 17. Parameter Settings for User Entity Instance: anain2_converter:u0|anain2_converter_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance
 18. altpll Parameter Settings by Entity Instance
 19. scfifo Parameter Settings by Entity Instance
 20. Analysis & Elaboration Settings
 21. Port Connectivity Checks: "anain2_converter:u0|anain2_converter_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo"
 22. Port Connectivity Checks: "anain2_converter:u0|anain2_converter_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal"
 23. Port Connectivity Checks: "anain2_converter:u0"
 24. Analysis & Elaboration Messages
 25. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                   ;
+------------------------------------+---------------------------------------------+
; Analysis & Elaboration Status      ; Successful - Fri Feb 19 09:48:45 2021       ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                      ; adc_converter_qip                           ;
; Top-level Entity Name              ; adc_converter_qip                           ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
; UFM blocks                         ; N/A until Partition Merge                   ;
; ADC blocks                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration IP Cores Summary                                                                                                                                                                                               ;
+--------+----------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------+
; Vendor ; IP Core Name               ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                 ; IP Include File       ;
+--------+----------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------+
; Altera ; ALTPLL                     ; 20.1    ; N/A          ; N/A          ; |adc_converter_qip|pll10:pll10MHz                                                                                               ; pll10.v               ;
; N/A    ; Qsys                       ; 20.1    ; N/A          ; N/A          ; |adc_converter_qip|anain2_converter:u0                                                                                          ; anain2_converter.qsys ;
; Altera ; altera_modular_adc         ; 20.1    ; N/A          ; N/A          ; |adc_converter_qip|anain2_converter:u0|anain2_converter_modular_adc_0:modular_adc_0                                             ; anain2_converter.qsys ;
; Altera ; altera_modular_adc_control ; 20.1    ; N/A          ; N/A          ; |adc_converter_qip|anain2_converter:u0|anain2_converter_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal ; anain2_converter.qsys ;
+--------+----------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for anain2_converter:u0|anain2_converter_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                            ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for anain2_converter:u0|anain2_converter_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                        ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for anain2_converter:u0|anain2_converter_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll10:pll10MHz|altpll:altpll_component ;
+-------------------------------+-------------------------+---------------------------+
; Parameter Name                ; Value                   ; Type                      ;
+-------------------------------+-------------------------+---------------------------+
; OPERATION_MODE                ; NORMAL                  ; Untyped                   ;
; PLL_TYPE                      ; AUTO                    ; Untyped                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll10 ; Untyped                   ;
; QUALIFY_CONF_DONE             ; OFF                     ; Untyped                   ;
; COMPENSATE_CLOCK              ; CLK0                    ; Untyped                   ;
; SCAN_CHAIN                    ; LONG                    ; Untyped                   ;
; PRIMARY_CLOCK                 ; INCLK0                  ; Untyped                   ;
; INCLK0_INPUT_FREQUENCY        ; 10000                   ; Signed Integer            ;
; INCLK1_INPUT_FREQUENCY        ; 0                       ; Untyped                   ;
; GATE_LOCK_SIGNAL              ; NO                      ; Untyped                   ;
; GATE_LOCK_COUNTER             ; 0                       ; Untyped                   ;
; LOCK_HIGH                     ; 1                       ; Untyped                   ;
; LOCK_LOW                      ; 1                       ; Untyped                   ;
; VALID_LOCK_MULTIPLIER         ; 1                       ; Untyped                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                       ; Untyped                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                     ; Untyped                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                     ; Untyped                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                     ; Untyped                   ;
; SKIP_VCO                      ; OFF                     ; Untyped                   ;
; SWITCH_OVER_COUNTER           ; 0                       ; Untyped                   ;
; SWITCH_OVER_TYPE              ; AUTO                    ; Untyped                   ;
; FEEDBACK_SOURCE               ; EXTCLK0                 ; Untyped                   ;
; BANDWIDTH                     ; 0                       ; Untyped                   ;
; BANDWIDTH_TYPE                ; AUTO                    ; Untyped                   ;
; SPREAD_FREQUENCY              ; 0                       ; Untyped                   ;
; DOWN_SPREAD                   ; 0                       ; Untyped                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                     ; Untyped                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                     ; Untyped                   ;
; CLK9_MULTIPLY_BY              ; 0                       ; Untyped                   ;
; CLK8_MULTIPLY_BY              ; 0                       ; Untyped                   ;
; CLK7_MULTIPLY_BY              ; 0                       ; Untyped                   ;
; CLK6_MULTIPLY_BY              ; 0                       ; Untyped                   ;
; CLK5_MULTIPLY_BY              ; 1                       ; Untyped                   ;
; CLK4_MULTIPLY_BY              ; 1                       ; Untyped                   ;
; CLK3_MULTIPLY_BY              ; 1                       ; Untyped                   ;
; CLK2_MULTIPLY_BY              ; 1                       ; Untyped                   ;
; CLK1_MULTIPLY_BY              ; 1                       ; Untyped                   ;
; CLK0_MULTIPLY_BY              ; 1                       ; Signed Integer            ;
; CLK9_DIVIDE_BY                ; 0                       ; Untyped                   ;
; CLK8_DIVIDE_BY                ; 0                       ; Untyped                   ;
; CLK7_DIVIDE_BY                ; 0                       ; Untyped                   ;
; CLK6_DIVIDE_BY                ; 0                       ; Untyped                   ;
; CLK5_DIVIDE_BY                ; 1                       ; Untyped                   ;
; CLK4_DIVIDE_BY                ; 1                       ; Untyped                   ;
; CLK3_DIVIDE_BY                ; 1                       ; Untyped                   ;
; CLK2_DIVIDE_BY                ; 1                       ; Untyped                   ;
; CLK1_DIVIDE_BY                ; 1                       ; Untyped                   ;
; CLK0_DIVIDE_BY                ; 10                      ; Signed Integer            ;
; CLK9_PHASE_SHIFT              ; 0                       ; Untyped                   ;
; CLK8_PHASE_SHIFT              ; 0                       ; Untyped                   ;
; CLK7_PHASE_SHIFT              ; 0                       ; Untyped                   ;
; CLK6_PHASE_SHIFT              ; 0                       ; Untyped                   ;
; CLK5_PHASE_SHIFT              ; 0                       ; Untyped                   ;
; CLK4_PHASE_SHIFT              ; 0                       ; Untyped                   ;
; CLK3_PHASE_SHIFT              ; 0                       ; Untyped                   ;
; CLK2_PHASE_SHIFT              ; 0                       ; Untyped                   ;
; CLK1_PHASE_SHIFT              ; 0                       ; Untyped                   ;
; CLK0_PHASE_SHIFT              ; 0                       ; Untyped                   ;
; CLK5_TIME_DELAY               ; 0                       ; Untyped                   ;
; CLK4_TIME_DELAY               ; 0                       ; Untyped                   ;
; CLK3_TIME_DELAY               ; 0                       ; Untyped                   ;
; CLK2_TIME_DELAY               ; 0                       ; Untyped                   ;
; CLK1_TIME_DELAY               ; 0                       ; Untyped                   ;
; CLK0_TIME_DELAY               ; 0                       ; Untyped                   ;
; CLK9_DUTY_CYCLE               ; 50                      ; Untyped                   ;
; CLK8_DUTY_CYCLE               ; 50                      ; Untyped                   ;
; CLK7_DUTY_CYCLE               ; 50                      ; Untyped                   ;
; CLK6_DUTY_CYCLE               ; 50                      ; Untyped                   ;
; CLK5_DUTY_CYCLE               ; 50                      ; Untyped                   ;
; CLK4_DUTY_CYCLE               ; 50                      ; Untyped                   ;
; CLK3_DUTY_CYCLE               ; 50                      ; Untyped                   ;
; CLK2_DUTY_CYCLE               ; 50                      ; Untyped                   ;
; CLK1_DUTY_CYCLE               ; 50                      ; Untyped                   ;
; CLK0_DUTY_CYCLE               ; 50                      ; Signed Integer            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                   ;
; LOCK_WINDOW_UI                ;  0.05                   ; Untyped                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                  ; Untyped                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                  ; Untyped                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                  ; Untyped                   ;
; DPA_MULTIPLY_BY               ; 0                       ; Untyped                   ;
; DPA_DIVIDE_BY                 ; 1                       ; Untyped                   ;
; DPA_DIVIDER                   ; 0                       ; Untyped                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                       ; Untyped                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                       ; Untyped                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                       ; Untyped                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                       ; Untyped                   ;
; EXTCLK3_DIVIDE_BY             ; 1                       ; Untyped                   ;
; EXTCLK2_DIVIDE_BY             ; 1                       ; Untyped                   ;
; EXTCLK1_DIVIDE_BY             ; 1                       ; Untyped                   ;
; EXTCLK0_DIVIDE_BY             ; 1                       ; Untyped                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                       ; Untyped                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                       ; Untyped                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                       ; Untyped                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                       ; Untyped                   ;
; EXTCLK3_TIME_DELAY            ; 0                       ; Untyped                   ;
; EXTCLK2_TIME_DELAY            ; 0                       ; Untyped                   ;
; EXTCLK1_TIME_DELAY            ; 0                       ; Untyped                   ;
; EXTCLK0_TIME_DELAY            ; 0                       ; Untyped                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                      ; Untyped                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                      ; Untyped                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                      ; Untyped                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                      ; Untyped                   ;
; VCO_MULTIPLY_BY               ; 0                       ; Untyped                   ;
; VCO_DIVIDE_BY                 ; 0                       ; Untyped                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                       ; Untyped                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                       ; Untyped                   ;
; VCO_MIN                       ; 0                       ; Untyped                   ;
; VCO_MAX                       ; 0                       ; Untyped                   ;
; VCO_CENTER                    ; 0                       ; Untyped                   ;
; PFD_MIN                       ; 0                       ; Untyped                   ;
; PFD_MAX                       ; 0                       ; Untyped                   ;
; M_INITIAL                     ; 0                       ; Untyped                   ;
; M                             ; 0                       ; Untyped                   ;
; N                             ; 1                       ; Untyped                   ;
; M2                            ; 1                       ; Untyped                   ;
; N2                            ; 1                       ; Untyped                   ;
; SS                            ; 1                       ; Untyped                   ;
; C0_HIGH                       ; 0                       ; Untyped                   ;
; C1_HIGH                       ; 0                       ; Untyped                   ;
; C2_HIGH                       ; 0                       ; Untyped                   ;
; C3_HIGH                       ; 0                       ; Untyped                   ;
; C4_HIGH                       ; 0                       ; Untyped                   ;
; C5_HIGH                       ; 0                       ; Untyped                   ;
; C6_HIGH                       ; 0                       ; Untyped                   ;
; C7_HIGH                       ; 0                       ; Untyped                   ;
; C8_HIGH                       ; 0                       ; Untyped                   ;
; C9_HIGH                       ; 0                       ; Untyped                   ;
; C0_LOW                        ; 0                       ; Untyped                   ;
; C1_LOW                        ; 0                       ; Untyped                   ;
; C2_LOW                        ; 0                       ; Untyped                   ;
; C3_LOW                        ; 0                       ; Untyped                   ;
; C4_LOW                        ; 0                       ; Untyped                   ;
; C5_LOW                        ; 0                       ; Untyped                   ;
; C6_LOW                        ; 0                       ; Untyped                   ;
; C7_LOW                        ; 0                       ; Untyped                   ;
; C8_LOW                        ; 0                       ; Untyped                   ;
; C9_LOW                        ; 0                       ; Untyped                   ;
; C0_INITIAL                    ; 0                       ; Untyped                   ;
; C1_INITIAL                    ; 0                       ; Untyped                   ;
; C2_INITIAL                    ; 0                       ; Untyped                   ;
; C3_INITIAL                    ; 0                       ; Untyped                   ;
; C4_INITIAL                    ; 0                       ; Untyped                   ;
; C5_INITIAL                    ; 0                       ; Untyped                   ;
; C6_INITIAL                    ; 0                       ; Untyped                   ;
; C7_INITIAL                    ; 0                       ; Untyped                   ;
; C8_INITIAL                    ; 0                       ; Untyped                   ;
; C9_INITIAL                    ; 0                       ; Untyped                   ;
; C0_MODE                       ; BYPASS                  ; Untyped                   ;
; C1_MODE                       ; BYPASS                  ; Untyped                   ;
; C2_MODE                       ; BYPASS                  ; Untyped                   ;
; C3_MODE                       ; BYPASS                  ; Untyped                   ;
; C4_MODE                       ; BYPASS                  ; Untyped                   ;
; C5_MODE                       ; BYPASS                  ; Untyped                   ;
; C6_MODE                       ; BYPASS                  ; Untyped                   ;
; C7_MODE                       ; BYPASS                  ; Untyped                   ;
; C8_MODE                       ; BYPASS                  ; Untyped                   ;
; C9_MODE                       ; BYPASS                  ; Untyped                   ;
; C0_PH                         ; 0                       ; Untyped                   ;
; C1_PH                         ; 0                       ; Untyped                   ;
; C2_PH                         ; 0                       ; Untyped                   ;
; C3_PH                         ; 0                       ; Untyped                   ;
; C4_PH                         ; 0                       ; Untyped                   ;
; C5_PH                         ; 0                       ; Untyped                   ;
; C6_PH                         ; 0                       ; Untyped                   ;
; C7_PH                         ; 0                       ; Untyped                   ;
; C8_PH                         ; 0                       ; Untyped                   ;
; C9_PH                         ; 0                       ; Untyped                   ;
; L0_HIGH                       ; 1                       ; Untyped                   ;
; L1_HIGH                       ; 1                       ; Untyped                   ;
; G0_HIGH                       ; 1                       ; Untyped                   ;
; G1_HIGH                       ; 1                       ; Untyped                   ;
; G2_HIGH                       ; 1                       ; Untyped                   ;
; G3_HIGH                       ; 1                       ; Untyped                   ;
; E0_HIGH                       ; 1                       ; Untyped                   ;
; E1_HIGH                       ; 1                       ; Untyped                   ;
; E2_HIGH                       ; 1                       ; Untyped                   ;
; E3_HIGH                       ; 1                       ; Untyped                   ;
; L0_LOW                        ; 1                       ; Untyped                   ;
; L1_LOW                        ; 1                       ; Untyped                   ;
; G0_LOW                        ; 1                       ; Untyped                   ;
; G1_LOW                        ; 1                       ; Untyped                   ;
; G2_LOW                        ; 1                       ; Untyped                   ;
; G3_LOW                        ; 1                       ; Untyped                   ;
; E0_LOW                        ; 1                       ; Untyped                   ;
; E1_LOW                        ; 1                       ; Untyped                   ;
; E2_LOW                        ; 1                       ; Untyped                   ;
; E3_LOW                        ; 1                       ; Untyped                   ;
; L0_INITIAL                    ; 1                       ; Untyped                   ;
; L1_INITIAL                    ; 1                       ; Untyped                   ;
; G0_INITIAL                    ; 1                       ; Untyped                   ;
; G1_INITIAL                    ; 1                       ; Untyped                   ;
; G2_INITIAL                    ; 1                       ; Untyped                   ;
; G3_INITIAL                    ; 1                       ; Untyped                   ;
; E0_INITIAL                    ; 1                       ; Untyped                   ;
; E1_INITIAL                    ; 1                       ; Untyped                   ;
; E2_INITIAL                    ; 1                       ; Untyped                   ;
; E3_INITIAL                    ; 1                       ; Untyped                   ;
; L0_MODE                       ; BYPASS                  ; Untyped                   ;
; L1_MODE                       ; BYPASS                  ; Untyped                   ;
; G0_MODE                       ; BYPASS                  ; Untyped                   ;
; G1_MODE                       ; BYPASS                  ; Untyped                   ;
; G2_MODE                       ; BYPASS                  ; Untyped                   ;
; G3_MODE                       ; BYPASS                  ; Untyped                   ;
; E0_MODE                       ; BYPASS                  ; Untyped                   ;
; E1_MODE                       ; BYPASS                  ; Untyped                   ;
; E2_MODE                       ; BYPASS                  ; Untyped                   ;
; E3_MODE                       ; BYPASS                  ; Untyped                   ;
; L0_PH                         ; 0                       ; Untyped                   ;
; L1_PH                         ; 0                       ; Untyped                   ;
; G0_PH                         ; 0                       ; Untyped                   ;
; G1_PH                         ; 0                       ; Untyped                   ;
; G2_PH                         ; 0                       ; Untyped                   ;
; G3_PH                         ; 0                       ; Untyped                   ;
; E0_PH                         ; 0                       ; Untyped                   ;
; E1_PH                         ; 0                       ; Untyped                   ;
; E2_PH                         ; 0                       ; Untyped                   ;
; E3_PH                         ; 0                       ; Untyped                   ;
; M_PH                          ; 0                       ; Untyped                   ;
; C1_USE_CASC_IN                ; OFF                     ; Untyped                   ;
; C2_USE_CASC_IN                ; OFF                     ; Untyped                   ;
; C3_USE_CASC_IN                ; OFF                     ; Untyped                   ;
; C4_USE_CASC_IN                ; OFF                     ; Untyped                   ;
; C5_USE_CASC_IN                ; OFF                     ; Untyped                   ;
; C6_USE_CASC_IN                ; OFF                     ; Untyped                   ;
; C7_USE_CASC_IN                ; OFF                     ; Untyped                   ;
; C8_USE_CASC_IN                ; OFF                     ; Untyped                   ;
; C9_USE_CASC_IN                ; OFF                     ; Untyped                   ;
; CLK0_COUNTER                  ; G0                      ; Untyped                   ;
; CLK1_COUNTER                  ; G0                      ; Untyped                   ;
; CLK2_COUNTER                  ; G0                      ; Untyped                   ;
; CLK3_COUNTER                  ; G0                      ; Untyped                   ;
; CLK4_COUNTER                  ; G0                      ; Untyped                   ;
; CLK5_COUNTER                  ; G0                      ; Untyped                   ;
; CLK6_COUNTER                  ; E0                      ; Untyped                   ;
; CLK7_COUNTER                  ; E1                      ; Untyped                   ;
; CLK8_COUNTER                  ; E2                      ; Untyped                   ;
; CLK9_COUNTER                  ; E3                      ; Untyped                   ;
; L0_TIME_DELAY                 ; 0                       ; Untyped                   ;
; L1_TIME_DELAY                 ; 0                       ; Untyped                   ;
; G0_TIME_DELAY                 ; 0                       ; Untyped                   ;
; G1_TIME_DELAY                 ; 0                       ; Untyped                   ;
; G2_TIME_DELAY                 ; 0                       ; Untyped                   ;
; G3_TIME_DELAY                 ; 0                       ; Untyped                   ;
; E0_TIME_DELAY                 ; 0                       ; Untyped                   ;
; E1_TIME_DELAY                 ; 0                       ; Untyped                   ;
; E2_TIME_DELAY                 ; 0                       ; Untyped                   ;
; E3_TIME_DELAY                 ; 0                       ; Untyped                   ;
; M_TIME_DELAY                  ; 0                       ; Untyped                   ;
; N_TIME_DELAY                  ; 0                       ; Untyped                   ;
; EXTCLK3_COUNTER               ; E3                      ; Untyped                   ;
; EXTCLK2_COUNTER               ; E2                      ; Untyped                   ;
; EXTCLK1_COUNTER               ; E1                      ; Untyped                   ;
; EXTCLK0_COUNTER               ; E0                      ; Untyped                   ;
; ENABLE0_COUNTER               ; L0                      ; Untyped                   ;
; ENABLE1_COUNTER               ; L0                      ; Untyped                   ;
; CHARGE_PUMP_CURRENT           ; 2                       ; Untyped                   ;
; LOOP_FILTER_R                 ;  1.000000               ; Untyped                   ;
; LOOP_FILTER_C                 ; 5                       ; Untyped                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                    ; Untyped                   ;
; LOOP_FILTER_R_BITS            ; 9999                    ; Untyped                   ;
; LOOP_FILTER_C_BITS            ; 9999                    ; Untyped                   ;
; VCO_POST_SCALE                ; 0                       ; Untyped                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                       ; Untyped                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                       ; Untyped                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                       ; Untyped                   ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                  ; Untyped                   ;
; PORT_CLKENA0                  ; PORT_UNUSED             ; Untyped                   ;
; PORT_CLKENA1                  ; PORT_UNUSED             ; Untyped                   ;
; PORT_CLKENA2                  ; PORT_UNUSED             ; Untyped                   ;
; PORT_CLKENA3                  ; PORT_UNUSED             ; Untyped                   ;
; PORT_CLKENA4                  ; PORT_UNUSED             ; Untyped                   ;
; PORT_CLKENA5                  ; PORT_UNUSED             ; Untyped                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY       ; Untyped                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY       ; Untyped                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY       ; Untyped                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY       ; Untyped                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED             ; Untyped                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED             ; Untyped                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED             ; Untyped                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED             ; Untyped                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED             ; Untyped                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED             ; Untyped                   ;
; PORT_CLK0                     ; PORT_USED               ; Untyped                   ;
; PORT_CLK1                     ; PORT_UNUSED             ; Untyped                   ;
; PORT_CLK2                     ; PORT_UNUSED             ; Untyped                   ;
; PORT_CLK3                     ; PORT_UNUSED             ; Untyped                   ;
; PORT_CLK4                     ; PORT_UNUSED             ; Untyped                   ;
; PORT_CLK5                     ; PORT_UNUSED             ; Untyped                   ;
; PORT_CLK6                     ; PORT_UNUSED             ; Untyped                   ;
; PORT_CLK7                     ; PORT_UNUSED             ; Untyped                   ;
; PORT_CLK8                     ; PORT_UNUSED             ; Untyped                   ;
; PORT_CLK9                     ; PORT_UNUSED             ; Untyped                   ;
; PORT_SCANDATA                 ; PORT_UNUSED             ; Untyped                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED             ; Untyped                   ;
; PORT_SCANDONE                 ; PORT_UNUSED             ; Untyped                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY       ; Untyped                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY       ; Untyped                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED             ; Untyped                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED             ; Untyped                   ;
; PORT_INCLK1                   ; PORT_UNUSED             ; Untyped                   ;
; PORT_INCLK0                   ; PORT_USED               ; Untyped                   ;
; PORT_FBIN                     ; PORT_UNUSED             ; Untyped                   ;
; PORT_PLLENA                   ; PORT_UNUSED             ; Untyped                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED             ; Untyped                   ;
; PORT_ARESET                   ; PORT_UNUSED             ; Untyped                   ;
; PORT_PFDENA                   ; PORT_UNUSED             ; Untyped                   ;
; PORT_SCANCLK                  ; PORT_UNUSED             ; Untyped                   ;
; PORT_SCANACLR                 ; PORT_UNUSED             ; Untyped                   ;
; PORT_SCANREAD                 ; PORT_UNUSED             ; Untyped                   ;
; PORT_SCANWRITE                ; PORT_UNUSED             ; Untyped                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY       ; Untyped                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY       ; Untyped                   ;
; PORT_LOCKED                   ; PORT_USED               ; Untyped                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED             ; Untyped                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY       ; Untyped                   ;
; PORT_PHASEDONE                ; PORT_UNUSED             ; Untyped                   ;
; PORT_PHASESTEP                ; PORT_UNUSED             ; Untyped                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED             ; Untyped                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED             ; Untyped                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED             ; Untyped                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY       ; Untyped                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY       ; Untyped                   ;
; M_TEST_SOURCE                 ; 5                       ; Untyped                   ;
; C0_TEST_SOURCE                ; 5                       ; Untyped                   ;
; C1_TEST_SOURCE                ; 5                       ; Untyped                   ;
; C2_TEST_SOURCE                ; 5                       ; Untyped                   ;
; C3_TEST_SOURCE                ; 5                       ; Untyped                   ;
; C4_TEST_SOURCE                ; 5                       ; Untyped                   ;
; C5_TEST_SOURCE                ; 5                       ; Untyped                   ;
; C6_TEST_SOURCE                ; 5                       ; Untyped                   ;
; C7_TEST_SOURCE                ; 5                       ; Untyped                   ;
; C8_TEST_SOURCE                ; 5                       ; Untyped                   ;
; C9_TEST_SOURCE                ; 5                       ; Untyped                   ;
; CBXI_PARAMETER                ; pll10_altpll            ; Untyped                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                    ; Untyped                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                       ; Untyped                   ;
; WIDTH_CLOCK                   ; 5                       ; Signed Integer            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                       ; Untyped                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                     ; Untyped                   ;
; DEVICE_FAMILY                 ; MAX 10                  ; Untyped                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                  ; Untyped                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                     ; Untyped                   ;
; AUTO_CARRY_CHAINS             ; ON                      ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS          ; OFF                     ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS           ; ON                      ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                     ; IGNORE_CASCADE            ;
+-------------------------------+-------------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: anain2_converter:u0|anain2_converter_modular_adc_0:modular_adc_0 ;
+-----------------------------+-------+-------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                    ;
+-----------------------------+-------+-------------------------------------------------------------------------+
; is_this_first_or_second_adc ; 2     ; Signed Integer                                                          ;
+-----------------------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: anain2_converter:u0|anain2_converter_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal ;
+---------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                                            ;
+---------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; clkdiv                          ; 2     ; Signed Integer                                                                                                  ;
; tsclkdiv                        ; 1     ; Signed Integer                                                                                                  ;
; tsclksel                        ; 1     ; Signed Integer                                                                                                  ;
; prescalar                       ; 0     ; Signed Integer                                                                                                  ;
; refsel                          ; 1     ; Signed Integer                                                                                                  ;
; device_partname_fivechar_prefix ; 10M50 ; String                                                                                                          ;
; is_this_first_or_second_adc     ; 2     ; Signed Integer                                                                                                  ;
; analog_input_pin_mask           ; 65536 ; Signed Integer                                                                                                  ;
; hard_pwd                        ; 0     ; Signed Integer                                                                                                  ;
; dual_adc_mode                   ; 0     ; Signed Integer                                                                                                  ;
; enable_usr_sim                  ; 0     ; Signed Integer                                                                                                  ;
; reference_voltage_sim           ; 49648 ; Signed Integer                                                                                                  ;
; simfilename_ch0                 ;       ; String                                                                                                          ;
; simfilename_ch1                 ;       ; String                                                                                                          ;
; simfilename_ch2                 ;       ; String                                                                                                          ;
; simfilename_ch3                 ;       ; String                                                                                                          ;
; simfilename_ch4                 ;       ; String                                                                                                          ;
; simfilename_ch5                 ;       ; String                                                                                                          ;
; simfilename_ch6                 ;       ; String                                                                                                          ;
; simfilename_ch7                 ;       ; String                                                                                                          ;
; simfilename_ch8                 ;       ; String                                                                                                          ;
; simfilename_ch9                 ;       ; String                                                                                                          ;
; simfilename_ch10                ;       ; String                                                                                                          ;
; simfilename_ch11                ;       ; String                                                                                                          ;
; simfilename_ch12                ;       ; String                                                                                                          ;
; simfilename_ch13                ;       ; String                                                                                                          ;
; simfilename_ch14                ;       ; String                                                                                                          ;
; simfilename_ch15                ;       ; String                                                                                                          ;
; simfilename_ch16                ;       ; String                                                                                                          ;
+---------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: anain2_converter:u0|anain2_converter_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                             ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; is_this_first_or_second_adc ; 2     ; Signed Integer                                                                                                                                                   ;
; dual_adc_mode               ; 0     ; Signed Integer                                                                                                                                                   ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: anain2_converter:u0|anain2_converter_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: anain2_converter:u0|anain2_converter_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: anain2_converter:u0|anain2_converter_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                                                                     ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                                                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                             ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                           ;
; lpm_width               ; 12          ; Signed Integer                                                                                                                                                                                                                           ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                                                                                                                           ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                                                                                                                           ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                                                                                                                  ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                                                                                                                                  ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                                                                                                                                  ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                                                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                                                                                  ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                                                                                  ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                                                                                  ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                                                                                  ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                                                                                  ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                                                                                  ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                                                                                                                                                  ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                                                                                  ;
; CBXI_PARAMETER          ; scfifo_ds61 ; Untyped                                                                                                                                                                                                                                  ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: anain2_converter:u0|anain2_converter_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst ;
+---------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                                                                                      ;
+---------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; clkdiv                          ; 2     ; Signed Integer                                                                                                                                            ;
; tsclkdiv                        ; 1     ; Signed Integer                                                                                                                                            ;
; tsclksel                        ; 1     ; Signed Integer                                                                                                                                            ;
; prescalar                       ; 0     ; Signed Integer                                                                                                                                            ;
; refsel                          ; 1     ; Signed Integer                                                                                                                                            ;
; device_partname_fivechar_prefix ; 10M50 ; String                                                                                                                                                    ;
; is_this_first_or_second_adc     ; 2     ; Signed Integer                                                                                                                                            ;
; analog_input_pin_mask           ; 65536 ; Signed Integer                                                                                                                                            ;
; hard_pwd                        ; 0     ; Signed Integer                                                                                                                                            ;
; enable_usr_sim                  ; 0     ; Signed Integer                                                                                                                                            ;
; reference_voltage_sim           ; 49648 ; Signed Integer                                                                                                                                            ;
; simfilename_ch0                 ;       ; String                                                                                                                                                    ;
; simfilename_ch1                 ;       ; String                                                                                                                                                    ;
; simfilename_ch2                 ;       ; String                                                                                                                                                    ;
; simfilename_ch3                 ;       ; String                                                                                                                                                    ;
; simfilename_ch4                 ;       ; String                                                                                                                                                    ;
; simfilename_ch5                 ;       ; String                                                                                                                                                    ;
; simfilename_ch6                 ;       ; String                                                                                                                                                    ;
; simfilename_ch7                 ;       ; String                                                                                                                                                    ;
; simfilename_ch8                 ;       ; String                                                                                                                                                    ;
; simfilename_ch9                 ;       ; String                                                                                                                                                    ;
; simfilename_ch10                ;       ; String                                                                                                                                                    ;
; simfilename_ch11                ;       ; String                                                                                                                                                    ;
; simfilename_ch12                ;       ; String                                                                                                                                                    ;
; simfilename_ch13                ;       ; String                                                                                                                                                    ;
; simfilename_ch14                ;       ; String                                                                                                                                                    ;
; simfilename_ch15                ;       ; String                                                                                                                                                    ;
; simfilename_ch16                ;       ; String                                                                                                                                                    ;
+---------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: anain2_converter:u0|anain2_converter_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder ;
+---------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                                                                                                                            ;
+---------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; device_partname_fivechar_prefix ; 10M50 ; String                                                                                                                                                                                          ;
; is_this_first_or_second_adc     ; 2     ; Signed Integer                                                                                                                                                                                  ;
+---------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: anain2_converter:u0|anain2_converter_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance ;
+---------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                                                                                                                                               ;
+---------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clkdiv                          ; 2     ; Signed Integer                                                                                                                                                                                                     ;
; tsclkdiv                        ; 1     ; Signed Integer                                                                                                                                                                                                     ;
; tsclksel                        ; 1     ; Signed Integer                                                                                                                                                                                                     ;
; prescalar                       ; 0     ; Signed Integer                                                                                                                                                                                                     ;
; refsel                          ; 1     ; Signed Integer                                                                                                                                                                                                     ;
; device_partname_fivechar_prefix ; 10M50 ; String                                                                                                                                                                                                             ;
; is_this_first_or_second_adc     ; 2     ; Signed Integer                                                                                                                                                                                                     ;
; analog_input_pin_mask           ; 65536 ; Signed Integer                                                                                                                                                                                                     ;
; hard_pwd                        ; 0     ; Signed Integer                                                                                                                                                                                                     ;
; enable_usr_sim                  ; 0     ; Signed Integer                                                                                                                                                                                                     ;
; reference_voltage_sim           ; 49648 ; Signed Integer                                                                                                                                                                                                     ;
; simfilename_ch0                 ;       ; String                                                                                                                                                                                                             ;
; simfilename_ch1                 ;       ; String                                                                                                                                                                                                             ;
; simfilename_ch2                 ;       ; String                                                                                                                                                                                                             ;
; simfilename_ch3                 ;       ; String                                                                                                                                                                                                             ;
; simfilename_ch4                 ;       ; String                                                                                                                                                                                                             ;
; simfilename_ch5                 ;       ; String                                                                                                                                                                                                             ;
; simfilename_ch6                 ;       ; String                                                                                                                                                                                                             ;
; simfilename_ch7                 ;       ; String                                                                                                                                                                                                             ;
; simfilename_ch8                 ;       ; String                                                                                                                                                                                                             ;
; simfilename_ch9                 ;       ; String                                                                                                                                                                                                             ;
; simfilename_ch10                ;       ; String                                                                                                                                                                                                             ;
; simfilename_ch11                ;       ; String                                                                                                                                                                                                             ;
; simfilename_ch12                ;       ; String                                                                                                                                                                                                             ;
; simfilename_ch13                ;       ; String                                                                                                                                                                                                             ;
; simfilename_ch14                ;       ; String                                                                                                                                                                                                             ;
; simfilename_ch15                ;       ; String                                                                                                                                                                                                             ;
; simfilename_ch16                ;       ; String                                                                                                                                                                                                             ;
+---------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                           ;
+-------------------------------+----------------------------------------+
; Name                          ; Value                                  ;
+-------------------------------+----------------------------------------+
; Number of entity instances    ; 1                                      ;
; Entity Instance               ; pll10:pll10MHz|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                 ;
;     -- PLL_TYPE               ; AUTO                                   ;
;     -- PRIMARY_CLOCK          ; INCLK0                                 ;
;     -- INCLK0_INPUT_FREQUENCY ; 10000                                  ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                      ;
;     -- VCO_MULTIPLY_BY        ; 0                                      ;
;     -- VCO_DIVIDE_BY          ; 0                                      ;
+-------------------------------+----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                                                                                                     ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                                                                               ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                                                                                                                                                                   ;
; Entity Instance            ; anain2_converter:u0|anain2_converter_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                                                        ;
;     -- lpm_width           ; 12                                                                                                                                                                                                                                  ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                                                                                                                  ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                                                 ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                                                  ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                            ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C6GES   ;                    ;
; Top-level entity name                                            ; adc_converter_qip  ; adc_converter_qip  ;
; Family name                                                      ; MAX 10 FPGA        ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "anain2_converter:u0|anain2_converter_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo" ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                                                                     ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; empty ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                      ;
; full  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                      ;
; q     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                         ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "anain2_converter:u0|anain2_converter_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal" ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                 ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; sync_valid ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; sync_ready ; Input  ; Info     ; Stuck at GND                                                                                            ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "anain2_converter:u0"                                                                                                                                                                                               ;
+--------------------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                                 ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------------------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; modular_adc_0_command_channel        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; modular_adc_0_command_channel[4..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; modular_adc_0_command_ready          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; modular_adc_0_command_startofpacket  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; modular_adc_0_command_endofpacket    ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; modular_adc_0_response_startofpacket ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; modular_adc_0_response_endofpacket   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+--------------------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Fri Feb 19 09:48:33 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ADC_Converter -c adc_converter_qip --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file anain2_converter/synthesis/anain2_converter.v
    Info (12023): Found entity 1: anain2_converter File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADC_Converter/anain2_converter/synthesis/anain2_converter.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file anain2_converter/synthesis/submodules/anain2_converter_modular_adc_0.v
    Info (12023): Found entity 1: anain2_converter_modular_adc_0 File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADC_Converter/anain2_converter/synthesis/submodules/anain2_converter_modular_adc_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file anain2_converter/synthesis/submodules/altera_modular_adc_control.v
    Info (12023): Found entity 1: altera_modular_adc_control File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADC_Converter/anain2_converter/synthesis/submodules/altera_modular_adc_control.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file anain2_converter/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v
    Info (12023): Found entity 1: altera_modular_adc_control_avrg_fifo File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADC_Converter/anain2_converter/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file anain2_converter/synthesis/submodules/altera_modular_adc_control_fsm.v
    Info (12023): Found entity 1: altera_modular_adc_control_fsm File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADC_Converter/anain2_converter/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file anain2_converter/synthesis/submodules/chsel_code_converter_sw_to_hw.v
    Info (12023): Found entity 1: chsel_code_converter_sw_to_hw File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADC_Converter/anain2_converter/synthesis/submodules/chsel_code_converter_sw_to_hw.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file anain2_converter/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v
    Info (12023): Found entity 1: fiftyfivenm_adcblock_primitive_wrapper File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADC_Converter/anain2_converter/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file anain2_converter/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v
    Info (12023): Found entity 1: fiftyfivenm_adcblock_top_wrapper File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADC_Converter/anain2_converter/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file pll10.v
    Info (12023): Found entity 1: pll10 File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADC_Converter/pll10.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file pll100.v
    Info (12023): Found entity 1: pll100 File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADC_Converter/pll100.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file adc_converter_qip.v
    Info (12023): Found entity 1: adc_converter_qip File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADC_Converter/adc_converter_qip.v Line: 1
Info (12127): Elaborating entity "adc_converter_qip" for the top level hierarchy
Info (12128): Elaborating entity "pll10" for hierarchy "pll10:pll10MHz" File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADC_Converter/adc_converter_qip.v Line: 33
Info (12128): Elaborating entity "altpll" for hierarchy "pll10:pll10MHz|altpll:altpll_component" File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADC_Converter/pll10.v Line: 95
Info (12130): Elaborated megafunction instantiation "pll10:pll10MHz|altpll:altpll_component" File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADC_Converter/pll10.v Line: 95
Info (12133): Instantiated megafunction "pll10:pll10MHz|altpll:altpll_component" with the following parameter: File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADC_Converter/pll10.v Line: 95
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "10"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "10000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll10"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll10_altpll.v
    Info (12023): Found entity 1: pll10_altpll File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADC_Converter/db/pll10_altpll.v Line: 30
Info (12128): Elaborating entity "pll10_altpll" for hierarchy "pll10:pll10MHz|altpll:altpll_component|pll10_altpll:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "anain2_converter" for hierarchy "anain2_converter:u0" File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADC_Converter/adc_converter_qip.v Line: 51
Info (12128): Elaborating entity "anain2_converter_modular_adc_0" for hierarchy "anain2_converter:u0|anain2_converter_modular_adc_0:modular_adc_0" File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADC_Converter/anain2_converter/synthesis/anain2_converter.v Line: 40
Info (12128): Elaborating entity "altera_modular_adc_control" for hierarchy "anain2_converter:u0|anain2_converter_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal" File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADC_Converter/anain2_converter/synthesis/submodules/anain2_converter_modular_adc_0.v Line: 92
Info (12128): Elaborating entity "altera_modular_adc_control_fsm" for hierarchy "anain2_converter:u0|anain2_converter_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm" File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADC_Converter/anain2_converter/synthesis/submodules/altera_modular_adc_control.v Line: 108
Warning (10036): Verilog HDL or VHDL warning at altera_modular_adc_control_fsm.v(70): object "sync_ctrl_state_nxt" assigned a value but never read File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADC_Converter/anain2_converter/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 70
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "anain2_converter:u0|anain2_converter_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer" File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADC_Converter/anain2_converter/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 156
Info (12130): Elaborated megafunction instantiation "anain2_converter:u0|anain2_converter_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer" File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADC_Converter/anain2_converter/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 156
Info (12133): Instantiated megafunction "anain2_converter:u0|anain2_converter_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer" with the following parameter: File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADC_Converter/anain2_converter/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 156
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "altera_modular_adc_control_avrg_fifo" for hierarchy "anain2_converter:u0|anain2_converter_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo" File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADC_Converter/anain2_converter/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 955
Info (12128): Elaborating entity "scfifo" for hierarchy "anain2_converter:u0|anain2_converter_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component" File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADC_Converter/anain2_converter/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v Line: 91
Info (12130): Elaborated megafunction instantiation "anain2_converter:u0|anain2_converter_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component" File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADC_Converter/anain2_converter/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v Line: 91
Info (12133): Instantiated megafunction "anain2_converter:u0|anain2_converter_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component" with the following parameter: File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADC_Converter/anain2_converter/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v Line: 91
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M9K"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "12"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_ds61.tdf
    Info (12023): Found entity 1: scfifo_ds61 File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADC_Converter/db/scfifo_ds61.tdf Line: 25
Info (12128): Elaborating entity "scfifo_ds61" for hierarchy "anain2_converter:u0|anain2_converter_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_3o41.tdf
    Info (12023): Found entity 1: a_dpfifo_3o41 File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADC_Converter/db/a_dpfifo_3o41.tdf Line: 29
Info (12128): Elaborating entity "a_dpfifo_3o41" for hierarchy "anain2_converter:u0|anain2_converter_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo" File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADC_Converter/db/scfifo_ds61.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_c6e.tdf
    Info (12023): Found entity 1: a_fefifo_c6e File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADC_Converter/db/a_fefifo_c6e.tdf Line: 25
Info (12128): Elaborating entity "a_fefifo_c6e" for hierarchy "anain2_converter:u0|anain2_converter_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state" File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADC_Converter/db/a_dpfifo_3o41.tdf Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_337.tdf
    Info (12023): Found entity 1: cntr_337 File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADC_Converter/db/cntr_337.tdf Line: 26
Info (12128): Elaborating entity "cntr_337" for hierarchy "anain2_converter:u0|anain2_converter_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw" File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADC_Converter/db/a_fefifo_c6e.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rqn1.tdf
    Info (12023): Found entity 1: altsyncram_rqn1 File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADC_Converter/db/altsyncram_rqn1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_rqn1" for hierarchy "anain2_converter:u0|anain2_converter_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram" File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADC_Converter/db/a_dpfifo_3o41.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf
    Info (12023): Found entity 1: cntr_n2b File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADC_Converter/db/cntr_n2b.tdf Line: 26
Info (12128): Elaborating entity "cntr_n2b" for hierarchy "anain2_converter:u0|anain2_converter_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:rd_ptr_count" File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADC_Converter/db/a_dpfifo_3o41.tdf Line: 43
Info (12128): Elaborating entity "fiftyfivenm_adcblock_top_wrapper" for hierarchy "anain2_converter:u0|anain2_converter_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst" File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADC_Converter/anain2_converter/synthesis/submodules/altera_modular_adc_control.v Line: 152
Info (12128): Elaborating entity "chsel_code_converter_sw_to_hw" for hierarchy "anain2_converter:u0|anain2_converter_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder" File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADC_Converter/anain2_converter/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v Line: 173
Info (12128): Elaborating entity "fiftyfivenm_adcblock_primitive_wrapper" for hierarchy "anain2_converter:u0|anain2_converter_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance" File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADC_Converter/anain2_converter/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v Line: 191
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (144001): Generated suppressed messages file C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADC_Converter/adc_converter_qip.map.smsg
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 4726 megabytes
    Info: Processing ended: Fri Feb 19 09:48:46 2021
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:30


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADC_Converter/adc_converter_qip.map.smsg.


