{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1607215416546 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1607215416547 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 05 19:43:36 2020 " "Processing started: Sat Dec 05 19:43:36 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1607215416547 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1607215416547 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab6 -c Lab6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab6 -c Lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1607215416547 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1607215416913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file latch1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Latch1-Behaviour " "Found design unit 1: Latch1-Behaviour" {  } { { "Latch1.vhd" "" { Text "C:/altera/13.0sp1/COE 328 Lab 6/Latch1.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607215417450 ""} { "Info" "ISGN_ENTITY_NAME" "1 Latch1 " "Found entity 1: Latch1" {  } { { "Latch1.vhd" "" { Text "C:/altera/13.0sp1/COE 328 Lab 6/Latch1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607215417450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607215417450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file latch2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Latch2-Behaviour " "Found design unit 1: Latch2-Behaviour" {  } { { "Latch2.vhd" "" { Text "C:/altera/13.0sp1/COE 328 Lab 6/Latch2.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607215417452 ""} { "Info" "ISGN_ENTITY_NAME" "1 Latch2 " "Found entity 1: Latch2" {  } { { "Latch2.vhd" "" { Text "C:/altera/13.0sp1/COE 328 Lab 6/Latch2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607215417452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607215417452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-calculation " "Found design unit 1: ALU-calculation" {  } { { "ALU.vhd" "" { Text "C:/altera/13.0sp1/COE 328 Lab 6/ALU.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607215417455 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/altera/13.0sp1/COE 328 Lab 6/ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607215417455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607215417455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sseg7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sseg7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sseg7-Behavior " "Found design unit 1: sseg7-Behavior" {  } { { "sseg7.vhd" "" { Text "C:/altera/13.0sp1/COE 328 Lab 6/sseg7.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607215417457 ""} { "Info" "ISGN_ENTITY_NAME" "1 sseg7 " "Found entity 1: sseg7" {  } { { "sseg7.vhd" "" { Text "C:/altera/13.0sp1/COE 328 Lab 6/sseg7.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607215417457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607215417457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fig_6.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fig_6.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Fig_6 " "Found entity 1: Fig_6" {  } { { "Fig_6.bdf" "" { Schematic "C:/altera/13.0sp1/COE 328 Lab 6/Fig_6.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607215417459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607215417459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec3to8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec3to8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec3to8-Behaviour " "Found design unit 1: dec3to8-Behaviour" {  } { { "dec3to8.vhd" "" { Text "C:/altera/13.0sp1/COE 328 Lab 6/dec3to8.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607215417461 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec3to8 " "Found entity 1: dec3to8" {  } { { "dec3to8.vhd" "" { Text "C:/altera/13.0sp1/COE 328 Lab 6/dec3to8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607215417461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607215417461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec4to16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec4to16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec4to16-Behaviour " "Found design unit 1: dec4to16-Behaviour" {  } { { "dec4to16.vhd" "" { Text "C:/altera/13.0sp1/COE 328 Lab 6/dec4to16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607215417463 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec4to16 " "Found entity 1: dec4to16" {  } { { "dec4to16.vhd" "" { Text "C:/altera/13.0sp1/COE 328 Lab 6/dec4to16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607215417463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607215417463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU2-calculation " "Found design unit 1: ALU2-calculation" {  } { { "ALU2.vhd" "" { Text "C:/altera/13.0sp1/COE 328 Lab 6/ALU2.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607215417465 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU2 " "Found entity 1: ALU2" {  } { { "ALU2.vhd" "" { Text "C:/altera/13.0sp1/COE 328 Lab 6/ALU2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607215417465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607215417465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu2_block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu2_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU2_Block " "Found entity 1: ALU2_Block" {  } { { "ALU2_Block.bdf" "" { Schematic "C:/altera/13.0sp1/COE 328 Lab 6/ALU2_Block.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607215417467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607215417467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM-Machine " "Found design unit 1: FSM-Machine" {  } { { "FSM.vhd" "" { Text "C:/altera/13.0sp1/COE 328 Lab 6/FSM.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607215417469 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.vhd" "" { Text "C:/altera/13.0sp1/COE 328 Lab 6/FSM.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607215417469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607215417469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU3-calculation " "Found design unit 1: ALU3-calculation" {  } { { "ALU3.vhd" "" { Text "C:/altera/13.0sp1/COE 328 Lab 6/ALU3.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607215417471 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU3 " "Found entity 1: ALU3" {  } { { "ALU3.vhd" "" { Text "C:/altera/13.0sp1/COE 328 Lab 6/ALU3.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607215417471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607215417471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu3_block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu3_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU3_Block " "Found entity 1: ALU3_Block" {  } { { "ALU3_Block.bdf" "" { Schematic "C:/altera/13.0sp1/COE 328 Lab 6/ALU3_Block.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607215417473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607215417473 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Fig_6 " "Elaborating entity \"Fig_6\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1607215417511 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst11 " "Primitive \"GND\" of instance \"inst11\" not used" {  } { { "Fig_6.bdf" "" { Schematic "C:/altera/13.0sp1/COE 328 Lab 6/Fig_6.bdf" { { 456 968 1000 488 "inst11" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1607215417521 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst12 " "Primitive \"GND\" of instance \"inst12\" not used" {  } { { "Fig_6.bdf" "" { Schematic "C:/altera/13.0sp1/COE 328 Lab 6/Fig_6.bdf" { { 152 1120 1152 184 "inst12" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1607215417521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sseg7 sseg7:inst5 " "Elaborating entity \"sseg7\" for hierarchy \"sseg7:inst5\"" {  } { { "Fig_6.bdf" "inst5" { Schematic "C:/altera/13.0sp1/COE 328 Lab 6/Fig_6.bdf" { { 88 896 1104 168 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607215417523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst15 " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst15\"" {  } { { "Fig_6.bdf" "inst15" { Schematic "C:/altera/13.0sp1/COE 328 Lab 6/Fig_6.bdf" { { 72 616 808 216 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607215417525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Latch1 Latch1:inst " "Elaborating entity \"Latch1\" for hierarchy \"Latch1:inst\"" {  } { { "Fig_6.bdf" "inst" { Schematic "C:/altera/13.0sp1/COE 328 Lab 6/Fig_6.bdf" { { 88 408 568 200 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607215417527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Latch2 Latch2:inst1 " "Elaborating entity \"Latch2\" for hierarchy \"Latch2:inst1\"" {  } { { "Fig_6.bdf" "inst1" { Schematic "C:/altera/13.0sp1/COE 328 Lab 6/Fig_6.bdf" { { 232 400 560 344 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607215417529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec4to16 dec4to16:inst14 " "Elaborating entity \"dec4to16\" for hierarchy \"dec4to16:inst14\"" {  } { { "Fig_6.bdf" "inst14" { Schematic "C:/altera/13.0sp1/COE 328 Lab 6/Fig_6.bdf" { { 360 400 560 440 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607215417531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec3to8 dec4to16:inst14\|dec3to8:dec0 " "Elaborating entity \"dec3to8\" for hierarchy \"dec4to16:inst14\|dec3to8:dec0\"" {  } { { "dec4to16.vhd" "dec0" { Text "C:/altera/13.0sp1/COE 328 Lab 6/dec4to16.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607215417533 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mealymachine.vhd 2 1 " "Using design file mealymachine.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MealyMachine-rtl " "Found design unit 1: MealyMachine-rtl" {  } { { "mealymachine.vhd" "" { Text "C:/altera/13.0sp1/COE 328 Lab 6/mealymachine.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607215417546 ""} { "Info" "ISGN_ENTITY_NAME" "1 MealyMachine " "Found entity 1: MealyMachine" {  } { { "mealymachine.vhd" "" { Text "C:/altera/13.0sp1/COE 328 Lab 6/mealymachine.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607215417546 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1607215417546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MealyMachine MealyMachine:inst6 " "Elaborating entity \"MealyMachine\" for hierarchy \"MealyMachine:inst6\"" {  } { { "Fig_6.bdf" "inst6" { Schematic "C:/altera/13.0sp1/COE 328 Lab 6/Fig_6.bdf" { { 464 360 560 576 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607215417548 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_out MealyMachine.vhd(232) " "VHDL Process Statement warning at MealyMachine.vhd(232): signal \"data_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MealyMachine.vhd" "" { Text "C:/altera/13.0sp1/COE 328 Lab 6/MealyMachine.vhd" 232 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1607215417558 "|MealyMachine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_out MealyMachine.vhd(233) " "VHDL Process Statement warning at MealyMachine.vhd(233): signal \"data_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MealyMachine.vhd" "" { Text "C:/altera/13.0sp1/COE 328 Lab 6/MealyMachine.vhd" 233 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1607215417558 "|MealyMachine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_out MealyMachine.vhd(234) " "VHDL Process Statement warning at MealyMachine.vhd(234): signal \"data_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MealyMachine.vhd" "" { Text "C:/altera/13.0sp1/COE 328 Lab 6/MealyMachine.vhd" 234 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1607215417558 "|MealyMachine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_out MealyMachine.vhd(235) " "VHDL Process Statement warning at MealyMachine.vhd(235): signal \"data_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MealyMachine.vhd" "" { Text "C:/altera/13.0sp1/COE 328 Lab 6/MealyMachine.vhd" 235 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1607215417558 "|MealyMachine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Current_statee MealyMachine.vhd(237) " "VHDL Process Statement warning at MealyMachine.vhd(237): signal \"Current_statee\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MealyMachine.vhd" "" { Text "C:/altera/13.0sp1/COE 328 Lab 6/MealyMachine.vhd" 237 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1607215417559 "|MealyMachine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Current_statee MealyMachine.vhd(238) " "VHDL Process Statement warning at MealyMachine.vhd(238): signal \"Current_statee\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MealyMachine.vhd" "" { Text "C:/altera/13.0sp1/COE 328 Lab 6/MealyMachine.vhd" 238 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1607215417559 "|MealyMachine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Current_statee MealyMachine.vhd(239) " "VHDL Process Statement warning at MealyMachine.vhd(239): signal \"Current_statee\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MealyMachine.vhd" "" { Text "C:/altera/13.0sp1/COE 328 Lab 6/MealyMachine.vhd" 239 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1607215417559 "|MealyMachine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Current_statee MealyMachine.vhd(240) " "VHDL Process Statement warning at MealyMachine.vhd(240): signal \"Current_statee\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MealyMachine.vhd" "" { Text "C:/altera/13.0sp1/COE 328 Lab 6/MealyMachine.vhd" 240 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1607215417559 "|MealyMachine"}
{ "Warning" "WSGN_MISMATCH_PORT" "leds\[7\] sseg7 sseg7:inst8 " "Port \"leds\[7\]\" does not exist in entity definition of \"sseg7\".  The port's range differs between the entity definition and its actual instantiation, \"sseg7:inst8\"." {  } { { "Fig_6.bdf" "inst8" { Schematic "C:/altera/13.0sp1/COE 328 Lab 6/Fig_6.bdf" { { 392 720 928 472 "inst8" "" } } } }  } 0 12001 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "Quartus II" 0 -1 1607215417573 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "negativein inst8 " "Port \"negativein\" does not exist in macrofunction \"inst8\"" {  } { { "Fig_6.bdf" "inst8" { Schematic "C:/altera/13.0sp1/COE 328 Lab 6/Fig_6.bdf" { { 392 720 928 472 "inst8" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607215417574 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "negativeleds\[1\] inst8 " "Port \"negativeleds\[1\]\" does not exist in macrofunction \"inst8\"" {  } { { "Fig_6.bdf" "inst8" { Schematic "C:/altera/13.0sp1/COE 328 Lab 6/Fig_6.bdf" { { 392 720 928 472 "inst8" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607215417574 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "negativeleds\[2\] inst8 " "Port \"negativeleds\[2\]\" does not exist in macrofunction \"inst8\"" {  } { { "Fig_6.bdf" "inst8" { Schematic "C:/altera/13.0sp1/COE 328 Lab 6/Fig_6.bdf" { { 392 720 928 472 "inst8" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607215417574 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "negativeleds\[3\] inst8 " "Port \"negativeleds\[3\]\" does not exist in macrofunction \"inst8\"" {  } { { "Fig_6.bdf" "inst8" { Schematic "C:/altera/13.0sp1/COE 328 Lab 6/Fig_6.bdf" { { 392 720 928 472 "inst8" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607215417574 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "negativeleds\[4\] inst8 " "Port \"negativeleds\[4\]\" does not exist in macrofunction \"inst8\"" {  } { { "Fig_6.bdf" "inst8" { Schematic "C:/altera/13.0sp1/COE 328 Lab 6/Fig_6.bdf" { { 392 720 928 472 "inst8" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607215417574 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "negativeleds\[5\] inst8 " "Port \"negativeleds\[5\]\" does not exist in macrofunction \"inst8\"" {  } { { "Fig_6.bdf" "inst8" { Schematic "C:/altera/13.0sp1/COE 328 Lab 6/Fig_6.bdf" { { 392 720 928 472 "inst8" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607215417574 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "negativeleds\[6\] inst8 " "Port \"negativeleds\[6\]\" does not exist in macrofunction \"inst8\"" {  } { { "Fig_6.bdf" "inst8" { Schematic "C:/altera/13.0sp1/COE 328 Lab 6/Fig_6.bdf" { { 392 720 928 472 "inst8" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607215417574 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "negativeleds\[7\] inst8 " "Port \"negativeleds\[7\]\" does not exist in macrofunction \"inst8\"" {  } { { "Fig_6.bdf" "inst8" { Schematic "C:/altera/13.0sp1/COE 328 Lab 6/Fig_6.bdf" { { 392 720 928 472 "inst8" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607215417574 ""}
{ "Warning" "WSGN_MISMATCH_PORT" "leds\[7\] sseg7 sseg7:inst7 " "Port \"leds\[7\]\" does not exist in entity definition of \"sseg7\".  The port's range differs between the entity definition and its actual instantiation, \"sseg7:inst7\"." {  } { { "Fig_6.bdf" "inst7" { Schematic "C:/altera/13.0sp1/COE 328 Lab 6/Fig_6.bdf" { { 168 888 1096 248 "inst7" "" } } } }  } 0 12001 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "Quartus II" 0 -1 1607215417574 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "negativein inst7 " "Port \"negativein\" does not exist in macrofunction \"inst7\"" {  } { { "Fig_6.bdf" "inst7" { Schematic "C:/altera/13.0sp1/COE 328 Lab 6/Fig_6.bdf" { { 168 888 1096 248 "inst7" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607215417574 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "negativeleds\[1\] inst7 " "Port \"negativeleds\[1\]\" does not exist in macrofunction \"inst7\"" {  } { { "Fig_6.bdf" "inst7" { Schematic "C:/altera/13.0sp1/COE 328 Lab 6/Fig_6.bdf" { { 168 888 1096 248 "inst7" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607215417574 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "negativeleds\[2\] inst7 " "Port \"negativeleds\[2\]\" does not exist in macrofunction \"inst7\"" {  } { { "Fig_6.bdf" "inst7" { Schematic "C:/altera/13.0sp1/COE 328 Lab 6/Fig_6.bdf" { { 168 888 1096 248 "inst7" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607215417574 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "negativeleds\[3\] inst7 " "Port \"negativeleds\[3\]\" does not exist in macrofunction \"inst7\"" {  } { { "Fig_6.bdf" "inst7" { Schematic "C:/altera/13.0sp1/COE 328 Lab 6/Fig_6.bdf" { { 168 888 1096 248 "inst7" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607215417574 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "negativeleds\[4\] inst7 " "Port \"negativeleds\[4\]\" does not exist in macrofunction \"inst7\"" {  } { { "Fig_6.bdf" "inst7" { Schematic "C:/altera/13.0sp1/COE 328 Lab 6/Fig_6.bdf" { { 168 888 1096 248 "inst7" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607215417574 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "negativeleds\[5\] inst7 " "Port \"negativeleds\[5\]\" does not exist in macrofunction \"inst7\"" {  } { { "Fig_6.bdf" "inst7" { Schematic "C:/altera/13.0sp1/COE 328 Lab 6/Fig_6.bdf" { { 168 888 1096 248 "inst7" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607215417574 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "negativeleds\[6\] inst7 " "Port \"negativeleds\[6\]\" does not exist in macrofunction \"inst7\"" {  } { { "Fig_6.bdf" "inst7" { Schematic "C:/altera/13.0sp1/COE 328 Lab 6/Fig_6.bdf" { { 168 888 1096 248 "inst7" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607215417574 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "negativeleds\[7\] inst7 " "Port \"negativeleds\[7\]\" does not exist in macrofunction \"inst7\"" {  } { { "Fig_6.bdf" "inst7" { Schematic "C:/altera/13.0sp1/COE 328 Lab 6/Fig_6.bdf" { { 168 888 1096 248 "inst7" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607215417575 ""}
{ "Warning" "WSGN_MISMATCH_PORT" "leds\[7\] sseg7 sseg7:inst5 " "Port \"leds\[7\]\" does not exist in entity definition of \"sseg7\".  The port's range differs between the entity definition and its actual instantiation, \"sseg7:inst5\"." {  } { { "Fig_6.bdf" "inst5" { Schematic "C:/altera/13.0sp1/COE 328 Lab 6/Fig_6.bdf" { { 88 896 1104 168 "inst5" "" } } } }  } 0 12001 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "Quartus II" 0 -1 1607215417575 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "negativein inst5 " "Port \"negativein\" does not exist in macrofunction \"inst5\"" {  } { { "Fig_6.bdf" "inst5" { Schematic "C:/altera/13.0sp1/COE 328 Lab 6/Fig_6.bdf" { { 88 896 1104 168 "inst5" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607215417575 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "negativeleds\[1\] inst5 " "Port \"negativeleds\[1\]\" does not exist in macrofunction \"inst5\"" {  } { { "Fig_6.bdf" "inst5" { Schematic "C:/altera/13.0sp1/COE 328 Lab 6/Fig_6.bdf" { { 88 896 1104 168 "inst5" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607215417575 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "negativeleds\[2\] inst5 " "Port \"negativeleds\[2\]\" does not exist in macrofunction \"inst5\"" {  } { { "Fig_6.bdf" "inst5" { Schematic "C:/altera/13.0sp1/COE 328 Lab 6/Fig_6.bdf" { { 88 896 1104 168 "inst5" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607215417575 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "negativeleds\[3\] inst5 " "Port \"negativeleds\[3\]\" does not exist in macrofunction \"inst5\"" {  } { { "Fig_6.bdf" "inst5" { Schematic "C:/altera/13.0sp1/COE 328 Lab 6/Fig_6.bdf" { { 88 896 1104 168 "inst5" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607215417575 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "negativeleds\[4\] inst5 " "Port \"negativeleds\[4\]\" does not exist in macrofunction \"inst5\"" {  } { { "Fig_6.bdf" "inst5" { Schematic "C:/altera/13.0sp1/COE 328 Lab 6/Fig_6.bdf" { { 88 896 1104 168 "inst5" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607215417575 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "negativeleds\[5\] inst5 " "Port \"negativeleds\[5\]\" does not exist in macrofunction \"inst5\"" {  } { { "Fig_6.bdf" "inst5" { Schematic "C:/altera/13.0sp1/COE 328 Lab 6/Fig_6.bdf" { { 88 896 1104 168 "inst5" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607215417575 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "negativeleds\[6\] inst5 " "Port \"negativeleds\[6\]\" does not exist in macrofunction \"inst5\"" {  } { { "Fig_6.bdf" "inst5" { Schematic "C:/altera/13.0sp1/COE 328 Lab 6/Fig_6.bdf" { { 88 896 1104 168 "inst5" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607215417575 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "negativeleds\[7\] inst5 " "Port \"negativeleds\[7\]\" does not exist in macrofunction \"inst5\"" {  } { { "Fig_6.bdf" "inst5" { Schematic "C:/altera/13.0sp1/COE 328 Lab 6/Fig_6.bdf" { { 88 896 1104 168 "inst5" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607215417575 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 24 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 24 errors, 15 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4626 " "Peak virtual memory: 4626 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1607215417708 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Dec 05 19:43:37 2020 " "Processing ended: Sat Dec 05 19:43:37 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1607215417708 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1607215417708 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1607215417708 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1607215417708 ""}
