library ieee;
use ieee.std_logic_1164.all;


component mux_4to1_pkg is
   port ( w0, w1, w2, w3 : in  std_logic;
          sel            : in  std_logic_vector(1 downto 0);
          f              : out std_logic );
			 
	end component mux_4to1; --calls and utilizes the mux_4to1 vhdl file so no need to write archtecture (ie internal signals)
end package mux_4to1_pkg;

--remember to use component instead of entity 