------------------------------------------------------------
Timing Analyzer Summary
------------------------------------------------------------

Type  : Slow 1100mV 100C Model Setup 'FPGA_CLK1_50'
Slack : 0.855
TNS   : 0.000

Type  : Slow 1100mV 100C Model Setup 'soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 1.574
TNS   : 0.000

Type  : Slow 1100mV 100C Model Setup 'DDR3_CLK_area_u0|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 2.484
TNS   : 0.000

Type  : Slow 1100mV 100C Model Setup 'altera_reserved_tck'
Slack : 9.588
TNS   : 0.000

Type  : Slow 1100mV 100C Model Hold 'soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.164
TNS   : 0.000

Type  : Slow 1100mV 100C Model Hold 'DDR3_CLK_area_u0|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.320
TNS   : 0.000

Type  : Slow 1100mV 100C Model Hold 'FPGA_CLK1_50'
Slack : 0.358
TNS   : 0.000

Type  : Slow 1100mV 100C Model Hold 'altera_reserved_tck'
Slack : 0.538
TNS   : 0.000

Type  : Slow 1100mV 100C Model Recovery 'soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 3.040
TNS   : 0.000

Type  : Slow 1100mV 100C Model Recovery 'DDR3_CLK_area_u0|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 6.437
TNS   : 0.000

Type  : Slow 1100mV 100C Model Recovery 'FPGA_CLK1_50'
Slack : 16.901
TNS   : 0.000

Type  : Slow 1100mV 100C Model Recovery 'altera_reserved_tck'
Slack : 36.478
TNS   : 0.000

Type  : Slow 1100mV 100C Model Removal 'FPGA_CLK1_50'
Slack : 0.440
TNS   : 0.000

Type  : Slow 1100mV 100C Model Removal 'soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.562
TNS   : 0.000

Type  : Slow 1100mV 100C Model Removal 'DDR3_CLK_area_u0|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.719
TNS   : 0.000

Type  : Slow 1100mV 100C Model Removal 'altera_reserved_tck'
Slack : 1.188
TNS   : 0.000

Type  : Slow 1100mV 100C Model Minimum Pulse Width 'soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk'
Slack : 0.523
TNS   : 0.000

Type  : Slow 1100mV 100C Model Minimum Pulse Width 'soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.540
TNS   : 0.000

Type  : Slow 1100mV 100C Model Minimum Pulse Width 'DDR3_CLK_area_u0|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]'
Slack : 1.666
TNS   : 0.000

Type  : Slow 1100mV 100C Model Minimum Pulse Width 'DDR3_CLK_area_u0|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 3.569
TNS   : 0.000

Type  : Slow 1100mV 100C Model Minimum Pulse Width 'FPGA_CLK1_50'
Slack : 8.811
TNS   : 0.000

Type  : Slow 1100mV 100C Model Minimum Pulse Width 'altera_reserved_tck'
Slack : 18.838
TNS   : 0.000

Type  : Slow 1100mV -40C Model Setup 'FPGA_CLK1_50'
Slack : 0.810
TNS   : 0.000

Type  : Slow 1100mV -40C Model Setup 'soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 1.573
TNS   : 0.000

Type  : Slow 1100mV -40C Model Setup 'DDR3_CLK_area_u0|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 2.290
TNS   : 0.000

Type  : Slow 1100mV -40C Model Setup 'altera_reserved_tck'
Slack : 9.721
TNS   : 0.000

Type  : Slow 1100mV -40C Model Hold 'soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.216
TNS   : 0.000

Type  : Slow 1100mV -40C Model Hold 'DDR3_CLK_area_u0|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.303
TNS   : 0.000

Type  : Slow 1100mV -40C Model Hold 'FPGA_CLK1_50'
Slack : 0.325
TNS   : 0.000

Type  : Slow 1100mV -40C Model Hold 'altera_reserved_tck'
Slack : 0.585
TNS   : 0.000

Type  : Slow 1100mV -40C Model Recovery 'soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 3.130
TNS   : 0.000

Type  : Slow 1100mV -40C Model Recovery 'DDR3_CLK_area_u0|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 6.698
TNS   : 0.000

Type  : Slow 1100mV -40C Model Recovery 'FPGA_CLK1_50'
Slack : 16.982
TNS   : 0.000

Type  : Slow 1100mV -40C Model Recovery 'altera_reserved_tck'
Slack : 36.707
TNS   : 0.000

Type  : Slow 1100mV -40C Model Removal 'FPGA_CLK1_50'
Slack : 0.338
TNS   : 0.000

Type  : Slow 1100mV -40C Model Removal 'soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.590
TNS   : 0.000

Type  : Slow 1100mV -40C Model Removal 'DDR3_CLK_area_u0|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.621
TNS   : 0.000

Type  : Slow 1100mV -40C Model Removal 'altera_reserved_tck'
Slack : 1.121
TNS   : 0.000

Type  : Slow 1100mV -40C Model Minimum Pulse Width 'soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk'
Slack : 0.525
TNS   : 0.000

Type  : Slow 1100mV -40C Model Minimum Pulse Width 'soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.546
TNS   : 0.000

Type  : Slow 1100mV -40C Model Minimum Pulse Width 'DDR3_CLK_area_u0|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]'
Slack : 1.666
TNS   : 0.000

Type  : Slow 1100mV -40C Model Minimum Pulse Width 'DDR3_CLK_area_u0|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 3.539
TNS   : 0.000

Type  : Slow 1100mV -40C Model Minimum Pulse Width 'FPGA_CLK1_50'
Slack : 8.783
TNS   : 0.000

Type  : Slow 1100mV -40C Model Minimum Pulse Width 'altera_reserved_tck'
Slack : 18.847
TNS   : 0.000

Type  : Fast 1100mV 100C Model Setup 'soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 2.113
TNS   : 0.000

Type  : Fast 1100mV 100C Model Setup 'DDR3_CLK_area_u0|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 6.108
TNS   : 0.000

Type  : Fast 1100mV 100C Model Setup 'FPGA_CLK1_50'
Slack : 9.120
TNS   : 0.000

Type  : Fast 1100mV 100C Model Setup 'altera_reserved_tck'
Slack : 12.295
TNS   : 0.000

Type  : Fast 1100mV 100C Model Hold 'soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.083
TNS   : 0.000

Type  : Fast 1100mV 100C Model Hold 'altera_reserved_tck'
Slack : 0.168
TNS   : 0.000

Type  : Fast 1100mV 100C Model Hold 'DDR3_CLK_area_u0|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.178
TNS   : 0.000

Type  : Fast 1100mV 100C Model Hold 'FPGA_CLK1_50'
Slack : 0.180
TNS   : 0.000

Type  : Fast 1100mV 100C Model Recovery 'soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 3.731
TNS   : 0.000

Type  : Fast 1100mV 100C Model Recovery 'DDR3_CLK_area_u0|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 7.803
TNS   : 0.000

Type  : Fast 1100mV 100C Model Recovery 'FPGA_CLK1_50'
Slack : 18.240
TNS   : 0.000

Type  : Fast 1100mV 100C Model Recovery 'altera_reserved_tck'
Slack : 37.854
TNS   : 0.000

Type  : Fast 1100mV 100C Model Removal 'FPGA_CLK1_50'
Slack : 0.261
TNS   : 0.000

Type  : Fast 1100mV 100C Model Removal 'DDR3_CLK_area_u0|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.363
TNS   : 0.000

Type  : Fast 1100mV 100C Model Removal 'soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.497
TNS   : 0.000

Type  : Fast 1100mV 100C Model Removal 'altera_reserved_tck'
Slack : 0.511
TNS   : 0.000

Type  : Fast 1100mV 100C Model Minimum Pulse Width 'soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk'
Slack : 0.883
TNS   : 0.000

Type  : Fast 1100mV 100C Model Minimum Pulse Width 'soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.891
TNS   : 0.000

Type  : Fast 1100mV 100C Model Minimum Pulse Width 'DDR3_CLK_area_u0|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]'
Slack : 1.666
TNS   : 0.000

Type  : Fast 1100mV 100C Model Minimum Pulse Width 'DDR3_CLK_area_u0|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 3.883
TNS   : 0.000

Type  : Fast 1100mV 100C Model Minimum Pulse Width 'FPGA_CLK1_50'
Slack : 8.484
TNS   : 0.000

Type  : Fast 1100mV 100C Model Minimum Pulse Width 'altera_reserved_tck'
Slack : 18.771
TNS   : 0.000

Type  : Fast 1100mV -40C Model Setup 'soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 2.113
TNS   : 0.000

Type  : Fast 1100mV -40C Model Setup 'DDR3_CLK_area_u0|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 6.670
TNS   : 0.000

Type  : Fast 1100mV -40C Model Setup 'FPGA_CLK1_50'
Slack : 10.935
TNS   : 0.000

Type  : Fast 1100mV -40C Model Setup 'altera_reserved_tck'
Slack : 12.676
TNS   : 0.000

Type  : Fast 1100mV -40C Model Hold 'soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.076
TNS   : 0.000

Type  : Fast 1100mV -40C Model Hold 'FPGA_CLK1_50'
Slack : 0.130
TNS   : 0.000

Type  : Fast 1100mV -40C Model Hold 'DDR3_CLK_area_u0|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.131
TNS   : 0.000

Type  : Fast 1100mV -40C Model Hold 'altera_reserved_tck'
Slack : 0.151
TNS   : 0.000

Type  : Fast 1100mV -40C Model Recovery 'soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 3.843
TNS   : 0.000

Type  : Fast 1100mV -40C Model Recovery 'DDR3_CLK_area_u0|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 8.241
TNS   : 0.000

Type  : Fast 1100mV -40C Model Recovery 'FPGA_CLK1_50'
Slack : 18.481
TNS   : 0.000

Type  : Fast 1100mV -40C Model Recovery 'altera_reserved_tck'
Slack : 38.164
TNS   : 0.000

Type  : Fast 1100mV -40C Model Removal 'FPGA_CLK1_50'
Slack : 0.139
TNS   : 0.000

Type  : Fast 1100mV -40C Model Removal 'DDR3_CLK_area_u0|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.264
TNS   : 0.000

Type  : Fast 1100mV -40C Model Removal 'altera_reserved_tck'
Slack : 0.405
TNS   : 0.000

Type  : Fast 1100mV -40C Model Removal 'soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.463
TNS   : 0.000

Type  : Fast 1100mV -40C Model Minimum Pulse Width 'soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk'
Slack : 0.887
TNS   : 0.000

Type  : Fast 1100mV -40C Model Minimum Pulse Width 'soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.895
TNS   : 0.000

Type  : Fast 1100mV -40C Model Minimum Pulse Width 'DDR3_CLK_area_u0|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]'
Slack : 1.666
TNS   : 0.000

Type  : Fast 1100mV -40C Model Minimum Pulse Width 'DDR3_CLK_area_u0|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 3.888
TNS   : 0.000

Type  : Fast 1100mV -40C Model Minimum Pulse Width 'FPGA_CLK1_50'
Slack : 8.415
TNS   : 0.000

Type  : Fast 1100mV -40C Model Minimum Pulse Width 'altera_reserved_tck'
Slack : 18.764
TNS   : 0.000

------------------------------------------------------------
Info: see the "DDR report" for DDR timing results
------------------------------------------------------------
------------------------------------------------------------
