Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc6slx9-3-ftg256

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Dropbox\github\musicplayer\project\Musicplayer\ipcore_dir\DMC.vhd" into library work
Parsing entity <DMC>.
Parsing architecture <xilinx> of entity <dmc>.
Parsing VHDL file "C:\Dropbox\github\musicplayer\project\Musicplayer\ipcore_dir\DMC2.vhd" into library work
Parsing entity <DMC2>.
Parsing architecture <xilinx> of entity <dmc2>.
Parsing VHDL file "C:\Dropbox\github\musicplayer\project\Musicplayer\I2CInterface.vhd" into library work
Parsing entity <I2CInterface>.
Parsing architecture <Behavioral> of entity <i2cinterface>.
Parsing VHDL file "C:\Dropbox\github\musicplayer\project\Musicplayer\functions.vhd" into library work
Parsing package <functions>.
Parsing package body <functions>.
Parsing VHDL file "C:\Dropbox\github\musicplayer\project\Musicplayer\dataconverter.vhd" into library work
Parsing entity <Dataconverter>.
Parsing architecture <Behavioral> of entity <dataconverter>.
Parsing VHDL file "C:\Dropbox\github\musicplayer\project\Musicplayer\SDRAMInterface.vhd" into library work
Parsing entity <SDRAMInterface>.
Parsing architecture <interface> of entity <sdraminterface>.
Parsing VHDL file "C:\Dropbox\github\musicplayer\project\Musicplayer\SampleENA.vhd" into library work
Parsing entity <SampleENA>.
Parsing architecture <Behavioral> of entity <sampleena>.
Parsing VHDL file "C:\Dropbox\github\musicplayer\project\Musicplayer\modules.vhd" into library work
Parsing package <modules>.
Parsing VHDL file "C:\Dropbox\github\musicplayer\project\Musicplayer\IO_explander_interface.vhd" into library work
Parsing entity <IO_explander_interface>.
Parsing architecture <Behavioral> of entity <io_explander_interface>.
Parsing VHDL file "C:\Dropbox\github\musicplayer\project\Musicplayer\Decoder2.vhd" into library work
Parsing entity <decoder2>.
Parsing architecture <stuff> of entity <decoder2>.
Parsing VHDL file "C:\Dropbox\github\musicplayer\project\Musicplayer\DAC_test_top.vhd" into library work
Parsing entity <DAC_top>.
Parsing architecture <Behavioral> of entity <dac_top>.
Parsing VHDL file "C:\Dropbox\github\musicplayer\project\Musicplayer\controlunit.vhd" into library work
Parsing entity <controlunit>.
Parsing architecture <control> of entity <controlunit>.
Parsing VHDL file "C:\Dropbox\github\musicplayer\project\Musicplayer\CLK_div.vhd" into library work
Parsing entity <CLK_div>.
Parsing architecture <Behavioral> of entity <clk_div>.
Parsing VHDL file "C:\Dropbox\github\musicplayer\project\Musicplayer\top.vhd" into library work
Parsing entity <top>.
Parsing architecture <beh> of entity <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <top> (architecture <beh>) from library <work>.

Elaborating entity <SampleENA> (architecture <Behavioral>) from library <work>.

Elaborating entity <decoder2> (architecture <stuff>) from library <work>.

Elaborating entity <SDRAMInterface> (architecture <interface>) from library <work>.
INFO:HDLCompiler:679 - "C:\Dropbox\github\musicplayer\project\Musicplayer\SDRAMInterface.vhd" Line 187. Case statement is complete. others clause is never selected

Elaborating entity <IO_explander_interface> (architecture <Behavioral>) with generics from library <work>.
INFO:HDLCompiler:679 - "C:\Dropbox\github\musicplayer\project\Musicplayer\IO_explander_interface.vhd" Line 312. Case statement is complete. others clause is never selected

Elaborating entity <I2CInterface> (architecture <Behavioral>) from library <work>.

Elaborating entity <DAC_top> (architecture <Behavioral>) from library <work>.

Elaborating entity <DMC> (architecture <xilinx>) from library <work>.

Elaborating entity <DMC2> (architecture <xilinx>) from library <work>.

Elaborating entity <Dataconverter> (architecture <Behavioral>) from library <work>.

Elaborating entity <CLK_div> (architecture <Behavioral>) from library <work>.

Elaborating entity <controlunit> (architecture <control>) from library <work>.
WARNING:HDLCompiler:1127 - "C:\Dropbox\github\musicplayer\project\Musicplayer\controlunit.vhd" Line 50: Assignment to watchdogstate ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "C:\Dropbox\github\musicplayer\project\Musicplayer\top.vhd" Line 86: Net <wordin[15]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "C:\Dropbox\github\musicplayer\project\Musicplayer\top.vhd".
WARNING:Xst:647 - Input <MemCLKIN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <miso_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Dropbox\github\musicplayer\project\Musicplayer\top.vhd" line 154: Output port <IO_Ready> of the instance <Inst_IO_explander_interface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Dropbox\github\musicplayer\project\Musicplayer\top.vhd" line 252: Output port <samplerateout> of the instance <Inst_controlunit> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <wordin> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	inferred   2 Multiplexer(s).
Unit <top> synthesized.

Synthesizing Unit <SampleENA>.
    Related source file is "C:\Dropbox\github\musicplayer\project\Musicplayer\SampleENA.vhd".
    Found 1-bit register for signal <SampleCLKEna>.
    Found 1-bit register for signal <lastLRCLK>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <SampleENA> synthesized.

Synthesizing Unit <decoder2>.
    Related source file is "C:\Dropbox\github\musicplayer\project\Musicplayer\Decoder2.vhd".
    Found 16-bit register for signal <current_fourByteWord>.
    Found 16-bit register for signal <SampleOutLeft>.
    Found 16-bit register for signal <SampleOutRight>.
    Found 5-bit register for signal <current_cnt>.
    Found 1-bit register for signal <current_Channel>.
    Found 3-bit subtractor for signal <GND_10_o_GND_10_o_sub_10_OUT<2:0>> created at line 136.
    Found 5-bit subtractor for signal <GND_10_o_GND_10_o_sub_19_OUT<4:0>> created at line 151.
    Found 5-bit subtractor for signal <GND_10_o_GND_10_o_sub_48_OUT<4:0>> created at line 187.
    Found 4-bit subtractor for signal <GND_10_o_GND_10_o_sub_52_OUT<3:0>> created at line 188.
    Found 1-bit 16-to-1 multiplexer for signal <GND_10_o_nxt_fourByteWord[15]_Mux_52_o> created at line 188.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  54 D-type flip-flop(s).
	inferred  57 Multiplexer(s).
Unit <decoder2> synthesized.

Synthesizing Unit <SDRAMInterface>.
    Related source file is "C:\Dropbox\github\musicplayer\project\Musicplayer\SDRAMInterface.vhd".
    Found 8-bit register for signal <byteout>.
    Found 3-bit register for signal <current_state>.
    Found 1-bit register for signal <MemCLK>.
    Found 1-bit register for signal <MemCLKOut>.
    Found 1-bit register for signal <Filestart>.
    Found 9-bit register for signal <current_cnt>.
    Found 13-bit register for signal <current_cnt2>.
    Found 13-bit register for signal <current_Addr>.
    Found 1-bit register for signal <current_clkena>.
    Found 1-bit register for signal <current_WE>.
    Found 1-bit register for signal <current_RAS>.
    Found 1-bit register for signal <current_CAS>.
    Found 16-bit register for signal <Mem_data_out>.
    Found finite state machine <FSM_0> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 25                                             |
    | Inputs             | 4                                              |
    | Outputs            | 10                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (negative)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | init1                                          |
    | Power Up State     | init1                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit adder for signal <current_cnt[8]_GND_11_o_add_16_OUT> created at line 184.
    Found 9-bit 7-to-1 multiplexer for signal <nxt_cnt> created at line 100.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  66 D-type flip-flop(s).
	inferred  15 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <SDRAMInterface> synthesized.

Synthesizing Unit <IO_explander_interface>.
    Related source file is "C:\Dropbox\github\musicplayer\project\Musicplayer\IO_explander_interface.vhd".
        I2C_slave_Address = "0100111"
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Dropbox\github\musicplayer\project\Musicplayer\IO_explander_interface.vhd" line 332: Output port <Datain> of the instance <Inst_I2CInterface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Dropbox\github\musicplayer\project\Musicplayer\IO_explander_interface.vhd" line 332: Output port <ACK> of the instance <Inst_I2CInterface> is unconnected or connected to loadless signal.
    Found 3-bit register for signal <crnt_I2C_state>.
    Found 1-bit register for signal <crnt_state>.
    Found finite state machine <FSM_1> for signal <crnt_I2C_state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 16                                             |
    | Inputs             | 3                                              |
    | Outputs            | 21                                             |
    | Clock              | SCL (rising_edge)                              |
    | Reset              | rst (negative)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | start1                                         |
    | Power Up State     | start1                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred  10 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <IO_explander_interface> synthesized.

Synthesizing Unit <I2CInterface>.
    Related source file is "C:\Dropbox\github\musicplayer\project\Musicplayer\I2CInterface.vhd".
    Found 2-bit register for signal <crnt_state>.
    Found 8-bit register for signal <Datain>.
    Found 3-bit register for signal <crnt_cnt>.
    Found finite state machine <FSM_2> for signal <crnt_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 4                                              |
    | Inputs             | 1                                              |
    | Outputs            | 4                                              |
    | Clock              | SCL (falling_edge)                             |
    | Reset              | rst (negative)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | reset                                          |
    | Power Up State     | reset                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <crnt_cnt[2]_GND_13_o_add_1_OUT> created at line 83.
    Found 1-bit 8-to-1 multiplexer for signal <crnt_cnt[2]_Dataout[0]_Mux_4_o> created at line 85.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  11 D-type flip-flop(s).
	inferred  12 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <I2CInterface> synthesized.

Synthesizing Unit <DAC_top>.
    Related source file is "C:\Dropbox\github\musicplayer\project\Musicplayer\DAC_test_top.vhd".
    Found 9-bit register for signal <channel_cnt>.
    Found 1-bit register for signal <LRCLK>.
    Found 9-bit adder for signal <channel_cnt[8]_GND_14_o_add_2_OUT> created at line 143.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  10 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <DAC_top> synthesized.

Synthesizing Unit <DMC>.
    Related source file is "C:\Dropbox\github\musicplayer\project\Musicplayer\ipcore_dir\DMC.vhd".
    Summary:
	no macro.
Unit <DMC> synthesized.

Synthesizing Unit <DMC2>.
    Related source file is "C:\Dropbox\github\musicplayer\project\Musicplayer\ipcore_dir\DMC2.vhd".
    Summary:
	no macro.
Unit <DMC2> synthesized.

Synthesizing Unit <Dataconverter>.
    Related source file is "C:\Dropbox\github\musicplayer\project\Musicplayer\dataconverter.vhd".
    Found 5-bit register for signal <cnt>.
    Found 1-bit register for signal <dataout>.
    Found 1-bit register for signal <lastLRclk>.
    Found 24-bit register for signal <current_sample_out>.
    Found 5-bit adder for signal <cnt[4]_GND_23_o_add_4_OUT> created at line 83.
    Found 1-bit 24-to-1 multiplexer for signal <cnt[4]_X_19_o_Mux_5_o> created at line 84.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  31 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <Dataconverter> synthesized.

Synthesizing Unit <CLK_div>.
    Related source file is "C:\Dropbox\github\musicplayer\project\Musicplayer\CLK_div.vhd".
    Found 5-bit register for signal <cnt>.
    Found 1-bit register for signal <clk_400k>.
    Found 5-bit adder for signal <cnt[4]_GND_24_o_add_3_OUT> created at line 56.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   6 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <CLK_div> synthesized.

Synthesizing Unit <controlunit>.
    Related source file is "C:\Dropbox\github\musicplayer\project\Musicplayer\controlunit.vhd".
WARNING:Xst:653 - Signal <read_write> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 5-bit register for signal <current_state>.
    Found 32-bit register for signal <current_TwoByteWord>.
    Found 3-bit register for signal <bitspersampleout>.
    Found 3-bit register for signal <NumChannelsout>.
    Found 4-bit register for signal <current_cnt>.
    Found 1-bit register for signal <samplerateout>.
    Found 4-bit register for signal <errorcode>.
    Found 32-bit register for signal <current_ChunkBytesLeft>.
    Found 4-bit register for signal <ModeSelect>.
INFO:Xst:1799 - State syncwait is never reached in FSM <current_state>.
    Found finite state machine <FSM_3> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 17                                             |
    | Transitions        | 84                                             |
    | Inputs             | 21                                             |
    | Outputs            | 14                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (negative)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | start                                          |
    | Power Up State     | start                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <current_cnt[3]_GND_25_o_add_141_OUT> created at line 317.
    Found 32-bit subtractor for signal <GND_25_o_GND_25_o_sub_130_OUT<31:0>> created at line 1308.
    Found 4-bit subtractor for signal <GND_25_o_GND_25_o_sub_159_OUT<3:0>> created at line 345.
    Found 4-bit 4-to-1 multiplexer for signal <_n0327> created at line 93.
    Found 4-bit 4-to-1 multiplexer for signal <_n0333> created at line 140.
    Found 4-bit 4-to-1 multiplexer for signal <_n0339> created at line 172.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  83 D-type flip-flop(s).
	inferred  84 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <controlunit> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 12
 3-bit adder                                           : 1
 3-bit subtractor                                      : 1
 32-bit subtractor                                     : 1
 4-bit adder                                           : 1
 4-bit subtractor                                      : 2
 5-bit adder                                           : 2
 5-bit subtractor                                      : 2
 9-bit adder                                           : 2
# Registers                                            : 38
 1-bit register                                        : 16
 13-bit register                                       : 2
 16-bit register                                       : 4
 24-bit register                                       : 1
 3-bit register                                        : 3
 32-bit register                                       : 2
 4-bit register                                        : 3
 5-bit register                                        : 3
 8-bit register                                        : 2
 9-bit register                                        : 2
# Multiplexers                                         : 188
 1-bit 16-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 108
 1-bit 24-to-1 multiplexer                             : 1
 1-bit 8-to-1 multiplexer                              : 1
 13-bit 2-to-1 multiplexer                             : 4
 16-bit 2-to-1 multiplexer                             : 6
 24-bit 2-to-1 multiplexer                             : 3
 3-bit 2-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 12
 4-bit 2-to-1 multiplexer                              : 33
 4-bit 4-to-1 multiplexer                              : 3
 5-bit 2-to-1 multiplexer                              : 6
 8-bit 2-to-1 multiplexer                              : 2
 9-bit 2-to-1 multiplexer                              : 5
 9-bit 7-to-1 multiplexer                              : 1
# FSMs                                                 : 4
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <ModeSelect_1> in Unit <Inst_controlunit> is equivalent to the following 2 FFs/Latches, which will be removed : <ModeSelect_2> <ModeSelect_3> 
WARNING:Xst:1710 - FF/Latch <ModeSelect_1> (without init value) has a constant value of 0 in block <Inst_controlunit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <current_cnt2_12> has a constant value of 0 in block <Inst_SDRAMInterface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <current_cnt2_11> has a constant value of 0 in block <Inst_SDRAMInterface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <current_cnt2_10> has a constant value of 0 in block <Inst_SDRAMInterface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <current_cnt2_9> has a constant value of 0 in block <Inst_SDRAMInterface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <current_cnt2_8> has a constant value of 0 in block <Inst_SDRAMInterface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <current_cnt2_7> has a constant value of 0 in block <Inst_SDRAMInterface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <current_cnt2_6> has a constant value of 0 in block <Inst_SDRAMInterface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <current_cnt2_5> has a constant value of 0 in block <Inst_SDRAMInterface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <current_cnt2_4> has a constant value of 0 in block <Inst_SDRAMInterface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <current_cnt2_3> has a constant value of 0 in block <Inst_SDRAMInterface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <current_cnt2_2> has a constant value of 0 in block <Inst_SDRAMInterface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <current_cnt2_1> has a constant value of 0 in block <Inst_SDRAMInterface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <current_cnt2_0> has a constant value of 0 in block <Inst_SDRAMInterface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mem_data_out_15> (without init value) has a constant value of 0 in block <Inst_SDRAMInterface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mem_data_out_14> (without init value) has a constant value of 0 in block <Inst_SDRAMInterface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mem_data_out_13> (without init value) has a constant value of 0 in block <Inst_SDRAMInterface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mem_data_out_12> (without init value) has a constant value of 0 in block <Inst_SDRAMInterface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mem_data_out_11> (without init value) has a constant value of 0 in block <Inst_SDRAMInterface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mem_data_out_10> (without init value) has a constant value of 0 in block <Inst_SDRAMInterface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mem_data_out_9> (without init value) has a constant value of 0 in block <Inst_SDRAMInterface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mem_data_out_8> (without init value) has a constant value of 0 in block <Inst_SDRAMInterface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mem_data_out_7> (without init value) has a constant value of 0 in block <Inst_SDRAMInterface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mem_data_out_6> (without init value) has a constant value of 0 in block <Inst_SDRAMInterface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mem_data_out_5> (without init value) has a constant value of 0 in block <Inst_SDRAMInterface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mem_data_out_4> (without init value) has a constant value of 0 in block <Inst_SDRAMInterface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mem_data_out_3> (without init value) has a constant value of 0 in block <Inst_SDRAMInterface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mem_data_out_2> (without init value) has a constant value of 0 in block <Inst_SDRAMInterface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mem_data_out_1> (without init value) has a constant value of 0 in block <Inst_SDRAMInterface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mem_data_out_0> (without init value) has a constant value of 0 in block <Inst_SDRAMInterface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2404 -  FFs/Latches <ModeSelect<3:1>> (without init value) have a constant value of 0 in block <controlunit>.

Synthesizing (advanced) Unit <CLK_div>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <CLK_div> synthesized (advanced).

Synthesizing (advanced) Unit <DAC_top>.
The following registers are absorbed into counter <channel_cnt>: 1 register on signal <channel_cnt>.
Unit <DAC_top> synthesized (advanced).

Synthesizing (advanced) Unit <Dataconverter>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <Dataconverter> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 9
 3-bit adder                                           : 1
 3-bit subtractor                                      : 1
 32-bit subtractor                                     : 1
 4-bit adder                                           : 1
 4-bit subtractor                                      : 2
 5-bit subtractor                                      : 2
 9-bit adder                                           : 1
# Counters                                             : 3
 5-bit up counter                                      : 2
 9-bit up counter                                      : 1
# Registers                                            : 242
 Flip-Flops                                            : 242
# Multiplexers                                         : 185
 1-bit 16-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 108
 1-bit 24-to-1 multiplexer                             : 1
 1-bit 8-to-1 multiplexer                              : 1
 13-bit 2-to-1 multiplexer                             : 4
 16-bit 2-to-1 multiplexer                             : 6
 24-bit 2-to-1 multiplexer                             : 3
 3-bit 2-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 12
 4-bit 2-to-1 multiplexer                              : 33
 4-bit 4-to-1 multiplexer                              : 3
 5-bit 2-to-1 multiplexer                              : 4
 8-bit 2-to-1 multiplexer                              : 2
 9-bit 2-to-1 multiplexer                              : 4
 9-bit 7-to-1 multiplexer                              : 1
# FSMs                                                 : 4
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <current_cnt2_12> has a constant value of 0 in block <SDRAMInterface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <current_cnt2_11> has a constant value of 0 in block <SDRAMInterface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <current_cnt2_10> has a constant value of 0 in block <SDRAMInterface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <current_cnt2_9> has a constant value of 0 in block <SDRAMInterface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <current_cnt2_8> has a constant value of 0 in block <SDRAMInterface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <current_cnt2_7> has a constant value of 0 in block <SDRAMInterface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <current_cnt2_6> has a constant value of 0 in block <SDRAMInterface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <current_cnt2_5> has a constant value of 0 in block <SDRAMInterface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <current_cnt2_4> has a constant value of 0 in block <SDRAMInterface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <current_cnt2_3> has a constant value of 0 in block <SDRAMInterface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <current_cnt2_2> has a constant value of 0 in block <SDRAMInterface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <current_cnt2_1> has a constant value of 0 in block <SDRAMInterface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <current_cnt2_0> has a constant value of 0 in block <SDRAMInterface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mem_data_out_15> (without init value) has a constant value of 0 in block <SDRAMInterface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mem_data_out_14> (without init value) has a constant value of 0 in block <SDRAMInterface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mem_data_out_13> (without init value) has a constant value of 0 in block <SDRAMInterface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mem_data_out_12> (without init value) has a constant value of 0 in block <SDRAMInterface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mem_data_out_11> (without init value) has a constant value of 0 in block <SDRAMInterface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mem_data_out_10> (without init value) has a constant value of 0 in block <SDRAMInterface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mem_data_out_9> (without init value) has a constant value of 0 in block <SDRAMInterface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mem_data_out_8> (without init value) has a constant value of 0 in block <SDRAMInterface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mem_data_out_7> (without init value) has a constant value of 0 in block <SDRAMInterface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mem_data_out_6> (without init value) has a constant value of 0 in block <SDRAMInterface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mem_data_out_5> (without init value) has a constant value of 0 in block <SDRAMInterface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mem_data_out_4> (without init value) has a constant value of 0 in block <SDRAMInterface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mem_data_out_3> (without init value) has a constant value of 0 in block <SDRAMInterface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mem_data_out_2> (without init value) has a constant value of 0 in block <SDRAMInterface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mem_data_out_1> (without init value) has a constant value of 0 in block <SDRAMInterface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mem_data_out_0> (without init value) has a constant value of 0 in block <SDRAMInterface>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Inst_SDRAMInterface/FSM_0> on signal <current_state[1:3]> with user encoding.
---------------------------
 State         | Encoding
---------------------------
 init1         | 000
 init2         | 001
 setparameters | 010
 precharge     | 011
 waitstate     | 100
 activate      | 101
 prereading    | 110
 reading       | 111
---------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Inst_IO_explander_interface/FSM_1> on signal <crnt_I2C_state[1:3]> with user encoding.
---------------------
 State   | Encoding
---------------------
 start1  | 000
 start2  | 001
 op      | 010
 address | 011
 data    | 100
 data2   | 101
 stop    | 110
 stop2   | 111
---------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Inst_IO_explander_interface/Inst_I2CInterface/FSM_2> on signal <crnt_state[1:2]> with user encoding.
----------------------
 State    | Encoding
----------------------
 reset    | 00
 send     | 01
 ackstate | 10
----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Inst_controlunit/FSM_3> on signal <current_state[1:4]> with gray encoding.
---------------------------
 State         | Encoding
---------------------------
 start         | 0000
 chunkid       | 0001
 chunksize     | 0011
 format        | 0110
 subchunk1id   | 0111
 subchunk1size | 0101
 audioformat   | 0100
 numchannels   | 1100
 samplerate    | 1101
 byterate      | 1111
 blockalign    | 1110
 bitspersample | 1010
 subchunk2id   | 1011
 subchunk2size | 1001
 syncwait      | unreached
 data          | 1000
 error         | 0010
---------------------------
WARNING:Xst:1710 - FF/Latch <current_Addr_10> (without init value) has a constant value of 0 in block <SDRAMInterface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <current_Addr_11> (without init value) has a constant value of 0 in block <SDRAMInterface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <current_Addr_12> (without init value) has a constant value of 0 in block <SDRAMInterface>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:1901 - Instance inst_DMC/pll_base_inst in unit inst_DMC/pll_base_inst of type PLL_BASE has been replaced by PLL_ADV

Optimizing unit <top> ...

Optimizing unit <DAC_top> ...

Optimizing unit <Dataconverter> ...

Optimizing unit <SDRAMInterface> ...

Optimizing unit <decoder2> ...
WARNING:Xst:1293 - FF/Latch <current_cnt_4> has a constant value of 0 in block <decoder2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <current_cnt_3> has a constant value of 0 in block <decoder2>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <IO_explander_interface> ...

Optimizing unit <I2CInterface> ...

Optimizing unit <controlunit> ...
WARNING:Xst:1710 - FF/Latch <Inst_DAC_top/Inst_Dataconverter/current_sample_out_16> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_DAC_top/Inst_Dataconverter/current_sample_out_17> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_DAC_top/Inst_Dataconverter/current_sample_out_18> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_DAC_top/Inst_Dataconverter/current_sample_out_19> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_DAC_top/Inst_Dataconverter/current_sample_out_20> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_DAC_top/Inst_Dataconverter/current_sample_out_21> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_DAC_top/Inst_Dataconverter/current_sample_out_22> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_DAC_top/Inst_Dataconverter/current_sample_out_23> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <Inst_IO_explander_interface/Inst_I2CInterface/Datain_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_IO_explander_interface/Inst_I2CInterface/Datain_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_IO_explander_interface/Inst_I2CInterface/Datain_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_IO_explander_interface/Inst_I2CInterface/Datain_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_IO_explander_interface/Inst_I2CInterface/Datain_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_IO_explander_interface/Inst_I2CInterface/Datain_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_IO_explander_interface/Inst_I2CInterface/Datain_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_IO_explander_interface/Inst_I2CInterface/Datain_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_controlunit/current_TwoByteWord_31> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_controlunit/current_TwoByteWord_30> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_controlunit/current_TwoByteWord_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_controlunit/current_TwoByteWord_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_controlunit/current_TwoByteWord_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_controlunit/current_TwoByteWord_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_controlunit/current_TwoByteWord_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_controlunit/current_TwoByteWord_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_controlunit/samplerateout> of sequential type is unconnected in block <top>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 9.
FlipFlop Inst_SDRAMInterface/byteout_0 has been replicated 2 time(s)
FlipFlop Inst_SDRAMInterface/byteout_1 has been replicated 2 time(s)
FlipFlop Inst_SDRAMInterface/byteout_3 has been replicated 3 time(s)
FlipFlop Inst_SDRAMInterface/byteout_4 has been replicated 3 time(s)
FlipFlop Inst_SDRAMInterface/byteout_5 has been replicated 2 time(s)
FlipFlop Inst_controlunit/bitspersampleout_0 has been replicated 1 time(s)
FlipFlop Inst_controlunit/bitspersampleout_1 has been replicated 1 time(s)
FlipFlop Inst_controlunit/current_cnt_0 has been replicated 2 time(s)
FlipFlop Inst_controlunit/current_cnt_1 has been replicated 2 time(s)
FlipFlop Inst_controlunit/current_state_FSM_FFd1 has been replicated 1 time(s)
FlipFlop Inst_controlunit/current_state_FSM_FFd2 has been replicated 2 time(s)
FlipFlop Inst_controlunit/current_state_FSM_FFd3 has been replicated 2 time(s)
FlipFlop Inst_controlunit/current_state_FSM_FFd4 has been replicated 2 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 239
 Flip-Flops                                            : 239

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 560
#      GND                         : 1
#      INV                         : 36
#      LUT1                        : 1
#      LUT2                        : 25
#      LUT3                        : 49
#      LUT4                        : 84
#      LUT5                        : 67
#      LUT6                        : 209
#      MUXCY                       : 39
#      MUXF7                       : 7
#      VCC                         : 1
#      XORCY                       : 41
# FlipFlops/Latches                : 241
#      FD                          : 3
#      FDC                         : 36
#      FDC_1                       : 6
#      FDCE                        : 113
#      FDCE_1                      : 1
#      FDE                         : 56
#      FDE_1                       : 17
#      FDPE                        : 3
#      FDS                         : 4
#      ODDR2                       : 2
# Clock Buffers                    : 3
#      BUFG                        : 3
# IO Buffers                       : 55
#      IBUF                        : 1
#      IBUFG                       : 1
#      IOBUF                       : 17
#      OBUF                        : 36
# DCMs                             : 1
#      DCM_SP                      : 1
# Others                           : 1
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9ftg256-3 


Slice Logic Utilization: 
 Number of Slice Registers:             241  out of  11440     2%  
 Number of Slice LUTs:                  471  out of   5720     8%  
    Number used as Logic:               471  out of   5720     8%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    516
   Number with an unused Flip Flop:     275  out of    516    53%  
   Number with an unused LUT:            45  out of    516     8%  
   Number of fully used LUT-FF pairs:   196  out of    516    37%  
   Number of unique control sets:        21

IO Utilization: 
 Number of IOs:                          60
 Number of bonded IOBs:                  55  out of    186    29%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  
 Number of PLL_ADVs:                      1  out of      2    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------+----------------------------------------------------------+-------+
Clock Signal                               | Clock buffer(FF name)                                    | Load  |
-------------------------------------------+----------------------------------------------------------+-------+
Inst_DAC_top/inst_DMC/pll_base_inst/CLKOUT0| BUFG                                                     | 234   |
Inst_CLK_div/clk_400k                      | NONE(Inst_IO_explander_interface/crnt_I2C_state_FSM_FFd2)| 9     |
-------------------------------------------+----------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 6.521ns (Maximum Frequency: 153.361MHz)
   Minimum input arrival time before clock: 5.118ns
   Maximum output required time after clock: 7.210ns
   Maximum combinational path delay: 5.056ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_DAC_top/inst_DMC/pll_base_inst/CLKOUT0'
  Clock period: 6.521ns (frequency: 153.361MHz)
  Total number of paths / destination ports: 10321 / 421
-------------------------------------------------------------------------
Delay:               6.521ns (Levels of Logic = 6)
  Source:            Inst_SDRAMInterface/byteout_7 (FF)
  Destination:       Inst_controlunit/current_cnt_3 (FF)
  Source Clock:      Inst_DAC_top/inst_DMC/pll_base_inst/CLKOUT0 rising
  Destination Clock: Inst_DAC_top/inst_DMC/pll_base_inst/CLKOUT0 rising

  Data Path: Inst_SDRAMInterface/byteout_7 to Inst_controlunit/current_cnt_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             9   0.447   1.058  Inst_SDRAMInterface/byteout_7 (Inst_SDRAMInterface/byteout_7)
     LUT4:I1->O           15   0.205   0.982  Inst_controlunit/n0012<7>11 (Inst_controlunit/n0012<7>1)
     LUT5:I4->O            4   0.205   0.684  Inst_controlunit/n0012<7>2 (Inst_controlunit/n0012)
     LUT6:I5->O            2   0.205   0.721  Inst_controlunit/Mmux_GND_25_o_nxt_cnt[3]_mux_184_OUT18411 (Inst_controlunit/Mmux_GND_25_o_nxt_cnt[3]_mux_184_OUT1841)
     LUT6:I4->O            1   0.203   0.580  Inst_controlunit/Mmux_GND_25_o_nxt_cnt[3]_mux_184_OUT187116 (Inst_controlunit/Mmux_GND_25_o_nxt_cnt[3]_mux_184_OUT187116)
     LUT4:I3->O            2   0.205   0.721  Inst_controlunit/Mmux_GND_25_o_nxt_cnt[3]_mux_184_OUT187117 (Inst_controlunit/Mmux_GND_25_o_nxt_cnt[3]_mux_184_OUT18711)
     LUT6:I4->O            1   0.203   0.000  Inst_controlunit/Mmux_GND_25_o_nxt_cnt[3]_mux_184_OUT247 (Inst_controlunit/GND_25_o_nxt_cnt[3]_mux_184_OUT<3>)
     FDCE:D                    0.102          Inst_controlunit/current_cnt_3
    ----------------------------------------
    Total                      6.521ns (1.775ns logic, 4.746ns route)
                                       (27.2% logic, 72.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_CLK_div/clk_400k'
  Clock period: 5.849ns (frequency: 170.981MHz)
  Total number of paths / destination ports: 59 / 14
-------------------------------------------------------------------------
Delay:               2.924ns (Levels of Logic = 1)
  Source:            Inst_IO_explander_interface/crnt_I2C_state_FSM_FFd2 (FF)
  Destination:       Inst_IO_explander_interface/Inst_I2CInterface/crnt_state_FSM_FFd2 (FF)
  Source Clock:      Inst_CLK_div/clk_400k rising
  Destination Clock: Inst_CLK_div/clk_400k falling

  Data Path: Inst_IO_explander_interface/crnt_I2C_state_FSM_FFd2 to Inst_IO_explander_interface/Inst_I2CInterface/crnt_state_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             11   0.447   1.130  Inst_IO_explander_interface/crnt_I2C_state_FSM_FFd2 (Inst_IO_explander_interface/crnt_I2C_state_FSM_FFd2)
     LUT4:I0->O            5   0.203   0.714  Inst_IO_explander_interface/Inst_I2CInterface/rst_inv1 (Inst_IO_explander_interface/Inst_I2CInterface/rst_inv)
     FDC_1:CLR                 0.430          Inst_IO_explander_interface/Inst_I2CInterface/crnt_cnt_0
    ----------------------------------------
    Total                      2.924ns (1.080ns logic, 1.844ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_DAC_top/inst_DMC/pll_base_inst/CLKOUT0'
  Total number of paths / destination ports: 270 / 248
-------------------------------------------------------------------------
Offset:              5.118ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       Inst_CLK_div/cnt_0 (FF)
  Destination Clock: Inst_DAC_top/inst_DMC/pll_base_inst/CLKOUT0 rising

  Data Path: rst to Inst_CLK_div/cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            30   1.222   1.263  rst_IBUF (rst_out_OBUF)
     INV:I->O            146   0.206   1.997  rst_inv1_INV_0 (Inst_DAC_top/Inst_Dataconverter/rst_inv)
     FDC:CLR                   0.430          Inst_CLK_div/cnt_0
    ----------------------------------------
    Total                      5.118ns (1.858ns logic, 3.260ns route)
                                       (36.3% logic, 63.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_CLK_div/clk_400k'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              5.118ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       Inst_IO_explander_interface/crnt_I2C_state_FSM_FFd2 (FF)
  Destination Clock: Inst_CLK_div/clk_400k rising

  Data Path: rst to Inst_IO_explander_interface/crnt_I2C_state_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            30   1.222   1.263  rst_IBUF (rst_out_OBUF)
     INV:I->O            146   0.206   1.997  rst_inv1_INV_0 (Inst_DAC_top/Inst_Dataconverter/rst_inv)
     FDC:CLR                   0.430          Inst_IO_explander_interface/crnt_state
    ----------------------------------------
    Total                      5.118ns (1.858ns logic, 3.260ns route)
                                       (36.3% logic, 63.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_DAC_top/inst_DMC/pll_base_inst/CLKOUT0'
  Total number of paths / destination ports: 27 / 24
-------------------------------------------------------------------------
Offset:              6.056ns (Levels of Logic = 2)
  Source:            Inst_controlunit/current_state_FSM_FFd4 (FF)
  Destination:       errorout (PAD)
  Source Clock:      Inst_DAC_top/inst_DMC/pll_base_inst/CLKOUT0 rising

  Data Path: Inst_controlunit/current_state_FSM_FFd4 to errorout
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             82   0.447   2.006  Inst_controlunit/current_state_FSM_FFd4 (Inst_controlunit/current_state_FSM_FFd4)
     LUT4:I0->O            9   0.203   0.829  Inst_controlunit/errorout1 (errorout_OBUF)
     OBUF:I->O                 2.571          errorout_OBUF (errorout)
    ----------------------------------------
    Total                      6.056ns (3.221ns logic, 2.835ns route)
                                       (53.2% logic, 46.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_CLK_div/clk_400k'
  Total number of paths / destination ports: 31 / 2
-------------------------------------------------------------------------
Offset:              7.210ns (Levels of Logic = 5)
  Source:            Inst_IO_explander_interface/crnt_state (FF)
  Destination:       SDA (PAD)
  Source Clock:      Inst_CLK_div/clk_400k rising

  Data Path: Inst_IO_explander_interface/crnt_state to SDA
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             11   0.447   1.130  Inst_IO_explander_interface/crnt_state (Inst_IO_explander_interface/crnt_state)
     LUT4:I0->O            1   0.203   0.808  Inst_IO_explander_interface/Mmux_dataout11 (Inst_IO_explander_interface/dataout<0>)
     LUT5:I2->O            1   0.205   0.000  Inst_IO_explander_interface/Inst_I2CInterface/Mmux_crnt_cnt[2]_Dataout[0]_Mux_4_o_31 (Inst_IO_explander_interface/Inst_I2CInterface/Mmux_crnt_cnt[2]_Dataout[0]_Mux_4_o_3)
     MUXF7:I1->O           1   0.140   0.924  Inst_IO_explander_interface/Inst_I2CInterface/Mmux_crnt_cnt[2]_Dataout[0]_Mux_4_o_2_f7 (Inst_IO_explander_interface/Inst_I2CInterface/crnt_cnt[2]_Dataout[0]_Mux_4_o)
     LUT6:I1->O            1   0.203   0.579  Inst_IO_explander_interface/Mmux_SDA_out11 (I2C_tristate_out)
     IOBUF:I->IO               2.571          IOBUF_inst (SDA)
    ----------------------------------------
    Total                      7.210ns (3.769ns logic, 3.441ns route)
                                       (52.3% logic, 47.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               5.056ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       rst_out (PAD)

  Data Path: rst to rst_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            30   1.222   1.263  rst_IBUF (rst_out_OBUF)
     OBUF:I->O                 2.571          rst_out_OBUF (rst_out)
    ----------------------------------------
    Total                      5.056ns (3.793ns logic, 1.263ns route)
                                       (75.0% logic, 25.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Inst_CLK_div/clk_400k
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
Inst_CLK_div/clk_400k|    1.999|    1.773|    2.924|         |
---------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst_DAC_top/inst_DMC/pll_base_inst/CLKOUT0
-------------------------------------------+---------+---------+---------+---------+
                                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------+---------+---------+---------+---------+
Inst_DAC_top/inst_DMC/pll_base_inst/CLKOUT0|    6.521|    2.106|    4.409|         |
-------------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 17.00 secs
Total CPU time to Xst completion: 16.12 secs
 
--> 

Total memory usage is 209104 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   97 (   0 filtered)
Number of infos    :    8 (   0 filtered)

