ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 2
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"gd32f4xx_timer.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.timer_deinit,"ax",%progbits
  18              		.align	1
  19              		.p2align 2,,3
  20              		.global	timer_deinit
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	timer_deinit:
  26              	.LVL0:
  27              	.LFB116:
  28              		.file 1 "../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c"
   1:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** /*!
   2:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \file    gd32f4xx_timer.c
   3:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \brief   TIMER driver
   4:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
   5:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \version 2016-08-15, V1.0.0, firmware for GD32F4xx
   6:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \version 2018-12-12, V2.0.0, firmware for GD32F4xx
   7:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \version 2020-09-30, V2.1.0, firmware for GD32F4xx
   8:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \version 2022-03-09, V3.0.0, firmware for GD32F4xx
   9:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** */
  10:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
  11:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** /*
  12:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     Copyright (c) 2022, GigaDevice Semiconductor Inc.
  13:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
  14:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     Redistribution and use in source and binary forms, with or without modification,
  15:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** are permitted provided that the following conditions are met:
  16:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
  17:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     1. Redistributions of source code must retain the above copyright notice, this
  18:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****        list of conditions and the following disclaimer.
  19:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     2. Redistributions in binary form must reproduce the above copyright notice,
  20:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****        this list of conditions and the following disclaimer in the documentation
  21:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****        and/or other materials provided with the distribution.
  22:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     3. Neither the name of the copyright holder nor the names of its contributors
  23:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****        may be used to endorse or promote products derived from this software without
  24:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****        specific prior written permission.
  25:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
  26:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  27:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
  28:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
  29:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
  30:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 2


  31:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
  32:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
  33:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  34:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
  35:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** OF SUCH DAMAGE.
  36:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** */
  37:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
  38:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
  39:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** #include "gd32f4xx_timer.h"
  40:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
  41:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** /*!
  42:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \brief      deinit a TIMER
  43:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
  44:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[out] none
  45:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \retval     none
  46:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** */
  47:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** void timer_deinit(uint32_t timer_periph)
  48:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** {
  29              		.loc 1 48 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  49:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     switch(timer_periph) {
  33              		.loc 1 49 5 view .LVU1
  48:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     switch(timer_periph) {
  34              		.loc 1 48 1 is_stmt 0 view .LVU2
  35 0000 08B5     		push	{r3, lr}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 8
  38              		.cfi_offset 3, -8
  39              		.cfi_offset 14, -4
  40              		.loc 1 49 5 view .LVU3
  41 0002 634B     		ldr	r3, .L27
  42 0004 9842     		cmp	r0, r3
  43 0006 7CD0     		beq	.L2
  44 0008 17D8     		bhi	.L3
  45 000a A3F58053 		sub	r3, r3, #4096
  46 000e 9842     		cmp	r0, r3
  47 0010 00F08180 		beq	.L4
  48 0014 36D9     		bls	.L22
  49 0016 5F4B     		ldr	r3, .L27+4
  50 0018 9842     		cmp	r0, r3
  51 001a 00F08680 		beq	.L10
  52 001e 03F58063 		add	r3, r3, #1024
  53 0022 9842     		cmp	r0, r3
  54 0024 20D1     		bne	.L23
  50:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     case TIMER0:
  51:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* reset TIMER0 */
  52:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         rcu_periph_reset_enable(RCU_TIMER0RST);
  53:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER0RST);
  54:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
  55:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     case TIMER1:
  56:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* reset TIMER1 */
  57:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         rcu_periph_reset_enable(RCU_TIMER1RST);
  58:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER1RST);
  59:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
  60:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     case TIMER2:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 3


  61:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* reset TIMER2 */
  62:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         rcu_periph_reset_enable(RCU_TIMER2RST);
  63:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER2RST);
  64:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
  65:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     case TIMER3:
  66:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* reset TIMER3 */
  67:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         rcu_periph_reset_enable(RCU_TIMER3RST);
  68:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER3RST);
  69:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
  70:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     case TIMER4:
  71:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* reset TIMER4 */
  72:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         rcu_periph_reset_enable(RCU_TIMER4RST);
  73:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER4RST);
  74:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
  75:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     case TIMER5:
  76:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* reset TIMER5 */
  77:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         rcu_periph_reset_enable(RCU_TIMER5RST);
  78:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER5RST);
  79:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
  80:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     case TIMER6:
  81:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* reset TIMER6 */
  82:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         rcu_periph_reset_enable(RCU_TIMER6RST);
  83:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER6RST);
  84:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
  85:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     case TIMER7:
  86:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* reset TIMER7 */
  87:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         rcu_periph_reset_enable(RCU_TIMER7RST);
  88:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER7RST);
  89:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
  90:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     case TIMER8:
  91:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* reset TIMER8 */
  92:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         rcu_periph_reset_enable(RCU_TIMER8RST);
  93:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER8RST);
  94:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
  95:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     case TIMER9:
  96:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* reset TIMER9 */
  97:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         rcu_periph_reset_enable(RCU_TIMER9RST);
  98:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER9RST);
  99:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 100:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     case TIMER10:
 101:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* reset TIMER10 */
 102:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         rcu_periph_reset_enable(RCU_TIMER10RST);
 103:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER10RST);
 104:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 105:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     case TIMER11:
 106:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* reset TIMER11 */
 107:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         rcu_periph_reset_enable(RCU_TIMER11RST);
  55              		.loc 1 107 9 is_stmt 1 view .LVU4
  56 0026 40F60600 		movw	r0, #2054
  57              	.LVL1:
  58              		.loc 1 107 9 is_stmt 0 view .LVU5
  59 002a FFF7FEFF 		bl	rcu_periph_reset_enable
  60              	.LVL2:
 108:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER11RST);
  61              		.loc 1 108 9 is_stmt 1 view .LVU6
 109:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 110:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     case TIMER12:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 4


 111:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* reset TIMER12 */
 112:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         rcu_periph_reset_enable(RCU_TIMER12RST);
 113:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER12RST);
 114:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 115:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     case TIMER13:
 116:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* reset TIMER13 */
 117:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         rcu_periph_reset_enable(RCU_TIMER13RST);
 118:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER13RST);
 119:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 120:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     default:
 121:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 122:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     }
 123:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** }
  62              		.loc 1 123 1 is_stmt 0 view .LVU7
  63 002e BDE80840 		pop	{r3, lr}
  64              	.LCFI1:
  65              		.cfi_remember_state
  66              		.cfi_restore 14
  67              		.cfi_restore 3
  68              		.cfi_def_cfa_offset 0
 108:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER11RST);
  69              		.loc 1 108 9 view .LVU8
  70 0032 40F60600 		movw	r0, #2054
  71 0036 FFF7FEBF 		b	rcu_periph_reset_disable
  72              	.LVL3:
  73              	.L3:
  74              	.LCFI2:
  75              		.cfi_restore_state
  49:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     case TIMER0:
  76              		.loc 1 49 5 view .LVU9
  77 003a 574B     		ldr	r3, .L27+8
  78 003c 9842     		cmp	r0, r3
  79 003e 7ED0     		beq	.L13
  80 0040 32D9     		bls	.L24
  81 0042 564B     		ldr	r3, .L27+12
  82 0044 9842     		cmp	r0, r3
  83 0046 00F08480 		beq	.L18
  84 004a 03F58063 		add	r3, r3, #1024
  85 004e 9842     		cmp	r0, r3
  86 0050 40F08980 		bne	.L1
 102:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER10RST);
  87              		.loc 1 102 9 is_stmt 1 view .LVU10
  88 0054 40F61210 		movw	r0, #2322
  89              	.LVL4:
 102:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER10RST);
  90              		.loc 1 102 9 is_stmt 0 view .LVU11
  91 0058 FFF7FEFF 		bl	rcu_periph_reset_enable
  92              	.LVL5:
 103:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
  93              		.loc 1 103 9 is_stmt 1 view .LVU12
  94              		.loc 1 123 1 is_stmt 0 view .LVU13
  95 005c BDE80840 		pop	{r3, lr}
  96              	.LCFI3:
  97              		.cfi_remember_state
  98              		.cfi_restore 14
  99              		.cfi_restore 3
 100              		.cfi_def_cfa_offset 0
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 5


 103:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 101              		.loc 1 103 9 view .LVU14
 102 0060 40F61210 		movw	r0, #2322
 103 0064 FFF7FEBF 		b	rcu_periph_reset_disable
 104              	.LVL6:
 105              	.L23:
 106              	.LCFI4:
 107              		.cfi_restore_state
  49:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     case TIMER0:
 108              		.loc 1 49 5 view .LVU15
 109 0068 A3F50063 		sub	r3, r3, #2048
 110 006c 9842     		cmp	r0, r3
 111 006e 7AD1     		bne	.L1
  77:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER5RST);
 112              		.loc 1 77 9 is_stmt 1 view .LVU16
 113 0070 40F60400 		movw	r0, #2052
 114              	.LVL7:
  77:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER5RST);
 115              		.loc 1 77 9 is_stmt 0 view .LVU17
 116 0074 FFF7FEFF 		bl	rcu_periph_reset_enable
 117              	.LVL8:
  78:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 118              		.loc 1 78 9 is_stmt 1 view .LVU18
 119              		.loc 1 123 1 is_stmt 0 view .LVU19
 120 0078 BDE80840 		pop	{r3, lr}
 121              	.LCFI5:
 122              		.cfi_remember_state
 123              		.cfi_restore 14
 124              		.cfi_restore 3
 125              		.cfi_def_cfa_offset 0
  78:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 126              		.loc 1 78 9 view .LVU20
 127 007c 40F60400 		movw	r0, #2052
 128 0080 FFF7FEBF 		b	rcu_periph_reset_disable
 129              	.LVL9:
 130              	.L22:
 131              	.LCFI6:
 132              		.cfi_restore_state
  49:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     case TIMER0:
 133              		.loc 1 49 5 view .LVU21
 134 0084 A3F50063 		sub	r3, r3, #2048
 135 0088 9842     		cmp	r0, r3
 136 008a 6DD0     		beq	.L6
 137 008c 03F58063 		add	r3, r3, #1024
 138 0090 9842     		cmp	r0, r3
 139 0092 1BD1     		bne	.L25
  67:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER3RST);
 140              		.loc 1 67 9 is_stmt 1 view .LVU22
 141 0094 40F60200 		movw	r0, #2050
 142              	.LVL10:
  67:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER3RST);
 143              		.loc 1 67 9 is_stmt 0 view .LVU23
 144 0098 FFF7FEFF 		bl	rcu_periph_reset_enable
 145              	.LVL11:
  68:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 146              		.loc 1 68 9 is_stmt 1 view .LVU24
 147              		.loc 1 123 1 is_stmt 0 view .LVU25
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 6


 148 009c BDE80840 		pop	{r3, lr}
 149              	.LCFI7:
 150              		.cfi_remember_state
 151              		.cfi_restore 14
 152              		.cfi_restore 3
 153              		.cfi_def_cfa_offset 0
  68:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 154              		.loc 1 68 9 view .LVU26
 155 00a0 40F60200 		movw	r0, #2050
 156 00a4 FFF7FEBF 		b	rcu_periph_reset_disable
 157              	.LVL12:
 158              	.L24:
 159              	.LCFI8:
 160              		.cfi_restore_state
  49:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     case TIMER0:
 161              		.loc 1 49 5 view .LVU27
 162 00a8 A3F58043 		sub	r3, r3, #16384
 163 00ac 9842     		cmp	r0, r3
 164 00ae 65D0     		beq	.L15
 165 00b0 03F58063 		add	r3, r3, #1024
 166 00b4 9842     		cmp	r0, r3
 167 00b6 16D1     		bne	.L26
  87:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER7RST);
 168              		.loc 1 87 9 is_stmt 1 view .LVU28
 169 00b8 40F60110 		movw	r0, #2305
 170              	.LVL13:
  87:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER7RST);
 171              		.loc 1 87 9 is_stmt 0 view .LVU29
 172 00bc FFF7FEFF 		bl	rcu_periph_reset_enable
 173              	.LVL14:
  88:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 174              		.loc 1 88 9 is_stmt 1 view .LVU30
 175              		.loc 1 123 1 is_stmt 0 view .LVU31
 176 00c0 BDE80840 		pop	{r3, lr}
 177              	.LCFI9:
 178              		.cfi_remember_state
 179              		.cfi_restore 14
 180              		.cfi_restore 3
 181              		.cfi_def_cfa_offset 0
  88:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 182              		.loc 1 88 9 view .LVU32
 183 00c4 40F60110 		movw	r0, #2305
 184 00c8 FFF7FEBF 		b	rcu_periph_reset_disable
 185              	.LVL15:
 186              	.L25:
 187              	.LCFI10:
 188              		.cfi_restore_state
  49:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     case TIMER0:
 189              		.loc 1 49 5 view .LVU33
 190 00cc B0F1804F 		cmp	r0, #1073741824
 191 00d0 49D1     		bne	.L1
  57:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER1RST);
 192              		.loc 1 57 9 is_stmt 1 view .LVU34
 193 00d2 4FF40060 		mov	r0, #2048
 194              	.LVL16:
  57:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER1RST);
 195              		.loc 1 57 9 is_stmt 0 view .LVU35
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 7


 196 00d6 FFF7FEFF 		bl	rcu_periph_reset_enable
 197              	.LVL17:
  58:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 198              		.loc 1 58 9 is_stmt 1 view .LVU36
 199              		.loc 1 123 1 is_stmt 0 view .LVU37
 200 00da BDE80840 		pop	{r3, lr}
 201              	.LCFI11:
 202              		.cfi_remember_state
 203              		.cfi_restore 14
 204              		.cfi_restore 3
 205              		.cfi_def_cfa_offset 0
  58:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 206              		.loc 1 58 9 view .LVU38
 207 00de 4FF40060 		mov	r0, #2048
 208 00e2 FFF7FEBF 		b	rcu_periph_reset_disable
 209              	.LVL18:
 210              	.L26:
 211              	.LCFI12:
 212              		.cfi_restore_state
  49:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     case TIMER0:
 213              		.loc 1 49 5 view .LVU39
 214 00e6 A3F56443 		sub	r3, r3, #58368
 215 00ea 9842     		cmp	r0, r3
 216 00ec 3BD1     		bne	.L1
 117:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER13RST);
 217              		.loc 1 117 9 is_stmt 1 view .LVU40
 218 00ee 40F60800 		movw	r0, #2056
 219              	.LVL19:
 117:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER13RST);
 220              		.loc 1 117 9 is_stmt 0 view .LVU41
 221 00f2 FFF7FEFF 		bl	rcu_periph_reset_enable
 222              	.LVL20:
 118:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 223              		.loc 1 118 9 is_stmt 1 view .LVU42
 224              		.loc 1 123 1 is_stmt 0 view .LVU43
 225 00f6 BDE80840 		pop	{r3, lr}
 226              	.LCFI13:
 227              		.cfi_remember_state
 228              		.cfi_restore 14
 229              		.cfi_restore 3
 230              		.cfi_def_cfa_offset 0
 118:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 231              		.loc 1 118 9 view .LVU44
 232 00fa 40F60800 		movw	r0, #2056
 233 00fe FFF7FEBF 		b	rcu_periph_reset_disable
 234              	.LVL21:
 235              	.L2:
 236              	.LCFI14:
 237              		.cfi_restore_state
 112:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER12RST);
 238              		.loc 1 112 9 is_stmt 1 view .LVU45
 239 0102 40F60700 		movw	r0, #2055
 240              	.LVL22:
 112:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER12RST);
 241              		.loc 1 112 9 is_stmt 0 view .LVU46
 242 0106 FFF7FEFF 		bl	rcu_periph_reset_enable
 243              	.LVL23:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 8


 113:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 244              		.loc 1 113 9 is_stmt 1 view .LVU47
 245              		.loc 1 123 1 is_stmt 0 view .LVU48
 246 010a BDE80840 		pop	{r3, lr}
 247              	.LCFI15:
 248              		.cfi_remember_state
 249              		.cfi_restore 14
 250              		.cfi_restore 3
 251              		.cfi_def_cfa_offset 0
 113:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 252              		.loc 1 113 9 view .LVU49
 253 010e 40F60700 		movw	r0, #2055
 254 0112 FFF7FEBF 		b	rcu_periph_reset_disable
 255              	.LVL24:
 256              	.L4:
 257              	.LCFI16:
 258              		.cfi_restore_state
  72:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER4RST);
 259              		.loc 1 72 9 is_stmt 1 view .LVU50
 260 0116 40F60300 		movw	r0, #2051
 261              	.LVL25:
  72:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER4RST);
 262              		.loc 1 72 9 is_stmt 0 view .LVU51
 263 011a FFF7FEFF 		bl	rcu_periph_reset_enable
 264              	.LVL26:
  73:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 265              		.loc 1 73 9 is_stmt 1 view .LVU52
 266              		.loc 1 123 1 is_stmt 0 view .LVU53
 267 011e BDE80840 		pop	{r3, lr}
 268              	.LCFI17:
 269              		.cfi_remember_state
 270              		.cfi_restore 14
 271              		.cfi_restore 3
 272              		.cfi_def_cfa_offset 0
  73:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 273              		.loc 1 73 9 view .LVU54
 274 0122 40F60300 		movw	r0, #2051
 275 0126 FFF7FEBF 		b	rcu_periph_reset_disable
 276              	.LVL27:
 277              	.L10:
 278              	.LCFI18:
 279              		.cfi_restore_state
  82:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER6RST);
 280              		.loc 1 82 9 is_stmt 1 view .LVU55
 281 012a 40F60500 		movw	r0, #2053
 282              	.LVL28:
  82:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER6RST);
 283              		.loc 1 82 9 is_stmt 0 view .LVU56
 284 012e FFF7FEFF 		bl	rcu_periph_reset_enable
 285              	.LVL29:
  83:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 286              		.loc 1 83 9 is_stmt 1 view .LVU57
 287              		.loc 1 123 1 is_stmt 0 view .LVU58
 288 0132 BDE80840 		pop	{r3, lr}
 289              	.LCFI19:
 290              		.cfi_remember_state
 291              		.cfi_restore 14
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 9


 292              		.cfi_restore 3
 293              		.cfi_def_cfa_offset 0
  83:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 294              		.loc 1 83 9 view .LVU59
 295 0136 40F60500 		movw	r0, #2053
 296 013a FFF7FEBF 		b	rcu_periph_reset_disable
 297              	.LVL30:
 298              	.L13:
 299              	.LCFI20:
 300              		.cfi_restore_state
  92:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER8RST);
 301              		.loc 1 92 9 is_stmt 1 view .LVU60
 302 013e 4FF41160 		mov	r0, #2320
 303              	.LVL31:
  92:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER8RST);
 304              		.loc 1 92 9 is_stmt 0 view .LVU61
 305 0142 FFF7FEFF 		bl	rcu_periph_reset_enable
 306              	.LVL32:
  93:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 307              		.loc 1 93 9 is_stmt 1 view .LVU62
 308              		.loc 1 123 1 is_stmt 0 view .LVU63
 309 0146 BDE80840 		pop	{r3, lr}
 310              	.LCFI21:
 311              		.cfi_remember_state
 312              		.cfi_restore 14
 313              		.cfi_restore 3
 314              		.cfi_def_cfa_offset 0
  93:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 315              		.loc 1 93 9 view .LVU64
 316 014a 4FF41160 		mov	r0, #2320
 317 014e FFF7FEBF 		b	rcu_periph_reset_disable
 318              	.LVL33:
 319              	.L18:
 320              	.LCFI22:
 321              		.cfi_restore_state
  97:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER9RST);
 322              		.loc 1 97 9 is_stmt 1 view .LVU65
 323 0152 40F61110 		movw	r0, #2321
 324              	.LVL34:
  97:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER9RST);
 325              		.loc 1 97 9 is_stmt 0 view .LVU66
 326 0156 FFF7FEFF 		bl	rcu_periph_reset_enable
 327              	.LVL35:
  98:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 328              		.loc 1 98 9 is_stmt 1 view .LVU67
 329              		.loc 1 123 1 is_stmt 0 view .LVU68
 330 015a BDE80840 		pop	{r3, lr}
 331              	.LCFI23:
 332              		.cfi_remember_state
 333              		.cfi_restore 14
 334              		.cfi_restore 3
 335              		.cfi_def_cfa_offset 0
  98:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 336              		.loc 1 98 9 view .LVU69
 337 015e 40F61110 		movw	r0, #2321
 338 0162 FFF7FEBF 		b	rcu_periph_reset_disable
 339              	.LVL36:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 10


 340              	.L1:
 341              	.LCFI24:
 342              		.cfi_restore_state
 343              		.loc 1 123 1 view .LVU70
 344 0166 08BD     		pop	{r3, pc}
 345              	.L6:
  62:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER2RST);
 346              		.loc 1 62 9 is_stmt 1 view .LVU71
 347 0168 40F60100 		movw	r0, #2049
 348              	.LVL37:
  62:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER2RST);
 349              		.loc 1 62 9 is_stmt 0 view .LVU72
 350 016c FFF7FEFF 		bl	rcu_periph_reset_enable
 351              	.LVL38:
  63:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 352              		.loc 1 63 9 is_stmt 1 view .LVU73
 353              		.loc 1 123 1 is_stmt 0 view .LVU74
 354 0170 BDE80840 		pop	{r3, lr}
 355              	.LCFI25:
 356              		.cfi_remember_state
 357              		.cfi_restore 14
 358              		.cfi_restore 3
 359              		.cfi_def_cfa_offset 0
  63:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 360              		.loc 1 63 9 view .LVU75
 361 0174 40F60100 		movw	r0, #2049
 362 0178 FFF7FEBF 		b	rcu_periph_reset_disable
 363              	.LVL39:
 364              	.L15:
 365              	.LCFI26:
 366              		.cfi_restore_state
  52:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER0RST);
 367              		.loc 1 52 9 is_stmt 1 view .LVU76
 368 017c 4FF41060 		mov	r0, #2304
 369              	.LVL40:
  52:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER0RST);
 370              		.loc 1 52 9 is_stmt 0 view .LVU77
 371 0180 FFF7FEFF 		bl	rcu_periph_reset_enable
 372              	.LVL41:
  53:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 373              		.loc 1 53 9 is_stmt 1 view .LVU78
 374              		.loc 1 123 1 is_stmt 0 view .LVU79
 375 0184 BDE80840 		pop	{r3, lr}
 376              	.LCFI27:
 377              		.cfi_restore 14
 378              		.cfi_restore 3
 379              		.cfi_def_cfa_offset 0
  53:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 380              		.loc 1 53 9 view .LVU80
 381 0188 4FF41060 		mov	r0, #2304
 382 018c FFF7FEBF 		b	rcu_periph_reset_disable
 383              	.LVL42:
 384              	.L28:
 385              		.align	2
 386              	.L27:
 387 0190 001C0040 		.word	1073748992
 388 0194 00140040 		.word	1073746944
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 11


 389 0198 00400140 		.word	1073823744
 390 019c 00440140 		.word	1073824768
 391              		.cfi_endproc
 392              	.LFE116:
 394              		.section	.text.timer_struct_para_init,"ax",%progbits
 395              		.align	1
 396              		.p2align 2,,3
 397              		.global	timer_struct_para_init
 398              		.syntax unified
 399              		.thumb
 400              		.thumb_func
 402              	timer_struct_para_init:
 403              	.LVL43:
 404              	.LFB117:
 124:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
 125:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** /*!
 126:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \brief      initialize TIMER init parameter struct with a default value
 127:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  initpara: init parameter struct
 128:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[out] none
 129:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \retval     none
 130:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** */
 131:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** void timer_struct_para_init(timer_parameter_struct *initpara)
 132:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** {
 405              		.loc 1 132 1 is_stmt 1 view -0
 406              		.cfi_startproc
 407              		@ args = 0, pretend = 0, frame = 0
 408              		@ frame_needed = 0, uses_anonymous_args = 0
 409              		@ link register save eliminated.
 133:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* initialize the init parameter struct member with the default value */
 134:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     initpara->prescaler         = 0U;
 410              		.loc 1 134 5 view .LVU82
 135:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     initpara->alignedmode       = TIMER_COUNTER_EDGE;
 411              		.loc 1 135 5 view .LVU83
 136:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     initpara->counterdirection  = TIMER_COUNTER_UP;
 412              		.loc 1 136 5 view .LVU84
 137:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     initpara->period            = 65535U;
 413              		.loc 1 137 5 view .LVU85
 134:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     initpara->alignedmode       = TIMER_COUNTER_EDGE;
 414              		.loc 1 134 33 is_stmt 0 view .LVU86
 415 0000 0023     		movs	r3, #0
 416              		.loc 1 137 33 view .LVU87
 417 0002 4FF6FF72 		movw	r2, #65535
 134:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     initpara->alignedmode       = TIMER_COUNTER_EDGE;
 418              		.loc 1 134 33 view .LVU88
 419 0006 C0E90033 		strd	r3, r3, [r0]
 420              		.loc 1 137 33 view .LVU89
 421 000a 8260     		str	r2, [r0, #8]
 138:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     initpara->clockdivision     = TIMER_CKDIV_DIV1;
 422              		.loc 1 138 5 is_stmt 1 view .LVU90
 139:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     initpara->repetitioncounter = 0U;
 423              		.loc 1 139 5 view .LVU91
 424              		.loc 1 139 33 is_stmt 0 view .LVU92
 425 000c 0373     		strb	r3, [r0, #12]
 140:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** }
 426              		.loc 1 140 1 view .LVU93
 427 000e 7047     		bx	lr
 428              		.cfi_endproc
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 12


 429              	.LFE117:
 431              		.section	.text.timer_init,"ax",%progbits
 432              		.align	1
 433              		.p2align 2,,3
 434              		.global	timer_init
 435              		.syntax unified
 436              		.thumb
 437              		.thumb_func
 439              	timer_init:
 440              	.LVL44:
 441              	.LFB118:
 141:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
 142:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** /*!
 143:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \brief      initialize TIMER counter
 144:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 145:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  initpara: init parameter struct
 146:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****                 prescaler: prescaler value of the counter clock,0~65535
 147:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****                 alignedmode: TIMER_COUNTER_EDGE,TIMER_COUNTER_CENTER_DOWN,TIMER_COUNTER_CENTER_UP,T
 148:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****                 counterdirection: TIMER_COUNTER_UP,TIMER_COUNTER_DOWN
 149:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****                 period: counter auto reload value,(TIMER1,TIMER4,32 bit)
 150:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****                 clockdivision: TIMER_CKDIV_DIV1,TIMER_CKDIV_DIV2,TIMER_CKDIV_DIV4
 151:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****                 repetitioncounter: counter repetition value,0~255
 152:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[out] none
 153:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \retval     none
 154:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** */
 155:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** void timer_init(uint32_t timer_periph, timer_parameter_struct *initpara)
 156:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** {
 442              		.loc 1 156 1 is_stmt 1 view -0
 443              		.cfi_startproc
 444              		@ args = 0, pretend = 0, frame = 0
 445              		@ frame_needed = 0, uses_anonymous_args = 0
 446              		@ link register save eliminated.
 157:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* configure the counter prescaler value */
 158:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     TIMER_PSC(timer_periph) = (uint16_t)initpara->prescaler;
 447              		.loc 1 158 5 view .LVU95
 159:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
 160:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* configure the counter direction and aligned mode */
 161:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     if((TIMER0 == timer_periph) || (TIMER1 == timer_periph) || (TIMER2 == timer_periph)
 448              		.loc 1 161 7 is_stmt 0 view .LVU96
 449 0000 1C4B     		ldr	r3, .L40
 450 0002 20F48062 		bic	r2, r0, #1024
 156:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* configure the counter prescaler value */
 451              		.loc 1 156 1 view .LVU97
 452 0006 10B4     		push	{r4}
 453              	.LCFI28:
 454              		.cfi_def_cfa_offset 4
 455              		.cfi_offset 4, -4
 456              		.loc 1 161 7 view .LVU98
 457 0008 9A42     		cmp	r2, r3
 158:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
 458              		.loc 1 158 31 view .LVU99
 459 000a 0C88     		ldrh	r4, [r1]
 158:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
 460              		.loc 1 158 29 view .LVU100
 461 000c 8462     		str	r4, [r0, #40]
 462              		.loc 1 161 5 is_stmt 1 view .LVU101
 463              		.loc 1 161 7 is_stmt 0 view .LVU102
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 13


 464 000e 20D0     		beq	.L31
 465              		.loc 1 161 33 discriminator 1 view .LVU103
 466 0010 20F44063 		bic	r3, r0, #3072
 467 0014 B3F1804F 		cmp	r3, #1073741824
 468 0018 1BD0     		beq	.L31
 469              	.L32:
 162:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             || (TIMER3 == timer_periph) || (TIMER4 == timer_periph) || (TIMER7 == timer_periph)) {
 163:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CTL0(timer_periph) &= ~(uint32_t)(TIMER_CTL0_DIR | TIMER_CTL0_CAM);
 164:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)initpara->alignedmode;
 165:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)initpara->counterdirection;
 166:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     }
 167:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
 168:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* configure the autoreload value */
 169:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     TIMER_CAR(timer_periph) = (uint32_t)initpara->period;
 470              		.loc 1 169 5 is_stmt 1 view .LVU104
 170:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
 171:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     if((TIMER5 != timer_periph) && (TIMER6 != timer_periph)) {
 471              		.loc 1 171 7 is_stmt 0 view .LVU105
 472 001a 174B     		ldr	r3, .L40+4
 169:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
 473              		.loc 1 169 49 view .LVU106
 474 001c 8A68     		ldr	r2, [r1, #8]
 169:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
 475              		.loc 1 169 29 view .LVU107
 476 001e C262     		str	r2, [r0, #44]
 477              		.loc 1 171 5 is_stmt 1 view .LVU108
 478              		.loc 1 171 7 is_stmt 0 view .LVU109
 479 0020 9842     		cmp	r0, r3
 480 0022 10D0     		beq	.L34
 481              		.loc 1 171 33 discriminator 1 view .LVU110
 482 0024 03F58063 		add	r3, r3, #1024
 483 0028 9842     		cmp	r0, r3
 484 002a 0CD0     		beq	.L34
 172:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* reset the CKDIV bit */
 173:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CTL0(timer_periph) &= ~(uint32_t)TIMER_CTL0_CKDIV;
 485              		.loc 1 173 9 is_stmt 1 view .LVU111
 486              		.loc 1 173 34 is_stmt 0 view .LVU112
 487 002c 0268     		ldr	r2, [r0]
 174:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)initpara->clockdivision;
 488              		.loc 1 174 37 view .LVU113
 489 002e CB88     		ldrh	r3, [r1, #6]
 173:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)initpara->clockdivision;
 490              		.loc 1 173 34 view .LVU114
 491 0030 22F44072 		bic	r2, r2, #768
 492 0034 0260     		str	r2, [r0]
 493              		.loc 1 174 9 is_stmt 1 view .LVU115
 494              		.loc 1 174 34 is_stmt 0 view .LVU116
 495 0036 0468     		ldr	r4, [r0]
 175:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     }
 176:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
 177:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     if((TIMER0 == timer_periph) || (TIMER7 == timer_periph)) {
 496              		.loc 1 177 7 view .LVU117
 497 0038 0E4A     		ldr	r2, .L40
 174:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     }
 498              		.loc 1 174 34 view .LVU118
 499 003a 2343     		orrs	r3, r3, r4
 500              		.loc 1 177 7 view .LVU119
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 14


 501 003c 9042     		cmp	r0, r2
 174:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     }
 502              		.loc 1 174 34 view .LVU120
 503 003e 0360     		str	r3, [r0]
 504              		.loc 1 177 5 is_stmt 1 view .LVU121
 505              		.loc 1 177 7 is_stmt 0 view .LVU122
 506 0040 14D1     		bne	.L38
 507              	.L37:
 178:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* configure the repetition counter value */
 179:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CREP(timer_periph) = (uint32_t)initpara->repetitioncounter;
 508              		.loc 1 179 9 is_stmt 1 view .LVU123
 509              		.loc 1 179 36 is_stmt 0 view .LVU124
 510 0042 0B7B     		ldrb	r3, [r1, #12]	@ zero_extendqisi2
 511              		.loc 1 179 34 view .LVU125
 512 0044 0363     		str	r3, [r0, #48]
 513              	.L34:
 180:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     }
 181:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
 182:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* generate an update event */
 183:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     TIMER_SWEVG(timer_periph) |= (uint32_t)TIMER_SWEVG_UPG;
 514              		.loc 1 183 5 is_stmt 1 view .LVU126
 515              		.loc 1 183 31 is_stmt 0 view .LVU127
 516 0046 4369     		ldr	r3, [r0, #20]
 184:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** }
 517              		.loc 1 184 1 view .LVU128
 518 0048 10BC     		pop	{r4}
 519              	.LCFI29:
 520              		.cfi_remember_state
 521              		.cfi_restore 4
 522              		.cfi_def_cfa_offset 0
 183:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** }
 523              		.loc 1 183 31 view .LVU129
 524 004a 43F00103 		orr	r3, r3, #1
 525 004e 4361     		str	r3, [r0, #20]
 526              		.loc 1 184 1 view .LVU130
 527 0050 7047     		bx	lr
 528              	.L31:
 529              	.LCFI30:
 530              		.cfi_restore_state
 163:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)initpara->alignedmode;
 531              		.loc 1 163 9 is_stmt 1 view .LVU131
 163:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)initpara->alignedmode;
 532              		.loc 1 163 34 is_stmt 0 view .LVU132
 533 0052 0368     		ldr	r3, [r0]
 164:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)initpara->counterdirection;
 534              		.loc 1 164 37 view .LVU133
 535 0054 4A88     		ldrh	r2, [r1, #2]
 163:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)initpara->alignedmode;
 536              		.loc 1 163 34 view .LVU134
 537 0056 23F07003 		bic	r3, r3, #112
 538 005a 0360     		str	r3, [r0]
 164:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)initpara->counterdirection;
 539              		.loc 1 164 9 is_stmt 1 view .LVU135
 164:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)initpara->counterdirection;
 540              		.loc 1 164 34 is_stmt 0 view .LVU136
 541 005c 0468     		ldr	r4, [r0]
 165:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     }
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 15


 542              		.loc 1 165 37 view .LVU137
 543 005e 8B88     		ldrh	r3, [r1, #4]
 164:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)initpara->counterdirection;
 544              		.loc 1 164 34 view .LVU138
 545 0060 2243     		orrs	r2, r2, r4
 546 0062 0260     		str	r2, [r0]
 165:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     }
 547              		.loc 1 165 9 is_stmt 1 view .LVU139
 165:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     }
 548              		.loc 1 165 34 is_stmt 0 view .LVU140
 549 0064 0268     		ldr	r2, [r0]
 550 0066 1343     		orrs	r3, r3, r2
 551 0068 0360     		str	r3, [r0]
 552 006a D6E7     		b	.L32
 553              	.L38:
 177:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* configure the repetition counter value */
 554              		.loc 1 177 33 view .LVU141
 555 006c 034B     		ldr	r3, .L40+8
 556 006e 9842     		cmp	r0, r3
 557 0070 E7D0     		beq	.L37
 558 0072 E8E7     		b	.L34
 559              	.L41:
 560              		.align	2
 561              	.L40:
 562 0074 00000140 		.word	1073807360
 563 0078 00100040 		.word	1073745920
 564 007c 00040140 		.word	1073808384
 565              		.cfi_endproc
 566              	.LFE118:
 568              		.section	.text.timer_enable,"ax",%progbits
 569              		.align	1
 570              		.p2align 2,,3
 571              		.global	timer_enable
 572              		.syntax unified
 573              		.thumb
 574              		.thumb_func
 576              	timer_enable:
 577              	.LVL45:
 578              	.LFB119:
 185:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
 186:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** /*!
 187:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \brief      enable a TIMER
 188:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 189:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[out] none
 190:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \retval     none
 191:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** */
 192:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** void timer_enable(uint32_t timer_periph)
 193:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** {
 579              		.loc 1 193 1 is_stmt 1 view -0
 580              		.cfi_startproc
 581              		@ args = 0, pretend = 0, frame = 0
 582              		@ frame_needed = 0, uses_anonymous_args = 0
 583              		@ link register save eliminated.
 194:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     TIMER_CTL0(timer_periph) |= (uint32_t)TIMER_CTL0_CEN;
 584              		.loc 1 194 5 view .LVU143
 585              		.loc 1 194 30 is_stmt 0 view .LVU144
 586 0000 0368     		ldr	r3, [r0]
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 16


 587 0002 43F00103 		orr	r3, r3, #1
 588 0006 0360     		str	r3, [r0]
 195:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** }
 589              		.loc 1 195 1 view .LVU145
 590 0008 7047     		bx	lr
 591              		.cfi_endproc
 592              	.LFE119:
 594 000a 00BF     		.section	.text.timer_disable,"ax",%progbits
 595              		.align	1
 596              		.p2align 2,,3
 597              		.global	timer_disable
 598              		.syntax unified
 599              		.thumb
 600              		.thumb_func
 602              	timer_disable:
 603              	.LVL46:
 604              	.LFB120:
 196:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
 197:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** /*!
 198:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \brief      disable a TIMER
 199:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 200:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[out] none
 201:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \retval     none
 202:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** */
 203:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** void timer_disable(uint32_t timer_periph)
 204:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** {
 605              		.loc 1 204 1 is_stmt 1 view -0
 606              		.cfi_startproc
 607              		@ args = 0, pretend = 0, frame = 0
 608              		@ frame_needed = 0, uses_anonymous_args = 0
 609              		@ link register save eliminated.
 205:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     TIMER_CTL0(timer_periph) &= ~(uint32_t)TIMER_CTL0_CEN;
 610              		.loc 1 205 5 view .LVU147
 611              		.loc 1 205 30 is_stmt 0 view .LVU148
 612 0000 0368     		ldr	r3, [r0]
 613 0002 23F00103 		bic	r3, r3, #1
 614 0006 0360     		str	r3, [r0]
 206:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** }
 615              		.loc 1 206 1 view .LVU149
 616 0008 7047     		bx	lr
 617              		.cfi_endproc
 618              	.LFE120:
 620 000a 00BF     		.section	.text.timer_auto_reload_shadow_enable,"ax",%progbits
 621              		.align	1
 622              		.p2align 2,,3
 623              		.global	timer_auto_reload_shadow_enable
 624              		.syntax unified
 625              		.thumb
 626              		.thumb_func
 628              	timer_auto_reload_shadow_enable:
 629              	.LVL47:
 630              	.LFB121:
 207:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
 208:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** /*!
 209:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \brief      enable the auto reload shadow function
 210:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 211:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[out] none
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 17


 212:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \retval     none
 213:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** */
 214:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** void timer_auto_reload_shadow_enable(uint32_t timer_periph)
 215:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** {
 631              		.loc 1 215 1 is_stmt 1 view -0
 632              		.cfi_startproc
 633              		@ args = 0, pretend = 0, frame = 0
 634              		@ frame_needed = 0, uses_anonymous_args = 0
 635              		@ link register save eliminated.
 216:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     TIMER_CTL0(timer_periph) |= (uint32_t)TIMER_CTL0_ARSE;
 636              		.loc 1 216 5 view .LVU151
 637              		.loc 1 216 30 is_stmt 0 view .LVU152
 638 0000 0368     		ldr	r3, [r0]
 639 0002 43F08003 		orr	r3, r3, #128
 640 0006 0360     		str	r3, [r0]
 217:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** }
 641              		.loc 1 217 1 view .LVU153
 642 0008 7047     		bx	lr
 643              		.cfi_endproc
 644              	.LFE121:
 646 000a 00BF     		.section	.text.timer_auto_reload_shadow_disable,"ax",%progbits
 647              		.align	1
 648              		.p2align 2,,3
 649              		.global	timer_auto_reload_shadow_disable
 650              		.syntax unified
 651              		.thumb
 652              		.thumb_func
 654              	timer_auto_reload_shadow_disable:
 655              	.LVL48:
 656              	.LFB122:
 218:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
 219:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** /*!
 220:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \brief      disable the auto reload shadow function
 221:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 222:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[out] none
 223:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \retval     none
 224:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** */
 225:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** void timer_auto_reload_shadow_disable(uint32_t timer_periph)
 226:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** {
 657              		.loc 1 226 1 is_stmt 1 view -0
 658              		.cfi_startproc
 659              		@ args = 0, pretend = 0, frame = 0
 660              		@ frame_needed = 0, uses_anonymous_args = 0
 661              		@ link register save eliminated.
 227:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     TIMER_CTL0(timer_periph) &= ~(uint32_t)TIMER_CTL0_ARSE;
 662              		.loc 1 227 5 view .LVU155
 663              		.loc 1 227 30 is_stmt 0 view .LVU156
 664 0000 0368     		ldr	r3, [r0]
 665 0002 23F08003 		bic	r3, r3, #128
 666 0006 0360     		str	r3, [r0]
 228:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** }
 667              		.loc 1 228 1 view .LVU157
 668 0008 7047     		bx	lr
 669              		.cfi_endproc
 670              	.LFE122:
 672 000a 00BF     		.section	.text.timer_update_event_enable,"ax",%progbits
 673              		.align	1
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 18


 674              		.p2align 2,,3
 675              		.global	timer_update_event_enable
 676              		.syntax unified
 677              		.thumb
 678              		.thumb_func
 680              	timer_update_event_enable:
 681              	.LVL49:
 682              	.LFB123:
 229:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
 230:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** /*!
 231:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \brief      enable the update event
 232:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 233:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[out] none
 234:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \retval     none
 235:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** */
 236:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** void timer_update_event_enable(uint32_t timer_periph)
 237:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** {
 683              		.loc 1 237 1 is_stmt 1 view -0
 684              		.cfi_startproc
 685              		@ args = 0, pretend = 0, frame = 0
 686              		@ frame_needed = 0, uses_anonymous_args = 0
 687              		@ link register save eliminated.
 238:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     TIMER_CTL0(timer_periph) &= ~(uint32_t)TIMER_CTL0_UPDIS;
 688              		.loc 1 238 5 view .LVU159
 689              		.loc 1 238 30 is_stmt 0 view .LVU160
 690 0000 0368     		ldr	r3, [r0]
 691 0002 23F00203 		bic	r3, r3, #2
 692 0006 0360     		str	r3, [r0]
 239:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** }
 693              		.loc 1 239 1 view .LVU161
 694 0008 7047     		bx	lr
 695              		.cfi_endproc
 696              	.LFE123:
 698 000a 00BF     		.section	.text.timer_update_event_disable,"ax",%progbits
 699              		.align	1
 700              		.p2align 2,,3
 701              		.global	timer_update_event_disable
 702              		.syntax unified
 703              		.thumb
 704              		.thumb_func
 706              	timer_update_event_disable:
 707              	.LVL50:
 708              	.LFB124:
 240:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
 241:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** /*!
 242:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \brief      disable the update event
 243:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 244:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[out] none
 245:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \retval     none
 246:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** */
 247:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** void timer_update_event_disable(uint32_t timer_periph)
 248:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** {
 709              		.loc 1 248 1 is_stmt 1 view -0
 710              		.cfi_startproc
 711              		@ args = 0, pretend = 0, frame = 0
 712              		@ frame_needed = 0, uses_anonymous_args = 0
 713              		@ link register save eliminated.
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 19


 249:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     TIMER_CTL0(timer_periph) |= (uint32_t) TIMER_CTL0_UPDIS;
 714              		.loc 1 249 5 view .LVU163
 715              		.loc 1 249 30 is_stmt 0 view .LVU164
 716 0000 0368     		ldr	r3, [r0]
 717 0002 43F00203 		orr	r3, r3, #2
 718 0006 0360     		str	r3, [r0]
 250:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** }
 719              		.loc 1 250 1 view .LVU165
 720 0008 7047     		bx	lr
 721              		.cfi_endproc
 722              	.LFE124:
 724 000a 00BF     		.section	.text.timer_counter_alignment,"ax",%progbits
 725              		.align	1
 726              		.p2align 2,,3
 727              		.global	timer_counter_alignment
 728              		.syntax unified
 729              		.thumb
 730              		.thumb_func
 732              	timer_counter_alignment:
 733              	.LVL51:
 734              	.LFB125:
 251:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
 252:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** /*!
 253:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \brief      set TIMER counter alignment mode
 254:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7)
 255:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  aligned:
 256:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
 257:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_COUNTER_EDGE: edge-aligned mode
 258:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_COUNTER_CENTER_DOWN: center-aligned and counting down assert mode
 259:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_COUNTER_CENTER_UP: center-aligned and counting up assert mode
 260:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_COUNTER_CENTER_BOTH: center-aligned and counting up/down assert mode
 261:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[out] none
 262:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \retval     none
 263:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** */
 264:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** void timer_counter_alignment(uint32_t timer_periph, uint16_t aligned)
 265:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** {
 735              		.loc 1 265 1 is_stmt 1 view -0
 736              		.cfi_startproc
 737              		@ args = 0, pretend = 0, frame = 0
 738              		@ frame_needed = 0, uses_anonymous_args = 0
 739              		@ link register save eliminated.
 266:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     TIMER_CTL0(timer_periph) &= ~(uint32_t)TIMER_CTL0_CAM;
 740              		.loc 1 266 5 view .LVU167
 741              		.loc 1 266 30 is_stmt 0 view .LVU168
 742 0000 0368     		ldr	r3, [r0]
 743 0002 23F06003 		bic	r3, r3, #96
 744 0006 0360     		str	r3, [r0]
 267:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     TIMER_CTL0(timer_periph) |= (uint32_t)aligned;
 745              		.loc 1 267 5 is_stmt 1 view .LVU169
 746              		.loc 1 267 30 is_stmt 0 view .LVU170
 747 0008 0368     		ldr	r3, [r0]
 748 000a 1943     		orrs	r1, r1, r3
 749              	.LVL52:
 750              		.loc 1 267 30 view .LVU171
 751 000c 0160     		str	r1, [r0]
 268:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** }
 752              		.loc 1 268 1 view .LVU172
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 20


 753 000e 7047     		bx	lr
 754              		.cfi_endproc
 755              	.LFE125:
 757              		.section	.text.timer_counter_up_direction,"ax",%progbits
 758              		.align	1
 759              		.p2align 2,,3
 760              		.global	timer_counter_up_direction
 761              		.syntax unified
 762              		.thumb
 763              		.thumb_func
 765              	timer_counter_up_direction:
 766              	.LVL53:
 767              	.LFB126:
 269:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
 270:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** /*!
 271:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \brief      set TIMER counter up direction
 272:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7)
 273:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[out] none
 274:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \retval     none
 275:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** */
 276:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** void timer_counter_up_direction(uint32_t timer_periph)
 277:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** {
 768              		.loc 1 277 1 is_stmt 1 view -0
 769              		.cfi_startproc
 770              		@ args = 0, pretend = 0, frame = 0
 771              		@ frame_needed = 0, uses_anonymous_args = 0
 772              		@ link register save eliminated.
 278:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     TIMER_CTL0(timer_periph) &= ~(uint32_t)TIMER_CTL0_DIR;
 773              		.loc 1 278 5 view .LVU174
 774              		.loc 1 278 30 is_stmt 0 view .LVU175
 775 0000 0368     		ldr	r3, [r0]
 776 0002 23F01003 		bic	r3, r3, #16
 777 0006 0360     		str	r3, [r0]
 279:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** }
 778              		.loc 1 279 1 view .LVU176
 779 0008 7047     		bx	lr
 780              		.cfi_endproc
 781              	.LFE126:
 783 000a 00BF     		.section	.text.timer_counter_down_direction,"ax",%progbits
 784              		.align	1
 785              		.p2align 2,,3
 786              		.global	timer_counter_down_direction
 787              		.syntax unified
 788              		.thumb
 789              		.thumb_func
 791              	timer_counter_down_direction:
 792              	.LVL54:
 793              	.LFB127:
 280:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
 281:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** /*!
 282:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \brief      set TIMER counter down direction
 283:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7)
 284:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[out] none
 285:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \retval     none
 286:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** */
 287:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** void timer_counter_down_direction(uint32_t timer_periph)
 288:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** {
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 21


 794              		.loc 1 288 1 is_stmt 1 view -0
 795              		.cfi_startproc
 796              		@ args = 0, pretend = 0, frame = 0
 797              		@ frame_needed = 0, uses_anonymous_args = 0
 798              		@ link register save eliminated.
 289:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     TIMER_CTL0(timer_periph) |= (uint32_t)TIMER_CTL0_DIR;
 799              		.loc 1 289 5 view .LVU178
 800              		.loc 1 289 30 is_stmt 0 view .LVU179
 801 0000 0368     		ldr	r3, [r0]
 802 0002 43F01003 		orr	r3, r3, #16
 803 0006 0360     		str	r3, [r0]
 290:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** }
 804              		.loc 1 290 1 view .LVU180
 805 0008 7047     		bx	lr
 806              		.cfi_endproc
 807              	.LFE127:
 809 000a 00BF     		.section	.text.timer_prescaler_config,"ax",%progbits
 810              		.align	1
 811              		.p2align 2,,3
 812              		.global	timer_prescaler_config
 813              		.syntax unified
 814              		.thumb
 815              		.thumb_func
 817              	timer_prescaler_config:
 818              	.LVL55:
 819              	.LFB128:
 291:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
 292:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** /*!
 293:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \brief      configure TIMER prescaler
 294:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 295:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  prescaler: prescaler value,0~65535
 296:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  pscreload: prescaler reload mode
 297:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
 298:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_PSC_RELOAD_NOW: the prescaler is loaded right now
 299:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_PSC_RELOAD_UPDATE: the prescaler is loaded at the next update event
 300:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[out] none
 301:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \retval     none
 302:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** */
 303:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** void timer_prescaler_config(uint32_t timer_periph, uint16_t prescaler, uint8_t pscreload)
 304:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** {
 820              		.loc 1 304 1 is_stmt 1 view -0
 821              		.cfi_startproc
 822              		@ args = 0, pretend = 0, frame = 0
 823              		@ frame_needed = 0, uses_anonymous_args = 0
 824              		@ link register save eliminated.
 305:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     TIMER_PSC(timer_periph) = (uint32_t)prescaler;
 825              		.loc 1 305 5 view .LVU182
 826              		.loc 1 305 29 is_stmt 0 view .LVU183
 827 0000 8162     		str	r1, [r0, #40]
 306:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
 307:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     if(TIMER_PSC_RELOAD_NOW == pscreload) {
 828              		.loc 1 307 5 is_stmt 1 view .LVU184
 829              		.loc 1 307 7 is_stmt 0 view .LVU185
 830 0002 1AB9     		cbnz	r2, .L51
 308:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_SWEVG(timer_periph) |= (uint32_t)TIMER_SWEVG_UPG;
 831              		.loc 1 308 9 is_stmt 1 view .LVU186
 832              		.loc 1 308 35 is_stmt 0 view .LVU187
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 22


 833 0004 4369     		ldr	r3, [r0, #20]
 834 0006 43F00103 		orr	r3, r3, #1
 835 000a 4361     		str	r3, [r0, #20]
 836              	.L51:
 309:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     }
 310:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** }
 837              		.loc 1 310 1 view .LVU188
 838 000c 7047     		bx	lr
 839              		.cfi_endproc
 840              	.LFE128:
 842 000e 00BF     		.section	.text.timer_repetition_value_config,"ax",%progbits
 843              		.align	1
 844              		.p2align 2,,3
 845              		.global	timer_repetition_value_config
 846              		.syntax unified
 847              		.thumb
 848              		.thumb_func
 850              	timer_repetition_value_config:
 851              	.LVL56:
 852              	.LFB129:
 311:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
 312:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** /*!
 313:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \brief      configure TIMER repetition register value
 314:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,7)
 315:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  repetition: the counter repetition value,0~255
 316:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[out] none
 317:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \retval     none
 318:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** */
 319:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** void timer_repetition_value_config(uint32_t timer_periph, uint16_t repetition)
 320:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** {
 853              		.loc 1 320 1 is_stmt 1 view -0
 854              		.cfi_startproc
 855              		@ args = 0, pretend = 0, frame = 0
 856              		@ frame_needed = 0, uses_anonymous_args = 0
 857              		@ link register save eliminated.
 321:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     TIMER_CREP(timer_periph) = (uint32_t)repetition;
 858              		.loc 1 321 5 view .LVU190
 859              		.loc 1 321 30 is_stmt 0 view .LVU191
 860 0000 0163     		str	r1, [r0, #48]
 322:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** }
 861              		.loc 1 322 1 view .LVU192
 862 0002 7047     		bx	lr
 863              		.cfi_endproc
 864              	.LFE129:
 866              		.section	.text.timer_autoreload_value_config,"ax",%progbits
 867              		.align	1
 868              		.p2align 2,,3
 869              		.global	timer_autoreload_value_config
 870              		.syntax unified
 871              		.thumb
 872              		.thumb_func
 874              	timer_autoreload_value_config:
 875              	.LVL57:
 876              	.LFB130:
 323:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
 324:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** /*!
 325:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \brief      configure TIMER autoreload register value
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 23


 326:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 327:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  autoreload: the counter auto-reload value
 328:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[out] none
 329:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \retval     none
 330:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** */
 331:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** void timer_autoreload_value_config(uint32_t timer_periph, uint32_t autoreload)
 332:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** {
 877              		.loc 1 332 1 is_stmt 1 view -0
 878              		.cfi_startproc
 879              		@ args = 0, pretend = 0, frame = 0
 880              		@ frame_needed = 0, uses_anonymous_args = 0
 881              		@ link register save eliminated.
 333:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     TIMER_CAR(timer_periph) = (uint32_t)autoreload;
 882              		.loc 1 333 5 view .LVU194
 883              		.loc 1 333 29 is_stmt 0 view .LVU195
 884 0000 C162     		str	r1, [r0, #44]
 334:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** }
 885              		.loc 1 334 1 view .LVU196
 886 0002 7047     		bx	lr
 887              		.cfi_endproc
 888              	.LFE130:
 890              		.section	.text.timer_counter_value_config,"ax",%progbits
 891              		.align	1
 892              		.p2align 2,,3
 893              		.global	timer_counter_value_config
 894              		.syntax unified
 895              		.thumb
 896              		.thumb_func
 898              	timer_counter_value_config:
 899              	.LVL58:
 900              	.LFB131:
 335:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
 336:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** /*!
 337:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \brief      configure TIMER counter register value
 338:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 339:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  counter: the counter value,0~65535
 340:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[out] none
 341:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \retval     none
 342:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** */
 343:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** void timer_counter_value_config(uint32_t timer_periph, uint32_t counter)
 344:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** {
 901              		.loc 1 344 1 is_stmt 1 view -0
 902              		.cfi_startproc
 903              		@ args = 0, pretend = 0, frame = 0
 904              		@ frame_needed = 0, uses_anonymous_args = 0
 905              		@ link register save eliminated.
 345:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     TIMER_CNT(timer_periph) = (uint32_t)counter;
 906              		.loc 1 345 5 view .LVU198
 907              		.loc 1 345 29 is_stmt 0 view .LVU199
 908 0000 4162     		str	r1, [r0, #36]
 346:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** }
 909              		.loc 1 346 1 view .LVU200
 910 0002 7047     		bx	lr
 911              		.cfi_endproc
 912              	.LFE131:
 914              		.section	.text.timer_counter_read,"ax",%progbits
 915              		.align	1
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 24


 916              		.p2align 2,,3
 917              		.global	timer_counter_read
 918              		.syntax unified
 919              		.thumb
 920              		.thumb_func
 922              	timer_counter_read:
 923              	.LVL59:
 924              	.LFB132:
 347:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
 348:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** /*!
 349:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \brief      read TIMER counter value
 350:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 351:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[out] none
 352:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \retval     counter value
 353:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** */
 354:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** uint32_t timer_counter_read(uint32_t timer_periph)
 355:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** {
 925              		.loc 1 355 1 is_stmt 1 view -0
 926              		.cfi_startproc
 927              		@ args = 0, pretend = 0, frame = 0
 928              		@ frame_needed = 0, uses_anonymous_args = 0
 929              		@ link register save eliminated.
 356:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     uint32_t count_value = 0U;
 930              		.loc 1 356 5 view .LVU202
 357:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     count_value = TIMER_CNT(timer_periph);
 931              		.loc 1 357 5 view .LVU203
 932              		.loc 1 357 17 is_stmt 0 view .LVU204
 933 0000 406A     		ldr	r0, [r0, #36]
 934              	.LVL60:
 358:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     return (count_value);
 935              		.loc 1 358 5 is_stmt 1 view .LVU205
 359:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** }
 936              		.loc 1 359 1 is_stmt 0 view .LVU206
 937 0002 7047     		bx	lr
 938              		.cfi_endproc
 939              	.LFE132:
 941              		.section	.text.timer_prescaler_read,"ax",%progbits
 942              		.align	1
 943              		.p2align 2,,3
 944              		.global	timer_prescaler_read
 945              		.syntax unified
 946              		.thumb
 947              		.thumb_func
 949              	timer_prescaler_read:
 950              	.LVL61:
 951              	.LFB133:
 360:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
 361:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** /*!
 362:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \brief      read TIMER prescaler value
 363:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 364:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[out] none
 365:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \retval     prescaler register value
 366:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** */
 367:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** uint16_t timer_prescaler_read(uint32_t timer_periph)
 368:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** {
 952              		.loc 1 368 1 is_stmt 1 view -0
 953              		.cfi_startproc
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 25


 954              		@ args = 0, pretend = 0, frame = 0
 955              		@ frame_needed = 0, uses_anonymous_args = 0
 956              		@ link register save eliminated.
 369:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     uint16_t prescaler_value = 0U;
 957              		.loc 1 369 5 view .LVU208
 370:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     prescaler_value = (uint16_t)(TIMER_PSC(timer_periph));
 958              		.loc 1 370 5 view .LVU209
 959              		.loc 1 370 34 is_stmt 0 view .LVU210
 960 0000 806A     		ldr	r0, [r0, #40]
 961              	.LVL62:
 371:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     return (prescaler_value);
 962              		.loc 1 371 5 is_stmt 1 view .LVU211
 372:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** }
 963              		.loc 1 372 1 is_stmt 0 view .LVU212
 964 0002 80B2     		uxth	r0, r0
 965              		.loc 1 372 1 view .LVU213
 966 0004 7047     		bx	lr
 967              		.cfi_endproc
 968              	.LFE133:
 970 0006 00BF     		.section	.text.timer_single_pulse_mode_config,"ax",%progbits
 971              		.align	1
 972              		.p2align 2,,3
 973              		.global	timer_single_pulse_mode_config
 974              		.syntax unified
 975              		.thumb
 976              		.thumb_func
 978              	timer_single_pulse_mode_config:
 979              	.LVL63:
 980              	.LFB134:
 373:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
 374:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** /*!
 375:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \brief      configure TIMER single pulse mode
 376:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..8,11)
 377:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  spmode:
 378:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
 379:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_SP_MODE_SINGLE: single pulse mode
 380:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_SP_MODE_REPETITIVE: repetitive pulse mode
 381:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[out] none
 382:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \retval     none
 383:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** */
 384:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** void timer_single_pulse_mode_config(uint32_t timer_periph, uint32_t spmode)
 385:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** {
 981              		.loc 1 385 1 is_stmt 1 view -0
 982              		.cfi_startproc
 983              		@ args = 0, pretend = 0, frame = 0
 984              		@ frame_needed = 0, uses_anonymous_args = 0
 985              		@ link register save eliminated.
 386:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     if(TIMER_SP_MODE_SINGLE == spmode) {
 986              		.loc 1 386 5 view .LVU215
 987              		.loc 1 386 7 is_stmt 0 view .LVU216
 988 0000 21B9     		cbnz	r1, .L59
 387:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)TIMER_CTL0_SPM;
 989              		.loc 1 387 9 is_stmt 1 view .LVU217
 990              		.loc 1 387 34 is_stmt 0 view .LVU218
 991 0002 0368     		ldr	r3, [r0]
 992 0004 43F00803 		orr	r3, r3, #8
 993 0008 0360     		str	r3, [r0]
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 26


 994 000a 7047     		bx	lr
 995              	.L59:
 388:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     } else if(TIMER_SP_MODE_REPETITIVE == spmode) {
 996              		.loc 1 388 12 is_stmt 1 view .LVU219
 997              		.loc 1 388 14 is_stmt 0 view .LVU220
 998 000c 0129     		cmp	r1, #1
 999 000e 00D0     		beq	.L61
 389:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CTL0(timer_periph) &= ~((uint32_t)TIMER_CTL0_SPM);
 390:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     } else {
 391:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* illegal parameters */
 392:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     }
 393:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** }
 1000              		.loc 1 393 1 view .LVU221
 1001 0010 7047     		bx	lr
 1002              	.L61:
 389:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CTL0(timer_periph) &= ~((uint32_t)TIMER_CTL0_SPM);
 1003              		.loc 1 389 9 is_stmt 1 view .LVU222
 389:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CTL0(timer_periph) &= ~((uint32_t)TIMER_CTL0_SPM);
 1004              		.loc 1 389 34 is_stmt 0 view .LVU223
 1005 0012 0368     		ldr	r3, [r0]
 1006 0014 23F00803 		bic	r3, r3, #8
 1007 0018 0360     		str	r3, [r0]
 392:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** }
 1008              		.loc 1 392 5 is_stmt 1 view .LVU224
 1009              		.loc 1 393 1 is_stmt 0 view .LVU225
 1010 001a 7047     		bx	lr
 1011              		.cfi_endproc
 1012              	.LFE134:
 1014              		.section	.text.timer_update_source_config,"ax",%progbits
 1015              		.align	1
 1016              		.p2align 2,,3
 1017              		.global	timer_update_source_config
 1018              		.syntax unified
 1019              		.thumb
 1020              		.thumb_func
 1022              	timer_update_source_config:
 1023              	.LVL64:
 1024              	.LFB135:
 394:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
 395:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** /*!
 396:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \brief      configure TIMER update source
 397:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 398:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  update:
 399:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
 400:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_UPDATE_SRC_GLOBAL: update generate by setting of UPG bit or the counter ove
 401:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_UPDATE_SRC_REGULAR: update generate only by counter overflow/underflow
 402:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[out] none
 403:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \retval     none
 404:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** */
 405:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** void timer_update_source_config(uint32_t timer_periph, uint32_t update)
 406:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** {
 1025              		.loc 1 406 1 is_stmt 1 view -0
 1026              		.cfi_startproc
 1027              		@ args = 0, pretend = 0, frame = 0
 1028              		@ frame_needed = 0, uses_anonymous_args = 0
 1029              		@ link register save eliminated.
 407:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     if(TIMER_UPDATE_SRC_REGULAR == update) {
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 27


 1030              		.loc 1 407 5 view .LVU227
 1031              		.loc 1 407 7 is_stmt 0 view .LVU228
 1032 0000 21B9     		cbnz	r1, .L63
 408:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)TIMER_CTL0_UPS;
 1033              		.loc 1 408 9 is_stmt 1 view .LVU229
 1034              		.loc 1 408 34 is_stmt 0 view .LVU230
 1035 0002 0368     		ldr	r3, [r0]
 1036 0004 43F00403 		orr	r3, r3, #4
 1037 0008 0360     		str	r3, [r0]
 1038 000a 7047     		bx	lr
 1039              	.L63:
 409:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     } else if(TIMER_UPDATE_SRC_GLOBAL == update) {
 1040              		.loc 1 409 12 is_stmt 1 view .LVU231
 1041              		.loc 1 409 14 is_stmt 0 view .LVU232
 1042 000c 0129     		cmp	r1, #1
 1043 000e 00D0     		beq	.L65
 410:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CTL0(timer_periph) &= ~(uint32_t)TIMER_CTL0_UPS;
 411:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     } else {
 412:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* illegal parameters */
 413:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     }
 414:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** }
 1044              		.loc 1 414 1 view .LVU233
 1045 0010 7047     		bx	lr
 1046              	.L65:
 410:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CTL0(timer_periph) &= ~(uint32_t)TIMER_CTL0_UPS;
 1047              		.loc 1 410 9 is_stmt 1 view .LVU234
 410:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CTL0(timer_periph) &= ~(uint32_t)TIMER_CTL0_UPS;
 1048              		.loc 1 410 34 is_stmt 0 view .LVU235
 1049 0012 0368     		ldr	r3, [r0]
 1050 0014 23F00403 		bic	r3, r3, #4
 1051 0018 0360     		str	r3, [r0]
 413:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** }
 1052              		.loc 1 413 5 is_stmt 1 view .LVU236
 1053              		.loc 1 414 1 is_stmt 0 view .LVU237
 1054 001a 7047     		bx	lr
 1055              		.cfi_endproc
 1056              	.LFE135:
 1058              		.section	.text.timer_dma_enable,"ax",%progbits
 1059              		.align	1
 1060              		.p2align 2,,3
 1061              		.global	timer_dma_enable
 1062              		.syntax unified
 1063              		.thumb
 1064              		.thumb_func
 1066              	timer_dma_enable:
 1067              	.LVL65:
 1068              	.LFB136:
 415:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
 416:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** /*!
 417:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \brief      enable the TIMER DMA
 418:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
 419:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  dma: specify which DMA to enable
 420:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****                 one or more parameters can be selected which is shown as below:
 421:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_DMA_UPD:  update DMA,TIMERx(x=0..7)
 422:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_DMA_CH0D: channel 0 DMA request,TIMERx(x=0..4,7)
 423:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_DMA_CH1D: channel 1 DMA request,TIMERx(x=0..4,7)
 424:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_DMA_CH2D: channel 2 DMA request,TIMERx(x=0..4,7)
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 28


 425:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_DMA_CH3D: channel 3 DMA request,TIMERx(x=0..4,7)
 426:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_DMA_CMTD: commutation DMA request,TIMERx(x=0,7)
 427:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_DMA_TRGD: trigger DMA request,TIMERx(x=0..4,7)
 428:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[out] none
 429:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \retval     none
 430:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** */
 431:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** void timer_dma_enable(uint32_t timer_periph, uint16_t dma)
 432:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** {
 1069              		.loc 1 432 1 is_stmt 1 view -0
 1070              		.cfi_startproc
 1071              		@ args = 0, pretend = 0, frame = 0
 1072              		@ frame_needed = 0, uses_anonymous_args = 0
 1073              		@ link register save eliminated.
 433:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     TIMER_DMAINTEN(timer_periph) |= (uint32_t) dma;
 1074              		.loc 1 433 5 view .LVU239
 1075              		.loc 1 433 34 is_stmt 0 view .LVU240
 1076 0000 C368     		ldr	r3, [r0, #12]
 1077 0002 1943     		orrs	r1, r1, r3
 1078              	.LVL66:
 1079              		.loc 1 433 34 view .LVU241
 1080 0004 C160     		str	r1, [r0, #12]
 434:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** }
 1081              		.loc 1 434 1 view .LVU242
 1082 0006 7047     		bx	lr
 1083              		.cfi_endproc
 1084              	.LFE136:
 1086              		.section	.text.timer_dma_disable,"ax",%progbits
 1087              		.align	1
 1088              		.p2align 2,,3
 1089              		.global	timer_dma_disable
 1090              		.syntax unified
 1091              		.thumb
 1092              		.thumb_func
 1094              	timer_dma_disable:
 1095              	.LVL67:
 1096              	.LFB137:
 435:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
 436:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** /*!
 437:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \brief      disable the TIMER DMA
 438:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
 439:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  dma: specify which DMA to disable
 440:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****                 one or more parameters can be selected which are shown as below:
 441:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_DMA_UPD:  update DMA,TIMERx(x=0..7)
 442:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_DMA_CH0D: channel 0 DMA request,TIMERx(x=0..4,7)
 443:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_DMA_CH1D: channel 1 DMA request,TIMERx(x=0..4,7)
 444:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_DMA_CH2D: channel 2 DMA request,TIMERx(x=0..4,7)
 445:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_DMA_CH3D: channel 3 DMA request,TIMERx(x=0..4,7)
 446:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_DMA_CMTD: commutation DMA request ,TIMERx(x=0,7)
 447:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_DMA_TRGD: trigger DMA request,TIMERx(x=0..4,7)
 448:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[out] none
 449:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \retval     none
 450:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** */
 451:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** void timer_dma_disable(uint32_t timer_periph, uint16_t dma)
 452:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** {
 1097              		.loc 1 452 1 is_stmt 1 view -0
 1098              		.cfi_startproc
 1099              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 29


 1100              		@ frame_needed = 0, uses_anonymous_args = 0
 1101              		@ link register save eliminated.
 453:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     TIMER_DMAINTEN(timer_periph) &= (~(uint32_t)(dma));
 1102              		.loc 1 453 5 view .LVU244
 1103              		.loc 1 453 34 is_stmt 0 view .LVU245
 1104 0000 C368     		ldr	r3, [r0, #12]
 1105 0002 23EA0103 		bic	r3, r3, r1
 1106 0006 C360     		str	r3, [r0, #12]
 454:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** }
 1107              		.loc 1 454 1 view .LVU246
 1108 0008 7047     		bx	lr
 1109              		.cfi_endproc
 1110              	.LFE137:
 1112 000a 00BF     		.section	.text.timer_channel_dma_request_source_select,"ax",%progbits
 1113              		.align	1
 1114              		.p2align 2,,3
 1115              		.global	timer_channel_dma_request_source_select
 1116              		.syntax unified
 1117              		.thumb
 1118              		.thumb_func
 1120              	timer_channel_dma_request_source_select:
 1121              	.LVL68:
 1122              	.LFB138:
 455:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
 456:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** /*!
 457:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \brief      channel DMA request source selection
 458:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7)
 459:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  dma_request: channel DMA request source selection
 460:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
 461:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****        \arg        TIMER_DMAREQUEST_CHANNELEVENT: DMA request of channel y is sent when channel y e
 462:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****        \arg        TIMER_DMAREQUEST_UPDATEEVENT: DMA request of channel y is sent when update event
 463:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[out] none
 464:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \retval     none
 465:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** */
 466:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** void timer_channel_dma_request_source_select(uint32_t timer_periph, uint8_t dma_request)
 467:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** {
 1123              		.loc 1 467 1 is_stmt 1 view -0
 1124              		.cfi_startproc
 1125              		@ args = 0, pretend = 0, frame = 0
 1126              		@ frame_needed = 0, uses_anonymous_args = 0
 1127              		@ link register save eliminated.
 468:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     if(TIMER_DMAREQUEST_UPDATEEVENT == dma_request) {
 1128              		.loc 1 468 5 view .LVU248
 1129              		.loc 1 468 7 is_stmt 0 view .LVU249
 1130 0000 21B9     		cbnz	r1, .L69
 469:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CTL1(timer_periph) |= (uint32_t)TIMER_CTL1_DMAS;
 1131              		.loc 1 469 9 is_stmt 1 view .LVU250
 1132              		.loc 1 469 34 is_stmt 0 view .LVU251
 1133 0002 4368     		ldr	r3, [r0, #4]
 1134 0004 43F00803 		orr	r3, r3, #8
 1135 0008 4360     		str	r3, [r0, #4]
 1136 000a 7047     		bx	lr
 1137              	.L69:
 470:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     } else if(TIMER_DMAREQUEST_CHANNELEVENT == dma_request) {
 1138              		.loc 1 470 12 is_stmt 1 view .LVU252
 1139              		.loc 1 470 14 is_stmt 0 view .LVU253
 1140 000c 0129     		cmp	r1, #1
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 30


 1141 000e 00D0     		beq	.L71
 471:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CTL1(timer_periph) &= ~(uint32_t)TIMER_CTL1_DMAS;
 472:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     } else {
 473:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* illegal parameters */
 474:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     }
 475:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** }
 1142              		.loc 1 475 1 view .LVU254
 1143 0010 7047     		bx	lr
 1144              	.L71:
 471:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CTL1(timer_periph) &= ~(uint32_t)TIMER_CTL1_DMAS;
 1145              		.loc 1 471 9 is_stmt 1 view .LVU255
 471:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CTL1(timer_periph) &= ~(uint32_t)TIMER_CTL1_DMAS;
 1146              		.loc 1 471 34 is_stmt 0 view .LVU256
 1147 0012 4368     		ldr	r3, [r0, #4]
 1148 0014 23F00803 		bic	r3, r3, #8
 1149 0018 4360     		str	r3, [r0, #4]
 474:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** }
 1150              		.loc 1 474 5 is_stmt 1 view .LVU257
 1151              		.loc 1 475 1 is_stmt 0 view .LVU258
 1152 001a 7047     		bx	lr
 1153              		.cfi_endproc
 1154              	.LFE138:
 1156              		.section	.text.timer_dma_transfer_config,"ax",%progbits
 1157              		.align	1
 1158              		.p2align 2,,3
 1159              		.global	timer_dma_transfer_config
 1160              		.syntax unified
 1161              		.thumb
 1162              		.thumb_func
 1164              	timer_dma_transfer_config:
 1165              	.LVL69:
 1166              	.LFB139:
 476:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
 477:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** /*!
 478:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \brief      configure the TIMER DMA transfer
 479:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
 480:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  dma_baseaddr:
 481:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
 482:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****        \arg        TIMER_DMACFG_DMATA_CTL0: DMA transfer address is TIMER_CTL0,TIMERx(x=0..4,7)
 483:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****        \arg        TIMER_DMACFG_DMATA_CTL1: DMA transfer address is TIMER_CTL1,TIMERx(x=0..4,7)
 484:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****        \arg        TIMER_DMACFG_DMATA_SMCFG: DMA transfer address is TIMER_SMCFG,TIMERx(x=0..4,7)
 485:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****        \arg        TIMER_DMACFG_DMATA_DMAINTEN: DMA transfer address is TIMER_DMAINTEN,TIMERx(x=0..
 486:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****        \arg        TIMER_DMACFG_DMATA_INTF: DMA transfer address is TIMER_INTF,TIMERx(x=0..4,7)
 487:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****        \arg        TIMER_DMACFG_DMATA_SWEVG: DMA transfer address is TIMER_SWEVG,TIMERx(x=0..4,7)
 488:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****        \arg        TIMER_DMACFG_DMATA_CHCTL0: DMA transfer address is TIMER_CHCTL0,TIMERx(x=0..4,7)
 489:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****        \arg        TIMER_DMACFG_DMATA_CHCTL1: DMA transfer address is TIMER_CHCTL1,TIMERx(x=0..4,7)
 490:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****        \arg        TIMER_DMACFG_DMATA_CHCTL2: DMA transfer address is TIMER_CHCTL2,TIMERx(x=0..4,7)
 491:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****        \arg        TIMER_DMACFG_DMATA_CNT: DMA transfer address is TIMER_CNT,TIMERx(x=0..4,7)
 492:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****        \arg        TIMER_DMACFG_DMATA_PSC: DMA transfer address is TIMER_PSC,TIMERx(x=0..4,7)
 493:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****        \arg        TIMER_DMACFG_DMATA_CAR: DMA transfer address is TIMER_CAR,TIMERx(x=0..4,7)
 494:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****        \arg        TIMER_DMACFG_DMATA_CREP: DMA transfer address is TIMER_CREP,TIMERx(x=0,7)
 495:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****        \arg        TIMER_DMACFG_DMATA_CH0CV: DMA transfer address is TIMER_CH0CV,TIMERx(x=0..4,7)
 496:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****        \arg        TIMER_DMACFG_DMATA_CH1CV: DMA transfer address is TIMER_CH1CV,TIMERx(x=0..4,7)
 497:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****        \arg        TIMER_DMACFG_DMATA_CH2CV: DMA transfer address is TIMER_CH2CV,TIMERx(x=0..4,7)
 498:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****        \arg        TIMER_DMACFG_DMATA_CH3CV: DMA transfer address is TIMER_CH3CV,TIMERx(x=0..4,7)
 499:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****        \arg        TIMER_DMACFG_DMATA_CCHP: DMA transfer address is TIMER_CCHP,TIMERx(x=0..4,7)
 500:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****        \arg        TIMER_DMACFG_DMATA_DMACFG: DMA transfer address is TIMER_DMACFG,TIMERx(x=0..4,7)
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 31


 501:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****        \arg        TIMER_DMACFG_DMATA_DMATB: DMA transfer address is TIMER_DMATB,TIMERx(x=0..4,7)
 502:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  dma_lenth:
 503:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
 504:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****        \arg        TIMER_DMACFG_DMATC_xTRANSFER(x=1..18): DMA transfer x time
 505:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[out] none
 506:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \retval     none
 507:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** */
 508:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** void timer_dma_transfer_config(uint32_t timer_periph, uint32_t dma_baseaddr, uint32_t dma_lenth)
 509:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** {
 1167              		.loc 1 509 1 is_stmt 1 view -0
 1168              		.cfi_startproc
 1169              		@ args = 0, pretend = 0, frame = 0
 1170              		@ frame_needed = 0, uses_anonymous_args = 0
 1171              		@ link register save eliminated.
 510:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     TIMER_DMACFG(timer_periph) &= (~(uint32_t)(TIMER_DMACFG_DMATA | TIMER_DMACFG_DMATC));
 1172              		.loc 1 510 5 view .LVU260
 1173              		.loc 1 510 32 is_stmt 0 view .LVU261
 1174 0000 836C     		ldr	r3, [r0, #72]
 1175 0002 23F4F853 		bic	r3, r3, #7936
 1176 0006 23F01F03 		bic	r3, r3, #31
 1177 000a 8364     		str	r3, [r0, #72]
 511:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     TIMER_DMACFG(timer_periph) |= (uint32_t)(dma_baseaddr | dma_lenth);
 1178              		.loc 1 511 5 is_stmt 1 view .LVU262
 1179              		.loc 1 511 32 is_stmt 0 view .LVU263
 1180 000c 836C     		ldr	r3, [r0, #72]
 1181              		.loc 1 511 59 view .LVU264
 1182 000e 1143     		orrs	r1, r1, r2
 1183              	.LVL70:
 1184              		.loc 1 511 32 view .LVU265
 1185 0010 1943     		orrs	r1, r1, r3
 1186 0012 8164     		str	r1, [r0, #72]
 512:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** }
 1187              		.loc 1 512 1 view .LVU266
 1188 0014 7047     		bx	lr
 1189              		.cfi_endproc
 1190              	.LFE139:
 1192 0016 00BF     		.section	.text.timer_event_software_generate,"ax",%progbits
 1193              		.align	1
 1194              		.p2align 2,,3
 1195              		.global	timer_event_software_generate
 1196              		.syntax unified
 1197              		.thumb
 1198              		.thumb_func
 1200              	timer_event_software_generate:
 1201              	.LVL71:
 1202              	.LFB140:
 513:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
 514:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** /*!
 515:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \brief      software generate events
 516:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
 517:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  event: the timer software event generation sources
 518:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****                 one or more parameters can be selected which are shown as below:
 519:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_EVENT_SRC_UPG: update event,TIMERx(x=0..13)
 520:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_EVENT_SRC_CH0G: channel 0 capture or compare event generation,TIMERx(x=0..4
 521:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_EVENT_SRC_CH1G: channel 1 capture or compare event generation,TIMERx(x=0..4
 522:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_EVENT_SRC_CH2G: channel 2 capture or compare event generation,TIMERx(x=0..4
 523:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_EVENT_SRC_CH3G: channel 3 capture or compare event generation,TIMERx(x=0..4
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 32


 524:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_EVENT_SRC_CMTG: channel commutation event generation,TIMERx(x=0,7)
 525:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_EVENT_SRC_TRGG: trigger event generation,TIMERx(x=0..4,7,8,11)
 526:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_EVENT_SRC_BRKG:  break event generation,TIMERx(x=0,7)
 527:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[out] none
 528:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \retval     none
 529:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** */
 530:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** void timer_event_software_generate(uint32_t timer_periph, uint16_t event)
 531:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** {
 1203              		.loc 1 531 1 is_stmt 1 view -0
 1204              		.cfi_startproc
 1205              		@ args = 0, pretend = 0, frame = 0
 1206              		@ frame_needed = 0, uses_anonymous_args = 0
 1207              		@ link register save eliminated.
 532:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     TIMER_SWEVG(timer_periph) |= (uint32_t)event;
 1208              		.loc 1 532 5 view .LVU268
 1209              		.loc 1 532 31 is_stmt 0 view .LVU269
 1210 0000 4369     		ldr	r3, [r0, #20]
 1211 0002 1943     		orrs	r1, r1, r3
 1212              	.LVL72:
 1213              		.loc 1 532 31 view .LVU270
 1214 0004 4161     		str	r1, [r0, #20]
 533:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** }
 1215              		.loc 1 533 1 view .LVU271
 1216 0006 7047     		bx	lr
 1217              		.cfi_endproc
 1218              	.LFE140:
 1220              		.section	.text.timer_break_struct_para_init,"ax",%progbits
 1221              		.align	1
 1222              		.p2align 2,,3
 1223              		.global	timer_break_struct_para_init
 1224              		.syntax unified
 1225              		.thumb
 1226              		.thumb_func
 1228              	timer_break_struct_para_init:
 1229              	.LVL73:
 1230              	.LFB141:
 534:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
 535:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** /*!
 536:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \brief      initialize TIMER break parameter struct
 537:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  breakpara: TIMER break parameter struct
 538:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[out] none
 539:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \retval     none
 540:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** */
 541:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** void timer_break_struct_para_init(timer_break_parameter_struct *breakpara)
 542:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** {
 1231              		.loc 1 542 1 is_stmt 1 view -0
 1232              		.cfi_startproc
 1233              		@ args = 0, pretend = 0, frame = 0
 1234              		@ frame_needed = 0, uses_anonymous_args = 0
 1235              		@ link register save eliminated.
 543:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* initialize the break parameter struct member with the default value */
 544:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     breakpara->runoffstate     = TIMER_ROS_STATE_DISABLE;
 1236              		.loc 1 544 5 view .LVU273
 545:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     breakpara->ideloffstate    = TIMER_IOS_STATE_DISABLE;
 1237              		.loc 1 545 5 view .LVU274
 546:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     breakpara->deadtime        = 0U;
 1238              		.loc 1 546 5 view .LVU275
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 33


 547:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     breakpara->breakpolarity   = TIMER_BREAK_POLARITY_LOW;
 1239              		.loc 1 547 5 view .LVU276
 548:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     breakpara->outputautostate = TIMER_OUTAUTO_DISABLE;
 1240              		.loc 1 548 5 view .LVU277
 549:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     breakpara->protectmode     = TIMER_CCHP_PROT_OFF;
 1241              		.loc 1 549 5 view .LVU278
 544:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     breakpara->ideloffstate    = TIMER_IOS_STATE_DISABLE;
 1242              		.loc 1 544 32 is_stmt 0 view .LVU279
 1243 0000 0023     		movs	r3, #0
 1244 0002 0360     		str	r3, [r0]	@ unaligned
 1245 0004 4360     		str	r3, [r0, #4]	@ unaligned
 1246 0006 8360     		str	r3, [r0, #8]	@ unaligned
 550:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     breakpara->breakstate      = TIMER_BREAK_DISABLE;
 1247              		.loc 1 550 5 is_stmt 1 view .LVU280
 1248              		.loc 1 550 32 is_stmt 0 view .LVU281
 1249 0008 8381     		strh	r3, [r0, #12]	@ movhi
 551:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** }
 1250              		.loc 1 551 1 view .LVU282
 1251 000a 7047     		bx	lr
 1252              		.cfi_endproc
 1253              	.LFE141:
 1255              		.section	.text.timer_break_config,"ax",%progbits
 1256              		.align	1
 1257              		.p2align 2,,3
 1258              		.global	timer_break_config
 1259              		.syntax unified
 1260              		.thumb
 1261              		.thumb_func
 1263              	timer_break_config:
 1264              	.LVL74:
 1265              	.LFB142:
 552:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
 553:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** /*!
 554:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \brief      configure TIMER break function
 555:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,7)
 556:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  breakpara: TIMER break parameter struct
 557:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****                 runoffstate: TIMER_ROS_STATE_ENABLE,TIMER_ROS_STATE_DISABLE
 558:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****                 ideloffstate: TIMER_IOS_STATE_ENABLE,TIMER_IOS_STATE_DISABLE
 559:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****                 deadtime: 0~255
 560:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****                 breakpolarity: TIMER_BREAK_POLARITY_LOW,TIMER_BREAK_POLARITY_HIGH
 561:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****                 outputautostate: TIMER_OUTAUTO_ENABLE,TIMER_OUTAUTO_DISABLE
 562:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****                 protectmode: TIMER_CCHP_PROT_OFF,TIMER_CCHP_PROT_0,TIMER_CCHP_PROT_1,TIMER_CCHP_PRO
 563:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****                 breakstate: TIMER_BREAK_ENABLE,TIMER_BREAK_DISABLE
 564:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[out] none
 565:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \retval     none
 566:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** */
 567:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** void timer_break_config(uint32_t timer_periph, timer_break_parameter_struct *breakpara)
 568:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** {
 1266              		.loc 1 568 1 is_stmt 1 view -0
 1267              		.cfi_startproc
 1268              		@ args = 0, pretend = 0, frame = 0
 1269              		@ frame_needed = 0, uses_anonymous_args = 0
 1270              		@ link register save eliminated.
 569:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     TIMER_CCHP(timer_periph) = (uint32_t)(((uint32_t)(breakpara->runoffstate)) |
 1271              		.loc 1 569 5 view .LVU284
 1272              		.loc 1 569 32 is_stmt 0 view .LVU285
 1273 0000 B1F802C0 		ldrh	ip, [r1, #2]
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 34


 1274 0004 0B88     		ldrh	r3, [r1]
 1275 0006 8A88     		ldrh	r2, [r1, #4]
 1276 0008 43EA0C03 		orr	r3, r3, ip
 1277 000c B1F806C0 		ldrh	ip, [r1, #6]
 1278 0010 1343     		orrs	r3, r3, r2
 1279 0012 0A89     		ldrh	r2, [r1, #8]
 1280 0014 43EA0C03 		orr	r3, r3, ip
 1281 0018 B1F80AC0 		ldrh	ip, [r1, #10]
 1282 001c 1343     		orrs	r3, r3, r2
 1283 001e 8A89     		ldrh	r2, [r1, #12]
 1284 0020 43EA0C03 		orr	r3, r3, ip
 1285 0024 1343     		orrs	r3, r3, r2
 1286 0026 9BB2     		uxth	r3, r3
 1287              		.loc 1 569 30 view .LVU286
 1288 0028 4364     		str	r3, [r0, #68]
 570:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****                                           ((uint32_t)(breakpara->ideloffstate)) |
 571:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****                                           ((uint32_t)(breakpara->deadtime)) |
 572:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****                                           ((uint32_t)(breakpara->breakpolarity)) |
 573:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****                                           ((uint32_t)(breakpara->outputautostate)) |
 574:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****                                           ((uint32_t)(breakpara->protectmode)) |
 575:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****                                           ((uint32_t)(breakpara->breakstate))) ;
 576:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** }
 1289              		.loc 1 576 1 view .LVU287
 1290 002a 7047     		bx	lr
 1291              		.cfi_endproc
 1292              	.LFE142:
 1294              		.section	.text.timer_break_enable,"ax",%progbits
 1295              		.align	1
 1296              		.p2align 2,,3
 1297              		.global	timer_break_enable
 1298              		.syntax unified
 1299              		.thumb
 1300              		.thumb_func
 1302              	timer_break_enable:
 1303              	.LVL75:
 1304              	.LFB143:
 577:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
 578:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** /*!
 579:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \brief      enable TIMER break function
 580:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,7)
 581:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[out] none
 582:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \retval     none
 583:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** */
 584:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** void timer_break_enable(uint32_t timer_periph)
 585:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** {
 1305              		.loc 1 585 1 is_stmt 1 view -0
 1306              		.cfi_startproc
 1307              		@ args = 0, pretend = 0, frame = 0
 1308              		@ frame_needed = 0, uses_anonymous_args = 0
 1309              		@ link register save eliminated.
 586:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     TIMER_CCHP(timer_periph) |= (uint32_t)TIMER_CCHP_BRKEN;
 1310              		.loc 1 586 5 view .LVU289
 1311              		.loc 1 586 30 is_stmt 0 view .LVU290
 1312 0000 436C     		ldr	r3, [r0, #68]
 1313 0002 43F48053 		orr	r3, r3, #4096
 1314 0006 4364     		str	r3, [r0, #68]
 587:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** }
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 35


 1315              		.loc 1 587 1 view .LVU291
 1316 0008 7047     		bx	lr
 1317              		.cfi_endproc
 1318              	.LFE143:
 1320 000a 00BF     		.section	.text.timer_break_disable,"ax",%progbits
 1321              		.align	1
 1322              		.p2align 2,,3
 1323              		.global	timer_break_disable
 1324              		.syntax unified
 1325              		.thumb
 1326              		.thumb_func
 1328              	timer_break_disable:
 1329              	.LVL76:
 1330              	.LFB144:
 588:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
 589:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** /*!
 590:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \brief      disable TIMER break function
 591:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,7)
 592:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[out] none
 593:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \retval     none
 594:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** */
 595:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** void timer_break_disable(uint32_t timer_periph)
 596:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** {
 1331              		.loc 1 596 1 is_stmt 1 view -0
 1332              		.cfi_startproc
 1333              		@ args = 0, pretend = 0, frame = 0
 1334              		@ frame_needed = 0, uses_anonymous_args = 0
 1335              		@ link register save eliminated.
 597:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     TIMER_CCHP(timer_periph) &= ~(uint32_t)TIMER_CCHP_BRKEN;
 1336              		.loc 1 597 5 view .LVU293
 1337              		.loc 1 597 30 is_stmt 0 view .LVU294
 1338 0000 436C     		ldr	r3, [r0, #68]
 1339 0002 23F48053 		bic	r3, r3, #4096
 1340 0006 4364     		str	r3, [r0, #68]
 598:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** }
 1341              		.loc 1 598 1 view .LVU295
 1342 0008 7047     		bx	lr
 1343              		.cfi_endproc
 1344              	.LFE144:
 1346 000a 00BF     		.section	.text.timer_automatic_output_enable,"ax",%progbits
 1347              		.align	1
 1348              		.p2align 2,,3
 1349              		.global	timer_automatic_output_enable
 1350              		.syntax unified
 1351              		.thumb
 1352              		.thumb_func
 1354              	timer_automatic_output_enable:
 1355              	.LVL77:
 1356              	.LFB145:
 599:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
 600:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** /*!
 601:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \brief      enable TIMER output automatic function
 602:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,7)
 603:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[out] none
 604:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \retval     none
 605:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** */
 606:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** void timer_automatic_output_enable(uint32_t timer_periph)
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 36


 607:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** {
 1357              		.loc 1 607 1 is_stmt 1 view -0
 1358              		.cfi_startproc
 1359              		@ args = 0, pretend = 0, frame = 0
 1360              		@ frame_needed = 0, uses_anonymous_args = 0
 1361              		@ link register save eliminated.
 608:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     TIMER_CCHP(timer_periph) |= (uint32_t)TIMER_CCHP_OAEN;
 1362              		.loc 1 608 5 view .LVU297
 1363              		.loc 1 608 30 is_stmt 0 view .LVU298
 1364 0000 436C     		ldr	r3, [r0, #68]
 1365 0002 43F48043 		orr	r3, r3, #16384
 1366 0006 4364     		str	r3, [r0, #68]
 609:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** }
 1367              		.loc 1 609 1 view .LVU299
 1368 0008 7047     		bx	lr
 1369              		.cfi_endproc
 1370              	.LFE145:
 1372 000a 00BF     		.section	.text.timer_automatic_output_disable,"ax",%progbits
 1373              		.align	1
 1374              		.p2align 2,,3
 1375              		.global	timer_automatic_output_disable
 1376              		.syntax unified
 1377              		.thumb
 1378              		.thumb_func
 1380              	timer_automatic_output_disable:
 1381              	.LVL78:
 1382              	.LFB146:
 610:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
 611:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** /*!
 612:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \brief      disable TIMER output automatic function
 613:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,7)
 614:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[out] none
 615:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \retval     none
 616:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** */
 617:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** void timer_automatic_output_disable(uint32_t timer_periph)
 618:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** {
 1383              		.loc 1 618 1 is_stmt 1 view -0
 1384              		.cfi_startproc
 1385              		@ args = 0, pretend = 0, frame = 0
 1386              		@ frame_needed = 0, uses_anonymous_args = 0
 1387              		@ link register save eliminated.
 619:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     TIMER_CCHP(timer_periph) &= ~(uint32_t)TIMER_CCHP_OAEN;
 1388              		.loc 1 619 5 view .LVU301
 1389              		.loc 1 619 30 is_stmt 0 view .LVU302
 1390 0000 436C     		ldr	r3, [r0, #68]
 1391 0002 23F48043 		bic	r3, r3, #16384
 1392 0006 4364     		str	r3, [r0, #68]
 620:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** }
 1393              		.loc 1 620 1 view .LVU303
 1394 0008 7047     		bx	lr
 1395              		.cfi_endproc
 1396              	.LFE146:
 1398 000a 00BF     		.section	.text.timer_primary_output_config,"ax",%progbits
 1399              		.align	1
 1400              		.p2align 2,,3
 1401              		.global	timer_primary_output_config
 1402              		.syntax unified
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 37


 1403              		.thumb
 1404              		.thumb_func
 1406              	timer_primary_output_config:
 1407              	.LVL79:
 1408              	.LFB147:
 621:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
 622:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** /*!
 623:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \brief      configure TIMER primary output function
 624:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,7)
 625:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  newvalue: ENABLE or DISABLE
 626:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[out] none
 627:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \retval     none
 628:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** */
 629:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** void timer_primary_output_config(uint32_t timer_periph, ControlStatus newvalue)
 630:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** {
 1409              		.loc 1 630 1 is_stmt 1 view -0
 1410              		.cfi_startproc
 1411              		@ args = 0, pretend = 0, frame = 0
 1412              		@ frame_needed = 0, uses_anonymous_args = 0
 1413              		@ link register save eliminated.
 631:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     if(ENABLE == newvalue) {
 1414              		.loc 1 631 5 view .LVU305
 632:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CCHP(timer_periph) |= (uint32_t)TIMER_CCHP_POEN;
 1415              		.loc 1 632 34 is_stmt 0 view .LVU306
 1416 0000 436C     		ldr	r3, [r0, #68]
 631:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     if(ENABLE == newvalue) {
 1417              		.loc 1 631 7 view .LVU307
 1418 0002 0129     		cmp	r1, #1
 1419              		.loc 1 632 9 is_stmt 1 view .LVU308
 1420              		.loc 1 632 34 is_stmt 0 view .LVU309
 1421 0004 0CBF     		ite	eq
 1422 0006 43F40043 		orreq	r3, r3, #32768
 633:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     } else {
 634:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CCHP(timer_periph) &= (~(uint32_t)TIMER_CCHP_POEN);
 1423              		.loc 1 634 9 is_stmt 1 view .LVU310
 1424              		.loc 1 634 34 is_stmt 0 view .LVU311
 1425 000a 23F40043 		bicne	r3, r3, #32768
 1426 000e 4364     		str	r3, [r0, #68]
 635:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     }
 636:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** }
 1427              		.loc 1 636 1 view .LVU312
 1428 0010 7047     		bx	lr
 1429              		.cfi_endproc
 1430              	.LFE147:
 1432              		.section	.text.timer_channel_control_shadow_config,"ax",%progbits
 1433              		.align	1
 1434              		.p2align 2,,3
 1435              		.global	timer_channel_control_shadow_config
 1436              		.syntax unified
 1437              		.thumb
 1438              		.thumb_func
 1440              	timer_channel_control_shadow_config:
 1441              	.LVL80:
 1442              	.LFB148:
 637:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
 638:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** /*!
 639:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \brief      enable or disable channel capture/compare control shadow register
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 38


 640:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,7)
 641:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  newvalue: ENABLE or DISABLE
 642:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[out] none
 643:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \retval     none
 644:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** */
 645:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** void timer_channel_control_shadow_config(uint32_t timer_periph, ControlStatus newvalue)
 646:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** {
 1443              		.loc 1 646 1 is_stmt 1 view -0
 1444              		.cfi_startproc
 1445              		@ args = 0, pretend = 0, frame = 0
 1446              		@ frame_needed = 0, uses_anonymous_args = 0
 1447              		@ link register save eliminated.
 647:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     if(ENABLE == newvalue) {
 1448              		.loc 1 647 5 view .LVU314
 648:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CTL1(timer_periph) |= (uint32_t)TIMER_CTL1_CCSE;
 1449              		.loc 1 648 34 is_stmt 0 view .LVU315
 1450 0000 4368     		ldr	r3, [r0, #4]
 647:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     if(ENABLE == newvalue) {
 1451              		.loc 1 647 7 view .LVU316
 1452 0002 0129     		cmp	r1, #1
 1453              		.loc 1 648 9 is_stmt 1 view .LVU317
 1454              		.loc 1 648 34 is_stmt 0 view .LVU318
 1455 0004 0CBF     		ite	eq
 1456 0006 43F00103 		orreq	r3, r3, #1
 649:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     } else {
 650:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_CCSE);
 1457              		.loc 1 650 9 is_stmt 1 view .LVU319
 1458              		.loc 1 650 34 is_stmt 0 view .LVU320
 1459 000a 23F00103 		bicne	r3, r3, #1
 1460 000e 4360     		str	r3, [r0, #4]
 651:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     }
 652:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** }
 1461              		.loc 1 652 1 view .LVU321
 1462 0010 7047     		bx	lr
 1463              		.cfi_endproc
 1464              	.LFE148:
 1466              		.section	.text.timer_channel_control_shadow_update_config,"ax",%progbits
 1467              		.align	1
 1468              		.p2align 2,,3
 1469              		.global	timer_channel_control_shadow_update_config
 1470              		.syntax unified
 1471              		.thumb
 1472              		.thumb_func
 1474              	timer_channel_control_shadow_update_config:
 1475              	.LVL81:
 1476              	.LFB149:
 653:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
 654:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** /*!
 655:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \brief      configure TIMER channel control shadow register update control
 656:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,7)
 657:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  ccuctl: channel control shadow register update control
 658:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
 659:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_UPDATECTL_CCU: the shadow registers update by when CMTG bit is set
 660:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_UPDATECTL_CCUTRI: the shadow registers update by when CMTG bit is set or an
 661:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[out] none
 662:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \retval     none
 663:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** */
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 39


 664:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** void timer_channel_control_shadow_update_config(uint32_t timer_periph, uint8_t ccuctl)
 665:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** {
 1477              		.loc 1 665 1 is_stmt 1 view -0
 1478              		.cfi_startproc
 1479              		@ args = 0, pretend = 0, frame = 0
 1480              		@ frame_needed = 0, uses_anonymous_args = 0
 1481              		@ link register save eliminated.
 666:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     if(TIMER_UPDATECTL_CCU == ccuctl) {
 1482              		.loc 1 666 5 view .LVU323
 1483              		.loc 1 666 7 is_stmt 0 view .LVU324
 1484 0000 21B9     		cbnz	r1, .L87
 667:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_CCUC);
 1485              		.loc 1 667 9 is_stmt 1 view .LVU325
 1486              		.loc 1 667 34 is_stmt 0 view .LVU326
 1487 0002 4368     		ldr	r3, [r0, #4]
 1488 0004 23F00403 		bic	r3, r3, #4
 1489 0008 4360     		str	r3, [r0, #4]
 1490 000a 7047     		bx	lr
 1491              	.L87:
 668:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     } else if(TIMER_UPDATECTL_CCUTRI == ccuctl) {
 1492              		.loc 1 668 12 is_stmt 1 view .LVU327
 1493              		.loc 1 668 14 is_stmt 0 view .LVU328
 1494 000c 0129     		cmp	r1, #1
 1495 000e 00D0     		beq	.L89
 669:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CTL1(timer_periph) |= (uint32_t)TIMER_CTL1_CCUC;
 670:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     } else {
 671:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* illegal parameters */
 672:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     }
 673:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** }
 1496              		.loc 1 673 1 view .LVU329
 1497 0010 7047     		bx	lr
 1498              	.L89:
 669:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CTL1(timer_periph) |= (uint32_t)TIMER_CTL1_CCUC;
 1499              		.loc 1 669 9 is_stmt 1 view .LVU330
 669:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CTL1(timer_periph) |= (uint32_t)TIMER_CTL1_CCUC;
 1500              		.loc 1 669 34 is_stmt 0 view .LVU331
 1501 0012 4368     		ldr	r3, [r0, #4]
 1502 0014 43F00403 		orr	r3, r3, #4
 1503 0018 4360     		str	r3, [r0, #4]
 672:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** }
 1504              		.loc 1 672 5 is_stmt 1 view .LVU332
 1505              		.loc 1 673 1 is_stmt 0 view .LVU333
 1506 001a 7047     		bx	lr
 1507              		.cfi_endproc
 1508              	.LFE149:
 1510              		.section	.text.timer_channel_output_struct_para_init,"ax",%progbits
 1511              		.align	1
 1512              		.p2align 2,,3
 1513              		.global	timer_channel_output_struct_para_init
 1514              		.syntax unified
 1515              		.thumb
 1516              		.thumb_func
 1518              	timer_channel_output_struct_para_init:
 1519              	.LVL82:
 1520              	.LFB150:
 674:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
 675:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** /*!
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 40


 676:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \brief      initialize TIMER channel output parameter struct with a default value
 677:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  ocpara: TIMER channel n output parameter struct
 678:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[out] none
 679:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \retval     none
 680:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** */
 681:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** void timer_channel_output_struct_para_init(timer_oc_parameter_struct *ocpara)
 682:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** {
 1521              		.loc 1 682 1 is_stmt 1 view -0
 1522              		.cfi_startproc
 1523              		@ args = 0, pretend = 0, frame = 0
 1524              		@ frame_needed = 0, uses_anonymous_args = 0
 1525              		@ link register save eliminated.
 683:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* initialize the channel output parameter struct member with the default value */
 684:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     ocpara->outputstate  = (uint16_t)TIMER_CCX_DISABLE;
 1526              		.loc 1 684 5 view .LVU335
 685:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     ocpara->outputnstate = TIMER_CCXN_DISABLE;
 1527              		.loc 1 685 5 view .LVU336
 686:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     ocpara->ocpolarity   = TIMER_OC_POLARITY_HIGH;
 1528              		.loc 1 686 5 view .LVU337
 687:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     ocpara->ocnpolarity  = TIMER_OCN_POLARITY_HIGH;
 1529              		.loc 1 687 5 view .LVU338
 688:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     ocpara->ocidlestate  = TIMER_OC_IDLE_STATE_LOW;
 1530              		.loc 1 688 5 view .LVU339
 689:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     ocpara->ocnidlestate = TIMER_OCN_IDLE_STATE_LOW;
 1531              		.loc 1 689 5 view .LVU340
 684:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     ocpara->outputnstate = TIMER_CCXN_DISABLE;
 1532              		.loc 1 684 26 is_stmt 0 view .LVU341
 1533 0000 0023     		movs	r3, #0
 1534 0002 0360     		str	r3, [r0]	@ unaligned
 1535 0004 4360     		str	r3, [r0, #4]	@ unaligned
 1536 0006 8360     		str	r3, [r0, #8]	@ unaligned
 690:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** }
 1537              		.loc 1 690 1 view .LVU342
 1538 0008 7047     		bx	lr
 1539              		.cfi_endproc
 1540              	.LFE150:
 1542 000a 00BF     		.section	.text.timer_channel_output_config,"ax",%progbits
 1543              		.align	1
 1544              		.p2align 2,,3
 1545              		.global	timer_channel_output_config
 1546              		.syntax unified
 1547              		.thumb
 1548              		.thumb_func
 1550              	timer_channel_output_config:
 1551              	.LVL83:
 1552              	.LFB151:
 691:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
 692:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** /*!
 693:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \brief      configure TIMER channel output function
 694:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
 695:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  channel:
 696:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
 697:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_CH_0: TIMER channel 0(TIMERx(x=0..4,7..13))
 698:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_CH_1: TIMER channel 1(TIMERx(x=0..4,7,8,11))
 699:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_CH_2: TIMER channel 2(TIMERx(x=0..4,7))
 700:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_CH_3: TIMER channel 3(TIMERx(x=0..4,7))
 701:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  ocpara: TIMER channeln output parameter struct
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 41


 702:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****                 outputstate: TIMER_CCX_ENABLE,TIMER_CCX_DISABLE
 703:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****                 outputnstate: TIMER_CCXN_ENABLE,TIMER_CCXN_DISABLE
 704:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****                 ocpolarity: TIMER_OC_POLARITY_HIGH,TIMER_OC_POLARITY_LOW
 705:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****                 ocnpolarity: TIMER_OCN_POLARITY_HIGH,TIMER_OCN_POLARITY_LOW
 706:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****                 ocidlestate: TIMER_OC_IDLE_STATE_LOW,TIMER_OC_IDLE_STATE_HIGH
 707:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****                 ocnidlestate: TIMER_OCN_IDLE_STATE_LOW,TIMER_OCN_IDLE_STATE_HIGH
 708:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[out] none
 709:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \retval     none
 710:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** */
 711:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** void timer_channel_output_config(uint32_t timer_periph, uint16_t channel, timer_oc_parameter_struct
 712:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** {
 1553              		.loc 1 712 1 is_stmt 1 view -0
 1554              		.cfi_startproc
 1555              		@ args = 0, pretend = 0, frame = 0
 1556              		@ frame_needed = 0, uses_anonymous_args = 0
 1557              		@ link register save eliminated.
 713:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     switch(channel) {
 1558              		.loc 1 713 5 view .LVU344
 712:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     switch(channel) {
 1559              		.loc 1 712 1 is_stmt 0 view .LVU345
 1560 0000 10B4     		push	{r4}
 1561              	.LCFI31:
 1562              		.cfi_def_cfa_offset 4
 1563              		.cfi_offset 4, -4
 1564              		.loc 1 713 5 view .LVU346
 1565 0002 0329     		cmp	r1, #3
 1566 0004 1DD8     		bhi	.L91
 1567 0006 DFE801F0 		tbb	[pc, r1]
 1568              	.L94:
 1569 000a 02       		.byte	(.L97-.L94)/2
 1570 000b 89       		.byte	(.L96-.L94)/2
 1571 000c 45       		.byte	(.L95-.L94)/2
 1572 000d 1E       		.byte	(.L93-.L94)/2
 1573              		.p2align 1
 1574              	.L97:
 714:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* configure TIMER_CH_0 */
 715:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     case TIMER_CH_0:
 716:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* reset the CH0EN bit */
 717:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0EN);
 1575              		.loc 1 717 9 is_stmt 1 view .LVU347
 1576              		.loc 1 717 36 is_stmt 0 view .LVU348
 1577 000e 036A     		ldr	r3, [r0, #32]
 718:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= ~(uint32_t)TIMER_CHCTL0_CH0MS;
 719:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* set the CH0EN bit */
 720:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocpara->outputstate;
 1578              		.loc 1 720 39 view .LVU349
 1579 0010 1188     		ldrh	r1, [r2]
 1580              	.LVL84:
 717:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= ~(uint32_t)TIMER_CHCTL0_CH0MS;
 1581              		.loc 1 717 36 view .LVU350
 1582 0012 23F00103 		bic	r3, r3, #1
 1583 0016 0362     		str	r3, [r0, #32]
 718:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= ~(uint32_t)TIMER_CHCTL0_CH0MS;
 1584              		.loc 1 718 9 is_stmt 1 view .LVU351
 718:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= ~(uint32_t)TIMER_CHCTL0_CH0MS;
 1585              		.loc 1 718 36 is_stmt 0 view .LVU352
 1586 0018 8469     		ldr	r4, [r0, #24]
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 42


 721:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* reset the CH0P bit */
 722:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0P);
 723:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* set the CH0P bit */
 724:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocpara->ocpolarity;
 1587              		.loc 1 724 39 view .LVU353
 1588 001a 9388     		ldrh	r3, [r2, #4]
 718:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* set the CH0EN bit */
 1589              		.loc 1 718 36 view .LVU354
 1590 001c 24F00304 		bic	r4, r4, #3
 1591 0020 8461     		str	r4, [r0, #24]
 720:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* reset the CH0P bit */
 1592              		.loc 1 720 9 is_stmt 1 view .LVU355
 720:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* reset the CH0P bit */
 1593              		.loc 1 720 36 is_stmt 0 view .LVU356
 1594 0022 046A     		ldr	r4, [r0, #32]
 1595 0024 2143     		orrs	r1, r1, r4
 1596 0026 0162     		str	r1, [r0, #32]
 722:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* set the CH0P bit */
 1597              		.loc 1 722 9 is_stmt 1 view .LVU357
 722:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* set the CH0P bit */
 1598              		.loc 1 722 36 is_stmt 0 view .LVU358
 1599 0028 016A     		ldr	r1, [r0, #32]
 725:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
 726:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         if((TIMER0 == timer_periph) || (TIMER7 == timer_periph)) {
 1600              		.loc 1 726 11 view .LVU359
 1601 002a 704C     		ldr	r4, .L102
 722:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* set the CH0P bit */
 1602              		.loc 1 722 36 view .LVU360
 1603 002c 21F00201 		bic	r1, r1, #2
 1604 0030 0162     		str	r1, [r0, #32]
 724:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
 1605              		.loc 1 724 9 is_stmt 1 view .LVU361
 724:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
 1606              		.loc 1 724 36 is_stmt 0 view .LVU362
 1607 0032 016A     		ldr	r1, [r0, #32]
 1608 0034 0B43     		orrs	r3, r3, r1
 1609              		.loc 1 726 11 view .LVU363
 1610 0036 20F48061 		bic	r1, r0, #1024
 1611 003a A142     		cmp	r1, r4
 724:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
 1612              		.loc 1 724 36 view .LVU364
 1613 003c 0362     		str	r3, [r0, #32]
 1614              		.loc 1 726 9 is_stmt 1 view .LVU365
 1615              		.loc 1 726 11 is_stmt 0 view .LVU366
 1616 003e 00F0B280 		beq	.L101
 1617              	.L91:
 727:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             /* reset the CH0NEN bit */
 728:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0NEN);
 729:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             /* set the CH0NEN bit */
 730:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             TIMER_CHCTL2(timer_periph) |= (uint32_t)ocpara->outputnstate;
 731:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             /* reset the CH0NP bit */
 732:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0NP);
 733:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             /* set the CH0NP bit */
 734:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             TIMER_CHCTL2(timer_periph) |= (uint32_t)ocpara->ocnpolarity;
 735:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             /* reset the ISO0 bit */
 736:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_ISO0);
 737:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             /* set the ISO0 bit */
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 43


 738:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             TIMER_CTL1(timer_periph) |= (uint32_t)ocpara->ocidlestate;
 739:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             /* reset the ISO0N bit */
 740:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_ISO0N);
 741:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             /* set the ISO0N bit */
 742:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             TIMER_CTL1(timer_periph) |= (uint32_t)ocpara->ocnidlestate;
 743:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         }
 744:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 745:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* configure TIMER_CH_1 */
 746:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     case TIMER_CH_1:
 747:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* reset the CH1EN bit */
 748:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1EN);
 749:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= ~(uint32_t)TIMER_CHCTL0_CH1MS;
 750:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* set the CH1EN bit */
 751:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocpara->outputstate << 4U);
 752:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* reset the CH1P bit */
 753:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1P);
 754:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* set the CH1P bit */
 755:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocpolarity) << 4U);
 756:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
 757:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         if((TIMER0 == timer_periph) || (TIMER7 == timer_periph)) {
 758:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             /* reset the CH1NEN bit */
 759:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1NEN);
 760:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             /* set the CH1NEN bit */
 761:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(ocpara->outputnstate) << 4U);
 762:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             /* reset the CH1NP bit */
 763:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1NP);
 764:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             /* set the CH1NP bit */
 765:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocnpolarity) << 4U);
 766:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             /* reset the ISO1 bit */
 767:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_ISO1);
 768:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             /* set the ISO1 bit */
 769:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             TIMER_CTL1(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocidlestate) << 2U);
 770:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             /* reset the ISO1N bit */
 771:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_ISO1N);
 772:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             /* set the ISO1N bit */
 773:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             TIMER_CTL1(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocnidlestate) << 2U);
 774:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         }
 775:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 776:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* configure TIMER_CH_2 */
 777:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     case TIMER_CH_2:
 778:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* reset the CH2EN bit */
 779:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2EN);
 780:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) &= ~(uint32_t)TIMER_CHCTL1_CH2MS;
 781:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* set the CH2EN bit */
 782:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocpara->outputstate << 8U);
 783:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* reset the CH2P bit */
 784:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2P);
 785:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* set the CH2P bit */
 786:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocpolarity) << 8U);
 787:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
 788:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         if((TIMER0 == timer_periph) || (TIMER7 == timer_periph)) {
 789:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             /* reset the CH2NEN bit */
 790:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2NEN);
 791:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             /* set the CH2NEN bit */
 792:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(ocpara->outputnstate) << 8U);
 793:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             /* reset the CH2NP bit */
 794:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2NP);
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 44


 795:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             /* set the CH2NP bit */
 796:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocnpolarity) << 8U);
 797:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             /* reset the ISO2 bit */
 798:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_ISO2);
 799:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             /* set the ISO2 bit */
 800:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             TIMER_CTL1(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocidlestate) << 4U);
 801:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             /* reset the ISO2N bit */
 802:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_ISO2N);
 803:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             /* set the ISO2N bit */
 804:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             TIMER_CTL1(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocnidlestate) << 4U);
 805:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         }
 806:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 807:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* configure TIMER_CH_3 */
 808:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     case TIMER_CH_3:
 809:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* reset the CH3EN bit */
 810:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH3EN);
 811:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) &= ~(uint32_t)TIMER_CHCTL1_CH3MS;
 812:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* set the CH3EN bit */
 813:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocpara->outputstate << 12U);
 814:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* reset the CH3P bit */
 815:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH3P);
 816:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* set the CH3P bit */
 817:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocpolarity) << 12U);
 818:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
 819:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         if((TIMER0 == timer_periph) || (TIMER7 == timer_periph)) {
 820:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             /* reset the ISO3 bit */
 821:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_ISO3);
 822:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             /* set the ISO3 bit */
 823:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             TIMER_CTL1(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocidlestate) << 6U);
 824:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         }
 825:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 826:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     default:
 827:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 828:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     }
 829:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** }
 1618              		.loc 1 829 1 view .LVU367
 1619 0042 10BC     		pop	{r4}
 1620              	.LCFI32:
 1621              		.cfi_remember_state
 1622              		.cfi_restore 4
 1623              		.cfi_def_cfa_offset 0
 1624 0044 7047     		bx	lr
 1625              	.LVL85:
 1626              	.L93:
 1627              	.LCFI33:
 1628              		.cfi_restore_state
 810:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) &= ~(uint32_t)TIMER_CHCTL1_CH3MS;
 1629              		.loc 1 810 9 is_stmt 1 view .LVU368
 810:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) &= ~(uint32_t)TIMER_CHCTL1_CH3MS;
 1630              		.loc 1 810 36 is_stmt 0 view .LVU369
 1631 0046 036A     		ldr	r3, [r0, #32]
 813:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* reset the CH3P bit */
 1632              		.loc 1 813 50 view .LVU370
 1633 0048 1488     		ldrh	r4, [r2]
 817:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
 1634              		.loc 1 817 50 view .LVU371
 1635 004a B2F804C0 		ldrh	ip, [r2, #4]
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 45


 810:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) &= ~(uint32_t)TIMER_CHCTL1_CH3MS;
 1636              		.loc 1 810 36 view .LVU372
 1637 004e 23F48053 		bic	r3, r3, #4096
 1638 0052 0362     		str	r3, [r0, #32]
 811:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* set the CH3EN bit */
 1639              		.loc 1 811 9 is_stmt 1 view .LVU373
 811:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* set the CH3EN bit */
 1640              		.loc 1 811 36 is_stmt 0 view .LVU374
 1641 0054 C369     		ldr	r3, [r0, #28]
 1642 0056 23F44073 		bic	r3, r3, #768
 1643 005a C361     		str	r3, [r0, #28]
 813:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* reset the CH3P bit */
 1644              		.loc 1 813 9 is_stmt 1 view .LVU375
 813:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* reset the CH3P bit */
 1645              		.loc 1 813 36 is_stmt 0 view .LVU376
 1646 005c 016A     		ldr	r1, [r0, #32]
 1647              	.LVL86:
 813:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* reset the CH3P bit */
 1648              		.loc 1 813 36 view .LVU377
 1649 005e 41EA0431 		orr	r1, r1, r4, lsl #12
 1650 0062 0162     		str	r1, [r0, #32]
 815:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* set the CH3P bit */
 1651              		.loc 1 815 9 is_stmt 1 view .LVU378
 815:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* set the CH3P bit */
 1652              		.loc 1 815 36 is_stmt 0 view .LVU379
 1653 0064 016A     		ldr	r1, [r0, #32]
 819:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             /* reset the ISO3 bit */
 1654              		.loc 1 819 11 view .LVU380
 1655 0066 614C     		ldr	r4, .L102
 815:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* set the CH3P bit */
 1656              		.loc 1 815 36 view .LVU381
 1657 0068 21F40051 		bic	r1, r1, #8192
 1658 006c 0162     		str	r1, [r0, #32]
 817:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
 1659              		.loc 1 817 9 is_stmt 1 view .LVU382
 817:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
 1660              		.loc 1 817 36 is_stmt 0 view .LVU383
 1661 006e 036A     		ldr	r3, [r0, #32]
 819:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             /* reset the ISO3 bit */
 1662              		.loc 1 819 11 view .LVU384
 1663 0070 20F48061 		bic	r1, r0, #1024
 817:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
 1664              		.loc 1 817 36 view .LVU385
 1665 0074 43EA0C33 		orr	r3, r3, ip, lsl #12
 819:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             /* reset the ISO3 bit */
 1666              		.loc 1 819 11 view .LVU386
 1667 0078 A142     		cmp	r1, r4
 817:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
 1668              		.loc 1 817 36 view .LVU387
 1669 007a 0362     		str	r3, [r0, #32]
 819:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             /* reset the ISO3 bit */
 1670              		.loc 1 819 9 is_stmt 1 view .LVU388
 819:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             /* reset the ISO3 bit */
 1671              		.loc 1 819 11 is_stmt 0 view .LVU389
 1672 007c E1D1     		bne	.L91
 821:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             /* set the ISO3 bit */
 1673              		.loc 1 821 13 is_stmt 1 view .LVU390
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 46


 821:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             /* set the ISO3 bit */
 1674              		.loc 1 821 38 is_stmt 0 view .LVU391
 1675 007e 4168     		ldr	r1, [r0, #4]
 823:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         }
 1676              		.loc 1 823 52 view .LVU392
 1677 0080 1489     		ldrh	r4, [r2, #8]
 821:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             /* set the ISO3 bit */
 1678              		.loc 1 821 38 view .LVU393
 1679 0082 21F48041 		bic	r1, r1, #16384
 1680 0086 4160     		str	r1, [r0, #4]
 823:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         }
 1681              		.loc 1 823 13 is_stmt 1 view .LVU394
 823:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         }
 1682              		.loc 1 823 38 is_stmt 0 view .LVU395
 1683 0088 4368     		ldr	r3, [r0, #4]
 1684 008a 43EA8413 		orr	r3, r3, r4, lsl #6
 1685 008e 4360     		str	r3, [r0, #4]
 1686              		.loc 1 829 1 view .LVU396
 1687 0090 10BC     		pop	{r4}
 1688              	.LCFI34:
 1689              		.cfi_remember_state
 1690              		.cfi_restore 4
 1691              		.cfi_def_cfa_offset 0
 1692 0092 7047     		bx	lr
 1693              	.LVL87:
 1694              	.L95:
 1695              	.LCFI35:
 1696              		.cfi_restore_state
 779:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) &= ~(uint32_t)TIMER_CHCTL1_CH2MS;
 1697              		.loc 1 779 9 is_stmt 1 view .LVU397
 779:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) &= ~(uint32_t)TIMER_CHCTL1_CH2MS;
 1698              		.loc 1 779 36 is_stmt 0 view .LVU398
 1699 0094 036A     		ldr	r3, [r0, #32]
 782:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* reset the CH2P bit */
 1700              		.loc 1 782 50 view .LVU399
 1701 0096 1488     		ldrh	r4, [r2]
 786:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
 1702              		.loc 1 786 50 view .LVU400
 1703 0098 B2F804C0 		ldrh	ip, [r2, #4]
 779:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) &= ~(uint32_t)TIMER_CHCTL1_CH2MS;
 1704              		.loc 1 779 36 view .LVU401
 1705 009c 23F48073 		bic	r3, r3, #256
 1706 00a0 0362     		str	r3, [r0, #32]
 780:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* set the CH2EN bit */
 1707              		.loc 1 780 9 is_stmt 1 view .LVU402
 780:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* set the CH2EN bit */
 1708              		.loc 1 780 36 is_stmt 0 view .LVU403
 1709 00a2 C369     		ldr	r3, [r0, #28]
 1710 00a4 23F00303 		bic	r3, r3, #3
 1711 00a8 C361     		str	r3, [r0, #28]
 782:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* reset the CH2P bit */
 1712              		.loc 1 782 9 is_stmt 1 view .LVU404
 782:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* reset the CH2P bit */
 1713              		.loc 1 782 36 is_stmt 0 view .LVU405
 1714 00aa 016A     		ldr	r1, [r0, #32]
 1715              	.LVL88:
 782:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* reset the CH2P bit */
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 47


 1716              		.loc 1 782 36 view .LVU406
 1717 00ac 41EA0421 		orr	r1, r1, r4, lsl #8
 1718 00b0 0162     		str	r1, [r0, #32]
 784:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* set the CH2P bit */
 1719              		.loc 1 784 9 is_stmt 1 view .LVU407
 784:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* set the CH2P bit */
 1720              		.loc 1 784 36 is_stmt 0 view .LVU408
 1721 00b2 016A     		ldr	r1, [r0, #32]
 788:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             /* reset the CH2NEN bit */
 1722              		.loc 1 788 11 view .LVU409
 1723 00b4 4D4C     		ldr	r4, .L102
 784:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* set the CH2P bit */
 1724              		.loc 1 784 36 view .LVU410
 1725 00b6 21F40071 		bic	r1, r1, #512
 1726 00ba 0162     		str	r1, [r0, #32]
 786:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
 1727              		.loc 1 786 9 is_stmt 1 view .LVU411
 786:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
 1728              		.loc 1 786 36 is_stmt 0 view .LVU412
 1729 00bc 036A     		ldr	r3, [r0, #32]
 788:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             /* reset the CH2NEN bit */
 1730              		.loc 1 788 11 view .LVU413
 1731 00be 20F48061 		bic	r1, r0, #1024
 786:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
 1732              		.loc 1 786 36 view .LVU414
 1733 00c2 43EA0C23 		orr	r3, r3, ip, lsl #8
 788:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             /* reset the CH2NEN bit */
 1734              		.loc 1 788 11 view .LVU415
 1735 00c6 A142     		cmp	r1, r4
 786:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
 1736              		.loc 1 786 36 view .LVU416
 1737 00c8 0362     		str	r3, [r0, #32]
 788:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             /* reset the CH2NEN bit */
 1738              		.loc 1 788 9 is_stmt 1 view .LVU417
 788:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             /* reset the CH2NEN bit */
 1739              		.loc 1 788 11 is_stmt 0 view .LVU418
 1740 00ca BAD1     		bne	.L91
 790:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             /* set the CH2NEN bit */
 1741              		.loc 1 790 13 is_stmt 1 view .LVU419
 790:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             /* set the CH2NEN bit */
 1742              		.loc 1 790 40 is_stmt 0 view .LVU420
 1743 00cc 036A     		ldr	r3, [r0, #32]
 792:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             /* reset the CH2NP bit */
 1744              		.loc 1 792 54 view .LVU421
 1745 00ce B2F802C0 		ldrh	ip, [r2, #2]
 796:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             /* reset the ISO2 bit */
 1746              		.loc 1 796 54 view .LVU422
 1747 00d2 D488     		ldrh	r4, [r2, #6]
 790:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             /* set the CH2NEN bit */
 1748              		.loc 1 790 40 view .LVU423
 1749 00d4 23F48063 		bic	r3, r3, #1024
 1750 00d8 0362     		str	r3, [r0, #32]
 792:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             /* reset the CH2NP bit */
 1751              		.loc 1 792 13 is_stmt 1 view .LVU424
 792:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             /* reset the CH2NP bit */
 1752              		.loc 1 792 40 is_stmt 0 view .LVU425
 1753 00da 016A     		ldr	r1, [r0, #32]
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 48


 1754 00dc 41EA0C21 		orr	r1, r1, ip, lsl #8
 1755 00e0 0162     		str	r1, [r0, #32]
 794:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             /* set the CH2NP bit */
 1756              		.loc 1 794 13 is_stmt 1 view .LVU426
 794:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             /* set the CH2NP bit */
 1757              		.loc 1 794 40 is_stmt 0 view .LVU427
 1758 00e2 016A     		ldr	r1, [r0, #32]
 800:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             /* reset the ISO2N bit */
 1759              		.loc 1 800 52 view .LVU428
 1760 00e4 B2F808C0 		ldrh	ip, [r2, #8]
 794:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             /* set the CH2NP bit */
 1761              		.loc 1 794 40 view .LVU429
 1762 00e8 21F40061 		bic	r1, r1, #2048
 1763 00ec 0162     		str	r1, [r0, #32]
 796:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             /* reset the ISO2 bit */
 1764              		.loc 1 796 13 is_stmt 1 view .LVU430
 796:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             /* reset the ISO2 bit */
 1765              		.loc 1 796 40 is_stmt 0 view .LVU431
 1766 00ee 036A     		ldr	r3, [r0, #32]
 1767 00f0 43EA0423 		orr	r3, r3, r4, lsl #8
 1768 00f4 0362     		str	r3, [r0, #32]
 798:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             /* set the ISO2 bit */
 1769              		.loc 1 798 13 is_stmt 1 view .LVU432
 798:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             /* set the ISO2 bit */
 1770              		.loc 1 798 38 is_stmt 0 view .LVU433
 1771 00f6 4368     		ldr	r3, [r0, #4]
 804:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         }
 1772              		.loc 1 804 52 view .LVU434
 1773 00f8 5489     		ldrh	r4, [r2, #10]
 798:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             /* set the ISO2 bit */
 1774              		.loc 1 798 38 view .LVU435
 1775 00fa 23F48053 		bic	r3, r3, #4096
 1776 00fe 4360     		str	r3, [r0, #4]
 800:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             /* reset the ISO2N bit */
 1777              		.loc 1 800 13 is_stmt 1 view .LVU436
 800:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             /* reset the ISO2N bit */
 1778              		.loc 1 800 38 is_stmt 0 view .LVU437
 1779 0100 4168     		ldr	r1, [r0, #4]
 1780 0102 41EA0C11 		orr	r1, r1, ip, lsl #4
 1781 0106 4160     		str	r1, [r0, #4]
 802:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             /* set the ISO2N bit */
 1782              		.loc 1 802 13 is_stmt 1 view .LVU438
 802:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             /* set the ISO2N bit */
 1783              		.loc 1 802 38 is_stmt 0 view .LVU439
 1784 0108 4268     		ldr	r2, [r0, #4]
 1785              	.LVL89:
 802:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             /* set the ISO2N bit */
 1786              		.loc 1 802 38 view .LVU440
 1787 010a 22F40052 		bic	r2, r2, #8192
 1788 010e 4260     		str	r2, [r0, #4]
 804:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         }
 1789              		.loc 1 804 13 is_stmt 1 view .LVU441
 804:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         }
 1790              		.loc 1 804 38 is_stmt 0 view .LVU442
 1791 0110 4368     		ldr	r3, [r0, #4]
 1792 0112 43EA0413 		orr	r3, r3, r4, lsl #4
 1793 0116 4360     		str	r3, [r0, #4]
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 49


 1794              		.loc 1 829 1 view .LVU443
 1795 0118 10BC     		pop	{r4}
 1796              	.LCFI36:
 1797              		.cfi_remember_state
 1798              		.cfi_restore 4
 1799              		.cfi_def_cfa_offset 0
 1800 011a 7047     		bx	lr
 1801              	.LVL90:
 1802              	.L96:
 1803              	.LCFI37:
 1804              		.cfi_restore_state
 748:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= ~(uint32_t)TIMER_CHCTL0_CH1MS;
 1805              		.loc 1 748 9 is_stmt 1 view .LVU444
 748:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= ~(uint32_t)TIMER_CHCTL0_CH1MS;
 1806              		.loc 1 748 36 is_stmt 0 view .LVU445
 1807 011c 036A     		ldr	r3, [r0, #32]
 751:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* reset the CH1P bit */
 1808              		.loc 1 751 50 view .LVU446
 1809 011e 1488     		ldrh	r4, [r2]
 755:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
 1810              		.loc 1 755 50 view .LVU447
 1811 0120 B2F804C0 		ldrh	ip, [r2, #4]
 748:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= ~(uint32_t)TIMER_CHCTL0_CH1MS;
 1812              		.loc 1 748 36 view .LVU448
 1813 0124 23F01003 		bic	r3, r3, #16
 1814 0128 0362     		str	r3, [r0, #32]
 749:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* set the CH1EN bit */
 1815              		.loc 1 749 9 is_stmt 1 view .LVU449
 749:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* set the CH1EN bit */
 1816              		.loc 1 749 36 is_stmt 0 view .LVU450
 1817 012a 8369     		ldr	r3, [r0, #24]
 1818 012c 23F44073 		bic	r3, r3, #768
 1819 0130 8361     		str	r3, [r0, #24]
 751:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* reset the CH1P bit */
 1820              		.loc 1 751 9 is_stmt 1 view .LVU451
 751:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* reset the CH1P bit */
 1821              		.loc 1 751 36 is_stmt 0 view .LVU452
 1822 0132 016A     		ldr	r1, [r0, #32]
 1823              	.LVL91:
 751:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* reset the CH1P bit */
 1824              		.loc 1 751 36 view .LVU453
 1825 0134 41EA0411 		orr	r1, r1, r4, lsl #4
 1826 0138 0162     		str	r1, [r0, #32]
 753:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* set the CH1P bit */
 1827              		.loc 1 753 9 is_stmt 1 view .LVU454
 753:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* set the CH1P bit */
 1828              		.loc 1 753 36 is_stmt 0 view .LVU455
 1829 013a 016A     		ldr	r1, [r0, #32]
 757:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             /* reset the CH1NEN bit */
 1830              		.loc 1 757 11 view .LVU456
 1831 013c 2B4C     		ldr	r4, .L102
 753:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* set the CH1P bit */
 1832              		.loc 1 753 36 view .LVU457
 1833 013e 21F02001 		bic	r1, r1, #32
 1834 0142 0162     		str	r1, [r0, #32]
 755:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
 1835              		.loc 1 755 9 is_stmt 1 view .LVU458
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 50


 755:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
 1836              		.loc 1 755 36 is_stmt 0 view .LVU459
 1837 0144 036A     		ldr	r3, [r0, #32]
 757:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             /* reset the CH1NEN bit */
 1838              		.loc 1 757 11 view .LVU460
 1839 0146 20F48061 		bic	r1, r0, #1024
 755:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
 1840              		.loc 1 755 36 view .LVU461
 1841 014a 43EA0C13 		orr	r3, r3, ip, lsl #4
 757:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             /* reset the CH1NEN bit */
 1842              		.loc 1 757 11 view .LVU462
 1843 014e A142     		cmp	r1, r4
 755:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
 1844              		.loc 1 755 36 view .LVU463
 1845 0150 0362     		str	r3, [r0, #32]
 757:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             /* reset the CH1NEN bit */
 1846              		.loc 1 757 9 is_stmt 1 view .LVU464
 757:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             /* reset the CH1NEN bit */
 1847              		.loc 1 757 11 is_stmt 0 view .LVU465
 1848 0152 7FF476AF 		bne	.L91
 759:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             /* set the CH1NEN bit */
 1849              		.loc 1 759 13 is_stmt 1 view .LVU466
 759:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             /* set the CH1NEN bit */
 1850              		.loc 1 759 40 is_stmt 0 view .LVU467
 1851 0156 036A     		ldr	r3, [r0, #32]
 761:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             /* reset the CH1NP bit */
 1852              		.loc 1 761 54 view .LVU468
 1853 0158 B2F802C0 		ldrh	ip, [r2, #2]
 765:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             /* reset the ISO1 bit */
 1854              		.loc 1 765 54 view .LVU469
 1855 015c D488     		ldrh	r4, [r2, #6]
 759:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             /* set the CH1NEN bit */
 1856              		.loc 1 759 40 view .LVU470
 1857 015e 23F04003 		bic	r3, r3, #64
 1858 0162 0362     		str	r3, [r0, #32]
 761:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             /* reset the CH1NP bit */
 1859              		.loc 1 761 13 is_stmt 1 view .LVU471
 761:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             /* reset the CH1NP bit */
 1860              		.loc 1 761 40 is_stmt 0 view .LVU472
 1861 0164 016A     		ldr	r1, [r0, #32]
 1862 0166 41EA0C11 		orr	r1, r1, ip, lsl #4
 1863 016a 0162     		str	r1, [r0, #32]
 763:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             /* set the CH1NP bit */
 1864              		.loc 1 763 13 is_stmt 1 view .LVU473
 763:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             /* set the CH1NP bit */
 1865              		.loc 1 763 40 is_stmt 0 view .LVU474
 1866 016c 016A     		ldr	r1, [r0, #32]
 769:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             /* reset the ISO1N bit */
 1867              		.loc 1 769 52 view .LVU475
 1868 016e B2F808C0 		ldrh	ip, [r2, #8]
 763:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             /* set the CH1NP bit */
 1869              		.loc 1 763 40 view .LVU476
 1870 0172 21F08001 		bic	r1, r1, #128
 1871 0176 0162     		str	r1, [r0, #32]
 765:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             /* reset the ISO1 bit */
 1872              		.loc 1 765 13 is_stmt 1 view .LVU477
 765:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             /* reset the ISO1 bit */
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 51


 1873              		.loc 1 765 40 is_stmt 0 view .LVU478
 1874 0178 036A     		ldr	r3, [r0, #32]
 1875 017a 43EA0413 		orr	r3, r3, r4, lsl #4
 1876 017e 0362     		str	r3, [r0, #32]
 767:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             /* set the ISO1 bit */
 1877              		.loc 1 767 13 is_stmt 1 view .LVU479
 767:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             /* set the ISO1 bit */
 1878              		.loc 1 767 38 is_stmt 0 view .LVU480
 1879 0180 4368     		ldr	r3, [r0, #4]
 773:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         }
 1880              		.loc 1 773 52 view .LVU481
 1881 0182 5489     		ldrh	r4, [r2, #10]
 767:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             /* set the ISO1 bit */
 1882              		.loc 1 767 38 view .LVU482
 1883 0184 23F48063 		bic	r3, r3, #1024
 1884 0188 4360     		str	r3, [r0, #4]
 769:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             /* reset the ISO1N bit */
 1885              		.loc 1 769 13 is_stmt 1 view .LVU483
 769:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             /* reset the ISO1N bit */
 1886              		.loc 1 769 38 is_stmt 0 view .LVU484
 1887 018a 4168     		ldr	r1, [r0, #4]
 1888 018c 41EA8C01 		orr	r1, r1, ip, lsl #2
 1889 0190 4160     		str	r1, [r0, #4]
 771:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             /* set the ISO1N bit */
 1890              		.loc 1 771 13 is_stmt 1 view .LVU485
 771:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             /* set the ISO1N bit */
 1891              		.loc 1 771 38 is_stmt 0 view .LVU486
 1892 0192 4268     		ldr	r2, [r0, #4]
 1893              	.LVL92:
 771:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             /* set the ISO1N bit */
 1894              		.loc 1 771 38 view .LVU487
 1895 0194 22F40062 		bic	r2, r2, #2048
 1896 0198 4260     		str	r2, [r0, #4]
 773:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         }
 1897              		.loc 1 773 13 is_stmt 1 view .LVU488
 773:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         }
 1898              		.loc 1 773 38 is_stmt 0 view .LVU489
 1899 019a 4368     		ldr	r3, [r0, #4]
 1900 019c 43EA8403 		orr	r3, r3, r4, lsl #2
 1901 01a0 4360     		str	r3, [r0, #4]
 1902              		.loc 1 829 1 view .LVU490
 1903 01a2 10BC     		pop	{r4}
 1904              	.LCFI38:
 1905              		.cfi_remember_state
 1906              		.cfi_restore 4
 1907              		.cfi_def_cfa_offset 0
 1908 01a4 7047     		bx	lr
 1909              	.LVL93:
 1910              	.L101:
 1911              	.LCFI39:
 1912              		.cfi_restore_state
 728:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             /* set the CH0NEN bit */
 1913              		.loc 1 728 13 is_stmt 1 view .LVU491
 728:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             /* set the CH0NEN bit */
 1914              		.loc 1 728 40 is_stmt 0 view .LVU492
 1915 01a6 036A     		ldr	r3, [r0, #32]
 730:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             /* reset the CH0NP bit */
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 52


 1916              		.loc 1 730 43 view .LVU493
 1917 01a8 5188     		ldrh	r1, [r2, #2]
 728:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             /* set the CH0NEN bit */
 1918              		.loc 1 728 40 view .LVU494
 1919 01aa 23F00403 		bic	r3, r3, #4
 1920 01ae 0362     		str	r3, [r0, #32]
 730:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             /* reset the CH0NP bit */
 1921              		.loc 1 730 13 is_stmt 1 view .LVU495
 730:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             /* reset the CH0NP bit */
 1922              		.loc 1 730 40 is_stmt 0 view .LVU496
 1923 01b0 046A     		ldr	r4, [r0, #32]
 734:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             /* reset the ISO0 bit */
 1924              		.loc 1 734 43 view .LVU497
 1925 01b2 D388     		ldrh	r3, [r2, #6]
 730:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             /* reset the CH0NP bit */
 1926              		.loc 1 730 40 view .LVU498
 1927 01b4 2143     		orrs	r1, r1, r4
 1928 01b6 0162     		str	r1, [r0, #32]
 732:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             /* set the CH0NP bit */
 1929              		.loc 1 732 13 is_stmt 1 view .LVU499
 732:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             /* set the CH0NP bit */
 1930              		.loc 1 732 40 is_stmt 0 view .LVU500
 1931 01b8 016A     		ldr	r1, [r0, #32]
 1932 01ba 21F00801 		bic	r1, r1, #8
 1933 01be 0162     		str	r1, [r0, #32]
 734:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             /* reset the ISO0 bit */
 1934              		.loc 1 734 13 is_stmt 1 view .LVU501
 734:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             /* reset the ISO0 bit */
 1935              		.loc 1 734 40 is_stmt 0 view .LVU502
 1936 01c0 016A     		ldr	r1, [r0, #32]
 1937 01c2 0B43     		orrs	r3, r3, r1
 1938 01c4 0362     		str	r3, [r0, #32]
 736:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             /* set the ISO0 bit */
 1939              		.loc 1 736 13 is_stmt 1 view .LVU503
 736:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             /* set the ISO0 bit */
 1940              		.loc 1 736 38 is_stmt 0 view .LVU504
 1941 01c6 4368     		ldr	r3, [r0, #4]
 738:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             /* reset the ISO0N bit */
 1942              		.loc 1 738 41 view .LVU505
 1943 01c8 1189     		ldrh	r1, [r2, #8]
 736:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             /* set the ISO0 bit */
 1944              		.loc 1 736 38 view .LVU506
 1945 01ca 23F48073 		bic	r3, r3, #256
 1946 01ce 4360     		str	r3, [r0, #4]
 738:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             /* reset the ISO0N bit */
 1947              		.loc 1 738 13 is_stmt 1 view .LVU507
 738:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             /* reset the ISO0N bit */
 1948              		.loc 1 738 38 is_stmt 0 view .LVU508
 1949 01d0 4468     		ldr	r4, [r0, #4]
 742:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         }
 1950              		.loc 1 742 41 view .LVU509
 1951 01d2 5389     		ldrh	r3, [r2, #10]
 738:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             /* reset the ISO0N bit */
 1952              		.loc 1 738 38 view .LVU510
 1953 01d4 2143     		orrs	r1, r1, r4
 1954 01d6 4160     		str	r1, [r0, #4]
 740:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             /* set the ISO0N bit */
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 53


 1955              		.loc 1 740 13 is_stmt 1 view .LVU511
 740:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             /* set the ISO0N bit */
 1956              		.loc 1 740 38 is_stmt 0 view .LVU512
 1957 01d8 4268     		ldr	r2, [r0, #4]
 1958              	.LVL94:
 1959              		.loc 1 829 1 view .LVU513
 1960 01da 10BC     		pop	{r4}
 1961              	.LCFI40:
 1962              		.cfi_restore 4
 1963              		.cfi_def_cfa_offset 0
 740:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****             /* set the ISO0N bit */
 1964              		.loc 1 740 38 view .LVU514
 1965 01dc 22F40072 		bic	r2, r2, #512
 1966 01e0 4260     		str	r2, [r0, #4]
 742:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         }
 1967              		.loc 1 742 13 is_stmt 1 view .LVU515
 742:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         }
 1968              		.loc 1 742 38 is_stmt 0 view .LVU516
 1969 01e2 4268     		ldr	r2, [r0, #4]
 1970 01e4 1343     		orrs	r3, r3, r2
 1971 01e6 4360     		str	r3, [r0, #4]
 1972              		.loc 1 829 1 view .LVU517
 1973 01e8 7047     		bx	lr
 1974              	.L103:
 1975 01ea 00BF     		.align	2
 1976              	.L102:
 1977 01ec 00000140 		.word	1073807360
 1978              		.cfi_endproc
 1979              	.LFE151:
 1981              		.section	.text.timer_channel_output_mode_config,"ax",%progbits
 1982              		.align	1
 1983              		.p2align 2,,3
 1984              		.global	timer_channel_output_mode_config
 1985              		.syntax unified
 1986              		.thumb
 1987              		.thumb_func
 1989              	timer_channel_output_mode_config:
 1990              	.LVL95:
 1991              	.LFB152:
 830:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
 831:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** /*!
 832:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \brief      configure TIMER channel output compare mode
 833:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
 834:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  channel:
 835:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
 836:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0..4,7..13))
 837:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0..4,7,8,11))
 838:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0..4,7))
 839:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0..4,7))
 840:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  ocmode: channel output compare mode
 841:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
 842:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_OC_MODE_TIMING: timing mode
 843:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_OC_MODE_ACTIVE: active mode
 844:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_OC_MODE_INACTIVE: inactive mode
 845:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_OC_MODE_TOGGLE: toggle mode
 846:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_OC_MODE_LOW: force low mode
 847:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_OC_MODE_HIGH: force high mode
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 54


 848:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_OC_MODE_PWM0: PWM0 mode
 849:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_OC_MODE_PWM1: PWM1 mode
 850:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[out] none
 851:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \retval     none
 852:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** */
 853:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** void timer_channel_output_mode_config(uint32_t timer_periph, uint16_t channel, uint16_t ocmode)
 854:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** {
 1992              		.loc 1 854 1 is_stmt 1 view -0
 1993              		.cfi_startproc
 1994              		@ args = 0, pretend = 0, frame = 0
 1995              		@ frame_needed = 0, uses_anonymous_args = 0
 1996              		@ link register save eliminated.
 855:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     switch(channel) {
 1997              		.loc 1 855 5 view .LVU519
 1998 0000 0329     		cmp	r1, #3
 1999 0002 0BD8     		bhi	.L104
 2000 0004 DFE801F0 		tbb	[pc, r1]
 2001              	.L107:
 2002 0008 1C       		.byte	(.L110-.L107)/2
 2003 0009 13       		.byte	(.L109-.L107)/2
 2004 000a 0B       		.byte	(.L108-.L107)/2
 2005 000b 02       		.byte	(.L106-.L107)/2
 2006              		.p2align 1
 2007              	.L106:
 856:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* configure TIMER_CH_0 */
 857:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     case TIMER_CH_0:
 858:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0COMCTL);
 859:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)ocmode;
 860:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 861:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* configure TIMER_CH_1 */
 862:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     case TIMER_CH_1:
 863:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1COMCTL);
 864:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(ocmode) << 8U);
 865:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 866:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* configure TIMER_CH_2 */
 867:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     case TIMER_CH_2:
 868:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH2COMCTL);
 869:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)ocmode;
 870:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 871:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* configure TIMER_CH_3 */
 872:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     case TIMER_CH_3:
 873:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH3COMCTL);
 2008              		.loc 1 873 9 view .LVU520
 2009              		.loc 1 873 36 is_stmt 0 view .LVU521
 2010 000c C369     		ldr	r3, [r0, #28]
 2011 000e 23F4E043 		bic	r3, r3, #28672
 2012 0012 C361     		str	r3, [r0, #28]
 874:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(ocmode) << 8U);
 2013              		.loc 1 874 9 is_stmt 1 view .LVU522
 2014              		.loc 1 874 36 is_stmt 0 view .LVU523
 2015 0014 C369     		ldr	r3, [r0, #28]
 2016 0016 43EA0222 		orr	r2, r3, r2, lsl #8
 2017              	.LVL96:
 2018              		.loc 1 874 36 view .LVU524
 2019 001a C261     		str	r2, [r0, #28]
 875:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 2020              		.loc 1 875 9 is_stmt 1 view .LVU525
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 55


 2021              	.L104:
 876:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     default:
 877:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 878:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     }
 879:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** }
 2022              		.loc 1 879 1 is_stmt 0 view .LVU526
 2023 001c 7047     		bx	lr
 2024              	.LVL97:
 2025              	.L108:
 868:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)ocmode;
 2026              		.loc 1 868 9 is_stmt 1 view .LVU527
 868:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)ocmode;
 2027              		.loc 1 868 36 is_stmt 0 view .LVU528
 2028 001e C369     		ldr	r3, [r0, #28]
 2029 0020 23F07003 		bic	r3, r3, #112
 2030 0024 C361     		str	r3, [r0, #28]
 869:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 2031              		.loc 1 869 9 is_stmt 1 view .LVU529
 869:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 2032              		.loc 1 869 36 is_stmt 0 view .LVU530
 2033 0026 C369     		ldr	r3, [r0, #28]
 2034 0028 1A43     		orrs	r2, r2, r3
 2035              	.LVL98:
 869:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 2036              		.loc 1 869 36 view .LVU531
 2037 002a C261     		str	r2, [r0, #28]
 870:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* configure TIMER_CH_3 */
 2038              		.loc 1 870 9 is_stmt 1 view .LVU532
 2039 002c 7047     		bx	lr
 2040              	.LVL99:
 2041              	.L109:
 863:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(ocmode) << 8U);
 2042              		.loc 1 863 9 view .LVU533
 863:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(ocmode) << 8U);
 2043              		.loc 1 863 36 is_stmt 0 view .LVU534
 2044 002e 8369     		ldr	r3, [r0, #24]
 2045 0030 23F4E043 		bic	r3, r3, #28672
 2046 0034 8361     		str	r3, [r0, #24]
 864:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 2047              		.loc 1 864 9 is_stmt 1 view .LVU535
 864:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 2048              		.loc 1 864 36 is_stmt 0 view .LVU536
 2049 0036 8369     		ldr	r3, [r0, #24]
 2050 0038 43EA0222 		orr	r2, r3, r2, lsl #8
 2051              	.LVL100:
 864:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 2052              		.loc 1 864 36 view .LVU537
 2053 003c 8261     		str	r2, [r0, #24]
 865:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* configure TIMER_CH_2 */
 2054              		.loc 1 865 9 is_stmt 1 view .LVU538
 2055 003e 7047     		bx	lr
 2056              	.LVL101:
 2057              	.L110:
 858:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)ocmode;
 2058              		.loc 1 858 9 view .LVU539
 858:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)ocmode;
 2059              		.loc 1 858 36 is_stmt 0 view .LVU540
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 56


 2060 0040 8369     		ldr	r3, [r0, #24]
 2061 0042 23F07003 		bic	r3, r3, #112
 2062 0046 8361     		str	r3, [r0, #24]
 859:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 2063              		.loc 1 859 9 is_stmt 1 view .LVU541
 859:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 2064              		.loc 1 859 36 is_stmt 0 view .LVU542
 2065 0048 8369     		ldr	r3, [r0, #24]
 2066 004a 1A43     		orrs	r2, r2, r3
 2067              	.LVL102:
 859:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 2068              		.loc 1 859 36 view .LVU543
 2069 004c 8261     		str	r2, [r0, #24]
 860:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* configure TIMER_CH_1 */
 2070              		.loc 1 860 9 is_stmt 1 view .LVU544
 2071 004e 7047     		bx	lr
 2072              		.cfi_endproc
 2073              	.LFE152:
 2075              		.section	.text.timer_channel_output_pulse_value_config,"ax",%progbits
 2076              		.align	1
 2077              		.p2align 2,,3
 2078              		.global	timer_channel_output_pulse_value_config
 2079              		.syntax unified
 2080              		.thumb
 2081              		.thumb_func
 2083              	timer_channel_output_pulse_value_config:
 2084              	.LVL103:
 2085              	.LFB153:
 880:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
 881:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** /*!
 882:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \brief      configure TIMER channel output pulse value
 883:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
 884:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  channel:
 885:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
 886:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0..4,7..13))
 887:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0..4,7,8,11))
 888:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0..4,7))
 889:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0..4,7))
 890:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  pulse: channel output pulse value,0~65535
 891:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[out] none
 892:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \retval     none
 893:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** */
 894:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** void timer_channel_output_pulse_value_config(uint32_t timer_periph, uint16_t channel, uint32_t puls
 895:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** {
 2086              		.loc 1 895 1 view -0
 2087              		.cfi_startproc
 2088              		@ args = 0, pretend = 0, frame = 0
 2089              		@ frame_needed = 0, uses_anonymous_args = 0
 2090              		@ link register save eliminated.
 896:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     switch(channel) {
 2091              		.loc 1 896 5 view .LVU546
 2092 0000 0329     		cmp	r1, #3
 2093 0002 04D8     		bhi	.L111
 2094 0004 DFE801F0 		tbb	[pc, r1]
 2095              	.L114:
 2096 0008 08       		.byte	(.L117-.L114)/2
 2097 0009 06       		.byte	(.L116-.L114)/2
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 57


 2098 000a 04       		.byte	(.L115-.L114)/2
 2099 000b 02       		.byte	(.L113-.L114)/2
 2100              		.p2align 1
 2101              	.L113:
 897:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* configure TIMER_CH_0 */
 898:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     case TIMER_CH_0:
 899:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CH0CV(timer_periph) = (uint32_t)pulse;
 900:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 901:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* configure TIMER_CH_1 */
 902:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     case TIMER_CH_1:
 903:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CH1CV(timer_periph) = (uint32_t)pulse;
 904:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 905:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* configure TIMER_CH_2 */
 906:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     case TIMER_CH_2:
 907:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CH2CV(timer_periph) = (uint32_t)pulse;
 908:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 909:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* configure TIMER_CH_3 */
 910:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     case TIMER_CH_3:
 911:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CH3CV(timer_periph) = (uint32_t)pulse;
 2102              		.loc 1 911 9 view .LVU547
 2103              		.loc 1 911 35 is_stmt 0 view .LVU548
 2104 000c 0264     		str	r2, [r0, #64]
 912:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 2105              		.loc 1 912 9 is_stmt 1 view .LVU549
 2106              	.L111:
 913:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     default:
 914:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 915:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     }
 916:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** }
 2107              		.loc 1 916 1 is_stmt 0 view .LVU550
 2108 000e 7047     		bx	lr
 2109              	.L115:
 907:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 2110              		.loc 1 907 9 is_stmt 1 view .LVU551
 907:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 2111              		.loc 1 907 35 is_stmt 0 view .LVU552
 2112 0010 C263     		str	r2, [r0, #60]
 908:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* configure TIMER_CH_3 */
 2113              		.loc 1 908 9 is_stmt 1 view .LVU553
 2114 0012 7047     		bx	lr
 2115              	.L116:
 903:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 2116              		.loc 1 903 9 view .LVU554
 903:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 2117              		.loc 1 903 35 is_stmt 0 view .LVU555
 2118 0014 8263     		str	r2, [r0, #56]
 904:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* configure TIMER_CH_2 */
 2119              		.loc 1 904 9 is_stmt 1 view .LVU556
 2120 0016 7047     		bx	lr
 2121              	.L117:
 899:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 2122              		.loc 1 899 9 view .LVU557
 899:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 2123              		.loc 1 899 35 is_stmt 0 view .LVU558
 2124 0018 4263     		str	r2, [r0, #52]
 900:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* configure TIMER_CH_1 */
 2125              		.loc 1 900 9 is_stmt 1 view .LVU559
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 58


 2126 001a 7047     		bx	lr
 2127              		.cfi_endproc
 2128              	.LFE153:
 2130              		.section	.text.timer_channel_output_shadow_config,"ax",%progbits
 2131              		.align	1
 2132              		.p2align 2,,3
 2133              		.global	timer_channel_output_shadow_config
 2134              		.syntax unified
 2135              		.thumb
 2136              		.thumb_func
 2138              	timer_channel_output_shadow_config:
 2139              	.LVL104:
 2140              	.LFB154:
 917:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
 918:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** /*!
 919:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \brief      configure TIMER channel output shadow function
 920:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
 921:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  channel:
 922:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
 923:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0..4,7..13))
 924:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0..4,7,8,11))
 925:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0..4,7))
 926:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0..4,7))
 927:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  ocshadow: channel output shadow state
 928:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
 929:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_OC_SHADOW_ENABLE: channel output shadow state enable
 930:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_OC_SHADOW_DISABLE: channel output shadow state disable
 931:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[out] none
 932:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \retval     none
 933:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** */
 934:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** void timer_channel_output_shadow_config(uint32_t timer_periph, uint16_t channel, uint16_t ocshadow)
 935:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** {
 2141              		.loc 1 935 1 view -0
 2142              		.cfi_startproc
 2143              		@ args = 0, pretend = 0, frame = 0
 2144              		@ frame_needed = 0, uses_anonymous_args = 0
 2145              		@ link register save eliminated.
 936:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     switch(channel) {
 2146              		.loc 1 936 5 view .LVU561
 2147 0000 0329     		cmp	r1, #3
 2148 0002 0BD8     		bhi	.L118
 2149 0004 DFE801F0 		tbb	[pc, r1]
 2150              	.L121:
 2151 0008 1C       		.byte	(.L124-.L121)/2
 2152 0009 13       		.byte	(.L123-.L121)/2
 2153 000a 0B       		.byte	(.L122-.L121)/2
 2154 000b 02       		.byte	(.L120-.L121)/2
 2155              		.p2align 1
 2156              	.L120:
 937:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* configure TIMER_CH_0 */
 938:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     case TIMER_CH_0:
 939:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0COMSEN);
 940:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)ocshadow;
 941:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 942:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* configure TIMER_CH_1 */
 943:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     case TIMER_CH_1:
 944:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1COMSEN);
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 59


 945:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(ocshadow) << 8U);
 946:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 947:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* configure TIMER_CH_2 */
 948:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     case TIMER_CH_2:
 949:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH2COMSEN);
 950:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)ocshadow;
 951:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 952:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* configure TIMER_CH_3 */
 953:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     case TIMER_CH_3:
 954:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH3COMSEN);
 2157              		.loc 1 954 9 view .LVU562
 2158              		.loc 1 954 36 is_stmt 0 view .LVU563
 2159 000c C369     		ldr	r3, [r0, #28]
 2160 000e 23F40063 		bic	r3, r3, #2048
 2161 0012 C361     		str	r3, [r0, #28]
 955:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(ocshadow) << 8U);
 2162              		.loc 1 955 9 is_stmt 1 view .LVU564
 2163              		.loc 1 955 36 is_stmt 0 view .LVU565
 2164 0014 C369     		ldr	r3, [r0, #28]
 2165 0016 43EA0222 		orr	r2, r3, r2, lsl #8
 2166              	.LVL105:
 2167              		.loc 1 955 36 view .LVU566
 2168 001a C261     		str	r2, [r0, #28]
 956:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 2169              		.loc 1 956 9 is_stmt 1 view .LVU567
 2170              	.L118:
 957:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     default:
 958:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 959:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     }
 960:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** }
 2171              		.loc 1 960 1 is_stmt 0 view .LVU568
 2172 001c 7047     		bx	lr
 2173              	.LVL106:
 2174              	.L122:
 949:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)ocshadow;
 2175              		.loc 1 949 9 is_stmt 1 view .LVU569
 949:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)ocshadow;
 2176              		.loc 1 949 36 is_stmt 0 view .LVU570
 2177 001e C369     		ldr	r3, [r0, #28]
 2178 0020 23F00803 		bic	r3, r3, #8
 2179 0024 C361     		str	r3, [r0, #28]
 950:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 2180              		.loc 1 950 9 is_stmt 1 view .LVU571
 950:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 2181              		.loc 1 950 36 is_stmt 0 view .LVU572
 2182 0026 C369     		ldr	r3, [r0, #28]
 2183 0028 1A43     		orrs	r2, r2, r3
 2184              	.LVL107:
 950:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 2185              		.loc 1 950 36 view .LVU573
 2186 002a C261     		str	r2, [r0, #28]
 951:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* configure TIMER_CH_3 */
 2187              		.loc 1 951 9 is_stmt 1 view .LVU574
 2188 002c 7047     		bx	lr
 2189              	.LVL108:
 2190              	.L123:
 944:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(ocshadow) << 8U);
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 60


 2191              		.loc 1 944 9 view .LVU575
 944:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(ocshadow) << 8U);
 2192              		.loc 1 944 36 is_stmt 0 view .LVU576
 2193 002e 8369     		ldr	r3, [r0, #24]
 2194 0030 23F40063 		bic	r3, r3, #2048
 2195 0034 8361     		str	r3, [r0, #24]
 945:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 2196              		.loc 1 945 9 is_stmt 1 view .LVU577
 945:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 2197              		.loc 1 945 36 is_stmt 0 view .LVU578
 2198 0036 8369     		ldr	r3, [r0, #24]
 2199 0038 43EA0222 		orr	r2, r3, r2, lsl #8
 2200              	.LVL109:
 945:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 2201              		.loc 1 945 36 view .LVU579
 2202 003c 8261     		str	r2, [r0, #24]
 946:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* configure TIMER_CH_2 */
 2203              		.loc 1 946 9 is_stmt 1 view .LVU580
 2204 003e 7047     		bx	lr
 2205              	.LVL110:
 2206              	.L124:
 939:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)ocshadow;
 2207              		.loc 1 939 9 view .LVU581
 939:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)ocshadow;
 2208              		.loc 1 939 36 is_stmt 0 view .LVU582
 2209 0040 8369     		ldr	r3, [r0, #24]
 2210 0042 23F00803 		bic	r3, r3, #8
 2211 0046 8361     		str	r3, [r0, #24]
 940:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 2212              		.loc 1 940 9 is_stmt 1 view .LVU583
 940:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 2213              		.loc 1 940 36 is_stmt 0 view .LVU584
 2214 0048 8369     		ldr	r3, [r0, #24]
 2215 004a 1A43     		orrs	r2, r2, r3
 2216              	.LVL111:
 940:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 2217              		.loc 1 940 36 view .LVU585
 2218 004c 8261     		str	r2, [r0, #24]
 941:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* configure TIMER_CH_1 */
 2219              		.loc 1 941 9 is_stmt 1 view .LVU586
 2220 004e 7047     		bx	lr
 2221              		.cfi_endproc
 2222              	.LFE154:
 2224              		.section	.text.timer_channel_output_fast_config,"ax",%progbits
 2225              		.align	1
 2226              		.p2align 2,,3
 2227              		.global	timer_channel_output_fast_config
 2228              		.syntax unified
 2229              		.thumb
 2230              		.thumb_func
 2232              	timer_channel_output_fast_config:
 2233              	.LVL112:
 2234              	.LFB155:
 961:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
 962:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** /*!
 963:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \brief      configure TIMER channel output fast function
 964:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 61


 965:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  channel:
 966:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
 967:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0..4,7..13))
 968:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0..4,7,8,11))
 969:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0..4,7))
 970:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0..4,7))
 971:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  ocfast: channel output fast function
 972:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
 973:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_OC_FAST_ENABLE: channel output fast function enable
 974:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_OC_FAST_DISABLE: channel output fast function disable
 975:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[out] none
 976:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \retval     none
 977:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** */
 978:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** void timer_channel_output_fast_config(uint32_t timer_periph, uint16_t channel, uint16_t ocfast)
 979:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** {
 2235              		.loc 1 979 1 view -0
 2236              		.cfi_startproc
 2237              		@ args = 0, pretend = 0, frame = 0
 2238              		@ frame_needed = 0, uses_anonymous_args = 0
 2239              		@ link register save eliminated.
 980:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     switch(channel) {
 2240              		.loc 1 980 5 view .LVU588
 2241 0000 0329     		cmp	r1, #3
 2242 0002 0BD8     		bhi	.L125
 2243 0004 DFE801F0 		tbb	[pc, r1]
 2244              	.L128:
 2245 0008 1C       		.byte	(.L131-.L128)/2
 2246 0009 13       		.byte	(.L130-.L128)/2
 2247 000a 0B       		.byte	(.L129-.L128)/2
 2248 000b 02       		.byte	(.L127-.L128)/2
 2249              		.p2align 1
 2250              	.L127:
 981:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* configure TIMER_CH_0 */
 982:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     case TIMER_CH_0:
 983:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0COMFEN);
 984:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)ocfast;
 985:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 986:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* configure TIMER_CH_1 */
 987:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     case TIMER_CH_1:
 988:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1COMFEN);
 989:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)ocfast << 8U);
 990:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 991:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* configure TIMER_CH_2 */
 992:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     case TIMER_CH_2:
 993:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH2COMFEN);
 994:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)ocfast;
 995:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 996:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* configure TIMER_CH_3 */
 997:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     case TIMER_CH_3:
 998:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH3COMFEN);
 2251              		.loc 1 998 9 view .LVU589
 2252              		.loc 1 998 36 is_stmt 0 view .LVU590
 2253 000c C369     		ldr	r3, [r0, #28]
 2254 000e 23F48063 		bic	r3, r3, #1024
 2255 0012 C361     		str	r3, [r0, #28]
 999:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)ocfast << 8U);
 2256              		.loc 1 999 9 is_stmt 1 view .LVU591
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 62


 2257              		.loc 1 999 36 is_stmt 0 view .LVU592
 2258 0014 C369     		ldr	r3, [r0, #28]
 2259 0016 43EA0222 		orr	r2, r3, r2, lsl #8
 2260              	.LVL113:
 2261              		.loc 1 999 36 view .LVU593
 2262 001a C261     		str	r2, [r0, #28]
1000:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 2263              		.loc 1 1000 9 is_stmt 1 view .LVU594
 2264              	.L125:
1001:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     default:
1002:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
1003:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     }
1004:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** }
 2265              		.loc 1 1004 1 is_stmt 0 view .LVU595
 2266 001c 7047     		bx	lr
 2267              	.LVL114:
 2268              	.L129:
 993:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)ocfast;
 2269              		.loc 1 993 9 is_stmt 1 view .LVU596
 993:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)ocfast;
 2270              		.loc 1 993 36 is_stmt 0 view .LVU597
 2271 001e C369     		ldr	r3, [r0, #28]
 2272 0020 23F00403 		bic	r3, r3, #4
 2273 0024 C361     		str	r3, [r0, #28]
 994:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 2274              		.loc 1 994 9 is_stmt 1 view .LVU598
 994:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 2275              		.loc 1 994 36 is_stmt 0 view .LVU599
 2276 0026 C369     		ldr	r3, [r0, #28]
 2277 0028 1A43     		orrs	r2, r2, r3
 2278              	.LVL115:
 994:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 2279              		.loc 1 994 36 view .LVU600
 2280 002a C261     		str	r2, [r0, #28]
 995:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* configure TIMER_CH_3 */
 2281              		.loc 1 995 9 is_stmt 1 view .LVU601
 2282 002c 7047     		bx	lr
 2283              	.LVL116:
 2284              	.L130:
 988:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)ocfast << 8U);
 2285              		.loc 1 988 9 view .LVU602
 988:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)ocfast << 8U);
 2286              		.loc 1 988 36 is_stmt 0 view .LVU603
 2287 002e 8369     		ldr	r3, [r0, #24]
 2288 0030 23F48063 		bic	r3, r3, #1024
 2289 0034 8361     		str	r3, [r0, #24]
 989:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 2290              		.loc 1 989 9 is_stmt 1 view .LVU604
 989:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 2291              		.loc 1 989 36 is_stmt 0 view .LVU605
 2292 0036 8369     		ldr	r3, [r0, #24]
 2293 0038 43EA0222 		orr	r2, r3, r2, lsl #8
 2294              	.LVL117:
 989:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 2295              		.loc 1 989 36 view .LVU606
 2296 003c 8261     		str	r2, [r0, #24]
 990:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* configure TIMER_CH_2 */
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 63


 2297              		.loc 1 990 9 is_stmt 1 view .LVU607
 2298 003e 7047     		bx	lr
 2299              	.LVL118:
 2300              	.L131:
 983:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)ocfast;
 2301              		.loc 1 983 9 view .LVU608
 983:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)ocfast;
 2302              		.loc 1 983 36 is_stmt 0 view .LVU609
 2303 0040 8369     		ldr	r3, [r0, #24]
 2304 0042 23F00403 		bic	r3, r3, #4
 2305 0046 8361     		str	r3, [r0, #24]
 984:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 2306              		.loc 1 984 9 is_stmt 1 view .LVU610
 984:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 2307              		.loc 1 984 36 is_stmt 0 view .LVU611
 2308 0048 8369     		ldr	r3, [r0, #24]
 2309 004a 1A43     		orrs	r2, r2, r3
 2310              	.LVL119:
 984:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 2311              		.loc 1 984 36 view .LVU612
 2312 004c 8261     		str	r2, [r0, #24]
 985:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* configure TIMER_CH_1 */
 2313              		.loc 1 985 9 is_stmt 1 view .LVU613
 2314 004e 7047     		bx	lr
 2315              		.cfi_endproc
 2316              	.LFE155:
 2318              		.section	.text.timer_channel_output_clear_config,"ax",%progbits
 2319              		.align	1
 2320              		.p2align 2,,3
 2321              		.global	timer_channel_output_clear_config
 2322              		.syntax unified
 2323              		.thumb
 2324              		.thumb_func
 2326              	timer_channel_output_clear_config:
 2327              	.LVL120:
 2328              	.LFB156:
1005:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
1006:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** /*!
1007:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \brief      configure TIMER channel output clear function
1008:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1009:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  channel:
1010:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1011:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0..4,7))
1012:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0..4,7))
1013:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0..4,7))
1014:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0..4,7))
1015:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  occlear: channel output clear function
1016:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1017:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_OC_CLEAR_ENABLE: channel output clear function enable
1018:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_OC_CLEAR_DISABLE: channel output clear function disable
1019:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[out] none
1020:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \retval     none
1021:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** */
1022:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** void timer_channel_output_clear_config(uint32_t timer_periph, uint16_t channel, uint16_t occlear)
1023:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** {
 2329              		.loc 1 1023 1 view -0
 2330              		.cfi_startproc
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 64


 2331              		@ args = 0, pretend = 0, frame = 0
 2332              		@ frame_needed = 0, uses_anonymous_args = 0
 2333              		@ link register save eliminated.
1024:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     switch(channel) {
 2334              		.loc 1 1024 5 view .LVU615
 2335 0000 0329     		cmp	r1, #3
 2336 0002 0BD8     		bhi	.L132
 2337 0004 DFE801F0 		tbb	[pc, r1]
 2338              	.L135:
 2339 0008 1C       		.byte	(.L138-.L135)/2
 2340 0009 13       		.byte	(.L137-.L135)/2
 2341 000a 0B       		.byte	(.L136-.L135)/2
 2342 000b 02       		.byte	(.L134-.L135)/2
 2343              		.p2align 1
 2344              	.L134:
1025:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* configure TIMER_CH_0 */
1026:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     case TIMER_CH_0:
1027:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0COMCEN);
1028:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)occlear;
1029:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
1030:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* configure TIMER_CH_1 */
1031:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     case TIMER_CH_1:
1032:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1COMCEN);
1033:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)occlear << 8U);
1034:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
1035:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* configure TIMER_CH_2 */
1036:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     case TIMER_CH_2:
1037:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH2COMCEN);
1038:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)occlear;
1039:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
1040:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* configure TIMER_CH_3 */
1041:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     case TIMER_CH_3:
1042:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH3COMCEN);
 2345              		.loc 1 1042 9 view .LVU616
 2346              		.loc 1 1042 36 is_stmt 0 view .LVU617
 2347 000c C369     		ldr	r3, [r0, #28]
 2348 000e 23F40043 		bic	r3, r3, #32768
 2349 0012 C361     		str	r3, [r0, #28]
1043:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)occlear << 8U);
 2350              		.loc 1 1043 9 is_stmt 1 view .LVU618
 2351              		.loc 1 1043 36 is_stmt 0 view .LVU619
 2352 0014 C369     		ldr	r3, [r0, #28]
 2353 0016 43EA0222 		orr	r2, r3, r2, lsl #8
 2354              	.LVL121:
 2355              		.loc 1 1043 36 view .LVU620
 2356 001a C261     		str	r2, [r0, #28]
1044:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 2357              		.loc 1 1044 9 is_stmt 1 view .LVU621
 2358              	.L132:
1045:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     default:
1046:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
1047:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     }
1048:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** }
 2359              		.loc 1 1048 1 is_stmt 0 view .LVU622
 2360 001c 7047     		bx	lr
 2361              	.LVL122:
 2362              	.L136:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 65


1037:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)occlear;
 2363              		.loc 1 1037 9 is_stmt 1 view .LVU623
1037:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)occlear;
 2364              		.loc 1 1037 36 is_stmt 0 view .LVU624
 2365 001e C369     		ldr	r3, [r0, #28]
 2366 0020 23F08003 		bic	r3, r3, #128
 2367 0024 C361     		str	r3, [r0, #28]
1038:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 2368              		.loc 1 1038 9 is_stmt 1 view .LVU625
1038:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 2369              		.loc 1 1038 36 is_stmt 0 view .LVU626
 2370 0026 C369     		ldr	r3, [r0, #28]
 2371 0028 1A43     		orrs	r2, r2, r3
 2372              	.LVL123:
1038:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 2373              		.loc 1 1038 36 view .LVU627
 2374 002a C261     		str	r2, [r0, #28]
1039:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* configure TIMER_CH_3 */
 2375              		.loc 1 1039 9 is_stmt 1 view .LVU628
 2376 002c 7047     		bx	lr
 2377              	.LVL124:
 2378              	.L137:
1032:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)occlear << 8U);
 2379              		.loc 1 1032 9 view .LVU629
1032:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)occlear << 8U);
 2380              		.loc 1 1032 36 is_stmt 0 view .LVU630
 2381 002e 8369     		ldr	r3, [r0, #24]
 2382 0030 23F40043 		bic	r3, r3, #32768
 2383 0034 8361     		str	r3, [r0, #24]
1033:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 2384              		.loc 1 1033 9 is_stmt 1 view .LVU631
1033:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 2385              		.loc 1 1033 36 is_stmt 0 view .LVU632
 2386 0036 8369     		ldr	r3, [r0, #24]
 2387 0038 43EA0222 		orr	r2, r3, r2, lsl #8
 2388              	.LVL125:
1033:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 2389              		.loc 1 1033 36 view .LVU633
 2390 003c 8261     		str	r2, [r0, #24]
1034:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* configure TIMER_CH_2 */
 2391              		.loc 1 1034 9 is_stmt 1 view .LVU634
 2392 003e 7047     		bx	lr
 2393              	.LVL126:
 2394              	.L138:
1027:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)occlear;
 2395              		.loc 1 1027 9 view .LVU635
1027:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)occlear;
 2396              		.loc 1 1027 36 is_stmt 0 view .LVU636
 2397 0040 8369     		ldr	r3, [r0, #24]
 2398 0042 23F08003 		bic	r3, r3, #128
 2399 0046 8361     		str	r3, [r0, #24]
1028:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 2400              		.loc 1 1028 9 is_stmt 1 view .LVU637
1028:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 2401              		.loc 1 1028 36 is_stmt 0 view .LVU638
 2402 0048 8369     		ldr	r3, [r0, #24]
 2403 004a 1A43     		orrs	r2, r2, r3
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 66


 2404              	.LVL127:
1028:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 2405              		.loc 1 1028 36 view .LVU639
 2406 004c 8261     		str	r2, [r0, #24]
1029:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* configure TIMER_CH_1 */
 2407              		.loc 1 1029 9 is_stmt 1 view .LVU640
 2408 004e 7047     		bx	lr
 2409              		.cfi_endproc
 2410              	.LFE156:
 2412              		.section	.text.timer_channel_output_polarity_config,"ax",%progbits
 2413              		.align	1
 2414              		.p2align 2,,3
 2415              		.global	timer_channel_output_polarity_config
 2416              		.syntax unified
 2417              		.thumb
 2418              		.thumb_func
 2420              	timer_channel_output_polarity_config:
 2421              	.LVL128:
 2422              	.LFB157:
1049:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
1050:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** /*!
1051:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \brief      configure TIMER channel output polarity
1052:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1053:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  channel:
1054:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1055:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0..4,7..13))
1056:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0..4,7,8,11))
1057:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0..4,7))
1058:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0..4,7))
1059:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  ocpolarity: channel output polarity
1060:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1061:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_OC_POLARITY_HIGH: channel output polarity is high
1062:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_OC_POLARITY_LOW: channel output polarity is low
1063:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[out] none
1064:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \retval     none
1065:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** */
1066:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** void timer_channel_output_polarity_config(uint32_t timer_periph, uint16_t channel, uint16_t ocpolar
1067:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** {
 2423              		.loc 1 1067 1 view -0
 2424              		.cfi_startproc
 2425              		@ args = 0, pretend = 0, frame = 0
 2426              		@ frame_needed = 0, uses_anonymous_args = 0
 2427              		@ link register save eliminated.
1068:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     switch(channel) {
 2428              		.loc 1 1068 5 view .LVU642
 2429 0000 0329     		cmp	r1, #3
 2430 0002 0BD8     		bhi	.L139
 2431 0004 DFE801F0 		tbb	[pc, r1]
 2432              	.L142:
 2433 0008 1D       		.byte	(.L145-.L142)/2
 2434 0009 14       		.byte	(.L144-.L142)/2
 2435 000a 0B       		.byte	(.L143-.L142)/2
 2436 000b 02       		.byte	(.L141-.L142)/2
 2437              		.p2align 1
 2438              	.L141:
1069:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* configure TIMER_CH_0 */
1070:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     case TIMER_CH_0:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 67


1071:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0P);
1072:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocpolarity;
1073:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
1074:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* configure TIMER_CH_1 */
1075:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     case TIMER_CH_1:
1076:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1P);
1077:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocpolarity << 4U);
1078:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
1079:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* configure TIMER_CH_2 */
1080:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     case TIMER_CH_2:
1081:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2P);
1082:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocpolarity << 8U);
1083:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
1084:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* configure TIMER_CH_3 */
1085:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     case TIMER_CH_3:
1086:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH3P);
 2439              		.loc 1 1086 9 view .LVU643
 2440              		.loc 1 1086 36 is_stmt 0 view .LVU644
 2441 000c 036A     		ldr	r3, [r0, #32]
 2442 000e 23F40053 		bic	r3, r3, #8192
 2443 0012 0362     		str	r3, [r0, #32]
1087:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocpolarity << 12U);
 2444              		.loc 1 1087 9 is_stmt 1 view .LVU645
 2445              		.loc 1 1087 36 is_stmt 0 view .LVU646
 2446 0014 036A     		ldr	r3, [r0, #32]
 2447 0016 43EA0232 		orr	r2, r3, r2, lsl #12
 2448              	.LVL129:
 2449              		.loc 1 1087 36 view .LVU647
 2450 001a 0262     		str	r2, [r0, #32]
1088:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 2451              		.loc 1 1088 9 is_stmt 1 view .LVU648
 2452              	.L139:
1089:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     default:
1090:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
1091:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     }
1092:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** }
 2453              		.loc 1 1092 1 is_stmt 0 view .LVU649
 2454 001c 7047     		bx	lr
 2455              	.LVL130:
 2456              	.L143:
1081:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocpolarity << 8U);
 2457              		.loc 1 1081 9 is_stmt 1 view .LVU650
1081:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocpolarity << 8U);
 2458              		.loc 1 1081 36 is_stmt 0 view .LVU651
 2459 001e 036A     		ldr	r3, [r0, #32]
 2460 0020 23F40073 		bic	r3, r3, #512
 2461 0024 0362     		str	r3, [r0, #32]
1082:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 2462              		.loc 1 1082 9 is_stmt 1 view .LVU652
1082:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 2463              		.loc 1 1082 36 is_stmt 0 view .LVU653
 2464 0026 036A     		ldr	r3, [r0, #32]
 2465 0028 43EA0222 		orr	r2, r3, r2, lsl #8
 2466              	.LVL131:
1082:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 2467              		.loc 1 1082 36 view .LVU654
 2468 002c 0262     		str	r2, [r0, #32]
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 68


1083:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* configure TIMER_CH_3 */
 2469              		.loc 1 1083 9 is_stmt 1 view .LVU655
 2470 002e 7047     		bx	lr
 2471              	.LVL132:
 2472              	.L144:
1076:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocpolarity << 4U);
 2473              		.loc 1 1076 9 view .LVU656
1076:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocpolarity << 4U);
 2474              		.loc 1 1076 36 is_stmt 0 view .LVU657
 2475 0030 036A     		ldr	r3, [r0, #32]
 2476 0032 23F02003 		bic	r3, r3, #32
 2477 0036 0362     		str	r3, [r0, #32]
1077:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 2478              		.loc 1 1077 9 is_stmt 1 view .LVU658
1077:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 2479              		.loc 1 1077 36 is_stmt 0 view .LVU659
 2480 0038 036A     		ldr	r3, [r0, #32]
 2481 003a 43EA0212 		orr	r2, r3, r2, lsl #4
 2482              	.LVL133:
1077:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 2483              		.loc 1 1077 36 view .LVU660
 2484 003e 0262     		str	r2, [r0, #32]
1078:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* configure TIMER_CH_2 */
 2485              		.loc 1 1078 9 is_stmt 1 view .LVU661
 2486 0040 7047     		bx	lr
 2487              	.LVL134:
 2488              	.L145:
1071:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocpolarity;
 2489              		.loc 1 1071 9 view .LVU662
1071:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocpolarity;
 2490              		.loc 1 1071 36 is_stmt 0 view .LVU663
 2491 0042 036A     		ldr	r3, [r0, #32]
 2492 0044 23F00203 		bic	r3, r3, #2
 2493 0048 0362     		str	r3, [r0, #32]
1072:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 2494              		.loc 1 1072 9 is_stmt 1 view .LVU664
1072:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 2495              		.loc 1 1072 36 is_stmt 0 view .LVU665
 2496 004a 036A     		ldr	r3, [r0, #32]
 2497 004c 1A43     		orrs	r2, r2, r3
 2498              	.LVL135:
1072:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 2499              		.loc 1 1072 36 view .LVU666
 2500 004e 0262     		str	r2, [r0, #32]
1073:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* configure TIMER_CH_1 */
 2501              		.loc 1 1073 9 is_stmt 1 view .LVU667
 2502 0050 7047     		bx	lr
 2503              		.cfi_endproc
 2504              	.LFE157:
 2506 0052 00BF     		.section	.text.timer_channel_complementary_output_polarity_config,"ax",%progbits
 2507              		.align	1
 2508              		.p2align 2,,3
 2509              		.global	timer_channel_complementary_output_polarity_config
 2510              		.syntax unified
 2511              		.thumb
 2512              		.thumb_func
 2514              	timer_channel_complementary_output_polarity_config:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 69


 2515              	.LVL136:
 2516              	.LFB158:
1093:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
1094:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** /*!
1095:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \brief      configure TIMER channel complementary output polarity
1096:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1097:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  channel:
1098:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1099:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0..4,7..13))
1100:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0..4,7,8,11))
1101:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0..4,7))
1102:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  ocnpolarity: channel complementary output polarity
1103:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1104:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_OCN_POLARITY_HIGH: channel complementary output polarity is high
1105:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_OCN_POLARITY_LOW: channel complementary output polarity is low
1106:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[out] none
1107:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \retval     none
1108:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** */
1109:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** void timer_channel_complementary_output_polarity_config(uint32_t timer_periph, uint16_t channel, ui
1110:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** {
 2517              		.loc 1 1110 1 view -0
 2518              		.cfi_startproc
 2519              		@ args = 0, pretend = 0, frame = 0
 2520              		@ frame_needed = 0, uses_anonymous_args = 0
 2521              		@ link register save eliminated.
1111:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     switch(channel) {
 2522              		.loc 1 1111 5 view .LVU669
 2523 0000 0129     		cmp	r1, #1
 2524 0002 03D0     		beq	.L147
 2525 0004 0229     		cmp	r1, #2
 2526 0006 12D0     		beq	.L148
 2527 0008 49B1     		cbz	r1, .L150
1112:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* configure TIMER_CH_0 */
1113:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     case TIMER_CH_0:
1114:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0NP);
1115:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocnpolarity;
1116:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
1117:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* configure TIMER_CH_1 */
1118:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     case TIMER_CH_1:
1119:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1NP);
1120:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnpolarity << 4U);
1121:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
1122:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* configure TIMER_CH_2 */
1123:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     case TIMER_CH_2:
1124:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2NP);
1125:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnpolarity << 8U);
1126:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
1127:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     default:
1128:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
1129:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     }
1130:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** }
 2528              		.loc 1 1130 1 is_stmt 0 view .LVU670
 2529 000a 7047     		bx	lr
 2530              	.L147:
1119:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnpolarity << 4U);
 2531              		.loc 1 1119 9 is_stmt 1 view .LVU671
1119:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnpolarity << 4U);
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 70


 2532              		.loc 1 1119 36 is_stmt 0 view .LVU672
 2533 000c 036A     		ldr	r3, [r0, #32]
 2534 000e 23F08003 		bic	r3, r3, #128
 2535 0012 0362     		str	r3, [r0, #32]
1120:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 2536              		.loc 1 1120 9 is_stmt 1 view .LVU673
1120:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 2537              		.loc 1 1120 36 is_stmt 0 view .LVU674
 2538 0014 036A     		ldr	r3, [r0, #32]
 2539 0016 43EA0212 		orr	r2, r3, r2, lsl #4
 2540              	.LVL137:
1120:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 2541              		.loc 1 1120 36 view .LVU675
 2542 001a 0262     		str	r2, [r0, #32]
1121:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* configure TIMER_CH_2 */
 2543              		.loc 1 1121 9 is_stmt 1 view .LVU676
 2544 001c 7047     		bx	lr
 2545              	.LVL138:
 2546              	.L150:
1114:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocnpolarity;
 2547              		.loc 1 1114 9 view .LVU677
1114:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocnpolarity;
 2548              		.loc 1 1114 36 is_stmt 0 view .LVU678
 2549 001e 036A     		ldr	r3, [r0, #32]
 2550 0020 23F00803 		bic	r3, r3, #8
 2551 0024 0362     		str	r3, [r0, #32]
1115:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 2552              		.loc 1 1115 9 is_stmt 1 view .LVU679
1115:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 2553              		.loc 1 1115 36 is_stmt 0 view .LVU680
 2554 0026 036A     		ldr	r3, [r0, #32]
 2555 0028 1A43     		orrs	r2, r2, r3
 2556              	.LVL139:
1115:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 2557              		.loc 1 1115 36 view .LVU681
 2558 002a 0262     		str	r2, [r0, #32]
1116:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* configure TIMER_CH_1 */
 2559              		.loc 1 1116 9 is_stmt 1 view .LVU682
 2560 002c 7047     		bx	lr
 2561              	.LVL140:
 2562              	.L148:
1124:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnpolarity << 8U);
 2563              		.loc 1 1124 9 view .LVU683
1124:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnpolarity << 8U);
 2564              		.loc 1 1124 36 is_stmt 0 view .LVU684
 2565 002e 036A     		ldr	r3, [r0, #32]
 2566 0030 23F40063 		bic	r3, r3, #2048
 2567 0034 0362     		str	r3, [r0, #32]
1125:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 2568              		.loc 1 1125 9 is_stmt 1 view .LVU685
1125:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 2569              		.loc 1 1125 36 is_stmt 0 view .LVU686
 2570 0036 036A     		ldr	r3, [r0, #32]
 2571 0038 43EA0222 		orr	r2, r3, r2, lsl #8
 2572              	.LVL141:
1125:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 2573              		.loc 1 1125 36 view .LVU687
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 71


 2574 003c 0262     		str	r2, [r0, #32]
1126:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     default:
 2575              		.loc 1 1126 9 is_stmt 1 view .LVU688
 2576              		.loc 1 1130 1 is_stmt 0 view .LVU689
 2577 003e 7047     		bx	lr
 2578              		.cfi_endproc
 2579              	.LFE158:
 2581              		.section	.text.timer_channel_output_state_config,"ax",%progbits
 2582              		.align	1
 2583              		.p2align 2,,3
 2584              		.global	timer_channel_output_state_config
 2585              		.syntax unified
 2586              		.thumb
 2587              		.thumb_func
 2589              	timer_channel_output_state_config:
 2590              	.LVL142:
 2591              	.LFB159:
1131:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
1132:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** /*!
1133:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \brief      configure TIMER channel enable state
1134:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1135:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  channel:
1136:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1137:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0..4,7..13))
1138:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0..4,7,8,11))
1139:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0..4,7))
1140:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0..4,7))
1141:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  state: TIMER channel enable state
1142:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1143:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_CCX_ENABLE: channel enable
1144:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_CCX_DISABLE: channel disable
1145:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[out] none
1146:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \retval     none
1147:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** */
1148:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** void timer_channel_output_state_config(uint32_t timer_periph, uint16_t channel, uint32_t state)
1149:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** {
 2592              		.loc 1 1149 1 is_stmt 1 view -0
 2593              		.cfi_startproc
 2594              		@ args = 0, pretend = 0, frame = 0
 2595              		@ frame_needed = 0, uses_anonymous_args = 0
 2596              		@ link register save eliminated.
1150:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     switch(channel) {
 2597              		.loc 1 1150 5 view .LVU691
 2598 0000 0329     		cmp	r1, #3
 2599 0002 0BD8     		bhi	.L151
 2600 0004 DFE801F0 		tbb	[pc, r1]
 2601              	.L154:
 2602 0008 1D       		.byte	(.L157-.L154)/2
 2603 0009 14       		.byte	(.L156-.L154)/2
 2604 000a 0B       		.byte	(.L155-.L154)/2
 2605 000b 02       		.byte	(.L153-.L154)/2
 2606              		.p2align 1
 2607              	.L153:
1151:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* configure TIMER_CH_0 */
1152:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     case TIMER_CH_0:
1153:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0EN);
1154:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)state;
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 72


1155:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
1156:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* configure TIMER_CH_1 */
1157:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     case TIMER_CH_1:
1158:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1EN);
1159:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)state << 4U);
1160:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
1161:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* configure TIMER_CH_2 */
1162:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     case TIMER_CH_2:
1163:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2EN);
1164:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)state << 8U);
1165:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
1166:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* configure TIMER_CH_3 */
1167:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     case TIMER_CH_3:
1168:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH3EN);
 2608              		.loc 1 1168 9 view .LVU692
 2609              		.loc 1 1168 36 is_stmt 0 view .LVU693
 2610 000c 036A     		ldr	r3, [r0, #32]
 2611 000e 23F48053 		bic	r3, r3, #4096
 2612 0012 0362     		str	r3, [r0, #32]
1169:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)state << 12U);
 2613              		.loc 1 1169 9 is_stmt 1 view .LVU694
 2614              		.loc 1 1169 36 is_stmt 0 view .LVU695
 2615 0014 036A     		ldr	r3, [r0, #32]
 2616 0016 43EA0232 		orr	r2, r3, r2, lsl #12
 2617              	.LVL143:
 2618              		.loc 1 1169 36 view .LVU696
 2619 001a 0262     		str	r2, [r0, #32]
1170:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 2620              		.loc 1 1170 9 is_stmt 1 view .LVU697
 2621              	.L151:
1171:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     default:
1172:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
1173:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     }
1174:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** }
 2622              		.loc 1 1174 1 is_stmt 0 view .LVU698
 2623 001c 7047     		bx	lr
 2624              	.LVL144:
 2625              	.L155:
1163:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)state << 8U);
 2626              		.loc 1 1163 9 is_stmt 1 view .LVU699
1163:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)state << 8U);
 2627              		.loc 1 1163 36 is_stmt 0 view .LVU700
 2628 001e 036A     		ldr	r3, [r0, #32]
 2629 0020 23F48073 		bic	r3, r3, #256
 2630 0024 0362     		str	r3, [r0, #32]
1164:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 2631              		.loc 1 1164 9 is_stmt 1 view .LVU701
1164:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 2632              		.loc 1 1164 36 is_stmt 0 view .LVU702
 2633 0026 036A     		ldr	r3, [r0, #32]
 2634 0028 43EA0222 		orr	r2, r3, r2, lsl #8
 2635              	.LVL145:
1164:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 2636              		.loc 1 1164 36 view .LVU703
 2637 002c 0262     		str	r2, [r0, #32]
1165:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* configure TIMER_CH_3 */
 2638              		.loc 1 1165 9 is_stmt 1 view .LVU704
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 73


 2639 002e 7047     		bx	lr
 2640              	.LVL146:
 2641              	.L156:
1158:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)state << 4U);
 2642              		.loc 1 1158 9 view .LVU705
1158:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)state << 4U);
 2643              		.loc 1 1158 36 is_stmt 0 view .LVU706
 2644 0030 036A     		ldr	r3, [r0, #32]
 2645 0032 23F01003 		bic	r3, r3, #16
 2646 0036 0362     		str	r3, [r0, #32]
1159:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 2647              		.loc 1 1159 9 is_stmt 1 view .LVU707
1159:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 2648              		.loc 1 1159 36 is_stmt 0 view .LVU708
 2649 0038 036A     		ldr	r3, [r0, #32]
 2650 003a 43EA0212 		orr	r2, r3, r2, lsl #4
 2651              	.LVL147:
1159:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 2652              		.loc 1 1159 36 view .LVU709
 2653 003e 0262     		str	r2, [r0, #32]
1160:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* configure TIMER_CH_2 */
 2654              		.loc 1 1160 9 is_stmt 1 view .LVU710
 2655 0040 7047     		bx	lr
 2656              	.LVL148:
 2657              	.L157:
1153:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)state;
 2658              		.loc 1 1153 9 view .LVU711
1153:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)state;
 2659              		.loc 1 1153 36 is_stmt 0 view .LVU712
 2660 0042 036A     		ldr	r3, [r0, #32]
 2661 0044 23F00103 		bic	r3, r3, #1
 2662 0048 0362     		str	r3, [r0, #32]
1154:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 2663              		.loc 1 1154 9 is_stmt 1 view .LVU713
1154:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 2664              		.loc 1 1154 36 is_stmt 0 view .LVU714
 2665 004a 036A     		ldr	r3, [r0, #32]
 2666 004c 1A43     		orrs	r2, r2, r3
 2667              	.LVL149:
1154:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 2668              		.loc 1 1154 36 view .LVU715
 2669 004e 0262     		str	r2, [r0, #32]
1155:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* configure TIMER_CH_1 */
 2670              		.loc 1 1155 9 is_stmt 1 view .LVU716
 2671 0050 7047     		bx	lr
 2672              		.cfi_endproc
 2673              	.LFE159:
 2675 0052 00BF     		.section	.text.timer_channel_complementary_output_state_config,"ax",%progbits
 2676              		.align	1
 2677              		.p2align 2,,3
 2678              		.global	timer_channel_complementary_output_state_config
 2679              		.syntax unified
 2680              		.thumb
 2681              		.thumb_func
 2683              	timer_channel_complementary_output_state_config:
 2684              	.LVL150:
 2685              	.LFB160:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 74


1175:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
1176:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** /*!
1177:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \brief      configure TIMER channel complementary output enable state
1178:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,7)
1179:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  channel:
1180:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1181:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_CH_0: TIMER channel0
1182:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_CH_1: TIMER channel1
1183:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_CH_2: TIMER channel2
1184:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  ocnstate: TIMER channel complementary output enable state
1185:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1186:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_CCXN_ENABLE: channel complementary enable
1187:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_CCXN_DISABLE: channel complementary disable
1188:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[out] none
1189:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \retval     none
1190:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** */
1191:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** void timer_channel_complementary_output_state_config(uint32_t timer_periph, uint16_t channel, uint1
1192:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** {
 2686              		.loc 1 1192 1 view -0
 2687              		.cfi_startproc
 2688              		@ args = 0, pretend = 0, frame = 0
 2689              		@ frame_needed = 0, uses_anonymous_args = 0
 2690              		@ link register save eliminated.
1193:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     switch(channel) {
 2691              		.loc 1 1193 5 view .LVU718
 2692 0000 0129     		cmp	r1, #1
 2693 0002 03D0     		beq	.L159
 2694 0004 0229     		cmp	r1, #2
 2695 0006 12D0     		beq	.L160
 2696 0008 49B1     		cbz	r1, .L162
1194:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* configure TIMER_CH_0 */
1195:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     case TIMER_CH_0:
1196:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0NEN);
1197:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocnstate;
1198:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
1199:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* configure TIMER_CH_1 */
1200:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     case TIMER_CH_1:
1201:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1NEN);
1202:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnstate << 4U);
1203:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
1204:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* configure TIMER_CH_2 */
1205:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     case TIMER_CH_2:
1206:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2NEN);
1207:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnstate << 8U);
1208:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
1209:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     default:
1210:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
1211:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     }
1212:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** }
 2697              		.loc 1 1212 1 is_stmt 0 view .LVU719
 2698 000a 7047     		bx	lr
 2699              	.L159:
1201:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnstate << 4U);
 2700              		.loc 1 1201 9 is_stmt 1 view .LVU720
1201:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnstate << 4U);
 2701              		.loc 1 1201 36 is_stmt 0 view .LVU721
 2702 000c 036A     		ldr	r3, [r0, #32]
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 75


 2703 000e 23F04003 		bic	r3, r3, #64
 2704 0012 0362     		str	r3, [r0, #32]
1202:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 2705              		.loc 1 1202 9 is_stmt 1 view .LVU722
1202:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 2706              		.loc 1 1202 36 is_stmt 0 view .LVU723
 2707 0014 036A     		ldr	r3, [r0, #32]
 2708 0016 43EA0212 		orr	r2, r3, r2, lsl #4
 2709              	.LVL151:
1202:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 2710              		.loc 1 1202 36 view .LVU724
 2711 001a 0262     		str	r2, [r0, #32]
1203:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* configure TIMER_CH_2 */
 2712              		.loc 1 1203 9 is_stmt 1 view .LVU725
 2713 001c 7047     		bx	lr
 2714              	.LVL152:
 2715              	.L162:
1196:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocnstate;
 2716              		.loc 1 1196 9 view .LVU726
1196:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocnstate;
 2717              		.loc 1 1196 36 is_stmt 0 view .LVU727
 2718 001e 036A     		ldr	r3, [r0, #32]
 2719 0020 23F00403 		bic	r3, r3, #4
 2720 0024 0362     		str	r3, [r0, #32]
1197:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 2721              		.loc 1 1197 9 is_stmt 1 view .LVU728
1197:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 2722              		.loc 1 1197 36 is_stmt 0 view .LVU729
 2723 0026 036A     		ldr	r3, [r0, #32]
 2724 0028 1A43     		orrs	r2, r2, r3
 2725              	.LVL153:
1197:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 2726              		.loc 1 1197 36 view .LVU730
 2727 002a 0262     		str	r2, [r0, #32]
1198:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* configure TIMER_CH_1 */
 2728              		.loc 1 1198 9 is_stmt 1 view .LVU731
 2729 002c 7047     		bx	lr
 2730              	.LVL154:
 2731              	.L160:
1206:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnstate << 8U);
 2732              		.loc 1 1206 9 view .LVU732
1206:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnstate << 8U);
 2733              		.loc 1 1206 36 is_stmt 0 view .LVU733
 2734 002e 036A     		ldr	r3, [r0, #32]
 2735 0030 23F48063 		bic	r3, r3, #1024
 2736 0034 0362     		str	r3, [r0, #32]
1207:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 2737              		.loc 1 1207 9 is_stmt 1 view .LVU734
1207:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 2738              		.loc 1 1207 36 is_stmt 0 view .LVU735
 2739 0036 036A     		ldr	r3, [r0, #32]
 2740 0038 43EA0222 		orr	r2, r3, r2, lsl #8
 2741              	.LVL155:
1207:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 2742              		.loc 1 1207 36 view .LVU736
 2743 003c 0262     		str	r2, [r0, #32]
1208:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     default:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 76


 2744              		.loc 1 1208 9 is_stmt 1 view .LVU737
 2745              		.loc 1 1212 1 is_stmt 0 view .LVU738
 2746 003e 7047     		bx	lr
 2747              		.cfi_endproc
 2748              	.LFE160:
 2750              		.section	.text.timer_channel_input_struct_para_init,"ax",%progbits
 2751              		.align	1
 2752              		.p2align 2,,3
 2753              		.global	timer_channel_input_struct_para_init
 2754              		.syntax unified
 2755              		.thumb
 2756              		.thumb_func
 2758              	timer_channel_input_struct_para_init:
 2759              	.LVL156:
 2760              	.LFB161:
1213:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
1214:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** /*!
1215:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \brief      initialize TIMER channel input parameter struct
1216:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  icpara: TIMER channel intput parameter struct
1217:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[out] none
1218:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \retval     none
1219:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** */
1220:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** void timer_channel_input_struct_para_init(timer_ic_parameter_struct *icpara)
1221:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** {
 2761              		.loc 1 1221 1 is_stmt 1 view -0
 2762              		.cfi_startproc
 2763              		@ args = 0, pretend = 0, frame = 0
 2764              		@ frame_needed = 0, uses_anonymous_args = 0
 2765              		@ link register save eliminated.
1222:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* initialize the channel input parameter struct member with the default value */
1223:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     icpara->icpolarity  = TIMER_IC_POLARITY_RISING;
 2766              		.loc 1 1223 5 view .LVU740
1224:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     icpara->icselection = TIMER_IC_SELECTION_DIRECTTI;
 2767              		.loc 1 1224 5 view .LVU741
1225:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     icpara->icprescaler = TIMER_IC_PSC_DIV1;
 2768              		.loc 1 1225 5 view .LVU742
1226:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     icpara->icfilter    = 0U;
 2769              		.loc 1 1226 5 view .LVU743
1223:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     icpara->icselection = TIMER_IC_SELECTION_DIRECTTI;
 2770              		.loc 1 1223 25 is_stmt 0 view .LVU744
 2771 0000 4FF48032 		mov	r2, #65536
 2772 0004 0023     		movs	r3, #0
 2773 0006 0260     		str	r2, [r0]	@ unaligned
 2774 0008 4360     		str	r3, [r0, #4]	@ unaligned
1227:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** }
 2775              		.loc 1 1227 1 view .LVU745
 2776 000a 7047     		bx	lr
 2777              		.cfi_endproc
 2778              	.LFE161:
 2780              		.section	.text.timer_input_capture_config,"ax",%progbits
 2781              		.align	1
 2782              		.p2align 2,,3
 2783              		.global	timer_input_capture_config
 2784              		.syntax unified
 2785              		.thumb
 2786              		.thumb_func
 2788              	timer_input_capture_config:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 77


 2789              	.LVL157:
 2790              	.LFB162:
1228:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
1229:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** /*!
1230:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \brief      configure TIMER input capture parameter
1231:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1232:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  channel:
1233:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1234:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0..4,7..13))
1235:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0..4,7,8,11))
1236:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0..4,7))
1237:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0..4,7))
1238:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****      \param[in]  icpara: TIMER channel intput parameter struct
1239:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****                  icpolarity: TIMER_IC_POLARITY_RISING,TIMER_IC_POLARITY_FALLING,TIMER_IC_POLARITY_B
1240:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****                  icselection: TIMER_IC_SELECTION_DIRECTTI,TIMER_IC_SELECTION_INDIRECTTI,TIMER_IC_SE
1241:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****                  icprescaler: TIMER_IC_PSC_DIV1,TIMER_IC_PSC_DIV2,TIMER_IC_PSC_DIV4,TIMER_IC_PSC_DI
1242:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****                  icfilter: 0~15
1243:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[out]  none
1244:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \retval      none
1245:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** */
1246:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** void timer_input_capture_config(uint32_t timer_periph, uint16_t channel, timer_ic_parameter_struct 
1247:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** {
 2791              		.loc 1 1247 1 is_stmt 1 view -0
 2792              		.cfi_startproc
 2793              		@ args = 0, pretend = 0, frame = 0
 2794              		@ frame_needed = 0, uses_anonymous_args = 0
1248:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     switch(channel) {
 2795              		.loc 1 1248 5 view .LVU747
1247:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     switch(channel) {
 2796              		.loc 1 1247 1 is_stmt 0 view .LVU748
 2797 0000 30B5     		push	{r4, r5, lr}
 2798              	.LCFI41:
 2799              		.cfi_def_cfa_offset 12
 2800              		.cfi_offset 4, -12
 2801              		.cfi_offset 5, -8
 2802              		.cfi_offset 14, -4
 2803              		.loc 1 1248 5 view .LVU749
 2804 0002 0329     		cmp	r1, #3
 2805 0004 31D8     		bhi	.L164
 2806 0006 DFE801F0 		tbb	[pc, r1]
 2807              	.L167:
 2808 000a 8A       		.byte	(.L170-.L167)/2
 2809 000b 5C       		.byte	(.L169-.L167)/2
 2810 000c 31       		.byte	(.L168-.L167)/2
 2811 000d 02       		.byte	(.L166-.L167)/2
 2812              		.p2align 1
 2813              	.L166:
1249:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* configure TIMER_CH_0 */
1250:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     case TIMER_CH_0:
1251:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* reset the CH0EN bit */
1252:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0EN);
1253:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
1254:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* reset the CH0P and CH0NP bits */
1255:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH0P | TIMER_CHCTL2_CH0NP));
1256:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)(icpara->icpolarity);
1257:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* reset the CH0MS bit */
1258:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0MS);
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 78


1259:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)(icpara->icselection);
1260:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* reset the CH0CAPFLT bit */
1261:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0CAPFLT);
1262:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 4U);
1263:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
1264:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* set the CH0EN bit */
1265:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH0EN;
1266:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
1267:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
1268:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* configure TIMER_CH_1 */
1269:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     case TIMER_CH_1:
1270:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* reset the CH1EN bit */
1271:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1EN);
1272:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
1273:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* reset the CH1P and CH1NP bits */
1274:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH1P | TIMER_CHCTL2_CH1NP));
1275:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 4U);
1276:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* reset the CH1MS bit */
1277:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1MS);
1278:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection) << 8U);
1279:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* reset the CH1CAPFLT bit */
1280:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1CAPFLT);
1281:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 12U);
1282:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
1283:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* set the CH1EN bit */
1284:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH1EN;
1285:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
1286:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* configure TIMER_CH_2 */
1287:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     case TIMER_CH_2:
1288:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* reset the CH2EN bit */
1289:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2EN);
1290:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
1291:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* reset the CH2P and CH2NP bits */
1292:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH2P | TIMER_CHCTL2_CH2NP));
1293:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 8U);
1294:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
1295:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* reset the CH2MS bit */
1296:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH2MS);
1297:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection));
1298:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
1299:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* reset the CH2CAPFLT bit */
1300:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH2CAPFLT);
1301:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 4U);
1302:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
1303:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* set the CH2EN bit */
1304:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH2EN;
1305:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
1306:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* configure TIMER_CH_3 */
1307:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     case TIMER_CH_3:
1308:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* reset the CH3EN bit */
1309:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH3EN);
 2814              		.loc 1 1309 9 is_stmt 1 view .LVU750
 2815              		.loc 1 1309 36 is_stmt 0 view .LVU751
 2816 000e 016A     		ldr	r1, [r0, #32]
 2817              	.LVL158:
1310:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
1311:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* reset the CH3P bits */
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 79


1312:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH3P));
1313:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 12U);
 2818              		.loc 1 1313 50 view .LVU752
 2819 0010 1488     		ldrh	r4, [r2]
1314:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
1315:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* reset the CH3MS bit */
1316:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH3MS);
1317:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection) << 8U);
 2820              		.loc 1 1317 50 view .LVU753
 2821 0012 B2F802E0 		ldrh	lr, [r2, #2]
1318:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
1319:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* reset the CH3CAPFLT bit */
1320:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH3CAPFLT);
1321:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 12U);
 2822              		.loc 1 1321 50 view .LVU754
 2823 0016 B2F806C0 		ldrh	ip, [r2, #6]
1309:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
 2824              		.loc 1 1309 36 view .LVU755
 2825 001a 21F48051 		bic	r1, r1, #4096
 2826 001e 0162     		str	r1, [r0, #32]
1312:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 12U);
 2827              		.loc 1 1312 9 is_stmt 1 view .LVU756
1312:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 12U);
 2828              		.loc 1 1312 36 is_stmt 0 view .LVU757
 2829 0020 036A     		ldr	r3, [r0, #32]
 2830 0022 23F40053 		bic	r3, r3, #8192
 2831 0026 0362     		str	r3, [r0, #32]
1313:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
 2832              		.loc 1 1313 9 is_stmt 1 view .LVU758
1313:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
 2833              		.loc 1 1313 36 is_stmt 0 view .LVU759
 2834 0028 036A     		ldr	r3, [r0, #32]
 2835 002a 43EA0433 		orr	r3, r3, r4, lsl #12
 2836 002e 0362     		str	r3, [r0, #32]
1316:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection) << 8U);
 2837              		.loc 1 1316 9 is_stmt 1 view .LVU760
1316:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection) << 8U);
 2838              		.loc 1 1316 36 is_stmt 0 view .LVU761
 2839 0030 C369     		ldr	r3, [r0, #28]
1322:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
1323:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* set the CH3EN bit */
1324:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH3EN;
1325:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
1326:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     default:
1327:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
1328:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     }
1329:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* configure TIMER channel input capture prescaler value */
1330:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     timer_channel_input_capture_prescaler_config(timer_periph, channel, (uint16_t)(icpara->icpresca
 2840              		.loc 1 1330 90 view .LVU762
 2841 0032 9488     		ldrh	r4, [r2, #4]
1316:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection) << 8U);
 2842              		.loc 1 1316 36 view .LVU763
 2843 0034 23F44073 		bic	r3, r3, #768
 2844 0038 C361     		str	r3, [r0, #28]
1317:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
 2845              		.loc 1 1317 9 is_stmt 1 view .LVU764
1317:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 80


 2846              		.loc 1 1317 36 is_stmt 0 view .LVU765
 2847 003a C169     		ldr	r1, [r0, #28]
 2848 003c 41EA0E21 		orr	r1, r1, lr, lsl #8
 2849 0040 C161     		str	r1, [r0, #28]
1320:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 12U);
 2850              		.loc 1 1320 9 is_stmt 1 view .LVU766
1320:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 12U);
 2851              		.loc 1 1320 36 is_stmt 0 view .LVU767
 2852 0042 C169     		ldr	r1, [r0, #28]
 2853 0044 21F47041 		bic	r1, r1, #61440
 2854 0048 C161     		str	r1, [r0, #28]
1321:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
 2855              		.loc 1 1321 9 is_stmt 1 view .LVU768
1321:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
 2856              		.loc 1 1321 36 is_stmt 0 view .LVU769
 2857 004a C269     		ldr	r2, [r0, #28]
 2858              	.LVL159:
1321:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
 2859              		.loc 1 1321 36 view .LVU770
 2860 004c 42EA0C32 		orr	r2, r2, ip, lsl #12
 2861 0050 C261     		str	r2, [r0, #28]
1324:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 2862              		.loc 1 1324 9 is_stmt 1 view .LVU771
1324:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 2863              		.loc 1 1324 36 is_stmt 0 view .LVU772
 2864 0052 026A     		ldr	r2, [r0, #32]
 2865 0054 42F48052 		orr	r2, r2, #4096
 2866 0058 0262     		str	r2, [r0, #32]
1325:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     default:
 2867              		.loc 1 1325 9 is_stmt 1 view .LVU773
 2868              		.loc 1 1330 5 view .LVU774
 2869              	.LVL160:
 2870              	.LBB22:
 2871              	.LBI22:
1331:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** }
1332:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
1333:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** /*!
1334:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \brief      configure TIMER channel input capture prescaler value
1335:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1336:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  channel:
1337:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1338:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0..4,7..13))
1339:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0..4,7,8,11))
1340:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0..4,7))
1341:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0..4,7))
1342:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  prescaler: channel input capture prescaler value
1343:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1344:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_IC_PSC_DIV1: no prescaler
1345:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_IC_PSC_DIV2: divided by 2
1346:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_IC_PSC_DIV4: divided by 4
1347:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_IC_PSC_DIV8: divided by 8
1348:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[out] none
1349:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \retval     none
1350:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** */
1351:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** void timer_channel_input_capture_prescaler_config(uint32_t timer_periph, uint16_t channel, uint16_t
 2872              		.loc 1 1351 6 view .LVU775
 2873              	.LBB23:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 81


1352:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** {
1353:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     switch(channel) {
 2874              		.loc 1 1353 5 view .LVU776
1354:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* configure TIMER_CH_0 */
1355:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     case TIMER_CH_0:
1356:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0CAPPSC);
1357:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)prescaler;
1358:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
1359:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* configure TIMER_CH_1 */
1360:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     case TIMER_CH_1:
1361:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1CAPPSC);
1362:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= ((uint32_t)prescaler << 8U);
1363:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
1364:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* configure TIMER_CH_2 */
1365:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     case TIMER_CH_2:
1366:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH2CAPPSC);
1367:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)prescaler;
1368:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
1369:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* configure TIMER_CH_3 */
1370:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     case TIMER_CH_3:
1371:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH3CAPPSC);
 2875              		.loc 1 1371 9 view .LVU777
 2876              		.loc 1 1371 36 is_stmt 0 view .LVU778
 2877 005a C269     		ldr	r2, [r0, #28]
 2878 005c 22F44062 		bic	r2, r2, #3072
 2879 0060 C261     		str	r2, [r0, #28]
1372:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) |= ((uint32_t)prescaler << 8U);
 2880              		.loc 1 1372 9 is_stmt 1 view .LVU779
 2881              		.loc 1 1372 36 is_stmt 0 view .LVU780
 2882 0062 C369     		ldr	r3, [r0, #28]
 2883 0064 43EA0423 		orr	r3, r3, r4, lsl #8
 2884 0068 C361     		str	r3, [r0, #28]
1373:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 2885              		.loc 1 1373 9 is_stmt 1 view .LVU781
 2886              	.LVL161:
 2887              	.L164:
 2888              		.loc 1 1373 9 is_stmt 0 view .LVU782
 2889              	.LBE23:
 2890              	.LBE22:
1331:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
 2891              		.loc 1 1331 1 view .LVU783
 2892 006a 30BD     		pop	{r4, r5, pc}
 2893              	.LVL162:
 2894              	.L168:
1289:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
 2895              		.loc 1 1289 9 is_stmt 1 view .LVU784
1289:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
 2896              		.loc 1 1289 36 is_stmt 0 view .LVU785
 2897 006c 016A     		ldr	r1, [r0, #32]
 2898              	.LVL163:
1293:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
 2899              		.loc 1 1293 50 view .LVU786
 2900 006e 1488     		ldrh	r4, [r2]
1289:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
 2901              		.loc 1 1289 36 view .LVU787
 2902 0070 21F48071 		bic	r1, r1, #256
 2903 0074 0162     		str	r1, [r0, #32]
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 82


1292:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 8U);
 2904              		.loc 1 1292 9 is_stmt 1 view .LVU788
1292:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 8U);
 2905              		.loc 1 1292 36 is_stmt 0 view .LVU789
 2906 0076 036A     		ldr	r3, [r0, #32]
1297:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
 2907              		.loc 1 1297 39 view .LVU790
 2908 0078 5188     		ldrh	r1, [r2, #2]
1292:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 8U);
 2909              		.loc 1 1292 36 view .LVU791
 2910 007a 23F42063 		bic	r3, r3, #2560
 2911 007e 0362     		str	r3, [r0, #32]
1293:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
 2912              		.loc 1 1293 9 is_stmt 1 view .LVU792
1293:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
 2913              		.loc 1 1293 36 is_stmt 0 view .LVU793
 2914 0080 036A     		ldr	r3, [r0, #32]
 2915 0082 43EA0423 		orr	r3, r3, r4, lsl #8
 2916 0086 0362     		str	r3, [r0, #32]
1296:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection));
 2917              		.loc 1 1296 9 is_stmt 1 view .LVU794
1296:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection));
 2918              		.loc 1 1296 36 is_stmt 0 view .LVU795
 2919 0088 C369     		ldr	r3, [r0, #28]
1301:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
 2920              		.loc 1 1301 50 view .LVU796
 2921 008a D488     		ldrh	r4, [r2, #6]
1296:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection));
 2922              		.loc 1 1296 36 view .LVU797
 2923 008c 23F00303 		bic	r3, r3, #3
 2924 0090 C361     		str	r3, [r0, #28]
1297:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
 2925              		.loc 1 1297 9 is_stmt 1 view .LVU798
1297:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
 2926              		.loc 1 1297 36 is_stmt 0 view .LVU799
 2927 0092 C569     		ldr	r5, [r0, #28]
1330:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** }
 2928              		.loc 1 1330 90 view .LVU800
 2929 0094 9388     		ldrh	r3, [r2, #4]
1297:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
 2930              		.loc 1 1297 36 view .LVU801
 2931 0096 2943     		orrs	r1, r1, r5
 2932 0098 C161     		str	r1, [r0, #28]
1300:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 4U);
 2933              		.loc 1 1300 9 is_stmt 1 view .LVU802
1300:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 4U);
 2934              		.loc 1 1300 36 is_stmt 0 view .LVU803
 2935 009a C169     		ldr	r1, [r0, #28]
 2936 009c 21F0F001 		bic	r1, r1, #240
 2937 00a0 C161     		str	r1, [r0, #28]
1301:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
 2938              		.loc 1 1301 9 is_stmt 1 view .LVU804
1301:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
 2939              		.loc 1 1301 36 is_stmt 0 view .LVU805
 2940 00a2 C269     		ldr	r2, [r0, #28]
 2941              	.LVL164:
1301:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 83


 2942              		.loc 1 1301 36 view .LVU806
 2943 00a4 42EA0412 		orr	r2, r2, r4, lsl #4
 2944 00a8 C261     		str	r2, [r0, #28]
1304:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 2945              		.loc 1 1304 9 is_stmt 1 view .LVU807
1304:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 2946              		.loc 1 1304 36 is_stmt 0 view .LVU808
 2947 00aa 026A     		ldr	r2, [r0, #32]
 2948 00ac 42F48072 		orr	r2, r2, #256
 2949 00b0 0262     		str	r2, [r0, #32]
1305:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* configure TIMER_CH_3 */
 2950              		.loc 1 1305 9 is_stmt 1 view .LVU809
1330:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** }
 2951              		.loc 1 1330 5 view .LVU810
 2952              	.LVL165:
 2953              	.LBB29:
1351:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** {
 2954              		.loc 1 1351 6 view .LVU811
 2955              	.LBB26:
1353:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* configure TIMER_CH_0 */
 2956              		.loc 1 1353 5 view .LVU812
1366:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)prescaler;
 2957              		.loc 1 1366 9 view .LVU813
1366:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)prescaler;
 2958              		.loc 1 1366 36 is_stmt 0 view .LVU814
 2959 00b2 C269     		ldr	r2, [r0, #28]
 2960 00b4 22F00C02 		bic	r2, r2, #12
 2961 00b8 C261     		str	r2, [r0, #28]
1367:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 2962              		.loc 1 1367 9 is_stmt 1 view .LVU815
1367:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 2963              		.loc 1 1367 36 is_stmt 0 view .LVU816
 2964 00ba C269     		ldr	r2, [r0, #28]
 2965 00bc 1343     		orrs	r3, r3, r2
 2966              	.LVL166:
1367:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 2967              		.loc 1 1367 36 view .LVU817
 2968 00be C361     		str	r3, [r0, #28]
1368:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* configure TIMER_CH_3 */
 2969              		.loc 1 1368 9 is_stmt 1 view .LVU818
 2970              	.LBE26:
 2971              	.LBE29:
1331:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
 2972              		.loc 1 1331 1 is_stmt 0 view .LVU819
 2973 00c0 30BD     		pop	{r4, r5, pc}
 2974              	.LVL167:
 2975              	.L169:
1271:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
 2976              		.loc 1 1271 9 is_stmt 1 view .LVU820
1271:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
 2977              		.loc 1 1271 36 is_stmt 0 view .LVU821
 2978 00c2 016A     		ldr	r1, [r0, #32]
 2979              	.LVL168:
1275:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* reset the CH1MS bit */
 2980              		.loc 1 1275 50 view .LVU822
 2981 00c4 1488     		ldrh	r4, [r2]
1278:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* reset the CH1CAPFLT bit */
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 84


 2982              		.loc 1 1278 50 view .LVU823
 2983 00c6 B2F802C0 		ldrh	ip, [r2, #2]
1281:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
 2984              		.loc 1 1281 50 view .LVU824
 2985 00ca D588     		ldrh	r5, [r2, #6]
1271:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
 2986              		.loc 1 1271 36 view .LVU825
 2987 00cc 21F01001 		bic	r1, r1, #16
 2988 00d0 0162     		str	r1, [r0, #32]
1274:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 4U);
 2989              		.loc 1 1274 9 is_stmt 1 view .LVU826
1274:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 4U);
 2990              		.loc 1 1274 36 is_stmt 0 view .LVU827
 2991 00d2 036A     		ldr	r3, [r0, #32]
 2992 00d4 23F0A003 		bic	r3, r3, #160
 2993 00d8 0362     		str	r3, [r0, #32]
1275:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* reset the CH1MS bit */
 2994              		.loc 1 1275 9 is_stmt 1 view .LVU828
1275:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* reset the CH1MS bit */
 2995              		.loc 1 1275 36 is_stmt 0 view .LVU829
 2996 00da 036A     		ldr	r3, [r0, #32]
 2997 00dc 43EA0413 		orr	r3, r3, r4, lsl #4
 2998 00e0 0362     		str	r3, [r0, #32]
1277:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection) << 8U);
 2999              		.loc 1 1277 9 is_stmt 1 view .LVU830
1277:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection) << 8U);
 3000              		.loc 1 1277 36 is_stmt 0 view .LVU831
 3001 00e2 8369     		ldr	r3, [r0, #24]
1330:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** }
 3002              		.loc 1 1330 90 view .LVU832
 3003 00e4 9488     		ldrh	r4, [r2, #4]
1277:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection) << 8U);
 3004              		.loc 1 1277 36 view .LVU833
 3005 00e6 23F44073 		bic	r3, r3, #768
 3006 00ea 8361     		str	r3, [r0, #24]
1278:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* reset the CH1CAPFLT bit */
 3007              		.loc 1 1278 9 is_stmt 1 view .LVU834
1278:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* reset the CH1CAPFLT bit */
 3008              		.loc 1 1278 36 is_stmt 0 view .LVU835
 3009 00ec 8169     		ldr	r1, [r0, #24]
 3010 00ee 41EA0C21 		orr	r1, r1, ip, lsl #8
 3011 00f2 8161     		str	r1, [r0, #24]
1280:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 12U);
 3012              		.loc 1 1280 9 is_stmt 1 view .LVU836
1280:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 12U);
 3013              		.loc 1 1280 36 is_stmt 0 view .LVU837
 3014 00f4 8169     		ldr	r1, [r0, #24]
 3015 00f6 21F47041 		bic	r1, r1, #61440
 3016 00fa 8161     		str	r1, [r0, #24]
1281:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
 3017              		.loc 1 1281 9 is_stmt 1 view .LVU838
1281:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
 3018              		.loc 1 1281 36 is_stmt 0 view .LVU839
 3019 00fc 8269     		ldr	r2, [r0, #24]
 3020              	.LVL169:
1281:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
 3021              		.loc 1 1281 36 view .LVU840
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 85


 3022 00fe 42EA0532 		orr	r2, r2, r5, lsl #12
 3023 0102 8261     		str	r2, [r0, #24]
1284:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 3024              		.loc 1 1284 9 is_stmt 1 view .LVU841
1284:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 3025              		.loc 1 1284 36 is_stmt 0 view .LVU842
 3026 0104 026A     		ldr	r2, [r0, #32]
 3027 0106 42F01002 		orr	r2, r2, #16
 3028 010a 0262     		str	r2, [r0, #32]
1285:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* configure TIMER_CH_2 */
 3029              		.loc 1 1285 9 is_stmt 1 view .LVU843
1330:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** }
 3030              		.loc 1 1330 5 view .LVU844
 3031              	.LVL170:
 3032              	.LBB30:
1351:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** {
 3033              		.loc 1 1351 6 view .LVU845
 3034              	.LBB27:
1353:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* configure TIMER_CH_0 */
 3035              		.loc 1 1353 5 view .LVU846
 3036              	.LBB24:
 3037              	.LBI24:
1351:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** {
 3038              		.loc 1 1351 6 view .LVU847
 3039              	.LBB25:
1361:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= ((uint32_t)prescaler << 8U);
 3040              		.loc 1 1361 9 view .LVU848
1361:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= ((uint32_t)prescaler << 8U);
 3041              		.loc 1 1361 36 is_stmt 0 view .LVU849
 3042 010c 8269     		ldr	r2, [r0, #24]
 3043 010e 22F44062 		bic	r2, r2, #3072
 3044 0112 8261     		str	r2, [r0, #24]
1362:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 3045              		.loc 1 1362 9 is_stmt 1 view .LVU850
1362:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 3046              		.loc 1 1362 36 is_stmt 0 view .LVU851
 3047 0114 8369     		ldr	r3, [r0, #24]
 3048 0116 43EA0423 		orr	r3, r3, r4, lsl #8
 3049 011a 8361     		str	r3, [r0, #24]
1363:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* configure TIMER_CH_2 */
 3050              		.loc 1 1363 9 is_stmt 1 view .LVU852
 3051              	.LBE25:
 3052              	.LBE24:
 3053              	.LBE27:
 3054              	.LBE30:
1331:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
 3055              		.loc 1 1331 1 is_stmt 0 view .LVU853
 3056 011c 30BD     		pop	{r4, r5, pc}
 3057              	.LVL171:
 3058              	.L170:
1252:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
 3059              		.loc 1 1252 9 is_stmt 1 view .LVU854
1252:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
 3060              		.loc 1 1252 36 is_stmt 0 view .LVU855
 3061 011e 016A     		ldr	r1, [r0, #32]
 3062              	.LVL172:
1256:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* reset the CH0MS bit */
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 86


 3063              		.loc 1 1256 39 view .LVU856
 3064 0120 1388     		ldrh	r3, [r2]
1252:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
 3065              		.loc 1 1252 36 view .LVU857
 3066 0122 21F00101 		bic	r1, r1, #1
 3067 0126 0162     		str	r1, [r0, #32]
1255:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)(icpara->icpolarity);
 3068              		.loc 1 1255 9 is_stmt 1 view .LVU858
1255:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)(icpara->icpolarity);
 3069              		.loc 1 1255 36 is_stmt 0 view .LVU859
 3070 0128 046A     		ldr	r4, [r0, #32]
1259:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* reset the CH0CAPFLT bit */
 3071              		.loc 1 1259 39 view .LVU860
 3072 012a 5188     		ldrh	r1, [r2, #2]
1255:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)(icpara->icpolarity);
 3073              		.loc 1 1255 36 view .LVU861
 3074 012c 24F00A04 		bic	r4, r4, #10
 3075 0130 0462     		str	r4, [r0, #32]
1256:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* reset the CH0MS bit */
 3076              		.loc 1 1256 9 is_stmt 1 view .LVU862
1256:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* reset the CH0MS bit */
 3077              		.loc 1 1256 36 is_stmt 0 view .LVU863
 3078 0132 046A     		ldr	r4, [r0, #32]
 3079 0134 2343     		orrs	r3, r3, r4
 3080 0136 0362     		str	r3, [r0, #32]
1258:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)(icpara->icselection);
 3081              		.loc 1 1258 9 is_stmt 1 view .LVU864
1258:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)(icpara->icselection);
 3082              		.loc 1 1258 36 is_stmt 0 view .LVU865
 3083 0138 8369     		ldr	r3, [r0, #24]
1262:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
 3084              		.loc 1 1262 50 view .LVU866
 3085 013a D488     		ldrh	r4, [r2, #6]
1258:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)(icpara->icselection);
 3086              		.loc 1 1258 36 view .LVU867
 3087 013c 23F00303 		bic	r3, r3, #3
 3088 0140 8361     		str	r3, [r0, #24]
1259:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* reset the CH0CAPFLT bit */
 3089              		.loc 1 1259 9 is_stmt 1 view .LVU868
1259:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* reset the CH0CAPFLT bit */
 3090              		.loc 1 1259 36 is_stmt 0 view .LVU869
 3091 0142 8569     		ldr	r5, [r0, #24]
1330:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** }
 3092              		.loc 1 1330 90 view .LVU870
 3093 0144 9388     		ldrh	r3, [r2, #4]
1259:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* reset the CH0CAPFLT bit */
 3094              		.loc 1 1259 36 view .LVU871
 3095 0146 2943     		orrs	r1, r1, r5
 3096 0148 8161     		str	r1, [r0, #24]
1261:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 4U);
 3097              		.loc 1 1261 9 is_stmt 1 view .LVU872
1261:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 4U);
 3098              		.loc 1 1261 36 is_stmt 0 view .LVU873
 3099 014a 8169     		ldr	r1, [r0, #24]
 3100 014c 21F0F001 		bic	r1, r1, #240
 3101 0150 8161     		str	r1, [r0, #24]
1262:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 87


 3102              		.loc 1 1262 9 is_stmt 1 view .LVU874
1262:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
 3103              		.loc 1 1262 36 is_stmt 0 view .LVU875
 3104 0152 8269     		ldr	r2, [r0, #24]
 3105              	.LVL173:
1262:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
 3106              		.loc 1 1262 36 view .LVU876
 3107 0154 42EA0412 		orr	r2, r2, r4, lsl #4
 3108 0158 8261     		str	r2, [r0, #24]
1265:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 3109              		.loc 1 1265 9 is_stmt 1 view .LVU877
1265:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 3110              		.loc 1 1265 36 is_stmt 0 view .LVU878
 3111 015a 026A     		ldr	r2, [r0, #32]
 3112 015c 42F00102 		orr	r2, r2, #1
 3113 0160 0262     		str	r2, [r0, #32]
1266:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
 3114              		.loc 1 1266 9 is_stmt 1 view .LVU879
1330:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** }
 3115              		.loc 1 1330 5 view .LVU880
 3116              	.LVL174:
 3117              	.LBB31:
1351:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** {
 3118              		.loc 1 1351 6 view .LVU881
 3119              	.LBB28:
1353:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* configure TIMER_CH_0 */
 3120              		.loc 1 1353 5 view .LVU882
1356:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)prescaler;
 3121              		.loc 1 1356 9 view .LVU883
1356:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)prescaler;
 3122              		.loc 1 1356 36 is_stmt 0 view .LVU884
 3123 0162 8269     		ldr	r2, [r0, #24]
 3124 0164 22F00C02 		bic	r2, r2, #12
 3125 0168 8261     		str	r2, [r0, #24]
1357:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 3126              		.loc 1 1357 9 is_stmt 1 view .LVU885
1357:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 3127              		.loc 1 1357 36 is_stmt 0 view .LVU886
 3128 016a 8269     		ldr	r2, [r0, #24]
 3129 016c 1343     		orrs	r3, r3, r2
 3130              	.LVL175:
1357:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 3131              		.loc 1 1357 36 view .LVU887
 3132 016e 8361     		str	r3, [r0, #24]
1358:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* configure TIMER_CH_1 */
 3133              		.loc 1 1358 9 is_stmt 1 view .LVU888
 3134              	.LBE28:
 3135              	.LBE31:
1331:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
 3136              		.loc 1 1331 1 is_stmt 0 view .LVU889
 3137 0170 30BD     		pop	{r4, r5, pc}
 3138              		.cfi_endproc
 3139              	.LFE162:
 3141 0172 00BF     		.section	.text.timer_channel_input_capture_prescaler_config,"ax",%progbits
 3142              		.align	1
 3143              		.p2align 2,,3
 3144              		.global	timer_channel_input_capture_prescaler_config
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 88


 3145              		.syntax unified
 3146              		.thumb
 3147              		.thumb_func
 3149              	timer_channel_input_capture_prescaler_config:
 3150              	.LVL176:
 3151              	.LFB163:
1352:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     switch(channel) {
 3152              		.loc 1 1352 1 is_stmt 1 view -0
 3153              		.cfi_startproc
 3154              		@ args = 0, pretend = 0, frame = 0
 3155              		@ frame_needed = 0, uses_anonymous_args = 0
 3156              		@ link register save eliminated.
1353:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* configure TIMER_CH_0 */
 3157              		.loc 1 1353 5 view .LVU891
 3158 0000 0329     		cmp	r1, #3
 3159 0002 0BD8     		bhi	.L172
 3160 0004 DFE801F0 		tbb	[pc, r1]
 3161              	.L175:
 3162 0008 1C       		.byte	(.L178-.L175)/2
 3163 0009 13       		.byte	(.L177-.L175)/2
 3164 000a 0B       		.byte	(.L176-.L175)/2
 3165 000b 02       		.byte	(.L174-.L175)/2
 3166              		.p2align 1
 3167              	.L174:
1371:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) |= ((uint32_t)prescaler << 8U);
 3168              		.loc 1 1371 9 view .LVU892
1371:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) |= ((uint32_t)prescaler << 8U);
 3169              		.loc 1 1371 36 is_stmt 0 view .LVU893
 3170 000c C369     		ldr	r3, [r0, #28]
 3171 000e 23F44063 		bic	r3, r3, #3072
 3172 0012 C361     		str	r3, [r0, #28]
1372:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 3173              		.loc 1 1372 9 is_stmt 1 view .LVU894
1372:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 3174              		.loc 1 1372 36 is_stmt 0 view .LVU895
 3175 0014 C369     		ldr	r3, [r0, #28]
 3176 0016 43EA0222 		orr	r2, r3, r2, lsl #8
 3177              	.LVL177:
1372:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 3178              		.loc 1 1372 36 view .LVU896
 3179 001a C261     		str	r2, [r0, #28]
 3180              		.loc 1 1373 9 is_stmt 1 view .LVU897
 3181              	.L172:
1374:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     default:
1375:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
1376:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     }
1377:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** }
 3182              		.loc 1 1377 1 is_stmt 0 view .LVU898
 3183 001c 7047     		bx	lr
 3184              	.LVL178:
 3185              	.L176:
1366:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)prescaler;
 3186              		.loc 1 1366 9 is_stmt 1 view .LVU899
1366:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)prescaler;
 3187              		.loc 1 1366 36 is_stmt 0 view .LVU900
 3188 001e C369     		ldr	r3, [r0, #28]
 3189 0020 23F00C03 		bic	r3, r3, #12
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 89


 3190 0024 C361     		str	r3, [r0, #28]
1367:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 3191              		.loc 1 1367 9 is_stmt 1 view .LVU901
1367:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 3192              		.loc 1 1367 36 is_stmt 0 view .LVU902
 3193 0026 C369     		ldr	r3, [r0, #28]
 3194 0028 1A43     		orrs	r2, r2, r3
 3195              	.LVL179:
1367:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 3196              		.loc 1 1367 36 view .LVU903
 3197 002a C261     		str	r2, [r0, #28]
1368:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* configure TIMER_CH_3 */
 3198              		.loc 1 1368 9 is_stmt 1 view .LVU904
 3199 002c 7047     		bx	lr
 3200              	.LVL180:
 3201              	.L177:
 3202              	.LBB34:
 3203              	.LBI34:
1351:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** {
 3204              		.loc 1 1351 6 view .LVU905
 3205              	.LBB35:
1361:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= ((uint32_t)prescaler << 8U);
 3206              		.loc 1 1361 9 view .LVU906
1361:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= ((uint32_t)prescaler << 8U);
 3207              		.loc 1 1361 36 is_stmt 0 view .LVU907
 3208 002e 8369     		ldr	r3, [r0, #24]
 3209 0030 23F44063 		bic	r3, r3, #3072
 3210 0034 8361     		str	r3, [r0, #24]
1362:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 3211              		.loc 1 1362 9 is_stmt 1 view .LVU908
1362:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 3212              		.loc 1 1362 36 is_stmt 0 view .LVU909
 3213 0036 8369     		ldr	r3, [r0, #24]
 3214 0038 43EA0222 		orr	r2, r3, r2, lsl #8
 3215              	.LVL181:
1362:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 3216              		.loc 1 1362 36 view .LVU910
 3217 003c 8261     		str	r2, [r0, #24]
1363:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* configure TIMER_CH_2 */
 3218              		.loc 1 1363 9 is_stmt 1 view .LVU911
 3219              		.loc 1 1377 1 is_stmt 0 view .LVU912
 3220 003e 7047     		bx	lr
 3221              	.LVL182:
 3222              	.L178:
 3223              		.loc 1 1377 1 view .LVU913
 3224              	.LBE35:
 3225              	.LBE34:
1356:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)prescaler;
 3226              		.loc 1 1356 9 is_stmt 1 view .LVU914
1356:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)prescaler;
 3227              		.loc 1 1356 36 is_stmt 0 view .LVU915
 3228 0040 8369     		ldr	r3, [r0, #24]
 3229 0042 23F00C03 		bic	r3, r3, #12
 3230 0046 8361     		str	r3, [r0, #24]
1357:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 3231              		.loc 1 1357 9 is_stmt 1 view .LVU916
1357:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 90


 3232              		.loc 1 1357 36 is_stmt 0 view .LVU917
 3233 0048 8369     		ldr	r3, [r0, #24]
 3234 004a 1A43     		orrs	r2, r2, r3
 3235              	.LVL183:
1357:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 3236              		.loc 1 1357 36 view .LVU918
 3237 004c 8261     		str	r2, [r0, #24]
1358:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* configure TIMER_CH_1 */
 3238              		.loc 1 1358 9 is_stmt 1 view .LVU919
 3239 004e 7047     		bx	lr
 3240              		.cfi_endproc
 3241              	.LFE163:
 3243              		.section	.text.timer_channel_capture_value_register_read,"ax",%progbits
 3244              		.align	1
 3245              		.p2align 2,,3
 3246              		.global	timer_channel_capture_value_register_read
 3247              		.syntax unified
 3248              		.thumb
 3249              		.thumb_func
 3251              	timer_channel_capture_value_register_read:
 3252              	.LVL184:
 3253              	.LFB164:
1378:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
1379:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** /*!
1380:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \brief      read TIMER channel capture compare register value
1381:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1382:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  channel:
1383:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1384:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0..4,7..13))
1385:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0..4,7,8,11))
1386:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0..4,7))
1387:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0..4,7))
1388:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[out] none
1389:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \retval     channel capture compare register value
1390:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** */
1391:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** uint32_t timer_channel_capture_value_register_read(uint32_t timer_periph, uint16_t channel)
1392:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** {
 3254              		.loc 1 1392 1 view -0
 3255              		.cfi_startproc
 3256              		@ args = 0, pretend = 0, frame = 0
 3257              		@ frame_needed = 0, uses_anonymous_args = 0
 3258              		@ link register save eliminated.
1393:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     uint32_t count_value = 0U;
 3259              		.loc 1 1393 5 view .LVU921
1394:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
1395:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     switch(channel) {
 3260              		.loc 1 1395 5 view .LVU922
 3261 0000 0329     		cmp	r1, #3
 3262 0002 0BD8     		bhi	.L186
 3263 0004 DFE801F0 		tbb	[pc, r1]
 3264              	.L182:
 3265 0008 08       		.byte	(.L185-.L182)/2
 3266 0009 06       		.byte	(.L184-.L182)/2
 3267 000a 04       		.byte	(.L183-.L182)/2
 3268 000b 02       		.byte	(.L181-.L182)/2
 3269              		.p2align 1
 3270              	.L181:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 91


1396:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* read TIMER channel 0 capture compare register value */
1397:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     case TIMER_CH_0:
1398:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         count_value = TIMER_CH0CV(timer_periph);
1399:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
1400:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* read TIMER channel 1 capture compare register value */
1401:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     case TIMER_CH_1:
1402:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         count_value = TIMER_CH1CV(timer_periph);
1403:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
1404:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* read TIMER channel 2 capture compare register value */
1405:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     case TIMER_CH_2:
1406:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         count_value = TIMER_CH2CV(timer_periph);
1407:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
1408:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* read TIMER channel 3 capture compare register value */
1409:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     case TIMER_CH_3:
1410:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         count_value = TIMER_CH3CV(timer_periph);
 3271              		.loc 1 1410 9 view .LVU923
 3272              		.loc 1 1410 21 is_stmt 0 view .LVU924
 3273 000c 006C     		ldr	r0, [r0, #64]
 3274              	.LVL185:
1411:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 3275              		.loc 1 1411 9 is_stmt 1 view .LVU925
 3276 000e 7047     		bx	lr
 3277              	.LVL186:
 3278              	.L183:
1406:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 3279              		.loc 1 1406 9 view .LVU926
1406:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 3280              		.loc 1 1406 21 is_stmt 0 view .LVU927
 3281 0010 C06B     		ldr	r0, [r0, #60]
 3282              	.LVL187:
1407:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* read TIMER channel 3 capture compare register value */
 3283              		.loc 1 1407 9 is_stmt 1 view .LVU928
 3284 0012 7047     		bx	lr
 3285              	.LVL188:
 3286              	.L184:
1402:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 3287              		.loc 1 1402 9 view .LVU929
1402:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 3288              		.loc 1 1402 21 is_stmt 0 view .LVU930
 3289 0014 806B     		ldr	r0, [r0, #56]
 3290              	.LVL189:
1403:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* read TIMER channel 2 capture compare register value */
 3291              		.loc 1 1403 9 is_stmt 1 view .LVU931
 3292 0016 7047     		bx	lr
 3293              	.LVL190:
 3294              	.L185:
1398:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 3295              		.loc 1 1398 9 view .LVU932
1398:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 3296              		.loc 1 1398 21 is_stmt 0 view .LVU933
 3297 0018 406B     		ldr	r0, [r0, #52]
 3298              	.LVL191:
1399:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* read TIMER channel 1 capture compare register value */
 3299              		.loc 1 1399 9 is_stmt 1 view .LVU934
 3300 001a 7047     		bx	lr
 3301              	.LVL192:
 3302              	.L186:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 92


1395:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* read TIMER channel 0 capture compare register value */
 3303              		.loc 1 1395 5 is_stmt 0 view .LVU935
 3304 001c 0020     		movs	r0, #0
 3305              	.LVL193:
1412:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     default:
1413:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
1414:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     }
1415:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     return (count_value);
 3306              		.loc 1 1415 5 is_stmt 1 view .LVU936
1416:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** }
 3307              		.loc 1 1416 1 is_stmt 0 view .LVU937
 3308 001e 7047     		bx	lr
 3309              		.cfi_endproc
 3310              	.LFE164:
 3312              		.section	.text.timer_input_pwm_capture_config,"ax",%progbits
 3313              		.align	1
 3314              		.p2align 2,,3
 3315              		.global	timer_input_pwm_capture_config
 3316              		.syntax unified
 3317              		.thumb
 3318              		.thumb_func
 3320              	timer_input_pwm_capture_config:
 3321              	.LVL194:
 3322              	.LFB165:
1417:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
1418:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** /*!
1419:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \brief      configure TIMER input pwm capture function
1420:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7,8,11)
1421:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  channel:
1422:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1423:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_CH_0: TIMER channel0
1424:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_CH_1: TIMER channel1
1425:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****      \param[in]  icpwm:TIMER channel intput pwm parameter struct
1426:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****                  icpolarity: TIMER_IC_POLARITY_RISING,TIMER_IC_POLARITY_FALLING
1427:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****                  icselection: TIMER_IC_SELECTION_DIRECTTI,TIMER_IC_SELECTION_INDIRECTTI
1428:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****                  icprescaler: TIMER_IC_PSC_DIV1,TIMER_IC_PSC_DIV2,TIMER_IC_PSC_DIV4,TIMER_IC_PSC_DI
1429:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****                  icfilter: 0~15
1430:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[out] none
1431:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \retval     none
1432:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** */
1433:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** void timer_input_pwm_capture_config(uint32_t timer_periph, uint16_t channel, timer_ic_parameter_str
1434:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** {
 3323              		.loc 1 1434 1 is_stmt 1 view -0
 3324              		.cfi_startproc
 3325              		@ args = 0, pretend = 0, frame = 0
 3326              		@ frame_needed = 0, uses_anonymous_args = 0
1435:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     uint16_t icpolarity  = 0x0U;
 3327              		.loc 1 1435 5 view .LVU939
1436:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     uint16_t icselection = 0x0U;
 3328              		.loc 1 1436 5 view .LVU940
1437:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
1438:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* Set channel input polarity */
1439:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     if(TIMER_IC_POLARITY_RISING == icpwm->icpolarity) {
 3329              		.loc 1 1439 5 view .LVU941
 3330              		.loc 1 1439 41 is_stmt 0 view .LVU942
 3331 0000 B2F800C0 		ldrh	ip, [r2]
1440:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         icpolarity = TIMER_IC_POLARITY_FALLING;
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 93


1441:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     } else {
1442:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         icpolarity = TIMER_IC_POLARITY_RISING;
1443:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     }
1444:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
1445:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* Set channel input mode selection */
1446:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     if(TIMER_IC_SELECTION_DIRECTTI == icpwm->icselection) {
 3332              		.loc 1 1446 44 view .LVU943
 3333 0004 5388     		ldrh	r3, [r2, #2]
1439:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         icpolarity = TIMER_IC_POLARITY_FALLING;
 3334              		.loc 1 1439 7 view .LVU944
 3335 0006 BCF1000F 		cmp	ip, #0
1434:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     uint16_t icpolarity  = 0x0U;
 3336              		.loc 1 1434 1 view .LVU945
 3337 000a 30B5     		push	{r4, r5, lr}
 3338              	.LCFI42:
 3339              		.cfi_def_cfa_offset 12
 3340              		.cfi_offset 4, -12
 3341              		.cfi_offset 5, -8
 3342              		.cfi_offset 14, -4
1439:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         icpolarity = TIMER_IC_POLARITY_FALLING;
 3343              		.loc 1 1439 7 view .LVU946
 3344 000c 0CBF     		ite	eq
 3345 000e 0224     		moveq	r4, #2
 3346 0010 0024     		movne	r4, #0
 3347              	.LVL195:
 3348              		.loc 1 1446 5 is_stmt 1 view .LVU947
 3349              		.loc 1 1446 7 is_stmt 0 view .LVU948
 3350 0012 012B     		cmp	r3, #1
 3351 0014 0BBF     		itete	eq
 3352 0016 4FF4007E 		moveq	lr, #512
 3353 001a 4FF4807E 		movne	lr, #256
 3354 001e 0225     		moveq	r5, #2
 3355 0020 0125     		movne	r5, #1
 3356              	.LVL196:
1447:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         icselection = TIMER_IC_SELECTION_INDIRECTTI;
1448:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     } else {
1449:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         icselection = TIMER_IC_SELECTION_DIRECTTI;
1450:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     }
1451:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
1452:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     if(TIMER_CH_0 == channel) {
 3357              		.loc 1 1452 5 is_stmt 1 view .LVU949
 3358              		.loc 1 1452 7 is_stmt 0 view .LVU950
 3359 0022 0029     		cmp	r1, #0
 3360 0024 51D1     		bne	.L190
1453:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* reset the CH0EN bit */
1454:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0EN);
 3361              		.loc 1 1454 9 is_stmt 1 view .LVU951
 3362              		.loc 1 1454 36 is_stmt 0 view .LVU952
 3363 0026 016A     		ldr	r1, [r0, #32]
 3364              	.LVL197:
1455:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* reset the CH0P and CH0NP bits */
1456:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH0P | TIMER_CHCTL2_CH0NP));
1457:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* set the CH0P and CH0NP bits */
1458:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)(icpwm->icpolarity);
1459:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* reset the CH0MS bit */
1460:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0MS);
1461:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* set the CH0MS bit */
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 94


1462:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)(icpwm->icselection);
1463:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* reset the CH0CAPFLT bit */
1464:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0CAPFLT);
1465:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* set the CH0CAPFLT bit */
1466:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= ((uint32_t)(icpwm->icfilter) << 4U);
1467:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* set the CH0EN bit */
1468:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH0EN;
1469:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* configure TIMER channel input capture prescaler value */
1470:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         timer_channel_input_capture_prescaler_config(timer_periph, TIMER_CH_0, (uint16_t)(icpwm->ic
 3365              		.loc 1 1470 96 view .LVU953
 3366 0028 9588     		ldrh	r5, [r2, #4]
1454:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* reset the CH0P and CH0NP bits */
 3367              		.loc 1 1454 36 view .LVU954
 3368 002a 21F00101 		bic	r1, r1, #1
 3369 002e 0162     		str	r1, [r0, #32]
1456:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* set the CH0P and CH0NP bits */
 3370              		.loc 1 1456 9 is_stmt 1 view .LVU955
1456:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* set the CH0P and CH0NP bits */
 3371              		.loc 1 1456 36 is_stmt 0 view .LVU956
 3372 0030 016A     		ldr	r1, [r0, #32]
 3373 0032 21F00A01 		bic	r1, r1, #10
 3374 0036 0162     		str	r1, [r0, #32]
1458:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* reset the CH0MS bit */
 3375              		.loc 1 1458 9 is_stmt 1 view .LVU957
1458:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* reset the CH0MS bit */
 3376              		.loc 1 1458 36 is_stmt 0 view .LVU958
 3377 0038 016A     		ldr	r1, [r0, #32]
 3378 003a 4CEA0101 		orr	r1, ip, r1
 3379 003e 0162     		str	r1, [r0, #32]
1460:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* set the CH0MS bit */
 3380              		.loc 1 1460 9 is_stmt 1 view .LVU959
1460:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* set the CH0MS bit */
 3381              		.loc 1 1460 36 is_stmt 0 view .LVU960
 3382 0040 8169     		ldr	r1, [r0, #24]
1466:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* set the CH0EN bit */
 3383              		.loc 1 1466 40 view .LVU961
 3384 0042 B2F806C0 		ldrh	ip, [r2, #6]
1460:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* set the CH0MS bit */
 3385              		.loc 1 1460 36 view .LVU962
 3386 0046 21F00301 		bic	r1, r1, #3
 3387 004a 8161     		str	r1, [r0, #24]
1462:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* reset the CH0CAPFLT bit */
 3388              		.loc 1 1462 9 is_stmt 1 view .LVU963
1462:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* reset the CH0CAPFLT bit */
 3389              		.loc 1 1462 36 is_stmt 0 view .LVU964
 3390 004c 8169     		ldr	r1, [r0, #24]
 3391 004e 0B43     		orrs	r3, r3, r1
 3392 0050 8361     		str	r3, [r0, #24]
1464:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* set the CH0CAPFLT bit */
 3393              		.loc 1 1464 9 is_stmt 1 view .LVU965
1464:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* set the CH0CAPFLT bit */
 3394              		.loc 1 1464 36 is_stmt 0 view .LVU966
 3395 0052 8369     		ldr	r3, [r0, #24]
 3396 0054 23F0F003 		bic	r3, r3, #240
 3397 0058 8361     		str	r3, [r0, #24]
1466:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* set the CH0EN bit */
 3398              		.loc 1 1466 9 is_stmt 1 view .LVU967
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 95


1466:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* set the CH0EN bit */
 3399              		.loc 1 1466 36 is_stmt 0 view .LVU968
 3400 005a 8369     		ldr	r3, [r0, #24]
 3401 005c 43EA0C13 		orr	r3, r3, ip, lsl #4
 3402 0060 8361     		str	r3, [r0, #24]
1468:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* configure TIMER channel input capture prescaler value */
 3403              		.loc 1 1468 9 is_stmt 1 view .LVU969
1468:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* configure TIMER channel input capture prescaler value */
 3404              		.loc 1 1468 36 is_stmt 0 view .LVU970
 3405 0062 036A     		ldr	r3, [r0, #32]
 3406 0064 43F00103 		orr	r3, r3, #1
 3407 0068 0362     		str	r3, [r0, #32]
 3408              		.loc 1 1470 9 is_stmt 1 view .LVU971
 3409              	.LVL198:
 3410              	.LBB48:
 3411              	.LBI48:
1351:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** {
 3412              		.loc 1 1351 6 view .LVU972
 3413              	.LBB49:
1353:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* configure TIMER_CH_0 */
 3414              		.loc 1 1353 5 view .LVU973
1356:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)prescaler;
 3415              		.loc 1 1356 9 view .LVU974
1356:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)prescaler;
 3416              		.loc 1 1356 36 is_stmt 0 view .LVU975
 3417 006a 8369     		ldr	r3, [r0, #24]
 3418 006c 23F00C03 		bic	r3, r3, #12
 3419 0070 8361     		str	r3, [r0, #24]
1357:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 3420              		.loc 1 1357 9 is_stmt 1 view .LVU976
1357:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 3421              		.loc 1 1357 36 is_stmt 0 view .LVU977
 3422 0072 8369     		ldr	r3, [r0, #24]
 3423 0074 2B43     		orrs	r3, r3, r5
 3424 0076 8361     		str	r3, [r0, #24]
1358:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* configure TIMER_CH_1 */
 3425              		.loc 1 1358 9 is_stmt 1 view .LVU978
 3426              	.LVL199:
1358:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* configure TIMER_CH_1 */
 3427              		.loc 1 1358 9 is_stmt 0 view .LVU979
 3428              	.LBE49:
 3429              	.LBE48:
1471:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
1472:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* reset the CH1EN bit */
1473:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1EN);
 3430              		.loc 1 1473 9 is_stmt 1 view .LVU980
 3431              		.loc 1 1473 36 is_stmt 0 view .LVU981
 3432 0078 036A     		ldr	r3, [r0, #32]
 3433 007a 23F01003 		bic	r3, r3, #16
 3434 007e 0362     		str	r3, [r0, #32]
1474:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* reset the CH1P and CH1NP bits */
1475:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH1P | TIMER_CHCTL2_CH1NP));
 3435              		.loc 1 1475 9 is_stmt 1 view .LVU982
 3436              		.loc 1 1475 36 is_stmt 0 view .LVU983
 3437 0080 036A     		ldr	r3, [r0, #32]
 3438 0082 23F0A003 		bic	r3, r3, #160
 3439 0086 0362     		str	r3, [r0, #32]
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 96


1476:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* set the CH1P and CH1NP bits */
1477:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)icpolarity << 4U);
 3440              		.loc 1 1477 9 is_stmt 1 view .LVU984
 3441              		.loc 1 1477 36 is_stmt 0 view .LVU985
 3442 0088 036A     		ldr	r3, [r0, #32]
 3443 008a 43EA0413 		orr	r3, r3, r4, lsl #4
 3444 008e 0362     		str	r3, [r0, #32]
1478:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* reset the CH1MS bit */
1479:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1MS);
 3445              		.loc 1 1479 9 is_stmt 1 view .LVU986
 3446              		.loc 1 1479 36 is_stmt 0 view .LVU987
 3447 0090 8369     		ldr	r3, [r0, #24]
 3448 0092 23F44073 		bic	r3, r3, #768
 3449 0096 8361     		str	r3, [r0, #24]
1480:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* set the CH1MS bit */
1481:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)icselection << 8U);
 3450              		.loc 1 1481 9 is_stmt 1 view .LVU988
 3451              		.loc 1 1481 36 is_stmt 0 view .LVU989
 3452 0098 8169     		ldr	r1, [r0, #24]
 3453 009a 41EA0E01 		orr	r1, r1, lr
 3454 009e 8161     		str	r1, [r0, #24]
1482:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* reset the CH1CAPFLT bit */
1483:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1CAPFLT);
 3455              		.loc 1 1483 9 is_stmt 1 view .LVU990
 3456              		.loc 1 1483 36 is_stmt 0 view .LVU991
 3457 00a0 8169     		ldr	r1, [r0, #24]
 3458 00a2 21F47041 		bic	r1, r1, #61440
 3459 00a6 8161     		str	r1, [r0, #24]
1484:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* set the CH1CAPFLT bit */
1485:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpwm->icfilter) << 12U);
 3460              		.loc 1 1485 9 is_stmt 1 view .LVU992
 3461              		.loc 1 1485 36 is_stmt 0 view .LVU993
 3462 00a8 8269     		ldr	r2, [r0, #24]
 3463              	.LVL200:
 3464              		.loc 1 1485 36 view .LVU994
 3465 00aa 42EA0C32 		orr	r2, r2, ip, lsl #12
 3466 00ae 8261     		str	r2, [r0, #24]
1486:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* set the CH1EN bit */
1487:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH1EN;
 3467              		.loc 1 1487 9 is_stmt 1 view .LVU995
 3468              		.loc 1 1487 36 is_stmt 0 view .LVU996
 3469 00b0 026A     		ldr	r2, [r0, #32]
 3470 00b2 42F01002 		orr	r2, r2, #16
 3471 00b6 0262     		str	r2, [r0, #32]
1488:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* configure TIMER channel input capture prescaler value */
1489:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         timer_channel_input_capture_prescaler_config(timer_periph, TIMER_CH_1, (uint16_t)(icpwm->ic
 3472              		.loc 1 1489 9 is_stmt 1 view .LVU997
 3473              	.LVL201:
 3474              	.LBB50:
 3475              	.LBI50:
1351:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** {
 3476              		.loc 1 1351 6 view .LVU998
 3477              	.LBE50:
1353:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* configure TIMER_CH_0 */
 3478              		.loc 1 1353 5 view .LVU999
 3479              	.LBB53:
 3480              	.LBB51:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 97


 3481              	.LBI51:
1351:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** {
 3482              		.loc 1 1351 6 view .LVU1000
 3483              	.LBB52:
1361:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= ((uint32_t)prescaler << 8U);
 3484              		.loc 1 1361 9 view .LVU1001
1361:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= ((uint32_t)prescaler << 8U);
 3485              		.loc 1 1361 36 is_stmt 0 view .LVU1002
 3486 00b8 8269     		ldr	r2, [r0, #24]
 3487 00ba 22F44062 		bic	r2, r2, #3072
 3488 00be 8261     		str	r2, [r0, #24]
1362:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 3489              		.loc 1 1362 9 is_stmt 1 view .LVU1003
1362:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 3490              		.loc 1 1362 36 is_stmt 0 view .LVU1004
 3491 00c0 8369     		ldr	r3, [r0, #24]
 3492 00c2 43EA0523 		orr	r3, r3, r5, lsl #8
 3493 00c6 8361     		str	r3, [r0, #24]
1363:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* configure TIMER_CH_2 */
 3494              		.loc 1 1363 9 is_stmt 1 view .LVU1005
 3495              	.LBE52:
 3496              	.LBE51:
 3497              	.LBE53:
1490:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     } else {
1491:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* reset the CH1EN bit */
1492:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1EN);
1493:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* reset the CH1P and CH1NP bits */
1494:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH1P | TIMER_CHCTL2_CH1NP));
1495:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* set the CH1P and CH1NP bits */
1496:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpwm->icpolarity) << 4U);
1497:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* reset the CH1MS bit */
1498:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1MS);
1499:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* set the CH1MS bit */
1500:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpwm->icselection) << 8U);
1501:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* reset the CH1CAPFLT bit */
1502:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1CAPFLT);
1503:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* set the CH1CAPFLT bit */
1504:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpwm->icfilter) << 12U);
1505:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* set the CH1EN bit */
1506:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH1EN;
1507:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* configure TIMER channel input capture prescaler value */
1508:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         timer_channel_input_capture_prescaler_config(timer_periph, TIMER_CH_1, (uint16_t)(icpwm->ic
1509:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
1510:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* reset the CH0EN bit */
1511:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0EN);
1512:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* reset the CH0P and CH0NP bits */
1513:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH0P | TIMER_CHCTL2_CH0NP));
1514:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* set the CH0P and CH0NP bits */
1515:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)icpolarity;
1516:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* reset the CH0MS bit */
1517:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0MS);
1518:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* set the CH0MS bit */
1519:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)icselection;
1520:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* reset the CH0CAPFLT bit */
1521:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0CAPFLT);
1522:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* set the CH0CAPFLT bit */
1523:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= ((uint32_t)(icpwm->icfilter) << 4U);
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 98


1524:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* set the CH0EN bit */
1525:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH0EN;
1526:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* configure TIMER channel input capture prescaler value */
1527:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         timer_channel_input_capture_prescaler_config(timer_periph, TIMER_CH_0, (uint16_t)(icpwm->ic
1528:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     }
1529:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** }
 3498              		.loc 1 1529 1 is_stmt 0 view .LVU1006
 3499 00c8 30BD     		pop	{r4, r5, pc}
 3500              	.LVL202:
 3501              	.L190:
1492:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* reset the CH1P and CH1NP bits */
 3502              		.loc 1 1492 9 is_stmt 1 view .LVU1007
1492:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* reset the CH1P and CH1NP bits */
 3503              		.loc 1 1492 36 is_stmt 0 view .LVU1008
 3504 00ca 016A     		ldr	r1, [r0, #32]
 3505              	.LVL203:
1504:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* set the CH1EN bit */
 3506              		.loc 1 1504 50 view .LVU1009
 3507 00cc B2F806E0 		ldrh	lr, [r2, #6]
1492:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* reset the CH1P and CH1NP bits */
 3508              		.loc 1 1492 36 view .LVU1010
 3509 00d0 21F01001 		bic	r1, r1, #16
 3510 00d4 0162     		str	r1, [r0, #32]
1494:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* set the CH1P and CH1NP bits */
 3511              		.loc 1 1494 9 is_stmt 1 view .LVU1011
1494:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* set the CH1P and CH1NP bits */
 3512              		.loc 1 1494 36 is_stmt 0 view .LVU1012
 3513 00d6 016A     		ldr	r1, [r0, #32]
 3514 00d8 21F0A001 		bic	r1, r1, #160
 3515 00dc 0162     		str	r1, [r0, #32]
1496:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* reset the CH1MS bit */
 3516              		.loc 1 1496 9 is_stmt 1 view .LVU1013
1496:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* reset the CH1MS bit */
 3517              		.loc 1 1496 36 is_stmt 0 view .LVU1014
 3518 00de 016A     		ldr	r1, [r0, #32]
 3519 00e0 41EA0C11 		orr	r1, r1, ip, lsl #4
 3520 00e4 0162     		str	r1, [r0, #32]
1498:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* set the CH1MS bit */
 3521              		.loc 1 1498 9 is_stmt 1 view .LVU1015
1498:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* set the CH1MS bit */
 3522              		.loc 1 1498 36 is_stmt 0 view .LVU1016
 3523 00e6 8169     		ldr	r1, [r0, #24]
1508:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
 3524              		.loc 1 1508 96 view .LVU1017
 3525 00e8 B2F804C0 		ldrh	ip, [r2, #4]
1498:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* set the CH1MS bit */
 3526              		.loc 1 1498 36 view .LVU1018
 3527 00ec 21F44071 		bic	r1, r1, #768
 3528 00f0 8161     		str	r1, [r0, #24]
1500:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* reset the CH1CAPFLT bit */
 3529              		.loc 1 1500 9 is_stmt 1 view .LVU1019
1500:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* reset the CH1CAPFLT bit */
 3530              		.loc 1 1500 36 is_stmt 0 view .LVU1020
 3531 00f2 8169     		ldr	r1, [r0, #24]
 3532 00f4 41EA0323 		orr	r3, r1, r3, lsl #8
 3533 00f8 8361     		str	r3, [r0, #24]
1502:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* set the CH1CAPFLT bit */
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 99


 3534              		.loc 1 1502 9 is_stmt 1 view .LVU1021
1502:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* set the CH1CAPFLT bit */
 3535              		.loc 1 1502 36 is_stmt 0 view .LVU1022
 3536 00fa 8369     		ldr	r3, [r0, #24]
 3537 00fc 23F47043 		bic	r3, r3, #61440
 3538 0100 8361     		str	r3, [r0, #24]
1504:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* set the CH1EN bit */
 3539              		.loc 1 1504 9 is_stmt 1 view .LVU1023
1504:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* set the CH1EN bit */
 3540              		.loc 1 1504 36 is_stmt 0 view .LVU1024
 3541 0102 8369     		ldr	r3, [r0, #24]
 3542 0104 43EA0E33 		orr	r3, r3, lr, lsl #12
 3543 0108 8361     		str	r3, [r0, #24]
1506:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* configure TIMER channel input capture prescaler value */
 3544              		.loc 1 1506 9 is_stmt 1 view .LVU1025
1506:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* configure TIMER channel input capture prescaler value */
 3545              		.loc 1 1506 36 is_stmt 0 view .LVU1026
 3546 010a 036A     		ldr	r3, [r0, #32]
 3547 010c 43F01003 		orr	r3, r3, #16
 3548 0110 0362     		str	r3, [r0, #32]
1508:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
 3549              		.loc 1 1508 9 is_stmt 1 view .LVU1027
 3550              	.LVL204:
 3551              	.LBB54:
 3552              	.LBI54:
1351:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** {
 3553              		.loc 1 1351 6 view .LVU1028
 3554              	.LBE54:
1353:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* configure TIMER_CH_0 */
 3555              		.loc 1 1353 5 view .LVU1029
 3556              	.LBB57:
 3557              	.LBB55:
 3558              	.LBI55:
1351:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** {
 3559              		.loc 1 1351 6 view .LVU1030
 3560              	.LBB56:
1361:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= ((uint32_t)prescaler << 8U);
 3561              		.loc 1 1361 9 view .LVU1031
1361:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= ((uint32_t)prescaler << 8U);
 3562              		.loc 1 1361 36 is_stmt 0 view .LVU1032
 3563 0112 8369     		ldr	r3, [r0, #24]
 3564 0114 23F44063 		bic	r3, r3, #3072
 3565 0118 8361     		str	r3, [r0, #24]
1362:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 3566              		.loc 1 1362 9 is_stmt 1 view .LVU1033
1362:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 3567              		.loc 1 1362 36 is_stmt 0 view .LVU1034
 3568 011a 8369     		ldr	r3, [r0, #24]
 3569 011c 43EA0C23 		orr	r3, r3, ip, lsl #8
 3570 0120 8361     		str	r3, [r0, #24]
1363:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* configure TIMER_CH_2 */
 3571              		.loc 1 1363 9 is_stmt 1 view .LVU1035
 3572              	.LVL205:
1363:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* configure TIMER_CH_2 */
 3573              		.loc 1 1363 9 is_stmt 0 view .LVU1036
 3574              	.LBE56:
 3575              	.LBE55:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 100


 3576              	.LBE57:
1511:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* reset the CH0P and CH0NP bits */
 3577              		.loc 1 1511 9 is_stmt 1 view .LVU1037
1511:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* reset the CH0P and CH0NP bits */
 3578              		.loc 1 1511 36 is_stmt 0 view .LVU1038
 3579 0122 036A     		ldr	r3, [r0, #32]
 3580 0124 23F00103 		bic	r3, r3, #1
 3581 0128 0362     		str	r3, [r0, #32]
1513:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* set the CH0P and CH0NP bits */
 3582              		.loc 1 1513 9 is_stmt 1 view .LVU1039
1513:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* set the CH0P and CH0NP bits */
 3583              		.loc 1 1513 36 is_stmt 0 view .LVU1040
 3584 012a 036A     		ldr	r3, [r0, #32]
 3585 012c 23F00A03 		bic	r3, r3, #10
 3586 0130 0362     		str	r3, [r0, #32]
1515:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* reset the CH0MS bit */
 3587              		.loc 1 1515 9 is_stmt 1 view .LVU1041
1515:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* reset the CH0MS bit */
 3588              		.loc 1 1515 36 is_stmt 0 view .LVU1042
 3589 0132 036A     		ldr	r3, [r0, #32]
 3590 0134 2343     		orrs	r3, r3, r4
 3591 0136 0362     		str	r3, [r0, #32]
1517:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* set the CH0MS bit */
 3592              		.loc 1 1517 9 is_stmt 1 view .LVU1043
1517:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* set the CH0MS bit */
 3593              		.loc 1 1517 36 is_stmt 0 view .LVU1044
 3594 0138 8469     		ldr	r4, [r0, #24]
 3595 013a 24F00304 		bic	r4, r4, #3
 3596 013e 8461     		str	r4, [r0, #24]
1519:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* reset the CH0CAPFLT bit */
 3597              		.loc 1 1519 9 is_stmt 1 view .LVU1045
1519:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* reset the CH0CAPFLT bit */
 3598              		.loc 1 1519 36 is_stmt 0 view .LVU1046
 3599 0140 8169     		ldr	r1, [r0, #24]
 3600 0142 2943     		orrs	r1, r1, r5
 3601 0144 8161     		str	r1, [r0, #24]
1521:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* set the CH0CAPFLT bit */
 3602              		.loc 1 1521 9 is_stmt 1 view .LVU1047
1521:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* set the CH0CAPFLT bit */
 3603              		.loc 1 1521 36 is_stmt 0 view .LVU1048
 3604 0146 8169     		ldr	r1, [r0, #24]
 3605 0148 21F0F001 		bic	r1, r1, #240
 3606 014c 8161     		str	r1, [r0, #24]
1523:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* set the CH0EN bit */
 3607              		.loc 1 1523 9 is_stmt 1 view .LVU1049
1523:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* set the CH0EN bit */
 3608              		.loc 1 1523 36 is_stmt 0 view .LVU1050
 3609 014e 8269     		ldr	r2, [r0, #24]
 3610              	.LVL206:
1523:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* set the CH0EN bit */
 3611              		.loc 1 1523 36 view .LVU1051
 3612 0150 42EA0E12 		orr	r2, r2, lr, lsl #4
 3613 0154 8261     		str	r2, [r0, #24]
1525:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* configure TIMER channel input capture prescaler value */
 3614              		.loc 1 1525 9 is_stmt 1 view .LVU1052
1525:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* configure TIMER channel input capture prescaler value */
 3615              		.loc 1 1525 36 is_stmt 0 view .LVU1053
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 101


 3616 0156 026A     		ldr	r2, [r0, #32]
 3617 0158 42F00102 		orr	r2, r2, #1
 3618 015c 0262     		str	r2, [r0, #32]
1527:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     }
 3619              		.loc 1 1527 9 is_stmt 1 view .LVU1054
 3620              	.LVL207:
 3621              	.LBB58:
 3622              	.LBI58:
1351:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** {
 3623              		.loc 1 1351 6 view .LVU1055
 3624              	.LBB59:
1353:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* configure TIMER_CH_0 */
 3625              		.loc 1 1353 5 view .LVU1056
1356:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)prescaler;
 3626              		.loc 1 1356 9 view .LVU1057
1356:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)prescaler;
 3627              		.loc 1 1356 36 is_stmt 0 view .LVU1058
 3628 015e 8269     		ldr	r2, [r0, #24]
 3629 0160 22F00C02 		bic	r2, r2, #12
 3630 0164 8261     		str	r2, [r0, #24]
1357:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 3631              		.loc 1 1357 9 is_stmt 1 view .LVU1059
1357:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         break;
 3632              		.loc 1 1357 36 is_stmt 0 view .LVU1060
 3633 0166 8369     		ldr	r3, [r0, #24]
 3634 0168 43EA0C03 		orr	r3, r3, ip
 3635 016c 8361     		str	r3, [r0, #24]
1358:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* configure TIMER_CH_1 */
 3636              		.loc 1 1358 9 is_stmt 1 view .LVU1061
 3637              	.LVL208:
1358:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* configure TIMER_CH_1 */
 3638              		.loc 1 1358 9 is_stmt 0 view .LVU1062
 3639              	.LBE59:
 3640              	.LBE58:
 3641              		.loc 1 1529 1 view .LVU1063
 3642 016e 30BD     		pop	{r4, r5, pc}
 3643              		.cfi_endproc
 3644              	.LFE165:
 3646              		.section	.text.timer_hall_mode_config,"ax",%progbits
 3647              		.align	1
 3648              		.p2align 2,,3
 3649              		.global	timer_hall_mode_config
 3650              		.syntax unified
 3651              		.thumb
 3652              		.thumb_func
 3654              	timer_hall_mode_config:
 3655              	.LVL209:
 3656              	.LFB166:
1530:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
1531:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** /*!
1532:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \brief      configure TIMER hall sensor mode
1533:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7)
1534:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  hallmode:
1535:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1536:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_HALLINTERFACE_ENABLE: TIMER hall sensor mode enable
1537:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_HALLINTERFACE_DISABLE: TIMER hall sensor mode disable
1538:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[out] none
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 102


1539:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \retval     none
1540:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** */
1541:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** void timer_hall_mode_config(uint32_t timer_periph, uint32_t hallmode)
1542:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** {
 3657              		.loc 1 1542 1 is_stmt 1 view -0
 3658              		.cfi_startproc
 3659              		@ args = 0, pretend = 0, frame = 0
 3660              		@ frame_needed = 0, uses_anonymous_args = 0
 3661              		@ link register save eliminated.
1543:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     if(TIMER_HALLINTERFACE_ENABLE == hallmode) {
 3662              		.loc 1 1543 5 view .LVU1065
 3663              		.loc 1 1543 7 is_stmt 0 view .LVU1066
 3664 0000 21B9     		cbnz	r1, .L196
1544:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CTL1(timer_periph) |= (uint32_t)TIMER_CTL1_TI0S;
 3665              		.loc 1 1544 9 is_stmt 1 view .LVU1067
 3666              		.loc 1 1544 34 is_stmt 0 view .LVU1068
 3667 0002 4368     		ldr	r3, [r0, #4]
 3668 0004 43F08003 		orr	r3, r3, #128
 3669 0008 4360     		str	r3, [r0, #4]
 3670 000a 7047     		bx	lr
 3671              	.L196:
1545:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     } else if(TIMER_HALLINTERFACE_DISABLE == hallmode) {
 3672              		.loc 1 1545 12 is_stmt 1 view .LVU1069
 3673              		.loc 1 1545 14 is_stmt 0 view .LVU1070
 3674 000c 0129     		cmp	r1, #1
 3675 000e 00D0     		beq	.L198
1546:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CTL1(timer_periph) &= ~(uint32_t)TIMER_CTL1_TI0S;
1547:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     } else {
1548:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* illegal parameters */
1549:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     }
1550:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** }
 3676              		.loc 1 1550 1 view .LVU1071
 3677 0010 7047     		bx	lr
 3678              	.L198:
1546:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CTL1(timer_periph) &= ~(uint32_t)TIMER_CTL1_TI0S;
 3679              		.loc 1 1546 9 is_stmt 1 view .LVU1072
1546:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CTL1(timer_periph) &= ~(uint32_t)TIMER_CTL1_TI0S;
 3680              		.loc 1 1546 34 is_stmt 0 view .LVU1073
 3681 0012 4368     		ldr	r3, [r0, #4]
 3682 0014 23F08003 		bic	r3, r3, #128
 3683 0018 4360     		str	r3, [r0, #4]
1549:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** }
 3684              		.loc 1 1549 5 is_stmt 1 view .LVU1074
 3685              		.loc 1 1550 1 is_stmt 0 view .LVU1075
 3686 001a 7047     		bx	lr
 3687              		.cfi_endproc
 3688              	.LFE166:
 3690              		.section	.text.timer_input_trigger_source_select,"ax",%progbits
 3691              		.align	1
 3692              		.p2align 2,,3
 3693              		.global	timer_input_trigger_source_select
 3694              		.syntax unified
 3695              		.thumb
 3696              		.thumb_func
 3698              	timer_input_trigger_source_select:
 3699              	.LVL210:
 3700              	.LFB167:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 103


1551:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
1552:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** /*!
1553:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \brief      select TIMER input trigger source
1554:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1555:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  intrigger:
1556:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1557:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI0: internal trigger 0(TIMERx(x=0..4,7,8,11))
1558:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI1: internal trigger 1(TIMERx(x=0..4,7,8,11))
1559:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI2: internal trigger 2(TIMERx(x=0..4,7,8,11))
1560:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI3: internal trigger 3(TIMERx(x=0..4,7,8,11))
1561:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_CI0F_ED: TI0 edge detector(TIMERx(x=0..4,7,8,11))
1562:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_CI0FE0: filtered TIMER input 0(TIMERx(x=0..4,7,8,11))
1563:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_CI1FE1: filtered TIMER input 1(TIMERx(x=0..4,7,8,11))
1564:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ETIFP: external trigger(TIMERx(x=0..4,7,8,11))
1565:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[out] none
1566:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \retval     none
1567:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** */
1568:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** void timer_input_trigger_source_select(uint32_t timer_periph, uint32_t intrigger)
1569:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** {
 3701              		.loc 1 1569 1 is_stmt 1 view -0
 3702              		.cfi_startproc
 3703              		@ args = 0, pretend = 0, frame = 0
 3704              		@ frame_needed = 0, uses_anonymous_args = 0
 3705              		@ link register save eliminated.
1570:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     TIMER_SMCFG(timer_periph) &= (~(uint32_t)TIMER_SMCFG_TRGS);
 3706              		.loc 1 1570 5 view .LVU1077
 3707              		.loc 1 1570 31 is_stmt 0 view .LVU1078
 3708 0000 8268     		ldr	r2, [r0, #8]
 3709 0002 22F07002 		bic	r2, r2, #112
 3710 0006 8260     		str	r2, [r0, #8]
1571:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)intrigger;
 3711              		.loc 1 1571 5 is_stmt 1 view .LVU1079
 3712              		.loc 1 1571 31 is_stmt 0 view .LVU1080
 3713 0008 8368     		ldr	r3, [r0, #8]
 3714 000a 0B43     		orrs	r3, r3, r1
 3715 000c 8360     		str	r3, [r0, #8]
1572:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** }
 3716              		.loc 1 1572 1 view .LVU1081
 3717 000e 7047     		bx	lr
 3718              		.cfi_endproc
 3719              	.LFE167:
 3721              		.section	.text.timer_master_output_trigger_source_select,"ax",%progbits
 3722              		.align	1
 3723              		.p2align 2,,3
 3724              		.global	timer_master_output_trigger_source_select
 3725              		.syntax unified
 3726              		.thumb
 3727              		.thumb_func
 3729              	timer_master_output_trigger_source_select:
 3730              	.LVL211:
 3731              	.LFB168:
1573:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
1574:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** /*!
1575:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \brief      select TIMER master mode output trigger source
1576:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..7)
1577:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  outrigger:
1578:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 104


1579:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_TRI_OUT_SRC_RESET: the UPG bit as trigger output(TIMERx(x=0..7,9,10,12,13))
1580:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_TRI_OUT_SRC_ENABLE: the counter enable signal TIMER_CTL0_CEN as trigger out
1581:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_TRI_OUT_SRC_UPDATE: update event as trigger output(TIMERx(x=0..7,9,10,12,13
1582:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_TRI_OUT_SRC_CH0: a capture or a compare match occurred in channal0 as trigg
1583:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_TRI_OUT_SRC_O0CPRE: O0CPRE as trigger output(TIMERx(x=0..4,7,9,10,12,13))
1584:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_TRI_OUT_SRC_O1CPRE: O1CPRE as trigger output(TIMERx(x=0..4,7))
1585:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_TRI_OUT_SRC_O2CPRE: O2CPRE as trigger output(TIMERx(x=0..4,7))
1586:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_TRI_OUT_SRC_O3CPRE: O3CPRE as trigger output(TIMERx(x=0..4,7))
1587:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[out] none
1588:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \retval     none
1589:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** */
1590:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** void timer_master_output_trigger_source_select(uint32_t timer_periph, uint32_t outrigger)
1591:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** {
 3732              		.loc 1 1591 1 is_stmt 1 view -0
 3733              		.cfi_startproc
 3734              		@ args = 0, pretend = 0, frame = 0
 3735              		@ frame_needed = 0, uses_anonymous_args = 0
 3736              		@ link register save eliminated.
1592:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_MMC);
 3737              		.loc 1 1592 5 view .LVU1083
 3738              		.loc 1 1592 30 is_stmt 0 view .LVU1084
 3739 0000 4268     		ldr	r2, [r0, #4]
 3740 0002 22F07002 		bic	r2, r2, #112
 3741 0006 4260     		str	r2, [r0, #4]
1593:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     TIMER_CTL1(timer_periph) |= (uint32_t)outrigger;
 3742              		.loc 1 1593 5 is_stmt 1 view .LVU1085
 3743              		.loc 1 1593 30 is_stmt 0 view .LVU1086
 3744 0008 4368     		ldr	r3, [r0, #4]
 3745 000a 0B43     		orrs	r3, r3, r1
 3746 000c 4360     		str	r3, [r0, #4]
1594:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** }
 3747              		.loc 1 1594 1 view .LVU1087
 3748 000e 7047     		bx	lr
 3749              		.cfi_endproc
 3750              	.LFE168:
 3752              		.section	.text.timer_slave_mode_select,"ax",%progbits
 3753              		.align	1
 3754              		.p2align 2,,3
 3755              		.global	timer_slave_mode_select
 3756              		.syntax unified
 3757              		.thumb
 3758              		.thumb_func
 3760              	timer_slave_mode_select:
 3761              	.LVL212:
 3762              	.LFB169:
1595:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
1596:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** /*!
1597:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \brief      select TIMER slave mode
1598:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7,8,11)
1599:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  slavemode:
1600:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1601:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_SLAVE_MODE_DISABLE: slave mode disable(TIMERx(x=0..4,7,8,11))
1602:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_ENCODER_MODE0: encoder mode 0(TIMERx(x=0..4,7))
1603:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_ENCODER_MODE1: encoder mode 1(TIMERx(x=0..4,7))
1604:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_ENCODER_MODE2: encoder mode 2(TIMERx(x=0..4,7))
1605:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_SLAVE_MODE_RESTART: restart mode(TIMERx(x=0..4,7,8,11))
1606:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_SLAVE_MODE_PAUSE: pause mode(TIMERx(x=0..4,7,8,11))
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 105


1607:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_SLAVE_MODE_EVENT: event mode(TIMERx(x=0..4,7,8,11))
1608:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_SLAVE_MODE_EXTERNAL0: external clock mode 0.(TIMERx(x=0..4,7,8,11))
1609:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[out] none
1610:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \retval     none
1611:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** */
1612:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
1613:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** void timer_slave_mode_select(uint32_t timer_periph, uint32_t slavemode)
1614:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** {
 3763              		.loc 1 1614 1 is_stmt 1 view -0
 3764              		.cfi_startproc
 3765              		@ args = 0, pretend = 0, frame = 0
 3766              		@ frame_needed = 0, uses_anonymous_args = 0
 3767              		@ link register save eliminated.
1615:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     TIMER_SMCFG(timer_periph) &= (~(uint32_t)TIMER_SMCFG_SMC);
 3768              		.loc 1 1615 5 view .LVU1089
 3769              		.loc 1 1615 31 is_stmt 0 view .LVU1090
 3770 0000 8268     		ldr	r2, [r0, #8]
 3771 0002 22F00702 		bic	r2, r2, #7
 3772 0006 8260     		str	r2, [r0, #8]
1616:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
1617:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)slavemode;
 3773              		.loc 1 1617 5 is_stmt 1 view .LVU1091
 3774              		.loc 1 1617 31 is_stmt 0 view .LVU1092
 3775 0008 8368     		ldr	r3, [r0, #8]
 3776 000a 0B43     		orrs	r3, r3, r1
 3777 000c 8360     		str	r3, [r0, #8]
1618:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** }
 3778              		.loc 1 1618 1 view .LVU1093
 3779 000e 7047     		bx	lr
 3780              		.cfi_endproc
 3781              	.LFE169:
 3783              		.section	.text.timer_master_slave_mode_config,"ax",%progbits
 3784              		.align	1
 3785              		.p2align 2,,3
 3786              		.global	timer_master_slave_mode_config
 3787              		.syntax unified
 3788              		.thumb
 3789              		.thumb_func
 3791              	timer_master_slave_mode_config:
 3792              	.LVL213:
 3793              	.LFB170:
1619:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
1620:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** /*!
1621:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \brief      configure TIMER master slave mode
1622:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7,8,11)
1623:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  masterslave:
1624:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1625:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_MASTER_SLAVE_MODE_ENABLE: master slave mode enable
1626:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_MASTER_SLAVE_MODE_DISABLE: master slave mode disable
1627:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[out] none
1628:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \retval     none
1629:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** */
1630:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** void timer_master_slave_mode_config(uint32_t timer_periph, uint32_t masterslave)
1631:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** {
 3794              		.loc 1 1631 1 is_stmt 1 view -0
 3795              		.cfi_startproc
 3796              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 106


 3797              		@ frame_needed = 0, uses_anonymous_args = 0
 3798              		@ link register save eliminated.
1632:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     if(TIMER_MASTER_SLAVE_MODE_ENABLE == masterslave) {
 3799              		.loc 1 1632 5 view .LVU1095
 3800              		.loc 1 1632 7 is_stmt 0 view .LVU1096
 3801 0000 21B9     		cbnz	r1, .L203
1633:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_SMCFG(timer_periph) |= (uint32_t)TIMER_SMCFG_MSM;
 3802              		.loc 1 1633 9 is_stmt 1 view .LVU1097
 3803              		.loc 1 1633 35 is_stmt 0 view .LVU1098
 3804 0002 8368     		ldr	r3, [r0, #8]
 3805 0004 43F08003 		orr	r3, r3, #128
 3806 0008 8360     		str	r3, [r0, #8]
 3807 000a 7047     		bx	lr
 3808              	.L203:
1634:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     } else if(TIMER_MASTER_SLAVE_MODE_DISABLE == masterslave) {
 3809              		.loc 1 1634 12 is_stmt 1 view .LVU1099
 3810              		.loc 1 1634 14 is_stmt 0 view .LVU1100
 3811 000c 0129     		cmp	r1, #1
 3812 000e 00D0     		beq	.L205
1635:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_SMCFG(timer_periph) &= ~(uint32_t)TIMER_SMCFG_MSM;
1636:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     } else {
1637:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* illegal parameters */
1638:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     }
1639:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** }
 3813              		.loc 1 1639 1 view .LVU1101
 3814 0010 7047     		bx	lr
 3815              	.L205:
1635:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_SMCFG(timer_periph) &= ~(uint32_t)TIMER_SMCFG_MSM;
 3816              		.loc 1 1635 9 is_stmt 1 view .LVU1102
1635:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_SMCFG(timer_periph) &= ~(uint32_t)TIMER_SMCFG_MSM;
 3817              		.loc 1 1635 35 is_stmt 0 view .LVU1103
 3818 0012 8368     		ldr	r3, [r0, #8]
 3819 0014 23F08003 		bic	r3, r3, #128
 3820 0018 8360     		str	r3, [r0, #8]
1638:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** }
 3821              		.loc 1 1638 5 is_stmt 1 view .LVU1104
 3822              		.loc 1 1639 1 is_stmt 0 view .LVU1105
 3823 001a 7047     		bx	lr
 3824              		.cfi_endproc
 3825              	.LFE170:
 3827              		.section	.text.timer_external_trigger_config,"ax",%progbits
 3828              		.align	1
 3829              		.p2align 2,,3
 3830              		.global	timer_external_trigger_config
 3831              		.syntax unified
 3832              		.thumb
 3833              		.thumb_func
 3835              	timer_external_trigger_config:
 3836              	.LVL214:
 3837              	.LFB171:
1640:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
1641:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** /*!
1642:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \brief      configure TIMER external trigger input
1643:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7)
1644:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  extprescaler:
1645:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1646:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_EXT_TRI_PSC_OFF: no divided
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 107


1647:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV2: divided by 2
1648:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV4: divided by 4
1649:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV8: divided by 8
1650:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  extpolarity:
1651:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1652:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_ETP_FALLING: active low or falling edge active
1653:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_ETP_RISING: active high or rising edge active
1654:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  extfilter: a value between 0 and 15
1655:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[out] none
1656:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \retval     none
1657:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** */
1658:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** void timer_external_trigger_config(uint32_t timer_periph, uint32_t extprescaler,
1659:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****                                    uint32_t extpolarity, uint32_t extfilter)
1660:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** {
 3838              		.loc 1 1660 1 is_stmt 1 view -0
 3839              		.cfi_startproc
 3840              		@ args = 0, pretend = 0, frame = 0
 3841              		@ frame_needed = 0, uses_anonymous_args = 0
 3842              		@ link register save eliminated.
1661:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     TIMER_SMCFG(timer_periph) &= (~(uint32_t)(TIMER_SMCFG_ETP | TIMER_SMCFG_ETPSC | TIMER_SMCFG_ETF
 3843              		.loc 1 1661 5 view .LVU1107
1660:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     TIMER_SMCFG(timer_periph) &= (~(uint32_t)(TIMER_SMCFG_ETP | TIMER_SMCFG_ETPSC | TIMER_SMCFG_ETF
 3844              		.loc 1 1660 1 is_stmt 0 view .LVU1108
 3845 0000 10B4     		push	{r4}
 3846              	.LCFI43:
 3847              		.cfi_def_cfa_offset 4
 3848              		.cfi_offset 4, -4
 3849              		.loc 1 1661 31 view .LVU1109
 3850 0002 8468     		ldr	r4, [r0, #8]
 3851 0004 24F43F44 		bic	r4, r4, #48896
 3852 0008 8460     		str	r4, [r0, #8]
1662:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)(extprescaler | extpolarity);
 3853              		.loc 1 1662 5 is_stmt 1 view .LVU1110
 3854              		.loc 1 1662 31 is_stmt 0 view .LVU1111
 3855 000a 8468     		ldr	r4, [r0, #8]
 3856              		.loc 1 1662 58 view .LVU1112
 3857 000c 1143     		orrs	r1, r1, r2
 3858              	.LVL215:
 3859              		.loc 1 1662 31 view .LVU1113
 3860 000e 2143     		orrs	r1, r1, r4
 3861 0010 8160     		str	r1, [r0, #8]
1663:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)(extfilter << 8U);
 3862              		.loc 1 1663 5 is_stmt 1 view .LVU1114
 3863              		.loc 1 1663 31 is_stmt 0 view .LVU1115
 3864 0012 8268     		ldr	r2, [r0, #8]
 3865              	.LVL216:
1664:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** }
 3866              		.loc 1 1664 1 view .LVU1116
 3867 0014 10BC     		pop	{r4}
 3868              	.LCFI44:
 3869              		.cfi_restore 4
 3870              		.cfi_def_cfa_offset 0
1663:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)(extfilter << 8U);
 3871              		.loc 1 1663 31 view .LVU1117
 3872 0016 42EA0322 		orr	r2, r2, r3, lsl #8
 3873 001a 8260     		str	r2, [r0, #8]
 3874              		.loc 1 1664 1 view .LVU1118
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 108


 3875 001c 7047     		bx	lr
 3876              		.cfi_endproc
 3877              	.LFE171:
 3879 001e 00BF     		.section	.text.timer_quadrature_decoder_mode_config,"ax",%progbits
 3880              		.align	1
 3881              		.p2align 2,,3
 3882              		.global	timer_quadrature_decoder_mode_config
 3883              		.syntax unified
 3884              		.thumb
 3885              		.thumb_func
 3887              	timer_quadrature_decoder_mode_config:
 3888              	.LVL217:
 3889              	.LFB172:
1665:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
1666:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** /*!
1667:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \brief      configure TIMER quadrature decoder mode
1668:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7)
1669:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  decomode:
1670:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1671:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_ENCODER_MODE0: counter counts on CI0FE0 edge depending on CI1FE1 level
1672:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_ENCODER_MODE1: counter counts on CI1FE1 edge depending on CI0FE0 level
1673:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_ENCODER_MODE2: counter counts on both CI0FE0 and CI1FE1 edges depending on 
1674:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  ic0polarity:
1675:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1676:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_IC_POLARITY_RISING: capture rising edge
1677:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_IC_POLARITY_FALLING: capture falling edge
1678:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  ic1polarity:
1679:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1680:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_IC_POLARITY_RISING: capture rising edge
1681:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_IC_POLARITY_FALLING: capture falling edge
1682:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[out] none
1683:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \retval     none
1684:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** */
1685:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** void timer_quadrature_decoder_mode_config(uint32_t timer_periph, uint32_t decomode,
1686:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         uint16_t ic0polarity, uint16_t ic1polarity)
1687:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** {
 3890              		.loc 1 1687 1 is_stmt 1 view -0
 3891              		.cfi_startproc
 3892              		@ args = 0, pretend = 0, frame = 0
 3893              		@ frame_needed = 0, uses_anonymous_args = 0
 3894              		@ link register save eliminated.
1688:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     TIMER_SMCFG(timer_periph) &= (~(uint32_t)TIMER_SMCFG_SMC);
 3895              		.loc 1 1688 5 view .LVU1120
1687:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     TIMER_SMCFG(timer_periph) &= (~(uint32_t)TIMER_SMCFG_SMC);
 3896              		.loc 1 1687 1 is_stmt 0 view .LVU1121
 3897 0000 30B4     		push	{r4, r5}
 3898              	.LCFI45:
 3899              		.cfi_def_cfa_offset 8
 3900              		.cfi_offset 4, -8
 3901              		.cfi_offset 5, -4
 3902              		.loc 1 1688 31 view .LVU1122
 3903 0002 8568     		ldr	r5, [r0, #8]
 3904 0004 25F00705 		bic	r5, r5, #7
 3905 0008 8560     		str	r5, [r0, #8]
1689:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)decomode;
 3906              		.loc 1 1689 5 is_stmt 1 view .LVU1123
 3907              		.loc 1 1689 31 is_stmt 0 view .LVU1124
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 109


 3908 000a 8468     		ldr	r4, [r0, #8]
 3909 000c 0C43     		orrs	r4, r4, r1
 3910 000e 8460     		str	r4, [r0, #8]
1690:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
1691:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     TIMER_CHCTL0(timer_periph) &= (uint32_t)(((~(uint32_t)TIMER_CHCTL0_CH0MS)) & ((~(uint32_t)TIMER
 3911              		.loc 1 1691 5 is_stmt 1 view .LVU1125
 3912              		.loc 1 1691 32 is_stmt 0 view .LVU1126
 3913 0010 8169     		ldr	r1, [r0, #24]
 3914              	.LVL218:
 3915              		.loc 1 1691 32 view .LVU1127
 3916 0012 21F44071 		bic	r1, r1, #768
 3917 0016 21F00301 		bic	r1, r1, #3
 3918 001a 8161     		str	r1, [r0, #24]
1692:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     TIMER_CHCTL0(timer_periph) |= (uint32_t)(TIMER_IC_SELECTION_DIRECTTI | ((uint32_t)TIMER_IC_SELE
 3919              		.loc 1 1692 5 is_stmt 1 view .LVU1128
1693:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
1694:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH0P | TIMER_CHCTL2_CH0NP));
1695:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH1P | TIMER_CHCTL2_CH1NP));
1696:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     TIMER_CHCTL2(timer_periph) |= ((uint32_t)ic0polarity | ((uint32_t)ic1polarity << 4U));
 3920              		.loc 1 1696 58 is_stmt 0 view .LVU1129
 3921 001c 42EA0312 		orr	r2, r2, r3, lsl #4
 3922              	.LVL219:
1692:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     TIMER_CHCTL0(timer_periph) |= (uint32_t)(TIMER_IC_SELECTION_DIRECTTI | ((uint32_t)TIMER_IC_SELE
 3923              		.loc 1 1692 32 view .LVU1130
 3924 0020 8369     		ldr	r3, [r0, #24]
 3925              	.LVL220:
1692:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     TIMER_CHCTL0(timer_periph) |= (uint32_t)(TIMER_IC_SELECTION_DIRECTTI | ((uint32_t)TIMER_IC_SELE
 3926              		.loc 1 1692 32 view .LVU1131
 3927 0022 43F48073 		orr	r3, r3, #256
 3928 0026 43F00103 		orr	r3, r3, #1
 3929 002a 8361     		str	r3, [r0, #24]
1694:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH1P | TIMER_CHCTL2_CH1NP));
 3930              		.loc 1 1694 5 is_stmt 1 view .LVU1132
1694:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH1P | TIMER_CHCTL2_CH1NP));
 3931              		.loc 1 1694 32 is_stmt 0 view .LVU1133
 3932 002c 036A     		ldr	r3, [r0, #32]
 3933 002e 23F00A03 		bic	r3, r3, #10
 3934 0032 0362     		str	r3, [r0, #32]
1695:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     TIMER_CHCTL2(timer_periph) |= ((uint32_t)ic0polarity | ((uint32_t)ic1polarity << 4U));
 3935              		.loc 1 1695 5 is_stmt 1 view .LVU1134
1695:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     TIMER_CHCTL2(timer_periph) |= ((uint32_t)ic0polarity | ((uint32_t)ic1polarity << 4U));
 3936              		.loc 1 1695 32 is_stmt 0 view .LVU1135
 3937 0034 036A     		ldr	r3, [r0, #32]
 3938 0036 23F0A003 		bic	r3, r3, #160
 3939 003a 0362     		str	r3, [r0, #32]
 3940              		.loc 1 1696 5 is_stmt 1 view .LVU1136
 3941              		.loc 1 1696 32 is_stmt 0 view .LVU1137
 3942 003c 036A     		ldr	r3, [r0, #32]
 3943 003e 1A43     		orrs	r2, r2, r3
1697:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** }
 3944              		.loc 1 1697 1 view .LVU1138
 3945 0040 30BC     		pop	{r4, r5}
 3946              	.LCFI46:
 3947              		.cfi_restore 5
 3948              		.cfi_restore 4
 3949              		.cfi_def_cfa_offset 0
1696:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** }
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 110


 3950              		.loc 1 1696 32 view .LVU1139
 3951 0042 0262     		str	r2, [r0, #32]
 3952              		.loc 1 1697 1 view .LVU1140
 3953 0044 7047     		bx	lr
 3954              		.cfi_endproc
 3955              	.LFE172:
 3957 0046 00BF     		.section	.text.timer_internal_clock_config,"ax",%progbits
 3958              		.align	1
 3959              		.p2align 2,,3
 3960              		.global	timer_internal_clock_config
 3961              		.syntax unified
 3962              		.thumb
 3963              		.thumb_func
 3965              	timer_internal_clock_config:
 3966              	.LVL221:
 3967              	.LFB173:
1698:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
1699:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** /*!
1700:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \brief      configure TIMER internal clock mode
1701:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7,8,11)
1702:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[out] none
1703:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \retval     none
1704:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** */
1705:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** void timer_internal_clock_config(uint32_t timer_periph)
1706:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** {
 3968              		.loc 1 1706 1 is_stmt 1 view -0
 3969              		.cfi_startproc
 3970              		@ args = 0, pretend = 0, frame = 0
 3971              		@ frame_needed = 0, uses_anonymous_args = 0
 3972              		@ link register save eliminated.
1707:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     TIMER_SMCFG(timer_periph) &= ~(uint32_t)TIMER_SMCFG_SMC;
 3973              		.loc 1 1707 5 view .LVU1142
 3974              		.loc 1 1707 31 is_stmt 0 view .LVU1143
 3975 0000 8368     		ldr	r3, [r0, #8]
 3976 0002 23F00703 		bic	r3, r3, #7
 3977 0006 8360     		str	r3, [r0, #8]
1708:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** }
 3978              		.loc 1 1708 1 view .LVU1144
 3979 0008 7047     		bx	lr
 3980              		.cfi_endproc
 3981              	.LFE173:
 3983 000a 00BF     		.section	.text.timer_internal_trigger_as_external_clock_config,"ax",%progbits
 3984              		.align	1
 3985              		.p2align 2,,3
 3986              		.global	timer_internal_trigger_as_external_clock_config
 3987              		.syntax unified
 3988              		.thumb
 3989              		.thumb_func
 3991              	timer_internal_trigger_as_external_clock_config:
 3992              	.LVL222:
 3993              	.LFB174:
1709:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
1710:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** /*!
1711:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \brief      configure TIMER the internal trigger as external clock input
1712:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7,8,11)
1713:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  intrigger:
1714:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 111


1715:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI0: internal trigger 0
1716:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI1: internal trigger 1
1717:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI2: internal trigger 2
1718:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI3: internal trigger 3
1719:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[out] none
1720:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \retval     none
1721:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** */
1722:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** void timer_internal_trigger_as_external_clock_config(uint32_t timer_periph, uint32_t intrigger)
1723:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** {
 3994              		.loc 1 1723 1 is_stmt 1 view -0
 3995              		.cfi_startproc
 3996              		@ args = 0, pretend = 0, frame = 0
 3997              		@ frame_needed = 0, uses_anonymous_args = 0
 3998              		@ link register save eliminated.
1724:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     timer_input_trigger_source_select(timer_periph, intrigger);
 3999              		.loc 1 1724 5 view .LVU1146
 4000              	.LBB60:
 4001              	.LBI60:
1568:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** {
 4002              		.loc 1 1568 6 view .LVU1147
 4003              	.LBB61:
1570:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)intrigger;
 4004              		.loc 1 1570 5 view .LVU1148
1570:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)intrigger;
 4005              		.loc 1 1570 31 is_stmt 0 view .LVU1149
 4006 0000 8368     		ldr	r3, [r0, #8]
 4007 0002 23F07003 		bic	r3, r3, #112
 4008 0006 8360     		str	r3, [r0, #8]
1571:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** }
 4009              		.loc 1 1571 5 is_stmt 1 view .LVU1150
1571:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** }
 4010              		.loc 1 1571 31 is_stmt 0 view .LVU1151
 4011 0008 8368     		ldr	r3, [r0, #8]
 4012 000a 1943     		orrs	r1, r1, r3
 4013              	.LVL223:
1571:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** }
 4014              		.loc 1 1571 31 view .LVU1152
 4015 000c 8160     		str	r1, [r0, #8]
 4016              	.LVL224:
1571:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** }
 4017              		.loc 1 1571 31 view .LVU1153
 4018              	.LBE61:
 4019              	.LBE60:
1725:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     TIMER_SMCFG(timer_periph) &= ~(uint32_t)TIMER_SMCFG_SMC;
 4020              		.loc 1 1725 5 is_stmt 1 view .LVU1154
 4021              		.loc 1 1725 31 is_stmt 0 view .LVU1155
 4022 000e 8368     		ldr	r3, [r0, #8]
 4023 0010 23F00703 		bic	r3, r3, #7
 4024 0014 8360     		str	r3, [r0, #8]
1726:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)TIMER_SLAVE_MODE_EXTERNAL0;
 4025              		.loc 1 1726 5 is_stmt 1 view .LVU1156
 4026              		.loc 1 1726 31 is_stmt 0 view .LVU1157
 4027 0016 8368     		ldr	r3, [r0, #8]
 4028 0018 43F00703 		orr	r3, r3, #7
 4029 001c 8360     		str	r3, [r0, #8]
1727:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** }
 4030              		.loc 1 1727 1 view .LVU1158
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 112


 4031 001e 7047     		bx	lr
 4032              		.cfi_endproc
 4033              	.LFE174:
 4035              		.section	.text.timer_external_trigger_as_external_clock_config,"ax",%progbits
 4036              		.align	1
 4037              		.p2align 2,,3
 4038              		.global	timer_external_trigger_as_external_clock_config
 4039              		.syntax unified
 4040              		.thumb
 4041              		.thumb_func
 4043              	timer_external_trigger_as_external_clock_config:
 4044              	.LVL225:
 4045              	.LFB175:
1728:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
1729:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** /*!
1730:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \brief      configure TIMER the external trigger as external clock input
1731:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7,8,11)
1732:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  extrigger:
1733:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1734:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_CI0F_ED: TI0 edge detector
1735:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_CI0FE0: filtered TIMER input 0
1736:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_CI1FE1: filtered TIMER input 1
1737:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  extpolarity:
1738:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1739:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_IC_POLARITY_RISING: active high or rising edge active
1740:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_IC_POLARITY_FALLING: active low or falling edge active
1741:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  extfilter: a value between 0 and 15
1742:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[out] none
1743:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \retval     none
1744:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** */
1745:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** void timer_external_trigger_as_external_clock_config(uint32_t timer_periph, uint32_t extrigger,
1746:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         uint16_t extpolarity, uint32_t extfilter)
1747:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** {
 4046              		.loc 1 1747 1 is_stmt 1 view -0
 4047              		.cfi_startproc
 4048              		@ args = 0, pretend = 0, frame = 0
 4049              		@ frame_needed = 0, uses_anonymous_args = 0
 4050              		@ link register save eliminated.
1748:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     if(TIMER_SMCFG_TRGSEL_CI1FE1 == extrigger) {
 4051              		.loc 1 1748 5 view .LVU1160
 4052              		.loc 1 1748 7 is_stmt 0 view .LVU1161
 4053 0000 6029     		cmp	r1, #96
1747:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     if(TIMER_SMCFG_TRGSEL_CI1FE1 == extrigger) {
 4054              		.loc 1 1747 1 view .LVU1162
 4055 0002 10B4     		push	{r4}
 4056              	.LCFI47:
 4057              		.cfi_def_cfa_offset 4
 4058              		.cfi_offset 4, -4
1749:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* reset the CH1EN bit */
1750:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1EN);
 4059              		.loc 1 1750 36 view .LVU1163
 4060 0004 046A     		ldr	r4, [r0, #32]
1748:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* reset the CH1EN bit */
 4061              		.loc 1 1748 7 view .LVU1164
 4062 0006 2ED0     		beq	.L216
1751:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* reset the CH1NP bit */
1752:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH1P | TIMER_CHCTL2_CH1NP));
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 113


1753:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* set the CH1NP bit */
1754:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)extpolarity << 4U);
1755:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* reset the CH1MS bit */
1756:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1MS);
1757:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* set the CH1MS bit */
1758:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)TIMER_IC_SELECTION_DIRECTTI << 8U);
1759:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* reset the CH1CAPFLT bit */
1760:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1CAPFLT);
1761:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* set the CH1CAPFLT bit */
1762:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)(extfilter << 12U);
1763:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* set the CH1EN bit */
1764:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH1EN;
1765:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     } else {
1766:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* reset the CH0EN bit */
1767:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0EN);
 4063              		.loc 1 1767 9 is_stmt 1 view .LVU1165
 4064              		.loc 1 1767 36 is_stmt 0 view .LVU1166
 4065 0008 24F00104 		bic	r4, r4, #1
 4066 000c 0462     		str	r4, [r0, #32]
1768:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* reset the CH0P and CH0NP bits */
1769:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH0P | TIMER_CHCTL2_CH0NP));
 4067              		.loc 1 1769 9 is_stmt 1 view .LVU1167
 4068              		.loc 1 1769 36 is_stmt 0 view .LVU1168
 4069 000e 046A     		ldr	r4, [r0, #32]
 4070 0010 24F00A04 		bic	r4, r4, #10
 4071 0014 0462     		str	r4, [r0, #32]
1770:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* set the CH0P and CH0NP bits */
1771:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)extpolarity;
 4072              		.loc 1 1771 9 is_stmt 1 view .LVU1169
 4073              		.loc 1 1771 36 is_stmt 0 view .LVU1170
 4074 0016 046A     		ldr	r4, [r0, #32]
 4075 0018 2243     		orrs	r2, r2, r4
 4076              	.LVL226:
 4077              		.loc 1 1771 36 view .LVU1171
 4078 001a 0262     		str	r2, [r0, #32]
1772:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* reset the CH0MS bit */
1773:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0MS);
 4079              		.loc 1 1773 9 is_stmt 1 view .LVU1172
 4080              		.loc 1 1773 36 is_stmt 0 view .LVU1173
 4081 001c 8269     		ldr	r2, [r0, #24]
 4082 001e 22F00302 		bic	r2, r2, #3
 4083 0022 8261     		str	r2, [r0, #24]
1774:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* set the CH0MS bit */
1775:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)TIMER_IC_SELECTION_DIRECTTI;
 4084              		.loc 1 1775 9 is_stmt 1 view .LVU1174
 4085              		.loc 1 1775 36 is_stmt 0 view .LVU1175
 4086 0024 8269     		ldr	r2, [r0, #24]
 4087 0026 42F00102 		orr	r2, r2, #1
 4088 002a 8261     		str	r2, [r0, #24]
1776:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* reset the CH0CAPFLT bit */
1777:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0CAPFLT);
 4089              		.loc 1 1777 9 is_stmt 1 view .LVU1176
 4090              		.loc 1 1777 36 is_stmt 0 view .LVU1177
 4091 002c 8269     		ldr	r2, [r0, #24]
 4092 002e 22F0F002 		bic	r2, r2, #240
 4093 0032 8261     		str	r2, [r0, #24]
1778:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* reset the CH0CAPFLT bit */
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 114


1779:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)(extfilter << 4U);
 4094              		.loc 1 1779 9 is_stmt 1 view .LVU1178
 4095              		.loc 1 1779 36 is_stmt 0 view .LVU1179
 4096 0034 8269     		ldr	r2, [r0, #24]
 4097 0036 42EA0313 		orr	r3, r2, r3, lsl #4
 4098              	.LVL227:
 4099              		.loc 1 1779 36 view .LVU1180
 4100 003a 8361     		str	r3, [r0, #24]
1780:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* set the CH0EN bit */
1781:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH0EN;
 4101              		.loc 1 1781 9 is_stmt 1 view .LVU1181
 4102              		.loc 1 1781 36 is_stmt 0 view .LVU1182
 4103 003c 036A     		ldr	r3, [r0, #32]
 4104 003e 43F00103 		orr	r3, r3, #1
 4105 0042 0362     		str	r3, [r0, #32]
 4106              	.L214:
1782:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     }
1783:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* select TIMER input trigger source */
1784:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     timer_input_trigger_source_select(timer_periph, extrigger);
 4107              		.loc 1 1784 5 is_stmt 1 view .LVU1183
 4108              	.LVL228:
 4109              	.LBB62:
 4110              	.LBI62:
1568:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** {
 4111              		.loc 1 1568 6 view .LVU1184
 4112              	.LBB63:
1570:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)intrigger;
 4113              		.loc 1 1570 5 view .LVU1185
1570:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)intrigger;
 4114              		.loc 1 1570 31 is_stmt 0 view .LVU1186
 4115 0044 8368     		ldr	r3, [r0, #8]
 4116              	.LBE63:
 4117              	.LBE62:
1785:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* reset the SMC bit */
1786:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     TIMER_SMCFG(timer_periph) &= (~(uint32_t)TIMER_SMCFG_SMC);
1787:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* set the SMC bit */
1788:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)TIMER_SLAVE_MODE_EXTERNAL0;
1789:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** }
 4118              		.loc 1 1789 1 view .LVU1187
 4119 0046 10BC     		pop	{r4}
 4120              	.LCFI48:
 4121              		.cfi_remember_state
 4122              		.cfi_restore 4
 4123              		.cfi_def_cfa_offset 0
 4124              	.LBB65:
 4125              	.LBB64:
1570:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)intrigger;
 4126              		.loc 1 1570 31 view .LVU1188
 4127 0048 23F07003 		bic	r3, r3, #112
 4128 004c 8360     		str	r3, [r0, #8]
1571:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** }
 4129              		.loc 1 1571 5 is_stmt 1 view .LVU1189
1571:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** }
 4130              		.loc 1 1571 31 is_stmt 0 view .LVU1190
 4131 004e 8368     		ldr	r3, [r0, #8]
 4132 0050 1943     		orrs	r1, r1, r3
 4133              	.LVL229:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 115


1571:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** }
 4134              		.loc 1 1571 31 view .LVU1191
 4135 0052 8160     		str	r1, [r0, #8]
 4136              	.LVL230:
1571:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** }
 4137              		.loc 1 1571 31 view .LVU1192
 4138              	.LBE64:
 4139              	.LBE65:
1786:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* set the SMC bit */
 4140              		.loc 1 1786 5 is_stmt 1 view .LVU1193
1786:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* set the SMC bit */
 4141              		.loc 1 1786 31 is_stmt 0 view .LVU1194
 4142 0054 8368     		ldr	r3, [r0, #8]
 4143 0056 23F00703 		bic	r3, r3, #7
 4144 005a 8360     		str	r3, [r0, #8]
1788:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** }
 4145              		.loc 1 1788 5 is_stmt 1 view .LVU1195
1788:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** }
 4146              		.loc 1 1788 31 is_stmt 0 view .LVU1196
 4147 005c 8368     		ldr	r3, [r0, #8]
 4148 005e 43F00703 		orr	r3, r3, #7
 4149 0062 8360     		str	r3, [r0, #8]
 4150              		.loc 1 1789 1 view .LVU1197
 4151 0064 7047     		bx	lr
 4152              	.LVL231:
 4153              	.L216:
 4154              	.LCFI49:
 4155              		.cfi_restore_state
1750:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* reset the CH1NP bit */
 4156              		.loc 1 1750 9 is_stmt 1 view .LVU1198
1750:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* reset the CH1NP bit */
 4157              		.loc 1 1750 36 is_stmt 0 view .LVU1199
 4158 0066 24F01004 		bic	r4, r4, #16
 4159 006a 0462     		str	r4, [r0, #32]
1752:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* set the CH1NP bit */
 4160              		.loc 1 1752 9 is_stmt 1 view .LVU1200
1752:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* set the CH1NP bit */
 4161              		.loc 1 1752 36 is_stmt 0 view .LVU1201
 4162 006c 046A     		ldr	r4, [r0, #32]
 4163 006e 24F0A004 		bic	r4, r4, #160
 4164 0072 0462     		str	r4, [r0, #32]
1754:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* reset the CH1MS bit */
 4165              		.loc 1 1754 9 is_stmt 1 view .LVU1202
1754:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* reset the CH1MS bit */
 4166              		.loc 1 1754 36 is_stmt 0 view .LVU1203
 4167 0074 046A     		ldr	r4, [r0, #32]
 4168 0076 44EA0212 		orr	r2, r4, r2, lsl #4
 4169              	.LVL232:
1754:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* reset the CH1MS bit */
 4170              		.loc 1 1754 36 view .LVU1204
 4171 007a 0262     		str	r2, [r0, #32]
1756:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* set the CH1MS bit */
 4172              		.loc 1 1756 9 is_stmt 1 view .LVU1205
1756:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* set the CH1MS bit */
 4173              		.loc 1 1756 36 is_stmt 0 view .LVU1206
 4174 007c 8269     		ldr	r2, [r0, #24]
 4175 007e 22F44072 		bic	r2, r2, #768
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 116


 4176 0082 8261     		str	r2, [r0, #24]
1758:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* reset the CH1CAPFLT bit */
 4177              		.loc 1 1758 9 is_stmt 1 view .LVU1207
1758:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* reset the CH1CAPFLT bit */
 4178              		.loc 1 1758 36 is_stmt 0 view .LVU1208
 4179 0084 8269     		ldr	r2, [r0, #24]
 4180 0086 42F48072 		orr	r2, r2, #256
 4181 008a 8261     		str	r2, [r0, #24]
1760:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* set the CH1CAPFLT bit */
 4182              		.loc 1 1760 9 is_stmt 1 view .LVU1209
1760:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* set the CH1CAPFLT bit */
 4183              		.loc 1 1760 36 is_stmt 0 view .LVU1210
 4184 008c 8269     		ldr	r2, [r0, #24]
 4185 008e 22F47042 		bic	r2, r2, #61440
 4186 0092 8261     		str	r2, [r0, #24]
1762:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* set the CH1EN bit */
 4187              		.loc 1 1762 9 is_stmt 1 view .LVU1211
1762:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* set the CH1EN bit */
 4188              		.loc 1 1762 36 is_stmt 0 view .LVU1212
 4189 0094 8269     		ldr	r2, [r0, #24]
 4190 0096 42EA0333 		orr	r3, r2, r3, lsl #12
 4191              	.LVL233:
1762:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* set the CH1EN bit */
 4192              		.loc 1 1762 36 view .LVU1213
 4193 009a 8361     		str	r3, [r0, #24]
1764:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     } else {
 4194              		.loc 1 1764 9 is_stmt 1 view .LVU1214
1764:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     } else {
 4195              		.loc 1 1764 36 is_stmt 0 view .LVU1215
 4196 009c 036A     		ldr	r3, [r0, #32]
 4197 009e 43F01003 		orr	r3, r3, #16
 4198 00a2 0362     		str	r3, [r0, #32]
 4199 00a4 CEE7     		b	.L214
 4200              		.cfi_endproc
 4201              	.LFE175:
 4203              		.section	.text.timer_external_clock_mode0_config,"ax",%progbits
 4204              		.align	1
 4205              		.p2align 2,,3
 4206              		.global	timer_external_clock_mode0_config
 4207              		.syntax unified
 4208              		.thumb
 4209              		.thumb_func
 4211              	timer_external_clock_mode0_config:
 4212              	.LVL234:
 4213              	.LFB176:
1790:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
1791:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** /*!
1792:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \brief      configure TIMER the external clock mode0
1793:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7,8,11)
1794:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  extprescaler:
1795:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1796:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_EXT_TRI_PSC_OFF: no divided
1797:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV2: divided by 2
1798:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV4: divided by 4
1799:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV8: divided by 8
1800:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  extpolarity:
1801:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 117


1802:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_ETP_FALLING: active low or falling edge active
1803:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_ETP_RISING: active high or rising edge active
1804:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  extfilter: a value between 0 and 15
1805:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[out] none
1806:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \retval     none
1807:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** */
1808:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** void timer_external_clock_mode0_config(uint32_t timer_periph, uint32_t extprescaler,
1809:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****                                        uint32_t extpolarity, uint32_t extfilter)
1810:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** {
 4214              		.loc 1 1810 1 is_stmt 1 view -0
 4215              		.cfi_startproc
 4216              		@ args = 0, pretend = 0, frame = 0
 4217              		@ frame_needed = 0, uses_anonymous_args = 0
 4218              		@ link register save eliminated.
1811:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* configure TIMER external trigger input */
1812:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     timer_external_trigger_config(timer_periph, extprescaler, extpolarity, extfilter);
 4219              		.loc 1 1812 5 view .LVU1217
1810:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* configure TIMER external trigger input */
 4220              		.loc 1 1810 1 is_stmt 0 view .LVU1218
 4221 0000 10B4     		push	{r4}
 4222              	.LCFI50:
 4223              		.cfi_def_cfa_offset 4
 4224              		.cfi_offset 4, -4
 4225              	.LBB66:
 4226              	.LBB67:
1661:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)(extprescaler | extpolarity);
 4227              		.loc 1 1661 31 view .LVU1219
 4228 0002 8468     		ldr	r4, [r0, #8]
 4229              	.LVL235:
1661:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)(extprescaler | extpolarity);
 4230              		.loc 1 1661 31 view .LVU1220
 4231 0004 24F43F44 		bic	r4, r4, #48896
 4232 0008 8460     		str	r4, [r0, #8]
1662:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)(extfilter << 8U);
 4233              		.loc 1 1662 31 view .LVU1221
 4234 000a 8468     		ldr	r4, [r0, #8]
1662:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)(extfilter << 8U);
 4235              		.loc 1 1662 58 view .LVU1222
 4236 000c 1143     		orrs	r1, r1, r2
 4237              	.LVL236:
1662:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)(extfilter << 8U);
 4238              		.loc 1 1662 31 view .LVU1223
 4239 000e 2143     		orrs	r1, r1, r4
 4240 0010 8160     		str	r1, [r0, #8]
1663:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** }
 4241              		.loc 1 1663 31 view .LVU1224
 4242 0012 8268     		ldr	r2, [r0, #8]
 4243              	.LVL237:
1663:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** }
 4244              		.loc 1 1663 31 view .LVU1225
 4245              	.LBE67:
 4246              	.LBI66:
1658:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****                                    uint32_t extpolarity, uint32_t extfilter)
 4247              		.loc 1 1658 6 is_stmt 1 view .LVU1226
 4248              	.LBB68:
1661:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)(extprescaler | extpolarity);
 4249              		.loc 1 1661 5 view .LVU1227
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 118


1662:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)(extfilter << 8U);
 4250              		.loc 1 1662 5 view .LVU1228
1663:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** }
 4251              		.loc 1 1663 5 view .LVU1229
 4252              	.LBE68:
 4253              	.LBE66:
1813:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
1814:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* reset the SMC bit,TRGS bit */
1815:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     TIMER_SMCFG(timer_periph) &= (~(uint32_t)(TIMER_SMCFG_SMC | TIMER_SMCFG_TRGS));
1816:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* set the SMC bit,TRGS bit */
1817:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)(TIMER_SLAVE_MODE_EXTERNAL0 | TIMER_SMCFG_TRGSEL_ETIFP);
1818:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** }
 4254              		.loc 1 1818 1 is_stmt 0 view .LVU1230
 4255 0014 10BC     		pop	{r4}
 4256              	.LCFI51:
 4257              		.cfi_restore 4
 4258              		.cfi_def_cfa_offset 0
 4259              	.LBB70:
 4260              	.LBB69:
1663:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** }
 4261              		.loc 1 1663 31 view .LVU1231
 4262 0016 42EA0322 		orr	r2, r2, r3, lsl #8
 4263 001a 8260     		str	r2, [r0, #8]
 4264              	.LVL238:
1663:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** }
 4265              		.loc 1 1663 31 view .LVU1232
 4266              	.LBE69:
 4267              	.LBE70:
1815:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* set the SMC bit,TRGS bit */
 4268              		.loc 1 1815 5 is_stmt 1 view .LVU1233
1815:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* set the SMC bit,TRGS bit */
 4269              		.loc 1 1815 31 is_stmt 0 view .LVU1234
 4270 001c 8368     		ldr	r3, [r0, #8]
 4271              	.LVL239:
1815:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* set the SMC bit,TRGS bit */
 4272              		.loc 1 1815 31 view .LVU1235
 4273 001e 23F07703 		bic	r3, r3, #119
 4274 0022 8360     		str	r3, [r0, #8]
1817:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** }
 4275              		.loc 1 1817 5 is_stmt 1 view .LVU1236
1817:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** }
 4276              		.loc 1 1817 31 is_stmt 0 view .LVU1237
 4277 0024 8368     		ldr	r3, [r0, #8]
 4278 0026 43F07703 		orr	r3, r3, #119
 4279 002a 8360     		str	r3, [r0, #8]
 4280              		.loc 1 1818 1 view .LVU1238
 4281 002c 7047     		bx	lr
 4282              		.cfi_endproc
 4283              	.LFE176:
 4285 002e 00BF     		.section	.text.timer_external_clock_mode1_config,"ax",%progbits
 4286              		.align	1
 4287              		.p2align 2,,3
 4288              		.global	timer_external_clock_mode1_config
 4289              		.syntax unified
 4290              		.thumb
 4291              		.thumb_func
 4293              	timer_external_clock_mode1_config:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 119


 4294              	.LVL240:
 4295              	.LFB177:
1819:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
1820:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** /*!
1821:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \brief      configure TIMER the external clock mode1
1822:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7)
1823:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  extprescaler:
1824:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1825:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_EXT_TRI_PSC_OFF: no divided
1826:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV2: divided by 2
1827:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV4: divided by 4
1828:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV8: divided by 8
1829:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  extpolarity:
1830:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1831:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_ETP_FALLING: active low or falling edge active
1832:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_ETP_RISING: active high or rising edge active
1833:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  extfilter: a value between 0 and 15
1834:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[out] none
1835:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \retval     none
1836:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** */
1837:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** void timer_external_clock_mode1_config(uint32_t timer_periph, uint32_t extprescaler,
1838:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****                                        uint32_t extpolarity, uint32_t extfilter)
1839:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** {
 4296              		.loc 1 1839 1 is_stmt 1 view -0
 4297              		.cfi_startproc
 4298              		@ args = 0, pretend = 0, frame = 0
 4299              		@ frame_needed = 0, uses_anonymous_args = 0
 4300              		@ link register save eliminated.
1840:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* configure TIMER external trigger input */
1841:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     timer_external_trigger_config(timer_periph, extprescaler, extpolarity, extfilter);
 4301              		.loc 1 1841 5 view .LVU1240
1839:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     /* configure TIMER external trigger input */
 4302              		.loc 1 1839 1 is_stmt 0 view .LVU1241
 4303 0000 10B4     		push	{r4}
 4304              	.LCFI52:
 4305              		.cfi_def_cfa_offset 4
 4306              		.cfi_offset 4, -4
 4307              	.LBB71:
 4308              	.LBB72:
1661:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)(extprescaler | extpolarity);
 4309              		.loc 1 1661 31 view .LVU1242
 4310 0002 8468     		ldr	r4, [r0, #8]
 4311              	.LVL241:
1661:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)(extprescaler | extpolarity);
 4312              		.loc 1 1661 31 view .LVU1243
 4313 0004 24F43F44 		bic	r4, r4, #48896
 4314 0008 8460     		str	r4, [r0, #8]
1662:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)(extfilter << 8U);
 4315              		.loc 1 1662 31 view .LVU1244
 4316 000a 8468     		ldr	r4, [r0, #8]
1662:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)(extfilter << 8U);
 4317              		.loc 1 1662 58 view .LVU1245
 4318 000c 1143     		orrs	r1, r1, r2
 4319              	.LVL242:
1662:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)(extfilter << 8U);
 4320              		.loc 1 1662 31 view .LVU1246
 4321 000e 2143     		orrs	r1, r1, r4
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 120


 4322 0010 8160     		str	r1, [r0, #8]
1663:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** }
 4323              		.loc 1 1663 31 view .LVU1247
 4324 0012 8268     		ldr	r2, [r0, #8]
 4325              	.LVL243:
1663:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** }
 4326              		.loc 1 1663 31 view .LVU1248
 4327              	.LBE72:
 4328              	.LBI71:
1658:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****                                    uint32_t extpolarity, uint32_t extfilter)
 4329              		.loc 1 1658 6 is_stmt 1 view .LVU1249
 4330              	.LBB73:
1661:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)(extprescaler | extpolarity);
 4331              		.loc 1 1661 5 view .LVU1250
1662:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)(extfilter << 8U);
 4332              		.loc 1 1662 5 view .LVU1251
1663:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** }
 4333              		.loc 1 1663 5 view .LVU1252
 4334              	.LBE73:
 4335              	.LBE71:
1842:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
1843:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)TIMER_SMCFG_SMC1;
1844:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** }
 4336              		.loc 1 1844 1 is_stmt 0 view .LVU1253
 4337 0014 10BC     		pop	{r4}
 4338              	.LCFI53:
 4339              		.cfi_restore 4
 4340              		.cfi_def_cfa_offset 0
 4341              	.LBB75:
 4342              	.LBB74:
1663:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** }
 4343              		.loc 1 1663 31 view .LVU1254
 4344 0016 42EA0322 		orr	r2, r2, r3, lsl #8
 4345 001a 8260     		str	r2, [r0, #8]
 4346              	.LVL244:
1663:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** }
 4347              		.loc 1 1663 31 view .LVU1255
 4348              	.LBE74:
 4349              	.LBE75:
1843:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** }
 4350              		.loc 1 1843 5 is_stmt 1 view .LVU1256
1843:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** }
 4351              		.loc 1 1843 31 is_stmt 0 view .LVU1257
 4352 001c 8368     		ldr	r3, [r0, #8]
 4353              	.LVL245:
1843:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** }
 4354              		.loc 1 1843 31 view .LVU1258
 4355 001e 43F48043 		orr	r3, r3, #16384
 4356 0022 8360     		str	r3, [r0, #8]
 4357              		.loc 1 1844 1 view .LVU1259
 4358 0024 7047     		bx	lr
 4359              		.cfi_endproc
 4360              	.LFE177:
 4362 0026 00BF     		.section	.text.timer_external_clock_mode1_disable,"ax",%progbits
 4363              		.align	1
 4364              		.p2align 2,,3
 4365              		.global	timer_external_clock_mode1_disable
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 121


 4366              		.syntax unified
 4367              		.thumb
 4368              		.thumb_func
 4370              	timer_external_clock_mode1_disable:
 4371              	.LVL246:
 4372              	.LFB178:
1845:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
1846:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** /*!
1847:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \brief      disable TIMER the external clock mode1
1848:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7)
1849:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[out] none
1850:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \retval     none
1851:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** */
1852:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** void timer_external_clock_mode1_disable(uint32_t timer_periph)
1853:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** {
 4373              		.loc 1 1853 1 is_stmt 1 view -0
 4374              		.cfi_startproc
 4375              		@ args = 0, pretend = 0, frame = 0
 4376              		@ frame_needed = 0, uses_anonymous_args = 0
 4377              		@ link register save eliminated.
1854:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     TIMER_SMCFG(timer_periph) &= ~(uint32_t)TIMER_SMCFG_SMC1;
 4378              		.loc 1 1854 5 view .LVU1261
 4379              		.loc 1 1854 31 is_stmt 0 view .LVU1262
 4380 0000 8368     		ldr	r3, [r0, #8]
 4381 0002 23F48043 		bic	r3, r3, #16384
 4382 0006 8360     		str	r3, [r0, #8]
1855:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** }
 4383              		.loc 1 1855 1 view .LVU1263
 4384 0008 7047     		bx	lr
 4385              		.cfi_endproc
 4386              	.LFE178:
 4388 000a 00BF     		.section	.text.timer_channel_remap_config,"ax",%progbits
 4389              		.align	1
 4390              		.p2align 2,,3
 4391              		.global	timer_channel_remap_config
 4392              		.syntax unified
 4393              		.thumb
 4394              		.thumb_func
 4396              	timer_channel_remap_config:
 4397              	.LVL247:
 4398              	.LFB179:
1856:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
1857:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** /*!
1858:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \brief      configure TIMER channel remap function
1859:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=1,4,10)
1860:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  remap:
1861:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1862:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER1_ITI1_RMP_TIMER7_TRGO: timer1 internal trigger input1 remap to TIMER7_TRGO
1863:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER1_ITI1_RMP_ETHERNET_PTP: timer1 internal trigger input1 remap to ethernet PT
1864:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER1_ITI1_RMP_USB_FS_SOF: timer1 internal trigger input1 remap to USB FS SOF
1865:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER1_ITI1_RMP_USB_HS_SOF: timer1 internal trigger input1 remap to USB HS SOF
1866:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER4_CI3_RMP_GPIO: timer4 channel 3 input remap to GPIO pin
1867:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER4_CI3_RMP_IRC32K: timer4 channel 3 input remap to IRC32K
1868:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER4_CI3_RMP_LXTAL: timer4 channel 3 input remap to  LXTAL
1869:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER4_CI3_RMP_RTC_WAKEUP_INT: timer4 channel 3 input remap to RTC wakeup interru
1870:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER10_ITI1_RMP_GPIO: timer10 internal trigger input1 remap based on GPIO settin
1871:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER10_ITI1_RMP_RTC_HXTAL_DIV: timer10 internal trigger input1 remap  HXTAL _DIV
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 122


1872:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[out] none
1873:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \retval     none
1874:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** */
1875:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** void timer_channel_remap_config(uint32_t timer_periph, uint32_t remap)
1876:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** {
 4399              		.loc 1 1876 1 is_stmt 1 view -0
 4400              		.cfi_startproc
 4401              		@ args = 0, pretend = 0, frame = 0
 4402              		@ frame_needed = 0, uses_anonymous_args = 0
 4403              		@ link register save eliminated.
1877:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     TIMER_IRMP(timer_periph) = (uint32_t)remap;
 4404              		.loc 1 1877 5 view .LVU1265
 4405              		.loc 1 1877 30 is_stmt 0 view .LVU1266
 4406 0000 0165     		str	r1, [r0, #80]
1878:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** }
 4407              		.loc 1 1878 1 view .LVU1267
 4408 0002 7047     		bx	lr
 4409              		.cfi_endproc
 4410              	.LFE179:
 4412              		.section	.text.timer_write_chxval_register_config,"ax",%progbits
 4413              		.align	1
 4414              		.p2align 2,,3
 4415              		.global	timer_write_chxval_register_config
 4416              		.syntax unified
 4417              		.thumb
 4418              		.thumb_func
 4420              	timer_write_chxval_register_config:
 4421              	.LVL248:
 4422              	.LFB180:
1879:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
1880:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** /*!
1881:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \brief      configure TIMER write CHxVAL register selection
1882:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,1,2,13,14,15,16)
1883:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  ccsel:
1884:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1885:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_CHVSEL_DISABLE: no effect
1886:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_CHVSEL_ENABLE:  when write the CHxVAL register, if the write value is same 
1887:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[out] none
1888:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \retval     none
1889:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** */
1890:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** void timer_write_chxval_register_config(uint32_t timer_periph, uint16_t ccsel)
1891:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** {
 4423              		.loc 1 1891 1 is_stmt 1 view -0
 4424              		.cfi_startproc
 4425              		@ args = 0, pretend = 0, frame = 0
 4426              		@ frame_needed = 0, uses_anonymous_args = 0
 4427              		@ link register save eliminated.
1892:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     if(TIMER_CHVSEL_ENABLE == ccsel) {
 4428              		.loc 1 1892 5 view .LVU1269
 4429              		.loc 1 1892 7 is_stmt 0 view .LVU1270
 4430 0000 0229     		cmp	r1, #2
 4431 0002 07D0     		beq	.L226
1893:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CFG(timer_periph) |= (uint32_t)TIMER_CFG_CHVSEL;
1894:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     } else if(TIMER_CHVSEL_DISABLE == ccsel) {
 4432              		.loc 1 1894 12 is_stmt 1 view .LVU1271
 4433              		.loc 1 1894 14 is_stmt 0 view .LVU1272
 4434 0004 29B9     		cbnz	r1, .L223
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 123


1895:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CFG(timer_periph) &= ~(uint32_t)TIMER_CFG_CHVSEL;
 4435              		.loc 1 1895 9 is_stmt 1 view .LVU1273
 4436              		.loc 1 1895 33 is_stmt 0 view .LVU1274
 4437 0006 D0F8FC30 		ldr	r3, [r0, #252]
 4438 000a 23F00203 		bic	r3, r3, #2
 4439 000e C0F8FC30 		str	r3, [r0, #252]
1896:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     } else {
1897:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* illegal parameters */
1898:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     }
 4440              		.loc 1 1898 5 is_stmt 1 view .LVU1275
 4441              	.L223:
1899:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** }
 4442              		.loc 1 1899 1 is_stmt 0 view .LVU1276
 4443 0012 7047     		bx	lr
 4444              	.L226:
1893:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     } else if(TIMER_CHVSEL_DISABLE == ccsel) {
 4445              		.loc 1 1893 9 is_stmt 1 view .LVU1277
1893:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     } else if(TIMER_CHVSEL_DISABLE == ccsel) {
 4446              		.loc 1 1893 33 is_stmt 0 view .LVU1278
 4447 0014 D0F8FC30 		ldr	r3, [r0, #252]
 4448 0018 43F00203 		orr	r3, r3, #2
 4449 001c C0F8FC30 		str	r3, [r0, #252]
 4450 0020 7047     		bx	lr
 4451              		.cfi_endproc
 4452              	.LFE180:
 4454 0022 00BF     		.section	.text.timer_output_value_selection_config,"ax",%progbits
 4455              		.align	1
 4456              		.p2align 2,,3
 4457              		.global	timer_output_value_selection_config
 4458              		.syntax unified
 4459              		.thumb
 4460              		.thumb_func
 4462              	timer_output_value_selection_config:
 4463              	.LVL249:
 4464              	.LFB181:
1900:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
1901:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** /*!
1902:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \brief      configure TIMER output value selection
1903:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,7)
1904:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  outsel:
1905:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1906:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_OUTSEL_DISABLE: no effect
1907:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_OUTSEL_ENABLE: if POEN and IOS is 0, the output disabled
1908:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[out] none
1909:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \retval     none
1910:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** */
1911:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** void timer_output_value_selection_config(uint32_t timer_periph, uint16_t outsel)
1912:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** {
 4465              		.loc 1 1912 1 is_stmt 1 view -0
 4466              		.cfi_startproc
 4467              		@ args = 0, pretend = 0, frame = 0
 4468              		@ frame_needed = 0, uses_anonymous_args = 0
 4469              		@ link register save eliminated.
1913:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     if(TIMER_OUTSEL_ENABLE == outsel) {
 4470              		.loc 1 1913 5 view .LVU1280
 4471              		.loc 1 1913 7 is_stmt 0 view .LVU1281
 4472 0000 0129     		cmp	r1, #1
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 124


 4473 0002 07D0     		beq	.L230
1914:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CFG(timer_periph) |= (uint32_t)TIMER_CFG_OUTSEL;
1915:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     } else if(TIMER_OUTSEL_DISABLE == outsel) {
 4474              		.loc 1 1915 12 is_stmt 1 view .LVU1282
 4475              		.loc 1 1915 14 is_stmt 0 view .LVU1283
 4476 0004 29B9     		cbnz	r1, .L227
1916:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         TIMER_CFG(timer_periph) &= ~(uint32_t)TIMER_CFG_OUTSEL;
 4477              		.loc 1 1916 9 is_stmt 1 view .LVU1284
 4478              		.loc 1 1916 33 is_stmt 0 view .LVU1285
 4479 0006 D0F8FC30 		ldr	r3, [r0, #252]
 4480 000a 23F00103 		bic	r3, r3, #1
 4481 000e C0F8FC30 		str	r3, [r0, #252]
1917:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     } else {
1918:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         /* illegal parameters */
1919:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     }
 4482              		.loc 1 1919 5 is_stmt 1 view .LVU1286
 4483              	.L227:
1920:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** }
 4484              		.loc 1 1920 1 is_stmt 0 view .LVU1287
 4485 0012 7047     		bx	lr
 4486              	.L230:
1914:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     } else if(TIMER_OUTSEL_DISABLE == outsel) {
 4487              		.loc 1 1914 9 is_stmt 1 view .LVU1288
1914:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     } else if(TIMER_OUTSEL_DISABLE == outsel) {
 4488              		.loc 1 1914 33 is_stmt 0 view .LVU1289
 4489 0014 D0F8FC30 		ldr	r3, [r0, #252]
 4490 0018 43F00103 		orr	r3, r3, #1
 4491 001c C0F8FC30 		str	r3, [r0, #252]
 4492 0020 7047     		bx	lr
 4493              		.cfi_endproc
 4494              	.LFE181:
 4496 0022 00BF     		.section	.text.timer_flag_get,"ax",%progbits
 4497              		.align	1
 4498              		.p2align 2,,3
 4499              		.global	timer_flag_get
 4500              		.syntax unified
 4501              		.thumb
 4502              		.thumb_func
 4504              	timer_flag_get:
 4505              	.LVL250:
 4506              	.LFB182:
1921:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
1922:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** /*!
1923:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \brief      get TIMER flags
1924:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1925:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  flag: the timer interrupt flags
1926:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1927:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_FLAG_UP: update flag,TIMERx(x=0..13)
1928:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_FLAG_CH0: channel 0 flag,TIMERx(x=0..4,7..13)
1929:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_FLAG_CH1: channel 1 flag,TIMERx(x=0..4,7,8,11)
1930:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_FLAG_CH2: channel 2 flag,TIMERx(x=0..4,7)
1931:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_FLAG_CH3: channel 3 flag,TIMERx(x=0..4,7)
1932:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_FLAG_CMT: channel control update flag,TIMERx(x=0,7)
1933:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_FLAG_TRG: trigger flag,TIMERx(x=0,7,8,11)
1934:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_FLAG_BRK: break flag,TIMERx(x=0,7)
1935:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_FLAG_CH0O: channel 0 overcapture flag,TIMERx(x=0..4,7..11)
1936:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_FLAG_CH1O: channel 1 overcapture flag,TIMERx(x=0..4,7,8,11)
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 125


1937:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_FLAG_CH2O: channel 2 overcapture flag,TIMERx(x=0..4,7)
1938:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_FLAG_CH3O: channel 3 overcapture flag,TIMERx(x=0..4,7)
1939:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[out] none
1940:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \retval     FlagStatus: SET or RESET
1941:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** */
1942:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** FlagStatus timer_flag_get(uint32_t timer_periph, uint32_t flag)
1943:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** {
 4507              		.loc 1 1943 1 is_stmt 1 view -0
 4508              		.cfi_startproc
 4509              		@ args = 0, pretend = 0, frame = 0
 4510              		@ frame_needed = 0, uses_anonymous_args = 0
 4511              		@ link register save eliminated.
1944:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     if(RESET != (TIMER_INTF(timer_periph) & flag)) {
 4512              		.loc 1 1944 5 view .LVU1291
 4513              		.loc 1 1944 18 is_stmt 0 view .LVU1292
 4514 0000 0369     		ldr	r3, [r0, #16]
 4515              		.loc 1 1944 7 view .LVU1293
 4516 0002 0B42     		tst	r3, r1
1945:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         return SET;
1946:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     } else {
1947:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         return RESET;
1948:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     }
1949:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** }
 4517              		.loc 1 1949 1 view .LVU1294
 4518 0004 14BF     		ite	ne
 4519 0006 0120     		movne	r0, #1
 4520              	.LVL251:
 4521              		.loc 1 1949 1 view .LVU1295
 4522 0008 0020     		moveq	r0, #0
 4523 000a 7047     		bx	lr
 4524              		.cfi_endproc
 4525              	.LFE182:
 4527              		.section	.text.timer_flag_clear,"ax",%progbits
 4528              		.align	1
 4529              		.p2align 2,,3
 4530              		.global	timer_flag_clear
 4531              		.syntax unified
 4532              		.thumb
 4533              		.thumb_func
 4535              	timer_flag_clear:
 4536              	.LVL252:
 4537              	.LFB183:
1950:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
1951:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** /*!
1952:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \brief      clear TIMER flags
1953:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1954:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  flag: the timer interrupt flags
1955:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1956:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_FLAG_UP: update flag,TIMERx(x=0..13)
1957:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_FLAG_CH0: channel 0 flag,TIMERx(x=0..4,7..13)
1958:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_FLAG_CH1: channel 1 flag,TIMERx(x=0..4,7,8,11)
1959:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_FLAG_CH2: channel 2 flag,TIMERx(x=0..4,7)
1960:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_FLAG_CH3: channel 3 flag,TIMERx(x=0..4,7)
1961:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_FLAG_CMT: channel control update flag,TIMERx(x=0,7)
1962:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_FLAG_TRG: trigger flag,TIMERx(x=0,7,8,11)
1963:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_FLAG_BRK: break flag,TIMERx(x=0,7)
1964:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_FLAG_CH0O: channel 0 overcapture flag,TIMERx(x=0..4,7..11)
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 126


1965:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_FLAG_CH1O: channel 1 overcapture flag,TIMERx(x=0..4,7,8,11)
1966:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_FLAG_CH2O: channel 2 overcapture flag,TIMERx(x=0..4,7)
1967:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_FLAG_CH3O: channel 3 overcapture flag,TIMERx(x=0..4,7)
1968:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[out] none
1969:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \retval     none
1970:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** */
1971:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** void timer_flag_clear(uint32_t timer_periph, uint32_t flag)
1972:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** {
 4538              		.loc 1 1972 1 is_stmt 1 view -0
 4539              		.cfi_startproc
 4540              		@ args = 0, pretend = 0, frame = 0
 4541              		@ frame_needed = 0, uses_anonymous_args = 0
 4542              		@ link register save eliminated.
1973:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     TIMER_INTF(timer_periph) = (~(uint32_t)flag);
 4543              		.loc 1 1973 5 view .LVU1297
 4544              		.loc 1 1973 33 is_stmt 0 view .LVU1298
 4545 0000 C943     		mvns	r1, r1
 4546              	.LVL253:
 4547              		.loc 1 1973 30 view .LVU1299
 4548 0002 0161     		str	r1, [r0, #16]
1974:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** }
 4549              		.loc 1 1974 1 view .LVU1300
 4550 0004 7047     		bx	lr
 4551              		.cfi_endproc
 4552              	.LFE183:
 4554 0006 00BF     		.section	.text.timer_interrupt_enable,"ax",%progbits
 4555              		.align	1
 4556              		.p2align 2,,3
 4557              		.global	timer_interrupt_enable
 4558              		.syntax unified
 4559              		.thumb
 4560              		.thumb_func
 4562              	timer_interrupt_enable:
 4563              	.LVL254:
 4564              	.LFB184:
1975:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
1976:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** /*!
1977:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \brief      enable the TIMER interrupt
1978:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1979:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  interrupt: timer interrupt enable source
1980:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1981:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_INT_UP: update interrupt enable, TIMERx(x=0..13)
1982:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_INT_CH0: channel 0 interrupt enable, TIMERx(x=0..4,7..13)
1983:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_INT_CH1: channel 1 interrupt enable, TIMERx(x=0..4,7,8,11)
1984:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_INT_CH2: channel 2 interrupt enable, TIMERx(x=0..4,7)
1985:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_INT_CH3: channel 3 interrupt enable , TIMERx(x=0..4,7)
1986:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_INT_CMT: commutation interrupt enable, TIMERx(x=0,7)
1987:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_INT_TRG: trigger interrupt enable, TIMERx(x=0..4,7,8,11)
1988:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_INT_BRK: break interrupt enable, TIMERx(x=0,7)
1989:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[out] none
1990:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \retval     none
1991:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** */
1992:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** void timer_interrupt_enable(uint32_t timer_periph, uint32_t interrupt)
1993:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** {
 4565              		.loc 1 1993 1 is_stmt 1 view -0
 4566              		.cfi_startproc
 4567              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 127


 4568              		@ frame_needed = 0, uses_anonymous_args = 0
 4569              		@ link register save eliminated.
1994:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     TIMER_DMAINTEN(timer_periph) |= (uint32_t) interrupt;
 4570              		.loc 1 1994 5 view .LVU1302
 4571              		.loc 1 1994 34 is_stmt 0 view .LVU1303
 4572 0000 C368     		ldr	r3, [r0, #12]
 4573 0002 0B43     		orrs	r3, r3, r1
 4574 0004 C360     		str	r3, [r0, #12]
1995:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** }
 4575              		.loc 1 1995 1 view .LVU1304
 4576 0006 7047     		bx	lr
 4577              		.cfi_endproc
 4578              	.LFE184:
 4580              		.section	.text.timer_interrupt_disable,"ax",%progbits
 4581              		.align	1
 4582              		.p2align 2,,3
 4583              		.global	timer_interrupt_disable
 4584              		.syntax unified
 4585              		.thumb
 4586              		.thumb_func
 4588              	timer_interrupt_disable:
 4589              	.LVL255:
 4590              	.LFB185:
1996:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
1997:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** /*!
1998:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \brief      disable the TIMER interrupt
1999:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
2000:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  interrupt: timer interrupt source enable
2001:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
2002:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_INT_UP: update interrupt enable, TIMERx(x=0..13)
2003:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_INT_CH0: channel 0 interrupt enable, TIMERx(x=0..4,7..13)
2004:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_INT_CH1: channel 1 interrupt enable, TIMERx(x=0..4,7,8,11)
2005:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_INT_CH2: channel 2 interrupt enable, TIMERx(x=0..4,7)
2006:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_INT_CH3: channel 3 interrupt enable , TIMERx(x=0..4,7)
2007:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_INT_CMT: commutation interrupt enable, TIMERx(x=0,7)
2008:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_INT_TRG: trigger interrupt enable, TIMERx(x=0..4,7,8,11)
2009:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_INT_BRK: break interrupt enable, TIMERx(x=0,7)
2010:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[out] none
2011:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \retval     none
2012:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** */
2013:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** void timer_interrupt_disable(uint32_t timer_periph, uint32_t interrupt)
2014:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** {
 4591              		.loc 1 2014 1 is_stmt 1 view -0
 4592              		.cfi_startproc
 4593              		@ args = 0, pretend = 0, frame = 0
 4594              		@ frame_needed = 0, uses_anonymous_args = 0
 4595              		@ link register save eliminated.
2015:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     TIMER_DMAINTEN(timer_periph) &= (~(uint32_t)interrupt);
 4596              		.loc 1 2015 5 view .LVU1306
 4597              		.loc 1 2015 34 is_stmt 0 view .LVU1307
 4598 0000 C368     		ldr	r3, [r0, #12]
 4599 0002 23EA0103 		bic	r3, r3, r1
 4600 0006 C360     		str	r3, [r0, #12]
2016:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** }
 4601              		.loc 1 2016 1 view .LVU1308
 4602 0008 7047     		bx	lr
 4603              		.cfi_endproc
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 128


 4604              	.LFE185:
 4606 000a 00BF     		.section	.text.timer_interrupt_flag_get,"ax",%progbits
 4607              		.align	1
 4608              		.p2align 2,,3
 4609              		.global	timer_interrupt_flag_get
 4610              		.syntax unified
 4611              		.thumb
 4612              		.thumb_func
 4614              	timer_interrupt_flag_get:
 4615              	.LVL256:
 4616              	.LFB186:
2017:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** 
2018:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** /*!
2019:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \brief      get timer interrupt flag
2020:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
2021:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[in]  interrupt: the timer interrupt bits
2022:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
2023:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_INT_FLAG_UP: update interrupt flag,TIMERx(x=0..13)
2024:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_INT_FLAG_CH0: channel 0 interrupt flag,TIMERx(x=0..4,7..13)
2025:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_INT_FLAG_CH1: channel 1 interrupt flag,TIMERx(x=0..4,7,8,11)
2026:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_INT_FLAG_CH2: channel 2 interrupt flag,TIMERx(x=0..4,7)
2027:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_INT_FLAG_CH3: channel 3 interrupt flag,TIMERx(x=0..4,7)
2028:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_INT_FLAG_CMT: channel commutation interrupt flag,TIMERx(x=0,7)
2029:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_INT_FLAG_TRG: trigger interrupt flag,TIMERx(x=0,7,8,11)
2030:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****       \arg        TIMER_INT_FLAG_BRK:  break interrupt flag,TIMERx(x=0,7)
2031:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \param[out] none
2032:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     \retval     FlagStatus: SET or RESET
2033:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** */
2034:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** FlagStatus timer_interrupt_flag_get(uint32_t timer_periph, uint32_t interrupt)
2035:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** {
 4617              		.loc 1 2035 1 is_stmt 1 view -0
 4618              		.cfi_startproc
 4619              		@ args = 0, pretend = 0, frame = 0
 4620              		@ frame_needed = 0, uses_anonymous_args = 0
 4621              		@ link register save eliminated.
2036:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     uint32_t val;
 4622              		.loc 1 2036 5 view .LVU1310
2037:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     val = (TIMER_DMAINTEN(timer_periph) & interrupt);
 4623              		.loc 1 2037 5 view .LVU1311
 4624              		.loc 1 2037 12 is_stmt 0 view .LVU1312
 4625 0000 C368     		ldr	r3, [r0, #12]
2038:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     if((RESET != (TIMER_INTF(timer_periph) & interrupt)) && (RESET != val)) {
 4626              		.loc 1 2038 19 view .LVU1313
 4627 0002 0069     		ldr	r0, [r0, #16]
 4628              	.LVL257:
 4629              		.loc 1 2038 5 is_stmt 1 view .LVU1314
 4630              		.loc 1 2038 7 is_stmt 0 view .LVU1315
 4631 0004 0840     		ands	r0, r0, r1
 4632 0006 03D0     		beq	.L236
 4633              		.loc 1 2038 58 discriminator 1 view .LVU1316
 4634 0008 0B42     		tst	r3, r1
2039:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         return SET;
2040:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     } else {
2041:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****         return RESET;
 4635              		.loc 1 2041 16 discriminator 1 view .LVU1317
 4636 000a 14BF     		ite	ne
 4637 000c 0120     		movne	r0, #1
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 129


 4638 000e 0020     		moveq	r0, #0
 4639              	.L236:
2042:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c ****     }
2043:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_timer.c **** }
 4640              		.loc 1 2043 1 view .LVU1318
 4641 0010 7047     		bx	lr
 4642              		.cfi_endproc
 4643              	.LFE186:
 4645 0012 00BF     		.section	.text.timer_interrupt_flag_clear,"ax",%progbits
 4646              		.align	1
 4647              		.p2align 2,,3
 4648              		.global	timer_interrupt_flag_clear
 4649              		.syntax unified
 4650              		.thumb
 4651              		.thumb_func
 4653              	timer_interrupt_flag_clear:
 4654              	.LFB190:
 4655              		.cfi_startproc
 4656              		@ args = 0, pretend = 0, frame = 0
 4657              		@ frame_needed = 0, uses_anonymous_args = 0
 4658              		@ link register save eliminated.
 4659 0000 C943     		mvns	r1, r1
 4660 0002 0161     		str	r1, [r0, #16]
 4661 0004 7047     		bx	lr
 4662              		.cfi_endproc
 4663              	.LFE190:
 4665 0006 00BF     		.text
 4666              	.Letext0:
 4667              		.file 2 "/Applications/ARM/arm-none-eabi/include/machine/_default_types.h"
 4668              		.file 3 "/Applications/ARM/arm-none-eabi/include/sys/_stdint.h"
 4669              		.file 4 "../../../support/device/gd32f4xx/inc/gd32f4xx.h"
 4670              		.file 5 "../../../support/device/gd32f4xx/peripherals/inc/gd32f4xx_rcu.h"
 4671              		.file 6 "../../../support/device/gd32f4xx/peripherals/inc/gd32f4xx_timer.h"
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 130


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gd32f4xx_timer.c
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:18     .text.timer_deinit:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:25     .text.timer_deinit:0000000000000000 timer_deinit
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:387    .text.timer_deinit:0000000000000190 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:395    .text.timer_struct_para_init:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:402    .text.timer_struct_para_init:0000000000000000 timer_struct_para_init
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:432    .text.timer_init:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:439    .text.timer_init:0000000000000000 timer_init
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:562    .text.timer_init:0000000000000074 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:569    .text.timer_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:576    .text.timer_enable:0000000000000000 timer_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:595    .text.timer_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:602    .text.timer_disable:0000000000000000 timer_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:621    .text.timer_auto_reload_shadow_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:628    .text.timer_auto_reload_shadow_enable:0000000000000000 timer_auto_reload_shadow_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:647    .text.timer_auto_reload_shadow_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:654    .text.timer_auto_reload_shadow_disable:0000000000000000 timer_auto_reload_shadow_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:673    .text.timer_update_event_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:680    .text.timer_update_event_enable:0000000000000000 timer_update_event_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:699    .text.timer_update_event_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:706    .text.timer_update_event_disable:0000000000000000 timer_update_event_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:725    .text.timer_counter_alignment:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:732    .text.timer_counter_alignment:0000000000000000 timer_counter_alignment
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:758    .text.timer_counter_up_direction:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:765    .text.timer_counter_up_direction:0000000000000000 timer_counter_up_direction
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:784    .text.timer_counter_down_direction:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:791    .text.timer_counter_down_direction:0000000000000000 timer_counter_down_direction
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:810    .text.timer_prescaler_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:817    .text.timer_prescaler_config:0000000000000000 timer_prescaler_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:843    .text.timer_repetition_value_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:850    .text.timer_repetition_value_config:0000000000000000 timer_repetition_value_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:867    .text.timer_autoreload_value_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:874    .text.timer_autoreload_value_config:0000000000000000 timer_autoreload_value_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:891    .text.timer_counter_value_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:898    .text.timer_counter_value_config:0000000000000000 timer_counter_value_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:915    .text.timer_counter_read:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:922    .text.timer_counter_read:0000000000000000 timer_counter_read
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:942    .text.timer_prescaler_read:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:949    .text.timer_prescaler_read:0000000000000000 timer_prescaler_read
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:971    .text.timer_single_pulse_mode_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:978    .text.timer_single_pulse_mode_config:0000000000000000 timer_single_pulse_mode_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:1015   .text.timer_update_source_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:1022   .text.timer_update_source_config:0000000000000000 timer_update_source_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:1059   .text.timer_dma_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:1066   .text.timer_dma_enable:0000000000000000 timer_dma_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:1087   .text.timer_dma_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:1094   .text.timer_dma_disable:0000000000000000 timer_dma_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:1113   .text.timer_channel_dma_request_source_select:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:1120   .text.timer_channel_dma_request_source_select:0000000000000000 timer_channel_dma_request_source_select
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:1157   .text.timer_dma_transfer_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:1164   .text.timer_dma_transfer_config:0000000000000000 timer_dma_transfer_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:1193   .text.timer_event_software_generate:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:1200   .text.timer_event_software_generate:0000000000000000 timer_event_software_generate
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:1221   .text.timer_break_struct_para_init:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:1228   .text.timer_break_struct_para_init:0000000000000000 timer_break_struct_para_init
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:1256   .text.timer_break_config:0000000000000000 $t
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 131


/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:1263   .text.timer_break_config:0000000000000000 timer_break_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:1295   .text.timer_break_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:1302   .text.timer_break_enable:0000000000000000 timer_break_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:1321   .text.timer_break_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:1328   .text.timer_break_disable:0000000000000000 timer_break_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:1347   .text.timer_automatic_output_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:1354   .text.timer_automatic_output_enable:0000000000000000 timer_automatic_output_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:1373   .text.timer_automatic_output_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:1380   .text.timer_automatic_output_disable:0000000000000000 timer_automatic_output_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:1399   .text.timer_primary_output_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:1406   .text.timer_primary_output_config:0000000000000000 timer_primary_output_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:1433   .text.timer_channel_control_shadow_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:1440   .text.timer_channel_control_shadow_config:0000000000000000 timer_channel_control_shadow_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:1467   .text.timer_channel_control_shadow_update_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:1474   .text.timer_channel_control_shadow_update_config:0000000000000000 timer_channel_control_shadow_update_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:1511   .text.timer_channel_output_struct_para_init:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:1518   .text.timer_channel_output_struct_para_init:0000000000000000 timer_channel_output_struct_para_init
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:1543   .text.timer_channel_output_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:1550   .text.timer_channel_output_config:0000000000000000 timer_channel_output_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:1569   .text.timer_channel_output_config:000000000000000a $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:1573   .text.timer_channel_output_config:000000000000000e $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:1977   .text.timer_channel_output_config:00000000000001ec $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:1982   .text.timer_channel_output_mode_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:1989   .text.timer_channel_output_mode_config:0000000000000000 timer_channel_output_mode_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:2002   .text.timer_channel_output_mode_config:0000000000000008 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:2006   .text.timer_channel_output_mode_config:000000000000000c $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:2076   .text.timer_channel_output_pulse_value_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:2083   .text.timer_channel_output_pulse_value_config:0000000000000000 timer_channel_output_pulse_value_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:2096   .text.timer_channel_output_pulse_value_config:0000000000000008 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:2100   .text.timer_channel_output_pulse_value_config:000000000000000c $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:2131   .text.timer_channel_output_shadow_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:2138   .text.timer_channel_output_shadow_config:0000000000000000 timer_channel_output_shadow_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:2151   .text.timer_channel_output_shadow_config:0000000000000008 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:2155   .text.timer_channel_output_shadow_config:000000000000000c $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:2225   .text.timer_channel_output_fast_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:2232   .text.timer_channel_output_fast_config:0000000000000000 timer_channel_output_fast_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:2245   .text.timer_channel_output_fast_config:0000000000000008 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:2249   .text.timer_channel_output_fast_config:000000000000000c $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:2319   .text.timer_channel_output_clear_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:2326   .text.timer_channel_output_clear_config:0000000000000000 timer_channel_output_clear_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:2339   .text.timer_channel_output_clear_config:0000000000000008 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:2343   .text.timer_channel_output_clear_config:000000000000000c $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:2413   .text.timer_channel_output_polarity_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:2420   .text.timer_channel_output_polarity_config:0000000000000000 timer_channel_output_polarity_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:2433   .text.timer_channel_output_polarity_config:0000000000000008 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:2437   .text.timer_channel_output_polarity_config:000000000000000c $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:2507   .text.timer_channel_complementary_output_polarity_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:2514   .text.timer_channel_complementary_output_polarity_config:0000000000000000 timer_channel_complementary_output_polarity_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:2582   .text.timer_channel_output_state_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:2589   .text.timer_channel_output_state_config:0000000000000000 timer_channel_output_state_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:2602   .text.timer_channel_output_state_config:0000000000000008 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:2606   .text.timer_channel_output_state_config:000000000000000c $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:2676   .text.timer_channel_complementary_output_state_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:2683   .text.timer_channel_complementary_output_state_config:0000000000000000 timer_channel_complementary_output_state_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:2751   .text.timer_channel_input_struct_para_init:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:2758   .text.timer_channel_input_struct_para_init:0000000000000000 timer_channel_input_struct_para_init
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:2781   .text.timer_input_capture_config:0000000000000000 $t
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 132


/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:2788   .text.timer_input_capture_config:0000000000000000 timer_input_capture_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:2808   .text.timer_input_capture_config:000000000000000a $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:2812   .text.timer_input_capture_config:000000000000000e $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:3142   .text.timer_channel_input_capture_prescaler_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:3149   .text.timer_channel_input_capture_prescaler_config:0000000000000000 timer_channel_input_capture_prescaler_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:3162   .text.timer_channel_input_capture_prescaler_config:0000000000000008 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:3166   .text.timer_channel_input_capture_prescaler_config:000000000000000c $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:3244   .text.timer_channel_capture_value_register_read:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:3251   .text.timer_channel_capture_value_register_read:0000000000000000 timer_channel_capture_value_register_read
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:3265   .text.timer_channel_capture_value_register_read:0000000000000008 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:3269   .text.timer_channel_capture_value_register_read:000000000000000c $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:3313   .text.timer_input_pwm_capture_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:3320   .text.timer_input_pwm_capture_config:0000000000000000 timer_input_pwm_capture_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:3647   .text.timer_hall_mode_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:3654   .text.timer_hall_mode_config:0000000000000000 timer_hall_mode_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:3691   .text.timer_input_trigger_source_select:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:3698   .text.timer_input_trigger_source_select:0000000000000000 timer_input_trigger_source_select
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:3722   .text.timer_master_output_trigger_source_select:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:3729   .text.timer_master_output_trigger_source_select:0000000000000000 timer_master_output_trigger_source_select
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:3753   .text.timer_slave_mode_select:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:3760   .text.timer_slave_mode_select:0000000000000000 timer_slave_mode_select
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:3784   .text.timer_master_slave_mode_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:3791   .text.timer_master_slave_mode_config:0000000000000000 timer_master_slave_mode_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:3828   .text.timer_external_trigger_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:3835   .text.timer_external_trigger_config:0000000000000000 timer_external_trigger_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:3880   .text.timer_quadrature_decoder_mode_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:3887   .text.timer_quadrature_decoder_mode_config:0000000000000000 timer_quadrature_decoder_mode_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:3958   .text.timer_internal_clock_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:3965   .text.timer_internal_clock_config:0000000000000000 timer_internal_clock_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:3984   .text.timer_internal_trigger_as_external_clock_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:3991   .text.timer_internal_trigger_as_external_clock_config:0000000000000000 timer_internal_trigger_as_external_clock_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:4036   .text.timer_external_trigger_as_external_clock_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:4043   .text.timer_external_trigger_as_external_clock_config:0000000000000000 timer_external_trigger_as_external_clock_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:4204   .text.timer_external_clock_mode0_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:4211   .text.timer_external_clock_mode0_config:0000000000000000 timer_external_clock_mode0_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:4286   .text.timer_external_clock_mode1_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:4293   .text.timer_external_clock_mode1_config:0000000000000000 timer_external_clock_mode1_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:4363   .text.timer_external_clock_mode1_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:4370   .text.timer_external_clock_mode1_disable:0000000000000000 timer_external_clock_mode1_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:4389   .text.timer_channel_remap_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:4396   .text.timer_channel_remap_config:0000000000000000 timer_channel_remap_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:4413   .text.timer_write_chxval_register_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:4420   .text.timer_write_chxval_register_config:0000000000000000 timer_write_chxval_register_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:4455   .text.timer_output_value_selection_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:4462   .text.timer_output_value_selection_config:0000000000000000 timer_output_value_selection_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:4497   .text.timer_flag_get:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:4504   .text.timer_flag_get:0000000000000000 timer_flag_get
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:4528   .text.timer_flag_clear:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:4535   .text.timer_flag_clear:0000000000000000 timer_flag_clear
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:4555   .text.timer_interrupt_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:4562   .text.timer_interrupt_enable:0000000000000000 timer_interrupt_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:4581   .text.timer_interrupt_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:4588   .text.timer_interrupt_disable:0000000000000000 timer_interrupt_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:4607   .text.timer_interrupt_flag_get:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:4614   .text.timer_interrupt_flag_get:0000000000000000 timer_interrupt_flag_get
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:4646   .text.timer_interrupt_flag_clear:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s:4653   .text.timer_interrupt_flag_clear:0000000000000000 timer_interrupt_flag_clear
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccf19CFn.s 			page 133



UNDEFINED SYMBOLS
rcu_periph_reset_enable
rcu_periph_reset_disable
