{
  "topic_title": "Memory Hierarchy (Registers, L1/L2/L3 Cache, Main Memory)",
  "entry_domain": "HPC Fundamentals and Architecture",
  "entry_subdomain": "Memory Architectures",
  "subdomain_title": "High-Performance Computing",
  "subdomain_folder": "005_parallel-and-distributed-computing",
  "domain_title": "System Fundamentals",
  "domain_folder": "002_system-fundamentals",
  "category_title": "Software Engineering",
  "category_folder": "003_software-engineering",
  "curriculum_type": "software-engineering",
  "hierarchy": {
    "level_1_category": "Software Engineering",
    "level_2_domain": "System Fundamentals",
    "level_3_subdomain": "High-Performance Computing",
    "level_4_entry_domain": "HPC Fundamentals and Architecture",
    "level_5_entry_subdomain": "Memory Architectures",
    "level_6_topic": "Memory Hierarchy (Registers, L1/L2/L3 Cache, Main Memory)"
  },
  "metadata": {
    "created_at": "2025-12-31T10:01:47.096645",
    "source_file": "subdomain.json"
  }
}