{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1677207256856 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1677207256867 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 24 10:54:16 2023 " "Processing started: Fri Feb 24 10:54:16 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1677207256867 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677207256867 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off filter -c filter " "Command: quartus_map --read_settings_files=on --write_settings_files=off filter -c filter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677207256867 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1677207257277 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1677207257277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "floatadd16.v 1 1 " "Found 1 design units, including 1 entities, in source file floatadd16.v" { { "Info" "ISGN_ENTITY_NAME" "1 floatAdd16 " "Found entity 1: floatAdd16" {  } { { "floatAdd16.v" "" { Text "D:/Quartus2/filter/floatAdd16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677207265152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677207265152 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "floatMult16.v(16) " "Verilog HDL information at floatMult16.v(16): always construct contains both blocking and non-blocking assignments" {  } { { "floatMult16.v" "" { Text "D:/Quartus2/filter/floatMult16.v" 16 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1677207265161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "floatmult16.v 1 1 " "Found 1 design units, including 1 entities, in source file floatmult16.v" { { "Info" "ISGN_ENTITY_NAME" "1 floatMult16 " "Found entity 1: floatMult16" {  } { { "floatMult16.v" "" { Text "D:/Quartus2/filter/floatMult16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677207265161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677207265161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convunit_by_shift.v 1 1 " "Found 1 design units, including 1 entities, in source file convunit_by_shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 convUnit_by_shift " "Found entity 1: convUnit_by_shift" {  } { { "convUnit_by_shift.v" "" { Text "D:/Quartus2/filter/convUnit_by_shift.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677207265161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677207265161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "line_shift_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file line_shift_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 line_shift_ram " "Found entity 1: line_shift_ram" {  } { { "line_shift_ram.v" "" { Text "D:/Quartus2/filter/line_shift_ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677207265161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677207265161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pe_tree.v 1 1 " "Found 1 design units, including 1 entities, in source file pe_tree.v" { { "Info" "ISGN_ENTITY_NAME" "1 pE_tree " "Found entity 1: pE_tree" {  } { { "pE_tree.v" "" { Text "D:/Quartus2/filter/pE_tree.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677207265161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677207265161 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "shift_ram.v(63) " "Verilog HDL information at shift_ram.v(63): always construct contains both blocking and non-blocking assignments" {  } { { "shift_ram.v" "" { Text "D:/Quartus2/filter/shift_ram.v" 63 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1677207265171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_ram " "Found entity 1: shift_ram" {  } { { "shift_ram.v" "" { Text "D:/Quartus2/filter/shift_ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677207265171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677207265171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "floatadd16_input3.v 1 1 " "Found 1 design units, including 1 entities, in source file floatadd16_input3.v" { { "Info" "ISGN_ENTITY_NAME" "1 floatAdd16_input3 " "Found entity 1: floatAdd16_input3" {  } { { "floatAdd16_input3.v" "" { Text "D:/Quartus2/filter/floatAdd16_input3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677207265171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677207265171 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pE_tree " "Elaborating entity \"pE_tree\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1677207265221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "floatMult16 floatMult16:floatMult16_level3\[0\].u_floatMult16 " "Elaborating entity \"floatMult16\" for hierarchy \"floatMult16:floatMult16_level3\[0\].u_floatMult16\"" {  } { { "pE_tree.v" "floatMult16_level3\[0\].u_floatMult16" { Text "D:/Quartus2/filter/pE_tree.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677207265241 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 floatMult16.v(35) " "Verilog HDL assignment warning at floatMult16.v(35): truncated value with size 32 to match size of target (6)" {  } { { "floatMult16.v" "" { Text "D:/Quartus2/filter/floatMult16.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677207265241 "|pE_tree|floatMult16:floatMult16_level3[0].u_floatMult16"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 floatMult16.v(38) " "Verilog HDL assignment warning at floatMult16.v(38): truncated value with size 32 to match size of target (6)" {  } { { "floatMult16.v" "" { Text "D:/Quartus2/filter/floatMult16.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677207265241 "|pE_tree|floatMult16:floatMult16_level3[0].u_floatMult16"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 floatMult16.v(41) " "Verilog HDL assignment warning at floatMult16.v(41): truncated value with size 32 to match size of target (6)" {  } { { "floatMult16.v" "" { Text "D:/Quartus2/filter/floatMult16.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677207265241 "|pE_tree|floatMult16:floatMult16_level3[0].u_floatMult16"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 floatMult16.v(44) " "Verilog HDL assignment warning at floatMult16.v(44): truncated value with size 32 to match size of target (6)" {  } { { "floatMult16.v" "" { Text "D:/Quartus2/filter/floatMult16.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677207265241 "|pE_tree|floatMult16:floatMult16_level3[0].u_floatMult16"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 floatMult16.v(47) " "Verilog HDL assignment warning at floatMult16.v(47): truncated value with size 32 to match size of target (6)" {  } { { "floatMult16.v" "" { Text "D:/Quartus2/filter/floatMult16.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677207265241 "|pE_tree|floatMult16:floatMult16_level3[0].u_floatMult16"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 floatMult16.v(50) " "Verilog HDL assignment warning at floatMult16.v(50): truncated value with size 32 to match size of target (6)" {  } { { "floatMult16.v" "" { Text "D:/Quartus2/filter/floatMult16.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677207265241 "|pE_tree|floatMult16:floatMult16_level3[0].u_floatMult16"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 floatMult16.v(53) " "Verilog HDL assignment warning at floatMult16.v(53): truncated value with size 32 to match size of target (6)" {  } { { "floatMult16.v" "" { Text "D:/Quartus2/filter/floatMult16.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677207265241 "|pE_tree|floatMult16:floatMult16_level3[0].u_floatMult16"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 floatMult16.v(56) " "Verilog HDL assignment warning at floatMult16.v(56): truncated value with size 32 to match size of target (6)" {  } { { "floatMult16.v" "" { Text "D:/Quartus2/filter/floatMult16.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677207265241 "|pE_tree|floatMult16:floatMult16_level3[0].u_floatMult16"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 floatMult16.v(59) " "Verilog HDL assignment warning at floatMult16.v(59): truncated value with size 32 to match size of target (6)" {  } { { "floatMult16.v" "" { Text "D:/Quartus2/filter/floatMult16.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677207265241 "|pE_tree|floatMult16:floatMult16_level3[0].u_floatMult16"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 floatMult16.v(62) " "Verilog HDL assignment warning at floatMult16.v(62): truncated value with size 32 to match size of target (6)" {  } { { "floatMult16.v" "" { Text "D:/Quartus2/filter/floatMult16.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677207265241 "|pE_tree|floatMult16:floatMult16_level3[0].u_floatMult16"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "floatAdd16_input3 floatAdd16_input3:floatAdd16_input3_level2\[0\].u_floatAdd16_input3 " "Elaborating entity \"floatAdd16_input3\" for hierarchy \"floatAdd16_input3:floatAdd16_input3_level2\[0\].u_floatAdd16_input3\"" {  } { { "pE_tree.v" "floatAdd16_input3_level2\[0\].u_floatAdd16_input3" { Text "D:/Quartus2/filter/pE_tree.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677207265252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "floatAdd16 floatAdd16_input3:floatAdd16_input3_level2\[0\].u_floatAdd16_input3\|floatAdd16:add1 " "Elaborating entity \"floatAdd16\" for hierarchy \"floatAdd16_input3:floatAdd16_input3_level2\[0\].u_floatAdd16_input3\|floatAdd16:add1\"" {  } { { "floatAdd16_input3.v" "add1" { Text "D:/Quartus2/filter/floatAdd16_input3.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677207265252 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 floatAdd16.v(42) " "Verilog HDL assignment warning at floatAdd16.v(42): truncated value with size 32 to match size of target (6)" {  } { { "floatAdd16.v" "" { Text "D:/Quartus2/filter/floatAdd16.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677207265252 "|pE_tree|floatAdd16_input3:floatAdd16_input3_level2[0].u_floatAdd16_input3|floatAdd16:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 floatAdd16.v(60) " "Verilog HDL assignment warning at floatAdd16.v(60): truncated value with size 32 to match size of target (6)" {  } { { "floatAdd16.v" "" { Text "D:/Quartus2/filter/floatAdd16.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677207265252 "|pE_tree|floatAdd16_input3:floatAdd16_input3_level2[0].u_floatAdd16_input3|floatAdd16:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 floatAdd16.v(63) " "Verilog HDL assignment warning at floatAdd16.v(63): truncated value with size 32 to match size of target (6)" {  } { { "floatAdd16.v" "" { Text "D:/Quartus2/filter/floatAdd16.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677207265252 "|pE_tree|floatAdd16_input3:floatAdd16_input3_level2[0].u_floatAdd16_input3|floatAdd16:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 floatAdd16.v(66) " "Verilog HDL assignment warning at floatAdd16.v(66): truncated value with size 32 to match size of target (6)" {  } { { "floatAdd16.v" "" { Text "D:/Quartus2/filter/floatAdd16.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677207265252 "|pE_tree|floatAdd16_input3:floatAdd16_input3_level2[0].u_floatAdd16_input3|floatAdd16:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 floatAdd16.v(69) " "Verilog HDL assignment warning at floatAdd16.v(69): truncated value with size 32 to match size of target (6)" {  } { { "floatAdd16.v" "" { Text "D:/Quartus2/filter/floatAdd16.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677207265252 "|pE_tree|floatAdd16_input3:floatAdd16_input3_level2[0].u_floatAdd16_input3|floatAdd16:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 floatAdd16.v(72) " "Verilog HDL assignment warning at floatAdd16.v(72): truncated value with size 32 to match size of target (6)" {  } { { "floatAdd16.v" "" { Text "D:/Quartus2/filter/floatAdd16.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677207265252 "|pE_tree|floatAdd16_input3:floatAdd16_input3_level2[0].u_floatAdd16_input3|floatAdd16:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 floatAdd16.v(75) " "Verilog HDL assignment warning at floatAdd16.v(75): truncated value with size 32 to match size of target (6)" {  } { { "floatAdd16.v" "" { Text "D:/Quartus2/filter/floatAdd16.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677207265252 "|pE_tree|floatAdd16_input3:floatAdd16_input3_level2[0].u_floatAdd16_input3|floatAdd16:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 floatAdd16.v(78) " "Verilog HDL assignment warning at floatAdd16.v(78): truncated value with size 32 to match size of target (6)" {  } { { "floatAdd16.v" "" { Text "D:/Quartus2/filter/floatAdd16.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677207265252 "|pE_tree|floatAdd16_input3:floatAdd16_input3_level2[0].u_floatAdd16_input3|floatAdd16:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 floatAdd16.v(81) " "Verilog HDL assignment warning at floatAdd16.v(81): truncated value with size 32 to match size of target (6)" {  } { { "floatAdd16.v" "" { Text "D:/Quartus2/filter/floatAdd16.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677207265252 "|pE_tree|floatAdd16_input3:floatAdd16_input3_level2[0].u_floatAdd16_input3|floatAdd16:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 floatAdd16.v(84) " "Verilog HDL assignment warning at floatAdd16.v(84): truncated value with size 32 to match size of target (6)" {  } { { "floatAdd16.v" "" { Text "D:/Quartus2/filter/floatAdd16.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677207265252 "|pE_tree|floatAdd16_input3:floatAdd16_input3_level2[0].u_floatAdd16_input3|floatAdd16:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 floatAdd16.v(87) " "Verilog HDL assignment warning at floatAdd16.v(87): truncated value with size 32 to match size of target (6)" {  } { { "floatAdd16.v" "" { Text "D:/Quartus2/filter/floatAdd16.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677207265252 "|pE_tree|floatAdd16_input3:floatAdd16_input3_level2[0].u_floatAdd16_input3|floatAdd16:add1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "shiftAmount floatAdd16.v(14) " "Verilog HDL Always Construct warning at floatAdd16.v(14): inferring latch(es) for variable \"shiftAmount\", which holds its previous value in one or more paths through the always construct" {  } { { "floatAdd16.v" "" { Text "D:/Quartus2/filter/floatAdd16.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1677207265252 "|pE_tree|floatAdd16_input3:floatAdd16_input3_level2[0].u_floatAdd16_input3|floatAdd16:add1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cout floatAdd16.v(14) " "Verilog HDL Always Construct warning at floatAdd16.v(14): inferring latch(es) for variable \"cout\", which holds its previous value in one or more paths through the always construct" {  } { { "floatAdd16.v" "" { Text "D:/Quartus2/filter/floatAdd16.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1677207265252 "|pE_tree|floatAdd16_input3:floatAdd16_input3_level2[0].u_floatAdd16_input3|floatAdd16:add1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "fraction floatAdd16.v(14) " "Verilog HDL Always Construct warning at floatAdd16.v(14): inferring latch(es) for variable \"fraction\", which holds its previous value in one or more paths through the always construct" {  } { { "floatAdd16.v" "" { Text "D:/Quartus2/filter/floatAdd16.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1677207265252 "|pE_tree|floatAdd16_input3:floatAdd16_input3_level2[0].u_floatAdd16_input3|floatAdd16:add1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sign floatAdd16.v(14) " "Verilog HDL Always Construct warning at floatAdd16.v(14): inferring latch(es) for variable \"sign\", which holds its previous value in one or more paths through the always construct" {  } { { "floatAdd16.v" "" { Text "D:/Quartus2/filter/floatAdd16.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1677207265252 "|pE_tree|floatAdd16_input3:floatAdd16_input3_level2[0].u_floatAdd16_input3|floatAdd16:add1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mantissa floatAdd16.v(14) " "Verilog HDL Always Construct warning at floatAdd16.v(14): inferring latch(es) for variable \"mantissa\", which holds its previous value in one or more paths through the always construct" {  } { { "floatAdd16.v" "" { Text "D:/Quartus2/filter/floatAdd16.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1677207265252 "|pE_tree|floatAdd16_input3:floatAdd16_input3_level2[0].u_floatAdd16_input3|floatAdd16:add1"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "9 " "Inferred 9 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "floatMult16:floatMult16_level3\[8\].u_floatMult16\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"floatMult16:floatMult16_level3\[8\].u_floatMult16\|Mult0\"" {  } { { "floatMult16.v" "Mult0" { Text "D:/Quartus2/filter/floatMult16.v" 31 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1677207268632 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "floatMult16:floatMult16_level3\[6\].u_floatMult16\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"floatMult16:floatMult16_level3\[6\].u_floatMult16\|Mult0\"" {  } { { "floatMult16.v" "Mult0" { Text "D:/Quartus2/filter/floatMult16.v" 31 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1677207268632 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "floatMult16:floatMult16_level3\[7\].u_floatMult16\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"floatMult16:floatMult16_level3\[7\].u_floatMult16\|Mult0\"" {  } { { "floatMult16.v" "Mult0" { Text "D:/Quartus2/filter/floatMult16.v" 31 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1677207268632 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "floatMult16:floatMult16_level3\[2\].u_floatMult16\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"floatMult16:floatMult16_level3\[2\].u_floatMult16\|Mult0\"" {  } { { "floatMult16.v" "Mult0" { Text "D:/Quartus2/filter/floatMult16.v" 31 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1677207268632 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "floatMult16:floatMult16_level3\[0\].u_floatMult16\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"floatMult16:floatMult16_level3\[0\].u_floatMult16\|Mult0\"" {  } { { "floatMult16.v" "Mult0" { Text "D:/Quartus2/filter/floatMult16.v" 31 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1677207268632 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "floatMult16:floatMult16_level3\[1\].u_floatMult16\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"floatMult16:floatMult16_level3\[1\].u_floatMult16\|Mult0\"" {  } { { "floatMult16.v" "Mult0" { Text "D:/Quartus2/filter/floatMult16.v" 31 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1677207268632 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "floatMult16:floatMult16_level3\[5\].u_floatMult16\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"floatMult16:floatMult16_level3\[5\].u_floatMult16\|Mult0\"" {  } { { "floatMult16.v" "Mult0" { Text "D:/Quartus2/filter/floatMult16.v" 31 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1677207268632 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "floatMult16:floatMult16_level3\[3\].u_floatMult16\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"floatMult16:floatMult16_level3\[3\].u_floatMult16\|Mult0\"" {  } { { "floatMult16.v" "Mult0" { Text "D:/Quartus2/filter/floatMult16.v" 31 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1677207268632 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "floatMult16:floatMult16_level3\[4\].u_floatMult16\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"floatMult16:floatMult16_level3\[4\].u_floatMult16\|Mult0\"" {  } { { "floatMult16.v" "Mult0" { Text "D:/Quartus2/filter/floatMult16.v" 31 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1677207268632 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1677207268632 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "floatMult16:floatMult16_level3\[8\].u_floatMult16\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"floatMult16:floatMult16_level3\[8\].u_floatMult16\|lpm_mult:Mult0\"" {  } { { "floatMult16.v" "" { Text "D:/Quartus2/filter/floatMult16.v" 31 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677207268682 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "floatMult16:floatMult16_level3\[8\].u_floatMult16\|lpm_mult:Mult0 " "Instantiated megafunction \"floatMult16:floatMult16_level3\[8\].u_floatMult16\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677207268682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677207268682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677207268682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677207268682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677207268682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677207268682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677207268682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677207268682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677207268682 ""}  } { { "floatMult16.v" "" { Text "D:/Quartus2/filter/floatMult16.v" 31 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1677207268682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_sct.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_sct.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_sct " "Found entity 1: mult_sct" {  } { { "db/mult_sct.tdf" "" { Text "D:/Quartus2/filter/db/mult_sct.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677207268742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677207268742 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1677207280711 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Quartus2/filter/output_files/filter.map.smsg " "Generated suppressed messages file D:/Quartus2/filter/output_files/filter.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677207286392 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1677207286592 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677207286592 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5660 " "Implemented 5660 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "290 " "Implemented 290 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1677207286802 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1677207286802 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5336 " "Implemented 5336 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1677207286802 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "18 " "Implemented 18 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1677207286802 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1677207286802 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4875 " "Peak virtual memory: 4875 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1677207286822 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 24 10:54:46 2023 " "Processing ended: Fri Feb 24 10:54:46 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1677207286822 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1677207286822 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1677207286822 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1677207286822 ""}
