Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Dec 19 14:31:37 2019
| Host         : DESKTOP-NTANC38 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 329 register/latch pins with no clock driven by root clock pin: design_1_i/initializer_0/inst/clk_o_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 739 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     21.021        0.000                      0                  429        0.157        0.000                      0                  429        3.000        0.000                       0                   172  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)       Period(ns)      Frequency(MHz)
-----                            ------------       ----------      --------------
clk                              {0.000 5.000}      10.000          100.000         
  clk_out2_design_1_clk_wiz_0_0  {0.000 15.625}     31.250          32.000          
  clk_out3_design_1_clk_wiz_0_0  {0.000 12.500}     25.000          40.000          
  clkfbout_design_1_clk_wiz_0_0  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out2_design_1_clk_wiz_0_0       26.389        0.000                      0                   64        0.249        0.000                      0                   64       15.125        0.000                       0                    36  
  clk_out3_design_1_clk_wiz_0_0       21.021        0.000                      0                  365        0.157        0.000                      0                  365       12.000        0.000                       0                   132  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       26.389ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.249ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.389ns  (required time - arrival time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/port_0_o_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@31.250ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.235ns  (logic 1.096ns (25.882%)  route 3.139ns (74.118%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 29.792 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.615    -0.852    design_1_i/initializer_0/inst/clk_i
    SLICE_X0Y67          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  design_1_i/initializer_0/inst/clk_i_counter_reg[5]/Q
                         net (fo=32, routed)          1.610     1.214    design_1_i/initializer_0/inst/clk_i_counter_reg[5]
    SLICE_X4Y67          LUT6 (Prop_lut6_I3_O)        0.124     1.338 r  design_1_i/initializer_0/inst/port_0_o[6]_i_10/O
                         net (fo=1, routed)           0.000     1.338    design_1_i/initializer_0/inst/port_0_o[6]_i_10_n_0
    SLICE_X4Y67          MUXF7 (Prop_muxf7_I1_O)      0.217     1.555 r  design_1_i/initializer_0/inst/port_0_o_reg[6]_i_6/O
                         net (fo=3, routed)           0.736     2.291    design_1_i/initializer_0/inst/port_0_o_reg[6]_i_6_n_0
    SLICE_X5Y68          LUT6 (Prop_lut6_I5_O)        0.299     2.590 r  design_1_i/initializer_0/inst/port_0_o[6]_i_1/O
                         net (fo=5, routed)           0.792     3.383    design_1_i/initializer_0/inst/port_0_o[6]_i_1_n_0
    SLICE_X4Y68          FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  clk (IN)
                         net (fo=0)                   0.000    31.250    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.668 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.830    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    26.626 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    28.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.298 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.494    29.792    design_1_i/initializer_0/inst/clk_i
    SLICE_X4Y68          FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[3]/C
                         clock pessimism              0.564    30.356    
                         clock uncertainty           -0.155    30.201    
    SLICE_X4Y68          FDRE (Setup_fdre_C_R)       -0.429    29.772    design_1_i/initializer_0/inst/port_0_o_reg[3]
  -------------------------------------------------------------------
                         required time                         29.772    
                         arrival time                          -3.383    
  -------------------------------------------------------------------
                         slack                                 26.389    

Slack (MET) :             26.389ns  (required time - arrival time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/port_0_o_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@31.250ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.235ns  (logic 1.096ns (25.882%)  route 3.139ns (74.118%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 29.792 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.615    -0.852    design_1_i/initializer_0/inst/clk_i
    SLICE_X0Y67          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  design_1_i/initializer_0/inst/clk_i_counter_reg[5]/Q
                         net (fo=32, routed)          1.610     1.214    design_1_i/initializer_0/inst/clk_i_counter_reg[5]
    SLICE_X4Y67          LUT6 (Prop_lut6_I3_O)        0.124     1.338 r  design_1_i/initializer_0/inst/port_0_o[6]_i_10/O
                         net (fo=1, routed)           0.000     1.338    design_1_i/initializer_0/inst/port_0_o[6]_i_10_n_0
    SLICE_X4Y67          MUXF7 (Prop_muxf7_I1_O)      0.217     1.555 r  design_1_i/initializer_0/inst/port_0_o_reg[6]_i_6/O
                         net (fo=3, routed)           0.736     2.291    design_1_i/initializer_0/inst/port_0_o_reg[6]_i_6_n_0
    SLICE_X5Y68          LUT6 (Prop_lut6_I5_O)        0.299     2.590 r  design_1_i/initializer_0/inst/port_0_o[6]_i_1/O
                         net (fo=5, routed)           0.792     3.383    design_1_i/initializer_0/inst/port_0_o[6]_i_1_n_0
    SLICE_X4Y68          FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  clk (IN)
                         net (fo=0)                   0.000    31.250    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.668 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.830    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    26.626 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    28.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.298 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.494    29.792    design_1_i/initializer_0/inst/clk_i
    SLICE_X4Y68          FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[6]/C
                         clock pessimism              0.564    30.356    
                         clock uncertainty           -0.155    30.201    
    SLICE_X4Y68          FDRE (Setup_fdre_C_R)       -0.429    29.772    design_1_i/initializer_0/inst/port_0_o_reg[6]
  -------------------------------------------------------------------
                         required time                         29.772    
                         arrival time                          -3.383    
  -------------------------------------------------------------------
                         slack                                 26.389    

Slack (MET) :             26.393ns  (required time - arrival time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/port_0_o_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@31.250ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.230ns  (logic 1.096ns (25.909%)  route 3.134ns (74.091%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 29.792 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.615    -0.852    design_1_i/initializer_0/inst/clk_i
    SLICE_X0Y67          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  design_1_i/initializer_0/inst/clk_i_counter_reg[5]/Q
                         net (fo=32, routed)          1.610     1.214    design_1_i/initializer_0/inst/clk_i_counter_reg[5]
    SLICE_X4Y67          LUT6 (Prop_lut6_I3_O)        0.124     1.338 r  design_1_i/initializer_0/inst/port_0_o[6]_i_10/O
                         net (fo=1, routed)           0.000     1.338    design_1_i/initializer_0/inst/port_0_o[6]_i_10_n_0
    SLICE_X4Y67          MUXF7 (Prop_muxf7_I1_O)      0.217     1.555 r  design_1_i/initializer_0/inst/port_0_o_reg[6]_i_6/O
                         net (fo=3, routed)           0.736     2.291    design_1_i/initializer_0/inst/port_0_o_reg[6]_i_6_n_0
    SLICE_X5Y68          LUT6 (Prop_lut6_I5_O)        0.299     2.590 r  design_1_i/initializer_0/inst/port_0_o[6]_i_1/O
                         net (fo=5, routed)           0.788     3.378    design_1_i/initializer_0/inst/port_0_o[6]_i_1_n_0
    SLICE_X5Y68          FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  clk (IN)
                         net (fo=0)                   0.000    31.250    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.668 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.830    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    26.626 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    28.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.298 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.494    29.792    design_1_i/initializer_0/inst/clk_i
    SLICE_X5Y68          FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[0]/C
                         clock pessimism              0.564    30.356    
                         clock uncertainty           -0.155    30.201    
    SLICE_X5Y68          FDRE (Setup_fdre_C_R)       -0.429    29.772    design_1_i/initializer_0/inst/port_0_o_reg[0]
  -------------------------------------------------------------------
                         required time                         29.772    
                         arrival time                          -3.378    
  -------------------------------------------------------------------
                         slack                                 26.393    

Slack (MET) :             26.393ns  (required time - arrival time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/port_0_o_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@31.250ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.230ns  (logic 1.096ns (25.909%)  route 3.134ns (74.091%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 29.792 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.615    -0.852    design_1_i/initializer_0/inst/clk_i
    SLICE_X0Y67          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  design_1_i/initializer_0/inst/clk_i_counter_reg[5]/Q
                         net (fo=32, routed)          1.610     1.214    design_1_i/initializer_0/inst/clk_i_counter_reg[5]
    SLICE_X4Y67          LUT6 (Prop_lut6_I3_O)        0.124     1.338 r  design_1_i/initializer_0/inst/port_0_o[6]_i_10/O
                         net (fo=1, routed)           0.000     1.338    design_1_i/initializer_0/inst/port_0_o[6]_i_10_n_0
    SLICE_X4Y67          MUXF7 (Prop_muxf7_I1_O)      0.217     1.555 r  design_1_i/initializer_0/inst/port_0_o_reg[6]_i_6/O
                         net (fo=3, routed)           0.736     2.291    design_1_i/initializer_0/inst/port_0_o_reg[6]_i_6_n_0
    SLICE_X5Y68          LUT6 (Prop_lut6_I5_O)        0.299     2.590 r  design_1_i/initializer_0/inst/port_0_o[6]_i_1/O
                         net (fo=5, routed)           0.788     3.378    design_1_i/initializer_0/inst/port_0_o[6]_i_1_n_0
    SLICE_X5Y68          FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  clk (IN)
                         net (fo=0)                   0.000    31.250    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.668 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.830    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    26.626 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    28.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.298 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.494    29.792    design_1_i/initializer_0/inst/clk_i
    SLICE_X5Y68          FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[4]/C
                         clock pessimism              0.564    30.356    
                         clock uncertainty           -0.155    30.201    
    SLICE_X5Y68          FDRE (Setup_fdre_C_R)       -0.429    29.772    design_1_i/initializer_0/inst/port_0_o_reg[4]
  -------------------------------------------------------------------
                         required time                         29.772    
                         arrival time                          -3.378    
  -------------------------------------------------------------------
                         slack                                 26.393    

Slack (MET) :             26.393ns  (required time - arrival time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/port_0_o_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@31.250ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.230ns  (logic 1.096ns (25.909%)  route 3.134ns (74.091%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 29.792 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.615    -0.852    design_1_i/initializer_0/inst/clk_i
    SLICE_X0Y67          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  design_1_i/initializer_0/inst/clk_i_counter_reg[5]/Q
                         net (fo=32, routed)          1.610     1.214    design_1_i/initializer_0/inst/clk_i_counter_reg[5]
    SLICE_X4Y67          LUT6 (Prop_lut6_I3_O)        0.124     1.338 r  design_1_i/initializer_0/inst/port_0_o[6]_i_10/O
                         net (fo=1, routed)           0.000     1.338    design_1_i/initializer_0/inst/port_0_o[6]_i_10_n_0
    SLICE_X4Y67          MUXF7 (Prop_muxf7_I1_O)      0.217     1.555 r  design_1_i/initializer_0/inst/port_0_o_reg[6]_i_6/O
                         net (fo=3, routed)           0.736     2.291    design_1_i/initializer_0/inst/port_0_o_reg[6]_i_6_n_0
    SLICE_X5Y68          LUT6 (Prop_lut6_I5_O)        0.299     2.590 r  design_1_i/initializer_0/inst/port_0_o[6]_i_1/O
                         net (fo=5, routed)           0.788     3.378    design_1_i/initializer_0/inst/port_0_o[6]_i_1_n_0
    SLICE_X5Y68          FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  clk (IN)
                         net (fo=0)                   0.000    31.250    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.668 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.830    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    26.626 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    28.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.298 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.494    29.792    design_1_i/initializer_0/inst/clk_i
    SLICE_X5Y68          FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[5]/C
                         clock pessimism              0.564    30.356    
                         clock uncertainty           -0.155    30.201    
    SLICE_X5Y68          FDRE (Setup_fdre_C_R)       -0.429    29.772    design_1_i/initializer_0/inst/port_0_o_reg[5]
  -------------------------------------------------------------------
                         required time                         29.772    
                         arrival time                          -3.378    
  -------------------------------------------------------------------
                         slack                                 26.393    

Slack (MET) :             26.823ns  (required time - arrival time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/port_0_o_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@31.250ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.025ns  (logic 1.096ns (27.232%)  route 2.929ns (72.768%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 29.792 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.615    -0.852    design_1_i/initializer_0/inst/clk_i
    SLICE_X0Y67          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  design_1_i/initializer_0/inst/clk_i_counter_reg[5]/Q
                         net (fo=32, routed)          1.610     1.214    design_1_i/initializer_0/inst/clk_i_counter_reg[5]
    SLICE_X4Y67          LUT6 (Prop_lut6_I3_O)        0.124     1.338 r  design_1_i/initializer_0/inst/port_0_o[6]_i_10/O
                         net (fo=1, routed)           0.000     1.338    design_1_i/initializer_0/inst/port_0_o[6]_i_10_n_0
    SLICE_X4Y67          MUXF7 (Prop_muxf7_I1_O)      0.217     1.555 r  design_1_i/initializer_0/inst/port_0_o_reg[6]_i_6/O
                         net (fo=3, routed)           0.739     2.294    design_1_i/initializer_0/inst/port_0_o_reg[6]_i_6_n_0
    SLICE_X5Y68          LUT5 (Prop_lut5_I0_O)        0.299     2.593 r  design_1_i/initializer_0/inst/port_0_o[6]_i_2/O
                         net (fo=5, routed)           0.580     3.173    design_1_i/initializer_0/inst/port_0_o[6]_i_2_n_0
    SLICE_X4Y68          FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  clk (IN)
                         net (fo=0)                   0.000    31.250    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.668 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.830    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    26.626 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    28.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.298 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.494    29.792    design_1_i/initializer_0/inst/clk_i
    SLICE_X4Y68          FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[3]/C
                         clock pessimism              0.564    30.356    
                         clock uncertainty           -0.155    30.201    
    SLICE_X4Y68          FDRE (Setup_fdre_C_CE)      -0.205    29.996    design_1_i/initializer_0/inst/port_0_o_reg[3]
  -------------------------------------------------------------------
                         required time                         29.996    
                         arrival time                          -3.173    
  -------------------------------------------------------------------
                         slack                                 26.823    

Slack (MET) :             26.823ns  (required time - arrival time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/port_0_o_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@31.250ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.025ns  (logic 1.096ns (27.232%)  route 2.929ns (72.768%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 29.792 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.615    -0.852    design_1_i/initializer_0/inst/clk_i
    SLICE_X0Y67          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  design_1_i/initializer_0/inst/clk_i_counter_reg[5]/Q
                         net (fo=32, routed)          1.610     1.214    design_1_i/initializer_0/inst/clk_i_counter_reg[5]
    SLICE_X4Y67          LUT6 (Prop_lut6_I3_O)        0.124     1.338 r  design_1_i/initializer_0/inst/port_0_o[6]_i_10/O
                         net (fo=1, routed)           0.000     1.338    design_1_i/initializer_0/inst/port_0_o[6]_i_10_n_0
    SLICE_X4Y67          MUXF7 (Prop_muxf7_I1_O)      0.217     1.555 r  design_1_i/initializer_0/inst/port_0_o_reg[6]_i_6/O
                         net (fo=3, routed)           0.739     2.294    design_1_i/initializer_0/inst/port_0_o_reg[6]_i_6_n_0
    SLICE_X5Y68          LUT5 (Prop_lut5_I0_O)        0.299     2.593 r  design_1_i/initializer_0/inst/port_0_o[6]_i_2/O
                         net (fo=5, routed)           0.580     3.173    design_1_i/initializer_0/inst/port_0_o[6]_i_2_n_0
    SLICE_X4Y68          FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  clk (IN)
                         net (fo=0)                   0.000    31.250    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.668 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.830    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    26.626 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    28.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.298 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.494    29.792    design_1_i/initializer_0/inst/clk_i
    SLICE_X4Y68          FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[6]/C
                         clock pessimism              0.564    30.356    
                         clock uncertainty           -0.155    30.201    
    SLICE_X4Y68          FDRE (Setup_fdre_C_CE)      -0.205    29.996    design_1_i/initializer_0/inst/port_0_o_reg[6]
  -------------------------------------------------------------------
                         required time                         29.996    
                         arrival time                          -3.173    
  -------------------------------------------------------------------
                         slack                                 26.823    

Slack (MET) :             26.850ns  (required time - arrival time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/port_0_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@31.250ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.234ns  (logic 1.058ns (24.991%)  route 3.176ns (75.009%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns = ( 29.794 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.615    -0.852    design_1_i/initializer_0/inst/clk_i
    SLICE_X0Y67          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  design_1_i/initializer_0/inst/clk_i_counter_reg[5]/Q
                         net (fo=32, routed)          1.806     1.410    design_1_i/initializer_0/inst/clk_i_counter_reg[5]
    SLICE_X3Y66          LUT4 (Prop_lut4_I2_O)        0.152     1.562 f  design_1_i/initializer_0/inst/port_0_en_i_5/O
                         net (fo=1, routed)           0.810     2.372    design_1_i/initializer_0/inst/port_0_en_i_5_n_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I2_O)        0.326     2.698 r  design_1_i/initializer_0/inst/port_0_en_i_3/O
                         net (fo=1, routed)           0.560     3.258    design_1_i/initializer_0/inst/port_0_en_i_3_n_0
    SLICE_X5Y67          LUT4 (Prop_lut4_I1_O)        0.124     3.382 r  design_1_i/initializer_0/inst/port_0_en_i_1/O
                         net (fo=1, routed)           0.000     3.382    design_1_i/initializer_0/inst/port_0_en_i_1_n_0
    SLICE_X5Y67          FDRE                                         r  design_1_i/initializer_0/inst/port_0_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  clk (IN)
                         net (fo=0)                   0.000    31.250    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.668 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.830    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    26.626 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    28.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.298 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.496    29.794    design_1_i/initializer_0/inst/clk_i
    SLICE_X5Y67          FDRE                                         r  design_1_i/initializer_0/inst/port_0_en_reg/C
                         clock pessimism              0.564    30.358    
                         clock uncertainty           -0.155    30.203    
    SLICE_X5Y67          FDRE (Setup_fdre_C_D)        0.029    30.232    design_1_i/initializer_0/inst/port_0_en_reg
  -------------------------------------------------------------------
                         required time                         30.232    
                         arrival time                          -3.382    
  -------------------------------------------------------------------
                         slack                                 26.850    

Slack (MET) :             26.882ns  (required time - arrival time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/clk_i_counter_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@31.250ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.981ns  (logic 0.828ns (20.799%)  route 3.153ns (79.201%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns = ( 29.794 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.616    -0.851    design_1_i/initializer_0/inst/clk_i
    SLICE_X0Y66          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.456    -0.395 r  design_1_i/initializer_0/inst/clk_i_counter_reg[2]/Q
                         net (fo=25, routed)          1.360     0.965    design_1_i/initializer_0/inst/clk_i_counter_reg[2]
    SLICE_X3Y67          LUT4 (Prop_lut4_I0_O)        0.124     1.089 r  design_1_i/initializer_0/inst/clk_i_counter[0]_i_6/O
                         net (fo=1, routed)           0.663     1.752    design_1_i/initializer_0/inst/clk_i_counter[0]_i_6_n_0
    SLICE_X2Y69          LUT5 (Prop_lut5_I4_O)        0.124     1.876 r  design_1_i/initializer_0/inst/clk_i_counter[0]_i_3/O
                         net (fo=1, routed)           0.565     2.441    design_1_i/initializer_0/inst/clk_i_counter[0]_i_3_n_0
    SLICE_X1Y69          LUT6 (Prop_lut6_I4_O)        0.124     2.565 r  design_1_i/initializer_0/inst/clk_i_counter[0]_i_1/O
                         net (fo=20, routed)          0.565     3.130    design_1_i/initializer_0/inst/clk_i_counter
    SLICE_X0Y68          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  clk (IN)
                         net (fo=0)                   0.000    31.250    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.668 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.830    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    26.626 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    28.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.298 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.496    29.794    design_1_i/initializer_0/inst/clk_i
    SLICE_X0Y68          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[10]/C
                         clock pessimism              0.578    30.372    
                         clock uncertainty           -0.155    30.217    
    SLICE_X0Y68          FDRE (Setup_fdre_C_CE)      -0.205    30.012    design_1_i/initializer_0/inst/clk_i_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         30.012    
                         arrival time                          -3.130    
  -------------------------------------------------------------------
                         slack                                 26.882    

Slack (MET) :             26.882ns  (required time - arrival time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/clk_i_counter_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@31.250ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.981ns  (logic 0.828ns (20.799%)  route 3.153ns (79.201%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns = ( 29.794 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.616    -0.851    design_1_i/initializer_0/inst/clk_i
    SLICE_X0Y66          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.456    -0.395 r  design_1_i/initializer_0/inst/clk_i_counter_reg[2]/Q
                         net (fo=25, routed)          1.360     0.965    design_1_i/initializer_0/inst/clk_i_counter_reg[2]
    SLICE_X3Y67          LUT4 (Prop_lut4_I0_O)        0.124     1.089 r  design_1_i/initializer_0/inst/clk_i_counter[0]_i_6/O
                         net (fo=1, routed)           0.663     1.752    design_1_i/initializer_0/inst/clk_i_counter[0]_i_6_n_0
    SLICE_X2Y69          LUT5 (Prop_lut5_I4_O)        0.124     1.876 r  design_1_i/initializer_0/inst/clk_i_counter[0]_i_3/O
                         net (fo=1, routed)           0.565     2.441    design_1_i/initializer_0/inst/clk_i_counter[0]_i_3_n_0
    SLICE_X1Y69          LUT6 (Prop_lut6_I4_O)        0.124     2.565 r  design_1_i/initializer_0/inst/clk_i_counter[0]_i_1/O
                         net (fo=20, routed)          0.565     3.130    design_1_i/initializer_0/inst/clk_i_counter
    SLICE_X0Y68          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  clk (IN)
                         net (fo=0)                   0.000    31.250    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.668 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.830    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    26.626 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    28.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.298 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.496    29.794    design_1_i/initializer_0/inst/clk_i
    SLICE_X0Y68          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[11]/C
                         clock pessimism              0.578    30.372    
                         clock uncertainty           -0.155    30.217    
    SLICE_X0Y68          FDRE (Setup_fdre_C_CE)      -0.205    30.012    design_1_i/initializer_0/inst/clk_i_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         30.012    
                         arrival time                          -3.130    
  -------------------------------------------------------------------
                         slack                                 26.882    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 design_1_i/initializer_0/inst/rst_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/rst_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.586    -0.561    design_1_i/initializer_0/inst/clk_i
    SLICE_X2Y66          FDRE                                         r  design_1_i/initializer_0/inst/rst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  design_1_i/initializer_0/inst/rst_o_reg/Q
                         net (fo=195, routed)         0.175    -0.222    design_1_i/initializer_0/inst/rst_o
    SLICE_X2Y66          LUT5 (Prop_lut5_I4_O)        0.043    -0.179 r  design_1_i/initializer_0/inst/rst_o_i_1/O
                         net (fo=1, routed)           0.000    -0.179    design_1_i/initializer_0/inst/rst_o_i_1_n_0
    SLICE_X2Y66          FDRE                                         r  design_1_i/initializer_0/inst/rst_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.855    -0.800    design_1_i/initializer_0/inst/clk_i
    SLICE_X2Y66          FDRE                                         r  design_1_i/initializer_0/inst/rst_o_reg/C
                         clock pessimism              0.239    -0.561    
    SLICE_X2Y66          FDRE (Hold_fdre_C_D)         0.133    -0.428    design_1_i/initializer_0/inst/rst_o_reg
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 design_1_i/initializer_0/inst/port_0_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/port_0_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.581    -0.566    design_1_i/initializer_0/inst/clk_i
    SLICE_X4Y69          FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  design_1_i/initializer_0/inst/port_0_o_reg[1]/Q
                         net (fo=2, routed)           0.185    -0.240    design_1_i/initializer_0/inst/port_0_o_reg_n_0_[1]
    SLICE_X4Y69          LUT5 (Prop_lut5_I4_O)        0.045    -0.195 r  design_1_i/initializer_0/inst/port_0_o[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.195    design_1_i/initializer_0/inst/port_0_o[1]_i_1_n_0
    SLICE_X4Y69          FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.850    -0.805    design_1_i/initializer_0/inst/clk_i
    SLICE_X4Y69          FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[1]/C
                         clock pessimism              0.239    -0.566    
    SLICE_X4Y69          FDRE (Hold_fdre_C_D)         0.091    -0.475    design_1_i/initializer_0/inst/port_0_o_reg[1]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/clk_i_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.583    -0.564    design_1_i/initializer_0/inst/clk_i
    SLICE_X0Y69          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  design_1_i/initializer_0/inst/clk_i_counter_reg[14]/Q
                         net (fo=3, routed)           0.133    -0.290    design_1_i/initializer_0/inst/clk_i_counter_reg[14]
    SLICE_X0Y69          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.179 r  design_1_i/initializer_0/inst/clk_i_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.179    design_1_i/initializer_0/inst/clk_i_counter_reg[12]_i_1_n_5
    SLICE_X0Y69          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.851    -0.803    design_1_i/initializer_0/inst/clk_i
    SLICE_X0Y69          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[14]/C
                         clock pessimism              0.239    -0.564    
    SLICE_X0Y69          FDRE (Hold_fdre_C_D)         0.105    -0.459    design_1_i/initializer_0/inst/clk_i_counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/ale_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.231ns (55.313%)  route 0.187ns (44.687%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.584    -0.563    design_1_i/initializer_0/inst/clk_i
    SLICE_X0Y68          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  design_1_i/initializer_0/inst/clk_i_counter_reg[9]/Q
                         net (fo=16, routed)          0.133    -0.289    design_1_i/initializer_0/inst/clk_i_counter_reg[9]
    SLICE_X2Y67          LUT6 (Prop_lut6_I5_O)        0.045    -0.244 r  design_1_i/initializer_0/inst/ale_o_i_4/O
                         net (fo=1, routed)           0.054    -0.191    design_1_i/initializer_0/inst/ale_o_i_4_n_0
    SLICE_X2Y67          LUT5 (Prop_lut5_I2_O)        0.045    -0.146 r  design_1_i/initializer_0/inst/ale_o_i_1/O
                         net (fo=1, routed)           0.000    -0.146    design_1_i/initializer_0/inst/ale_o_i_1_n_0
    SLICE_X2Y67          FDRE                                         r  design_1_i/initializer_0/inst/ale_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.854    -0.801    design_1_i/initializer_0/inst/clk_i
    SLICE_X2Y67          FDRE                                         r  design_1_i/initializer_0/inst/ale_o_reg/C
                         clock pessimism              0.253    -0.548    
    SLICE_X2Y67          FDRE (Hold_fdre_C_D)         0.121    -0.427    design_1_i/initializer_0/inst/ale_o_reg
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/clk_i_counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.252ns (63.360%)  route 0.146ns (36.640%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.582    -0.565    design_1_i/initializer_0/inst/clk_i
    SLICE_X0Y70          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  design_1_i/initializer_0/inst/clk_i_counter_reg[18]/Q
                         net (fo=3, routed)           0.146    -0.278    design_1_i/initializer_0/inst/clk_i_counter_reg[18]
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.167 r  design_1_i/initializer_0/inst/clk_i_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.167    design_1_i/initializer_0/inst/clk_i_counter_reg[16]_i_1_n_5
    SLICE_X0Y70          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.850    -0.804    design_1_i/initializer_0/inst/clk_i
    SLICE_X0Y70          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[18]/C
                         clock pessimism              0.239    -0.565    
    SLICE_X0Y70          FDRE (Hold_fdre_C_D)         0.105    -0.460    design_1_i/initializer_0/inst/clk_i_counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/clk_i_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.192%)  route 0.133ns (31.808%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.583    -0.564    design_1_i/initializer_0/inst/clk_i
    SLICE_X0Y69          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  design_1_i/initializer_0/inst/clk_i_counter_reg[14]/Q
                         net (fo=3, routed)           0.133    -0.290    design_1_i/initializer_0/inst/clk_i_counter_reg[14]
    SLICE_X0Y69          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.146 r  design_1_i/initializer_0/inst/clk_i_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.146    design_1_i/initializer_0/inst/clk_i_counter_reg[12]_i_1_n_4
    SLICE_X0Y69          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.851    -0.803    design_1_i/initializer_0/inst/clk_i
    SLICE_X0Y69          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[15]/C
                         clock pessimism              0.239    -0.564    
    SLICE_X0Y69          FDRE (Hold_fdre_C_D)         0.105    -0.459    design_1_i/initializer_0/inst/clk_i_counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/clk_i_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.285ns (66.167%)  route 0.146ns (33.833%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.582    -0.565    design_1_i/initializer_0/inst/clk_i
    SLICE_X0Y70          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  design_1_i/initializer_0/inst/clk_i_counter_reg[18]/Q
                         net (fo=3, routed)           0.146    -0.278    design_1_i/initializer_0/inst/clk_i_counter_reg[18]
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.134 r  design_1_i/initializer_0/inst/clk_i_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.134    design_1_i/initializer_0/inst/clk_i_counter_reg[16]_i_1_n_4
    SLICE_X0Y70          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.850    -0.804    design_1_i/initializer_0/inst/clk_i
    SLICE_X0Y70          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[19]/C
                         clock pessimism              0.239    -0.565    
    SLICE_X0Y70          FDRE (Hold_fdre_C_D)         0.105    -0.460    design_1_i/initializer_0/inst/clk_i_counter_reg[19]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 design_1_i/initializer_0/inst/cs_can_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/cs_can_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.465%)  route 0.232ns (55.535%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.586    -0.561    design_1_i/initializer_0/inst/clk_i
    SLICE_X3Y66          FDRE                                         r  design_1_i/initializer_0/inst/cs_can_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  design_1_i/initializer_0/inst/cs_can_o_reg/Q
                         net (fo=2, routed)           0.232    -0.188    design_1_i/initializer_0/inst/cs_can_o
    SLICE_X3Y66          LUT6 (Prop_lut6_I5_O)        0.045    -0.143 r  design_1_i/initializer_0/inst/cs_can_o_i_1/O
                         net (fo=1, routed)           0.000    -0.143    design_1_i/initializer_0/inst/cs_can_o_i_1_n_0
    SLICE_X3Y66          FDRE                                         r  design_1_i/initializer_0/inst/cs_can_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.855    -0.800    design_1_i/initializer_0/inst/clk_i
    SLICE_X3Y66          FDRE                                         r  design_1_i/initializer_0/inst/cs_can_o_reg/C
                         clock pessimism              0.239    -0.561    
    SLICE_X3Y66          FDRE (Hold_fdre_C_D)         0.092    -0.469    design_1_i/initializer_0/inst/cs_can_o_reg
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 design_1_i/initializer_0/inst/port_0_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/port_0_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.186ns (44.105%)  route 0.236ns (55.895%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.581    -0.566    design_1_i/initializer_0/inst/clk_i
    SLICE_X4Y69          FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  design_1_i/initializer_0/inst/port_0_o_reg[2]/Q
                         net (fo=2, routed)           0.236    -0.189    design_1_i/initializer_0/inst/port_0_o_reg_n_0_[2]
    SLICE_X4Y69          LUT5 (Prop_lut5_I4_O)        0.045    -0.144 r  design_1_i/initializer_0/inst/port_0_o[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.144    design_1_i/initializer_0/inst/port_0_o[2]_i_1_n_0
    SLICE_X4Y69          FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.850    -0.805    design_1_i/initializer_0/inst/clk_i
    SLICE_X4Y69          FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[2]/C
                         clock pessimism              0.239    -0.566    
    SLICE_X4Y69          FDRE (Hold_fdre_C_D)         0.092    -0.474    design_1_i/initializer_0/inst/port_0_o_reg[2]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 design_1_i/initializer_0/inst/port_0_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/port_0_o_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.186ns (43.404%)  route 0.243ns (56.596%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.581    -0.566    design_1_i/initializer_0/inst/clk_i
    SLICE_X4Y69          FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  design_1_i/initializer_0/inst/port_0_o_reg[7]/Q
                         net (fo=2, routed)           0.243    -0.183    design_1_i/initializer_0/inst/port_0_o_reg_n_0_[7]
    SLICE_X4Y69          LUT5 (Prop_lut5_I4_O)        0.045    -0.138 r  design_1_i/initializer_0/inst/port_0_o[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.138    design_1_i/initializer_0/inst/port_0_o[7]_i_1_n_0
    SLICE_X4Y69          FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.850    -0.805    design_1_i/initializer_0/inst/clk_i
    SLICE_X4Y69          FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[7]/C
                         clock pessimism              0.239    -0.566    
    SLICE_X4Y69          FDRE (Hold_fdre_C_D)         0.092    -0.474    design_1_i/initializer_0/inst/port_0_o_reg[7]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.337    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 15.625 }
Period(ns):         31.250
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         31.250      29.095     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         31.250      30.001     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         31.250      30.250     SLICE_X2Y67      design_1_i/initializer_0/inst/ale_o_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         31.250      30.250     SLICE_X3Y66      design_1_i/initializer_0/inst/cs_can_o_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         31.250      30.250     SLICE_X0Y66      design_1_i/initializer_0/inst/clk_i_counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         31.250      30.250     SLICE_X0Y68      design_1_i/initializer_0/inst/clk_i_counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         31.250      30.250     SLICE_X0Y68      design_1_i/initializer_0/inst/clk_i_counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         31.250      30.250     SLICE_X0Y69      design_1_i/initializer_0/inst/clk_i_counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         31.250      30.250     SLICE_X0Y69      design_1_i/initializer_0/inst/clk_i_counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         31.250      30.250     SLICE_X0Y69      design_1_i/initializer_0/inst/clk_i_counter_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       31.250      182.110    MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X2Y67      design_1_i/initializer_0/inst/ale_o_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X3Y66      design_1_i/initializer_0/inst/cs_can_o_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X0Y66      design_1_i/initializer_0/inst/clk_i_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X0Y68      design_1_i/initializer_0/inst/clk_i_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X0Y68      design_1_i/initializer_0/inst/clk_i_counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X0Y69      design_1_i/initializer_0/inst/clk_i_counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X0Y69      design_1_i/initializer_0/inst/clk_i_counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X0Y69      design_1_i/initializer_0/inst/clk_i_counter_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X0Y69      design_1_i/initializer_0/inst/clk_i_counter_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X5Y67      design_1_i/initializer_0/inst/port_0_en_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X2Y67      design_1_i/initializer_0/inst/ale_o_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X3Y66      design_1_i/initializer_0/inst/cs_can_o_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X0Y66      design_1_i/initializer_0/inst/clk_i_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X0Y66      design_1_i/initializer_0/inst/clk_i_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X0Y66      design_1_i/initializer_0/inst/clk_i_counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X0Y66      design_1_i/initializer_0/inst/clk_i_counter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X0Y67      design_1_i/initializer_0/inst/clk_i_counter_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X0Y67      design_1_i/initializer_0/inst/clk_i_counter_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X0Y67      design_1_i/initializer_0/inst/clk_i_counter_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X0Y67      design_1_i/initializer_0/inst/clk_i_counter_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_design_1_clk_wiz_0_0
  To Clock:  clk_out3_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       21.021ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.021ns  (required time - arrival time)
  Source:                 design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MODULE_CONTROLLER_0/inst/msg_filter/TRIGER_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@25.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.827ns  (logic 1.962ns (51.265%)  route 1.865ns (48.735%))
  Logic Levels:           8  (CARRY4=6 LUT3=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 23.550 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         1.612    -0.855    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CLK
    SLICE_X4Y82          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.436 f  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[41]/Q
                         net (fo=2, routed)           1.254     0.818    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/p_1_in[42]
    SLICE_X5Y82          LUT3 (Prop_lut3_I0_O)        0.299     1.117 r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/ATTACK_STATE1_carry__2_i_3/O
                         net (fo=1, routed)           0.000     1.117    design_1_i/MODULE_CONTROLLER_0/inst/msg_filter/ATTACK_STATE1_carry__3_0[1]
    SLICE_X5Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.667 r  design_1_i/MODULE_CONTROLLER_0/inst/msg_filter/ATTACK_STATE1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.667    design_1_i/MODULE_CONTROLLER_0/inst/msg_filter/ATTACK_STATE1_carry__2_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.781 r  design_1_i/MODULE_CONTROLLER_0/inst/msg_filter/ATTACK_STATE1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.781    design_1_i/MODULE_CONTROLLER_0/inst/msg_filter/ATTACK_STATE1_carry__3_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.895 r  design_1_i/MODULE_CONTROLLER_0/inst/msg_filter/ATTACK_STATE1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.895    design_1_i/MODULE_CONTROLLER_0/inst/msg_filter/ATTACK_STATE1_carry__4_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.009 r  design_1_i/MODULE_CONTROLLER_0/inst/msg_filter/ATTACK_STATE1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.009    design_1_i/MODULE_CONTROLLER_0/inst/msg_filter/ATTACK_STATE1_carry__5_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.123 r  design_1_i/MODULE_CONTROLLER_0/inst/msg_filter/ATTACK_STATE1_carry__6/CO[3]
                         net (fo=1, routed)           0.000     2.123    design_1_i/MODULE_CONTROLLER_0/inst/msg_filter/ATTACK_STATE1_carry__6_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.237 r  design_1_i/MODULE_CONTROLLER_0/inst/msg_filter/ATTACK_STATE1_carry__7/CO[3]
                         net (fo=1, routed)           0.611     2.848    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CO[0]
    SLICE_X3Y87          LUT3 (Prop_lut3_I0_O)        0.124     2.972 r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/TRIGER_i_2/O
                         net (fo=1, routed)           0.000     2.972    design_1_i/MODULE_CONTROLLER_0/inst/msg_filter/TRIGER_reg_0
    SLICE_X3Y87          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/msg_filter/TRIGER_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    20.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    21.957    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.048 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         1.502    23.550    design_1_i/MODULE_CONTROLLER_0/inst/msg_filter/CLK
    SLICE_X3Y87          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/msg_filter/TRIGER_reg/C
                         clock pessimism              0.564    24.114    
                         clock uncertainty           -0.149    23.965    
    SLICE_X3Y87          FDRE (Setup_fdre_C_D)        0.029    23.994    design_1_i/MODULE_CONTROLLER_0/inst/msg_filter/TRIGER_reg
  -------------------------------------------------------------------
                         required time                         23.994    
                         arrival time                          -2.972    
  -------------------------------------------------------------------
                         slack                                 21.021    

Slack (MET) :             21.625ns  (required time - arrival time)
  Source:                 design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@25.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.680ns  (logic 0.704ns (26.269%)  route 1.976ns (73.731%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 23.549 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         1.619    -0.848    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/CLK
    SLICE_X3Y85          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.456    -0.392 r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[5]/Q
                         net (fo=2, routed)           0.961     0.569    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg_n_0_[5]
    SLICE_X2Y85          LUT6 (Prop_lut6_I3_O)        0.124     0.693 r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer[4]_i_3/O
                         net (fo=4, routed)           0.486     1.179    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer[4]_i_3_n_0
    SLICE_X2Y85          LUT3 (Prop_lut3_I2_O)        0.124     1.303 r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer[4]_i_1/O
                         net (fo=5, routed)           0.529     1.832    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer[4]_i_1_n_0
    SLICE_X2Y85          FDSE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    20.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    21.957    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.048 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         1.501    23.549    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/CLK
    SLICE_X2Y85          FDSE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[0]/C
                         clock pessimism              0.581    24.130    
                         clock uncertainty           -0.149    23.981    
    SLICE_X2Y85          FDSE (Setup_fdse_C_S)       -0.524    23.457    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[0]
  -------------------------------------------------------------------
                         required time                         23.457    
                         arrival time                          -1.832    
  -------------------------------------------------------------------
                         slack                                 21.625    

Slack (MET) :             21.625ns  (required time - arrival time)
  Source:                 design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@25.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.680ns  (logic 0.704ns (26.269%)  route 1.976ns (73.731%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 23.549 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         1.619    -0.848    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/CLK
    SLICE_X3Y85          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.456    -0.392 r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[5]/Q
                         net (fo=2, routed)           0.961     0.569    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg_n_0_[5]
    SLICE_X2Y85          LUT6 (Prop_lut6_I3_O)        0.124     0.693 r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer[4]_i_3/O
                         net (fo=4, routed)           0.486     1.179    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer[4]_i_3_n_0
    SLICE_X2Y85          LUT3 (Prop_lut3_I2_O)        0.124     1.303 r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer[4]_i_1/O
                         net (fo=5, routed)           0.529     1.832    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer[4]_i_1_n_0
    SLICE_X2Y85          FDSE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    20.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    21.957    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.048 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         1.501    23.549    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/CLK
    SLICE_X2Y85          FDSE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[1]/C
                         clock pessimism              0.581    24.130    
                         clock uncertainty           -0.149    23.981    
    SLICE_X2Y85          FDSE (Setup_fdse_C_S)       -0.524    23.457    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[1]
  -------------------------------------------------------------------
                         required time                         23.457    
                         arrival time                          -1.832    
  -------------------------------------------------------------------
                         slack                                 21.625    

Slack (MET) :             21.625ns  (required time - arrival time)
  Source:                 design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@25.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.680ns  (logic 0.704ns (26.269%)  route 1.976ns (73.731%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 23.549 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         1.619    -0.848    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/CLK
    SLICE_X3Y85          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.456    -0.392 r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[5]/Q
                         net (fo=2, routed)           0.961     0.569    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg_n_0_[5]
    SLICE_X2Y85          LUT6 (Prop_lut6_I3_O)        0.124     0.693 r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer[4]_i_3/O
                         net (fo=4, routed)           0.486     1.179    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer[4]_i_3_n_0
    SLICE_X2Y85          LUT3 (Prop_lut3_I2_O)        0.124     1.303 r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer[4]_i_1/O
                         net (fo=5, routed)           0.529     1.832    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer[4]_i_1_n_0
    SLICE_X2Y85          FDSE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    20.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    21.957    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.048 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         1.501    23.549    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/CLK
    SLICE_X2Y85          FDSE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[2]/C
                         clock pessimism              0.581    24.130    
                         clock uncertainty           -0.149    23.981    
    SLICE_X2Y85          FDSE (Setup_fdse_C_S)       -0.524    23.457    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[2]
  -------------------------------------------------------------------
                         required time                         23.457    
                         arrival time                          -1.832    
  -------------------------------------------------------------------
                         slack                                 21.625    

Slack (MET) :             21.625ns  (required time - arrival time)
  Source:                 design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@25.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.680ns  (logic 0.704ns (26.269%)  route 1.976ns (73.731%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 23.549 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         1.619    -0.848    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/CLK
    SLICE_X3Y85          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.456    -0.392 r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[5]/Q
                         net (fo=2, routed)           0.961     0.569    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg_n_0_[5]
    SLICE_X2Y85          LUT6 (Prop_lut6_I3_O)        0.124     0.693 r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer[4]_i_3/O
                         net (fo=4, routed)           0.486     1.179    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer[4]_i_3_n_0
    SLICE_X2Y85          LUT3 (Prop_lut3_I2_O)        0.124     1.303 r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer[4]_i_1/O
                         net (fo=5, routed)           0.529     1.832    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer[4]_i_1_n_0
    SLICE_X2Y85          FDSE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    20.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    21.957    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.048 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         1.501    23.549    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/CLK
    SLICE_X2Y85          FDSE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[3]/C
                         clock pessimism              0.581    24.130    
                         clock uncertainty           -0.149    23.981    
    SLICE_X2Y85          FDSE (Setup_fdse_C_S)       -0.524    23.457    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[3]
  -------------------------------------------------------------------
                         required time                         23.457    
                         arrival time                          -1.832    
  -------------------------------------------------------------------
                         slack                                 21.625    

Slack (MET) :             21.625ns  (required time - arrival time)
  Source:                 design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@25.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.680ns  (logic 0.704ns (26.269%)  route 1.976ns (73.731%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 23.549 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         1.619    -0.848    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/CLK
    SLICE_X3Y85          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.456    -0.392 r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[5]/Q
                         net (fo=2, routed)           0.961     0.569    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg_n_0_[5]
    SLICE_X2Y85          LUT6 (Prop_lut6_I3_O)        0.124     0.693 r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer[4]_i_3/O
                         net (fo=4, routed)           0.486     1.179    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer[4]_i_3_n_0
    SLICE_X2Y85          LUT3 (Prop_lut3_I2_O)        0.124     1.303 r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer[4]_i_1/O
                         net (fo=5, routed)           0.529     1.832    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer[4]_i_1_n_0
    SLICE_X2Y85          FDSE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    20.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    21.957    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.048 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         1.501    23.549    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/CLK
    SLICE_X2Y85          FDSE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[4]/C
                         clock pessimism              0.581    24.130    
                         clock uncertainty           -0.149    23.981    
    SLICE_X2Y85          FDSE (Setup_fdse_C_S)       -0.524    23.457    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[4]
  -------------------------------------------------------------------
                         required time                         23.457    
                         arrival time                          -1.832    
  -------------------------------------------------------------------
                         slack                                 21.625    

Slack (MET) :             21.737ns  (required time - arrival time)
  Source:                 design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@25.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.922ns  (logic 0.704ns (24.089%)  route 2.218ns (75.911%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 23.549 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         1.619    -0.848    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/CLK
    SLICE_X3Y85          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.456    -0.392 r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[5]/Q
                         net (fo=2, routed)           0.961     0.569    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg_n_0_[5]
    SLICE_X2Y85          LUT6 (Prop_lut6_I3_O)        0.124     0.693 r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer[4]_i_3/O
                         net (fo=4, routed)           0.689     1.382    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer[4]_i_3_n_0
    SLICE_X3Y85          LUT4 (Prop_lut4_I3_O)        0.124     1.506 r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer[4]_i_2/O
                         net (fo=5, routed)           0.568     2.075    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer[4]_i_2_n_0
    SLICE_X2Y85          FDSE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    20.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    21.957    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.048 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         1.501    23.549    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/CLK
    SLICE_X2Y85          FDSE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[0]/C
                         clock pessimism              0.581    24.130    
                         clock uncertainty           -0.149    23.981    
    SLICE_X2Y85          FDSE (Setup_fdse_C_CE)      -0.169    23.812    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[0]
  -------------------------------------------------------------------
                         required time                         23.812    
                         arrival time                          -2.075    
  -------------------------------------------------------------------
                         slack                                 21.737    

Slack (MET) :             21.737ns  (required time - arrival time)
  Source:                 design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@25.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.922ns  (logic 0.704ns (24.089%)  route 2.218ns (75.911%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 23.549 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         1.619    -0.848    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/CLK
    SLICE_X3Y85          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.456    -0.392 r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[5]/Q
                         net (fo=2, routed)           0.961     0.569    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg_n_0_[5]
    SLICE_X2Y85          LUT6 (Prop_lut6_I3_O)        0.124     0.693 r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer[4]_i_3/O
                         net (fo=4, routed)           0.689     1.382    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer[4]_i_3_n_0
    SLICE_X3Y85          LUT4 (Prop_lut4_I3_O)        0.124     1.506 r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer[4]_i_2/O
                         net (fo=5, routed)           0.568     2.075    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer[4]_i_2_n_0
    SLICE_X2Y85          FDSE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    20.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    21.957    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.048 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         1.501    23.549    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/CLK
    SLICE_X2Y85          FDSE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[1]/C
                         clock pessimism              0.581    24.130    
                         clock uncertainty           -0.149    23.981    
    SLICE_X2Y85          FDSE (Setup_fdse_C_CE)      -0.169    23.812    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[1]
  -------------------------------------------------------------------
                         required time                         23.812    
                         arrival time                          -2.075    
  -------------------------------------------------------------------
                         slack                                 21.737    

Slack (MET) :             21.737ns  (required time - arrival time)
  Source:                 design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@25.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.922ns  (logic 0.704ns (24.089%)  route 2.218ns (75.911%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 23.549 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         1.619    -0.848    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/CLK
    SLICE_X3Y85          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.456    -0.392 r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[5]/Q
                         net (fo=2, routed)           0.961     0.569    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg_n_0_[5]
    SLICE_X2Y85          LUT6 (Prop_lut6_I3_O)        0.124     0.693 r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer[4]_i_3/O
                         net (fo=4, routed)           0.689     1.382    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer[4]_i_3_n_0
    SLICE_X3Y85          LUT4 (Prop_lut4_I3_O)        0.124     1.506 r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer[4]_i_2/O
                         net (fo=5, routed)           0.568     2.075    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer[4]_i_2_n_0
    SLICE_X2Y85          FDSE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    20.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    21.957    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.048 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         1.501    23.549    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/CLK
    SLICE_X2Y85          FDSE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[2]/C
                         clock pessimism              0.581    24.130    
                         clock uncertainty           -0.149    23.981    
    SLICE_X2Y85          FDSE (Setup_fdse_C_CE)      -0.169    23.812    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[2]
  -------------------------------------------------------------------
                         required time                         23.812    
                         arrival time                          -2.075    
  -------------------------------------------------------------------
                         slack                                 21.737    

Slack (MET) :             21.737ns  (required time - arrival time)
  Source:                 design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@25.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.922ns  (logic 0.704ns (24.089%)  route 2.218ns (75.911%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 23.549 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         1.619    -0.848    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/CLK
    SLICE_X3Y85          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.456    -0.392 r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[5]/Q
                         net (fo=2, routed)           0.961     0.569    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg_n_0_[5]
    SLICE_X2Y85          LUT6 (Prop_lut6_I3_O)        0.124     0.693 r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer[4]_i_3/O
                         net (fo=4, routed)           0.689     1.382    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer[4]_i_3_n_0
    SLICE_X3Y85          LUT4 (Prop_lut4_I3_O)        0.124     1.506 r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer[4]_i_2/O
                         net (fo=5, routed)           0.568     2.075    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer[4]_i_2_n_0
    SLICE_X2Y85          FDSE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    20.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    21.957    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.048 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         1.501    23.549    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/CLK
    SLICE_X2Y85          FDSE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[3]/C
                         clock pessimism              0.581    24.130    
                         clock uncertainty           -0.149    23.981    
    SLICE_X2Y85          FDSE (Setup_fdse_C_CE)      -0.169    23.812    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[3]
  -------------------------------------------------------------------
                         required time                         23.812    
                         arrival time                          -2.075    
  -------------------------------------------------------------------
                         slack                                 21.737    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.141ns (62.202%)  route 0.086ns (37.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         0.585    -0.562    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CLK
    SLICE_X4Y84          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[61]/Q
                         net (fo=2, routed)           0.086    -0.335    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/p_1_in[62]
    SLICE_X5Y84          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         0.854    -0.801    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CLK
    SLICE_X5Y84          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[62]/C
                         clock pessimism              0.252    -0.549    
    SLICE_X5Y84          FDRE (Hold_fdre_C_D)         0.057    -0.492    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[62]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 design_1_i/MODULE_CONTROLLER_0/inst/state_detector/STATE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MODULE_CONTROLLER_0/inst/state_detector/can_signal_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.189ns (60.679%)  route 0.122ns (39.321%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         0.587    -0.560    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/CLK
    SLICE_X3Y86          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/STATE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141    -0.419 f  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/STATE_reg/Q
                         net (fo=8, routed)           0.122    -0.297    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/state
    SLICE_X2Y86          LUT3 (Prop_lut3_I0_O)        0.048    -0.249 r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/can_signal_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/can_signal_reg[1]_i_1_n_0
    SLICE_X2Y86          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/can_signal_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         0.856    -0.798    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/CLK
    SLICE_X2Y86          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/can_signal_reg_reg[1]/C
                         clock pessimism              0.251    -0.547    
    SLICE_X2Y86          FDRE (Hold_fdre_C_D)         0.131    -0.416    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/can_signal_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.545%)  route 0.133ns (48.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         0.586    -0.561    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CLK
    SLICE_X3Y83          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[60]/Q
                         net (fo=2, routed)           0.133    -0.288    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/p_1_in[61]
    SLICE_X4Y84          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         0.854    -0.801    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CLK
    SLICE_X4Y84          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[61]/C
                         clock pessimism              0.274    -0.527    
    SLICE_X4Y84          FDRE (Hold_fdre_C_D)         0.070    -0.457    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[61]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 design_1_i/MODULE_CONTROLLER_0/inst/state_detector/STATE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MODULE_CONTROLLER_0/inst/state_detector/can_signal_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.296%)  route 0.122ns (39.704%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         0.587    -0.560    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/CLK
    SLICE_X3Y86          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/STATE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141    -0.419 f  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/STATE_reg/Q
                         net (fo=8, routed)           0.122    -0.297    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/state
    SLICE_X2Y86          LUT3 (Prop_lut3_I0_O)        0.045    -0.252 r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/can_signal_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/can_signal_reg[0]_i_1_n_0
    SLICE_X2Y86          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/can_signal_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         0.856    -0.798    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/CLK
    SLICE_X2Y86          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/can_signal_reg_reg[0]/C
                         clock pessimism              0.251    -0.547    
    SLICE_X2Y86          FDRE (Hold_fdre_C_D)         0.120    -0.427    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/can_signal_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 design_1_i/MODULE_CONTROLLER_0/inst/nolabel_line43/timing_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MODULE_CONTROLLER_0/inst/nolabel_line43/timing_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.721%)  route 0.125ns (40.279%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         0.587    -0.560    design_1_i/MODULE_CONTROLLER_0/inst/nolabel_line43/CLK
    SLICE_X7Y88          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/nolabel_line43/timing_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  design_1_i/MODULE_CONTROLLER_0/inst/nolabel_line43/timing_reg_reg[4]/Q
                         net (fo=5, routed)           0.125    -0.294    design_1_i/MODULE_CONTROLLER_0/inst/nolabel_line43/timing_reg[4]
    SLICE_X6Y88          LUT6 (Prop_lut6_I5_O)        0.045    -0.249 r  design_1_i/MODULE_CONTROLLER_0/inst/nolabel_line43/timing_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    design_1_i/MODULE_CONTROLLER_0/inst/nolabel_line43/timing_reg_0[5]
    SLICE_X6Y88          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/nolabel_line43/timing_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         0.858    -0.797    design_1_i/MODULE_CONTROLLER_0/inst/nolabel_line43/CLK
    SLICE_X6Y88          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/nolabel_line43/timing_reg_reg[5]/C
                         clock pessimism              0.250    -0.547    
    SLICE_X6Y88          FDRE (Hold_fdre_C_D)         0.121    -0.426    design_1_i/MODULE_CONTROLLER_0/inst/nolabel_line43/timing_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.840%)  route 0.126ns (47.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         0.582    -0.565    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CLK
    SLICE_X3Y79          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[4]/Q
                         net (fo=2, routed)           0.126    -0.298    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/p_1_in[5]
    SLICE_X4Y79          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         0.849    -0.806    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CLK
    SLICE_X4Y79          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[5]/C
                         clock pessimism              0.274    -0.532    
    SLICE_X4Y79          FDRE (Hold_fdre_C_D)         0.047    -0.485    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[5]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.495%)  route 0.128ns (47.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         0.583    -0.564    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CLK
    SLICE_X3Y80          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[16]/Q
                         net (fo=2, routed)           0.128    -0.296    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/p_1_in[17]
    SLICE_X4Y80          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         0.850    -0.805    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CLK
    SLICE_X4Y80          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[17]/C
                         clock pessimism              0.274    -0.531    
    SLICE_X4Y80          FDRE (Hold_fdre_C_D)         0.046    -0.485    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[17]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.082%)  route 0.130ns (47.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         0.584    -0.563    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CLK
    SLICE_X4Y83          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[48]/Q
                         net (fo=2, routed)           0.130    -0.292    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/p_1_in[49]
    SLICE_X4Y83          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         0.853    -0.802    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CLK
    SLICE_X4Y83          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[49]/C
                         clock pessimism              0.239    -0.563    
    SLICE_X4Y83          FDRE (Hold_fdre_C_D)         0.075    -0.488    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[49]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.687%)  route 0.132ns (48.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         0.583    -0.564    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CLK
    SLICE_X4Y82          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[40]/Q
                         net (fo=2, routed)           0.132    -0.291    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/p_1_in[41]
    SLICE_X4Y82          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         0.852    -0.803    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CLK
    SLICE_X4Y82          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[41]/C
                         clock pessimism              0.239    -0.564    
    SLICE_X4Y82          FDRE (Hold_fdre_C_D)         0.075    -0.489    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[41]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.687%)  route 0.132ns (48.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         0.581    -0.566    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CLK
    SLICE_X4Y80          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[20]/Q
                         net (fo=2, routed)           0.132    -0.293    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/p_1_in[21]
    SLICE_X4Y80          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         0.850    -0.805    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CLK
    SLICE_X4Y80          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[21]/C
                         clock pessimism              0.239    -0.566    
    SLICE_X4Y80          FDRE (Hold_fdre_C_D)         0.075    -0.491    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[21]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.198    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         25.000      22.845     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X4Y83      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[51]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X4Y83      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[52]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X2Y83      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[53]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X2Y83      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[54]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X2Y83      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[55]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X2Y83      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[56]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X3Y83      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[57]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X3Y83      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[58]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X5Y82      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[29]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X5Y82      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[30]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X5Y82      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[31]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X5Y82      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[32]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X4Y82      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[37]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X4Y82      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[38]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X4Y82      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[39]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X4Y82      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[40]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X4Y82      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[41]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X4Y82      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[42]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X2Y83      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[53]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X2Y83      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[54]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X2Y83      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[55]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X2Y83      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[56]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X3Y83      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[57]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X3Y83      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[58]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X3Y83      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[59]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X4Y79      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X3Y83      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[60]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X5Y85      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[66]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y18   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



