Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_main_fft_behav xil_defaultlib.sim_main_fft xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Two_Point_FFT
Compiling module xil_defaultlib.Four_Point_FFT
Compiling module xil_defaultlib.complex_mul_fixed
Compiling module xil_defaultlib.Eight_Point_FFT
Compiling module xil_defaultlib.Main_FFT
Compiling module xil_defaultlib.sim_main_fft
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_main_fft_behav
