Generated Response:

```verilog
[BEGIN]
module TopModule (
    output logic zero
);
    assign zero = 1'b0;
endmodule
[DONE]
```

Generated Code:

module TopModule (
    output logic zero
);
    assign zero = 1'b0;
endmodule