Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Wed Dec  4 11:23:55 2024
| Host         : thinkpad-e14 running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file vga_controller_top_timing_summary_routed.rpt -pb vga_controller_top_timing_summary_routed.pb -rpx vga_controller_top_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_controller_top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (10)
7. checking multiple_clock (28)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (28)
-------------------------------
 There are 28 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.199        0.000                      0                   28        0.247        0.000                      0                   28        2.000        0.000                       0                    33  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLK125xCI               {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0    {0.000 6.667}        13.333          75.000          
  clkfbout_clk_wiz_0    {0.000 4.000}        8.000           125.000         
sys_clk_pin             {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0_1  {0.000 6.667}        13.333          75.000          
  clkfbout_clk_wiz_0_1  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK125xCI                                                                                                                                                                 2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          8.199        0.000                      0                   28        0.317        0.000                      0                   28        6.167        0.000                       0                    30  
  clkfbout_clk_wiz_0                                                                                                                                                      6.751        0.000                       0                     2  
sys_clk_pin                                                                                                                                                               2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        8.199        0.000                      0                   28        0.317        0.000                      0                   28        6.167        0.000                       0                    30  
  clkfbout_clk_wiz_0_1                                                                                                                                                    6.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          8.199        0.000                      0                   28        0.247        0.000                      0                   28  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        8.199        0.000                      0                   28        0.247        0.000                      0                   28  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                clk_out1_clk_wiz_0                          
(none)                clk_out1_clk_wiz_0_1                        
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_out1_clk_wiz_0    
(none)                                      clk_out1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK125xCI
  To Clock:  CLK125xCI

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK125xCI
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { CLK125xCI }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        8.199ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.317ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.199ns  (required time - arrival time)
  Source:                 i_vga_controller/HCntxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/FSM_sequential_HStatexDP_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.731ns  (logic 1.234ns (26.084%)  route 3.497ns (73.916%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.409ns = ( 19.743 - 13.333 ) 
    Source Clock Delay      (SCD):    6.989ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.858     6.989    i_vga_controller/CLK
    SLICE_X108Y63        FDCE                                         r  i_vga_controller/HCntxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y63        FDCE (Prop_fdce_C_Q)         0.518     7.507 r  i_vga_controller/HCntxDP_reg[0]/Q
                         net (fo=3, routed)           1.223     8.730    i_vga_controller/HCntxDP[0]
    SLICE_X109Y63        LUT5 (Prop_lut5_I0_O)        0.124     8.854 f  i_vga_controller/HCntxDP[11]_i_6/O
                         net (fo=6, routed)           0.688     9.541    i_vga_controller/HCntxDP[11]_i_6_n_0
    SLICE_X110Y63        LUT4 (Prop_lut4_I0_O)        0.150     9.691 f  i_vga_controller/FSM_sequential_HStatexDP[1]_i_5/O
                         net (fo=1, routed)           0.652    10.343    i_vga_controller/FSM_sequential_HStatexDP[1]_i_5_n_0
    SLICE_X111Y63        LUT6 (Prop_lut6_I4_O)        0.326    10.669 r  i_vga_controller/FSM_sequential_HStatexDP[1]_i_2/O
                         net (fo=2, routed)           0.419    11.088    i_vga_controller/FSM_sequential_HStatexDP[1]_i_2_n_0
    SLICE_X112Y63        LUT2 (Prop_lut2_I0_O)        0.116    11.204 r  i_vga_controller/FSM_sequential_HStatexDP[0]_i_1/O
                         net (fo=1, routed)           0.516    11.720    i_vga_controller/FSM_sequential_HStatexDP[0]_i_1_n_0
    SLICE_X111Y63        FDCE                                         r  i_vga_controller/FSM_sequential_HStatexDP_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.681    19.743    i_vga_controller/CLK
    SLICE_X111Y63        FDCE                                         r  i_vga_controller/FSM_sequential_HStatexDP_reg[0]/C
                         clock pessimism              0.516    20.259    
                         clock uncertainty           -0.070    20.189    
    SLICE_X111Y63        FDCE (Setup_fdce_C_D)       -0.271    19.918    i_vga_controller/FSM_sequential_HStatexDP_reg[0]
  -------------------------------------------------------------------
                         required time                         19.918    
                         arrival time                         -11.720    
  -------------------------------------------------------------------
                         slack                                  8.199    

Slack (MET) :             8.202ns  (required time - arrival time)
  Source:                 i_vga_controller/HCntxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/FSM_sequential_VStatexDP_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.028ns  (logic 1.014ns (20.169%)  route 4.014ns (79.831%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.407ns = ( 19.741 - 13.333 ) 
    Source Clock Delay      (SCD):    6.989ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.858     6.989    i_vga_controller/CLK
    SLICE_X108Y63        FDCE                                         r  i_vga_controller/HCntxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y63        FDCE (Prop_fdce_C_Q)         0.518     7.507 f  i_vga_controller/HCntxDP_reg[0]/Q
                         net (fo=3, routed)           1.223     8.730    i_vga_controller/HCntxDP[0]
    SLICE_X109Y63        LUT5 (Prop_lut5_I0_O)        0.124     8.854 r  i_vga_controller/HCntxDP[11]_i_6/O
                         net (fo=6, routed)           0.928     9.782    i_vga_controller/HCntxDP[11]_i_6_n_0
    SLICE_X112Y64        LUT5 (Prop_lut5_I3_O)        0.124     9.906 r  i_vga_controller/FSM_sequential_VStatexDP[1]_i_8/O
                         net (fo=6, routed)           0.978    10.884    i_vga_controller/FSM_sequential_VStatexDP[1]_i_8_n_0
    SLICE_X111Y66        LUT6 (Prop_lut6_I4_O)        0.124    11.008 r  i_vga_controller/FSM_sequential_VStatexDP[1]_i_5/O
                         net (fo=2, routed)           0.884    11.892    i_vga_controller/FSM_sequential_VStatexDP[1]_i_5_n_0
    SLICE_X110Y66        LUT6 (Prop_lut6_I0_O)        0.124    12.016 r  i_vga_controller/FSM_sequential_VStatexDP[0]_i_1/O
                         net (fo=1, routed)           0.000    12.016    i_vga_controller/FSM_sequential_VStatexDP[0]_i_1_n_0
    SLICE_X110Y66        FDCE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.679    19.741    i_vga_controller/CLK
    SLICE_X110Y66        FDCE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[0]/C
                         clock pessimism              0.516    20.257    
                         clock uncertainty           -0.070    20.187    
    SLICE_X110Y66        FDCE (Setup_fdce_C_D)        0.031    20.218    i_vga_controller/FSM_sequential_VStatexDP_reg[0]
  -------------------------------------------------------------------
                         required time                         20.218    
                         arrival time                         -12.016    
  -------------------------------------------------------------------
                         slack                                  8.202    

Slack (MET) :             8.241ns  (required time - arrival time)
  Source:                 i_vga_controller/HCntxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/FSM_sequential_HStatexDP_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.704ns  (logic 1.235ns (26.253%)  route 3.469ns (73.747%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.409ns = ( 19.743 - 13.333 ) 
    Source Clock Delay      (SCD):    6.989ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.858     6.989    i_vga_controller/CLK
    SLICE_X108Y63        FDCE                                         r  i_vga_controller/HCntxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y63        FDCE (Prop_fdce_C_Q)         0.518     7.507 r  i_vga_controller/HCntxDP_reg[0]/Q
                         net (fo=3, routed)           1.223     8.730    i_vga_controller/HCntxDP[0]
    SLICE_X109Y63        LUT5 (Prop_lut5_I0_O)        0.124     8.854 f  i_vga_controller/HCntxDP[11]_i_6/O
                         net (fo=6, routed)           0.688     9.541    i_vga_controller/HCntxDP[11]_i_6_n_0
    SLICE_X110Y63        LUT4 (Prop_lut4_I0_O)        0.150     9.691 f  i_vga_controller/FSM_sequential_HStatexDP[1]_i_5/O
                         net (fo=1, routed)           0.652    10.343    i_vga_controller/FSM_sequential_HStatexDP[1]_i_5_n_0
    SLICE_X111Y63        LUT6 (Prop_lut6_I4_O)        0.326    10.669 r  i_vga_controller/FSM_sequential_HStatexDP[1]_i_2/O
                         net (fo=2, routed)           0.571    11.240    i_vga_controller/FSM_sequential_HStatexDP[1]_i_2_n_0
    SLICE_X112Y64        LUT3 (Prop_lut3_I1_O)        0.117    11.357 r  i_vga_controller/FSM_sequential_HStatexDP[1]_i_1/O
                         net (fo=1, routed)           0.336    11.693    i_vga_controller/FSM_sequential_HStatexDP[1]_i_1_n_0
    SLICE_X112Y64        FDCE                                         r  i_vga_controller/FSM_sequential_HStatexDP_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.681    19.743    i_vga_controller/CLK
    SLICE_X112Y64        FDCE                                         r  i_vga_controller/FSM_sequential_HStatexDP_reg[1]/C
                         clock pessimism              0.516    20.259    
                         clock uncertainty           -0.070    20.189    
    SLICE_X112Y64        FDCE (Setup_fdce_C_D)       -0.255    19.934    i_vga_controller/FSM_sequential_HStatexDP_reg[1]
  -------------------------------------------------------------------
                         required time                         19.934    
                         arrival time                         -11.693    
  -------------------------------------------------------------------
                         slack                                  8.241    

Slack (MET) :             8.349ns  (required time - arrival time)
  Source:                 i_vga_controller/HCntxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/VCntxDP_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.918ns  (logic 2.049ns (41.666%)  route 2.869ns (58.334%))
  Logic Levels:           6  (CARRY4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.403ns = ( 19.737 - 13.333 ) 
    Source Clock Delay      (SCD):    6.989ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.858     6.989    i_vga_controller/CLK
    SLICE_X108Y63        FDCE                                         r  i_vga_controller/HCntxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y63        FDCE (Prop_fdce_C_Q)         0.518     7.507 f  i_vga_controller/HCntxDP_reg[0]/Q
                         net (fo=3, routed)           1.223     8.730    i_vga_controller/HCntxDP[0]
    SLICE_X109Y63        LUT5 (Prop_lut5_I0_O)        0.124     8.854 r  i_vga_controller/HCntxDP[11]_i_6/O
                         net (fo=6, routed)           0.834     9.687    i_vga_controller/HCntxDP[11]_i_6_n_0
    SLICE_X109Y64        LUT6 (Prop_lut6_I2_O)        0.124     9.811 r  i_vga_controller/VCntxDP[3]_i_3/O
                         net (fo=1, routed)           0.000     9.811    i_vga_controller/VCntxDP[3]_i_3_n_0
    SLICE_X109Y64        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.343 r  i_vga_controller/VCntxDP_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.343    i_vga_controller/VCntxDP_reg[3]_i_2_n_0
    SLICE_X109Y65        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.457 r  i_vga_controller/VCntxDP_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.457    i_vga_controller/VCntxDP_reg[7]_i_2_n_0
    SLICE_X109Y66        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.791 r  i_vga_controller/VCntxDP_reg[11]_i_7/O[1]
                         net (fo=1, routed)           0.812    11.603    i_vga_controller/VCntxDP_reg[11]_i_7_n_6
    SLICE_X109Y67        LUT6 (Prop_lut6_I5_O)        0.303    11.906 r  i_vga_controller/VCntxDP[9]_i_1/O
                         net (fo=1, routed)           0.000    11.906    i_vga_controller/VCntxDN[9]
    SLICE_X109Y67        FDCE                                         r  i_vga_controller/VCntxDP_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.675    19.737    i_vga_controller/CLK
    SLICE_X109Y67        FDCE                                         r  i_vga_controller/VCntxDP_reg[9]/C
                         clock pessimism              0.557    20.294    
                         clock uncertainty           -0.070    20.224    
    SLICE_X109Y67        FDCE (Setup_fdce_C_D)        0.031    20.255    i_vga_controller/VCntxDP_reg[9]
  -------------------------------------------------------------------
                         required time                         20.255    
                         arrival time                         -11.906    
  -------------------------------------------------------------------
                         slack                                  8.349    

Slack (MET) :             8.371ns  (required time - arrival time)
  Source:                 i_vga_controller/HCntxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/VCntxDP_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.860ns  (logic 1.014ns (20.863%)  route 3.846ns (79.137%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.408ns = ( 19.742 - 13.333 ) 
    Source Clock Delay      (SCD):    6.989ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.858     6.989    i_vga_controller/CLK
    SLICE_X108Y63        FDCE                                         r  i_vga_controller/HCntxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y63        FDCE (Prop_fdce_C_Q)         0.518     7.507 f  i_vga_controller/HCntxDP_reg[0]/Q
                         net (fo=3, routed)           1.223     8.730    i_vga_controller/HCntxDP[0]
    SLICE_X109Y63        LUT5 (Prop_lut5_I0_O)        0.124     8.854 r  i_vga_controller/HCntxDP[11]_i_6/O
                         net (fo=6, routed)           0.928     9.782    i_vga_controller/HCntxDP[11]_i_6_n_0
    SLICE_X112Y64        LUT5 (Prop_lut5_I3_O)        0.124     9.906 r  i_vga_controller/FSM_sequential_VStatexDP[1]_i_8/O
                         net (fo=6, routed)           0.622    10.528    i_vga_controller/FSM_sequential_VStatexDP[1]_i_8_n_0
    SLICE_X110Y66        LUT6 (Prop_lut6_I2_O)        0.124    10.652 r  i_vga_controller/VCntxDP[11]_i_2/O
                         net (fo=12, routed)          1.073    11.725    i_vga_controller/VCntxDP[11]_i_2_n_0
    SLICE_X110Y65        LUT6 (Prop_lut6_I0_O)        0.124    11.849 r  i_vga_controller/VCntxDP[7]_i_1/O
                         net (fo=1, routed)           0.000    11.849    i_vga_controller/VCntxDN[7]
    SLICE_X110Y65        FDCE                                         r  i_vga_controller/VCntxDP_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.680    19.742    i_vga_controller/CLK
    SLICE_X110Y65        FDCE                                         r  i_vga_controller/VCntxDP_reg[7]/C
                         clock pessimism              0.516    20.258    
                         clock uncertainty           -0.070    20.188    
    SLICE_X110Y65        FDCE (Setup_fdce_C_D)        0.032    20.220    i_vga_controller/VCntxDP_reg[7]
  -------------------------------------------------------------------
                         required time                         20.220    
                         arrival time                         -11.849    
  -------------------------------------------------------------------
                         slack                                  8.371    

Slack (MET) :             8.372ns  (required time - arrival time)
  Source:                 i_vga_controller/HCntxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/VCntxDP_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.859ns  (logic 1.014ns (20.869%)  route 3.845ns (79.131%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.408ns = ( 19.742 - 13.333 ) 
    Source Clock Delay      (SCD):    6.989ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.858     6.989    i_vga_controller/CLK
    SLICE_X108Y63        FDCE                                         r  i_vga_controller/HCntxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y63        FDCE (Prop_fdce_C_Q)         0.518     7.507 f  i_vga_controller/HCntxDP_reg[0]/Q
                         net (fo=3, routed)           1.223     8.730    i_vga_controller/HCntxDP[0]
    SLICE_X109Y63        LUT5 (Prop_lut5_I0_O)        0.124     8.854 r  i_vga_controller/HCntxDP[11]_i_6/O
                         net (fo=6, routed)           0.928     9.782    i_vga_controller/HCntxDP[11]_i_6_n_0
    SLICE_X112Y64        LUT5 (Prop_lut5_I3_O)        0.124     9.906 r  i_vga_controller/FSM_sequential_VStatexDP[1]_i_8/O
                         net (fo=6, routed)           0.622    10.528    i_vga_controller/FSM_sequential_VStatexDP[1]_i_8_n_0
    SLICE_X110Y66        LUT6 (Prop_lut6_I2_O)        0.124    10.652 r  i_vga_controller/VCntxDP[11]_i_2/O
                         net (fo=12, routed)          1.072    11.724    i_vga_controller/VCntxDP[11]_i_2_n_0
    SLICE_X110Y65        LUT6 (Prop_lut6_I0_O)        0.124    11.848 r  i_vga_controller/VCntxDP[6]_i_1/O
                         net (fo=1, routed)           0.000    11.848    i_vga_controller/VCntxDN[6]
    SLICE_X110Y65        FDCE                                         r  i_vga_controller/VCntxDP_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.680    19.742    i_vga_controller/CLK
    SLICE_X110Y65        FDCE                                         r  i_vga_controller/VCntxDP_reg[6]/C
                         clock pessimism              0.516    20.258    
                         clock uncertainty           -0.070    20.188    
    SLICE_X110Y65        FDCE (Setup_fdce_C_D)        0.031    20.219    i_vga_controller/VCntxDP_reg[6]
  -------------------------------------------------------------------
                         required time                         20.219    
                         arrival time                         -11.848    
  -------------------------------------------------------------------
                         slack                                  8.372    

Slack (MET) :             8.408ns  (required time - arrival time)
  Source:                 i_vga_controller/HCntxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/VCntxDP_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.824ns  (logic 1.014ns (21.019%)  route 3.810ns (78.981%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.409ns = ( 19.743 - 13.333 ) 
    Source Clock Delay      (SCD):    6.989ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.858     6.989    i_vga_controller/CLK
    SLICE_X108Y63        FDCE                                         r  i_vga_controller/HCntxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y63        FDCE (Prop_fdce_C_Q)         0.518     7.507 f  i_vga_controller/HCntxDP_reg[0]/Q
                         net (fo=3, routed)           1.223     8.730    i_vga_controller/HCntxDP[0]
    SLICE_X109Y63        LUT5 (Prop_lut5_I0_O)        0.124     8.854 r  i_vga_controller/HCntxDP[11]_i_6/O
                         net (fo=6, routed)           0.928     9.782    i_vga_controller/HCntxDP[11]_i_6_n_0
    SLICE_X112Y64        LUT5 (Prop_lut5_I3_O)        0.124     9.906 r  i_vga_controller/FSM_sequential_VStatexDP[1]_i_8/O
                         net (fo=6, routed)           0.622    10.528    i_vga_controller/FSM_sequential_VStatexDP[1]_i_8_n_0
    SLICE_X110Y66        LUT6 (Prop_lut6_I2_O)        0.124    10.652 r  i_vga_controller/VCntxDP[11]_i_2/O
                         net (fo=12, routed)          1.037    11.689    i_vga_controller/VCntxDP[11]_i_2_n_0
    SLICE_X110Y64        LUT6 (Prop_lut6_I0_O)        0.124    11.813 r  i_vga_controller/VCntxDP[2]_i_1/O
                         net (fo=1, routed)           0.000    11.813    i_vga_controller/VCntxDN[2]
    SLICE_X110Y64        FDCE                                         r  i_vga_controller/VCntxDP_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.681    19.743    i_vga_controller/CLK
    SLICE_X110Y64        FDCE                                         r  i_vga_controller/VCntxDP_reg[2]/C
                         clock pessimism              0.516    20.259    
                         clock uncertainty           -0.070    20.189    
    SLICE_X110Y64        FDCE (Setup_fdce_C_D)        0.032    20.221    i_vga_controller/VCntxDP_reg[2]
  -------------------------------------------------------------------
                         required time                         20.221    
                         arrival time                         -11.813    
  -------------------------------------------------------------------
                         slack                                  8.408    

Slack (MET) :             8.419ns  (required time - arrival time)
  Source:                 i_vga_controller/HCntxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/FSM_sequential_VStatexDP_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.809ns  (logic 1.014ns (21.087%)  route 3.795ns (78.913%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.407ns = ( 19.741 - 13.333 ) 
    Source Clock Delay      (SCD):    6.989ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.858     6.989    i_vga_controller/CLK
    SLICE_X108Y63        FDCE                                         r  i_vga_controller/HCntxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y63        FDCE (Prop_fdce_C_Q)         0.518     7.507 f  i_vga_controller/HCntxDP_reg[0]/Q
                         net (fo=3, routed)           1.223     8.730    i_vga_controller/HCntxDP[0]
    SLICE_X109Y63        LUT5 (Prop_lut5_I0_O)        0.124     8.854 r  i_vga_controller/HCntxDP[11]_i_6/O
                         net (fo=6, routed)           0.928     9.782    i_vga_controller/HCntxDP[11]_i_6_n_0
    SLICE_X112Y64        LUT5 (Prop_lut5_I3_O)        0.124     9.906 r  i_vga_controller/FSM_sequential_VStatexDP[1]_i_8/O
                         net (fo=6, routed)           0.978    10.884    i_vga_controller/FSM_sequential_VStatexDP[1]_i_8_n_0
    SLICE_X111Y66        LUT6 (Prop_lut6_I4_O)        0.124    11.008 r  i_vga_controller/FSM_sequential_VStatexDP[1]_i_5/O
                         net (fo=2, routed)           0.665    11.673    i_vga_controller/FSM_sequential_VStatexDP[1]_i_5_n_0
    SLICE_X111Y66        LUT6 (Prop_lut6_I4_O)        0.124    11.797 r  i_vga_controller/FSM_sequential_VStatexDP[1]_i_1/O
                         net (fo=1, routed)           0.000    11.797    i_vga_controller/FSM_sequential_VStatexDP[1]_i_1_n_0
    SLICE_X111Y66        FDCE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.679    19.741    i_vga_controller/CLK
    SLICE_X111Y66        FDCE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
                         clock pessimism              0.516    20.257    
                         clock uncertainty           -0.070    20.187    
    SLICE_X111Y66        FDCE (Setup_fdce_C_D)        0.029    20.216    i_vga_controller/FSM_sequential_VStatexDP_reg[1]
  -------------------------------------------------------------------
                         required time                         20.216    
                         arrival time                         -11.797    
  -------------------------------------------------------------------
                         slack                                  8.419    

Slack (MET) :             8.427ns  (required time - arrival time)
  Source:                 i_vga_controller/HCntxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/VCntxDP_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.838ns  (logic 1.014ns (20.960%)  route 3.824ns (79.040%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.403ns = ( 19.737 - 13.333 ) 
    Source Clock Delay      (SCD):    6.989ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.858     6.989    i_vga_controller/CLK
    SLICE_X108Y63        FDCE                                         r  i_vga_controller/HCntxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y63        FDCE (Prop_fdce_C_Q)         0.518     7.507 f  i_vga_controller/HCntxDP_reg[0]/Q
                         net (fo=3, routed)           1.223     8.730    i_vga_controller/HCntxDP[0]
    SLICE_X109Y63        LUT5 (Prop_lut5_I0_O)        0.124     8.854 r  i_vga_controller/HCntxDP[11]_i_6/O
                         net (fo=6, routed)           0.928     9.782    i_vga_controller/HCntxDP[11]_i_6_n_0
    SLICE_X112Y64        LUT5 (Prop_lut5_I3_O)        0.124     9.906 r  i_vga_controller/FSM_sequential_VStatexDP[1]_i_8/O
                         net (fo=6, routed)           0.622    10.528    i_vga_controller/FSM_sequential_VStatexDP[1]_i_8_n_0
    SLICE_X110Y66        LUT6 (Prop_lut6_I2_O)        0.124    10.652 r  i_vga_controller/VCntxDP[11]_i_2/O
                         net (fo=12, routed)          1.051    11.702    i_vga_controller/VCntxDP[11]_i_2_n_0
    SLICE_X109Y67        LUT6 (Prop_lut6_I0_O)        0.124    11.826 r  i_vga_controller/VCntxDP[8]_i_1/O
                         net (fo=1, routed)           0.000    11.826    i_vga_controller/VCntxDN[8]
    SLICE_X109Y67        FDCE                                         r  i_vga_controller/VCntxDP_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.675    19.737    i_vga_controller/CLK
    SLICE_X109Y67        FDCE                                         r  i_vga_controller/VCntxDP_reg[8]/C
                         clock pessimism              0.557    20.294    
                         clock uncertainty           -0.070    20.224    
    SLICE_X109Y67        FDCE (Setup_fdce_C_D)        0.029    20.253    i_vga_controller/VCntxDP_reg[8]
  -------------------------------------------------------------------
                         required time                         20.253    
                         arrival time                         -11.826    
  -------------------------------------------------------------------
                         slack                                  8.427    

Slack (MET) :             8.449ns  (required time - arrival time)
  Source:                 i_vga_controller/HCntxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/VCntxDP_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.867ns  (logic 1.014ns (20.835%)  route 3.853ns (79.165%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.404ns = ( 19.738 - 13.333 ) 
    Source Clock Delay      (SCD):    6.989ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.858     6.989    i_vga_controller/CLK
    SLICE_X108Y63        FDCE                                         r  i_vga_controller/HCntxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y63        FDCE (Prop_fdce_C_Q)         0.518     7.507 f  i_vga_controller/HCntxDP_reg[0]/Q
                         net (fo=3, routed)           1.223     8.730    i_vga_controller/HCntxDP[0]
    SLICE_X109Y63        LUT5 (Prop_lut5_I0_O)        0.124     8.854 r  i_vga_controller/HCntxDP[11]_i_6/O
                         net (fo=6, routed)           0.928     9.782    i_vga_controller/HCntxDP[11]_i_6_n_0
    SLICE_X112Y64        LUT5 (Prop_lut5_I3_O)        0.124     9.906 r  i_vga_controller/FSM_sequential_VStatexDP[1]_i_8/O
                         net (fo=6, routed)           0.622    10.528    i_vga_controller/FSM_sequential_VStatexDP[1]_i_8_n_0
    SLICE_X110Y66        LUT6 (Prop_lut6_I2_O)        0.124    10.652 r  i_vga_controller/VCntxDP[11]_i_2/O
                         net (fo=12, routed)          1.080    11.731    i_vga_controller/VCntxDP[11]_i_2_n_0
    SLICE_X108Y66        LUT6 (Prop_lut6_I0_O)        0.124    11.855 r  i_vga_controller/VCntxDP[4]_i_1/O
                         net (fo=1, routed)           0.000    11.855    i_vga_controller/VCntxDN[4]
    SLICE_X108Y66        FDCE                                         r  i_vga_controller/VCntxDP_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.676    19.738    i_vga_controller/CLK
    SLICE_X108Y66        FDCE                                         r  i_vga_controller/VCntxDP_reg[4]/C
                         clock pessimism              0.557    20.295    
                         clock uncertainty           -0.070    20.225    
    SLICE_X108Y66        FDCE (Setup_fdce_C_D)        0.079    20.304    i_vga_controller/VCntxDP_reg[4]
  -------------------------------------------------------------------
                         required time                         20.304    
                         arrival time                         -11.855    
  -------------------------------------------------------------------
                         slack                                  8.449    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 i_vga_controller/FSM_sequential_VStatexDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/FSM_sequential_VStatexDP_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.186ns (44.221%)  route 0.235ns (55.779%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.621ns
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.631     2.062    i_vga_controller/CLK
    SLICE_X110Y66        FDCE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y66        FDCE (Prop_fdce_C_Q)         0.141     2.203 r  i_vga_controller/FSM_sequential_VStatexDP_reg[0]/Q
                         net (fo=12, routed)          0.235     2.438    i_vga_controller/VStatexDP[0]
    SLICE_X111Y66        LUT6 (Prop_lut6_I0_O)        0.045     2.483 r  i_vga_controller/FSM_sequential_VStatexDP[1]_i_1/O
                         net (fo=1, routed)           0.000     2.483    i_vga_controller/FSM_sequential_VStatexDP[1]_i_1_n_0
    SLICE_X111Y66        FDCE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.901     2.621    i_vga_controller/CLK
    SLICE_X111Y66        FDCE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
                         clock pessimism             -0.546     2.075    
    SLICE_X111Y66        FDCE (Hold_fdce_C_D)         0.091     2.166    i_vga_controller/FSM_sequential_VStatexDP_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.166    
                         arrival time                           2.483    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 i_vga_controller/FSM_sequential_VStatexDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/FSM_sequential_VStatexDP_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.186ns (36.880%)  route 0.318ns (63.120%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.621ns
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    0.559ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.631     2.062    i_vga_controller/CLK
    SLICE_X110Y66        FDCE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y66        FDCE (Prop_fdce_C_Q)         0.141     2.203 r  i_vga_controller/FSM_sequential_VStatexDP_reg[0]/Q
                         net (fo=12, routed)          0.318     2.522    i_vga_controller/VStatexDP[0]
    SLICE_X110Y66        LUT6 (Prop_lut6_I5_O)        0.045     2.567 r  i_vga_controller/FSM_sequential_VStatexDP[0]_i_1/O
                         net (fo=1, routed)           0.000     2.567    i_vga_controller/FSM_sequential_VStatexDP[0]_i_1_n_0
    SLICE_X110Y66        FDCE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.901     2.621    i_vga_controller/CLK
    SLICE_X110Y66        FDCE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[0]/C
                         clock pessimism             -0.559     2.062    
    SLICE_X110Y66        FDCE (Hold_fdce_C_D)         0.092     2.154    i_vga_controller/FSM_sequential_VStatexDP_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.154    
                         arrival time                           2.567    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 i_vga_controller/VCntxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/VCntxDP_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.231ns (44.515%)  route 0.288ns (55.485%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.622ns
    Source Clock Delay      (SCD):    2.063ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.632     2.063    i_vga_controller/CLK
    SLICE_X110Y64        FDCE                                         r  i_vga_controller/VCntxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y64        FDCE (Prop_fdce_C_Q)         0.141     2.204 f  i_vga_controller/VCntxDP_reg[1]/Q
                         net (fo=12, routed)          0.126     2.330    i_vga_controller/sel0[1]
    SLICE_X112Y65        LUT6 (Prop_lut6_I1_O)        0.045     2.375 r  i_vga_controller/VCntxDP[11]_i_4/O
                         net (fo=12, routed)          0.162     2.537    i_vga_controller/VCntxDP[11]_i_4_n_0
    SLICE_X110Y65        LUT6 (Prop_lut6_I2_O)        0.045     2.582 r  i_vga_controller/VCntxDP[3]_i_1/O
                         net (fo=1, routed)           0.000     2.582    i_vga_controller/VCntxDN[3]
    SLICE_X110Y65        FDCE                                         r  i_vga_controller/VCntxDP_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.902     2.622    i_vga_controller/CLK
    SLICE_X110Y65        FDCE                                         r  i_vga_controller/VCntxDP_reg[3]/C
                         clock pessimism             -0.545     2.077    
    SLICE_X110Y65        FDCE (Hold_fdce_C_D)         0.091     2.168    i_vga_controller/VCntxDP_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.168    
                         arrival time                           2.582    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 i_vga_controller/VCntxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/VCntxDP_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.231ns (44.429%)  route 0.289ns (55.571%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.622ns
    Source Clock Delay      (SCD):    2.063ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.632     2.063    i_vga_controller/CLK
    SLICE_X110Y64        FDCE                                         r  i_vga_controller/VCntxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y64        FDCE (Prop_fdce_C_Q)         0.141     2.204 f  i_vga_controller/VCntxDP_reg[1]/Q
                         net (fo=12, routed)          0.126     2.330    i_vga_controller/sel0[1]
    SLICE_X112Y65        LUT6 (Prop_lut6_I1_O)        0.045     2.375 r  i_vga_controller/VCntxDP[11]_i_4/O
                         net (fo=12, routed)          0.163     2.538    i_vga_controller/VCntxDP[11]_i_4_n_0
    SLICE_X110Y65        LUT6 (Prop_lut6_I2_O)        0.045     2.583 r  i_vga_controller/VCntxDP[7]_i_1/O
                         net (fo=1, routed)           0.000     2.583    i_vga_controller/VCntxDN[7]
    SLICE_X110Y65        FDCE                                         r  i_vga_controller/VCntxDP_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.902     2.622    i_vga_controller/CLK
    SLICE_X110Y65        FDCE                                         r  i_vga_controller/VCntxDP_reg[7]/C
                         clock pessimism             -0.545     2.077    
    SLICE_X110Y65        FDCE (Hold_fdce_C_D)         0.092     2.169    i_vga_controller/VCntxDP_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.169    
                         arrival time                           2.583    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 i_vga_controller/VCntxDP_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/VCntxDP_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.231ns (44.475%)  route 0.288ns (55.525%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.617ns
    Source Clock Delay      (SCD):    2.060ns
    Clock Pessimism Removal (CPR):    0.557ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.629     2.060    i_vga_controller/CLK
    SLICE_X109Y67        FDCE                                         r  i_vga_controller/VCntxDP_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y67        FDCE (Prop_fdce_C_Q)         0.141     2.201 r  i_vga_controller/VCntxDP_reg[8]/Q
                         net (fo=10, routed)          0.214     2.416    i_vga_controller/sel0[8]
    SLICE_X109Y67        LUT5 (Prop_lut5_I0_O)        0.045     2.461 r  i_vga_controller/VCntxDP[11]_i_3/O
                         net (fo=12, routed)          0.074     2.535    i_vga_controller/VCntxDP[11]_i_3_n_0
    SLICE_X109Y67        LUT6 (Prop_lut6_I1_O)        0.045     2.580 r  i_vga_controller/VCntxDP[9]_i_1/O
                         net (fo=1, routed)           0.000     2.580    i_vga_controller/VCntxDN[9]
    SLICE_X109Y67        FDCE                                         r  i_vga_controller/VCntxDP_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.897     2.617    i_vga_controller/CLK
    SLICE_X109Y67        FDCE                                         r  i_vga_controller/VCntxDP_reg[9]/C
                         clock pessimism             -0.557     2.060    
    SLICE_X109Y67        FDCE (Hold_fdce_C_D)         0.092     2.152    i_vga_controller/VCntxDP_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.152    
                         arrival time                           2.580    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 i_vga_controller/VCntxDP_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/VCntxDP_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.231ns (44.389%)  route 0.289ns (55.611%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.617ns
    Source Clock Delay      (SCD):    2.060ns
    Clock Pessimism Removal (CPR):    0.557ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.629     2.060    i_vga_controller/CLK
    SLICE_X109Y67        FDCE                                         r  i_vga_controller/VCntxDP_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y67        FDCE (Prop_fdce_C_Q)         0.141     2.201 r  i_vga_controller/VCntxDP_reg[8]/Q
                         net (fo=10, routed)          0.214     2.416    i_vga_controller/sel0[8]
    SLICE_X109Y67        LUT5 (Prop_lut5_I0_O)        0.045     2.461 r  i_vga_controller/VCntxDP[11]_i_3/O
                         net (fo=12, routed)          0.075     2.536    i_vga_controller/VCntxDP[11]_i_3_n_0
    SLICE_X109Y67        LUT6 (Prop_lut6_I1_O)        0.045     2.581 r  i_vga_controller/VCntxDP[8]_i_1/O
                         net (fo=1, routed)           0.000     2.581    i_vga_controller/VCntxDN[8]
    SLICE_X109Y67        FDCE                                         r  i_vga_controller/VCntxDP_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.897     2.617    i_vga_controller/CLK
    SLICE_X109Y67        FDCE                                         r  i_vga_controller/VCntxDP_reg[8]/C
                         clock pessimism             -0.557     2.060    
    SLICE_X109Y67        FDCE (Hold_fdce_C_D)         0.091     2.151    i_vga_controller/VCntxDP_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.151    
                         arrival time                           2.581    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 i_vga_controller/VCntxDP_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/VCntxDP_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.231ns (39.269%)  route 0.357ns (60.731%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.618ns
    Source Clock Delay      (SCD):    2.063ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.632     2.063    i_vga_controller/CLK
    SLICE_X110Y65        FDCE                                         r  i_vga_controller/VCntxDP_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y65        FDCE (Prop_fdce_C_Q)         0.141     2.204 r  i_vga_controller/VCntxDP_reg[7]/Q
                         net (fo=11, routed)          0.199     2.403    i_vga_controller/sel0[7]
    SLICE_X110Y66        LUT6 (Prop_lut6_I1_O)        0.045     2.448 r  i_vga_controller/VCntxDP[11]_i_2/O
                         net (fo=12, routed)          0.158     2.606    i_vga_controller/VCntxDP[11]_i_2_n_0
    SLICE_X108Y66        LUT6 (Prop_lut6_I0_O)        0.045     2.651 r  i_vga_controller/VCntxDP[10]_i_1/O
                         net (fo=1, routed)           0.000     2.651    i_vga_controller/VCntxDN[10]
    SLICE_X108Y66        FDCE                                         r  i_vga_controller/VCntxDP_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.898     2.618    i_vga_controller/CLK
    SLICE_X108Y66        FDCE                                         r  i_vga_controller/VCntxDP_reg[10]/C
                         clock pessimism             -0.523     2.095    
    SLICE_X108Y66        FDCE (Hold_fdce_C_D)         0.120     2.215    i_vga_controller/VCntxDP_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.215    
                         arrival time                           2.651    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 i_vga_controller/VCntxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/VCntxDP_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.231ns (38.834%)  route 0.364ns (61.166%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.618ns
    Source Clock Delay      (SCD):    2.063ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.632     2.063    i_vga_controller/CLK
    SLICE_X110Y64        FDCE                                         r  i_vga_controller/VCntxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y64        FDCE (Prop_fdce_C_Q)         0.141     2.204 f  i_vga_controller/VCntxDP_reg[1]/Q
                         net (fo=12, routed)          0.126     2.330    i_vga_controller/sel0[1]
    SLICE_X112Y65        LUT6 (Prop_lut6_I1_O)        0.045     2.375 r  i_vga_controller/VCntxDP[11]_i_4/O
                         net (fo=12, routed)          0.238     2.613    i_vga_controller/VCntxDP[11]_i_4_n_0
    SLICE_X108Y66        LUT6 (Prop_lut6_I2_O)        0.045     2.658 r  i_vga_controller/VCntxDP[4]_i_1/O
                         net (fo=1, routed)           0.000     2.658    i_vga_controller/VCntxDN[4]
    SLICE_X108Y66        FDCE                                         r  i_vga_controller/VCntxDP_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.898     2.618    i_vga_controller/CLK
    SLICE_X108Y66        FDCE                                         r  i_vga_controller/VCntxDP_reg[4]/C
                         clock pessimism             -0.523     2.095    
    SLICE_X108Y66        FDCE (Hold_fdce_C_D)         0.121     2.216    i_vga_controller/VCntxDP_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.216    
                         arrival time                           2.658    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 i_vga_controller/VCntxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/VCntxDP_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.231ns (41.420%)  route 0.327ns (58.580%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.623ns
    Source Clock Delay      (SCD):    2.063ns
    Clock Pessimism Removal (CPR):    0.560ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.632     2.063    i_vga_controller/CLK
    SLICE_X110Y64        FDCE                                         r  i_vga_controller/VCntxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y64        FDCE (Prop_fdce_C_Q)         0.141     2.204 f  i_vga_controller/VCntxDP_reg[1]/Q
                         net (fo=12, routed)          0.126     2.330    i_vga_controller/sel0[1]
    SLICE_X112Y65        LUT6 (Prop_lut6_I1_O)        0.045     2.375 r  i_vga_controller/VCntxDP[11]_i_4/O
                         net (fo=12, routed)          0.201     2.576    i_vga_controller/VCntxDP[11]_i_4_n_0
    SLICE_X110Y64        LUT6 (Prop_lut6_I2_O)        0.045     2.621 r  i_vga_controller/VCntxDP[0]_i_1/O
                         net (fo=1, routed)           0.000     2.621    i_vga_controller/VCntxDN[0]
    SLICE_X110Y64        FDCE                                         r  i_vga_controller/VCntxDP_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.903     2.623    i_vga_controller/CLK
    SLICE_X110Y64        FDCE                                         r  i_vga_controller/VCntxDP_reg[0]/C
                         clock pessimism             -0.560     2.063    
    SLICE_X110Y64        FDCE (Hold_fdce_C_D)         0.092     2.155    i_vga_controller/VCntxDP_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.155    
                         arrival time                           2.621    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 i_vga_controller/VCntxDP_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/VCntxDP_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.382ns (63.596%)  route 0.219ns (36.404%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.618ns
    Source Clock Delay      (SCD):    2.061ns
    Clock Pessimism Removal (CPR):    0.557ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.630     2.061    i_vga_controller/CLK
    SLICE_X108Y66        FDCE                                         r  i_vga_controller/VCntxDP_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y66        FDCE (Prop_fdce_C_Q)         0.164     2.225 r  i_vga_controller/VCntxDP_reg[11]/Q
                         net (fo=5, routed)           0.064     2.289    i_vga_controller/sel0[11]
    SLICE_X109Y66        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.397 r  i_vga_controller/VCntxDP_reg[11]_i_7/O[3]
                         net (fo=1, routed)           0.154     2.552    i_vga_controller/VCntxDP_reg[11]_i_7_n_4
    SLICE_X108Y66        LUT6 (Prop_lut6_I5_O)        0.110     2.662 r  i_vga_controller/VCntxDP[11]_i_1/O
                         net (fo=1, routed)           0.000     2.662    i_vga_controller/VCntxDN[11]
    SLICE_X108Y66        FDCE                                         r  i_vga_controller/VCntxDP_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.898     2.618    i_vga_controller/CLK
    SLICE_X108Y66        FDCE                                         r  i_vga_controller/VCntxDP_reg[11]/C
                         clock pessimism             -0.557     2.061    
    SLICE_X108Y66        FDCE (Hold_fdce_C_D)         0.121     2.182    i_vga_controller/VCntxDP_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.182    
                         arrival time                           2.662    
  -------------------------------------------------------------------
                         slack                                  0.480    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         13.333      11.178     BUFGCTRL_X0Y16   i_clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         13.333      12.084     MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         13.333      12.333     SLICE_X111Y63    i_vga_controller/FSM_sequential_HStatexDP_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         13.333      12.333     SLICE_X112Y64    i_vga_controller/FSM_sequential_HStatexDP_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         13.333      12.333     SLICE_X110Y66    i_vga_controller/FSM_sequential_VStatexDP_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         13.333      12.333     SLICE_X111Y66    i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         13.333      12.333     SLICE_X108Y63    i_vga_controller/HCntxDP_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         13.333      12.333     SLICE_X109Y63    i_vga_controller/HCntxDP_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         13.333      12.333     SLICE_X109Y63    i_vga_controller/HCntxDP_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         13.333      12.333     SLICE_X109Y63    i_vga_controller/HCntxDP_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.333      200.027    MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X111Y63    i_vga_controller/FSM_sequential_HStatexDP_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X111Y63    i_vga_controller/FSM_sequential_HStatexDP_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X112Y64    i_vga_controller/FSM_sequential_HStatexDP_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X112Y64    i_vga_controller/FSM_sequential_HStatexDP_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X110Y66    i_vga_controller/FSM_sequential_VStatexDP_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X110Y66    i_vga_controller/FSM_sequential_VStatexDP_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X111Y66    i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X111Y66    i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X108Y63    i_vga_controller/HCntxDP_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X108Y63    i_vga_controller/HCntxDP_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X111Y63    i_vga_controller/FSM_sequential_HStatexDP_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X111Y63    i_vga_controller/FSM_sequential_HStatexDP_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X112Y64    i_vga_controller/FSM_sequential_HStatexDP_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X112Y64    i_vga_controller/FSM_sequential_HStatexDP_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X110Y66    i_vga_controller/FSM_sequential_VStatexDP_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X110Y66    i_vga_controller/FSM_sequential_VStatexDP_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X111Y66    i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X111Y66    i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X108Y63    i_vga_controller/HCntxDP_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X108Y63    i_vga_controller/HCntxDP_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { CLK125xCI }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        8.199ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.317ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.199ns  (required time - arrival time)
  Source:                 i_vga_controller/HCntxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/FSM_sequential_HStatexDP_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.731ns  (logic 1.234ns (26.084%)  route 3.497ns (73.916%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.409ns = ( 19.743 - 13.333 ) 
    Source Clock Delay      (SCD):    6.989ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.858     6.989    i_vga_controller/CLK
    SLICE_X108Y63        FDCE                                         r  i_vga_controller/HCntxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y63        FDCE (Prop_fdce_C_Q)         0.518     7.507 r  i_vga_controller/HCntxDP_reg[0]/Q
                         net (fo=3, routed)           1.223     8.730    i_vga_controller/HCntxDP[0]
    SLICE_X109Y63        LUT5 (Prop_lut5_I0_O)        0.124     8.854 f  i_vga_controller/HCntxDP[11]_i_6/O
                         net (fo=6, routed)           0.688     9.541    i_vga_controller/HCntxDP[11]_i_6_n_0
    SLICE_X110Y63        LUT4 (Prop_lut4_I0_O)        0.150     9.691 f  i_vga_controller/FSM_sequential_HStatexDP[1]_i_5/O
                         net (fo=1, routed)           0.652    10.343    i_vga_controller/FSM_sequential_HStatexDP[1]_i_5_n_0
    SLICE_X111Y63        LUT6 (Prop_lut6_I4_O)        0.326    10.669 r  i_vga_controller/FSM_sequential_HStatexDP[1]_i_2/O
                         net (fo=2, routed)           0.419    11.088    i_vga_controller/FSM_sequential_HStatexDP[1]_i_2_n_0
    SLICE_X112Y63        LUT2 (Prop_lut2_I0_O)        0.116    11.204 r  i_vga_controller/FSM_sequential_HStatexDP[0]_i_1/O
                         net (fo=1, routed)           0.516    11.720    i_vga_controller/FSM_sequential_HStatexDP[0]_i_1_n_0
    SLICE_X111Y63        FDCE                                         r  i_vga_controller/FSM_sequential_HStatexDP_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.681    19.743    i_vga_controller/CLK
    SLICE_X111Y63        FDCE                                         r  i_vga_controller/FSM_sequential_HStatexDP_reg[0]/C
                         clock pessimism              0.516    20.259    
                         clock uncertainty           -0.069    20.190    
    SLICE_X111Y63        FDCE (Setup_fdce_C_D)       -0.271    19.919    i_vga_controller/FSM_sequential_HStatexDP_reg[0]
  -------------------------------------------------------------------
                         required time                         19.919    
                         arrival time                         -11.720    
  -------------------------------------------------------------------
                         slack                                  8.199    

Slack (MET) :             8.203ns  (required time - arrival time)
  Source:                 i_vga_controller/HCntxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/FSM_sequential_VStatexDP_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.028ns  (logic 1.014ns (20.169%)  route 4.014ns (79.831%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.407ns = ( 19.741 - 13.333 ) 
    Source Clock Delay      (SCD):    6.989ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.858     6.989    i_vga_controller/CLK
    SLICE_X108Y63        FDCE                                         r  i_vga_controller/HCntxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y63        FDCE (Prop_fdce_C_Q)         0.518     7.507 f  i_vga_controller/HCntxDP_reg[0]/Q
                         net (fo=3, routed)           1.223     8.730    i_vga_controller/HCntxDP[0]
    SLICE_X109Y63        LUT5 (Prop_lut5_I0_O)        0.124     8.854 r  i_vga_controller/HCntxDP[11]_i_6/O
                         net (fo=6, routed)           0.928     9.782    i_vga_controller/HCntxDP[11]_i_6_n_0
    SLICE_X112Y64        LUT5 (Prop_lut5_I3_O)        0.124     9.906 r  i_vga_controller/FSM_sequential_VStatexDP[1]_i_8/O
                         net (fo=6, routed)           0.978    10.884    i_vga_controller/FSM_sequential_VStatexDP[1]_i_8_n_0
    SLICE_X111Y66        LUT6 (Prop_lut6_I4_O)        0.124    11.008 r  i_vga_controller/FSM_sequential_VStatexDP[1]_i_5/O
                         net (fo=2, routed)           0.884    11.892    i_vga_controller/FSM_sequential_VStatexDP[1]_i_5_n_0
    SLICE_X110Y66        LUT6 (Prop_lut6_I0_O)        0.124    12.016 r  i_vga_controller/FSM_sequential_VStatexDP[0]_i_1/O
                         net (fo=1, routed)           0.000    12.016    i_vga_controller/FSM_sequential_VStatexDP[0]_i_1_n_0
    SLICE_X110Y66        FDCE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.679    19.741    i_vga_controller/CLK
    SLICE_X110Y66        FDCE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[0]/C
                         clock pessimism              0.516    20.257    
                         clock uncertainty           -0.069    20.188    
    SLICE_X110Y66        FDCE (Setup_fdce_C_D)        0.031    20.219    i_vga_controller/FSM_sequential_VStatexDP_reg[0]
  -------------------------------------------------------------------
                         required time                         20.219    
                         arrival time                         -12.016    
  -------------------------------------------------------------------
                         slack                                  8.203    

Slack (MET) :             8.242ns  (required time - arrival time)
  Source:                 i_vga_controller/HCntxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/FSM_sequential_HStatexDP_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.704ns  (logic 1.235ns (26.253%)  route 3.469ns (73.747%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.409ns = ( 19.743 - 13.333 ) 
    Source Clock Delay      (SCD):    6.989ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.858     6.989    i_vga_controller/CLK
    SLICE_X108Y63        FDCE                                         r  i_vga_controller/HCntxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y63        FDCE (Prop_fdce_C_Q)         0.518     7.507 r  i_vga_controller/HCntxDP_reg[0]/Q
                         net (fo=3, routed)           1.223     8.730    i_vga_controller/HCntxDP[0]
    SLICE_X109Y63        LUT5 (Prop_lut5_I0_O)        0.124     8.854 f  i_vga_controller/HCntxDP[11]_i_6/O
                         net (fo=6, routed)           0.688     9.541    i_vga_controller/HCntxDP[11]_i_6_n_0
    SLICE_X110Y63        LUT4 (Prop_lut4_I0_O)        0.150     9.691 f  i_vga_controller/FSM_sequential_HStatexDP[1]_i_5/O
                         net (fo=1, routed)           0.652    10.343    i_vga_controller/FSM_sequential_HStatexDP[1]_i_5_n_0
    SLICE_X111Y63        LUT6 (Prop_lut6_I4_O)        0.326    10.669 r  i_vga_controller/FSM_sequential_HStatexDP[1]_i_2/O
                         net (fo=2, routed)           0.571    11.240    i_vga_controller/FSM_sequential_HStatexDP[1]_i_2_n_0
    SLICE_X112Y64        LUT3 (Prop_lut3_I1_O)        0.117    11.357 r  i_vga_controller/FSM_sequential_HStatexDP[1]_i_1/O
                         net (fo=1, routed)           0.336    11.693    i_vga_controller/FSM_sequential_HStatexDP[1]_i_1_n_0
    SLICE_X112Y64        FDCE                                         r  i_vga_controller/FSM_sequential_HStatexDP_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.681    19.743    i_vga_controller/CLK
    SLICE_X112Y64        FDCE                                         r  i_vga_controller/FSM_sequential_HStatexDP_reg[1]/C
                         clock pessimism              0.516    20.259    
                         clock uncertainty           -0.069    20.190    
    SLICE_X112Y64        FDCE (Setup_fdce_C_D)       -0.255    19.935    i_vga_controller/FSM_sequential_HStatexDP_reg[1]
  -------------------------------------------------------------------
                         required time                         19.935    
                         arrival time                         -11.693    
  -------------------------------------------------------------------
                         slack                                  8.242    

Slack (MET) :             8.349ns  (required time - arrival time)
  Source:                 i_vga_controller/HCntxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/VCntxDP_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.918ns  (logic 2.049ns (41.666%)  route 2.869ns (58.334%))
  Logic Levels:           6  (CARRY4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.403ns = ( 19.737 - 13.333 ) 
    Source Clock Delay      (SCD):    6.989ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.858     6.989    i_vga_controller/CLK
    SLICE_X108Y63        FDCE                                         r  i_vga_controller/HCntxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y63        FDCE (Prop_fdce_C_Q)         0.518     7.507 f  i_vga_controller/HCntxDP_reg[0]/Q
                         net (fo=3, routed)           1.223     8.730    i_vga_controller/HCntxDP[0]
    SLICE_X109Y63        LUT5 (Prop_lut5_I0_O)        0.124     8.854 r  i_vga_controller/HCntxDP[11]_i_6/O
                         net (fo=6, routed)           0.834     9.687    i_vga_controller/HCntxDP[11]_i_6_n_0
    SLICE_X109Y64        LUT6 (Prop_lut6_I2_O)        0.124     9.811 r  i_vga_controller/VCntxDP[3]_i_3/O
                         net (fo=1, routed)           0.000     9.811    i_vga_controller/VCntxDP[3]_i_3_n_0
    SLICE_X109Y64        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.343 r  i_vga_controller/VCntxDP_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.343    i_vga_controller/VCntxDP_reg[3]_i_2_n_0
    SLICE_X109Y65        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.457 r  i_vga_controller/VCntxDP_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.457    i_vga_controller/VCntxDP_reg[7]_i_2_n_0
    SLICE_X109Y66        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.791 r  i_vga_controller/VCntxDP_reg[11]_i_7/O[1]
                         net (fo=1, routed)           0.812    11.603    i_vga_controller/VCntxDP_reg[11]_i_7_n_6
    SLICE_X109Y67        LUT6 (Prop_lut6_I5_O)        0.303    11.906 r  i_vga_controller/VCntxDP[9]_i_1/O
                         net (fo=1, routed)           0.000    11.906    i_vga_controller/VCntxDN[9]
    SLICE_X109Y67        FDCE                                         r  i_vga_controller/VCntxDP_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.675    19.737    i_vga_controller/CLK
    SLICE_X109Y67        FDCE                                         r  i_vga_controller/VCntxDP_reg[9]/C
                         clock pessimism              0.557    20.294    
                         clock uncertainty           -0.069    20.225    
    SLICE_X109Y67        FDCE (Setup_fdce_C_D)        0.031    20.256    i_vga_controller/VCntxDP_reg[9]
  -------------------------------------------------------------------
                         required time                         20.256    
                         arrival time                         -11.906    
  -------------------------------------------------------------------
                         slack                                  8.349    

Slack (MET) :             8.372ns  (required time - arrival time)
  Source:                 i_vga_controller/HCntxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/VCntxDP_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.860ns  (logic 1.014ns (20.863%)  route 3.846ns (79.137%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.408ns = ( 19.742 - 13.333 ) 
    Source Clock Delay      (SCD):    6.989ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.858     6.989    i_vga_controller/CLK
    SLICE_X108Y63        FDCE                                         r  i_vga_controller/HCntxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y63        FDCE (Prop_fdce_C_Q)         0.518     7.507 f  i_vga_controller/HCntxDP_reg[0]/Q
                         net (fo=3, routed)           1.223     8.730    i_vga_controller/HCntxDP[0]
    SLICE_X109Y63        LUT5 (Prop_lut5_I0_O)        0.124     8.854 r  i_vga_controller/HCntxDP[11]_i_6/O
                         net (fo=6, routed)           0.928     9.782    i_vga_controller/HCntxDP[11]_i_6_n_0
    SLICE_X112Y64        LUT5 (Prop_lut5_I3_O)        0.124     9.906 r  i_vga_controller/FSM_sequential_VStatexDP[1]_i_8/O
                         net (fo=6, routed)           0.622    10.528    i_vga_controller/FSM_sequential_VStatexDP[1]_i_8_n_0
    SLICE_X110Y66        LUT6 (Prop_lut6_I2_O)        0.124    10.652 r  i_vga_controller/VCntxDP[11]_i_2/O
                         net (fo=12, routed)          1.073    11.725    i_vga_controller/VCntxDP[11]_i_2_n_0
    SLICE_X110Y65        LUT6 (Prop_lut6_I0_O)        0.124    11.849 r  i_vga_controller/VCntxDP[7]_i_1/O
                         net (fo=1, routed)           0.000    11.849    i_vga_controller/VCntxDN[7]
    SLICE_X110Y65        FDCE                                         r  i_vga_controller/VCntxDP_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.680    19.742    i_vga_controller/CLK
    SLICE_X110Y65        FDCE                                         r  i_vga_controller/VCntxDP_reg[7]/C
                         clock pessimism              0.516    20.258    
                         clock uncertainty           -0.069    20.189    
    SLICE_X110Y65        FDCE (Setup_fdce_C_D)        0.032    20.221    i_vga_controller/VCntxDP_reg[7]
  -------------------------------------------------------------------
                         required time                         20.221    
                         arrival time                         -11.849    
  -------------------------------------------------------------------
                         slack                                  8.372    

Slack (MET) :             8.372ns  (required time - arrival time)
  Source:                 i_vga_controller/HCntxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/VCntxDP_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.859ns  (logic 1.014ns (20.869%)  route 3.845ns (79.131%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.408ns = ( 19.742 - 13.333 ) 
    Source Clock Delay      (SCD):    6.989ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.858     6.989    i_vga_controller/CLK
    SLICE_X108Y63        FDCE                                         r  i_vga_controller/HCntxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y63        FDCE (Prop_fdce_C_Q)         0.518     7.507 f  i_vga_controller/HCntxDP_reg[0]/Q
                         net (fo=3, routed)           1.223     8.730    i_vga_controller/HCntxDP[0]
    SLICE_X109Y63        LUT5 (Prop_lut5_I0_O)        0.124     8.854 r  i_vga_controller/HCntxDP[11]_i_6/O
                         net (fo=6, routed)           0.928     9.782    i_vga_controller/HCntxDP[11]_i_6_n_0
    SLICE_X112Y64        LUT5 (Prop_lut5_I3_O)        0.124     9.906 r  i_vga_controller/FSM_sequential_VStatexDP[1]_i_8/O
                         net (fo=6, routed)           0.622    10.528    i_vga_controller/FSM_sequential_VStatexDP[1]_i_8_n_0
    SLICE_X110Y66        LUT6 (Prop_lut6_I2_O)        0.124    10.652 r  i_vga_controller/VCntxDP[11]_i_2/O
                         net (fo=12, routed)          1.072    11.724    i_vga_controller/VCntxDP[11]_i_2_n_0
    SLICE_X110Y65        LUT6 (Prop_lut6_I0_O)        0.124    11.848 r  i_vga_controller/VCntxDP[6]_i_1/O
                         net (fo=1, routed)           0.000    11.848    i_vga_controller/VCntxDN[6]
    SLICE_X110Y65        FDCE                                         r  i_vga_controller/VCntxDP_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.680    19.742    i_vga_controller/CLK
    SLICE_X110Y65        FDCE                                         r  i_vga_controller/VCntxDP_reg[6]/C
                         clock pessimism              0.516    20.258    
                         clock uncertainty           -0.069    20.189    
    SLICE_X110Y65        FDCE (Setup_fdce_C_D)        0.031    20.220    i_vga_controller/VCntxDP_reg[6]
  -------------------------------------------------------------------
                         required time                         20.220    
                         arrival time                         -11.848    
  -------------------------------------------------------------------
                         slack                                  8.372    

Slack (MET) :             8.409ns  (required time - arrival time)
  Source:                 i_vga_controller/HCntxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/VCntxDP_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.824ns  (logic 1.014ns (21.019%)  route 3.810ns (78.981%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.409ns = ( 19.743 - 13.333 ) 
    Source Clock Delay      (SCD):    6.989ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.858     6.989    i_vga_controller/CLK
    SLICE_X108Y63        FDCE                                         r  i_vga_controller/HCntxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y63        FDCE (Prop_fdce_C_Q)         0.518     7.507 f  i_vga_controller/HCntxDP_reg[0]/Q
                         net (fo=3, routed)           1.223     8.730    i_vga_controller/HCntxDP[0]
    SLICE_X109Y63        LUT5 (Prop_lut5_I0_O)        0.124     8.854 r  i_vga_controller/HCntxDP[11]_i_6/O
                         net (fo=6, routed)           0.928     9.782    i_vga_controller/HCntxDP[11]_i_6_n_0
    SLICE_X112Y64        LUT5 (Prop_lut5_I3_O)        0.124     9.906 r  i_vga_controller/FSM_sequential_VStatexDP[1]_i_8/O
                         net (fo=6, routed)           0.622    10.528    i_vga_controller/FSM_sequential_VStatexDP[1]_i_8_n_0
    SLICE_X110Y66        LUT6 (Prop_lut6_I2_O)        0.124    10.652 r  i_vga_controller/VCntxDP[11]_i_2/O
                         net (fo=12, routed)          1.037    11.689    i_vga_controller/VCntxDP[11]_i_2_n_0
    SLICE_X110Y64        LUT6 (Prop_lut6_I0_O)        0.124    11.813 r  i_vga_controller/VCntxDP[2]_i_1/O
                         net (fo=1, routed)           0.000    11.813    i_vga_controller/VCntxDN[2]
    SLICE_X110Y64        FDCE                                         r  i_vga_controller/VCntxDP_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.681    19.743    i_vga_controller/CLK
    SLICE_X110Y64        FDCE                                         r  i_vga_controller/VCntxDP_reg[2]/C
                         clock pessimism              0.516    20.259    
                         clock uncertainty           -0.069    20.190    
    SLICE_X110Y64        FDCE (Setup_fdce_C_D)        0.032    20.222    i_vga_controller/VCntxDP_reg[2]
  -------------------------------------------------------------------
                         required time                         20.222    
                         arrival time                         -11.813    
  -------------------------------------------------------------------
                         slack                                  8.409    

Slack (MET) :             8.419ns  (required time - arrival time)
  Source:                 i_vga_controller/HCntxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/FSM_sequential_VStatexDP_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.809ns  (logic 1.014ns (21.087%)  route 3.795ns (78.913%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.407ns = ( 19.741 - 13.333 ) 
    Source Clock Delay      (SCD):    6.989ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.858     6.989    i_vga_controller/CLK
    SLICE_X108Y63        FDCE                                         r  i_vga_controller/HCntxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y63        FDCE (Prop_fdce_C_Q)         0.518     7.507 f  i_vga_controller/HCntxDP_reg[0]/Q
                         net (fo=3, routed)           1.223     8.730    i_vga_controller/HCntxDP[0]
    SLICE_X109Y63        LUT5 (Prop_lut5_I0_O)        0.124     8.854 r  i_vga_controller/HCntxDP[11]_i_6/O
                         net (fo=6, routed)           0.928     9.782    i_vga_controller/HCntxDP[11]_i_6_n_0
    SLICE_X112Y64        LUT5 (Prop_lut5_I3_O)        0.124     9.906 r  i_vga_controller/FSM_sequential_VStatexDP[1]_i_8/O
                         net (fo=6, routed)           0.978    10.884    i_vga_controller/FSM_sequential_VStatexDP[1]_i_8_n_0
    SLICE_X111Y66        LUT6 (Prop_lut6_I4_O)        0.124    11.008 r  i_vga_controller/FSM_sequential_VStatexDP[1]_i_5/O
                         net (fo=2, routed)           0.665    11.673    i_vga_controller/FSM_sequential_VStatexDP[1]_i_5_n_0
    SLICE_X111Y66        LUT6 (Prop_lut6_I4_O)        0.124    11.797 r  i_vga_controller/FSM_sequential_VStatexDP[1]_i_1/O
                         net (fo=1, routed)           0.000    11.797    i_vga_controller/FSM_sequential_VStatexDP[1]_i_1_n_0
    SLICE_X111Y66        FDCE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.679    19.741    i_vga_controller/CLK
    SLICE_X111Y66        FDCE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
                         clock pessimism              0.516    20.257    
                         clock uncertainty           -0.069    20.188    
    SLICE_X111Y66        FDCE (Setup_fdce_C_D)        0.029    20.217    i_vga_controller/FSM_sequential_VStatexDP_reg[1]
  -------------------------------------------------------------------
                         required time                         20.217    
                         arrival time                         -11.797    
  -------------------------------------------------------------------
                         slack                                  8.419    

Slack (MET) :             8.427ns  (required time - arrival time)
  Source:                 i_vga_controller/HCntxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/VCntxDP_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.838ns  (logic 1.014ns (20.960%)  route 3.824ns (79.040%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.403ns = ( 19.737 - 13.333 ) 
    Source Clock Delay      (SCD):    6.989ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.858     6.989    i_vga_controller/CLK
    SLICE_X108Y63        FDCE                                         r  i_vga_controller/HCntxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y63        FDCE (Prop_fdce_C_Q)         0.518     7.507 f  i_vga_controller/HCntxDP_reg[0]/Q
                         net (fo=3, routed)           1.223     8.730    i_vga_controller/HCntxDP[0]
    SLICE_X109Y63        LUT5 (Prop_lut5_I0_O)        0.124     8.854 r  i_vga_controller/HCntxDP[11]_i_6/O
                         net (fo=6, routed)           0.928     9.782    i_vga_controller/HCntxDP[11]_i_6_n_0
    SLICE_X112Y64        LUT5 (Prop_lut5_I3_O)        0.124     9.906 r  i_vga_controller/FSM_sequential_VStatexDP[1]_i_8/O
                         net (fo=6, routed)           0.622    10.528    i_vga_controller/FSM_sequential_VStatexDP[1]_i_8_n_0
    SLICE_X110Y66        LUT6 (Prop_lut6_I2_O)        0.124    10.652 r  i_vga_controller/VCntxDP[11]_i_2/O
                         net (fo=12, routed)          1.051    11.702    i_vga_controller/VCntxDP[11]_i_2_n_0
    SLICE_X109Y67        LUT6 (Prop_lut6_I0_O)        0.124    11.826 r  i_vga_controller/VCntxDP[8]_i_1/O
                         net (fo=1, routed)           0.000    11.826    i_vga_controller/VCntxDN[8]
    SLICE_X109Y67        FDCE                                         r  i_vga_controller/VCntxDP_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.675    19.737    i_vga_controller/CLK
    SLICE_X109Y67        FDCE                                         r  i_vga_controller/VCntxDP_reg[8]/C
                         clock pessimism              0.557    20.294    
                         clock uncertainty           -0.069    20.225    
    SLICE_X109Y67        FDCE (Setup_fdce_C_D)        0.029    20.254    i_vga_controller/VCntxDP_reg[8]
  -------------------------------------------------------------------
                         required time                         20.254    
                         arrival time                         -11.826    
  -------------------------------------------------------------------
                         slack                                  8.427    

Slack (MET) :             8.449ns  (required time - arrival time)
  Source:                 i_vga_controller/HCntxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/VCntxDP_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.867ns  (logic 1.014ns (20.835%)  route 3.853ns (79.165%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.404ns = ( 19.738 - 13.333 ) 
    Source Clock Delay      (SCD):    6.989ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.858     6.989    i_vga_controller/CLK
    SLICE_X108Y63        FDCE                                         r  i_vga_controller/HCntxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y63        FDCE (Prop_fdce_C_Q)         0.518     7.507 f  i_vga_controller/HCntxDP_reg[0]/Q
                         net (fo=3, routed)           1.223     8.730    i_vga_controller/HCntxDP[0]
    SLICE_X109Y63        LUT5 (Prop_lut5_I0_O)        0.124     8.854 r  i_vga_controller/HCntxDP[11]_i_6/O
                         net (fo=6, routed)           0.928     9.782    i_vga_controller/HCntxDP[11]_i_6_n_0
    SLICE_X112Y64        LUT5 (Prop_lut5_I3_O)        0.124     9.906 r  i_vga_controller/FSM_sequential_VStatexDP[1]_i_8/O
                         net (fo=6, routed)           0.622    10.528    i_vga_controller/FSM_sequential_VStatexDP[1]_i_8_n_0
    SLICE_X110Y66        LUT6 (Prop_lut6_I2_O)        0.124    10.652 r  i_vga_controller/VCntxDP[11]_i_2/O
                         net (fo=12, routed)          1.080    11.731    i_vga_controller/VCntxDP[11]_i_2_n_0
    SLICE_X108Y66        LUT6 (Prop_lut6_I0_O)        0.124    11.855 r  i_vga_controller/VCntxDP[4]_i_1/O
                         net (fo=1, routed)           0.000    11.855    i_vga_controller/VCntxDN[4]
    SLICE_X108Y66        FDCE                                         r  i_vga_controller/VCntxDP_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.676    19.738    i_vga_controller/CLK
    SLICE_X108Y66        FDCE                                         r  i_vga_controller/VCntxDP_reg[4]/C
                         clock pessimism              0.557    20.295    
                         clock uncertainty           -0.069    20.226    
    SLICE_X108Y66        FDCE (Setup_fdce_C_D)        0.079    20.305    i_vga_controller/VCntxDP_reg[4]
  -------------------------------------------------------------------
                         required time                         20.305    
                         arrival time                         -11.855    
  -------------------------------------------------------------------
                         slack                                  8.449    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 i_vga_controller/FSM_sequential_VStatexDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/FSM_sequential_VStatexDP_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.186ns (44.221%)  route 0.235ns (55.779%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.621ns
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.631     2.062    i_vga_controller/CLK
    SLICE_X110Y66        FDCE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y66        FDCE (Prop_fdce_C_Q)         0.141     2.203 r  i_vga_controller/FSM_sequential_VStatexDP_reg[0]/Q
                         net (fo=12, routed)          0.235     2.438    i_vga_controller/VStatexDP[0]
    SLICE_X111Y66        LUT6 (Prop_lut6_I0_O)        0.045     2.483 r  i_vga_controller/FSM_sequential_VStatexDP[1]_i_1/O
                         net (fo=1, routed)           0.000     2.483    i_vga_controller/FSM_sequential_VStatexDP[1]_i_1_n_0
    SLICE_X111Y66        FDCE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.901     2.621    i_vga_controller/CLK
    SLICE_X111Y66        FDCE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
                         clock pessimism             -0.546     2.075    
    SLICE_X111Y66        FDCE (Hold_fdce_C_D)         0.091     2.166    i_vga_controller/FSM_sequential_VStatexDP_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.166    
                         arrival time                           2.483    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 i_vga_controller/FSM_sequential_VStatexDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/FSM_sequential_VStatexDP_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.186ns (36.880%)  route 0.318ns (63.120%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.621ns
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    0.559ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.631     2.062    i_vga_controller/CLK
    SLICE_X110Y66        FDCE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y66        FDCE (Prop_fdce_C_Q)         0.141     2.203 r  i_vga_controller/FSM_sequential_VStatexDP_reg[0]/Q
                         net (fo=12, routed)          0.318     2.522    i_vga_controller/VStatexDP[0]
    SLICE_X110Y66        LUT6 (Prop_lut6_I5_O)        0.045     2.567 r  i_vga_controller/FSM_sequential_VStatexDP[0]_i_1/O
                         net (fo=1, routed)           0.000     2.567    i_vga_controller/FSM_sequential_VStatexDP[0]_i_1_n_0
    SLICE_X110Y66        FDCE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.901     2.621    i_vga_controller/CLK
    SLICE_X110Y66        FDCE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[0]/C
                         clock pessimism             -0.559     2.062    
    SLICE_X110Y66        FDCE (Hold_fdce_C_D)         0.092     2.154    i_vga_controller/FSM_sequential_VStatexDP_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.154    
                         arrival time                           2.567    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 i_vga_controller/VCntxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/VCntxDP_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.231ns (44.515%)  route 0.288ns (55.485%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.622ns
    Source Clock Delay      (SCD):    2.063ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.632     2.063    i_vga_controller/CLK
    SLICE_X110Y64        FDCE                                         r  i_vga_controller/VCntxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y64        FDCE (Prop_fdce_C_Q)         0.141     2.204 f  i_vga_controller/VCntxDP_reg[1]/Q
                         net (fo=12, routed)          0.126     2.330    i_vga_controller/sel0[1]
    SLICE_X112Y65        LUT6 (Prop_lut6_I1_O)        0.045     2.375 r  i_vga_controller/VCntxDP[11]_i_4/O
                         net (fo=12, routed)          0.162     2.537    i_vga_controller/VCntxDP[11]_i_4_n_0
    SLICE_X110Y65        LUT6 (Prop_lut6_I2_O)        0.045     2.582 r  i_vga_controller/VCntxDP[3]_i_1/O
                         net (fo=1, routed)           0.000     2.582    i_vga_controller/VCntxDN[3]
    SLICE_X110Y65        FDCE                                         r  i_vga_controller/VCntxDP_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.902     2.622    i_vga_controller/CLK
    SLICE_X110Y65        FDCE                                         r  i_vga_controller/VCntxDP_reg[3]/C
                         clock pessimism             -0.545     2.077    
    SLICE_X110Y65        FDCE (Hold_fdce_C_D)         0.091     2.168    i_vga_controller/VCntxDP_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.168    
                         arrival time                           2.582    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 i_vga_controller/VCntxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/VCntxDP_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.231ns (44.429%)  route 0.289ns (55.571%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.622ns
    Source Clock Delay      (SCD):    2.063ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.632     2.063    i_vga_controller/CLK
    SLICE_X110Y64        FDCE                                         r  i_vga_controller/VCntxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y64        FDCE (Prop_fdce_C_Q)         0.141     2.204 f  i_vga_controller/VCntxDP_reg[1]/Q
                         net (fo=12, routed)          0.126     2.330    i_vga_controller/sel0[1]
    SLICE_X112Y65        LUT6 (Prop_lut6_I1_O)        0.045     2.375 r  i_vga_controller/VCntxDP[11]_i_4/O
                         net (fo=12, routed)          0.163     2.538    i_vga_controller/VCntxDP[11]_i_4_n_0
    SLICE_X110Y65        LUT6 (Prop_lut6_I2_O)        0.045     2.583 r  i_vga_controller/VCntxDP[7]_i_1/O
                         net (fo=1, routed)           0.000     2.583    i_vga_controller/VCntxDN[7]
    SLICE_X110Y65        FDCE                                         r  i_vga_controller/VCntxDP_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.902     2.622    i_vga_controller/CLK
    SLICE_X110Y65        FDCE                                         r  i_vga_controller/VCntxDP_reg[7]/C
                         clock pessimism             -0.545     2.077    
    SLICE_X110Y65        FDCE (Hold_fdce_C_D)         0.092     2.169    i_vga_controller/VCntxDP_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.169    
                         arrival time                           2.583    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 i_vga_controller/VCntxDP_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/VCntxDP_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.231ns (44.475%)  route 0.288ns (55.525%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.617ns
    Source Clock Delay      (SCD):    2.060ns
    Clock Pessimism Removal (CPR):    0.557ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.629     2.060    i_vga_controller/CLK
    SLICE_X109Y67        FDCE                                         r  i_vga_controller/VCntxDP_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y67        FDCE (Prop_fdce_C_Q)         0.141     2.201 r  i_vga_controller/VCntxDP_reg[8]/Q
                         net (fo=10, routed)          0.214     2.416    i_vga_controller/sel0[8]
    SLICE_X109Y67        LUT5 (Prop_lut5_I0_O)        0.045     2.461 r  i_vga_controller/VCntxDP[11]_i_3/O
                         net (fo=12, routed)          0.074     2.535    i_vga_controller/VCntxDP[11]_i_3_n_0
    SLICE_X109Y67        LUT6 (Prop_lut6_I1_O)        0.045     2.580 r  i_vga_controller/VCntxDP[9]_i_1/O
                         net (fo=1, routed)           0.000     2.580    i_vga_controller/VCntxDN[9]
    SLICE_X109Y67        FDCE                                         r  i_vga_controller/VCntxDP_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.897     2.617    i_vga_controller/CLK
    SLICE_X109Y67        FDCE                                         r  i_vga_controller/VCntxDP_reg[9]/C
                         clock pessimism             -0.557     2.060    
    SLICE_X109Y67        FDCE (Hold_fdce_C_D)         0.092     2.152    i_vga_controller/VCntxDP_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.152    
                         arrival time                           2.580    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 i_vga_controller/VCntxDP_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/VCntxDP_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.231ns (44.389%)  route 0.289ns (55.611%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.617ns
    Source Clock Delay      (SCD):    2.060ns
    Clock Pessimism Removal (CPR):    0.557ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.629     2.060    i_vga_controller/CLK
    SLICE_X109Y67        FDCE                                         r  i_vga_controller/VCntxDP_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y67        FDCE (Prop_fdce_C_Q)         0.141     2.201 r  i_vga_controller/VCntxDP_reg[8]/Q
                         net (fo=10, routed)          0.214     2.416    i_vga_controller/sel0[8]
    SLICE_X109Y67        LUT5 (Prop_lut5_I0_O)        0.045     2.461 r  i_vga_controller/VCntxDP[11]_i_3/O
                         net (fo=12, routed)          0.075     2.536    i_vga_controller/VCntxDP[11]_i_3_n_0
    SLICE_X109Y67        LUT6 (Prop_lut6_I1_O)        0.045     2.581 r  i_vga_controller/VCntxDP[8]_i_1/O
                         net (fo=1, routed)           0.000     2.581    i_vga_controller/VCntxDN[8]
    SLICE_X109Y67        FDCE                                         r  i_vga_controller/VCntxDP_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.897     2.617    i_vga_controller/CLK
    SLICE_X109Y67        FDCE                                         r  i_vga_controller/VCntxDP_reg[8]/C
                         clock pessimism             -0.557     2.060    
    SLICE_X109Y67        FDCE (Hold_fdce_C_D)         0.091     2.151    i_vga_controller/VCntxDP_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.151    
                         arrival time                           2.581    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 i_vga_controller/VCntxDP_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/VCntxDP_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.231ns (39.269%)  route 0.357ns (60.731%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.618ns
    Source Clock Delay      (SCD):    2.063ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.632     2.063    i_vga_controller/CLK
    SLICE_X110Y65        FDCE                                         r  i_vga_controller/VCntxDP_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y65        FDCE (Prop_fdce_C_Q)         0.141     2.204 r  i_vga_controller/VCntxDP_reg[7]/Q
                         net (fo=11, routed)          0.199     2.403    i_vga_controller/sel0[7]
    SLICE_X110Y66        LUT6 (Prop_lut6_I1_O)        0.045     2.448 r  i_vga_controller/VCntxDP[11]_i_2/O
                         net (fo=12, routed)          0.158     2.606    i_vga_controller/VCntxDP[11]_i_2_n_0
    SLICE_X108Y66        LUT6 (Prop_lut6_I0_O)        0.045     2.651 r  i_vga_controller/VCntxDP[10]_i_1/O
                         net (fo=1, routed)           0.000     2.651    i_vga_controller/VCntxDN[10]
    SLICE_X108Y66        FDCE                                         r  i_vga_controller/VCntxDP_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.898     2.618    i_vga_controller/CLK
    SLICE_X108Y66        FDCE                                         r  i_vga_controller/VCntxDP_reg[10]/C
                         clock pessimism             -0.523     2.095    
    SLICE_X108Y66        FDCE (Hold_fdce_C_D)         0.120     2.215    i_vga_controller/VCntxDP_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.215    
                         arrival time                           2.651    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 i_vga_controller/VCntxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/VCntxDP_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.231ns (38.834%)  route 0.364ns (61.166%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.618ns
    Source Clock Delay      (SCD):    2.063ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.632     2.063    i_vga_controller/CLK
    SLICE_X110Y64        FDCE                                         r  i_vga_controller/VCntxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y64        FDCE (Prop_fdce_C_Q)         0.141     2.204 f  i_vga_controller/VCntxDP_reg[1]/Q
                         net (fo=12, routed)          0.126     2.330    i_vga_controller/sel0[1]
    SLICE_X112Y65        LUT6 (Prop_lut6_I1_O)        0.045     2.375 r  i_vga_controller/VCntxDP[11]_i_4/O
                         net (fo=12, routed)          0.238     2.613    i_vga_controller/VCntxDP[11]_i_4_n_0
    SLICE_X108Y66        LUT6 (Prop_lut6_I2_O)        0.045     2.658 r  i_vga_controller/VCntxDP[4]_i_1/O
                         net (fo=1, routed)           0.000     2.658    i_vga_controller/VCntxDN[4]
    SLICE_X108Y66        FDCE                                         r  i_vga_controller/VCntxDP_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.898     2.618    i_vga_controller/CLK
    SLICE_X108Y66        FDCE                                         r  i_vga_controller/VCntxDP_reg[4]/C
                         clock pessimism             -0.523     2.095    
    SLICE_X108Y66        FDCE (Hold_fdce_C_D)         0.121     2.216    i_vga_controller/VCntxDP_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.216    
                         arrival time                           2.658    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 i_vga_controller/VCntxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/VCntxDP_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.231ns (41.420%)  route 0.327ns (58.580%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.623ns
    Source Clock Delay      (SCD):    2.063ns
    Clock Pessimism Removal (CPR):    0.560ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.632     2.063    i_vga_controller/CLK
    SLICE_X110Y64        FDCE                                         r  i_vga_controller/VCntxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y64        FDCE (Prop_fdce_C_Q)         0.141     2.204 f  i_vga_controller/VCntxDP_reg[1]/Q
                         net (fo=12, routed)          0.126     2.330    i_vga_controller/sel0[1]
    SLICE_X112Y65        LUT6 (Prop_lut6_I1_O)        0.045     2.375 r  i_vga_controller/VCntxDP[11]_i_4/O
                         net (fo=12, routed)          0.201     2.576    i_vga_controller/VCntxDP[11]_i_4_n_0
    SLICE_X110Y64        LUT6 (Prop_lut6_I2_O)        0.045     2.621 r  i_vga_controller/VCntxDP[0]_i_1/O
                         net (fo=1, routed)           0.000     2.621    i_vga_controller/VCntxDN[0]
    SLICE_X110Y64        FDCE                                         r  i_vga_controller/VCntxDP_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.903     2.623    i_vga_controller/CLK
    SLICE_X110Y64        FDCE                                         r  i_vga_controller/VCntxDP_reg[0]/C
                         clock pessimism             -0.560     2.063    
    SLICE_X110Y64        FDCE (Hold_fdce_C_D)         0.092     2.155    i_vga_controller/VCntxDP_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.155    
                         arrival time                           2.621    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 i_vga_controller/VCntxDP_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/VCntxDP_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.382ns (63.596%)  route 0.219ns (36.404%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.618ns
    Source Clock Delay      (SCD):    2.061ns
    Clock Pessimism Removal (CPR):    0.557ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.630     2.061    i_vga_controller/CLK
    SLICE_X108Y66        FDCE                                         r  i_vga_controller/VCntxDP_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y66        FDCE (Prop_fdce_C_Q)         0.164     2.225 r  i_vga_controller/VCntxDP_reg[11]/Q
                         net (fo=5, routed)           0.064     2.289    i_vga_controller/sel0[11]
    SLICE_X109Y66        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.397 r  i_vga_controller/VCntxDP_reg[11]_i_7/O[3]
                         net (fo=1, routed)           0.154     2.552    i_vga_controller/VCntxDP_reg[11]_i_7_n_4
    SLICE_X108Y66        LUT6 (Prop_lut6_I5_O)        0.110     2.662 r  i_vga_controller/VCntxDP[11]_i_1/O
                         net (fo=1, routed)           0.000     2.662    i_vga_controller/VCntxDN[11]
    SLICE_X108Y66        FDCE                                         r  i_vga_controller/VCntxDP_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.898     2.618    i_vga_controller/CLK
    SLICE_X108Y66        FDCE                                         r  i_vga_controller/VCntxDP_reg[11]/C
                         clock pessimism             -0.557     2.061    
    SLICE_X108Y66        FDCE (Hold_fdce_C_D)         0.121     2.182    i_vga_controller/VCntxDP_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.182    
                         arrival time                           2.662    
  -------------------------------------------------------------------
                         slack                                  0.480    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         13.333      11.178     BUFGCTRL_X0Y16   i_clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         13.333      12.084     MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         13.333      12.333     SLICE_X111Y63    i_vga_controller/FSM_sequential_HStatexDP_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         13.333      12.333     SLICE_X112Y64    i_vga_controller/FSM_sequential_HStatexDP_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         13.333      12.333     SLICE_X110Y66    i_vga_controller/FSM_sequential_VStatexDP_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         13.333      12.333     SLICE_X111Y66    i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         13.333      12.333     SLICE_X108Y63    i_vga_controller/HCntxDP_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         13.333      12.333     SLICE_X109Y63    i_vga_controller/HCntxDP_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         13.333      12.333     SLICE_X109Y63    i_vga_controller/HCntxDP_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         13.333      12.333     SLICE_X109Y63    i_vga_controller/HCntxDP_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.333      200.027    MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X111Y63    i_vga_controller/FSM_sequential_HStatexDP_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X111Y63    i_vga_controller/FSM_sequential_HStatexDP_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X112Y64    i_vga_controller/FSM_sequential_HStatexDP_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X112Y64    i_vga_controller/FSM_sequential_HStatexDP_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X110Y66    i_vga_controller/FSM_sequential_VStatexDP_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X110Y66    i_vga_controller/FSM_sequential_VStatexDP_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X111Y66    i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X111Y66    i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X108Y63    i_vga_controller/HCntxDP_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X108Y63    i_vga_controller/HCntxDP_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X111Y63    i_vga_controller/FSM_sequential_HStatexDP_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X111Y63    i_vga_controller/FSM_sequential_HStatexDP_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X112Y64    i_vga_controller/FSM_sequential_HStatexDP_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X112Y64    i_vga_controller/FSM_sequential_HStatexDP_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X110Y66    i_vga_controller/FSM_sequential_VStatexDP_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X110Y66    i_vga_controller/FSM_sequential_VStatexDP_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X111Y66    i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X111Y66    i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X108Y63    i_vga_controller/HCntxDP_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X108Y63    i_vga_controller/HCntxDP_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        8.199ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.247ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.199ns  (required time - arrival time)
  Source:                 i_vga_controller/HCntxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/FSM_sequential_HStatexDP_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.731ns  (logic 1.234ns (26.084%)  route 3.497ns (73.916%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.409ns = ( 19.743 - 13.333 ) 
    Source Clock Delay      (SCD):    6.989ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.858     6.989    i_vga_controller/CLK
    SLICE_X108Y63        FDCE                                         r  i_vga_controller/HCntxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y63        FDCE (Prop_fdce_C_Q)         0.518     7.507 r  i_vga_controller/HCntxDP_reg[0]/Q
                         net (fo=3, routed)           1.223     8.730    i_vga_controller/HCntxDP[0]
    SLICE_X109Y63        LUT5 (Prop_lut5_I0_O)        0.124     8.854 f  i_vga_controller/HCntxDP[11]_i_6/O
                         net (fo=6, routed)           0.688     9.541    i_vga_controller/HCntxDP[11]_i_6_n_0
    SLICE_X110Y63        LUT4 (Prop_lut4_I0_O)        0.150     9.691 f  i_vga_controller/FSM_sequential_HStatexDP[1]_i_5/O
                         net (fo=1, routed)           0.652    10.343    i_vga_controller/FSM_sequential_HStatexDP[1]_i_5_n_0
    SLICE_X111Y63        LUT6 (Prop_lut6_I4_O)        0.326    10.669 r  i_vga_controller/FSM_sequential_HStatexDP[1]_i_2/O
                         net (fo=2, routed)           0.419    11.088    i_vga_controller/FSM_sequential_HStatexDP[1]_i_2_n_0
    SLICE_X112Y63        LUT2 (Prop_lut2_I0_O)        0.116    11.204 r  i_vga_controller/FSM_sequential_HStatexDP[0]_i_1/O
                         net (fo=1, routed)           0.516    11.720    i_vga_controller/FSM_sequential_HStatexDP[0]_i_1_n_0
    SLICE_X111Y63        FDCE                                         r  i_vga_controller/FSM_sequential_HStatexDP_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.681    19.743    i_vga_controller/CLK
    SLICE_X111Y63        FDCE                                         r  i_vga_controller/FSM_sequential_HStatexDP_reg[0]/C
                         clock pessimism              0.516    20.259    
                         clock uncertainty           -0.070    20.189    
    SLICE_X111Y63        FDCE (Setup_fdce_C_D)       -0.271    19.918    i_vga_controller/FSM_sequential_HStatexDP_reg[0]
  -------------------------------------------------------------------
                         required time                         19.918    
                         arrival time                         -11.720    
  -------------------------------------------------------------------
                         slack                                  8.199    

Slack (MET) :             8.202ns  (required time - arrival time)
  Source:                 i_vga_controller/HCntxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/FSM_sequential_VStatexDP_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.028ns  (logic 1.014ns (20.169%)  route 4.014ns (79.831%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.407ns = ( 19.741 - 13.333 ) 
    Source Clock Delay      (SCD):    6.989ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.858     6.989    i_vga_controller/CLK
    SLICE_X108Y63        FDCE                                         r  i_vga_controller/HCntxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y63        FDCE (Prop_fdce_C_Q)         0.518     7.507 f  i_vga_controller/HCntxDP_reg[0]/Q
                         net (fo=3, routed)           1.223     8.730    i_vga_controller/HCntxDP[0]
    SLICE_X109Y63        LUT5 (Prop_lut5_I0_O)        0.124     8.854 r  i_vga_controller/HCntxDP[11]_i_6/O
                         net (fo=6, routed)           0.928     9.782    i_vga_controller/HCntxDP[11]_i_6_n_0
    SLICE_X112Y64        LUT5 (Prop_lut5_I3_O)        0.124     9.906 r  i_vga_controller/FSM_sequential_VStatexDP[1]_i_8/O
                         net (fo=6, routed)           0.978    10.884    i_vga_controller/FSM_sequential_VStatexDP[1]_i_8_n_0
    SLICE_X111Y66        LUT6 (Prop_lut6_I4_O)        0.124    11.008 r  i_vga_controller/FSM_sequential_VStatexDP[1]_i_5/O
                         net (fo=2, routed)           0.884    11.892    i_vga_controller/FSM_sequential_VStatexDP[1]_i_5_n_0
    SLICE_X110Y66        LUT6 (Prop_lut6_I0_O)        0.124    12.016 r  i_vga_controller/FSM_sequential_VStatexDP[0]_i_1/O
                         net (fo=1, routed)           0.000    12.016    i_vga_controller/FSM_sequential_VStatexDP[0]_i_1_n_0
    SLICE_X110Y66        FDCE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.679    19.741    i_vga_controller/CLK
    SLICE_X110Y66        FDCE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[0]/C
                         clock pessimism              0.516    20.257    
                         clock uncertainty           -0.070    20.187    
    SLICE_X110Y66        FDCE (Setup_fdce_C_D)        0.031    20.218    i_vga_controller/FSM_sequential_VStatexDP_reg[0]
  -------------------------------------------------------------------
                         required time                         20.218    
                         arrival time                         -12.016    
  -------------------------------------------------------------------
                         slack                                  8.202    

Slack (MET) :             8.241ns  (required time - arrival time)
  Source:                 i_vga_controller/HCntxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/FSM_sequential_HStatexDP_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.704ns  (logic 1.235ns (26.253%)  route 3.469ns (73.747%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.409ns = ( 19.743 - 13.333 ) 
    Source Clock Delay      (SCD):    6.989ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.858     6.989    i_vga_controller/CLK
    SLICE_X108Y63        FDCE                                         r  i_vga_controller/HCntxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y63        FDCE (Prop_fdce_C_Q)         0.518     7.507 r  i_vga_controller/HCntxDP_reg[0]/Q
                         net (fo=3, routed)           1.223     8.730    i_vga_controller/HCntxDP[0]
    SLICE_X109Y63        LUT5 (Prop_lut5_I0_O)        0.124     8.854 f  i_vga_controller/HCntxDP[11]_i_6/O
                         net (fo=6, routed)           0.688     9.541    i_vga_controller/HCntxDP[11]_i_6_n_0
    SLICE_X110Y63        LUT4 (Prop_lut4_I0_O)        0.150     9.691 f  i_vga_controller/FSM_sequential_HStatexDP[1]_i_5/O
                         net (fo=1, routed)           0.652    10.343    i_vga_controller/FSM_sequential_HStatexDP[1]_i_5_n_0
    SLICE_X111Y63        LUT6 (Prop_lut6_I4_O)        0.326    10.669 r  i_vga_controller/FSM_sequential_HStatexDP[1]_i_2/O
                         net (fo=2, routed)           0.571    11.240    i_vga_controller/FSM_sequential_HStatexDP[1]_i_2_n_0
    SLICE_X112Y64        LUT3 (Prop_lut3_I1_O)        0.117    11.357 r  i_vga_controller/FSM_sequential_HStatexDP[1]_i_1/O
                         net (fo=1, routed)           0.336    11.693    i_vga_controller/FSM_sequential_HStatexDP[1]_i_1_n_0
    SLICE_X112Y64        FDCE                                         r  i_vga_controller/FSM_sequential_HStatexDP_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.681    19.743    i_vga_controller/CLK
    SLICE_X112Y64        FDCE                                         r  i_vga_controller/FSM_sequential_HStatexDP_reg[1]/C
                         clock pessimism              0.516    20.259    
                         clock uncertainty           -0.070    20.189    
    SLICE_X112Y64        FDCE (Setup_fdce_C_D)       -0.255    19.934    i_vga_controller/FSM_sequential_HStatexDP_reg[1]
  -------------------------------------------------------------------
                         required time                         19.934    
                         arrival time                         -11.693    
  -------------------------------------------------------------------
                         slack                                  8.241    

Slack (MET) :             8.349ns  (required time - arrival time)
  Source:                 i_vga_controller/HCntxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/VCntxDP_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.918ns  (logic 2.049ns (41.666%)  route 2.869ns (58.334%))
  Logic Levels:           6  (CARRY4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.403ns = ( 19.737 - 13.333 ) 
    Source Clock Delay      (SCD):    6.989ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.858     6.989    i_vga_controller/CLK
    SLICE_X108Y63        FDCE                                         r  i_vga_controller/HCntxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y63        FDCE (Prop_fdce_C_Q)         0.518     7.507 f  i_vga_controller/HCntxDP_reg[0]/Q
                         net (fo=3, routed)           1.223     8.730    i_vga_controller/HCntxDP[0]
    SLICE_X109Y63        LUT5 (Prop_lut5_I0_O)        0.124     8.854 r  i_vga_controller/HCntxDP[11]_i_6/O
                         net (fo=6, routed)           0.834     9.687    i_vga_controller/HCntxDP[11]_i_6_n_0
    SLICE_X109Y64        LUT6 (Prop_lut6_I2_O)        0.124     9.811 r  i_vga_controller/VCntxDP[3]_i_3/O
                         net (fo=1, routed)           0.000     9.811    i_vga_controller/VCntxDP[3]_i_3_n_0
    SLICE_X109Y64        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.343 r  i_vga_controller/VCntxDP_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.343    i_vga_controller/VCntxDP_reg[3]_i_2_n_0
    SLICE_X109Y65        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.457 r  i_vga_controller/VCntxDP_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.457    i_vga_controller/VCntxDP_reg[7]_i_2_n_0
    SLICE_X109Y66        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.791 r  i_vga_controller/VCntxDP_reg[11]_i_7/O[1]
                         net (fo=1, routed)           0.812    11.603    i_vga_controller/VCntxDP_reg[11]_i_7_n_6
    SLICE_X109Y67        LUT6 (Prop_lut6_I5_O)        0.303    11.906 r  i_vga_controller/VCntxDP[9]_i_1/O
                         net (fo=1, routed)           0.000    11.906    i_vga_controller/VCntxDN[9]
    SLICE_X109Y67        FDCE                                         r  i_vga_controller/VCntxDP_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.675    19.737    i_vga_controller/CLK
    SLICE_X109Y67        FDCE                                         r  i_vga_controller/VCntxDP_reg[9]/C
                         clock pessimism              0.557    20.294    
                         clock uncertainty           -0.070    20.224    
    SLICE_X109Y67        FDCE (Setup_fdce_C_D)        0.031    20.255    i_vga_controller/VCntxDP_reg[9]
  -------------------------------------------------------------------
                         required time                         20.255    
                         arrival time                         -11.906    
  -------------------------------------------------------------------
                         slack                                  8.349    

Slack (MET) :             8.371ns  (required time - arrival time)
  Source:                 i_vga_controller/HCntxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/VCntxDP_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.860ns  (logic 1.014ns (20.863%)  route 3.846ns (79.137%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.408ns = ( 19.742 - 13.333 ) 
    Source Clock Delay      (SCD):    6.989ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.858     6.989    i_vga_controller/CLK
    SLICE_X108Y63        FDCE                                         r  i_vga_controller/HCntxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y63        FDCE (Prop_fdce_C_Q)         0.518     7.507 f  i_vga_controller/HCntxDP_reg[0]/Q
                         net (fo=3, routed)           1.223     8.730    i_vga_controller/HCntxDP[0]
    SLICE_X109Y63        LUT5 (Prop_lut5_I0_O)        0.124     8.854 r  i_vga_controller/HCntxDP[11]_i_6/O
                         net (fo=6, routed)           0.928     9.782    i_vga_controller/HCntxDP[11]_i_6_n_0
    SLICE_X112Y64        LUT5 (Prop_lut5_I3_O)        0.124     9.906 r  i_vga_controller/FSM_sequential_VStatexDP[1]_i_8/O
                         net (fo=6, routed)           0.622    10.528    i_vga_controller/FSM_sequential_VStatexDP[1]_i_8_n_0
    SLICE_X110Y66        LUT6 (Prop_lut6_I2_O)        0.124    10.652 r  i_vga_controller/VCntxDP[11]_i_2/O
                         net (fo=12, routed)          1.073    11.725    i_vga_controller/VCntxDP[11]_i_2_n_0
    SLICE_X110Y65        LUT6 (Prop_lut6_I0_O)        0.124    11.849 r  i_vga_controller/VCntxDP[7]_i_1/O
                         net (fo=1, routed)           0.000    11.849    i_vga_controller/VCntxDN[7]
    SLICE_X110Y65        FDCE                                         r  i_vga_controller/VCntxDP_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.680    19.742    i_vga_controller/CLK
    SLICE_X110Y65        FDCE                                         r  i_vga_controller/VCntxDP_reg[7]/C
                         clock pessimism              0.516    20.258    
                         clock uncertainty           -0.070    20.188    
    SLICE_X110Y65        FDCE (Setup_fdce_C_D)        0.032    20.220    i_vga_controller/VCntxDP_reg[7]
  -------------------------------------------------------------------
                         required time                         20.220    
                         arrival time                         -11.849    
  -------------------------------------------------------------------
                         slack                                  8.371    

Slack (MET) :             8.372ns  (required time - arrival time)
  Source:                 i_vga_controller/HCntxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/VCntxDP_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.859ns  (logic 1.014ns (20.869%)  route 3.845ns (79.131%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.408ns = ( 19.742 - 13.333 ) 
    Source Clock Delay      (SCD):    6.989ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.858     6.989    i_vga_controller/CLK
    SLICE_X108Y63        FDCE                                         r  i_vga_controller/HCntxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y63        FDCE (Prop_fdce_C_Q)         0.518     7.507 f  i_vga_controller/HCntxDP_reg[0]/Q
                         net (fo=3, routed)           1.223     8.730    i_vga_controller/HCntxDP[0]
    SLICE_X109Y63        LUT5 (Prop_lut5_I0_O)        0.124     8.854 r  i_vga_controller/HCntxDP[11]_i_6/O
                         net (fo=6, routed)           0.928     9.782    i_vga_controller/HCntxDP[11]_i_6_n_0
    SLICE_X112Y64        LUT5 (Prop_lut5_I3_O)        0.124     9.906 r  i_vga_controller/FSM_sequential_VStatexDP[1]_i_8/O
                         net (fo=6, routed)           0.622    10.528    i_vga_controller/FSM_sequential_VStatexDP[1]_i_8_n_0
    SLICE_X110Y66        LUT6 (Prop_lut6_I2_O)        0.124    10.652 r  i_vga_controller/VCntxDP[11]_i_2/O
                         net (fo=12, routed)          1.072    11.724    i_vga_controller/VCntxDP[11]_i_2_n_0
    SLICE_X110Y65        LUT6 (Prop_lut6_I0_O)        0.124    11.848 r  i_vga_controller/VCntxDP[6]_i_1/O
                         net (fo=1, routed)           0.000    11.848    i_vga_controller/VCntxDN[6]
    SLICE_X110Y65        FDCE                                         r  i_vga_controller/VCntxDP_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.680    19.742    i_vga_controller/CLK
    SLICE_X110Y65        FDCE                                         r  i_vga_controller/VCntxDP_reg[6]/C
                         clock pessimism              0.516    20.258    
                         clock uncertainty           -0.070    20.188    
    SLICE_X110Y65        FDCE (Setup_fdce_C_D)        0.031    20.219    i_vga_controller/VCntxDP_reg[6]
  -------------------------------------------------------------------
                         required time                         20.219    
                         arrival time                         -11.848    
  -------------------------------------------------------------------
                         slack                                  8.372    

Slack (MET) :             8.408ns  (required time - arrival time)
  Source:                 i_vga_controller/HCntxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/VCntxDP_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.824ns  (logic 1.014ns (21.019%)  route 3.810ns (78.981%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.409ns = ( 19.743 - 13.333 ) 
    Source Clock Delay      (SCD):    6.989ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.858     6.989    i_vga_controller/CLK
    SLICE_X108Y63        FDCE                                         r  i_vga_controller/HCntxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y63        FDCE (Prop_fdce_C_Q)         0.518     7.507 f  i_vga_controller/HCntxDP_reg[0]/Q
                         net (fo=3, routed)           1.223     8.730    i_vga_controller/HCntxDP[0]
    SLICE_X109Y63        LUT5 (Prop_lut5_I0_O)        0.124     8.854 r  i_vga_controller/HCntxDP[11]_i_6/O
                         net (fo=6, routed)           0.928     9.782    i_vga_controller/HCntxDP[11]_i_6_n_0
    SLICE_X112Y64        LUT5 (Prop_lut5_I3_O)        0.124     9.906 r  i_vga_controller/FSM_sequential_VStatexDP[1]_i_8/O
                         net (fo=6, routed)           0.622    10.528    i_vga_controller/FSM_sequential_VStatexDP[1]_i_8_n_0
    SLICE_X110Y66        LUT6 (Prop_lut6_I2_O)        0.124    10.652 r  i_vga_controller/VCntxDP[11]_i_2/O
                         net (fo=12, routed)          1.037    11.689    i_vga_controller/VCntxDP[11]_i_2_n_0
    SLICE_X110Y64        LUT6 (Prop_lut6_I0_O)        0.124    11.813 r  i_vga_controller/VCntxDP[2]_i_1/O
                         net (fo=1, routed)           0.000    11.813    i_vga_controller/VCntxDN[2]
    SLICE_X110Y64        FDCE                                         r  i_vga_controller/VCntxDP_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.681    19.743    i_vga_controller/CLK
    SLICE_X110Y64        FDCE                                         r  i_vga_controller/VCntxDP_reg[2]/C
                         clock pessimism              0.516    20.259    
                         clock uncertainty           -0.070    20.189    
    SLICE_X110Y64        FDCE (Setup_fdce_C_D)        0.032    20.221    i_vga_controller/VCntxDP_reg[2]
  -------------------------------------------------------------------
                         required time                         20.221    
                         arrival time                         -11.813    
  -------------------------------------------------------------------
                         slack                                  8.408    

Slack (MET) :             8.419ns  (required time - arrival time)
  Source:                 i_vga_controller/HCntxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/FSM_sequential_VStatexDP_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.809ns  (logic 1.014ns (21.087%)  route 3.795ns (78.913%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.407ns = ( 19.741 - 13.333 ) 
    Source Clock Delay      (SCD):    6.989ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.858     6.989    i_vga_controller/CLK
    SLICE_X108Y63        FDCE                                         r  i_vga_controller/HCntxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y63        FDCE (Prop_fdce_C_Q)         0.518     7.507 f  i_vga_controller/HCntxDP_reg[0]/Q
                         net (fo=3, routed)           1.223     8.730    i_vga_controller/HCntxDP[0]
    SLICE_X109Y63        LUT5 (Prop_lut5_I0_O)        0.124     8.854 r  i_vga_controller/HCntxDP[11]_i_6/O
                         net (fo=6, routed)           0.928     9.782    i_vga_controller/HCntxDP[11]_i_6_n_0
    SLICE_X112Y64        LUT5 (Prop_lut5_I3_O)        0.124     9.906 r  i_vga_controller/FSM_sequential_VStatexDP[1]_i_8/O
                         net (fo=6, routed)           0.978    10.884    i_vga_controller/FSM_sequential_VStatexDP[1]_i_8_n_0
    SLICE_X111Y66        LUT6 (Prop_lut6_I4_O)        0.124    11.008 r  i_vga_controller/FSM_sequential_VStatexDP[1]_i_5/O
                         net (fo=2, routed)           0.665    11.673    i_vga_controller/FSM_sequential_VStatexDP[1]_i_5_n_0
    SLICE_X111Y66        LUT6 (Prop_lut6_I4_O)        0.124    11.797 r  i_vga_controller/FSM_sequential_VStatexDP[1]_i_1/O
                         net (fo=1, routed)           0.000    11.797    i_vga_controller/FSM_sequential_VStatexDP[1]_i_1_n_0
    SLICE_X111Y66        FDCE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.679    19.741    i_vga_controller/CLK
    SLICE_X111Y66        FDCE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
                         clock pessimism              0.516    20.257    
                         clock uncertainty           -0.070    20.187    
    SLICE_X111Y66        FDCE (Setup_fdce_C_D)        0.029    20.216    i_vga_controller/FSM_sequential_VStatexDP_reg[1]
  -------------------------------------------------------------------
                         required time                         20.216    
                         arrival time                         -11.797    
  -------------------------------------------------------------------
                         slack                                  8.419    

Slack (MET) :             8.427ns  (required time - arrival time)
  Source:                 i_vga_controller/HCntxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/VCntxDP_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.838ns  (logic 1.014ns (20.960%)  route 3.824ns (79.040%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.403ns = ( 19.737 - 13.333 ) 
    Source Clock Delay      (SCD):    6.989ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.858     6.989    i_vga_controller/CLK
    SLICE_X108Y63        FDCE                                         r  i_vga_controller/HCntxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y63        FDCE (Prop_fdce_C_Q)         0.518     7.507 f  i_vga_controller/HCntxDP_reg[0]/Q
                         net (fo=3, routed)           1.223     8.730    i_vga_controller/HCntxDP[0]
    SLICE_X109Y63        LUT5 (Prop_lut5_I0_O)        0.124     8.854 r  i_vga_controller/HCntxDP[11]_i_6/O
                         net (fo=6, routed)           0.928     9.782    i_vga_controller/HCntxDP[11]_i_6_n_0
    SLICE_X112Y64        LUT5 (Prop_lut5_I3_O)        0.124     9.906 r  i_vga_controller/FSM_sequential_VStatexDP[1]_i_8/O
                         net (fo=6, routed)           0.622    10.528    i_vga_controller/FSM_sequential_VStatexDP[1]_i_8_n_0
    SLICE_X110Y66        LUT6 (Prop_lut6_I2_O)        0.124    10.652 r  i_vga_controller/VCntxDP[11]_i_2/O
                         net (fo=12, routed)          1.051    11.702    i_vga_controller/VCntxDP[11]_i_2_n_0
    SLICE_X109Y67        LUT6 (Prop_lut6_I0_O)        0.124    11.826 r  i_vga_controller/VCntxDP[8]_i_1/O
                         net (fo=1, routed)           0.000    11.826    i_vga_controller/VCntxDN[8]
    SLICE_X109Y67        FDCE                                         r  i_vga_controller/VCntxDP_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.675    19.737    i_vga_controller/CLK
    SLICE_X109Y67        FDCE                                         r  i_vga_controller/VCntxDP_reg[8]/C
                         clock pessimism              0.557    20.294    
                         clock uncertainty           -0.070    20.224    
    SLICE_X109Y67        FDCE (Setup_fdce_C_D)        0.029    20.253    i_vga_controller/VCntxDP_reg[8]
  -------------------------------------------------------------------
                         required time                         20.253    
                         arrival time                         -11.826    
  -------------------------------------------------------------------
                         slack                                  8.427    

Slack (MET) :             8.449ns  (required time - arrival time)
  Source:                 i_vga_controller/HCntxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/VCntxDP_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.867ns  (logic 1.014ns (20.835%)  route 3.853ns (79.165%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.404ns = ( 19.738 - 13.333 ) 
    Source Clock Delay      (SCD):    6.989ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.858     6.989    i_vga_controller/CLK
    SLICE_X108Y63        FDCE                                         r  i_vga_controller/HCntxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y63        FDCE (Prop_fdce_C_Q)         0.518     7.507 f  i_vga_controller/HCntxDP_reg[0]/Q
                         net (fo=3, routed)           1.223     8.730    i_vga_controller/HCntxDP[0]
    SLICE_X109Y63        LUT5 (Prop_lut5_I0_O)        0.124     8.854 r  i_vga_controller/HCntxDP[11]_i_6/O
                         net (fo=6, routed)           0.928     9.782    i_vga_controller/HCntxDP[11]_i_6_n_0
    SLICE_X112Y64        LUT5 (Prop_lut5_I3_O)        0.124     9.906 r  i_vga_controller/FSM_sequential_VStatexDP[1]_i_8/O
                         net (fo=6, routed)           0.622    10.528    i_vga_controller/FSM_sequential_VStatexDP[1]_i_8_n_0
    SLICE_X110Y66        LUT6 (Prop_lut6_I2_O)        0.124    10.652 r  i_vga_controller/VCntxDP[11]_i_2/O
                         net (fo=12, routed)          1.080    11.731    i_vga_controller/VCntxDP[11]_i_2_n_0
    SLICE_X108Y66        LUT6 (Prop_lut6_I0_O)        0.124    11.855 r  i_vga_controller/VCntxDP[4]_i_1/O
                         net (fo=1, routed)           0.000    11.855    i_vga_controller/VCntxDN[4]
    SLICE_X108Y66        FDCE                                         r  i_vga_controller/VCntxDP_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.676    19.738    i_vga_controller/CLK
    SLICE_X108Y66        FDCE                                         r  i_vga_controller/VCntxDP_reg[4]/C
                         clock pessimism              0.557    20.295    
                         clock uncertainty           -0.070    20.225    
    SLICE_X108Y66        FDCE (Setup_fdce_C_D)        0.079    20.304    i_vga_controller/VCntxDP_reg[4]
  -------------------------------------------------------------------
                         required time                         20.304    
                         arrival time                         -11.855    
  -------------------------------------------------------------------
                         slack                                  8.449    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 i_vga_controller/FSM_sequential_VStatexDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/FSM_sequential_VStatexDP_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.186ns (44.221%)  route 0.235ns (55.779%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.621ns
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.631     2.062    i_vga_controller/CLK
    SLICE_X110Y66        FDCE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y66        FDCE (Prop_fdce_C_Q)         0.141     2.203 r  i_vga_controller/FSM_sequential_VStatexDP_reg[0]/Q
                         net (fo=12, routed)          0.235     2.438    i_vga_controller/VStatexDP[0]
    SLICE_X111Y66        LUT6 (Prop_lut6_I0_O)        0.045     2.483 r  i_vga_controller/FSM_sequential_VStatexDP[1]_i_1/O
                         net (fo=1, routed)           0.000     2.483    i_vga_controller/FSM_sequential_VStatexDP[1]_i_1_n_0
    SLICE_X111Y66        FDCE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.901     2.621    i_vga_controller/CLK
    SLICE_X111Y66        FDCE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
                         clock pessimism             -0.546     2.075    
                         clock uncertainty            0.070     2.145    
    SLICE_X111Y66        FDCE (Hold_fdce_C_D)         0.091     2.236    i_vga_controller/FSM_sequential_VStatexDP_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.236    
                         arrival time                           2.483    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 i_vga_controller/FSM_sequential_VStatexDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/FSM_sequential_VStatexDP_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.186ns (36.880%)  route 0.318ns (63.120%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.621ns
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.631     2.062    i_vga_controller/CLK
    SLICE_X110Y66        FDCE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y66        FDCE (Prop_fdce_C_Q)         0.141     2.203 r  i_vga_controller/FSM_sequential_VStatexDP_reg[0]/Q
                         net (fo=12, routed)          0.318     2.522    i_vga_controller/VStatexDP[0]
    SLICE_X110Y66        LUT6 (Prop_lut6_I5_O)        0.045     2.567 r  i_vga_controller/FSM_sequential_VStatexDP[0]_i_1/O
                         net (fo=1, routed)           0.000     2.567    i_vga_controller/FSM_sequential_VStatexDP[0]_i_1_n_0
    SLICE_X110Y66        FDCE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.901     2.621    i_vga_controller/CLK
    SLICE_X110Y66        FDCE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[0]/C
                         clock pessimism             -0.559     2.062    
                         clock uncertainty            0.070     2.132    
    SLICE_X110Y66        FDCE (Hold_fdce_C_D)         0.092     2.224    i_vga_controller/FSM_sequential_VStatexDP_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.224    
                         arrival time                           2.567    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 i_vga_controller/VCntxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/VCntxDP_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.231ns (44.515%)  route 0.288ns (55.485%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.622ns
    Source Clock Delay      (SCD):    2.063ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.632     2.063    i_vga_controller/CLK
    SLICE_X110Y64        FDCE                                         r  i_vga_controller/VCntxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y64        FDCE (Prop_fdce_C_Q)         0.141     2.204 f  i_vga_controller/VCntxDP_reg[1]/Q
                         net (fo=12, routed)          0.126     2.330    i_vga_controller/sel0[1]
    SLICE_X112Y65        LUT6 (Prop_lut6_I1_O)        0.045     2.375 r  i_vga_controller/VCntxDP[11]_i_4/O
                         net (fo=12, routed)          0.162     2.537    i_vga_controller/VCntxDP[11]_i_4_n_0
    SLICE_X110Y65        LUT6 (Prop_lut6_I2_O)        0.045     2.582 r  i_vga_controller/VCntxDP[3]_i_1/O
                         net (fo=1, routed)           0.000     2.582    i_vga_controller/VCntxDN[3]
    SLICE_X110Y65        FDCE                                         r  i_vga_controller/VCntxDP_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.902     2.622    i_vga_controller/CLK
    SLICE_X110Y65        FDCE                                         r  i_vga_controller/VCntxDP_reg[3]/C
                         clock pessimism             -0.545     2.077    
                         clock uncertainty            0.070     2.147    
    SLICE_X110Y65        FDCE (Hold_fdce_C_D)         0.091     2.238    i_vga_controller/VCntxDP_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.238    
                         arrival time                           2.582    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 i_vga_controller/VCntxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/VCntxDP_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.231ns (44.429%)  route 0.289ns (55.571%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.622ns
    Source Clock Delay      (SCD):    2.063ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.632     2.063    i_vga_controller/CLK
    SLICE_X110Y64        FDCE                                         r  i_vga_controller/VCntxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y64        FDCE (Prop_fdce_C_Q)         0.141     2.204 f  i_vga_controller/VCntxDP_reg[1]/Q
                         net (fo=12, routed)          0.126     2.330    i_vga_controller/sel0[1]
    SLICE_X112Y65        LUT6 (Prop_lut6_I1_O)        0.045     2.375 r  i_vga_controller/VCntxDP[11]_i_4/O
                         net (fo=12, routed)          0.163     2.538    i_vga_controller/VCntxDP[11]_i_4_n_0
    SLICE_X110Y65        LUT6 (Prop_lut6_I2_O)        0.045     2.583 r  i_vga_controller/VCntxDP[7]_i_1/O
                         net (fo=1, routed)           0.000     2.583    i_vga_controller/VCntxDN[7]
    SLICE_X110Y65        FDCE                                         r  i_vga_controller/VCntxDP_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.902     2.622    i_vga_controller/CLK
    SLICE_X110Y65        FDCE                                         r  i_vga_controller/VCntxDP_reg[7]/C
                         clock pessimism             -0.545     2.077    
                         clock uncertainty            0.070     2.147    
    SLICE_X110Y65        FDCE (Hold_fdce_C_D)         0.092     2.239    i_vga_controller/VCntxDP_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.239    
                         arrival time                           2.583    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 i_vga_controller/VCntxDP_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/VCntxDP_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.231ns (44.475%)  route 0.288ns (55.525%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.617ns
    Source Clock Delay      (SCD):    2.060ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.629     2.060    i_vga_controller/CLK
    SLICE_X109Y67        FDCE                                         r  i_vga_controller/VCntxDP_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y67        FDCE (Prop_fdce_C_Q)         0.141     2.201 r  i_vga_controller/VCntxDP_reg[8]/Q
                         net (fo=10, routed)          0.214     2.416    i_vga_controller/sel0[8]
    SLICE_X109Y67        LUT5 (Prop_lut5_I0_O)        0.045     2.461 r  i_vga_controller/VCntxDP[11]_i_3/O
                         net (fo=12, routed)          0.074     2.535    i_vga_controller/VCntxDP[11]_i_3_n_0
    SLICE_X109Y67        LUT6 (Prop_lut6_I1_O)        0.045     2.580 r  i_vga_controller/VCntxDP[9]_i_1/O
                         net (fo=1, routed)           0.000     2.580    i_vga_controller/VCntxDN[9]
    SLICE_X109Y67        FDCE                                         r  i_vga_controller/VCntxDP_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.897     2.617    i_vga_controller/CLK
    SLICE_X109Y67        FDCE                                         r  i_vga_controller/VCntxDP_reg[9]/C
                         clock pessimism             -0.557     2.060    
                         clock uncertainty            0.070     2.130    
    SLICE_X109Y67        FDCE (Hold_fdce_C_D)         0.092     2.222    i_vga_controller/VCntxDP_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.222    
                         arrival time                           2.580    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 i_vga_controller/VCntxDP_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/VCntxDP_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.231ns (44.389%)  route 0.289ns (55.611%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.617ns
    Source Clock Delay      (SCD):    2.060ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.629     2.060    i_vga_controller/CLK
    SLICE_X109Y67        FDCE                                         r  i_vga_controller/VCntxDP_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y67        FDCE (Prop_fdce_C_Q)         0.141     2.201 r  i_vga_controller/VCntxDP_reg[8]/Q
                         net (fo=10, routed)          0.214     2.416    i_vga_controller/sel0[8]
    SLICE_X109Y67        LUT5 (Prop_lut5_I0_O)        0.045     2.461 r  i_vga_controller/VCntxDP[11]_i_3/O
                         net (fo=12, routed)          0.075     2.536    i_vga_controller/VCntxDP[11]_i_3_n_0
    SLICE_X109Y67        LUT6 (Prop_lut6_I1_O)        0.045     2.581 r  i_vga_controller/VCntxDP[8]_i_1/O
                         net (fo=1, routed)           0.000     2.581    i_vga_controller/VCntxDN[8]
    SLICE_X109Y67        FDCE                                         r  i_vga_controller/VCntxDP_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.897     2.617    i_vga_controller/CLK
    SLICE_X109Y67        FDCE                                         r  i_vga_controller/VCntxDP_reg[8]/C
                         clock pessimism             -0.557     2.060    
                         clock uncertainty            0.070     2.130    
    SLICE_X109Y67        FDCE (Hold_fdce_C_D)         0.091     2.221    i_vga_controller/VCntxDP_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.221    
                         arrival time                           2.581    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 i_vga_controller/VCntxDP_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/VCntxDP_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.231ns (39.269%)  route 0.357ns (60.731%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.618ns
    Source Clock Delay      (SCD):    2.063ns
    Clock Pessimism Removal (CPR):    0.523ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.632     2.063    i_vga_controller/CLK
    SLICE_X110Y65        FDCE                                         r  i_vga_controller/VCntxDP_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y65        FDCE (Prop_fdce_C_Q)         0.141     2.204 r  i_vga_controller/VCntxDP_reg[7]/Q
                         net (fo=11, routed)          0.199     2.403    i_vga_controller/sel0[7]
    SLICE_X110Y66        LUT6 (Prop_lut6_I1_O)        0.045     2.448 r  i_vga_controller/VCntxDP[11]_i_2/O
                         net (fo=12, routed)          0.158     2.606    i_vga_controller/VCntxDP[11]_i_2_n_0
    SLICE_X108Y66        LUT6 (Prop_lut6_I0_O)        0.045     2.651 r  i_vga_controller/VCntxDP[10]_i_1/O
                         net (fo=1, routed)           0.000     2.651    i_vga_controller/VCntxDN[10]
    SLICE_X108Y66        FDCE                                         r  i_vga_controller/VCntxDP_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.898     2.618    i_vga_controller/CLK
    SLICE_X108Y66        FDCE                                         r  i_vga_controller/VCntxDP_reg[10]/C
                         clock pessimism             -0.523     2.095    
                         clock uncertainty            0.070     2.165    
    SLICE_X108Y66        FDCE (Hold_fdce_C_D)         0.120     2.285    i_vga_controller/VCntxDP_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.285    
                         arrival time                           2.651    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 i_vga_controller/VCntxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/VCntxDP_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.231ns (38.834%)  route 0.364ns (61.166%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.618ns
    Source Clock Delay      (SCD):    2.063ns
    Clock Pessimism Removal (CPR):    0.523ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.632     2.063    i_vga_controller/CLK
    SLICE_X110Y64        FDCE                                         r  i_vga_controller/VCntxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y64        FDCE (Prop_fdce_C_Q)         0.141     2.204 f  i_vga_controller/VCntxDP_reg[1]/Q
                         net (fo=12, routed)          0.126     2.330    i_vga_controller/sel0[1]
    SLICE_X112Y65        LUT6 (Prop_lut6_I1_O)        0.045     2.375 r  i_vga_controller/VCntxDP[11]_i_4/O
                         net (fo=12, routed)          0.238     2.613    i_vga_controller/VCntxDP[11]_i_4_n_0
    SLICE_X108Y66        LUT6 (Prop_lut6_I2_O)        0.045     2.658 r  i_vga_controller/VCntxDP[4]_i_1/O
                         net (fo=1, routed)           0.000     2.658    i_vga_controller/VCntxDN[4]
    SLICE_X108Y66        FDCE                                         r  i_vga_controller/VCntxDP_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.898     2.618    i_vga_controller/CLK
    SLICE_X108Y66        FDCE                                         r  i_vga_controller/VCntxDP_reg[4]/C
                         clock pessimism             -0.523     2.095    
                         clock uncertainty            0.070     2.165    
    SLICE_X108Y66        FDCE (Hold_fdce_C_D)         0.121     2.286    i_vga_controller/VCntxDP_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.286    
                         arrival time                           2.658    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 i_vga_controller/VCntxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/VCntxDP_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.231ns (41.420%)  route 0.327ns (58.580%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.623ns
    Source Clock Delay      (SCD):    2.063ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.632     2.063    i_vga_controller/CLK
    SLICE_X110Y64        FDCE                                         r  i_vga_controller/VCntxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y64        FDCE (Prop_fdce_C_Q)         0.141     2.204 f  i_vga_controller/VCntxDP_reg[1]/Q
                         net (fo=12, routed)          0.126     2.330    i_vga_controller/sel0[1]
    SLICE_X112Y65        LUT6 (Prop_lut6_I1_O)        0.045     2.375 r  i_vga_controller/VCntxDP[11]_i_4/O
                         net (fo=12, routed)          0.201     2.576    i_vga_controller/VCntxDP[11]_i_4_n_0
    SLICE_X110Y64        LUT6 (Prop_lut6_I2_O)        0.045     2.621 r  i_vga_controller/VCntxDP[0]_i_1/O
                         net (fo=1, routed)           0.000     2.621    i_vga_controller/VCntxDN[0]
    SLICE_X110Y64        FDCE                                         r  i_vga_controller/VCntxDP_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.903     2.623    i_vga_controller/CLK
    SLICE_X110Y64        FDCE                                         r  i_vga_controller/VCntxDP_reg[0]/C
                         clock pessimism             -0.560     2.063    
                         clock uncertainty            0.070     2.133    
    SLICE_X110Y64        FDCE (Hold_fdce_C_D)         0.092     2.225    i_vga_controller/VCntxDP_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.225    
                         arrival time                           2.621    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 i_vga_controller/VCntxDP_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/VCntxDP_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.382ns (63.596%)  route 0.219ns (36.404%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.618ns
    Source Clock Delay      (SCD):    2.061ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.630     2.061    i_vga_controller/CLK
    SLICE_X108Y66        FDCE                                         r  i_vga_controller/VCntxDP_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y66        FDCE (Prop_fdce_C_Q)         0.164     2.225 r  i_vga_controller/VCntxDP_reg[11]/Q
                         net (fo=5, routed)           0.064     2.289    i_vga_controller/sel0[11]
    SLICE_X109Y66        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.397 r  i_vga_controller/VCntxDP_reg[11]_i_7/O[3]
                         net (fo=1, routed)           0.154     2.552    i_vga_controller/VCntxDP_reg[11]_i_7_n_4
    SLICE_X108Y66        LUT6 (Prop_lut6_I5_O)        0.110     2.662 r  i_vga_controller/VCntxDP[11]_i_1/O
                         net (fo=1, routed)           0.000     2.662    i_vga_controller/VCntxDN[11]
    SLICE_X108Y66        FDCE                                         r  i_vga_controller/VCntxDP_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.898     2.618    i_vga_controller/CLK
    SLICE_X108Y66        FDCE                                         r  i_vga_controller/VCntxDP_reg[11]/C
                         clock pessimism             -0.557     2.061    
                         clock uncertainty            0.070     2.131    
    SLICE_X108Y66        FDCE (Hold_fdce_C_D)         0.121     2.252    i_vga_controller/VCntxDP_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.252    
                         arrival time                           2.662    
  -------------------------------------------------------------------
                         slack                                  0.410    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        8.199ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.247ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.199ns  (required time - arrival time)
  Source:                 i_vga_controller/HCntxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/FSM_sequential_HStatexDP_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.731ns  (logic 1.234ns (26.084%)  route 3.497ns (73.916%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.409ns = ( 19.743 - 13.333 ) 
    Source Clock Delay      (SCD):    6.989ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.858     6.989    i_vga_controller/CLK
    SLICE_X108Y63        FDCE                                         r  i_vga_controller/HCntxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y63        FDCE (Prop_fdce_C_Q)         0.518     7.507 r  i_vga_controller/HCntxDP_reg[0]/Q
                         net (fo=3, routed)           1.223     8.730    i_vga_controller/HCntxDP[0]
    SLICE_X109Y63        LUT5 (Prop_lut5_I0_O)        0.124     8.854 f  i_vga_controller/HCntxDP[11]_i_6/O
                         net (fo=6, routed)           0.688     9.541    i_vga_controller/HCntxDP[11]_i_6_n_0
    SLICE_X110Y63        LUT4 (Prop_lut4_I0_O)        0.150     9.691 f  i_vga_controller/FSM_sequential_HStatexDP[1]_i_5/O
                         net (fo=1, routed)           0.652    10.343    i_vga_controller/FSM_sequential_HStatexDP[1]_i_5_n_0
    SLICE_X111Y63        LUT6 (Prop_lut6_I4_O)        0.326    10.669 r  i_vga_controller/FSM_sequential_HStatexDP[1]_i_2/O
                         net (fo=2, routed)           0.419    11.088    i_vga_controller/FSM_sequential_HStatexDP[1]_i_2_n_0
    SLICE_X112Y63        LUT2 (Prop_lut2_I0_O)        0.116    11.204 r  i_vga_controller/FSM_sequential_HStatexDP[0]_i_1/O
                         net (fo=1, routed)           0.516    11.720    i_vga_controller/FSM_sequential_HStatexDP[0]_i_1_n_0
    SLICE_X111Y63        FDCE                                         r  i_vga_controller/FSM_sequential_HStatexDP_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.681    19.743    i_vga_controller/CLK
    SLICE_X111Y63        FDCE                                         r  i_vga_controller/FSM_sequential_HStatexDP_reg[0]/C
                         clock pessimism              0.516    20.259    
                         clock uncertainty           -0.070    20.189    
    SLICE_X111Y63        FDCE (Setup_fdce_C_D)       -0.271    19.918    i_vga_controller/FSM_sequential_HStatexDP_reg[0]
  -------------------------------------------------------------------
                         required time                         19.918    
                         arrival time                         -11.720    
  -------------------------------------------------------------------
                         slack                                  8.199    

Slack (MET) :             8.202ns  (required time - arrival time)
  Source:                 i_vga_controller/HCntxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/FSM_sequential_VStatexDP_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.028ns  (logic 1.014ns (20.169%)  route 4.014ns (79.831%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.407ns = ( 19.741 - 13.333 ) 
    Source Clock Delay      (SCD):    6.989ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.858     6.989    i_vga_controller/CLK
    SLICE_X108Y63        FDCE                                         r  i_vga_controller/HCntxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y63        FDCE (Prop_fdce_C_Q)         0.518     7.507 f  i_vga_controller/HCntxDP_reg[0]/Q
                         net (fo=3, routed)           1.223     8.730    i_vga_controller/HCntxDP[0]
    SLICE_X109Y63        LUT5 (Prop_lut5_I0_O)        0.124     8.854 r  i_vga_controller/HCntxDP[11]_i_6/O
                         net (fo=6, routed)           0.928     9.782    i_vga_controller/HCntxDP[11]_i_6_n_0
    SLICE_X112Y64        LUT5 (Prop_lut5_I3_O)        0.124     9.906 r  i_vga_controller/FSM_sequential_VStatexDP[1]_i_8/O
                         net (fo=6, routed)           0.978    10.884    i_vga_controller/FSM_sequential_VStatexDP[1]_i_8_n_0
    SLICE_X111Y66        LUT6 (Prop_lut6_I4_O)        0.124    11.008 r  i_vga_controller/FSM_sequential_VStatexDP[1]_i_5/O
                         net (fo=2, routed)           0.884    11.892    i_vga_controller/FSM_sequential_VStatexDP[1]_i_5_n_0
    SLICE_X110Y66        LUT6 (Prop_lut6_I0_O)        0.124    12.016 r  i_vga_controller/FSM_sequential_VStatexDP[0]_i_1/O
                         net (fo=1, routed)           0.000    12.016    i_vga_controller/FSM_sequential_VStatexDP[0]_i_1_n_0
    SLICE_X110Y66        FDCE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.679    19.741    i_vga_controller/CLK
    SLICE_X110Y66        FDCE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[0]/C
                         clock pessimism              0.516    20.257    
                         clock uncertainty           -0.070    20.187    
    SLICE_X110Y66        FDCE (Setup_fdce_C_D)        0.031    20.218    i_vga_controller/FSM_sequential_VStatexDP_reg[0]
  -------------------------------------------------------------------
                         required time                         20.218    
                         arrival time                         -12.016    
  -------------------------------------------------------------------
                         slack                                  8.202    

Slack (MET) :             8.241ns  (required time - arrival time)
  Source:                 i_vga_controller/HCntxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/FSM_sequential_HStatexDP_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.704ns  (logic 1.235ns (26.253%)  route 3.469ns (73.747%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.409ns = ( 19.743 - 13.333 ) 
    Source Clock Delay      (SCD):    6.989ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.858     6.989    i_vga_controller/CLK
    SLICE_X108Y63        FDCE                                         r  i_vga_controller/HCntxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y63        FDCE (Prop_fdce_C_Q)         0.518     7.507 r  i_vga_controller/HCntxDP_reg[0]/Q
                         net (fo=3, routed)           1.223     8.730    i_vga_controller/HCntxDP[0]
    SLICE_X109Y63        LUT5 (Prop_lut5_I0_O)        0.124     8.854 f  i_vga_controller/HCntxDP[11]_i_6/O
                         net (fo=6, routed)           0.688     9.541    i_vga_controller/HCntxDP[11]_i_6_n_0
    SLICE_X110Y63        LUT4 (Prop_lut4_I0_O)        0.150     9.691 f  i_vga_controller/FSM_sequential_HStatexDP[1]_i_5/O
                         net (fo=1, routed)           0.652    10.343    i_vga_controller/FSM_sequential_HStatexDP[1]_i_5_n_0
    SLICE_X111Y63        LUT6 (Prop_lut6_I4_O)        0.326    10.669 r  i_vga_controller/FSM_sequential_HStatexDP[1]_i_2/O
                         net (fo=2, routed)           0.571    11.240    i_vga_controller/FSM_sequential_HStatexDP[1]_i_2_n_0
    SLICE_X112Y64        LUT3 (Prop_lut3_I1_O)        0.117    11.357 r  i_vga_controller/FSM_sequential_HStatexDP[1]_i_1/O
                         net (fo=1, routed)           0.336    11.693    i_vga_controller/FSM_sequential_HStatexDP[1]_i_1_n_0
    SLICE_X112Y64        FDCE                                         r  i_vga_controller/FSM_sequential_HStatexDP_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.681    19.743    i_vga_controller/CLK
    SLICE_X112Y64        FDCE                                         r  i_vga_controller/FSM_sequential_HStatexDP_reg[1]/C
                         clock pessimism              0.516    20.259    
                         clock uncertainty           -0.070    20.189    
    SLICE_X112Y64        FDCE (Setup_fdce_C_D)       -0.255    19.934    i_vga_controller/FSM_sequential_HStatexDP_reg[1]
  -------------------------------------------------------------------
                         required time                         19.934    
                         arrival time                         -11.693    
  -------------------------------------------------------------------
                         slack                                  8.241    

Slack (MET) :             8.349ns  (required time - arrival time)
  Source:                 i_vga_controller/HCntxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/VCntxDP_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.918ns  (logic 2.049ns (41.666%)  route 2.869ns (58.334%))
  Logic Levels:           6  (CARRY4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.403ns = ( 19.737 - 13.333 ) 
    Source Clock Delay      (SCD):    6.989ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.858     6.989    i_vga_controller/CLK
    SLICE_X108Y63        FDCE                                         r  i_vga_controller/HCntxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y63        FDCE (Prop_fdce_C_Q)         0.518     7.507 f  i_vga_controller/HCntxDP_reg[0]/Q
                         net (fo=3, routed)           1.223     8.730    i_vga_controller/HCntxDP[0]
    SLICE_X109Y63        LUT5 (Prop_lut5_I0_O)        0.124     8.854 r  i_vga_controller/HCntxDP[11]_i_6/O
                         net (fo=6, routed)           0.834     9.687    i_vga_controller/HCntxDP[11]_i_6_n_0
    SLICE_X109Y64        LUT6 (Prop_lut6_I2_O)        0.124     9.811 r  i_vga_controller/VCntxDP[3]_i_3/O
                         net (fo=1, routed)           0.000     9.811    i_vga_controller/VCntxDP[3]_i_3_n_0
    SLICE_X109Y64        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.343 r  i_vga_controller/VCntxDP_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.343    i_vga_controller/VCntxDP_reg[3]_i_2_n_0
    SLICE_X109Y65        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.457 r  i_vga_controller/VCntxDP_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.457    i_vga_controller/VCntxDP_reg[7]_i_2_n_0
    SLICE_X109Y66        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.791 r  i_vga_controller/VCntxDP_reg[11]_i_7/O[1]
                         net (fo=1, routed)           0.812    11.603    i_vga_controller/VCntxDP_reg[11]_i_7_n_6
    SLICE_X109Y67        LUT6 (Prop_lut6_I5_O)        0.303    11.906 r  i_vga_controller/VCntxDP[9]_i_1/O
                         net (fo=1, routed)           0.000    11.906    i_vga_controller/VCntxDN[9]
    SLICE_X109Y67        FDCE                                         r  i_vga_controller/VCntxDP_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.675    19.737    i_vga_controller/CLK
    SLICE_X109Y67        FDCE                                         r  i_vga_controller/VCntxDP_reg[9]/C
                         clock pessimism              0.557    20.294    
                         clock uncertainty           -0.070    20.224    
    SLICE_X109Y67        FDCE (Setup_fdce_C_D)        0.031    20.255    i_vga_controller/VCntxDP_reg[9]
  -------------------------------------------------------------------
                         required time                         20.255    
                         arrival time                         -11.906    
  -------------------------------------------------------------------
                         slack                                  8.349    

Slack (MET) :             8.371ns  (required time - arrival time)
  Source:                 i_vga_controller/HCntxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/VCntxDP_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.860ns  (logic 1.014ns (20.863%)  route 3.846ns (79.137%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.408ns = ( 19.742 - 13.333 ) 
    Source Clock Delay      (SCD):    6.989ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.858     6.989    i_vga_controller/CLK
    SLICE_X108Y63        FDCE                                         r  i_vga_controller/HCntxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y63        FDCE (Prop_fdce_C_Q)         0.518     7.507 f  i_vga_controller/HCntxDP_reg[0]/Q
                         net (fo=3, routed)           1.223     8.730    i_vga_controller/HCntxDP[0]
    SLICE_X109Y63        LUT5 (Prop_lut5_I0_O)        0.124     8.854 r  i_vga_controller/HCntxDP[11]_i_6/O
                         net (fo=6, routed)           0.928     9.782    i_vga_controller/HCntxDP[11]_i_6_n_0
    SLICE_X112Y64        LUT5 (Prop_lut5_I3_O)        0.124     9.906 r  i_vga_controller/FSM_sequential_VStatexDP[1]_i_8/O
                         net (fo=6, routed)           0.622    10.528    i_vga_controller/FSM_sequential_VStatexDP[1]_i_8_n_0
    SLICE_X110Y66        LUT6 (Prop_lut6_I2_O)        0.124    10.652 r  i_vga_controller/VCntxDP[11]_i_2/O
                         net (fo=12, routed)          1.073    11.725    i_vga_controller/VCntxDP[11]_i_2_n_0
    SLICE_X110Y65        LUT6 (Prop_lut6_I0_O)        0.124    11.849 r  i_vga_controller/VCntxDP[7]_i_1/O
                         net (fo=1, routed)           0.000    11.849    i_vga_controller/VCntxDN[7]
    SLICE_X110Y65        FDCE                                         r  i_vga_controller/VCntxDP_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.680    19.742    i_vga_controller/CLK
    SLICE_X110Y65        FDCE                                         r  i_vga_controller/VCntxDP_reg[7]/C
                         clock pessimism              0.516    20.258    
                         clock uncertainty           -0.070    20.188    
    SLICE_X110Y65        FDCE (Setup_fdce_C_D)        0.032    20.220    i_vga_controller/VCntxDP_reg[7]
  -------------------------------------------------------------------
                         required time                         20.220    
                         arrival time                         -11.849    
  -------------------------------------------------------------------
                         slack                                  8.371    

Slack (MET) :             8.372ns  (required time - arrival time)
  Source:                 i_vga_controller/HCntxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/VCntxDP_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.859ns  (logic 1.014ns (20.869%)  route 3.845ns (79.131%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.408ns = ( 19.742 - 13.333 ) 
    Source Clock Delay      (SCD):    6.989ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.858     6.989    i_vga_controller/CLK
    SLICE_X108Y63        FDCE                                         r  i_vga_controller/HCntxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y63        FDCE (Prop_fdce_C_Q)         0.518     7.507 f  i_vga_controller/HCntxDP_reg[0]/Q
                         net (fo=3, routed)           1.223     8.730    i_vga_controller/HCntxDP[0]
    SLICE_X109Y63        LUT5 (Prop_lut5_I0_O)        0.124     8.854 r  i_vga_controller/HCntxDP[11]_i_6/O
                         net (fo=6, routed)           0.928     9.782    i_vga_controller/HCntxDP[11]_i_6_n_0
    SLICE_X112Y64        LUT5 (Prop_lut5_I3_O)        0.124     9.906 r  i_vga_controller/FSM_sequential_VStatexDP[1]_i_8/O
                         net (fo=6, routed)           0.622    10.528    i_vga_controller/FSM_sequential_VStatexDP[1]_i_8_n_0
    SLICE_X110Y66        LUT6 (Prop_lut6_I2_O)        0.124    10.652 r  i_vga_controller/VCntxDP[11]_i_2/O
                         net (fo=12, routed)          1.072    11.724    i_vga_controller/VCntxDP[11]_i_2_n_0
    SLICE_X110Y65        LUT6 (Prop_lut6_I0_O)        0.124    11.848 r  i_vga_controller/VCntxDP[6]_i_1/O
                         net (fo=1, routed)           0.000    11.848    i_vga_controller/VCntxDN[6]
    SLICE_X110Y65        FDCE                                         r  i_vga_controller/VCntxDP_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.680    19.742    i_vga_controller/CLK
    SLICE_X110Y65        FDCE                                         r  i_vga_controller/VCntxDP_reg[6]/C
                         clock pessimism              0.516    20.258    
                         clock uncertainty           -0.070    20.188    
    SLICE_X110Y65        FDCE (Setup_fdce_C_D)        0.031    20.219    i_vga_controller/VCntxDP_reg[6]
  -------------------------------------------------------------------
                         required time                         20.219    
                         arrival time                         -11.848    
  -------------------------------------------------------------------
                         slack                                  8.372    

Slack (MET) :             8.408ns  (required time - arrival time)
  Source:                 i_vga_controller/HCntxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/VCntxDP_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.824ns  (logic 1.014ns (21.019%)  route 3.810ns (78.981%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.409ns = ( 19.743 - 13.333 ) 
    Source Clock Delay      (SCD):    6.989ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.858     6.989    i_vga_controller/CLK
    SLICE_X108Y63        FDCE                                         r  i_vga_controller/HCntxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y63        FDCE (Prop_fdce_C_Q)         0.518     7.507 f  i_vga_controller/HCntxDP_reg[0]/Q
                         net (fo=3, routed)           1.223     8.730    i_vga_controller/HCntxDP[0]
    SLICE_X109Y63        LUT5 (Prop_lut5_I0_O)        0.124     8.854 r  i_vga_controller/HCntxDP[11]_i_6/O
                         net (fo=6, routed)           0.928     9.782    i_vga_controller/HCntxDP[11]_i_6_n_0
    SLICE_X112Y64        LUT5 (Prop_lut5_I3_O)        0.124     9.906 r  i_vga_controller/FSM_sequential_VStatexDP[1]_i_8/O
                         net (fo=6, routed)           0.622    10.528    i_vga_controller/FSM_sequential_VStatexDP[1]_i_8_n_0
    SLICE_X110Y66        LUT6 (Prop_lut6_I2_O)        0.124    10.652 r  i_vga_controller/VCntxDP[11]_i_2/O
                         net (fo=12, routed)          1.037    11.689    i_vga_controller/VCntxDP[11]_i_2_n_0
    SLICE_X110Y64        LUT6 (Prop_lut6_I0_O)        0.124    11.813 r  i_vga_controller/VCntxDP[2]_i_1/O
                         net (fo=1, routed)           0.000    11.813    i_vga_controller/VCntxDN[2]
    SLICE_X110Y64        FDCE                                         r  i_vga_controller/VCntxDP_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.681    19.743    i_vga_controller/CLK
    SLICE_X110Y64        FDCE                                         r  i_vga_controller/VCntxDP_reg[2]/C
                         clock pessimism              0.516    20.259    
                         clock uncertainty           -0.070    20.189    
    SLICE_X110Y64        FDCE (Setup_fdce_C_D)        0.032    20.221    i_vga_controller/VCntxDP_reg[2]
  -------------------------------------------------------------------
                         required time                         20.221    
                         arrival time                         -11.813    
  -------------------------------------------------------------------
                         slack                                  8.408    

Slack (MET) :             8.419ns  (required time - arrival time)
  Source:                 i_vga_controller/HCntxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/FSM_sequential_VStatexDP_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.809ns  (logic 1.014ns (21.087%)  route 3.795ns (78.913%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.407ns = ( 19.741 - 13.333 ) 
    Source Clock Delay      (SCD):    6.989ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.858     6.989    i_vga_controller/CLK
    SLICE_X108Y63        FDCE                                         r  i_vga_controller/HCntxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y63        FDCE (Prop_fdce_C_Q)         0.518     7.507 f  i_vga_controller/HCntxDP_reg[0]/Q
                         net (fo=3, routed)           1.223     8.730    i_vga_controller/HCntxDP[0]
    SLICE_X109Y63        LUT5 (Prop_lut5_I0_O)        0.124     8.854 r  i_vga_controller/HCntxDP[11]_i_6/O
                         net (fo=6, routed)           0.928     9.782    i_vga_controller/HCntxDP[11]_i_6_n_0
    SLICE_X112Y64        LUT5 (Prop_lut5_I3_O)        0.124     9.906 r  i_vga_controller/FSM_sequential_VStatexDP[1]_i_8/O
                         net (fo=6, routed)           0.978    10.884    i_vga_controller/FSM_sequential_VStatexDP[1]_i_8_n_0
    SLICE_X111Y66        LUT6 (Prop_lut6_I4_O)        0.124    11.008 r  i_vga_controller/FSM_sequential_VStatexDP[1]_i_5/O
                         net (fo=2, routed)           0.665    11.673    i_vga_controller/FSM_sequential_VStatexDP[1]_i_5_n_0
    SLICE_X111Y66        LUT6 (Prop_lut6_I4_O)        0.124    11.797 r  i_vga_controller/FSM_sequential_VStatexDP[1]_i_1/O
                         net (fo=1, routed)           0.000    11.797    i_vga_controller/FSM_sequential_VStatexDP[1]_i_1_n_0
    SLICE_X111Y66        FDCE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.679    19.741    i_vga_controller/CLK
    SLICE_X111Y66        FDCE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
                         clock pessimism              0.516    20.257    
                         clock uncertainty           -0.070    20.187    
    SLICE_X111Y66        FDCE (Setup_fdce_C_D)        0.029    20.216    i_vga_controller/FSM_sequential_VStatexDP_reg[1]
  -------------------------------------------------------------------
                         required time                         20.216    
                         arrival time                         -11.797    
  -------------------------------------------------------------------
                         slack                                  8.419    

Slack (MET) :             8.427ns  (required time - arrival time)
  Source:                 i_vga_controller/HCntxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/VCntxDP_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.838ns  (logic 1.014ns (20.960%)  route 3.824ns (79.040%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.403ns = ( 19.737 - 13.333 ) 
    Source Clock Delay      (SCD):    6.989ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.858     6.989    i_vga_controller/CLK
    SLICE_X108Y63        FDCE                                         r  i_vga_controller/HCntxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y63        FDCE (Prop_fdce_C_Q)         0.518     7.507 f  i_vga_controller/HCntxDP_reg[0]/Q
                         net (fo=3, routed)           1.223     8.730    i_vga_controller/HCntxDP[0]
    SLICE_X109Y63        LUT5 (Prop_lut5_I0_O)        0.124     8.854 r  i_vga_controller/HCntxDP[11]_i_6/O
                         net (fo=6, routed)           0.928     9.782    i_vga_controller/HCntxDP[11]_i_6_n_0
    SLICE_X112Y64        LUT5 (Prop_lut5_I3_O)        0.124     9.906 r  i_vga_controller/FSM_sequential_VStatexDP[1]_i_8/O
                         net (fo=6, routed)           0.622    10.528    i_vga_controller/FSM_sequential_VStatexDP[1]_i_8_n_0
    SLICE_X110Y66        LUT6 (Prop_lut6_I2_O)        0.124    10.652 r  i_vga_controller/VCntxDP[11]_i_2/O
                         net (fo=12, routed)          1.051    11.702    i_vga_controller/VCntxDP[11]_i_2_n_0
    SLICE_X109Y67        LUT6 (Prop_lut6_I0_O)        0.124    11.826 r  i_vga_controller/VCntxDP[8]_i_1/O
                         net (fo=1, routed)           0.000    11.826    i_vga_controller/VCntxDN[8]
    SLICE_X109Y67        FDCE                                         r  i_vga_controller/VCntxDP_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.675    19.737    i_vga_controller/CLK
    SLICE_X109Y67        FDCE                                         r  i_vga_controller/VCntxDP_reg[8]/C
                         clock pessimism              0.557    20.294    
                         clock uncertainty           -0.070    20.224    
    SLICE_X109Y67        FDCE (Setup_fdce_C_D)        0.029    20.253    i_vga_controller/VCntxDP_reg[8]
  -------------------------------------------------------------------
                         required time                         20.253    
                         arrival time                         -11.826    
  -------------------------------------------------------------------
                         slack                                  8.427    

Slack (MET) :             8.449ns  (required time - arrival time)
  Source:                 i_vga_controller/HCntxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/VCntxDP_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.867ns  (logic 1.014ns (20.835%)  route 3.853ns (79.165%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.404ns = ( 19.738 - 13.333 ) 
    Source Clock Delay      (SCD):    6.989ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.858     6.989    i_vga_controller/CLK
    SLICE_X108Y63        FDCE                                         r  i_vga_controller/HCntxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y63        FDCE (Prop_fdce_C_Q)         0.518     7.507 f  i_vga_controller/HCntxDP_reg[0]/Q
                         net (fo=3, routed)           1.223     8.730    i_vga_controller/HCntxDP[0]
    SLICE_X109Y63        LUT5 (Prop_lut5_I0_O)        0.124     8.854 r  i_vga_controller/HCntxDP[11]_i_6/O
                         net (fo=6, routed)           0.928     9.782    i_vga_controller/HCntxDP[11]_i_6_n_0
    SLICE_X112Y64        LUT5 (Prop_lut5_I3_O)        0.124     9.906 r  i_vga_controller/FSM_sequential_VStatexDP[1]_i_8/O
                         net (fo=6, routed)           0.622    10.528    i_vga_controller/FSM_sequential_VStatexDP[1]_i_8_n_0
    SLICE_X110Y66        LUT6 (Prop_lut6_I2_O)        0.124    10.652 r  i_vga_controller/VCntxDP[11]_i_2/O
                         net (fo=12, routed)          1.080    11.731    i_vga_controller/VCntxDP[11]_i_2_n_0
    SLICE_X108Y66        LUT6 (Prop_lut6_I0_O)        0.124    11.855 r  i_vga_controller/VCntxDP[4]_i_1/O
                         net (fo=1, routed)           0.000    11.855    i_vga_controller/VCntxDN[4]
    SLICE_X108Y66        FDCE                                         r  i_vga_controller/VCntxDP_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.676    19.738    i_vga_controller/CLK
    SLICE_X108Y66        FDCE                                         r  i_vga_controller/VCntxDP_reg[4]/C
                         clock pessimism              0.557    20.295    
                         clock uncertainty           -0.070    20.225    
    SLICE_X108Y66        FDCE (Setup_fdce_C_D)        0.079    20.304    i_vga_controller/VCntxDP_reg[4]
  -------------------------------------------------------------------
                         required time                         20.304    
                         arrival time                         -11.855    
  -------------------------------------------------------------------
                         slack                                  8.449    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 i_vga_controller/FSM_sequential_VStatexDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/FSM_sequential_VStatexDP_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.186ns (44.221%)  route 0.235ns (55.779%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.621ns
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.631     2.062    i_vga_controller/CLK
    SLICE_X110Y66        FDCE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y66        FDCE (Prop_fdce_C_Q)         0.141     2.203 r  i_vga_controller/FSM_sequential_VStatexDP_reg[0]/Q
                         net (fo=12, routed)          0.235     2.438    i_vga_controller/VStatexDP[0]
    SLICE_X111Y66        LUT6 (Prop_lut6_I0_O)        0.045     2.483 r  i_vga_controller/FSM_sequential_VStatexDP[1]_i_1/O
                         net (fo=1, routed)           0.000     2.483    i_vga_controller/FSM_sequential_VStatexDP[1]_i_1_n_0
    SLICE_X111Y66        FDCE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.901     2.621    i_vga_controller/CLK
    SLICE_X111Y66        FDCE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
                         clock pessimism             -0.546     2.075    
                         clock uncertainty            0.070     2.145    
    SLICE_X111Y66        FDCE (Hold_fdce_C_D)         0.091     2.236    i_vga_controller/FSM_sequential_VStatexDP_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.236    
                         arrival time                           2.483    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 i_vga_controller/FSM_sequential_VStatexDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/FSM_sequential_VStatexDP_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.186ns (36.880%)  route 0.318ns (63.120%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.621ns
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.631     2.062    i_vga_controller/CLK
    SLICE_X110Y66        FDCE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y66        FDCE (Prop_fdce_C_Q)         0.141     2.203 r  i_vga_controller/FSM_sequential_VStatexDP_reg[0]/Q
                         net (fo=12, routed)          0.318     2.522    i_vga_controller/VStatexDP[0]
    SLICE_X110Y66        LUT6 (Prop_lut6_I5_O)        0.045     2.567 r  i_vga_controller/FSM_sequential_VStatexDP[0]_i_1/O
                         net (fo=1, routed)           0.000     2.567    i_vga_controller/FSM_sequential_VStatexDP[0]_i_1_n_0
    SLICE_X110Y66        FDCE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.901     2.621    i_vga_controller/CLK
    SLICE_X110Y66        FDCE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[0]/C
                         clock pessimism             -0.559     2.062    
                         clock uncertainty            0.070     2.132    
    SLICE_X110Y66        FDCE (Hold_fdce_C_D)         0.092     2.224    i_vga_controller/FSM_sequential_VStatexDP_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.224    
                         arrival time                           2.567    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 i_vga_controller/VCntxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/VCntxDP_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.231ns (44.515%)  route 0.288ns (55.485%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.622ns
    Source Clock Delay      (SCD):    2.063ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.632     2.063    i_vga_controller/CLK
    SLICE_X110Y64        FDCE                                         r  i_vga_controller/VCntxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y64        FDCE (Prop_fdce_C_Q)         0.141     2.204 f  i_vga_controller/VCntxDP_reg[1]/Q
                         net (fo=12, routed)          0.126     2.330    i_vga_controller/sel0[1]
    SLICE_X112Y65        LUT6 (Prop_lut6_I1_O)        0.045     2.375 r  i_vga_controller/VCntxDP[11]_i_4/O
                         net (fo=12, routed)          0.162     2.537    i_vga_controller/VCntxDP[11]_i_4_n_0
    SLICE_X110Y65        LUT6 (Prop_lut6_I2_O)        0.045     2.582 r  i_vga_controller/VCntxDP[3]_i_1/O
                         net (fo=1, routed)           0.000     2.582    i_vga_controller/VCntxDN[3]
    SLICE_X110Y65        FDCE                                         r  i_vga_controller/VCntxDP_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.902     2.622    i_vga_controller/CLK
    SLICE_X110Y65        FDCE                                         r  i_vga_controller/VCntxDP_reg[3]/C
                         clock pessimism             -0.545     2.077    
                         clock uncertainty            0.070     2.147    
    SLICE_X110Y65        FDCE (Hold_fdce_C_D)         0.091     2.238    i_vga_controller/VCntxDP_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.238    
                         arrival time                           2.582    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 i_vga_controller/VCntxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/VCntxDP_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.231ns (44.429%)  route 0.289ns (55.571%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.622ns
    Source Clock Delay      (SCD):    2.063ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.632     2.063    i_vga_controller/CLK
    SLICE_X110Y64        FDCE                                         r  i_vga_controller/VCntxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y64        FDCE (Prop_fdce_C_Q)         0.141     2.204 f  i_vga_controller/VCntxDP_reg[1]/Q
                         net (fo=12, routed)          0.126     2.330    i_vga_controller/sel0[1]
    SLICE_X112Y65        LUT6 (Prop_lut6_I1_O)        0.045     2.375 r  i_vga_controller/VCntxDP[11]_i_4/O
                         net (fo=12, routed)          0.163     2.538    i_vga_controller/VCntxDP[11]_i_4_n_0
    SLICE_X110Y65        LUT6 (Prop_lut6_I2_O)        0.045     2.583 r  i_vga_controller/VCntxDP[7]_i_1/O
                         net (fo=1, routed)           0.000     2.583    i_vga_controller/VCntxDN[7]
    SLICE_X110Y65        FDCE                                         r  i_vga_controller/VCntxDP_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.902     2.622    i_vga_controller/CLK
    SLICE_X110Y65        FDCE                                         r  i_vga_controller/VCntxDP_reg[7]/C
                         clock pessimism             -0.545     2.077    
                         clock uncertainty            0.070     2.147    
    SLICE_X110Y65        FDCE (Hold_fdce_C_D)         0.092     2.239    i_vga_controller/VCntxDP_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.239    
                         arrival time                           2.583    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 i_vga_controller/VCntxDP_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/VCntxDP_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.231ns (44.475%)  route 0.288ns (55.525%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.617ns
    Source Clock Delay      (SCD):    2.060ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.629     2.060    i_vga_controller/CLK
    SLICE_X109Y67        FDCE                                         r  i_vga_controller/VCntxDP_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y67        FDCE (Prop_fdce_C_Q)         0.141     2.201 r  i_vga_controller/VCntxDP_reg[8]/Q
                         net (fo=10, routed)          0.214     2.416    i_vga_controller/sel0[8]
    SLICE_X109Y67        LUT5 (Prop_lut5_I0_O)        0.045     2.461 r  i_vga_controller/VCntxDP[11]_i_3/O
                         net (fo=12, routed)          0.074     2.535    i_vga_controller/VCntxDP[11]_i_3_n_0
    SLICE_X109Y67        LUT6 (Prop_lut6_I1_O)        0.045     2.580 r  i_vga_controller/VCntxDP[9]_i_1/O
                         net (fo=1, routed)           0.000     2.580    i_vga_controller/VCntxDN[9]
    SLICE_X109Y67        FDCE                                         r  i_vga_controller/VCntxDP_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.897     2.617    i_vga_controller/CLK
    SLICE_X109Y67        FDCE                                         r  i_vga_controller/VCntxDP_reg[9]/C
                         clock pessimism             -0.557     2.060    
                         clock uncertainty            0.070     2.130    
    SLICE_X109Y67        FDCE (Hold_fdce_C_D)         0.092     2.222    i_vga_controller/VCntxDP_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.222    
                         arrival time                           2.580    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 i_vga_controller/VCntxDP_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/VCntxDP_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.231ns (44.389%)  route 0.289ns (55.611%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.617ns
    Source Clock Delay      (SCD):    2.060ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.629     2.060    i_vga_controller/CLK
    SLICE_X109Y67        FDCE                                         r  i_vga_controller/VCntxDP_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y67        FDCE (Prop_fdce_C_Q)         0.141     2.201 r  i_vga_controller/VCntxDP_reg[8]/Q
                         net (fo=10, routed)          0.214     2.416    i_vga_controller/sel0[8]
    SLICE_X109Y67        LUT5 (Prop_lut5_I0_O)        0.045     2.461 r  i_vga_controller/VCntxDP[11]_i_3/O
                         net (fo=12, routed)          0.075     2.536    i_vga_controller/VCntxDP[11]_i_3_n_0
    SLICE_X109Y67        LUT6 (Prop_lut6_I1_O)        0.045     2.581 r  i_vga_controller/VCntxDP[8]_i_1/O
                         net (fo=1, routed)           0.000     2.581    i_vga_controller/VCntxDN[8]
    SLICE_X109Y67        FDCE                                         r  i_vga_controller/VCntxDP_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.897     2.617    i_vga_controller/CLK
    SLICE_X109Y67        FDCE                                         r  i_vga_controller/VCntxDP_reg[8]/C
                         clock pessimism             -0.557     2.060    
                         clock uncertainty            0.070     2.130    
    SLICE_X109Y67        FDCE (Hold_fdce_C_D)         0.091     2.221    i_vga_controller/VCntxDP_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.221    
                         arrival time                           2.581    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 i_vga_controller/VCntxDP_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/VCntxDP_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.231ns (39.269%)  route 0.357ns (60.731%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.618ns
    Source Clock Delay      (SCD):    2.063ns
    Clock Pessimism Removal (CPR):    0.523ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.632     2.063    i_vga_controller/CLK
    SLICE_X110Y65        FDCE                                         r  i_vga_controller/VCntxDP_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y65        FDCE (Prop_fdce_C_Q)         0.141     2.204 r  i_vga_controller/VCntxDP_reg[7]/Q
                         net (fo=11, routed)          0.199     2.403    i_vga_controller/sel0[7]
    SLICE_X110Y66        LUT6 (Prop_lut6_I1_O)        0.045     2.448 r  i_vga_controller/VCntxDP[11]_i_2/O
                         net (fo=12, routed)          0.158     2.606    i_vga_controller/VCntxDP[11]_i_2_n_0
    SLICE_X108Y66        LUT6 (Prop_lut6_I0_O)        0.045     2.651 r  i_vga_controller/VCntxDP[10]_i_1/O
                         net (fo=1, routed)           0.000     2.651    i_vga_controller/VCntxDN[10]
    SLICE_X108Y66        FDCE                                         r  i_vga_controller/VCntxDP_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.898     2.618    i_vga_controller/CLK
    SLICE_X108Y66        FDCE                                         r  i_vga_controller/VCntxDP_reg[10]/C
                         clock pessimism             -0.523     2.095    
                         clock uncertainty            0.070     2.165    
    SLICE_X108Y66        FDCE (Hold_fdce_C_D)         0.120     2.285    i_vga_controller/VCntxDP_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.285    
                         arrival time                           2.651    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 i_vga_controller/VCntxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/VCntxDP_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.231ns (38.834%)  route 0.364ns (61.166%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.618ns
    Source Clock Delay      (SCD):    2.063ns
    Clock Pessimism Removal (CPR):    0.523ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.632     2.063    i_vga_controller/CLK
    SLICE_X110Y64        FDCE                                         r  i_vga_controller/VCntxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y64        FDCE (Prop_fdce_C_Q)         0.141     2.204 f  i_vga_controller/VCntxDP_reg[1]/Q
                         net (fo=12, routed)          0.126     2.330    i_vga_controller/sel0[1]
    SLICE_X112Y65        LUT6 (Prop_lut6_I1_O)        0.045     2.375 r  i_vga_controller/VCntxDP[11]_i_4/O
                         net (fo=12, routed)          0.238     2.613    i_vga_controller/VCntxDP[11]_i_4_n_0
    SLICE_X108Y66        LUT6 (Prop_lut6_I2_O)        0.045     2.658 r  i_vga_controller/VCntxDP[4]_i_1/O
                         net (fo=1, routed)           0.000     2.658    i_vga_controller/VCntxDN[4]
    SLICE_X108Y66        FDCE                                         r  i_vga_controller/VCntxDP_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.898     2.618    i_vga_controller/CLK
    SLICE_X108Y66        FDCE                                         r  i_vga_controller/VCntxDP_reg[4]/C
                         clock pessimism             -0.523     2.095    
                         clock uncertainty            0.070     2.165    
    SLICE_X108Y66        FDCE (Hold_fdce_C_D)         0.121     2.286    i_vga_controller/VCntxDP_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.286    
                         arrival time                           2.658    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 i_vga_controller/VCntxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/VCntxDP_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.231ns (41.420%)  route 0.327ns (58.580%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.623ns
    Source Clock Delay      (SCD):    2.063ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.632     2.063    i_vga_controller/CLK
    SLICE_X110Y64        FDCE                                         r  i_vga_controller/VCntxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y64        FDCE (Prop_fdce_C_Q)         0.141     2.204 f  i_vga_controller/VCntxDP_reg[1]/Q
                         net (fo=12, routed)          0.126     2.330    i_vga_controller/sel0[1]
    SLICE_X112Y65        LUT6 (Prop_lut6_I1_O)        0.045     2.375 r  i_vga_controller/VCntxDP[11]_i_4/O
                         net (fo=12, routed)          0.201     2.576    i_vga_controller/VCntxDP[11]_i_4_n_0
    SLICE_X110Y64        LUT6 (Prop_lut6_I2_O)        0.045     2.621 r  i_vga_controller/VCntxDP[0]_i_1/O
                         net (fo=1, routed)           0.000     2.621    i_vga_controller/VCntxDN[0]
    SLICE_X110Y64        FDCE                                         r  i_vga_controller/VCntxDP_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.903     2.623    i_vga_controller/CLK
    SLICE_X110Y64        FDCE                                         r  i_vga_controller/VCntxDP_reg[0]/C
                         clock pessimism             -0.560     2.063    
                         clock uncertainty            0.070     2.133    
    SLICE_X110Y64        FDCE (Hold_fdce_C_D)         0.092     2.225    i_vga_controller/VCntxDP_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.225    
                         arrival time                           2.621    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 i_vga_controller/VCntxDP_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/VCntxDP_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.382ns (63.596%)  route 0.219ns (36.404%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.618ns
    Source Clock Delay      (SCD):    2.061ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.630     2.061    i_vga_controller/CLK
    SLICE_X108Y66        FDCE                                         r  i_vga_controller/VCntxDP_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y66        FDCE (Prop_fdce_C_Q)         0.164     2.225 r  i_vga_controller/VCntxDP_reg[11]/Q
                         net (fo=5, routed)           0.064     2.289    i_vga_controller/sel0[11]
    SLICE_X109Y66        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.397 r  i_vga_controller/VCntxDP_reg[11]_i_7/O[3]
                         net (fo=1, routed)           0.154     2.552    i_vga_controller/VCntxDP_reg[11]_i_7_n_4
    SLICE_X108Y66        LUT6 (Prop_lut6_I5_O)        0.110     2.662 r  i_vga_controller/VCntxDP[11]_i_1/O
                         net (fo=1, routed)           0.000     2.662    i_vga_controller/VCntxDN[11]
    SLICE_X108Y66        FDCE                                         r  i_vga_controller/VCntxDP_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.898     2.618    i_vga_controller/CLK
    SLICE_X108Y66        FDCE                                         r  i_vga_controller/VCntxDP_reg[11]/C
                         clock pessimism             -0.557     2.061    
                         clock uncertainty            0.070     2.131    
    SLICE_X108Y66        FDCE (Hold_fdce_C_D)         0.121     2.252    i_vga_controller/VCntxDP_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.252    
                         arrival time                           2.662    
  -------------------------------------------------------------------
                         slack                                  0.410    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            GreenxSO[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.536ns  (logic 4.185ns (49.025%)  route 4.351ns (50.975%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.857     6.988    i_vga_controller/CLK
    SLICE_X111Y66        FDCE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y66        FDCE (Prop_fdce_C_Q)         0.456     7.444 r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/Q
                         net (fo=13, routed)          1.176     8.619    i_vga_controller/VStatexDP[1]
    SLICE_X112Y64        LUT4 (Prop_lut4_I1_O)        0.124     8.743 r  i_vga_controller/GreenxSO_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           3.175    11.919    BluexSO_OBUF[0]
    T11                  OBUF (Prop_obuf_I_O)         3.605    15.523 r  GreenxSO_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.523    GreenxSO[2]
    T11                                                               r  GreenxSO[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            GreenxSO[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.388ns  (logic 4.178ns (49.809%)  route 4.210ns (50.191%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.857     6.988    i_vga_controller/CLK
    SLICE_X111Y66        FDCE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y66        FDCE (Prop_fdce_C_Q)         0.456     7.444 r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/Q
                         net (fo=13, routed)          1.176     8.619    i_vga_controller/VStatexDP[1]
    SLICE_X112Y64        LUT4 (Prop_lut4_I1_O)        0.124     8.743 r  i_vga_controller/GreenxSO_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           3.034    11.778    BluexSO_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.598    15.376 r  GreenxSO_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.376    GreenxSO[3]
    T10                                                               r  GreenxSO[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            GreenxSO[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.894ns  (logic 4.235ns (53.648%)  route 3.659ns (46.352%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.857     6.988    i_vga_controller/CLK
    SLICE_X111Y66        FDCE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y66        FDCE (Prop_fdce_C_Q)         0.456     7.444 r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/Q
                         net (fo=13, routed)          1.176     8.619    i_vga_controller/VStatexDP[1]
    SLICE_X112Y64        LUT4 (Prop_lut4_I1_O)        0.124     8.743 r  i_vga_controller/GreenxSO_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           2.483    11.227    BluexSO_OBUF[0]
    W14                  OBUF (Prop_obuf_I_O)         3.655    14.882 r  GreenxSO_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.882    GreenxSO[0]
    W14                                                               r  GreenxSO[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            GreenxSO[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.742ns  (logic 4.224ns (54.557%)  route 3.518ns (45.443%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.857     6.988    i_vga_controller/CLK
    SLICE_X111Y66        FDCE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y66        FDCE (Prop_fdce_C_Q)         0.456     7.444 r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/Q
                         net (fo=13, routed)          1.176     8.619    i_vga_controller/VStatexDP[1]
    SLICE_X112Y64        LUT4 (Prop_lut4_I1_O)        0.124     8.743 r  i_vga_controller/GreenxSO_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           2.342    11.086    BluexSO_OBUF[0]
    Y14                  OBUF (Prop_obuf_I_O)         3.644    14.729 r  GreenxSO_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.729    GreenxSO[1]
    Y14                                                               r  GreenxSO[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            BluexSO[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.442ns  (logic 4.138ns (55.606%)  route 3.304ns (44.394%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.857     6.988    i_vga_controller/CLK
    SLICE_X111Y66        FDCE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y66        FDCE (Prop_fdce_C_Q)         0.456     7.444 r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/Q
                         net (fo=13, routed)          1.176     8.619    i_vga_controller/VStatexDP[1]
    SLICE_X112Y64        LUT4 (Prop_lut4_I1_O)        0.124     8.743 r  i_vga_controller/GreenxSO_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           2.128    10.871    BluexSO_OBUF[0]
    U19                  OBUF (Prop_obuf_I_O)         3.558    14.429 r  BluexSO_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.429    BluexSO[1]
    U19                                                               r  BluexSO[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            BluexSO[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.337ns  (logic 4.122ns (56.179%)  route 3.215ns (43.821%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.857     6.988    i_vga_controller/CLK
    SLICE_X111Y66        FDCE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y66        FDCE (Prop_fdce_C_Q)         0.456     7.444 r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/Q
                         net (fo=13, routed)          1.176     8.619    i_vga_controller/VStatexDP[1]
    SLICE_X112Y64        LUT4 (Prop_lut4_I1_O)        0.124     8.743 r  i_vga_controller/GreenxSO_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           2.039    10.783    BluexSO_OBUF[0]
    W19                  OBUF (Prop_obuf_I_O)         3.542    14.324 r  BluexSO_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.324    BluexSO[3]
    W19                                                               r  BluexSO[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            BluexSO[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.297ns  (logic 4.133ns (56.643%)  route 3.164ns (43.357%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.857     6.988    i_vga_controller/CLK
    SLICE_X111Y66        FDCE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y66        FDCE (Prop_fdce_C_Q)         0.456     7.444 r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/Q
                         net (fo=13, routed)          1.176     8.619    i_vga_controller/VStatexDP[1]
    SLICE_X112Y64        LUT4 (Prop_lut4_I1_O)        0.124     8.743 r  i_vga_controller/GreenxSO_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           1.988    10.731    BluexSO_OBUF[0]
    U18                  OBUF (Prop_obuf_I_O)         3.553    14.285 r  BluexSO_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.285    BluexSO[0]
    U18                                                               r  BluexSO[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            BluexSO[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.200ns  (logic 4.125ns (57.293%)  route 3.075ns (42.707%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.857     6.988    i_vga_controller/CLK
    SLICE_X111Y66        FDCE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y66        FDCE (Prop_fdce_C_Q)         0.456     7.444 r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/Q
                         net (fo=13, routed)          1.176     8.619    i_vga_controller/VStatexDP[1]
    SLICE_X112Y64        LUT4 (Prop_lut4_I1_O)        0.124     8.743 r  i_vga_controller/GreenxSO_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           1.899    10.643    BluexSO_OBUF[0]
    W18                  OBUF (Prop_obuf_I_O)         3.545    14.188 r  BluexSO_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.188    BluexSO[2]
    W18                                                               r  BluexSO[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_vga_controller/FSM_sequential_VStatexDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            VSxSO
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.815ns  (logic 4.134ns (60.655%)  route 2.681ns (39.345%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.857     6.988    i_vga_controller/CLK
    SLICE_X110Y66        FDCE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y66        FDCE (Prop_fdce_C_Q)         0.456     7.444 r  i_vga_controller/FSM_sequential_VStatexDP_reg[0]/Q
                         net (fo=12, routed)          0.859     8.303    i_vga_controller/VStatexDP[0]
    SLICE_X112Y65        LUT2 (Prop_lut2_I0_O)        0.124     8.427 r  i_vga_controller/VSxSO_OBUF_inst_i_1/O
                         net (fo=3, routed)           1.822    10.249    VSxSO_OBUF
    W16                  OBUF (Prop_obuf_I_O)         3.554    13.802 r  VSxSO_OBUF_inst/O
                         net (fo=0)                   0.000    13.802    VSxSO
    W16                                                               r  VSxSO (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_vga_controller/FSM_sequential_HStatexDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            HSxSO
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.566ns  (logic 4.195ns (63.891%)  route 2.371ns (36.109%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.860     6.991    i_vga_controller/CLK
    SLICE_X112Y64        FDCE                                         r  i_vga_controller/FSM_sequential_HStatexDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y64        FDCE (Prop_fdce_C_Q)         0.518     7.509 r  i_vga_controller/FSM_sequential_HStatexDP_reg[1]/Q
                         net (fo=7, routed)           0.698     8.206    i_vga_controller/HStatexDP[1]
    SLICE_X112Y63        LUT2 (Prop_lut2_I1_O)        0.124     8.330 r  i_vga_controller/HSxSO_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.673    10.004    HSxSO_OBUF
    V16                  OBUF (Prop_obuf_I_O)         3.553    13.557 r  HSxSO_OBUF_inst/O
                         net (fo=0)                   0.000    13.557    HSxSO
    V16                                                               r  HSxSO (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_vga_controller/FSM_sequential_HStatexDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            HSxSO
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.976ns  (logic 1.440ns (72.852%)  route 0.537ns (27.148%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.632     2.063    i_vga_controller/CLK
    SLICE_X111Y63        FDCE                                         r  i_vga_controller/FSM_sequential_HStatexDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y63        FDCE (Prop_fdce_C_Q)         0.141     2.204 r  i_vga_controller/FSM_sequential_HStatexDP_reg[0]/Q
                         net (fo=12, routed)          0.208     2.412    i_vga_controller/HStatexDP[0]
    SLICE_X112Y63        LUT2 (Prop_lut2_I0_O)        0.045     2.457 r  i_vga_controller/HSxSO_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.328     2.786    HSxSO_OBUF
    V16                  OBUF (Prop_obuf_I_O)         1.254     4.039 r  HSxSO_OBUF_inst/O
                         net (fo=0)                   0.000     4.039    HSxSO
    V16                                                               r  HSxSO (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            VSxSO
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.019ns  (logic 1.440ns (71.317%)  route 0.579ns (28.683%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.631     2.062    i_vga_controller/CLK
    SLICE_X111Y66        FDCE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y66        FDCE (Prop_fdce_C_Q)         0.141     2.203 r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/Q
                         net (fo=13, routed)          0.174     2.377    i_vga_controller/VStatexDP[1]
    SLICE_X112Y65        LUT2 (Prop_lut2_I1_O)        0.045     2.422 r  i_vga_controller/VSxSO_OBUF_inst_i_1/O
                         net (fo=3, routed)           0.405     2.827    VSxSO_OBUF
    W16                  OBUF (Prop_obuf_I_O)         1.254     4.082 r  VSxSO_OBUF_inst/O
                         net (fo=0)                   0.000     4.082    VSxSO
    W16                                                               r  VSxSO (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_vga_controller/FSM_sequential_HStatexDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            BluexSO[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.106ns  (logic 1.455ns (69.098%)  route 0.651ns (30.902%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.632     2.063    i_vga_controller/CLK
    SLICE_X112Y64        FDCE                                         r  i_vga_controller/FSM_sequential_HStatexDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y64        FDCE (Prop_fdce_C_Q)         0.164     2.227 r  i_vga_controller/FSM_sequential_HStatexDP_reg[1]/Q
                         net (fo=7, routed)           0.200     2.427    i_vga_controller/HStatexDP[1]
    SLICE_X112Y64        LUT4 (Prop_lut4_I3_O)        0.045     2.472 r  i_vga_controller/GreenxSO_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           0.451     2.923    BluexSO_OBUF[0]
    W18                  OBUF (Prop_obuf_I_O)         1.246     4.169 r  BluexSO_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.169    BluexSO[2]
    W18                                                               r  BluexSO[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_vga_controller/FSM_sequential_HStatexDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            BluexSO[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.155ns  (logic 1.451ns (67.347%)  route 0.704ns (32.653%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.632     2.063    i_vga_controller/CLK
    SLICE_X112Y64        FDCE                                         r  i_vga_controller/FSM_sequential_HStatexDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y64        FDCE (Prop_fdce_C_Q)         0.164     2.227 r  i_vga_controller/FSM_sequential_HStatexDP_reg[1]/Q
                         net (fo=7, routed)           0.200     2.427    i_vga_controller/HStatexDP[1]
    SLICE_X112Y64        LUT4 (Prop_lut4_I3_O)        0.045     2.472 r  i_vga_controller/GreenxSO_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           0.504     2.976    BluexSO_OBUF[0]
    W19                  OBUF (Prop_obuf_I_O)         1.242     4.218 r  BluexSO_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.218    BluexSO[3]
    W19                                                               r  BluexSO[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_vga_controller/FSM_sequential_HStatexDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            BluexSO[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.179ns  (logic 1.463ns (67.125%)  route 0.716ns (32.875%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.632     2.063    i_vga_controller/CLK
    SLICE_X112Y64        FDCE                                         r  i_vga_controller/FSM_sequential_HStatexDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y64        FDCE (Prop_fdce_C_Q)         0.164     2.227 r  i_vga_controller/FSM_sequential_HStatexDP_reg[1]/Q
                         net (fo=7, routed)           0.200     2.427    i_vga_controller/HStatexDP[1]
    SLICE_X112Y64        LUT4 (Prop_lut4_I3_O)        0.045     2.472 r  i_vga_controller/GreenxSO_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           0.517     2.989    BluexSO_OBUF[0]
    U18                  OBUF (Prop_obuf_I_O)         1.254     4.242 r  BluexSO_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.242    BluexSO[0]
    U18                                                               r  BluexSO[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_vga_controller/FSM_sequential_HStatexDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            BluexSO[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.237ns  (logic 1.468ns (65.604%)  route 0.769ns (34.396%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.632     2.063    i_vga_controller/CLK
    SLICE_X112Y64        FDCE                                         r  i_vga_controller/FSM_sequential_HStatexDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y64        FDCE (Prop_fdce_C_Q)         0.164     2.227 r  i_vga_controller/FSM_sequential_HStatexDP_reg[1]/Q
                         net (fo=7, routed)           0.200     2.427    i_vga_controller/HStatexDP[1]
    SLICE_X112Y64        LUT4 (Prop_lut4_I3_O)        0.045     2.472 r  i_vga_controller/GreenxSO_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           0.570     3.042    BluexSO_OBUF[0]
    U19                  OBUF (Prop_obuf_I_O)         1.259     4.300 r  BluexSO_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.300    BluexSO[1]
    U19                                                               r  BluexSO[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_vga_controller/FSM_sequential_HStatexDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            GreenxSO[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.424ns  (logic 1.552ns (64.038%)  route 0.872ns (35.962%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.632     2.063    i_vga_controller/CLK
    SLICE_X112Y64        FDCE                                         r  i_vga_controller/FSM_sequential_HStatexDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y64        FDCE (Prop_fdce_C_Q)         0.164     2.227 r  i_vga_controller/FSM_sequential_HStatexDP_reg[1]/Q
                         net (fo=7, routed)           0.200     2.427    i_vga_controller/HStatexDP[1]
    SLICE_X112Y64        LUT4 (Prop_lut4_I3_O)        0.045     2.472 r  i_vga_controller/GreenxSO_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           0.672     3.144    BluexSO_OBUF[0]
    Y14                  OBUF (Prop_obuf_I_O)         1.343     4.487 r  GreenxSO_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.487    GreenxSO[1]
    Y14                                                               r  GreenxSO[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_vga_controller/FSM_sequential_HStatexDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            GreenxSO[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.490ns  (logic 1.564ns (62.785%)  route 0.927ns (37.215%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.632     2.063    i_vga_controller/CLK
    SLICE_X112Y64        FDCE                                         r  i_vga_controller/FSM_sequential_HStatexDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y64        FDCE (Prop_fdce_C_Q)         0.164     2.227 r  i_vga_controller/FSM_sequential_HStatexDP_reg[1]/Q
                         net (fo=7, routed)           0.200     2.427    i_vga_controller/HStatexDP[1]
    SLICE_X112Y64        LUT4 (Prop_lut4_I3_O)        0.045     2.472 r  i_vga_controller/GreenxSO_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           0.727     3.199    BluexSO_OBUF[0]
    W14                  OBUF (Prop_obuf_I_O)         1.355     4.554 r  GreenxSO_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.554    GreenxSO[0]
    W14                                                               r  GreenxSO[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_vga_controller/FSM_sequential_HStatexDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            GreenxSO[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.658ns  (logic 1.507ns (56.706%)  route 1.151ns (43.294%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.632     2.063    i_vga_controller/CLK
    SLICE_X112Y64        FDCE                                         r  i_vga_controller/FSM_sequential_HStatexDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y64        FDCE (Prop_fdce_C_Q)         0.164     2.227 r  i_vga_controller/FSM_sequential_HStatexDP_reg[1]/Q
                         net (fo=7, routed)           0.200     2.427    i_vga_controller/HStatexDP[1]
    SLICE_X112Y64        LUT4 (Prop_lut4_I3_O)        0.045     2.472 r  i_vga_controller/GreenxSO_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           0.951     3.423    BluexSO_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         1.298     4.721 r  GreenxSO_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.721    GreenxSO[3]
    T10                                                               r  GreenxSO[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_vga_controller/FSM_sequential_HStatexDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            GreenxSO[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.720ns  (logic 1.514ns (55.661%)  route 1.206ns (44.339%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.632     2.063    i_vga_controller/CLK
    SLICE_X112Y64        FDCE                                         r  i_vga_controller/FSM_sequential_HStatexDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y64        FDCE (Prop_fdce_C_Q)         0.164     2.227 r  i_vga_controller/FSM_sequential_HStatexDP_reg[1]/Q
                         net (fo=7, routed)           0.200     2.427    i_vga_controller/HStatexDP[1]
    SLICE_X112Y64        LUT4 (Prop_lut4_I3_O)        0.045     2.472 r  i_vga_controller/GreenxSO_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           1.006     3.478    BluexSO_OBUF[0]
    T11                  OBUF (Prop_obuf_I_O)         1.305     4.783 r  GreenxSO_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.783    GreenxSO[2]
    T11                                                               r  GreenxSO[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            GreenxSO[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.536ns  (logic 4.185ns (49.025%)  route 4.351ns (50.975%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.857     6.988    i_vga_controller/CLK
    SLICE_X111Y66        FDCE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y66        FDCE (Prop_fdce_C_Q)         0.456     7.444 r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/Q
                         net (fo=13, routed)          1.176     8.619    i_vga_controller/VStatexDP[1]
    SLICE_X112Y64        LUT4 (Prop_lut4_I1_O)        0.124     8.743 r  i_vga_controller/GreenxSO_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           3.175    11.919    BluexSO_OBUF[0]
    T11                  OBUF (Prop_obuf_I_O)         3.605    15.523 r  GreenxSO_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.523    GreenxSO[2]
    T11                                                               r  GreenxSO[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            GreenxSO[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.388ns  (logic 4.178ns (49.809%)  route 4.210ns (50.191%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.857     6.988    i_vga_controller/CLK
    SLICE_X111Y66        FDCE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y66        FDCE (Prop_fdce_C_Q)         0.456     7.444 r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/Q
                         net (fo=13, routed)          1.176     8.619    i_vga_controller/VStatexDP[1]
    SLICE_X112Y64        LUT4 (Prop_lut4_I1_O)        0.124     8.743 r  i_vga_controller/GreenxSO_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           3.034    11.778    BluexSO_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.598    15.376 r  GreenxSO_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.376    GreenxSO[3]
    T10                                                               r  GreenxSO[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            GreenxSO[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.894ns  (logic 4.235ns (53.648%)  route 3.659ns (46.352%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.857     6.988    i_vga_controller/CLK
    SLICE_X111Y66        FDCE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y66        FDCE (Prop_fdce_C_Q)         0.456     7.444 r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/Q
                         net (fo=13, routed)          1.176     8.619    i_vga_controller/VStatexDP[1]
    SLICE_X112Y64        LUT4 (Prop_lut4_I1_O)        0.124     8.743 r  i_vga_controller/GreenxSO_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           2.483    11.227    BluexSO_OBUF[0]
    W14                  OBUF (Prop_obuf_I_O)         3.655    14.882 r  GreenxSO_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.882    GreenxSO[0]
    W14                                                               r  GreenxSO[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            GreenxSO[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.742ns  (logic 4.224ns (54.557%)  route 3.518ns (45.443%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.857     6.988    i_vga_controller/CLK
    SLICE_X111Y66        FDCE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y66        FDCE (Prop_fdce_C_Q)         0.456     7.444 r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/Q
                         net (fo=13, routed)          1.176     8.619    i_vga_controller/VStatexDP[1]
    SLICE_X112Y64        LUT4 (Prop_lut4_I1_O)        0.124     8.743 r  i_vga_controller/GreenxSO_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           2.342    11.086    BluexSO_OBUF[0]
    Y14                  OBUF (Prop_obuf_I_O)         3.644    14.729 r  GreenxSO_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.729    GreenxSO[1]
    Y14                                                               r  GreenxSO[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            BluexSO[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.442ns  (logic 4.138ns (55.606%)  route 3.304ns (44.394%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.857     6.988    i_vga_controller/CLK
    SLICE_X111Y66        FDCE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y66        FDCE (Prop_fdce_C_Q)         0.456     7.444 r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/Q
                         net (fo=13, routed)          1.176     8.619    i_vga_controller/VStatexDP[1]
    SLICE_X112Y64        LUT4 (Prop_lut4_I1_O)        0.124     8.743 r  i_vga_controller/GreenxSO_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           2.128    10.871    BluexSO_OBUF[0]
    U19                  OBUF (Prop_obuf_I_O)         3.558    14.429 r  BluexSO_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.429    BluexSO[1]
    U19                                                               r  BluexSO[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            BluexSO[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.337ns  (logic 4.122ns (56.179%)  route 3.215ns (43.821%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.857     6.988    i_vga_controller/CLK
    SLICE_X111Y66        FDCE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y66        FDCE (Prop_fdce_C_Q)         0.456     7.444 r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/Q
                         net (fo=13, routed)          1.176     8.619    i_vga_controller/VStatexDP[1]
    SLICE_X112Y64        LUT4 (Prop_lut4_I1_O)        0.124     8.743 r  i_vga_controller/GreenxSO_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           2.039    10.783    BluexSO_OBUF[0]
    W19                  OBUF (Prop_obuf_I_O)         3.542    14.324 r  BluexSO_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.324    BluexSO[3]
    W19                                                               r  BluexSO[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            BluexSO[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.297ns  (logic 4.133ns (56.643%)  route 3.164ns (43.357%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.857     6.988    i_vga_controller/CLK
    SLICE_X111Y66        FDCE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y66        FDCE (Prop_fdce_C_Q)         0.456     7.444 r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/Q
                         net (fo=13, routed)          1.176     8.619    i_vga_controller/VStatexDP[1]
    SLICE_X112Y64        LUT4 (Prop_lut4_I1_O)        0.124     8.743 r  i_vga_controller/GreenxSO_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           1.988    10.731    BluexSO_OBUF[0]
    U18                  OBUF (Prop_obuf_I_O)         3.553    14.285 r  BluexSO_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.285    BluexSO[0]
    U18                                                               r  BluexSO[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            BluexSO[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.200ns  (logic 4.125ns (57.293%)  route 3.075ns (42.707%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.857     6.988    i_vga_controller/CLK
    SLICE_X111Y66        FDCE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y66        FDCE (Prop_fdce_C_Q)         0.456     7.444 r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/Q
                         net (fo=13, routed)          1.176     8.619    i_vga_controller/VStatexDP[1]
    SLICE_X112Y64        LUT4 (Prop_lut4_I1_O)        0.124     8.743 r  i_vga_controller/GreenxSO_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           1.899    10.643    BluexSO_OBUF[0]
    W18                  OBUF (Prop_obuf_I_O)         3.545    14.188 r  BluexSO_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.188    BluexSO[2]
    W18                                                               r  BluexSO[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_vga_controller/FSM_sequential_VStatexDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            VSxSO
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.815ns  (logic 4.134ns (60.655%)  route 2.681ns (39.345%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.857     6.988    i_vga_controller/CLK
    SLICE_X110Y66        FDCE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y66        FDCE (Prop_fdce_C_Q)         0.456     7.444 r  i_vga_controller/FSM_sequential_VStatexDP_reg[0]/Q
                         net (fo=12, routed)          0.859     8.303    i_vga_controller/VStatexDP[0]
    SLICE_X112Y65        LUT2 (Prop_lut2_I0_O)        0.124     8.427 r  i_vga_controller/VSxSO_OBUF_inst_i_1/O
                         net (fo=3, routed)           1.822    10.249    VSxSO_OBUF
    W16                  OBUF (Prop_obuf_I_O)         3.554    13.802 r  VSxSO_OBUF_inst/O
                         net (fo=0)                   0.000    13.802    VSxSO
    W16                                                               r  VSxSO (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_vga_controller/FSM_sequential_HStatexDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            HSxSO
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.566ns  (logic 4.195ns (63.891%)  route 2.371ns (36.109%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.860     6.991    i_vga_controller/CLK
    SLICE_X112Y64        FDCE                                         r  i_vga_controller/FSM_sequential_HStatexDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y64        FDCE (Prop_fdce_C_Q)         0.518     7.509 r  i_vga_controller/FSM_sequential_HStatexDP_reg[1]/Q
                         net (fo=7, routed)           0.698     8.206    i_vga_controller/HStatexDP[1]
    SLICE_X112Y63        LUT2 (Prop_lut2_I1_O)        0.124     8.330 r  i_vga_controller/HSxSO_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.673    10.004    HSxSO_OBUF
    V16                  OBUF (Prop_obuf_I_O)         3.553    13.557 r  HSxSO_OBUF_inst/O
                         net (fo=0)                   0.000    13.557    HSxSO
    V16                                                               r  HSxSO (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_vga_controller/FSM_sequential_HStatexDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            HSxSO
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.976ns  (logic 1.440ns (72.852%)  route 0.537ns (27.148%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.632     2.063    i_vga_controller/CLK
    SLICE_X111Y63        FDCE                                         r  i_vga_controller/FSM_sequential_HStatexDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y63        FDCE (Prop_fdce_C_Q)         0.141     2.204 r  i_vga_controller/FSM_sequential_HStatexDP_reg[0]/Q
                         net (fo=12, routed)          0.208     2.412    i_vga_controller/HStatexDP[0]
    SLICE_X112Y63        LUT2 (Prop_lut2_I0_O)        0.045     2.457 r  i_vga_controller/HSxSO_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.328     2.786    HSxSO_OBUF
    V16                  OBUF (Prop_obuf_I_O)         1.254     4.039 r  HSxSO_OBUF_inst/O
                         net (fo=0)                   0.000     4.039    HSxSO
    V16                                                               r  HSxSO (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            VSxSO
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.019ns  (logic 1.440ns (71.317%)  route 0.579ns (28.683%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.631     2.062    i_vga_controller/CLK
    SLICE_X111Y66        FDCE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y66        FDCE (Prop_fdce_C_Q)         0.141     2.203 r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/Q
                         net (fo=13, routed)          0.174     2.377    i_vga_controller/VStatexDP[1]
    SLICE_X112Y65        LUT2 (Prop_lut2_I1_O)        0.045     2.422 r  i_vga_controller/VSxSO_OBUF_inst_i_1/O
                         net (fo=3, routed)           0.405     2.827    VSxSO_OBUF
    W16                  OBUF (Prop_obuf_I_O)         1.254     4.082 r  VSxSO_OBUF_inst/O
                         net (fo=0)                   0.000     4.082    VSxSO
    W16                                                               r  VSxSO (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_vga_controller/FSM_sequential_HStatexDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            BluexSO[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.106ns  (logic 1.455ns (69.098%)  route 0.651ns (30.902%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.632     2.063    i_vga_controller/CLK
    SLICE_X112Y64        FDCE                                         r  i_vga_controller/FSM_sequential_HStatexDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y64        FDCE (Prop_fdce_C_Q)         0.164     2.227 r  i_vga_controller/FSM_sequential_HStatexDP_reg[1]/Q
                         net (fo=7, routed)           0.200     2.427    i_vga_controller/HStatexDP[1]
    SLICE_X112Y64        LUT4 (Prop_lut4_I3_O)        0.045     2.472 r  i_vga_controller/GreenxSO_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           0.451     2.923    BluexSO_OBUF[0]
    W18                  OBUF (Prop_obuf_I_O)         1.246     4.169 r  BluexSO_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.169    BluexSO[2]
    W18                                                               r  BluexSO[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_vga_controller/FSM_sequential_HStatexDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            BluexSO[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.155ns  (logic 1.451ns (67.347%)  route 0.704ns (32.653%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.632     2.063    i_vga_controller/CLK
    SLICE_X112Y64        FDCE                                         r  i_vga_controller/FSM_sequential_HStatexDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y64        FDCE (Prop_fdce_C_Q)         0.164     2.227 r  i_vga_controller/FSM_sequential_HStatexDP_reg[1]/Q
                         net (fo=7, routed)           0.200     2.427    i_vga_controller/HStatexDP[1]
    SLICE_X112Y64        LUT4 (Prop_lut4_I3_O)        0.045     2.472 r  i_vga_controller/GreenxSO_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           0.504     2.976    BluexSO_OBUF[0]
    W19                  OBUF (Prop_obuf_I_O)         1.242     4.218 r  BluexSO_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.218    BluexSO[3]
    W19                                                               r  BluexSO[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_vga_controller/FSM_sequential_HStatexDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            BluexSO[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.179ns  (logic 1.463ns (67.125%)  route 0.716ns (32.875%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.632     2.063    i_vga_controller/CLK
    SLICE_X112Y64        FDCE                                         r  i_vga_controller/FSM_sequential_HStatexDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y64        FDCE (Prop_fdce_C_Q)         0.164     2.227 r  i_vga_controller/FSM_sequential_HStatexDP_reg[1]/Q
                         net (fo=7, routed)           0.200     2.427    i_vga_controller/HStatexDP[1]
    SLICE_X112Y64        LUT4 (Prop_lut4_I3_O)        0.045     2.472 r  i_vga_controller/GreenxSO_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           0.517     2.989    BluexSO_OBUF[0]
    U18                  OBUF (Prop_obuf_I_O)         1.254     4.242 r  BluexSO_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.242    BluexSO[0]
    U18                                                               r  BluexSO[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_vga_controller/FSM_sequential_HStatexDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            BluexSO[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.237ns  (logic 1.468ns (65.604%)  route 0.769ns (34.396%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.632     2.063    i_vga_controller/CLK
    SLICE_X112Y64        FDCE                                         r  i_vga_controller/FSM_sequential_HStatexDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y64        FDCE (Prop_fdce_C_Q)         0.164     2.227 r  i_vga_controller/FSM_sequential_HStatexDP_reg[1]/Q
                         net (fo=7, routed)           0.200     2.427    i_vga_controller/HStatexDP[1]
    SLICE_X112Y64        LUT4 (Prop_lut4_I3_O)        0.045     2.472 r  i_vga_controller/GreenxSO_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           0.570     3.042    BluexSO_OBUF[0]
    U19                  OBUF (Prop_obuf_I_O)         1.259     4.300 r  BluexSO_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.300    BluexSO[1]
    U19                                                               r  BluexSO[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_vga_controller/FSM_sequential_HStatexDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            GreenxSO[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.424ns  (logic 1.552ns (64.038%)  route 0.872ns (35.962%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.632     2.063    i_vga_controller/CLK
    SLICE_X112Y64        FDCE                                         r  i_vga_controller/FSM_sequential_HStatexDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y64        FDCE (Prop_fdce_C_Q)         0.164     2.227 r  i_vga_controller/FSM_sequential_HStatexDP_reg[1]/Q
                         net (fo=7, routed)           0.200     2.427    i_vga_controller/HStatexDP[1]
    SLICE_X112Y64        LUT4 (Prop_lut4_I3_O)        0.045     2.472 r  i_vga_controller/GreenxSO_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           0.672     3.144    BluexSO_OBUF[0]
    Y14                  OBUF (Prop_obuf_I_O)         1.343     4.487 r  GreenxSO_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.487    GreenxSO[1]
    Y14                                                               r  GreenxSO[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_vga_controller/FSM_sequential_HStatexDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            GreenxSO[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.490ns  (logic 1.564ns (62.785%)  route 0.927ns (37.215%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.632     2.063    i_vga_controller/CLK
    SLICE_X112Y64        FDCE                                         r  i_vga_controller/FSM_sequential_HStatexDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y64        FDCE (Prop_fdce_C_Q)         0.164     2.227 r  i_vga_controller/FSM_sequential_HStatexDP_reg[1]/Q
                         net (fo=7, routed)           0.200     2.427    i_vga_controller/HStatexDP[1]
    SLICE_X112Y64        LUT4 (Prop_lut4_I3_O)        0.045     2.472 r  i_vga_controller/GreenxSO_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           0.727     3.199    BluexSO_OBUF[0]
    W14                  OBUF (Prop_obuf_I_O)         1.355     4.554 r  GreenxSO_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.554    GreenxSO[0]
    W14                                                               r  GreenxSO[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_vga_controller/FSM_sequential_HStatexDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            GreenxSO[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.658ns  (logic 1.507ns (56.706%)  route 1.151ns (43.294%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.632     2.063    i_vga_controller/CLK
    SLICE_X112Y64        FDCE                                         r  i_vga_controller/FSM_sequential_HStatexDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y64        FDCE (Prop_fdce_C_Q)         0.164     2.227 r  i_vga_controller/FSM_sequential_HStatexDP_reg[1]/Q
                         net (fo=7, routed)           0.200     2.427    i_vga_controller/HStatexDP[1]
    SLICE_X112Y64        LUT4 (Prop_lut4_I3_O)        0.045     2.472 r  i_vga_controller/GreenxSO_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           0.951     3.423    BluexSO_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         1.298     4.721 r  GreenxSO_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.721    GreenxSO[3]
    T10                                                               r  GreenxSO[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_vga_controller/FSM_sequential_HStatexDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            GreenxSO[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.720ns  (logic 1.514ns (55.661%)  route 1.206ns (44.339%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.632     2.063    i_vga_controller/CLK
    SLICE_X112Y64        FDCE                                         r  i_vga_controller/FSM_sequential_HStatexDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y64        FDCE (Prop_fdce_C_Q)         0.164     2.227 r  i_vga_controller/FSM_sequential_HStatexDP_reg[1]/Q
                         net (fo=7, routed)           0.200     2.427    i_vga_controller/HStatexDP[1]
    SLICE_X112Y64        LUT4 (Prop_lut4_I3_O)        0.045     2.472 r  i_vga_controller/GreenxSO_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           1.006     3.478    BluexSO_OBUF[0]
    T11                  OBUF (Prop_obuf_I_O)         1.305     4.783 r  GreenxSO_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.783    GreenxSO[2]
    T11                                                               r  GreenxSO[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (100.001%))
  Logic Levels:           0  
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  CLK125xCI (IN)
                         net (fo=0)                   0.000     4.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     5.451 f  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     6.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.088     6.824 f  i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.014     6.838    i_clk_wiz_0/inst/clkfbout_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.005     0.714    i_clk_wiz_0/inst/clkfbout_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (100.001%))
  Logic Levels:           0  
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  CLK125xCI (IN)
                         net (fo=0)                   0.000     4.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     5.451 f  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     6.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.088     6.824 f  i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.014     6.838    i_clk_wiz_0/inst/clkfbout_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.005     0.714    i_clk_wiz_0/inst/clkfbout_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RSTxRI
                            (input port)
  Destination:            i_vga_controller/HCntxDP_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.531ns  (logic 1.542ns (27.885%)  route 3.989ns (72.115%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        6.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.406ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  RSTxRI (IN)
                         net (fo=0)                   0.000     0.000    RSTxRI
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  RSTxRI_IBUF_inst/O
                         net (fo=29, routed)          3.989     5.531    i_vga_controller/AR[0]
    SLICE_X107Y64        FDCE                                         f  i_vga_controller/HCntxDP_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.625 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.637    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.728 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.678     6.406    i_vga_controller/CLK
    SLICE_X107Y64        FDCE                                         r  i_vga_controller/HCntxDP_reg[6]/C

Slack:                    inf
  Source:                 RSTxRI
                            (input port)
  Destination:            i_vga_controller/HCntxDP_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.531ns  (logic 1.542ns (27.885%)  route 3.989ns (72.115%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        6.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.406ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  RSTxRI (IN)
                         net (fo=0)                   0.000     0.000    RSTxRI
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  RSTxRI_IBUF_inst/O
                         net (fo=29, routed)          3.989     5.531    i_vga_controller/AR[0]
    SLICE_X107Y64        FDCE                                         f  i_vga_controller/HCntxDP_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.625 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.637    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.728 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.678     6.406    i_vga_controller/CLK
    SLICE_X107Y64        FDCE                                         r  i_vga_controller/HCntxDP_reg[9]/C

Slack:                    inf
  Source:                 RSTxRI
                            (input port)
  Destination:            i_vga_controller/HCntxDP_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.303ns  (logic 1.542ns (29.082%)  route 3.761ns (70.918%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        6.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.406ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  RSTxRI (IN)
                         net (fo=0)                   0.000     0.000    RSTxRI
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  RSTxRI_IBUF_inst/O
                         net (fo=29, routed)          3.761     5.303    i_vga_controller/AR[0]
    SLICE_X108Y63        FDCE                                         f  i_vga_controller/HCntxDP_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.625 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.637    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.728 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.678     6.406    i_vga_controller/CLK
    SLICE_X108Y63        FDCE                                         r  i_vga_controller/HCntxDP_reg[0]/C

Slack:                    inf
  Source:                 RSTxRI
                            (input port)
  Destination:            i_vga_controller/HCntxDP_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.303ns  (logic 1.542ns (29.082%)  route 3.761ns (70.918%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        6.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.406ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  RSTxRI (IN)
                         net (fo=0)                   0.000     0.000    RSTxRI
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  RSTxRI_IBUF_inst/O
                         net (fo=29, routed)          3.761     5.303    i_vga_controller/AR[0]
    SLICE_X109Y63        FDCE                                         f  i_vga_controller/HCntxDP_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.625 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.637    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.728 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.678     6.406    i_vga_controller/CLK
    SLICE_X109Y63        FDCE                                         r  i_vga_controller/HCntxDP_reg[10]/C

Slack:                    inf
  Source:                 RSTxRI
                            (input port)
  Destination:            i_vga_controller/HCntxDP_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.303ns  (logic 1.542ns (29.082%)  route 3.761ns (70.918%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        6.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.406ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  RSTxRI (IN)
                         net (fo=0)                   0.000     0.000    RSTxRI
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  RSTxRI_IBUF_inst/O
                         net (fo=29, routed)          3.761     5.303    i_vga_controller/AR[0]
    SLICE_X109Y63        FDCE                                         f  i_vga_controller/HCntxDP_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.625 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.637    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.728 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.678     6.406    i_vga_controller/CLK
    SLICE_X109Y63        FDCE                                         r  i_vga_controller/HCntxDP_reg[11]/C

Slack:                    inf
  Source:                 RSTxRI
                            (input port)
  Destination:            i_vga_controller/HCntxDP_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.303ns  (logic 1.542ns (29.082%)  route 3.761ns (70.918%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        6.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.406ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  RSTxRI (IN)
                         net (fo=0)                   0.000     0.000    RSTxRI
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  RSTxRI_IBUF_inst/O
                         net (fo=29, routed)          3.761     5.303    i_vga_controller/AR[0]
    SLICE_X109Y63        FDCE                                         f  i_vga_controller/HCntxDP_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.625 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.637    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.728 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.678     6.406    i_vga_controller/CLK
    SLICE_X109Y63        FDCE                                         r  i_vga_controller/HCntxDP_reg[1]/C

Slack:                    inf
  Source:                 RSTxRI
                            (input port)
  Destination:            i_vga_controller/HCntxDP_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.303ns  (logic 1.542ns (29.082%)  route 3.761ns (70.918%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        6.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.406ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  RSTxRI (IN)
                         net (fo=0)                   0.000     0.000    RSTxRI
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  RSTxRI_IBUF_inst/O
                         net (fo=29, routed)          3.761     5.303    i_vga_controller/AR[0]
    SLICE_X109Y63        FDCE                                         f  i_vga_controller/HCntxDP_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.625 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.637    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.728 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.678     6.406    i_vga_controller/CLK
    SLICE_X109Y63        FDCE                                         r  i_vga_controller/HCntxDP_reg[2]/C

Slack:                    inf
  Source:                 RSTxRI
                            (input port)
  Destination:            i_vga_controller/HCntxDP_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.303ns  (logic 1.542ns (29.082%)  route 3.761ns (70.918%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        6.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.406ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  RSTxRI (IN)
                         net (fo=0)                   0.000     0.000    RSTxRI
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  RSTxRI_IBUF_inst/O
                         net (fo=29, routed)          3.761     5.303    i_vga_controller/AR[0]
    SLICE_X109Y63        FDCE                                         f  i_vga_controller/HCntxDP_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.625 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.637    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.728 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.678     6.406    i_vga_controller/CLK
    SLICE_X109Y63        FDCE                                         r  i_vga_controller/HCntxDP_reg[3]/C

Slack:                    inf
  Source:                 RSTxRI
                            (input port)
  Destination:            i_vga_controller/HCntxDP_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.300ns  (logic 1.542ns (29.098%)  route 3.758ns (70.902%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        6.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.409ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  RSTxRI (IN)
                         net (fo=0)                   0.000     0.000    RSTxRI
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  RSTxRI_IBUF_inst/O
                         net (fo=29, routed)          3.758     5.300    i_vga_controller/AR[0]
    SLICE_X110Y63        FDCE                                         f  i_vga_controller/HCntxDP_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.625 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.637    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.728 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.681     6.409    i_vga_controller/CLK
    SLICE_X110Y63        FDCE                                         r  i_vga_controller/HCntxDP_reg[4]/C

Slack:                    inf
  Source:                 RSTxRI
                            (input port)
  Destination:            i_vga_controller/HCntxDP_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.300ns  (logic 1.542ns (29.098%)  route 3.758ns (70.902%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        6.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.409ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  RSTxRI (IN)
                         net (fo=0)                   0.000     0.000    RSTxRI
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  RSTxRI_IBUF_inst/O
                         net (fo=29, routed)          3.758     5.300    i_vga_controller/AR[0]
    SLICE_X110Y63        FDCE                                         f  i_vga_controller/HCntxDP_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.625 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.637    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.728 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.681     6.409    i_vga_controller/CLK
    SLICE_X110Y63        FDCE                                         r  i_vga_controller/HCntxDP_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RSTxRI
                            (input port)
  Destination:            i_vga_controller/FSM_sequential_VStatexDP_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.744ns  (logic 0.309ns (17.744%)  route 1.435ns (82.256%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.621ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.621ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  RSTxRI (IN)
                         net (fo=0)                   0.000     0.000    RSTxRI
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 f  RSTxRI_IBUF_inst/O
                         net (fo=29, routed)          1.435     1.744    i_vga_controller/AR[0]
    SLICE_X111Y66        FDCE                                         f  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.901     2.621    i_vga_controller/CLK
    SLICE_X111Y66        FDCE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C

Slack:                    inf
  Source:                 RSTxRI
                            (input port)
  Destination:            i_vga_controller/FSM_sequential_VStatexDP_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.748ns  (logic 0.309ns (17.700%)  route 1.439ns (82.300%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.621ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.621ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  RSTxRI (IN)
                         net (fo=0)                   0.000     0.000    RSTxRI
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 f  RSTxRI_IBUF_inst/O
                         net (fo=29, routed)          1.439     1.748    i_vga_controller/AR[0]
    SLICE_X110Y66        FDCE                                         f  i_vga_controller/FSM_sequential_VStatexDP_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.901     2.621    i_vga_controller/CLK
    SLICE_X110Y66        FDCE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[0]/C

Slack:                    inf
  Source:                 RSTxRI
                            (input port)
  Destination:            i_vga_controller/VCntxDP_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.798ns  (logic 0.309ns (17.215%)  route 1.488ns (82.785%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.617ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.617ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  RSTxRI (IN)
                         net (fo=0)                   0.000     0.000    RSTxRI
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 f  RSTxRI_IBUF_inst/O
                         net (fo=29, routed)          1.488     1.798    i_vga_controller/AR[0]
    SLICE_X109Y67        FDCE                                         f  i_vga_controller/VCntxDP_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.897     2.617    i_vga_controller/CLK
    SLICE_X109Y67        FDCE                                         r  i_vga_controller/VCntxDP_reg[8]/C

Slack:                    inf
  Source:                 RSTxRI
                            (input port)
  Destination:            i_vga_controller/VCntxDP_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.798ns  (logic 0.309ns (17.215%)  route 1.488ns (82.785%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.617ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.617ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  RSTxRI (IN)
                         net (fo=0)                   0.000     0.000    RSTxRI
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 f  RSTxRI_IBUF_inst/O
                         net (fo=29, routed)          1.488     1.798    i_vga_controller/AR[0]
    SLICE_X109Y67        FDCE                                         f  i_vga_controller/VCntxDP_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.897     2.617    i_vga_controller/CLK
    SLICE_X109Y67        FDCE                                         r  i_vga_controller/VCntxDP_reg[9]/C

Slack:                    inf
  Source:                 RSTxRI
                            (input port)
  Destination:            i_vga_controller/HCntxDP_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.830ns  (logic 0.309ns (16.908%)  route 1.521ns (83.092%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.623ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.623ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  RSTxRI (IN)
                         net (fo=0)                   0.000     0.000    RSTxRI
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 f  RSTxRI_IBUF_inst/O
                         net (fo=29, routed)          1.521     1.830    i_vga_controller/AR[0]
    SLICE_X110Y64        FDCE                                         f  i_vga_controller/HCntxDP_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.903     2.623    i_vga_controller/CLK
    SLICE_X110Y64        FDCE                                         r  i_vga_controller/HCntxDP_reg[7]/C

Slack:                    inf
  Source:                 RSTxRI
                            (input port)
  Destination:            i_vga_controller/HCntxDP_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.830ns  (logic 0.309ns (16.908%)  route 1.521ns (83.092%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.623ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.623ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  RSTxRI (IN)
                         net (fo=0)                   0.000     0.000    RSTxRI
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 f  RSTxRI_IBUF_inst/O
                         net (fo=29, routed)          1.521     1.830    i_vga_controller/AR[0]
    SLICE_X110Y64        FDCE                                         f  i_vga_controller/HCntxDP_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.903     2.623    i_vga_controller/CLK
    SLICE_X110Y64        FDCE                                         r  i_vga_controller/HCntxDP_reg[8]/C

Slack:                    inf
  Source:                 RSTxRI
                            (input port)
  Destination:            i_vga_controller/VCntxDP_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.830ns  (logic 0.309ns (16.908%)  route 1.521ns (83.092%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.623ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.623ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  RSTxRI (IN)
                         net (fo=0)                   0.000     0.000    RSTxRI
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 f  RSTxRI_IBUF_inst/O
                         net (fo=29, routed)          1.521     1.830    i_vga_controller/AR[0]
    SLICE_X110Y64        FDCE                                         f  i_vga_controller/VCntxDP_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.903     2.623    i_vga_controller/CLK
    SLICE_X110Y64        FDCE                                         r  i_vga_controller/VCntxDP_reg[0]/C

Slack:                    inf
  Source:                 RSTxRI
                            (input port)
  Destination:            i_vga_controller/VCntxDP_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.830ns  (logic 0.309ns (16.908%)  route 1.521ns (83.092%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.623ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.623ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  RSTxRI (IN)
                         net (fo=0)                   0.000     0.000    RSTxRI
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 f  RSTxRI_IBUF_inst/O
                         net (fo=29, routed)          1.521     1.830    i_vga_controller/AR[0]
    SLICE_X110Y64        FDCE                                         f  i_vga_controller/VCntxDP_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.903     2.623    i_vga_controller/CLK
    SLICE_X110Y64        FDCE                                         r  i_vga_controller/VCntxDP_reg[1]/C

Slack:                    inf
  Source:                 RSTxRI
                            (input port)
  Destination:            i_vga_controller/VCntxDP_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.830ns  (logic 0.309ns (16.908%)  route 1.521ns (83.092%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.623ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.623ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  RSTxRI (IN)
                         net (fo=0)                   0.000     0.000    RSTxRI
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 f  RSTxRI_IBUF_inst/O
                         net (fo=29, routed)          1.521     1.830    i_vga_controller/AR[0]
    SLICE_X110Y64        FDCE                                         f  i_vga_controller/VCntxDP_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.903     2.623    i_vga_controller/CLK
    SLICE_X110Y64        FDCE                                         r  i_vga_controller/VCntxDP_reg[2]/C

Slack:                    inf
  Source:                 RSTxRI
                            (input port)
  Destination:            i_vga_controller/VCntxDP_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.834ns  (logic 0.309ns (16.871%)  route 1.525ns (83.129%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.622ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.622ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  RSTxRI (IN)
                         net (fo=0)                   0.000     0.000    RSTxRI
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 f  RSTxRI_IBUF_inst/O
                         net (fo=29, routed)          1.525     1.834    i_vga_controller/AR[0]
    SLICE_X110Y65        FDCE                                         f  i_vga_controller/VCntxDP_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.902     2.622    i_vga_controller/CLK
    SLICE_X110Y65        FDCE                                         r  i_vga_controller/VCntxDP_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RSTxRI
                            (input port)
  Destination:            i_vga_controller/HCntxDP_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.531ns  (logic 1.542ns (27.885%)  route 3.989ns (72.115%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        6.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.406ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  RSTxRI (IN)
                         net (fo=0)                   0.000     0.000    RSTxRI
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  RSTxRI_IBUF_inst/O
                         net (fo=29, routed)          3.989     5.531    i_vga_controller/AR[0]
    SLICE_X107Y64        FDCE                                         f  i_vga_controller/HCntxDP_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.625 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.637    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.728 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.678     6.406    i_vga_controller/CLK
    SLICE_X107Y64        FDCE                                         r  i_vga_controller/HCntxDP_reg[6]/C

Slack:                    inf
  Source:                 RSTxRI
                            (input port)
  Destination:            i_vga_controller/HCntxDP_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.531ns  (logic 1.542ns (27.885%)  route 3.989ns (72.115%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        6.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.406ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  RSTxRI (IN)
                         net (fo=0)                   0.000     0.000    RSTxRI
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  RSTxRI_IBUF_inst/O
                         net (fo=29, routed)          3.989     5.531    i_vga_controller/AR[0]
    SLICE_X107Y64        FDCE                                         f  i_vga_controller/HCntxDP_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.625 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.637    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.728 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.678     6.406    i_vga_controller/CLK
    SLICE_X107Y64        FDCE                                         r  i_vga_controller/HCntxDP_reg[9]/C

Slack:                    inf
  Source:                 RSTxRI
                            (input port)
  Destination:            i_vga_controller/HCntxDP_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.303ns  (logic 1.542ns (29.082%)  route 3.761ns (70.918%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        6.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.406ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  RSTxRI (IN)
                         net (fo=0)                   0.000     0.000    RSTxRI
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  RSTxRI_IBUF_inst/O
                         net (fo=29, routed)          3.761     5.303    i_vga_controller/AR[0]
    SLICE_X108Y63        FDCE                                         f  i_vga_controller/HCntxDP_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.625 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.637    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.728 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.678     6.406    i_vga_controller/CLK
    SLICE_X108Y63        FDCE                                         r  i_vga_controller/HCntxDP_reg[0]/C

Slack:                    inf
  Source:                 RSTxRI
                            (input port)
  Destination:            i_vga_controller/HCntxDP_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.303ns  (logic 1.542ns (29.082%)  route 3.761ns (70.918%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        6.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.406ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  RSTxRI (IN)
                         net (fo=0)                   0.000     0.000    RSTxRI
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  RSTxRI_IBUF_inst/O
                         net (fo=29, routed)          3.761     5.303    i_vga_controller/AR[0]
    SLICE_X109Y63        FDCE                                         f  i_vga_controller/HCntxDP_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.625 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.637    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.728 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.678     6.406    i_vga_controller/CLK
    SLICE_X109Y63        FDCE                                         r  i_vga_controller/HCntxDP_reg[10]/C

Slack:                    inf
  Source:                 RSTxRI
                            (input port)
  Destination:            i_vga_controller/HCntxDP_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.303ns  (logic 1.542ns (29.082%)  route 3.761ns (70.918%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        6.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.406ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  RSTxRI (IN)
                         net (fo=0)                   0.000     0.000    RSTxRI
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  RSTxRI_IBUF_inst/O
                         net (fo=29, routed)          3.761     5.303    i_vga_controller/AR[0]
    SLICE_X109Y63        FDCE                                         f  i_vga_controller/HCntxDP_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.625 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.637    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.728 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.678     6.406    i_vga_controller/CLK
    SLICE_X109Y63        FDCE                                         r  i_vga_controller/HCntxDP_reg[11]/C

Slack:                    inf
  Source:                 RSTxRI
                            (input port)
  Destination:            i_vga_controller/HCntxDP_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.303ns  (logic 1.542ns (29.082%)  route 3.761ns (70.918%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        6.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.406ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  RSTxRI (IN)
                         net (fo=0)                   0.000     0.000    RSTxRI
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  RSTxRI_IBUF_inst/O
                         net (fo=29, routed)          3.761     5.303    i_vga_controller/AR[0]
    SLICE_X109Y63        FDCE                                         f  i_vga_controller/HCntxDP_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.625 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.637    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.728 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.678     6.406    i_vga_controller/CLK
    SLICE_X109Y63        FDCE                                         r  i_vga_controller/HCntxDP_reg[1]/C

Slack:                    inf
  Source:                 RSTxRI
                            (input port)
  Destination:            i_vga_controller/HCntxDP_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.303ns  (logic 1.542ns (29.082%)  route 3.761ns (70.918%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        6.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.406ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  RSTxRI (IN)
                         net (fo=0)                   0.000     0.000    RSTxRI
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  RSTxRI_IBUF_inst/O
                         net (fo=29, routed)          3.761     5.303    i_vga_controller/AR[0]
    SLICE_X109Y63        FDCE                                         f  i_vga_controller/HCntxDP_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.625 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.637    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.728 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.678     6.406    i_vga_controller/CLK
    SLICE_X109Y63        FDCE                                         r  i_vga_controller/HCntxDP_reg[2]/C

Slack:                    inf
  Source:                 RSTxRI
                            (input port)
  Destination:            i_vga_controller/HCntxDP_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.303ns  (logic 1.542ns (29.082%)  route 3.761ns (70.918%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        6.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.406ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  RSTxRI (IN)
                         net (fo=0)                   0.000     0.000    RSTxRI
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  RSTxRI_IBUF_inst/O
                         net (fo=29, routed)          3.761     5.303    i_vga_controller/AR[0]
    SLICE_X109Y63        FDCE                                         f  i_vga_controller/HCntxDP_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.625 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.637    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.728 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.678     6.406    i_vga_controller/CLK
    SLICE_X109Y63        FDCE                                         r  i_vga_controller/HCntxDP_reg[3]/C

Slack:                    inf
  Source:                 RSTxRI
                            (input port)
  Destination:            i_vga_controller/HCntxDP_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.300ns  (logic 1.542ns (29.098%)  route 3.758ns (70.902%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        6.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.409ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  RSTxRI (IN)
                         net (fo=0)                   0.000     0.000    RSTxRI
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  RSTxRI_IBUF_inst/O
                         net (fo=29, routed)          3.758     5.300    i_vga_controller/AR[0]
    SLICE_X110Y63        FDCE                                         f  i_vga_controller/HCntxDP_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.625 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.637    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.728 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.681     6.409    i_vga_controller/CLK
    SLICE_X110Y63        FDCE                                         r  i_vga_controller/HCntxDP_reg[4]/C

Slack:                    inf
  Source:                 RSTxRI
                            (input port)
  Destination:            i_vga_controller/HCntxDP_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.300ns  (logic 1.542ns (29.098%)  route 3.758ns (70.902%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        6.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.409ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  RSTxRI (IN)
                         net (fo=0)                   0.000     0.000    RSTxRI
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  RSTxRI_IBUF_inst/O
                         net (fo=29, routed)          3.758     5.300    i_vga_controller/AR[0]
    SLICE_X110Y63        FDCE                                         f  i_vga_controller/HCntxDP_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.625 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.637    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.728 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.681     6.409    i_vga_controller/CLK
    SLICE_X110Y63        FDCE                                         r  i_vga_controller/HCntxDP_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RSTxRI
                            (input port)
  Destination:            i_vga_controller/FSM_sequential_VStatexDP_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.744ns  (logic 0.309ns (17.744%)  route 1.435ns (82.256%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.621ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.621ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  RSTxRI (IN)
                         net (fo=0)                   0.000     0.000    RSTxRI
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 f  RSTxRI_IBUF_inst/O
                         net (fo=29, routed)          1.435     1.744    i_vga_controller/AR[0]
    SLICE_X111Y66        FDCE                                         f  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.901     2.621    i_vga_controller/CLK
    SLICE_X111Y66        FDCE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C

Slack:                    inf
  Source:                 RSTxRI
                            (input port)
  Destination:            i_vga_controller/FSM_sequential_VStatexDP_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.748ns  (logic 0.309ns (17.700%)  route 1.439ns (82.300%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.621ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.621ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  RSTxRI (IN)
                         net (fo=0)                   0.000     0.000    RSTxRI
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 f  RSTxRI_IBUF_inst/O
                         net (fo=29, routed)          1.439     1.748    i_vga_controller/AR[0]
    SLICE_X110Y66        FDCE                                         f  i_vga_controller/FSM_sequential_VStatexDP_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.901     2.621    i_vga_controller/CLK
    SLICE_X110Y66        FDCE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[0]/C

Slack:                    inf
  Source:                 RSTxRI
                            (input port)
  Destination:            i_vga_controller/VCntxDP_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.798ns  (logic 0.309ns (17.215%)  route 1.488ns (82.785%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.617ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.617ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  RSTxRI (IN)
                         net (fo=0)                   0.000     0.000    RSTxRI
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 f  RSTxRI_IBUF_inst/O
                         net (fo=29, routed)          1.488     1.798    i_vga_controller/AR[0]
    SLICE_X109Y67        FDCE                                         f  i_vga_controller/VCntxDP_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.897     2.617    i_vga_controller/CLK
    SLICE_X109Y67        FDCE                                         r  i_vga_controller/VCntxDP_reg[8]/C

Slack:                    inf
  Source:                 RSTxRI
                            (input port)
  Destination:            i_vga_controller/VCntxDP_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.798ns  (logic 0.309ns (17.215%)  route 1.488ns (82.785%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.617ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.617ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  RSTxRI (IN)
                         net (fo=0)                   0.000     0.000    RSTxRI
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 f  RSTxRI_IBUF_inst/O
                         net (fo=29, routed)          1.488     1.798    i_vga_controller/AR[0]
    SLICE_X109Y67        FDCE                                         f  i_vga_controller/VCntxDP_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.897     2.617    i_vga_controller/CLK
    SLICE_X109Y67        FDCE                                         r  i_vga_controller/VCntxDP_reg[9]/C

Slack:                    inf
  Source:                 RSTxRI
                            (input port)
  Destination:            i_vga_controller/HCntxDP_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.830ns  (logic 0.309ns (16.908%)  route 1.521ns (83.092%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.623ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.623ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  RSTxRI (IN)
                         net (fo=0)                   0.000     0.000    RSTxRI
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 f  RSTxRI_IBUF_inst/O
                         net (fo=29, routed)          1.521     1.830    i_vga_controller/AR[0]
    SLICE_X110Y64        FDCE                                         f  i_vga_controller/HCntxDP_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.903     2.623    i_vga_controller/CLK
    SLICE_X110Y64        FDCE                                         r  i_vga_controller/HCntxDP_reg[7]/C

Slack:                    inf
  Source:                 RSTxRI
                            (input port)
  Destination:            i_vga_controller/HCntxDP_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.830ns  (logic 0.309ns (16.908%)  route 1.521ns (83.092%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.623ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.623ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  RSTxRI (IN)
                         net (fo=0)                   0.000     0.000    RSTxRI
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 f  RSTxRI_IBUF_inst/O
                         net (fo=29, routed)          1.521     1.830    i_vga_controller/AR[0]
    SLICE_X110Y64        FDCE                                         f  i_vga_controller/HCntxDP_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.903     2.623    i_vga_controller/CLK
    SLICE_X110Y64        FDCE                                         r  i_vga_controller/HCntxDP_reg[8]/C

Slack:                    inf
  Source:                 RSTxRI
                            (input port)
  Destination:            i_vga_controller/VCntxDP_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.830ns  (logic 0.309ns (16.908%)  route 1.521ns (83.092%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.623ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.623ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  RSTxRI (IN)
                         net (fo=0)                   0.000     0.000    RSTxRI
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 f  RSTxRI_IBUF_inst/O
                         net (fo=29, routed)          1.521     1.830    i_vga_controller/AR[0]
    SLICE_X110Y64        FDCE                                         f  i_vga_controller/VCntxDP_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.903     2.623    i_vga_controller/CLK
    SLICE_X110Y64        FDCE                                         r  i_vga_controller/VCntxDP_reg[0]/C

Slack:                    inf
  Source:                 RSTxRI
                            (input port)
  Destination:            i_vga_controller/VCntxDP_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.830ns  (logic 0.309ns (16.908%)  route 1.521ns (83.092%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.623ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.623ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  RSTxRI (IN)
                         net (fo=0)                   0.000     0.000    RSTxRI
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 f  RSTxRI_IBUF_inst/O
                         net (fo=29, routed)          1.521     1.830    i_vga_controller/AR[0]
    SLICE_X110Y64        FDCE                                         f  i_vga_controller/VCntxDP_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.903     2.623    i_vga_controller/CLK
    SLICE_X110Y64        FDCE                                         r  i_vga_controller/VCntxDP_reg[1]/C

Slack:                    inf
  Source:                 RSTxRI
                            (input port)
  Destination:            i_vga_controller/VCntxDP_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.830ns  (logic 0.309ns (16.908%)  route 1.521ns (83.092%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.623ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.623ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  RSTxRI (IN)
                         net (fo=0)                   0.000     0.000    RSTxRI
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 f  RSTxRI_IBUF_inst/O
                         net (fo=29, routed)          1.521     1.830    i_vga_controller/AR[0]
    SLICE_X110Y64        FDCE                                         f  i_vga_controller/VCntxDP_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.903     2.623    i_vga_controller/CLK
    SLICE_X110Y64        FDCE                                         r  i_vga_controller/VCntxDP_reg[2]/C

Slack:                    inf
  Source:                 RSTxRI
                            (input port)
  Destination:            i_vga_controller/VCntxDP_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.834ns  (logic 0.309ns (16.871%)  route 1.525ns (83.129%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.622ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.622ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  RSTxRI (IN)
                         net (fo=0)                   0.000     0.000    RSTxRI
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 f  RSTxRI_IBUF_inst/O
                         net (fo=29, routed)          1.525     1.834    i_vga_controller/AR[0]
    SLICE_X110Y65        FDCE                                         f  i_vga_controller/VCntxDP_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.902     2.622    i_vga_controller/CLK
    SLICE_X110Y65        FDCE                                         r  i_vga_controller/VCntxDP_reg[3]/C





