// Seed: 2746776255
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
endmodule
module module_1 (
    output uwire id_0,
    output tri1 id_1,
    input wor id_2,
    input uwire id_3
    , id_14,
    output tri0 id_4,
    output supply0 id_5
    , id_15,
    output supply0 id_6,
    input tri1 id_7,
    input supply0 id_8,
    input tri id_9,
    input tri1 id_10,
    input tri id_11,
    input uwire id_12
);
  supply0 id_16;
  assign id_6 = (1) * 1 - id_7;
  id_17(
      .id_0({{1{id_5}}, 1} !=? id_2), .id_1(~id_1 && id_16), .id_2(id_0 !== id_2)
  ); module_0(
      id_14, id_15
  );
endmodule
