/* Generated by Yosys 0.33 (git sha1 2584903a060) */

(* top =  1  *)
(* src = "/home/lexo/Desktop/Practica/App/cello/library/verilogs/temp_4d601bcd2c5d47e990fe2742191e7510.v:1.1-3.14" *)
module and_gate(Y, TetR, LacI);
  wire _0_;
  wire _1_;
  (* src = "/home/lexo/Desktop/Practica/App/cello/library/verilogs/temp_4d601bcd2c5d47e990fe2742191e7510.v:1.39-1.43" *)
  input LacI;
  wire LacI;
  (* src = "/home/lexo/Desktop/Practica/App/cello/library/verilogs/temp_4d601bcd2c5d47e990fe2742191e7510.v:1.33-1.37" *)
  input TetR;
  wire TetR;
  (* src = "/home/lexo/Desktop/Practica/App/cello/library/verilogs/temp_4d601bcd2c5d47e990fe2742191e7510.v:1.24-1.25" *)
  output Y;
  wire Y;
  \$_NOT_  _2_ (
    .A(TetR),
    .Y(_0_)
  );
  \$_NOT_  _3_ (
    .A(LacI),
    .Y(_1_)
  );
  \$_NOR_  _4_ (
    .A(_0_),
    .B(_1_),
    .Y(Y)
  );
endmodule
