<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<title>Resource Report</title>
<text>Microsemi Corporation - Microsemi Libero Software Release v2022.1 (Version 2022.1.0.10)</text>
<text>Date: Sun Jul 10 21:18:16 2022
</text>
<section><name>Device Selection</name></section>
<table>
<header>
</header>
<row>
 <cell>Family</cell>
 <cell>SmartFusion2</cell>
</row>
<row>
 <cell>Device</cell>
 <cell>M2S010</cell>
</row>
<row>
 <cell>Package</cell>
 <cell>256 VF</cell>
</row>
<row>
 <cell>Speed Grade</cell>
 <cell>STD</cell>
</row>
<row>
 <cell>Temp</cell>
 <cell>0:25:85</cell>
</row>
<row>
 <cell>Voltage</cell>
 <cell>1.26:1.20:1.14</cell>
</row>
<row>
 <cell>Core Voltage</cell>
 <cell>1.2V</cell>
</row>
<row>
 <cell>Ramp Rate</cell>
 <cell>100ms Minimum</cell>
</row>
<row>
 <cell>System Controller Suspend Mode</cell>
 <cell>No</cell>
</row>
<row>
 <cell>PLL Supply Voltage</cell>
 <cell>3.3V</cell>
</row>
<row>
 <cell>Default I/O technology</cell>
 <cell>LVCMOS 3.3V</cell>
</row>
<row>
 <cell>Restrict Probe Pins</cell>
 <cell>Yes</cell>
</row>
<row>
 <cell>Restrict SPI Pins</cell>
 <cell>No</cell>
</row>
</table>
<section><name>Source Files</name></section>
<table>
<header>
</header>
<row>
 <cell>Topcell</cell>
 <cell>soundchip</cell>
</row>
<row>
 <cell>Format</cell>
 <cell>Verilog</cell>
</row>
<row>
 <cell>Source</cell>
 <cell>C:\Users\Constantin\Documents\VHDLSoundchip\synthesis\soundchip.vm</cell>
</row>
</table>
<section><name>Options</name></section>
<table>
<header>
</header>
<row>
 <cell>Enable Single Event Transient mitigation</cell>
 <cell>false</cell>
</row>
<row>
 <cell>Enable Design Separation Methodology</cell>
 <cell>false</cell>
</row>
<row>
 <cell>Limit the number of high fanout nets to display to</cell>
 <cell>10</cell>
</row>
</table>
<section><name>Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>Used</cell>
 <cell>Total</cell>
 <cell>Percentage</cell>
</header>
<row>
 <cell>4LUT</cell>
 <cell>83</cell>
 <cell>12084</cell>
 <cell>0.69</cell>
</row>
<row>
 <cell>DFF</cell>
 <cell>151</cell>
 <cell>12084</cell>
 <cell>1.25</cell>
</row>
<row>
 <cell>I/O Register</cell>
 <cell>0</cell>
 <cell>414</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>User I/O</cell>
 <cell>6</cell>
 <cell>138</cell>
 <cell>4.35</cell>
</row>
<row>
 <cell>-- Single-ended I/O</cell>
 <cell>6</cell>
 <cell>138</cell>
 <cell>4.35</cell>
</row>
<row>
 <cell>-- Differential I/O Pairs</cell>
 <cell>0</cell>
 <cell>65</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>RAM64x18</cell>
 <cell>0</cell>
 <cell>22</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>RAM1K18</cell>
 <cell>0</cell>
 <cell>21</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>MACC</cell>
 <cell>0</cell>
 <cell>22</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>Chip Globals</cell>
 <cell>5</cell>
 <cell>8</cell>
 <cell>62.50</cell>
</row>
<row>
 <cell>CCC</cell>
 <cell>1</cell>
 <cell>2</cell>
 <cell>50.00</cell>
</row>
<row>
 <cell>RCOSC_25_50MHZ</cell>
 <cell>1</cell>
 <cell>1</cell>
 <cell>100.00</cell>
</row>
<row>
 <cell>RCOSC_1MHZ</cell>
 <cell>0</cell>
 <cell>1</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>XTLOSC</cell>
 <cell>0</cell>
 <cell>1</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>MSS</cell>
 <cell>0</cell>
 <cell>1</cell>
 <cell>0.00</cell>
</row>
</table>
<section><name>Detailed Logic Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>4LUT</cell>
 <cell>DFF</cell>
</header>
<row>
 <cell>Fabric Logic</cell>
 <cell>83</cell>
 <cell>151</cell>
</row>
<row>
 <cell>RAM64x18 Interface Logic</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>RAM1K18 Interface Logic</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>MACC Interface Logic</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Total Used</cell>
 <cell>83</cell>
 <cell>151</cell>
</row>
</table>
<section><name>Detailed Carry Chains Resource Usage</name></section>
<table>
<header>
</header>
<row>
 <cell>Length</cell>
 <cell>Used</cell>
</row>
<row>
 <cell>18</cell>
 <cell>2</cell>
</row>
<row>
 <cell>Total</cell>
 <cell>2</cell>
</row>
</table>
<section><name>I/O Function</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>w/o register</cell>
 <cell>w/ register</cell>
 <cell>w/ DDR register</cell>
</header>
<row>
 <cell>Input I/O</cell>
 <cell>3</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Output I/O</cell>
 <cell>3</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Bidirectional I/O</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Differential Input I/O Pairs</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Differential Output I/O Pairs</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
</table>
<section><name>I/O Technology</name></section>
<table>
<header>
 <cell>I/O Standard</cell>
 <cell>Vddi</cell>
 <cell>Vref</cell>
 <cell>Input</cell>
 <cell>Output</cell>
 <cell>Bidirectional</cell>
</header>
<row>
 <cell>LVCMOS33</cell>
 <cell> 3.30v</cell>
 <cell> N/A</cell>
 <cell> 3</cell>
 <cell> 3</cell>
 <cell> 0</cell>
</row>
</table>
<section><name>Nets assigned to chip global resources</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>102</cell>
 <cell>INT_NET</cell>
 <cell>Net   : dff_1_arst</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_1_rep_RNI6BBA/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>70</cell>
 <cell>INT_NET</cell>
 <cell>Net   : FCCC_C0_0_GL1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>46</cell>
 <cell>INT_NET</cell>
 <cell>Net   : FCCC_C0_0_GL0</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>32</cell>
 <cell>INT_NET</cell>
 <cell>Net   : SPI_SLAVE_0_DOUT_VLD</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: SPI_SLAVE_0/DOUT_VLD_inferred_clock_RNITLG3/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>3</cell>
 <cell>INT_NET</cell>
 <cell>Net   : OSC_C0_0_RCOSC_25_50MHZ_O2F</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: OSC_C0_0/OSC_C0_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
</table>
<section><name>Nets assigned to row global resources</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
</table>
<section><name>High fanout nets</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>33</cell>
 <cell>INT_NET</cell>
 <cell>Net   : SPI_SLAVE_0/DOUT_VLD_Z</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: SPI_SLAVE_0/DOUT_VLD</cell>
</row>
<row>
 <cell>32</cell>
 <cell>INT_NET</cell>
 <cell>Net   : SPI_SLAVE_0/un3_spi_clk_redge_en</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: SPI_SLAVE_0/data_shreg_p.un3_spi_clk_redge_en_0_a2</cell>
</row>
<row>
 <cell>7</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CORERESET_PF_C0_0_CORERESET_PF_C0_0_dff_1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_1</cell>
</row>
<row>
 <cell>6</cell>
 <cell>INT_NET</cell>
 <cell>Net   : SPI_SLAVE_0/sclk_reg_Z</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: SPI_SLAVE_0/sclk_reg</cell>
</row>
<row>
 <cell>5</cell>
 <cell>INT_NET</cell>
 <cell>Net   : SPI_SLAVE_0/spi_clk_reg_Z</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: SPI_SLAVE_0/spi_clk_reg</cell>
</row>
<row>
 <cell>4</cell>
 <cell>INT_NET</cell>
 <cell>Net   : SPI_SLAVE_0/bit_cnt_Z[1]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: SPI_SLAVE_0/bit_cnt[1]</cell>
</row>
<row>
 <cell>4</cell>
 <cell>INT_NET</cell>
 <cell>Net   : SPI_SLAVE_0/cs_n_reg_Z</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: SPI_SLAVE_0/cs_n_reg</cell>
</row>
<row>
 <cell>4</cell>
 <cell>INT_NET</cell>
 <cell>Net   : SPI_SLAVE_0/N_21</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: SPI_SLAVE_0/bit_cnt_0_i_o2[1]</cell>
</row>
<row>
 <cell>3</cell>
 <cell>INT_NET</cell>
 <cell>Net   : dac_out_left_c</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: dac_0/SIGMA_ADDER_0/sigma_register[17]</cell>
</row>
<row>
 <cell>3</cell>
 <cell>INT_NET</cell>
 <cell>Net   : dac_out_right_c</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: dac_1/SIGMA_ADDER_0/sigma_register[17]</cell>
</row>
</table>
<section><name>High fanout nets (through buffer trees)</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>33</cell>
 <cell>INT_NET</cell>
 <cell>Net   : SPI_SLAVE_0/DOUT_VLD_Z</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: SPI_SLAVE_0/DOUT_VLD</cell>
</row>
<row>
 <cell>32</cell>
 <cell>INT_NET</cell>
 <cell>Net   : SPI_SLAVE_0/un3_spi_clk_redge_en</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: SPI_SLAVE_0/data_shreg_p.un3_spi_clk_redge_en_0_a2</cell>
</row>
<row>
 <cell>7</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CORERESET_PF_C0_0_CORERESET_PF_C0_0_dff_1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_1</cell>
</row>
<row>
 <cell>6</cell>
 <cell>INT_NET</cell>
 <cell>Net   : SPI_SLAVE_0/sclk_reg_Z</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: SPI_SLAVE_0/sclk_reg</cell>
</row>
<row>
 <cell>5</cell>
 <cell>INT_NET</cell>
 <cell>Net   : SPI_SLAVE_0/spi_clk_reg_Z</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: SPI_SLAVE_0/spi_clk_reg</cell>
</row>
<row>
 <cell>4</cell>
 <cell>INT_NET</cell>
 <cell>Net   : SPI_SLAVE_0/bit_cnt_Z[1]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: SPI_SLAVE_0/bit_cnt[1]</cell>
</row>
<row>
 <cell>4</cell>
 <cell>INT_NET</cell>
 <cell>Net   : SPI_SLAVE_0/cs_n_reg_Z</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: SPI_SLAVE_0/cs_n_reg</cell>
</row>
<row>
 <cell>4</cell>
 <cell>INT_NET</cell>
 <cell>Net   : SPI_SLAVE_0/N_21</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: SPI_SLAVE_0/bit_cnt_0_i_o2[1]</cell>
</row>
<row>
 <cell>3</cell>
 <cell>INT_NET</cell>
 <cell>Net   : dac_out_left_c</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: dac_0/SIGMA_ADDER_0/sigma_register[17]</cell>
</row>
<row>
 <cell>3</cell>
 <cell>INT_NET</cell>
 <cell>Net   : dac_out_right_c</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: dac_1/SIGMA_ADDER_0/sigma_register[17]</cell>
</row>
</table>
</doc>
