/*
 * alu.h
 *
 *  Created on: 17 avr. 2019
 *      Author: simon
 */

#ifndef INCLUDE_ALU_H_
#define INCLUDE_ALU_H_

#include <riscvISA.h>
#include <pipelineRegisters.h>

//#include <cstdio>

class ALU {
protected:
  bool wait;

public:
  virtual bool process(struct DCtoEx dctoEx, ac_int<32, false> &result, bool &stall) =0;
};


class BasicAlu {
public:
	void process(struct DCtoEx dctoEx, struct ExtoMem &extoMem, bool &stall){
		stall = false;
	    extoMem.pc = dctoEx.pc;
	    extoMem.opCode = dctoEx.opCode;
	    extoMem.rd = dctoEx.rd;
	    extoMem.funct3 = dctoEx.funct3;
	    extoMem.we = dctoEx.we;
	    extoMem.isBranch = 0;
	    extoMem.useRd = dctoEx.useRd;
	    extoMem.isLongInstruction = 0;



	    ac_int<13, false> imm13 = 0;
	    imm13[12] = dctoEx.instruction[31];
	    imm13.set_slc(5, dctoEx.instruction.slc<6>(25));
	    imm13.set_slc(1, dctoEx.instruction.slc<4>(8));
	    imm13[11] = dctoEx.instruction[7];

	    ac_int<13, true> imm13_signed = 0;
	    imm13_signed.set_slc(0, imm13);

	    ac_int<5, false> shamt = dctoEx.instruction.slc<5>(20);


	    // switch must be in the else, otherwise external op may trigger default case
	    switch(dctoEx.opCode)
	    {
	    case RISCV_LUI:
	    	extoMem.result = dctoEx.lhs;
	        break;
	    case RISCV_AUIPC:
	    	extoMem.result = dctoEx.lhs + dctoEx.rhs;
	        break;
	    case RISCV_JAL:
	        //Note: in current version, the addition is made in the decode stage
	        //The value to store in rd (pc+4) is stored in lhs
	    	extoMem.result = dctoEx.lhs;
	        break;
	    case RISCV_JALR:
	        //Note: in current version, the addition is made in the decode stage
	        //The value to store in rd (pc+4) is stored in lhs
	    	extoMem.nextPC = dctoEx.rhs + dctoEx.lhs;
	    	extoMem.isBranch = 1;

	        extoMem.result = dctoEx.pc+4;
	        break;
	    case RISCV_BR:
	        extoMem.nextPC = extoMem.pc + imm13_signed;

	        switch(dctoEx.funct3)
	        {
	        case RISCV_BR_BEQ:
	            extoMem.isBranch = (dctoEx.lhs == dctoEx.rhs);
	            break;
	        case RISCV_BR_BNE:
	            extoMem.isBranch = (dctoEx.lhs != dctoEx.rhs);
	            break;
	        case RISCV_BR_BLT:
	            extoMem.isBranch = (dctoEx.lhs < dctoEx.rhs);
	            break;
	        case RISCV_BR_BGE:
	            extoMem.isBranch = (dctoEx.lhs >= dctoEx.rhs);
	            break;
	        case RISCV_BR_BLTU:
	            extoMem.isBranch = ((ac_int<32, false>)dctoEx.lhs < (ac_int<32, false>)dctoEx.rhs);
	            break;
	        case RISCV_BR_BGEU:
	            extoMem.isBranch = ((ac_int<32, false>)dctoEx.lhs >= (ac_int<32, false>)dctoEx.rhs);
	            break;
	        }
	        break;
	    case RISCV_LD:
	        extoMem.isLongInstruction = 1;
	        extoMem.result = dctoEx.lhs + dctoEx.rhs;
	        break;
	    case RISCV_ST:
	    	extoMem.datac = dctoEx.datac;
	        extoMem.result = dctoEx.lhs + dctoEx.rhs;
	        break;
	    case RISCV_OPI:
	        switch(dctoEx.funct3)
	        {
	        case RISCV_OPI_ADDI:
	            extoMem.result = dctoEx.lhs + dctoEx.rhs;
	            break;
	        case RISCV_OPI_SLTI:
	            extoMem.result = dctoEx.lhs < dctoEx.rhs;
	            break;
	        case RISCV_OPI_SLTIU:
	            extoMem.result = (ac_int<32, false>)dctoEx.lhs < (ac_int<32, false>)dctoEx.rhs;
	            break;
	        case RISCV_OPI_XORI:
	            extoMem.result = dctoEx.lhs ^ dctoEx.rhs;
	            break;
	        case RISCV_OPI_ORI:
	            extoMem.result = dctoEx.lhs | dctoEx.rhs;
	            break;
	        case RISCV_OPI_ANDI:
	            extoMem.result = dctoEx.lhs & dctoEx.rhs;
	            break;
	        case RISCV_OPI_SLLI: // cast rhs as 5 bits, otherwise generated hardware is 32 bits
	            // & shift amount held in the lower 5 bits (riscv spec)
	            extoMem.result = dctoEx.lhs << (ac_int<5, false>)dctoEx.rhs;
	            break;
	        case RISCV_OPI_SRI:
	            if (dctoEx.funct7.slc<1>(5)) //SRAI
	                extoMem.result = dctoEx.lhs >> (ac_int<5, false>)shamt;
	            else //SRLI
	                extoMem.result = (ac_int<32, false>)dctoEx.lhs >> (ac_int<5, false>)shamt;
	            break;
	        }
	        break;
	    case RISCV_OP:
	        if(dctoEx.funct7.slc<1>(0))     // M Extension
	        {

	        }
	        else{
	            switch(dctoEx.funct3){
	            case RISCV_OP_ADD:
	                if (dctoEx.funct7.slc<1>(5))   // SUB
	                    extoMem.result = dctoEx.lhs - dctoEx.rhs;
	                else   // ADD
	                    extoMem.result = dctoEx.lhs + dctoEx.rhs;
	                break;
	            case RISCV_OP_SLL:
	                extoMem.result = dctoEx.lhs << (ac_int<5, false>)dctoEx.rhs;
	                break;
	            case RISCV_OP_SLT:
	                extoMem.result = dctoEx.lhs < dctoEx.rhs;
	                break;
	            case RISCV_OP_SLTU:
	                extoMem.result = (ac_int<32, false>)dctoEx.lhs < (ac_int<32, false>)dctoEx.rhs;
	                break;
	            case RISCV_OP_XOR:
	                extoMem.result = dctoEx.lhs ^ dctoEx.rhs;
	                break;
	            case RISCV_OP_SR:
	                if(dctoEx.funct7.slc<1>(5))   // SRA
	                    extoMem.result = dctoEx.lhs >> (ac_int<5, false>)dctoEx.rhs;
	                else  // SRL
	                    extoMem.result = (ac_int<32, false>)dctoEx.lhs >> (ac_int<5, false>)dctoEx.rhs;
	                break;
	            case RISCV_OP_OR:
	                extoMem.result = dctoEx.lhs | dctoEx.rhs;
	                break;
	            case RISCV_OP_AND:
	                extoMem.result = dctoEx.lhs & dctoEx.rhs;
	                break;
	            }
	        }
	        break;
	    case RISCV_MISC_MEM:
	    	// this does nothing because all memory accesses are ordered and we have only one core
	    break;

	    }


	    //If the instruction was dropped, we ensure that isBranch is at zero
	    if (!dctoEx.we){
	    	extoMem.isBranch = 0;
	    	extoMem.useRd = 0;
	    }

	}
};

class MultAlu: public ALU {
public:
    ac_int<32, false> quotient, remainder;
    //ac_int<33, false> 
    ac_int<6, false> state = 0; 
    bool resIsNeg;
    int i;
    ac_int<32, false> dataAUnsigned, dataBUnsigned;

	bool process(struct DCtoEx dctoEx, ac_int<32, false> &result, bool &stall){
        //no need to fill in the output register fields, the first ALU has that taken care of
        bool valRet = false;

	if (dctoEx.opCode == RISCV_OP && dctoEx.funct7 == RISCV_OP_M) {
	        
			    
	        if (state == 0) {
			    dataAUnsigned.set_slc(0, dctoEx.lhs);
    			dataBUnsigned.set_slc(0, dctoEx.rhs);
			    //mult results
			    ac_int<32, false> resultU = dataAUnsigned * dataBUnsigned;
			    ac_int<32, false> resultS = dctoEx.lhs * dctoEx.rhs;
			    ac_int<32, false> resultSU = dctoEx.lhs * dataBUnsigned;
				resIsNeg = dctoEx.lhs[31] ^ dctoEx.rhs[31];

			    switch (dctoEx.funct3){
			    case RISCV_OP_M_MUL:
				    result = resultS.slc<32>(0);
				    valRet = true;
			    break;
			    case RISCV_OP_M_MULH:
				    result = resultS.slc<32>(32);
				    valRet = true;
			    break;
			    case RISCV_OP_M_MULHSU:
				    result = resultSU.slc<32>(32);
				    valRet = true;
			    break;
			    case RISCV_OP_M_MULHU:
				    result = resultU.slc<32>(32);
				    valRet = true;
			    break;
			    case RISCV_OP_M_DIV:
			        if(dctoEx.lhs[31]) {
			            dataAUnsigned = -dctoEx.lhs;
			        }
			        if(dctoEx.rhs[31]) {
			            dataBUnsigned = -dctoEx.rhs;
			        }
			        //printf("Dividing %d by %d\n", dataAUnsigned, dataBUnsigned);
			    case RISCV_OP_M_DIVU:
			        if(dataBUnsigned == 0) {
			            result = -1;
				    valRet = true;
			        }
			        else {
			            state = 32;
			            quotient = 0;
			            remainder = 0;
			        }
			    break;
			    case RISCV_OP_M_REM:
			        if(dctoEx.lhs[31]) {
			            dataAUnsigned = -dctoEx.lhs;
			        }
			        if(dctoEx.rhs[31]) {
			            dataBUnsigned = -dctoEx.rhs;
			        }
			        //printf("Moduling %d by %d\n", dataAUnsigned, dataBUnsigned);
			    case RISCV_OP_M_REMU:
			        if(dataBUnsigned == 0) {
			            result = dataAUnsigned;
			        }
			        else {
			            state = 32;
			            quotient = 0;
			            remainder = 0;
			        }        
			    break;
			    }
			}
			else {
			    //Loop for the division
			    for(i = 0; i < 4; i++)
			    {
			    	state--;
			    	remainder = remainder  << 1;
			    	remainder[0] = dataAUnsigned[state];
			    	if(remainder >= dataBUnsigned) {
			    	    remainder = remainder - dataBUnsigned;
			    	    quotient[state] = 1;
			    	}
			    }
			    //printf("Quotient : %d, Remainder : %d\n", quotient, remainder);
			    if(state == 0) {
			        switch(dctoEx.funct3) {
			        case RISCV_OP_M_DIV:
			            if(resIsNeg)
			                result = -quotient;
			            else
			                result = quotient;
				    valRet = true;
			        break;
			        case RISCV_OP_M_DIVU:
			            result = quotient;
				    valRet = true;
			        break;
			        case RISCV_OP_M_REM:
			            if(dataAUnsigned[31])
			                result = -remainder;
			            else
			                result = remainder;
				    valRet = true;
			        break;
			        case RISCV_OP_M_REMU:
			            result = remainder;
				    valRet = true;
			        break;
			        }
			        //printf("result : %d\n", extoMem.result);
			    }
			}
			stall |= (state != 0);
		}
		return valRet;
	}
};

#endif /* INCLUDE_ALU_H_ */
