INFO: [VRFC 10-163] Analyzing VHDL file "D:/BOLSAIC_eldorado/Codigos/Master_and_slave/Master_and_slave.srcs/sim_1/new/tb_I2C_MASTER_SLAVE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_I2C_MASTER_SLAVE'
