// Seed: 2953505860
module module_0;
endmodule
module module_1 (
    output logic id_0,
    input tri id_1,
    input tri0 id_2,
    output wor id_3,
    output wire id_4,
    input wire id_5,
    input supply1 id_6
);
  initial begin
    id_0 <= id_5 < id_5 - 1;
    fork
      id_8(id_5, ~id_8);
      #1;
    join
  end
  xnor (id_0, id_1, id_2, id_5, id_6);
  module_0();
endmodule
module module_2 (
    output tri0 id_0,
    input wand id_1,
    output supply0 id_2
    , id_24,
    input wand id_3,
    output tri0 id_4,
    input tri1 id_5
    , id_25,
    input wor id_6,
    output tri1 id_7,
    input wand id_8,
    input wor id_9,
    input tri1 id_10,
    input wand id_11,
    input tri id_12,
    input wor id_13,
    input uwire id_14,
    output tri0 id_15,
    input tri0 id_16,
    input wire id_17,
    output tri1 id_18,
    input supply1 id_19,
    input tri1 id_20,
    input supply0 id_21,
    output wor id_22
);
  assign id_2 = 1 == 1;
  module_0();
  wire id_26;
  wire id_27, id_28, id_29, id_30, id_31, id_32, id_33;
  wire id_34;
endmodule
