<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Signal Analyzer: DMA-Management</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Signal Analyzer
   </div>
   <div id="projectbrief">STM32 based Singal Analyzer</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">DMA-Management<div class="ingroups"><a class="el" href="group___s_t_m32_f4xx___l_l___driver.html">STM32F4xx_LL_Driver</a> &raquo; <a class="el" href="group___t_i_m___l_l.html">TIM</a> &raquo; <a class="el" href="group___t_i_m___l_l___exported___functions.html">TIM Exported Functions</a></div></div></div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga8036bb7fd5b66cd0fe9d7e55c46223ad"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga8036bb7fd5b66cd0fe9d7e55c46223ad">LL_TIM_EnableDMAReq_UPDATE</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:ga8036bb7fd5b66cd0fe9d7e55c46223ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable update DMA request (UDE). @rmtoll DIER UDE LL_TIM_EnableDMAReq_UPDATE.  <a href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga8036bb7fd5b66cd0fe9d7e55c46223ad">More...</a><br /></td></tr>
<tr class="separator:ga8036bb7fd5b66cd0fe9d7e55c46223ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f14d0e7a300eeca6945072834571d1c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga4f14d0e7a300eeca6945072834571d1c">LL_TIM_DisableDMAReq_UPDATE</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:ga4f14d0e7a300eeca6945072834571d1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable update DMA request (UDE). @rmtoll DIER UDE LL_TIM_DisableDMAReq_UPDATE.  <a href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga4f14d0e7a300eeca6945072834571d1c">More...</a><br /></td></tr>
<tr class="separator:ga4f14d0e7a300eeca6945072834571d1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace0070f04eddddecf09d2cd83ce61dfd"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___d_m_a___management.html#gace0070f04eddddecf09d2cd83ce61dfd">LL_TIM_IsEnabledDMAReq_UPDATE</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:gace0070f04eddddecf09d2cd83ce61dfd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates whether the update DMA request (UDE) is enabled. @rmtoll DIER UDE LL_TIM_IsEnabledDMAReq_UPDATE.  <a href="group___t_i_m___l_l___e_f___d_m_a___management.html#gace0070f04eddddecf09d2cd83ce61dfd">More...</a><br /></td></tr>
<tr class="separator:gace0070f04eddddecf09d2cd83ce61dfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f0bb4314c77155fdece28e96fa48d08"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga6f0bb4314c77155fdece28e96fa48d08">LL_TIM_EnableDMAReq_CC1</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:ga6f0bb4314c77155fdece28e96fa48d08"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable capture/compare 1 DMA request (CC1DE). @rmtoll DIER CC1DE LL_TIM_EnableDMAReq_CC1.  <a href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga6f0bb4314c77155fdece28e96fa48d08">More...</a><br /></td></tr>
<tr class="separator:ga6f0bb4314c77155fdece28e96fa48d08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ea602217d4f7e9f8678e751d9b9a879"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga7ea602217d4f7e9f8678e751d9b9a879">LL_TIM_DisableDMAReq_CC1</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:ga7ea602217d4f7e9f8678e751d9b9a879"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable capture/compare 1 DMA request (CC1DE). @rmtoll DIER CC1DE LL_TIM_DisableDMAReq_CC1.  <a href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga7ea602217d4f7e9f8678e751d9b9a879">More...</a><br /></td></tr>
<tr class="separator:ga7ea602217d4f7e9f8678e751d9b9a879"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20945406729c874cccd64564d78c31f4"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga20945406729c874cccd64564d78c31f4">LL_TIM_IsEnabledDMAReq_CC1</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:ga20945406729c874cccd64564d78c31f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates whether the capture/compare 1 DMA request (CC1DE) is enabled. @rmtoll DIER CC1DE LL_TIM_IsEnabledDMAReq_CC1.  <a href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga20945406729c874cccd64564d78c31f4">More...</a><br /></td></tr>
<tr class="separator:ga20945406729c874cccd64564d78c31f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1fef8f9ca4336bc89f83271ce57476d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___d_m_a___management.html#gad1fef8f9ca4336bc89f83271ce57476d">LL_TIM_EnableDMAReq_CC2</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:gad1fef8f9ca4336bc89f83271ce57476d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable capture/compare 2 DMA request (CC2DE). @rmtoll DIER CC2DE LL_TIM_EnableDMAReq_CC2.  <a href="group___t_i_m___l_l___e_f___d_m_a___management.html#gad1fef8f9ca4336bc89f83271ce57476d">More...</a><br /></td></tr>
<tr class="separator:gad1fef8f9ca4336bc89f83271ce57476d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e2458ea6e472c6cf99dab9d5ef55190"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga5e2458ea6e472c6cf99dab9d5ef55190">LL_TIM_DisableDMAReq_CC2</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:ga5e2458ea6e472c6cf99dab9d5ef55190"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable capture/compare 2 DMA request (CC2DE). @rmtoll DIER CC2DE LL_TIM_DisableDMAReq_CC2.  <a href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga5e2458ea6e472c6cf99dab9d5ef55190">More...</a><br /></td></tr>
<tr class="separator:ga5e2458ea6e472c6cf99dab9d5ef55190"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga337cf77581130e42bcff3dcae4d092f6"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga337cf77581130e42bcff3dcae4d092f6">LL_TIM_IsEnabledDMAReq_CC2</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:ga337cf77581130e42bcff3dcae4d092f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates whether the capture/compare 2 DMA request (CC2DE) is enabled. @rmtoll DIER CC2DE LL_TIM_IsEnabledDMAReq_CC2.  <a href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga337cf77581130e42bcff3dcae4d092f6">More...</a><br /></td></tr>
<tr class="separator:ga337cf77581130e42bcff3dcae4d092f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf31980df1500604e3e2f1633b6023eb2"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___d_m_a___management.html#gaf31980df1500604e3e2f1633b6023eb2">LL_TIM_EnableDMAReq_CC3</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:gaf31980df1500604e3e2f1633b6023eb2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable capture/compare 3 DMA request (CC3DE). @rmtoll DIER CC3DE LL_TIM_EnableDMAReq_CC3.  <a href="group___t_i_m___l_l___e_f___d_m_a___management.html#gaf31980df1500604e3e2f1633b6023eb2">More...</a><br /></td></tr>
<tr class="separator:gaf31980df1500604e3e2f1633b6023eb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e82ccc0aba82f74be63dd1e3bd53516"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga8e82ccc0aba82f74be63dd1e3bd53516">LL_TIM_DisableDMAReq_CC3</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:ga8e82ccc0aba82f74be63dd1e3bd53516"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable capture/compare 3 DMA request (CC3DE). @rmtoll DIER CC3DE LL_TIM_DisableDMAReq_CC3.  <a href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga8e82ccc0aba82f74be63dd1e3bd53516">More...</a><br /></td></tr>
<tr class="separator:ga8e82ccc0aba82f74be63dd1e3bd53516"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58b4fce5377a0dbf875b932c115170e3"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga58b4fce5377a0dbf875b932c115170e3">LL_TIM_IsEnabledDMAReq_CC3</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:ga58b4fce5377a0dbf875b932c115170e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates whether the capture/compare 3 DMA request (CC3DE) is enabled. @rmtoll DIER CC3DE LL_TIM_IsEnabledDMAReq_CC3.  <a href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga58b4fce5377a0dbf875b932c115170e3">More...</a><br /></td></tr>
<tr class="separator:ga58b4fce5377a0dbf875b932c115170e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47df3f03efd3ec10aad998ebf524503c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga47df3f03efd3ec10aad998ebf524503c">LL_TIM_EnableDMAReq_CC4</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:ga47df3f03efd3ec10aad998ebf524503c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable capture/compare 4 DMA request (CC4DE). @rmtoll DIER CC4DE LL_TIM_EnableDMAReq_CC4.  <a href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga47df3f03efd3ec10aad998ebf524503c">More...</a><br /></td></tr>
<tr class="separator:ga47df3f03efd3ec10aad998ebf524503c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga764d0946aead12c5e166f005549e62d4"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga764d0946aead12c5e166f005549e62d4">LL_TIM_DisableDMAReq_CC4</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:ga764d0946aead12c5e166f005549e62d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable capture/compare 4 DMA request (CC4DE). @rmtoll DIER CC4DE LL_TIM_DisableDMAReq_CC4.  <a href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga764d0946aead12c5e166f005549e62d4">More...</a><br /></td></tr>
<tr class="separator:ga764d0946aead12c5e166f005549e62d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbf2f753c0035b2e1ce6d2239ce22636"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___d_m_a___management.html#gacbf2f753c0035b2e1ce6d2239ce22636">LL_TIM_IsEnabledDMAReq_CC4</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:gacbf2f753c0035b2e1ce6d2239ce22636"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates whether the capture/compare 4 DMA request (CC4DE) is enabled. @rmtoll DIER CC4DE LL_TIM_IsEnabledDMAReq_CC4.  <a href="group___t_i_m___l_l___e_f___d_m_a___management.html#gacbf2f753c0035b2e1ce6d2239ce22636">More...</a><br /></td></tr>
<tr class="separator:gacbf2f753c0035b2e1ce6d2239ce22636"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0c70e1a7f2f8b60fa3cbf8b5f8c9bf3"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___d_m_a___management.html#gaa0c70e1a7f2f8b60fa3cbf8b5f8c9bf3">LL_TIM_EnableDMAReq_COM</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:gaa0c70e1a7f2f8b60fa3cbf8b5f8c9bf3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable commutation DMA request (COMDE). @rmtoll DIER COMDE LL_TIM_EnableDMAReq_COM.  <a href="group___t_i_m___l_l___e_f___d_m_a___management.html#gaa0c70e1a7f2f8b60fa3cbf8b5f8c9bf3">More...</a><br /></td></tr>
<tr class="separator:gaa0c70e1a7f2f8b60fa3cbf8b5f8c9bf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bc0fac00ffedef7d3148e873a33cc17"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga6bc0fac00ffedef7d3148e873a33cc17">LL_TIM_DisableDMAReq_COM</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:ga6bc0fac00ffedef7d3148e873a33cc17"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable commutation DMA request (COMDE). @rmtoll DIER COMDE LL_TIM_DisableDMAReq_COM.  <a href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga6bc0fac00ffedef7d3148e873a33cc17">More...</a><br /></td></tr>
<tr class="separator:ga6bc0fac00ffedef7d3148e873a33cc17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac41406b7c2feb3e4c589019ac3bc575f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___d_m_a___management.html#gac41406b7c2feb3e4c589019ac3bc575f">LL_TIM_IsEnabledDMAReq_COM</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:gac41406b7c2feb3e4c589019ac3bc575f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates whether the commutation DMA request (COMDE) is enabled. @rmtoll DIER COMDE LL_TIM_IsEnabledDMAReq_COM.  <a href="group___t_i_m___l_l___e_f___d_m_a___management.html#gac41406b7c2feb3e4c589019ac3bc575f">More...</a><br /></td></tr>
<tr class="separator:gac41406b7c2feb3e4c589019ac3bc575f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35966ad10eafb2fd6c5431ee966f83b5"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga35966ad10eafb2fd6c5431ee966f83b5">LL_TIM_EnableDMAReq_TRIG</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:ga35966ad10eafb2fd6c5431ee966f83b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable trigger interrupt (TDE). @rmtoll DIER TDE LL_TIM_EnableDMAReq_TRIG.  <a href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga35966ad10eafb2fd6c5431ee966f83b5">More...</a><br /></td></tr>
<tr class="separator:ga35966ad10eafb2fd6c5431ee966f83b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga337aa8135f7a24f251a012989b8b9e9f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga337aa8135f7a24f251a012989b8b9e9f">LL_TIM_DisableDMAReq_TRIG</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:ga337aa8135f7a24f251a012989b8b9e9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable trigger interrupt (TDE). @rmtoll DIER TDE LL_TIM_DisableDMAReq_TRIG.  <a href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga337aa8135f7a24f251a012989b8b9e9f">More...</a><br /></td></tr>
<tr class="separator:ga337aa8135f7a24f251a012989b8b9e9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ce120b95cfac625e8cb9523b538b940"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga1ce120b95cfac625e8cb9523b538b940">LL_TIM_IsEnabledDMAReq_TRIG</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:ga1ce120b95cfac625e8cb9523b538b940"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates whether the trigger interrupt (TDE) is enabled. @rmtoll DIER TDE LL_TIM_IsEnabledDMAReq_TRIG.  <a href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga1ce120b95cfac625e8cb9523b538b940">More...</a><br /></td></tr>
<tr class="separator:ga1ce120b95cfac625e8cb9523b538b940"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Function Documentation</h2>
<a id="ga7ea602217d4f7e9f8678e751d9b9a879" name="ga7ea602217d4f7e9f8678e751d9b9a879"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ea602217d4f7e9f8678e751d9b9a879">&#9670;&nbsp;</a></span>LL_TIM_DisableDMAReq_CC1()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_TIM_DisableDMAReq_CC1 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>TIMx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable capture/compare 1 DMA request (CC1DE). @rmtoll DIER CC1DE LL_TIM_DisableDMAReq_CC1. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TIMx</td><td>Timer instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga5e2458ea6e472c6cf99dab9d5ef55190" name="ga5e2458ea6e472c6cf99dab9d5ef55190"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5e2458ea6e472c6cf99dab9d5ef55190">&#9670;&nbsp;</a></span>LL_TIM_DisableDMAReq_CC2()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_TIM_DisableDMAReq_CC2 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>TIMx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable capture/compare 2 DMA request (CC2DE). @rmtoll DIER CC2DE LL_TIM_DisableDMAReq_CC2. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TIMx</td><td>Timer instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga8e82ccc0aba82f74be63dd1e3bd53516" name="ga8e82ccc0aba82f74be63dd1e3bd53516"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8e82ccc0aba82f74be63dd1e3bd53516">&#9670;&nbsp;</a></span>LL_TIM_DisableDMAReq_CC3()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_TIM_DisableDMAReq_CC3 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>TIMx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable capture/compare 3 DMA request (CC3DE). @rmtoll DIER CC3DE LL_TIM_DisableDMAReq_CC3. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TIMx</td><td>Timer instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga764d0946aead12c5e166f005549e62d4" name="ga764d0946aead12c5e166f005549e62d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga764d0946aead12c5e166f005549e62d4">&#9670;&nbsp;</a></span>LL_TIM_DisableDMAReq_CC4()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_TIM_DisableDMAReq_CC4 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>TIMx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable capture/compare 4 DMA request (CC4DE). @rmtoll DIER CC4DE LL_TIM_DisableDMAReq_CC4. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TIMx</td><td>Timer instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga6bc0fac00ffedef7d3148e873a33cc17" name="ga6bc0fac00ffedef7d3148e873a33cc17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6bc0fac00ffedef7d3148e873a33cc17">&#9670;&nbsp;</a></span>LL_TIM_DisableDMAReq_COM()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_TIM_DisableDMAReq_COM </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>TIMx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable commutation DMA request (COMDE). @rmtoll DIER COMDE LL_TIM_DisableDMAReq_COM. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TIMx</td><td>Timer instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga337aa8135f7a24f251a012989b8b9e9f" name="ga337aa8135f7a24f251a012989b8b9e9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga337aa8135f7a24f251a012989b8b9e9f">&#9670;&nbsp;</a></span>LL_TIM_DisableDMAReq_TRIG()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_TIM_DisableDMAReq_TRIG </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>TIMx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable trigger interrupt (TDE). @rmtoll DIER TDE LL_TIM_DisableDMAReq_TRIG. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TIMx</td><td>Timer instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga4f14d0e7a300eeca6945072834571d1c" name="ga4f14d0e7a300eeca6945072834571d1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f14d0e7a300eeca6945072834571d1c">&#9670;&nbsp;</a></span>LL_TIM_DisableDMAReq_UPDATE()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_TIM_DisableDMAReq_UPDATE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>TIMx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable update DMA request (UDE). @rmtoll DIER UDE LL_TIM_DisableDMAReq_UPDATE. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TIMx</td><td>Timer instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga6f0bb4314c77155fdece28e96fa48d08" name="ga6f0bb4314c77155fdece28e96fa48d08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f0bb4314c77155fdece28e96fa48d08">&#9670;&nbsp;</a></span>LL_TIM_EnableDMAReq_CC1()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_TIM_EnableDMAReq_CC1 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>TIMx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable capture/compare 1 DMA request (CC1DE). @rmtoll DIER CC1DE LL_TIM_EnableDMAReq_CC1. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TIMx</td><td>Timer instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gad1fef8f9ca4336bc89f83271ce57476d" name="gad1fef8f9ca4336bc89f83271ce57476d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad1fef8f9ca4336bc89f83271ce57476d">&#9670;&nbsp;</a></span>LL_TIM_EnableDMAReq_CC2()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_TIM_EnableDMAReq_CC2 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>TIMx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable capture/compare 2 DMA request (CC2DE). @rmtoll DIER CC2DE LL_TIM_EnableDMAReq_CC2. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TIMx</td><td>Timer instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaf31980df1500604e3e2f1633b6023eb2" name="gaf31980df1500604e3e2f1633b6023eb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf31980df1500604e3e2f1633b6023eb2">&#9670;&nbsp;</a></span>LL_TIM_EnableDMAReq_CC3()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_TIM_EnableDMAReq_CC3 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>TIMx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable capture/compare 3 DMA request (CC3DE). @rmtoll DIER CC3DE LL_TIM_EnableDMAReq_CC3. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TIMx</td><td>Timer instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga47df3f03efd3ec10aad998ebf524503c" name="ga47df3f03efd3ec10aad998ebf524503c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga47df3f03efd3ec10aad998ebf524503c">&#9670;&nbsp;</a></span>LL_TIM_EnableDMAReq_CC4()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_TIM_EnableDMAReq_CC4 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>TIMx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable capture/compare 4 DMA request (CC4DE). @rmtoll DIER CC4DE LL_TIM_EnableDMAReq_CC4. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TIMx</td><td>Timer instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaa0c70e1a7f2f8b60fa3cbf8b5f8c9bf3" name="gaa0c70e1a7f2f8b60fa3cbf8b5f8c9bf3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa0c70e1a7f2f8b60fa3cbf8b5f8c9bf3">&#9670;&nbsp;</a></span>LL_TIM_EnableDMAReq_COM()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_TIM_EnableDMAReq_COM </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>TIMx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable commutation DMA request (COMDE). @rmtoll DIER COMDE LL_TIM_EnableDMAReq_COM. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TIMx</td><td>Timer instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga35966ad10eafb2fd6c5431ee966f83b5" name="ga35966ad10eafb2fd6c5431ee966f83b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga35966ad10eafb2fd6c5431ee966f83b5">&#9670;&nbsp;</a></span>LL_TIM_EnableDMAReq_TRIG()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_TIM_EnableDMAReq_TRIG </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>TIMx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable trigger interrupt (TDE). @rmtoll DIER TDE LL_TIM_EnableDMAReq_TRIG. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TIMx</td><td>Timer instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga8036bb7fd5b66cd0fe9d7e55c46223ad" name="ga8036bb7fd5b66cd0fe9d7e55c46223ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8036bb7fd5b66cd0fe9d7e55c46223ad">&#9670;&nbsp;</a></span>LL_TIM_EnableDMAReq_UPDATE()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_TIM_EnableDMAReq_UPDATE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>TIMx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable update DMA request (UDE). @rmtoll DIER UDE LL_TIM_EnableDMAReq_UPDATE. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TIMx</td><td>Timer instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga20945406729c874cccd64564d78c31f4" name="ga20945406729c874cccd64564d78c31f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga20945406729c874cccd64564d78c31f4">&#9670;&nbsp;</a></span>LL_TIM_IsEnabledDMAReq_CC1()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_CC1 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>TIMx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Indicates whether the capture/compare 1 DMA request (CC1DE) is enabled. @rmtoll DIER CC1DE LL_TIM_IsEnabledDMAReq_CC1. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TIMx</td><td>Timer instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga337cf77581130e42bcff3dcae4d092f6" name="ga337cf77581130e42bcff3dcae4d092f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga337cf77581130e42bcff3dcae4d092f6">&#9670;&nbsp;</a></span>LL_TIM_IsEnabledDMAReq_CC2()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_CC2 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>TIMx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Indicates whether the capture/compare 2 DMA request (CC2DE) is enabled. @rmtoll DIER CC2DE LL_TIM_IsEnabledDMAReq_CC2. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TIMx</td><td>Timer instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga58b4fce5377a0dbf875b932c115170e3" name="ga58b4fce5377a0dbf875b932c115170e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga58b4fce5377a0dbf875b932c115170e3">&#9670;&nbsp;</a></span>LL_TIM_IsEnabledDMAReq_CC3()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_CC3 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>TIMx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Indicates whether the capture/compare 3 DMA request (CC3DE) is enabled. @rmtoll DIER CC3DE LL_TIM_IsEnabledDMAReq_CC3. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TIMx</td><td>Timer instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gacbf2f753c0035b2e1ce6d2239ce22636" name="gacbf2f753c0035b2e1ce6d2239ce22636"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacbf2f753c0035b2e1ce6d2239ce22636">&#9670;&nbsp;</a></span>LL_TIM_IsEnabledDMAReq_CC4()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_CC4 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>TIMx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Indicates whether the capture/compare 4 DMA request (CC4DE) is enabled. @rmtoll DIER CC4DE LL_TIM_IsEnabledDMAReq_CC4. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TIMx</td><td>Timer instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gac41406b7c2feb3e4c589019ac3bc575f" name="gac41406b7c2feb3e4c589019ac3bc575f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac41406b7c2feb3e4c589019ac3bc575f">&#9670;&nbsp;</a></span>LL_TIM_IsEnabledDMAReq_COM()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_COM </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>TIMx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Indicates whether the commutation DMA request (COMDE) is enabled. @rmtoll DIER COMDE LL_TIM_IsEnabledDMAReq_COM. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TIMx</td><td>Timer instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga1ce120b95cfac625e8cb9523b538b940" name="ga1ce120b95cfac625e8cb9523b538b940"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ce120b95cfac625e8cb9523b538b940">&#9670;&nbsp;</a></span>LL_TIM_IsEnabledDMAReq_TRIG()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_TRIG </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>TIMx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Indicates whether the trigger interrupt (TDE) is enabled. @rmtoll DIER TDE LL_TIM_IsEnabledDMAReq_TRIG. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TIMx</td><td>Timer instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gace0070f04eddddecf09d2cd83ce61dfd" name="gace0070f04eddddecf09d2cd83ce61dfd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gace0070f04eddddecf09d2cd83ce61dfd">&#9670;&nbsp;</a></span>LL_TIM_IsEnabledDMAReq_UPDATE()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_UPDATE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>TIMx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Indicates whether the update DMA request (UDE) is enabled. @rmtoll DIER UDE LL_TIM_IsEnabledDMAReq_UPDATE. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TIMx</td><td>Timer instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.2
</small></address>
</body>
</html>
