{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714085820264 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714085820265 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 25 15:57:00 2024 " "Processing started: Thu Apr 25 15:57:00 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714085820265 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714085820265 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714085820265 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1714085820571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_tb " "Found entity 1: fsm_tb" {  } { { "fsm_tb.sv" "" { Text "C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4/fsm_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714085827525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714085827525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "fsm.sv" "" { Text "C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4/fsm.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714085827532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714085827532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb " "Found entity 1: datapath_tb" {  } { { "datapath_tb.sv" "" { Text "C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4/datapath_tb.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714085827538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714085827538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4/datapath.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714085827539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714085827539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_tb " "Found entity 1: alu_tb" {  } { { "alu_tb.v" "" { Text "C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4/alu_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714085827544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714085827544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4/alu.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714085827545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714085827545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff4_ce_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file dff4_ce_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 dff4_ce_tb " "Found entity 1: dff4_ce_tb" {  } { { "dff4_ce_tb.v" "" { Text "C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4/dff4_ce_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714085827546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714085827546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff4_ce.v 1 1 " "Found 1 design units, including 1 entities, in source file dff4_ce.v" { { "Info" "ISGN_ENTITY_NAME" "1 dff4_ce " "Found entity 1: dff4_ce" {  } { { "dff4_ce.v" "" { Text "C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4/dff4_ce.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714085827547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714085827547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_4to1_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4_4to1_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_4to1_tb " "Found entity 1: mux4_4to1_tb" {  } { { "mux4_4to1_tb.v" "" { Text "C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4/mux4_4to1_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714085827552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714085827552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_4to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4_4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_4to1 " "Found entity 1: mux4_4to1" {  } { { "mux4_4to1.v" "" { Text "C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4/mux4_4to1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714085827553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714085827553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_2to1_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4_2to1_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_2to1_tb " "Found entity 1: mux4_2to1_tb" {  } { { "mux4_2to1_tb.v" "" { Text "C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4/mux4_2to1_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714085827557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714085827557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4_2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_2to1 " "Found entity 1: mux4_2to1" {  } { { "mux4_2to1.v" "" { Text "C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4/mux4_2to1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714085827559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714085827559 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "clr_o datapath_tb.sv(45) " "Verilog HDL error at datapath_tb.sv(45): object \"clr_o\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "datapath_tb.sv" "" { Text "C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4/datapath_tb.sv" 45 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1714085827560 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "ce_o datapath_tb.sv(46) " "Verilog HDL error at datapath_tb.sv(46): object \"ce_o\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "datapath_tb.sv" "" { Text "C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4/datapath_tb.sv" 46 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1714085827560 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "w_o datapath_tb.sv(47) " "Verilog HDL error at datapath_tb.sv(47): object \"w_o\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "datapath_tb.sv" "" { Text "C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4/datapath_tb.sv" 47 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1714085827560 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "sel_o datapath_tb.sv(48) " "Verilog HDL error at datapath_tb.sv(48): object \"sel_o\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "datapath_tb.sv" "" { Text "C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4/datapath_tb.sv" 48 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1714085827560 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "s_o datapath_tb.sv(49) " "Verilog HDL error at datapath_tb.sv(49): object \"s_o\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "datapath_tb.sv" "" { Text "C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4/datapath_tb.sv" 49 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1714085827560 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "clr_o datapath_tb.sv(54) " "Verilog HDL error at datapath_tb.sv(54): object \"clr_o\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "datapath_tb.sv" "" { Text "C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4/datapath_tb.sv" 54 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1714085827560 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "ce_o datapath_tb.sv(55) " "Verilog HDL error at datapath_tb.sv(55): object \"ce_o\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "datapath_tb.sv" "" { Text "C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4/datapath_tb.sv" 55 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1714085827560 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "w_o datapath_tb.sv(56) " "Verilog HDL error at datapath_tb.sv(56): object \"w_o\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "datapath_tb.sv" "" { Text "C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4/datapath_tb.sv" 56 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1714085827560 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "sel_o datapath_tb.sv(58) " "Verilog HDL error at datapath_tb.sv(58): object \"sel_o\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "datapath_tb.sv" "" { Text "C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4/datapath_tb.sv" 58 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1714085827560 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "s_o datapath_tb.sv(59) " "Verilog HDL error at datapath_tb.sv(59): object \"s_o\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "datapath_tb.sv" "" { Text "C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4/datapath_tb.sv" 59 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1714085827560 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "clr_o datapath_tb.sv(64) " "Verilog HDL error at datapath_tb.sv(64): object \"clr_o\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "datapath_tb.sv" "" { Text "C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4/datapath_tb.sv" 64 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1714085827560 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "ce_o datapath_tb.sv(65) " "Verilog HDL error at datapath_tb.sv(65): object \"ce_o\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "datapath_tb.sv" "" { Text "C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4/datapath_tb.sv" 65 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1714085827560 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "sel_o datapath_tb.sv(66) " "Verilog HDL error at datapath_tb.sv(66): object \"sel_o\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "datapath_tb.sv" "" { Text "C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4/datapath_tb.sv" 66 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1714085827560 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "s_o datapath_tb.sv(67) " "Verilog HDL error at datapath_tb.sv(67): object \"s_o\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "datapath_tb.sv" "" { Text "C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4/datapath_tb.sv" 67 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1714085827560 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "w_o datapath_tb.sv(69) " "Verilog HDL error at datapath_tb.sv(69): object \"w_o\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "datapath_tb.sv" "" { Text "C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4/datapath_tb.sv" 69 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1714085827560 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "clr_o datapath_tb.sv(74) " "Verilog HDL error at datapath_tb.sv(74): object \"clr_o\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "datapath_tb.sv" "" { Text "C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4/datapath_tb.sv" 74 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1714085827560 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "ce_o datapath_tb.sv(75) " "Verilog HDL error at datapath_tb.sv(75): object \"ce_o\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "datapath_tb.sv" "" { Text "C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4/datapath_tb.sv" 75 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1714085827560 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "sel_o datapath_tb.sv(76) " "Verilog HDL error at datapath_tb.sv(76): object \"sel_o\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "datapath_tb.sv" "" { Text "C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4/datapath_tb.sv" 76 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1714085827560 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "s_o datapath_tb.sv(77) " "Verilog HDL error at datapath_tb.sv(77): object \"s_o\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "datapath_tb.sv" "" { Text "C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4/datapath_tb.sv" 77 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1714085827560 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4704 " "Peak virtual memory: 4704 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714085827609 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Apr 25 15:57:07 2024 " "Processing ended: Thu Apr 25 15:57:07 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714085827609 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714085827609 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714085827609 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714085827609 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 21 s 0 s " "Quartus Prime Full Compilation was unsuccessful. 21 errors, 0 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714085828230 ""}
