
de1_soc_user_input.elf:     file format elf32-littlenios2
de1_soc_user_input.elf
architecture: nios2:r1, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x04000224

Program Header:
    LOAD off    0x00001000 vaddr 0x04000000 paddr 0x04000000 align 2**12
         filesz 0x00000020 memsz 0x00000020 flags r-x
    LOAD off    0x00001020 vaddr 0x04000020 paddr 0x04000020 align 2**12
         filesz 0x00002e1c memsz 0x00002e1c flags r-x
    LOAD off    0x00003e3c vaddr 0x04002e3c paddr 0x0400452c align 2**12
         filesz 0x000016f0 memsz 0x000016f0 flags rw-
    LOAD off    0x00005c1c vaddr 0x04005c1c paddr 0x04005c1c align 2**12
         filesz 0x00000000 memsz 0x00000124 flags rw-

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000020  04000000  04000000  00001000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   00000204  04000020  04000020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         00002bc4  04000224  04000224  00001224  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00000054  04002de8  04002de8  00003de8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       000016f0  04002e3c  0400452c  00003e3c  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          00000124  04005c1c  04005c1c  00005c1c  2**2
                  ALLOC, SMALL_DATA
  6 .sdram_controller_0 00000000  04005d40  04005d40  0000552c  2**0
                  CONTENTS
  7 .comment      0000002d  00000000  00000000  0000552c  2**0
                  CONTENTS, READONLY
  8 .debug_aranges 000005d8  00000000  00000000  00005560  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  9 .debug_info   000085b9  00000000  00000000  00005b38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 00003049  00000000  00000000  0000e0f1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_line   000037dd  00000000  00000000  0001113a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_frame  00000c34  00000000  00000000  00014918  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_str    00001e26  00000000  00000000  0001554c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loc    00000827  00000000  00000000  00017372  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_alt_sim_info 00000010  00000000  00000000  00017b9c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000180  00000000  00000000  00017bb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .thread_model 00000003  00000000  00000000  00019a73  2**0
                  CONTENTS, READONLY
 18 .cpu          0000000c  00000000  00000000  00019a76  2**0
                  CONTENTS, READONLY
 19 .qsys         00000001  00000000  00000000  00019a82  2**0
                  CONTENTS, READONLY
 20 .simulation_enabled 00000001  00000000  00000000  00019a83  2**0
                  CONTENTS, READONLY
 21 .sysid_hash   00000004  00000000  00000000  00019a84  2**0
                  CONTENTS, READONLY
 22 .sysid_base   00000004  00000000  00000000  00019a88  2**0
                  CONTENTS, READONLY
 23 .sysid_time   00000004  00000000  00000000  00019a8c  2**0
                  CONTENTS, READONLY
 24 .stderr_dev   0000000b  00000000  00000000  00019a90  2**0
                  CONTENTS, READONLY
 25 .stdin_dev    0000000b  00000000  00000000  00019a9b  2**0
                  CONTENTS, READONLY
 26 .stdout_dev   0000000b  00000000  00000000  00019aa6  2**0
                  CONTENTS, READONLY
 27 .sopc_system_name 0000000a  00000000  00000000  00019ab1  2**0
                  CONTENTS, READONLY
 28 .quartus_project_dir 00000057  00000000  00000000  00019abb  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
04000000 l    d  .entry	00000000 .entry
04000020 l    d  .exceptions	00000000 .exceptions
04000224 l    d  .text	00000000 .text
04002de8 l    d  .rodata	00000000 .rodata
04002e3c l    d  .rwdata	00000000 .rwdata
04005c1c l    d  .bss	00000000 .bss
04005d40 l    d  .sdram_controller_0	00000000 .sdram_controller_0
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 d:/Fax/projektovanje_namjenskih_racunarski_struktura/pnrs-2023/de1-soc-audio/sw/nios/app_0/de1_soc_user_input_bsp//obj/HAL/src/crt0.o
0400025c l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 alt_instruction_exception_entry.c
00000000 l    df *ABS*	00000000 user_input.c
00000000 l    df *ABS*	00000000 alt_load.c
04000280 l     F .text	00000068 alt_load_section
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_sys_init.c
040003e8 l     F .text	00000034 alt_dev_reg
04002e3c l     O .rwdata	00001060 jtag_uart_0
04003e9c l     O .rwdata	00000048 mailbox_0
04003ee4 l     O .rwdata	00000048 mailbox_1
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_init.c
04000708 l     F .text	0000020c altera_avalon_jtag_uart_irq
04000914 l     F .text	000000a0 altera_avalon_jtag_uart_timeout
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_ioctl.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 altera_avalon_mailbox_simple.c
04000f58 l     F .text	0000008c altera_avalon_mailbox_identify
04000fe4 l     F .text	00000078 altera_avalon_mailbox_post
0400105c l     F .text	0000013c altera_avalon_mailbox_simple_tx_isr
04001198 l     F .text	000000ac altera_avalon_mailbox_simple_rx_isr
00000000 l    df *ABS*	00000000 altera_avalon_timer_sc.c
040018bc l     F .text	0000007c alt_avalon_timer_sc_irq
00000000 l    df *ABS*	00000000 alt_alarm_start.c
00000000 l    df *ABS*	00000000 alt_close.c
04001af0 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_dcache_flush_all.c
00000000 l    df *ABS*	00000000 alt_dev.c
04001c28 l     F .text	0000002c alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
04001c54 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_do_ctors.c
00000000 l    df *ABS*	00000000 alt_do_dtors.c
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_icache_flush_all.c
00000000 l    df *ABS*	00000000 alt_iic.c
00000000 l    df *ABS*	00000000 alt_iic_isr_register.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
04002148 l     F .text	000000d4 alt_open_fd
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_open.c
04002298 l     F .text	0000003c alt_get_errno
040022d4 l     F .text	000000dc alt_file_locked
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 altera_nios2_gen2_irq.c
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 impure.c
040040d4 l     O .rwdata	00000424 impure_data
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 memcmp.c
00000000 l    df *ABS*	00000000 memcpy.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 __atexit.c
00000000 l    df *ABS*	00000000 __call_atexit.c
00000000 l    df *ABS*	00000000 alt_exit.c
04005c38 g     O .bss	00000004 alt_instruction_exception_handler
04001630 g     F .text	00000150 altera_avalon_mailbox_send
0400036c g     F .text	0000007c alt_main
04005c40 g     O .bss	00000100 alt_irq
04005c1c g     O .bss	00000004 mailbox_0
0400452c g       *ABS*	00000000 __flash_rwdata_start
0400272c g     F .text	00000024 altera_nios2_gen2_irq_init
04000000 g     F .entry	0000000c __reset
04000020 g       *ABS*	00000000 __flash_exceptions_start
04005c3c g     O .bss	00000004 errno
04005c24 g     O .bss	00000004 alt_argv
0400c4f8 g       *ABS*	00000000 _gp
04001780 g     F .text	0000013c altera_avalon_mailbox_retrieve_poll
04003f54 g     O .rwdata	00000180 alt_fd_list
04001e00 g     F .text	00000090 alt_find_dev
04002a68 g     F .text	00000100 memcpy
0400221c g     F .text	0000007c alt_io_redirect
04002de8 g       *ABS*	00000000 __DTOR_END__
04002910 g     F .text	00000098 alt_exception_cause_generated_bad_addr
04001244 g     F .text	00000078 altera_avalon_mailbox_simple_init
04000b10 g     F .text	00000220 altera_avalon_jtag_uart_read
040015b8 g     F .text	00000078 altera_avalon_mailbox_status
040014a0 g     F .text	00000118 altera_avalon_mailbox_close
04004510 g     O .rwdata	00000004 alt_max_fd
04000000 g       *ABS*	00000000 __alt_mem_sdram_controller_0
04004524 g     O .rwdata	00000004 _global_impure_ptr
04005d40 g       *ABS*	00000000 __bss_end
04002060 g     F .text	000000e8 alt_iic_isr_register
04002624 g     F .text	00000108 alt_tick
04002014 g     F .text	0000004c alt_ic_irq_enabled
04002580 g     F .text	000000a4 alt_alarm_stop
04005c2c g     O .bss	00000004 alt_irq_active
040000fc g     F .exceptions	000000c8 alt_irq_handler
04003f2c g     O .rwdata	00000028 alt_dev_null
04001c08 g     F .text	00000020 alt_dcache_flush_all
0400452c g       *ABS*	00000000 __ram_rwdata_end
04004508 g     O .rwdata	00000008 alt_dev_list
04002e3c g       *ABS*	00000000 __ram_rodata_end
04005d40 g       *ABS*	00000000 end
04000648 g     F .text	000000c0 altera_avalon_jtag_uart_init
040001c4 g     F .exceptions	00000060 alt_instruction_exception_entry
04002de8 g       *ABS*	00000000 __CTOR_LIST__
04100000 g       *ABS*	00000000 __alt_stack_pointer
04001938 g     F .text	00000084 alt_avalon_timer_sc_init
04000d30 g     F .text	00000228 altera_avalon_jtag_uart_write
04002c90 g     F .text	00000120 __call_exitprocs
04000224 g     F .text	0000003c _start
04005c30 g     O .bss	00000004 _alt_tick_rate
04005c34 g     O .bss	00000004 _alt_nticks
04000458 g     F .text	0000008c alt_sys_init
04002c00 g     F .text	00000090 __register_exitproc
040009b4 g     F .text	00000068 altera_avalon_jtag_uart_close
04002e3c g       *ABS*	00000000 __ram_rwdata_start
04002de8 g       *ABS*	00000000 __ram_rodata_start
040004e4 g     F .text	00000060 altera_avalon_jtag_uart_read_fd
04002858 g     F .text	000000b8 alt_get_fd
040029f0 g     F .text	00000078 memcmp
040005a4 g     F .text	00000050 altera_avalon_jtag_uart_close_fd
04005d40 g       *ABS*	00000000 __alt_stack_base
040005f4 g     F .text	00000054 altera_avalon_jtag_uart_ioctl_fd
04002750 g     F .text	00000108 alt_find_file
04001c90 g     F .text	000000a8 alt_dev_llist_insert
04005c1c g       *ABS*	00000000 __bss_start
04000260 g     F .text	00000020 main
04005c28 g     O .bss	00000004 alt_envp
04000544 g     F .text	00000060 altera_avalon_jtag_uart_write_fd
04004514 g     O .rwdata	00000004 alt_errno
04002de8 g       *ABS*	00000000 __CTOR_END__
04002de8 g       *ABS*	00000000 __flash_rodata_start
04002de8 g       *ABS*	00000000 __DTOR_LIST__
0400041c g     F .text	0000003c alt_irq_init
04002510 g     F .text	00000070 alt_release_fd
040029a8 g     F .text	00000014 atexit
04004528 g     O .rwdata	00000004 _impure_ptr
04005c20 g     O .bss	00000004 alt_argc
04001d9c g     F .text	00000064 _do_dtors
04000020 g       .exceptions	00000000 alt_irq_entry
04004500 g     O .rwdata	00000008 alt_fs_list
04000020 g       *ABS*	00000000 __ram_exceptions_start
04001eb0 g     F .text	00000050 alt_ic_isr_register
0400452c g       *ABS*	00000000 _edata
04005d40 g       *ABS*	00000000 _end
04000224 g       *ABS*	00000000 __ram_exceptions_end
04000a1c g     F .text	000000f4 altera_avalon_jtag_uart_ioctl
04001f88 g     F .text	0000008c alt_ic_irq_disable
040044f8 g     O .rwdata	00000008 alt_mailbox_simple_list
040029bc g     F .text	00000034 exit
04100000 g       *ABS*	00000000 __alt_data_end
04000020 g     F .exceptions	00000000 alt_exception
040012bc g     F .text	000001e4 altera_avalon_mailbox_open
04002db0 g     F .text	00000038 _exit
040019bc g     F .text	00000134 alt_alarm_start
04002b68 g     F .text	00000098 strlen
040023b0 g     F .text	00000160 open
04001e90 g     F .text	00000020 alt_icache_flush_all
04004518 g     O .rwdata	00000004 alt_priority_mask
04001f00 g     F .text	00000088 alt_ic_irq_enable
0400451c g     O .rwdata	00000008 alt_alarm_list
04001d38 g     F .text	00000064 _do_ctors
04001b2c g     F .text	000000dc close
040002e8 g     F .text	00000084 alt_load



Disassembly of section .entry:

04000000 <__reset>:
 * Jump to the _start entry point in the .text section if reset code
 * is allowed or if optimizing for RTL simulation.
 */
#if defined(ALT_ALLOW_CODE_AT_RESET) || defined(ALT_SIM_OPTIMIZE)
    /* Jump to the _start entry point in the .text section. */
    movhi r1, %hi(_start)
 4000000:	00410034 	movhi	at,1024
    ori r1, r1, %lo(_start)
 4000004:	08408914 	ori	at,at,548
    jmp r1
 4000008:	0800683a 	jmp	at
	...

Disassembly of section .exceptions:

04000020 <alt_exception>:

#else /* ALT_EXCEPTION_STACK disabled */
        /* 
         * Reserve space on normal stack for registers about to be pushed.
         */
        addi  sp, sp, -76
 4000020:	deffed04 	addi	sp,sp,-76
         * documentation for details).
         *
         * Leave a gap in the stack frame at 4(sp) for the muldiv handler to
         * store zero into.
         */
        stw   ra,  0(sp)
 4000024:	dfc00015 	stw	ra,0(sp)
        stw   r1,   8(sp)
 4000028:	d8400215 	stw	at,8(sp)
        stw   r2,  12(sp)
 400002c:	d8800315 	stw	r2,12(sp)
        stw   r3,  16(sp)
 4000030:	d8c00415 	stw	r3,16(sp)
        stw   r4,  20(sp)
 4000034:	d9000515 	stw	r4,20(sp)
        stw   r5,  24(sp)
 4000038:	d9400615 	stw	r5,24(sp)
        stw   r6,  28(sp)
 400003c:	d9800715 	stw	r6,28(sp)
        stw   r7,  32(sp)
 4000040:	d9c00815 	stw	r7,32(sp)
        rdctl r5, estatus   /* Read early to avoid usage stall */
 4000044:	000b307a 	rdctl	r5,estatus
        stw   r8,  36(sp)
 4000048:	da000915 	stw	r8,36(sp)
        stw   r9,  40(sp)
 400004c:	da400a15 	stw	r9,40(sp)
        stw   r10, 44(sp)
 4000050:	da800b15 	stw	r10,44(sp)
        stw   r11, 48(sp)
 4000054:	dac00c15 	stw	r11,48(sp)
        stw   r12, 52(sp)
 4000058:	db000d15 	stw	r12,52(sp)
        stw   r13, 56(sp)
 400005c:	db400e15 	stw	r13,56(sp)
        stw   r14, 60(sp)
 4000060:	db800f15 	stw	r14,60(sp)
        stw   r15, 64(sp)
 4000064:	dbc01015 	stw	r15,64(sp)
        /*
         * ea-4 contains the address of the instruction being executed
         * when the exception occured. For interrupt exceptions, we will
         * will be re-issue the isntruction. Store it in 72(sp)
         */
        stw   r5,  68(sp)  /* estatus */
 4000068:	d9401115 	stw	r5,68(sp)
        addi  r15, ea, -4  /* instruction that caused exception */
 400006c:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
 4000070:	dbc01215 	stw	r15,72(sp)
#else
        /*
         * Test to see if the exception was a software exception or caused 
         * by an external interrupt, and vector accordingly.
         */
        rdctl r4, ipending
 4000074:	0009313a 	rdctl	r4,ipending
        andi  r2, r5, 1
 4000078:	2880004c 	andi	r2,r5,1
        beq   r2, zero, .Lnot_irq
 400007c:	10000326 	beq	r2,zero,400008c <alt_exception+0x6c>
        beq   r4, zero, .Lnot_irq
 4000080:	20000226 	beq	r4,zero,400008c <alt_exception+0x6c>
        /*
         * Now that all necessary registers have been preserved, call 
         * alt_irq_handler() to process the interrupts.
         */

        call alt_irq_handler
 4000084:	40000fc0 	call	40000fc <alt_irq_handler>

        .section .exceptions.irqreturn, "xa"

        br    .Lexception_exit
 4000088:	00000706 	br	40000a8 <alt_exception+0x88>
         * upon completion, so we write ea (address of instruction *after*
         * the one where the exception occured) into 72(sp). The actual
         * instruction that caused the exception is written in r2, which these
         * handlers will utilize.
         */
        stw ea, 72(sp) /* EA is PC+4 so will skip over instruction causing exception */
 400008c:	df401215 	stw	ea,72(sp)
.Lunknown_16bit:
        addi.n r4, r4, 2 /* Need PC+2 to skip over instruction causing exception */
        stw r4, 72(sp)

#else /* CDX is not Enabled and all instructions are 32bits */
        ldw r2, -4(ea) /* Instruction value that caused exception */
 4000090:	e8bfff17 	ldw	r2,-4(ea)
         * debugger is present) or go into an infinite loop since the
         * handling behavior is undefined; in that case we will not return here.
         */

        /* Load exception-causing address as first argument (r4) */
        addi   r4, ea, -4
 4000094:	e93fff04 	addi	r4,ea,-4

        /* Call the instruction-exception entry */
        call   alt_instruction_exception_entry
 4000098:	40001c40 	call	40001c4 <alt_instruction_exception_entry>
         * instruction
         *
         * Return code was 0: Skip. The instruction after the exception is
         * already stored in 72(sp).
         */
        bne   r2, r0, .Lexception_exit
 400009c:	1000021e 	bne	r2,zero,40000a8 <alt_exception+0x88>

        /*
         * Otherwise, modify 72(sp) to re-issue the instruction that caused the
         * exception.
         */
        addi  r15, ea, -4  /* instruction that caused exception */
 40000a0:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
 40000a4:	dbc01215 	stw	r15,72(sp)
        /* 
         * Restore the saved registers, so that all general purpose registers 
         * have been restored to their state at the time the interrupt occured.
         */

        ldw   r5,  68(sp)
 40000a8:	d9401117 	ldw	r5,68(sp)
        ldw   ea,  72(sp)  /* This becomes the PC once eret is executed */
 40000ac:	df401217 	ldw	ea,72(sp)
        ldw   ra,   0(sp)
 40000b0:	dfc00017 	ldw	ra,0(sp)

        wrctl estatus, r5
 40000b4:	2801707a 	wrctl	estatus,r5

        ldw   r1,   8(sp)
 40000b8:	d8400217 	ldw	at,8(sp)
        ldw   r2,  12(sp)
 40000bc:	d8800317 	ldw	r2,12(sp)
        ldw   r3,  16(sp)
 40000c0:	d8c00417 	ldw	r3,16(sp)
        ldw   r4,  20(sp)
 40000c4:	d9000517 	ldw	r4,20(sp)
        ldw   r5,  24(sp)
 40000c8:	d9400617 	ldw	r5,24(sp)
        ldw   r6,  28(sp)
 40000cc:	d9800717 	ldw	r6,28(sp)
        ldw   r7,  32(sp)
 40000d0:	d9c00817 	ldw	r7,32(sp)

#if defined(ALT_EXCEPTION_STACK) && defined(ALT_STACK_CHECK)
        ldw   et, %gprel(alt_exception_old_stack_limit)(gp)
#endif

        ldw   r8,  36(sp)
 40000d4:	da000917 	ldw	r8,36(sp)
        ldw   r9,  40(sp)
 40000d8:	da400a17 	ldw	r9,40(sp)
        ldw   r10, 44(sp)
 40000dc:	da800b17 	ldw	r10,44(sp)
        ldw   r11, 48(sp)
 40000e0:	dac00c17 	ldw	r11,48(sp)
        ldw   r12, 52(sp)
 40000e4:	db000d17 	ldw	r12,52(sp)
        ldw   r13, 56(sp)
 40000e8:	db400e17 	ldw	r13,56(sp)
        ldw   r14, 60(sp)
 40000ec:	db800f17 	ldw	r14,60(sp)
        ldw   r15, 64(sp)
 40000f0:	dbc01017 	ldw	r15,64(sp)
        stw   et, %gprel(alt_stack_limit_value)(gp)
        stw   zero, %gprel(alt_exception_old_stack_limit)(gp)
#endif /* ALT_STACK_CHECK */
        ldw   sp,  76(sp)
#else /* ALT_EXCEPTION_STACK disabled */
        addi  sp, sp, 76
 40000f4:	dec01304 	addi	sp,sp,76

        /*
         * Return to the interrupted instruction.
         */

        eret
 40000f8:	ef80083a 	eret

040000fc <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
 40000fc:	defff904 	addi	sp,sp,-28
 4000100:	dfc00615 	stw	ra,24(sp)
 4000104:	df000515 	stw	fp,20(sp)
 4000108:	df000504 	addi	fp,sp,20
  
  /*
   * Notify the operating system that we are at interrupt level.
   */ 
  
  ALT_OS_INT_ENTER();
 400010c:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 4000110:	0005313a 	rdctl	r2,ipending
 4000114:	e0bffc15 	stw	r2,-16(fp)

  return active;
 4000118:	e0bffc17 	ldw	r2,-16(fp)
   * Consider the case where the high priority interupt is asserted during
   * the interrupt entry sequence for a lower priority interrupt to see why
   * this is the case.
   */

  active = alt_irq_pending ();
 400011c:	e0bfff15 	stw	r2,-4(fp)

  do
  {
    i = 0;
 4000120:	e03ffd15 	stw	zero,-12(fp)
    mask = 1;
 4000124:	00800044 	movi	r2,1
 4000128:	e0bffe15 	stw	r2,-8(fp)
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
 400012c:	e0ffff17 	ldw	r3,-4(fp)
 4000130:	e0bffe17 	ldw	r2,-8(fp)
 4000134:	1884703a 	and	r2,r3,r2
 4000138:	10001126 	beq	r2,zero,4000180 <alt_irq_handler+0x84>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
 400013c:	e0bffd17 	ldw	r2,-12(fp)
 4000140:	100690fa 	slli	r3,r2,3
 4000144:	00810034 	movhi	r2,1024
 4000148:	1885883a 	add	r2,r3,r2
 400014c:	10d71017 	ldw	r3,23616(r2)
 4000150:	e0bffd17 	ldw	r2,-12(fp)
 4000154:	100890fa 	slli	r4,r2,3
 4000158:	00810034 	movhi	r2,1024
 400015c:	2085883a 	add	r2,r4,r2
 4000160:	10971117 	ldw	r2,23620(r2)
 4000164:	1009883a 	mov	r4,r2
 4000168:	183ee83a 	callr	r3
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
#endif
        break;
 400016c:	0001883a 	nop
  NIOS2_READ_IPENDING (active);
 4000170:	0005313a 	rdctl	r2,ipending
 4000174:	e0bffb15 	stw	r2,-20(fp)
  return active;
 4000178:	e0bffb17 	ldw	r2,-20(fp)
 400017c:	00000706 	br	400019c <alt_irq_handler+0xa0>
      }
      mask <<= 1;
 4000180:	e0bffe17 	ldw	r2,-8(fp)
 4000184:	1085883a 	add	r2,r2,r2
 4000188:	e0bffe15 	stw	r2,-8(fp)
      i++;
 400018c:	e0bffd17 	ldw	r2,-12(fp)
 4000190:	10800044 	addi	r2,r2,1
 4000194:	e0bffd15 	stw	r2,-12(fp)
      if (active & mask)
 4000198:	003fe406 	br	400012c <alt_irq_handler+0x30>

    } while (1);

    active = alt_irq_pending ();
 400019c:	e0bfff15 	stw	r2,-4(fp)
    
  } while (active);
 40001a0:	e0bfff17 	ldw	r2,-4(fp)
 40001a4:	103fde1e 	bne	r2,zero,4000120 <alt_irq_handler+0x24>

  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
 40001a8:	0001883a 	nop
}
 40001ac:	0001883a 	nop
 40001b0:	e037883a 	mov	sp,fp
 40001b4:	dfc00117 	ldw	ra,4(sp)
 40001b8:	df000017 	ldw	fp,0(sp)
 40001bc:	dec00204 	addi	sp,sp,8
 40001c0:	f800283a 	ret

040001c4 <alt_instruction_exception_entry>:
 * that handler if it has been registered. Absent a handler, it will
 * break break or hang as discussed below.
 */
int 
alt_instruction_exception_entry (alt_u32 exception_pc)
{
 40001c4:	defffb04 	addi	sp,sp,-20
 40001c8:	dfc00415 	stw	ra,16(sp)
 40001cc:	df000315 	stw	fp,12(sp)
 40001d0:	df000304 	addi	fp,sp,12
 40001d4:	e13ffd15 	stw	r4,-12(fp)
  cause = ( (cause & NIOS2_EXCEPTION_REG_CAUSE_MASK) >>
              NIOS2_EXCEPTION_REG_CAUSE_OFST );

  NIOS2_READ_BADADDR(badaddr);
#else
  cause = NIOS2_EXCEPTION_CAUSE_NOT_PRESENT;
 40001d8:	00bfffc4 	movi	r2,-1
 40001dc:	e0bfff15 	stw	r2,-4(fp)
  badaddr = 0;
 40001e0:	e03ffe15 	stw	zero,-8(fp)
#endif /* NIOS2_HAS_EXTRA_EXCEPTION_INFO */

  if(alt_instruction_exception_handler) {
 40001e4:	d0a5d017 	ldw	r2,-26816(gp)
 40001e8:	10000726 	beq	r2,zero,4000208 <alt_instruction_exception_entry+0x44>
     * Call handler. Its return value indicates whether the exception-causing
     * instruction should be re-issued. The code that called us,
     * alt_eceptions_entry.S, will look at this value and adjust the ea
     * register as necessary
     */
    return alt_instruction_exception_handler(cause, exception_pc, badaddr);
 40001ec:	d0a5d017 	ldw	r2,-26816(gp)
 40001f0:	e0ffff17 	ldw	r3,-4(fp)
 40001f4:	e1bffe17 	ldw	r6,-8(fp)
 40001f8:	e17ffd17 	ldw	r5,-12(fp)
 40001fc:	1809883a 	mov	r4,r3
 4000200:	103ee83a 	callr	r2
 4000204:	00000206 	br	4000210 <alt_instruction_exception_entry+0x4c>
   *    (a peripheral which negates its interrupt output before its
   *    interrupt handler has been executed will cause spurious interrupts)
   */
  else {
#ifdef NIOS2_HAS_DEBUG_STUB
    NIOS2_BREAK();
 4000208:	003da03a 	break	0
      ;
#endif /* NIOS2_HAS_DEBUG_STUB */
  }

  /* We should not get here. Remove compiler warning. */
  return NIOS2_EXCEPTION_RETURN_REISSUE_INST;
 400020c:	0005883a 	mov	r2,zero
}
 4000210:	e037883a 	mov	sp,fp
 4000214:	dfc00117 	ldw	ra,4(sp)
 4000218:	df000017 	ldw	fp,0(sp)
 400021c:	dec00204 	addi	sp,sp,8
 4000220:	f800283a 	ret

Disassembly of section .text:

04000224 <_start>:

    /*
     * Now that the caches are initialized, set up the stack pointer and global pointer.
     * The values provided by the linker are assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
 4000224:	06c10434 	movhi	sp,1040
    ori sp, sp, %lo(__alt_stack_pointer)
 4000228:	dec00014 	ori	sp,sp,0
    movhi gp, %hi(_gp)
 400022c:	06810034 	movhi	gp,1024
    ori gp, gp, %lo(_gp)
 4000230:	d6b13e14 	ori	gp,gp,50424
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
 4000234:	00810034 	movhi	r2,1024
    ori r2, r2, %lo(__bss_start)
 4000238:	10970714 	ori	r2,r2,23580

    movhi r3, %hi(__bss_end)
 400023c:	00c10034 	movhi	r3,1024
    ori r3, r3, %lo(__bss_end)
 4000240:	18d75014 	ori	r3,r3,23872

    beq r2, r3, 1f
 4000244:	10c00326 	beq	r2,r3,4000254 <_start+0x30>

0:
    stw zero, (r2)
 4000248:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
 400024c:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
 4000250:	10fffd36 	bltu	r2,r3,4000248 <_start+0x24>
     * section aren't defined until alt_load() has been called).
     */
    mov   et, zero
#endif

    call alt_load
 4000254:	40002e80 	call	40002e8 <alt_load>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
 4000258:	400036c0 	call	400036c <alt_main>

0400025c <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
 400025c:	003fff06 	br	400025c <alt_after_alt_main>

04000260 <main>:
#include "altera_avalon_mailbox_simple.h"

altera_avalon_mailbox_dev* mailbox_0;

int main(void)
{
 4000260:	deffff04 	addi	sp,sp,-4
 4000264:	df000015 	stw	fp,0(sp)
 4000268:	d839883a 	mov	fp,sp

	return 0;
 400026c:	0005883a 	mov	r2,zero
}
 4000270:	e037883a 	mov	sp,fp
 4000274:	df000017 	ldw	fp,0(sp)
 4000278:	dec00104 	addi	sp,sp,4
 400027c:	f800283a 	ret

04000280 <alt_load_section>:
 */

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
 4000280:	defffc04 	addi	sp,sp,-16
 4000284:	df000315 	stw	fp,12(sp)
 4000288:	df000304 	addi	fp,sp,12
 400028c:	e13fff15 	stw	r4,-4(fp)
 4000290:	e17ffe15 	stw	r5,-8(fp)
 4000294:	e1bffd15 	stw	r6,-12(fp)
  if (to != from)
 4000298:	e0fffe17 	ldw	r3,-8(fp)
 400029c:	e0bfff17 	ldw	r2,-4(fp)
 40002a0:	18800c26 	beq	r3,r2,40002d4 <alt_load_section+0x54>
  {
    while( to != end )
 40002a4:	00000806 	br	40002c8 <alt_load_section+0x48>
    {
      *to++ = *from++;
 40002a8:	e0ffff17 	ldw	r3,-4(fp)
 40002ac:	18800104 	addi	r2,r3,4
 40002b0:	e0bfff15 	stw	r2,-4(fp)
 40002b4:	e0bffe17 	ldw	r2,-8(fp)
 40002b8:	11000104 	addi	r4,r2,4
 40002bc:	e13ffe15 	stw	r4,-8(fp)
 40002c0:	18c00017 	ldw	r3,0(r3)
 40002c4:	10c00015 	stw	r3,0(r2)
    while( to != end )
 40002c8:	e0fffe17 	ldw	r3,-8(fp)
 40002cc:	e0bffd17 	ldw	r2,-12(fp)
 40002d0:	18bff51e 	bne	r3,r2,40002a8 <alt_load_section+0x28>
    }
  }
}
 40002d4:	0001883a 	nop
 40002d8:	e037883a 	mov	sp,fp
 40002dc:	df000017 	ldw	fp,0(sp)
 40002e0:	dec00104 	addi	sp,sp,4
 40002e4:	f800283a 	ret

040002e8 <alt_load>:
 * there is no bootloader, so this application is responsible for loading to
 * RAM any sections that are required.
 */  

void alt_load (void)
{
 40002e8:	defffe04 	addi	sp,sp,-8
 40002ec:	dfc00115 	stw	ra,4(sp)
 40002f0:	df000015 	stw	fp,0(sp)
 40002f4:	d839883a 	mov	fp,sp
  /* 
   * Copy the .rwdata section. 
   */

  alt_load_section (&__flash_rwdata_start, 
 40002f8:	01810034 	movhi	r6,1024
 40002fc:	31914b04 	addi	r6,r6,17708
 4000300:	01410034 	movhi	r5,1024
 4000304:	294b8f04 	addi	r5,r5,11836
 4000308:	01010034 	movhi	r4,1024
 400030c:	21114b04 	addi	r4,r4,17708
 4000310:	40002800 	call	4000280 <alt_load_section>

  /*
   * Copy the exception handler.
   */

  alt_load_section (&__flash_exceptions_start, 
 4000314:	01810034 	movhi	r6,1024
 4000318:	31808904 	addi	r6,r6,548
 400031c:	01410034 	movhi	r5,1024
 4000320:	29400804 	addi	r5,r5,32
 4000324:	01010034 	movhi	r4,1024
 4000328:	21000804 	addi	r4,r4,32
 400032c:	40002800 	call	4000280 <alt_load_section>

  /*
   * Copy the .rodata section.
   */

  alt_load_section (&__flash_rodata_start, 
 4000330:	01810034 	movhi	r6,1024
 4000334:	318b8f04 	addi	r6,r6,11836
 4000338:	01410034 	movhi	r5,1024
 400033c:	294b7a04 	addi	r5,r5,11752
 4000340:	01010034 	movhi	r4,1024
 4000344:	210b7a04 	addi	r4,r4,11752
 4000348:	40002800 	call	4000280 <alt_load_section>
  
  /*
   * Now ensure that the caches are in synch.
   */
  
  alt_dcache_flush_all();
 400034c:	4001c080 	call	4001c08 <alt_dcache_flush_all>
  alt_icache_flush_all();
 4000350:	4001e900 	call	4001e90 <alt_icache_flush_all>
}
 4000354:	0001883a 	nop
 4000358:	e037883a 	mov	sp,fp
 400035c:	dfc00117 	ldw	ra,4(sp)
 4000360:	df000017 	ldw	fp,0(sp)
 4000364:	dec00204 	addi	sp,sp,8
 4000368:	f800283a 	ret

0400036c <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
 400036c:	defffd04 	addi	sp,sp,-12
 4000370:	dfc00215 	stw	ra,8(sp)
 4000374:	df000115 	stw	fp,4(sp)
 4000378:	df000104 	addi	fp,sp,4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
 400037c:	0009883a 	mov	r4,zero
 4000380:	400041c0 	call	400041c <alt_irq_init>

  /* Initialize the operating system */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done alt_irq_init, calling alt_os_init.\r\n");
  ALT_OS_INIT();
 4000384:	0001883a 	nop
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
 4000388:	40004580 	call	4000458 <alt_sys_init>
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
 400038c:	01810034 	movhi	r6,1024
 4000390:	318b7a04 	addi	r6,r6,11752
 4000394:	01410034 	movhi	r5,1024
 4000398:	294b7a04 	addi	r5,r5,11752
 400039c:	01010034 	movhi	r4,1024
 40003a0:	210b7a04 	addi	r4,r4,11752
 40003a4:	400221c0 	call	400221c <alt_io_redirect>
  /* 
   * Call the C++ constructors 
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling C++ constructors.\r\n");
  _do_ctors ();
 40003a8:	4001d380 	call	4001d38 <_do_ctors>
   * redefined as _exit()). This is in the interest of reducing code footprint,
   * in that the atexit() overhead is removed when it's not needed.
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling atexit.\r\n");
  atexit (_do_dtors);
 40003ac:	01010034 	movhi	r4,1024
 40003b0:	21076704 	addi	r4,r4,7580
 40003b4:	40029a80 	call	40029a8 <atexit>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
 40003b8:	d0a5ca17 	ldw	r2,-26840(gp)
 40003bc:	d0e5cb17 	ldw	r3,-26836(gp)
 40003c0:	d125cc17 	ldw	r4,-26832(gp)
 40003c4:	200d883a 	mov	r6,r4
 40003c8:	180b883a 	mov	r5,r3
 40003cc:	1009883a 	mov	r4,r2
 40003d0:	40002600 	call	4000260 <main>
 40003d4:	e0bfff15 	stw	r2,-4(fp)
  close(STDOUT_FILENO);
 40003d8:	01000044 	movi	r4,1
 40003dc:	4001b2c0 	call	4001b2c <close>
  exit (result);
 40003e0:	e13fff17 	ldw	r4,-4(fp)
 40003e4:	40029bc0 	call	40029bc <exit>

040003e8 <alt_dev_reg>:
 */

extern int alt_fs_reg  (alt_dev* dev); 

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
 40003e8:	defffd04 	addi	sp,sp,-12
 40003ec:	dfc00215 	stw	ra,8(sp)
 40003f0:	df000115 	stw	fp,4(sp)
 40003f4:	df000104 	addi	fp,sp,4
 40003f8:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
 40003fc:	d1600404 	addi	r5,gp,-32752
 4000400:	e13fff17 	ldw	r4,-4(fp)
 4000404:	4001c900 	call	4001c90 <alt_dev_llist_insert>
}
 4000408:	e037883a 	mov	sp,fp
 400040c:	dfc00117 	ldw	ra,4(sp)
 4000410:	df000017 	ldw	fp,0(sp)
 4000414:	dec00204 	addi	sp,sp,8
 4000418:	f800283a 	ret

0400041c <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
 400041c:	defffd04 	addi	sp,sp,-12
 4000420:	dfc00215 	stw	ra,8(sp)
 4000424:	df000115 	stw	fp,4(sp)
 4000428:	df000104 	addi	fp,sp,4
 400042c:	e13fff15 	stw	r4,-4(fp)
    ALTERA_NIOS2_GEN2_IRQ_INIT ( NIOS2_GEN2_0, nios2_gen2_0);
 4000430:	400272c0 	call	400272c <altera_nios2_gen2_irq_init>
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
 4000434:	00800044 	movi	r2,1
 4000438:	1001703a 	wrctl	status,r2
}
 400043c:	0001883a 	nop
    alt_irq_cpu_enable_interrupts();
}
 4000440:	0001883a 	nop
 4000444:	e037883a 	mov	sp,fp
 4000448:	dfc00117 	ldw	ra,4(sp)
 400044c:	df000017 	ldw	fp,0(sp)
 4000450:	dec00204 	addi	sp,sp,8
 4000454:	f800283a 	ret

04000458 <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
 4000458:	defffe04 	addi	sp,sp,-8
 400045c:	dfc00115 	stw	ra,4(sp)
 4000460:	df000015 	stw	fp,0(sp)
 4000464:	d839883a 	mov	fp,sp
    ALTERA_AVALON_TIMER_INIT ( TIMER_0, timer_0);
 4000468:	01c0fa04 	movi	r7,1000
 400046c:	01800044 	movi	r6,1
 4000470:	000b883a 	mov	r5,zero
 4000474:	01020034 	movhi	r4,2048
 4000478:	21040004 	addi	r4,r4,4096
 400047c:	40019380 	call	4001938 <alt_avalon_timer_sc_init>
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART_0, jtag_uart_0);
 4000480:	000d883a 	mov	r6,zero
 4000484:	000b883a 	mov	r5,zero
 4000488:	01010034 	movhi	r4,1024
 400048c:	210b9904 	addi	r4,r4,11876
 4000490:	40006480 	call	4000648 <altera_avalon_jtag_uart_init>
 4000494:	01010034 	movhi	r4,1024
 4000498:	210b8f04 	addi	r4,r4,11836
 400049c:	40003e80 	call	40003e8 <alt_dev_reg>
    ALTERA_AVALON_MAILBOX_SIMPLE_INIT ( MAILBOX_0, mailbox_0);
 40004a0:	01bfffc4 	movi	r6,-1
 40004a4:	000b883a 	mov	r5,zero
 40004a8:	01010034 	movhi	r4,1024
 40004ac:	210fa704 	addi	r4,r4,16028
 40004b0:	40012440 	call	4001244 <altera_avalon_mailbox_simple_init>
    ALTERA_AVALON_MAILBOX_SIMPLE_INIT ( MAILBOX_1, mailbox_1);
 40004b4:	01bfffc4 	movi	r6,-1
 40004b8:	000b883a 	mov	r5,zero
 40004bc:	01010034 	movhi	r4,1024
 40004c0:	210fb904 	addi	r4,r4,16100
 40004c4:	40012440 	call	4001244 <altera_avalon_mailbox_simple_init>
    ALTERA_AVALON_SYSID_QSYS_INIT ( SYSID, sysid);
 40004c8:	0001883a 	nop
}
 40004cc:	0001883a 	nop
 40004d0:	e037883a 	mov	sp,fp
 40004d4:	dfc00117 	ldw	ra,4(sp)
 40004d8:	df000017 	ldw	fp,0(sp)
 40004dc:	dec00204 	addi	sp,sp,8
 40004e0:	f800283a 	ret

040004e4 <altera_avalon_jtag_uart_read_fd>:
 *
 */

int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
 40004e4:	defffa04 	addi	sp,sp,-24
 40004e8:	dfc00515 	stw	ra,20(sp)
 40004ec:	df000415 	stw	fp,16(sp)
 40004f0:	df000404 	addi	fp,sp,16
 40004f4:	e13ffe15 	stw	r4,-8(fp)
 40004f8:	e17ffd15 	stw	r5,-12(fp)
 40004fc:	e1bffc15 	stw	r6,-16(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
 4000500:	e0bffe17 	ldw	r2,-8(fp)
 4000504:	10800017 	ldw	r2,0(r2)
 4000508:	e0bfff15 	stw	r2,-4(fp)

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
 400050c:	e0bfff17 	ldw	r2,-4(fp)
 4000510:	10c00a04 	addi	r3,r2,40
 4000514:	e0bffe17 	ldw	r2,-8(fp)
 4000518:	10800217 	ldw	r2,8(r2)
 400051c:	100f883a 	mov	r7,r2
 4000520:	e1bffc17 	ldw	r6,-16(fp)
 4000524:	e17ffd17 	ldw	r5,-12(fp)
 4000528:	1809883a 	mov	r4,r3
 400052c:	4000b100 	call	4000b10 <altera_avalon_jtag_uart_read>
      fd->fd_flags);
}
 4000530:	e037883a 	mov	sp,fp
 4000534:	dfc00117 	ldw	ra,4(sp)
 4000538:	df000017 	ldw	fp,0(sp)
 400053c:	dec00204 	addi	sp,sp,8
 4000540:	f800283a 	ret

04000544 <altera_avalon_jtag_uart_write_fd>:

int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
 4000544:	defffa04 	addi	sp,sp,-24
 4000548:	dfc00515 	stw	ra,20(sp)
 400054c:	df000415 	stw	fp,16(sp)
 4000550:	df000404 	addi	fp,sp,16
 4000554:	e13ffe15 	stw	r4,-8(fp)
 4000558:	e17ffd15 	stw	r5,-12(fp)
 400055c:	e1bffc15 	stw	r6,-16(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
 4000560:	e0bffe17 	ldw	r2,-8(fp)
 4000564:	10800017 	ldw	r2,0(r2)
 4000568:	e0bfff15 	stw	r2,-4(fp)

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
 400056c:	e0bfff17 	ldw	r2,-4(fp)
 4000570:	10c00a04 	addi	r3,r2,40
 4000574:	e0bffe17 	ldw	r2,-8(fp)
 4000578:	10800217 	ldw	r2,8(r2)
 400057c:	100f883a 	mov	r7,r2
 4000580:	e1bffc17 	ldw	r6,-16(fp)
 4000584:	e17ffd17 	ldw	r5,-12(fp)
 4000588:	1809883a 	mov	r4,r3
 400058c:	4000d300 	call	4000d30 <altera_avalon_jtag_uart_write>
      fd->fd_flags);
}
 4000590:	e037883a 	mov	sp,fp
 4000594:	dfc00117 	ldw	ra,4(sp)
 4000598:	df000017 	ldw	fp,0(sp)
 400059c:	dec00204 	addi	sp,sp,8
 40005a0:	f800283a 	ret

040005a4 <altera_avalon_jtag_uart_close_fd>:

#ifndef ALTERA_AVALON_JTAG_UART_SMALL

int 
altera_avalon_jtag_uart_close_fd(alt_fd* fd)
{
 40005a4:	defffc04 	addi	sp,sp,-16
 40005a8:	dfc00315 	stw	ra,12(sp)
 40005ac:	df000215 	stw	fp,8(sp)
 40005b0:	df000204 	addi	fp,sp,8
 40005b4:	e13ffe15 	stw	r4,-8(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
 40005b8:	e0bffe17 	ldw	r2,-8(fp)
 40005bc:	10800017 	ldw	r2,0(r2)
 40005c0:	e0bfff15 	stw	r2,-4(fp)

    return altera_avalon_jtag_uart_close(&dev->state, fd->fd_flags);
 40005c4:	e0bfff17 	ldw	r2,-4(fp)
 40005c8:	10c00a04 	addi	r3,r2,40
 40005cc:	e0bffe17 	ldw	r2,-8(fp)
 40005d0:	10800217 	ldw	r2,8(r2)
 40005d4:	100b883a 	mov	r5,r2
 40005d8:	1809883a 	mov	r4,r3
 40005dc:	40009b40 	call	40009b4 <altera_avalon_jtag_uart_close>
}
 40005e0:	e037883a 	mov	sp,fp
 40005e4:	dfc00117 	ldw	ra,4(sp)
 40005e8:	df000017 	ldw	fp,0(sp)
 40005ec:	dec00204 	addi	sp,sp,8
 40005f0:	f800283a 	ret

040005f4 <altera_avalon_jtag_uart_ioctl_fd>:

int 
altera_avalon_jtag_uart_ioctl_fd(alt_fd* fd, int req, void* arg)
{
 40005f4:	defffa04 	addi	sp,sp,-24
 40005f8:	dfc00515 	stw	ra,20(sp)
 40005fc:	df000415 	stw	fp,16(sp)
 4000600:	df000404 	addi	fp,sp,16
 4000604:	e13ffe15 	stw	r4,-8(fp)
 4000608:	e17ffd15 	stw	r5,-12(fp)
 400060c:	e1bffc15 	stw	r6,-16(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev;
 4000610:	e0bffe17 	ldw	r2,-8(fp)
 4000614:	10800017 	ldw	r2,0(r2)
 4000618:	e0bfff15 	stw	r2,-4(fp)

    return altera_avalon_jtag_uart_ioctl(&dev->state, req, arg);
 400061c:	e0bfff17 	ldw	r2,-4(fp)
 4000620:	10800a04 	addi	r2,r2,40
 4000624:	e1bffc17 	ldw	r6,-16(fp)
 4000628:	e17ffd17 	ldw	r5,-12(fp)
 400062c:	1009883a 	mov	r4,r2
 4000630:	4000a1c0 	call	4000a1c <altera_avalon_jtag_uart_ioctl>
}
 4000634:	e037883a 	mov	sp,fp
 4000638:	dfc00117 	ldw	ra,4(sp)
 400063c:	df000017 	ldw	fp,0(sp)
 4000640:	dec00204 	addi	sp,sp,8
 4000644:	f800283a 	ret

04000648 <altera_avalon_jtag_uart_init>:
 * Return 1 on sucessful IRQ register and 0 on failure.
 */

void altera_avalon_jtag_uart_init(altera_avalon_jtag_uart_state* sp, 
                                  int irq_controller_id, int irq)
{
 4000648:	defffa04 	addi	sp,sp,-24
 400064c:	dfc00515 	stw	ra,20(sp)
 4000650:	df000415 	stw	fp,16(sp)
 4000654:	df000404 	addi	fp,sp,16
 4000658:	e13fff15 	stw	r4,-4(fp)
 400065c:	e17ffe15 	stw	r5,-8(fp)
 4000660:	e1bffd15 	stw	r6,-12(fp)
  ALT_FLAG_CREATE(&sp->events, 0);
  ALT_SEM_CREATE(&sp->read_lock, 1);
  ALT_SEM_CREATE(&sp->write_lock, 1);

  /* enable read interrupts at the device */
  sp->irq_enable = ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
 4000664:	e0bfff17 	ldw	r2,-4(fp)
 4000668:	00c00044 	movi	r3,1
 400066c:	10c00815 	stw	r3,32(r2)

  IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable); 
 4000670:	e0bfff17 	ldw	r2,-4(fp)
 4000674:	10800017 	ldw	r2,0(r2)
 4000678:	10800104 	addi	r2,r2,4
 400067c:	1007883a 	mov	r3,r2
 4000680:	e0bfff17 	ldw	r2,-4(fp)
 4000684:	10800817 	ldw	r2,32(r2)
 4000688:	18800035 	stwio	r2,0(r3)
  
  /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, altera_avalon_jtag_uart_irq, 
 400068c:	e0bffe17 	ldw	r2,-8(fp)
 4000690:	e0fffd17 	ldw	r3,-12(fp)
 4000694:	d8000015 	stw	zero,0(sp)
 4000698:	e1ffff17 	ldw	r7,-4(fp)
 400069c:	01810034 	movhi	r6,1024
 40006a0:	3181c204 	addi	r6,r6,1800
 40006a4:	180b883a 	mov	r5,r3
 40006a8:	1009883a 	mov	r4,r2
 40006ac:	4001eb00 	call	4001eb0 <alt_ic_isr_register>
#else
  alt_irq_register(irq, sp, altera_avalon_jtag_uart_irq);
#endif  

  /* Register an alarm to go off every second to check for presence of host */
  sp->host_inactive = 0;
 40006b0:	e0bfff17 	ldw	r2,-4(fp)
 40006b4:	10000915 	stw	zero,36(r2)

  if (alt_alarm_start(&sp->alarm, alt_ticks_per_second(), 
 40006b8:	e0bfff17 	ldw	r2,-4(fp)
 40006bc:	10800204 	addi	r2,r2,8
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
 40006c0:	d0e5ce17 	ldw	r3,-26824(gp)
 40006c4:	e1ffff17 	ldw	r7,-4(fp)
 40006c8:	01810034 	movhi	r6,1024
 40006cc:	31824504 	addi	r6,r6,2324
 40006d0:	180b883a 	mov	r5,r3
 40006d4:	1009883a 	mov	r4,r2
 40006d8:	40019bc0 	call	40019bc <alt_alarm_start>
 40006dc:	1000040e 	bge	r2,zero,40006f0 <altera_avalon_jtag_uart_init+0xa8>
    &altera_avalon_jtag_uart_timeout, sp) < 0)
  {
    /* If we can't set the alarm then record "don't know if host present" 
     * and behave as though the host is present.
     */
    sp->timeout = INT_MAX;
 40006e0:	e0ffff17 	ldw	r3,-4(fp)
 40006e4:	00a00034 	movhi	r2,32768
 40006e8:	10bfffc4 	addi	r2,r2,-1
 40006ec:	18800115 	stw	r2,4(r3)
  }

  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ALARM_REGISTER(sp, sp->base);
}
 40006f0:	0001883a 	nop
 40006f4:	e037883a 	mov	sp,fp
 40006f8:	dfc00117 	ldw	ra,4(sp)
 40006fc:	df000017 	ldw	fp,0(sp)
 4000700:	dec00204 	addi	sp,sp,8
 4000704:	f800283a 	ret

04000708 <altera_avalon_jtag_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_jtag_uart_irq(void* context)
#else
static void altera_avalon_jtag_uart_irq(void* context, alt_u32 id)
#endif
{
 4000708:	defff804 	addi	sp,sp,-32
 400070c:	df000715 	stw	fp,28(sp)
 4000710:	df000704 	addi	fp,sp,28
 4000714:	e13ff915 	stw	r4,-28(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state*) context;
 4000718:	e0bff917 	ldw	r2,-28(fp)
 400071c:	e0bffd15 	stw	r2,-12(fp)
  unsigned int base = sp->base;
 4000720:	e0bffd17 	ldw	r2,-12(fp)
 4000724:	10800017 	ldw	r2,0(r2)
 4000728:	e0bffc15 	stw	r2,-16(fp)
  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ISR_FUNCTION(base, sp);

  for ( ; ; )
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
 400072c:	e0bffc17 	ldw	r2,-16(fp)
 4000730:	10800104 	addi	r2,r2,4
 4000734:	10800037 	ldwio	r2,0(r2)
 4000738:	e0bffb15 	stw	r2,-20(fp)

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
 400073c:	e0bffb17 	ldw	r2,-20(fp)
 4000740:	1080c00c 	andi	r2,r2,768
 4000744:	10006d26 	beq	r2,zero,40008fc <altera_avalon_jtag_uart_irq+0x1f4>
      break;

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK)
 4000748:	e0bffb17 	ldw	r2,-20(fp)
 400074c:	1080400c 	andi	r2,r2,256
 4000750:	10003526 	beq	r2,zero,4000828 <altera_avalon_jtag_uart_irq+0x120>
    {
      /* process a read irq.  Start by assuming that there is data in the
       * receive FIFO (otherwise why would we have been interrupted?)
       */
      unsigned int data = 1 << ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_OFST;
 4000754:	00800074 	movhi	r2,1
 4000758:	e0bfff15 	stw	r2,-4(fp)
      for ( ; ; )
      {
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 400075c:	e0bffd17 	ldw	r2,-12(fp)
 4000760:	10800a17 	ldw	r2,40(r2)
 4000764:	10800044 	addi	r2,r2,1
 4000768:	1081ffcc 	andi	r2,r2,2047
 400076c:	e0bffa15 	stw	r2,-24(fp)
        if (next == sp->rx_out)
 4000770:	e0bffd17 	ldw	r2,-12(fp)
 4000774:	10800b17 	ldw	r2,44(r2)
 4000778:	e0fffa17 	ldw	r3,-24(fp)
 400077c:	18801526 	beq	r3,r2,40007d4 <altera_avalon_jtag_uart_irq+0xcc>
          break;

        /* Try to remove a character from the FIFO and find out whether there
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
 4000780:	e0bffc17 	ldw	r2,-16(fp)
 4000784:	10800037 	ldwio	r2,0(r2)
 4000788:	e0bfff15 	stw	r2,-4(fp)
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
 400078c:	e0bfff17 	ldw	r2,-4(fp)
 4000790:	10a0000c 	andi	r2,r2,32768
 4000794:	10001126 	beq	r2,zero,40007dc <altera_avalon_jtag_uart_irq+0xd4>
          break;

        sp->rx_buf[sp->rx_in] = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
 4000798:	e0bffd17 	ldw	r2,-12(fp)
 400079c:	10800a17 	ldw	r2,40(r2)
 40007a0:	e0ffff17 	ldw	r3,-4(fp)
 40007a4:	1809883a 	mov	r4,r3
 40007a8:	e0fffd17 	ldw	r3,-12(fp)
 40007ac:	1885883a 	add	r2,r3,r2
 40007b0:	11000e05 	stb	r4,56(r2)
        sp->rx_in = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 40007b4:	e0bffd17 	ldw	r2,-12(fp)
 40007b8:	10800a17 	ldw	r2,40(r2)
 40007bc:	10800044 	addi	r2,r2,1
 40007c0:	10c1ffcc 	andi	r3,r2,2047
 40007c4:	e0bffd17 	ldw	r2,-12(fp)
 40007c8:	10c00a15 	stw	r3,40(r2)
 * HAL.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_no_error (void)
{
  return 0;
 40007cc:	0001883a 	nop
      {
 40007d0:	003fe206 	br	400075c <altera_avalon_jtag_uart_irq+0x54>
          break;
 40007d4:	0001883a 	nop
 40007d8:	00000106 	br	40007e0 <altera_avalon_jtag_uart_irq+0xd8>
          break;
 40007dc:	0001883a 	nop

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }

      if (data & ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_MSK)
 40007e0:	e0bfff17 	ldw	r2,-4(fp)
 40007e4:	10bfffec 	andhi	r2,r2,65535
 40007e8:	10000f26 	beq	r2,zero,4000828 <altera_avalon_jtag_uart_irq+0x120>
      {
        /* If there is still data available here then the buffer is full 
         * so turn off receive interrupts until some space becomes available.
         */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
 40007ec:	e0bffd17 	ldw	r2,-12(fp)
 40007f0:	10c00817 	ldw	r3,32(r2)
 40007f4:	00bfff84 	movi	r2,-2
 40007f8:	1886703a 	and	r3,r3,r2
 40007fc:	e0bffd17 	ldw	r2,-12(fp)
 4000800:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(base, sp->irq_enable);
 4000804:	e0bffc17 	ldw	r2,-16(fp)
 4000808:	10800104 	addi	r2,r2,4
 400080c:	1007883a 	mov	r3,r2
 4000810:	e0bffd17 	ldw	r2,-12(fp)
 4000814:	10800817 	ldw	r2,32(r2)
 4000818:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
 400081c:	e0bffc17 	ldw	r2,-16(fp)
 4000820:	10800104 	addi	r2,r2,4
 4000824:	10800037 	ldwio	r2,0(r2)
      }
    }

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
 4000828:	e0bffb17 	ldw	r2,-20(fp)
 400082c:	1080800c 	andi	r2,r2,512
 4000830:	103fbe26 	beq	r2,zero,400072c <altera_avalon_jtag_uart_irq+0x24>
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;
 4000834:	e0bffb17 	ldw	r2,-20(fp)
 4000838:	1004d43a 	srli	r2,r2,16
 400083c:	e0bffe15 	stw	r2,-8(fp)

      while (space > 0 && sp->tx_out != sp->tx_in)
 4000840:	00001406 	br	4000894 <altera_avalon_jtag_uart_irq+0x18c>
      {
        IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, sp->tx_buf[sp->tx_out]);
 4000844:	e0bffc17 	ldw	r2,-16(fp)
 4000848:	e0fffd17 	ldw	r3,-12(fp)
 400084c:	18c00d17 	ldw	r3,52(r3)
 4000850:	e13ffd17 	ldw	r4,-12(fp)
 4000854:	20c7883a 	add	r3,r4,r3
 4000858:	18c20e03 	ldbu	r3,2104(r3)
 400085c:	18c03fcc 	andi	r3,r3,255
 4000860:	18c0201c 	xori	r3,r3,128
 4000864:	18ffe004 	addi	r3,r3,-128
 4000868:	10c00035 	stwio	r3,0(r2)

        sp->tx_out = (sp->tx_out + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 400086c:	e0bffd17 	ldw	r2,-12(fp)
 4000870:	10800d17 	ldw	r2,52(r2)
 4000874:	10800044 	addi	r2,r2,1
 4000878:	10c1ffcc 	andi	r3,r2,2047
 400087c:	e0bffd17 	ldw	r2,-12(fp)
 4000880:	10c00d15 	stw	r3,52(r2)
 4000884:	0001883a 	nop

        /* Post an event to notify jtag_uart_write that a character has been written */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
 4000888:	e0bffe17 	ldw	r2,-8(fp)
 400088c:	10bfffc4 	addi	r2,r2,-1
 4000890:	e0bffe15 	stw	r2,-8(fp)
      while (space > 0 && sp->tx_out != sp->tx_in)
 4000894:	e0bffe17 	ldw	r2,-8(fp)
 4000898:	10000526 	beq	r2,zero,40008b0 <altera_avalon_jtag_uart_irq+0x1a8>
 400089c:	e0bffd17 	ldw	r2,-12(fp)
 40008a0:	10c00d17 	ldw	r3,52(r2)
 40008a4:	e0bffd17 	ldw	r2,-12(fp)
 40008a8:	10800c17 	ldw	r2,48(r2)
 40008ac:	18bfe51e 	bne	r3,r2,4000844 <altera_avalon_jtag_uart_irq+0x13c>
      }

      if (space > 0)
 40008b0:	e0bffe17 	ldw	r2,-8(fp)
 40008b4:	103f9d26 	beq	r2,zero,400072c <altera_avalon_jtag_uart_irq+0x24>
      {
        /* If we don't have any more data available then turn off the TX interrupt */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
 40008b8:	e0bffd17 	ldw	r2,-12(fp)
 40008bc:	10c00817 	ldw	r3,32(r2)
 40008c0:	00bfff44 	movi	r2,-3
 40008c4:	1886703a 	and	r3,r3,r2
 40008c8:	e0bffd17 	ldw	r2,-12(fp)
 40008cc:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
 40008d0:	e0bffd17 	ldw	r2,-12(fp)
 40008d4:	10800017 	ldw	r2,0(r2)
 40008d8:	10800104 	addi	r2,r2,4
 40008dc:	1007883a 	mov	r3,r2
 40008e0:	e0bffd17 	ldw	r2,-12(fp)
 40008e4:	10800817 	ldw	r2,32(r2)
 40008e8:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
 40008ec:	e0bffc17 	ldw	r2,-16(fp)
 40008f0:	10800104 	addi	r2,r2,4
 40008f4:	10800037 	ldwio	r2,0(r2)
  {
 40008f8:	003f8c06 	br	400072c <altera_avalon_jtag_uart_irq+0x24>
      break;
 40008fc:	0001883a 	nop
      }
    }
  }
}
 4000900:	0001883a 	nop
 4000904:	e037883a 	mov	sp,fp
 4000908:	df000017 	ldw	fp,0(sp)
 400090c:	dec00104 	addi	sp,sp,4
 4000910:	f800283a 	ret

04000914 <altera_avalon_jtag_uart_timeout>:
 * Timeout routine is called every second
 */

static alt_u32 
altera_avalon_jtag_uart_timeout(void* context) 
{
 4000914:	defffc04 	addi	sp,sp,-16
 4000918:	df000315 	stw	fp,12(sp)
 400091c:	df000304 	addi	fp,sp,12
 4000920:	e13ffd15 	stw	r4,-12(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state *) context;
 4000924:	e0bffd17 	ldw	r2,-12(fp)
 4000928:	e0bfff15 	stw	r2,-4(fp)

  unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base);
 400092c:	e0bfff17 	ldw	r2,-4(fp)
 4000930:	10800017 	ldw	r2,0(r2)
 4000934:	10800104 	addi	r2,r2,4
 4000938:	10800037 	ldwio	r2,0(r2)
 400093c:	e0bffe15 	stw	r2,-8(fp)

  if (control & ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK)
 4000940:	e0bffe17 	ldw	r2,-8(fp)
 4000944:	1081000c 	andi	r2,r2,1024
 4000948:	10000b26 	beq	r2,zero,4000978 <altera_avalon_jtag_uart_timeout+0x64>
  {
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable | ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK);
 400094c:	e0bfff17 	ldw	r2,-4(fp)
 4000950:	10800017 	ldw	r2,0(r2)
 4000954:	10800104 	addi	r2,r2,4
 4000958:	1007883a 	mov	r3,r2
 400095c:	e0bfff17 	ldw	r2,-4(fp)
 4000960:	10800817 	ldw	r2,32(r2)
 4000964:	10810014 	ori	r2,r2,1024
 4000968:	18800035 	stwio	r2,0(r3)
    sp->host_inactive = 0;
 400096c:	e0bfff17 	ldw	r2,-4(fp)
 4000970:	10000915 	stw	zero,36(r2)
 4000974:	00000a06 	br	40009a0 <altera_avalon_jtag_uart_timeout+0x8c>
  }
  else if (sp->host_inactive < INT_MAX - 2) {
 4000978:	e0bfff17 	ldw	r2,-4(fp)
 400097c:	10c00917 	ldw	r3,36(r2)
 4000980:	00a00034 	movhi	r2,32768
 4000984:	10bfff04 	addi	r2,r2,-4
 4000988:	10c00536 	bltu	r2,r3,40009a0 <altera_avalon_jtag_uart_timeout+0x8c>
    sp->host_inactive++;
 400098c:	e0bfff17 	ldw	r2,-4(fp)
 4000990:	10800917 	ldw	r2,36(r2)
 4000994:	10c00044 	addi	r3,r2,1
 4000998:	e0bfff17 	ldw	r2,-4(fp)
 400099c:	10c00915 	stw	r3,36(r2)
 40009a0:	d0a5ce17 	ldw	r2,-26824(gp)
      ALT_FLAG_POST (sp->events, ALT_JTAG_UART_TIMEOUT, OS_FLAG_SET);
    }
  }

  return alt_ticks_per_second();
}
 40009a4:	e037883a 	mov	sp,fp
 40009a8:	df000017 	ldw	fp,0(sp)
 40009ac:	dec00104 	addi	sp,sp,4
 40009b0:	f800283a 	ret

040009b4 <altera_avalon_jtag_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_jtag_uart_close(altera_avalon_jtag_uart_state* sp, int flags)
{
 40009b4:	defffd04 	addi	sp,sp,-12
 40009b8:	df000215 	stw	fp,8(sp)
 40009bc:	df000204 	addi	fp,sp,8
 40009c0:	e13fff15 	stw	r4,-4(fp)
 40009c4:	e17ffe15 	stw	r5,-8(fp)
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
 40009c8:	00000506 	br	40009e0 <altera_avalon_jtag_uart_close+0x2c>
    if (flags & O_NONBLOCK) {
 40009cc:	e0bffe17 	ldw	r2,-8(fp)
 40009d0:	1090000c 	andi	r2,r2,16384
 40009d4:	10000226 	beq	r2,zero,40009e0 <altera_avalon_jtag_uart_close+0x2c>
      return -EWOULDBLOCK; 
 40009d8:	00bffd44 	movi	r2,-11
 40009dc:	00000b06 	br	4000a0c <altera_avalon_jtag_uart_close+0x58>
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
 40009e0:	e0bfff17 	ldw	r2,-4(fp)
 40009e4:	10c00d17 	ldw	r3,52(r2)
 40009e8:	e0bfff17 	ldw	r2,-4(fp)
 40009ec:	10800c17 	ldw	r2,48(r2)
 40009f0:	18800526 	beq	r3,r2,4000a08 <altera_avalon_jtag_uart_close+0x54>
 40009f4:	e0bfff17 	ldw	r2,-4(fp)
 40009f8:	10c00917 	ldw	r3,36(r2)
 40009fc:	e0bfff17 	ldw	r2,-4(fp)
 4000a00:	10800117 	ldw	r2,4(r2)
 4000a04:	18bff136 	bltu	r3,r2,40009cc <altera_avalon_jtag_uart_close+0x18>
    }
  }

  return 0;
 4000a08:	0005883a 	mov	r2,zero
}
 4000a0c:	e037883a 	mov	sp,fp
 4000a10:	df000017 	ldw	fp,0(sp)
 4000a14:	dec00104 	addi	sp,sp,4
 4000a18:	f800283a 	ret

04000a1c <altera_avalon_jtag_uart_ioctl>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_ioctl(altera_avalon_jtag_uart_state* sp, int req,
  void* arg)
{
 4000a1c:	defffa04 	addi	sp,sp,-24
 4000a20:	df000515 	stw	fp,20(sp)
 4000a24:	df000504 	addi	fp,sp,20
 4000a28:	e13ffd15 	stw	r4,-12(fp)
 4000a2c:	e17ffc15 	stw	r5,-16(fp)
 4000a30:	e1bffb15 	stw	r6,-20(fp)
  int rc = -ENOTTY;
 4000a34:	00bff9c4 	movi	r2,-25
 4000a38:	e0bfff15 	stw	r2,-4(fp)

  switch (req)
 4000a3c:	e0bffc17 	ldw	r2,-16(fp)
 4000a40:	109a8060 	cmpeqi	r2,r2,27137
 4000a44:	1000041e 	bne	r2,zero,4000a58 <altera_avalon_jtag_uart_ioctl+0x3c>
 4000a48:	e0bffc17 	ldw	r2,-16(fp)
 4000a4c:	109a80a0 	cmpeqi	r2,r2,27138
 4000a50:	1000181e 	bne	r2,zero,4000ab4 <altera_avalon_jtag_uart_ioctl+0x98>
      rc = 0;
    }
    break;

  default:
    break;
 4000a54:	00002906 	br	4000afc <altera_avalon_jtag_uart_ioctl+0xe0>
    if (sp->timeout != INT_MAX)
 4000a58:	e0bffd17 	ldw	r2,-12(fp)
 4000a5c:	10c00117 	ldw	r3,4(r2)
 4000a60:	00a00034 	movhi	r2,32768
 4000a64:	10bfffc4 	addi	r2,r2,-1
 4000a68:	18802126 	beq	r3,r2,4000af0 <altera_avalon_jtag_uart_ioctl+0xd4>
      int timeout = *((int *)arg);
 4000a6c:	e0bffb17 	ldw	r2,-20(fp)
 4000a70:	10800017 	ldw	r2,0(r2)
 4000a74:	e0bffe15 	stw	r2,-8(fp)
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
 4000a78:	e0bffe17 	ldw	r2,-8(fp)
 4000a7c:	10800090 	cmplti	r2,r2,2
 4000a80:	1000061e 	bne	r2,zero,4000a9c <altera_avalon_jtag_uart_ioctl+0x80>
 4000a84:	e0fffe17 	ldw	r3,-8(fp)
 4000a88:	00a00034 	movhi	r2,32768
 4000a8c:	10bfffc4 	addi	r2,r2,-1
 4000a90:	18800226 	beq	r3,r2,4000a9c <altera_avalon_jtag_uart_ioctl+0x80>
 4000a94:	e0bffe17 	ldw	r2,-8(fp)
 4000a98:	00000206 	br	4000aa4 <altera_avalon_jtag_uart_ioctl+0x88>
 4000a9c:	00a00034 	movhi	r2,32768
 4000aa0:	10bfff84 	addi	r2,r2,-2
 4000aa4:	e0fffd17 	ldw	r3,-12(fp)
 4000aa8:	18800115 	stw	r2,4(r3)
      rc = 0;
 4000aac:	e03fff15 	stw	zero,-4(fp)
    break;
 4000ab0:	00000f06 	br	4000af0 <altera_avalon_jtag_uart_ioctl+0xd4>
    if (sp->timeout != INT_MAX)
 4000ab4:	e0bffd17 	ldw	r2,-12(fp)
 4000ab8:	10c00117 	ldw	r3,4(r2)
 4000abc:	00a00034 	movhi	r2,32768
 4000ac0:	10bfffc4 	addi	r2,r2,-1
 4000ac4:	18800c26 	beq	r3,r2,4000af8 <altera_avalon_jtag_uart_ioctl+0xdc>
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
 4000ac8:	e0bffd17 	ldw	r2,-12(fp)
 4000acc:	10c00917 	ldw	r3,36(r2)
 4000ad0:	e0bffd17 	ldw	r2,-12(fp)
 4000ad4:	10800117 	ldw	r2,4(r2)
 4000ad8:	1885803a 	cmpltu	r2,r3,r2
 4000adc:	10c03fcc 	andi	r3,r2,255
 4000ae0:	e0bffb17 	ldw	r2,-20(fp)
 4000ae4:	10c00015 	stw	r3,0(r2)
      rc = 0;
 4000ae8:	e03fff15 	stw	zero,-4(fp)
    break;
 4000aec:	00000206 	br	4000af8 <altera_avalon_jtag_uart_ioctl+0xdc>
    break;
 4000af0:	0001883a 	nop
 4000af4:	00000106 	br	4000afc <altera_avalon_jtag_uart_ioctl+0xe0>
    break;
 4000af8:	0001883a 	nop
  }

  return rc;
 4000afc:	e0bfff17 	ldw	r2,-4(fp)
}
 4000b00:	e037883a 	mov	sp,fp
 4000b04:	df000017 	ldw	fp,0(sp)
 4000b08:	dec00104 	addi	sp,sp,4
 4000b0c:	f800283a 	ret

04000b10 <altera_avalon_jtag_uart_read>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_read(altera_avalon_jtag_uart_state* sp, 
  char * buffer, int space, int flags)
{
 4000b10:	defff304 	addi	sp,sp,-52
 4000b14:	dfc00c15 	stw	ra,48(sp)
 4000b18:	df000b15 	stw	fp,44(sp)
 4000b1c:	df000b04 	addi	fp,sp,44
 4000b20:	e13ff815 	stw	r4,-32(fp)
 4000b24:	e17ff715 	stw	r5,-36(fp)
 4000b28:	e1bff615 	stw	r6,-40(fp)
 4000b2c:	e1fff515 	stw	r7,-44(fp)
  char * ptr = buffer;
 4000b30:	e0bff717 	ldw	r2,-36(fp)
 4000b34:	e0bfff15 	stw	r2,-4(fp)
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
 4000b38:	00004706 	br	4000c58 <altera_avalon_jtag_uart_read+0x148>
    unsigned int in, out;

    /* Read as much data as possible */
    do
    {
      in  = sp->rx_in;
 4000b3c:	e0bff817 	ldw	r2,-32(fp)
 4000b40:	10800a17 	ldw	r2,40(r2)
 4000b44:	e0bffd15 	stw	r2,-12(fp)
      out = sp->rx_out;
 4000b48:	e0bff817 	ldw	r2,-32(fp)
 4000b4c:	10800b17 	ldw	r2,44(r2)
 4000b50:	e0bffc15 	stw	r2,-16(fp)

      if (in >= out)
 4000b54:	e0fffd17 	ldw	r3,-12(fp)
 4000b58:	e0bffc17 	ldw	r2,-16(fp)
 4000b5c:	18800536 	bltu	r3,r2,4000b74 <altera_avalon_jtag_uart_read+0x64>
        n = in - out;
 4000b60:	e0fffd17 	ldw	r3,-12(fp)
 4000b64:	e0bffc17 	ldw	r2,-16(fp)
 4000b68:	1885c83a 	sub	r2,r3,r2
 4000b6c:	e0bffe15 	stw	r2,-8(fp)
 4000b70:	00000406 	br	4000b84 <altera_avalon_jtag_uart_read+0x74>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;
 4000b74:	00c20004 	movi	r3,2048
 4000b78:	e0bffc17 	ldw	r2,-16(fp)
 4000b7c:	1885c83a 	sub	r2,r3,r2
 4000b80:	e0bffe15 	stw	r2,-8(fp)

      if (n == 0)
 4000b84:	e0bffe17 	ldw	r2,-8(fp)
 4000b88:	10001e26 	beq	r2,zero,4000c04 <altera_avalon_jtag_uart_read+0xf4>
        break; /* No more data available */

      if (n > space)
 4000b8c:	e0fff617 	ldw	r3,-40(fp)
 4000b90:	e0bffe17 	ldw	r2,-8(fp)
 4000b94:	1880022e 	bgeu	r3,r2,4000ba0 <altera_avalon_jtag_uart_read+0x90>
        n = space;
 4000b98:	e0bff617 	ldw	r2,-40(fp)
 4000b9c:	e0bffe15 	stw	r2,-8(fp)

      memcpy(ptr, sp->rx_buf + out, n);
 4000ba0:	e0bff817 	ldw	r2,-32(fp)
 4000ba4:	10c00e04 	addi	r3,r2,56
 4000ba8:	e0bffc17 	ldw	r2,-16(fp)
 4000bac:	1885883a 	add	r2,r3,r2
 4000bb0:	e1bffe17 	ldw	r6,-8(fp)
 4000bb4:	100b883a 	mov	r5,r2
 4000bb8:	e13fff17 	ldw	r4,-4(fp)
 4000bbc:	4002a680 	call	4002a68 <memcpy>
      ptr   += n;
 4000bc0:	e0ffff17 	ldw	r3,-4(fp)
 4000bc4:	e0bffe17 	ldw	r2,-8(fp)
 4000bc8:	1885883a 	add	r2,r3,r2
 4000bcc:	e0bfff15 	stw	r2,-4(fp)
      space -= n;
 4000bd0:	e0fff617 	ldw	r3,-40(fp)
 4000bd4:	e0bffe17 	ldw	r2,-8(fp)
 4000bd8:	1885c83a 	sub	r2,r3,r2
 4000bdc:	e0bff615 	stw	r2,-40(fp)

      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 4000be0:	e0fffc17 	ldw	r3,-16(fp)
 4000be4:	e0bffe17 	ldw	r2,-8(fp)
 4000be8:	1885883a 	add	r2,r3,r2
 4000bec:	10c1ffcc 	andi	r3,r2,2047
 4000bf0:	e0bff817 	ldw	r2,-32(fp)
 4000bf4:	10c00b15 	stw	r3,44(r2)
    }
    while (space > 0);
 4000bf8:	e0bff617 	ldw	r2,-40(fp)
 4000bfc:	00bfcf16 	blt	zero,r2,4000b3c <altera_avalon_jtag_uart_read+0x2c>
 4000c00:	00000106 	br	4000c08 <altera_avalon_jtag_uart_read+0xf8>
        break; /* No more data available */
 4000c04:	0001883a 	nop

    /* If we read any data then return it */
    if (ptr != buffer)
 4000c08:	e0ffff17 	ldw	r3,-4(fp)
 4000c0c:	e0bff717 	ldw	r2,-36(fp)
 4000c10:	1880141e 	bne	r3,r2,4000c64 <altera_avalon_jtag_uart_read+0x154>
      break;

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
 4000c14:	e0bff517 	ldw	r2,-44(fp)
 4000c18:	1090000c 	andi	r2,r2,16384
 4000c1c:	1000131e 	bne	r2,zero,4000c6c <altera_avalon_jtag_uart_read+0x15c>
      while (in == sp->rx_in && sp->host_inactive < sp->timeout)
        ;
    }
#else
    /* No OS: Always spin */
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
 4000c20:	0001883a 	nop
 4000c24:	e0bff817 	ldw	r2,-32(fp)
 4000c28:	10800a17 	ldw	r2,40(r2)
 4000c2c:	e0fffd17 	ldw	r3,-12(fp)
 4000c30:	1880051e 	bne	r3,r2,4000c48 <altera_avalon_jtag_uart_read+0x138>
 4000c34:	e0bff817 	ldw	r2,-32(fp)
 4000c38:	10c00917 	ldw	r3,36(r2)
 4000c3c:	e0bff817 	ldw	r2,-32(fp)
 4000c40:	10800117 	ldw	r2,4(r2)
 4000c44:	18bff736 	bltu	r3,r2,4000c24 <altera_avalon_jtag_uart_read+0x114>
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
 4000c48:	e0bff817 	ldw	r2,-32(fp)
 4000c4c:	10800a17 	ldw	r2,40(r2)
 4000c50:	e0fffd17 	ldw	r3,-12(fp)
 4000c54:	18800726 	beq	r3,r2,4000c74 <altera_avalon_jtag_uart_read+0x164>
  while (space > 0)
 4000c58:	e0bff617 	ldw	r2,-40(fp)
 4000c5c:	00bfb716 	blt	zero,r2,4000b3c <altera_avalon_jtag_uart_read+0x2c>
 4000c60:	00000506 	br	4000c78 <altera_avalon_jtag_uart_read+0x168>
      break;
 4000c64:	0001883a 	nop
 4000c68:	00000306 	br	4000c78 <altera_avalon_jtag_uart_read+0x168>
      break;
 4000c6c:	0001883a 	nop
 4000c70:	00000106 	br	4000c78 <altera_avalon_jtag_uart_read+0x168>
      break;
 4000c74:	0001883a 	nop
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->read_lock);

  if (ptr != buffer)
 4000c78:	e0ffff17 	ldw	r3,-4(fp)
 4000c7c:	e0bff717 	ldw	r2,-36(fp)
 4000c80:	18801926 	beq	r3,r2,4000ce8 <altera_avalon_jtag_uart_read+0x1d8>
  NIOS2_READ_STATUS (context);
 4000c84:	0005303a 	rdctl	r2,status
 4000c88:	e0bff915 	stw	r2,-28(fp)
  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 4000c8c:	e0fff917 	ldw	r3,-28(fp)
 4000c90:	00bfff84 	movi	r2,-2
 4000c94:	1884703a 	and	r2,r3,r2
 4000c98:	1001703a 	wrctl	status,r2
  return context;
 4000c9c:	e0bff917 	ldw	r2,-28(fp)
  {
    /* If we read any data then there is space in the buffer so enable interrupts */
    context = alt_irq_disable_all();
 4000ca0:	e0bffb15 	stw	r2,-20(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
 4000ca4:	e0bff817 	ldw	r2,-32(fp)
 4000ca8:	10800817 	ldw	r2,32(r2)
 4000cac:	10c00054 	ori	r3,r2,1
 4000cb0:	e0bff817 	ldw	r2,-32(fp)
 4000cb4:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
 4000cb8:	e0bff817 	ldw	r2,-32(fp)
 4000cbc:	10800017 	ldw	r2,0(r2)
 4000cc0:	10800104 	addi	r2,r2,4
 4000cc4:	1007883a 	mov	r3,r2
 4000cc8:	e0bff817 	ldw	r2,-32(fp)
 4000ccc:	10800817 	ldw	r2,32(r2)
 4000cd0:	18800035 	stwio	r2,0(r3)
 4000cd4:	e0bffb17 	ldw	r2,-20(fp)
 4000cd8:	e0bffa15 	stw	r2,-24(fp)
  NIOS2_WRITE_STATUS (context);
 4000cdc:	e0bffa17 	ldw	r2,-24(fp)
 4000ce0:	1001703a 	wrctl	status,r2
}
 4000ce4:	0001883a 	nop
    alt_irq_enable_all(context);
  }

  if (ptr != buffer)
 4000ce8:	e0ffff17 	ldw	r3,-4(fp)
 4000cec:	e0bff717 	ldw	r2,-36(fp)
 4000cf0:	18800426 	beq	r3,r2,4000d04 <altera_avalon_jtag_uart_read+0x1f4>
    return ptr - buffer;
 4000cf4:	e0ffff17 	ldw	r3,-4(fp)
 4000cf8:	e0bff717 	ldw	r2,-36(fp)
 4000cfc:	1885c83a 	sub	r2,r3,r2
 4000d00:	00000606 	br	4000d1c <altera_avalon_jtag_uart_read+0x20c>
  else if (flags & O_NONBLOCK)
 4000d04:	e0bff517 	ldw	r2,-44(fp)
 4000d08:	1090000c 	andi	r2,r2,16384
 4000d0c:	10000226 	beq	r2,zero,4000d18 <altera_avalon_jtag_uart_read+0x208>
    return -EWOULDBLOCK;
 4000d10:	00bffd44 	movi	r2,-11
 4000d14:	00000106 	br	4000d1c <altera_avalon_jtag_uart_read+0x20c>
  else
    return -EIO;
 4000d18:	00bffec4 	movi	r2,-5
}
 4000d1c:	e037883a 	mov	sp,fp
 4000d20:	dfc00117 	ldw	ra,4(sp)
 4000d24:	df000017 	ldw	fp,0(sp)
 4000d28:	dec00204 	addi	sp,sp,8
 4000d2c:	f800283a 	ret

04000d30 <altera_avalon_jtag_uart_write>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
 4000d30:	defff304 	addi	sp,sp,-52
 4000d34:	dfc00c15 	stw	ra,48(sp)
 4000d38:	df000b15 	stw	fp,44(sp)
 4000d3c:	df000b04 	addi	fp,sp,44
 4000d40:	e13ff815 	stw	r4,-32(fp)
 4000d44:	e17ff715 	stw	r5,-36(fp)
 4000d48:	e1bff615 	stw	r6,-40(fp)
 4000d4c:	e1fff515 	stw	r7,-44(fp)
  /* Remove warning at optimisation level 03 by seting out to 0 */
  unsigned int in, out=0;
 4000d50:	e03fff15 	stw	zero,-4(fp)
  unsigned int n;
  alt_irq_context context;

  const char * start = ptr;
 4000d54:	e0bff717 	ldw	r2,-36(fp)
 4000d58:	e0bffd15 	stw	r2,-12(fp)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
 4000d5c:	00003706 	br	4000e3c <altera_avalon_jtag_uart_write+0x10c>
    {
      /* We need a stable value of the out pointer to calculate the space available */
      in  = sp->tx_in;
 4000d60:	e0bff817 	ldw	r2,-32(fp)
 4000d64:	10800c17 	ldw	r2,48(r2)
 4000d68:	e0bffc15 	stw	r2,-16(fp)
      out = sp->tx_out;
 4000d6c:	e0bff817 	ldw	r2,-32(fp)
 4000d70:	10800d17 	ldw	r2,52(r2)
 4000d74:	e0bfff15 	stw	r2,-4(fp)

      if (in < out)
 4000d78:	e0fffc17 	ldw	r3,-16(fp)
 4000d7c:	e0bfff17 	ldw	r2,-4(fp)
 4000d80:	1880062e 	bgeu	r3,r2,4000d9c <altera_avalon_jtag_uart_write+0x6c>
        n = out - 1 - in;
 4000d84:	e0ffff17 	ldw	r3,-4(fp)
 4000d88:	e0bffc17 	ldw	r2,-16(fp)
 4000d8c:	1885c83a 	sub	r2,r3,r2
 4000d90:	10bfffc4 	addi	r2,r2,-1
 4000d94:	e0bffe15 	stw	r2,-8(fp)
 4000d98:	00000b06 	br	4000dc8 <altera_avalon_jtag_uart_write+0x98>
      else if (out > 0)
 4000d9c:	e0bfff17 	ldw	r2,-4(fp)
 4000da0:	10000526 	beq	r2,zero,4000db8 <altera_avalon_jtag_uart_write+0x88>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
 4000da4:	00c20004 	movi	r3,2048
 4000da8:	e0bffc17 	ldw	r2,-16(fp)
 4000dac:	1885c83a 	sub	r2,r3,r2
 4000db0:	e0bffe15 	stw	r2,-8(fp)
 4000db4:	00000406 	br	4000dc8 <altera_avalon_jtag_uart_write+0x98>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;
 4000db8:	00c1ffc4 	movi	r3,2047
 4000dbc:	e0bffc17 	ldw	r2,-16(fp)
 4000dc0:	1885c83a 	sub	r2,r3,r2
 4000dc4:	e0bffe15 	stw	r2,-8(fp)

      if (n == 0)
 4000dc8:	e0bffe17 	ldw	r2,-8(fp)
 4000dcc:	10001e26 	beq	r2,zero,4000e48 <altera_avalon_jtag_uart_write+0x118>
        break;

      if (n > count)
 4000dd0:	e0fff617 	ldw	r3,-40(fp)
 4000dd4:	e0bffe17 	ldw	r2,-8(fp)
 4000dd8:	1880022e 	bgeu	r3,r2,4000de4 <altera_avalon_jtag_uart_write+0xb4>
        n = count;
 4000ddc:	e0bff617 	ldw	r2,-40(fp)
 4000de0:	e0bffe15 	stw	r2,-8(fp)

      memcpy(sp->tx_buf + in, ptr, n);
 4000de4:	e0bff817 	ldw	r2,-32(fp)
 4000de8:	10c20e04 	addi	r3,r2,2104
 4000dec:	e0bffc17 	ldw	r2,-16(fp)
 4000df0:	1885883a 	add	r2,r3,r2
 4000df4:	e1bffe17 	ldw	r6,-8(fp)
 4000df8:	e17ff717 	ldw	r5,-36(fp)
 4000dfc:	1009883a 	mov	r4,r2
 4000e00:	4002a680 	call	4002a68 <memcpy>
      ptr   += n;
 4000e04:	e0fff717 	ldw	r3,-36(fp)
 4000e08:	e0bffe17 	ldw	r2,-8(fp)
 4000e0c:	1885883a 	add	r2,r3,r2
 4000e10:	e0bff715 	stw	r2,-36(fp)
      count -= n;
 4000e14:	e0fff617 	ldw	r3,-40(fp)
 4000e18:	e0bffe17 	ldw	r2,-8(fp)
 4000e1c:	1885c83a 	sub	r2,r3,r2
 4000e20:	e0bff615 	stw	r2,-40(fp)

      sp->tx_in = (in + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 4000e24:	e0fffc17 	ldw	r3,-16(fp)
 4000e28:	e0bffe17 	ldw	r2,-8(fp)
 4000e2c:	1885883a 	add	r2,r3,r2
 4000e30:	10c1ffcc 	andi	r3,r2,2047
 4000e34:	e0bff817 	ldw	r2,-32(fp)
 4000e38:	10c00c15 	stw	r3,48(r2)
    while (count > 0)
 4000e3c:	e0bff617 	ldw	r2,-40(fp)
 4000e40:	00bfc716 	blt	zero,r2,4000d60 <altera_avalon_jtag_uart_write+0x30>
 4000e44:	00000106 	br	4000e4c <altera_avalon_jtag_uart_write+0x11c>
        break;
 4000e48:	0001883a 	nop
  NIOS2_READ_STATUS (context);
 4000e4c:	0005303a 	rdctl	r2,status
 4000e50:	e0bff915 	stw	r2,-28(fp)
  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 4000e54:	e0fff917 	ldw	r3,-28(fp)
 4000e58:	00bfff84 	movi	r2,-2
 4000e5c:	1884703a 	and	r2,r3,r2
 4000e60:	1001703a 	wrctl	status,r2
  return context;
 4000e64:	e0bff917 	ldw	r2,-28(fp)
     * to enable interrupts if there is no space left in the FIFO
     *
     * For now kick the interrupt routine every time to make it transmit 
     * the data 
     */
    context = alt_irq_disable_all();
 4000e68:	e0bffb15 	stw	r2,-20(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
 4000e6c:	e0bff817 	ldw	r2,-32(fp)
 4000e70:	10800817 	ldw	r2,32(r2)
 4000e74:	10c00094 	ori	r3,r2,2
 4000e78:	e0bff817 	ldw	r2,-32(fp)
 4000e7c:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
 4000e80:	e0bff817 	ldw	r2,-32(fp)
 4000e84:	10800017 	ldw	r2,0(r2)
 4000e88:	10800104 	addi	r2,r2,4
 4000e8c:	1007883a 	mov	r3,r2
 4000e90:	e0bff817 	ldw	r2,-32(fp)
 4000e94:	10800817 	ldw	r2,32(r2)
 4000e98:	18800035 	stwio	r2,0(r3)
 4000e9c:	e0bffb17 	ldw	r2,-20(fp)
 4000ea0:	e0bffa15 	stw	r2,-24(fp)
  NIOS2_WRITE_STATUS (context);
 4000ea4:	e0bffa17 	ldw	r2,-24(fp)
 4000ea8:	1001703a 	wrctl	status,r2
}
 4000eac:	0001883a 	nop
    /* 
     * If there is any data left then either return now or block until 
     * some has been sent 
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
 4000eb0:	e0bff617 	ldw	r2,-40(fp)
 4000eb4:	0080100e 	bge	zero,r2,4000ef8 <altera_avalon_jtag_uart_write+0x1c8>
    {
      if (flags & O_NONBLOCK)
 4000eb8:	e0bff517 	ldw	r2,-44(fp)
 4000ebc:	1090000c 	andi	r2,r2,16384
 4000ec0:	1000101e 	bne	r2,zero,4000f04 <altera_avalon_jtag_uart_write+0x1d4>
      /*
       * No OS present: Always wait for data to be removed from buffer.  Once
       * the interrupt routine has removed some data then we will be able to
       * insert some more.
       */
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
 4000ec4:	0001883a 	nop
 4000ec8:	e0bff817 	ldw	r2,-32(fp)
 4000ecc:	10800d17 	ldw	r2,52(r2)
 4000ed0:	e0ffff17 	ldw	r3,-4(fp)
 4000ed4:	1880051e 	bne	r3,r2,4000eec <altera_avalon_jtag_uart_write+0x1bc>
 4000ed8:	e0bff817 	ldw	r2,-32(fp)
 4000edc:	10c00917 	ldw	r3,36(r2)
 4000ee0:	e0bff817 	ldw	r2,-32(fp)
 4000ee4:	10800117 	ldw	r2,4(r2)
 4000ee8:	18bff736 	bltu	r3,r2,4000ec8 <altera_avalon_jtag_uart_write+0x198>
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
 4000eec:	e0bff817 	ldw	r2,-32(fp)
 4000ef0:	10800917 	ldw	r2,36(r2)
 4000ef4:	1000051e 	bne	r2,zero,4000f0c <altera_avalon_jtag_uart_write+0x1dc>
         break;
    }
  }
  while (count > 0);
 4000ef8:	e0bff617 	ldw	r2,-40(fp)
 4000efc:	00bfcf16 	blt	zero,r2,4000e3c <altera_avalon_jtag_uart_write+0x10c>
 4000f00:	00000306 	br	4000f10 <altera_avalon_jtag_uart_write+0x1e0>
        break;
 4000f04:	0001883a 	nop
 4000f08:	00000106 	br	4000f10 <altera_avalon_jtag_uart_write+0x1e0>
         break;
 4000f0c:	0001883a 	nop
   * Now that access to the circular buffer is complete, release the write
   * semaphore so that other threads can access the buffer.
   */
  ALT_SEM_POST (sp->write_lock);

  if (ptr != start)
 4000f10:	e0fff717 	ldw	r3,-36(fp)
 4000f14:	e0bffd17 	ldw	r2,-12(fp)
 4000f18:	18800426 	beq	r3,r2,4000f2c <altera_avalon_jtag_uart_write+0x1fc>
    return ptr - start;
 4000f1c:	e0fff717 	ldw	r3,-36(fp)
 4000f20:	e0bffd17 	ldw	r2,-12(fp)
 4000f24:	1885c83a 	sub	r2,r3,r2
 4000f28:	00000606 	br	4000f44 <altera_avalon_jtag_uart_write+0x214>
  else if (flags & O_NONBLOCK)
 4000f2c:	e0bff517 	ldw	r2,-44(fp)
 4000f30:	1090000c 	andi	r2,r2,16384
 4000f34:	10000226 	beq	r2,zero,4000f40 <altera_avalon_jtag_uart_write+0x210>
    return -EWOULDBLOCK;
 4000f38:	00bffd44 	movi	r2,-11
 4000f3c:	00000106 	br	4000f44 <altera_avalon_jtag_uart_write+0x214>
    sp->tx_out = sp->tx_in = 0;
    return ptr - start + count;
  }
#endif
  else
    return -EIO; /* Host not connected */
 4000f40:	00bffec4 	movi	r2,-5
}
 4000f44:	e037883a 	mov	sp,fp
 4000f48:	dfc00117 	ldw	ra,4(sp)
 4000f4c:	df000017 	ldw	fp,0(sp)
 4000f50:	dec00204 	addi	sp,sp,8
 4000f54:	f800283a 	ret

04000f58 <altera_avalon_mailbox_identify>:
 * Check an instance open match
 * with the callback register
 */

static void altera_avalon_mailbox_identify (altera_avalon_mailbox_dev *dev)
{
 4000f58:	defffd04 	addi	sp,sp,-12
 4000f5c:	df000215 	stw	fp,8(sp)
 4000f60:	df000204 	addi	fp,sp,8
 4000f64:	e13ffe15 	stw	r4,-8(fp)
    /* Random signature to test mailbox ownership */
    alt_u32 magic_num = 0x3A11B045;
 4000f68:	008e84b4 	movhi	r2,14866
 4000f6c:	10ac1144 	addi	r2,r2,-20411
 4000f70:	e0bfff15 	stw	r2,-4(fp)

    IOWR(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_PTR_OFST, magic_num);
 4000f74:	e0bffe17 	ldw	r2,-8(fp)
 4000f78:	10800a17 	ldw	r2,40(r2)
 4000f7c:	10800104 	addi	r2,r2,4
 4000f80:	1007883a 	mov	r3,r2
 4000f84:	e0bfff17 	ldw	r2,-4(fp)
 4000f88:	18800035 	stwio	r2,0(r3)
    if((IORD(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_PTR_OFST)) == magic_num)
 4000f8c:	e0bffe17 	ldw	r2,-8(fp)
 4000f90:	10800a17 	ldw	r2,40(r2)
 4000f94:	10800104 	addi	r2,r2,4
 4000f98:	10c00037 	ldwio	r3,0(r2)
 4000f9c:	e0bfff17 	ldw	r2,-4(fp)
 4000fa0:	1880081e 	bne	r3,r2,4000fc4 <altera_avalon_mailbox_identify+0x6c>
    {
        dev-> mbox_type = MBOX_TX;
 4000fa4:	e0bffe17 	ldw	r2,-8(fp)
 4000fa8:	10000f15 	stw	zero,60(r2)
        /* Clear message_ptr to default */
        IOWR(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_PTR_OFST, 0x0);
 4000fac:	e0bffe17 	ldw	r2,-8(fp)
 4000fb0:	10800a17 	ldw	r2,40(r2)
 4000fb4:	10800104 	addi	r2,r2,4
 4000fb8:	0007883a 	mov	r3,zero
 4000fbc:	10c00035 	stwio	r3,0(r2)
    } else
    {
	    dev->mbox_type = MBOX_RX;
    }
}
 4000fc0:	00000306 	br	4000fd0 <altera_avalon_mailbox_identify+0x78>
	    dev->mbox_type = MBOX_RX;
 4000fc4:	e0bffe17 	ldw	r2,-8(fp)
 4000fc8:	00c00044 	movi	r3,1
 4000fcc:	10c00f15 	stw	r3,60(r2)
}
 4000fd0:	0001883a 	nop
 4000fd4:	e037883a 	mov	sp,fp
 4000fd8:	df000017 	ldw	fp,0(sp)
 4000fdc:	dec00104 	addi	sp,sp,4
 4000fe0:	f800283a 	ret

04000fe4 <altera_avalon_mailbox_post>:
/*
 *   altera_avalon_mailbox_post
 *   This function post message out through sender mailbox
 */
static alt_32 altera_avalon_mailbox_post (altera_avalon_mailbox_dev *dev,  void *message)
{
 4000fe4:	defffc04 	addi	sp,sp,-16
 4000fe8:	df000315 	stw	fp,12(sp)
 4000fec:	df000304 	addi	fp,sp,12
 4000ff0:	e13ffe15 	stw	r4,-8(fp)
 4000ff4:	e17ffd15 	stw	r5,-12(fp)
    alt_u32 *mbox_msg = (alt_u32*) message ;
 4000ff8:	e0bffd17 	ldw	r2,-12(fp)
 4000ffc:	e0bfff15 	stw	r2,-4(fp)

    if (mbox_msg != NULL) {
 4001000:	e0bfff17 	ldw	r2,-4(fp)
 4001004:	10001026 	beq	r2,zero,4001048 <altera_avalon_mailbox_post+0x64>
        /* When message space available, post the message out */
        IOWR(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_PTR_OFST, mbox_msg[1]);
 4001008:	e0bffe17 	ldw	r2,-8(fp)
 400100c:	10800a17 	ldw	r2,40(r2)
 4001010:	10800104 	addi	r2,r2,4
 4001014:	1007883a 	mov	r3,r2
 4001018:	e0bfff17 	ldw	r2,-4(fp)
 400101c:	10800104 	addi	r2,r2,4
 4001020:	10800017 	ldw	r2,0(r2)
 4001024:	18800035 	stwio	r2,0(r3)
        IOWR(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_CMD_OFST, mbox_msg[0]);
 4001028:	e0bffe17 	ldw	r2,-8(fp)
 400102c:	10800a17 	ldw	r2,40(r2)
 4001030:	1007883a 	mov	r3,r2
 4001034:	e0bfff17 	ldw	r2,-4(fp)
 4001038:	10800017 	ldw	r2,0(r2)
 400103c:	18800035 	stwio	r2,0(r3)
        return 0;
 4001040:	0005883a 	mov	r2,zero
 4001044:	00000106 	br	400104c <altera_avalon_mailbox_post+0x68>
    }
    /* Invalid NULL message received */
    return -EINVAL;
 4001048:	00bffa84 	movi	r2,-22
}
 400104c:	e037883a 	mov	sp,fp
 4001050:	df000017 	ldw	fp,0(sp)
 4001054:	dec00104 	addi	sp,sp,4
 4001058:	f800283a 	ret

0400105c <altera_avalon_mailbox_simple_tx_isr>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_mailbox_simple_tx_isr(void *context)
#else
static void altera_avalon_mailbox_simple_tx_isr(void *context, alt_u32 id)
#endif
{
 400105c:	defff604 	addi	sp,sp,-40
 4001060:	dfc00915 	stw	ra,36(sp)
 4001064:	df000815 	stw	fp,32(sp)
 4001068:	df000804 	addi	fp,sp,32
 400106c:	e13ff815 	stw	r4,-32(fp)
    altera_avalon_mailbox_dev *dev = (altera_avalon_mailbox_dev*) context;
 4001070:	e0bff817 	ldw	r2,-32(fp)
 4001074:	e0bfff15 	stw	r2,-4(fp)
    int status = 0;
 4001078:	e03ffe15 	stw	zero,-8(fp)
    alt_u32 data;
    alt_irq_context cpu_sr;
    alt_u32 *message = dev->mbox_msg;
 400107c:	e0bfff17 	ldw	r2,-4(fp)
 4001080:	10801017 	ldw	r2,64(r2)
 4001084:	e0bffd15 	stw	r2,-12(fp)

    /* Mask mailbox interrupt */
    data = IORD(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_INTR_OFST) &
 4001088:	e0bfff17 	ldw	r2,-4(fp)
 400108c:	10800a17 	ldw	r2,40(r2)
 4001090:	10800304 	addi	r2,r2,12
 4001094:	10800037 	ldwio	r2,0(r2)
 4001098:	1007883a 	mov	r3,r2
 400109c:	00bfff44 	movi	r2,-3
 40010a0:	1884703a 	and	r2,r3,r2
 40010a4:	e0bffc15 	stw	r2,-16(fp)
               (~ALTERA_AVALON_MAILBOX_SIMPLE_INTR_SPACE_MSK);
    IOWR(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_INTR_OFST, data);
 40010a8:	e0bfff17 	ldw	r2,-4(fp)
 40010ac:	10800a17 	ldw	r2,40(r2)
 40010b0:	10800304 	addi	r2,r2,12
 40010b4:	1007883a 	mov	r3,r2
 40010b8:	e0bffc17 	ldw	r2,-16(fp)
 40010bc:	18800035 	stwio	r2,0(r3)

    if (message != NULL)
 40010c0:	e0bffd17 	ldw	r2,-12(fp)
 40010c4:	10002e26 	beq	r2,zero,4001180 <altera_avalon_mailbox_simple_tx_isr+0x124>
    {
        /* Post out message requested */
        IOWR(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_PTR_OFST, message[1]);
 40010c8:	e0bfff17 	ldw	r2,-4(fp)
 40010cc:	10800a17 	ldw	r2,40(r2)
 40010d0:	10800104 	addi	r2,r2,4
 40010d4:	1007883a 	mov	r3,r2
 40010d8:	e0bffd17 	ldw	r2,-12(fp)
 40010dc:	10800104 	addi	r2,r2,4
 40010e0:	10800017 	ldw	r2,0(r2)
 40010e4:	18800035 	stwio	r2,0(r3)
        IOWR(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_CMD_OFST, message[0]);
 40010e8:	e0bfff17 	ldw	r2,-4(fp)
 40010ec:	10800a17 	ldw	r2,40(r2)
 40010f0:	1007883a 	mov	r3,r2
 40010f4:	e0bffd17 	ldw	r2,-12(fp)
 40010f8:	10800017 	ldw	r2,0(r2)
 40010fc:	18800035 	stwio	r2,0(r3)
    /*
     * Other interrupts are explicitly disabled if callbacks are registered
     * because there is no guarantee that they are preemption-safe.
     */
        status = (IORD_ALTERA_AVALON_MAILBOX_STS(dev->base)
 4001100:	e0bfff17 	ldw	r2,-4(fp)
 4001104:	10800a17 	ldw	r2,40(r2)
 4001108:	10800204 	addi	r2,r2,8
 400110c:	10800037 	ldwio	r2,0(r2)
        		  & ALTERA_AVALON_MAILBOX_SIMPLE_STS_FULL_MSK) >> 1;
 4001110:	1005d07a 	srai	r2,r2,1
        status = (IORD_ALTERA_AVALON_MAILBOX_STS(dev->base)
 4001114:	1080004c 	andi	r2,r2,1
 4001118:	e0bffe15 	stw	r2,-8(fp)
        if (dev->tx_cb)
 400111c:	e0bfff17 	ldw	r2,-4(fp)
 4001120:	10800d17 	ldw	r2,52(r2)
 4001124:	10001226 	beq	r2,zero,4001170 <altera_avalon_mailbox_simple_tx_isr+0x114>
  NIOS2_READ_STATUS (context);
 4001128:	0005303a 	rdctl	r2,status
 400112c:	e0bff915 	stw	r2,-28(fp)
  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 4001130:	e0fff917 	ldw	r3,-28(fp)
 4001134:	00bfff84 	movi	r2,-2
 4001138:	1884703a 	and	r2,r3,r2
 400113c:	1001703a 	wrctl	status,r2
  return context;
 4001140:	e0bff917 	ldw	r2,-28(fp)
        {
            cpu_sr = alt_irq_disable_all();
 4001144:	e0bffb15 	stw	r2,-20(fp)
  	        (dev->tx_cb)(message, status);
 4001148:	e0bfff17 	ldw	r2,-4(fp)
 400114c:	10800d17 	ldw	r2,52(r2)
 4001150:	e17ffe17 	ldw	r5,-8(fp)
 4001154:	e13ffd17 	ldw	r4,-12(fp)
 4001158:	103ee83a 	callr	r2
 400115c:	e0bffb17 	ldw	r2,-20(fp)
 4001160:	e0bffa15 	stw	r2,-24(fp)
  NIOS2_WRITE_STATUS (context);
 4001164:	e0bffa17 	ldw	r2,-24(fp)
 4001168:	1001703a 	wrctl	status,r2
}
 400116c:	0001883a 	nop
            alt_irq_enable_all(cpu_sr);
        }
        /* Clear mailbox message to NULL after message being posted */
        dev->mbox_msg = NULL;
 4001170:	e0bfff17 	ldw	r2,-4(fp)
 4001174:	10001015 	stw	zero,64(r2)
        dev->lock = 0;
 4001178:	e0bfff17 	ldw	r2,-4(fp)
 400117c:	10001105 	stb	zero,68(r2)
    }
}
 4001180:	0001883a 	nop
 4001184:	e037883a 	mov	sp,fp
 4001188:	dfc00117 	ldw	ra,4(sp)
 400118c:	df000017 	ldw	fp,0(sp)
 4001190:	dec00204 	addi	sp,sp,8
 4001194:	f800283a 	ret

04001198 <altera_avalon_mailbox_simple_rx_isr>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_mailbox_simple_rx_isr(void *context)
#else
static void altera_avalon_mailbox_simple_rx_isr(void *context, alt_u32 id)
#endif
{
 4001198:	defff704 	addi	sp,sp,-36
 400119c:	dfc00815 	stw	ra,32(sp)
 40011a0:	df000715 	stw	fp,28(sp)
 40011a4:	df000704 	addi	fp,sp,28
 40011a8:	e13ff915 	stw	r4,-28(fp)
    altera_avalon_mailbox_dev *dev = (altera_avalon_mailbox_dev*) context;
 40011ac:	e0bff917 	ldw	r2,-28(fp)
 40011b0:	e0bfff15 	stw	r2,-4(fp)
    alt_irq_context cpu_sr;
    alt_u32 inbox[2];

    inbox[1] = (IORD(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_PTR_OFST));
 40011b4:	e0bfff17 	ldw	r2,-4(fp)
 40011b8:	10800a17 	ldw	r2,40(r2)
 40011bc:	10800104 	addi	r2,r2,4
 40011c0:	10800037 	ldwio	r2,0(r2)
 40011c4:	e0bffb15 	stw	r2,-20(fp)
    inbox[0] = (IORD(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_CMD_OFST));
 40011c8:	e0bfff17 	ldw	r2,-4(fp)
 40011cc:	10800a17 	ldw	r2,40(r2)
 40011d0:	10800037 	ldwio	r2,0(r2)
 40011d4:	e0bffa15 	stw	r2,-24(fp)

    /*
     * Other interrupts are explicitly disabled if callbacks are registered
     * because there is no guarantee that they are preemption-safe.
     */
    if (dev->rx_cb)
 40011d8:	e0bfff17 	ldw	r2,-4(fp)
 40011dc:	10800e17 	ldw	r2,56(r2)
 40011e0:	10001226 	beq	r2,zero,400122c <altera_avalon_mailbox_simple_rx_isr+0x94>
  NIOS2_READ_STATUS (context);
 40011e4:	0005303a 	rdctl	r2,status
 40011e8:	e0bffc15 	stw	r2,-16(fp)
  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 40011ec:	e0fffc17 	ldw	r3,-16(fp)
 40011f0:	00bfff84 	movi	r2,-2
 40011f4:	1884703a 	and	r2,r3,r2
 40011f8:	1001703a 	wrctl	status,r2
  return context;
 40011fc:	e0bffc17 	ldw	r2,-16(fp)
    {
        cpu_sr = alt_irq_disable_all();
 4001200:	e0bffe15 	stw	r2,-8(fp)
        (dev->rx_cb)(inbox);
 4001204:	e0bfff17 	ldw	r2,-4(fp)
 4001208:	10800e17 	ldw	r2,56(r2)
 400120c:	e0fffa04 	addi	r3,fp,-24
 4001210:	1809883a 	mov	r4,r3
 4001214:	103ee83a 	callr	r2
 4001218:	e0bffe17 	ldw	r2,-8(fp)
 400121c:	e0bffd15 	stw	r2,-12(fp)
  NIOS2_WRITE_STATUS (context);
 4001220:	e0bffd17 	ldw	r2,-12(fp)
 4001224:	1001703a 	wrctl	status,r2
}
 4001228:	0001883a 	nop
        alt_irq_enable_all(cpu_sr);
    }
}
 400122c:	0001883a 	nop
 4001230:	e037883a 	mov	sp,fp
 4001234:	dfc00117 	ldw	ra,4(sp)
 4001238:	df000017 	ldw	fp,0(sp)
 400123c:	dec00204 	addi	sp,sp,8
 4001240:	f800283a 	ret

04001244 <altera_avalon_mailbox_simple_init>:
 * Altera avalon mailbox init
 * Initialize mailbox device and identify sender/receiver mailbox
 */
void altera_avalon_mailbox_simple_init (altera_avalon_mailbox_dev *dev,
		                               int intr_id, int irq)
{
 4001244:	defffb04 	addi	sp,sp,-20
 4001248:	dfc00415 	stw	ra,16(sp)
 400124c:	df000315 	stw	fp,12(sp)
 4001250:	df000304 	addi	fp,sp,12
 4001254:	e13fff15 	stw	r4,-4(fp)
 4001258:	e17ffe15 	stw	r5,-8(fp)
 400125c:	e1bffd15 	stw	r6,-12(fp)
    alt_dev_llist_insert((alt_dev_llist*) dev, &alt_mailbox_simple_list);
 4001260:	d1600004 	addi	r5,gp,-32768
 4001264:	e13fff17 	ldw	r4,-4(fp)
 4001268:	4001c900 	call	4001c90 <alt_dev_llist_insert>
    
    dev->mailbox_irq    = irq;
 400126c:	e0fffd17 	ldw	r3,-12(fp)
 4001270:	e0bfff17 	ldw	r2,-4(fp)
 4001274:	10c00b15 	stw	r3,44(r2)
    dev->mailbox_intr_ctrl_id = intr_id;
 4001278:	e0fffe17 	ldw	r3,-8(fp)
 400127c:	e0bfff17 	ldw	r2,-4(fp)
 4001280:	10c00c15 	stw	r3,48(r2)
    dev->rx_cb = NULL;
 4001284:	e0bfff17 	ldw	r2,-4(fp)
 4001288:	10000e15 	stw	zero,56(r2)
    dev->tx_cb = NULL;
 400128c:	e0bfff17 	ldw	r2,-4(fp)
 4001290:	10000d15 	stw	zero,52(r2)
    dev->mbox_msg = NULL;
 4001294:	e0bfff17 	ldw	r2,-4(fp)
 4001298:	10001015 	stw	zero,64(r2)
    
    ALT_SEM_CREATE (&dev->write_lock, 1);

    altera_avalon_mailbox_identify(dev);
 400129c:	e13fff17 	ldw	r4,-4(fp)
 40012a0:	4000f580 	call	4000f58 <altera_avalon_mailbox_identify>
}
 40012a4:	0001883a 	nop
 40012a8:	e037883a 	mov	sp,fp
 40012ac:	dfc00117 	ldw	ra,4(sp)
 40012b0:	df000017 	ldw	fp,0(sp)
 40012b4:	dec00204 	addi	sp,sp,8
 40012b8:	f800283a 	ret

040012bc <altera_avalon_mailbox_open>:
 * Search the list of registered mailboxes for one with the supplied name.
 * The return value will be NULL on failure, and non-NULL otherwise.
 */
altera_avalon_mailbox_dev* altera_avalon_mailbox_open (const char *name,
		altera_mailbox_tx_cb tx_callback, altera_mailbox_rx_cb rx_callback)
{
 40012bc:	defff804 	addi	sp,sp,-32
 40012c0:	dfc00715 	stw	ra,28(sp)
 40012c4:	df000615 	stw	fp,24(sp)
 40012c8:	df000604 	addi	fp,sp,24
 40012cc:	e13ffd15 	stw	r4,-12(fp)
 40012d0:	e17ffc15 	stw	r5,-16(fp)
 40012d4:	e1bffb15 	stw	r6,-20(fp)
    altera_avalon_mailbox_dev *dev;
    alt_u32 data;

    /* Find requested device */
    dev = (altera_avalon_mailbox_dev*) alt_find_dev (name, &alt_mailbox_simple_list);
 40012d8:	d1600004 	addi	r5,gp,-32768
 40012dc:	e13ffd17 	ldw	r4,-12(fp)
 40012e0:	4001e000 	call	4001e00 <alt_find_dev>
 40012e4:	e0bfff15 	stw	r2,-4(fp)
    if (dev == NULL)
 40012e8:	e0bfff17 	ldw	r2,-4(fp)
 40012ec:	1000021e 	bne	r2,zero,40012f8 <altera_avalon_mailbox_open+0x3c>
    {
        return NULL;
 40012f0:	0005883a 	mov	r2,zero
 40012f4:	00006506 	br	400148c <altera_avalon_mailbox_open+0x1d0>
    }

    /* Mask mailbox interrupt before ISR is being registered. */
    data = IORD(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_INTR_OFST);
 40012f8:	e0bfff17 	ldw	r2,-4(fp)
 40012fc:	10800a17 	ldw	r2,40(r2)
 4001300:	10800304 	addi	r2,r2,12
 4001304:	10800037 	ldwio	r2,0(r2)
 4001308:	e0bffe15 	stw	r2,-8(fp)
    if (dev->mbox_type == MBOX_TX) {
 400130c:	e0bfff17 	ldw	r2,-4(fp)
 4001310:	10800f17 	ldw	r2,60(r2)
 4001314:	1000081e 	bne	r2,zero,4001338 <altera_avalon_mailbox_open+0x7c>
        IOWR(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_INTR_OFST, \
 4001318:	e0bfff17 	ldw	r2,-4(fp)
 400131c:	10800a17 	ldw	r2,40(r2)
 4001320:	10800304 	addi	r2,r2,12
 4001324:	1009883a 	mov	r4,r2
 4001328:	e0fffe17 	ldw	r3,-8(fp)
 400132c:	00bfff44 	movi	r2,-3
 4001330:	1884703a 	and	r2,r3,r2
 4001334:	20800035 	stwio	r2,0(r4)
            (data & ~(ALTERA_AVALON_MAILBOX_SIMPLE_INTR_SPACE_MSK)));
    }
    if (dev->mbox_type == MBOX_RX) {
 4001338:	e0bfff17 	ldw	r2,-4(fp)
 400133c:	10800f17 	ldw	r2,60(r2)
 4001340:	10800058 	cmpnei	r2,r2,1
 4001344:	1000081e 	bne	r2,zero,4001368 <altera_avalon_mailbox_open+0xac>
        IOWR(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_INTR_OFST, \
 4001348:	e0bfff17 	ldw	r2,-4(fp)
 400134c:	10800a17 	ldw	r2,40(r2)
 4001350:	10800304 	addi	r2,r2,12
 4001354:	1009883a 	mov	r4,r2
 4001358:	e0fffe17 	ldw	r3,-8(fp)
 400135c:	00bfff84 	movi	r2,-2
 4001360:	1884703a 	and	r2,r3,r2
 4001364:	20800035 	stwio	r2,0(r4)
    }

    /* If IRQ not connected, return device pointer without ISR register,
     * in polling mode.
     */
    if (dev->mailbox_irq == ALT_IRQ_NOT_CONNECTED)
 4001368:	e0bfff17 	ldw	r2,-4(fp)
 400136c:	10800b17 	ldw	r2,44(r2)
 4001370:	10bfffd8 	cmpnei	r2,r2,-1
 4001374:	1000021e 	bne	r2,zero,4001380 <altera_avalon_mailbox_open+0xc4>
        return dev;
 4001378:	e0bfff17 	ldw	r2,-4(fp)
 400137c:	00004306 	br	400148c <altera_avalon_mailbox_open+0x1d0>

    /* For IRQ connected case */

    if ((tx_callback == NULL) && (rx_callback == NULL))
 4001380:	e0bffc17 	ldw	r2,-16(fp)
 4001384:	1000041e 	bne	r2,zero,4001398 <altera_avalon_mailbox_open+0xdc>
 4001388:	e0bffb17 	ldw	r2,-20(fp)
 400138c:	1000021e 	bne	r2,zero,4001398 <altera_avalon_mailbox_open+0xdc>
    {
    /* No callback, polling mode */
        return dev;
 4001390:	e0bfff17 	ldw	r2,-4(fp)
 4001394:	00003d06 	br	400148c <altera_avalon_mailbox_open+0x1d0>
    }

    /* Ensure user correctly use the mailbox
     * Return - Null if wrong direction set
     */
    if (((dev->mbox_type == MBOX_TX) && (rx_callback != NULL)) ||
 4001398:	e0bfff17 	ldw	r2,-4(fp)
 400139c:	10800f17 	ldw	r2,60(r2)
 40013a0:	1000021e 	bne	r2,zero,40013ac <altera_avalon_mailbox_open+0xf0>
 40013a4:	e0bffb17 	ldw	r2,-20(fp)
 40013a8:	1000061e 	bne	r2,zero,40013c4 <altera_avalon_mailbox_open+0x108>
	    ((dev->mbox_type == MBOX_RX) && (tx_callback != NULL)))
 40013ac:	e0bfff17 	ldw	r2,-4(fp)
 40013b0:	10800f17 	ldw	r2,60(r2)
    if (((dev->mbox_type == MBOX_TX) && (rx_callback != NULL)) ||
 40013b4:	10800058 	cmpnei	r2,r2,1
 40013b8:	1000041e 	bne	r2,zero,40013cc <altera_avalon_mailbox_open+0x110>
	    ((dev->mbox_type == MBOX_RX) && (tx_callback != NULL)))
 40013bc:	e0bffc17 	ldw	r2,-16(fp)
 40013c0:	10000226 	beq	r2,zero,40013cc <altera_avalon_mailbox_open+0x110>
  	  /* Invalid callback  */
        return NULL;
 40013c4:	0005883a 	mov	r2,zero
 40013c8:	00003006 	br	400148c <altera_avalon_mailbox_open+0x1d0>

    /* IRQ is valid register callback
     * to current mailbox device
     */
    dev->tx_cb  = tx_callback;
 40013cc:	e0bfff17 	ldw	r2,-4(fp)
 40013d0:	e0fffc17 	ldw	r3,-16(fp)
 40013d4:	10c00d15 	stw	r3,52(r2)
    dev->rx_cb  = rx_callback;
 40013d8:	e0bfff17 	ldw	r2,-4(fp)
 40013dc:	e0fffb17 	ldw	r3,-20(fp)
 40013e0:	10c00e15 	stw	r3,56(r2)

    /* Register Mailbox's ISR */
    if (dev->mbox_type == MBOX_TX)
 40013e4:	e0bfff17 	ldw	r2,-4(fp)
 40013e8:	10800f17 	ldw	r2,60(r2)
 40013ec:	10000b1e 	bne	r2,zero,400141c <altera_avalon_mailbox_open+0x160>
    {
    #ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_ic_isr_register(dev->mailbox_intr_ctrl_id, dev->mailbox_irq, altera_avalon_mailbox_simple_tx_isr,
 40013f0:	e0bfff17 	ldw	r2,-4(fp)
 40013f4:	10c00c17 	ldw	r3,48(r2)
 40013f8:	e0bfff17 	ldw	r2,-4(fp)
 40013fc:	10800b17 	ldw	r2,44(r2)
 4001400:	d8000015 	stw	zero,0(sp)
 4001404:	e1ffff17 	ldw	r7,-4(fp)
 4001408:	01810034 	movhi	r6,1024
 400140c:	31841704 	addi	r6,r6,4188
 4001410:	100b883a 	mov	r5,r2
 4001414:	1809883a 	mov	r4,r3
 4001418:	4001eb00 	call	4001eb0 <alt_ic_isr_register>
    #else
        alt_irq_register(dev->mailbox_irq, dev, altera_avalon_mailbox_simple_tx_isr);
    #endif
    }
  
    if (dev->mbox_type == MBOX_RX)
 400141c:	e0bfff17 	ldw	r2,-4(fp)
 4001420:	10800f17 	ldw	r2,60(r2)
 4001424:	10800058 	cmpnei	r2,r2,1
 4001428:	1000171e 	bne	r2,zero,4001488 <altera_avalon_mailbox_open+0x1cc>
    {
    #ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_ic_isr_register(dev->mailbox_intr_ctrl_id, dev->mailbox_irq, altera_avalon_mailbox_simple_rx_isr,
 400142c:	e0bfff17 	ldw	r2,-4(fp)
 4001430:	10c00c17 	ldw	r3,48(r2)
 4001434:	e0bfff17 	ldw	r2,-4(fp)
 4001438:	10800b17 	ldw	r2,44(r2)
 400143c:	d8000015 	stw	zero,0(sp)
 4001440:	e1ffff17 	ldw	r7,-4(fp)
 4001444:	01810034 	movhi	r6,1024
 4001448:	31846604 	addi	r6,r6,4504
 400144c:	100b883a 	mov	r5,r2
 4001450:	1809883a 	mov	r4,r3
 4001454:	4001eb00 	call	4001eb0 <alt_ic_isr_register>
                            dev, NULL);
    #else
        alt_irq_register(dev->mailbox_irq, dev, altera_avalon_mailbox_simple_rx_isr);
    #endif
        /* Enable Receiver interrupt to listen mode */
        data = IORD(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_INTR_OFST) |
 4001458:	e0bfff17 	ldw	r2,-4(fp)
 400145c:	10800a17 	ldw	r2,40(r2)
 4001460:	10800304 	addi	r2,r2,12
 4001464:	10800037 	ldwio	r2,0(r2)
 4001468:	10800054 	ori	r2,r2,1
 400146c:	e0bffe15 	stw	r2,-8(fp)
  	             (ALTERA_AVALON_MAILBOX_SIMPLE_INTR_PEN_MSK);
        IOWR(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_INTR_OFST, data);
 4001470:	e0bfff17 	ldw	r2,-4(fp)
 4001474:	10800a17 	ldw	r2,40(r2)
 4001478:	10800304 	addi	r2,r2,12
 400147c:	1007883a 	mov	r3,r2
 4001480:	e0bffe17 	ldw	r2,-8(fp)
 4001484:	18800035 	stwio	r2,0(r3)
    }
    return dev;
 4001488:	e0bfff17 	ldw	r2,-4(fp)
}
 400148c:	e037883a 	mov	sp,fp
 4001490:	dfc00117 	ldw	ra,4(sp)
 4001494:	df000017 	ldw	fp,0(sp)
 4001498:	dec00204 	addi	sp,sp,8
 400149c:	f800283a 	ret

040014a0 <altera_avalon_mailbox_close>:
/*
 * altera_avalon_mailbox_close
 * Disable mailbox interrupt and irq
 */
void altera_avalon_mailbox_close (altera_avalon_mailbox_dev *dev)
{
 40014a0:	defffb04 	addi	sp,sp,-20
 40014a4:	dfc00415 	stw	ra,16(sp)
 40014a8:	df000315 	stw	fp,12(sp)
 40014ac:	df000304 	addi	fp,sp,12
 40014b0:	e13ffe15 	stw	r4,-8(fp)
    alt_u32 data;
    if ((dev != NULL) && (dev->mailbox_irq != ALT_IRQ_NOT_CONNECTED))
 40014b4:	e0bffe17 	ldw	r2,-8(fp)
 40014b8:	10003926 	beq	r2,zero,40015a0 <altera_avalon_mailbox_close+0x100>
 40014bc:	e0bffe17 	ldw	r2,-8(fp)
 40014c0:	10800b17 	ldw	r2,44(r2)
 40014c4:	10bfffe0 	cmpeqi	r2,r2,-1
 40014c8:	1000351e 	bne	r2,zero,40015a0 <altera_avalon_mailbox_close+0x100>
    {
        /* Mask interrupt */
        if (dev->mbox_type == MBOX_TX)
 40014cc:	e0bffe17 	ldw	r2,-8(fp)
 40014d0:	10800f17 	ldw	r2,60(r2)
 40014d4:	10000e1e 	bne	r2,zero,4001510 <altera_avalon_mailbox_close+0x70>
        {
            data = IORD(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_INTR_OFST) &
 40014d8:	e0bffe17 	ldw	r2,-8(fp)
 40014dc:	10800a17 	ldw	r2,40(r2)
 40014e0:	10800304 	addi	r2,r2,12
 40014e4:	10800037 	ldwio	r2,0(r2)
 40014e8:	1007883a 	mov	r3,r2
 40014ec:	00bfff44 	movi	r2,-3
 40014f0:	1884703a 	and	r2,r3,r2
 40014f4:	e0bfff15 	stw	r2,-4(fp)
                       (~ALTERA_AVALON_MAILBOX_SIMPLE_INTR_SPACE_MSK);
            IOWR(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_INTR_OFST, data);
 40014f8:	e0bffe17 	ldw	r2,-8(fp)
 40014fc:	10800a17 	ldw	r2,40(r2)
 4001500:	10800304 	addi	r2,r2,12
 4001504:	1007883a 	mov	r3,r2
 4001508:	e0bfff17 	ldw	r2,-4(fp)
 400150c:	18800035 	stwio	r2,0(r3)
        }
        if (dev->mbox_type == MBOX_RX)
 4001510:	e0bffe17 	ldw	r2,-8(fp)
 4001514:	10800f17 	ldw	r2,60(r2)
 4001518:	10800058 	cmpnei	r2,r2,1
 400151c:	10000e1e 	bne	r2,zero,4001558 <altera_avalon_mailbox_close+0xb8>
        {
            data = IORD(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_INTR_OFST) &
 4001520:	e0bffe17 	ldw	r2,-8(fp)
 4001524:	10800a17 	ldw	r2,40(r2)
 4001528:	10800304 	addi	r2,r2,12
 400152c:	10800037 	ldwio	r2,0(r2)
 4001530:	1007883a 	mov	r3,r2
 4001534:	00bfff84 	movi	r2,-2
 4001538:	1884703a 	and	r2,r3,r2
 400153c:	e0bfff15 	stw	r2,-4(fp)
                       (~ALTERA_AVALON_MAILBOX_SIMPLE_INTR_PEN_MSK);
            IOWR(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_INTR_OFST, data);
 4001540:	e0bffe17 	ldw	r2,-8(fp)
 4001544:	10800a17 	ldw	r2,40(r2)
 4001548:	10800304 	addi	r2,r2,12
 400154c:	1007883a 	mov	r3,r2
 4001550:	e0bfff17 	ldw	r2,-4(fp)
 4001554:	18800035 	stwio	r2,0(r3)
        }
  
        /* De-register mailbox irq) */
        if (dev->mailbox_irq != ALT_IRQ_NOT_CONNECTED)
 4001558:	e0bffe17 	ldw	r2,-8(fp)
 400155c:	10800b17 	ldw	r2,44(r2)
 4001560:	10bfffe0 	cmpeqi	r2,r2,-1
 4001564:	10000a1e 	bne	r2,zero,4001590 <altera_avalon_mailbox_close+0xf0>
        {
        #ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
            alt_ic_isr_register(dev->mailbox_intr_ctrl_id, dev->mailbox_irq, NULL,
 4001568:	e0bffe17 	ldw	r2,-8(fp)
 400156c:	10c00c17 	ldw	r3,48(r2)
 4001570:	e0bffe17 	ldw	r2,-8(fp)
 4001574:	10800b17 	ldw	r2,44(r2)
 4001578:	d8000015 	stw	zero,0(sp)
 400157c:	e1fffe17 	ldw	r7,-8(fp)
 4001580:	000d883a 	mov	r6,zero
 4001584:	100b883a 	mov	r5,r2
 4001588:	1809883a 	mov	r4,r3
 400158c:	4001eb00 	call	4001eb0 <alt_ic_isr_register>
        #else
            alt_irq_register(dev->mailbox_irq, dev, NULL);
        #endif
        }
        /* De-registering callback to mailbox */
        dev->tx_cb  = NULL;
 4001590:	e0bffe17 	ldw	r2,-8(fp)
 4001594:	10000d15 	stw	zero,52(r2)
        dev->rx_cb  = NULL;
 4001598:	e0bffe17 	ldw	r2,-8(fp)
 400159c:	10000e15 	stw	zero,56(r2)
    }
}
 40015a0:	0001883a 	nop
 40015a4:	e037883a 	mov	sp,fp
 40015a8:	dfc00117 	ldw	ra,4(sp)
 40015ac:	df000017 	ldw	fp,0(sp)
 40015b0:	dec00204 	addi	sp,sp,8
 40015b4:	f800283a 	ret

040015b8 <altera_avalon_mailbox_status>:
 *   Return 0 when mailbox is empty or no pending message
 *   Return 1 when mailbox space is full or there is a message pending
 */

alt_u32 altera_avalon_mailbox_status (altera_avalon_mailbox_dev *dev)
{
 40015b8:	defffd04 	addi	sp,sp,-12
 40015bc:	df000215 	stw	fp,8(sp)
 40015c0:	df000204 	addi	fp,sp,8
 40015c4:	e13ffe15 	stw	r4,-8(fp)
    alt_u32 mailbox_sts = 0;
 40015c8:	e03fff15 	stw	zero,-4(fp)

    mailbox_sts = (IORD(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_STS_OFST) & ALTERA_AVALON_MAILBOX_SIMPLE_STS_MSK);
 40015cc:	e0bffe17 	ldw	r2,-8(fp)
 40015d0:	10800a17 	ldw	r2,40(r2)
 40015d4:	10800204 	addi	r2,r2,8
 40015d8:	10800037 	ldwio	r2,0(r2)
 40015dc:	108000cc 	andi	r2,r2,3
 40015e0:	e0bfff15 	stw	r2,-4(fp)

    if (dev->mbox_type == MBOX_TX)
 40015e4:	e0bffe17 	ldw	r2,-8(fp)
 40015e8:	10800f17 	ldw	r2,60(r2)
 40015ec:	1000041e 	bne	r2,zero,4001600 <altera_avalon_mailbox_status+0x48>
        mailbox_sts = (mailbox_sts & ALTERA_AVALON_MAILBOX_SIMPLE_STS_FULL_MSK) >> 1;
 40015f0:	e0bfff17 	ldw	r2,-4(fp)
 40015f4:	1004d07a 	srli	r2,r2,1
 40015f8:	1080004c 	andi	r2,r2,1
 40015fc:	e0bfff15 	stw	r2,-4(fp)

    if (dev->mbox_type == MBOX_RX)
 4001600:	e0bffe17 	ldw	r2,-8(fp)
 4001604:	10800f17 	ldw	r2,60(r2)
 4001608:	10800058 	cmpnei	r2,r2,1
 400160c:	1000031e 	bne	r2,zero,400161c <altera_avalon_mailbox_status+0x64>
        mailbox_sts = mailbox_sts & ALTERA_AVALON_MAILBOX_SIMPLE_STS_PENDING_MSK;
 4001610:	e0bfff17 	ldw	r2,-4(fp)
 4001614:	1080004c 	andi	r2,r2,1
 4001618:	e0bfff15 	stw	r2,-4(fp)

    return mailbox_sts;
 400161c:	e0bfff17 	ldw	r2,-4(fp)
}
 4001620:	e037883a 	mov	sp,fp
 4001624:	df000017 	ldw	fp,0(sp)
 4001628:	dec00104 	addi	sp,sp,4
 400162c:	f800283a 	ret

04001630 <altera_avalon_mailbox_send>:
 * For polling mode, '0' timeout value for infinite polling
 * otherwise timeout when expired
 */
int altera_avalon_mailbox_send
(altera_avalon_mailbox_dev *dev, void *message, int timeout, EventType event)
{
 4001630:	defff704 	addi	sp,sp,-36
 4001634:	dfc00815 	stw	ra,32(sp)
 4001638:	df000715 	stw	fp,28(sp)
 400163c:	df000704 	addi	fp,sp,28
 4001640:	e13ffc15 	stw	r4,-16(fp)
 4001644:	e17ffb15 	stw	r5,-20(fp)
 4001648:	e1bffa15 	stw	r6,-24(fp)
 400164c:	e1fff915 	stw	r7,-28(fp)
    int status = 0;
 4001650:	e03fff15 	stw	zero,-4(fp)
     * Obtain the "write_lock"semaphore to ensures 
     * that writing to the device is thread-safe in multi-thread enviroment
     */
    ALT_SEM_PEND (dev->write_lock, 0);

    if (dev->lock || (IORD_ALTERA_AVALON_MAILBOX_STS(dev->base)
 4001654:	e0bffc17 	ldw	r2,-16(fp)
 4001658:	10801103 	ldbu	r2,68(r2)
 400165c:	10803fcc 	andi	r2,r2,255
 4001660:	1000061e 	bne	r2,zero,400167c <altera_avalon_mailbox_send+0x4c>
 4001664:	e0bffc17 	ldw	r2,-16(fp)
 4001668:	10800a17 	ldw	r2,40(r2)
 400166c:	10800204 	addi	r2,r2,8
 4001670:	10800037 	ldwio	r2,0(r2)
    		          & ALTERA_AVALON_MAILBOX_SIMPLE_STS_FULL_MSK))
 4001674:	1080008c 	andi	r2,r2,2
    if (dev->lock || (IORD_ALTERA_AVALON_MAILBOX_STS(dev->base)
 4001678:	10000226 	beq	r2,zero,4001684 <altera_avalon_mailbox_send+0x54>
    {
    	/* dev is lock or no free space to send */
    	return -1;
 400167c:	00bfffc4 	movi	r2,-1
 4001680:	00003a06 	br	400176c <altera_avalon_mailbox_send+0x13c>
    }
    else
    {
        dev->mbox_msg = message;
 4001684:	e0bffc17 	ldw	r2,-16(fp)
 4001688:	e0fffb17 	ldw	r3,-20(fp)
 400168c:	10c01015 	stw	r3,64(r2)
        dev->lock = 1;
 4001690:	e0bffc17 	ldw	r2,-16(fp)
 4001694:	00c00044 	movi	r3,1
 4001698:	10c01105 	stb	r3,68(r2)
     */
    ALT_SEM_POST (dev->write_lock);



    if ((dev->mailbox_irq == ALT_IRQ_NOT_CONNECTED) || (event==POLL))
 400169c:	e0bffc17 	ldw	r2,-16(fp)
 40016a0:	10800b17 	ldw	r2,44(r2)
 40016a4:	10bfffe0 	cmpeqi	r2,r2,-1
 40016a8:	1000031e 	bne	r2,zero,40016b8 <altera_avalon_mailbox_send+0x88>
 40016ac:	e0bff917 	ldw	r2,-28(fp)
 40016b0:	10800058 	cmpnei	r2,r2,1
 40016b4:	1000201e 	bne	r2,zero,4001738 <altera_avalon_mailbox_send+0x108>
    {
        /* Polling mode */
        if (timeout ==0)
 40016b8:	e0bffa17 	ldw	r2,-24(fp)
 40016bc:	1000061e 	bne	r2,zero,40016d8 <altera_avalon_mailbox_send+0xa8>
        {
            do
            {
                mbox_status = altera_avalon_mailbox_status(dev);
 40016c0:	e13ffc17 	ldw	r4,-16(fp)
 40016c4:	40015b80 	call	40015b8 <altera_avalon_mailbox_status>
 40016c8:	e0bffd15 	stw	r2,-12(fp)
            } while (mbox_status);
 40016cc:	e0bffd17 	ldw	r2,-12(fp)
 40016d0:	103ffb1e 	bne	r2,zero,40016c0 <altera_avalon_mailbox_send+0x90>
 40016d4:	00000e06 	br	4001710 <altera_avalon_mailbox_send+0xe0>
        } else
        {
            do
            {
                mbox_status = altera_avalon_mailbox_status(dev);
 40016d8:	e13ffc17 	ldw	r4,-16(fp)
 40016dc:	40015b80 	call	40015b8 <altera_avalon_mailbox_status>
 40016e0:	e0bffd15 	stw	r2,-12(fp)
                timeout--;
 40016e4:	e0bffa17 	ldw	r2,-24(fp)
 40016e8:	10bfffc4 	addi	r2,r2,-1
 40016ec:	e0bffa15 	stw	r2,-24(fp)
            } while (mbox_status && (timeout != 0));
 40016f0:	e0bffd17 	ldw	r2,-12(fp)
 40016f4:	10000226 	beq	r2,zero,4001700 <altera_avalon_mailbox_send+0xd0>
 40016f8:	e0bffa17 	ldw	r2,-24(fp)
 40016fc:	103ff61e 	bne	r2,zero,40016d8 <altera_avalon_mailbox_send+0xa8>
            if (timeout == 0)
 4001700:	e0bffa17 	ldw	r2,-24(fp)
 4001704:	1000021e 	bne	r2,zero,4001710 <altera_avalon_mailbox_send+0xe0>
            {    /* Timeout occur or fail sending */
                return -ETIME;
 4001708:	00bff084 	movi	r2,-62
 400170c:	00001706 	br	400176c <altera_avalon_mailbox_send+0x13c>
            }
        }
        status = altera_avalon_mailbox_post (dev, message);
 4001710:	e17ffb17 	ldw	r5,-20(fp)
 4001714:	e13ffc17 	ldw	r4,-16(fp)
 4001718:	4000fe40 	call	4000fe4 <altera_avalon_mailbox_post>
 400171c:	e0bfff15 	stw	r2,-4(fp)
        /* Clear mailbox message to NULL after message being posted */
        dev->mbox_msg = NULL;
 4001720:	e0bffc17 	ldw	r2,-16(fp)
 4001724:	10001015 	stw	zero,64(r2)
        /* Release lock when message posted */
        dev->lock =0;
 4001728:	e0bffc17 	ldw	r2,-16(fp)
 400172c:	10001105 	stb	zero,68(r2)
        return status;
 4001730:	e0bfff17 	ldw	r2,-4(fp)
 4001734:	00000d06 	br	400176c <altera_avalon_mailbox_send+0x13c>
    } else
    {
        /* Enable Sender interrupt */
        data = IORD(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_INTR_OFST) |
 4001738:	e0bffc17 	ldw	r2,-16(fp)
 400173c:	10800a17 	ldw	r2,40(r2)
 4001740:	10800304 	addi	r2,r2,12
 4001744:	10800037 	ldwio	r2,0(r2)
 4001748:	10800094 	ori	r2,r2,2
 400174c:	e0bffe15 	stw	r2,-8(fp)
                   (ALTERA_AVALON_MAILBOX_SIMPLE_INTR_SPACE_MSK);
        IOWR(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_INTR_OFST, data);
 4001750:	e0bffc17 	ldw	r2,-16(fp)
 4001754:	10800a17 	ldw	r2,40(r2)
 4001758:	10800304 	addi	r2,r2,12
 400175c:	1007883a 	mov	r3,r2
 4001760:	e0bffe17 	ldw	r2,-8(fp)
 4001764:	18800035 	stwio	r2,0(r3)
    }
  return 0;
 4001768:	0005883a 	mov	r2,zero
}
 400176c:	e037883a 	mov	sp,fp
 4001770:	dfc00117 	ldw	ra,4(sp)
 4001774:	df000017 	ldw	fp,0(sp)
 4001778:	dec00204 	addi	sp,sp,8
 400177c:	f800283a 	ret

04001780 <altera_avalon_mailbox_retrieve_poll>:
 * If a message is available in the mailbox return it otherwise return NULL
 * This function is blocking
 *
 */
int altera_avalon_mailbox_retrieve_poll (altera_avalon_mailbox_dev *dev, alt_u32 *message, alt_u32 timeout)
{
 4001780:	defff904 	addi	sp,sp,-28
 4001784:	dfc00615 	stw	ra,24(sp)
 4001788:	df000515 	stw	fp,20(sp)
 400178c:	df000504 	addi	fp,sp,20
 4001790:	e13ffd15 	stw	r4,-12(fp)
 4001794:	e17ffc15 	stw	r5,-16(fp)
 4001798:	e1bffb15 	stw	r6,-20(fp)
    alt_u32 status = 0;
 400179c:	e03fff15 	stw	zero,-4(fp)
    alt_u32 data;

    if (dev != NULL && message != NULL)
 40017a0:	e0bffd17 	ldw	r2,-12(fp)
 40017a4:	10003a26 	beq	r2,zero,4001890 <altera_avalon_mailbox_retrieve_poll+0x110>
 40017a8:	e0bffc17 	ldw	r2,-16(fp)
 40017ac:	10003826 	beq	r2,zero,4001890 <altera_avalon_mailbox_retrieve_poll+0x110>
    {
        /* Mask receiver mailbox interrupt when in polling mode */
        data = IORD(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_INTR_OFST);
 40017b0:	e0bffd17 	ldw	r2,-12(fp)
 40017b4:	10800a17 	ldw	r2,40(r2)
 40017b8:	10800304 	addi	r2,r2,12
 40017bc:	10800037 	ldwio	r2,0(r2)
 40017c0:	e0bffe15 	stw	r2,-8(fp)
        IOWR(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_INTR_OFST,
 40017c4:	e0bffd17 	ldw	r2,-12(fp)
 40017c8:	10800a17 	ldw	r2,40(r2)
 40017cc:	10800304 	addi	r2,r2,12
 40017d0:	1009883a 	mov	r4,r2
 40017d4:	e0fffe17 	ldw	r3,-8(fp)
 40017d8:	00bfff84 	movi	r2,-2
 40017dc:	1884703a 	and	r2,r3,r2
 40017e0:	20800035 	stwio	r2,0(r4)
            (data & (~ALTERA_AVALON_MAILBOX_SIMPLE_INTR_PEN_MSK)));


        /* If timeout is '0', poll till message availabe in mailbox */
        if (timeout == 0)
 40017e4:	e0bffb17 	ldw	r2,-20(fp)
 40017e8:	1000061e 	bne	r2,zero,4001804 <altera_avalon_mailbox_retrieve_poll+0x84>
        {
            do
            {
                status = altera_avalon_mailbox_status (dev);
 40017ec:	e13ffd17 	ldw	r4,-12(fp)
 40017f0:	40015b80 	call	40015b8 <altera_avalon_mailbox_status>
 40017f4:	e0bfff15 	stw	r2,-4(fp)
            } while (status == 0);
 40017f8:	e0bfff17 	ldw	r2,-4(fp)
 40017fc:	103ffb26 	beq	r2,zero,40017ec <altera_avalon_mailbox_retrieve_poll+0x6c>
 4001800:	00000a06 	br	400182c <altera_avalon_mailbox_retrieve_poll+0xac>
        } else
        {
            do
            {
                 status = altera_avalon_mailbox_status (dev);
 4001804:	e13ffd17 	ldw	r4,-12(fp)
 4001808:	40015b80 	call	40015b8 <altera_avalon_mailbox_status>
 400180c:	e0bfff15 	stw	r2,-4(fp)
                 timeout-- ;
 4001810:	e0bffb17 	ldw	r2,-20(fp)
 4001814:	10bfffc4 	addi	r2,r2,-1
 4001818:	e0bffb15 	stw	r2,-20(fp)
            } while ((status == 0) && timeout);
 400181c:	e0bfff17 	ldw	r2,-4(fp)
 4001820:	1000021e 	bne	r2,zero,400182c <altera_avalon_mailbox_retrieve_poll+0xac>
 4001824:	e0bffb17 	ldw	r2,-20(fp)
 4001828:	103ff61e 	bne	r2,zero,4001804 <altera_avalon_mailbox_retrieve_poll+0x84>
        }

        /* if timeout, status remain 0 */
        if (status)
 400182c:	e0bfff17 	ldw	r2,-4(fp)
 4001830:	10000d26 	beq	r2,zero,4001868 <altera_avalon_mailbox_retrieve_poll+0xe8>
        {
            message[1] = (IORD(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_PTR_OFST));
 4001834:	e0bffd17 	ldw	r2,-12(fp)
 4001838:	10800a17 	ldw	r2,40(r2)
 400183c:	10800104 	addi	r2,r2,4
 4001840:	10c00037 	ldwio	r3,0(r2)
 4001844:	e0bffc17 	ldw	r2,-16(fp)
 4001848:	10800104 	addi	r2,r2,4
 400184c:	10c00015 	stw	r3,0(r2)
            message[0] = (IORD(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_CMD_OFST));
 4001850:	e0bffd17 	ldw	r2,-12(fp)
 4001854:	10800a17 	ldw	r2,40(r2)
 4001858:	10800037 	ldwio	r2,0(r2)
 400185c:	1007883a 	mov	r3,r2
 4001860:	e0bffc17 	ldw	r2,-16(fp)
 4001864:	10c00015 	stw	r3,0(r2)
        }
        /* Restore original state of interrupt mask */
        IOWR(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_INTR_OFST, data);
 4001868:	e0bffd17 	ldw	r2,-12(fp)
 400186c:	10800a17 	ldw	r2,40(r2)
 4001870:	10800304 	addi	r2,r2,12
 4001874:	1007883a 	mov	r3,r2
 4001878:	e0bffe17 	ldw	r2,-8(fp)
 400187c:	18800035 	stwio	r2,0(r3)

        /* Return success on complete retrieve message
         * otherwise timeout and exit with error
         */
        if (status)
 4001880:	e0bfff17 	ldw	r2,-4(fp)
 4001884:	10000226 	beq	r2,zero,4001890 <altera_avalon_mailbox_retrieve_poll+0x110>
          return 0;
 4001888:	0005883a 	mov	r2,zero
 400188c:	00000606 	br	40018a8 <altera_avalon_mailbox_retrieve_poll+0x128>
      }
      /* Invalid Null dev and message */
      message[1] = 0;
 4001890:	e0bffc17 	ldw	r2,-16(fp)
 4001894:	10800104 	addi	r2,r2,4
 4001898:	10000015 	stw	zero,0(r2)
      message[0] = 0;
 400189c:	e0bffc17 	ldw	r2,-16(fp)
 40018a0:	10000015 	stw	zero,0(r2)
      return -EINVAL;
 40018a4:	00bffa84 	movi	r2,-22
}
 40018a8:	e037883a 	mov	sp,fp
 40018ac:	dfc00117 	ldw	ra,4(sp)
 40018b0:	df000017 	ldw	fp,0(sp)
 40018b4:	dec00204 	addi	sp,sp,8
 40018b8:	f800283a 	ret

040018bc <alt_avalon_timer_sc_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void alt_avalon_timer_sc_irq (void* base)
#else
static void alt_avalon_timer_sc_irq (void* base, alt_u32 id)
#endif
{
 40018bc:	defffa04 	addi	sp,sp,-24
 40018c0:	dfc00515 	stw	ra,20(sp)
 40018c4:	df000415 	stw	fp,16(sp)
 40018c8:	df000404 	addi	fp,sp,16
 40018cc:	e13ffc15 	stw	r4,-16(fp)
  alt_irq_context cpu_sr;
  
  /* clear the interrupt */
  IOWR_ALTERA_AVALON_TIMER_STATUS (base, 0);
 40018d0:	0007883a 	mov	r3,zero
 40018d4:	e0bffc17 	ldw	r2,-16(fp)
 40018d8:	10c00035 	stwio	r3,0(r2)
  /* 
   * Dummy read to ensure IRQ is negated before the ISR returns.
   * The control register is read because reading the status
   * register has side-effects per the register map documentation.
   */
  IORD_ALTERA_AVALON_TIMER_CONTROL (base);
 40018dc:	e0bffc17 	ldw	r2,-16(fp)
 40018e0:	10800104 	addi	r2,r2,4
 40018e4:	10800037 	ldwio	r2,0(r2)
  NIOS2_READ_STATUS (context);
 40018e8:	0005303a 	rdctl	r2,status
 40018ec:	e0bffd15 	stw	r2,-12(fp)
  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 40018f0:	e0fffd17 	ldw	r3,-12(fp)
 40018f4:	00bfff84 	movi	r2,-2
 40018f8:	1884703a 	and	r2,r3,r2
 40018fc:	1001703a 	wrctl	status,r2
  return context;
 4001900:	e0bffd17 	ldw	r2,-12(fp)

  /* 
   * Notify the system of a clock tick. disable interrupts 
   * during this time to safely support ISR preemption
   */
  cpu_sr = alt_irq_disable_all();
 4001904:	e0bfff15 	stw	r2,-4(fp)
  alt_tick ();
 4001908:	40026240 	call	4002624 <alt_tick>
 400190c:	e0bfff17 	ldw	r2,-4(fp)
 4001910:	e0bffe15 	stw	r2,-8(fp)
  NIOS2_WRITE_STATUS (context);
 4001914:	e0bffe17 	ldw	r2,-8(fp)
 4001918:	1001703a 	wrctl	status,r2
}
 400191c:	0001883a 	nop
  alt_irq_enable_all(cpu_sr);
}
 4001920:	0001883a 	nop
 4001924:	e037883a 	mov	sp,fp
 4001928:	dfc00117 	ldw	ra,4(sp)
 400192c:	df000017 	ldw	fp,0(sp)
 4001930:	dec00204 	addi	sp,sp,8
 4001934:	f800283a 	ret

04001938 <alt_avalon_timer_sc_init>:
 * auto-generated alt_sys_init() function.
 */

void alt_avalon_timer_sc_init (void* base, alt_u32 irq_controller_id, 
                                alt_u32 irq, alt_u32 freq)
{
 4001938:	defff804 	addi	sp,sp,-32
 400193c:	dfc00715 	stw	ra,28(sp)
 4001940:	df000615 	stw	fp,24(sp)
 4001944:	df000604 	addi	fp,sp,24
 4001948:	e13ffe15 	stw	r4,-8(fp)
 400194c:	e17ffd15 	stw	r5,-12(fp)
 4001950:	e1bffc15 	stw	r6,-16(fp)
 4001954:	e1fffb15 	stw	r7,-20(fp)
 4001958:	e0bffb17 	ldw	r2,-20(fp)
 400195c:	e0bfff15 	stw	r2,-4(fp)
 * in order to initialise the value of the clock frequency.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_sysclk_init (alt_u32 nticks)
{
  if (! _alt_tick_rate)
 4001960:	d0a5ce17 	ldw	r2,-26824(gp)
 4001964:	1000031e 	bne	r2,zero,4001974 <alt_avalon_timer_sc_init+0x3c>
  {
    _alt_tick_rate = nticks;
 4001968:	e0bfff17 	ldw	r2,-4(fp)
 400196c:	d0a5ce15 	stw	r2,-26824(gp)
    return 0;
 4001970:	00000106 	br	4001978 <alt_avalon_timer_sc_init+0x40>
  }
  else
  {
    return -1;
 4001974:	0001883a 	nop
  
  alt_sysclk_init (freq);
  
  /* set to free running mode */
  
  IOWR_ALTERA_AVALON_TIMER_CONTROL (base, 
 4001978:	e0bffe17 	ldw	r2,-8(fp)
 400197c:	10800104 	addi	r2,r2,4
 4001980:	00c001c4 	movi	r3,7
 4001984:	10c00035 	stwio	r3,0(r2)
            ALTERA_AVALON_TIMER_CONTROL_CONT_MSK |
            ALTERA_AVALON_TIMER_CONTROL_START_MSK);

  /* register the interrupt handler, and enable the interrupt */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, alt_avalon_timer_sc_irq, 
 4001988:	d8000015 	stw	zero,0(sp)
 400198c:	e1fffe17 	ldw	r7,-8(fp)
 4001990:	01810034 	movhi	r6,1024
 4001994:	31862f04 	addi	r6,r6,6332
 4001998:	e17ffc17 	ldw	r5,-16(fp)
 400199c:	e13ffd17 	ldw	r4,-12(fp)
 40019a0:	4001eb00 	call	4001eb0 <alt_ic_isr_register>
                      base, NULL);
#else
  alt_irq_register (irq, base, alt_avalon_timer_sc_irq);
#endif  
}
 40019a4:	0001883a 	nop
 40019a8:	e037883a 	mov	sp,fp
 40019ac:	dfc00117 	ldw	ra,4(sp)
 40019b0:	df000017 	ldw	fp,0(sp)
 40019b4:	dec00204 	addi	sp,sp,8
 40019b8:	f800283a 	ret

040019bc <alt_alarm_start>:
 */ 

int alt_alarm_start (alt_alarm* alarm, alt_u32 nticks,
                     alt_u32 (*callback) (void* context),
                     void* context)
{
 40019bc:	defff504 	addi	sp,sp,-44
 40019c0:	df000a15 	stw	fp,40(sp)
 40019c4:	df000a04 	addi	fp,sp,40
 40019c8:	e13ff915 	stw	r4,-28(fp)
 40019cc:	e17ff815 	stw	r5,-32(fp)
 40019d0:	e1bff715 	stw	r6,-36(fp)
 40019d4:	e1fff615 	stw	r7,-40(fp)
  alt_irq_context irq_context;
  alt_u32 current_nticks = 0;
 40019d8:	e03fff15 	stw	zero,-4(fp)
  return _alt_tick_rate;
 40019dc:	d0a5ce17 	ldw	r2,-26824(gp)
  
  if (alt_ticks_per_second ())
 40019e0:	10003e26 	beq	r2,zero,4001adc <alt_alarm_start+0x120>
  {
    if (alarm)
 40019e4:	e0bff917 	ldw	r2,-28(fp)
 40019e8:	10003a26 	beq	r2,zero,4001ad4 <alt_alarm_start+0x118>
    {
      alarm->callback = callback;
 40019ec:	e0bff917 	ldw	r2,-28(fp)
 40019f0:	e0fff717 	ldw	r3,-36(fp)
 40019f4:	10c00315 	stw	r3,12(r2)
      alarm->context  = context;
 40019f8:	e0bff917 	ldw	r2,-28(fp)
 40019fc:	e0fff617 	ldw	r3,-40(fp)
 4001a00:	10c00515 	stw	r3,20(r2)
  NIOS2_READ_STATUS (context);
 4001a04:	0005303a 	rdctl	r2,status
 4001a08:	e0bffd15 	stw	r2,-12(fp)
  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 4001a0c:	e0fffd17 	ldw	r3,-12(fp)
 4001a10:	00bfff84 	movi	r2,-2
 4001a14:	1884703a 	and	r2,r3,r2
 4001a18:	1001703a 	wrctl	status,r2
  return context;
 4001a1c:	e0bffd17 	ldw	r2,-12(fp)
 
      irq_context = alt_irq_disable_all ();
 4001a20:	e0bffe15 	stw	r2,-8(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
 4001a24:	d0a5cf17 	ldw	r2,-26820(gp)
      
      current_nticks = alt_nticks();
 4001a28:	e0bfff15 	stw	r2,-4(fp)
      
      alarm->time = nticks + current_nticks + 1; 
 4001a2c:	e0fff817 	ldw	r3,-32(fp)
 4001a30:	e0bfff17 	ldw	r2,-4(fp)
 4001a34:	1885883a 	add	r2,r3,r2
 4001a38:	10c00044 	addi	r3,r2,1
 4001a3c:	e0bff917 	ldw	r2,-28(fp)
 4001a40:	10c00215 	stw	r3,8(r2)
      /* 
       * If the desired alarm time causes a roll-over, set the rollover
       * flag. This will prevent the subsequent tick event from causing
       * an alarm too early.
       */
      if(alarm->time < current_nticks)
 4001a44:	e0bff917 	ldw	r2,-28(fp)
 4001a48:	10c00217 	ldw	r3,8(r2)
 4001a4c:	e0bfff17 	ldw	r2,-4(fp)
 4001a50:	1880042e 	bgeu	r3,r2,4001a64 <alt_alarm_start+0xa8>
      {
        alarm->rollover = 1;
 4001a54:	e0bff917 	ldw	r2,-28(fp)
 4001a58:	00c00044 	movi	r3,1
 4001a5c:	10c00405 	stb	r3,16(r2)
 4001a60:	00000206 	br	4001a6c <alt_alarm_start+0xb0>
      }
      else
      {
        alarm->rollover = 0;
 4001a64:	e0bff917 	ldw	r2,-28(fp)
 4001a68:	10000405 	stb	zero,16(r2)
      }
    
      alt_llist_insert (&alt_alarm_list, &alarm->llist);
 4001a6c:	e0bff917 	ldw	r2,-28(fp)
 4001a70:	d0e00904 	addi	r3,gp,-32732
 4001a74:	e0fffb15 	stw	r3,-20(fp)
 4001a78:	e0bffa15 	stw	r2,-24(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
 4001a7c:	e0bffa17 	ldw	r2,-24(fp)
 4001a80:	e0fffb17 	ldw	r3,-20(fp)
 4001a84:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
 4001a88:	e0bffb17 	ldw	r2,-20(fp)
 4001a8c:	10c00017 	ldw	r3,0(r2)
 4001a90:	e0bffa17 	ldw	r2,-24(fp)
 4001a94:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
 4001a98:	e0bffb17 	ldw	r2,-20(fp)
 4001a9c:	10800017 	ldw	r2,0(r2)
 4001aa0:	e0fffa17 	ldw	r3,-24(fp)
 4001aa4:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
 4001aa8:	e0bffb17 	ldw	r2,-20(fp)
 4001aac:	e0fffa17 	ldw	r3,-24(fp)
 4001ab0:	10c00015 	stw	r3,0(r2)
}
 4001ab4:	0001883a 	nop
 4001ab8:	e0bffe17 	ldw	r2,-8(fp)
 4001abc:	e0bffc15 	stw	r2,-16(fp)
  NIOS2_WRITE_STATUS (context);
 4001ac0:	e0bffc17 	ldw	r2,-16(fp)
 4001ac4:	1001703a 	wrctl	status,r2
}
 4001ac8:	0001883a 	nop
      alt_irq_enable_all (irq_context);

      return 0;
 4001acc:	0005883a 	mov	r2,zero
 4001ad0:	00000306 	br	4001ae0 <alt_alarm_start+0x124>
    }
    else
    {
      return -EINVAL;
 4001ad4:	00bffa84 	movi	r2,-22
 4001ad8:	00000106 	br	4001ae0 <alt_alarm_start+0x124>
    }
  }
  else
  {
    return -ENOTSUP;
 4001adc:	00bfde84 	movi	r2,-134
  }
}
 4001ae0:	e037883a 	mov	sp,fp
 4001ae4:	df000017 	ldw	fp,0(sp)
 4001ae8:	dec00104 	addi	sp,sp,4
 4001aec:	f800283a 	ret

04001af0 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 4001af0:	defffe04 	addi	sp,sp,-8
 4001af4:	dfc00115 	stw	ra,4(sp)
 4001af8:	df000015 	stw	fp,0(sp)
 4001afc:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
 4001b00:	d0a00717 	ldw	r2,-32740(gp)
 4001b04:	10000326 	beq	r2,zero,4001b14 <alt_get_errno+0x24>
 4001b08:	d0a00717 	ldw	r2,-32740(gp)
 4001b0c:	103ee83a 	callr	r2
 4001b10:	00000106 	br	4001b18 <alt_get_errno+0x28>
 4001b14:	d0a5d104 	addi	r2,gp,-26812
}
 4001b18:	e037883a 	mov	sp,fp
 4001b1c:	dfc00117 	ldw	ra,4(sp)
 4001b20:	df000017 	ldw	fp,0(sp)
 4001b24:	dec00204 	addi	sp,sp,8
 4001b28:	f800283a 	ret

04001b2c <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
 4001b2c:	defffb04 	addi	sp,sp,-20
 4001b30:	dfc00415 	stw	ra,16(sp)
 4001b34:	df000315 	stw	fp,12(sp)
 4001b38:	df000304 	addi	fp,sp,12
 4001b3c:	e13ffd15 	stw	r4,-12(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
 4001b40:	e0bffd17 	ldw	r2,-12(fp)
 4001b44:	10000916 	blt	r2,zero,4001b6c <close+0x40>
 4001b48:	e0fffd17 	ldw	r3,-12(fp)
 4001b4c:	1805883a 	mov	r2,r3
 4001b50:	1085883a 	add	r2,r2,r2
 4001b54:	10c5883a 	add	r2,r2,r3
 4001b58:	100490ba 	slli	r2,r2,2
 4001b5c:	00c10034 	movhi	r3,1024
 4001b60:	18cfd504 	addi	r3,r3,16212
 4001b64:	10c5883a 	add	r2,r2,r3
 4001b68:	00000106 	br	4001b70 <close+0x44>
 4001b6c:	0005883a 	mov	r2,zero
 4001b70:	e0bfff15 	stw	r2,-4(fp)

  if (fd)
 4001b74:	e0bfff17 	ldw	r2,-4(fp)
 4001b78:	10001926 	beq	r2,zero,4001be0 <close+0xb4>
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
 4001b7c:	e0bfff17 	ldw	r2,-4(fp)
 4001b80:	10800017 	ldw	r2,0(r2)
 4001b84:	10800417 	ldw	r2,16(r2)
 4001b88:	10000626 	beq	r2,zero,4001ba4 <close+0x78>
 4001b8c:	e0bfff17 	ldw	r2,-4(fp)
 4001b90:	10800017 	ldw	r2,0(r2)
 4001b94:	10800417 	ldw	r2,16(r2)
 4001b98:	e13fff17 	ldw	r4,-4(fp)
 4001b9c:	103ee83a 	callr	r2
 4001ba0:	00000106 	br	4001ba8 <close+0x7c>
 4001ba4:	0005883a 	mov	r2,zero
 4001ba8:	e0bffe15 	stw	r2,-8(fp)

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
 4001bac:	e13ffd17 	ldw	r4,-12(fp)
 4001bb0:	40025100 	call	4002510 <alt_release_fd>
    if (rval < 0)
 4001bb4:	e0bffe17 	ldw	r2,-8(fp)
 4001bb8:	1000070e 	bge	r2,zero,4001bd8 <close+0xac>
    {
      ALT_ERRNO = -rval;
 4001bbc:	4001af00 	call	4001af0 <alt_get_errno>
 4001bc0:	1007883a 	mov	r3,r2
 4001bc4:	e0bffe17 	ldw	r2,-8(fp)
 4001bc8:	0085c83a 	sub	r2,zero,r2
 4001bcc:	18800015 	stw	r2,0(r3)
      return -1;
 4001bd0:	00bfffc4 	movi	r2,-1
 4001bd4:	00000706 	br	4001bf4 <close+0xc8>
    }
    return 0;
 4001bd8:	0005883a 	mov	r2,zero
 4001bdc:	00000506 	br	4001bf4 <close+0xc8>
  }
  else
  {
    ALT_ERRNO = EBADFD;
 4001be0:	4001af00 	call	4001af0 <alt_get_errno>
 4001be4:	1007883a 	mov	r3,r2
 4001be8:	00801444 	movi	r2,81
 4001bec:	18800015 	stw	r2,0(r3)
    return -1;
 4001bf0:	00bfffc4 	movi	r2,-1
  }
}
 4001bf4:	e037883a 	mov	sp,fp
 4001bf8:	dfc00117 	ldw	ra,4(sp)
 4001bfc:	df000017 	ldw	fp,0(sp)
 4001c00:	dec00204 	addi	sp,sp,8
 4001c04:	f800283a 	ret

04001c08 <alt_dcache_flush_all>:
/*
 * alt_dcache_flush_all() is called to flush the entire data cache.
 */

void alt_dcache_flush_all (void)
{
 4001c08:	deffff04 	addi	sp,sp,-4
 4001c0c:	df000015 	stw	fp,0(sp)
 4001c10:	d839883a 	mov	fp,sp
  for (i = (char*) 0; i < (char*) NIOS2_DCACHE_SIZE; i+= NIOS2_DCACHE_LINE_SIZE)
  { 
    __asm__ volatile ("flushd (%0)" :: "r" (i));
  }
#endif /* NIOS2_DCACHE_SIZE > 0 */
}
 4001c14:	0001883a 	nop
 4001c18:	e037883a 	mov	sp,fp
 4001c1c:	df000017 	ldw	fp,0(sp)
 4001c20:	dec00104 	addi	sp,sp,4
 4001c24:	f800283a 	ret

04001c28 <alt_dev_null_write>:
 * by the alt_dev_null device. It simple discards all data passed to it, and
 * indicates that the data has been successfully transmitted.
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
 4001c28:	defffc04 	addi	sp,sp,-16
 4001c2c:	df000315 	stw	fp,12(sp)
 4001c30:	df000304 	addi	fp,sp,12
 4001c34:	e13fff15 	stw	r4,-4(fp)
 4001c38:	e17ffe15 	stw	r5,-8(fp)
 4001c3c:	e1bffd15 	stw	r6,-12(fp)
  return len;
 4001c40:	e0bffd17 	ldw	r2,-12(fp)
}
 4001c44:	e037883a 	mov	sp,fp
 4001c48:	df000017 	ldw	fp,0(sp)
 4001c4c:	dec00104 	addi	sp,sp,4
 4001c50:	f800283a 	ret

04001c54 <alt_get_errno>:
{
 4001c54:	defffe04 	addi	sp,sp,-8
 4001c58:	dfc00115 	stw	ra,4(sp)
 4001c5c:	df000015 	stw	fp,0(sp)
 4001c60:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
 4001c64:	d0a00717 	ldw	r2,-32740(gp)
 4001c68:	10000326 	beq	r2,zero,4001c78 <alt_get_errno+0x24>
 4001c6c:	d0a00717 	ldw	r2,-32740(gp)
 4001c70:	103ee83a 	callr	r2
 4001c74:	00000106 	br	4001c7c <alt_get_errno+0x28>
 4001c78:	d0a5d104 	addi	r2,gp,-26812
}
 4001c7c:	e037883a 	mov	sp,fp
 4001c80:	dfc00117 	ldw	ra,4(sp)
 4001c84:	df000017 	ldw	fp,0(sp)
 4001c88:	dec00204 	addi	sp,sp,8
 4001c8c:	f800283a 	ret

04001c90 <alt_dev_llist_insert>:
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
 4001c90:	defffa04 	addi	sp,sp,-24
 4001c94:	dfc00515 	stw	ra,20(sp)
 4001c98:	df000415 	stw	fp,16(sp)
 4001c9c:	df000404 	addi	fp,sp,16
 4001ca0:	e13ffd15 	stw	r4,-12(fp)
 4001ca4:	e17ffc15 	stw	r5,-16(fp)
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
 4001ca8:	e0bffd17 	ldw	r2,-12(fp)
 4001cac:	10000326 	beq	r2,zero,4001cbc <alt_dev_llist_insert+0x2c>
 4001cb0:	e0bffd17 	ldw	r2,-12(fp)
 4001cb4:	10800217 	ldw	r2,8(r2)
 4001cb8:	1000061e 	bne	r2,zero,4001cd4 <alt_dev_llist_insert+0x44>
  {
    ALT_ERRNO = EINVAL;
 4001cbc:	4001c540 	call	4001c54 <alt_get_errno>
 4001cc0:	1007883a 	mov	r3,r2
 4001cc4:	00800584 	movi	r2,22
 4001cc8:	18800015 	stw	r2,0(r3)
    return -EINVAL;
 4001ccc:	00bffa84 	movi	r2,-22
 4001cd0:	00001406 	br	4001d24 <alt_dev_llist_insert+0x94>
  
  /*
   * register the device.
   */
  
  alt_llist_insert(list, &dev->llist);
 4001cd4:	e0bffd17 	ldw	r2,-12(fp)
 4001cd8:	e0fffc17 	ldw	r3,-16(fp)
 4001cdc:	e0ffff15 	stw	r3,-4(fp)
 4001ce0:	e0bffe15 	stw	r2,-8(fp)
  entry->previous = list;
 4001ce4:	e0bffe17 	ldw	r2,-8(fp)
 4001ce8:	e0ffff17 	ldw	r3,-4(fp)
 4001cec:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
 4001cf0:	e0bfff17 	ldw	r2,-4(fp)
 4001cf4:	10c00017 	ldw	r3,0(r2)
 4001cf8:	e0bffe17 	ldw	r2,-8(fp)
 4001cfc:	10c00015 	stw	r3,0(r2)
  list->next->previous = entry;
 4001d00:	e0bfff17 	ldw	r2,-4(fp)
 4001d04:	10800017 	ldw	r2,0(r2)
 4001d08:	e0fffe17 	ldw	r3,-8(fp)
 4001d0c:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
 4001d10:	e0bfff17 	ldw	r2,-4(fp)
 4001d14:	e0fffe17 	ldw	r3,-8(fp)
 4001d18:	10c00015 	stw	r3,0(r2)
}
 4001d1c:	0001883a 	nop

  return 0;  
 4001d20:	0005883a 	mov	r2,zero
}
 4001d24:	e037883a 	mov	sp,fp
 4001d28:	dfc00117 	ldw	ra,4(sp)
 4001d2c:	df000017 	ldw	fp,0(sp)
 4001d30:	dec00204 	addi	sp,sp,8
 4001d34:	f800283a 	ret

04001d38 <_do_ctors>:
/*
 * Run the C++ static constructors.
 */

void _do_ctors(void)
{
 4001d38:	defffd04 	addi	sp,sp,-12
 4001d3c:	dfc00215 	stw	ra,8(sp)
 4001d40:	df000115 	stw	fp,4(sp)
 4001d44:	df000104 	addi	fp,sp,4
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
 4001d48:	00810034 	movhi	r2,1024
 4001d4c:	108b7904 	addi	r2,r2,11748
 4001d50:	e0bfff15 	stw	r2,-4(fp)
 4001d54:	00000606 	br	4001d70 <_do_ctors+0x38>
        (*ctor) (); 
 4001d58:	e0bfff17 	ldw	r2,-4(fp)
 4001d5c:	10800017 	ldw	r2,0(r2)
 4001d60:	103ee83a 	callr	r2
  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
 4001d64:	e0bfff17 	ldw	r2,-4(fp)
 4001d68:	10bfff04 	addi	r2,r2,-4
 4001d6c:	e0bfff15 	stw	r2,-4(fp)
 4001d70:	e0ffff17 	ldw	r3,-4(fp)
 4001d74:	00810034 	movhi	r2,1024
 4001d78:	108b7a04 	addi	r2,r2,11752
 4001d7c:	18bff62e 	bgeu	r3,r2,4001d58 <_do_ctors+0x20>
}
 4001d80:	0001883a 	nop
 4001d84:	0001883a 	nop
 4001d88:	e037883a 	mov	sp,fp
 4001d8c:	dfc00117 	ldw	ra,4(sp)
 4001d90:	df000017 	ldw	fp,0(sp)
 4001d94:	dec00204 	addi	sp,sp,8
 4001d98:	f800283a 	ret

04001d9c <_do_dtors>:
/*
 * Run the C++ static destructors.
 */

void _do_dtors(void)
{
 4001d9c:	defffd04 	addi	sp,sp,-12
 4001da0:	dfc00215 	stw	ra,8(sp)
 4001da4:	df000115 	stw	fp,4(sp)
 4001da8:	df000104 	addi	fp,sp,4
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
 4001dac:	00810034 	movhi	r2,1024
 4001db0:	108b7904 	addi	r2,r2,11748
 4001db4:	e0bfff15 	stw	r2,-4(fp)
 4001db8:	00000606 	br	4001dd4 <_do_dtors+0x38>
        (*dtor) (); 
 4001dbc:	e0bfff17 	ldw	r2,-4(fp)
 4001dc0:	10800017 	ldw	r2,0(r2)
 4001dc4:	103ee83a 	callr	r2
  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
 4001dc8:	e0bfff17 	ldw	r2,-4(fp)
 4001dcc:	10bfff04 	addi	r2,r2,-4
 4001dd0:	e0bfff15 	stw	r2,-4(fp)
 4001dd4:	e0ffff17 	ldw	r3,-4(fp)
 4001dd8:	00810034 	movhi	r2,1024
 4001ddc:	108b7a04 	addi	r2,r2,11752
 4001de0:	18bff62e 	bgeu	r3,r2,4001dbc <_do_dtors+0x20>
}
 4001de4:	0001883a 	nop
 4001de8:	0001883a 	nop
 4001dec:	e037883a 	mov	sp,fp
 4001df0:	dfc00117 	ldw	ra,4(sp)
 4001df4:	df000017 	ldw	fp,0(sp)
 4001df8:	dec00204 	addi	sp,sp,8
 4001dfc:	f800283a 	ret

04001e00 <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
 4001e00:	defffa04 	addi	sp,sp,-24
 4001e04:	dfc00515 	stw	ra,20(sp)
 4001e08:	df000415 	stw	fp,16(sp)
 4001e0c:	df000404 	addi	fp,sp,16
 4001e10:	e13ffd15 	stw	r4,-12(fp)
 4001e14:	e17ffc15 	stw	r5,-16(fp)
  alt_dev* next = (alt_dev*) llist->next;
 4001e18:	e0bffc17 	ldw	r2,-16(fp)
 4001e1c:	10800017 	ldw	r2,0(r2)
 4001e20:	e0bfff15 	stw	r2,-4(fp)
  alt_32 len;

  len  = strlen(name) + 1;
 4001e24:	e13ffd17 	ldw	r4,-12(fp)
 4001e28:	4002b680 	call	4002b68 <strlen>
 4001e2c:	10800044 	addi	r2,r2,1
 4001e30:	e0bffe15 	stw	r2,-8(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
 4001e34:	00000d06 	br	4001e6c <alt_find_dev+0x6c>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
 4001e38:	e0bfff17 	ldw	r2,-4(fp)
 4001e3c:	10800217 	ldw	r2,8(r2)
 4001e40:	e0fffe17 	ldw	r3,-8(fp)
 4001e44:	180d883a 	mov	r6,r3
 4001e48:	e17ffd17 	ldw	r5,-12(fp)
 4001e4c:	1009883a 	mov	r4,r2
 4001e50:	40029f00 	call	40029f0 <memcmp>
 4001e54:	1000021e 	bne	r2,zero,4001e60 <alt_find_dev+0x60>
    {
      /* match found */

      return next;
 4001e58:	e0bfff17 	ldw	r2,-4(fp)
 4001e5c:	00000706 	br	4001e7c <alt_find_dev+0x7c>
    }
    next = (alt_dev*) next->llist.next;
 4001e60:	e0bfff17 	ldw	r2,-4(fp)
 4001e64:	10800017 	ldw	r2,0(r2)
 4001e68:	e0bfff15 	stw	r2,-4(fp)
  while (next != (alt_dev*) llist)
 4001e6c:	e0ffff17 	ldw	r3,-4(fp)
 4001e70:	e0bffc17 	ldw	r2,-16(fp)
 4001e74:	18bff01e 	bne	r3,r2,4001e38 <alt_find_dev+0x38>
  }
  
  /* No match found */
  
  return NULL;
 4001e78:	0005883a 	mov	r2,zero
}
 4001e7c:	e037883a 	mov	sp,fp
 4001e80:	dfc00117 	ldw	ra,4(sp)
 4001e84:	df000017 	ldw	fp,0(sp)
 4001e88:	dec00204 	addi	sp,sp,8
 4001e8c:	f800283a 	ret

04001e90 <alt_icache_flush_all>:
/*
 * alt_icache_flush_all() is called to flush the entire instruction cache.
 */

void alt_icache_flush_all (void)
{
 4001e90:	deffff04 	addi	sp,sp,-4
 4001e94:	df000015 	stw	fp,0(sp)
 4001e98:	d839883a 	mov	fp,sp
#if NIOS2_ICACHE_SIZE > 0
  alt_icache_flush (0, NIOS2_ICACHE_SIZE);
#endif
}
 4001e9c:	0001883a 	nop
 4001ea0:	e037883a 	mov	sp,fp
 4001ea4:	df000017 	ldw	fp,0(sp)
 4001ea8:	dec00104 	addi	sp,sp,4
 4001eac:	f800283a 	ret

04001eb0 <alt_ic_isr_register>:
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
 4001eb0:	defff904 	addi	sp,sp,-28
 4001eb4:	dfc00615 	stw	ra,24(sp)
 4001eb8:	df000515 	stw	fp,20(sp)
 4001ebc:	df000504 	addi	fp,sp,20
 4001ec0:	e13fff15 	stw	r4,-4(fp)
 4001ec4:	e17ffe15 	stw	r5,-8(fp)
 4001ec8:	e1bffd15 	stw	r6,-12(fp)
 4001ecc:	e1fffc15 	stw	r7,-16(fp)
    return alt_iic_isr_register(ic_id, irq, isr, isr_context, flags);
 4001ed0:	e0800217 	ldw	r2,8(fp)
 4001ed4:	d8800015 	stw	r2,0(sp)
 4001ed8:	e1fffc17 	ldw	r7,-16(fp)
 4001edc:	e1bffd17 	ldw	r6,-12(fp)
 4001ee0:	e17ffe17 	ldw	r5,-8(fp)
 4001ee4:	e13fff17 	ldw	r4,-4(fp)
 4001ee8:	40020600 	call	4002060 <alt_iic_isr_register>
}  
 4001eec:	e037883a 	mov	sp,fp
 4001ef0:	dfc00117 	ldw	ra,4(sp)
 4001ef4:	df000017 	ldw	fp,0(sp)
 4001ef8:	dec00204 	addi	sp,sp,8
 4001efc:	f800283a 	ret

04001f00 <alt_ic_irq_enable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_enable (alt_u32 ic_id, alt_u32 irq)
{
 4001f00:	defff904 	addi	sp,sp,-28
 4001f04:	df000615 	stw	fp,24(sp)
 4001f08:	df000604 	addi	fp,sp,24
 4001f0c:	e13ffb15 	stw	r4,-20(fp)
 4001f10:	e17ffa15 	stw	r5,-24(fp)
 4001f14:	e0bffa17 	ldw	r2,-24(fp)
 4001f18:	e0bfff15 	stw	r2,-4(fp)
  NIOS2_READ_STATUS (context);
 4001f1c:	0005303a 	rdctl	r2,status
 4001f20:	e0bffe15 	stw	r2,-8(fp)
  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 4001f24:	e0fffe17 	ldw	r3,-8(fp)
 4001f28:	00bfff84 	movi	r2,-2
 4001f2c:	1884703a 	and	r2,r3,r2
 4001f30:	1001703a 	wrctl	status,r2
  return context;
 4001f34:	e0bffe17 	ldw	r2,-8(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
 4001f38:	e0bffd15 	stw	r2,-12(fp)

  alt_irq_active |= (1 << id);
 4001f3c:	00c00044 	movi	r3,1
 4001f40:	e0bfff17 	ldw	r2,-4(fp)
 4001f44:	1884983a 	sll	r2,r3,r2
 4001f48:	1007883a 	mov	r3,r2
 4001f4c:	d0a5cd17 	ldw	r2,-26828(gp)
 4001f50:	1884b03a 	or	r2,r3,r2
 4001f54:	d0a5cd15 	stw	r2,-26828(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
 4001f58:	d0a5cd17 	ldw	r2,-26828(gp)
 4001f5c:	100170fa 	wrctl	ienable,r2
 4001f60:	e0bffd17 	ldw	r2,-12(fp)
 4001f64:	e0bffc15 	stw	r2,-16(fp)
  NIOS2_WRITE_STATUS (context);
 4001f68:	e0bffc17 	ldw	r2,-16(fp)
 4001f6c:	1001703a 	wrctl	status,r2
}
 4001f70:	0001883a 	nop

  alt_irq_enable_all(status);

  return 0;
 4001f74:	0005883a 	mov	r2,zero
    return alt_irq_enable(irq);
}
 4001f78:	e037883a 	mov	sp,fp
 4001f7c:	df000017 	ldw	fp,0(sp)
 4001f80:	dec00104 	addi	sp,sp,4
 4001f84:	f800283a 	ret

04001f88 <alt_ic_irq_disable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_disable(alt_u32 ic_id, alt_u32 irq)
{
 4001f88:	defff904 	addi	sp,sp,-28
 4001f8c:	df000615 	stw	fp,24(sp)
 4001f90:	df000604 	addi	fp,sp,24
 4001f94:	e13ffb15 	stw	r4,-20(fp)
 4001f98:	e17ffa15 	stw	r5,-24(fp)
 4001f9c:	e0bffa17 	ldw	r2,-24(fp)
 4001fa0:	e0bfff15 	stw	r2,-4(fp)
  NIOS2_READ_STATUS (context);
 4001fa4:	0005303a 	rdctl	r2,status
 4001fa8:	e0bffe15 	stw	r2,-8(fp)
  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 4001fac:	e0fffe17 	ldw	r3,-8(fp)
 4001fb0:	00bfff84 	movi	r2,-2
 4001fb4:	1884703a 	and	r2,r3,r2
 4001fb8:	1001703a 	wrctl	status,r2
  return context;
 4001fbc:	e0bffe17 	ldw	r2,-8(fp)
  status = alt_irq_disable_all ();
 4001fc0:	e0bffd15 	stw	r2,-12(fp)
  alt_irq_active &= ~(1 << id);
 4001fc4:	00c00044 	movi	r3,1
 4001fc8:	e0bfff17 	ldw	r2,-4(fp)
 4001fcc:	1884983a 	sll	r2,r3,r2
 4001fd0:	0084303a 	nor	r2,zero,r2
 4001fd4:	1007883a 	mov	r3,r2
 4001fd8:	d0a5cd17 	ldw	r2,-26828(gp)
 4001fdc:	1884703a 	and	r2,r3,r2
 4001fe0:	d0a5cd15 	stw	r2,-26828(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
 4001fe4:	d0a5cd17 	ldw	r2,-26828(gp)
 4001fe8:	100170fa 	wrctl	ienable,r2
 4001fec:	e0bffd17 	ldw	r2,-12(fp)
 4001ff0:	e0bffc15 	stw	r2,-16(fp)
  NIOS2_WRITE_STATUS (context);
 4001ff4:	e0bffc17 	ldw	r2,-16(fp)
 4001ff8:	1001703a 	wrctl	status,r2
}
 4001ffc:	0001883a 	nop
  return 0;
 4002000:	0005883a 	mov	r2,zero
    return alt_irq_disable(irq);
}
 4002004:	e037883a 	mov	sp,fp
 4002008:	df000017 	ldw	fp,0(sp)
 400200c:	dec00104 	addi	sp,sp,4
 4002010:	f800283a 	ret

04002014 <alt_ic_irq_enabled>:
  * @param irq              IRQ number
  * @return                 Zero if corresponding interrupt is disabled and
  *                         non-zero otherwise.
  */
alt_u32 alt_ic_irq_enabled(alt_u32 ic_id, alt_u32 irq)
{
 4002014:	defffc04 	addi	sp,sp,-16
 4002018:	df000315 	stw	fp,12(sp)
 400201c:	df000304 	addi	fp,sp,12
 4002020:	e13ffe15 	stw	r4,-8(fp)
 4002024:	e17ffd15 	stw	r5,-12(fp)
    alt_u32 irq_enabled;

    NIOS2_READ_IENABLE(irq_enabled);
 4002028:	000530fa 	rdctl	r2,ienable
 400202c:	e0bfff15 	stw	r2,-4(fp)

    return (irq_enabled & (1 << irq)) ? 1: 0;
 4002030:	00c00044 	movi	r3,1
 4002034:	e0bffd17 	ldw	r2,-12(fp)
 4002038:	1884983a 	sll	r2,r3,r2
 400203c:	1007883a 	mov	r3,r2
 4002040:	e0bfff17 	ldw	r2,-4(fp)
 4002044:	1884703a 	and	r2,r3,r2
 4002048:	1004c03a 	cmpne	r2,r2,zero
 400204c:	10803fcc 	andi	r2,r2,255
}
 4002050:	e037883a 	mov	sp,fp
 4002054:	df000017 	ldw	fp,0(sp)
 4002058:	dec00104 	addi	sp,sp,4
 400205c:	f800283a 	ret

04002060 <alt_iic_isr_register>:
  * @param flags            
  * @return                 0 if successful, else error (-1)
  */
int alt_iic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
 4002060:	defff504 	addi	sp,sp,-44
 4002064:	dfc00a15 	stw	ra,40(sp)
 4002068:	df000915 	stw	fp,36(sp)
 400206c:	df000904 	addi	fp,sp,36
 4002070:	e13ffa15 	stw	r4,-24(fp)
 4002074:	e17ff915 	stw	r5,-28(fp)
 4002078:	e1bff815 	stw	r6,-32(fp)
 400207c:	e1fff715 	stw	r7,-36(fp)
  int rc = -EINVAL;  
 4002080:	00bffa84 	movi	r2,-22
 4002084:	e0bfff15 	stw	r2,-4(fp)
  int id = irq;             /* IRQ interpreted as the interrupt ID. */
 4002088:	e0bff917 	ldw	r2,-28(fp)
 400208c:	e0bffe15 	stw	r2,-8(fp)
  alt_irq_context status;

  if (id < ALT_NIRQ)
 4002090:	e0bffe17 	ldw	r2,-8(fp)
 4002094:	10800808 	cmpgei	r2,r2,32
 4002098:	1000251e 	bne	r2,zero,4002130 <alt_iic_isr_register+0xd0>
  NIOS2_READ_STATUS (context);
 400209c:	0005303a 	rdctl	r2,status
 40020a0:	e0bffc15 	stw	r2,-16(fp)
  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 40020a4:	e0fffc17 	ldw	r3,-16(fp)
 40020a8:	00bfff84 	movi	r2,-2
 40020ac:	1884703a 	and	r2,r3,r2
 40020b0:	1001703a 	wrctl	status,r2
  return context;
 40020b4:	e0bffc17 	ldw	r2,-16(fp)
     * interrupts are disabled while the handler tables are updated to ensure
     * that an interrupt doesn't occur while the tables are in an inconsistant
     * state.
     */

    status = alt_irq_disable_all();
 40020b8:	e0bffd15 	stw	r2,-12(fp)

    alt_irq[id].handler = isr;
 40020bc:	e0bffe17 	ldw	r2,-8(fp)
 40020c0:	100890fa 	slli	r4,r2,3
 40020c4:	e0fff817 	ldw	r3,-32(fp)
 40020c8:	00810034 	movhi	r2,1024
 40020cc:	2085883a 	add	r2,r4,r2
 40020d0:	10d71015 	stw	r3,23616(r2)
    alt_irq[id].context = isr_context;
 40020d4:	e0bffe17 	ldw	r2,-8(fp)
 40020d8:	100890fa 	slli	r4,r2,3
 40020dc:	e0fff717 	ldw	r3,-36(fp)
 40020e0:	00810034 	movhi	r2,1024
 40020e4:	2085883a 	add	r2,r4,r2
 40020e8:	10d71115 	stw	r3,23620(r2)

    rc = (isr) ? alt_ic_irq_enable(ic_id, id) : alt_ic_irq_disable(ic_id, id);
 40020ec:	e0bff817 	ldw	r2,-32(fp)
 40020f0:	10000526 	beq	r2,zero,4002108 <alt_iic_isr_register+0xa8>
 40020f4:	e0bffe17 	ldw	r2,-8(fp)
 40020f8:	100b883a 	mov	r5,r2
 40020fc:	e13ffa17 	ldw	r4,-24(fp)
 4002100:	4001f000 	call	4001f00 <alt_ic_irq_enable>
 4002104:	00000406 	br	4002118 <alt_iic_isr_register+0xb8>
 4002108:	e0bffe17 	ldw	r2,-8(fp)
 400210c:	100b883a 	mov	r5,r2
 4002110:	e13ffa17 	ldw	r4,-24(fp)
 4002114:	4001f880 	call	4001f88 <alt_ic_irq_disable>
 4002118:	e0bfff15 	stw	r2,-4(fp)
 400211c:	e0bffd17 	ldw	r2,-12(fp)
 4002120:	e0bffb15 	stw	r2,-20(fp)
  NIOS2_WRITE_STATUS (context);
 4002124:	e0bffb17 	ldw	r2,-20(fp)
 4002128:	1001703a 	wrctl	status,r2
}
 400212c:	0001883a 	nop

    alt_irq_enable_all(status);
  }

  return rc; 
 4002130:	e0bfff17 	ldw	r2,-4(fp)
}
 4002134:	e037883a 	mov	sp,fp
 4002138:	dfc00117 	ldw	ra,4(sp)
 400213c:	df000017 	ldw	fp,0(sp)
 4002140:	dec00204 	addi	sp,sp,8
 4002144:	f800283a 	ret

04002148 <alt_open_fd>:
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
 4002148:	defff904 	addi	sp,sp,-28
 400214c:	dfc00615 	stw	ra,24(sp)
 4002150:	df000515 	stw	fp,20(sp)
 4002154:	df000504 	addi	fp,sp,20
 4002158:	e13ffe15 	stw	r4,-8(fp)
 400215c:	e17ffd15 	stw	r5,-12(fp)
 4002160:	e1bffc15 	stw	r6,-16(fp)
 4002164:	e1fffb15 	stw	r7,-20(fp)
  int old;

  old = open (name, flags, mode);
 4002168:	e1bffb17 	ldw	r6,-20(fp)
 400216c:	e17ffc17 	ldw	r5,-16(fp)
 4002170:	e13ffd17 	ldw	r4,-12(fp)
 4002174:	40023b00 	call	40023b0 <open>
 4002178:	e0bfff15 	stw	r2,-4(fp)

  if (old >= 0)
 400217c:	e0bfff17 	ldw	r2,-4(fp)
 4002180:	10002016 	blt	r2,zero,4002204 <alt_open_fd+0xbc>
  {
    fd->dev      = alt_fd_list[old].dev;
 4002184:	e0ffff17 	ldw	r3,-4(fp)
 4002188:	1805883a 	mov	r2,r3
 400218c:	1085883a 	add	r2,r2,r2
 4002190:	10c5883a 	add	r2,r2,r3
 4002194:	100490ba 	slli	r2,r2,2
 4002198:	00c10034 	movhi	r3,1024
 400219c:	10c7883a 	add	r3,r2,r3
 40021a0:	18cfd517 	ldw	r3,16212(r3)
 40021a4:	e0bffe17 	ldw	r2,-8(fp)
 40021a8:	10c00015 	stw	r3,0(r2)
    fd->priv     = alt_fd_list[old].priv;
 40021ac:	e0ffff17 	ldw	r3,-4(fp)
 40021b0:	1805883a 	mov	r2,r3
 40021b4:	1085883a 	add	r2,r2,r2
 40021b8:	10c5883a 	add	r2,r2,r3
 40021bc:	100490ba 	slli	r2,r2,2
 40021c0:	00c10034 	movhi	r3,1024
 40021c4:	10c7883a 	add	r3,r2,r3
 40021c8:	18cfd617 	ldw	r3,16216(r3)
 40021cc:	e0bffe17 	ldw	r2,-8(fp)
 40021d0:	10c00115 	stw	r3,4(r2)
    fd->fd_flags = alt_fd_list[old].fd_flags;
 40021d4:	e0ffff17 	ldw	r3,-4(fp)
 40021d8:	1805883a 	mov	r2,r3
 40021dc:	1085883a 	add	r2,r2,r2
 40021e0:	10c5883a 	add	r2,r2,r3
 40021e4:	100490ba 	slli	r2,r2,2
 40021e8:	00c10034 	movhi	r3,1024
 40021ec:	10c7883a 	add	r3,r2,r3
 40021f0:	18cfd717 	ldw	r3,16220(r3)
 40021f4:	e0bffe17 	ldw	r2,-8(fp)
 40021f8:	10c00215 	stw	r3,8(r2)

    alt_release_fd (old);
 40021fc:	e13fff17 	ldw	r4,-4(fp)
 4002200:	40025100 	call	4002510 <alt_release_fd>
  }
} 
 4002204:	0001883a 	nop
 4002208:	e037883a 	mov	sp,fp
 400220c:	dfc00117 	ldw	ra,4(sp)
 4002210:	df000017 	ldw	fp,0(sp)
 4002214:	dec00204 	addi	sp,sp,8
 4002218:	f800283a 	ret

0400221c <alt_io_redirect>:
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
 400221c:	defffb04 	addi	sp,sp,-20
 4002220:	dfc00415 	stw	ra,16(sp)
 4002224:	df000315 	stw	fp,12(sp)
 4002228:	df000304 	addi	fp,sp,12
 400222c:	e13fff15 	stw	r4,-4(fp)
 4002230:	e17ffe15 	stw	r5,-8(fp)
 4002234:	e1bffd15 	stw	r6,-12(fp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
 4002238:	01c07fc4 	movi	r7,511
 400223c:	01800044 	movi	r6,1
 4002240:	e17fff17 	ldw	r5,-4(fp)
 4002244:	01010034 	movhi	r4,1024
 4002248:	210fd804 	addi	r4,r4,16224
 400224c:	40021480 	call	4002148 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
 4002250:	01c07fc4 	movi	r7,511
 4002254:	000d883a 	mov	r6,zero
 4002258:	e17ffe17 	ldw	r5,-8(fp)
 400225c:	01010034 	movhi	r4,1024
 4002260:	210fd504 	addi	r4,r4,16212
 4002264:	40021480 	call	4002148 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
 4002268:	01c07fc4 	movi	r7,511
 400226c:	01800044 	movi	r6,1
 4002270:	e17ffd17 	ldw	r5,-12(fp)
 4002274:	01010034 	movhi	r4,1024
 4002278:	210fdb04 	addi	r4,r4,16236
 400227c:	40021480 	call	4002148 <alt_open_fd>
}  
 4002280:	0001883a 	nop
 4002284:	e037883a 	mov	sp,fp
 4002288:	dfc00117 	ldw	ra,4(sp)
 400228c:	df000017 	ldw	fp,0(sp)
 4002290:	dec00204 	addi	sp,sp,8
 4002294:	f800283a 	ret

04002298 <alt_get_errno>:
{
 4002298:	defffe04 	addi	sp,sp,-8
 400229c:	dfc00115 	stw	ra,4(sp)
 40022a0:	df000015 	stw	fp,0(sp)
 40022a4:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
 40022a8:	d0a00717 	ldw	r2,-32740(gp)
 40022ac:	10000326 	beq	r2,zero,40022bc <alt_get_errno+0x24>
 40022b0:	d0a00717 	ldw	r2,-32740(gp)
 40022b4:	103ee83a 	callr	r2
 40022b8:	00000106 	br	40022c0 <alt_get_errno+0x28>
 40022bc:	d0a5d104 	addi	r2,gp,-26812
}
 40022c0:	e037883a 	mov	sp,fp
 40022c4:	dfc00117 	ldw	ra,4(sp)
 40022c8:	df000017 	ldw	fp,0(sp)
 40022cc:	dec00204 	addi	sp,sp,8
 40022d0:	f800283a 	ret

040022d4 <alt_file_locked>:
 * performed for devices. Filesystems are required to handle the ioctl() call
 * themselves, and report the error from the filesystems open() function. 
 */ 

static int alt_file_locked (alt_fd* fd)
{
 40022d4:	defffd04 	addi	sp,sp,-12
 40022d8:	df000215 	stw	fp,8(sp)
 40022dc:	df000204 	addi	fp,sp,8
 40022e0:	e13ffe15 	stw	r4,-8(fp)

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
 40022e4:	e0bffe17 	ldw	r2,-8(fp)
 40022e8:	10800217 	ldw	r2,8(r2)
 40022ec:	10d00034 	orhi	r3,r2,16384
 40022f0:	e0bffe17 	ldw	r2,-8(fp)
 40022f4:	10c00215 	stw	r3,8(r2)
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
 40022f8:	e03fff15 	stw	zero,-4(fp)
 40022fc:	00002306 	br	400238c <alt_file_locked+0xb8>
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
 4002300:	e0ffff17 	ldw	r3,-4(fp)
 4002304:	1805883a 	mov	r2,r3
 4002308:	1085883a 	add	r2,r2,r2
 400230c:	10c5883a 	add	r2,r2,r3
 4002310:	100490ba 	slli	r2,r2,2
 4002314:	00c10034 	movhi	r3,1024
 4002318:	10c7883a 	add	r3,r2,r3
 400231c:	18cfd517 	ldw	r3,16212(r3)
 4002320:	e0bffe17 	ldw	r2,-8(fp)
 4002324:	10800017 	ldw	r2,0(r2)
 4002328:	1880151e 	bne	r3,r2,4002380 <alt_file_locked+0xac>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
 400232c:	e0ffff17 	ldw	r3,-4(fp)
 4002330:	1805883a 	mov	r2,r3
 4002334:	1085883a 	add	r2,r2,r2
 4002338:	10c5883a 	add	r2,r2,r3
 400233c:	100490ba 	slli	r2,r2,2
 4002340:	00c10034 	movhi	r3,1024
 4002344:	10c7883a 	add	r3,r2,r3
 4002348:	188fd717 	ldw	r2,16220(r3)
    if ((alt_fd_list[i].dev == fd->dev) &&
 400234c:	10000c0e 	bge	r2,zero,4002380 <alt_file_locked+0xac>
        (&alt_fd_list[i] != fd))
 4002350:	e0ffff17 	ldw	r3,-4(fp)
 4002354:	1805883a 	mov	r2,r3
 4002358:	1085883a 	add	r2,r2,r2
 400235c:	10c5883a 	add	r2,r2,r3
 4002360:	100490ba 	slli	r2,r2,2
 4002364:	00c10034 	movhi	r3,1024
 4002368:	18cfd504 	addi	r3,r3,16212
 400236c:	10c5883a 	add	r2,r2,r3
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
 4002370:	e0fffe17 	ldw	r3,-8(fp)
 4002374:	18800226 	beq	r3,r2,4002380 <alt_file_locked+0xac>
    {
      return -EACCES;
 4002378:	00bffcc4 	movi	r2,-13
 400237c:	00000806 	br	40023a0 <alt_file_locked+0xcc>
  for (i = 0; i <= alt_max_fd; i++)
 4002380:	e0bfff17 	ldw	r2,-4(fp)
 4002384:	10800044 	addi	r2,r2,1
 4002388:	e0bfff15 	stw	r2,-4(fp)
 400238c:	d0a00617 	ldw	r2,-32744(gp)
 4002390:	1007883a 	mov	r3,r2
 4002394:	e0bfff17 	ldw	r2,-4(fp)
 4002398:	18bfd92e 	bgeu	r3,r2,4002300 <alt_file_locked+0x2c>
    }
  }
  
  /* The device is not locked */
 
  return 0;
 400239c:	0005883a 	mov	r2,zero
}
 40023a0:	e037883a 	mov	sp,fp
 40023a4:	df000017 	ldw	fp,0(sp)
 40023a8:	dec00104 	addi	sp,sp,4
 40023ac:	f800283a 	ret

040023b0 <open>:
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
 40023b0:	defff604 	addi	sp,sp,-40
 40023b4:	dfc00915 	stw	ra,36(sp)
 40023b8:	df000815 	stw	fp,32(sp)
 40023bc:	df000804 	addi	fp,sp,32
 40023c0:	e13ffa15 	stw	r4,-24(fp)
 40023c4:	e17ff915 	stw	r5,-28(fp)
 40023c8:	e1bff815 	stw	r6,-32(fp)
  alt_dev* dev;
  alt_fd*  fd;
  int index  = -1;
 40023cc:	00bfffc4 	movi	r2,-1
 40023d0:	e0bffe15 	stw	r2,-8(fp)
  int status = -ENODEV;
 40023d4:	00bffb44 	movi	r2,-19
 40023d8:	e0bffd15 	stw	r2,-12(fp)
  int isafs = 0;
 40023dc:	e03ffc15 	stw	zero,-16(fp)
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
 40023e0:	d1600404 	addi	r5,gp,-32752
 40023e4:	e13ffa17 	ldw	r4,-24(fp)
 40023e8:	4001e000 	call	4001e00 <alt_find_dev>
 40023ec:	e0bfff15 	stw	r2,-4(fp)
 40023f0:	e0bfff17 	ldw	r2,-4(fp)
 40023f4:	1000051e 	bne	r2,zero,400240c <open+0x5c>
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
 40023f8:	e13ffa17 	ldw	r4,-24(fp)
 40023fc:	40027500 	call	4002750 <alt_find_file>
 4002400:	e0bfff15 	stw	r2,-4(fp)
    isafs = 1;
 4002404:	00800044 	movi	r2,1
 4002408:	e0bffc15 	stw	r2,-16(fp)

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
 400240c:	e0bfff17 	ldw	r2,-4(fp)
 4002410:	10002c26 	beq	r2,zero,40024c4 <open+0x114>
  {
    if ((index = alt_get_fd (dev)) < 0)
 4002414:	e13fff17 	ldw	r4,-4(fp)
 4002418:	40028580 	call	4002858 <alt_get_fd>
 400241c:	e0bffe15 	stw	r2,-8(fp)
 4002420:	e0bffe17 	ldw	r2,-8(fp)
 4002424:	1000030e 	bge	r2,zero,4002434 <open+0x84>
    {
      status = index;
 4002428:	e0bffe17 	ldw	r2,-8(fp)
 400242c:	e0bffd15 	stw	r2,-12(fp)
 4002430:	00002606 	br	40024cc <open+0x11c>
    }
    else
    {
      fd = &alt_fd_list[index];
 4002434:	e0fffe17 	ldw	r3,-8(fp)
 4002438:	1805883a 	mov	r2,r3
 400243c:	1085883a 	add	r2,r2,r2
 4002440:	10c5883a 	add	r2,r2,r3
 4002444:	100490ba 	slli	r2,r2,2
 4002448:	00c10034 	movhi	r3,1024
 400244c:	18cfd504 	addi	r3,r3,16212
 4002450:	10c5883a 	add	r2,r2,r3
 4002454:	e0bffb15 	stw	r2,-20(fp)
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
 4002458:	e0fff917 	ldw	r3,-28(fp)
 400245c:	00900034 	movhi	r2,16384
 4002460:	10bfffc4 	addi	r2,r2,-1
 4002464:	1886703a 	and	r3,r3,r2
 4002468:	e0bffb17 	ldw	r2,-20(fp)
 400246c:	10c00215 	stw	r3,8(r2)
      
      /* If this is a device, ensure it isn't already locked */

      if (isafs || ((status = alt_file_locked (fd)) >= 0))
 4002470:	e0bffc17 	ldw	r2,-16(fp)
 4002474:	1000051e 	bne	r2,zero,400248c <open+0xdc>
 4002478:	e13ffb17 	ldw	r4,-20(fp)
 400247c:	40022d40 	call	40022d4 <alt_file_locked>
 4002480:	e0bffd15 	stw	r2,-12(fp)
 4002484:	e0bffd17 	ldw	r2,-12(fp)
 4002488:	10001016 	blt	r2,zero,40024cc <open+0x11c>
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
 400248c:	e0bfff17 	ldw	r2,-4(fp)
 4002490:	10800317 	ldw	r2,12(r2)
 4002494:	10000826 	beq	r2,zero,40024b8 <open+0x108>
 4002498:	e0bfff17 	ldw	r2,-4(fp)
 400249c:	10800317 	ldw	r2,12(r2)
 40024a0:	e1fff817 	ldw	r7,-32(fp)
 40024a4:	e1bff917 	ldw	r6,-28(fp)
 40024a8:	e17ffa17 	ldw	r5,-24(fp)
 40024ac:	e13ffb17 	ldw	r4,-20(fp)
 40024b0:	103ee83a 	callr	r2
 40024b4:	00000106 	br	40024bc <open+0x10c>
 40024b8:	0005883a 	mov	r2,zero
 40024bc:	e0bffd15 	stw	r2,-12(fp)
 40024c0:	00000206 	br	40024cc <open+0x11c>
      }
    }
  }
  else
  {
    status = -ENODEV;
 40024c4:	00bffb44 	movi	r2,-19
 40024c8:	e0bffd15 	stw	r2,-12(fp)
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
 40024cc:	e0bffd17 	ldw	r2,-12(fp)
 40024d0:	1000090e 	bge	r2,zero,40024f8 <open+0x148>
  {
    alt_release_fd (index);  
 40024d4:	e13ffe17 	ldw	r4,-8(fp)
 40024d8:	40025100 	call	4002510 <alt_release_fd>
    ALT_ERRNO = -status;
 40024dc:	40022980 	call	4002298 <alt_get_errno>
 40024e0:	1007883a 	mov	r3,r2
 40024e4:	e0bffd17 	ldw	r2,-12(fp)
 40024e8:	0085c83a 	sub	r2,zero,r2
 40024ec:	18800015 	stw	r2,0(r3)
    return -1;
 40024f0:	00bfffc4 	movi	r2,-1
 40024f4:	00000106 	br	40024fc <open+0x14c>
  }
  
  /* return the reference upon success */

  return index;
 40024f8:	e0bffe17 	ldw	r2,-8(fp)
}
 40024fc:	e037883a 	mov	sp,fp
 4002500:	dfc00117 	ldw	ra,4(sp)
 4002504:	df000017 	ldw	fp,0(sp)
 4002508:	dec00204 	addi	sp,sp,8
 400250c:	f800283a 	ret

04002510 <alt_release_fd>:
 * File descriptors correcponding to standard in, standard out and standard 
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
 4002510:	defffe04 	addi	sp,sp,-8
 4002514:	df000115 	stw	fp,4(sp)
 4002518:	df000104 	addi	fp,sp,4
 400251c:	e13fff15 	stw	r4,-4(fp)
  if (fd > 2)
 4002520:	e0bfff17 	ldw	r2,-4(fp)
 4002524:	108000d0 	cmplti	r2,r2,3
 4002528:	1000101e 	bne	r2,zero,400256c <alt_release_fd+0x5c>
  {
    alt_fd_list[fd].fd_flags = 0;
 400252c:	e0ffff17 	ldw	r3,-4(fp)
 4002530:	1805883a 	mov	r2,r3
 4002534:	1085883a 	add	r2,r2,r2
 4002538:	10c5883a 	add	r2,r2,r3
 400253c:	100490ba 	slli	r2,r2,2
 4002540:	00c10034 	movhi	r3,1024
 4002544:	10c7883a 	add	r3,r2,r3
 4002548:	180fd715 	stw	zero,16220(r3)
    alt_fd_list[fd].dev      = 0;
 400254c:	e0ffff17 	ldw	r3,-4(fp)
 4002550:	1805883a 	mov	r2,r3
 4002554:	1085883a 	add	r2,r2,r2
 4002558:	10c5883a 	add	r2,r2,r3
 400255c:	100490ba 	slli	r2,r2,2
 4002560:	00c10034 	movhi	r3,1024
 4002564:	10c7883a 	add	r3,r2,r3
 4002568:	180fd515 	stw	zero,16212(r3)
  }
}
 400256c:	0001883a 	nop
 4002570:	e037883a 	mov	sp,fp
 4002574:	df000017 	ldw	fp,0(sp)
 4002578:	dec00104 	addi	sp,sp,4
 400257c:	f800283a 	ret

04002580 <alt_alarm_stop>:
 * alarms. Alternatively an alarm can unregister itself by returning zero when 
 * the alarm executes.
 */

void alt_alarm_stop (alt_alarm* alarm)
{
 4002580:	defffa04 	addi	sp,sp,-24
 4002584:	df000515 	stw	fp,20(sp)
 4002588:	df000504 	addi	fp,sp,20
 400258c:	e13ffb15 	stw	r4,-20(fp)
  NIOS2_READ_STATUS (context);
 4002590:	0005303a 	rdctl	r2,status
 4002594:	e0bffc15 	stw	r2,-16(fp)
  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 4002598:	e0fffc17 	ldw	r3,-16(fp)
 400259c:	00bfff84 	movi	r2,-2
 40025a0:	1884703a 	and	r2,r3,r2
 40025a4:	1001703a 	wrctl	status,r2
  return context;
 40025a8:	e0bffc17 	ldw	r2,-16(fp)
  alt_irq_context irq_context;

  irq_context = alt_irq_disable_all();
 40025ac:	e0bfff15 	stw	r2,-4(fp)
  alt_llist_remove (&alarm->llist);
 40025b0:	e0bffb17 	ldw	r2,-20(fp)
 40025b4:	e0bffd15 	stw	r2,-12(fp)
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
 40025b8:	e0bffd17 	ldw	r2,-12(fp)
 40025bc:	10800017 	ldw	r2,0(r2)
 40025c0:	e0fffd17 	ldw	r3,-12(fp)
 40025c4:	18c00117 	ldw	r3,4(r3)
 40025c8:	10c00115 	stw	r3,4(r2)
  entry->previous->next = entry->next;
 40025cc:	e0bffd17 	ldw	r2,-12(fp)
 40025d0:	10800117 	ldw	r2,4(r2)
 40025d4:	e0fffd17 	ldw	r3,-12(fp)
 40025d8:	18c00017 	ldw	r3,0(r3)
 40025dc:	10c00015 	stw	r3,0(r2)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
 40025e0:	e0bffd17 	ldw	r2,-12(fp)
 40025e4:	e0fffd17 	ldw	r3,-12(fp)
 40025e8:	10c00115 	stw	r3,4(r2)
  entry->next     = entry;
 40025ec:	e0bffd17 	ldw	r2,-12(fp)
 40025f0:	e0fffd17 	ldw	r3,-12(fp)
 40025f4:	10c00015 	stw	r3,0(r2)
} 
 40025f8:	0001883a 	nop
 40025fc:	e0bfff17 	ldw	r2,-4(fp)
 4002600:	e0bffe15 	stw	r2,-8(fp)
  NIOS2_WRITE_STATUS (context);
 4002604:	e0bffe17 	ldw	r2,-8(fp)
 4002608:	1001703a 	wrctl	status,r2
}
 400260c:	0001883a 	nop
  alt_irq_enable_all (irq_context);
}
 4002610:	0001883a 	nop
 4002614:	e037883a 	mov	sp,fp
 4002618:	df000017 	ldw	fp,0(sp)
 400261c:	dec00104 	addi	sp,sp,4
 4002620:	f800283a 	ret

04002624 <alt_tick>:
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
 4002624:	defffb04 	addi	sp,sp,-20
 4002628:	dfc00415 	stw	ra,16(sp)
 400262c:	df000315 	stw	fp,12(sp)
 4002630:	df000304 	addi	fp,sp,12
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
 4002634:	d0a00917 	ldw	r2,-32732(gp)
 4002638:	e0bfff15 	stw	r2,-4(fp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
 400263c:	d0a5cf17 	ldw	r2,-26820(gp)
 4002640:	10800044 	addi	r2,r2,1
 4002644:	d0a5cf15 	stw	r2,-26820(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
 4002648:	00002e06 	br	4002704 <alt_tick+0xe0>
  {
    next = (alt_alarm*) alarm->llist.next;
 400264c:	e0bfff17 	ldw	r2,-4(fp)
 4002650:	10800017 	ldw	r2,0(r2)
 4002654:	e0bffe15 	stw	r2,-8(fp)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
 4002658:	e0bfff17 	ldw	r2,-4(fp)
 400265c:	10800403 	ldbu	r2,16(r2)
 4002660:	10803fcc 	andi	r2,r2,255
 4002664:	10000426 	beq	r2,zero,4002678 <alt_tick+0x54>
 4002668:	d0a5cf17 	ldw	r2,-26820(gp)
 400266c:	1000021e 	bne	r2,zero,4002678 <alt_tick+0x54>
    {
      alarm->rollover = 0;
 4002670:	e0bfff17 	ldw	r2,-4(fp)
 4002674:	10000405 	stb	zero,16(r2)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
 4002678:	e0bfff17 	ldw	r2,-4(fp)
 400267c:	10800217 	ldw	r2,8(r2)
 4002680:	d0e5cf17 	ldw	r3,-26820(gp)
 4002684:	18801d36 	bltu	r3,r2,40026fc <alt_tick+0xd8>
 4002688:	e0bfff17 	ldw	r2,-4(fp)
 400268c:	10800403 	ldbu	r2,16(r2)
 4002690:	10803fcc 	andi	r2,r2,255
 4002694:	1000191e 	bne	r2,zero,40026fc <alt_tick+0xd8>
    {
      next_callback = alarm->callback (alarm->context);
 4002698:	e0bfff17 	ldw	r2,-4(fp)
 400269c:	10800317 	ldw	r2,12(r2)
 40026a0:	e0ffff17 	ldw	r3,-4(fp)
 40026a4:	18c00517 	ldw	r3,20(r3)
 40026a8:	1809883a 	mov	r4,r3
 40026ac:	103ee83a 	callr	r2
 40026b0:	e0bffd15 	stw	r2,-12(fp)

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
 40026b4:	e0bffd17 	ldw	r2,-12(fp)
 40026b8:	1000031e 	bne	r2,zero,40026c8 <alt_tick+0xa4>
      {
        alt_alarm_stop (alarm);
 40026bc:	e13fff17 	ldw	r4,-4(fp)
 40026c0:	40025800 	call	4002580 <alt_alarm_stop>
 40026c4:	00000d06 	br	40026fc <alt_tick+0xd8>
      }
      else
      {
        alarm->time += next_callback;
 40026c8:	e0bfff17 	ldw	r2,-4(fp)
 40026cc:	10c00217 	ldw	r3,8(r2)
 40026d0:	e0bffd17 	ldw	r2,-12(fp)
 40026d4:	1887883a 	add	r3,r3,r2
 40026d8:	e0bfff17 	ldw	r2,-4(fp)
 40026dc:	10c00215 	stw	r3,8(r2)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
 40026e0:	e0bfff17 	ldw	r2,-4(fp)
 40026e4:	10c00217 	ldw	r3,8(r2)
 40026e8:	d0a5cf17 	ldw	r2,-26820(gp)
 40026ec:	1880032e 	bgeu	r3,r2,40026fc <alt_tick+0xd8>
        {
          alarm->rollover = 1;
 40026f0:	e0bfff17 	ldw	r2,-4(fp)
 40026f4:	00c00044 	movi	r3,1
 40026f8:	10c00405 	stb	r3,16(r2)
        }
      }
    }
    alarm = next;
 40026fc:	e0bffe17 	ldw	r2,-8(fp)
 4002700:	e0bfff15 	stw	r2,-4(fp)
  while (alarm != (alt_alarm*) &alt_alarm_list)
 4002704:	e0ffff17 	ldw	r3,-4(fp)
 4002708:	d0a00904 	addi	r2,gp,-32732
 400270c:	18bfcf1e 	bne	r3,r2,400264c <alt_tick+0x28>

  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
 4002710:	0001883a 	nop
}
 4002714:	0001883a 	nop
 4002718:	e037883a 	mov	sp,fp
 400271c:	dfc00117 	ldw	ra,4(sp)
 4002720:	df000017 	ldw	fp,0(sp)
 4002724:	dec00204 	addi	sp,sp,8
 4002728:	f800283a 	ret

0400272c <altera_nios2_gen2_irq_init>:
/*
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_gen2_irq_init(void) 
{
 400272c:	deffff04 	addi	sp,sp,-4
 4002730:	df000015 	stw	fp,0(sp)
 4002734:	d839883a 	mov	fp,sp
    NIOS2_WRITE_IENABLE(0);
 4002738:	000170fa 	wrctl	ienable,zero
}
 400273c:	0001883a 	nop
 4002740:	e037883a 	mov	sp,fp
 4002744:	df000017 	ldw	fp,0(sp)
 4002748:	dec00104 	addi	sp,sp,4
 400274c:	f800283a 	ret

04002750 <alt_find_file>:
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
 4002750:	defffb04 	addi	sp,sp,-20
 4002754:	dfc00415 	stw	ra,16(sp)
 4002758:	df000315 	stw	fp,12(sp)
 400275c:	df000304 	addi	fp,sp,12
 4002760:	e13ffd15 	stw	r4,-12(fp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
 4002764:	d0a00217 	ldw	r2,-32760(gp)
 4002768:	e0bfff15 	stw	r2,-4(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
 400276c:	00003106 	br	4002834 <alt_find_file+0xe4>
  {
    len = strlen(next->name);
 4002770:	e0bfff17 	ldw	r2,-4(fp)
 4002774:	10800217 	ldw	r2,8(r2)
 4002778:	1009883a 	mov	r4,r2
 400277c:	4002b680 	call	4002b68 <strlen>
 4002780:	e0bffe15 	stw	r2,-8(fp)
    
    if (next->name[len-1] == '/')
 4002784:	e0bfff17 	ldw	r2,-4(fp)
 4002788:	10c00217 	ldw	r3,8(r2)
 400278c:	e0bffe17 	ldw	r2,-8(fp)
 4002790:	10bfffc4 	addi	r2,r2,-1
 4002794:	1885883a 	add	r2,r3,r2
 4002798:	10800003 	ldbu	r2,0(r2)
 400279c:	10803fcc 	andi	r2,r2,255
 40027a0:	1080201c 	xori	r2,r2,128
 40027a4:	10bfe004 	addi	r2,r2,-128
 40027a8:	10800bd8 	cmpnei	r2,r2,47
 40027ac:	1000031e 	bne	r2,zero,40027bc <alt_find_file+0x6c>
    {
      len -= 1;
 40027b0:	e0bffe17 	ldw	r2,-8(fp)
 40027b4:	10bfffc4 	addi	r2,r2,-1
 40027b8:	e0bffe15 	stw	r2,-8(fp)
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
 40027bc:	e0bffe17 	ldw	r2,-8(fp)
 40027c0:	e0fffd17 	ldw	r3,-12(fp)
 40027c4:	1885883a 	add	r2,r3,r2
 40027c8:	10800003 	ldbu	r2,0(r2)
 40027cc:	10803fcc 	andi	r2,r2,255
 40027d0:	1080201c 	xori	r2,r2,128
 40027d4:	10bfe004 	addi	r2,r2,-128
 40027d8:	10800be0 	cmpeqi	r2,r2,47
 40027dc:	1000081e 	bne	r2,zero,4002800 <alt_find_file+0xb0>
 40027e0:	e0bffe17 	ldw	r2,-8(fp)
 40027e4:	e0fffd17 	ldw	r3,-12(fp)
 40027e8:	1885883a 	add	r2,r3,r2
 40027ec:	10800003 	ldbu	r2,0(r2)
 40027f0:	10803fcc 	andi	r2,r2,255
 40027f4:	1080201c 	xori	r2,r2,128
 40027f8:	10bfe004 	addi	r2,r2,-128
 40027fc:	10000a1e 	bne	r2,zero,4002828 <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
 4002800:	e0bfff17 	ldw	r2,-4(fp)
 4002804:	10800217 	ldw	r2,8(r2)
 4002808:	e0fffe17 	ldw	r3,-8(fp)
 400280c:	180d883a 	mov	r6,r3
 4002810:	e17ffd17 	ldw	r5,-12(fp)
 4002814:	1009883a 	mov	r4,r2
 4002818:	40029f00 	call	40029f0 <memcmp>
    if (((name[len] == '/') || (name[len] == '\0')) && 
 400281c:	1000021e 	bne	r2,zero,4002828 <alt_find_file+0xd8>
    {
      /* match found */

      return next;
 4002820:	e0bfff17 	ldw	r2,-4(fp)
 4002824:	00000706 	br	4002844 <alt_find_file+0xf4>
    }
    next = (alt_dev*) next->llist.next;
 4002828:	e0bfff17 	ldw	r2,-4(fp)
 400282c:	10800017 	ldw	r2,0(r2)
 4002830:	e0bfff15 	stw	r2,-4(fp)
  while (next != (alt_dev*) &alt_fs_list)
 4002834:	e0ffff17 	ldw	r3,-4(fp)
 4002838:	d0a00204 	addi	r2,gp,-32760
 400283c:	18bfcc1e 	bne	r3,r2,4002770 <alt_find_file+0x20>
  }
  
  /* No match found */
  
  return NULL;     
 4002840:	0005883a 	mov	r2,zero
}
 4002844:	e037883a 	mov	sp,fp
 4002848:	dfc00117 	ldw	ra,4(sp)
 400284c:	df000017 	ldw	fp,0(sp)
 4002850:	dec00204 	addi	sp,sp,8
 4002854:	f800283a 	ret

04002858 <alt_get_fd>:
 * the offset of the file descriptor within the file descriptor array). A
 * negative value indicates failure.
 */

int alt_get_fd (alt_dev* dev)
{
 4002858:	defffc04 	addi	sp,sp,-16
 400285c:	df000315 	stw	fp,12(sp)
 4002860:	df000304 	addi	fp,sp,12
 4002864:	e13ffd15 	stw	r4,-12(fp)
  alt_32 i;
  int rc = -EMFILE;
 4002868:	00bffa04 	movi	r2,-24
 400286c:	e0bffe15 	stw	r2,-8(fp)
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
 4002870:	e03fff15 	stw	zero,-4(fp)
 4002874:	00001d06 	br	40028ec <alt_get_fd+0x94>
  {
    if (!alt_fd_list[i].dev)
 4002878:	e0ffff17 	ldw	r3,-4(fp)
 400287c:	1805883a 	mov	r2,r3
 4002880:	1085883a 	add	r2,r2,r2
 4002884:	10c5883a 	add	r2,r2,r3
 4002888:	100490ba 	slli	r2,r2,2
 400288c:	00c10034 	movhi	r3,1024
 4002890:	10c7883a 	add	r3,r2,r3
 4002894:	188fd517 	ldw	r2,16212(r3)
 4002898:	1000111e 	bne	r2,zero,40028e0 <alt_get_fd+0x88>
    {
      alt_fd_list[i].dev = dev;
 400289c:	e0ffff17 	ldw	r3,-4(fp)
 40028a0:	1805883a 	mov	r2,r3
 40028a4:	1085883a 	add	r2,r2,r2
 40028a8:	10c5883a 	add	r2,r2,r3
 40028ac:	100490ba 	slli	r2,r2,2
 40028b0:	e13ffd17 	ldw	r4,-12(fp)
 40028b4:	00c10034 	movhi	r3,1024
 40028b8:	10c7883a 	add	r3,r2,r3
 40028bc:	190fd515 	stw	r4,16212(r3)
      if (i > alt_max_fd)
 40028c0:	d0e00617 	ldw	r3,-32744(gp)
 40028c4:	e0bfff17 	ldw	r2,-4(fp)
 40028c8:	1880020e 	bge	r3,r2,40028d4 <alt_get_fd+0x7c>
      {
        alt_max_fd = i;
 40028cc:	e0bfff17 	ldw	r2,-4(fp)
 40028d0:	d0a00615 	stw	r2,-32744(gp)
      }
      rc = i;
 40028d4:	e0bfff17 	ldw	r2,-4(fp)
 40028d8:	e0bffe15 	stw	r2,-8(fp)
      goto alt_get_fd_exit;
 40028dc:	00000706 	br	40028fc <alt_get_fd+0xa4>
  for (i = 0; i < ALT_MAX_FD; i++)
 40028e0:	e0bfff17 	ldw	r2,-4(fp)
 40028e4:	10800044 	addi	r2,r2,1
 40028e8:	e0bfff15 	stw	r2,-4(fp)
 40028ec:	e0bfff17 	ldw	r2,-4(fp)
 40028f0:	10800810 	cmplti	r2,r2,32
 40028f4:	103fe01e 	bne	r2,zero,4002878 <alt_get_fd+0x20>
    }
  }

 alt_get_fd_exit:
 40028f8:	0001883a 	nop
   * file descriptor pool.
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
 40028fc:	e0bffe17 	ldw	r2,-8(fp)
}
 4002900:	e037883a 	mov	sp,fp
 4002904:	df000017 	ldw	fp,0(sp)
 4002908:	dec00104 	addi	sp,sp,4
 400290c:	f800283a 	ret

04002910 <alt_exception_cause_generated_bad_addr>:
 * Return: 1: BADADDR (bad_addr argument to handler) is valid
 *         0: BADADDR is not valid
 */
int 
alt_exception_cause_generated_bad_addr(alt_exception_cause cause)
{
 4002910:	defffe04 	addi	sp,sp,-8
 4002914:	df000115 	stw	fp,4(sp)
 4002918:	df000104 	addi	fp,sp,4
 400291c:	e13fff15 	stw	r4,-4(fp)
 4002920:	e0bfff17 	ldw	r2,-4(fp)
 4002924:	10bffe84 	addi	r2,r2,-6
 4002928:	10c00428 	cmpgeui	r3,r2,16
 400292c:	1800191e 	bne	r3,zero,4002994 <alt_exception_cause_generated_bad_addr+0x84>
 4002930:	100690ba 	slli	r3,r2,2
 4002934:	00810034 	movhi	r2,1024
 4002938:	1885883a 	add	r2,r3,r2
 400293c:	108a5117 	ldw	r2,10564(r2)
 4002940:	1000683a 	jmp	r2
 4002944:	04002984 	movi	r16,166
 4002948:	04002984 	movi	r16,166
 400294c:	04002994 	movui	r16,166
 4002950:	04002994 	movui	r16,166
 4002954:	04002994 	movui	r16,166
 4002958:	04002984 	movi	r16,166
 400295c:	0400298c 	andi	r16,zero,166
 4002960:	04002994 	movui	r16,166
 4002964:	04002984 	movi	r16,166
 4002968:	04002984 	movi	r16,166
 400296c:	04002994 	movui	r16,166
 4002970:	04002984 	movi	r16,166
 4002974:	0400298c 	andi	r16,zero,166
 4002978:	04002994 	movui	r16,166
 400297c:	04002994 	movui	r16,166
 4002980:	04002984 	movi	r16,166
  case NIOS2_EXCEPTION_MISALIGNED_TARGET_PC:
  case NIOS2_EXCEPTION_TLB_READ_PERM_VIOLATION:
  case NIOS2_EXCEPTION_TLB_WRITE_PERM_VIOLATION:
  case NIOS2_EXCEPTION_MPU_DATA_REGION_VIOLATION:
  case NIOS2_EXCEPTION_ECC_DATA_ERR:
    return 1;
 4002984:	00800044 	movi	r2,1
 4002988:	00000306 	br	4002998 <alt_exception_cause_generated_bad_addr+0x88>

  case NIOS2_EXCEPTION_TLB_MISS:
  case NIOS2_EXCEPTION_ECC_TLB_ERR:
    return 0;
 400298c:	0005883a 	mov	r2,zero
 4002990:	00000106 	br	4002998 <alt_exception_cause_generated_bad_addr+0x88>

  default:
    return 0;
 4002994:	0005883a 	mov	r2,zero
  }
}
 4002998:	e037883a 	mov	sp,fp
 400299c:	df000017 	ldw	fp,0(sp)
 40029a0:	dec00104 	addi	sp,sp,4
 40029a4:	f800283a 	ret

040029a8 <atexit>:
 40029a8:	200b883a 	mov	r5,r4
 40029ac:	000f883a 	mov	r7,zero
 40029b0:	000d883a 	mov	r6,zero
 40029b4:	0009883a 	mov	r4,zero
 40029b8:	4002c001 	jmpi	4002c00 <__register_exitproc>

040029bc <exit>:
 40029bc:	defffe04 	addi	sp,sp,-8
 40029c0:	000b883a 	mov	r5,zero
 40029c4:	dc000015 	stw	r16,0(sp)
 40029c8:	dfc00115 	stw	ra,4(sp)
 40029cc:	2021883a 	mov	r16,r4
 40029d0:	4002c900 	call	4002c90 <__call_exitprocs>
 40029d4:	00810034 	movhi	r2,1024
 40029d8:	11114917 	ldw	r4,17700(r2)
 40029dc:	20800f17 	ldw	r2,60(r4)
 40029e0:	10000126 	beq	r2,zero,40029e8 <exit+0x2c>
 40029e4:	103ee83a 	callr	r2
 40029e8:	8009883a 	mov	r4,r16
 40029ec:	4002db00 	call	4002db0 <_exit>

040029f0 <memcmp>:
 40029f0:	30800130 	cmpltui	r2,r6,4
 40029f4:	10000b1e 	bne	r2,zero,4002a24 <memcmp+0x34>
 40029f8:	2144b03a 	or	r2,r4,r5
 40029fc:	108000cc 	andi	r2,r2,3
 4002a00:	1000171e 	bne	r2,zero,4002a60 <memcmp+0x70>
 4002a04:	20c00017 	ldw	r3,0(r4)
 4002a08:	28800017 	ldw	r2,0(r5)
 4002a0c:	1880141e 	bne	r3,r2,4002a60 <memcmp+0x70>
 4002a10:	31bfff04 	addi	r6,r6,-4
 4002a14:	30800128 	cmpgeui	r2,r6,4
 4002a18:	21000104 	addi	r4,r4,4
 4002a1c:	29400104 	addi	r5,r5,4
 4002a20:	103ff81e 	bne	r2,zero,4002a04 <memcmp+0x14>
 4002a24:	30bfffc4 	addi	r2,r6,-1
 4002a28:	30000b26 	beq	r6,zero,4002a58 <memcmp+0x68>
 4002a2c:	11800044 	addi	r6,r2,1
 4002a30:	218d883a 	add	r6,r4,r6
 4002a34:	00000106 	br	4002a3c <memcmp+0x4c>
 4002a38:	21800726 	beq	r4,r6,4002a58 <memcmp+0x68>
 4002a3c:	20800003 	ldbu	r2,0(r4)
 4002a40:	28c00003 	ldbu	r3,0(r5)
 4002a44:	21000044 	addi	r4,r4,1
 4002a48:	29400044 	addi	r5,r5,1
 4002a4c:	10fffa26 	beq	r2,r3,4002a38 <memcmp+0x48>
 4002a50:	10c5c83a 	sub	r2,r2,r3
 4002a54:	f800283a 	ret
 4002a58:	0005883a 	mov	r2,zero
 4002a5c:	f800283a 	ret
 4002a60:	30bfffc4 	addi	r2,r6,-1
 4002a64:	003ff106 	br	4002a2c <memcmp+0x3c>

04002a68 <memcpy>:
 4002a68:	30c00430 	cmpltui	r3,r6,16
 4002a6c:	2005883a 	mov	r2,r4
 4002a70:	18002d1e 	bne	r3,zero,4002b28 <memcpy+0xc0>
 4002a74:	2906b03a 	or	r3,r5,r4
 4002a78:	18c000cc 	andi	r3,r3,3
 4002a7c:	1800351e 	bne	r3,zero,4002b54 <memcpy+0xec>
 4002a80:	32fffc04 	addi	r11,r6,-16
 4002a84:	5816d13a 	srli	r11,r11,4
 4002a88:	280f883a 	mov	r7,r5
 4002a8c:	2007883a 	mov	r3,r4
 4002a90:	5ac00044 	addi	r11,r11,1
 4002a94:	5816913a 	slli	r11,r11,4
 4002a98:	22d5883a 	add	r10,r4,r11
 4002a9c:	39000117 	ldw	r4,4(r7)
 4002aa0:	3a400017 	ldw	r9,0(r7)
 4002aa4:	3a000217 	ldw	r8,8(r7)
 4002aa8:	19000115 	stw	r4,4(r3)
 4002aac:	39000317 	ldw	r4,12(r7)
 4002ab0:	1a400015 	stw	r9,0(r3)
 4002ab4:	1a000215 	stw	r8,8(r3)
 4002ab8:	19000315 	stw	r4,12(r3)
 4002abc:	18c00404 	addi	r3,r3,16
 4002ac0:	39c00404 	addi	r7,r7,16
 4002ac4:	50fff51e 	bne	r10,r3,4002a9c <memcpy+0x34>
 4002ac8:	3100030c 	andi	r4,r6,12
 4002acc:	2acb883a 	add	r5,r5,r11
 4002ad0:	320003cc 	andi	r8,r6,15
 4002ad4:	20002226 	beq	r4,zero,4002b60 <memcpy+0xf8>
 4002ad8:	280f883a 	mov	r7,r5
 4002adc:	1813883a 	mov	r9,r3
 4002ae0:	39c00104 	addi	r7,r7,4
 4002ae4:	3abfff17 	ldw	r10,-4(r7)
 4002ae8:	41c9c83a 	sub	r4,r8,r7
 4002aec:	2909883a 	add	r4,r5,r4
 4002af0:	4a800015 	stw	r10,0(r9)
 4002af4:	21000128 	cmpgeui	r4,r4,4
 4002af8:	4a400104 	addi	r9,r9,4
 4002afc:	203ff81e 	bne	r4,zero,4002ae0 <memcpy+0x78>
 4002b00:	413fff04 	addi	r4,r8,-4
 4002b04:	2008d0ba 	srli	r4,r4,2
 4002b08:	318000cc 	andi	r6,r6,3
 4002b0c:	31ffffc4 	addi	r7,r6,-1
 4002b10:	21000044 	addi	r4,r4,1
 4002b14:	200890ba 	slli	r4,r4,2
 4002b18:	1907883a 	add	r3,r3,r4
 4002b1c:	290b883a 	add	r5,r5,r4
 4002b20:	3000041e 	bne	r6,zero,4002b34 <memcpy+0xcc>
 4002b24:	f800283a 	ret
 4002b28:	2007883a 	mov	r3,r4
 4002b2c:	31ffffc4 	addi	r7,r6,-1
 4002b30:	303ffc26 	beq	r6,zero,4002b24 <memcpy+0xbc>
 4002b34:	39c00044 	addi	r7,r7,1
 4002b38:	19cf883a 	add	r7,r3,r7
 4002b3c:	29800003 	ldbu	r6,0(r5)
 4002b40:	18c00044 	addi	r3,r3,1
 4002b44:	29400044 	addi	r5,r5,1
 4002b48:	19bfffc5 	stb	r6,-1(r3)
 4002b4c:	38fffb1e 	bne	r7,r3,4002b3c <memcpy+0xd4>
 4002b50:	f800283a 	ret
 4002b54:	31ffffc4 	addi	r7,r6,-1
 4002b58:	2007883a 	mov	r3,r4
 4002b5c:	003ff506 	br	4002b34 <memcpy+0xcc>
 4002b60:	400d883a 	mov	r6,r8
 4002b64:	003ff106 	br	4002b2c <memcpy+0xc4>

04002b68 <strlen>:
 4002b68:	208000cc 	andi	r2,r4,3
 4002b6c:	10000926 	beq	r2,zero,4002b94 <strlen+0x2c>
 4002b70:	2005883a 	mov	r2,r4
 4002b74:	00000306 	br	4002b84 <strlen+0x1c>
 4002b78:	10800044 	addi	r2,r2,1
 4002b7c:	10c000cc 	andi	r3,r2,3
 4002b80:	18000526 	beq	r3,zero,4002b98 <strlen+0x30>
 4002b84:	10c00007 	ldb	r3,0(r2)
 4002b88:	183ffb1e 	bne	r3,zero,4002b78 <strlen+0x10>
 4002b8c:	1105c83a 	sub	r2,r2,r4
 4002b90:	f800283a 	ret
 4002b94:	2005883a 	mov	r2,r4
 4002b98:	11400017 	ldw	r5,0(r2)
 4002b9c:	01ffbff4 	movhi	r7,65279
 4002ba0:	39ffbfc4 	addi	r7,r7,-257
 4002ba4:	29c7883a 	add	r3,r5,r7
 4002ba8:	01a02074 	movhi	r6,32897
 4002bac:	014a303a 	nor	r5,zero,r5
 4002bb0:	1946703a 	and	r3,r3,r5
 4002bb4:	31a02004 	addi	r6,r6,-32640
 4002bb8:	1986703a 	and	r3,r3,r6
 4002bbc:	1800071e 	bne	r3,zero,4002bdc <strlen+0x74>
 4002bc0:	11400117 	ldw	r5,4(r2)
 4002bc4:	10800104 	addi	r2,r2,4
 4002bc8:	29c7883a 	add	r3,r5,r7
 4002bcc:	014a303a 	nor	r5,zero,r5
 4002bd0:	1946703a 	and	r3,r3,r5
 4002bd4:	1986703a 	and	r3,r3,r6
 4002bd8:	183ff926 	beq	r3,zero,4002bc0 <strlen+0x58>
 4002bdc:	10c00007 	ldb	r3,0(r2)
 4002be0:	183fea26 	beq	r3,zero,4002b8c <strlen+0x24>
 4002be4:	10c00047 	ldb	r3,1(r2)
 4002be8:	10800044 	addi	r2,r2,1
 4002bec:	183fe726 	beq	r3,zero,4002b8c <strlen+0x24>
 4002bf0:	10c00047 	ldb	r3,1(r2)
 4002bf4:	10800044 	addi	r2,r2,1
 4002bf8:	183ffa1e 	bne	r3,zero,4002be4 <strlen+0x7c>
 4002bfc:	003fe306 	br	4002b8c <strlen+0x24>

04002c00 <__register_exitproc>:
 4002c00:	00810034 	movhi	r2,1024
 4002c04:	10d14917 	ldw	r3,17700(r2)
 4002c08:	18805217 	ldw	r2,328(r3)
 4002c0c:	10001726 	beq	r2,zero,4002c6c <__register_exitproc+0x6c>
 4002c10:	10c00117 	ldw	r3,4(r2)
 4002c14:	1a000808 	cmpgei	r8,r3,32
 4002c18:	40001b1e 	bne	r8,zero,4002c88 <__register_exitproc+0x88>
 4002c1c:	20000b26 	beq	r4,zero,4002c4c <__register_exitproc+0x4c>
 4002c20:	181090ba 	slli	r8,r3,2
 4002c24:	02400044 	movi	r9,1
 4002c28:	48d2983a 	sll	r9,r9,r3
 4002c2c:	1211883a 	add	r8,r2,r8
 4002c30:	41802215 	stw	r6,136(r8)
 4002c34:	11806217 	ldw	r6,392(r2)
 4002c38:	21000098 	cmpnei	r4,r4,2
 4002c3c:	324cb03a 	or	r6,r6,r9
 4002c40:	11806215 	stw	r6,392(r2)
 4002c44:	41c04215 	stw	r7,264(r8)
 4002c48:	20000b26 	beq	r4,zero,4002c78 <__register_exitproc+0x78>
 4002c4c:	19000084 	addi	r4,r3,2
 4002c50:	200890ba 	slli	r4,r4,2
 4002c54:	18c00044 	addi	r3,r3,1
 4002c58:	10c00115 	stw	r3,4(r2)
 4002c5c:	1105883a 	add	r2,r2,r4
 4002c60:	11400015 	stw	r5,0(r2)
 4002c64:	0005883a 	mov	r2,zero
 4002c68:	f800283a 	ret
 4002c6c:	18805304 	addi	r2,r3,332
 4002c70:	18805215 	stw	r2,328(r3)
 4002c74:	003fe606 	br	4002c10 <__register_exitproc+0x10>
 4002c78:	11006317 	ldw	r4,396(r2)
 4002c7c:	2252b03a 	or	r9,r4,r9
 4002c80:	12406315 	stw	r9,396(r2)
 4002c84:	003ff106 	br	4002c4c <__register_exitproc+0x4c>
 4002c88:	00bfffc4 	movi	r2,-1
 4002c8c:	f800283a 	ret

04002c90 <__call_exitprocs>:
 4002c90:	defff704 	addi	sp,sp,-36
 4002c94:	00810034 	movhi	r2,1024
 4002c98:	dcc00315 	stw	r19,12(sp)
 4002c9c:	14d14917 	ldw	r19,17700(r2)
 4002ca0:	dc800215 	stw	r18,8(sp)
 4002ca4:	dfc00815 	stw	ra,32(sp)
 4002ca8:	9c805217 	ldw	r18,328(r19)
 4002cac:	ddc00715 	stw	r23,28(sp)
 4002cb0:	dd800615 	stw	r22,24(sp)
 4002cb4:	dd400515 	stw	r21,20(sp)
 4002cb8:	dd000415 	stw	r20,16(sp)
 4002cbc:	dc400115 	stw	r17,4(sp)
 4002cc0:	dc000015 	stw	r16,0(sp)
 4002cc4:	90001026 	beq	r18,zero,4002d08 <__call_exitprocs+0x78>
 4002cc8:	202b883a 	mov	r21,r4
 4002ccc:	282d883a 	mov	r22,r5
 4002cd0:	05000044 	movi	r20,1
 4002cd4:	94000117 	ldw	r16,4(r18)
 4002cd8:	847fffc4 	addi	r17,r16,-1
 4002cdc:	88000a16 	blt	r17,zero,4002d08 <__call_exitprocs+0x78>
 4002ce0:	84000044 	addi	r16,r16,1
 4002ce4:	802090ba 	slli	r16,r16,2
 4002ce8:	9421883a 	add	r16,r18,r16
 4002cec:	b0001126 	beq	r22,zero,4002d34 <__call_exitprocs+0xa4>
 4002cf0:	80804017 	ldw	r2,256(r16)
 4002cf4:	15800f26 	beq	r2,r22,4002d34 <__call_exitprocs+0xa4>
 4002cf8:	8c7fffc4 	addi	r17,r17,-1
 4002cfc:	88bfffd8 	cmpnei	r2,r17,-1
 4002d00:	843fff04 	addi	r16,r16,-4
 4002d04:	103ff91e 	bne	r2,zero,4002cec <__call_exitprocs+0x5c>
 4002d08:	dfc00817 	ldw	ra,32(sp)
 4002d0c:	ddc00717 	ldw	r23,28(sp)
 4002d10:	dd800617 	ldw	r22,24(sp)
 4002d14:	dd400517 	ldw	r21,20(sp)
 4002d18:	dd000417 	ldw	r20,16(sp)
 4002d1c:	dcc00317 	ldw	r19,12(sp)
 4002d20:	dc800217 	ldw	r18,8(sp)
 4002d24:	dc400117 	ldw	r17,4(sp)
 4002d28:	dc000017 	ldw	r16,0(sp)
 4002d2c:	dec00904 	addi	sp,sp,36
 4002d30:	f800283a 	ret
 4002d34:	90800117 	ldw	r2,4(r18)
 4002d38:	81800017 	ldw	r6,0(r16)
 4002d3c:	10bfffc4 	addi	r2,r2,-1
 4002d40:	14401726 	beq	r2,r17,4002da0 <__call_exitprocs+0x110>
 4002d44:	80000015 	stw	zero,0(r16)
 4002d48:	303feb26 	beq	r6,zero,4002cf8 <__call_exitprocs+0x68>
 4002d4c:	a446983a 	sll	r3,r20,r17
 4002d50:	90806217 	ldw	r2,392(r18)
 4002d54:	95c00117 	ldw	r23,4(r18)
 4002d58:	1884703a 	and	r2,r3,r2
 4002d5c:	1000081e 	bne	r2,zero,4002d80 <__call_exitprocs+0xf0>
 4002d60:	303ee83a 	callr	r6
 4002d64:	90c00117 	ldw	r3,4(r18)
 4002d68:	98805217 	ldw	r2,328(r19)
 4002d6c:	1dc0011e 	bne	r3,r23,4002d74 <__call_exitprocs+0xe4>
 4002d70:	90bfe126 	beq	r18,r2,4002cf8 <__call_exitprocs+0x68>
 4002d74:	103fe426 	beq	r2,zero,4002d08 <__call_exitprocs+0x78>
 4002d78:	1025883a 	mov	r18,r2
 4002d7c:	003fd506 	br	4002cd4 <__call_exitprocs+0x44>
 4002d80:	90806317 	ldw	r2,396(r18)
 4002d84:	81002017 	ldw	r4,128(r16)
 4002d88:	1886703a 	and	r3,r3,r2
 4002d8c:	1800061e 	bne	r3,zero,4002da8 <__call_exitprocs+0x118>
 4002d90:	200b883a 	mov	r5,r4
 4002d94:	a809883a 	mov	r4,r21
 4002d98:	303ee83a 	callr	r6
 4002d9c:	003ff106 	br	4002d64 <__call_exitprocs+0xd4>
 4002da0:	94400115 	stw	r17,4(r18)
 4002da4:	003fe806 	br	4002d48 <__call_exitprocs+0xb8>
 4002da8:	303ee83a 	callr	r6
 4002dac:	003fed06 	br	4002d64 <__call_exitprocs+0xd4>

04002db0 <_exit>:
 *
 * ALT_EXIT is mapped onto the _exit() system call in alt_syscall.h
 */

void ALT_EXIT (int exit_code)
{
 4002db0:	defffd04 	addi	sp,sp,-12
 4002db4:	df000215 	stw	fp,8(sp)
 4002db8:	df000204 	addi	fp,sp,8
 4002dbc:	e13ffe15 	stw	r4,-8(fp)
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Entering _exit() function.\r\n");
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Exit code from main was %d.\r\n",exit_code);
  /* Stop all other threads */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_OS_STOP().\r\n");
  ALT_OS_STOP();
 4002dc0:	0001883a 	nop
 4002dc4:	e0bffe17 	ldw	r2,-8(fp)
 4002dc8:	e0bfff15 	stw	r2,-4(fp)
/*
 * Routine called on exit.
 */
static ALT_INLINE ALT_ALWAYS_INLINE void alt_sim_halt(int exit_code)
{
  register int r2 asm ("r2") = exit_code;
 4002dcc:	e0bfff17 	ldw	r2,-4(fp)
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "r"(r2), "r"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
 4002dd0:	10000226 	beq	r2,zero,4002ddc <_exit+0x2c>
    ALT_SIM_FAIL();
 4002dd4:	002af070 	cmpltui	zero,zero,43969
  } else {
    ALT_SIM_PASS();
  }
#endif /* DEBUG_STUB */
}
 4002dd8:	00000106 	br	4002de0 <_exit+0x30>
    ALT_SIM_PASS();
 4002ddc:	002af0b0 	cmpltui	zero,zero,43970
}
 4002de0:	0001883a 	nop
  ALT_SIM_HALT(exit_code);

  /* spin forever, since there's no where to go back to */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Spinning forever.\r\n");
  while (1);
 4002de4:	003fff06 	br	4002de4 <_exit+0x34>
