<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [XFORM 203-542] the outer loop is not a perfect loop because there is nontrivial logic in the loop latch." projectName="test_io" solutionName="solution1" date="2017-04-17T13:30:05.163-0400" type="Warning"/>
        <logs message="WARNING: [XFORM 203-542] Cannot flatten a loop nest 'outerloop' (../copy_kernel.c:87:68) in function 'bandwidth' : " projectName="test_io" solutionName="solution1" date="2017-04-17T13:30:05.148-0400" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [Route 35-198] Port &quot;m_axi_gmem1_RDATA[304]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;m_axi_gmem1_RDATA[304]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="test_io" solutionName="solution1" date="2017-04-17T13:39:27.236-0400" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;m_axi_gmem1_RDATA[305]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;m_axi_gmem1_RDATA[305]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="test_io" solutionName="solution1" date="2017-04-17T13:39:27.216-0400" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;m_axi_gmem1_RDATA[306]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;m_axi_gmem1_RDATA[306]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="test_io" solutionName="solution1" date="2017-04-17T13:39:27.207-0400" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;m_axi_gmem1_RDATA[307]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;m_axi_gmem1_RDATA[307]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="test_io" solutionName="solution1" date="2017-04-17T13:39:27.198-0400" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;m_axi_gmem1_RDATA[308]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;m_axi_gmem1_RDATA[308]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="test_io" solutionName="solution1" date="2017-04-17T13:39:27.174-0400" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;m_axi_gmem1_RDATA[309]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;m_axi_gmem1_RDATA[309]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="test_io" solutionName="solution1" date="2017-04-17T13:39:27.152-0400" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;m_axi_gmem1_RDATA[310]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;m_axi_gmem1_RDATA[310]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="test_io" solutionName="solution1" date="2017-04-17T13:39:27.143-0400" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;m_axi_gmem1_RDATA[311]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;m_axi_gmem1_RDATA[311]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="test_io" solutionName="solution1" date="2017-04-17T13:39:27.135-0400" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;m_axi_gmem1_RDATA[312]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;m_axi_gmem1_RDATA[312]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="test_io" solutionName="solution1" date="2017-04-17T13:39:27.127-0400" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;m_axi_gmem1_RDATA[313]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;m_axi_gmem1_RDATA[313]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="test_io" solutionName="solution1" date="2017-04-17T13:39:27.114-0400" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;m_axi_gmem1_RDATA[314]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;m_axi_gmem1_RDATA[314]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="test_io" solutionName="solution1" date="2017-04-17T13:39:27.102-0400" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;m_axi_gmem1_RDATA[315]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;m_axi_gmem1_RDATA[315]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="test_io" solutionName="solution1" date="2017-04-17T13:39:27.081-0400" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;m_axi_gmem1_RDATA[316]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;m_axi_gmem1_RDATA[316]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="test_io" solutionName="solution1" date="2017-04-17T13:39:27.029-0400" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;m_axi_gmem1_RDATA[317]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;m_axi_gmem1_RDATA[317]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="test_io" solutionName="solution1" date="2017-04-17T13:39:26.975-0400" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;m_axi_gmem1_RDATA[318]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;m_axi_gmem1_RDATA[318]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="test_io" solutionName="solution1" date="2017-04-17T13:39:26.960-0400" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;m_axi_gmem1_RDATA[319]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;m_axi_gmem1_RDATA[319]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="test_io" solutionName="solution1" date="2017-04-17T13:39:26.932-0400" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;m_axi_gmem1_RDATA[68]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;m_axi_gmem1_RDATA[68]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="test_io" solutionName="solution1" date="2017-04-17T13:39:26.904-0400" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;m_axi_gmem1_RDATA[69]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;m_axi_gmem1_RDATA[69]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="test_io" solutionName="solution1" date="2017-04-17T13:39:26.882-0400" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;m_axi_gmem1_RDATA[70]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;m_axi_gmem1_RDATA[70]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="test_io" solutionName="solution1" date="2017-04-17T13:39:26.864-0400" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;m_axi_gmem1_RDATA[71]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;m_axi_gmem1_RDATA[71]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="test_io" solutionName="solution1" date="2017-04-17T13:39:26.830-0400" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;m_axi_gmem1_RDATA[64]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;m_axi_gmem1_RDATA[64]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="test_io" solutionName="solution1" date="2017-04-17T13:39:26.796-0400" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;m_axi_gmem1_RDATA[65]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;m_axi_gmem1_RDATA[65]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="test_io" solutionName="solution1" date="2017-04-17T13:39:26.771-0400" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;m_axi_gmem1_RDATA[66]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;m_axi_gmem1_RDATA[66]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="test_io" solutionName="solution1" date="2017-04-17T13:39:26.741-0400" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;m_axi_gmem1_RDATA[67]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;m_axi_gmem1_RDATA[67]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="test_io" solutionName="solution1" date="2017-04-17T13:39:26.714-0400" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;m_axi_gmem1_RDATA[32]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;m_axi_gmem1_RDATA[32]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="test_io" solutionName="solution1" date="2017-04-17T13:39:26.685-0400" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;m_axi_gmem1_RDATA[33]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;m_axi_gmem1_RDATA[33]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="test_io" solutionName="solution1" date="2017-04-17T13:39:26.648-0400" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;m_axi_gmem1_RDATA[34]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;m_axi_gmem1_RDATA[34]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="test_io" solutionName="solution1" date="2017-04-17T13:39:26.623-0400" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;m_axi_gmem1_RDATA[35]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;m_axi_gmem1_RDATA[35]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="test_io" solutionName="solution1" date="2017-04-17T13:39:26.594-0400" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;m_axi_gmem1_RDATA[36]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;m_axi_gmem1_RDATA[36]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="test_io" solutionName="solution1" date="2017-04-17T13:39:26.562-0400" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;m_axi_gmem1_RDATA[37]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;m_axi_gmem1_RDATA[37]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="test_io" solutionName="solution1" date="2017-04-17T13:39:26.533-0400" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;m_axi_gmem1_RDATA[38]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;m_axi_gmem1_RDATA[38]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="test_io" solutionName="solution1" date="2017-04-17T13:39:26.499-0400" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;m_axi_gmem1_RDATA[39]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;m_axi_gmem1_RDATA[39]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="test_io" solutionName="solution1" date="2017-04-17T13:39:26.472-0400" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;m_axi_gmem1_RDATA[40]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;m_axi_gmem1_RDATA[40]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="test_io" solutionName="solution1" date="2017-04-17T13:39:26.434-0400" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;m_axi_gmem1_RDATA[41]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;m_axi_gmem1_RDATA[41]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="test_io" solutionName="solution1" date="2017-04-17T13:39:26.394-0400" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;m_axi_gmem1_RDATA[42]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;m_axi_gmem1_RDATA[42]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="test_io" solutionName="solution1" date="2017-04-17T13:39:26.368-0400" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;m_axi_gmem1_RDATA[43]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;m_axi_gmem1_RDATA[43]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="test_io" solutionName="solution1" date="2017-04-17T13:39:26.342-0400" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;m_axi_gmem1_RDATA[44]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;m_axi_gmem1_RDATA[44]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="test_io" solutionName="solution1" date="2017-04-17T13:39:26.303-0400" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;m_axi_gmem1_RDATA[45]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;m_axi_gmem1_RDATA[45]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="test_io" solutionName="solution1" date="2017-04-17T13:39:26.272-0400" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;m_axi_gmem1_RDATA[46]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;m_axi_gmem1_RDATA[46]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="test_io" solutionName="solution1" date="2017-04-17T13:39:26.240-0400" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;m_axi_gmem1_RDATA[47]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;m_axi_gmem1_RDATA[47]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="test_io" solutionName="solution1" date="2017-04-17T13:39:26.194-0400" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;m_axi_gmem1_RDATA[48]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;m_axi_gmem1_RDATA[48]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="test_io" solutionName="solution1" date="2017-04-17T13:39:26.166-0400" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;m_axi_gmem1_RDATA[49]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;m_axi_gmem1_RDATA[49]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="test_io" solutionName="solution1" date="2017-04-17T13:39:26.134-0400" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;m_axi_gmem1_RDATA[50]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;m_axi_gmem1_RDATA[50]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="test_io" solutionName="solution1" date="2017-04-17T13:39:26.104-0400" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;m_axi_gmem1_RDATA[51]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;m_axi_gmem1_RDATA[51]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="test_io" solutionName="solution1" date="2017-04-17T13:39:26.061-0400" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;m_axi_gmem1_RDATA[52]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;m_axi_gmem1_RDATA[52]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="test_io" solutionName="solution1" date="2017-04-17T13:39:26.021-0400" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;m_axi_gmem1_RDATA[53]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;m_axi_gmem1_RDATA[53]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="test_io" solutionName="solution1" date="2017-04-17T13:39:25.976-0400" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;m_axi_gmem1_RDATA[54]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;m_axi_gmem1_RDATA[54]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="test_io" solutionName="solution1" date="2017-04-17T13:39:25.928-0400" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;m_axi_gmem1_RDATA[55]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;m_axi_gmem1_RDATA[55]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="test_io" solutionName="solution1" date="2017-04-17T13:39:25.892-0400" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;m_axi_gmem1_RDATA[56]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;m_axi_gmem1_RDATA[56]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="test_io" solutionName="solution1" date="2017-04-17T13:39:25.867-0400" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;m_axi_gmem1_RDATA[57]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;m_axi_gmem1_RDATA[57]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="test_io" solutionName="solution1" date="2017-04-17T13:39:25.828-0400" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;m_axi_gmem1_RDATA[58]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;m_axi_gmem1_RDATA[58]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="test_io" solutionName="solution1" date="2017-04-17T13:39:25.799-0400" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;m_axi_gmem1_RDATA[59]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;m_axi_gmem1_RDATA[59]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="test_io" solutionName="solution1" date="2017-04-17T13:39:25.733-0400" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;m_axi_gmem1_RDATA[60]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;m_axi_gmem1_RDATA[60]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="test_io" solutionName="solution1" date="2017-04-17T13:39:25.719-0400" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;m_axi_gmem1_RDATA[61]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;m_axi_gmem1_RDATA[61]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="test_io" solutionName="solution1" date="2017-04-17T13:39:25.684-0400" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;m_axi_gmem1_RDATA[62]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;m_axi_gmem1_RDATA[62]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="test_io" solutionName="solution1" date="2017-04-17T13:39:25.668-0400" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;m_axi_gmem1_RDATA[63]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;m_axi_gmem1_RDATA[63]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="test_io" solutionName="solution1" date="2017-04-17T13:39:25.651-0400" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;m_axi_gmem1_RDATA[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;m_axi_gmem1_RDATA[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="test_io" solutionName="solution1" date="2017-04-17T13:39:25.630-0400" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;m_axi_gmem1_RDATA[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;m_axi_gmem1_RDATA[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="test_io" solutionName="solution1" date="2017-04-17T13:39:25.614-0400" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;m_axi_gmem1_RDATA[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;m_axi_gmem1_RDATA[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="test_io" solutionName="solution1" date="2017-04-17T13:39:25.597-0400" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;m_axi_gmem1_RDATA[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;m_axi_gmem1_RDATA[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="test_io" solutionName="solution1" date="2017-04-17T13:39:25.574-0400" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;m_axi_gmem1_RDATA[4]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;m_axi_gmem1_RDATA[4]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="test_io" solutionName="solution1" date="2017-04-17T13:39:25.557-0400" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;m_axi_gmem1_RDATA[5]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;m_axi_gmem1_RDATA[5]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="test_io" solutionName="solution1" date="2017-04-17T13:39:25.541-0400" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;m_axi_gmem1_RDATA[6]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;m_axi_gmem1_RDATA[6]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="test_io" solutionName="solution1" date="2017-04-17T13:39:25.525-0400" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;m_axi_gmem1_RDATA[7]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;m_axi_gmem1_RDATA[7]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="test_io" solutionName="solution1" date="2017-04-17T13:39:25.493-0400" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;m_axi_gmem1_RDATA[8]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;m_axi_gmem1_RDATA[8]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="test_io" solutionName="solution1" date="2017-04-17T13:39:25.471-0400" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;m_axi_gmem1_RDATA[9]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;m_axi_gmem1_RDATA[9]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="test_io" solutionName="solution1" date="2017-04-17T13:39:25.451-0400" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;m_axi_gmem1_RDATA[10]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;m_axi_gmem1_RDATA[10]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="test_io" solutionName="solution1" date="2017-04-17T13:39:25.429-0400" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;m_axi_gmem1_RDATA[11]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;m_axi_gmem1_RDATA[11]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="test_io" solutionName="solution1" date="2017-04-17T13:39:25.406-0400" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;m_axi_gmem1_RDATA[12]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;m_axi_gmem1_RDATA[12]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="test_io" solutionName="solution1" date="2017-04-17T13:39:25.388-0400" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;m_axi_gmem1_RDATA[13]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;m_axi_gmem1_RDATA[13]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="test_io" solutionName="solution1" date="2017-04-17T13:39:25.377-0400" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;m_axi_gmem1_RDATA[14]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;m_axi_gmem1_RDATA[14]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="test_io" solutionName="solution1" date="2017-04-17T13:39:25.350-0400" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;m_axi_gmem1_RDATA[15]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;m_axi_gmem1_RDATA[15]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="test_io" solutionName="solution1" date="2017-04-17T13:39:25.329-0400" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;m_axi_gmem1_RDATA[16]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;m_axi_gmem1_RDATA[16]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="test_io" solutionName="solution1" date="2017-04-17T13:39:25.317-0400" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;m_axi_gmem1_RDATA[17]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;m_axi_gmem1_RDATA[17]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="test_io" solutionName="solution1" date="2017-04-17T13:39:25.294-0400" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;m_axi_gmem1_RDATA[18]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;m_axi_gmem1_RDATA[18]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="test_io" solutionName="solution1" date="2017-04-17T13:39:25.267-0400" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;m_axi_gmem1_RDATA[19]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;m_axi_gmem1_RDATA[19]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="test_io" solutionName="solution1" date="2017-04-17T13:39:25.245-0400" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;m_axi_gmem1_RDATA[20]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;m_axi_gmem1_RDATA[20]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="test_io" solutionName="solution1" date="2017-04-17T13:39:25.231-0400" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;m_axi_gmem1_RDATA[21]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;m_axi_gmem1_RDATA[21]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="test_io" solutionName="solution1" date="2017-04-17T13:39:25.210-0400" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;m_axi_gmem1_RDATA[22]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;m_axi_gmem1_RDATA[22]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="test_io" solutionName="solution1" date="2017-04-17T13:39:25.185-0400" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;m_axi_gmem1_RDATA[23]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;m_axi_gmem1_RDATA[23]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="test_io" solutionName="solution1" date="2017-04-17T13:39:25.157-0400" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;m_axi_gmem1_RDATA[24]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;m_axi_gmem1_RDATA[24]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="test_io" solutionName="solution1" date="2017-04-17T13:39:25.148-0400" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;m_axi_gmem1_RDATA[25]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;m_axi_gmem1_RDATA[25]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="test_io" solutionName="solution1" date="2017-04-17T13:39:25.123-0400" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;m_axi_gmem1_RDATA[26]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;m_axi_gmem1_RDATA[26]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="test_io" solutionName="solution1" date="2017-04-17T13:39:25.106-0400" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;m_axi_gmem1_RDATA[27]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;m_axi_gmem1_RDATA[27]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="test_io" solutionName="solution1" date="2017-04-17T13:39:25.087-0400" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;m_axi_gmem1_RDATA[28]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;m_axi_gmem1_RDATA[28]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="test_io" solutionName="solution1" date="2017-04-17T13:39:25.068-0400" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;m_axi_gmem1_RDATA[29]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;m_axi_gmem1_RDATA[29]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="test_io" solutionName="solution1" date="2017-04-17T13:39:25.048-0400" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;m_axi_gmem1_RDATA[30]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;m_axi_gmem1_RDATA[30]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="test_io" solutionName="solution1" date="2017-04-17T13:39:25.041-0400" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;m_axi_gmem1_RDATA[31]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;m_axi_gmem1_RDATA[31]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="test_io" solutionName="solution1" date="2017-04-17T13:39:25.014-0400" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;m_axi_gmem1_RVALID&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;m_axi_gmem1_RVALID&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="test_io" solutionName="solution1" date="2017-04-17T13:39:24.992-0400" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;m_axi_gmem1_RDATA[504]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;m_axi_gmem1_RDATA[504]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="test_io" solutionName="solution1" date="2017-04-17T13:39:24.980-0400" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;m_axi_gmem1_RDATA[505]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;m_axi_gmem1_RDATA[505]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="test_io" solutionName="solution1" date="2017-04-17T13:39:24.958-0400" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;m_axi_gmem1_RDATA[506]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;m_axi_gmem1_RDATA[506]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="test_io" solutionName="solution1" date="2017-04-17T13:39:24.935-0400" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;m_axi_gmem1_RDATA[507]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;m_axi_gmem1_RDATA[507]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="test_io" solutionName="solution1" date="2017-04-17T13:39:24.909-0400" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;m_axi_gmem1_RDATA[508]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;m_axi_gmem1_RDATA[508]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="test_io" solutionName="solution1" date="2017-04-17T13:39:24.881-0400" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;m_axi_gmem1_RDATA[509]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;m_axi_gmem1_RDATA[509]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="test_io" solutionName="solution1" date="2017-04-17T13:39:24.855-0400" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;m_axi_gmem1_RDATA[510]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;m_axi_gmem1_RDATA[510]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="test_io" solutionName="solution1" date="2017-04-17T13:39:24.824-0400" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;m_axi_gmem1_RDATA[511]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;m_axi_gmem1_RDATA[511]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="test_io" solutionName="solution1" date="2017-04-17T13:39:24.792-0400" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;m_axi_gmem1_RRESP[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;m_axi_gmem1_RRESP[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="test_io" solutionName="solution1" date="2017-04-17T13:39:24.766-0400" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;m_axi_gmem1_RRESP[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;m_axi_gmem1_RRESP[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="test_io" solutionName="solution1" date="2017-04-17T13:39:24.743-0400" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;m_axi_gmem1_RLAST&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;m_axi_gmem1_RLAST&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="test_io" solutionName="solution1" date="2017-04-17T13:39:24.693-0400" type="Warning"/>
        <logs message="WARNING: [Device 21-287] Route-thru speed model missing from speed file: rt__BUFCE_LEAF_X16__CE_INT15__CLK_OUT15&#xA;&#xA;&#xA;&#xA;&#xA;Starting PowerOpt Patch Enables Task" projectName="test_io" solutionName="solution1" date="2017-04-17T13:37:44.784-0400" type="Warning"/>
        <logs message="WARNING: [Device 21-287] Route-thru speed model missing from speed file: rt__BUFCE_LEAF_X16__CE_INT14__CLK_OUT14" projectName="test_io" solutionName="solution1" date="2017-04-17T13:37:44.777-0400" type="Warning"/>
        <logs message="WARNING: [Device 21-287] Route-thru speed model missing from speed file: rt__BUFCE_LEAF_X16__CE_INT13__CLK_OUT13" projectName="test_io" solutionName="solution1" date="2017-04-17T13:37:44.768-0400" type="Warning"/>
        <logs message="WARNING: [Device 21-287] Route-thru speed model missing from speed file: rt__BUFCE_LEAF_X16__CE_INT12__CLK_OUT12" projectName="test_io" solutionName="solution1" date="2017-04-17T13:37:44.762-0400" type="Warning"/>
        <logs message="WARNING: [Device 21-287] Route-thru speed model missing from speed file: rt__BUFCE_LEAF_X16__CE_INT11__CLK_OUT11" projectName="test_io" solutionName="solution1" date="2017-04-17T13:37:44.756-0400" type="Warning"/>
        <logs message="WARNING: [Device 21-287] Route-thru speed model missing from speed file: rt__BUFCE_LEAF_X16__CE_INT10__CLK_OUT10" projectName="test_io" solutionName="solution1" date="2017-04-17T13:37:44.749-0400" type="Warning"/>
        <logs message="WARNING: [Device 21-287] Route-thru speed model missing from speed file: rt__BUFCE_LEAF_X16__CE_INT9__CLK_OUT9" projectName="test_io" solutionName="solution1" date="2017-04-17T13:37:44.743-0400" type="Warning"/>
        <logs message="WARNING: [Device 21-287] Route-thru speed model missing from speed file: rt__BUFCE_LEAF_X16__CE_INT8__CLK_OUT8" projectName="test_io" solutionName="solution1" date="2017-04-17T13:37:44.724-0400" type="Warning"/>
        <logs message="WARNING: [Device 21-287] Route-thru speed model missing from speed file: rt__BUFCE_LEAF_X16__CE_INT7__CLK_OUT7" projectName="test_io" solutionName="solution1" date="2017-04-17T13:37:44.717-0400" type="Warning"/>
        <logs message="WARNING: [Device 21-287] Route-thru speed model missing from speed file: rt__BUFCE_LEAF_X16__CE_INT6__CLK_OUT6" projectName="test_io" solutionName="solution1" date="2017-04-17T13:37:44.709-0400" type="Warning"/>
        <logs message="WARNING: [Device 21-287] Route-thru speed model missing from speed file: rt__BUFCE_LEAF_X16__CE_INT5__CLK_OUT5" projectName="test_io" solutionName="solution1" date="2017-04-17T13:37:44.701-0400" type="Warning"/>
        <logs message="WARNING: [Device 21-287] Route-thru speed model missing from speed file: rt__BUFCE_LEAF_X16__CE_INT4__CLK_OUT4" projectName="test_io" solutionName="solution1" date="2017-04-17T13:37:44.695-0400" type="Warning"/>
        <logs message="WARNING: [Device 21-287] Route-thru speed model missing from speed file: rt__BUFCE_LEAF_X16__CE_INT3__CLK_OUT3" projectName="test_io" solutionName="solution1" date="2017-04-17T13:37:44.688-0400" type="Warning"/>
        <logs message="WARNING: [Device 21-287] Route-thru speed model missing from speed file: rt__BUFCE_LEAF_X16__CE_INT2__CLK_OUT2" projectName="test_io" solutionName="solution1" date="2017-04-17T13:37:44.674-0400" type="Warning"/>
        <logs message="WARNING: [Device 21-287] Route-thru speed model missing from speed file: rt__BUFCE_LEAF_X16__CE_INT1__CLK_OUT1" projectName="test_io" solutionName="solution1" date="2017-04-17T13:37:44.666-0400" type="Warning"/>
        <logs message="WARNING: [Device 21-287] Route-thru speed model missing from speed file: rt__BUFCE_LEAF_X16__CE_INT0__CLK_OUT0" projectName="test_io" solutionName="solution1" date="2017-04-17T13:37:44.655-0400" type="Warning"/>
        <logs message="WARNING: Unable to find common Xilinx tools. Automatic updates and &#xA;         license management will be disabled.&#xA;&#xA;&#xA;&#xA;&#xA;****** Vivado v2016.3_sda (64-bit)&#xA;  **** SW Build 1660141 on Tue Sep 13 12:58:45 MDT 2016&#xA;  **** IP Build 1625021 on Wed Aug 10 18:44:13 MDT 2016&#xA;    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.&#xA;&#xA;&#xA;source bandwidth.tcl -notrace&#xA;Command: open_checkpoint /localtmp/tyx3gu/pcie/vhls_prj/test_io/solution1/impl/verilog/project.runs/impl_1/bandwidth.dcp&#xA;&#xA;&#xA;Starting open_checkpoint Task&#xA;&#xA;&#xA;Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 960.121 ; gain = 0.000 ; free physical = 11006 ; free virtual = 41223" projectName="test_io" solutionName="solution1" date="2017-04-17T13:37:24.651-0400" type="Warning"/>
        <logs message="WARNING: Default location for XILINX_VIVADO_HLS not found: &#xA;&#xA;" projectName="test_io" solutionName="solution1" date="2017-04-17T13:37:14.699-0400" type="Warning"/>
        <logs message="WARNING: Unable to find common Xilinx tools. Automatic updates and &#xA;         license management will be disabled.&#xA;&#xA;&#xA;&#xA;&#xA;*** Running vivado&#xA;    with args -log bandwidth.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bandwidth.tcl -notrace&#xA;&#xA;" projectName="test_io" solutionName="solution1" date="2017-04-17T13:37:14.674-0400" type="Warning"/>
        <logs message="WARNING: [Device 21-287] Route-thru speed model missing from speed file: rt__BUFCE_LEAF_X16__CE_INT15__CLK_OUT15" projectName="test_io" solutionName="solution1" date="2017-04-17T13:37:10.712-0400" type="Warning"/>
        <logs message="WARNING: [Device 21-287] Route-thru speed model missing from speed file: rt__BUFCE_LEAF_X16__CE_INT14__CLK_OUT14" projectName="test_io" solutionName="solution1" date="2017-04-17T13:37:03.852-0400" type="Warning"/>
        <logs message="WARNING: [Device 21-287] Route-thru speed model missing from speed file: rt__BUFCE_LEAF_X16__CE_INT13__CLK_OUT13" projectName="test_io" solutionName="solution1" date="2017-04-17T13:37:03.843-0400" type="Warning"/>
        <logs message="WARNING: [Device 21-287] Route-thru speed model missing from speed file: rt__BUFCE_LEAF_X16__CE_INT12__CLK_OUT12" projectName="test_io" solutionName="solution1" date="2017-04-17T13:37:03.835-0400" type="Warning"/>
        <logs message="WARNING: [Device 21-287] Route-thru speed model missing from speed file: rt__BUFCE_LEAF_X16__CE_INT11__CLK_OUT11" projectName="test_io" solutionName="solution1" date="2017-04-17T13:37:03.826-0400" type="Warning"/>
        <logs message="WARNING: [Device 21-287] Route-thru speed model missing from speed file: rt__BUFCE_LEAF_X16__CE_INT10__CLK_OUT10" projectName="test_io" solutionName="solution1" date="2017-04-17T13:37:03.817-0400" type="Warning"/>
        <logs message="WARNING: [Device 21-287] Route-thru speed model missing from speed file: rt__BUFCE_LEAF_X16__CE_INT9__CLK_OUT9" projectName="test_io" solutionName="solution1" date="2017-04-17T13:37:03.808-0400" type="Warning"/>
        <logs message="WARNING: [Device 21-287] Route-thru speed model missing from speed file: rt__BUFCE_LEAF_X16__CE_INT8__CLK_OUT8" projectName="test_io" solutionName="solution1" date="2017-04-17T13:37:03.800-0400" type="Warning"/>
        <logs message="WARNING: [Device 21-287] Route-thru speed model missing from speed file: rt__BUFCE_LEAF_X16__CE_INT7__CLK_OUT7" projectName="test_io" solutionName="solution1" date="2017-04-17T13:37:03.790-0400" type="Warning"/>
        <logs message="WARNING: [Device 21-287] Route-thru speed model missing from speed file: rt__BUFCE_LEAF_X16__CE_INT6__CLK_OUT6" projectName="test_io" solutionName="solution1" date="2017-04-17T13:37:03.781-0400" type="Warning"/>
        <logs message="WARNING: [Device 21-287] Route-thru speed model missing from speed file: rt__BUFCE_LEAF_X16__CE_INT5__CLK_OUT5" projectName="test_io" solutionName="solution1" date="2017-04-17T13:37:03.770-0400" type="Warning"/>
        <logs message="WARNING: [Device 21-287] Route-thru speed model missing from speed file: rt__BUFCE_LEAF_X16__CE_INT4__CLK_OUT4" projectName="test_io" solutionName="solution1" date="2017-04-17T13:37:03.761-0400" type="Warning"/>
        <logs message="WARNING: [Device 21-287] Route-thru speed model missing from speed file: rt__BUFCE_LEAF_X16__CE_INT3__CLK_OUT3" projectName="test_io" solutionName="solution1" date="2017-04-17T13:37:03.755-0400" type="Warning"/>
        <logs message="WARNING: [Device 21-287] Route-thru speed model missing from speed file: rt__BUFCE_LEAF_X16__CE_INT2__CLK_OUT2" projectName="test_io" solutionName="solution1" date="2017-04-17T13:37:03.749-0400" type="Warning"/>
        <logs message="WARNING: [Device 21-287] Route-thru speed model missing from speed file: rt__BUFCE_LEAF_X16__CE_INT1__CLK_OUT1" projectName="test_io" solutionName="solution1" date="2017-04-17T13:37:03.743-0400" type="Warning"/>
        <logs message="WARNING: [Device 21-287] Route-thru speed model missing from speed file: rt__BUFCE_LEAF_X16__CE_INT0__CLK_OUT0" projectName="test_io" solutionName="solution1" date="2017-04-17T13:37:03.735-0400" type="Warning"/>
        <logs message="WARNING: [Device 21-287] Route-thru speed model missing from speed file: rt__BUFCE_LEAF_X16__CE_INT15__CLK_OUT15&#xA;---------------------------------------------------------------------------------&#xA;Start Applying XDC Timing Constraints&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 1983.125 ; gain = 1096.266 ; free physical = 11353 ; free virtual = 41566&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Timing Optimization : Time (s): cpu = 00:00:57 ; elapsed = 00:01:00 . Memory (MB): peak = 2053.391 ; gain = 1166.531 ; free physical = 11280 ; free virtual = 41495&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report RTL Partitions: &#xA;+------+---------------+------------+----------+&#xA;|      |RTL Partition  |Replication |Instances |&#xA;+------+---------------+------------+----------+&#xA;|1     |bandwidth__GB0 |           1|     12994|&#xA;|2     |bandwidth__GB1 |           1|       180|&#xA;|3     |bandwidth__GB2 |           1|      3055|&#xA;+------+---------------+------------+----------+&#xA;---------------------------------------------------------------------------------&#xA;Start Technology Mapping&#xA;---------------------------------------------------------------------------------" projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:38.592-0400" type="Warning"/>
        <logs message="WARNING: [Device 21-287] Route-thru speed model missing from speed file: rt__BUFCE_LEAF_X16__CE_INT14__CLK_OUT14" projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:23.738-0400" type="Warning"/>
        <logs message="WARNING: [Device 21-287] Route-thru speed model missing from speed file: rt__BUFCE_LEAF_X16__CE_INT13__CLK_OUT13" projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:23.725-0400" type="Warning"/>
        <logs message="WARNING: [Device 21-287] Route-thru speed model missing from speed file: rt__BUFCE_LEAF_X16__CE_INT12__CLK_OUT12" projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:23.718-0400" type="Warning"/>
        <logs message="WARNING: [Device 21-287] Route-thru speed model missing from speed file: rt__BUFCE_LEAF_X16__CE_INT11__CLK_OUT11" projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:23.712-0400" type="Warning"/>
        <logs message="WARNING: [Device 21-287] Route-thru speed model missing from speed file: rt__BUFCE_LEAF_X16__CE_INT10__CLK_OUT10" projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:23.703-0400" type="Warning"/>
        <logs message="WARNING: [Device 21-287] Route-thru speed model missing from speed file: rt__BUFCE_LEAF_X16__CE_INT9__CLK_OUT9" projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:23.684-0400" type="Warning"/>
        <logs message="WARNING: [Device 21-287] Route-thru speed model missing from speed file: rt__BUFCE_LEAF_X16__CE_INT8__CLK_OUT8" projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:23.677-0400" type="Warning"/>
        <logs message="WARNING: [Device 21-287] Route-thru speed model missing from speed file: rt__BUFCE_LEAF_X16__CE_INT7__CLK_OUT7" projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:23.670-0400" type="Warning"/>
        <logs message="WARNING: [Device 21-287] Route-thru speed model missing from speed file: rt__BUFCE_LEAF_X16__CE_INT6__CLK_OUT6" projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:23.662-0400" type="Warning"/>
        <logs message="WARNING: [Device 21-287] Route-thru speed model missing from speed file: rt__BUFCE_LEAF_X16__CE_INT5__CLK_OUT5" projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:23.628-0400" type="Warning"/>
        <logs message="WARNING: [Device 21-287] Route-thru speed model missing from speed file: rt__BUFCE_LEAF_X16__CE_INT4__CLK_OUT4" projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:23.621-0400" type="Warning"/>
        <logs message="WARNING: [Device 21-287] Route-thru speed model missing from speed file: rt__BUFCE_LEAF_X16__CE_INT3__CLK_OUT3" projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:23.615-0400" type="Warning"/>
        <logs message="WARNING: [Device 21-287] Route-thru speed model missing from speed file: rt__BUFCE_LEAF_X16__CE_INT2__CLK_OUT2" projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:23.609-0400" type="Warning"/>
        <logs message="WARNING: [Device 21-287] Route-thru speed model missing from speed file: rt__BUFCE_LEAF_X16__CE_INT1__CLK_OUT1" projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:23.603-0400" type="Warning"/>
        <logs message="WARNING: [Device 21-287] Route-thru speed model missing from speed file: rt__BUFCE_LEAF_X16__CE_INT0__CLK_OUT0" projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:23.591-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (fifo_rreq/q_reg[2]) is unused and will be removed from module bandwidth_gmem0_m_axi_read." projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:09.735-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (fifo_rreq/q_reg[3]) is unused and will be removed from module bandwidth_gmem0_m_axi_read." projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:09.722-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (fifo_rreq/q_reg[4]) is unused and will be removed from module bandwidth_gmem0_m_axi_read." projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:09.713-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (fifo_rreq/q_reg[5]) is unused and will be removed from module bandwidth_gmem0_m_axi_read." projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:09.705-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (fifo_rreq/q_reg[6]) is unused and will be removed from module bandwidth_gmem0_m_axi_read." projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:09.697-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (fifo_rreq/q_reg[7]) is unused and will be removed from module bandwidth_gmem0_m_axi_read." projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:09.689-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (fifo_rreq/q_reg[8]) is unused and will be removed from module bandwidth_gmem0_m_axi_read." projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:09.680-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (fifo_rreq/q_reg[9]) is unused and will be removed from module bandwidth_gmem0_m_axi_read." projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:09.668-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (fifo_rreq/q_reg[10]) is unused and will be removed from module bandwidth_gmem0_m_axi_read." projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:09.657-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (fifo_rreq/q_reg[11]) is unused and will be removed from module bandwidth_gmem0_m_axi_read." projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:09.649-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (fifo_rreq/q_reg[12]) is unused and will be removed from module bandwidth_gmem0_m_axi_read." projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:09.641-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (fifo_rreq/q_reg[13]) is unused and will be removed from module bandwidth_gmem0_m_axi_read." projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:09.633-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (fifo_rreq/q_reg[14]) is unused and will be removed from module bandwidth_gmem0_m_axi_read." projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:09.625-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (fifo_rreq/q_reg[15]) is unused and will be removed from module bandwidth_gmem0_m_axi_read." projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:09.617-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (fifo_rreq/q_reg[16]) is unused and will be removed from module bandwidth_gmem0_m_axi_read." projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:09.610-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (fifo_rreq/q_reg[17]) is unused and will be removed from module bandwidth_gmem0_m_axi_read." projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:09.597-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (fifo_rreq/q_reg[18]) is unused and will be removed from module bandwidth_gmem0_m_axi_read." projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:09.589-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (fifo_rreq/q_reg[19]) is unused and will be removed from module bandwidth_gmem0_m_axi_read." projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:09.581-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (fifo_rreq/q_reg[20]) is unused and will be removed from module bandwidth_gmem0_m_axi_read." projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:09.574-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (fifo_rreq/q_reg[21]) is unused and will be removed from module bandwidth_gmem0_m_axi_read." projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:09.566-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (fifo_rreq/q_reg[22]) is unused and will be removed from module bandwidth_gmem0_m_axi_read." projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:09.558-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (fifo_rreq/q_reg[23]) is unused and will be removed from module bandwidth_gmem0_m_axi_read." projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:09.550-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (fifo_rreq/q_reg[24]) is unused and will be removed from module bandwidth_gmem0_m_axi_read." projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:09.543-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (fifo_rreq/q_reg[25]) is unused and will be removed from module bandwidth_gmem0_m_axi_read." projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:09.528-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (fifo_rreq/q_reg[26]) is unused and will be removed from module bandwidth_gmem0_m_axi_read." projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:09.520-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (fifo_rreq/q_reg[27]) is unused and will be removed from module bandwidth_gmem0_m_axi_read." projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:09.512-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (fifo_rreq/q_reg[28]) is unused and will be removed from module bandwidth_gmem0_m_axi_read." projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:09.505-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (fifo_rreq/q_reg[29]) is unused and will be removed from module bandwidth_gmem0_m_axi_read." projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:09.497-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (fifo_rreq/q_reg[30]) is unused and will be removed from module bandwidth_gmem0_m_axi_read." projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:09.490-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (fifo_rreq/q_reg[31]) is unused and will be removed from module bandwidth_gmem0_m_axi_read." projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:09.479-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (fifo_rreq/q_reg[32]) is unused and will be removed from module bandwidth_gmem0_m_axi_read." projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:09.467-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (fifo_rreq/q_reg[33]) is unused and will be removed from module bandwidth_gmem0_m_axi_read." projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:09.459-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (fifo_rreq/q_reg[34]) is unused and will be removed from module bandwidth_gmem0_m_axi_read." projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:09.451-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (fifo_rreq/q_reg[35]) is unused and will be removed from module bandwidth_gmem0_m_axi_read." projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:09.443-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (fifo_rreq/q_reg[36]) is unused and will be removed from module bandwidth_gmem0_m_axi_read." projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:09.436-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (fifo_rreq/q_reg[37]) is unused and will be removed from module bandwidth_gmem0_m_axi_read." projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:09.428-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (fifo_rreq/q_reg[38]) is unused and will be removed from module bandwidth_gmem0_m_axi_read." projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:09.420-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (fifo_rreq/q_reg[39]) is unused and will be removed from module bandwidth_gmem0_m_axi_read." projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:09.400-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (fifo_rreq/q_reg[40]) is unused and will be removed from module bandwidth_gmem0_m_axi_read." projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:09.393-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (fifo_rreq/q_reg[41]) is unused and will be removed from module bandwidth_gmem0_m_axi_read." projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:09.384-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (fifo_rreq/q_reg[42]) is unused and will be removed from module bandwidth_gmem0_m_axi_read." projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:09.375-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (fifo_rreq/q_reg[43]) is unused and will be removed from module bandwidth_gmem0_m_axi_read." projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:09.367-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (fifo_rreq/q_reg[44]) is unused and will be removed from module bandwidth_gmem0_m_axi_read." projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:09.359-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (fifo_rreq/q_reg[45]) is unused and will be removed from module bandwidth_gmem0_m_axi_read." projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:09.345-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (fifo_rreq/q_reg[46]) is unused and will be removed from module bandwidth_gmem0_m_axi_read." projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:09.329-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (fifo_rreq/q_reg[47]) is unused and will be removed from module bandwidth_gmem0_m_axi_read." projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:09.322-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (fifo_rreq/q_reg[48]) is unused and will be removed from module bandwidth_gmem0_m_axi_read." projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:09.314-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (fifo_rreq/q_reg[49]) is unused and will be removed from module bandwidth_gmem0_m_axi_read." projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:09.307-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (fifo_rreq/q_reg[50]) is unused and will be removed from module bandwidth_gmem0_m_axi_read." projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:09.300-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (fifo_rreq/q_reg[51]) is unused and will be removed from module bandwidth_gmem0_m_axi_read." projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:09.293-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (fifo_rreq/q_reg[52]) is unused and will be removed from module bandwidth_gmem0_m_axi_read." projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:09.286-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (fifo_rreq/q_reg[53]) is unused and will be removed from module bandwidth_gmem0_m_axi_read." projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:09.275-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (fifo_rreq/q_reg[54]) is unused and will be removed from module bandwidth_gmem0_m_axi_read." projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:09.269-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (fifo_rreq/q_reg[55]) is unused and will be removed from module bandwidth_gmem0_m_axi_read." projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:09.263-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (fifo_rreq/q_reg[56]) is unused and will be removed from module bandwidth_gmem0_m_axi_read." projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:09.256-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (fifo_rreq/q_reg[57]) is unused and will be removed from module bandwidth_gmem0_m_axi_read." projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:09.247-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (fifo_rreq/q_reg[58]) is unused and will be removed from module bandwidth_gmem0_m_axi_read." projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:09.236-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (fifo_rreq/q_reg[59]) is unused and will be removed from module bandwidth_gmem0_m_axi_read." projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:09.223-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (fifo_rreq/q_reg[60]) is unused and will be removed from module bandwidth_gmem0_m_axi_read." projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:09.201-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (fifo_rreq/q_reg[61]) is unused and will be removed from module bandwidth_gmem0_m_axi_read." projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:09.183-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (fifo_rreq/q_reg[62]) is unused and will be removed from module bandwidth_gmem0_m_axi_read." projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:09.170-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (fifo_rreq/q_reg[63]) is unused and will be removed from module bandwidth_gmem0_m_axi_read." projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:09.160-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (fifo_rreq/q_reg[64]) is unused and will be removed from module bandwidth_gmem0_m_axi_read." projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:09.145-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (fifo_rreq/q_reg[65]) is unused and will be removed from module bandwidth_gmem0_m_axi_read." projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:09.129-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (fifo_rreq/q_reg[66]) is unused and will be removed from module bandwidth_gmem0_m_axi_read." projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:09.115-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (fifo_rreq/q_reg[67]) is unused and will be removed from module bandwidth_gmem0_m_axi_read." projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:09.100-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (fifo_rreq/q_reg[68]) is unused and will be removed from module bandwidth_gmem0_m_axi_read." projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:09.089-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (fifo_rreq/q_reg[69]) is unused and will be removed from module bandwidth_gmem0_m_axi_read." projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:09.078-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (fifo_rreq/q_reg[70]) is unused and will be removed from module bandwidth_gmem0_m_axi_read." projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:09.059-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (fifo_rreq/q_reg[71]) is unused and will be removed from module bandwidth_gmem0_m_axi_read." projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:09.045-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (fifo_rreq/q_reg[72]) is unused and will be removed from module bandwidth_gmem0_m_axi_read." projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:09.028-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (fifo_rreq/q_reg[73]) is unused and will be removed from module bandwidth_gmem0_m_axi_read." projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:09.011-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (fifo_rreq/q_reg[74]) is unused and will be removed from module bandwidth_gmem0_m_axi_read." projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:08.998-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (fifo_rreq/q_reg[75]) is unused and will be removed from module bandwidth_gmem0_m_axi_read." projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:08.982-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (fifo_rreq/q_reg[76]) is unused and will be removed from module bandwidth_gmem0_m_axi_read." projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:08.967-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (fifo_rreq/q_reg[77]) is unused and will be removed from module bandwidth_gmem0_m_axi_read." projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:08.948-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (fifo_rreq/q_reg[78]) is unused and will be removed from module bandwidth_gmem0_m_axi_read." projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:08.938-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (fifo_rreq/q_reg[79]) is unused and will be removed from module bandwidth_gmem0_m_axi_read." projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:08.909-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (fifo_rreq/q_reg[80]) is unused and will be removed from module bandwidth_gmem0_m_axi_read." projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:08.882-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (fifo_rreq/q_reg[81]) is unused and will be removed from module bandwidth_gmem0_m_axi_read." projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:08.868-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (fifo_rreq/q_reg[82]) is unused and will be removed from module bandwidth_gmem0_m_axi_read." projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:08.854-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (fifo_rreq/q_reg[83]) is unused and will be removed from module bandwidth_gmem0_m_axi_read." projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:08.838-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (fifo_rreq/q_reg[84]) is unused and will be removed from module bandwidth_gmem0_m_axi_read." projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:08.816-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (fifo_rreq/q_reg[85]) is unused and will be removed from module bandwidth_gmem0_m_axi_read." projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:08.804-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (fifo_rreq/q_reg[86]) is unused and will be removed from module bandwidth_gmem0_m_axi_read." projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:08.788-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (fifo_rreq/q_reg[87]) is unused and will be removed from module bandwidth_gmem0_m_axi_read." projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:08.778-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (fifo_rreq/q_reg[88]) is unused and will be removed from module bandwidth_gmem0_m_axi_read." projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:08.760-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (fifo_rreq/q_reg[89]) is unused and will be removed from module bandwidth_gmem0_m_axi_read." projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:08.747-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (fifo_rreq/q_reg[90]) is unused and will be removed from module bandwidth_gmem0_m_axi_read." projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:08.736-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (fifo_rreq/q_reg[91]) is unused and will be removed from module bandwidth_gmem0_m_axi_read." projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:08.725-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (fifo_rreq/q_reg[92]) is unused and will be removed from module bandwidth_gmem0_m_axi_read." projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:08.712-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (fifo_rreq/q_reg[93]) is unused and will be removed from module bandwidth_gmem0_m_axi_read." projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:08.705-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (fifo_rreq/q_reg[94]) is unused and will be removed from module bandwidth_gmem0_m_axi_read." projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:08.696-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (fifo_rreq/q_reg[95]) is unused and will be removed from module bandwidth_gmem0_m_axi_read." projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:08.680-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (fifo_rreq/empty_n_reg) is unused and will be removed from module bandwidth_gmem0_m_axi_read." projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:08.666-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (fifo_rreq/data_vld_reg) is unused and will be removed from module bandwidth_gmem0_m_axi_read." projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:08.658-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (fifo_rreq/full_n_reg) is unused and will be removed from module bandwidth_gmem0_m_axi_read." projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:08.647-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (fifo_rreq/pout_reg[0]) is unused and will be removed from module bandwidth_gmem0_m_axi_read." projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:08.637-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (fifo_rreq/pout_reg[1]) is unused and will be removed from module bandwidth_gmem0_m_axi_read." projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:08.629-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (fifo_rreq/pout_reg[2]) is unused and will be removed from module bandwidth_gmem0_m_axi_read." projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:08.599-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-5730] RAM bus_write/buff_wdata/mem_reg got removed due to cross hierarchy optimization. " projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:03.839-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design bandwidth has port m_axi_gmem1_ARQOS[0] driven by constant 0&#xA;warning: Removed RAM bus_write/buff_wdata/mem_reg due to inactive write enable" projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:03.819-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design bandwidth has port m_axi_gmem1_ARQOS[1] driven by constant 0" projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:03.812-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design bandwidth has port m_axi_gmem1_ARQOS[2] driven by constant 0" projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:03.791-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design bandwidth has port m_axi_gmem1_ARQOS[3] driven by constant 0" projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:03.779-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design bandwidth has port m_axi_gmem1_AWQOS[0] driven by constant 0" projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:03.766-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design bandwidth has port m_axi_gmem1_AWQOS[1] driven by constant 0" projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:03.757-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design bandwidth has port m_axi_gmem1_AWQOS[2] driven by constant 0" projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:03.751-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design bandwidth has port m_axi_gmem1_AWQOS[3] driven by constant 0" projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:03.732-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design bandwidth has port m_axi_gmem0_ARQOS[0] driven by constant 0" projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:03.716-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design bandwidth has port m_axi_gmem0_ARQOS[1] driven by constant 0" projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:03.703-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design bandwidth has port m_axi_gmem0_ARQOS[2] driven by constant 0" projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:03.696-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design bandwidth has port m_axi_gmem0_ARQOS[3] driven by constant 0" projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:03.673-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design bandwidth has port m_axi_gmem0_AWQOS[0] driven by constant 0" projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:03.613-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design bandwidth has port m_axi_gmem0_AWQOS[1] driven by constant 0" projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:03.606-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design bandwidth has port m_axi_gmem0_AWQOS[2] driven by constant 0" projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:03.599-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design bandwidth has port m_axi_gmem0_AWQOS[3] driven by constant 0" projectName="test_io" solutionName="solution1" date="2017-04-17T13:36:03.584-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_23_reg_830_reg' and it is trimmed from '512' to '8' bits. [/localtmp/tyx3gu/pcie/vhls_prj/test_io/solution1/impl/verilog/bandwidth.v:948]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:58.617-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_40_reg_840_reg' and it is trimmed from '512' to '8' bits. [/localtmp/tyx3gu/pcie/vhls_prj/test_io/solution1/impl/verilog/bandwidth.v:950]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:58.573-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design bandwidth_gmem0_m_axi has unconnected port I_AWREGION[0]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:45.007-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design bandwidth_gmem0_m_axi has unconnected port I_AWREGION[1]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:44.996-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design bandwidth_gmem0_m_axi has unconnected port I_AWREGION[2]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:44.982-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design bandwidth_gmem0_m_axi has unconnected port I_AWREGION[3]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:44.963-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design bandwidth_gmem0_m_axi has unconnected port I_AWLOCK[0]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:44.949-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design bandwidth_gmem0_m_axi has unconnected port I_AWLOCK[1]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:44.933-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design bandwidth_gmem0_m_axi has unconnected port I_AWBURST[0]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:44.917-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design bandwidth_gmem0_m_axi has unconnected port I_AWBURST[1]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:44.900-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design bandwidth_gmem0_m_axi has unconnected port I_AWSIZE[0]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:44.888-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design bandwidth_gmem0_m_axi has unconnected port I_AWSIZE[1]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:44.871-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design bandwidth_gmem0_m_axi has unconnected port I_AWSIZE[2]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:44.864-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design bandwidth_gmem0_m_axi has unconnected port I_AWID[0]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:44.846-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design bandwidth_gmem0_m_axi_write has unconnected port wdata_user[0]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:44.828-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design bandwidth_gmem0_m_axi_write has unconnected port wreq_user[0]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:44.818-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design bandwidth_gmem0_m_axi_write has unconnected port wreq_prot[0]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:44.804-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design bandwidth_gmem0_m_axi_write has unconnected port wreq_prot[1]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:44.792-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design bandwidth_gmem0_m_axi_write has unconnected port wreq_prot[2]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:44.775-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design bandwidth_gmem0_m_axi_write has unconnected port wreq_cache[0]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:44.752-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design bandwidth_gmem0_m_axi_write has unconnected port wreq_cache[1]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:44.740-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design bandwidth_gmem0_m_axi_write has unconnected port wreq_cache[2]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:44.724-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design bandwidth_gmem0_m_axi_write has unconnected port wreq_cache[3]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:44.707-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design bandwidth_gmem0_m_axi_write has unconnected port BUSER[0]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:44.695-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design bandwidth_gmem0_m_axi_write has unconnected port BID[0]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:44.687-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design bandwidth_gmem0_m_axi_write has unconnected port WUSER[0]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:44.679-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design bandwidth_gmem0_m_axi_write has unconnected port WID[0]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:44.667-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design bandwidth_gmem0_m_axi_write has unconnected port AWREGION[0]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:44.658-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design bandwidth_gmem0_m_axi_write has unconnected port AWREGION[1]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:44.643-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design bandwidth_gmem0_m_axi_write has unconnected port AWREGION[2]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:44.625-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design bandwidth_gmem0_m_axi_write has unconnected port AWREGION[3]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:44.600-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design bandwidth_gmem0_m_axi_read has unconnected port rreq_user[0]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:44.582-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design bandwidth_gmem0_m_axi_read has unconnected port rreq_prot[0]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:44.571-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design bandwidth_gmem0_m_axi_read has unconnected port rreq_prot[1]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:44.560-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design bandwidth_gmem0_m_axi_read has unconnected port rreq_prot[2]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:44.537-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design bandwidth_gmem0_m_axi_read has unconnected port rreq_cache[0]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:44.524-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design bandwidth_gmem0_m_axi_read has unconnected port rreq_cache[1]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:44.517-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design bandwidth_gmem0_m_axi_read has unconnected port rreq_cache[2]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:44.507-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design bandwidth_gmem0_m_axi_read has unconnected port rreq_cache[3]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:44.496-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design bandwidth_gmem0_m_axi_read has unconnected port RUSER[0]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:44.481-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design bandwidth_gmem0_m_axi_read has unconnected port RID[0]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:44.457-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design bandwidth_gmem0_m_axi_read has unconnected port ARREGION[0]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:44.447-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design bandwidth_gmem0_m_axi_read has unconnected port ARREGION[1]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:44.439-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design bandwidth_gmem0_m_axi_read has unconnected port ARREGION[2]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:44.432-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design bandwidth_gmem0_m_axi_read has unconnected port ARREGION[3]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:44.424-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design bandwidth_gmem1_m_axi has unconnected port I_ARREGION[0]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:44.416-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design bandwidth_gmem1_m_axi has unconnected port I_ARREGION[1]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:44.405-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design bandwidth_gmem1_m_axi has unconnected port I_ARREGION[2]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:44.384-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design bandwidth_gmem1_m_axi has unconnected port I_ARREGION[3]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:44.367-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design bandwidth_gmem1_m_axi has unconnected port I_ARLOCK[0]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:44.353-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design bandwidth_gmem1_m_axi has unconnected port I_ARLOCK[1]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:44.345-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design bandwidth_gmem1_m_axi has unconnected port I_ARBURST[0]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:44.320-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design bandwidth_gmem1_m_axi has unconnected port I_ARBURST[1]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:44.310-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design bandwidth_gmem1_m_axi has unconnected port I_ARSIZE[0]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:44.304-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design bandwidth_gmem1_m_axi has unconnected port I_ARSIZE[1]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:44.296-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design bandwidth_gmem1_m_axi has unconnected port I_ARSIZE[2]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:44.289-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design bandwidth_gmem1_m_axi has unconnected port I_ARID[0]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:44.281-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design bandwidth_gmem1_m_axi has unconnected port I_WLAST" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:44.274-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design bandwidth_gmem1_m_axi has unconnected port I_WID[0]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:44.266-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design bandwidth_gmem1_m_axi has unconnected port I_AWREGION[0]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:44.248-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design bandwidth_gmem1_m_axi has unconnected port I_AWREGION[1]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:44.242-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design bandwidth_gmem1_m_axi has unconnected port I_AWREGION[2]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:44.225-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design bandwidth_gmem1_m_axi has unconnected port I_AWREGION[3]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:44.211-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design bandwidth_gmem1_m_axi has unconnected port I_AWLOCK[0]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:44.205-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design bandwidth_gmem1_m_axi has unconnected port I_AWLOCK[1]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:44.200-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design bandwidth_gmem1_m_axi has unconnected port I_AWBURST[0]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:44.193-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design bandwidth_gmem1_m_axi has unconnected port I_AWBURST[1]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:44.187-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design bandwidth_gmem1_m_axi has unconnected port I_AWSIZE[0]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:44.160-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design bandwidth_gmem1_m_axi has unconnected port I_AWSIZE[1]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:44.154-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design bandwidth_gmem1_m_axi has unconnected port I_AWSIZE[2]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:44.141-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design bandwidth_gmem1_m_axi has unconnected port I_AWID[0]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:44.135-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design bandwidth_gmem1_m_axi_write has unconnected port wdata_user[0]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:44.130-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design bandwidth_gmem1_m_axi_write has unconnected port wreq_user[0]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:44.125-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design bandwidth_gmem1_m_axi_write has unconnected port wreq_prot[0]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:44.113-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design bandwidth_gmem1_m_axi_write has unconnected port wreq_prot[1]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:44.106-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design bandwidth_gmem1_m_axi_write has unconnected port wreq_prot[2]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:44.100-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design bandwidth_gmem1_m_axi_write has unconnected port wreq_cache[0]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:44.090-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design bandwidth_gmem1_m_axi_write has unconnected port wreq_cache[1]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:44.081-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design bandwidth_gmem1_m_axi_write has unconnected port wreq_cache[2]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:44.074-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design bandwidth_gmem1_m_axi_write has unconnected port wreq_cache[3]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:44.068-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design bandwidth_gmem1_m_axi_write has unconnected port BUSER[0]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:44.063-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design bandwidth_gmem1_m_axi_write has unconnected port BID[0]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:44.057-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design bandwidth_gmem1_m_axi_write has unconnected port WUSER[0]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:44.036-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design bandwidth_gmem1_m_axi_write has unconnected port WID[0]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:44.022-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design bandwidth_gmem1_m_axi_write has unconnected port AWREGION[0]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:44.014-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design bandwidth_gmem1_m_axi_write has unconnected port AWREGION[1]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:43.998-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design bandwidth_gmem1_m_axi_write has unconnected port AWREGION[2]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:43.984-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design bandwidth_gmem1_m_axi_write has unconnected port AWREGION[3]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:43.978-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design bandwidth_gmem1_m_axi_read has unconnected port rreq_user[0]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:43.956-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design bandwidth_gmem1_m_axi_read has unconnected port rreq_prot[0]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:43.939-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design bandwidth_gmem1_m_axi_read has unconnected port rreq_prot[1]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:43.932-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design bandwidth_gmem1_m_axi_read has unconnected port rreq_prot[2]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:43.921-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design bandwidth_gmem1_m_axi_read has unconnected port rreq_cache[0]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:43.914-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design bandwidth_gmem1_m_axi_read has unconnected port rreq_cache[1]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:43.909-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design bandwidth_gmem1_m_axi_read has unconnected port rreq_cache[2]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:43.903-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design bandwidth_gmem1_m_axi_read has unconnected port rreq_cache[3]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:43.898-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design bandwidth_gmem1_m_axi_read has unconnected port RUSER[0]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:43.884-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design bandwidth_gmem1_m_axi_read has unconnected port RID[0]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:43.878-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design bandwidth_gmem1_m_axi_read has unconnected port ARREGION[0]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:43.866-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design bandwidth_gmem1_m_axi_read has unconnected port ARREGION[1]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:43.860-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design bandwidth_gmem1_m_axi_read has unconnected port ARREGION[2]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:43.854-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design bandwidth_gmem1_m_axi_read has unconnected port ARREGION[3]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:43.848-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/localtmp/tyx3gu/pcie/vhls_prj/test_io/solution1/impl/verilog/bandwidth.v:1387]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:43.835-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/localtmp/tyx3gu/pcie/vhls_prj/test_io/solution1/impl/verilog/bandwidth.v:1363]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:43.827-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/localtmp/tyx3gu/pcie/vhls_prj/test_io/solution1/impl/verilog/bandwidth.v:1361]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:43.813-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/localtmp/tyx3gu/pcie/vhls_prj/test_io/solution1/impl/verilog/bandwidth.v:1359]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:43.793-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/localtmp/tyx3gu/pcie/vhls_prj/test_io/solution1/impl/verilog/bandwidth.v:1331]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:43.782-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/localtmp/tyx3gu/pcie/vhls_prj/test_io/solution1/impl/verilog/bandwidth.v:1307]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:43.749-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/localtmp/tyx3gu/pcie/vhls_prj/test_io/solution1/impl/verilog/bandwidth.v:1305]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:43.737-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/localtmp/tyx3gu/pcie/vhls_prj/test_io/solution1/impl/verilog/bandwidth.v:1301]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:43.707-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/localtmp/tyx3gu/pcie/vhls_prj/test_io/solution1/impl/verilog/bandwidth.v:1275]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:43.702-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/localtmp/tyx3gu/pcie/vhls_prj/test_io/solution1/impl/verilog/bandwidth.v:1273]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:43.688-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/localtmp/tyx3gu/pcie/vhls_prj/test_io/solution1/impl/verilog/bandwidth.v:1271]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:43.672-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/localtmp/tyx3gu/pcie/vhls_prj/test_io/solution1/impl/verilog/bandwidth.v:1233]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:43.657-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/localtmp/tyx3gu/pcie/vhls_prj/test_io/solution1/impl/verilog/bandwidth.v:1231]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:43.652-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/localtmp/tyx3gu/pcie/vhls_prj/test_io/solution1/impl/verilog/bandwidth.v:1229]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:43.646-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3848] Net ARREGION in module/entity bandwidth_gmem1_m_axi_read does not have driver. [/localtmp/tyx3gu/pcie/vhls_prj/test_io/solution1/impl/verilog/bandwidth_gmem1_m_axi.v:770]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:43.637-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3848] Net WUSER in module/entity bandwidth_gmem1_m_axi_write does not have driver. [/localtmp/tyx3gu/pcie/vhls_prj/test_io/solution1/impl/verilog/bandwidth_gmem1_m_axi.v:1532]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:43.588-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3848] Net WID in module/entity bandwidth_gmem1_m_axi_write does not have driver. [/localtmp/tyx3gu/pcie/vhls_prj/test_io/solution1/impl/verilog/bandwidth_gmem1_m_axi.v:1528]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:43.580-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3848] Net AWREGION in module/entity bandwidth_gmem1_m_axi_write does not have driver. [/localtmp/tyx3gu/pcie/vhls_prj/test_io/solution1/impl/verilog/bandwidth_gmem1_m_axi.v:1523]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:43.575-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3848] Net ARREGION in module/entity bandwidth_gmem0_m_axi_read does not have driver. [/localtmp/tyx3gu/pcie/vhls_prj/test_io/solution1/impl/verilog/bandwidth_gmem0_m_axi.v:770]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:43.568-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3848] Net WUSER in module/entity bandwidth_gmem0_m_axi_write does not have driver. [/localtmp/tyx3gu/pcie/vhls_prj/test_io/solution1/impl/verilog/bandwidth_gmem0_m_axi.v:1532]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:43.561-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3848] Net WID in module/entity bandwidth_gmem0_m_axi_write does not have driver. [/localtmp/tyx3gu/pcie/vhls_prj/test_io/solution1/impl/verilog/bandwidth_gmem0_m_axi.v:1528]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:43.556-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-3848] Net AWREGION in module/entity bandwidth_gmem0_m_axi_write does not have driver. [/localtmp/tyx3gu/pcie/vhls_prj/test_io/solution1/impl/verilog/bandwidth_gmem0_m_axi.v:1523]" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:43.539-0400" type="Warning"/>
        <logs message="WARNING: Unable to find common Xilinx tools. Automatic updates and &#xA;         license management will be disabled.&#xA;&#xA;&#xA;&#xA;&#xA;****** Vivado v2016.3_sda (64-bit)&#xA;  **** SW Build 1660141 on Tue Sep 13 12:58:45 MDT 2016&#xA;  **** IP Build 1625021 on Wed Aug 10 18:44:13 MDT 2016&#xA;    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.&#xA;&#xA;&#xA;source bandwidth.tcl -notrace&#xA;Command: synth_design -top bandwidth -part xcku060-ffva1156-2-e -no_iobuf -mode out_of_context&#xA;Starting synth_design&#xA;Attempting to get a license for feature 'Synthesis' and/or device 'xcku060'" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:38.538-0400" type="Warning"/>
        <logs message="WARNING: Default location for XILINX_VIVADO_HLS not found: &#xA;&#xA;" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:28.573-0400" type="Warning"/>
        <logs message="WARNING: Unable to find common Xilinx tools. Automatic updates and &#xA;         license management will be disabled.&#xA;&#xA;&#xA;[Mon Apr 17 13:35:26 2017] Launched synth_1...&#xA;Run output will be captured here: /localtmp/tyx3gu/pcie/vhls_prj/test_io/solution1/impl/verilog/project.runs/synth_1/runme.log&#xA;[Mon Apr 17 13:35:26 2017] Waiting for synth_1 to finish...&#xA;&#xA;&#xA;*** Running vivado&#xA;    with args -log bandwidth.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bandwidth.tcl&#xA;&#xA;" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:28.543-0400" type="Warning"/>
        <logs message="WARNING: Unable to find common Xilinx tools. Automatic updates and &#xA;         license management will be disabled.&#xA;&#xA;&#xA;&#xA;&#xA;****** Vivado v2016.3_sda (64-bit)&#xA;  **** SW Build 1660141 on Tue Sep 13 12:58:45 MDT 2016&#xA;  **** IP Build 1625021 on Wed Aug 10 18:44:13 MDT 2016&#xA;    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.&#xA;&#xA;&#xA;source run_vivado.tcl -notrace&#xA;&#xA;" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:26.434-0400" type="Warning"/>
        <logs message="WARNING: Default location for XILINX_VIVADO_HLS not found: &#xA;&#xA;" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:16.486-0400" type="Warning"/>
        <logs message="WARNING: Unable to find common Xilinx tools. Automatic updates and &#xA;         license management will be disabled.&#xA;&#xA;&#xA;&#xA;&#xA;****** Vivado v2016.3_sda (64-bit)&#xA;  **** SW Build 1660141 on Tue Sep 13 12:58:45 MDT 2016&#xA;  **** IP Build 1625021 on Wed Aug 10 18:44:13 MDT 2016&#xA;    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.&#xA;&#xA;&#xA;source run_ippack.tcl -notrace" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:15.410-0400" type="Warning"/>
        <logs message="WARNING: Default location for XILINX_VIVADO_HLS not found: &#xA;&#xA;" projectName="test_io" solutionName="solution1" date="2017-04-17T13:35:04.674-0400" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
