{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 17 19:35:02 2019 " "Info: Processing started: Fri May 17 19:35:02 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Proj_Hardware -c Proj_Hardware --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Proj_Hardware -c Proj_Hardware --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[0\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[0\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[0\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[0\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[1\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[1\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[1\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[1\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[2\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[2\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[2\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[2\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[3\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[3\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[3\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[3\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[4\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[4\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[4\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[4\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[5\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[5\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[5\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[5\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[6\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[6\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[6\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[6\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[7\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[7\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[7\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[7\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[31\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[31\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[30\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[30\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[30\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[30\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[28\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[28\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[29\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[29\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[31\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[31\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[28\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[28\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[29\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[29\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[26\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[26\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[27\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[27\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[26\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[26\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[27\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[27\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[24\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[24\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[25\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[25\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[22\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[22\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[20\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[20\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[16\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[16\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[18\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[18\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[24\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[24\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[25\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[25\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[23\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[23\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[22\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[22\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[21\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[21\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[20\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[20\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[21\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[21\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[19\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[19\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[23\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[23\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[16\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[16\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[15\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[15\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[14\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[14\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[17\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[17\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[17\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[17\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[18\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[18\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[19\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[19\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[12\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[12\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[15\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[15\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[14\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[14\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[13\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[13\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[12\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[12\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[11\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[11\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[10\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[10\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[13\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[13\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[8\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[8\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[8\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[8\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[10\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[10\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[11\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[11\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[9\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[9\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[9\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[9\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "VCPU.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "7 " "Warning: Found 7 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "mux_srcB:ALUSrcB\|Mux32~0 " "Info: Detected gated clock \"mux_srcB:ALUSrcB\|Mux32~0\" as buffer" {  } { { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "mux_srcB:ALUSrcB\|Mux32~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "UnidadeControle:CtrlUnit\|ALUSrcB\[0\] " "Info: Detected ripple clock \"UnidadeControle:CtrlUnit\|ALUSrcB\[0\]\" as buffer" {  } { { "UnidadeControle.v" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 189 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "UnidadeControle:CtrlUnit\|ALUSrcB\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "UnidadeControle:CtrlUnit\|ALUSrcB\[2\] " "Info: Detected ripple clock \"UnidadeControle:CtrlUnit\|ALUSrcB\[2\]\" as buffer" {  } { { "UnidadeControle.v" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 189 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "UnidadeControle:CtrlUnit\|ALUSrcB\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "UnidadeControle:CtrlUnit\|ALUSrcB\[1\] " "Info: Detected ripple clock \"UnidadeControle:CtrlUnit\|ALUSrcB\[1\]\" as buffer" {  } { { "UnidadeControle.v" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 189 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "UnidadeControle:CtrlUnit\|ALUSrcB\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "mux_srcA:ALUSrcA\|Mux32~0 " "Info: Detected gated clock \"mux_srcA:ALUSrcA\|Mux32~0\" as buffer" {  } { { "mux_srcA.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "mux_srcA:ALUSrcA\|Mux32~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "UnidadeControle:CtrlUnit\|ALUSrcA\[1\] " "Info: Detected ripple clock \"UnidadeControle:CtrlUnit\|ALUSrcA\[1\]\" as buffer" {  } { { "UnidadeControle.v" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 189 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "UnidadeControle:CtrlUnit\|ALUSrcA\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "UnidadeControle:CtrlUnit\|ALUSrcA\[0\] " "Info: Detected ripple clock \"UnidadeControle:CtrlUnit\|ALUSrcA\[0\]\" as buffer" {  } { { "UnidadeControle.v" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 189 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "UnidadeControle:CtrlUnit\|ALUSrcA\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register mux_srcB:ALUSrcB\|out\[5\] register UnidadeControle:CtrlUnit\|state\[1\] 39.8 MHz 25.126 ns Internal " "Info: Clock \"clock\" has Internal fmax of 39.8 MHz between source register \"mux_srcB:ALUSrcB\|out\[5\]\" and destination register \"UnidadeControle:CtrlUnit\|state\[1\]\" (period= 25.126 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.848 ns + Longest register register " "Info: + Longest register to register delay is 8.848 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mux_srcB:ALUSrcB\|out\[5\] 1 REG LCCOMB_X21_Y15_N6 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X21_Y15_N6; Fanout = 4; REG Node = 'mux_srcB:ALUSrcB\|out\[5\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { mux_srcB:ALUSrcB|out[5] } "NODE_NAME" } } { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.325 ns) + CELL(0.053 ns) 0.378 ns Ula32:ALU\|Mux58~0 2 COMB LCCOMB_X21_Y15_N8 4 " "Info: 2: + IC(0.325 ns) + CELL(0.053 ns) = 0.378 ns; Loc. = LCCOMB_X21_Y15_N8; Fanout = 4; COMB Node = 'Ula32:ALU\|Mux58~0'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.378 ns" { mux_srcB:ALUSrcB|out[5] Ula32:ALU|Mux58~0 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.272 ns) 0.903 ns Ula32:ALU\|carry_temp\[5\]~26 3 COMB LCCOMB_X21_Y15_N2 3 " "Info: 3: + IC(0.253 ns) + CELL(0.272 ns) = 0.903 ns; Loc. = LCCOMB_X21_Y15_N2; Fanout = 3; COMB Node = 'Ula32:ALU\|carry_temp\[5\]~26'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.525 ns" { Ula32:ALU|Mux58~0 Ula32:ALU|carry_temp[5]~26 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.803 ns) + CELL(0.272 ns) 1.978 ns Ula32:ALU\|carry_temp\[7\]~10 4 COMB LCCOMB_X22_Y12_N0 4 " "Info: 4: + IC(0.803 ns) + CELL(0.272 ns) = 1.978 ns; Loc. = LCCOMB_X22_Y12_N0; Fanout = 4; COMB Node = 'Ula32:ALU\|carry_temp\[7\]~10'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { Ula32:ALU|carry_temp[5]~26 Ula32:ALU|carry_temp[7]~10 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.211 ns) + CELL(0.053 ns) 2.242 ns Ula32:ALU\|carry_temp\[9\]~11 5 COMB LCCOMB_X22_Y12_N4 7 " "Info: 5: + IC(0.211 ns) + CELL(0.053 ns) = 2.242 ns; Loc. = LCCOMB_X22_Y12_N4; Fanout = 7; COMB Node = 'Ula32:ALU\|carry_temp\[9\]~11'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.264 ns" { Ula32:ALU|carry_temp[7]~10 Ula32:ALU|carry_temp[9]~11 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.226 ns) + CELL(0.053 ns) 2.521 ns Ula32:ALU\|carry_temp\[11\]~12 6 COMB LCCOMB_X22_Y12_N30 6 " "Info: 6: + IC(0.226 ns) + CELL(0.053 ns) = 2.521 ns; Loc. = LCCOMB_X22_Y12_N30; Fanout = 6; COMB Node = 'Ula32:ALU\|carry_temp\[11\]~12'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.279 ns" { Ula32:ALU|carry_temp[9]~11 Ula32:ALU|carry_temp[11]~12 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.210 ns) + CELL(0.053 ns) 2.784 ns Ula32:ALU\|carry_temp\[13\]~13 7 COMB LCCOMB_X22_Y12_N10 6 " "Info: 7: + IC(0.210 ns) + CELL(0.053 ns) = 2.784 ns; Loc. = LCCOMB_X22_Y12_N10; Fanout = 6; COMB Node = 'Ula32:ALU\|carry_temp\[13\]~13'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.263 ns" { Ula32:ALU|carry_temp[11]~12 Ula32:ALU|carry_temp[13]~13 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.229 ns) + CELL(0.053 ns) 3.066 ns Ula32:ALU\|carry_temp\[15\]~14 8 COMB LCCOMB_X22_Y12_N16 5 " "Info: 8: + IC(0.229 ns) + CELL(0.053 ns) = 3.066 ns; Loc. = LCCOMB_X22_Y12_N16; Fanout = 5; COMB Node = 'Ula32:ALU\|carry_temp\[15\]~14'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.282 ns" { Ula32:ALU|carry_temp[13]~13 Ula32:ALU|carry_temp[15]~14 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.233 ns) + CELL(0.053 ns) 3.352 ns Ula32:ALU\|carry_temp\[17\]~15 9 COMB LCCOMB_X22_Y12_N26 6 " "Info: 9: + IC(0.233 ns) + CELL(0.053 ns) = 3.352 ns; Loc. = LCCOMB_X22_Y12_N26; Fanout = 6; COMB Node = 'Ula32:ALU\|carry_temp\[17\]~15'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.286 ns" { Ula32:ALU|carry_temp[15]~14 Ula32:ALU|carry_temp[17]~15 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.210 ns) + CELL(0.053 ns) 3.615 ns Ula32:ALU\|carry_temp\[19\]~16 10 COMB LCCOMB_X22_Y12_N14 6 " "Info: 10: + IC(0.210 ns) + CELL(0.053 ns) = 3.615 ns; Loc. = LCCOMB_X22_Y12_N14; Fanout = 6; COMB Node = 'Ula32:ALU\|carry_temp\[19\]~16'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.263 ns" { Ula32:ALU|carry_temp[17]~15 Ula32:ALU|carry_temp[19]~16 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.227 ns) + CELL(0.053 ns) 3.895 ns Ula32:ALU\|carry_temp\[21\]~17 11 COMB LCCOMB_X22_Y12_N20 5 " "Info: 11: + IC(0.227 ns) + CELL(0.053 ns) = 3.895 ns; Loc. = LCCOMB_X22_Y12_N20; Fanout = 5; COMB Node = 'Ula32:ALU\|carry_temp\[21\]~17'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.280 ns" { Ula32:ALU|carry_temp[19]~16 Ula32:ALU|carry_temp[21]~17 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.309 ns) + CELL(0.053 ns) 4.257 ns Ula32:ALU\|carry_temp\[23\]~18 12 COMB LCCOMB_X21_Y12_N16 5 " "Info: 12: + IC(0.309 ns) + CELL(0.053 ns) = 4.257 ns; Loc. = LCCOMB_X21_Y12_N16; Fanout = 5; COMB Node = 'Ula32:ALU\|carry_temp\[23\]~18'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.362 ns" { Ula32:ALU|carry_temp[21]~17 Ula32:ALU|carry_temp[23]~18 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.224 ns) + CELL(0.053 ns) 4.534 ns Ula32:ALU\|carry_temp\[25\]~19 13 COMB LCCOMB_X21_Y12_N10 7 " "Info: 13: + IC(0.224 ns) + CELL(0.053 ns) = 4.534 ns; Loc. = LCCOMB_X21_Y12_N10; Fanout = 7; COMB Node = 'Ula32:ALU\|carry_temp\[25\]~19'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.277 ns" { Ula32:ALU|carry_temp[23]~18 Ula32:ALU|carry_temp[25]~19 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.223 ns) + CELL(0.053 ns) 4.810 ns Ula32:ALU\|carry_temp\[27\]~20 14 COMB LCCOMB_X21_Y12_N2 7 " "Info: 14: + IC(0.223 ns) + CELL(0.053 ns) = 4.810 ns; Loc. = LCCOMB_X21_Y12_N2; Fanout = 7; COMB Node = 'Ula32:ALU\|carry_temp\[27\]~20'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.276 ns" { Ula32:ALU|carry_temp[25]~19 Ula32:ALU|carry_temp[27]~20 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.053 ns) 5.637 ns Ula32:ALU\|carry_temp\[29\]~21 15 COMB LCCOMB_X22_Y10_N24 14 " "Info: 15: + IC(0.774 ns) + CELL(0.053 ns) = 5.637 ns; Loc. = LCCOMB_X22_Y10_N24; Fanout = 14; COMB Node = 'Ula32:ALU\|carry_temp\[29\]~21'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.827 ns" { Ula32:ALU|carry_temp[27]~20 Ula32:ALU|carry_temp[29]~21 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.619 ns) + CELL(0.053 ns) 6.309 ns Ula32:ALU\|carry_temp\[31\]~23 16 COMB LCCOMB_X22_Y9_N0 18 " "Info: 16: + IC(0.619 ns) + CELL(0.053 ns) = 6.309 ns; Loc. = LCCOMB_X22_Y9_N0; Fanout = 18; COMB Node = 'Ula32:ALU\|carry_temp\[31\]~23'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.672 ns" { Ula32:ALU|carry_temp[29]~21 Ula32:ALU|carry_temp[31]~23 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.618 ns) + CELL(0.053 ns) 6.980 ns Ula32:ALU\|Maior~12 17 COMB LCCOMB_X22_Y10_N18 5 " "Info: 17: + IC(0.618 ns) + CELL(0.053 ns) = 6.980 ns; Loc. = LCCOMB_X22_Y10_N18; Fanout = 5; COMB Node = 'Ula32:ALU\|Maior~12'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.671 ns" { Ula32:ALU|carry_temp[31]~23 Ula32:ALU|Maior~12 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.629 ns) + CELL(0.053 ns) 7.662 ns UnidadeControle:CtrlUnit\|Mux18~22 18 COMB LCCOMB_X22_Y8_N10 1 " "Info: 18: + IC(0.629 ns) + CELL(0.053 ns) = 7.662 ns; Loc. = LCCOMB_X22_Y8_N10; Fanout = 1; COMB Node = 'UnidadeControle:CtrlUnit\|Mux18~22'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.682 ns" { Ula32:ALU|Maior~12 UnidadeControle:CtrlUnit|Mux18~22 } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 194 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.272 ns) 8.176 ns UnidadeControle:CtrlUnit\|Mux17~0 19 COMB LCCOMB_X22_Y8_N4 2 " "Info: 19: + IC(0.242 ns) + CELL(0.272 ns) = 8.176 ns; Loc. = LCCOMB_X22_Y8_N4; Fanout = 2; COMB Node = 'UnidadeControle:CtrlUnit\|Mux17~0'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.514 ns" { UnidadeControle:CtrlUnit|Mux18~22 UnidadeControle:CtrlUnit|Mux17~0 } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 194 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.053 ns) 8.444 ns UnidadeControle:CtrlUnit\|Mux17~4 20 COMB LCCOMB_X22_Y8_N30 1 " "Info: 20: + IC(0.215 ns) + CELL(0.053 ns) = 8.444 ns; Loc. = LCCOMB_X22_Y8_N30; Fanout = 1; COMB Node = 'UnidadeControle:CtrlUnit\|Mux17~4'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.268 ns" { UnidadeControle:CtrlUnit|Mux17~0 UnidadeControle:CtrlUnit|Mux17~4 } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 194 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.196 ns) + CELL(0.053 ns) 8.693 ns UnidadeControle:CtrlUnit\|Mux17~5 21 COMB LCCOMB_X22_Y8_N18 1 " "Info: 21: + IC(0.196 ns) + CELL(0.053 ns) = 8.693 ns; Loc. = LCCOMB_X22_Y8_N18; Fanout = 1; COMB Node = 'UnidadeControle:CtrlUnit\|Mux17~5'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.249 ns" { UnidadeControle:CtrlUnit|Mux17~4 UnidadeControle:CtrlUnit|Mux17~5 } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 194 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 8.848 ns UnidadeControle:CtrlUnit\|state\[1\] 22 REG LCFF_X22_Y8_N19 91 " "Info: 22: + IC(0.000 ns) + CELL(0.155 ns) = 8.848 ns; Loc. = LCFF_X22_Y8_N19; Fanout = 91; REG Node = 'UnidadeControle:CtrlUnit\|state\[1\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { UnidadeControle:CtrlUnit|Mux17~5 UnidadeControle:CtrlUnit|state[1] } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 189 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.872 ns ( 21.16 % ) " "Info: Total cell delay = 1.872 ns ( 21.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.976 ns ( 78.84 % ) " "Info: Total interconnect delay = 6.976 ns ( 78.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "8.848 ns" { mux_srcB:ALUSrcB|out[5] Ula32:ALU|Mux58~0 Ula32:ALU|carry_temp[5]~26 Ula32:ALU|carry_temp[7]~10 Ula32:ALU|carry_temp[9]~11 Ula32:ALU|carry_temp[11]~12 Ula32:ALU|carry_temp[13]~13 Ula32:ALU|carry_temp[15]~14 Ula32:ALU|carry_temp[17]~15 Ula32:ALU|carry_temp[19]~16 Ula32:ALU|carry_temp[21]~17 Ula32:ALU|carry_temp[23]~18 Ula32:ALU|carry_temp[25]~19 Ula32:ALU|carry_temp[27]~20 Ula32:ALU|carry_temp[29]~21 Ula32:ALU|carry_temp[31]~23 Ula32:ALU|Maior~12 UnidadeControle:CtrlUnit|Mux18~22 UnidadeControle:CtrlUnit|Mux17~0 UnidadeControle:CtrlUnit|Mux17~4 UnidadeControle:CtrlUnit|Mux17~5 UnidadeControle:CtrlUnit|state[1] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "8.848 ns" { mux_srcB:ALUSrcB|out[5] {} Ula32:ALU|Mux58~0 {} Ula32:ALU|carry_temp[5]~26 {} Ula32:ALU|carry_temp[7]~10 {} Ula32:ALU|carry_temp[9]~11 {} Ula32:ALU|carry_temp[11]~12 {} Ula32:ALU|carry_temp[13]~13 {} Ula32:ALU|carry_temp[15]~14 {} Ula32:ALU|carry_temp[17]~15 {} Ula32:ALU|carry_temp[19]~16 {} Ula32:ALU|carry_temp[21]~17 {} Ula32:ALU|carry_temp[23]~18 {} Ula32:ALU|carry_temp[25]~19 {} Ula32:ALU|carry_temp[27]~20 {} Ula32:ALU|carry_temp[29]~21 {} Ula32:ALU|carry_temp[31]~23 {} Ula32:ALU|Maior~12 {} UnidadeControle:CtrlUnit|Mux18~22 {} UnidadeControle:CtrlUnit|Mux17~0 {} UnidadeControle:CtrlUnit|Mux17~4 {} UnidadeControle:CtrlUnit|Mux17~5 {} UnidadeControle:CtrlUnit|state[1] {} } { 0.000ns 0.325ns 0.253ns 0.803ns 0.211ns 0.226ns 0.210ns 0.229ns 0.233ns 0.210ns 0.227ns 0.309ns 0.224ns 0.223ns 0.774ns 0.619ns 0.618ns 0.629ns 0.242ns 0.215ns 0.196ns 0.000ns } { 0.000ns 0.053ns 0.272ns 0.272ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.272ns 0.053ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.625 ns - Smallest " "Info: - Smallest clock skew is -3.625 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.472 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.472 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clock'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 1385 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1385; COMB Node = 'clock~clkctrl'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.657 ns) + CELL(0.618 ns) 2.472 ns UnidadeControle:CtrlUnit\|state\[1\] 3 REG LCFF_X22_Y8_N19 91 " "Info: 3: + IC(0.657 ns) + CELL(0.618 ns) = 2.472 ns; Loc. = LCFF_X22_Y8_N19; Fanout = 91; REG Node = 'UnidadeControle:CtrlUnit\|state\[1\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.275 ns" { clock~clkctrl UnidadeControle:CtrlUnit|state[1] } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 189 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.55 % ) " "Info: Total cell delay = 1.472 ns ( 59.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 40.45 % ) " "Info: Total interconnect delay = 1.000 ns ( 40.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { clock clock~clkctrl UnidadeControle:CtrlUnit|state[1] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { clock {} clock~combout {} clock~clkctrl {} UnidadeControle:CtrlUnit|state[1] {} } { 0.000ns 0.000ns 0.343ns 0.657ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 6.097 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 6.097 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clock'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.785 ns) + CELL(0.712 ns) 2.351 ns UnidadeControle:CtrlUnit\|ALUSrcB\[1\] 2 REG LCFF_X5_Y10_N13 22 " "Info: 2: + IC(0.785 ns) + CELL(0.712 ns) = 2.351 ns; Loc. = LCFF_X5_Y10_N13; Fanout = 22; REG Node = 'UnidadeControle:CtrlUnit\|ALUSrcB\[1\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.497 ns" { clock UnidadeControle:CtrlUnit|ALUSrcB[1] } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 189 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.560 ns) + CELL(0.225 ns) 3.136 ns mux_srcB:ALUSrcB\|Mux32~0 3 COMB LCCOMB_X6_Y11_N0 1 " "Info: 3: + IC(0.560 ns) + CELL(0.225 ns) = 3.136 ns; Loc. = LCCOMB_X6_Y11_N0; Fanout = 1; COMB Node = 'mux_srcB:ALUSrcB\|Mux32~0'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.785 ns" { UnidadeControle:CtrlUnit|ALUSrcB[1] mux_srcB:ALUSrcB|Mux32~0 } "NODE_NAME" } } { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.989 ns) + CELL(0.000 ns) 5.125 ns mux_srcB:ALUSrcB\|Mux32~0clkctrl 4 COMB CLKCTRL_G5 32 " "Info: 4: + IC(1.989 ns) + CELL(0.000 ns) = 5.125 ns; Loc. = CLKCTRL_G5; Fanout = 32; COMB Node = 'mux_srcB:ALUSrcB\|Mux32~0clkctrl'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.989 ns" { mux_srcB:ALUSrcB|Mux32~0 mux_srcB:ALUSrcB|Mux32~0clkctrl } "NODE_NAME" } } { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.919 ns) + CELL(0.053 ns) 6.097 ns mux_srcB:ALUSrcB\|out\[5\] 5 REG LCCOMB_X21_Y15_N6 4 " "Info: 5: + IC(0.919 ns) + CELL(0.053 ns) = 6.097 ns; Loc. = LCCOMB_X21_Y15_N6; Fanout = 4; REG Node = 'mux_srcB:ALUSrcB\|out\[5\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.972 ns" { mux_srcB:ALUSrcB|Mux32~0clkctrl mux_srcB:ALUSrcB|out[5] } "NODE_NAME" } } { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.844 ns ( 30.24 % ) " "Info: Total cell delay = 1.844 ns ( 30.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.253 ns ( 69.76 % ) " "Info: Total interconnect delay = 4.253 ns ( 69.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "6.097 ns" { clock UnidadeControle:CtrlUnit|ALUSrcB[1] mux_srcB:ALUSrcB|Mux32~0 mux_srcB:ALUSrcB|Mux32~0clkctrl mux_srcB:ALUSrcB|out[5] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "6.097 ns" { clock {} clock~combout {} UnidadeControle:CtrlUnit|ALUSrcB[1] {} mux_srcB:ALUSrcB|Mux32~0 {} mux_srcB:ALUSrcB|Mux32~0clkctrl {} mux_srcB:ALUSrcB|out[5] {} } { 0.000ns 0.000ns 0.785ns 0.560ns 1.989ns 0.919ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { clock clock~clkctrl UnidadeControle:CtrlUnit|state[1] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { clock {} clock~combout {} clock~clkctrl {} UnidadeControle:CtrlUnit|state[1] {} } { 0.000ns 0.000ns 0.343ns 0.657ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "6.097 ns" { clock UnidadeControle:CtrlUnit|ALUSrcB[1] mux_srcB:ALUSrcB|Mux32~0 mux_srcB:ALUSrcB|Mux32~0clkctrl mux_srcB:ALUSrcB|out[5] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "6.097 ns" { clock {} clock~combout {} UnidadeControle:CtrlUnit|ALUSrcB[1] {} mux_srcB:ALUSrcB|Mux32~0 {} mux_srcB:ALUSrcB|Mux32~0clkctrl {} mux_srcB:ALUSrcB|out[5] {} } { 0.000ns 0.000ns 0.785ns 0.560ns 1.989ns 0.919ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "UnidadeControle.v" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 189 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } } { "UnidadeControle.v" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 189 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "8.848 ns" { mux_srcB:ALUSrcB|out[5] Ula32:ALU|Mux58~0 Ula32:ALU|carry_temp[5]~26 Ula32:ALU|carry_temp[7]~10 Ula32:ALU|carry_temp[9]~11 Ula32:ALU|carry_temp[11]~12 Ula32:ALU|carry_temp[13]~13 Ula32:ALU|carry_temp[15]~14 Ula32:ALU|carry_temp[17]~15 Ula32:ALU|carry_temp[19]~16 Ula32:ALU|carry_temp[21]~17 Ula32:ALU|carry_temp[23]~18 Ula32:ALU|carry_temp[25]~19 Ula32:ALU|carry_temp[27]~20 Ula32:ALU|carry_temp[29]~21 Ula32:ALU|carry_temp[31]~23 Ula32:ALU|Maior~12 UnidadeControle:CtrlUnit|Mux18~22 UnidadeControle:CtrlUnit|Mux17~0 UnidadeControle:CtrlUnit|Mux17~4 UnidadeControle:CtrlUnit|Mux17~5 UnidadeControle:CtrlUnit|state[1] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "8.848 ns" { mux_srcB:ALUSrcB|out[5] {} Ula32:ALU|Mux58~0 {} Ula32:ALU|carry_temp[5]~26 {} Ula32:ALU|carry_temp[7]~10 {} Ula32:ALU|carry_temp[9]~11 {} Ula32:ALU|carry_temp[11]~12 {} Ula32:ALU|carry_temp[13]~13 {} Ula32:ALU|carry_temp[15]~14 {} Ula32:ALU|carry_temp[17]~15 {} Ula32:ALU|carry_temp[19]~16 {} Ula32:ALU|carry_temp[21]~17 {} Ula32:ALU|carry_temp[23]~18 {} Ula32:ALU|carry_temp[25]~19 {} Ula32:ALU|carry_temp[27]~20 {} Ula32:ALU|carry_temp[29]~21 {} Ula32:ALU|carry_temp[31]~23 {} Ula32:ALU|Maior~12 {} UnidadeControle:CtrlUnit|Mux18~22 {} UnidadeControle:CtrlUnit|Mux17~0 {} UnidadeControle:CtrlUnit|Mux17~4 {} UnidadeControle:CtrlUnit|Mux17~5 {} UnidadeControle:CtrlUnit|state[1] {} } { 0.000ns 0.325ns 0.253ns 0.803ns 0.211ns 0.226ns 0.210ns 0.229ns 0.233ns 0.210ns 0.227ns 0.309ns 0.224ns 0.223ns 0.774ns 0.619ns 0.618ns 0.629ns 0.242ns 0.215ns 0.196ns 0.000ns } { 0.000ns 0.053ns 0.272ns 0.272ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.272ns 0.053ns 0.053ns 0.155ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { clock clock~clkctrl UnidadeControle:CtrlUnit|state[1] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { clock {} clock~combout {} clock~clkctrl {} UnidadeControle:CtrlUnit|state[1] {} } { 0.000ns 0.000ns 0.343ns 0.657ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "6.097 ns" { clock UnidadeControle:CtrlUnit|ALUSrcB[1] mux_srcB:ALUSrcB|Mux32~0 mux_srcB:ALUSrcB|Mux32~0clkctrl mux_srcB:ALUSrcB|out[5] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "6.097 ns" { clock {} clock~combout {} UnidadeControle:CtrlUnit|ALUSrcB[1] {} mux_srcB:ALUSrcB|Mux32~0 {} mux_srcB:ALUSrcB|Mux32~0clkctrl {} mux_srcB:ALUSrcB|out[5] {} } { 0.000ns 0.000ns 0.785ns 0.560ns 1.989ns 0.919ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clock 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Registrador:RegisterB\|Saida\[15\] mux_srcB:ALUSrcB\|out\[15\] clock 2.809 ns " "Info: Found hold time violation between source  pin or register \"Registrador:RegisterB\|Saida\[15\]\" and destination pin or register \"mux_srcB:ALUSrcB\|out\[15\]\" for clock \"clock\" (Hold time is 2.809 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.595 ns + Largest " "Info: + Largest clock skew is 3.595 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 6.085 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 6.085 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clock'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.785 ns) + CELL(0.712 ns) 2.351 ns UnidadeControle:CtrlUnit\|ALUSrcB\[1\] 2 REG LCFF_X5_Y10_N13 22 " "Info: 2: + IC(0.785 ns) + CELL(0.712 ns) = 2.351 ns; Loc. = LCFF_X5_Y10_N13; Fanout = 22; REG Node = 'UnidadeControle:CtrlUnit\|ALUSrcB\[1\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.497 ns" { clock UnidadeControle:CtrlUnit|ALUSrcB[1] } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 189 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.560 ns) + CELL(0.225 ns) 3.136 ns mux_srcB:ALUSrcB\|Mux32~0 3 COMB LCCOMB_X6_Y11_N0 1 " "Info: 3: + IC(0.560 ns) + CELL(0.225 ns) = 3.136 ns; Loc. = LCCOMB_X6_Y11_N0; Fanout = 1; COMB Node = 'mux_srcB:ALUSrcB\|Mux32~0'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.785 ns" { UnidadeControle:CtrlUnit|ALUSrcB[1] mux_srcB:ALUSrcB|Mux32~0 } "NODE_NAME" } } { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.989 ns) + CELL(0.000 ns) 5.125 ns mux_srcB:ALUSrcB\|Mux32~0clkctrl 4 COMB CLKCTRL_G5 32 " "Info: 4: + IC(1.989 ns) + CELL(0.000 ns) = 5.125 ns; Loc. = CLKCTRL_G5; Fanout = 32; COMB Node = 'mux_srcB:ALUSrcB\|Mux32~0clkctrl'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.989 ns" { mux_srcB:ALUSrcB|Mux32~0 mux_srcB:ALUSrcB|Mux32~0clkctrl } "NODE_NAME" } } { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.053 ns) 6.085 ns mux_srcB:ALUSrcB\|out\[15\] 5 REG LCCOMB_X27_Y12_N8 3 " "Info: 5: + IC(0.907 ns) + CELL(0.053 ns) = 6.085 ns; Loc. = LCCOMB_X27_Y12_N8; Fanout = 3; REG Node = 'mux_srcB:ALUSrcB\|out\[15\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.960 ns" { mux_srcB:ALUSrcB|Mux32~0clkctrl mux_srcB:ALUSrcB|out[15] } "NODE_NAME" } } { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.844 ns ( 30.30 % ) " "Info: Total cell delay = 1.844 ns ( 30.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.241 ns ( 69.70 % ) " "Info: Total interconnect delay = 4.241 ns ( 69.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "6.085 ns" { clock UnidadeControle:CtrlUnit|ALUSrcB[1] mux_srcB:ALUSrcB|Mux32~0 mux_srcB:ALUSrcB|Mux32~0clkctrl mux_srcB:ALUSrcB|out[15] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "6.085 ns" { clock {} clock~combout {} UnidadeControle:CtrlUnit|ALUSrcB[1] {} mux_srcB:ALUSrcB|Mux32~0 {} mux_srcB:ALUSrcB|Mux32~0clkctrl {} mux_srcB:ALUSrcB|out[15] {} } { 0.000ns 0.000ns 0.785ns 0.560ns 1.989ns 0.907ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.490 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to source register is 2.490 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clock'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 1385 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1385; COMB Node = 'clock~clkctrl'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.618 ns) 2.490 ns Registrador:RegisterB\|Saida\[15\] 3 REG LCFF_X27_Y12_N21 1 " "Info: 3: + IC(0.675 ns) + CELL(0.618 ns) = 2.490 ns; Loc. = LCFF_X27_Y12_N21; Fanout = 1; REG Node = 'Registrador:RegisterB\|Saida\[15\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.293 ns" { clock~clkctrl Registrador:RegisterB|Saida[15] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.12 % ) " "Info: Total cell delay = 1.472 ns ( 59.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.018 ns ( 40.88 % ) " "Info: Total interconnect delay = 1.018 ns ( 40.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { clock clock~clkctrl Registrador:RegisterB|Saida[15] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.490 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:RegisterB|Saida[15] {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "6.085 ns" { clock UnidadeControle:CtrlUnit|ALUSrcB[1] mux_srcB:ALUSrcB|Mux32~0 mux_srcB:ALUSrcB|Mux32~0clkctrl mux_srcB:ALUSrcB|out[15] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "6.085 ns" { clock {} clock~combout {} UnidadeControle:CtrlUnit|ALUSrcB[1] {} mux_srcB:ALUSrcB|Mux32~0 {} mux_srcB:ALUSrcB|Mux32~0clkctrl {} mux_srcB:ALUSrcB|out[15] {} } { 0.000ns 0.000ns 0.785ns 0.560ns 1.989ns 0.907ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.000ns 0.053ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { clock clock~clkctrl Registrador:RegisterB|Saida[15] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.490 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:RegisterB|Saida[15] {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "Registrador.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/Registrador.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.692 ns - Shortest register register " "Info: - Shortest register to register delay is 0.692 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Registrador:RegisterB\|Saida\[15\] 1 REG LCFF_X27_Y12_N21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y12_N21; Fanout = 1; REG Node = 'Registrador:RegisterB\|Saida\[15\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { Registrador:RegisterB|Saida[15] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.206 ns) + CELL(0.053 ns) 0.259 ns mux_srcB:ALUSrcB\|Mux15~0 2 COMB LCCOMB_X27_Y12_N12 1 " "Info: 2: + IC(0.206 ns) + CELL(0.053 ns) = 0.259 ns; Loc. = LCCOMB_X27_Y12_N12; Fanout = 1; COMB Node = 'mux_srcB:ALUSrcB\|Mux15~0'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.259 ns" { Registrador:RegisterB|Saida[15] mux_srcB:ALUSrcB|Mux15~0 } "NODE_NAME" } } { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.208 ns) + CELL(0.225 ns) 0.692 ns mux_srcB:ALUSrcB\|out\[15\] 3 REG LCCOMB_X27_Y12_N8 3 " "Info: 3: + IC(0.208 ns) + CELL(0.225 ns) = 0.692 ns; Loc. = LCCOMB_X27_Y12_N8; Fanout = 3; REG Node = 'mux_srcB:ALUSrcB\|out\[15\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.433 ns" { mux_srcB:ALUSrcB|Mux15~0 mux_srcB:ALUSrcB|out[15] } "NODE_NAME" } } { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.278 ns ( 40.17 % ) " "Info: Total cell delay = 0.278 ns ( 40.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.414 ns ( 59.83 % ) " "Info: Total interconnect delay = 0.414 ns ( 59.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.692 ns" { Registrador:RegisterB|Saida[15] mux_srcB:ALUSrcB|Mux15~0 mux_srcB:ALUSrcB|out[15] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "0.692 ns" { Registrador:RegisterB|Saida[15] {} mux_srcB:ALUSrcB|Mux15~0 {} mux_srcB:ALUSrcB|out[15] {} } { 0.000ns 0.206ns 0.208ns } { 0.000ns 0.053ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "Registrador.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/Registrador.vhd" 71 -1 0 } } { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "6.085 ns" { clock UnidadeControle:CtrlUnit|ALUSrcB[1] mux_srcB:ALUSrcB|Mux32~0 mux_srcB:ALUSrcB|Mux32~0clkctrl mux_srcB:ALUSrcB|out[15] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "6.085 ns" { clock {} clock~combout {} UnidadeControle:CtrlUnit|ALUSrcB[1] {} mux_srcB:ALUSrcB|Mux32~0 {} mux_srcB:ALUSrcB|Mux32~0clkctrl {} mux_srcB:ALUSrcB|out[15] {} } { 0.000ns 0.000ns 0.785ns 0.560ns 1.989ns 0.907ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.000ns 0.053ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { clock clock~clkctrl Registrador:RegisterB|Saida[15] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.490 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:RegisterB|Saida[15] {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.692 ns" { Registrador:RegisterB|Saida[15] mux_srcB:ALUSrcB|Mux15~0 mux_srcB:ALUSrcB|out[15] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "0.692 ns" { Registrador:RegisterB|Saida[15] {} mux_srcB:ALUSrcB|Mux15~0 {} mux_srcB:ALUSrcB|out[15] {} } { 0.000ns 0.206ns 0.208ns } { 0.000ns 0.053ns 0.225ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "UnidadeControle:CtrlUnit\|MemWR reset clock 5.972 ns register " "Info: tsu for register \"UnidadeControle:CtrlUnit\|MemWR\" (data pin = \"reset\", clock pin = \"clock\") is 5.972 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.371 ns + Longest pin register " "Info: + Longest pin to register delay is 8.371 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset 1 PIN PIN_M21 22 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 22; PIN Node = 'reset'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.488 ns) + CELL(0.272 ns) 6.624 ns UnidadeControle:CtrlUnit\|MemWR~1 2 COMB LCCOMB_X19_Y7_N30 4 " "Info: 2: + IC(5.488 ns) + CELL(0.272 ns) = 6.624 ns; Loc. = LCCOMB_X19_Y7_N30; Fanout = 4; COMB Node = 'UnidadeControle:CtrlUnit\|MemWR~1'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "5.760 ns" { reset UnidadeControle:CtrlUnit|MemWR~1 } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.746 ns) 8.371 ns UnidadeControle:CtrlUnit\|MemWR 3 REG LCFF_X10_Y10_N17 4 " "Info: 3: + IC(1.001 ns) + CELL(0.746 ns) = 8.371 ns; Loc. = LCFF_X10_Y10_N17; Fanout = 4; REG Node = 'UnidadeControle:CtrlUnit\|MemWR'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.747 ns" { UnidadeControle:CtrlUnit|MemWR~1 UnidadeControle:CtrlUnit|MemWR } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.882 ns ( 22.48 % ) " "Info: Total cell delay = 1.882 ns ( 22.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.489 ns ( 77.52 % ) " "Info: Total interconnect delay = 6.489 ns ( 77.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "8.371 ns" { reset UnidadeControle:CtrlUnit|MemWR~1 UnidadeControle:CtrlUnit|MemWR } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "8.371 ns" { reset {} reset~combout {} UnidadeControle:CtrlUnit|MemWR~1 {} UnidadeControle:CtrlUnit|MemWR {} } { 0.000ns 0.000ns 5.488ns 1.001ns } { 0.000ns 0.864ns 0.272ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "UnidadeControle.v" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 13 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.489 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.489 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clock'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 1385 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1385; COMB Node = 'clock~clkctrl'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.618 ns) 2.489 ns UnidadeControle:CtrlUnit\|MemWR 3 REG LCFF_X10_Y10_N17 4 " "Info: 3: + IC(0.674 ns) + CELL(0.618 ns) = 2.489 ns; Loc. = LCFF_X10_Y10_N17; Fanout = 4; REG Node = 'UnidadeControle:CtrlUnit\|MemWR'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.292 ns" { clock~clkctrl UnidadeControle:CtrlUnit|MemWR } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.14 % ) " "Info: Total cell delay = 1.472 ns ( 59.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.017 ns ( 40.86 % ) " "Info: Total interconnect delay = 1.017 ns ( 40.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.489 ns" { clock clock~clkctrl UnidadeControle:CtrlUnit|MemWR } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.489 ns" { clock {} clock~combout {} clock~clkctrl {} UnidadeControle:CtrlUnit|MemWR {} } { 0.000ns 0.000ns 0.343ns 0.674ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "8.371 ns" { reset UnidadeControle:CtrlUnit|MemWR~1 UnidadeControle:CtrlUnit|MemWR } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "8.371 ns" { reset {} reset~combout {} UnidadeControle:CtrlUnit|MemWR~1 {} UnidadeControle:CtrlUnit|MemWR {} } { 0.000ns 0.000ns 5.488ns 1.001ns } { 0.000ns 0.864ns 0.272ns 0.746ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.489 ns" { clock clock~clkctrl UnidadeControle:CtrlUnit|MemWR } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.489 ns" { clock {} clock~combout {} clock~clkctrl {} UnidadeControle:CtrlUnit|MemWR {} } { 0.000ns 0.000ns 0.343ns 0.674ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock RegAIn\[12\] Instr_Reg:IR\|Instr25_21\[1\] 12.956 ns register " "Info: tco from clock \"clock\" to destination pin \"RegAIn\[12\]\" through register \"Instr_Reg:IR\|Instr25_21\[1\]\" is 12.956 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.467 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.467 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clock'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 1385 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1385; COMB Node = 'clock~clkctrl'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.652 ns) + CELL(0.618 ns) 2.467 ns Instr_Reg:IR\|Instr25_21\[1\] 3 REG LCFF_X18_Y14_N1 162 " "Info: 3: + IC(0.652 ns) + CELL(0.618 ns) = 2.467 ns; Loc. = LCFF_X18_Y14_N1; Fanout = 162; REG Node = 'Instr_Reg:IR\|Instr25_21\[1\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.270 ns" { clock~clkctrl Instr_Reg:IR|Instr25_21[1] } "NODE_NAME" } } { "Instr_Reg.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.67 % ) " "Info: Total cell delay = 1.472 ns ( 59.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.995 ns ( 40.33 % ) " "Info: Total interconnect delay = 0.995 ns ( 40.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { clock clock~clkctrl Instr_Reg:IR|Instr25_21[1] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { clock {} clock~combout {} clock~clkctrl {} Instr_Reg:IR|Instr25_21[1] {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.395 ns + Longest register pin " "Info: + Longest register to pin delay is 10.395 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Instr_Reg:IR\|Instr25_21\[1\] 1 REG LCFF_X18_Y14_N1 162 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y14_N1; Fanout = 162; REG Node = 'Instr_Reg:IR\|Instr25_21\[1\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { Instr_Reg:IR|Instr25_21[1] } "NODE_NAME" } } { "Instr_Reg.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.058 ns) + CELL(0.272 ns) 2.330 ns Banco_reg:registers\|Mux19~2 2 COMB LCCOMB_X13_Y11_N28 1 " "Info: 2: + IC(2.058 ns) + CELL(0.272 ns) = 2.330 ns; Loc. = LCCOMB_X13_Y11_N28; Fanout = 1; COMB Node = 'Banco_reg:registers\|Mux19~2'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.330 ns" { Instr_Reg:IR|Instr25_21[1] Banco_reg:registers|Mux19~2 } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.815 ns) + CELL(0.272 ns) 4.417 ns Banco_reg:registers\|Mux19~4 3 COMB LCCOMB_X19_Y15_N2 1 " "Info: 3: + IC(1.815 ns) + CELL(0.272 ns) = 4.417 ns; Loc. = LCCOMB_X19_Y15_N2; Fanout = 1; COMB Node = 'Banco_reg:registers\|Mux19~4'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.087 ns" { Banco_reg:registers|Mux19~2 Banco_reg:registers|Mux19~4 } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.228 ns) 5.664 ns Banco_reg:registers\|Mux19~10 4 COMB LCCOMB_X25_Y16_N30 2 " "Info: 4: + IC(1.019 ns) + CELL(0.228 ns) = 5.664 ns; Loc. = LCCOMB_X25_Y16_N30; Fanout = 2; COMB Node = 'Banco_reg:registers\|Mux19~10'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.247 ns" { Banco_reg:registers|Mux19~4 Banco_reg:registers|Mux19~10 } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.577 ns) + CELL(2.154 ns) 10.395 ns RegAIn\[12\] 5 PIN PIN_C22 0 " "Info: 5: + IC(2.577 ns) + CELL(2.154 ns) = 10.395 ns; Loc. = PIN_C22; Fanout = 0; PIN Node = 'RegAIn\[12\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "4.731 ns" { Banco_reg:registers|Mux19~10 RegAIn[12] } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.926 ns ( 28.15 % ) " "Info: Total cell delay = 2.926 ns ( 28.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.469 ns ( 71.85 % ) " "Info: Total interconnect delay = 7.469 ns ( 71.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "10.395 ns" { Instr_Reg:IR|Instr25_21[1] Banco_reg:registers|Mux19~2 Banco_reg:registers|Mux19~4 Banco_reg:registers|Mux19~10 RegAIn[12] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "10.395 ns" { Instr_Reg:IR|Instr25_21[1] {} Banco_reg:registers|Mux19~2 {} Banco_reg:registers|Mux19~4 {} Banco_reg:registers|Mux19~10 {} RegAIn[12] {} } { 0.000ns 2.058ns 1.815ns 1.019ns 2.577ns } { 0.000ns 0.272ns 0.272ns 0.228ns 2.154ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { clock clock~clkctrl Instr_Reg:IR|Instr25_21[1] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { clock {} clock~combout {} clock~clkctrl {} Instr_Reg:IR|Instr25_21[1] {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "10.395 ns" { Instr_Reg:IR|Instr25_21[1] Banco_reg:registers|Mux19~2 Banco_reg:registers|Mux19~4 Banco_reg:registers|Mux19~10 RegAIn[12] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "10.395 ns" { Instr_Reg:IR|Instr25_21[1] {} Banco_reg:registers|Mux19~2 {} Banco_reg:registers|Mux19~4 {} Banco_reg:registers|Mux19~10 {} RegAIn[12] {} } { 0.000ns 2.058ns 1.815ns 1.019ns 2.577ns } { 0.000ns 0.272ns 0.272ns 0.228ns 2.154ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "UnidadeControle:CtrlUnit\|AWrite reset clock -0.955 ns register " "Info: th for register \"UnidadeControle:CtrlUnit\|AWrite\" (data pin = \"reset\", clock pin = \"clock\") is -0.955 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.484 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.484 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clock'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 1385 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1385; COMB Node = 'clock~clkctrl'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.618 ns) 2.484 ns UnidadeControle:CtrlUnit\|AWrite 3 REG LCFF_X6_Y11_N3 65 " "Info: 3: + IC(0.669 ns) + CELL(0.618 ns) = 2.484 ns; Loc. = LCFF_X6_Y11_N3; Fanout = 65; REG Node = 'UnidadeControle:CtrlUnit\|AWrite'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { clock~clkctrl UnidadeControle:CtrlUnit|AWrite } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.26 % ) " "Info: Total cell delay = 1.472 ns ( 59.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.012 ns ( 40.74 % ) " "Info: Total interconnect delay = 1.012 ns ( 40.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.484 ns" { clock clock~clkctrl UnidadeControle:CtrlUnit|AWrite } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.484 ns" { clock {} clock~combout {} clock~clkctrl {} UnidadeControle:CtrlUnit|AWrite {} } { 0.000ns 0.000ns 0.343ns 0.669ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "UnidadeControle.v" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 36 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.588 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.588 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset 1 PIN PIN_M21 22 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 22; PIN Node = 'reset'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.563 ns) + CELL(0.378 ns) 2.805 ns UnidadeControle:CtrlUnit\|AWrite~0 2 COMB LCCOMB_X6_Y11_N6 1 " "Info: 2: + IC(1.563 ns) + CELL(0.378 ns) = 2.805 ns; Loc. = LCCOMB_X6_Y11_N6; Fanout = 1; COMB Node = 'UnidadeControle:CtrlUnit\|AWrite~0'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.941 ns" { reset UnidadeControle:CtrlUnit|AWrite~0 } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.366 ns) 3.433 ns UnidadeControle:CtrlUnit\|AWrite~1 3 COMB LCCOMB_X6_Y11_N2 1 " "Info: 3: + IC(0.262 ns) + CELL(0.366 ns) = 3.433 ns; Loc. = LCCOMB_X6_Y11_N2; Fanout = 1; COMB Node = 'UnidadeControle:CtrlUnit\|AWrite~1'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.628 ns" { UnidadeControle:CtrlUnit|AWrite~0 UnidadeControle:CtrlUnit|AWrite~1 } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 3.588 ns UnidadeControle:CtrlUnit\|AWrite 4 REG LCFF_X6_Y11_N3 65 " "Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 3.588 ns; Loc. = LCFF_X6_Y11_N3; Fanout = 65; REG Node = 'UnidadeControle:CtrlUnit\|AWrite'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { UnidadeControle:CtrlUnit|AWrite~1 UnidadeControle:CtrlUnit|AWrite } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.763 ns ( 49.14 % ) " "Info: Total cell delay = 1.763 ns ( 49.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.825 ns ( 50.86 % ) " "Info: Total interconnect delay = 1.825 ns ( 50.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "3.588 ns" { reset UnidadeControle:CtrlUnit|AWrite~0 UnidadeControle:CtrlUnit|AWrite~1 UnidadeControle:CtrlUnit|AWrite } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "3.588 ns" { reset {} reset~combout {} UnidadeControle:CtrlUnit|AWrite~0 {} UnidadeControle:CtrlUnit|AWrite~1 {} UnidadeControle:CtrlUnit|AWrite {} } { 0.000ns 0.000ns 1.563ns 0.262ns 0.000ns } { 0.000ns 0.864ns 0.378ns 0.366ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.484 ns" { clock clock~clkctrl UnidadeControle:CtrlUnit|AWrite } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.484 ns" { clock {} clock~combout {} clock~clkctrl {} UnidadeControle:CtrlUnit|AWrite {} } { 0.000ns 0.000ns 0.343ns 0.669ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "3.588 ns" { reset UnidadeControle:CtrlUnit|AWrite~0 UnidadeControle:CtrlUnit|AWrite~1 UnidadeControle:CtrlUnit|AWrite } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "3.588 ns" { reset {} reset~combout {} UnidadeControle:CtrlUnit|AWrite~0 {} UnidadeControle:CtrlUnit|AWrite~1 {} UnidadeControle:CtrlUnit|AWrite {} } { 0.000ns 0.000ns 1.563ns 0.262ns 0.000ns } { 0.000ns 0.864ns 0.378ns 0.366ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 68 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 68 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "252 " "Info: Peak virtual memory: 252 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 17 19:35:03 2019 " "Info: Processing ended: Fri May 17 19:35:03 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
