static void F_1 ( char * V_1 )\r\n{\r\nF_2 () ;\r\nF_3 ( ( unsigned long ) F_4 ( 0 ) ) ;\r\nwhile ( 1 ) ;\r\n}\r\nvoid F_5 ( void )\r\n{\r\nunsigned long V_2 ;\r\nstruct V_3 V_4 ;\r\nF_6 ( V_2 ) ;\r\nF_7 () ;\r\nV_4 = F_8 ( V_5 ) ;\r\nmemset ( & F_8 ( V_5 ) , 0 , sizeof( struct V_3 ) ) ;\r\nF_9 ( V_6 ) ;\r\nF_10 () ;\r\nF_11 ( V_2 ) ;\r\nif ( V_4 . V_7 )\r\nF_12 () ;\r\nif ( V_4 . V_8 ) {\r\nstatic int V_9 = 0 ;\r\nF_13 ( 14 , 24 ) ;\r\nif ( F_14 ( & V_9 , 1 ) == 0 )\r\nF_15 ( V_10 , 1 ) ;\r\n}\r\nif ( V_4 . V_11 ) {\r\nF_16 () ;\r\nF_17 ( V_12 L_1\r\nL_2 , V_4 . V_13 ) ;\r\nF_17 ( V_12 L_3 ,\r\nV_14 -> V_15 , V_14 -> V_16 ) ;\r\nF_18 ( V_17 ) ;\r\n}\r\n}\r\nstatic int T_1 F_19 ( struct V_18 * V_18 )\r\n{\r\nint V_11 ;\r\nT_2 V_19 ;\r\nvoid * V_20 , * V_21 ;\r\nV_11 = 0 ;\r\nV_19 = 0 ;\r\nif ( ! V_18 -> V_22 ) {\r\nV_11 = 1 ;\r\n}\r\nif ( ! V_18 -> V_23 ) {\r\nV_11 = 1 ;\r\n}\r\n#ifndef F_20\r\nasm volatile(\r\n" ld 0,0(%0)\n"\r\n" ld 2,8(%0)\n"\r\n" ld 4,16(%0)\n"\r\n" ld 6,24(%0)"\r\n: : "a" (&S390_lowcore.floating_pt_save_area));\r\n#endif\r\nif ( V_24 ) {\r\n#ifdef F_20\r\nV_20 = & V_25 . V_26 ;\r\nV_21 = & V_25 . V_21 ;\r\n#else\r\nV_20 = ( void * ) V_25 . V_27 ;\r\nV_21 = V_20 + 128 ;\r\n#endif\r\nif ( ! V_18 -> V_28 ) {\r\nasm volatile("lfpc 0(%0)" : : "a" (&zero), "m" (zero));\r\nV_11 = 1 ;\r\n} else\r\nasm volatile("lfpc 0(%0)" : : "a" (fpt_creg_save_area));\r\nasm volatile(\r\n" ld 0,0(%0)\n"\r\n" ld 1,8(%0)\n"\r\n" ld 2,16(%0)\n"\r\n" ld 3,24(%0)\n"\r\n" ld 4,32(%0)\n"\r\n" ld 5,40(%0)\n"\r\n" ld 6,48(%0)\n"\r\n" ld 7,56(%0)\n"\r\n" ld 8,64(%0)\n"\r\n" ld 9,72(%0)\n"\r\n" ld 10,80(%0)\n"\r\n" ld 11,88(%0)\n"\r\n" ld 12,96(%0)\n"\r\n" ld 13,104(%0)\n"\r\n" ld 14,112(%0)\n"\r\n" ld 15,120(%0)\n"\r\n: : "a" (fpt_save_area));\r\n}\r\nasm volatile(\r\n" lam 0,15,0(%0)"\r\n: : "a" (&S390_lowcore.access_regs_save_area));\r\nif ( ! V_18 -> V_29 ) {\r\nV_11 = 1 ;\r\n}\r\nif ( ! V_18 -> V_30 ) {\r\nF_1 ( L_4 ) ;\r\n} else {\r\n#ifdef F_20\r\nasm volatile(\r\n" lctlg 0,15,0(%0)"\r\n: : "a" (&S390_lowcore.cregs_save_area));\r\n#else\r\nasm volatile(\r\n" lctl 0,15,0(%0)"\r\n: : "a" (&S390_lowcore.cregs_save_area));\r\n#endif\r\n}\r\n#ifdef F_20\r\nif ( ! V_18 -> V_31 )\r\nasm volatile(\r\n" sr 0,0\n"\r\n" sckpf"\r\n: : : "0", "cc");\r\nelse\r\nasm volatile(\r\n" l 0,0(%0)\n"\r\n" sckpf"\r\n: : "a" (&S390_lowcore.tod_progreg_save_area)\r\n: "0", "cc");\r\n#endif\r\nF_21 ( V_25 . V_32 ) ;\r\nif ( ! V_18 -> V_33 )\r\nF_1 ( L_5 ) ;\r\nif ( ! V_18 -> V_34 || ! V_18 -> V_35 || ! V_18 -> V_36 )\r\nV_11 = 1 ;\r\nreturn V_11 ;\r\n}\r\nvoid T_1 F_22 ( struct V_37 * V_38 )\r\n{\r\nstatic int V_39 ;\r\nstatic F_23 ( V_40 ) ;\r\nstatic unsigned long long V_41 ;\r\nstruct V_3 * V_4 ;\r\nunsigned long long V_42 ;\r\nstruct V_18 * V_18 ;\r\nint V_43 ;\r\nF_24 () ;\r\nF_25 ( V_44 ) ;\r\nV_18 = (struct V_18 * ) & V_25 . V_45 ;\r\nV_4 = & F_8 ( V_5 ) ;\r\nV_43 = F_26 ( V_38 ) ;\r\nif ( V_18 -> V_46 ) {\r\nF_1 ( L_6 ) ;\r\n}\r\nif ( V_18 -> V_47 ) {\r\nif ( V_18 -> V_48 ) {\r\nT_2 V_49 , V_50 , V_51 ;\r\n#ifdef F_20\r\nV_49 = ( 1ULL << 63 | 1ULL << 59 | 1ULL << 29 ) ;\r\nV_50 = ( 1ULL << 43 | 1ULL << 42 | 1ULL << 41 | 1ULL << 40 |\r\n1ULL << 36 | 1ULL << 35 | 1ULL << 34 | 1ULL << 32 |\r\n1ULL << 30 | 1ULL << 21 | 1ULL << 20 | 1ULL << 17 |\r\n1ULL << 16 ) ;\r\n#else\r\nV_49 = ( 1ULL << 63 | 1ULL << 59 | 1ULL << 57 | 1ULL << 50 |\r\n1ULL << 29 ) ;\r\nV_50 = ( 1ULL << 43 | 1ULL << 42 | 1ULL << 41 | 1ULL << 40 |\r\n1ULL << 36 | 1ULL << 35 | 1ULL << 34 | 1ULL << 32 |\r\n1ULL << 30 | 1ULL << 20 | 1ULL << 17 | 1ULL << 16 ) ;\r\n#endif\r\nV_51 = * ( T_2 * ) V_18 ;\r\nif ( ( ( V_51 & V_49 ) != 0 ) ||\r\n( ( V_51 & V_50 ) != V_50 ) ) {\r\nF_1 ( L_7\r\nL_8 ) ;\r\n}\r\nF_27 ( & V_40 ) ;\r\nV_42 = F_28 () ;\r\nif ( ( ( V_42 - V_41 ) >> 12 ) < V_52 )\r\nV_39 ++ ;\r\nelse\r\nV_39 = 1 ;\r\nV_41 = V_42 ;\r\nif ( V_39 == V_53 )\r\nF_1 ( L_9 ) ;\r\nF_29 ( & V_40 ) ;\r\n} else {\r\nF_1 ( L_10\r\nL_11 ) ;\r\n}\r\n}\r\nif ( F_19 ( V_18 ) ) {\r\nif ( V_43 ) {\r\nV_4 -> V_11 = 1 ;\r\nV_4 -> V_13 = * ( unsigned long long * ) V_18 ;\r\nF_30 ( V_6 ) ;\r\n} else {\r\nF_1 ( L_12 ) ;\r\n}\r\n}\r\nif ( V_18 -> V_54 ) {\r\nF_1 ( L_13 ) ;\r\n}\r\nif ( V_18 -> V_55 && V_18 -> V_56 ) {\r\nif ( V_25 . V_57 & ( 1U << V_58 ) )\r\nF_31 () ;\r\nif ( V_25 . V_57 & ( 1U << V_59 ) )\r\nF_32 () ;\r\nif ( V_25 . V_57 & ( 1U << V_60 ) )\r\nF_33 () ;\r\nif ( V_25 . V_57 & ( 1U << V_61 ) )\r\nF_34 () ;\r\n}\r\nif ( V_18 -> V_62 )\r\nF_1 ( L_14\r\nL_15 ) ;\r\nif ( V_18 -> V_63 )\r\nF_1 ( L_16\r\nL_15 ) ;\r\nif ( V_18 -> V_64 && V_18 -> V_65 )\r\nF_1 ( L_17\r\nL_18 ) ;\r\nif ( V_18 -> V_66 ) {\r\nV_4 -> V_7 = 1 ;\r\nF_30 ( V_6 ) ;\r\n}\r\nif ( V_18 -> V_67 ) {\r\nV_4 -> V_8 = 1 ;\r\nF_30 ( V_6 ) ;\r\n}\r\nF_35 () ;\r\n}\r\nstatic int T_3 F_36 ( void )\r\n{\r\nF_37 ( 14 , 25 ) ;\r\nF_37 ( 14 , 27 ) ;\r\nF_37 ( 14 , 24 ) ;\r\nreturn 0 ;\r\n}
