/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* Rx_1 */
.set Rx_1__0__INTTYPE, CYREG_PICU12_INTTYPE6
.set Rx_1__0__MASK, 0x40
.set Rx_1__0__PC, CYREG_PRT12_PC6
.set Rx_1__0__PORT, 12
.set Rx_1__0__SHIFT, 6
.set Rx_1__AG, CYREG_PRT12_AG
.set Rx_1__BIE, CYREG_PRT12_BIE
.set Rx_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Rx_1__BYP, CYREG_PRT12_BYP
.set Rx_1__DM0, CYREG_PRT12_DM0
.set Rx_1__DM1, CYREG_PRT12_DM1
.set Rx_1__DM2, CYREG_PRT12_DM2
.set Rx_1__DR, CYREG_PRT12_DR
.set Rx_1__INP_DIS, CYREG_PRT12_INP_DIS
.set Rx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Rx_1__MASK, 0x40
.set Rx_1__PORT, 12
.set Rx_1__PRT, CYREG_PRT12_PRT
.set Rx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Rx_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Rx_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Rx_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Rx_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Rx_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Rx_1__PS, CYREG_PRT12_PS
.set Rx_1__SHIFT, 6
.set Rx_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Rx_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Rx_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Rx_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Rx_1__SLW, CYREG_PRT12_SLW

/* Tx_1 */
.set Tx_1__0__INTTYPE, CYREG_PICU12_INTTYPE7
.set Tx_1__0__MASK, 0x80
.set Tx_1__0__PC, CYREG_PRT12_PC7
.set Tx_1__0__PORT, 12
.set Tx_1__0__SHIFT, 7
.set Tx_1__AG, CYREG_PRT12_AG
.set Tx_1__BIE, CYREG_PRT12_BIE
.set Tx_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Tx_1__BYP, CYREG_PRT12_BYP
.set Tx_1__DM0, CYREG_PRT12_DM0
.set Tx_1__DM1, CYREG_PRT12_DM1
.set Tx_1__DM2, CYREG_PRT12_DM2
.set Tx_1__DR, CYREG_PRT12_DR
.set Tx_1__INP_DIS, CYREG_PRT12_INP_DIS
.set Tx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Tx_1__MASK, 0x80
.set Tx_1__PORT, 12
.set Tx_1__PRT, CYREG_PRT12_PRT
.set Tx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Tx_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Tx_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Tx_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Tx_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Tx_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Tx_1__PS, CYREG_PRT12_PS
.set Tx_1__SHIFT, 7
.set Tx_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Tx_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Tx_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Tx_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Tx_1__SLW, CYREG_PRT12_SLW

/* PGA_1 */
.set PGA_1_SC__BST, CYREG_SC0_BST
.set PGA_1_SC__CLK, CYREG_SC0_CLK
.set PGA_1_SC__CMPINV, CYREG_SC_CMPINV
.set PGA_1_SC__CMPINV_MASK, 0x01
.set PGA_1_SC__CPTR, CYREG_SC_CPTR
.set PGA_1_SC__CPTR_MASK, 0x01
.set PGA_1_SC__CR0, CYREG_SC0_CR0
.set PGA_1_SC__CR1, CYREG_SC0_CR1
.set PGA_1_SC__CR2, CYREG_SC0_CR2
.set PGA_1_SC__MSK, CYREG_SC_MSK
.set PGA_1_SC__MSK_MASK, 0x01
.set PGA_1_SC__PM_ACT_CFG, CYREG_PM_ACT_CFG9
.set PGA_1_SC__PM_ACT_MSK, 0x01
.set PGA_1_SC__PM_STBY_CFG, CYREG_PM_STBY_CFG9
.set PGA_1_SC__PM_STBY_MSK, 0x01
.set PGA_1_SC__SR, CYREG_SC_SR
.set PGA_1_SC__SR_MASK, 0x01
.set PGA_1_SC__SW0, CYREG_SC0_SW0
.set PGA_1_SC__SW10, CYREG_SC0_SW10
.set PGA_1_SC__SW2, CYREG_SC0_SW2
.set PGA_1_SC__SW3, CYREG_SC0_SW3
.set PGA_1_SC__SW4, CYREG_SC0_SW4
.set PGA_1_SC__SW6, CYREG_SC0_SW6
.set PGA_1_SC__SW7, CYREG_SC0_SW7
.set PGA_1_SC__SW8, CYREG_SC0_SW8
.set PGA_1_SC__WRK1, CYREG_SC_WRK1
.set PGA_1_SC__WRK1_MASK, 0x01

/* Pin_1 */
.set Pin_1__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set Pin_1__0__MASK, 0x01
.set Pin_1__0__PC, CYREG_PRT2_PC0
.set Pin_1__0__PORT, 2
.set Pin_1__0__SHIFT, 0
.set Pin_1__AG, CYREG_PRT2_AG
.set Pin_1__AMUX, CYREG_PRT2_AMUX
.set Pin_1__BIE, CYREG_PRT2_BIE
.set Pin_1__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Pin_1__BYP, CYREG_PRT2_BYP
.set Pin_1__CTL, CYREG_PRT2_CTL
.set Pin_1__DM0, CYREG_PRT2_DM0
.set Pin_1__DM1, CYREG_PRT2_DM1
.set Pin_1__DM2, CYREG_PRT2_DM2
.set Pin_1__DR, CYREG_PRT2_DR
.set Pin_1__INP_DIS, CYREG_PRT2_INP_DIS
.set Pin_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Pin_1__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Pin_1__LCD_EN, CYREG_PRT2_LCD_EN
.set Pin_1__MASK, 0x01
.set Pin_1__PORT, 2
.set Pin_1__PRT, CYREG_PRT2_PRT
.set Pin_1__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Pin_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Pin_1__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Pin_1__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Pin_1__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Pin_1__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Pin_1__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Pin_1__PS, CYREG_PRT2_PS
.set Pin_1__SHIFT, 0
.set Pin_1__SLW, CYREG_PRT2_SLW

/* Pin_2 */
.set Pin_2__0__INTTYPE, CYREG_PICU2_INTTYPE1
.set Pin_2__0__MASK, 0x02
.set Pin_2__0__PC, CYREG_PRT2_PC1
.set Pin_2__0__PORT, 2
.set Pin_2__0__SHIFT, 1
.set Pin_2__AG, CYREG_PRT2_AG
.set Pin_2__AMUX, CYREG_PRT2_AMUX
.set Pin_2__BIE, CYREG_PRT2_BIE
.set Pin_2__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Pin_2__BYP, CYREG_PRT2_BYP
.set Pin_2__CTL, CYREG_PRT2_CTL
.set Pin_2__DM0, CYREG_PRT2_DM0
.set Pin_2__DM1, CYREG_PRT2_DM1
.set Pin_2__DM2, CYREG_PRT2_DM2
.set Pin_2__DR, CYREG_PRT2_DR
.set Pin_2__INP_DIS, CYREG_PRT2_INP_DIS
.set Pin_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Pin_2__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Pin_2__LCD_EN, CYREG_PRT2_LCD_EN
.set Pin_2__MASK, 0x02
.set Pin_2__PORT, 2
.set Pin_2__PRT, CYREG_PRT2_PRT
.set Pin_2__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Pin_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Pin_2__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Pin_2__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Pin_2__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Pin_2__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Pin_2__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Pin_2__PS, CYREG_PRT2_PS
.set Pin_2__SHIFT, 1
.set Pin_2__SLW, CYREG_PRT2_SLW

/* Pin_3 */
.set Pin_3__0__INTTYPE, CYREG_PICU2_INTTYPE2
.set Pin_3__0__MASK, 0x04
.set Pin_3__0__PC, CYREG_PRT2_PC2
.set Pin_3__0__PORT, 2
.set Pin_3__0__SHIFT, 2
.set Pin_3__AG, CYREG_PRT2_AG
.set Pin_3__AMUX, CYREG_PRT2_AMUX
.set Pin_3__BIE, CYREG_PRT2_BIE
.set Pin_3__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Pin_3__BYP, CYREG_PRT2_BYP
.set Pin_3__CTL, CYREG_PRT2_CTL
.set Pin_3__DM0, CYREG_PRT2_DM0
.set Pin_3__DM1, CYREG_PRT2_DM1
.set Pin_3__DM2, CYREG_PRT2_DM2
.set Pin_3__DR, CYREG_PRT2_DR
.set Pin_3__INP_DIS, CYREG_PRT2_INP_DIS
.set Pin_3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Pin_3__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Pin_3__LCD_EN, CYREG_PRT2_LCD_EN
.set Pin_3__MASK, 0x04
.set Pin_3__PORT, 2
.set Pin_3__PRT, CYREG_PRT2_PRT
.set Pin_3__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Pin_3__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Pin_3__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Pin_3__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Pin_3__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Pin_3__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Pin_3__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Pin_3__PS, CYREG_PRT2_PS
.set Pin_3__SHIFT, 2
.set Pin_3__SLW, CYREG_PRT2_SLW

/* Pin_4 */
.set Pin_4__0__INTTYPE, CYREG_PICU2_INTTYPE3
.set Pin_4__0__MASK, 0x08
.set Pin_4__0__PC, CYREG_PRT2_PC3
.set Pin_4__0__PORT, 2
.set Pin_4__0__SHIFT, 3
.set Pin_4__AG, CYREG_PRT2_AG
.set Pin_4__AMUX, CYREG_PRT2_AMUX
.set Pin_4__BIE, CYREG_PRT2_BIE
.set Pin_4__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Pin_4__BYP, CYREG_PRT2_BYP
.set Pin_4__CTL, CYREG_PRT2_CTL
.set Pin_4__DM0, CYREG_PRT2_DM0
.set Pin_4__DM1, CYREG_PRT2_DM1
.set Pin_4__DM2, CYREG_PRT2_DM2
.set Pin_4__DR, CYREG_PRT2_DR
.set Pin_4__INP_DIS, CYREG_PRT2_INP_DIS
.set Pin_4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Pin_4__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Pin_4__LCD_EN, CYREG_PRT2_LCD_EN
.set Pin_4__MASK, 0x08
.set Pin_4__PORT, 2
.set Pin_4__PRT, CYREG_PRT2_PRT
.set Pin_4__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Pin_4__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Pin_4__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Pin_4__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Pin_4__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Pin_4__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Pin_4__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Pin_4__PS, CYREG_PRT2_PS
.set Pin_4__SHIFT, 3
.set Pin_4__SLW, CYREG_PRT2_SLW

/* Pin_5 */
.set Pin_5__0__INTTYPE, CYREG_PICU2_INTTYPE4
.set Pin_5__0__MASK, 0x10
.set Pin_5__0__PC, CYREG_PRT2_PC4
.set Pin_5__0__PORT, 2
.set Pin_5__0__SHIFT, 4
.set Pin_5__AG, CYREG_PRT2_AG
.set Pin_5__AMUX, CYREG_PRT2_AMUX
.set Pin_5__BIE, CYREG_PRT2_BIE
.set Pin_5__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Pin_5__BYP, CYREG_PRT2_BYP
.set Pin_5__CTL, CYREG_PRT2_CTL
.set Pin_5__DM0, CYREG_PRT2_DM0
.set Pin_5__DM1, CYREG_PRT2_DM1
.set Pin_5__DM2, CYREG_PRT2_DM2
.set Pin_5__DR, CYREG_PRT2_DR
.set Pin_5__INP_DIS, CYREG_PRT2_INP_DIS
.set Pin_5__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Pin_5__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Pin_5__LCD_EN, CYREG_PRT2_LCD_EN
.set Pin_5__MASK, 0x10
.set Pin_5__PORT, 2
.set Pin_5__PRT, CYREG_PRT2_PRT
.set Pin_5__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Pin_5__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Pin_5__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Pin_5__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Pin_5__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Pin_5__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Pin_5__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Pin_5__PS, CYREG_PRT2_PS
.set Pin_5__SHIFT, 4
.set Pin_5__SLW, CYREG_PRT2_SLW

/* Pin_6 */
.set Pin_6__0__INTTYPE, CYREG_PICU2_INTTYPE5
.set Pin_6__0__MASK, 0x20
.set Pin_6__0__PC, CYREG_PRT2_PC5
.set Pin_6__0__PORT, 2
.set Pin_6__0__SHIFT, 5
.set Pin_6__AG, CYREG_PRT2_AG
.set Pin_6__AMUX, CYREG_PRT2_AMUX
.set Pin_6__BIE, CYREG_PRT2_BIE
.set Pin_6__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Pin_6__BYP, CYREG_PRT2_BYP
.set Pin_6__CTL, CYREG_PRT2_CTL
.set Pin_6__DM0, CYREG_PRT2_DM0
.set Pin_6__DM1, CYREG_PRT2_DM1
.set Pin_6__DM2, CYREG_PRT2_DM2
.set Pin_6__DR, CYREG_PRT2_DR
.set Pin_6__INP_DIS, CYREG_PRT2_INP_DIS
.set Pin_6__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Pin_6__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Pin_6__LCD_EN, CYREG_PRT2_LCD_EN
.set Pin_6__MASK, 0x20
.set Pin_6__PORT, 2
.set Pin_6__PRT, CYREG_PRT2_PRT
.set Pin_6__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Pin_6__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Pin_6__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Pin_6__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Pin_6__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Pin_6__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Pin_6__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Pin_6__PS, CYREG_PRT2_PS
.set Pin_6__SHIFT, 5
.set Pin_6__SLW, CYREG_PRT2_SLW

/* Pin_7 */
.set Pin_7__0__INTTYPE, CYREG_PICU2_INTTYPE6
.set Pin_7__0__MASK, 0x40
.set Pin_7__0__PC, CYREG_PRT2_PC6
.set Pin_7__0__PORT, 2
.set Pin_7__0__SHIFT, 6
.set Pin_7__AG, CYREG_PRT2_AG
.set Pin_7__AMUX, CYREG_PRT2_AMUX
.set Pin_7__BIE, CYREG_PRT2_BIE
.set Pin_7__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Pin_7__BYP, CYREG_PRT2_BYP
.set Pin_7__CTL, CYREG_PRT2_CTL
.set Pin_7__DM0, CYREG_PRT2_DM0
.set Pin_7__DM1, CYREG_PRT2_DM1
.set Pin_7__DM2, CYREG_PRT2_DM2
.set Pin_7__DR, CYREG_PRT2_DR
.set Pin_7__INP_DIS, CYREG_PRT2_INP_DIS
.set Pin_7__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Pin_7__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Pin_7__LCD_EN, CYREG_PRT2_LCD_EN
.set Pin_7__MASK, 0x40
.set Pin_7__PORT, 2
.set Pin_7__PRT, CYREG_PRT2_PRT
.set Pin_7__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Pin_7__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Pin_7__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Pin_7__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Pin_7__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Pin_7__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Pin_7__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Pin_7__PS, CYREG_PRT2_PS
.set Pin_7__SHIFT, 6
.set Pin_7__SLW, CYREG_PRT2_SLW

/* Pin_8 */
.set Pin_8__0__INTTYPE, CYREG_PICU2_INTTYPE7
.set Pin_8__0__MASK, 0x80
.set Pin_8__0__PC, CYREG_PRT2_PC7
.set Pin_8__0__PORT, 2
.set Pin_8__0__SHIFT, 7
.set Pin_8__AG, CYREG_PRT2_AG
.set Pin_8__AMUX, CYREG_PRT2_AMUX
.set Pin_8__BIE, CYREG_PRT2_BIE
.set Pin_8__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Pin_8__BYP, CYREG_PRT2_BYP
.set Pin_8__CTL, CYREG_PRT2_CTL
.set Pin_8__DM0, CYREG_PRT2_DM0
.set Pin_8__DM1, CYREG_PRT2_DM1
.set Pin_8__DM2, CYREG_PRT2_DM2
.set Pin_8__DR, CYREG_PRT2_DR
.set Pin_8__INP_DIS, CYREG_PRT2_INP_DIS
.set Pin_8__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Pin_8__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Pin_8__LCD_EN, CYREG_PRT2_LCD_EN
.set Pin_8__MASK, 0x80
.set Pin_8__PORT, 2
.set Pin_8__PRT, CYREG_PRT2_PRT
.set Pin_8__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Pin_8__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Pin_8__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Pin_8__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Pin_8__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Pin_8__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Pin_8__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Pin_8__PS, CYREG_PRT2_PS
.set Pin_8__SHIFT, 7
.set Pin_8__SLW, CYREG_PRT2_SLW

/* Pin_9 */
.set Pin_9__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set Pin_9__0__MASK, 0x01
.set Pin_9__0__PC, CYREG_PRT0_PC0
.set Pin_9__0__PORT, 0
.set Pin_9__0__SHIFT, 0
.set Pin_9__AG, CYREG_PRT0_AG
.set Pin_9__AMUX, CYREG_PRT0_AMUX
.set Pin_9__BIE, CYREG_PRT0_BIE
.set Pin_9__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Pin_9__BYP, CYREG_PRT0_BYP
.set Pin_9__CTL, CYREG_PRT0_CTL
.set Pin_9__DM0, CYREG_PRT0_DM0
.set Pin_9__DM1, CYREG_PRT0_DM1
.set Pin_9__DM2, CYREG_PRT0_DM2
.set Pin_9__DR, CYREG_PRT0_DR
.set Pin_9__INP_DIS, CYREG_PRT0_INP_DIS
.set Pin_9__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Pin_9__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Pin_9__LCD_EN, CYREG_PRT0_LCD_EN
.set Pin_9__MASK, 0x01
.set Pin_9__PORT, 0
.set Pin_9__PRT, CYREG_PRT0_PRT
.set Pin_9__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Pin_9__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Pin_9__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Pin_9__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Pin_9__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Pin_9__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Pin_9__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Pin_9__PS, CYREG_PRT0_PS
.set Pin_9__SHIFT, 0
.set Pin_9__SLW, CYREG_PRT0_SLW

/* isr_1 */
.set isr_1__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_1__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_1__INTC_MASK, 0x20000
.set isr_1__INTC_NUMBER, 17
.set isr_1__INTC_PRIOR_NUM, 0
.set isr_1__INTC_PRIOR_REG, CYREG_NVIC_PRI_17
.set isr_1__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_1__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_2 */
.set isr_2__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_2__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_2__INTC_MASK, 0x01
.set isr_2__INTC_NUMBER, 0
.set isr_2__INTC_PRIOR_NUM, 1
.set isr_2__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set isr_2__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_2__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_3 */
.set isr_3__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_3__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_3__INTC_MASK, 0x02
.set isr_3__INTC_NUMBER, 1
.set isr_3__INTC_PRIOR_NUM, 2
.set isr_3__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set isr_3__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_3__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_4 */
.set isr_4__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_4__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_4__INTC_MASK, 0x04
.set isr_4__INTC_NUMBER, 2
.set isr_4__INTC_PRIOR_NUM, 7
.set isr_4__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set isr_4__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_4__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_5 */
.set isr_5__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_5__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_5__INTC_MASK, 0x08
.set isr_5__INTC_NUMBER, 3
.set isr_5__INTC_PRIOR_NUM, 7
.set isr_5__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set isr_5__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_5__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Comp_1 */
.set Comp_1_ctComp__CLK, CYREG_CMP2_CLK
.set Comp_1_ctComp__CMP_MASK, 0x04
.set Comp_1_ctComp__CMP_NUMBER, 2
.set Comp_1_ctComp__CR, CYREG_CMP2_CR
.set Comp_1_ctComp__LUT__CR, CYREG_LUT2_CR
.set Comp_1_ctComp__LUT__MSK, CYREG_LUT_MSK
.set Comp_1_ctComp__LUT__MSK_MASK, 0x04
.set Comp_1_ctComp__LUT__MSK_SHIFT, 2
.set Comp_1_ctComp__LUT__MX, CYREG_LUT2_MX
.set Comp_1_ctComp__LUT__SR, CYREG_LUT_SR
.set Comp_1_ctComp__LUT__SR_MASK, 0x04
.set Comp_1_ctComp__LUT__SR_SHIFT, 2
.set Comp_1_ctComp__PM_ACT_CFG, CYREG_PM_ACT_CFG7
.set Comp_1_ctComp__PM_ACT_MSK, 0x04
.set Comp_1_ctComp__PM_STBY_CFG, CYREG_PM_STBY_CFG7
.set Comp_1_ctComp__PM_STBY_MSK, 0x04
.set Comp_1_ctComp__SW0, CYREG_CMP2_SW0
.set Comp_1_ctComp__SW2, CYREG_CMP2_SW2
.set Comp_1_ctComp__SW3, CYREG_CMP2_SW3
.set Comp_1_ctComp__SW4, CYREG_CMP2_SW4
.set Comp_1_ctComp__SW6, CYREG_CMP2_SW6
.set Comp_1_ctComp__TR0, CYREG_CMP2_TR0
.set Comp_1_ctComp__TR1, CYREG_CMP2_TR1
.set Comp_1_ctComp__TRIM__TR0, CYREG_FLSHID_MFG_CFG_CMP2_TR0
.set Comp_1_ctComp__TRIM__TR0_HS, CYREG_FLSHID_CUST_TABLES_CMP2_TR0_HS
.set Comp_1_ctComp__TRIM__TR1, CYREG_FLSHID_MFG_CFG_CMP2_TR1
.set Comp_1_ctComp__TRIM__TR1_HS, CYREG_FLSHID_CUST_TABLES_CMP2_TR1_HS
.set Comp_1_ctComp__WRK, CYREG_CMP_WRK
.set Comp_1_ctComp__WRK_MASK, 0x04
.set Comp_1_ctComp__WRK_SHIFT, 2

/* Pin_10 */
.set Pin_10__0__INTTYPE, CYREG_PICU0_INTTYPE1
.set Pin_10__0__MASK, 0x02
.set Pin_10__0__PC, CYREG_PRT0_PC1
.set Pin_10__0__PORT, 0
.set Pin_10__0__SHIFT, 1
.set Pin_10__AG, CYREG_PRT0_AG
.set Pin_10__AMUX, CYREG_PRT0_AMUX
.set Pin_10__BIE, CYREG_PRT0_BIE
.set Pin_10__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Pin_10__BYP, CYREG_PRT0_BYP
.set Pin_10__CTL, CYREG_PRT0_CTL
.set Pin_10__DM0, CYREG_PRT0_DM0
.set Pin_10__DM1, CYREG_PRT0_DM1
.set Pin_10__DM2, CYREG_PRT0_DM2
.set Pin_10__DR, CYREG_PRT0_DR
.set Pin_10__INP_DIS, CYREG_PRT0_INP_DIS
.set Pin_10__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Pin_10__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Pin_10__LCD_EN, CYREG_PRT0_LCD_EN
.set Pin_10__MASK, 0x02
.set Pin_10__PORT, 0
.set Pin_10__PRT, CYREG_PRT0_PRT
.set Pin_10__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Pin_10__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Pin_10__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Pin_10__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Pin_10__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Pin_10__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Pin_10__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Pin_10__PS, CYREG_PRT0_PS
.set Pin_10__SHIFT, 1
.set Pin_10__SLW, CYREG_PRT0_SLW

/* Pin_11 */
.set Pin_11__0__INTTYPE, CYREG_PICU0_INTTYPE2
.set Pin_11__0__MASK, 0x04
.set Pin_11__0__PC, CYREG_PRT0_PC2
.set Pin_11__0__PORT, 0
.set Pin_11__0__SHIFT, 2
.set Pin_11__AG, CYREG_PRT0_AG
.set Pin_11__AMUX, CYREG_PRT0_AMUX
.set Pin_11__BIE, CYREG_PRT0_BIE
.set Pin_11__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Pin_11__BYP, CYREG_PRT0_BYP
.set Pin_11__CTL, CYREG_PRT0_CTL
.set Pin_11__DM0, CYREG_PRT0_DM0
.set Pin_11__DM1, CYREG_PRT0_DM1
.set Pin_11__DM2, CYREG_PRT0_DM2
.set Pin_11__DR, CYREG_PRT0_DR
.set Pin_11__INP_DIS, CYREG_PRT0_INP_DIS
.set Pin_11__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Pin_11__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Pin_11__LCD_EN, CYREG_PRT0_LCD_EN
.set Pin_11__MASK, 0x04
.set Pin_11__PORT, 0
.set Pin_11__PRT, CYREG_PRT0_PRT
.set Pin_11__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Pin_11__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Pin_11__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Pin_11__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Pin_11__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Pin_11__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Pin_11__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Pin_11__PS, CYREG_PRT0_PS
.set Pin_11__SHIFT, 2
.set Pin_11__SLW, CYREG_PRT0_SLW

/* Pin_12 */
.set Pin_12__0__INTTYPE, CYREG_PICU0_INTTYPE3
.set Pin_12__0__MASK, 0x08
.set Pin_12__0__PC, CYREG_PRT0_PC3
.set Pin_12__0__PORT, 0
.set Pin_12__0__SHIFT, 3
.set Pin_12__AG, CYREG_PRT0_AG
.set Pin_12__AMUX, CYREG_PRT0_AMUX
.set Pin_12__BIE, CYREG_PRT0_BIE
.set Pin_12__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Pin_12__BYP, CYREG_PRT0_BYP
.set Pin_12__CTL, CYREG_PRT0_CTL
.set Pin_12__DM0, CYREG_PRT0_DM0
.set Pin_12__DM1, CYREG_PRT0_DM1
.set Pin_12__DM2, CYREG_PRT0_DM2
.set Pin_12__DR, CYREG_PRT0_DR
.set Pin_12__INP_DIS, CYREG_PRT0_INP_DIS
.set Pin_12__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Pin_12__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Pin_12__LCD_EN, CYREG_PRT0_LCD_EN
.set Pin_12__MASK, 0x08
.set Pin_12__PORT, 0
.set Pin_12__PRT, CYREG_PRT0_PRT
.set Pin_12__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Pin_12__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Pin_12__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Pin_12__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Pin_12__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Pin_12__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Pin_12__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Pin_12__PS, CYREG_PRT0_PS
.set Pin_12__SHIFT, 3
.set Pin_12__SLW, CYREG_PRT0_SLW

/* Pin_13 */
.set Pin_13__0__INTTYPE, CYREG_PICU0_INTTYPE5
.set Pin_13__0__MASK, 0x20
.set Pin_13__0__PC, CYREG_PRT0_PC5
.set Pin_13__0__PORT, 0
.set Pin_13__0__SHIFT, 5
.set Pin_13__AG, CYREG_PRT0_AG
.set Pin_13__AMUX, CYREG_PRT0_AMUX
.set Pin_13__BIE, CYREG_PRT0_BIE
.set Pin_13__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Pin_13__BYP, CYREG_PRT0_BYP
.set Pin_13__CTL, CYREG_PRT0_CTL
.set Pin_13__DM0, CYREG_PRT0_DM0
.set Pin_13__DM1, CYREG_PRT0_DM1
.set Pin_13__DM2, CYREG_PRT0_DM2
.set Pin_13__DR, CYREG_PRT0_DR
.set Pin_13__INP_DIS, CYREG_PRT0_INP_DIS
.set Pin_13__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Pin_13__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Pin_13__LCD_EN, CYREG_PRT0_LCD_EN
.set Pin_13__MASK, 0x20
.set Pin_13__PORT, 0
.set Pin_13__PRT, CYREG_PRT0_PRT
.set Pin_13__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Pin_13__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Pin_13__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Pin_13__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Pin_13__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Pin_13__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Pin_13__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Pin_13__PS, CYREG_PRT0_PS
.set Pin_13__SHIFT, 5
.set Pin_13__SLW, CYREG_PRT0_SLW

/* Pin_15 */
.set Pin_15__0__INTTYPE, CYREG_PICU0_INTTYPE6
.set Pin_15__0__MASK, 0x40
.set Pin_15__0__PC, CYREG_PRT0_PC6
.set Pin_15__0__PORT, 0
.set Pin_15__0__SHIFT, 6
.set Pin_15__AG, CYREG_PRT0_AG
.set Pin_15__AMUX, CYREG_PRT0_AMUX
.set Pin_15__BIE, CYREG_PRT0_BIE
.set Pin_15__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Pin_15__BYP, CYREG_PRT0_BYP
.set Pin_15__CTL, CYREG_PRT0_CTL
.set Pin_15__DM0, CYREG_PRT0_DM0
.set Pin_15__DM1, CYREG_PRT0_DM1
.set Pin_15__DM2, CYREG_PRT0_DM2
.set Pin_15__DR, CYREG_PRT0_DR
.set Pin_15__INP_DIS, CYREG_PRT0_INP_DIS
.set Pin_15__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Pin_15__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Pin_15__LCD_EN, CYREG_PRT0_LCD_EN
.set Pin_15__MASK, 0x40
.set Pin_15__PORT, 0
.set Pin_15__PRT, CYREG_PRT0_PRT
.set Pin_15__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Pin_15__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Pin_15__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Pin_15__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Pin_15__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Pin_15__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Pin_15__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Pin_15__PS, CYREG_PRT0_PS
.set Pin_15__SHIFT, 6
.set Pin_15__SLW, CYREG_PRT0_SLW

/* Pin_16 */
.set Pin_16__0__INTTYPE, CYREG_PICU0_INTTYPE7
.set Pin_16__0__MASK, 0x80
.set Pin_16__0__PC, CYREG_PRT0_PC7
.set Pin_16__0__PORT, 0
.set Pin_16__0__SHIFT, 7
.set Pin_16__AG, CYREG_PRT0_AG
.set Pin_16__AMUX, CYREG_PRT0_AMUX
.set Pin_16__BIE, CYREG_PRT0_BIE
.set Pin_16__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Pin_16__BYP, CYREG_PRT0_BYP
.set Pin_16__CTL, CYREG_PRT0_CTL
.set Pin_16__DM0, CYREG_PRT0_DM0
.set Pin_16__DM1, CYREG_PRT0_DM1
.set Pin_16__DM2, CYREG_PRT0_DM2
.set Pin_16__DR, CYREG_PRT0_DR
.set Pin_16__INP_DIS, CYREG_PRT0_INP_DIS
.set Pin_16__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Pin_16__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Pin_16__LCD_EN, CYREG_PRT0_LCD_EN
.set Pin_16__MASK, 0x80
.set Pin_16__PORT, 0
.set Pin_16__PRT, CYREG_PRT0_PRT
.set Pin_16__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Pin_16__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Pin_16__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Pin_16__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Pin_16__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Pin_16__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Pin_16__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Pin_16__PS, CYREG_PRT0_PS
.set Pin_16__SHIFT, 7
.set Pin_16__SLW, CYREG_PRT0_SLW

/* Pin_22 */
.set Pin_22__0__INTTYPE, CYREG_PICU3_INTTYPE3
.set Pin_22__0__MASK, 0x08
.set Pin_22__0__PC, CYREG_PRT3_PC3
.set Pin_22__0__PORT, 3
.set Pin_22__0__SHIFT, 3
.set Pin_22__AG, CYREG_PRT3_AG
.set Pin_22__AMUX, CYREG_PRT3_AMUX
.set Pin_22__BIE, CYREG_PRT3_BIE
.set Pin_22__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Pin_22__BYP, CYREG_PRT3_BYP
.set Pin_22__CTL, CYREG_PRT3_CTL
.set Pin_22__DM0, CYREG_PRT3_DM0
.set Pin_22__DM1, CYREG_PRT3_DM1
.set Pin_22__DM2, CYREG_PRT3_DM2
.set Pin_22__DR, CYREG_PRT3_DR
.set Pin_22__INP_DIS, CYREG_PRT3_INP_DIS
.set Pin_22__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Pin_22__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Pin_22__LCD_EN, CYREG_PRT3_LCD_EN
.set Pin_22__MASK, 0x08
.set Pin_22__PORT, 3
.set Pin_22__PRT, CYREG_PRT3_PRT
.set Pin_22__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Pin_22__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Pin_22__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Pin_22__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Pin_22__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Pin_22__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Pin_22__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Pin_22__PS, CYREG_PRT3_PS
.set Pin_22__SHIFT, 3
.set Pin_22__SLW, CYREG_PRT3_SLW

/* Pin_23 */
.set Pin_23__0__INTTYPE, CYREG_PICU3_INTTYPE4
.set Pin_23__0__MASK, 0x10
.set Pin_23__0__PC, CYREG_PRT3_PC4
.set Pin_23__0__PORT, 3
.set Pin_23__0__SHIFT, 4
.set Pin_23__AG, CYREG_PRT3_AG
.set Pin_23__AMUX, CYREG_PRT3_AMUX
.set Pin_23__BIE, CYREG_PRT3_BIE
.set Pin_23__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Pin_23__BYP, CYREG_PRT3_BYP
.set Pin_23__CTL, CYREG_PRT3_CTL
.set Pin_23__DM0, CYREG_PRT3_DM0
.set Pin_23__DM1, CYREG_PRT3_DM1
.set Pin_23__DM2, CYREG_PRT3_DM2
.set Pin_23__DR, CYREG_PRT3_DR
.set Pin_23__INP_DIS, CYREG_PRT3_INP_DIS
.set Pin_23__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Pin_23__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Pin_23__LCD_EN, CYREG_PRT3_LCD_EN
.set Pin_23__MASK, 0x10
.set Pin_23__PORT, 3
.set Pin_23__PRT, CYREG_PRT3_PRT
.set Pin_23__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Pin_23__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Pin_23__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Pin_23__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Pin_23__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Pin_23__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Pin_23__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Pin_23__PS, CYREG_PRT3_PS
.set Pin_23__SHIFT, 4
.set Pin_23__SLW, CYREG_PRT3_SLW

/* Pin_24 */
.set Pin_24__0__INTTYPE, CYREG_PICU1_INTTYPE5
.set Pin_24__0__MASK, 0x20
.set Pin_24__0__PC, CYREG_PRT1_PC5
.set Pin_24__0__PORT, 1
.set Pin_24__0__SHIFT, 5
.set Pin_24__AG, CYREG_PRT1_AG
.set Pin_24__AMUX, CYREG_PRT1_AMUX
.set Pin_24__BIE, CYREG_PRT1_BIE
.set Pin_24__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Pin_24__BYP, CYREG_PRT1_BYP
.set Pin_24__CTL, CYREG_PRT1_CTL
.set Pin_24__DM0, CYREG_PRT1_DM0
.set Pin_24__DM1, CYREG_PRT1_DM1
.set Pin_24__DM2, CYREG_PRT1_DM2
.set Pin_24__DR, CYREG_PRT1_DR
.set Pin_24__INP_DIS, CYREG_PRT1_INP_DIS
.set Pin_24__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Pin_24__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Pin_24__LCD_EN, CYREG_PRT1_LCD_EN
.set Pin_24__MASK, 0x20
.set Pin_24__PORT, 1
.set Pin_24__PRT, CYREG_PRT1_PRT
.set Pin_24__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Pin_24__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Pin_24__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Pin_24__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Pin_24__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Pin_24__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Pin_24__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Pin_24__PS, CYREG_PRT1_PS
.set Pin_24__SHIFT, 5
.set Pin_24__SLW, CYREG_PRT1_SLW

/* Pin_25 */
.set Pin_25__0__INTTYPE, CYREG_PICU1_INTTYPE4
.set Pin_25__0__MASK, 0x10
.set Pin_25__0__PC, CYREG_PRT1_PC4
.set Pin_25__0__PORT, 1
.set Pin_25__0__SHIFT, 4
.set Pin_25__AG, CYREG_PRT1_AG
.set Pin_25__AMUX, CYREG_PRT1_AMUX
.set Pin_25__BIE, CYREG_PRT1_BIE
.set Pin_25__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Pin_25__BYP, CYREG_PRT1_BYP
.set Pin_25__CTL, CYREG_PRT1_CTL
.set Pin_25__DM0, CYREG_PRT1_DM0
.set Pin_25__DM1, CYREG_PRT1_DM1
.set Pin_25__DM2, CYREG_PRT1_DM2
.set Pin_25__DR, CYREG_PRT1_DR
.set Pin_25__INP_DIS, CYREG_PRT1_INP_DIS
.set Pin_25__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Pin_25__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Pin_25__LCD_EN, CYREG_PRT1_LCD_EN
.set Pin_25__MASK, 0x10
.set Pin_25__PORT, 1
.set Pin_25__PRT, CYREG_PRT1_PRT
.set Pin_25__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Pin_25__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Pin_25__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Pin_25__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Pin_25__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Pin_25__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Pin_25__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Pin_25__PS, CYREG_PRT1_PS
.set Pin_25__SHIFT, 4
.set Pin_25__SLW, CYREG_PRT1_SLW

/* UART_1 */
.set UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB04_05_MSK
.set UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB04_05_MSK
.set UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B1_UDB04_CTL
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B1_UDB04_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B1_UDB04_CTL
.set UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B1_UDB04_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B1_UDB04_MSK
.set UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB04_05_ST
.set UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B1_UDB04_MSK
.set UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB04_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB04_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B1_UDB04_ST
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set UART_1_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B1_UDB07_A0
.set UART_1_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B1_UDB07_A1
.set UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set UART_1_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B1_UDB07_D0
.set UART_1_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B1_UDB07_D1
.set UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set UART_1_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B1_UDB07_F0
.set UART_1_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B1_UDB07_F1
.set UART_1_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set UART_1_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB07_08_ST
.set UART_1_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_1_BUART_sRX_RxSts__3__POS, 3
.set UART_1_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_1_BUART_sRX_RxSts__4__POS, 4
.set UART_1_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_1_BUART_sRX_RxSts__5__POS, 5
.set UART_1_BUART_sRX_RxSts__MASK, 0x38
.set UART_1_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB07_MSK
.set UART_1_BUART_sRX_RxSts__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set UART_1_BUART_sRX_RxSts__PER_ST_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set UART_1_BUART_sRX_RxSts__STATUS_CNT_REG, CYREG_B0_UDB07_ST_CTL
.set UART_1_BUART_sRX_RxSts__STATUS_CONTROL_REG, CYREG_B0_UDB07_ST_CTL
.set UART_1_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB07_ST
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB06_07_A0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB06_07_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB06_07_D0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB06_07_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB06_07_F0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB06_07_F1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB06_A0_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB06_A0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB06_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB06_D0_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB06_D0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB06_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB06_F0_F1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB06_F0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB06_F1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB06_07_A0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB06_07_A1
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB06_07_D0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB06_07_D1
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB06_07_F0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB06_07_F1
.set UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B1_UDB06_A0_A1
.set UART_1_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B1_UDB06_A0
.set UART_1_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B1_UDB06_A1
.set UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B1_UDB06_D0_D1
.set UART_1_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B1_UDB06_D0
.set UART_1_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B1_UDB06_D1
.set UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B1_UDB06_F0_F1
.set UART_1_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B1_UDB06_F0
.set UART_1_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B1_UDB06_F1
.set UART_1_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_1_BUART_sTX_TxSts__0__POS, 0
.set UART_1_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_1_BUART_sTX_TxSts__1__POS, 1
.set UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB06_07_ST
.set UART_1_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_1_BUART_sTX_TxSts__2__POS, 2
.set UART_1_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_1_BUART_sTX_TxSts__3__POS, 3
.set UART_1_BUART_sTX_TxSts__MASK, 0x0F
.set UART_1_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB06_MSK
.set UART_1_BUART_sTX_TxSts__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set UART_1_BUART_sTX_TxSts__PER_ST_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set UART_1_BUART_sTX_TxSts__STATUS_CNT_REG, CYREG_B0_UDB06_ST_CTL
.set UART_1_BUART_sTX_TxSts__STATUS_CONTROL_REG, CYREG_B0_UDB06_ST_CTL
.set UART_1_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB06_ST
.set UART_1_IntClock__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set UART_1_IntClock__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set UART_1_IntClock__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set UART_1_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_1_IntClock__INDEX, 0x00
.set UART_1_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_1_IntClock__PM_ACT_MSK, 0x01
.set UART_1_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_1_IntClock__PM_STBY_MSK, 0x01

/* Clock_1 */
.set Clock_1__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set Clock_1__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set Clock_1__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set Clock_1__INDEX, 0x02
.set Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_1__PM_ACT_MSK, 0x04
.set Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_1__PM_STBY_MSK, 0x04

/* Clock_2 */
.set Clock_2__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set Clock_2__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set Clock_2__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set Clock_2__CFG2_SRC_SEL_MASK, 0x07
.set Clock_2__INDEX, 0x03
.set Clock_2__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_2__PM_ACT_MSK, 0x08
.set Clock_2__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_2__PM_STBY_MSK, 0x08

/* Clock_3 */
.set Clock_3__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set Clock_3__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set Clock_3__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set Clock_3__CFG2_SRC_SEL_MASK, 0x07
.set Clock_3__INDEX, 0x01
.set Clock_3__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_3__PM_ACT_MSK, 0x02
.set Clock_3__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_3__PM_STBY_MSK, 0x02

/* Opamp_1 */
.set Opamp_1_ABuf__CR, CYREG_OPAMP1_CR
.set Opamp_1_ABuf__MX, CYREG_OPAMP1_MX
.set Opamp_1_ABuf__NPUMP_OPAMP_TR0, CYREG_NPUMP_OPAMP_TR0
.set Opamp_1_ABuf__PM_ACT_CFG, CYREG_PM_ACT_CFG4
.set Opamp_1_ABuf__PM_ACT_MSK, 0x02
.set Opamp_1_ABuf__PM_STBY_CFG, CYREG_PM_STBY_CFG4
.set Opamp_1_ABuf__PM_STBY_MSK, 0x02
.set Opamp_1_ABuf__RSVD, CYREG_OPAMP1_RSVD
.set Opamp_1_ABuf__SW, CYREG_OPAMP1_SW
.set Opamp_1_ABuf__TR0, CYREG_OPAMP1_TR0
.set Opamp_1_ABuf__TR1, CYREG_OPAMP1_TR1

/* Timer_1 */
.set Timer_1_TimerHW__CAP0, CYREG_TMR0_CAP0
.set Timer_1_TimerHW__CAP1, CYREG_TMR0_CAP1
.set Timer_1_TimerHW__CFG0, CYREG_TMR0_CFG0
.set Timer_1_TimerHW__CFG1, CYREG_TMR0_CFG1
.set Timer_1_TimerHW__CFG2, CYREG_TMR0_CFG2
.set Timer_1_TimerHW__CNT_CMP0, CYREG_TMR0_CNT_CMP0
.set Timer_1_TimerHW__CNT_CMP1, CYREG_TMR0_CNT_CMP1
.set Timer_1_TimerHW__PER0, CYREG_TMR0_PER0
.set Timer_1_TimerHW__PER1, CYREG_TMR0_PER1
.set Timer_1_TimerHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set Timer_1_TimerHW__PM_ACT_MSK, 0x01
.set Timer_1_TimerHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set Timer_1_TimerHW__PM_STBY_MSK, 0x01
.set Timer_1_TimerHW__RT0, CYREG_TMR0_RT0
.set Timer_1_TimerHW__RT1, CYREG_TMR0_RT1
.set Timer_1_TimerHW__SR0, CYREG_TMR0_SR0

/* VDAC8_1 */
.set VDAC8_1_viDAC8__CR0, CYREG_DAC0_CR0
.set VDAC8_1_viDAC8__CR1, CYREG_DAC0_CR1
.set VDAC8_1_viDAC8__D, CYREG_DAC0_D
.set VDAC8_1_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set VDAC8_1_viDAC8__PM_ACT_MSK, 0x01
.set VDAC8_1_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set VDAC8_1_viDAC8__PM_STBY_MSK, 0x01
.set VDAC8_1_viDAC8__STROBE, CYREG_DAC0_STROBE
.set VDAC8_1_viDAC8__SW0, CYREG_DAC0_SW0
.set VDAC8_1_viDAC8__SW2, CYREG_DAC0_SW2
.set VDAC8_1_viDAC8__SW3, CYREG_DAC0_SW3
.set VDAC8_1_viDAC8__SW4, CYREG_DAC0_SW4
.set VDAC8_1_viDAC8__TR, CYREG_DAC0_TR
.set VDAC8_1_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC0_M1
.set VDAC8_1_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC0_M2
.set VDAC8_1_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC0_M3
.set VDAC8_1_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC0_M4
.set VDAC8_1_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC0_M5
.set VDAC8_1_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC0_M6
.set VDAC8_1_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC0_M7
.set VDAC8_1_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC0_M8
.set VDAC8_1_viDAC8__TST, CYREG_DAC0_TST

/* beeperpin */
.set beeperpin__0__INTTYPE, CYREG_PICU3_INTTYPE7
.set beeperpin__0__MASK, 0x80
.set beeperpin__0__PC, CYREG_PRT3_PC7
.set beeperpin__0__PORT, 3
.set beeperpin__0__SHIFT, 7
.set beeperpin__AG, CYREG_PRT3_AG
.set beeperpin__AMUX, CYREG_PRT3_AMUX
.set beeperpin__BIE, CYREG_PRT3_BIE
.set beeperpin__BIT_MASK, CYREG_PRT3_BIT_MASK
.set beeperpin__BYP, CYREG_PRT3_BYP
.set beeperpin__CTL, CYREG_PRT3_CTL
.set beeperpin__DM0, CYREG_PRT3_DM0
.set beeperpin__DM1, CYREG_PRT3_DM1
.set beeperpin__DM2, CYREG_PRT3_DM2
.set beeperpin__DR, CYREG_PRT3_DR
.set beeperpin__INP_DIS, CYREG_PRT3_INP_DIS
.set beeperpin__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set beeperpin__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set beeperpin__LCD_EN, CYREG_PRT3_LCD_EN
.set beeperpin__MASK, 0x80
.set beeperpin__PORT, 3
.set beeperpin__PRT, CYREG_PRT3_PRT
.set beeperpin__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set beeperpin__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set beeperpin__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set beeperpin__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set beeperpin__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set beeperpin__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set beeperpin__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set beeperpin__PS, CYREG_PRT3_PS
.set beeperpin__SHIFT, 7
.set beeperpin__SLW, CYREG_PRT3_SLW

/* Control_Reg_1 */
.set Control_Reg_1_Sync_ctrl_reg__0__MASK, 0x01
.set Control_Reg_1_Sync_ctrl_reg__0__POS, 0
.set Control_Reg_1_Sync_ctrl_reg__1__MASK, 0x02
.set Control_Reg_1_Sync_ctrl_reg__1__POS, 1
.set Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B1_UDB07_08_MSK
.set Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB07_08_MSK
.set Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set Control_Reg_1_Sync_ctrl_reg__2__MASK, 0x04
.set Control_Reg_1_Sync_ctrl_reg__2__POS, 2
.set Control_Reg_1_Sync_ctrl_reg__3__MASK, 0x08
.set Control_Reg_1_Sync_ctrl_reg__3__POS, 3
.set Control_Reg_1_Sync_ctrl_reg__4__MASK, 0x10
.set Control_Reg_1_Sync_ctrl_reg__4__POS, 4
.set Control_Reg_1_Sync_ctrl_reg__5__MASK, 0x20
.set Control_Reg_1_Sync_ctrl_reg__5__POS, 5
.set Control_Reg_1_Sync_ctrl_reg__6__MASK, 0x40
.set Control_Reg_1_Sync_ctrl_reg__6__POS, 6
.set Control_Reg_1_Sync_ctrl_reg__7__MASK, 0x80
.set Control_Reg_1_Sync_ctrl_reg__7__POS, 7
.set Control_Reg_1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set Control_Reg_1_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB07_CTL
.set Control_Reg_1_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB07_ST_CTL
.set Control_Reg_1_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB07_CTL
.set Control_Reg_1_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB07_ST_CTL
.set Control_Reg_1_Sync_ctrl_reg__MASK, 0xFF
.set Control_Reg_1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set Control_Reg_1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set Control_Reg_1_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB07_MSK

/* Control_Reg_2 */
.set Control_Reg_2_Sync_ctrl_reg__0__MASK, 0x01
.set Control_Reg_2_Sync_ctrl_reg__0__POS, 0
.set Control_Reg_2_Sync_ctrl_reg__1__MASK, 0x02
.set Control_Reg_2_Sync_ctrl_reg__1__POS, 1
.set Control_Reg_2_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set Control_Reg_2_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set Control_Reg_2_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set Control_Reg_2_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set Control_Reg_2_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set Control_Reg_2_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB06_07_MSK
.set Control_Reg_2_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set Control_Reg_2_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB06_07_MSK
.set Control_Reg_2_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set Control_Reg_2_Sync_ctrl_reg__2__MASK, 0x04
.set Control_Reg_2_Sync_ctrl_reg__2__POS, 2
.set Control_Reg_2_Sync_ctrl_reg__3__MASK, 0x08
.set Control_Reg_2_Sync_ctrl_reg__3__POS, 3
.set Control_Reg_2_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set Control_Reg_2_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB06_CTL
.set Control_Reg_2_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB06_ST_CTL
.set Control_Reg_2_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB06_CTL
.set Control_Reg_2_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB06_ST_CTL
.set Control_Reg_2_Sync_ctrl_reg__MASK, 0x0F
.set Control_Reg_2_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set Control_Reg_2_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set Control_Reg_2_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB06_MSK

/* counter_reset */
.set counter_reset_Sync_ctrl_reg__0__MASK, 0x01
.set counter_reset_Sync_ctrl_reg__0__POS, 0
.set counter_reset_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set counter_reset_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set counter_reset_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set counter_reset_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set counter_reset_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set counter_reset_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB07_08_MSK
.set counter_reset_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set counter_reset_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB07_08_MSK
.set counter_reset_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set counter_reset_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set counter_reset_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB07_CTL
.set counter_reset_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB07_ST_CTL
.set counter_reset_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB07_CTL
.set counter_reset_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB07_ST_CTL
.set counter_reset_Sync_ctrl_reg__MASK, 0x01
.set counter_reset_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set counter_reset_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set counter_reset_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB07_MSK

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 26
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 26
.set CYDEV_CHIP_MEMBER_4AA, 25
.set CYDEV_CHIP_MEMBER_4AB, 30
.set CYDEV_CHIP_MEMBER_4AC, 14
.set CYDEV_CHIP_MEMBER_4AD, 15
.set CYDEV_CHIP_MEMBER_4AE, 16
.set CYDEV_CHIP_MEMBER_4D, 20
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 27
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 24
.set CYDEV_CHIP_MEMBER_4I, 32
.set CYDEV_CHIP_MEMBER_4J, 21
.set CYDEV_CHIP_MEMBER_4K, 22
.set CYDEV_CHIP_MEMBER_4L, 31
.set CYDEV_CHIP_MEMBER_4M, 29
.set CYDEV_CHIP_MEMBER_4N, 11
.set CYDEV_CHIP_MEMBER_4O, 8
.set CYDEV_CHIP_MEMBER_4P, 28
.set CYDEV_CHIP_MEMBER_4Q, 17
.set CYDEV_CHIP_MEMBER_4R, 9
.set CYDEV_CHIP_MEMBER_4S, 12
.set CYDEV_CHIP_MEMBER_4T, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 23
.set CYDEV_CHIP_MEMBER_4W, 13
.set CYDEV_CHIP_MEMBER_4X, 7
.set CYDEV_CHIP_MEMBER_4Y, 18
.set CYDEV_CHIP_MEMBER_4Z, 19
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 33
.set CYDEV_CHIP_MEMBER_FM3, 37
.set CYDEV_CHIP_MEMBER_FM4, 38
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 34
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 35
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 36
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4AA_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AB_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AC_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AD_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AE_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4W_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4X_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Y_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Z_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x200
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x0002000F
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set Dedicated_Output__INTTYPE, CYREG_PICU3_INTTYPE6
.set Dedicated_Output__MASK, 0x40
.set Dedicated_Output__PC, CYREG_PRT3_PC6
.set Dedicated_Output__PORT, 3
.set Dedicated_Output__SHIFT, 6
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
