;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* ADC_Pot */
ADC_Pot_ADC_SAR__CLK EQU CYREG_SAR1_CLK
ADC_Pot_ADC_SAR__CSR0 EQU CYREG_SAR1_CSR0
ADC_Pot_ADC_SAR__CSR1 EQU CYREG_SAR1_CSR1
ADC_Pot_ADC_SAR__CSR2 EQU CYREG_SAR1_CSR2
ADC_Pot_ADC_SAR__CSR3 EQU CYREG_SAR1_CSR3
ADC_Pot_ADC_SAR__CSR4 EQU CYREG_SAR1_CSR4
ADC_Pot_ADC_SAR__CSR5 EQU CYREG_SAR1_CSR5
ADC_Pot_ADC_SAR__CSR6 EQU CYREG_SAR1_CSR6
ADC_Pot_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_Pot_ADC_SAR__PM_ACT_MSK EQU 0x02
ADC_Pot_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_Pot_ADC_SAR__PM_STBY_MSK EQU 0x02
ADC_Pot_ADC_SAR__SW0 EQU CYREG_SAR1_SW0
ADC_Pot_ADC_SAR__SW2 EQU CYREG_SAR1_SW2
ADC_Pot_ADC_SAR__SW3 EQU CYREG_SAR1_SW3
ADC_Pot_ADC_SAR__SW4 EQU CYREG_SAR1_SW4
ADC_Pot_ADC_SAR__SW6 EQU CYREG_SAR1_SW6
ADC_Pot_ADC_SAR__TR0 EQU CYREG_SAR1_TR0
ADC_Pot_ADC_SAR__WRK0 EQU CYREG_SAR1_WRK0
ADC_Pot_ADC_SAR__WRK1 EQU CYREG_SAR1_WRK1
ADC_Pot_Bypass__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
ADC_Pot_Bypass__0__MASK EQU 0x04
ADC_Pot_Bypass__0__PC EQU CYREG_PRT0_PC2
ADC_Pot_Bypass__0__PORT EQU 0
ADC_Pot_Bypass__0__SHIFT EQU 2
ADC_Pot_Bypass__AG EQU CYREG_PRT0_AG
ADC_Pot_Bypass__AMUX EQU CYREG_PRT0_AMUX
ADC_Pot_Bypass__BIE EQU CYREG_PRT0_BIE
ADC_Pot_Bypass__BIT_MASK EQU CYREG_PRT0_BIT_MASK
ADC_Pot_Bypass__BYP EQU CYREG_PRT0_BYP
ADC_Pot_Bypass__CTL EQU CYREG_PRT0_CTL
ADC_Pot_Bypass__DM0 EQU CYREG_PRT0_DM0
ADC_Pot_Bypass__DM1 EQU CYREG_PRT0_DM1
ADC_Pot_Bypass__DM2 EQU CYREG_PRT0_DM2
ADC_Pot_Bypass__DR EQU CYREG_PRT0_DR
ADC_Pot_Bypass__INP_DIS EQU CYREG_PRT0_INP_DIS
ADC_Pot_Bypass__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
ADC_Pot_Bypass__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
ADC_Pot_Bypass__LCD_EN EQU CYREG_PRT0_LCD_EN
ADC_Pot_Bypass__MASK EQU 0x04
ADC_Pot_Bypass__PORT EQU 0
ADC_Pot_Bypass__PRT EQU CYREG_PRT0_PRT
ADC_Pot_Bypass__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
ADC_Pot_Bypass__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
ADC_Pot_Bypass__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
ADC_Pot_Bypass__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
ADC_Pot_Bypass__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
ADC_Pot_Bypass__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
ADC_Pot_Bypass__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
ADC_Pot_Bypass__PS EQU CYREG_PRT0_PS
ADC_Pot_Bypass__SHIFT EQU 2
ADC_Pot_Bypass__SLW EQU CYREG_PRT0_SLW
ADC_Pot_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_Pot_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_Pot_IRQ__INTC_MASK EQU 0x02
ADC_Pot_IRQ__INTC_NUMBER EQU 1
ADC_Pot_IRQ__INTC_PRIOR_NUM EQU 7
ADC_Pot_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
ADC_Pot_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_Pot_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
ADC_Pot_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC_Pot_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC_Pot_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC_Pot_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_Pot_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC_Pot_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_Pot_theACLK__INDEX EQU 0x00
ADC_Pot_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_Pot_theACLK__PM_ACT_MSK EQU 0x01
ADC_Pot_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_Pot_theACLK__PM_STBY_MSK EQU 0x01

/* Clock_1 */
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x00
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x01
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x01

/* Clock_2 */
Clock_2__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock_2__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock_2__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock_2__CFG2_SRC_SEL_MASK EQU 0x07
Clock_2__INDEX EQU 0x01
Clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_2__PM_ACT_MSK EQU 0x02
Clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_2__PM_STBY_MSK EQU 0x02

/* PWM_all */
PWM_all_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_all_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_all_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
PWM_all_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB11_CTL
PWM_all_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB11_ST_CTL
PWM_all_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB11_CTL
PWM_all_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB11_ST_CTL
PWM_all_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_all_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
PWM_all_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
PWM_all_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB11_MSK
PWM_all_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_all_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_all_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
PWM_all_PWMUDB_genblk8_stsreg__1__POS EQU 1
PWM_all_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_all_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_all_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_all_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_all_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
PWM_all_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B1_UDB11_MSK
PWM_all_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
PWM_all_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
PWM_all_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
PWM_all_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB11_ST_CTL
PWM_all_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB11_ST_CTL
PWM_all_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B1_UDB11_ST
PWM_all_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
PWM_all_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
PWM_all_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
PWM_all_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
PWM_all_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
PWM_all_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
PWM_all_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
PWM_all_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
PWM_all_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B1_UDB08_A0
PWM_all_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B1_UDB08_A1
PWM_all_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
PWM_all_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B1_UDB08_D0
PWM_all_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B1_UDB08_D1
PWM_all_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
PWM_all_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
PWM_all_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B1_UDB08_F0
PWM_all_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B1_UDB08_F1

/* PWM_out */
PWM_out__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
PWM_out__0__MASK EQU 0x01
PWM_out__0__PC EQU CYREG_PRT0_PC0
PWM_out__0__PORT EQU 0
PWM_out__0__SHIFT EQU 0
PWM_out__AG EQU CYREG_PRT0_AG
PWM_out__AMUX EQU CYREG_PRT0_AMUX
PWM_out__BIE EQU CYREG_PRT0_BIE
PWM_out__BIT_MASK EQU CYREG_PRT0_BIT_MASK
PWM_out__BYP EQU CYREG_PRT0_BYP
PWM_out__CTL EQU CYREG_PRT0_CTL
PWM_out__DM0 EQU CYREG_PRT0_DM0
PWM_out__DM1 EQU CYREG_PRT0_DM1
PWM_out__DM2 EQU CYREG_PRT0_DM2
PWM_out__DR EQU CYREG_PRT0_DR
PWM_out__INP_DIS EQU CYREG_PRT0_INP_DIS
PWM_out__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
PWM_out__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
PWM_out__LCD_EN EQU CYREG_PRT0_LCD_EN
PWM_out__MASK EQU 0x01
PWM_out__PORT EQU 0
PWM_out__PRT EQU CYREG_PRT0_PRT
PWM_out__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
PWM_out__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
PWM_out__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
PWM_out__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
PWM_out__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
PWM_out__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
PWM_out__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
PWM_out__PS EQU CYREG_PRT0_PS
PWM_out__SHIFT EQU 0
PWM_out__SLW EQU CYREG_PRT0_SLW

/* PWM_test */
PWM_test_PWMHW__CAP0 EQU CYREG_TMR0_CAP0
PWM_test_PWMHW__CAP1 EQU CYREG_TMR0_CAP1
PWM_test_PWMHW__CFG0 EQU CYREG_TMR0_CFG0
PWM_test_PWMHW__CFG1 EQU CYREG_TMR0_CFG1
PWM_test_PWMHW__CFG2 EQU CYREG_TMR0_CFG2
PWM_test_PWMHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
PWM_test_PWMHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
PWM_test_PWMHW__PER0 EQU CYREG_TMR0_PER0
PWM_test_PWMHW__PER1 EQU CYREG_TMR0_PER1
PWM_test_PWMHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
PWM_test_PWMHW__PM_ACT_MSK EQU 0x01
PWM_test_PWMHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
PWM_test_PWMHW__PM_STBY_MSK EQU 0x01
PWM_test_PWMHW__RT0 EQU CYREG_TMR0_RT0
PWM_test_PWMHW__RT1 EQU CYREG_TMR0_RT1
PWM_test_PWMHW__SR0 EQU CYREG_TMR0_SR0

/* UART_test */
UART_test_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UART_test_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
UART_test_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
UART_test_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
UART_test_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
UART_test_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
UART_test_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
UART_test_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
UART_test_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
UART_test_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UART_test_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB09_CTL
UART_test_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
UART_test_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB09_CTL
UART_test_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
UART_test_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
UART_test_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
UART_test_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB09_MSK
UART_test_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UART_test_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
UART_test_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB09_MSK
UART_test_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
UART_test_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
UART_test_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UART_test_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB09_ST_CTL
UART_test_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB09_ST_CTL
UART_test_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB09_ST
UART_test_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
UART_test_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
UART_test_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
UART_test_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
UART_test_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
UART_test_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
UART_test_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
UART_test_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
UART_test_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB10_A0
UART_test_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB10_A1
UART_test_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
UART_test_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB10_D0
UART_test_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB10_D1
UART_test_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
UART_test_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
UART_test_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB10_F0
UART_test_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB10_F1
UART_test_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
UART_test_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB10_11_ST
UART_test_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_test_BUART_sRX_RxSts__3__POS EQU 3
UART_test_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_test_BUART_sRX_RxSts__4__POS EQU 4
UART_test_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_test_BUART_sRX_RxSts__5__POS EQU 5
UART_test_BUART_sRX_RxSts__MASK EQU 0x38
UART_test_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB10_MSK
UART_test_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
UART_test_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB10_ST
UART_test_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
UART_test_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
UART_test_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
UART_test_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
UART_test_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
UART_test_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
UART_test_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
UART_test_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
UART_test_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB09_A0
UART_test_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB09_A1
UART_test_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
UART_test_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB09_D0
UART_test_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB09_D1
UART_test_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
UART_test_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
UART_test_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB09_F0
UART_test_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB09_F1
UART_test_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
UART_test_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
UART_test_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
UART_test_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
UART_test_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
UART_test_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
UART_test_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
UART_test_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
UART_test_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB08_A0
UART_test_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB08_A1
UART_test_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
UART_test_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB08_D0
UART_test_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB08_D1
UART_test_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
UART_test_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
UART_test_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB08_F0
UART_test_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB08_F1
UART_test_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
UART_test_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
UART_test_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_test_BUART_sTX_TxSts__0__POS EQU 0
UART_test_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_test_BUART_sTX_TxSts__1__POS EQU 1
UART_test_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_test_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
UART_test_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_test_BUART_sTX_TxSts__2__POS EQU 2
UART_test_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_test_BUART_sTX_TxSts__3__POS EQU 3
UART_test_BUART_sTX_TxSts__MASK EQU 0x0F
UART_test_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB08_MSK
UART_test_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_test_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB08_ST
UART_test_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
UART_test_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
UART_test_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
UART_test_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_test_IntClock__INDEX EQU 0x02
UART_test_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_test_IntClock__PM_ACT_MSK EQU 0x04
UART_test_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_test_IntClock__PM_STBY_MSK EQU 0x04

/* Pot_analog */
Pot_analog__0__INTTYPE EQU CYREG_PICU6_INTTYPE5
Pot_analog__0__MASK EQU 0x20
Pot_analog__0__PC EQU CYREG_PRT6_PC5
Pot_analog__0__PORT EQU 6
Pot_analog__0__SHIFT EQU 5
Pot_analog__AG EQU CYREG_PRT6_AG
Pot_analog__AMUX EQU CYREG_PRT6_AMUX
Pot_analog__BIE EQU CYREG_PRT6_BIE
Pot_analog__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Pot_analog__BYP EQU CYREG_PRT6_BYP
Pot_analog__CTL EQU CYREG_PRT6_CTL
Pot_analog__DM0 EQU CYREG_PRT6_DM0
Pot_analog__DM1 EQU CYREG_PRT6_DM1
Pot_analog__DM2 EQU CYREG_PRT6_DM2
Pot_analog__DR EQU CYREG_PRT6_DR
Pot_analog__INP_DIS EQU CYREG_PRT6_INP_DIS
Pot_analog__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
Pot_analog__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Pot_analog__LCD_EN EQU CYREG_PRT6_LCD_EN
Pot_analog__MASK EQU 0x20
Pot_analog__PORT EQU 6
Pot_analog__PRT EQU CYREG_PRT6_PRT
Pot_analog__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Pot_analog__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Pot_analog__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Pot_analog__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Pot_analog__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Pot_analog__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Pot_analog__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Pot_analog__PS EQU CYREG_PRT6_PS
Pot_analog__SHIFT EQU 5
Pot_analog__SLW EQU CYREG_PRT6_SLW

/* Wheel_Modes */
Wheel_Modes_Sync_ctrl_reg__0__MASK EQU 0x01
Wheel_Modes_Sync_ctrl_reg__0__POS EQU 0
Wheel_Modes_Sync_ctrl_reg__1__MASK EQU 0x02
Wheel_Modes_Sync_ctrl_reg__1__POS EQU 1
Wheel_Modes_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
Wheel_Modes_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
Wheel_Modes_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
Wheel_Modes_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
Wheel_Modes_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
Wheel_Modes_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB08_09_MSK
Wheel_Modes_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
Wheel_Modes_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB08_09_MSK
Wheel_Modes_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
Wheel_Modes_Sync_ctrl_reg__2__MASK EQU 0x04
Wheel_Modes_Sync_ctrl_reg__2__POS EQU 2
Wheel_Modes_Sync_ctrl_reg__3__MASK EQU 0x08
Wheel_Modes_Sync_ctrl_reg__3__POS EQU 3
Wheel_Modes_Sync_ctrl_reg__4__MASK EQU 0x10
Wheel_Modes_Sync_ctrl_reg__4__POS EQU 4
Wheel_Modes_Sync_ctrl_reg__5__MASK EQU 0x20
Wheel_Modes_Sync_ctrl_reg__5__POS EQU 5
Wheel_Modes_Sync_ctrl_reg__6__MASK EQU 0x40
Wheel_Modes_Sync_ctrl_reg__6__POS EQU 6
Wheel_Modes_Sync_ctrl_reg__7__MASK EQU 0x80
Wheel_Modes_Sync_ctrl_reg__7__POS EQU 7
Wheel_Modes_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
Wheel_Modes_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB08_CTL
Wheel_Modes_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB08_ST_CTL
Wheel_Modes_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB08_CTL
Wheel_Modes_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB08_ST_CTL
Wheel_Modes_Sync_ctrl_reg__MASK EQU 0xFF
Wheel_Modes_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
Wheel_Modes_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
Wheel_Modes_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB08_MSK

/* Pin_INa1_ava */
Pin_INa1_ava__0__INTTYPE EQU CYREG_PICU4_INTTYPE0
Pin_INa1_ava__0__MASK EQU 0x01
Pin_INa1_ava__0__PC EQU CYREG_PRT4_PC0
Pin_INa1_ava__0__PORT EQU 4
Pin_INa1_ava__0__SHIFT EQU 0
Pin_INa1_ava__AG EQU CYREG_PRT4_AG
Pin_INa1_ava__AMUX EQU CYREG_PRT4_AMUX
Pin_INa1_ava__BIE EQU CYREG_PRT4_BIE
Pin_INa1_ava__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Pin_INa1_ava__BYP EQU CYREG_PRT4_BYP
Pin_INa1_ava__CTL EQU CYREG_PRT4_CTL
Pin_INa1_ava__DM0 EQU CYREG_PRT4_DM0
Pin_INa1_ava__DM1 EQU CYREG_PRT4_DM1
Pin_INa1_ava__DM2 EQU CYREG_PRT4_DM2
Pin_INa1_ava__DR EQU CYREG_PRT4_DR
Pin_INa1_ava__INP_DIS EQU CYREG_PRT4_INP_DIS
Pin_INa1_ava__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
Pin_INa1_ava__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Pin_INa1_ava__LCD_EN EQU CYREG_PRT4_LCD_EN
Pin_INa1_ava__MASK EQU 0x01
Pin_INa1_ava__PORT EQU 4
Pin_INa1_ava__PRT EQU CYREG_PRT4_PRT
Pin_INa1_ava__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Pin_INa1_ava__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Pin_INa1_ava__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Pin_INa1_ava__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Pin_INa1_ava__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Pin_INa1_ava__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Pin_INa1_ava__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Pin_INa1_ava__PS EQU CYREG_PRT4_PS
Pin_INa1_ava__SHIFT EQU 0
Pin_INa1_ava__SLW EQU CYREG_PRT4_SLW

/* Pin_INa2_ava */
Pin_INa2_ava__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
Pin_INa2_ava__0__MASK EQU 0x01
Pin_INa2_ava__0__PC EQU CYREG_PRT2_PC0
Pin_INa2_ava__0__PORT EQU 2
Pin_INa2_ava__0__SHIFT EQU 0
Pin_INa2_ava__AG EQU CYREG_PRT2_AG
Pin_INa2_ava__AMUX EQU CYREG_PRT2_AMUX
Pin_INa2_ava__BIE EQU CYREG_PRT2_BIE
Pin_INa2_ava__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_INa2_ava__BYP EQU CYREG_PRT2_BYP
Pin_INa2_ava__CTL EQU CYREG_PRT2_CTL
Pin_INa2_ava__DM0 EQU CYREG_PRT2_DM0
Pin_INa2_ava__DM1 EQU CYREG_PRT2_DM1
Pin_INa2_ava__DM2 EQU CYREG_PRT2_DM2
Pin_INa2_ava__DR EQU CYREG_PRT2_DR
Pin_INa2_ava__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_INa2_ava__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_INa2_ava__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_INa2_ava__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_INa2_ava__MASK EQU 0x01
Pin_INa2_ava__PORT EQU 2
Pin_INa2_ava__PRT EQU CYREG_PRT2_PRT
Pin_INa2_ava__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_INa2_ava__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_INa2_ava__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_INa2_ava__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_INa2_ava__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_INa2_ava__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_INa2_ava__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_INa2_ava__PS EQU CYREG_PRT2_PS
Pin_INa2_ava__SHIFT EQU 0
Pin_INa2_ava__SLW EQU CYREG_PRT2_SLW

/* Pin_INa3_arr */
Pin_INa3_arr__0__INTTYPE EQU CYREG_PICU5_INTTYPE0
Pin_INa3_arr__0__MASK EQU 0x01
Pin_INa3_arr__0__PC EQU CYREG_PRT5_PC0
Pin_INa3_arr__0__PORT EQU 5
Pin_INa3_arr__0__SHIFT EQU 0
Pin_INa3_arr__AG EQU CYREG_PRT5_AG
Pin_INa3_arr__AMUX EQU CYREG_PRT5_AMUX
Pin_INa3_arr__BIE EQU CYREG_PRT5_BIE
Pin_INa3_arr__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Pin_INa3_arr__BYP EQU CYREG_PRT5_BYP
Pin_INa3_arr__CTL EQU CYREG_PRT5_CTL
Pin_INa3_arr__DM0 EQU CYREG_PRT5_DM0
Pin_INa3_arr__DM1 EQU CYREG_PRT5_DM1
Pin_INa3_arr__DM2 EQU CYREG_PRT5_DM2
Pin_INa3_arr__DR EQU CYREG_PRT5_DR
Pin_INa3_arr__INP_DIS EQU CYREG_PRT5_INP_DIS
Pin_INa3_arr__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
Pin_INa3_arr__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Pin_INa3_arr__LCD_EN EQU CYREG_PRT5_LCD_EN
Pin_INa3_arr__MASK EQU 0x01
Pin_INa3_arr__PORT EQU 5
Pin_INa3_arr__PRT EQU CYREG_PRT5_PRT
Pin_INa3_arr__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Pin_INa3_arr__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Pin_INa3_arr__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Pin_INa3_arr__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Pin_INa3_arr__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Pin_INa3_arr__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Pin_INa3_arr__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Pin_INa3_arr__PS EQU CYREG_PRT5_PS
Pin_INa3_arr__SHIFT EQU 0
Pin_INa3_arr__SLW EQU CYREG_PRT5_SLW

/* Pin_INa4_arr */
Pin_INa4_arr__0__INTTYPE EQU CYREG_PICU4_INTTYPE6
Pin_INa4_arr__0__MASK EQU 0x40
Pin_INa4_arr__0__PC EQU CYREG_PRT4_PC6
Pin_INa4_arr__0__PORT EQU 4
Pin_INa4_arr__0__SHIFT EQU 6
Pin_INa4_arr__AG EQU CYREG_PRT4_AG
Pin_INa4_arr__AMUX EQU CYREG_PRT4_AMUX
Pin_INa4_arr__BIE EQU CYREG_PRT4_BIE
Pin_INa4_arr__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Pin_INa4_arr__BYP EQU CYREG_PRT4_BYP
Pin_INa4_arr__CTL EQU CYREG_PRT4_CTL
Pin_INa4_arr__DM0 EQU CYREG_PRT4_DM0
Pin_INa4_arr__DM1 EQU CYREG_PRT4_DM1
Pin_INa4_arr__DM2 EQU CYREG_PRT4_DM2
Pin_INa4_arr__DR EQU CYREG_PRT4_DR
Pin_INa4_arr__INP_DIS EQU CYREG_PRT4_INP_DIS
Pin_INa4_arr__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
Pin_INa4_arr__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Pin_INa4_arr__LCD_EN EQU CYREG_PRT4_LCD_EN
Pin_INa4_arr__MASK EQU 0x40
Pin_INa4_arr__PORT EQU 4
Pin_INa4_arr__PRT EQU CYREG_PRT4_PRT
Pin_INa4_arr__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Pin_INa4_arr__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Pin_INa4_arr__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Pin_INa4_arr__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Pin_INa4_arr__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Pin_INa4_arr__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Pin_INa4_arr__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Pin_INa4_arr__PS EQU CYREG_PRT4_PS
Pin_INa4_arr__SHIFT EQU 6
Pin_INa4_arr__SLW EQU CYREG_PRT4_SLW

/* Pin_INb1_ava */
Pin_INb1_ava__0__INTTYPE EQU CYREG_PICU4_INTTYPE2
Pin_INb1_ava__0__MASK EQU 0x04
Pin_INb1_ava__0__PC EQU CYREG_PRT4_PC2
Pin_INb1_ava__0__PORT EQU 4
Pin_INb1_ava__0__SHIFT EQU 2
Pin_INb1_ava__AG EQU CYREG_PRT4_AG
Pin_INb1_ava__AMUX EQU CYREG_PRT4_AMUX
Pin_INb1_ava__BIE EQU CYREG_PRT4_BIE
Pin_INb1_ava__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Pin_INb1_ava__BYP EQU CYREG_PRT4_BYP
Pin_INb1_ava__CTL EQU CYREG_PRT4_CTL
Pin_INb1_ava__DM0 EQU CYREG_PRT4_DM0
Pin_INb1_ava__DM1 EQU CYREG_PRT4_DM1
Pin_INb1_ava__DM2 EQU CYREG_PRT4_DM2
Pin_INb1_ava__DR EQU CYREG_PRT4_DR
Pin_INb1_ava__INP_DIS EQU CYREG_PRT4_INP_DIS
Pin_INb1_ava__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
Pin_INb1_ava__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Pin_INb1_ava__LCD_EN EQU CYREG_PRT4_LCD_EN
Pin_INb1_ava__MASK EQU 0x04
Pin_INb1_ava__PORT EQU 4
Pin_INb1_ava__PRT EQU CYREG_PRT4_PRT
Pin_INb1_ava__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Pin_INb1_ava__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Pin_INb1_ava__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Pin_INb1_ava__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Pin_INb1_ava__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Pin_INb1_ava__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Pin_INb1_ava__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Pin_INb1_ava__PS EQU CYREG_PRT4_PS
Pin_INb1_ava__SHIFT EQU 2
Pin_INb1_ava__SLW EQU CYREG_PRT4_SLW

/* Pin_INb2_ava */
Pin_INb2_ava__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
Pin_INb2_ava__0__MASK EQU 0x04
Pin_INb2_ava__0__PC EQU CYREG_PRT2_PC2
Pin_INb2_ava__0__PORT EQU 2
Pin_INb2_ava__0__SHIFT EQU 2
Pin_INb2_ava__AG EQU CYREG_PRT2_AG
Pin_INb2_ava__AMUX EQU CYREG_PRT2_AMUX
Pin_INb2_ava__BIE EQU CYREG_PRT2_BIE
Pin_INb2_ava__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_INb2_ava__BYP EQU CYREG_PRT2_BYP
Pin_INb2_ava__CTL EQU CYREG_PRT2_CTL
Pin_INb2_ava__DM0 EQU CYREG_PRT2_DM0
Pin_INb2_ava__DM1 EQU CYREG_PRT2_DM1
Pin_INb2_ava__DM2 EQU CYREG_PRT2_DM2
Pin_INb2_ava__DR EQU CYREG_PRT2_DR
Pin_INb2_ava__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_INb2_ava__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_INb2_ava__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_INb2_ava__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_INb2_ava__MASK EQU 0x04
Pin_INb2_ava__PORT EQU 2
Pin_INb2_ava__PRT EQU CYREG_PRT2_PRT
Pin_INb2_ava__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_INb2_ava__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_INb2_ava__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_INb2_ava__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_INb2_ava__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_INb2_ava__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_INb2_ava__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_INb2_ava__PS EQU CYREG_PRT2_PS
Pin_INb2_ava__SHIFT EQU 2
Pin_INb2_ava__SLW EQU CYREG_PRT2_SLW

/* Pin_INb3_arr */
Pin_INb3_arr__0__INTTYPE EQU CYREG_PICU5_INTTYPE2
Pin_INb3_arr__0__MASK EQU 0x04
Pin_INb3_arr__0__PC EQU CYREG_PRT5_PC2
Pin_INb3_arr__0__PORT EQU 5
Pin_INb3_arr__0__SHIFT EQU 2
Pin_INb3_arr__AG EQU CYREG_PRT5_AG
Pin_INb3_arr__AMUX EQU CYREG_PRT5_AMUX
Pin_INb3_arr__BIE EQU CYREG_PRT5_BIE
Pin_INb3_arr__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Pin_INb3_arr__BYP EQU CYREG_PRT5_BYP
Pin_INb3_arr__CTL EQU CYREG_PRT5_CTL
Pin_INb3_arr__DM0 EQU CYREG_PRT5_DM0
Pin_INb3_arr__DM1 EQU CYREG_PRT5_DM1
Pin_INb3_arr__DM2 EQU CYREG_PRT5_DM2
Pin_INb3_arr__DR EQU CYREG_PRT5_DR
Pin_INb3_arr__INP_DIS EQU CYREG_PRT5_INP_DIS
Pin_INb3_arr__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
Pin_INb3_arr__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Pin_INb3_arr__LCD_EN EQU CYREG_PRT5_LCD_EN
Pin_INb3_arr__MASK EQU 0x04
Pin_INb3_arr__PORT EQU 5
Pin_INb3_arr__PRT EQU CYREG_PRT5_PRT
Pin_INb3_arr__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Pin_INb3_arr__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Pin_INb3_arr__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Pin_INb3_arr__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Pin_INb3_arr__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Pin_INb3_arr__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Pin_INb3_arr__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Pin_INb3_arr__PS EQU CYREG_PRT5_PS
Pin_INb3_arr__SHIFT EQU 2
Pin_INb3_arr__SLW EQU CYREG_PRT5_SLW

/* Pin_INb4_arr */
Pin_INb4_arr__0__INTTYPE EQU CYREG_PICU4_INTTYPE4
Pin_INb4_arr__0__MASK EQU 0x10
Pin_INb4_arr__0__PC EQU CYREG_PRT4_PC4
Pin_INb4_arr__0__PORT EQU 4
Pin_INb4_arr__0__SHIFT EQU 4
Pin_INb4_arr__AG EQU CYREG_PRT4_AG
Pin_INb4_arr__AMUX EQU CYREG_PRT4_AMUX
Pin_INb4_arr__BIE EQU CYREG_PRT4_BIE
Pin_INb4_arr__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Pin_INb4_arr__BYP EQU CYREG_PRT4_BYP
Pin_INb4_arr__CTL EQU CYREG_PRT4_CTL
Pin_INb4_arr__DM0 EQU CYREG_PRT4_DM0
Pin_INb4_arr__DM1 EQU CYREG_PRT4_DM1
Pin_INb4_arr__DM2 EQU CYREG_PRT4_DM2
Pin_INb4_arr__DR EQU CYREG_PRT4_DR
Pin_INb4_arr__INP_DIS EQU CYREG_PRT4_INP_DIS
Pin_INb4_arr__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
Pin_INb4_arr__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Pin_INb4_arr__LCD_EN EQU CYREG_PRT4_LCD_EN
Pin_INb4_arr__MASK EQU 0x10
Pin_INb4_arr__PORT EQU 4
Pin_INb4_arr__PRT EQU CYREG_PRT4_PRT
Pin_INb4_arr__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Pin_INb4_arr__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Pin_INb4_arr__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Pin_INb4_arr__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Pin_INb4_arr__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Pin_INb4_arr__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Pin_INb4_arr__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Pin_INb4_arr__PS EQU CYREG_PRT4_PS
Pin_INb4_arr__SHIFT EQU 4
Pin_INb4_arr__SLW EQU CYREG_PRT4_SLW

/* Pin_PWM1_ava */
Pin_PWM1_ava__0__INTTYPE EQU CYREG_PICU4_INTTYPE1
Pin_PWM1_ava__0__MASK EQU 0x02
Pin_PWM1_ava__0__PC EQU CYREG_PRT4_PC1
Pin_PWM1_ava__0__PORT EQU 4
Pin_PWM1_ava__0__SHIFT EQU 1
Pin_PWM1_ava__AG EQU CYREG_PRT4_AG
Pin_PWM1_ava__AMUX EQU CYREG_PRT4_AMUX
Pin_PWM1_ava__BIE EQU CYREG_PRT4_BIE
Pin_PWM1_ava__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Pin_PWM1_ava__BYP EQU CYREG_PRT4_BYP
Pin_PWM1_ava__CTL EQU CYREG_PRT4_CTL
Pin_PWM1_ava__DM0 EQU CYREG_PRT4_DM0
Pin_PWM1_ava__DM1 EQU CYREG_PRT4_DM1
Pin_PWM1_ava__DM2 EQU CYREG_PRT4_DM2
Pin_PWM1_ava__DR EQU CYREG_PRT4_DR
Pin_PWM1_ava__INP_DIS EQU CYREG_PRT4_INP_DIS
Pin_PWM1_ava__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
Pin_PWM1_ava__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Pin_PWM1_ava__LCD_EN EQU CYREG_PRT4_LCD_EN
Pin_PWM1_ava__MASK EQU 0x02
Pin_PWM1_ava__PORT EQU 4
Pin_PWM1_ava__PRT EQU CYREG_PRT4_PRT
Pin_PWM1_ava__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Pin_PWM1_ava__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Pin_PWM1_ava__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Pin_PWM1_ava__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Pin_PWM1_ava__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Pin_PWM1_ava__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Pin_PWM1_ava__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Pin_PWM1_ava__PS EQU CYREG_PRT4_PS
Pin_PWM1_ava__SHIFT EQU 1
Pin_PWM1_ava__SLW EQU CYREG_PRT4_SLW

/* Pin_PWM2_ava */
Pin_PWM2_ava__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
Pin_PWM2_ava__0__MASK EQU 0x80
Pin_PWM2_ava__0__PC EQU CYREG_PRT1_PC7
Pin_PWM2_ava__0__PORT EQU 1
Pin_PWM2_ava__0__SHIFT EQU 7
Pin_PWM2_ava__AG EQU CYREG_PRT1_AG
Pin_PWM2_ava__AMUX EQU CYREG_PRT1_AMUX
Pin_PWM2_ava__BIE EQU CYREG_PRT1_BIE
Pin_PWM2_ava__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_PWM2_ava__BYP EQU CYREG_PRT1_BYP
Pin_PWM2_ava__CTL EQU CYREG_PRT1_CTL
Pin_PWM2_ava__DM0 EQU CYREG_PRT1_DM0
Pin_PWM2_ava__DM1 EQU CYREG_PRT1_DM1
Pin_PWM2_ava__DM2 EQU CYREG_PRT1_DM2
Pin_PWM2_ava__DR EQU CYREG_PRT1_DR
Pin_PWM2_ava__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_PWM2_ava__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Pin_PWM2_ava__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_PWM2_ava__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_PWM2_ava__MASK EQU 0x80
Pin_PWM2_ava__PORT EQU 1
Pin_PWM2_ava__PRT EQU CYREG_PRT1_PRT
Pin_PWM2_ava__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_PWM2_ava__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_PWM2_ava__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_PWM2_ava__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_PWM2_ava__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_PWM2_ava__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_PWM2_ava__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_PWM2_ava__PS EQU CYREG_PRT1_PS
Pin_PWM2_ava__SHIFT EQU 7
Pin_PWM2_ava__SLW EQU CYREG_PRT1_SLW

/* Pin_PWM3_arr */
Pin_PWM3_arr__0__INTTYPE EQU CYREG_PICU5_INTTYPE4
Pin_PWM3_arr__0__MASK EQU 0x10
Pin_PWM3_arr__0__PC EQU CYREG_PRT5_PC4
Pin_PWM3_arr__0__PORT EQU 5
Pin_PWM3_arr__0__SHIFT EQU 4
Pin_PWM3_arr__AG EQU CYREG_PRT5_AG
Pin_PWM3_arr__AMUX EQU CYREG_PRT5_AMUX
Pin_PWM3_arr__BIE EQU CYREG_PRT5_BIE
Pin_PWM3_arr__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Pin_PWM3_arr__BYP EQU CYREG_PRT5_BYP
Pin_PWM3_arr__CTL EQU CYREG_PRT5_CTL
Pin_PWM3_arr__DM0 EQU CYREG_PRT5_DM0
Pin_PWM3_arr__DM1 EQU CYREG_PRT5_DM1
Pin_PWM3_arr__DM2 EQU CYREG_PRT5_DM2
Pin_PWM3_arr__DR EQU CYREG_PRT5_DR
Pin_PWM3_arr__INP_DIS EQU CYREG_PRT5_INP_DIS
Pin_PWM3_arr__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
Pin_PWM3_arr__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Pin_PWM3_arr__LCD_EN EQU CYREG_PRT5_LCD_EN
Pin_PWM3_arr__MASK EQU 0x10
Pin_PWM3_arr__PORT EQU 5
Pin_PWM3_arr__PRT EQU CYREG_PRT5_PRT
Pin_PWM3_arr__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Pin_PWM3_arr__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Pin_PWM3_arr__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Pin_PWM3_arr__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Pin_PWM3_arr__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Pin_PWM3_arr__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Pin_PWM3_arr__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Pin_PWM3_arr__PS EQU CYREG_PRT5_PS
Pin_PWM3_arr__SHIFT EQU 4
Pin_PWM3_arr__SLW EQU CYREG_PRT5_SLW

/* Pin_PWM4_arr */
Pin_PWM4_arr__0__INTTYPE EQU CYREG_PICU4_INTTYPE7
Pin_PWM4_arr__0__MASK EQU 0x80
Pin_PWM4_arr__0__PC EQU CYREG_PRT4_PC7
Pin_PWM4_arr__0__PORT EQU 4
Pin_PWM4_arr__0__SHIFT EQU 7
Pin_PWM4_arr__AG EQU CYREG_PRT4_AG
Pin_PWM4_arr__AMUX EQU CYREG_PRT4_AMUX
Pin_PWM4_arr__BIE EQU CYREG_PRT4_BIE
Pin_PWM4_arr__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Pin_PWM4_arr__BYP EQU CYREG_PRT4_BYP
Pin_PWM4_arr__CTL EQU CYREG_PRT4_CTL
Pin_PWM4_arr__DM0 EQU CYREG_PRT4_DM0
Pin_PWM4_arr__DM1 EQU CYREG_PRT4_DM1
Pin_PWM4_arr__DM2 EQU CYREG_PRT4_DM2
Pin_PWM4_arr__DR EQU CYREG_PRT4_DR
Pin_PWM4_arr__INP_DIS EQU CYREG_PRT4_INP_DIS
Pin_PWM4_arr__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
Pin_PWM4_arr__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Pin_PWM4_arr__LCD_EN EQU CYREG_PRT4_LCD_EN
Pin_PWM4_arr__MASK EQU 0x80
Pin_PWM4_arr__PORT EQU 4
Pin_PWM4_arr__PRT EQU CYREG_PRT4_PRT
Pin_PWM4_arr__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Pin_PWM4_arr__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Pin_PWM4_arr__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Pin_PWM4_arr__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Pin_PWM4_arr__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Pin_PWM4_arr__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Pin_PWM4_arr__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Pin_PWM4_arr__PS EQU CYREG_PRT4_PS
Pin_PWM4_arr__SHIFT EQU 7
Pin_PWM4_arr__SLW EQU CYREG_PRT4_SLW

/* Rx_UART_test */
Rx_UART_test__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
Rx_UART_test__0__MASK EQU 0x40
Rx_UART_test__0__PC EQU CYREG_PRT1_PC6
Rx_UART_test__0__PORT EQU 1
Rx_UART_test__0__SHIFT EQU 6
Rx_UART_test__AG EQU CYREG_PRT1_AG
Rx_UART_test__AMUX EQU CYREG_PRT1_AMUX
Rx_UART_test__BIE EQU CYREG_PRT1_BIE
Rx_UART_test__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Rx_UART_test__BYP EQU CYREG_PRT1_BYP
Rx_UART_test__CTL EQU CYREG_PRT1_CTL
Rx_UART_test__DM0 EQU CYREG_PRT1_DM0
Rx_UART_test__DM1 EQU CYREG_PRT1_DM1
Rx_UART_test__DM2 EQU CYREG_PRT1_DM2
Rx_UART_test__DR EQU CYREG_PRT1_DR
Rx_UART_test__INP_DIS EQU CYREG_PRT1_INP_DIS
Rx_UART_test__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Rx_UART_test__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Rx_UART_test__LCD_EN EQU CYREG_PRT1_LCD_EN
Rx_UART_test__MASK EQU 0x40
Rx_UART_test__PORT EQU 1
Rx_UART_test__PRT EQU CYREG_PRT1_PRT
Rx_UART_test__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Rx_UART_test__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Rx_UART_test__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Rx_UART_test__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Rx_UART_test__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Rx_UART_test__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Rx_UART_test__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Rx_UART_test__PS EQU CYREG_PRT1_PS
Rx_UART_test__SHIFT EQU 6
Rx_UART_test__SLW EQU CYREG_PRT1_SLW

/* Tx_UART_test */
Tx_UART_test__0__INTTYPE EQU CYREG_PICU5_INTTYPE6
Tx_UART_test__0__MASK EQU 0x40
Tx_UART_test__0__PC EQU CYREG_PRT5_PC6
Tx_UART_test__0__PORT EQU 5
Tx_UART_test__0__SHIFT EQU 6
Tx_UART_test__AG EQU CYREG_PRT5_AG
Tx_UART_test__AMUX EQU CYREG_PRT5_AMUX
Tx_UART_test__BIE EQU CYREG_PRT5_BIE
Tx_UART_test__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Tx_UART_test__BYP EQU CYREG_PRT5_BYP
Tx_UART_test__CTL EQU CYREG_PRT5_CTL
Tx_UART_test__DM0 EQU CYREG_PRT5_DM0
Tx_UART_test__DM1 EQU CYREG_PRT5_DM1
Tx_UART_test__DM2 EQU CYREG_PRT5_DM2
Tx_UART_test__DR EQU CYREG_PRT5_DR
Tx_UART_test__INP_DIS EQU CYREG_PRT5_INP_DIS
Tx_UART_test__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
Tx_UART_test__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Tx_UART_test__LCD_EN EQU CYREG_PRT5_LCD_EN
Tx_UART_test__MASK EQU 0x40
Tx_UART_test__PORT EQU 5
Tx_UART_test__PRT EQU CYREG_PRT5_PRT
Tx_UART_test__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Tx_UART_test__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Tx_UART_test__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Tx_UART_test__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Tx_UART_test__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Tx_UART_test__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Tx_UART_test__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Tx_UART_test__PS EQU CYREG_PRT5_PS
Tx_UART_test__SHIFT EQU 6
Tx_UART_test__SLW EQU CYREG_PRT5_SLW

/* Interruption_CMD */
Interruption_CMD__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Interruption_CMD__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Interruption_CMD__INTC_MASK EQU 0x01
Interruption_CMD__INTC_NUMBER EQU 0
Interruption_CMD__INTC_PRIOR_NUM EQU 7
Interruption_CMD__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
Interruption_CMD__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Interruption_CMD__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E123069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000003
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
